Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Jun 20 14:57:00 2023
| Host         : ws-lenovo224 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file microblaze_top_wrapper_control_sets_placed.rpt
| Design       : microblaze_top_wrapper
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  1177 |
|    Minimum number of control sets                        |  1040 |
|    Addition due to synthesis replication                 |    57 |
|    Addition due to physical synthesis replication        |    80 |
| Unused register locations in slices containing registers |  3403 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  1177 |
| >= 0 to < 4        |   111 |
| >= 4 to < 6        |   251 |
| >= 6 to < 8        |    95 |
| >= 8 to < 10       |   154 |
| >= 10 to < 12      |    31 |
| >= 12 to < 14      |    57 |
| >= 14 to < 16      |    24 |
| >= 16              |   454 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            7317 |         2000 |
| No           | No                    | Yes                    |             966 |          273 |
| No           | Yes                   | No                     |            3931 |         1397 |
| Yes          | No                    | No                     |            5436 |         1513 |
| Yes          | No                    | Yes                    |             703 |          195 |
| Yes          | Yes                   | No                     |            7828 |         2239 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                          Clock Signal                                          |                                                                                                                                     Enable Signal                                                                                                                                     |                                                                                                                                Set/Reset Signal                                                                                                                                | Slice Load Count | Bel Load Count |
+------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                      | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                    |                1 |              1 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                       |                1 |              1 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                      |                1 |              1 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                                                          |                1 |              1 |
|  microblaze_top_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG                                 | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                             | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                                                                                                           |                1 |              1 |
| ~microblaze_top_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG                                 |                                                                                                                                                                                                                                                                                       | microblaze_top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                                                                                                     |                1 |              1 |
|  microblaze_top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                               | microblaze_top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                                                                                               | microblaze_top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_with_scan_reset                                                                                                                                                                                                       |                1 |              1 |
| ~microblaze_top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                               | microblaze_top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                                                                                               | microblaze_top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1                                                                                                                                                                                                       |                1 |              1 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                       |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                |                1 |              1 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                    | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                          |                1 |              1 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                                                        |                1 |              1 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_srls[0].srl_nx1/shift_qual                                                                                                                                                              |                                                                                                                                                                                                                                                                                |                1 |              1 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                         | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                          |                1 |              1 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                                                           |                                                                                                                                                                                                                                                                                |                1 |              1 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                       |                1 |              1 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                                                           |                                                                                                                                                                                                                                                                                |                1 |              1 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/E[0]                                                                                                               | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                                                          |                1 |              1 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                                             |                                                                                                                                                                                                                                                                                |                1 |              1 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                    | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep_n_0                                                                                                                                                           |                1 |              1 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                                        | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_3                                                                                                                                                                                                           |                1 |              1 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/vio_0/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                                 |                1 |              1 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                                        | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_1                                                                                                                                                                                                           |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                        |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                    |                1 |              1 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                  |                1 |              1 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                           |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                        |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                           |                1 |              1 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[9].MUXCY_I/valid_Req_XX_reg[0]                                                                                                        | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_10                                                                                                                                                                                                          |                1 |              1 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                                                                                                                                           |                1 |              1 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                                                                                                                                                 |                1 |              1 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE0_I_i_1_n_0                                                                                                                                                                                                 |                1 |              1 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_srls[0].srl_nx1/shift_qual                                                                                                                                                              |                                                                                                                                                                                                                                                                                |                1 |              1 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0                                                                                                                                                           |                1 |              1 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0                                                                                                                                                           |                1 |              1 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                       |                1 |              1 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_smc/inst/s03_nodes/s03_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                       |                1 |              1 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_read_fifo_addr[0]_i_1__0_n_0                                                                                                                                | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_10                                                                                                                                                                                                          |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                        |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                           |                1 |              1 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_smc/inst/s03_nodes/s03_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                       |                1 |              1 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                       |                1 |              1 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                      |                1 |              1 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                      |                1 |              1 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_smc/inst/s02_nodes/s02_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                       |                1 |              1 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/div_busy_reg[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                |                1 |              1 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/r_push                                                                                                                                                             |                                                                                                                                                                                                                                                                                |                1 |              1 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                      |                1 |              1 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                      |                1 |              1 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                      |                1 |              1 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                           |                1 |              1 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                       |                1 |              1 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/microblaze_top_44_net                                                                                                     | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                               |                1 |              1 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/microblaze_top_286_net_5                                                                                                                                      | microblaze_top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                1 |              1 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/vio_0/inst/PROBE_OUT_ALL_INST/Committ_2                                                                                                                                                                                                                              | microblaze_top_i/vio_0/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                                 |                1 |              1 |
|  microblaze_top_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG                                 | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                             | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                                                                                                                                           |                1 |              1 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/rst                                                                                                                                                                                             |                1 |              1 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/microblaze_top_607_net_1                                                                                                                         |                                                                                                                                                                                                                                                                                |                1 |              1 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                      |                1 |              1 |
|  microblaze_top_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG                                 | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                             | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                                                                                                                           |                1 |              1 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                    | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                    |                1 |              1 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_smc/inst/s01_nodes/s01_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                       |                1 |              1 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                    | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                    |                1 |              1 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_CRCGENRX/crcokdelay                                                                                                                                                                                              |                1 |              1 |
|  microblaze_top_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG                                 | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                             | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_0                                                                                                                              |                1 |              1 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[3].srl_nx1/shift                                                                                                                                             |                                                                                                                                                                                                                                                                                |                2 |              2 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                1 |              2 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                                 |                                                                                                                                                                                                                                                                                |                1 |              2 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                                        |                2 |              2 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[2].srl_nx1/shift_qual                                                                                                                                                      |                                                                                                                                                                                                                                                                                |                1 |              2 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                               |                1 |              2 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                               |                1 |              2 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_read_fifo_addr[0]_i_1_n_0                                                                               | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_10                                                                                                                                                                                                          |                1 |              2 |
|  microblaze_top_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG                                 | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                                                                             | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                                                                                   |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                        |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                               |                1 |              2 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                        |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                               |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                    |                1 |              2 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/microblaze_top_475_net_96                                                                                                                                                                                | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_8                                                                                                                                                                                                           |                1 |              2 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/microblaze_top_135_net_17                                                                                                                            | microblaze_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                      |                2 |              2 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                           |                                                                                                                                                                                                                                                                                |                1 |              2 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                                            |                                                                                                                                                                                                                                                                                |                1 |              2 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                         |                1 |              2 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_read_fifo_addr[0]_i_1_n_0                                                                               | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_3                                                                                                                                                                                                           |                1 |              2 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[3].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                           |                                                                                                                                                                                                                                                                                |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                        |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                        |                1 |              3 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                   |                                                                                                                                                                                                                                                                                |                1 |              3 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                        |                1 |              3 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                3 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                        |                1 |              3 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                        |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                        |                2 |              3 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[5].Gen_Instr_DFF/E[0]                                                                                                                                        | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_6                                                                                                                                                                                                           |                1 |              3 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                   | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                       |                1 |              3 |
|  microblaze_top_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG                                 |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                |                2 |              3 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[2]_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                |                1 |              3 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/microblaze_top_475_net_96                                                                                                                                                                                | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_2                                                                                                                                                                                                           |                1 |              3 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                   | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                       |                1 |              3 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                  |                1 |              3 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                          |                1 |              3 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                |                2 |              3 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                        |                1 |              3 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_read_fifo_addr[0]_i_1__0_n_0                                                                                                                                | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_4                                                                                                                                                                                                           |                1 |              3 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                        |                2 |              3 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                                |                3 |              3 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                                                                                          |                                                                                                                                                                                                                                                                                |                1 |              3 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                           |                1 |              3 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                         |                1 |              3 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                3 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                |                1 |              3 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1__0_n_0                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                        |                1 |              3 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                2 |              3 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1__17_n_0                                                                                                                                                                  |                1 |              4 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt[3]_i_1__18_n_0                                                                                                                                                                  |                1 |              4 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in0_in                                                                                                                               | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                                                                            |                2 |              4 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                                 | microblaze_top_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/areset                                                                                                                                                                                                  |                1 |              4 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/cnt[3]_i_1__19_n_0                                                                                                                                                                  |                1 |              4 |
|  microblaze_top_i/axi_ethernetlite_0/U0/phy_rx_clk_core                                        |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                               |                2 |              4 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r[3]_i_2_n_0                                                                                                                | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr2_pre_flag_r                                                                                                                   |                1 |              4 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_2_n_0                                                                                                                  | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                                                                           |                2 |              4 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                            | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                       |                2 |              4 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                  | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_reg_full_i_1_n_0                                                                                                                                                   |                2 |              4 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/gen_wroute_fifo.wroute_fifo/fifoaddr                                                                                                                                                                                    | microblaze_top_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                                                           |                1 |              4 |
|  microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/i_sd/sd_clk_o                         |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/i_sd/software_reset_reg_cross/sync_clk_b_reg[1][0]_0                                                                                                                                                                   |                1 |              4 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                                    |                1 |              4 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/E[0]                                                                                                                                                                             | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                            |                1 |              4 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/cnt[3]_i_1__20_n_0                                                                                                                                                                  |                1 |              4 |
|  microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/i_sd/sd_clk_o                         | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/i_sd/sd_data_serial_host0/DAT_dat_o[3]_i_1_n_0                                                                                                                                                                                | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/i_sd/software_reset_reg_cross/sync_clk_b_reg[1][0]_1                                                                                                                                                                   |                2 |              4 |
|  microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/i_sd/sd_clk_o                         | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/i_sd/sd_data_serial_host0/crc_in[3]_i_1_n_0                                                                                                                                                                                   | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/i_sd/software_reset_reg_cross/sync_clk_b_reg[1][0]_1                                                                                                                                                                   |                1 |              4 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/cnt[3]_i_1__21_n_0                                                                                                                                                                  |                1 |              4 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/cnt[3]_i_1__22_n_0                                                                                                                                                                  |                1 |              4 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/cnt[3]_i_1__23_n_0                                                                                                                                                                  |                1 |              4 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/cnt[3]_i_1__24_n_0                                                                                                                                                                  |                1 |              4 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[9].MUXCY_I/valid_Req_XX_reg[0]                                                                                                        | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_4                                                                                                                                                                                                           |                1 |              4 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                                               | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                |                2 |              4 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__1_n_0                                                                                                                     | microblaze_top_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                                  |                2 |              4 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_FDRE/E[0]                                                                         | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_5                                                                                                                                                                                                           |                2 |              4 |
|  microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/i_sd/sd_clk_o                         | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/i_sd/sd_data_serial_host0/last_din[3]_i_1_n_0                                                                                                                                                                                 | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/i_sd/software_reset_reg_cross/sync_clk_b_reg[1][0]_1                                                                                                                                                                   |                2 |              4 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/cnt[3]_i_1__25_n_0                                                                                                                                                                  |                1 |              4 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out3                                                      | microblaze_top_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/D[0]                                                                                                                                                                                                         | microblaze_top_i/mii_to_rmii_0/U0/RMII_FIXED.I_TX/Reset                                                                                                                                                                                                                        |                1 |              4 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out3                                                      | microblaze_top_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/CI                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                |                1 |              4 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/cnt[3]_i_1__26_n_0                                                                                                                                                                  |                1 |              4 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/cnt[3]_i_1__27_n_0                                                                                                                                                                  |                1 |              4 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/cnt[3]_i_1__28_n_0                                                                                                                                                                  |                1 |              4 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/cnt[3]_i_1__29_n_0                                                                                                                                                                  |                1 |              4 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/drdy_ff9                                                                                                                                                                                                         | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/shift_reg00                                                                                                                                                                                               |                1 |              4 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out2                                                      | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1_n_0                                                                                                                          | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                                |                1 |              4 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/drdy_ffa                                                                                                                                                                                                         | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/shift_reg10                                                                                                                                                                                               |                2 |              4 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                             | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                      |                2 |              4 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/cnt_read[3]_i_1_n_0                                                                                                                                      | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                                        |                1 |              4 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/areset_r                                                                                                                                                                                               |                1 |              4 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[47].mu_srl_reg/cnt[3]_i_1__47_n_0                                                                                                                                                                  |                1 |              4 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_si_handler/areset_r                                                                                                                                                                                               |                2 |              4 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_read_fifo_addr[0]_i_1_n_0                                                                | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_5                                                                                                                                                                                                           |                1 |              4 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/areset_r                                                                                                                                                                                               |                1 |              4 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[45].mu_srl_reg/cnt[3]_i_1__45_n_0                                                                                                                                                                  |                1 |              4 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/cnt[3]_i_1__41_n_0                                                                                                                                                                  |                1 |              4 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                3 |              4 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                3 |              4 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_si_handler/areset_r                                                                                                                                                                                               |                1 |              4 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/cnt[3]_i_1__40_n_0                                                                                                                                                                  |                1 |              4 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[48].mu_srl_reg/cnt[3]_i_1__48_n_0                                                                                                                                                                  |                1 |              4 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/i_sd/software_reset_reg_cross/sync_clk_b_reg[1][0]_0                                                                                                                                                                   |                2 |              4 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                                    |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                        |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                                                                |                2 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                |                1 |              4 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                                |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                        |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                                                             |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                        |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                                                         |                1 |              4 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/system_ila_0/U0/g_inst/inst/SLOT_0.inst_slot0/AXI4_NO_ID.write_ptr[1]_i_1_n_0                                                                                                                                                                                 |                2 |              4 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/system_ila_0/U0/g_inst/inst/SLOT_1.inst_slot0/AXI4_NO_ID.write_ptr[1]_i_1_n_0                                                                                                                                                                                 |                1 |              4 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                             |                2 |              4 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/cnt[3]_i_1__44_n_0                                                                                                                                                                  |                1 |              4 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg_0                                                                                                                                                                                                        |                2 |              4 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                                                    |                1 |              4 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                                                    |                1 |              4 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                                                                    |                1 |              4 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__50_n_0                                                                                                                                                                   |                1 |              4 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/cnt[3]_i_1__39_n_0                                                                                                                                                                  |                1 |              4 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                                    |                1 |              4 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/E[0]                                                                                                                                                                   | microblaze_top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                2 |              4 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                        |                1 |              4 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                                    |                1 |              4 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1__10_n_0                                                                                                                                                                  |                1 |              4 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[49].mu_srl_reg/cnt[3]_i_1__49_n_0                                                                                                                                                                  |                1 |              4 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 |                2 |              4 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                                    |                1 |              4 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1__11_n_0                                                                                                                                                                  |                1 |              4 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1__12_n_0                                                                                                                                                                  |                1 |              4 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1__13_n_0                                                                                                                                                                  |                1 |              4 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1__14_n_0                                                                                                                                                                  |                1 |              4 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1__15_n_0                                                                                                                                                                  |                1 |              4 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1__16_n_0                                                                                                                                                                  |                1 |              4 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                             | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                                                                            |                1 |              4 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                                     | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                                                                             |                2 |              4 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                         | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                       |                2 |              4 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                    | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/rdlvl_stg1_start_reg[0]                                                                                                                                                              |                1 |              4 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                                |                2 |              4 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/CE_1                                                                                                                                                                                                   | microblaze_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/s_axi_aresetn_0                                                                                                                                                                                 |                1 |              4 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/emac_tx_wr_i                                                                                                                                                                                           | microblaze_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/txComboBusFifoWrCntRst                                                                                                                                                                          |                1 |              4 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/mac_addr_ram_we                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |                1 |              4 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2_n_0                                                                                                                                                                   | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/temp_mon_enabled.u_tempmon/sync_cntr0__4                                                                                                                                                                   |                2 |              4 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[46].mu_srl_reg/cnt[3]_i_1__46_n_0                                                                                                                                                                  |                1 |              4 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                           | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/SS[0]                                                                                                                                                                                |                2 |              4 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg                                                                     | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/SR[0]                                                                                                          |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                |                1 |              4 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter/E[0]                                                                                                                                 | microblaze_top_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                                            |                1 |              4 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/cnt[3]_i_1__38_n_0                                                                                                                                                                  |                1 |              4 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt0                                                                                            | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt[3]_i_1_n_0                                                                           |                2 |              4 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[3]_i_1_n_0                                                                | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                       |                4 |              4 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                                                                                                | microblaze_top_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                                  |                2 |              4 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_MMU_Write.ex_move_to_ZPR_instr_reg[0]                                                                                                                        | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_1                                                                                                                                                                                                           |                2 |              4 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/cnt[3]_i_1__37_n_0                                                                                                                                                                  |                1 |              4 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                       |                2 |              4 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                                 | microblaze_top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                           |                1 |              4 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | microblaze_top_i/rst_mig_7series_0_81M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                      |                3 |              4 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/rd_buf_indx.upd_rd_buf_indx0                                                                                                                                        |                1 |              4 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/cnt[3]_i_1__36_n_0                                                                                                                                                                  |                1 |              4 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                            | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                       |                2 |              4 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                                                                      |                1 |              4 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                            |                1 |              4 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                                                                       |                1 |              4 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                                             | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_8                                                                                                                                                                                                           |                2 |              4 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                                                                    |                1 |              4 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/RESET_FLOPS[15].RST_FLOPS                                                                                                                           |                                                                                                                                                                                                                                                                                |                2 |              4 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                                             | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_4                                                                                                                                                                                                           |                3 |              4 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                                                                      |                1 |              4 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                                    |                2 |              4 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/cnt[3]_i_1__35_n_0                                                                                                                                                                  |                1 |              4 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                                    |                1 |              4 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/granted_col_r_reg_1                                                                                                             |                1 |              4 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                       |                3 |              4 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/cnt[3]_i_1__34_n_0                                                                                                                                                                  |                1 |              4 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_smc/inst/clk_map/psr_aclk1/U0/EXT_LPF/lpf_int_reg_0                                                                                                                                                                                                       |                1 |              4 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_smc/inst/clk_map/psr0/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                  |                3 |              4 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/cnt[3]_i_1__33_n_0                                                                                                                                                                  |                1 |              4 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/E[0]                                                                                                                                                    | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_4                                                                                                                                                                                                           |                1 |              4 |
|  microblaze_top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                               | microblaze_top_i/mdm_1/U0/MDM_Core_I1/TDI_Shifter0                                                                                                                                                                                                                                    | microblaze_top_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                                 |                1 |              4 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/cnt[3]_i_1__32_n_0                                                                                                                                                                  |                1 |              4 |
| ~microblaze_top_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG                                 |                                                                                                                                                                                                                                                                                       | microblaze_top_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                                 |                1 |              4 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1__1_n_0                                                                                                                                | microblaze_top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                1 |              4 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/axi_awready0                                                                                                                                                                                                                  | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/S_AXI_ARESET                                                                                                                                                                                                           |                1 |              4 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/axi_arready0                                                                                                                                                                                                                  | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/S_AXI_ARESET                                                                                                                                                                                                           |                1 |              4 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/cnt[3]_i_1__31_n_0                                                                                                                                                                  |                1 |              4 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/pop_si_data                                                                                                      | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                                                          |                1 |              4 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/cnt[3]_i_1__30_n_0                                                                                                                                                                  |                1 |              4 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/Mac_addr_ram_we_i_1_n_0                                                                                                                                                                         |                2 |              4 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                                    |                1 |              4 |
|  microblaze_top_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG                                 | microblaze_top_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                                                                                         | microblaze_top_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                                 |                1 |              4 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                            | microblaze_top_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                1 |              4 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                              | microblaze_top_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                          |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                        |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                                                                    |                1 |              4 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |                4 |              4 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                |                4 |              4 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_si_handler/areset_r                                                                                                                                                                                               |                1 |              4 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/microblaze_top_433_net_2                                                                                                                                                                                               | microblaze_top_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                             |                1 |              4 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                               |                2 |              4 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/cnt[3]_i_1__43_n_0                                                                                                                                                                  |                1 |              4 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/SR[0]                                                                                                                                                                                       |                1 |              4 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/microblaze_top_475_net_1                                                                                                                                                                                 | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_6                                                                                                                                                                                                           |                1 |              4 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                                                                                 | microblaze_top_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                               |                2 |              4 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                   | microblaze_top_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                                  |                2 |              4 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/microblaze_top_514_net_12                                                                                           |                                                                                                                                                                                                                                                                                |                1 |              4 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/microblaze_top_514_net                                                                                              | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/microblaze_top_514_net_9                                                                                     |                1 |              4 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                                    | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                            |                1 |              4 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                                    |                1 |              4 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/microblaze_top_285_net_2                                                                                                                                               | microblaze_top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                1 |              4 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                                            |                                                                                                                                                                                                                                                                                |                3 |              4 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__2_n_0                                                                                                                     | microblaze_top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                2 |              4 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                                     |                                                                                                                                                                                                                                                                                |                2 |              4 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                                                                                       |                                                                                                                                                                                                                                                                                |                2 |              4 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                                                                                       |                                                                                                                                                                                                                                                                                |                2 |              4 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_11_out[0]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                |                1 |              4 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                          | microblaze_top_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                      |                1 |              4 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/cnt[3]_i_1__42_n_0                                                                                                                                                                  |                1 |              4 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/AXI4_LITE_IF_GEN.read_in_prog_reg_5[0]                                                                                                                                                                                       | microblaze_top_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/AXI4_LITE_IF_GEN.read_in_prog_reg_4                                                                                                                                                                                   |                2 |              5 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/fifoaddr                                                                                                                                                                                    | microblaze_top_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                           |                2 |              5 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                   |                1 |              5 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                             | microblaze_top_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                1 |              5 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/E[0]                                                                                                                                                    | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_7                                                                                                                                                                                                           |                1 |              5 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                  |                2 |              5 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr                                                                                                                                                               | microblaze_top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                2 |              5 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[4]_i_1_n_0                                                                                                                                                                 | microblaze_top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                           |                2 |              5 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/Stream_Data_Valid                                                                                                                                             | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/Read_Addr_Counter[4].FDRE_I/Use_Async_Reset.sync_reset_reg                                                                                             |                2 |              5 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                              |                1 |              5 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[4]_i_1_n_0                                                                                                                                                   | microblaze_top_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                                            |                2 |              5 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                       |                1 |              5 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                                                  | microblaze_top_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |                1 |              5 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                            | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                       |                2 |              5 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/E[0]                                                                                                                                                                        | microblaze_top_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |                1 |              5 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                           |                3 |              5 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[20].srl_nx1/shift_qual                                                                                                                       |                                                                                                                                                                                                                                                                                |                2 |              5 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/maintenance_request.maint_req_r_lcl_reg                                                                                                           |                2 |              5 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                      |                1 |              5 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                |                                                                                                                                                                                                                                                                                |                2 |              5 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_MMU_MEM_Read.mem_Sel_SPR_ZPR_I_reg[0]                                                                                                                                | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_MMU_MEM_Read.mem_Sel_SPR_TLBHI_I_reg[0]                                                                                                                       |                3 |              5 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[0]                                                                                                                                                                   | microblaze_top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                2 |              5 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                4 |              5 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                4 |              5 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                2 |              5 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/E[0]                                                                                                                                                | microblaze_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.Count[4]_i_1_n_0                                                                                    |                2 |              5 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                           |                2 |              5 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                4 |              5 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                                                                    |                2 |              5 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                2 |              5 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                         |                3 |              5 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_DEFERRAL_CONTROL/inst_deferral_state/FSM_sequential_thisState_reg[0]_0[0]                                                                                                                                               | microblaze_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/s_axi_aresetn_0                                                                                                                                                                                 |                2 |              5 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[4]_i_1_n_0                                                                                                                                                      | microblaze_top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                2 |              5 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                                                                     |                2 |              5 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                           | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/SR[0]                                                                                                                                          |                1 |              5 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/bus2ip_addr_i[5]_i_1_n_0                                                                                                                                                                                             | microblaze_top_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                           |                2 |              5 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                           | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/SR[0]                                                                                                                                          |                1 |              5 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/rd_accepted                                                                                                                                                                    | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                            |                1 |              5 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/pop_si_data                                                                                                      | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                                                                        |                2 |              5 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                    | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                                                                        |                2 |              5 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[4]_i_1__0_n_0                                                                                                                                        | microblaze_top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                2 |              5 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                      | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_r[4]_i_1_n_0                                                                                                      |                2 |              5 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                   |                                                                                                                                                                                                                                                                                |                2 |              5 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                   |                                                                                                                                                                                                                                                                                |                2 |              5 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/start2_i_1_n_0                                                                                                                                                                                                       | microblaze_top_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                           |                1 |              5 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                   |                                                                                                                                                                                                                                                                                |                2 |              5 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                                            | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[19].Gen_Instr_DFF/ex_Sel_SPR_TLBHI_l                                                                                                                  |                4 |              5 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                                                                                                            | microblaze_top_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                                  |                3 |              5 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                                               | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_interr_reg_i_1_n_0                                                                                                                                              |                1 |              5 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                          | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                       |                1 |              5 |
|  microblaze_top_i/axi_ethernetlite_0/U0/phy_tx_clk_core                                        |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                          |                2 |              5 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                          | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                                                                                  |                2 |              5 |
|  microblaze_top_i/axi_ethernetlite_0/U0/phy_tx_clk_core                                        |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_ethernetlite_0/U0/BUS_RST_TX_SYNC_CORE_I/scndry_out                                                                                                                                                                                                       |                1 |              5 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                        | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1                                                                                                             |                2 |              5 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                                                                       | microblaze_top_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                1 |              5 |
|  microblaze_top_i/axi_ethernetlite_0/U0/phy_rx_clk_core                                        |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                      |                2 |              5 |
|  microblaze_top_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG                                 | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                             |                                                                                                                                                                                                                                                                                |                1 |              5 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/idelay_ld_reg_0[0]                                                                                                                      |                                                                                                                                                                                                                                                                                |                2 |              5 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_DEFERRAL_CONTROL/inst_deferral_state/E[0]                                                                                                                                                                               | microblaze_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/s_axi_aresetn_0                                                                                                                                                                                 |                1 |              5 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/aw_sreg/state_reg[s_ready_i]_0[0]                                                                                                                                                                                       | microblaze_top_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset_d                                                                                                                                                                                                         |                2 |              5 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                            | microblaze_top_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset_d                                                                                                                                                                                                         |                2 |              5 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0              | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                    |                2 |              5 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0           | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                    |                1 |              5 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                            | microblaze_top_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                           |                2 |              5 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[9].MUXCY_I/valid_Req_reg[0]                                                                                                           | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_4                                                                                                                                                                                                           |                2 |              5 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/E[0]                                                                                                                                                                                                             | microblaze_top_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                           |                2 |              5 |
|  microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/i_sd/sd_clk_o                         | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/i_sd/sd_data_serial_host0/crc_c[4]_i_1_n_0                                                                                                                                                                                    | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/i_sd/software_reset_reg_cross/sync_clk_b_reg[1][0]_1                                                                                                                                                                   |                2 |              5 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                   |                                                                                                                                                                                                                                                                                |                3 |              5 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                                   | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                      |                1 |              5 |
|  microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/i_sd/sd_clk_o                         | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/i_sd/sd_data_serial_host0/data_index[4]_i_1_n_0                                                                                                                                                                               | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/i_sd/software_reset_reg_cross/sync_clk_b_reg[1][0]_1                                                                                                                                                                   |                2 |              5 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block_0                                                                                                                                                                                     | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block[4]_i_1_n_0                                                                                                                                                                     |                2 |              5 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0                                                         |                2 |              5 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0                                                         |                2 |              5 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0                                                         |                2 |              5 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out3                                                      | microblaze_top_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/out[0]                                                                                                                                                                                                                              | microblaze_top_i/mii_to_rmii_0/U0/RMII_FIXED.I_TX/Reset                                                                                                                                                                                                                        |                1 |              5 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                                                                                                            | microblaze_top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                3 |              5 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out3                                                      | microblaze_top_i/mii_to_rmii_0/U0/RMII_FIXED.I_TX/tx_in_reg_en                                                                                                                                                                                                                        | microblaze_top_i/mii_to_rmii_0/U0/RMII_FIXED.I_TX/Reset                                                                                                                                                                                                                        |                2 |              5 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out2                                                      |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                |                3 |              5 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                            | microblaze_top_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                           |                2 |              5 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                     | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0                                                         |                2 |              5 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][0][4]_i_1_n_0                                                                                     |                                                                                                                                                                                                                                                                                |                2 |              5 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0                                                         |                2 |              5 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0                                                         |                2 |              5 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0                                                         |                2 |              5 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0                                                         |                2 |              5 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/eqb2_carry_compare_mask/The_Compare[0].carry_and_I1/MUXCY_I/E[0]                                                                                                                          | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_7                                                                                                                                                                                                           |                2 |              5 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/eqb2_carry_compare_mask/The_Compare[0].carry_and_I1/MUXCY_I/FSM_sequential_State_reg[4]                                                                                                   | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_1                                                                                                                                                                                                           |                2 |              5 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                               | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                       |                2 |              5 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                                                                      |                4 |              6 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                          | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                       |                2 |              6 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                               | microblaze_top_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                2 |              6 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                   |                2 |              6 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_ethernetlite_0/U0/XEMAC_I/MDIO_GEN.MDIO_IF_I/clk_cnt                                                                                                                                                                                                             | microblaze_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/s_axi_aresetn_0                                                                                                                                                                                 |                2 |              6 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/microblaze_top_543_net_50                                                                                 | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                          |                3 |              6 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_2                                                                                                                                     |                2 |              6 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/rst_clk_wiz_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                 | microblaze_top_i/rst_clk_wiz_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                   |                1 |              6 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/rst_mig_7series_0_81M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                              | microblaze_top_i/rst_mig_7series_0_81M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                |                1 |              6 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_valid_reg_0[0]                                                                                                                                 | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                                        |                3 |              6 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                                                                       | microblaze_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                1 |              6 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                          |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                        |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                                                   |                1 |              6 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                     |                2 |              6 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                 | microblaze_top_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                2 |              6 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                     |                2 |              6 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/RX_DONE_D1_I[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |                3 |              6 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                                                                                |                2 |              6 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/po_delay_cnt_r0                                                                                                      | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/po_delay_cnt_r[5]_i_1_n_0                                                                                     |                2 |              6 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/delay_cnt_r0                                                                                                         | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/delay_cnt_r[5]_i_1_n_0                                                                                        |                2 |              6 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i_reg[1024]_0[0]                                                                                                                                                                                       | microblaze_top_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                                                         |                3 |              6 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                           |                2 |              6 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/E[0]                                                                                                                                                               | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                                        |                2 |              6 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                          | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/microblaze_top_541_net_184                                                                                     |                2 |              6 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                         |                                                                                                                                                                                                                                                                                |                3 |              6 |
|  microblaze_top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                               | microblaze_top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.command_reg[5][0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                |                2 |              6 |
|  microblaze_top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                               | microblaze_top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.command_reg[5][0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                |                2 |              6 |
|  microblaze_top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                               | microblaze_top_i/mdm_1/U0/Use_E2.BSCAN_I/E[0]                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                |                2 |              6 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                            | microblaze_top_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                                                         |                2 |              6 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                  | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                       |                1 |              6 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                         | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/new_cnt_cpt_r_reg[0]                                                                                                                                                                 |                2 |              6 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.Use_Read_Data_Active.read_data_counter[0]_i_1_n_0                                                                                                             | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_4                                                                                                                                                                                                           |                3 |              6 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                         | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/microblaze_top_541_net_184                                                                                     |                1 |              6 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                 | microblaze_top_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                1 |              6 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                               | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                       |                3 |              6 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                                            | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[19].Gen_Instr_DFF/ex_move_to_TLBSX_instr                                                                                                              |                2 |              6 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                      | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                                                                        |                3 |              6 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset                                                                                       | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][5]_i_1_n_0                                                                  |                2 |              6 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/inc_cnt                                                                                                   | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                          |                2 |              6 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt                                                                                              | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                          |                2 |              6 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_1_n_0                                                                                        | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                       |                3 |              6 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/microblaze_top_284_net_1                                                                                                                                                 |                                                                                                                                                                                                                                                                                |                3 |              6 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                           |                1 |              6 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                      | microblaze_top_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1__1_n_0                                                                                                                                                                                          |                1 |              6 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                         | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                       |                3 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                    |                2 |              6 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r0_0                                                                                                                         | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r[5]_i_1_n_0                                                                                                          |                2 |              6 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/last_outstanding_write                                                                                              | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_5                                                                                                                                                                                                           |                2 |              6 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_1_out[5]                                                                                                |                                                                                                                                                                                                                                                                                |                1 |              6 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                                                                                        |                2 |              6 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/axi_smc/inst/clk_map/psr_aclk1/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                     | microblaze_top_i/axi_smc/inst/clk_map/psr_aclk1/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1__0_n_0                                                                                                                                                                                         |                1 |              6 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/axi_smc/inst/clk_map/psr0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                          | microblaze_top_i/axi_smc/inst/clk_map/psr0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                            |                1 |              6 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/m_sc_req[0]                                                                                                                          | microblaze_top_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                                             |                2 |              6 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                                            |                                                                                                                                                                                                                                                                                |                2 |              6 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                                                 | microblaze_top_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SR[0]                                                                                                                                                                                                                    |                2 |              6 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                                     |                                                                                                                                                                                                                                                                                |                3 |              6 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                                        | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_7                                                                                                                                                                                                           |                3 |              6 |
|  microblaze_top_i/axi_ethernetlite_0/U0/phy_rx_clk_core                                        |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_ethernetlite_0/U0/BUS_RST_RX_SYNC_CORE_I/scndry_out                                                                                                                                                                                                       |                1 |              6 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                               | microblaze_top_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                3 |              6 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                 | microblaze_top_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                2 |              6 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/eqa2_carry_compare_mask_I1/The_Compare[0].carry_and_I1/MUXCY_I/E[0]                                                                                                                       | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Counter_D[0]_i_1_n_0                                                                                                                                                               |                2 |              6 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/microblaze_top_543_net_51                                                                                 | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                       |                2 |              6 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                 | microblaze_top_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                2 |              6 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/m_sc_req[0]                                                                                                                          | microblaze_top_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                                             |                1 |              6 |
|  microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/i_sd/sd_clk_o                         | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/i_sd/cmd_serial_host0/resp_idx[6]_i_1_n_0                                                                                                                                                                                     | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/i_sd/software_reset_reg_cross/rst                                                                                                                                                                                      |                2 |              7 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s2mm_all_idle                                                                                                                                    | microblaze_top_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                                        |                1 |              7 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_Virtual_Memory.instr_Addr_1_keep_reg[27][0]                                                                                                                       | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_10                                                                                                                                                                                                          |                3 |              7 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                                                                              |                2 |              7 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                 | microblaze_top_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                             |                2 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                        |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                                                                    |                2 |              7 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                           |                3 |              7 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                                        | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_6                                                                                                                                                                                                           |                2 |              7 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                                    | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                                   |                3 |              7 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                                    | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                                   |                3 |              7 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                          | microblaze_top_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                3 |              7 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out3                                                      |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                |                3 |              7 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg                                                                     | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_clr_dbc_reg_reg_0[0]                                                                                       |                3 |              7 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                          | microblaze_top_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                3 |              7 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.state_reg[1]_0[0]                                                                                                            | microblaze_top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                2 |              7 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_MMU_Write.ex_move_to_TLBX_instr_reg[0]                                                                                                                       | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_1                                                                                                                                                                                                           |                4 |              7 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_STATE/microblaze_top_79_net_22                                                                                                                                                                                       | microblaze_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_STATE/pkt_length_cnt0                                                                                                                                                                                         |                3 |              7 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_11_out[0]                                                                                                                                                                                                            | microblaze_top_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                                                                                                     |                2 |              7 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                           |                3 |              7 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                          | microblaze_top_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                3 |              7 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                |                                                                                                                                                                                                                                                                                |                2 |              7 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[6]_i_1_n_0                                                                                                                  | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                       |                6 |              7 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                           |                4 |              7 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                                        | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_9                                                                                                                                                                                                           |                3 |              7 |
|  microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/i_sd/sd_clk_o                         | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/i_sd/cmd_serial_host0/crc_enable_reg_n_0                                                                                                                                                                                      | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/i_sd/cmd_serial_host0/crc_rst_reg_n_0                                                                                                                                                                                  |                2 |              7 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                          | microblaze_top_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                4 |              7 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[20].srl_nx1/shift_qual                                                                                                                       |                                                                                                                                                                                                                                                                                |                2 |              7 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                          | microblaze_top_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                3 |              7 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/mm2s_all_idle                                                                                                                                    | microblaze_top_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                                        |                1 |              7 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                      | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                       |                2 |              7 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011[1]_i_1_n_0                                                                           | microblaze_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                2 |              7 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/slv_reg8[7]_i_1_n_0                                                                                                                                                                                                           | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/S_AXI_ARESET                                                                                                                                                                                                           |                1 |              8 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                                                    | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/S_AXI_ARESET                                                                                                                                                                                                           |                1 |              8 |
|  microblaze_top_i/axi_ethernetlite_0/U0/phy_rx_clk_core                                        | microblaze_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                                |                                                                                                                                                                                                                                                                                |                1 |              8 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                                                                                    | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/S_AXI_ARESET                                                                                                                                                                                                           |                1 |              8 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                                                                                    | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/S_AXI_ARESET                                                                                                                                                                                                           |                1 |              8 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                                                                                                                     | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/S_AXI_ARESET                                                                                                                                                                                                           |                1 |              8 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                     | microblaze_top_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                           |                4 |              8 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                           | microblaze_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                2 |              8 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift_qual                                                                     |                                                                                                                                                                                                                                                                                |                2 |              8 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg_0                                                                            |                                                                                                                                                                                                                                                                                |                3 |              8 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                              |                                                                                                                                                                                                                                                                                |                1 |              8 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                              |                                                                                                                                                                                                                                                                                |                1 |              8 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                           | microblaze_top_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                3 |              8 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                               |                                                                                                                                                                                                                                                                                |                1 |              8 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                     | microblaze_top_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                           |                3 |              8 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/E[0]                                                                                                                                                  | microblaze_top_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                                  |                3 |              8 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_3[0]                                                                                          |                                                                                                                                                                                                                                                                                |                3 |              8 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                              |                                                                                                                                                                                                                                                                                |                1 |              8 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                              |                                                                                                                                                                                                                                                                                |                1 |              8 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                                                          |                                                                                                                                                                                                                                                                                |                2 |              8 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[13]_i_1_n_0                                                                  |                                                                                                                                                                                                                                                                                |                3 |              8 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                              |                                                                                                                                                                                                                                                                                |                1 |              8 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                 | microblaze_top_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                3 |              8 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                     |                                                                                                                                                                                                                                                                                |                1 |              8 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                           | microblaze_top_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                2 |              8 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                               |                                                                                                                                                                                                                                                                                |                1 |              8 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                   | microblaze_top_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                      |                2 |              8 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                                                     |                                                                                                                                                                                                                                                                                |                1 |              8 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                                            | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_2                                                                                                                                                                                                           |                7 |              8 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_4[0]                                                                                                                                                     | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_1                                                                                                                                                                                                           |                3 |              8 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/read_req_granted                                                                                                                                                        |                                                                                                                                                                                                                                                                                |                3 |              8 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/DIBDI[0]                                                                                                                                                                | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/update_idle                                                                                                                                                      |                4 |              8 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Using_Stream.clear_stream_cache_hold_reg_2[0]                                                                                                           | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_10                                                                                                                                                                                                          |                4 |              8 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/microblaze_top_526_net_9                                                                                                                                                                                 | microblaze_top_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                               |                2 |              8 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/microblaze_top_345_net_4                                                                                                                   | microblaze_top_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                                  |                2 |              8 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                         |                1 |              8 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/microblaze_top_443_net_4                                                                                                                                                                              |                                                                                                                                                                                                                                                                                |                1 |              8 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/microblaze_top_284_net_9                                                                                                                                                 | microblaze_top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                3 |              8 |
|  microblaze_top_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG                                 | microblaze_top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.PORT_Selector_reg[2][0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                |                1 |              8 |
| ~microblaze_top_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG                                 | microblaze_top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                |                2 |              8 |
|  microblaze_top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                               | microblaze_top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                |                2 |              8 |
|  microblaze_top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                               | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0                                                                      |                                                                                                                                                                                                                                                                                |                7 |              8 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                     |                                                                                                                                                                                                                                                                                |                1 |              8 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                               |                                                                                                                                                                                                                                                                                |                1 |              8 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                               |                                                                                                                                                                                                                                                                                |                1 |              8 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                  |                                                                                                                                                                                                                                                                                |                2 |              8 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__1_n_0       | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                    |                2 |              8 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                           | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                    |                3 |              8 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                        | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                    |                2 |              8 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0          | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                    |                2 |              8 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                           | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                    |                2 |              8 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__2_n_0       | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                    |                6 |              8 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                        | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                    |                2 |              8 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                   | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                                                                                 |                3 |              8 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0                                                                                                       |                                                                                                                                                                                                                                                                                |                4 |              8 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                3 |              8 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/E[0]                                                                                                               | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                                                                        |                3 |              8 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_AVALID_q_reg_4[0]                                                                                                    | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                        |                4 |              8 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/i_sd/clock_divider0/load                                                                                                                                                                                               |                3 |              8 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                  | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                        |                5 |              8 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axburst_reg[1][0]                                                                                                                                     | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                        |                3 |              8 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.rd_buf_we_r1                                                                                                                                    |                                                                                                                                                                                                                                                                                |                1 |              8 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le__2                                                                                                                                      | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                            |                3 |              8 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/microblaze_top_552_net_1          | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                    |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                        |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                                                                  |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                        |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                                                             |                3 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                         |                2 |              8 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/victim_addr[7]_0                                                                                                                                                 |                3 |              8 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                                                           |                3 |              8 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_6                                                                                                                                                                                                           |                4 |              8 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_8                                                                                                                                                                                                           |                7 |              8 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                           | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                |                3 |              8 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                                |                                                                                                                                                                                                                                                                                |                1 |              8 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                      | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                                       |                2 |              8 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[0]_0[0]                                                                                                                                                               | microblaze_top_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SS[0]                                                                                                                                                                                                    |                2 |              8 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[0]                                                                                                                                                              | microblaze_top_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12][0]                                                                                                                                                                    |                2 |              8 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                           | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                       |                2 |              8 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                          | microblaze_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                2 |              8 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                         |                                                                                                                                                                                                                                                                                |                2 |              8 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                                                                                                                  | microblaze_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                      |                2 |              8 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/m_axis_tvalid                                                                                                                                                            | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/i_sd/generic_fifo_dc_gray1/wp_gray[6]_i_1_n_0                                                                                                                                                                          |                4 |              8 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/CE                                                                                                                             | microblaze_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/R                                                                                                                                            |                1 |              8 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Shift_Reg[0]_i_1_n_0                                                 | microblaze_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                5 |              8 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/receive_Data_int                                                                                                               | microblaze_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                2 |              8 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                   |                                                                                                                                                                                                                                                                                |                2 |              8 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                    | microblaze_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                1 |              8 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                     | microblaze_top_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                           |                3 |              8 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                                               | microblaze_top_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                               |                2 |              8 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_thread_loop[0].r_word_cnt_reg[0][7][0]                                                                                                          | microblaze_top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                3 |              8 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                                          | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/S_AXI_ARESET                                                                                                                                                                                                           |                2 |              8 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                                          | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/S_AXI_ARESET                                                                                                                                                                                                           |                2 |              8 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                                          | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/S_AXI_ARESET                                                                                                                                                                                                           |                1 |              8 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                                           | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/S_AXI_ARESET                                                                                                                                                                                                           |                1 |              8 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                                          | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/S_AXI_ARESET                                                                                                                                                                                                           |                2 |              8 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                                          | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/S_AXI_ARESET                                                                                                                                                                                                           |                3 |              8 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                                          | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/S_AXI_ARESET                                                                                                                                                                                                           |                1 |              8 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                                           | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/S_AXI_ARESET                                                                                                                                                                                                           |                3 |              8 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                                                                                                          | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/S_AXI_ARESET                                                                                                                                                                                                           |                2 |              8 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                                                                                                          | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/S_AXI_ARESET                                                                                                                                                                                                           |                1 |              8 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                                                                                                                                          | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/S_AXI_ARESET                                                                                                                                                                                                           |                1 |              8 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                                                                                                                           | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/S_AXI_ARESET                                                                                                                                                                                                           |                2 |              8 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                                                                                                                          | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/S_AXI_ARESET                                                                                                                                                                                                           |                3 |              8 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                                                                                                                           | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/S_AXI_ARESET                                                                                                                                                                                                           |                1 |              8 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                                                                                                                                          | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/S_AXI_ARESET                                                                                                                                                                                                           |                3 |              8 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                                                                                                          | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/S_AXI_ARESET                                                                                                                                                                                                           |                2 |              8 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                                                                                                                          | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/S_AXI_ARESET                                                                                                                                                                                                           |                4 |              8 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                                                                                                                                           | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/S_AXI_ARESET                                                                                                                                                                                                           |                2 |              8 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                                                                                                                                           | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/S_AXI_ARESET                                                                                                                                                                                                           |                2 |              8 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                                                                                                                                          | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/S_AXI_ARESET                                                                                                                                                                                                           |                2 |              8 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/slv_reg8[15]_i_1_n_0                                                                                                                                                                                                          | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/S_AXI_ARESET                                                                                                                                                                                                           |                1 |              8 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                                                                                                                          | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/S_AXI_ARESET                                                                                                                                                                                                           |                2 |              8 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                                                                                                                                          | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/S_AXI_ARESET                                                                                                                                                                                                           |                2 |              8 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                                                                                                                                          | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/S_AXI_ARESET                                                                                                                                                                                                           |                1 |              8 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                                                                                                                          | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/S_AXI_ARESET                                                                                                                                                                                                           |                3 |              8 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/slv_reg8[23]_i_1_n_0                                                                                                                                                                                                          | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/S_AXI_ARESET                                                                                                                                                                                                           |                3 |              8 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/slv_reg8[31]_i_1_n_0                                                                                                                                                                                                          | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/S_AXI_ARESET                                                                                                                                                                                                           |                2 |              8 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                                             | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0                             |                4 |              9 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                3 |              9 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                4 |              9 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                           |                                                                                                                                                                                                                                                                                |                2 |              9 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                4 |              9 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                3 |              9 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                                                                          | microblaze_top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                4 |              9 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                5 |              9 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                4 |              9 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                                                                          | microblaze_top_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                                  |                4 |              9 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                           |                2 |              9 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                              | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                                                   |                3 |              9 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                3 |              9 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                                                               | microblaze_top_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                               |                4 |              9 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                3 |              9 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                        | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                 |                2 |              9 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                                      | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                 |                3 |              9 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/microblaze_top_48_net_2                                                                                   |                                                                                                                                                                                                                                                                                |                3 |              9 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/microblaze_top_39_net_1                              |                                                                                                                                                                                                                                                                                |                2 |              9 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/microblaze_top_39_net_1                              | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                 |                3 |              9 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                                            |                2 |              9 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                           | microblaze_top_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                2 |              9 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                4 |              9 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                   | microblaze_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                3 |              9 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[3][0]                                                                                                                                                 |                                                                                                                                                                                                                                                                                |                3 |              9 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                                |                                                                                                                                                                                                                                                                                |                5 |              9 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.wr_starve_cnt[8]_i_2_n_0                                                                                                                               | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SR[0]                                                                                                                                                      |                3 |              9 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.rd_starve_cnt[8]_i_2_n_0                                                                                                                               | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SS[0]                                                                                                                                                      |                2 |              9 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[3][2]                                                                                                                                                 |                                                                                                                                                                                                                                                                                |                3 |              9 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[3][1]                                                                                                                                                 |                                                                                                                                                                                                                                                                                |                3 |              9 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                                                                             |                2 |              9 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                                             | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_10                                                                                                                                                                                                          |                4 |              9 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_0                                                                                                                                                        | microblaze_top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg                                                                                                                                          |                2 |              9 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                         | microblaze_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                3 |              9 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r[7]_i_1_n_0                                                                                                      |                3 |              9 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                               | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                      |                2 |              9 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_ii_carry_and/MUXCY_I/lopt_1                                                                                                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN                                                                                                                                                                                                             |                2 |              9 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_active_reg_0[0]                                                                                                                                           | microblaze_top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                3 |              9 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/sig_txd_reset0_out                                                                                                                                                                                      |                4 |             10 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block[4]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                                |                4 |             10 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses3.xx_access_read_miss/MUXCY_I/Read_Req                                                                                                                   | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_5                                                                                                                                                                                                           |                2 |             10 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                                | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                |                2 |             10 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                |                2 |             10 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/reg_data_out0__0                                                                                                                                                                                                             | microblaze_top_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/AXI4_LITE_IF_GEN.read_in_prog_reg_0                                                                                                                                                                                   |                4 |             10 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                                                                                                | microblaze_top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                4 |             10 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/microblaze_top_632_net_50                                                                                                                                                                                 |                4 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                        |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                         |                2 |             10 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                      |                4 |             10 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_01                                                                                                                                                                                         |                5 |             10 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                                             |                3 |             10 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                               |                                                                                                                                                                                                                                                                                |                2 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                                                                  |                2 |             10 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/microblaze_top_343_net                                                                                                                                | microblaze_top_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                                  |                4 |             10 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                 |                4 |             10 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                                | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                                      |                3 |             10 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_1[0]                                                                                                                                  |                3 |             10 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                                           | microblaze_top_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                               |                2 |             10 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                         | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                       |                4 |             10 |
|  microblaze_top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                               | microblaze_top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/E[0]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                |                4 |             10 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_Latch_AS_Logic_1.AND2B1L_I1/E[0]                                                                                                                                  | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_1                                                                                                                                                                                                           |                3 |             11 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/AXI4_LITE_IF_GEN.bus2ip_addr_i[12]_i_1_n_0                                                                                                                                                                                   | microblaze_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/s_axi_aresetn_0                                                                                                                                                                                 |                4 |             11 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                                  | microblaze_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                3 |             11 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_Virtual_Memory.instr_Addr_1_keep_reg[27][0]                                                                                                                       | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_3                                                                                                                                                                                                           |                4 |             11 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_1_n_0                                                                                                             | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                                       |                8 |             11 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/AXI4_LITE_IF_GEN.read_in_prog_reg_5[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                |                4 |             11 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/AXI4_LITE_IF_GEN.write_in_prog_reg_1[0]                                                                                                                                                                                      | microblaze_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/s_axi_aresetn_0                                                                                                                                                                                 |                3 |             11 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                               |                3 |             11 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                             |                4 |             11 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out2                                                      | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en                                                                                                                                              | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20                                                                                                                                     |                4 |             11 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                                                      | microblaze_top_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                4 |             12 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                                                      | microblaze_top_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                3 |             12 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                | microblaze_top_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                3 |             12 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                    | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                                       |                4 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                         |                2 |             12 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_STATE/microblaze_top_79_net                                                                                                                                                                                          | microblaze_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_STATE/state3a_0                                                                                                                                                                                               |                3 |             12 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                                            | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_1                                                                                                                                                                                                           |                6 |             12 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                                                      | microblaze_top_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                4 |             12 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/temp_mon_enabled.u_tempmon/microblaze_top_537_net_7                                                                                                                                                               |                                                                                                                                                                                                                                                                                |               12 |             12 |
|  microblaze_top_i/axi_ethernetlite_0/U0/phy_rx_clk_core                                        | microblaze_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                                | microblaze_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                      |                5 |             12 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/CE                                                                                                                                                                                                     | microblaze_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/txComboNibbleCntRst                                                                                                                                                                             |                3 |             12 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE10A_0[0]                                                                                                                                                                                          | microblaze_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/s_axi_aresetn_0                                                                                                                                                                                 |                4 |             12 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/tx_addr_en                                                                                                                                                                                             | microblaze_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE8A_2                                                                                                                                                                                       |                3 |             12 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                                                      | microblaze_top_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                5 |             12 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                                   | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                     |                5 |             12 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                | microblaze_top_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                5 |             12 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                                             | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_7                                                                                                                                                                                                           |                7 |             12 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                | microblaze_top_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                5 |             12 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/microblaze_top_514_net_9                                                                                            | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_1                                                                                                                                                                                                           |                3 |             12 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                         |                2 |             12 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out2                                                      | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature                                                                                                                                                  | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                                |                2 |             12 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/microblaze_top_514_net_9                                                                                            | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_4                                                                                                                                                                                                           |                4 |             12 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r2                                                                                                           | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                                                                              |                3 |             12 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                   | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                                                                              |                3 |             12 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                               | microblaze_top_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |                5 |             12 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/gen_pipe[1].pipe_reg[1][0]_0[0]                                                                                                                                             | microblaze_top_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |                4 |             12 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                               |                5 |             12 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/E[0]                                                                                                                                                                                        | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_2                                                                                                                                                                                                           |                3 |             12 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/gen_pipe[1].pipe_reg[1][0]_0[0]                                                                                                                                              | microblaze_top_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                4 |             12 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                | microblaze_top_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                4 |             12 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                                                      | microblaze_top_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                3 |             12 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                                | microblaze_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                      |                3 |             12 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                | microblaze_top_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                3 |             12 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/microblaze_top_475_net_1                                                                                                                                                                                 | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_reg_0[0]                                                                                                                                                                           |                3 |             13 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                3 |             13 |
|  microblaze_top_i/axi_ethernetlite_0/U0/phy_tx_clk_core                                        | microblaze_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                           | microblaze_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                          |                4 |             13 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/start2_reg_0                                                                                                                                                                                                         | microblaze_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/IP2Bus_WrAck_reg_2                                                                                                                                                                                                         |                5 |             13 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/microblaze_top_475_net_1                                                                                                                                                                                 | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_2                                                                                                                                                                                                           |                4 |             13 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[0]_0[0]                                                                                                                                                               | microblaze_top_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                  |                4 |             13 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                       |                4 |             13 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                               |                6 |             13 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                                            |                5 |             13 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                       | microblaze_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset                                                                                                                                                                                                           |                5 |             13 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                               | microblaze_top_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/cs_ce_clr                                                                                                                                                                                                                  |                4 |             13 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/SS[0]                                                                                                                                                                                       |                6 |             13 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                     |                3 |             13 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                                                           |                5 |             13 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out2                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                                |                5 |             13 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset                                                                                                                                                                                                           |                6 |             13 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                       | microblaze_top_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset                                                                                                                                                                                                           |                4 |             13 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[5].Gen_Instr_DFF/E[0]                                                                                                                                        | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_8                                                                                                                                                                                                           |                3 |             13 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[0]                                                                                                                                                              | microblaze_top_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                  |                3 |             13 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1__0_n_0 | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                                    |                4 |             13 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_ethernetlite_0/U0/XEMAC_I/MDIO_GEN.MDIO_IF_I/mdio_state                                                                                                                                                                                                          | microblaze_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/s_axi_aresetn_0                                                                                                                                                                                 |                2 |             13 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1_n_0    | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                                    |                4 |             13 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                                        | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_Sel_SPR_ESR_I_reg_0[0]                                                                                                                                                                        |                3 |             13 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_Latch_AS_Logic_1.AND2B1L_I1/E[0]                                                                                                                                  | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_4                                                                                                                                                                                                           |                3 |             13 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                  |                5 |             14 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                 | microblaze_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                      |                4 |             14 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                                        | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                   |                4 |             14 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                   | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                   |                5 |             14 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/microblaze_top_23_net_3                                                        | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0                                                      |                3 |             14 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                       |                6 |             14 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/enb                                                                                                                                                                             | microblaze_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                            |                4 |             14 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                           | microblaze_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                          |                4 |             14 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_Virtual_Memory.instr_Addr_1_keep_reg[27][0]                                                                                                                       | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_7                                                                                                                                                                                                           |                7 |             14 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out2                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_iodelay_ctrl/AS[0]                                                                                                                                                                                       |                4 |             15 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                      | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                     |                4 |             15 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/vio_0/inst/DECODER_INST/xsdb_addr_8_p2                                                                                                                                                                                                                        |                4 |             15 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/TagInvalA                                                                                                                                                                                 | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_1                                                                                                                                                                                                           |                6 |             15 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                                                                     | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_2                                                                                                                                                                                                           |                5 |             15 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                  | microblaze_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                4 |             15 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset                                                                                                                                                                                                           |                9 |             15 |
|  microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/i_sd/sd_clk_o                         | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/i_sd/sd_data_serial_host0/data_cycles                                                                                                                                                                                         | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/i_sd/software_reset_reg_cross/sync_clk_b_reg[1][0]_1                                                                                                                                                                   |                3 |             15 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                       |               11 |             15 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/microblaze_top_11_net_1                                        | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                           |                6 |             15 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/microblaze_top_475_net_1                                                                                                                                                                                 | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_8                                                                                                                                                                                                           |                3 |             15 |
|  microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/i_sd/sd_clk_o                         | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/i_sd/sd_data_serial_host0/rd                                                                                                                                                                                                  | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/i_sd/generic_fifo_dc_gray1/rp_gray[6]_i_1_n_0                                                                                                                                                                          |                5 |             15 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/i_sd/generic_fifo_dc_gray0_i_2_n_0                                                                                                                                                                                            | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/i_sd/generic_fifo_dc_gray0/rp_gray[6]_i_1_n_0                                                                                                                                                                          |                7 |             15 |
|  microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/i_sd/sd_clk_o                         | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/i_sd/sd_data_serial_host0/we                                                                                                                                                                                                  | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/i_sd/generic_fifo_dc_gray0/wp_gray[6]_i_1_n_0                                                                                                                                                                          |                5 |             15 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                                                | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                           |                5 |             15 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[4]_0[0]                                                                                                                                                                                   | microblaze_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/s_axi_aresetn_0                                                                                                                                                                                 |                4 |             16 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                    |                                                                                                                                                                                                                                                                                |                2 |             16 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                |                3 |             16 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                                                |                3 |             16 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                       | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                            |                5 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                        |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                         |                3 |             16 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift_qual                                                                                                                                                     |                                                                                                                                                                                                                                                                                |                5 |             16 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                |                3 |             16 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                |                4 |             16 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                |                3 |             16 |
|  microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/i_sd/sd_clk_o                         | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/i_sd/sd_data_serial_host0/transf_cnt[15]_i_1_n_0                                                                                                                                                                              | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/i_sd/software_reset_reg_cross/sync_clk_b_reg[1][0]_1                                                                                                                                                                   |                3 |             16 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                                      |                                                                                                                                                                                                                                                                                |                2 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0]                              |                                                                                                                                                                                                                                                                                |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                     |                                                                                                                                                                                                                                                                                |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                               |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                               |                4 |             16 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                              |                9 |             16 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                                            | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                     |                4 |             16 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                                            | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                     |                4 |             16 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                |                8 |             16 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                                  |                9 |             16 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                7 |             16 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                         |                3 |             16 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                |               10 |             16 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                                |                6 |             16 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                             |                                                                                                                                                                                                                                                                                |                3 |             16 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/vio_0/inst/DECODER_INST/wr_probe_out_modified                                                                                                                                                                                                                        | microblaze_top_i/vio_0/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                                 |                2 |             16 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[2]_3[0]                                                                                                                                                                                   | microblaze_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/s_axi_aresetn_0                                                                                                                                                                                 |                4 |             16 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/vio_0/inst/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                |                4 |             16 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                |                8 |             16 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/E[0]                                                                                                                                                                                                                         | microblaze_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/s_axi_aresetn_0                                                                                                                                                                                 |                3 |             16 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                                                |                3 |             16 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_reg_0                                                                                                                                       | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                                        |                5 |             16 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_1[0]                                                                                                                                                                                     | microblaze_top_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                3 |             16 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                          |                                                                                                                                                                                                                                                                                |                2 |             16 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                                                |                7 |             16 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0[0]                                                                                                                                                                                     | microblaze_top_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                2 |             16 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                |                5 |             16 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                               |                                                                                                                                                                                                                                                                                |                3 |             16 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.wr_data_en_reg_0                                                                                                                                                   |                                                                                                                                                                                                                                                                                |                2 |             16 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                                         | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                     |                4 |             16 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                              |                                                                                                                                                                                                                                                                                |                5 |             16 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0                                                    |                4 |             16 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                                                |                6 |             16 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                                                                                               | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_2                                                                                                                                                                                                           |                3 |             16 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                                                                                               | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_8                                                                                                                                                                                                           |                3 |             16 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                |                9 |             16 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                |                7 |             16 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                |                3 |             16 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                |                5 |             16 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                                        | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg_4[0]                                                                                                                                                               |                7 |             17 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                          | microblaze_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                              |                4 |             17 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                    | microblaze_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                4 |             17 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                        |                5 |             17 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                       | microblaze_top_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                6 |             17 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg_0                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                        |                5 |             17 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                                                      |                5 |             17 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                                                                     | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_8                                                                                                                                                                                                           |                6 |             17 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                                        | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_8                                                                                                                                                                                                           |                6 |             18 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                        |                3 |             18 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                           |               10 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                        |                3 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                        |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                         |                3 |             18 |
|  microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/i_sd/sd_clk_o                         | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/i_sd/sd_data_serial_host0/byte_alignment_reg[1]_i_1_n_0                                                                                                                                                                       | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/i_sd/software_reset_reg_cross/sync_clk_b_reg[1][0]_1                                                                                                                                                                   |                6 |             18 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                      | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[25]_i_1_n_0                                                                                                                                      |                5 |             18 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                            |                8 |             18 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                         |                4 |             18 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                               | microblaze_top_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                         |                6 |             19 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                                         | microblaze_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                          |                4 |             19 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                | microblaze_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                          |                6 |             19 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                   | microblaze_top_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                               |                7 |             19 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_2                                                                                                                                                                                                           |                9 |             19 |
|  microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/i_sd/sd_clk_o                         |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                |               11 |             20 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/E[0]                                                                                                                                                                                | microblaze_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.fg_rxd_wr_length[21]_i_3_n_0                                                                                                                                                                                          |                6 |             20 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                                        | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_2                                                                                                                                                                                                           |                7 |             20 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                       |                8 |             21 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[9].MUXCY_I/valid_Req_XX_reg[0]                                                                                                        | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_1                                                                                                                                                                                                           |                5 |             22 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/stream_request_wanted_reg[0][0]                                                                                                                         | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_4                                                                                                                                                                                                           |                6 |             22 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_5                                                                                                                                                                                                           |               10 |             22 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                                                                                   | microblaze_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                            |                5 |             22 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/InputCmp                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                |                7 |             22 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                        | microblaze_top_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                           |                7 |             22 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses3.xx_access_read_miss/MUXCY_I/Read_Req                                                                                                                   | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_3                                                                                                                                                                                                           |                3 |             22 |
|  microblaze_top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                               |                                                                                                                                                                                                                                                                                       | microblaze_top_i/mdm_1/U0/Use_E2.BSCAN_I/shift_n_reset                                                                                                                                                                                                                         |                5 |             23 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Using_Stream.clear_stream_cache_hold_reg_2[0]                                                                                                           | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_7                                                                                                                                                                                                           |                5 |             23 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/app_rdy_r_reg[0]                                                                                                                                         | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                            |               12 |             23 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                       |               10 |             23 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/write_s2mm_0/U0/nr_of_writes_0                                                                                                                                                                                                                                       | microblaze_top_i/write_s2mm_0/U0/M_AXIS_TVALID_i_1_n_0                                                                                                                                                                                                                         |                6 |             23 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                      |                                                                                                                                                                                                                                                                                |                6 |             23 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                          |                                                                                                                                                                                                                                                                                |                4 |             23 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                               | microblaze_top_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |               10 |             24 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                               | microblaze_top_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |                9 |             24 |
|  microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/i_sd/sd_clk_o                         | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/i_sd/sd_data_master0/watchdog[23]_i_1_n_0                                                                                                                                                                                     | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/i_sd/software_reset_reg_cross/sync_clk_b_reg[1][0]_1                                                                                                                                                                   |                7 |             24 |
|  microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/i_sd/sd_clk_o                         | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/i_sd/sd_data_master0/timeout_reg                                                                                                                                                                                              | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/i_sd/software_reset_reg_cross/sync_clk_b_reg[1][0]_1                                                                                                                                                                   |                9 |             24 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[34]_i_1_n_0                                                                                   | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                       |                8 |             24 |
|  microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/i_sd/sd_clk_o                         | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/i_sd/sd_cmd_master0/watchdog[23]_i_1_n_0                                                                                                                                                                                      | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/i_sd/software_reset_reg_cross/sync_clk_b_reg[1][0]_1                                                                                                                                                                   |                8 |             24 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                               | microblaze_top_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |                9 |             24 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                               | microblaze_top_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |                9 |             24 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                                        | microblaze_top_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                8 |             24 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                       |               11 |             24 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                             |                                                                                                                                                                                                                                                                                |                3 |             24 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                  | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                                        |                6 |             24 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/write_s2mm_0/U0/M_AXIS_TVALID_i_2_n_0                                                                                                                                                                                                                                | microblaze_top_i/write_s2mm_0/U0/M_AXIS_TVALID_i_1_n_0                                                                                                                                                                                                                         |                4 |             24 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                                        | microblaze_top_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                8 |             24 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_si_handler/inst_arb_stall_late/E[0]                                                                                                                                                                                      | microblaze_top_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                8 |             24 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                               | microblaze_top_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |                8 |             24 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_si_handler/inst_arb_stall_late/E[0]                                                                                                                                                                                      | microblaze_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                8 |             24 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                             |                                                                                                                                                                                                                                                                                |                3 |             24 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/microblaze_top_505_net_17                                                                                                                                                                 |                                                                                                                                                                                                                                                                                |                7 |             25 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                           | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                            |                9 |             25 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                |                6 |             25 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                |                8 |             25 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                |                7 |             25 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                          |               15 |             25 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                |                6 |             25 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                |                7 |             25 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                |                7 |             25 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                |                9 |             25 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                |                7 |             25 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                |                7 |             25 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/microblaze_top_505_net_16                                                                                                                                                                 |                                                                                                                                                                                                                                                                                |                6 |             25 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                |                8 |             25 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                |                7 |             25 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                |                8 |             25 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |                8 |             25 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                |                8 |             25 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                |                9 |             25 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                |                6 |             25 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/microblaze_top_505_net_11                                                                                                                                                                 |                                                                                                                                                                                                                                                                                |                7 |             25 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/microblaze_top_505_net_15                                                                                                                                                                 |                                                                                                                                                                                                                                                                                |                8 |             25 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |                9 |             25 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                |                6 |             25 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                                       |               11 |             25 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |                6 |             25 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg_n_0_[16]                                                                           |               14 |             25 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |                8 |             25 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/IDataRdy_reg_1                                                                                                                                                                            |                                                                                                                                                                                                                                                                                |                4 |             25 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/IDataRdy_reg_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                                |                4 |             25 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                |                6 |             25 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |                8 |             25 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |                8 |             25 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[49].mu_srl_reg/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                |                8 |             25 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                |                8 |             25 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                |                8 |             25 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                |                8 |             25 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                                    | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                     |                7 |             25 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[48].mu_srl_reg/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                |                9 |             25 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[47].mu_srl_reg/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                |               13 |             25 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[46].mu_srl_reg/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                |                7 |             25 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |                7 |             25 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/SR[0]                                                                                                                                                                                               |                6 |             25 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                |                8 |             25 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                |                9 |             25 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                |                9 |             25 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                               |                5 |             25 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                |                8 |             25 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                |                8 |             25 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                |                8 |             25 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |                9 |             25 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                |                7 |             25 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                |                6 |             25 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                |                7 |             25 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Using_TLBS.Using_Many_DTLB.dtlb_Addr_i_reg[1]                                                                                                                                             |                                                                                                                                                                                                                                                                                |                7 |             26 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[25]_i_1_n_0                                                                                                                                      | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                     |                7 |             26 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/IDataRdy_reg_3[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                                |                6 |             26 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/microblaze_top_505_net_12                                                                                                                                                                 |                                                                                                                                                                                                                                                                                |                6 |             26 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                  |                                                                                                                                                                                                                                                                                |                9 |             26 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                                 | microblaze_top_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                  |                4 |             26 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                  |                                                                                                                                                                                                                                                                                |                8 |             26 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Using_TLBS.Using_Many_DTLB.dtlb_Addr_i_reg[1]_3                                                                                                                                           |                                                                                                                                                                                                                                                                                |                7 |             26 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Using_TLBS.Using_Many_DTLB.dtlb_Addr_i_reg[1]_1                                                                                                                                           |                                                                                                                                                                                                                                                                                |               10 |             26 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Using_TLBS.Using_Many_DTLB.dtlb_Addr_i_reg[1]_4                                                                                                                                           |                                                                                                                                                                                                                                                                                |                7 |             26 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                            |               10 |             26 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                                              | microblaze_top_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                  |                4 |             26 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                  |                                                                                                                                                                                                                                                                                |               10 |             26 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                                  |                                                                                                                                                                                                                                                                                |                8 |             26 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                                             | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_6                                                                                                                                                                                                           |                7 |             27 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_MMU_MEM_Read.mem_Sel_SPR_ZPR_I_reg[0]                                                                                                                                | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_MMU_MEM_Read.mem_Sel_SPR_TLBX_I_reg_0[1]                                                                                                                                                    |               11 |             27 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                                                                                                          |                                                                                                                                                                                                                                                                                |                6 |             27 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                        |                4 |             28 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                        |                5 |             28 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                                                     | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                                      |                9 |             28 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                               | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                       |                7 |             28 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                                        | microblaze_top_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                         |                8 |             28 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_11_out[0]                                                                                                                                                                                                            | microblaze_top_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                                                                               |                4 |             28 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_iodelay_ctrl/rst_tmp                                                                                                                                                                                     |                8 |             29 |
|  microblaze_top_i/axi_ethernetlite_0/U0/phy_rx_clk_core                                        |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                |                9 |             29 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                           |                                                                                                                                                                                                                                                                                |                4 |             29 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                              | microblaze_top_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                            |                6 |             29 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.s_valid_dummy_inst1/lopt_4                                                                    |                                                                                                                                                                                                                                                                                |                8 |             29 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_to_wsc_reg                                                        |                                                                                                                                                                                                                                                                                |                4 |             29 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.s_valid_dummy_inst1/lopt_4                                                                  |                                                                                                                                                                                                                                                                                |                8 |             30 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_ii_carry_and/MUXCY_I/lopt_1                                                                                                                                      |                                                                                                                                                                                                                                                                                |                8 |             30 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                      |                8 |             30 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |               16 |             30 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                9 |             30 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[9].MUXCY_I/valid_Req_reg[0]                                                                                                           | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_1                                                                                                                                                                                                           |                5 |             31 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                                      | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                   |                8 |             31 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                                                    | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                       |                5 |             31 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/txd_wr_en                                                                                                                                                                                                                         | microblaze_top_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size[0]_i_1_n_0                                                                                                                                                                                        |                8 |             31 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                                                                               |               10 |             31 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                                                         |               10 |             31 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/m_valid_i_reg[0]                                                                                                                           |                                                                                                                                                                                                                                                                                |                9 |             32 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                        | microblaze_top_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                           |               10 |             32 |
|  microblaze_top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                               | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                                                                                          |                                                                                                                                                                                                                                                                                |                8 |             32 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_1[0]                                                                                                                                                                     | microblaze_top_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset                                                                                                                                                                                                           |                8 |             32 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt[0]_i_1_n_0                                                                                                                                | microblaze_top_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff[3]                                                                                                             |                8 |             32 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/txd_wr_en                                                                                                                                                                                                                         | microblaze_top_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/sig_txd_reset0_out                                                                                                                                                                                      |                6 |             32 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                         | microblaze_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                     |               13 |             32 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                            |                                                                                                                                                                                                                                                                                |               10 |             32 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                |                                                                                                                                                                                                                                                                                |                6 |             32 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[6]_0[0]                                                                                                                                                               | microblaze_top_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                  |                5 |             32 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[39].srl_nx1/push                                                                                                                           |                                                                                                                                                                                                                                                                                |                9 |             32 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[18]_0[0]                                                                                                                                                              | microblaze_top_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                  |                6 |             32 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                               | microblaze_top_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                    |               13 |             32 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/arready_i1                                                                                                                                                                                                                   | microblaze_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/s_axi_aresetn_0                                                                                                                                                                                 |                9 |             32 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/E[0]                                                                                                                                                                                                   | microblaze_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/SR[0]                                                                                                                                                                                           |                8 |             32 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |               11 |             32 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                                                                                             |                                                                                                                                                                                                                                                                                |                8 |             32 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0_axi_intc/U0/INTC_CORE_I/irq                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                |                5 |             32 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                            | microblaze_top_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                               |               12 |             32 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/wb_dlmb_valid_read_data0                                                                                                                                                                                                    |               10 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                        |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                                                           |               11 |             32 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                                                                                             |                                                                                                                                                                                                                                                                                |                8 |             32 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                                             | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                                                                                                 |               11 |             32 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_TLBS.IF_Instr_TLB_Miss_Excep_reg[0]                                                                                                                                | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_10                                                                                                                                                                                                          |                7 |             32 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/rxCrcEn_d1                                                                                                                                                                                                                   | microblaze_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_STATE/state22a_0[0]                                                                                                                                                                                           |                8 |             32 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SR[0]                                                                                                                                                                                                                    |               10 |             32 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/E[0]                                                                                                                                                                       | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/microblaze_top_475_net_80                                                                                                                                                                         |                8 |             32 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                                        | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.wb_mul32_result[15]_i_1_n_0                                                                                           |                7 |             32 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                                        | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg_3[0]                                                                                                                                                               |               12 |             32 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                                        | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_Sel_SPR_EAR_I_reg_0[0]                                                                                                                                                                        |               10 |             32 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Valid_Data                                                                                                                                                              |                                                                                                                                                                                                                                                                                |                9 |             32 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                                                                                         | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_3                                                                                                                                                                                                           |                6 |             32 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                |               11 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                    |                9 |             32 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                                                                                                               | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/S_AXI_ARESET                                                                                                                                                                                                           |               32 |             32 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/slv_reg0[31]_i_2_n_0                                                                                                                                                                                                          | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                   |               16 |             32 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/m_valid_i                                                                                                                                           |                                                                                                                                                                                                                                                                                |                8 |             32 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[39].srl_nx1/push                                                                                                                           |                                                                                                                                                                                                                                                                                |                8 |             32 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_LUT/Write_Data_Valid                                                              |                                                                                                                                                                                                                                                                                |                4 |             32 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                          | microblaze_top_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                             |               32 |             32 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                                        | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg_2[0]                                                                                                                                                               |                8 |             32 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/generateOutPre0_reg                                                                                                                                                                                      | microblaze_top_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                               |                6 |             32 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/microblaze_top_475_net_80                                                                                                                                                                                |                                                                                                                                                                                                                                                                                |                8 |             32 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/TCSR0_GENERATE[20].TCSR0_FF_I                                                                                                                                                                            | microblaze_top_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                               |                6 |             32 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                                                                                          | microblaze_top_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                               |               11 |             32 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                                                                                                        | microblaze_top_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                               |                9 |             32 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/microblaze_top_21_net_3                                                                                                                                                                  | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                     |                7 |             32 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                  | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                        |                9 |             32 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Q0                                                                                                                                                                         | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg[0]                                                                                                                                                                 |                9 |             33 |
|  microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/i_sd/sd_clk_o                         | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/i_sd/cmd_serial_host0/cmd_oe_o_i_1_n_0                                                                                                                                                                                        | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/i_sd/software_reset_reg_cross/rst                                                                                                                                                                                      |               13 |             33 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg[0]                           | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_1_n_0                                                                                                                          |                6 |             33 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |                8 |             33 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                |               14 |             33 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                        |               10 |             33 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                |               11 |             33 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |                6 |             33 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                |                9 |             33 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                |               12 |             33 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                |               13 |             33 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                                        |                                                                                                                                                                                                                                                                                |                7 |             34 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/SR[0]                                                                                                                                                                                               |               11 |             34 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_9                                                                                                                                                                                                           |               21 |             34 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                    |               10 |             34 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                |               11 |             34 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN                                                                                                                                                                                                             |               10 |             34 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                     |               13 |             35 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg14_out                                                                                                                                      | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                                              |                8 |             35 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                |               12 |             35 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                |               10 |             35 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                |                8 |             35 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                |                9 |             35 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                |                5 |             35 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/state_reg[0][0]                                                                                                    | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                                        |               10 |             35 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |               11 |             35 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                |               10 |             36 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                |               12 |             36 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                                             | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                                                                                             |               15 |             36 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[5]_1                                                                                                                                        | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/victim_addr[7]_0                                                                                                                                                 |                5 |             36 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[3]_2                                                                                                                                        | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/victim_addr[7]_0                                                                                                                                                 |                7 |             36 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                |                8 |             36 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                                                       |                                                                                                                                                                                                                                                                                |                8 |             36 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[2]_6                                                                                                                                        | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/victim_addr[7]_0                                                                                                                                                 |                7 |             36 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axready_reg_1[0]                                                                                                                                      |                                                                                                                                                                                                                                                                                |                9 |             36 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[1]_3                                                                                                                                        | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/victim_addr[7]_0                                                                                                                                                 |                6 |             36 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[6]_4                                                                                                                                        | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/victim_addr[7]_0                                                                                                                                                 |                6 |             36 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axready_reg_1[0]                                                                                                                                      |                                                                                                                                                                                                                                                                                |                8 |             36 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[0]_7                                                                                                                                        | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/victim_addr[7]_0                                                                                                                                                 |                5 |             36 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/microblaze_top_514_net_8                                                                                            |                                                                                                                                                                                                                                                                                |                5 |             36 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                                                       |                                                                                                                                                                                                                                                                                |                7 |             36 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                                                                |                6 |             36 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                          | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/SR[0]                                                                                                                                                  |                9 |             36 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/p_15_out[0]                                                                                                                                             | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/victim_addr[7]_0                                                                                                                                                 |                6 |             36 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                                                                |                7 |             36 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                |                6 |             36 |
|  microblaze_top_i/axi_ethernetlite_0/U0/phy_tx_clk_core                                        |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                |                6 |             36 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[4]_5                                                                                                                                        | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/victim_addr[7]_0                                                                                                                                                 |                6 |             36 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/update_idle                                                                                                                                                             |                                                                                                                                                                                                                                                                                |               11 |             36 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |                6 |             37 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                |                5 |             37 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |                6 |             37 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                       |               15 |             37 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                |                5 |             37 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                |               11 |             37 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[103].srl_nx1/push                                                                                                                                             |                                                                                                                                                                                                                                                                                |               10 |             37 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_2                                                                                                                                                                                 |               12 |             37 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                |                5 |             37 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                        |               12 |             38 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                |               12 |             38 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                |                7 |             38 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state_reg[1]_1[0]                                                                     |                                                                                                                                                                                                                                                                                |               11 |             38 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                |                7 |             39 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                       |                                                                                                                                                                                                                                                                                |                5 |             39 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                |               11 |             39 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/i___2_n_0                                                                                                                                                              |                                                                                                                                                                                                                                                                                |               10 |             39 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                                                                                             |                                                                                                                                                                                                                                                                                |               11 |             39 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                |               12 |             40 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                          |               13 |             40 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                |                7 |             40 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                                               |                                                                                                                                                                                                                                                                                |                5 |             40 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                |               11 |             40 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                         |               13 |             40 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                |                9 |             40 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                       |                8 |             41 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                                       | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                       |               12 |             41 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                               | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                    |                9 |             41 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                           | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                       |                7 |             41 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                |                7 |             41 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                |               12 |             41 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |                7 |             41 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                |               11 |             41 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_1                                                                                                                                                                                                           |               18 |             41 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1[57]_i_1_n_0                                                                                                        |                                                                                                                                                                                                                                                                                |                8 |             42 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1[57]_i_1__0_n_0                                                                                                     |                                                                                                                                                                                                                                                                                |                8 |             42 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                                       | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                                    |                6 |             42 |
|  microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/i_sd/sd_clk_o                         | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/i_sd/sd_cmd_master0/start_xfr_o                                                                                                                                                                                               | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/i_sd/software_reset_reg_cross/rst                                                                                                                                                                                      |               11 |             42 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/i___2_n_0                                                                                                                                                              |                                                                                                                                                                                                                                                                                |               12 |             42 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                                                                                             |                                                                                                                                                                                                                                                                                |               16 |             42 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                        | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                     |               13 |             42 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                                 | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_0                                                                                                                                                 |                7 |             43 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                                             | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_1                                                                                                                                                                                                           |               20 |             43 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/victim_valid_old_data                                                                                                                                                                      |                                                                                                                                                                                                                                                                                |               11 |             44 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/enb                                                                                                                                                                             |                                                                                                                                                                                                                                                                                |               16 |             45 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                                                                                             |                                                                                                                                                                                                                                                                                |               15 |             46 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/i___2_n_0                                                                                                                                                              |                                                                                                                                                                                                                                                                                |               10 |             46 |
|  microblaze_top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                               | microblaze_top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |               12 |             47 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                       |               20 |             48 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                       |               18 |             48 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                       |               15 |             48 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                |               13 |             49 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |               14 |             49 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |               15 |             49 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[45].mu_srl_reg/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                |               17 |             49 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                |               15 |             49 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                |               14 |             49 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                |               13 |             49 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                |               14 |             49 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |               13 |             49 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                |               15 |             49 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                                            | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_10                                                                                                                                                                                                          |               13 |             51 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                      | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INDET_BTT.lsig_absorb2tlast_reg                                                               |               15 |             52 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                                         |               29 |             52 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                                             | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_2                                                                                                                                                                                                           |               16 |             54 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                                            | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_6                                                                                                                                                                                                           |               28 |             58 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | microblaze_top_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |               12 |             58 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0                                                                                                         | microblaze_top_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                       |                9 |             59 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0                                                                                                      | microblaze_top_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                       |                9 |             59 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                                                            | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                       |                9 |             60 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                                            | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_8                                                                                                                                                                                                           |               21 |             60 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                                        | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                |               10 |             60 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_10                                                                                                                                                                                                          |               29 |             62 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                       |               23 |             63 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                                             | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_9                                                                                                                                                                                                           |               22 |             63 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                                             | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_is_bs_instr_I_reg_0                                                                                                                                                                            |               23 |             63 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                    |                                                                                                                                                                                                                                                                                |               14 |             64 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                           |                                                                                                                                                                                                                                                                                |               14 |             64 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                |                8 |             64 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r_reg_n_0                                                                                                    |                                                                                                                                                                                                                                                                                |               15 |             64 |
|  microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/i_sd/sd_clk_o                         | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/i_sd/sd_data_serial_host0/crc_en_reg_n_0                                                                                                                                                                                      | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/i_sd/sd_data_serial_host0/crc_rst_reg_n_0                                                                                                                                                                              |               18 |             64 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/microblaze_top_514_net                                                                                              |                                                                                                                                                                                                                                                                                |                8 |             64 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                        |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                |               23 |             65 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | microblaze_top_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |               13 |             65 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1122]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                |               11 |             65 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |               11 |             65 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                                            | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_9                                                                                                                                                                                                           |               30 |             67 |
|  microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/i_sd/sd_clk_o                         | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/i_sd/sd_cmd_master0/crc_check                                                                                                                                                                                                 | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/i_sd/software_reset_reg_cross/sync_clk_b_reg[1][0]_1                                                                                                                                                                   |               21 |             68 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_3                                                                                                                                                                                                           |               20 |             69 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_7                                                                                                                                                                                                           |               30 |             71 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr_1                                                                                               | microblaze_top_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |               15 |             72 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                                                                        |               21 |             72 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr_1                                                                                               | microblaze_top_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |               14 |             72 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2056]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                |               14 |             73 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |               13 |             73 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |               19 |             73 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr_1                                                                                               | microblaze_top_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |               15 |             75 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_4                                                                                                                                                                                                           |               25 |             75 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | microblaze_top_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |               14 |             77 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | microblaze_top_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |               14 |             77 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | microblaze_top_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |               15 |             77 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | microblaze_top_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |               14 |             77 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | microblaze_top_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |               14 |             77 |
|  microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/i_sd/sd_clk_o                         |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/i_sd/software_reset_reg_cross/sync_clk_b_reg[1][0]_1                                                                                                                                                                   |               37 |             78 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out3                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/mii_to_rmii_0/U0/RMII_FIXED.I_TX/Reset                                                                                                                                                                                                                        |               13 |             78 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.Using_Latch_AS_Logic.AND2B1L_I1/if_ready                                                                                                                                        |                                                                                                                                                                                                                                                                                |               12 |             78 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                 | microblaze_top_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |               17 |             79 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                 | microblaze_top_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |               16 |             79 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                 | microblaze_top_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |               15 |             83 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                 | microblaze_top_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |               16 |             83 |
|  microblaze_top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                               |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                |               24 |             83 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                      |               28 |             86 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                 |                                                                                                                                                                                                                                                                                |               11 |             88 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                                                          |               28 |             92 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/state_reg[0][0]                                                                                                    | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__4_n_0                                                                                                                                                        |               21 |             93 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                     |                                                                                                                                                                                                                                                                                |               12 |             96 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_1_in                |                                                                                                                                                                                                                                                                                |               12 |             96 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                    |                                                                                                                                                                                                                                                                                |               12 |             96 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                    |                                                                                                                                                                                                                                                                                |               12 |             96 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                    |                                                                                                                                                                                                                                                                                |               12 |             96 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                    |                                                                                                                                                                                                                                                                                |               12 |             96 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                    |                                                                                                                                                                                                                                                                                |               12 |             96 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                    |                                                                                                                                                                                                                                                                                |               12 |             96 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                             |                                                                                                                                                                                                                                                                                |               12 |             96 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep_n_0                                                                                                                                                           |               29 |             96 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                     |                                                                                                                                                                                                                                                                                |               12 |             96 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                    |                                                                                                                                                                                                                                                                                |               12 |             96 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                       | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__0_n_0                                                                                                                                                        |               27 |             97 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                |               24 |            103 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                     |                                                                                                                                                                                                                                                                                |               13 |            104 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                     |                                                                                                                                                                                                                                                                                |               13 |            104 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                     |                                                                                                                                                                                                                                                                                |               13 |            104 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                     |                                                                                                                                                                                                                                                                                |               13 |            104 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_2                           |                                                                                                                                                                                                                                                                                |               14 |            112 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_3                           |                                                                                                                                                                                                                                                                                |               14 |            112 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_4                           |                                                                                                                                                                                                                                                                                |               14 |            112 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                     |                                                                                                                                                                                                                                                                                |               14 |            112 |
|  microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/i_sd/sd_clk_o                         | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/i_sd/sd_cmd_master0/response_0_o[31]_i_1_n_0                                                                                                                                                                                  | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/i_sd/software_reset_reg_cross/sync_clk_b_reg[1][0]_1                                                                                                                                                                   |               26 |            120 |
|  microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/i_sd/sd_clk_o                         | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/i_sd/cmd_serial_host0/response_o[119]_i_1_n_0                                                                                                                                                                                 | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/i_sd/software_reset_reg_cross/rst                                                                                                                                                                                      |               33 |            122 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                |               56 |            126 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_reg_0                                                                                                                                       |                                                                                                                                                                                                                                                                                |               39 |            128 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      | microblaze_top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/D[13]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                |               16 |            128 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/app_rd_data_valid                                                                                                                                                          |                                                                                                                                                                                                                                                                                |               33 |            128 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/load_s1                                                                                                                           |                                                                                                                                                                                                                                                                                |               46 |            129 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/microblaze_top_593_net_5                                                                                                          |                                                                                                                                                                                                                                                                                |               24 |            129 |
|  microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/i_sd/sd_clk_o                         |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/i_sd/software_reset_reg_cross/rst                                                                                                                                                                                      |               48 |            143 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/s_axi_aresetn_0                                                                                                                                                                                 |               49 |            143 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                        |                                                                                                                                                                                                                                                                                |               76 |            144 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/read_fifo.fifo_out_data_r_reg[6]_0                                                                                                                                     |                                                                                                                                                                                                                                                                                |               22 |            176 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/microblaze_top_611_net_5                                                                                                                                                   |                                                                                                                                                                                                                                                                                |               24 |            192 |
|  microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/i_sd/sd_clk_o                         |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/S_AXI_ARESET                                                                                                                                                                                                           |               67 |            259 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/axi_sd_0/inst/axi_sd_v1_0_S00_AXI_inst/S_AXI_ARESET                                                                                                                                                                                                           |               60 |            275 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | microblaze_top_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                              |              101 |            399 |
|  microblaze_top_i/mig_7series_0/u_microblaze_top_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                |              667 |           2264 |
|  microblaze_top_i/clk_wiz_0/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                |             1275 |           5342 |
+------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


