//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused__native_batch_norm_legit_no_training_add_leaky_relu_leaky_relu_backward_mul_1 // -- Begin function triton_poi_fused__native_batch_norm_legit_no_training_add_leaky_relu_leaky_relu_backward_mul_1
.global .align 1 .b8 _$_str[11] = {95, 95, 67, 85, 68, 65, 95, 70, 84, 90};
.global .align 1 .b8 _$_str_$_2[17] = {95, 95, 67, 85, 68, 65, 95, 80, 82, 69, 67, 95, 83, 81, 82, 84};
                                        // @triton_poi_fused__native_batch_norm_legit_no_training_add_leaky_relu_leaky_relu_backward_mul_1
.visible .entry triton_poi_fused__native_batch_norm_legit_no_training_add_leaky_relu_leaky_relu_backward_mul_1(
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_leaky_relu_leaky_relu_backward_mul_1_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_leaky_relu_leaky_relu_backward_mul_1_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_leaky_relu_leaky_relu_backward_mul_1_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_leaky_relu_leaky_relu_backward_mul_1_param_3,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_leaky_relu_leaky_relu_backward_mul_1_param_4,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_leaky_relu_leaky_relu_backward_mul_1_param_5,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_leaky_relu_leaky_relu_backward_mul_1_param_6,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_leaky_relu_leaky_relu_backward_mul_1_param_7,
	.param .u32 triton_poi_fused__native_batch_norm_legit_no_training_add_leaky_relu_leaky_relu_backward_mul_1_param_8
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<11>;
	.reg .b16 	%rs<2>;
	.reg .b32 	%r<24>;
	.reg .f32 	%f<16>;
	.reg .b64 	%rd<20>;
	.loc	1 19 0                          // cha6ma3m4vn7hifwhmcxozujczdywo3ail5ym66miugo5dxaz6vk.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // cha6ma3m4vn7hifwhmcxozujczdywo3ail5ym66miugo5dxaz6vk.py:19:0

// %bb.0:                               // %__nv_sqrtf.exit
	ld.param.u64 	%rd9, [triton_poi_fused__native_batch_norm_legit_no_training_add_leaky_relu_leaky_relu_backward_mul_1_param_0];
	ld.param.u64 	%rd10, [triton_poi_fused__native_batch_norm_legit_no_training_add_leaky_relu_leaky_relu_backward_mul_1_param_1];
$L__tmp0:
	.loc	1 21 28                         // cha6ma3m4vn7hifwhmcxozujczdywo3ail5ym66miugo5dxaz6vk.py:21:28
	// begin inline asm
	mov.u32 %r1, %ctaid.x;
	// end inline asm
	.loc	1 21 33                         // cha6ma3m4vn7hifwhmcxozujczdywo3ail5ym66miugo5dxaz6vk.py:21:33
	shl.b32 	%r12, %r1, 7;
	ld.param.u64 	%rd11, [triton_poi_fused__native_batch_norm_legit_no_training_add_leaky_relu_leaky_relu_backward_mul_1_param_2];
	ld.param.u64 	%rd12, [triton_poi_fused__native_batch_norm_legit_no_training_add_leaky_relu_leaky_relu_backward_mul_1_param_3];
	.loc	1 22 36                         // cha6ma3m4vn7hifwhmcxozujczdywo3ail5ym66miugo5dxaz6vk.py:22:36
	mov.u32 	%r13, %tid.x;
	and.b32  	%r14, %r13, 127;
	ld.param.u64 	%rd13, [triton_poi_fused__native_batch_norm_legit_no_training_add_leaky_relu_leaky_relu_backward_mul_1_param_4];
	.loc	1 22 23                         // cha6ma3m4vn7hifwhmcxozujczdywo3ail5ym66miugo5dxaz6vk.py:22:23
	or.b32  	%r15, %r12, %r14;
	ld.param.u64 	%rd14, [triton_poi_fused__native_batch_norm_legit_no_training_add_leaky_relu_leaky_relu_backward_mul_1_param_5];
	.loc	1 23 21                         // cha6ma3m4vn7hifwhmcxozujczdywo3ail5ym66miugo5dxaz6vk.py:23:21
	setp.lt.s32 	%p1, %r15, 256;
	ld.param.u64 	%rd15, [triton_poi_fused__native_batch_norm_legit_no_training_add_leaky_relu_leaky_relu_backward_mul_1_param_6];
	.loc	1 25 21                         // cha6ma3m4vn7hifwhmcxozujczdywo3ail5ym66miugo5dxaz6vk.py:25:21
	bfe.s32 	%r16, %r1, 24, 1;
	shr.u32 	%r17, %r16, 28;
	add.s32 	%r18, %r15, %r17;
	shr.s32 	%r19, %r18, 4;
	ld.param.u64 	%rd16, [triton_poi_fused__native_batch_norm_legit_no_training_add_leaky_relu_leaky_relu_backward_mul_1_param_7];
	.loc	1 25 27                         // cha6ma3m4vn7hifwhmcxozujczdywo3ail5ym66miugo5dxaz6vk.py:25:27
	shr.u32 	%r20, %r19, 30;
	add.s32 	%r21, %r19, %r20;
	and.b32  	%r22, %r21, -4;
	sub.s32 	%r23, %r19, %r22;
	.loc	1 26 30                         // cha6ma3m4vn7hifwhmcxozujczdywo3ail5ym66miugo5dxaz6vk.py:26:30
	cvt.s64.s32 	%rd17, %r15;
	mul.wide.s32 	%rd18, %r15, 4;
	add.s64 	%rd1, %rd10, %rd18;
	.loc	1 26 35                         // cha6ma3m4vn7hifwhmcxozujczdywo3ail5ym66miugo5dxaz6vk.py:26:35
	// begin inline asm
	mov.u32 %r2, 0x0;
	@%p1 ld.global.b32 { %r2 }, [ %rd1 + 0 ];
	// end inline asm
	.loc	1 27 30                         // cha6ma3m4vn7hifwhmcxozujczdywo3ail5ym66miugo5dxaz6vk.py:27:30
	add.s64 	%rd2, %rd11, %rd18;
	.loc	1 27 35                         // cha6ma3m4vn7hifwhmcxozujczdywo3ail5ym66miugo5dxaz6vk.py:27:35
	// begin inline asm
	mov.u32 %r3, 0x0;
	@%p1 ld.global.b32 { %r3 }, [ %rd2 + 0 ];
	// end inline asm
	.loc	1 28 30                         // cha6ma3m4vn7hifwhmcxozujczdywo3ail5ym66miugo5dxaz6vk.py:28:30
	mul.wide.s32 	%rd19, %r23, 4;
	add.s64 	%rd3, %rd12, %rd19;
	.loc	1 28 35                         // cha6ma3m4vn7hifwhmcxozujczdywo3ail5ym66miugo5dxaz6vk.py:28:35
	// begin inline asm
	mov.u32 %r4, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r4 }, [ %rd3 + 0 ];
	// end inline asm
	.loc	1 29 30                         // cha6ma3m4vn7hifwhmcxozujczdywo3ail5ym66miugo5dxaz6vk.py:29:30
	add.s64 	%rd4, %rd13, %rd19;
	.loc	1 29 35                         // cha6ma3m4vn7hifwhmcxozujczdywo3ail5ym66miugo5dxaz6vk.py:29:35
	// begin inline asm
	mov.u32 %r5, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r5 }, [ %rd4 + 0 ];
	// end inline asm
	mov.b32 	%f1, %r5;
	.loc	1 30 31                         // cha6ma3m4vn7hifwhmcxozujczdywo3ail5ym66miugo5dxaz6vk.py:30:31
	add.s64 	%rd5, %rd14, %rd19;
	.loc	1 30 36                         // cha6ma3m4vn7hifwhmcxozujczdywo3ail5ym66miugo5dxaz6vk.py:30:36
	// begin inline asm
	mov.u32 %r6, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r6 }, [ %rd5 + 0 ];
	// end inline asm
	.loc	1 31 31                         // cha6ma3m4vn7hifwhmcxozujczdywo3ail5ym66miugo5dxaz6vk.py:31:31
	add.s64 	%rd6, %rd15, %rd19;
	.loc	1 31 36                         // cha6ma3m4vn7hifwhmcxozujczdywo3ail5ym66miugo5dxaz6vk.py:31:36
	// begin inline asm
	mov.u32 %r7, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r7 }, [ %rd6 + 0 ];
	// end inline asm
	.loc	1 34 18                         // cha6ma3m4vn7hifwhmcxozujczdywo3ail5ym66miugo5dxaz6vk.py:34:18
	add.f32 	%f2, %f1, 0f3727C5AC;
	.loc	1 35 26                         // cha6ma3m4vn7hifwhmcxozujczdywo3ail5ym66miugo5dxaz6vk.py:35:26
	sqrt.approx.ftz.f32 	%f3, %f2;
	.loc	1 27 35                         // cha6ma3m4vn7hifwhmcxozujczdywo3ail5ym66miugo5dxaz6vk.py:27:35
	mov.b32 	%f4, %r3;
	.loc	1 28 35                         // cha6ma3m4vn7hifwhmcxozujczdywo3ail5ym66miugo5dxaz6vk.py:28:35
	mov.b32 	%f5, %r4;
	.loc	1 32 18                         // cha6ma3m4vn7hifwhmcxozujczdywo3ail5ym66miugo5dxaz6vk.py:32:18
	sub.f32 	%f6, %f4, %f5;
	.loc	1 31 36                         // cha6ma3m4vn7hifwhmcxozujczdywo3ail5ym66miugo5dxaz6vk.py:31:36
	mov.b32 	%f7, %r7;
	.loc	1 30 36                         // cha6ma3m4vn7hifwhmcxozujczdywo3ail5ym66miugo5dxaz6vk.py:30:36
	mov.b32 	%f8, %r6;
	.loc	1 26 35                         // cha6ma3m4vn7hifwhmcxozujczdywo3ail5ym66miugo5dxaz6vk.py:26:35
	mov.b32 	%f9, %r2;
	.loc	1 37 18                         // cha6ma3m4vn7hifwhmcxozujczdywo3ail5ym66miugo5dxaz6vk.py:37:18
	mov.b32 	%r10, %f3;
	mov.b32 	%r9, 1065353216;
	// begin inline asm
	div.full.f32 %r8, %r9, %r10;
	// end inline asm
	mov.b32 	%f10, %r8;
	.loc	1 40 19                         // cha6ma3m4vn7hifwhmcxozujczdywo3ail5ym66miugo5dxaz6vk.py:40:19
	mul.f32 	%f11, %f6, %f10;
	.loc	1 42 20                         // cha6ma3m4vn7hifwhmcxozujczdywo3ail5ym66miugo5dxaz6vk.py:42:20
	fma.rn.f32 	%f12, %f11, %f8, %f7;
	.loc	1 45 19                         // cha6ma3m4vn7hifwhmcxozujczdywo3ail5ym66miugo5dxaz6vk.py:45:19
	fma.rn.f32 	%f13, %f12, 0f3DCCCCCD, %f9;
	.loc	1 47 20                         // cha6ma3m4vn7hifwhmcxozujczdywo3ail5ym66miugo5dxaz6vk.py:47:20
	setp.gt.f32 	%p9, %f13, 0f00000000;
	.loc	1 49 20                         // cha6ma3m4vn7hifwhmcxozujczdywo3ail5ym66miugo5dxaz6vk.py:49:20
	mul.f32 	%f14, %f13, 0f3E4CCCCD;
	.loc	1 50 35                         // cha6ma3m4vn7hifwhmcxozujczdywo3ail5ym66miugo5dxaz6vk.py:50:35
	selp.f32 	%f15, %f13, %f14, %p9;
	.loc	1 51 20                         // cha6ma3m4vn7hifwhmcxozujczdywo3ail5ym66miugo5dxaz6vk.py:51:20
	setp.gt.f32 	%p10, %f15, 0f00000000;
	.loc	1 52 28                         // cha6ma3m4vn7hifwhmcxozujczdywo3ail5ym66miugo5dxaz6vk.py:52:28
	add.s64 	%rd7, %rd9, %rd18;
	.loc	1 52 40                         // cha6ma3m4vn7hifwhmcxozujczdywo3ail5ym66miugo5dxaz6vk.py:52:40
	mov.b32 	%r11, %f15;
	// begin inline asm
	@%p1 st.global.b32 [ %rd7 + 0 ], { %r11 };
	// end inline asm
	.loc	1 53 25                         // cha6ma3m4vn7hifwhmcxozujczdywo3ail5ym66miugo5dxaz6vk.py:53:25
	add.s64 	%rd8, %rd16, %rd17;
	.loc	1 53 37                         // cha6ma3m4vn7hifwhmcxozujczdywo3ail5ym66miugo5dxaz6vk.py:53:37
	selp.u16 	%rs1, 1, 0, %p10;
	// begin inline asm
	@%p1 st.global.b8 [ %rd8 + 0 ], { %rs1 };
	// end inline asm
	.loc	1 53 4                          // cha6ma3m4vn7hifwhmcxozujczdywo3ail5ym66miugo5dxaz6vk.py:53:4
	ret;
$L__tmp1:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/ha/cha6ma3m4vn7hifwhmcxozujczdywo3ail5ym66miugo5dxaz6vk.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 0                                   // DW_CHILDREN_no
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 95                                 // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x58 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 104
.b8 97
.b8 54
.b8 109
.b8 97
.b8 51
.b8 109
.b8 52
.b8 118
.b8 110
.b8 55
.b8 104
.b8 105
.b8 102
.b8 119
.b8 104
.b8 109
.b8 99
.b8 120
.b8 111
.b8 122
.b8 117
.b8 106
.b8 99
.b8 122
.b8 100
.b8 121
.b8 119
.b8 111
.b8 51
.b8 97
.b8 105
.b8 108
.b8 53
.b8 121
.b8 109
.b8 54
.b8 54
.b8 109
.b8 105
.b8 117
.b8 103
.b8 111
.b8 53
.b8 100
.b8 120
.b8 97
.b8 122
.b8 54
.b8 118
.b8 107
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 104
.b8 97
.b8 0
	}
	.section	.debug_macinfo	{	}
