ARM GAS  /tmp/ccTEU9Ee.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"adc.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_ADC1_Init,"ax",%progbits
  18              		.align	1
  19              		.global	MX_ADC1_Init
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	MX_ADC1_Init:
  27              	.LFB235:
  28              		.file 1 "Core/Src/adc.c"
   1:Core/Src/adc.c **** /**
   2:Core/Src/adc.c ****   ******************************************************************************
   3:Core/Src/adc.c ****   * @file    adc.c
   4:Core/Src/adc.c ****   * @brief   This file provides code for the configuration
   5:Core/Src/adc.c ****   *          of the ADC instances.
   6:Core/Src/adc.c ****   ******************************************************************************
   7:Core/Src/adc.c ****   * @attention
   8:Core/Src/adc.c ****   *
   9:Core/Src/adc.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:Core/Src/adc.c ****   * All rights reserved.</center></h2>
  11:Core/Src/adc.c ****   *
  12:Core/Src/adc.c ****   * This software component is licensed by ST under Ultimate Liberty license
  13:Core/Src/adc.c ****   * SLA0044, the "License"; You may not use this file except in compliance with
  14:Core/Src/adc.c ****   * the License. You may obtain a copy of the License at:
  15:Core/Src/adc.c ****   *                             www.st.com/SLA0044
  16:Core/Src/adc.c ****   *
  17:Core/Src/adc.c ****   ******************************************************************************
  18:Core/Src/adc.c ****   */
  19:Core/Src/adc.c **** 
  20:Core/Src/adc.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/adc.c **** #include "adc.h"
  22:Core/Src/adc.c **** 
  23:Core/Src/adc.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/adc.c **** 
  25:Core/Src/adc.c **** /* USER CODE END 0 */
  26:Core/Src/adc.c **** 
  27:Core/Src/adc.c **** ADC_HandleTypeDef hadc1;
  28:Core/Src/adc.c **** ADC_HandleTypeDef hadc2;
  29:Core/Src/adc.c **** ADC_HandleTypeDef hadc3;
  30:Core/Src/adc.c **** DMA_HandleTypeDef hdma_adc1;
ARM GAS  /tmp/ccTEU9Ee.s 			page 2


  31:Core/Src/adc.c **** DMA_HandleTypeDef hdma_adc2;
  32:Core/Src/adc.c **** DMA_HandleTypeDef hdma_adc3;
  33:Core/Src/adc.c **** 
  34:Core/Src/adc.c **** /* ADC1 init function */
  35:Core/Src/adc.c **** void MX_ADC1_Init(void)
  36:Core/Src/adc.c **** {
  29              		.loc 1 36 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 16
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 14, -4
  37 0002 85B0     		sub	sp, sp, #20
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 24
  37:Core/Src/adc.c **** 
  38:Core/Src/adc.c ****   /* USER CODE BEGIN ADC1_Init 0 */
  39:Core/Src/adc.c **** 
  40:Core/Src/adc.c ****   /* USER CODE END ADC1_Init 0 */
  41:Core/Src/adc.c **** 
  42:Core/Src/adc.c ****   ADC_ChannelConfTypeDef sConfig = {0};
  40              		.loc 1 42 3 view .LVU1
  41              		.loc 1 42 26 is_stmt 0 view .LVU2
  42 0004 0023     		movs	r3, #0
  43 0006 0093     		str	r3, [sp]
  44 0008 0193     		str	r3, [sp, #4]
  45 000a 0293     		str	r3, [sp, #8]
  46 000c 0393     		str	r3, [sp, #12]
  43:Core/Src/adc.c **** 
  44:Core/Src/adc.c ****   /* USER CODE BEGIN ADC1_Init 1 */
  45:Core/Src/adc.c **** 
  46:Core/Src/adc.c ****   /* USER CODE END ADC1_Init 1 */
  47:Core/Src/adc.c ****   /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of con
  48:Core/Src/adc.c ****   */
  49:Core/Src/adc.c ****   hadc1.Instance = ADC1;
  47              		.loc 1 49 3 is_stmt 1 view .LVU3
  48              		.loc 1 49 18 is_stmt 0 view .LVU4
  49 000e 1548     		ldr	r0, .L7
  50 0010 154A     		ldr	r2, .L7+4
  51 0012 0260     		str	r2, [r0]
  50:Core/Src/adc.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
  52              		.loc 1 50 3 is_stmt 1 view .LVU5
  53              		.loc 1 50 29 is_stmt 0 view .LVU6
  54 0014 4FF48032 		mov	r2, #65536
  55 0018 4260     		str	r2, [r0, #4]
  51:Core/Src/adc.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
  56              		.loc 1 51 3 is_stmt 1 view .LVU7
  57              		.loc 1 51 25 is_stmt 0 view .LVU8
  58 001a 8360     		str	r3, [r0, #8]
  52:Core/Src/adc.c ****   hadc1.Init.ScanConvMode = DISABLE;
  59              		.loc 1 52 3 is_stmt 1 view .LVU9
  60              		.loc 1 52 27 is_stmt 0 view .LVU10
  61 001c 0361     		str	r3, [r0, #16]
  53:Core/Src/adc.c ****   hadc1.Init.ContinuousConvMode = ENABLE;
  62              		.loc 1 53 3 is_stmt 1 view .LVU11
ARM GAS  /tmp/ccTEU9Ee.s 			page 3


  63              		.loc 1 53 33 is_stmt 0 view .LVU12
  64 001e 0122     		movs	r2, #1
  65 0020 0276     		strb	r2, [r0, #24]
  54:Core/Src/adc.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
  66              		.loc 1 54 3 is_stmt 1 view .LVU13
  67              		.loc 1 54 36 is_stmt 0 view .LVU14
  68 0022 80F82030 		strb	r3, [r0, #32]
  55:Core/Src/adc.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
  69              		.loc 1 55 3 is_stmt 1 view .LVU15
  70              		.loc 1 55 35 is_stmt 0 view .LVU16
  71 0026 C362     		str	r3, [r0, #44]
  56:Core/Src/adc.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
  72              		.loc 1 56 3 is_stmt 1 view .LVU17
  73              		.loc 1 56 31 is_stmt 0 view .LVU18
  74 0028 1049     		ldr	r1, .L7+8
  75 002a 8162     		str	r1, [r0, #40]
  57:Core/Src/adc.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  76              		.loc 1 57 3 is_stmt 1 view .LVU19
  77              		.loc 1 57 24 is_stmt 0 view .LVU20
  78 002c C360     		str	r3, [r0, #12]
  58:Core/Src/adc.c ****   hadc1.Init.NbrOfConversion = 1;
  79              		.loc 1 58 3 is_stmt 1 view .LVU21
  80              		.loc 1 58 30 is_stmt 0 view .LVU22
  81 002e C261     		str	r2, [r0, #28]
  59:Core/Src/adc.c ****   hadc1.Init.DMAContinuousRequests = ENABLE;
  82              		.loc 1 59 3 is_stmt 1 view .LVU23
  83              		.loc 1 59 36 is_stmt 0 view .LVU24
  84 0030 80F83020 		strb	r2, [r0, #48]
  60:Core/Src/adc.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
  85              		.loc 1 60 3 is_stmt 1 view .LVU25
  86              		.loc 1 60 27 is_stmt 0 view .LVU26
  87 0034 4261     		str	r2, [r0, #20]
  61:Core/Src/adc.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
  88              		.loc 1 61 3 is_stmt 1 view .LVU27
  89              		.loc 1 61 7 is_stmt 0 view .LVU28
  90 0036 FFF7FEFF 		bl	HAL_ADC_Init
  91              	.LVL0:
  92              		.loc 1 61 6 view .LVU29
  93 003a 68B9     		cbnz	r0, .L5
  94              	.L2:
  62:Core/Src/adc.c ****   {
  63:Core/Src/adc.c ****     Error_Handler();
  64:Core/Src/adc.c ****   }
  65:Core/Src/adc.c ****   /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and it
  66:Core/Src/adc.c ****   */
  67:Core/Src/adc.c ****   sConfig.Channel = ADC_CHANNEL_7;
  95              		.loc 1 67 3 is_stmt 1 view .LVU30
  96              		.loc 1 67 19 is_stmt 0 view .LVU31
  97 003c 0723     		movs	r3, #7
  98 003e 0093     		str	r3, [sp]
  68:Core/Src/adc.c ****   sConfig.Rank = 1;
  99              		.loc 1 68 3 is_stmt 1 view .LVU32
 100              		.loc 1 68 16 is_stmt 0 view .LVU33
 101 0040 0123     		movs	r3, #1
 102 0042 0193     		str	r3, [sp, #4]
  69:Core/Src/adc.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 103              		.loc 1 69 3 is_stmt 1 view .LVU34
ARM GAS  /tmp/ccTEU9Ee.s 			page 4


 104              		.loc 1 69 24 is_stmt 0 view .LVU35
 105 0044 0023     		movs	r3, #0
 106 0046 0293     		str	r3, [sp, #8]
  70:Core/Src/adc.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 107              		.loc 1 70 3 is_stmt 1 view .LVU36
 108              		.loc 1 70 7 is_stmt 0 view .LVU37
 109 0048 6946     		mov	r1, sp
 110 004a 0648     		ldr	r0, .L7
 111 004c FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 112              	.LVL1:
 113              		.loc 1 70 6 view .LVU38
 114 0050 28B9     		cbnz	r0, .L6
 115              	.L1:
  71:Core/Src/adc.c ****   {
  72:Core/Src/adc.c ****     Error_Handler();
  73:Core/Src/adc.c ****   }
  74:Core/Src/adc.c ****   /* USER CODE BEGIN ADC1_Init 2 */
  75:Core/Src/adc.c **** 
  76:Core/Src/adc.c ****   /* USER CODE END ADC1_Init 2 */
  77:Core/Src/adc.c **** 
  78:Core/Src/adc.c **** }
 116              		.loc 1 78 1 view .LVU39
 117 0052 05B0     		add	sp, sp, #20
 118              	.LCFI2:
 119              		.cfi_remember_state
 120              		.cfi_def_cfa_offset 4
 121              		@ sp needed
 122 0054 5DF804FB 		ldr	pc, [sp], #4
 123              	.L5:
 124              	.LCFI3:
 125              		.cfi_restore_state
  63:Core/Src/adc.c ****   }
 126              		.loc 1 63 5 is_stmt 1 view .LVU40
 127 0058 FFF7FEFF 		bl	Error_Handler
 128              	.LVL2:
 129 005c EEE7     		b	.L2
 130              	.L6:
  72:Core/Src/adc.c ****   }
 131              		.loc 1 72 5 view .LVU41
 132 005e FFF7FEFF 		bl	Error_Handler
 133              	.LVL3:
 134              		.loc 1 78 1 is_stmt 0 view .LVU42
 135 0062 F6E7     		b	.L1
 136              	.L8:
 137              		.align	2
 138              	.L7:
 139 0064 00000000 		.word	.LANCHOR0
 140 0068 00200140 		.word	1073815552
 141 006c 0100000F 		.word	251658241
 142              		.cfi_endproc
 143              	.LFE235:
 145              		.section	.text.MX_ADC2_Init,"ax",%progbits
 146              		.align	1
 147              		.global	MX_ADC2_Init
 148              		.syntax unified
 149              		.thumb
 150              		.thumb_func
ARM GAS  /tmp/ccTEU9Ee.s 			page 5


 151              		.fpu fpv4-sp-d16
 153              	MX_ADC2_Init:
 154              	.LFB236:
  79:Core/Src/adc.c **** /* ADC2 init function */
  80:Core/Src/adc.c **** void MX_ADC2_Init(void)
  81:Core/Src/adc.c **** {
 155              		.loc 1 81 1 is_stmt 1 view -0
 156              		.cfi_startproc
 157              		@ args = 0, pretend = 0, frame = 16
 158              		@ frame_needed = 0, uses_anonymous_args = 0
 159 0000 00B5     		push	{lr}
 160              	.LCFI4:
 161              		.cfi_def_cfa_offset 4
 162              		.cfi_offset 14, -4
 163 0002 85B0     		sub	sp, sp, #20
 164              	.LCFI5:
 165              		.cfi_def_cfa_offset 24
  82:Core/Src/adc.c **** 
  83:Core/Src/adc.c ****   /* USER CODE BEGIN ADC2_Init 0 */
  84:Core/Src/adc.c **** 
  85:Core/Src/adc.c ****   /* USER CODE END ADC2_Init 0 */
  86:Core/Src/adc.c **** 
  87:Core/Src/adc.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 166              		.loc 1 87 3 view .LVU44
 167              		.loc 1 87 26 is_stmt 0 view .LVU45
 168 0004 0023     		movs	r3, #0
 169 0006 0093     		str	r3, [sp]
 170 0008 0193     		str	r3, [sp, #4]
 171 000a 0293     		str	r3, [sp, #8]
 172 000c 0393     		str	r3, [sp, #12]
  88:Core/Src/adc.c **** 
  89:Core/Src/adc.c ****   /* USER CODE BEGIN ADC2_Init 1 */
  90:Core/Src/adc.c **** 
  91:Core/Src/adc.c ****   /* USER CODE END ADC2_Init 1 */
  92:Core/Src/adc.c ****   /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of con
  93:Core/Src/adc.c ****   */
  94:Core/Src/adc.c ****   hadc2.Instance = ADC2;
 173              		.loc 1 94 3 is_stmt 1 view .LVU46
 174              		.loc 1 94 18 is_stmt 0 view .LVU47
 175 000e 1548     		ldr	r0, .L15
 176 0010 154A     		ldr	r2, .L15+4
 177 0012 0260     		str	r2, [r0]
  95:Core/Src/adc.c ****   hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 178              		.loc 1 95 3 is_stmt 1 view .LVU48
 179              		.loc 1 95 29 is_stmt 0 view .LVU49
 180 0014 4FF48032 		mov	r2, #65536
 181 0018 4260     		str	r2, [r0, #4]
  96:Core/Src/adc.c ****   hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 182              		.loc 1 96 3 is_stmt 1 view .LVU50
 183              		.loc 1 96 25 is_stmt 0 view .LVU51
 184 001a 8360     		str	r3, [r0, #8]
  97:Core/Src/adc.c ****   hadc2.Init.ScanConvMode = DISABLE;
 185              		.loc 1 97 3 is_stmt 1 view .LVU52
 186              		.loc 1 97 27 is_stmt 0 view .LVU53
 187 001c 0361     		str	r3, [r0, #16]
  98:Core/Src/adc.c ****   hadc2.Init.ContinuousConvMode = ENABLE;
 188              		.loc 1 98 3 is_stmt 1 view .LVU54
ARM GAS  /tmp/ccTEU9Ee.s 			page 6


 189              		.loc 1 98 33 is_stmt 0 view .LVU55
 190 001e 0122     		movs	r2, #1
 191 0020 0276     		strb	r2, [r0, #24]
  99:Core/Src/adc.c ****   hadc2.Init.DiscontinuousConvMode = DISABLE;
 192              		.loc 1 99 3 is_stmt 1 view .LVU56
 193              		.loc 1 99 36 is_stmt 0 view .LVU57
 194 0022 80F82030 		strb	r3, [r0, #32]
 100:Core/Src/adc.c ****   hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 195              		.loc 1 100 3 is_stmt 1 view .LVU58
 196              		.loc 1 100 35 is_stmt 0 view .LVU59
 197 0026 C362     		str	r3, [r0, #44]
 101:Core/Src/adc.c ****   hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 198              		.loc 1 101 3 is_stmt 1 view .LVU60
 199              		.loc 1 101 31 is_stmt 0 view .LVU61
 200 0028 1049     		ldr	r1, .L15+8
 201 002a 8162     		str	r1, [r0, #40]
 102:Core/Src/adc.c ****   hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 202              		.loc 1 102 3 is_stmt 1 view .LVU62
 203              		.loc 1 102 24 is_stmt 0 view .LVU63
 204 002c C360     		str	r3, [r0, #12]
 103:Core/Src/adc.c ****   hadc2.Init.NbrOfConversion = 1;
 205              		.loc 1 103 3 is_stmt 1 view .LVU64
 206              		.loc 1 103 30 is_stmt 0 view .LVU65
 207 002e C261     		str	r2, [r0, #28]
 104:Core/Src/adc.c ****   hadc2.Init.DMAContinuousRequests = ENABLE;
 208              		.loc 1 104 3 is_stmt 1 view .LVU66
 209              		.loc 1 104 36 is_stmt 0 view .LVU67
 210 0030 80F83020 		strb	r2, [r0, #48]
 105:Core/Src/adc.c ****   hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 211              		.loc 1 105 3 is_stmt 1 view .LVU68
 212              		.loc 1 105 27 is_stmt 0 view .LVU69
 213 0034 4261     		str	r2, [r0, #20]
 106:Core/Src/adc.c ****   if (HAL_ADC_Init(&hadc2) != HAL_OK)
 214              		.loc 1 106 3 is_stmt 1 view .LVU70
 215              		.loc 1 106 7 is_stmt 0 view .LVU71
 216 0036 FFF7FEFF 		bl	HAL_ADC_Init
 217              	.LVL4:
 218              		.loc 1 106 6 view .LVU72
 219 003a 68B9     		cbnz	r0, .L13
 220              	.L10:
 107:Core/Src/adc.c ****   {
 108:Core/Src/adc.c ****     Error_Handler();
 109:Core/Src/adc.c ****   }
 110:Core/Src/adc.c ****   /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and it
 111:Core/Src/adc.c ****   */
 112:Core/Src/adc.c ****   sConfig.Channel = ADC_CHANNEL_5;
 221              		.loc 1 112 3 is_stmt 1 view .LVU73
 222              		.loc 1 112 19 is_stmt 0 view .LVU74
 223 003c 0523     		movs	r3, #5
 224 003e 0093     		str	r3, [sp]
 113:Core/Src/adc.c ****   sConfig.Rank = 1;
 225              		.loc 1 113 3 is_stmt 1 view .LVU75
 226              		.loc 1 113 16 is_stmt 0 view .LVU76
 227 0040 0123     		movs	r3, #1
 228 0042 0193     		str	r3, [sp, #4]
 114:Core/Src/adc.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 229              		.loc 1 114 3 is_stmt 1 view .LVU77
ARM GAS  /tmp/ccTEU9Ee.s 			page 7


 230              		.loc 1 114 24 is_stmt 0 view .LVU78
 231 0044 0023     		movs	r3, #0
 232 0046 0293     		str	r3, [sp, #8]
 115:Core/Src/adc.c ****   if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 233              		.loc 1 115 3 is_stmt 1 view .LVU79
 234              		.loc 1 115 7 is_stmt 0 view .LVU80
 235 0048 6946     		mov	r1, sp
 236 004a 0648     		ldr	r0, .L15
 237 004c FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 238              	.LVL5:
 239              		.loc 1 115 6 view .LVU81
 240 0050 28B9     		cbnz	r0, .L14
 241              	.L9:
 116:Core/Src/adc.c ****   {
 117:Core/Src/adc.c ****     Error_Handler();
 118:Core/Src/adc.c ****   }
 119:Core/Src/adc.c ****   /* USER CODE BEGIN ADC2_Init 2 */
 120:Core/Src/adc.c **** 
 121:Core/Src/adc.c ****   /* USER CODE END ADC2_Init 2 */
 122:Core/Src/adc.c **** 
 123:Core/Src/adc.c **** }
 242              		.loc 1 123 1 view .LVU82
 243 0052 05B0     		add	sp, sp, #20
 244              	.LCFI6:
 245              		.cfi_remember_state
 246              		.cfi_def_cfa_offset 4
 247              		@ sp needed
 248 0054 5DF804FB 		ldr	pc, [sp], #4
 249              	.L13:
 250              	.LCFI7:
 251              		.cfi_restore_state
 108:Core/Src/adc.c ****   }
 252              		.loc 1 108 5 is_stmt 1 view .LVU83
 253 0058 FFF7FEFF 		bl	Error_Handler
 254              	.LVL6:
 255 005c EEE7     		b	.L10
 256              	.L14:
 117:Core/Src/adc.c ****   }
 257              		.loc 1 117 5 view .LVU84
 258 005e FFF7FEFF 		bl	Error_Handler
 259              	.LVL7:
 260              		.loc 1 123 1 is_stmt 0 view .LVU85
 261 0062 F6E7     		b	.L9
 262              	.L16:
 263              		.align	2
 264              	.L15:
 265 0064 00000000 		.word	.LANCHOR1
 266 0068 00210140 		.word	1073815808
 267 006c 0100000F 		.word	251658241
 268              		.cfi_endproc
 269              	.LFE236:
 271              		.section	.text.MX_ADC3_Init,"ax",%progbits
 272              		.align	1
 273              		.global	MX_ADC3_Init
 274              		.syntax unified
 275              		.thumb
 276              		.thumb_func
ARM GAS  /tmp/ccTEU9Ee.s 			page 8


 277              		.fpu fpv4-sp-d16
 279              	MX_ADC3_Init:
 280              	.LFB237:
 124:Core/Src/adc.c **** /* ADC3 init function */
 125:Core/Src/adc.c **** void MX_ADC3_Init(void)
 126:Core/Src/adc.c **** {
 281              		.loc 1 126 1 is_stmt 1 view -0
 282              		.cfi_startproc
 283              		@ args = 0, pretend = 0, frame = 16
 284              		@ frame_needed = 0, uses_anonymous_args = 0
 285 0000 00B5     		push	{lr}
 286              	.LCFI8:
 287              		.cfi_def_cfa_offset 4
 288              		.cfi_offset 14, -4
 289 0002 85B0     		sub	sp, sp, #20
 290              	.LCFI9:
 291              		.cfi_def_cfa_offset 24
 127:Core/Src/adc.c **** 
 128:Core/Src/adc.c ****   /* USER CODE BEGIN ADC3_Init 0 */
 129:Core/Src/adc.c **** 
 130:Core/Src/adc.c ****   /* USER CODE END ADC3_Init 0 */
 131:Core/Src/adc.c **** 
 132:Core/Src/adc.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 292              		.loc 1 132 3 view .LVU87
 293              		.loc 1 132 26 is_stmt 0 view .LVU88
 294 0004 0023     		movs	r3, #0
 295 0006 0093     		str	r3, [sp]
 296 0008 0193     		str	r3, [sp, #4]
 297 000a 0293     		str	r3, [sp, #8]
 298 000c 0393     		str	r3, [sp, #12]
 133:Core/Src/adc.c **** 
 134:Core/Src/adc.c ****   /* USER CODE BEGIN ADC3_Init 1 */
 135:Core/Src/adc.c **** 
 136:Core/Src/adc.c ****   /* USER CODE END ADC3_Init 1 */
 137:Core/Src/adc.c ****   /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of con
 138:Core/Src/adc.c ****   */
 139:Core/Src/adc.c ****   hadc3.Instance = ADC3;
 299              		.loc 1 139 3 is_stmt 1 view .LVU89
 300              		.loc 1 139 18 is_stmt 0 view .LVU90
 301 000e 1548     		ldr	r0, .L23
 302 0010 154A     		ldr	r2, .L23+4
 303 0012 0260     		str	r2, [r0]
 140:Core/Src/adc.c ****   hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 304              		.loc 1 140 3 is_stmt 1 view .LVU91
 305              		.loc 1 140 29 is_stmt 0 view .LVU92
 306 0014 4FF48032 		mov	r2, #65536
 307 0018 4260     		str	r2, [r0, #4]
 141:Core/Src/adc.c ****   hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 308              		.loc 1 141 3 is_stmt 1 view .LVU93
 309              		.loc 1 141 25 is_stmt 0 view .LVU94
 310 001a 8360     		str	r3, [r0, #8]
 142:Core/Src/adc.c ****   hadc3.Init.ScanConvMode = DISABLE;
 311              		.loc 1 142 3 is_stmt 1 view .LVU95
 312              		.loc 1 142 27 is_stmt 0 view .LVU96
 313 001c 0361     		str	r3, [r0, #16]
 143:Core/Src/adc.c ****   hadc3.Init.ContinuousConvMode = ENABLE;
 314              		.loc 1 143 3 is_stmt 1 view .LVU97
ARM GAS  /tmp/ccTEU9Ee.s 			page 9


 315              		.loc 1 143 33 is_stmt 0 view .LVU98
 316 001e 0122     		movs	r2, #1
 317 0020 0276     		strb	r2, [r0, #24]
 144:Core/Src/adc.c ****   hadc3.Init.DiscontinuousConvMode = DISABLE;
 318              		.loc 1 144 3 is_stmt 1 view .LVU99
 319              		.loc 1 144 36 is_stmt 0 view .LVU100
 320 0022 80F82030 		strb	r3, [r0, #32]
 145:Core/Src/adc.c ****   hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 321              		.loc 1 145 3 is_stmt 1 view .LVU101
 322              		.loc 1 145 35 is_stmt 0 view .LVU102
 323 0026 C362     		str	r3, [r0, #44]
 146:Core/Src/adc.c ****   hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 324              		.loc 1 146 3 is_stmt 1 view .LVU103
 325              		.loc 1 146 31 is_stmt 0 view .LVU104
 326 0028 1049     		ldr	r1, .L23+8
 327 002a 8162     		str	r1, [r0, #40]
 147:Core/Src/adc.c ****   hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 328              		.loc 1 147 3 is_stmt 1 view .LVU105
 329              		.loc 1 147 24 is_stmt 0 view .LVU106
 330 002c C360     		str	r3, [r0, #12]
 148:Core/Src/adc.c ****   hadc3.Init.NbrOfConversion = 1;
 331              		.loc 1 148 3 is_stmt 1 view .LVU107
 332              		.loc 1 148 30 is_stmt 0 view .LVU108
 333 002e C261     		str	r2, [r0, #28]
 149:Core/Src/adc.c ****   hadc3.Init.DMAContinuousRequests = ENABLE;
 334              		.loc 1 149 3 is_stmt 1 view .LVU109
 335              		.loc 1 149 36 is_stmt 0 view .LVU110
 336 0030 80F83020 		strb	r2, [r0, #48]
 150:Core/Src/adc.c ****   hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 337              		.loc 1 150 3 is_stmt 1 view .LVU111
 338              		.loc 1 150 27 is_stmt 0 view .LVU112
 339 0034 4261     		str	r2, [r0, #20]
 151:Core/Src/adc.c ****   if (HAL_ADC_Init(&hadc3) != HAL_OK)
 340              		.loc 1 151 3 is_stmt 1 view .LVU113
 341              		.loc 1 151 7 is_stmt 0 view .LVU114
 342 0036 FFF7FEFF 		bl	HAL_ADC_Init
 343              	.LVL8:
 344              		.loc 1 151 6 view .LVU115
 345 003a 68B9     		cbnz	r0, .L21
 346              	.L18:
 152:Core/Src/adc.c ****   {
 153:Core/Src/adc.c ****     Error_Handler();
 154:Core/Src/adc.c ****   }
 155:Core/Src/adc.c ****   /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and it
 156:Core/Src/adc.c ****   */
 157:Core/Src/adc.c ****   sConfig.Channel = ADC_CHANNEL_8;
 347              		.loc 1 157 3 is_stmt 1 view .LVU116
 348              		.loc 1 157 19 is_stmt 0 view .LVU117
 349 003c 0823     		movs	r3, #8
 350 003e 0093     		str	r3, [sp]
 158:Core/Src/adc.c ****   sConfig.Rank = 1;
 351              		.loc 1 158 3 is_stmt 1 view .LVU118
 352              		.loc 1 158 16 is_stmt 0 view .LVU119
 353 0040 0123     		movs	r3, #1
 354 0042 0193     		str	r3, [sp, #4]
 159:Core/Src/adc.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 355              		.loc 1 159 3 is_stmt 1 view .LVU120
ARM GAS  /tmp/ccTEU9Ee.s 			page 10


 356              		.loc 1 159 24 is_stmt 0 view .LVU121
 357 0044 0023     		movs	r3, #0
 358 0046 0293     		str	r3, [sp, #8]
 160:Core/Src/adc.c ****   if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 359              		.loc 1 160 3 is_stmt 1 view .LVU122
 360              		.loc 1 160 7 is_stmt 0 view .LVU123
 361 0048 6946     		mov	r1, sp
 362 004a 0648     		ldr	r0, .L23
 363 004c FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 364              	.LVL9:
 365              		.loc 1 160 6 view .LVU124
 366 0050 28B9     		cbnz	r0, .L22
 367              	.L17:
 161:Core/Src/adc.c ****   {
 162:Core/Src/adc.c ****     Error_Handler();
 163:Core/Src/adc.c ****   }
 164:Core/Src/adc.c ****   /* USER CODE BEGIN ADC3_Init 2 */
 165:Core/Src/adc.c **** 
 166:Core/Src/adc.c ****   /* USER CODE END ADC3_Init 2 */
 167:Core/Src/adc.c **** 
 168:Core/Src/adc.c **** }
 368              		.loc 1 168 1 view .LVU125
 369 0052 05B0     		add	sp, sp, #20
 370              	.LCFI10:
 371              		.cfi_remember_state
 372              		.cfi_def_cfa_offset 4
 373              		@ sp needed
 374 0054 5DF804FB 		ldr	pc, [sp], #4
 375              	.L21:
 376              	.LCFI11:
 377              		.cfi_restore_state
 153:Core/Src/adc.c ****   }
 378              		.loc 1 153 5 is_stmt 1 view .LVU126
 379 0058 FFF7FEFF 		bl	Error_Handler
 380              	.LVL10:
 381 005c EEE7     		b	.L18
 382              	.L22:
 162:Core/Src/adc.c ****   }
 383              		.loc 1 162 5 view .LVU127
 384 005e FFF7FEFF 		bl	Error_Handler
 385              	.LVL11:
 386              		.loc 1 168 1 is_stmt 0 view .LVU128
 387 0062 F6E7     		b	.L17
 388              	.L24:
 389              		.align	2
 390              	.L23:
 391 0064 00000000 		.word	.LANCHOR2
 392 0068 00220140 		.word	1073816064
 393 006c 0100000F 		.word	251658241
 394              		.cfi_endproc
 395              	.LFE237:
 397              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
 398              		.align	1
 399              		.global	HAL_ADC_MspInit
 400              		.syntax unified
 401              		.thumb
 402              		.thumb_func
ARM GAS  /tmp/ccTEU9Ee.s 			page 11


 403              		.fpu fpv4-sp-d16
 405              	HAL_ADC_MspInit:
 406              	.LVL12:
 407              	.LFB238:
 169:Core/Src/adc.c **** 
 170:Core/Src/adc.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
 171:Core/Src/adc.c **** {
 408              		.loc 1 171 1 is_stmt 1 view -0
 409              		.cfi_startproc
 410              		@ args = 0, pretend = 0, frame = 48
 411              		@ frame_needed = 0, uses_anonymous_args = 0
 412              		.loc 1 171 1 is_stmt 0 view .LVU130
 413 0000 70B5     		push	{r4, r5, r6, lr}
 414              	.LCFI12:
 415              		.cfi_def_cfa_offset 16
 416              		.cfi_offset 4, -16
 417              		.cfi_offset 5, -12
 418              		.cfi_offset 6, -8
 419              		.cfi_offset 14, -4
 420 0002 8CB0     		sub	sp, sp, #48
 421              	.LCFI13:
 422              		.cfi_def_cfa_offset 64
 423 0004 0446     		mov	r4, r0
 172:Core/Src/adc.c **** 
 173:Core/Src/adc.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 424              		.loc 1 173 3 is_stmt 1 view .LVU131
 425              		.loc 1 173 20 is_stmt 0 view .LVU132
 426 0006 0023     		movs	r3, #0
 427 0008 0793     		str	r3, [sp, #28]
 428 000a 0893     		str	r3, [sp, #32]
 429 000c 0993     		str	r3, [sp, #36]
 430 000e 0A93     		str	r3, [sp, #40]
 431 0010 0B93     		str	r3, [sp, #44]
 174:Core/Src/adc.c ****   if(adcHandle->Instance==ADC1)
 432              		.loc 1 174 3 is_stmt 1 view .LVU133
 433              		.loc 1 174 15 is_stmt 0 view .LVU134
 434 0012 0368     		ldr	r3, [r0]
 435              		.loc 1 174 5 view .LVU135
 436 0014 5E4A     		ldr	r2, .L39
 437 0016 9342     		cmp	r3, r2
 438 0018 07D0     		beq	.L33
 175:Core/Src/adc.c ****   {
 176:Core/Src/adc.c ****   /* USER CODE BEGIN ADC1_MspInit 0 */
 177:Core/Src/adc.c **** 
 178:Core/Src/adc.c ****   /* USER CODE END ADC1_MspInit 0 */
 179:Core/Src/adc.c ****     /* ADC1 clock enable */
 180:Core/Src/adc.c ****     __HAL_RCC_ADC1_CLK_ENABLE();
 181:Core/Src/adc.c **** 
 182:Core/Src/adc.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 183:Core/Src/adc.c ****     /**ADC1 GPIO Configuration
 184:Core/Src/adc.c ****     PA7     ------> ADC1_IN7
 185:Core/Src/adc.c ****     */
 186:Core/Src/adc.c ****     GPIO_InitStruct.Pin = GPIO_PIN_7;
 187:Core/Src/adc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 188:Core/Src/adc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 189:Core/Src/adc.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 190:Core/Src/adc.c **** 
ARM GAS  /tmp/ccTEU9Ee.s 			page 12


 191:Core/Src/adc.c ****     /* ADC1 DMA Init */
 192:Core/Src/adc.c ****     /* ADC1 Init */
 193:Core/Src/adc.c ****     hdma_adc1.Instance = DMA2_Stream0;
 194:Core/Src/adc.c ****     hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 195:Core/Src/adc.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 196:Core/Src/adc.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 197:Core/Src/adc.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 198:Core/Src/adc.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 199:Core/Src/adc.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 200:Core/Src/adc.c ****     hdma_adc1.Init.Mode = DMA_NORMAL;
 201:Core/Src/adc.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 202:Core/Src/adc.c ****     hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 203:Core/Src/adc.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 204:Core/Src/adc.c ****     {
 205:Core/Src/adc.c ****       Error_Handler();
 206:Core/Src/adc.c ****     }
 207:Core/Src/adc.c **** 
 208:Core/Src/adc.c ****     __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 209:Core/Src/adc.c **** 
 210:Core/Src/adc.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 211:Core/Src/adc.c **** 
 212:Core/Src/adc.c ****   /* USER CODE END ADC1_MspInit 1 */
 213:Core/Src/adc.c ****   }
 214:Core/Src/adc.c ****   else if(adcHandle->Instance==ADC2)
 439              		.loc 1 214 8 is_stmt 1 view .LVU136
 440              		.loc 1 214 10 is_stmt 0 view .LVU137
 441 001a 5E4A     		ldr	r2, .L39+4
 442 001c 9342     		cmp	r3, r2
 443 001e 40D0     		beq	.L34
 215:Core/Src/adc.c ****   {
 216:Core/Src/adc.c ****   /* USER CODE BEGIN ADC2_MspInit 0 */
 217:Core/Src/adc.c **** 
 218:Core/Src/adc.c ****   /* USER CODE END ADC2_MspInit 0 */
 219:Core/Src/adc.c ****     /* ADC2 clock enable */
 220:Core/Src/adc.c ****     __HAL_RCC_ADC2_CLK_ENABLE();
 221:Core/Src/adc.c **** 
 222:Core/Src/adc.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 223:Core/Src/adc.c ****     /**ADC2 GPIO Configuration
 224:Core/Src/adc.c ****     PA5     ------> ADC2_IN5
 225:Core/Src/adc.c ****     */
 226:Core/Src/adc.c ****     GPIO_InitStruct.Pin = GPIO_PIN_5;
 227:Core/Src/adc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 228:Core/Src/adc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 229:Core/Src/adc.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 230:Core/Src/adc.c **** 
 231:Core/Src/adc.c ****     /* ADC2 DMA Init */
 232:Core/Src/adc.c ****     /* ADC2 Init */
 233:Core/Src/adc.c ****     hdma_adc2.Instance = DMA2_Stream2;
 234:Core/Src/adc.c ****     hdma_adc2.Init.Channel = DMA_CHANNEL_1;
 235:Core/Src/adc.c ****     hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 236:Core/Src/adc.c ****     hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 237:Core/Src/adc.c ****     hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 238:Core/Src/adc.c ****     hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 239:Core/Src/adc.c ****     hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 240:Core/Src/adc.c ****     hdma_adc2.Init.Mode = DMA_NORMAL;
 241:Core/Src/adc.c ****     hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 242:Core/Src/adc.c ****     hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
ARM GAS  /tmp/ccTEU9Ee.s 			page 13


 243:Core/Src/adc.c ****     if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 244:Core/Src/adc.c ****     {
 245:Core/Src/adc.c ****       Error_Handler();
 246:Core/Src/adc.c ****     }
 247:Core/Src/adc.c **** 
 248:Core/Src/adc.c ****     __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc2);
 249:Core/Src/adc.c **** 
 250:Core/Src/adc.c ****   /* USER CODE BEGIN ADC2_MspInit 1 */
 251:Core/Src/adc.c **** 
 252:Core/Src/adc.c ****   /* USER CODE END ADC2_MspInit 1 */
 253:Core/Src/adc.c ****   }
 254:Core/Src/adc.c ****   else if(adcHandle->Instance==ADC3)
 444              		.loc 1 254 8 is_stmt 1 view .LVU138
 445              		.loc 1 254 10 is_stmt 0 view .LVU139
 446 0020 5D4A     		ldr	r2, .L39+8
 447 0022 9342     		cmp	r3, r2
 448 0024 79D0     		beq	.L35
 449              	.LVL13:
 450              	.L25:
 255:Core/Src/adc.c ****   {
 256:Core/Src/adc.c ****   /* USER CODE BEGIN ADC3_MspInit 0 */
 257:Core/Src/adc.c **** 
 258:Core/Src/adc.c ****   /* USER CODE END ADC3_MspInit 0 */
 259:Core/Src/adc.c ****     /* ADC3 clock enable */
 260:Core/Src/adc.c ****     __HAL_RCC_ADC3_CLK_ENABLE();
 261:Core/Src/adc.c **** 
 262:Core/Src/adc.c ****     __HAL_RCC_GPIOF_CLK_ENABLE();
 263:Core/Src/adc.c ****     /**ADC3 GPIO Configuration
 264:Core/Src/adc.c ****     PF10     ------> ADC3_IN8
 265:Core/Src/adc.c ****     */
 266:Core/Src/adc.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10;
 267:Core/Src/adc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 268:Core/Src/adc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 269:Core/Src/adc.c ****     HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 270:Core/Src/adc.c **** 
 271:Core/Src/adc.c ****     /* ADC3 DMA Init */
 272:Core/Src/adc.c ****     /* ADC3 Init */
 273:Core/Src/adc.c ****     hdma_adc3.Instance = DMA2_Stream1;
 274:Core/Src/adc.c ****     hdma_adc3.Init.Channel = DMA_CHANNEL_2;
 275:Core/Src/adc.c ****     hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 276:Core/Src/adc.c ****     hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 277:Core/Src/adc.c ****     hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 278:Core/Src/adc.c ****     hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 279:Core/Src/adc.c ****     hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 280:Core/Src/adc.c ****     hdma_adc3.Init.Mode = DMA_NORMAL;
 281:Core/Src/adc.c ****     hdma_adc3.Init.Priority = DMA_PRIORITY_LOW;
 282:Core/Src/adc.c ****     hdma_adc3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 283:Core/Src/adc.c ****     if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 284:Core/Src/adc.c ****     {
 285:Core/Src/adc.c ****       Error_Handler();
 286:Core/Src/adc.c ****     }
 287:Core/Src/adc.c **** 
 288:Core/Src/adc.c ****     __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc3);
 289:Core/Src/adc.c **** 
 290:Core/Src/adc.c ****   /* USER CODE BEGIN ADC3_MspInit 1 */
 291:Core/Src/adc.c **** 
 292:Core/Src/adc.c ****   /* USER CODE END ADC3_MspInit 1 */
ARM GAS  /tmp/ccTEU9Ee.s 			page 14


 293:Core/Src/adc.c ****   }
 294:Core/Src/adc.c **** }
 451              		.loc 1 294 1 view .LVU140
 452 0026 0CB0     		add	sp, sp, #48
 453              	.LCFI14:
 454              		.cfi_remember_state
 455              		.cfi_def_cfa_offset 16
 456              		@ sp needed
 457 0028 70BD     		pop	{r4, r5, r6, pc}
 458              	.LVL14:
 459              	.L33:
 460              	.LCFI15:
 461              		.cfi_restore_state
 180:Core/Src/adc.c **** 
 462              		.loc 1 180 5 is_stmt 1 view .LVU141
 463              	.LBB2:
 180:Core/Src/adc.c **** 
 464              		.loc 1 180 5 view .LVU142
 465 002a 0025     		movs	r5, #0
 466 002c 0195     		str	r5, [sp, #4]
 180:Core/Src/adc.c **** 
 467              		.loc 1 180 5 view .LVU143
 468 002e 5B4B     		ldr	r3, .L39+12
 469 0030 5A6C     		ldr	r2, [r3, #68]
 470 0032 42F48072 		orr	r2, r2, #256
 471 0036 5A64     		str	r2, [r3, #68]
 180:Core/Src/adc.c **** 
 472              		.loc 1 180 5 view .LVU144
 473 0038 5A6C     		ldr	r2, [r3, #68]
 474 003a 02F48072 		and	r2, r2, #256
 475 003e 0192     		str	r2, [sp, #4]
 180:Core/Src/adc.c **** 
 476              		.loc 1 180 5 view .LVU145
 477 0040 019A     		ldr	r2, [sp, #4]
 478              	.LBE2:
 180:Core/Src/adc.c **** 
 479              		.loc 1 180 5 view .LVU146
 182:Core/Src/adc.c ****     /**ADC1 GPIO Configuration
 480              		.loc 1 182 5 view .LVU147
 481              	.LBB3:
 182:Core/Src/adc.c ****     /**ADC1 GPIO Configuration
 482              		.loc 1 182 5 view .LVU148
 483 0042 0295     		str	r5, [sp, #8]
 182:Core/Src/adc.c ****     /**ADC1 GPIO Configuration
 484              		.loc 1 182 5 view .LVU149
 485 0044 1A6B     		ldr	r2, [r3, #48]
 486 0046 42F00102 		orr	r2, r2, #1
 487 004a 1A63     		str	r2, [r3, #48]
 182:Core/Src/adc.c ****     /**ADC1 GPIO Configuration
 488              		.loc 1 182 5 view .LVU150
 489 004c 1B6B     		ldr	r3, [r3, #48]
 490 004e 03F00103 		and	r3, r3, #1
 491 0052 0293     		str	r3, [sp, #8]
 182:Core/Src/adc.c ****     /**ADC1 GPIO Configuration
 492              		.loc 1 182 5 view .LVU151
 493 0054 029B     		ldr	r3, [sp, #8]
 494              	.LBE3:
ARM GAS  /tmp/ccTEU9Ee.s 			page 15


 182:Core/Src/adc.c ****     /**ADC1 GPIO Configuration
 495              		.loc 1 182 5 view .LVU152
 186:Core/Src/adc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 496              		.loc 1 186 5 view .LVU153
 186:Core/Src/adc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 497              		.loc 1 186 25 is_stmt 0 view .LVU154
 498 0056 8023     		movs	r3, #128
 499 0058 0793     		str	r3, [sp, #28]
 187:Core/Src/adc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 500              		.loc 1 187 5 is_stmt 1 view .LVU155
 187:Core/Src/adc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 501              		.loc 1 187 26 is_stmt 0 view .LVU156
 502 005a 0323     		movs	r3, #3
 503 005c 0893     		str	r3, [sp, #32]
 188:Core/Src/adc.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 504              		.loc 1 188 5 is_stmt 1 view .LVU157
 189:Core/Src/adc.c **** 
 505              		.loc 1 189 5 view .LVU158
 506 005e 07A9     		add	r1, sp, #28
 507 0060 4F48     		ldr	r0, .L39+16
 508              	.LVL15:
 189:Core/Src/adc.c **** 
 509              		.loc 1 189 5 is_stmt 0 view .LVU159
 510 0062 FFF7FEFF 		bl	HAL_GPIO_Init
 511              	.LVL16:
 193:Core/Src/adc.c ****     hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 512              		.loc 1 193 5 is_stmt 1 view .LVU160
 193:Core/Src/adc.c ****     hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 513              		.loc 1 193 24 is_stmt 0 view .LVU161
 514 0066 4F48     		ldr	r0, .L39+20
 515 0068 4F4B     		ldr	r3, .L39+24
 516 006a 0360     		str	r3, [r0]
 194:Core/Src/adc.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 517              		.loc 1 194 5 is_stmt 1 view .LVU162
 194:Core/Src/adc.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 518              		.loc 1 194 28 is_stmt 0 view .LVU163
 519 006c 4560     		str	r5, [r0, #4]
 195:Core/Src/adc.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 520              		.loc 1 195 5 is_stmt 1 view .LVU164
 195:Core/Src/adc.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 521              		.loc 1 195 30 is_stmt 0 view .LVU165
 522 006e 8560     		str	r5, [r0, #8]
 196:Core/Src/adc.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 523              		.loc 1 196 5 is_stmt 1 view .LVU166
 196:Core/Src/adc.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 524              		.loc 1 196 30 is_stmt 0 view .LVU167
 525 0070 C560     		str	r5, [r0, #12]
 197:Core/Src/adc.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 526              		.loc 1 197 5 is_stmt 1 view .LVU168
 197:Core/Src/adc.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 527              		.loc 1 197 27 is_stmt 0 view .LVU169
 528 0072 4FF48063 		mov	r3, #1024
 529 0076 0361     		str	r3, [r0, #16]
 198:Core/Src/adc.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 530              		.loc 1 198 5 is_stmt 1 view .LVU170
 198:Core/Src/adc.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 531              		.loc 1 198 40 is_stmt 0 view .LVU171
ARM GAS  /tmp/ccTEU9Ee.s 			page 16


 532 0078 4FF40063 		mov	r3, #2048
 533 007c 4361     		str	r3, [r0, #20]
 199:Core/Src/adc.c ****     hdma_adc1.Init.Mode = DMA_NORMAL;
 534              		.loc 1 199 5 is_stmt 1 view .LVU172
 199:Core/Src/adc.c ****     hdma_adc1.Init.Mode = DMA_NORMAL;
 535              		.loc 1 199 37 is_stmt 0 view .LVU173
 536 007e 4FF40053 		mov	r3, #8192
 537 0082 8361     		str	r3, [r0, #24]
 200:Core/Src/adc.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 538              		.loc 1 200 5 is_stmt 1 view .LVU174
 200:Core/Src/adc.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 539              		.loc 1 200 25 is_stmt 0 view .LVU175
 540 0084 C561     		str	r5, [r0, #28]
 201:Core/Src/adc.c ****     hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 541              		.loc 1 201 5 is_stmt 1 view .LVU176
 201:Core/Src/adc.c ****     hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 542              		.loc 1 201 29 is_stmt 0 view .LVU177
 543 0086 4FF40033 		mov	r3, #131072
 544 008a 0362     		str	r3, [r0, #32]
 202:Core/Src/adc.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 545              		.loc 1 202 5 is_stmt 1 view .LVU178
 202:Core/Src/adc.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 546              		.loc 1 202 29 is_stmt 0 view .LVU179
 547 008c 4562     		str	r5, [r0, #36]
 203:Core/Src/adc.c ****     {
 548              		.loc 1 203 5 is_stmt 1 view .LVU180
 203:Core/Src/adc.c ****     {
 549              		.loc 1 203 9 is_stmt 0 view .LVU181
 550 008e FFF7FEFF 		bl	HAL_DMA_Init
 551              	.LVL17:
 203:Core/Src/adc.c ****     {
 552              		.loc 1 203 8 view .LVU182
 553 0092 18B9     		cbnz	r0, .L36
 554              	.L27:
 208:Core/Src/adc.c **** 
 555              		.loc 1 208 5 is_stmt 1 view .LVU183
 208:Core/Src/adc.c **** 
 556              		.loc 1 208 5 view .LVU184
 557 0094 434B     		ldr	r3, .L39+20
 558 0096 A363     		str	r3, [r4, #56]
 208:Core/Src/adc.c **** 
 559              		.loc 1 208 5 view .LVU185
 560 0098 9C63     		str	r4, [r3, #56]
 208:Core/Src/adc.c **** 
 561              		.loc 1 208 5 view .LVU186
 562 009a C4E7     		b	.L25
 563              	.L36:
 205:Core/Src/adc.c ****     }
 564              		.loc 1 205 7 view .LVU187
 565 009c FFF7FEFF 		bl	Error_Handler
 566              	.LVL18:
 567 00a0 F8E7     		b	.L27
 568              	.LVL19:
 569              	.L34:
 220:Core/Src/adc.c **** 
 570              		.loc 1 220 5 view .LVU188
 571              	.LBB4:
ARM GAS  /tmp/ccTEU9Ee.s 			page 17


 220:Core/Src/adc.c **** 
 572              		.loc 1 220 5 view .LVU189
 573 00a2 0025     		movs	r5, #0
 574 00a4 0395     		str	r5, [sp, #12]
 220:Core/Src/adc.c **** 
 575              		.loc 1 220 5 view .LVU190
 576 00a6 3D4B     		ldr	r3, .L39+12
 577 00a8 5A6C     		ldr	r2, [r3, #68]
 578 00aa 42F40072 		orr	r2, r2, #512
 579 00ae 5A64     		str	r2, [r3, #68]
 220:Core/Src/adc.c **** 
 580              		.loc 1 220 5 view .LVU191
 581 00b0 5A6C     		ldr	r2, [r3, #68]
 582 00b2 02F40072 		and	r2, r2, #512
 583 00b6 0392     		str	r2, [sp, #12]
 220:Core/Src/adc.c **** 
 584              		.loc 1 220 5 view .LVU192
 585 00b8 039A     		ldr	r2, [sp, #12]
 586              	.LBE4:
 220:Core/Src/adc.c **** 
 587              		.loc 1 220 5 view .LVU193
 222:Core/Src/adc.c ****     /**ADC2 GPIO Configuration
 588              		.loc 1 222 5 view .LVU194
 589              	.LBB5:
 222:Core/Src/adc.c ****     /**ADC2 GPIO Configuration
 590              		.loc 1 222 5 view .LVU195
 591 00ba 0495     		str	r5, [sp, #16]
 222:Core/Src/adc.c ****     /**ADC2 GPIO Configuration
 592              		.loc 1 222 5 view .LVU196
 593 00bc 1A6B     		ldr	r2, [r3, #48]
 594 00be 42F00102 		orr	r2, r2, #1
 595 00c2 1A63     		str	r2, [r3, #48]
 222:Core/Src/adc.c ****     /**ADC2 GPIO Configuration
 596              		.loc 1 222 5 view .LVU197
 597 00c4 1B6B     		ldr	r3, [r3, #48]
 598 00c6 03F00103 		and	r3, r3, #1
 599 00ca 0493     		str	r3, [sp, #16]
 222:Core/Src/adc.c ****     /**ADC2 GPIO Configuration
 600              		.loc 1 222 5 view .LVU198
 601 00cc 049B     		ldr	r3, [sp, #16]
 602              	.LBE5:
 222:Core/Src/adc.c ****     /**ADC2 GPIO Configuration
 603              		.loc 1 222 5 view .LVU199
 226:Core/Src/adc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 604              		.loc 1 226 5 view .LVU200
 226:Core/Src/adc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 605              		.loc 1 226 25 is_stmt 0 view .LVU201
 606 00ce 2023     		movs	r3, #32
 607 00d0 0793     		str	r3, [sp, #28]
 227:Core/Src/adc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 608              		.loc 1 227 5 is_stmt 1 view .LVU202
 227:Core/Src/adc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 609              		.loc 1 227 26 is_stmt 0 view .LVU203
 610 00d2 0323     		movs	r3, #3
 611 00d4 0893     		str	r3, [sp, #32]
 228:Core/Src/adc.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 612              		.loc 1 228 5 is_stmt 1 view .LVU204
ARM GAS  /tmp/ccTEU9Ee.s 			page 18


 229:Core/Src/adc.c **** 
 613              		.loc 1 229 5 view .LVU205
 614 00d6 07A9     		add	r1, sp, #28
 615 00d8 3148     		ldr	r0, .L39+16
 616              	.LVL20:
 229:Core/Src/adc.c **** 
 617              		.loc 1 229 5 is_stmt 0 view .LVU206
 618 00da FFF7FEFF 		bl	HAL_GPIO_Init
 619              	.LVL21:
 233:Core/Src/adc.c ****     hdma_adc2.Init.Channel = DMA_CHANNEL_1;
 620              		.loc 1 233 5 is_stmt 1 view .LVU207
 233:Core/Src/adc.c ****     hdma_adc2.Init.Channel = DMA_CHANNEL_1;
 621              		.loc 1 233 24 is_stmt 0 view .LVU208
 622 00de 3348     		ldr	r0, .L39+28
 623 00e0 334B     		ldr	r3, .L39+32
 624 00e2 0360     		str	r3, [r0]
 234:Core/Src/adc.c ****     hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 625              		.loc 1 234 5 is_stmt 1 view .LVU209
 234:Core/Src/adc.c ****     hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 626              		.loc 1 234 28 is_stmt 0 view .LVU210
 627 00e4 4FF00073 		mov	r3, #33554432
 628 00e8 4360     		str	r3, [r0, #4]
 235:Core/Src/adc.c ****     hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 629              		.loc 1 235 5 is_stmt 1 view .LVU211
 235:Core/Src/adc.c ****     hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 630              		.loc 1 235 30 is_stmt 0 view .LVU212
 631 00ea 8560     		str	r5, [r0, #8]
 236:Core/Src/adc.c ****     hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 632              		.loc 1 236 5 is_stmt 1 view .LVU213
 236:Core/Src/adc.c ****     hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 633              		.loc 1 236 30 is_stmt 0 view .LVU214
 634 00ec C560     		str	r5, [r0, #12]
 237:Core/Src/adc.c ****     hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 635              		.loc 1 237 5 is_stmt 1 view .LVU215
 237:Core/Src/adc.c ****     hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 636              		.loc 1 237 27 is_stmt 0 view .LVU216
 637 00ee 4FF48063 		mov	r3, #1024
 638 00f2 0361     		str	r3, [r0, #16]
 238:Core/Src/adc.c ****     hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 639              		.loc 1 238 5 is_stmt 1 view .LVU217
 238:Core/Src/adc.c ****     hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 640              		.loc 1 238 40 is_stmt 0 view .LVU218
 641 00f4 4FF40063 		mov	r3, #2048
 642 00f8 4361     		str	r3, [r0, #20]
 239:Core/Src/adc.c ****     hdma_adc2.Init.Mode = DMA_NORMAL;
 643              		.loc 1 239 5 is_stmt 1 view .LVU219
 239:Core/Src/adc.c ****     hdma_adc2.Init.Mode = DMA_NORMAL;
 644              		.loc 1 239 37 is_stmt 0 view .LVU220
 645 00fa 4FF40053 		mov	r3, #8192
 646 00fe 8361     		str	r3, [r0, #24]
 240:Core/Src/adc.c ****     hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 647              		.loc 1 240 5 is_stmt 1 view .LVU221
 240:Core/Src/adc.c ****     hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 648              		.loc 1 240 25 is_stmt 0 view .LVU222
 649 0100 C561     		str	r5, [r0, #28]
 241:Core/Src/adc.c ****     hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 650              		.loc 1 241 5 is_stmt 1 view .LVU223
ARM GAS  /tmp/ccTEU9Ee.s 			page 19


 241:Core/Src/adc.c ****     hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 651              		.loc 1 241 29 is_stmt 0 view .LVU224
 652 0102 0562     		str	r5, [r0, #32]
 242:Core/Src/adc.c ****     if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 653              		.loc 1 242 5 is_stmt 1 view .LVU225
 242:Core/Src/adc.c ****     if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 654              		.loc 1 242 29 is_stmt 0 view .LVU226
 655 0104 4562     		str	r5, [r0, #36]
 243:Core/Src/adc.c ****     {
 656              		.loc 1 243 5 is_stmt 1 view .LVU227
 243:Core/Src/adc.c ****     {
 657              		.loc 1 243 9 is_stmt 0 view .LVU228
 658 0106 FFF7FEFF 		bl	HAL_DMA_Init
 659              	.LVL22:
 243:Core/Src/adc.c ****     {
 660              		.loc 1 243 8 view .LVU229
 661 010a 18B9     		cbnz	r0, .L37
 662              	.L30:
 248:Core/Src/adc.c **** 
 663              		.loc 1 248 5 is_stmt 1 view .LVU230
 248:Core/Src/adc.c **** 
 664              		.loc 1 248 5 view .LVU231
 665 010c 274B     		ldr	r3, .L39+28
 666 010e A363     		str	r3, [r4, #56]
 248:Core/Src/adc.c **** 
 667              		.loc 1 248 5 view .LVU232
 668 0110 9C63     		str	r4, [r3, #56]
 248:Core/Src/adc.c **** 
 669              		.loc 1 248 5 view .LVU233
 670 0112 88E7     		b	.L25
 671              	.L37:
 245:Core/Src/adc.c ****     }
 672              		.loc 1 245 7 view .LVU234
 673 0114 FFF7FEFF 		bl	Error_Handler
 674              	.LVL23:
 675 0118 F8E7     		b	.L30
 676              	.LVL24:
 677              	.L35:
 260:Core/Src/adc.c **** 
 678              		.loc 1 260 5 view .LVU235
 679              	.LBB6:
 260:Core/Src/adc.c **** 
 680              		.loc 1 260 5 view .LVU236
 681 011a 0025     		movs	r5, #0
 682 011c 0595     		str	r5, [sp, #20]
 260:Core/Src/adc.c **** 
 683              		.loc 1 260 5 view .LVU237
 684 011e 1F4B     		ldr	r3, .L39+12
 685 0120 5A6C     		ldr	r2, [r3, #68]
 686 0122 42F48062 		orr	r2, r2, #1024
 687 0126 5A64     		str	r2, [r3, #68]
 260:Core/Src/adc.c **** 
 688              		.loc 1 260 5 view .LVU238
 689 0128 5A6C     		ldr	r2, [r3, #68]
 690 012a 02F48062 		and	r2, r2, #1024
 691 012e 0592     		str	r2, [sp, #20]
 260:Core/Src/adc.c **** 
ARM GAS  /tmp/ccTEU9Ee.s 			page 20


 692              		.loc 1 260 5 view .LVU239
 693 0130 059A     		ldr	r2, [sp, #20]
 694              	.LBE6:
 260:Core/Src/adc.c **** 
 695              		.loc 1 260 5 view .LVU240
 262:Core/Src/adc.c ****     /**ADC3 GPIO Configuration
 696              		.loc 1 262 5 view .LVU241
 697              	.LBB7:
 262:Core/Src/adc.c ****     /**ADC3 GPIO Configuration
 698              		.loc 1 262 5 view .LVU242
 699 0132 0695     		str	r5, [sp, #24]
 262:Core/Src/adc.c ****     /**ADC3 GPIO Configuration
 700              		.loc 1 262 5 view .LVU243
 701 0134 1A6B     		ldr	r2, [r3, #48]
 702 0136 42F02002 		orr	r2, r2, #32
 703 013a 1A63     		str	r2, [r3, #48]
 262:Core/Src/adc.c ****     /**ADC3 GPIO Configuration
 704              		.loc 1 262 5 view .LVU244
 705 013c 1B6B     		ldr	r3, [r3, #48]
 706 013e 03F02003 		and	r3, r3, #32
 707 0142 0693     		str	r3, [sp, #24]
 262:Core/Src/adc.c ****     /**ADC3 GPIO Configuration
 708              		.loc 1 262 5 view .LVU245
 709 0144 069B     		ldr	r3, [sp, #24]
 710              	.LBE7:
 262:Core/Src/adc.c ****     /**ADC3 GPIO Configuration
 711              		.loc 1 262 5 view .LVU246
 266:Core/Src/adc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 712              		.loc 1 266 5 view .LVU247
 266:Core/Src/adc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 713              		.loc 1 266 25 is_stmt 0 view .LVU248
 714 0146 4FF48066 		mov	r6, #1024
 715 014a 0796     		str	r6, [sp, #28]
 267:Core/Src/adc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 716              		.loc 1 267 5 is_stmt 1 view .LVU249
 267:Core/Src/adc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 717              		.loc 1 267 26 is_stmt 0 view .LVU250
 718 014c 0323     		movs	r3, #3
 719 014e 0893     		str	r3, [sp, #32]
 268:Core/Src/adc.c ****     HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 720              		.loc 1 268 5 is_stmt 1 view .LVU251
 269:Core/Src/adc.c **** 
 721              		.loc 1 269 5 view .LVU252
 722 0150 07A9     		add	r1, sp, #28
 723 0152 1848     		ldr	r0, .L39+36
 724              	.LVL25:
 269:Core/Src/adc.c **** 
 725              		.loc 1 269 5 is_stmt 0 view .LVU253
 726 0154 FFF7FEFF 		bl	HAL_GPIO_Init
 727              	.LVL26:
 273:Core/Src/adc.c ****     hdma_adc3.Init.Channel = DMA_CHANNEL_2;
 728              		.loc 1 273 5 is_stmt 1 view .LVU254
 273:Core/Src/adc.c ****     hdma_adc3.Init.Channel = DMA_CHANNEL_2;
 729              		.loc 1 273 24 is_stmt 0 view .LVU255
 730 0158 1748     		ldr	r0, .L39+40
 731 015a 184B     		ldr	r3, .L39+44
 732 015c 0360     		str	r3, [r0]
ARM GAS  /tmp/ccTEU9Ee.s 			page 21


 274:Core/Src/adc.c ****     hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 733              		.loc 1 274 5 is_stmt 1 view .LVU256
 274:Core/Src/adc.c ****     hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 734              		.loc 1 274 28 is_stmt 0 view .LVU257
 735 015e 4FF08063 		mov	r3, #67108864
 736 0162 4360     		str	r3, [r0, #4]
 275:Core/Src/adc.c ****     hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 737              		.loc 1 275 5 is_stmt 1 view .LVU258
 275:Core/Src/adc.c ****     hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 738              		.loc 1 275 30 is_stmt 0 view .LVU259
 739 0164 8560     		str	r5, [r0, #8]
 276:Core/Src/adc.c ****     hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 740              		.loc 1 276 5 is_stmt 1 view .LVU260
 276:Core/Src/adc.c ****     hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 741              		.loc 1 276 30 is_stmt 0 view .LVU261
 742 0166 C560     		str	r5, [r0, #12]
 277:Core/Src/adc.c ****     hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 743              		.loc 1 277 5 is_stmt 1 view .LVU262
 277:Core/Src/adc.c ****     hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 744              		.loc 1 277 27 is_stmt 0 view .LVU263
 745 0168 0661     		str	r6, [r0, #16]
 278:Core/Src/adc.c ****     hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 746              		.loc 1 278 5 is_stmt 1 view .LVU264
 278:Core/Src/adc.c ****     hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 747              		.loc 1 278 40 is_stmt 0 view .LVU265
 748 016a 4FF40063 		mov	r3, #2048
 749 016e 4361     		str	r3, [r0, #20]
 279:Core/Src/adc.c ****     hdma_adc3.Init.Mode = DMA_NORMAL;
 750              		.loc 1 279 5 is_stmt 1 view .LVU266
 279:Core/Src/adc.c ****     hdma_adc3.Init.Mode = DMA_NORMAL;
 751              		.loc 1 279 37 is_stmt 0 view .LVU267
 752 0170 4FF40053 		mov	r3, #8192
 753 0174 8361     		str	r3, [r0, #24]
 280:Core/Src/adc.c ****     hdma_adc3.Init.Priority = DMA_PRIORITY_LOW;
 754              		.loc 1 280 5 is_stmt 1 view .LVU268
 280:Core/Src/adc.c ****     hdma_adc3.Init.Priority = DMA_PRIORITY_LOW;
 755              		.loc 1 280 25 is_stmt 0 view .LVU269
 756 0176 C561     		str	r5, [r0, #28]
 281:Core/Src/adc.c ****     hdma_adc3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 757              		.loc 1 281 5 is_stmt 1 view .LVU270
 281:Core/Src/adc.c ****     hdma_adc3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 758              		.loc 1 281 29 is_stmt 0 view .LVU271
 759 0178 0562     		str	r5, [r0, #32]
 282:Core/Src/adc.c ****     if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 760              		.loc 1 282 5 is_stmt 1 view .LVU272
 282:Core/Src/adc.c ****     if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 761              		.loc 1 282 29 is_stmt 0 view .LVU273
 762 017a 4562     		str	r5, [r0, #36]
 283:Core/Src/adc.c ****     {
 763              		.loc 1 283 5 is_stmt 1 view .LVU274
 283:Core/Src/adc.c ****     {
 764              		.loc 1 283 9 is_stmt 0 view .LVU275
 765 017c FFF7FEFF 		bl	HAL_DMA_Init
 766              	.LVL27:
 283:Core/Src/adc.c ****     {
 767              		.loc 1 283 8 view .LVU276
 768 0180 18B9     		cbnz	r0, .L38
ARM GAS  /tmp/ccTEU9Ee.s 			page 22


 769              	.L31:
 288:Core/Src/adc.c **** 
 770              		.loc 1 288 5 is_stmt 1 view .LVU277
 288:Core/Src/adc.c **** 
 771              		.loc 1 288 5 view .LVU278
 772 0182 0D4B     		ldr	r3, .L39+40
 773 0184 A363     		str	r3, [r4, #56]
 288:Core/Src/adc.c **** 
 774              		.loc 1 288 5 view .LVU279
 775 0186 9C63     		str	r4, [r3, #56]
 288:Core/Src/adc.c **** 
 776              		.loc 1 288 5 view .LVU280
 777              		.loc 1 294 1 is_stmt 0 view .LVU281
 778 0188 4DE7     		b	.L25
 779              	.L38:
 285:Core/Src/adc.c ****     }
 780              		.loc 1 285 7 is_stmt 1 view .LVU282
 781 018a FFF7FEFF 		bl	Error_Handler
 782              	.LVL28:
 783 018e F8E7     		b	.L31
 784              	.L40:
 785              		.align	2
 786              	.L39:
 787 0190 00200140 		.word	1073815552
 788 0194 00210140 		.word	1073815808
 789 0198 00220140 		.word	1073816064
 790 019c 00380240 		.word	1073887232
 791 01a0 00000240 		.word	1073872896
 792 01a4 00000000 		.word	.LANCHOR3
 793 01a8 10640240 		.word	1073898512
 794 01ac 00000000 		.word	.LANCHOR4
 795 01b0 40640240 		.word	1073898560
 796 01b4 00140240 		.word	1073878016
 797 01b8 00000000 		.word	.LANCHOR5
 798 01bc 28640240 		.word	1073898536
 799              		.cfi_endproc
 800              	.LFE238:
 802              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 803              		.align	1
 804              		.global	HAL_ADC_MspDeInit
 805              		.syntax unified
 806              		.thumb
 807              		.thumb_func
 808              		.fpu fpv4-sp-d16
 810              	HAL_ADC_MspDeInit:
 811              	.LVL29:
 812              	.LFB239:
 295:Core/Src/adc.c **** 
 296:Core/Src/adc.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* adcHandle)
 297:Core/Src/adc.c **** {
 813              		.loc 1 297 1 view -0
 814              		.cfi_startproc
 815              		@ args = 0, pretend = 0, frame = 0
 816              		@ frame_needed = 0, uses_anonymous_args = 0
 817              		.loc 1 297 1 is_stmt 0 view .LVU284
 818 0000 10B5     		push	{r4, lr}
 819              	.LCFI16:
ARM GAS  /tmp/ccTEU9Ee.s 			page 23


 820              		.cfi_def_cfa_offset 8
 821              		.cfi_offset 4, -8
 822              		.cfi_offset 14, -4
 823 0002 0446     		mov	r4, r0
 298:Core/Src/adc.c **** 
 299:Core/Src/adc.c ****   if(adcHandle->Instance==ADC1)
 824              		.loc 1 299 3 is_stmt 1 view .LVU285
 825              		.loc 1 299 15 is_stmt 0 view .LVU286
 826 0004 0368     		ldr	r3, [r0]
 827              		.loc 1 299 5 view .LVU287
 828 0006 1A4A     		ldr	r2, .L49
 829 0008 9342     		cmp	r3, r2
 830 000a 06D0     		beq	.L46
 300:Core/Src/adc.c ****   {
 301:Core/Src/adc.c ****   /* USER CODE BEGIN ADC1_MspDeInit 0 */
 302:Core/Src/adc.c **** 
 303:Core/Src/adc.c ****   /* USER CODE END ADC1_MspDeInit 0 */
 304:Core/Src/adc.c ****     /* Peripheral clock disable */
 305:Core/Src/adc.c ****     __HAL_RCC_ADC1_CLK_DISABLE();
 306:Core/Src/adc.c **** 
 307:Core/Src/adc.c ****     /**ADC1 GPIO Configuration
 308:Core/Src/adc.c ****     PA7     ------> ADC1_IN7
 309:Core/Src/adc.c ****     */
 310:Core/Src/adc.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_7);
 311:Core/Src/adc.c **** 
 312:Core/Src/adc.c ****     /* ADC1 DMA DeInit */
 313:Core/Src/adc.c ****     HAL_DMA_DeInit(adcHandle->DMA_Handle);
 314:Core/Src/adc.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 315:Core/Src/adc.c **** 
 316:Core/Src/adc.c ****   /* USER CODE END ADC1_MspDeInit 1 */
 317:Core/Src/adc.c ****   }
 318:Core/Src/adc.c ****   else if(adcHandle->Instance==ADC2)
 831              		.loc 1 318 8 is_stmt 1 view .LVU288
 832              		.loc 1 318 10 is_stmt 0 view .LVU289
 833 000c 194A     		ldr	r2, .L49+4
 834 000e 9342     		cmp	r3, r2
 835 0010 11D0     		beq	.L47
 319:Core/Src/adc.c ****   {
 320:Core/Src/adc.c ****   /* USER CODE BEGIN ADC2_MspDeInit 0 */
 321:Core/Src/adc.c **** 
 322:Core/Src/adc.c ****   /* USER CODE END ADC2_MspDeInit 0 */
 323:Core/Src/adc.c ****     /* Peripheral clock disable */
 324:Core/Src/adc.c ****     __HAL_RCC_ADC2_CLK_DISABLE();
 325:Core/Src/adc.c **** 
 326:Core/Src/adc.c ****     /**ADC2 GPIO Configuration
 327:Core/Src/adc.c ****     PA5     ------> ADC2_IN5
 328:Core/Src/adc.c ****     */
 329:Core/Src/adc.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_5);
 330:Core/Src/adc.c **** 
 331:Core/Src/adc.c ****     /* ADC2 DMA DeInit */
 332:Core/Src/adc.c ****     HAL_DMA_DeInit(adcHandle->DMA_Handle);
 333:Core/Src/adc.c ****   /* USER CODE BEGIN ADC2_MspDeInit 1 */
 334:Core/Src/adc.c **** 
 335:Core/Src/adc.c ****   /* USER CODE END ADC2_MspDeInit 1 */
 336:Core/Src/adc.c ****   }
 337:Core/Src/adc.c ****   else if(adcHandle->Instance==ADC3)
 836              		.loc 1 337 8 is_stmt 1 view .LVU290
ARM GAS  /tmp/ccTEU9Ee.s 			page 24


 837              		.loc 1 337 10 is_stmt 0 view .LVU291
 838 0012 194A     		ldr	r2, .L49+8
 839 0014 9342     		cmp	r3, r2
 840 0016 1BD0     		beq	.L48
 841              	.LVL30:
 842              	.L41:
 338:Core/Src/adc.c ****   {
 339:Core/Src/adc.c ****   /* USER CODE BEGIN ADC3_MspDeInit 0 */
 340:Core/Src/adc.c **** 
 341:Core/Src/adc.c ****   /* USER CODE END ADC3_MspDeInit 0 */
 342:Core/Src/adc.c ****     /* Peripheral clock disable */
 343:Core/Src/adc.c ****     __HAL_RCC_ADC3_CLK_DISABLE();
 344:Core/Src/adc.c **** 
 345:Core/Src/adc.c ****     /**ADC3 GPIO Configuration
 346:Core/Src/adc.c ****     PF10     ------> ADC3_IN8
 347:Core/Src/adc.c ****     */
 348:Core/Src/adc.c ****     HAL_GPIO_DeInit(GPIOF, GPIO_PIN_10);
 349:Core/Src/adc.c **** 
 350:Core/Src/adc.c ****     /* ADC3 DMA DeInit */
 351:Core/Src/adc.c ****     HAL_DMA_DeInit(adcHandle->DMA_Handle);
 352:Core/Src/adc.c ****   /* USER CODE BEGIN ADC3_MspDeInit 1 */
 353:Core/Src/adc.c **** 
 354:Core/Src/adc.c ****   /* USER CODE END ADC3_MspDeInit 1 */
 355:Core/Src/adc.c ****   }
 356:Core/Src/adc.c **** }
 843              		.loc 1 356 1 view .LVU292
 844 0018 10BD     		pop	{r4, pc}
 845              	.LVL31:
 846              	.L46:
 305:Core/Src/adc.c **** 
 847              		.loc 1 305 5 is_stmt 1 view .LVU293
 848 001a 02F58C32 		add	r2, r2, #71680
 849 001e 536C     		ldr	r3, [r2, #68]
 850 0020 23F48073 		bic	r3, r3, #256
 851 0024 5364     		str	r3, [r2, #68]
 310:Core/Src/adc.c **** 
 852              		.loc 1 310 5 view .LVU294
 853 0026 8021     		movs	r1, #128
 854 0028 1448     		ldr	r0, .L49+12
 855              	.LVL32:
 310:Core/Src/adc.c **** 
 856              		.loc 1 310 5 is_stmt 0 view .LVU295
 857 002a FFF7FEFF 		bl	HAL_GPIO_DeInit
 858              	.LVL33:
 313:Core/Src/adc.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 859              		.loc 1 313 5 is_stmt 1 view .LVU296
 860 002e A06B     		ldr	r0, [r4, #56]
 861 0030 FFF7FEFF 		bl	HAL_DMA_DeInit
 862              	.LVL34:
 863 0034 F0E7     		b	.L41
 864              	.LVL35:
 865              	.L47:
 324:Core/Src/adc.c **** 
 866              		.loc 1 324 5 view .LVU297
 867 0036 124A     		ldr	r2, .L49+16
 868 0038 536C     		ldr	r3, [r2, #68]
 869 003a 23F40073 		bic	r3, r3, #512
ARM GAS  /tmp/ccTEU9Ee.s 			page 25


 870 003e 5364     		str	r3, [r2, #68]
 329:Core/Src/adc.c **** 
 871              		.loc 1 329 5 view .LVU298
 872 0040 2021     		movs	r1, #32
 873 0042 0E48     		ldr	r0, .L49+12
 874              	.LVL36:
 329:Core/Src/adc.c **** 
 875              		.loc 1 329 5 is_stmt 0 view .LVU299
 876 0044 FFF7FEFF 		bl	HAL_GPIO_DeInit
 877              	.LVL37:
 332:Core/Src/adc.c ****   /* USER CODE BEGIN ADC2_MspDeInit 1 */
 878              		.loc 1 332 5 is_stmt 1 view .LVU300
 879 0048 A06B     		ldr	r0, [r4, #56]
 880 004a FFF7FEFF 		bl	HAL_DMA_DeInit
 881              	.LVL38:
 882 004e E3E7     		b	.L41
 883              	.LVL39:
 884              	.L48:
 343:Core/Src/adc.c **** 
 885              		.loc 1 343 5 view .LVU301
 886 0050 02F58B32 		add	r2, r2, #71168
 887 0054 536C     		ldr	r3, [r2, #68]
 888 0056 23F48063 		bic	r3, r3, #1024
 889 005a 5364     		str	r3, [r2, #68]
 348:Core/Src/adc.c **** 
 890              		.loc 1 348 5 view .LVU302
 891 005c 4FF48061 		mov	r1, #1024
 892 0060 0848     		ldr	r0, .L49+20
 893              	.LVL40:
 348:Core/Src/adc.c **** 
 894              		.loc 1 348 5 is_stmt 0 view .LVU303
 895 0062 FFF7FEFF 		bl	HAL_GPIO_DeInit
 896              	.LVL41:
 351:Core/Src/adc.c ****   /* USER CODE BEGIN ADC3_MspDeInit 1 */
 897              		.loc 1 351 5 is_stmt 1 view .LVU304
 898 0066 A06B     		ldr	r0, [r4, #56]
 899 0068 FFF7FEFF 		bl	HAL_DMA_DeInit
 900              	.LVL42:
 901              		.loc 1 356 1 is_stmt 0 view .LVU305
 902 006c D4E7     		b	.L41
 903              	.L50:
 904 006e 00BF     		.align	2
 905              	.L49:
 906 0070 00200140 		.word	1073815552
 907 0074 00210140 		.word	1073815808
 908 0078 00220140 		.word	1073816064
 909 007c 00000240 		.word	1073872896
 910 0080 00380240 		.word	1073887232
 911 0084 00140240 		.word	1073878016
 912              		.cfi_endproc
 913              	.LFE239:
 915              		.global	hdma_adc3
 916              		.global	hdma_adc2
 917              		.global	hdma_adc1
 918              		.global	hadc3
 919              		.global	hadc2
 920              		.global	hadc1
ARM GAS  /tmp/ccTEU9Ee.s 			page 26


 921              		.section	.bss.hadc1,"aw",%nobits
 922              		.align	2
 923              		.set	.LANCHOR0,. + 0
 926              	hadc1:
 927 0000 00000000 		.space	72
 927      00000000 
 927      00000000 
 927      00000000 
 927      00000000 
 928              		.section	.bss.hadc2,"aw",%nobits
 929              		.align	2
 930              		.set	.LANCHOR1,. + 0
 933              	hadc2:
 934 0000 00000000 		.space	72
 934      00000000 
 934      00000000 
 934      00000000 
 934      00000000 
 935              		.section	.bss.hadc3,"aw",%nobits
 936              		.align	2
 937              		.set	.LANCHOR2,. + 0
 940              	hadc3:
 941 0000 00000000 		.space	72
 941      00000000 
 941      00000000 
 941      00000000 
 941      00000000 
 942              		.section	.bss.hdma_adc1,"aw",%nobits
 943              		.align	2
 944              		.set	.LANCHOR3,. + 0
 947              	hdma_adc1:
 948 0000 00000000 		.space	96
 948      00000000 
 948      00000000 
 948      00000000 
 948      00000000 
 949              		.section	.bss.hdma_adc2,"aw",%nobits
 950              		.align	2
 951              		.set	.LANCHOR4,. + 0
 954              	hdma_adc2:
 955 0000 00000000 		.space	96
 955      00000000 
 955      00000000 
 955      00000000 
 955      00000000 
 956              		.section	.bss.hdma_adc3,"aw",%nobits
 957              		.align	2
 958              		.set	.LANCHOR5,. + 0
 961              	hdma_adc3:
 962 0000 00000000 		.space	96
 962      00000000 
 962      00000000 
 962      00000000 
 962      00000000 
 963              		.text
 964              	.Letext0:
 965              		.file 2 "/home/akinya/gcc-arm-none-eabi/arm-none-eabi/include/machine/_default_types.h"
ARM GAS  /tmp/ccTEU9Ee.s 			page 27


 966              		.file 3 "/home/akinya/gcc-arm-none-eabi/arm-none-eabi/include/sys/_stdint.h"
 967              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 968              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 969              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 970              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 971              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 972              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_adc.h"
 973              		.file 10 "Core/Inc/adc.h"
 974              		.file 11 "Core/Inc/main.h"
ARM GAS  /tmp/ccTEU9Ee.s 			page 28


DEFINED SYMBOLS
                            *ABS*:0000000000000000 adc.c
     /tmp/ccTEU9Ee.s:18     .text.MX_ADC1_Init:0000000000000000 $t
     /tmp/ccTEU9Ee.s:26     .text.MX_ADC1_Init:0000000000000000 MX_ADC1_Init
     /tmp/ccTEU9Ee.s:139    .text.MX_ADC1_Init:0000000000000064 $d
     /tmp/ccTEU9Ee.s:146    .text.MX_ADC2_Init:0000000000000000 $t
     /tmp/ccTEU9Ee.s:153    .text.MX_ADC2_Init:0000000000000000 MX_ADC2_Init
     /tmp/ccTEU9Ee.s:265    .text.MX_ADC2_Init:0000000000000064 $d
     /tmp/ccTEU9Ee.s:272    .text.MX_ADC3_Init:0000000000000000 $t
     /tmp/ccTEU9Ee.s:279    .text.MX_ADC3_Init:0000000000000000 MX_ADC3_Init
     /tmp/ccTEU9Ee.s:391    .text.MX_ADC3_Init:0000000000000064 $d
     /tmp/ccTEU9Ee.s:398    .text.HAL_ADC_MspInit:0000000000000000 $t
     /tmp/ccTEU9Ee.s:405    .text.HAL_ADC_MspInit:0000000000000000 HAL_ADC_MspInit
     /tmp/ccTEU9Ee.s:787    .text.HAL_ADC_MspInit:0000000000000190 $d
     /tmp/ccTEU9Ee.s:803    .text.HAL_ADC_MspDeInit:0000000000000000 $t
     /tmp/ccTEU9Ee.s:810    .text.HAL_ADC_MspDeInit:0000000000000000 HAL_ADC_MspDeInit
     /tmp/ccTEU9Ee.s:906    .text.HAL_ADC_MspDeInit:0000000000000070 $d
     /tmp/ccTEU9Ee.s:961    .bss.hdma_adc3:0000000000000000 hdma_adc3
     /tmp/ccTEU9Ee.s:954    .bss.hdma_adc2:0000000000000000 hdma_adc2
     /tmp/ccTEU9Ee.s:947    .bss.hdma_adc1:0000000000000000 hdma_adc1
     /tmp/ccTEU9Ee.s:940    .bss.hadc3:0000000000000000 hadc3
     /tmp/ccTEU9Ee.s:933    .bss.hadc2:0000000000000000 hadc2
     /tmp/ccTEU9Ee.s:926    .bss.hadc1:0000000000000000 hadc1
     /tmp/ccTEU9Ee.s:922    .bss.hadc1:0000000000000000 $d
     /tmp/ccTEU9Ee.s:929    .bss.hadc2:0000000000000000 $d
     /tmp/ccTEU9Ee.s:936    .bss.hadc3:0000000000000000 $d
     /tmp/ccTEU9Ee.s:943    .bss.hdma_adc1:0000000000000000 $d
     /tmp/ccTEU9Ee.s:950    .bss.hdma_adc2:0000000000000000 $d
     /tmp/ccTEU9Ee.s:957    .bss.hdma_adc3:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_ADC_Init
HAL_ADC_ConfigChannel
Error_Handler
HAL_GPIO_Init
HAL_DMA_Init
HAL_GPIO_DeInit
HAL_DMA_DeInit
