<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <title>TRCACVR&lt;n&gt;</title>
    <link href="insn.css" rel="stylesheet" type="text/css"/>
  </head>
  <body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">TRCACVR&lt;n&gt;, Address Comparator Value Register &lt;n&gt;, n = 0 - 15</h1><p>The TRCACVR&lt;n&gt; characteristics are:</p><h2>Purpose</h2>
        <p>Contains the address value.</p>
      <h2>Configuration</h2><p>External register TRCACVR&lt;n&gt; bits [63:0] are architecturally mapped to AArch64 System register <a href="AArch64-trcacvrn.html">TRCACVR&lt;n&gt;[63:0]</a>.</p><p>This register is present only when FEAT_ETE is implemented, FEAT_TRC_EXT is implemented and UInt(TRCIDR4.NUMACPAIRS) * 2 &gt; n. Otherwise, direct accesses to TRCACVR&lt;n&gt; are <span class="arm-defined-word">RES0</span>.</p><h2>Attributes</h2>
        <p>TRCACVR&lt;n&gt; is a 64-bit register.</p>
      <h2>Field descriptions</h2><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#fieldset_0-63_0">ADDRESS</a></td></tr><tr class="firstrow"><td class="lr" colspan="32"><a href="#fieldset_0-63_0">ADDRESS</a></td></tr></tbody></table><h4 id="fieldset_0-63_0">ADDRESS, bits [63:0]</h4><div class="field"><p>Address Value.</p>
<p>The Address Comparators can support implementations that use multiple address widths. When the trace unit compares the ADDRESS field with an address that has a width less than this field, then the address must be zero-extended to the ADDRESS field width. The trace unit then compares all implemented bits. For example, in a system that supports both 32-bit and 64-bit addresses, when the PE is in AArch32 state the comparator must zero-extend the 32-bit address and compare against the full 64 bits that are stored in the TRCACVR&lt;n&gt;. This requires that the trace analyzer always programs all implemented bits of the TRCACVR&lt;n&gt;.</p>
<p>The result of writing a value other than all zeros or all ones to ADDRESS at bits[63:P] is an <span class="arm-defined-word">UNKNOWN</span> value, where P is defined as:</p>
<ul>
<li>56, when <span class="xref">FEAT_LVA3</span> is implemented.
</li><li>52, when <span class="xref">FEAT_LVA</span> is implemented.
</li><li>48, otherwise.
</li></ul>
<p>The result of writing a value of all zeros or all ones to ADDRESS at bits[63:P] is the written value, and a read of the register returns the written value.</p><p>The reset behavior of this field is:</p><ul><li>On a Trace unit reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h2>Accessing TRCACVR&lt;n&gt;</h2>
        <p>Must be programmed if any of the following are true:</p>

      
        <ul>
<li><a href="ext-trcbbctlr.html">TRCBBCTLR</a>.RANGE[n/2] == 1.
</li><li><a href="ext-trcrsctlrn.html">TRCRSCTLR&lt;a&gt;</a>.GROUP == <span class="binarynumber">0b0100</span> and <a href="ext-trcrsctlrn.html">TRCRSCTLR&lt;a&gt;</a>.SAC[n] == 1.
</li><li><a href="ext-trcrsctlrn.html">TRCRSCTLR&lt;a&gt;</a>.GROUP == <span class="binarynumber">0b0101</span> and <a href="ext-trcrsctlrn.html">TRCRSCTLR&lt;a&gt;</a>.ARC[n/2] == 1.
</li><li><a href="ext-trcviiectlr.html">TRCVIIECTLR</a>.EXCLUDE[n/2] == 1.
</li><li><a href="ext-trcviiectlr.html">TRCVIIECTLR</a>.INCLUDE[n/2] == 1.
</li><li><a href="ext-trcvissctlr.html">TRCVISSCTLR</a>.START[n] == 1.
</li><li><a href="ext-trcvissctlr.html">TRCVISSCTLR</a>.STOP[n] == 1.
</li><li><a href="ext-trcssccrn.html">TRCSSCCR&lt;a&gt;</a>.ARC[n/2] == 1.
</li><li><a href="ext-trcssccrn.html">TRCSSCCR&lt;a&gt;</a>.SAC[n] == 1.
</li><li><a href="ext-trcqctlr.html">TRCQCTLR</a>.RANGE[n/2] == 1.
</li></ul>

      
        <p>Writes are <span class="arm-defined-word">CONSTRAINED UNPREDICTABLE</span> if the trace unit is not in the Idle state.</p>
      <h4>TRCACVR&lt;n&gt; can be accessed through the external debug interface:</h4><table class="info"><tr><th>Component</th><th>Offset</th><th>Instance</th></tr><tr><td>ETE</td><td><span class="hexnumber">0x400</span> + (8 * n)</td><td>TRCACVR&lt;n&gt;</td></tr></table><p>This interface is accessible as follows:</p><ul><li>When OSLockStatus(), or !AllowExternalTraceAccess() or !IsTraceCorePowered(), accesses to this register generate an error response.
          </li><li>Otherwise, accesses to this register are <span class="access_level">RW</span>.
          </li></ul><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">30/03/2023 19:07; 997dd0cf3258cacf72aa7cf7a885f19a4758c3af</p><p class="copyconf">Copyright Â© 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
