<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="CPUproject.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Control_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Register_all_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RigisterAll_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="RigisterAll_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="RigisterAll_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RigisterAll_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="register_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1511592038" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1511592038">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1511592742" xil_pn:in_ck="3397655869897488593" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1511592742">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="Control.vhd"/>
      <outfile xil_pn:name="Flash.vhd"/>
      <outfile xil_pn:name="PC.vhd"/>
      <outfile xil_pn:name="RAM2.vhd"/>
      <outfile xil_pn:name="RigisterAll.vhd"/>
      <outfile xil_pn:name="common.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1511592506" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-8966215081530431611" xil_pn:start_ts="1511592506">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1511592506" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="109184556122698951" xil_pn:start_ts="1511592506">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1511592506" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-4821348723866938214" xil_pn:start_ts="1511592506">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1511592746" xil_pn:in_ck="3397655869897488593" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1511592746">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="Control.vhd"/>
      <outfile xil_pn:name="Flash.vhd"/>
      <outfile xil_pn:name="PC.vhd"/>
      <outfile xil_pn:name="RAM2.vhd"/>
      <outfile xil_pn:name="RigisterAll.vhd"/>
      <outfile xil_pn:name="common.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1511592750" xil_pn:in_ck="3397655869897488593" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-1800905059864093025" xil_pn:start_ts="1511592746">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="RigisterAll_beh.prj"/>
      <outfile xil_pn:name="RigisterAll_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1511592751" xil_pn:in_ck="7581774177192546545" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="5056948012579703340" xil_pn:start_ts="1511592750">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="RigisterAll_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
    </transform>
  </transforms>

</generated_project>
