WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

helo
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 5000003 cycles: 1323654 cumulative IPC: 3.777 (Simulation time: 00 hr 00 min 24 sec)
Warmup complete CPU 0 instructions: 5000003 cycles: 1323654 cumulative IPC: 3.777 (Simulation time: 00 hr 00 min 24 sec)
Heartbeat CPU 0 instructions: 10000003 cycles: 12268461 heartbeat IPC: 0.8151 cumulative IPC: 0.4568 (Simulation time: 00 hr 02 min 01 sec)
Simulation finished CPU 0 instructions: 5000000 cycles: 10944808 cumulative IPC: 0.4568 (Simulation time: 00 hr 02 min 01 sec)
Simulation complete CPU 0 instructions: 5000000 cycles: 10944808 cumulative IPC: 0.4568 (Simulation time: 00 hr 02 min 01 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/leslie3d_94B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.4568 instructions: 5000000 cycles: 10944808
CPU 0 Branch Prediction Accuracy: 14.19% MPKI: 34.97 Average ROB Occupancy at Mispredict: 238.2
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 35
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:     134193 HIT:      34066 MISS:     100127
LLC LOAD         ACCESS:      95765 HIT:       3641 MISS:      92124
LLC RFO          ACCESS:      14357 HIT:       6608 MISS:       7749
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      23851 HIT:      23629 MISS:        222
LLC TRANSLATION  ACCESS:        220 HIT:        188 MISS:         32
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 1015 cycles
cpu0_DTLB TOTAL        ACCESS:    1771262 HIT:    1762099 MISS:       9163
cpu0_DTLB LOAD         ACCESS:    1771262 HIT:    1762099 MISS:       9163
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 12.75 cycles
cpu0_ITLB TOTAL        ACCESS:      35905 HIT:      35905 MISS:          0
cpu0_ITLB LOAD         ACCESS:      35905 HIT:      35905 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:    2284252 HIT:    1618079 MISS:     666173
cpu0_L1D LOAD         ACCESS:    1651546 HIT:    1125863 MISS:     525683
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     631893 HIT:     492074 MISS:     139819
cpu0_L1D TRANSLATION  ACCESS:        813 HIT:        142 MISS:        671
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 99.47 cycles
cpu0_L1I TOTAL        ACCESS:      50351 HIT:      50351 MISS:          0
cpu0_L1I LOAD         ACCESS:      50351 HIT:      50351 MISS:          0
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL        ACCESS:     247495 HIT:     137137 MISS:     110358
cpu0_L2C LOAD         ACCESS:     150951 HIT:      55186 MISS:      95765
cpu0_L2C RFO          ACCESS:      37684 HIT:      23327 MISS:      14357
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      58189 HIT:      58173 MISS:         16
cpu0_L2C TRANSLATION  ACCESS:        671 HIT:        451 MISS:        220
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 941.5 cycles
cpu0_STLB TOTAL        ACCESS:       2658 HIT:       1846 MISS:        812
cpu0_STLB LOAD         ACCESS:       2658 HIT:       1846 MISS:        812
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 279.2 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      45215
  ROW_BUFFER_MISS:      54600
 AVG DBUS CONGESTED CYCLE: 3.922
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       3946
  FULL:      29088
