# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do DE2_115_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {H:/VHDL/TP2/TP_2_Ex_2/TP_2_Ex_2/src/deco1p4.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:29:34 on Sep 22,2023
# vcom -reportprogress 300 -93 -work work H:/VHDL/TP2/TP_2_Ex_2/TP_2_Ex_2/src/deco1p4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity deco1p4
# -- Compiling architecture arch_deco1p4 of deco1p4
# End time: 11:29:34 on Sep 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {H:/VHDL/TP2/TP_2_Ex_3/src/mux2v1_4b.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:29:34 on Sep 22,2023
# vcom -reportprogress 300 -93 -work work H:/VHDL/TP2/TP_2_Ex_3/src/mux2v1_4b.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2v1_4b
# -- Compiling architecture ar of mux2v1_4b
# End time: 11:29:34 on Sep 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {H:/VHDL/TP2/TP_2_Ex_4/TP_2_Ex_4/src/deco7seg_en.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:29:34 on Sep 22,2023
# vcom -reportprogress 300 -93 -work work H:/VHDL/TP2/TP_2_Ex_4/TP_2_Ex_4/src/deco7seg_en.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity deco7seg_en
# -- Compiling architecture ar of deco7seg_en
# ** Warning: H:/VHDL/TP2/TP_2_Ex_4/TP_2_Ex_4/src/deco7seg_en.vhd(17): (vcom-1186) Array type selected signal assignment expression must be of a locally static subtype.
# End time: 11:29:34 on Sep 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vcom -93 -work work {H:/VHDL/TP2/TP_2_Ex_4/TP_2_Ex_4/src/aff_mux.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:29:34 on Sep 22,2023
# vcom -reportprogress 300 -93 -work work H:/VHDL/TP2/TP_2_Ex_4/TP_2_Ex_4/src/aff_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity aff_mux
# -- Compiling architecture arch_aff_mux of aff_mux
# -- Loading entity deco1p4
# -- Loading entity mux2v1_4b
# -- Loading entity deco7seg_en
# End time: 11:29:35 on Sep 22,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
vcom -reportprogress 300 -work work H:/VHDL/TP2/TP_2_Ex_4/TP_2_Ex_4/src/testbench_aff_mux.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:29:46 on Sep 22,2023
# vcom -reportprogress 300 -work work H:/VHDL/TP2/TP_2_Ex_4/TP_2_Ex_4/src/testbench_aff_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity testbench_aff_mux
# -- Compiling architecture ar of testbench_aff_mux
# -- Loading entity aff_mux
# End time: 11:29:47 on Sep 22,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim work.testbench_aff_mux
# vsim work.testbench_aff_mux 
# Start time: 11:29:51 on Sep 22,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.testbench_aff_mux(ar)
# Loading work.aff_mux(arch_aff_mux)
# Loading work.deco1p4(arch_deco1p4)
# Loading work.mux2v1_4b(ar)
# Loading work.deco7seg_en(ar)
add wave -position insertpoint  \
sim:/testbench_aff_mux/sw_TB \
sim:/testbench_aff_mux/hex0_TB \
sim:/testbench_aff_mux/hex1_TB
run
restart
run
# WARNING: No extended dataflow license exists
# End time: 11:45:32 on Sep 22,2023, Elapsed time: 0:15:41
# Errors: 0, Warnings: 1
