
*** Running vivado
    with args -log SystemTop.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source SystemTop.tcl -notrace


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Mar 20 23:00:16 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source SystemTop.tcl -notrace
Command: link_design -top SystemTop -part xc7z007sclg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/moonknight/Documents/spring25/risc/RISC_2/RISC_2.gen/sources_1/ip/ila_1/ila_1.dcp' for cell 'pipeline_ila'
INFO: [Project 1-454] Reading design checkpoint '/home/moonknight/Documents/spring25/risc/RISC_2/RISC_2.gen/sources_1/ip/ila_0/ila_0.dcp' for cell 'register_file/register_file_test'
Netlist sorting complete. Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1576.961 ; gain = 0.000 ; free physical = 2185 ; free virtual = 10292
INFO: [Netlist 29-17] Analyzing 3164 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: pipeline_ila UUID: ba8a70df-3512-536f-954b-5bdf97281cbf 
INFO: [Chipscope 16-324] Core: register_file/register_file_test UUID: bb6edd04-17d0-57ad-adfe-aedf160925fe 
Parsing XDC File [/home/moonknight/Documents/spring25/risc/RISC_2/RISC_2.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'register_file/register_file_test/inst'
Finished Parsing XDC File [/home/moonknight/Documents/spring25/risc/RISC_2/RISC_2.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'register_file/register_file_test/inst'
Parsing XDC File [/home/moonknight/Documents/spring25/risc/RISC_2/RISC_2.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'register_file/register_file_test/inst'
Finished Parsing XDC File [/home/moonknight/Documents/spring25/risc/RISC_2/RISC_2.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'register_file/register_file_test/inst'
Parsing XDC File [/home/moonknight/Documents/spring25/risc/RISC_2/RISC_2.gen/sources_1/ip/ila_1/ila_v6_2/constraints/ila_impl.xdc] for cell 'pipeline_ila/inst'
Finished Parsing XDC File [/home/moonknight/Documents/spring25/risc/RISC_2/RISC_2.gen/sources_1/ip/ila_1/ila_v6_2/constraints/ila_impl.xdc] for cell 'pipeline_ila/inst'
Parsing XDC File [/home/moonknight/Documents/spring25/risc/RISC_2/RISC_2.gen/sources_1/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'pipeline_ila/inst'
Finished Parsing XDC File [/home/moonknight/Documents/spring25/risc/RISC_2/RISC_2.gen/sources_1/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'pipeline_ila/inst'
Parsing XDC File [/home/moonknight/Documents/spring25/risc/RISC_2/RISC_2.srcs/constrs_1/new/blackboard.xdc]
Finished Parsing XDC File [/home/moonknight/Documents/spring25/risc/RISC_2/RISC_2.srcs/constrs_1/new/blackboard.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 4 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1862.363 ; gain = 0.000 ; free physical = 1793 ; free virtual = 9916
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1712 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 1680 instances
  RAM64M => RAM64M (RAMD64E(x4)): 32 instances

12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1862.363 ; gain = 388.527 ; free physical = 1793 ; free virtual = 9916
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.44 . Memory (MB): peak = 1995.832 ; gain = 133.469 ; free physical = 1726 ; free virtual = 9849

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2adee3986

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2398.754 ; gain = 402.922 ; free physical = 1185 ; free virtual = 9330

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup

Phase 1.1.1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = 922b02705b1cb631.
Done building netlist checker database: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2771.395 ; gain = 0.000 ; free physical = 1046 ; free virtual = 9183
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2771.395 ; gain = 0.000 ; free physical = 1035 ; free virtual = 9172
Phase 1.1.1 Generate And Synthesize Debug Cores | Checksum: 1c5dd8c15

Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2771.395 ; gain = 23.781 ; free physical = 1035 ; free virtual = 9172
Phase 1.1 Core Generation And Design Setup | Checksum: 1c5dd8c15

Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2771.395 ; gain = 23.781 ; free physical = 1035 ; free virtual = 9172

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1c5dd8c15

Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2771.395 ; gain = 23.781 ; free physical = 1035 ; free virtual = 9172
Phase 1 Initialization | Checksum: 1c5dd8c15

Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2771.395 ; gain = 23.781 ; free physical = 1035 ; free virtual = 9172

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1c5dd8c15

Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2771.395 ; gain = 23.781 ; free physical = 1035 ; free virtual = 9172

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1c5dd8c15

Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2771.395 ; gain = 23.781 ; free physical = 1035 ; free virtual = 9172
Phase 2 Timer Update And Timing Data Collection | Checksum: 1c5dd8c15

Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2771.395 ; gain = 23.781 ; free physical = 1035 ; free virtual = 9172

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 12 pins
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1de4ab65f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2771.395 ; gain = 23.781 ; free physical = 1036 ; free virtual = 9174
Retarget | Checksum: 1de4ab65f
INFO: [Opt 31-389] Phase Retarget created 13 cells and removed 22 cells
INFO: [Opt 31-1021] In phase Retarget, 91 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 226c9feb0

Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2771.395 ; gain = 23.781 ; free physical = 1037 ; free virtual = 9174
Constant propagation | Checksum: 226c9feb0
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 32 cells
INFO: [Opt 31-1021] In phase Constant propagation, 89 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2771.395 ; gain = 0.000 ; free physical = 1036 ; free virtual = 9174
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2771.395 ; gain = 0.000 ; free physical = 1036 ; free virtual = 9174
Phase 5 Sweep | Checksum: 216a6ab31

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2771.395 ; gain = 23.781 ; free physical = 1036 ; free virtual = 9174
Sweep | Checksum: 216a6ab31
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 92 cells
INFO: [Opt 31-1021] In phase Sweep, 2687 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 216a6ab31

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2803.410 ; gain = 55.797 ; free physical = 1036 ; free virtual = 9174
BUFG optimization | Checksum: 216a6ab31
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 216a6ab31

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2803.410 ; gain = 55.797 ; free physical = 1036 ; free virtual = 9174
Shift Register Optimization | Checksum: 216a6ab31
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 216a6ab31

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2803.410 ; gain = 55.797 ; free physical = 1036 ; free virtual = 9173
Post Processing Netlist | Checksum: 216a6ab31
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 60 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 232946c88

Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2803.410 ; gain = 55.797 ; free physical = 1036 ; free virtual = 9173

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2803.410 ; gain = 0.000 ; free physical = 1036 ; free virtual = 9173
Phase 9.2 Verifying Netlist Connectivity | Checksum: 232946c88

Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2803.410 ; gain = 55.797 ; free physical = 1036 ; free virtual = 9173
Phase 9 Finalization | Checksum: 232946c88

Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2803.410 ; gain = 55.797 ; free physical = 1036 ; free virtual = 9173
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              13  |              22  |                                             91  |
|  Constant propagation         |               0  |              32  |                                             89  |
|  Sweep                        |               0  |              92  |                                           2687  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             60  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 232946c88

Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2803.410 ; gain = 55.797 ; free physical = 1036 ; free virtual = 9173

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 51 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 44 newly gated: 7 Total Ports: 102
Number of Flops added for Enable Generation: 2

Ending PowerOpt Patch Enables Task | Checksum: 1a79c328c

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3162.395 ; gain = 0.000 ; free physical = 770 ; free virtual = 8908
Ending Power Optimization Task | Checksum: 1a79c328c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3162.395 ; gain = 358.984 ; free physical = 770 ; free virtual = 8908

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 272e5c09c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3162.395 ; gain = 0.000 ; free physical = 778 ; free virtual = 8915
Ending Final Cleanup Task | Checksum: 272e5c09c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3162.395 ; gain = 0.000 ; free physical = 805 ; free virtual = 8941

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3162.395 ; gain = 0.000 ; free physical = 805 ; free virtual = 8941
Ending Netlist Obfuscation Task | Checksum: 272e5c09c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3162.395 ; gain = 0.000 ; free physical = 805 ; free virtual = 8941
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:28 . Memory (MB): peak = 3162.395 ; gain = 1300.031 ; free physical = 805 ; free virtual = 8941
INFO: [Vivado 12-24828] Executing command : report_drc -file SystemTop_drc_opted.rpt -pb SystemTop_drc_opted.pb -rpx SystemTop_drc_opted.rpx
Command: report_drc -file SystemTop_drc_opted.rpt -pb SystemTop_drc_opted.pb -rpx SystemTop_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/moonknight/Documents/spring25/risc/RISC_2/RISC_2.runs/impl_1/SystemTop_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3162.395 ; gain = 0.000 ; free physical = 932 ; free virtual = 9055
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3162.395 ; gain = 0.000 ; free physical = 932 ; free virtual = 9055
Writing XDEF routing.
Writing XDEF routing logical nets.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3162.395 ; gain = 0.000 ; free physical = 930 ; free virtual = 9057
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3162.395 ; gain = 0.000 ; free physical = 930 ; free virtual = 9057
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3162.395 ; gain = 0.000 ; free physical = 930 ; free virtual = 9057
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3162.395 ; gain = 0.000 ; free physical = 930 ; free virtual = 9057
Write Physdb Complete: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3162.395 ; gain = 0.000 ; free physical = 929 ; free virtual = 9057
INFO: [Common 17-1381] The checkpoint '/home/moonknight/Documents/spring25/risc/RISC_2/RISC_2.runs/impl_1/SystemTop_opt.dcp' has been generated.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3162.395 ; gain = 0.000 ; free physical = 900 ; free virtual = 9033
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 199b956b9

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3162.395 ; gain = 0.000 ; free physical = 900 ; free virtual = 9033
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3162.395 ; gain = 0.000 ; free physical = 900 ; free virtual = 9033

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1d129c93f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.94 . Memory (MB): peak = 3162.395 ; gain = 0.000 ; free physical = 915 ; free virtual = 9047

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 27c6a2666

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3162.395 ; gain = 0.000 ; free physical = 931 ; free virtual = 9061

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 27c6a2666

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3162.395 ; gain = 0.000 ; free physical = 932 ; free virtual = 9063
Phase 1 Placer Initialization | Checksum: 27c6a2666

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3162.395 ; gain = 0.000 ; free physical = 932 ; free virtual = 9063

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2528269fc

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 3162.395 ; gain = 0.000 ; free physical = 958 ; free virtual = 9089

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 259a3dd73

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 3162.395 ; gain = 0.000 ; free physical = 958 ; free virtual = 9089

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 259a3dd73

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 3162.395 ; gain = 0.000 ; free physical = 958 ; free virtual = 9089

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 2a10b8c7f

Time (s): cpu = 00:00:36 ; elapsed = 00:00:11 . Memory (MB): peak = 3162.395 ; gain = 0.000 ; free physical = 979 ; free virtual = 9109

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 2181e95b4

Time (s): cpu = 00:00:39 ; elapsed = 00:00:12 . Memory (MB): peak = 3162.395 ; gain = 0.000 ; free physical = 979 ; free virtual = 9108

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 623 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 294 nets or LUTs. Breaked 0 LUT, combined 294 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3162.395 ; gain = 0.000 ; free physical = 981 ; free virtual = 9110

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            294  |                   294  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            294  |                   294  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 2db2d9508

Time (s): cpu = 00:00:41 ; elapsed = 00:00:13 . Memory (MB): peak = 3162.395 ; gain = 0.000 ; free physical = 981 ; free virtual = 9110
Phase 2.5 Global Place Phase2 | Checksum: 2b8e59f68

Time (s): cpu = 00:00:43 ; elapsed = 00:00:13 . Memory (MB): peak = 3162.395 ; gain = 0.000 ; free physical = 979 ; free virtual = 9109
Phase 2 Global Placement | Checksum: 2b8e59f68

Time (s): cpu = 00:00:43 ; elapsed = 00:00:13 . Memory (MB): peak = 3162.395 ; gain = 0.000 ; free physical = 979 ; free virtual = 9109

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2c13bb18f

Time (s): cpu = 00:00:45 ; elapsed = 00:00:14 . Memory (MB): peak = 3162.395 ; gain = 0.000 ; free physical = 979 ; free virtual = 9109

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 29bd17b9b

Time (s): cpu = 00:00:50 ; elapsed = 00:00:15 . Memory (MB): peak = 3162.395 ; gain = 0.000 ; free physical = 979 ; free virtual = 9108

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 229761bb4

Time (s): cpu = 00:00:50 ; elapsed = 00:00:16 . Memory (MB): peak = 3162.395 ; gain = 0.000 ; free physical = 979 ; free virtual = 9108

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 222844f8a

Time (s): cpu = 00:00:50 ; elapsed = 00:00:16 . Memory (MB): peak = 3162.395 ; gain = 0.000 ; free physical = 979 ; free virtual = 9108

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 2353d41a7

Time (s): cpu = 00:00:56 ; elapsed = 00:00:21 . Memory (MB): peak = 3162.395 ; gain = 0.000 ; free physical = 661 ; free virtual = 8806

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 2a2996a53

Time (s): cpu = 00:00:57 ; elapsed = 00:00:21 . Memory (MB): peak = 3162.395 ; gain = 0.000 ; free physical = 670 ; free virtual = 8812

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 2a23674a1

Time (s): cpu = 00:00:57 ; elapsed = 00:00:21 . Memory (MB): peak = 3162.395 ; gain = 0.000 ; free physical = 670 ; free virtual = 8812
Phase 3 Detail Placement | Checksum: 2a23674a1

Time (s): cpu = 00:00:57 ; elapsed = 00:00:21 . Memory (MB): peak = 3162.395 ; gain = 0.000 ; free physical = 670 ; free virtual = 8812

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2ecbeb7b7

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.321 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 269abe515

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.62 . Memory (MB): peak = 3162.395 ; gain = 0.000 ; free physical = 703 ; free virtual = 8840
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 2e7ef5d1f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.77 . Memory (MB): peak = 3162.395 ; gain = 0.000 ; free physical = 708 ; free virtual = 8845
Phase 4.1.1.1 BUFG Insertion | Checksum: 2ecbeb7b7

Time (s): cpu = 00:01:09 ; elapsed = 00:00:25 . Memory (MB): peak = 3162.395 ; gain = 0.000 ; free physical = 708 ; free virtual = 8845

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.788. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1e9583e03

Time (s): cpu = 00:01:10 ; elapsed = 00:00:25 . Memory (MB): peak = 3162.395 ; gain = 0.000 ; free physical = 712 ; free virtual = 8846

Time (s): cpu = 00:01:10 ; elapsed = 00:00:25 . Memory (MB): peak = 3162.395 ; gain = 0.000 ; free physical = 712 ; free virtual = 8846
Phase 4.1 Post Commit Optimization | Checksum: 1e9583e03

Time (s): cpu = 00:01:10 ; elapsed = 00:00:25 . Memory (MB): peak = 3162.395 ; gain = 0.000 ; free physical = 712 ; free virtual = 8846

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1e9583e03

Time (s): cpu = 00:01:11 ; elapsed = 00:00:26 . Memory (MB): peak = 3162.395 ; gain = 0.000 ; free physical = 712 ; free virtual = 8846

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1e9583e03

Time (s): cpu = 00:01:11 ; elapsed = 00:00:26 . Memory (MB): peak = 3162.395 ; gain = 0.000 ; free physical = 712 ; free virtual = 8846
Phase 4.3 Placer Reporting | Checksum: 1e9583e03

Time (s): cpu = 00:01:11 ; elapsed = 00:00:26 . Memory (MB): peak = 3162.395 ; gain = 0.000 ; free physical = 715 ; free virtual = 8849

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3162.395 ; gain = 0.000 ; free physical = 715 ; free virtual = 8849

Time (s): cpu = 00:01:11 ; elapsed = 00:00:26 . Memory (MB): peak = 3162.395 ; gain = 0.000 ; free physical = 715 ; free virtual = 8849
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 183181d67

Time (s): cpu = 00:01:11 ; elapsed = 00:00:26 . Memory (MB): peak = 3162.395 ; gain = 0.000 ; free physical = 720 ; free virtual = 8854
Ending Placer Task | Checksum: 182a08792

Time (s): cpu = 00:01:12 ; elapsed = 00:00:26 . Memory (MB): peak = 3162.395 ; gain = 0.000 ; free physical = 720 ; free virtual = 8854
87 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:15 ; elapsed = 00:00:26 . Memory (MB): peak = 3162.395 ; gain = 0.000 ; free physical = 720 ; free virtual = 8854
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file SystemTop_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.2 . Memory (MB): peak = 3162.395 ; gain = 0.000 ; free physical = 707 ; free virtual = 8843
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file SystemTop_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3162.395 ; gain = 0.000 ; free physical = 707 ; free virtual = 8842
INFO: [Vivado 12-24828] Executing command : report_utilization -file SystemTop_utilization_placed.rpt -pb SystemTop_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3162.395 ; gain = 0.000 ; free physical = 706 ; free virtual = 8847
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3162.395 ; gain = 0.000 ; free physical = 707 ; free virtual = 8876
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3162.395 ; gain = 0.000 ; free physical = 707 ; free virtual = 8876
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3162.395 ; gain = 0.000 ; free physical = 708 ; free virtual = 8876
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3162.395 ; gain = 0.000 ; free physical = 708 ; free virtual = 8878
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3162.395 ; gain = 0.000 ; free physical = 708 ; free virtual = 8879
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3162.395 ; gain = 0.000 ; free physical = 708 ; free virtual = 8879
INFO: [Common 17-1381] The checkpoint '/home/moonknight/Documents/spring25/risc/RISC_2/RISC_2.runs/impl_1/SystemTop_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3162.395 ; gain = 0.000 ; free physical = 754 ; free virtual = 8896
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 0.788 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
98 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3162.395 ; gain = 0.000 ; free physical = 752 ; free virtual = 8900
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3162.395 ; gain = 0.000 ; free physical = 728 ; free virtual = 8900
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3162.395 ; gain = 0.000 ; free physical = 728 ; free virtual = 8900
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3162.395 ; gain = 0.000 ; free physical = 728 ; free virtual = 8900
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3162.395 ; gain = 0.000 ; free physical = 721 ; free virtual = 8896
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3162.395 ; gain = 0.000 ; free physical = 721 ; free virtual = 8896
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3162.395 ; gain = 0.000 ; free physical = 721 ; free virtual = 8896
INFO: [Common 17-1381] The checkpoint '/home/moonknight/Documents/spring25/risc/RISC_2/RISC_2.runs/impl_1/SystemTop_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 907d017f ConstDB: 0 ShapeSum: 4c43961b RouteDB: a5dfeff8
Post Restoration Checksum: NetGraph: ee0de71e | NumContArr: 55aba778 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2c90b83d0

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 3162.395 ; gain = 0.000 ; free physical = 826 ; free virtual = 8962

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2c90b83d0

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 3162.395 ; gain = 0.000 ; free physical = 826 ; free virtual = 8961

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2c90b83d0

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 3162.395 ; gain = 0.000 ; free physical = 826 ; free virtual = 8961
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 167477fa9

Time (s): cpu = 00:00:28 ; elapsed = 00:00:11 . Memory (MB): peak = 3162.395 ; gain = 0.000 ; free physical = 786 ; free virtual = 8921
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.931  | TNS=0.000  | WHS=-0.238 | THS=-540.986|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 178dcecb7

Time (s): cpu = 00:00:39 ; elapsed = 00:00:14 . Memory (MB): peak = 3162.395 ; gain = 0.000 ; free physical = 783 ; free virtual = 8917
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.931  | TNS=0.000  | WHS=-0.055 | THS=-0.455 |

Phase 2.4 Update Timing for Bus Skew | Checksum: 1163d28b6

Time (s): cpu = 00:00:39 ; elapsed = 00:00:14 . Memory (MB): peak = 3162.395 ; gain = 0.000 ; free physical = 783 ; free virtual = 8918

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00506757 %
  Global Horizontal Routing Utilization  = 0.00229779 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 24382
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 24382
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 1

Phase 2 Router Initialization | Checksum: 193d2837f

Time (s): cpu = 00:00:39 ; elapsed = 00:00:14 . Memory (MB): peak = 3162.395 ; gain = 0.000 ; free physical = 776 ; free virtual = 8910

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 193d2837f

Time (s): cpu = 00:00:39 ; elapsed = 00:00:14 . Memory (MB): peak = 3162.395 ; gain = 0.000 ; free physical = 776 ; free virtual = 8910

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 249f59a0d

Time (s): cpu = 00:00:48 ; elapsed = 00:00:16 . Memory (MB): peak = 3162.395 ; gain = 0.000 ; free physical = 767 ; free virtual = 8902
Phase 4 Initial Routing | Checksum: 249f59a0d

Time (s): cpu = 00:00:48 ; elapsed = 00:00:16 . Memory (MB): peak = 3162.395 ; gain = 0.000 ; free physical = 769 ; free virtual = 8903

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 2272
 Number of Nodes with overlaps = 331
 Number of Nodes with overlaps = 89
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.580  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 18e11bf88

Time (s): cpu = 00:01:08 ; elapsed = 00:00:28 . Memory (MB): peak = 3162.395 ; gain = 0.000 ; free physical = 930 ; free virtual = 9051

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.580  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 270355ad2

Time (s): cpu = 00:01:08 ; elapsed = 00:00:28 . Memory (MB): peak = 3162.395 ; gain = 0.000 ; free physical = 931 ; free virtual = 9052
Phase 5 Rip-up And Reroute | Checksum: 270355ad2

Time (s): cpu = 00:01:09 ; elapsed = 00:00:28 . Memory (MB): peak = 3162.395 ; gain = 0.000 ; free physical = 931 ; free virtual = 9052

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 297bcbce0

Time (s): cpu = 00:01:11 ; elapsed = 00:00:29 . Memory (MB): peak = 3162.395 ; gain = 0.000 ; free physical = 931 ; free virtual = 9052
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.594  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 2523ab569

Time (s): cpu = 00:01:11 ; elapsed = 00:00:29 . Memory (MB): peak = 3162.395 ; gain = 0.000 ; free physical = 931 ; free virtual = 9052

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 2523ab569

Time (s): cpu = 00:01:11 ; elapsed = 00:00:29 . Memory (MB): peak = 3162.395 ; gain = 0.000 ; free physical = 931 ; free virtual = 9052
Phase 6 Delay and Skew Optimization | Checksum: 2523ab569

Time (s): cpu = 00:01:11 ; elapsed = 00:00:29 . Memory (MB): peak = 3162.395 ; gain = 0.000 ; free physical = 931 ; free virtual = 9052

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.594  | TNS=0.000  | WHS=0.018  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2ed759d6c

Time (s): cpu = 00:01:14 ; elapsed = 00:00:30 . Memory (MB): peak = 3162.395 ; gain = 0.000 ; free physical = 932 ; free virtual = 9053
Phase 7 Post Hold Fix | Checksum: 2ed759d6c

Time (s): cpu = 00:01:14 ; elapsed = 00:00:30 . Memory (MB): peak = 3162.395 ; gain = 0.000 ; free physical = 932 ; free virtual = 9053

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 15.9897 %
  Global Horizontal Routing Utilization  = 19.5724 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 2ed759d6c

Time (s): cpu = 00:01:14 ; elapsed = 00:00:30 . Memory (MB): peak = 3162.395 ; gain = 0.000 ; free physical = 932 ; free virtual = 9053

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2ed759d6c

Time (s): cpu = 00:01:14 ; elapsed = 00:00:30 . Memory (MB): peak = 3162.395 ; gain = 0.000 ; free physical = 932 ; free virtual = 9053

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 29373f9bb

Time (s): cpu = 00:01:16 ; elapsed = 00:00:31 . Memory (MB): peak = 3162.395 ; gain = 0.000 ; free physical = 933 ; free virtual = 9055

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 29373f9bb

Time (s): cpu = 00:01:17 ; elapsed = 00:00:31 . Memory (MB): peak = 3162.395 ; gain = 0.000 ; free physical = 933 ; free virtual = 9055

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.594  | TNS=0.000  | WHS=0.018  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 29373f9bb

Time (s): cpu = 00:01:17 ; elapsed = 00:00:31 . Memory (MB): peak = 3162.395 ; gain = 0.000 ; free physical = 933 ; free virtual = 9055
Total Elapsed time in route_design: 30.89 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 2042f68b7

Time (s): cpu = 00:01:17 ; elapsed = 00:00:31 . Memory (MB): peak = 3162.395 ; gain = 0.000 ; free physical = 933 ; free virtual = 9055
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 2042f68b7

Time (s): cpu = 00:01:17 ; elapsed = 00:00:31 . Memory (MB): peak = 3162.395 ; gain = 0.000 ; free physical = 933 ; free virtual = 9055

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
112 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:17 ; elapsed = 00:00:31 . Memory (MB): peak = 3162.395 ; gain = 0.000 ; free physical = 933 ; free virtual = 9055
INFO: [Vivado 12-24828] Executing command : report_drc -file SystemTop_drc_routed.rpt -pb SystemTop_drc_routed.pb -rpx SystemTop_drc_routed.rpx
Command: report_drc -file SystemTop_drc_routed.rpt -pb SystemTop_drc_routed.pb -rpx SystemTop_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/moonknight/Documents/spring25/risc/RISC_2/RISC_2.runs/impl_1/SystemTop_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file SystemTop_methodology_drc_routed.rpt -pb SystemTop_methodology_drc_routed.pb -rpx SystemTop_methodology_drc_routed.rpx
Command: report_methodology -file SystemTop_methodology_drc_routed.rpt -pb SystemTop_methodology_drc_routed.pb -rpx SystemTop_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/moonknight/Documents/spring25/risc/RISC_2/RISC_2.runs/impl_1/SystemTop_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:28 ; elapsed = 00:00:06 . Memory (MB): peak = 3162.395 ; gain = 0.000 ; free physical = 890 ; free virtual = 9012
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file SystemTop_timing_summary_routed.rpt -pb SystemTop_timing_summary_routed.pb -rpx SystemTop_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file SystemTop_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file SystemTop_bus_skew_routed.rpt -pb SystemTop_bus_skew_routed.pb -rpx SystemTop_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_route_status -file SystemTop_route_status.rpt -pb SystemTop_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file SystemTop_power_routed.rpt -pb SystemTop_power_summary_routed.pb -rpx SystemTop_power_routed.rpx
Command: report_power -file SystemTop_power_routed.rpt -pb SystemTop_power_summary_routed.pb -rpx SystemTop_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
132 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file SystemTop_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:00:58 ; elapsed = 00:00:15 . Memory (MB): peak = 3226.574 ; gain = 64.180 ; free physical = 754 ; free virtual = 8889
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3226.574 ; gain = 0.000 ; free physical = 754 ; free virtual = 8896
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.94 . Memory (MB): peak = 3226.574 ; gain = 0.000 ; free physical = 732 ; free virtual = 8897
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3226.574 ; gain = 0.000 ; free physical = 732 ; free virtual = 8897
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3226.574 ; gain = 0.000 ; free physical = 733 ; free virtual = 8901
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3226.574 ; gain = 0.000 ; free physical = 731 ; free virtual = 8902
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3226.574 ; gain = 0.000 ; free physical = 731 ; free virtual = 8902
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3226.574 ; gain = 0.000 ; free physical = 731 ; free virtual = 8902
INFO: [Common 17-1381] The checkpoint '/home/moonknight/Documents/spring25/risc/RISC_2/RISC_2.runs/impl_1/SystemTop_routed.dcp' has been generated.
Command: write_bitstream -force SystemTop.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./SystemTop.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
144 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:41 ; elapsed = 00:00:13 . Memory (MB): peak = 3552.961 ; gain = 326.387 ; free physical = 556 ; free virtual = 8300
INFO: [Common 17-206] Exiting Vivado at Thu Mar 20 23:02:39 2025...
