#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Nov  9 11:29:52 2023
# Process ID: 1432999
# Current directory: /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu
# Command line: vivado lsu.xpr
# Log file: /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/vivado.log
# Journal file: /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/vivado.jou
# Running On: binhkieudo, OS: Linux, CPU Frequency: 3300.000 MHz, CPU Physical cores: 10, Host memory: 134739 MB
#-----------------------------------------------------------
start_gui
open_project lsu.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 7352.652 ; gain = 265.363 ; free physical = 99752 ; free virtual = 121001
update_compile_order -fileset sources_1
set_property top top [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-12490] The selected simulation model for 'vio_0' IP changed to 'rtl' from '', the simulation run directory will be deleted.
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.sim/sim_1/behav/questa'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-Questa-47] Finding simulator installation...
INFO: [USF-Questa-49] Using simulator executables from '/tools/questasim/linux_x86_64'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-Questa-7] Finding pre-compiled libraries...
INFO: [USF_Questa-11] File '/home/binhkieudo/Public/xil_lib/modelsim.ini' copied to run dir:'/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.sim/sim_1/behav/questa'
INFO: [SIM-utils-80] Simulation library compiled with '7.4.0' version ('/home/binhkieudo/Public/xil_lib)
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-Questa-107] Finding global include files...
INFO: [USF-Questa-108] Finding include directories and verilog header directory paths...
INFO: [USF-Questa-109] Fetching design files from 'sim_1'...
INFO: [USF-Questa-2] Questa::Compile design
INFO: [USF-Questa-15] Creating automatic 'do' files...
INFO: [USF-Questa-69] Executing 'COMPILE and ANALYZE' step in '/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.sim/sim_1/behav/questa'
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:35:59 on Nov 09,2023
vlog -64 -incr -mfcu -work xil_defaultlib ../../../../lsu.srcs/sources_1/new/rv32_dmem.v ../../../../lsu.srcs/sources_1/new/rv32_lsu2.v ../../../../lsu.srcs/sources_1/new/top.v 
-- Compiling module rv32_dmem
-- Compiling module rv32_lsu2
-- Compiling module top

Top level modules:
	top
End time: 11:35:59 on Nov 09,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:35:59 on Nov 09,2023
vlog -64 -incr -mfcu -sv -work xil_defaultlib ../../../../lsu.srcs/sim_1/new/tb.sv 
-- Compiling module tb

Top level modules:
	tb
End time: 11:35:59 on Nov 09,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'compile' step finished in '0' seconds
INFO: [USF-Questa-3] Questa::Elaborate design
INFO: [USF-Questa-69] Executing 'ELABORATE' step in '/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.sim/sim_1/behav/questa'
QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:35:59 on Nov 09,2023
vopt "+acc=npr" -suppress 10016 -debugdb -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.tb -o tb_opt 

Top level modules:
	tb

Analyzing design...
-- Loading module tb
-- Loading module top
-- Loading module rv32_lsu2
-- Loading module rv32_dmem
Optimizing 4 design-units (inlining 0/4 module instances):
-- Optimizing module rv32_lsu2(fast)
-- Processing module rv32_lsu2(fast) for debug
** Note: (vopt-4301) Memory core inferred for signal 'ro_resp_data' width=32, depth=8, type=RAM at location ../../../../lsu.srcs/sources_1/new/rv32_lsu2.v:183
** Note: (vopt-4301) Memory core inferred for signal 'resp_data' width=32, depth=8, type=RAM at location ../../../../lsu.srcs/sources_1/new/rv32_lsu2.v:180
** Note: (vopt-4301) Memory core inferred for signal 'r_resp_data' width=32, depth=8, type=RAM at location ../../../../lsu.srcs/sources_1/new/rv32_lsu2.v:174
** Note: (vopt-4301) Memory core inferred for signal 'req_wadr' width=32, depth=8, type=RAM at location ../../../../lsu.srcs/sources_1/new/rv32_lsu2.v:168
** Note: (vopt-4301) Memory core inferred for signal 'req_radr' width=32, depth=8, type=RAM at location ../../../../lsu.srcs/sources_1/new/rv32_lsu2.v:167
** Note: (vopt-4301) Memory core inferred for signal 'r_sel_radr' width=32, depth=4, type=RAM at location ../../../../lsu.srcs/sources_1/new/rv32_lsu2.v:67
-- Optimizing module rv32_dmem(fast)
-- Processing module rv32_dmem(fast) for debug
-- Optimizing module tb(fast)
-- Processing module tb(fast) for debug
-- Optimizing module top(fast)
-- Processing module top(fast) for debug
Optimized design name is tb_opt
End time: 11:36:00 on Nov 09,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'elaborate' step finished in '1' seconds
INFO: [USF-Questa-4] Questa::Simulate design
INFO: [USF-Questa-69] Executing 'SIMULATE' step in '/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.sim/sim_1/behav/questa'
Program launched (PID=1434166)
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.sim/sim_1/behav/questa'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-Questa-47] Finding simulator installation...
INFO: [USF-Questa-49] Using simulator executables from '/tools/questasim/linux_x86_64'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-Questa-7] Finding pre-compiled libraries...
INFO: [USF_Questa-11] File '/home/binhkieudo/Public/xil_lib/modelsim.ini' copied to run dir:'/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.sim/sim_1/behav/questa'
INFO: [SIM-utils-80] Simulation library compiled with '7.4.0' version ('/home/binhkieudo/Public/xil_lib)
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-Questa-107] Finding global include files...
INFO: [USF-Questa-108] Finding include directories and verilog header directory paths...
INFO: [USF-Questa-109] Fetching design files from 'sim_1'...
INFO: [USF-Questa-2] Questa::Compile design
INFO: [USF-Questa-15] Creating automatic 'do' files...
INFO: [USF-Questa-69] Executing 'COMPILE and ANALYZE' step in '/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.sim/sim_1/behav/questa'
** Warning: (vlib-34) Library already exists at "questa_lib/work".
Errors: 0, Warnings: 1
** Warning: (vlib-34) Library already exists at "questa_lib/msim".
Errors: 0, Warnings: 1
** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
Errors: 0, Warnings: 1
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:36:45 on Nov 09,2023
vlog -64 -incr -mfcu -work xil_defaultlib ../../../../lsu.srcs/sources_1/new/rv32_dmem.v ../../../../lsu.srcs/sources_1/new/rv32_lsu2.v ../../../../lsu.srcs/sources_1/new/top.v 
-- Skipping module rv32_dmem
-- Skipping module rv32_lsu2
-- Skipping module top

Top level modules:
	top
End time: 11:36:45 on Nov 09,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:36:45 on Nov 09,2023
vlog -64 -incr -mfcu -sv -work xil_defaultlib ../../../../lsu.srcs/sim_1/new/tb.sv 
-- Skipping module tb

Top level modules:
	tb
End time: 11:36:45 on Nov 09,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'compile' step finished in '1' seconds
INFO: [USF-Questa-3] Questa::Elaborate design
INFO: [USF-Questa-69] Executing 'ELABORATE' step in '/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.sim/sim_1/behav/questa'
QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:36:45 on Nov 09,2023
vopt "+acc=npr" -suppress 10016 -debugdb -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.tb -o tb_opt 

Top level modules:
	tb

Analyzing design...
-- Loading module tb
-- Loading module top
-- Loading module rv32_lsu2
-- Loading module rv32_dmem
Incremental compilation check found no design-units have changed.
Optimized design name is tb_opt
End time: 11:36:45 on Nov 09,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'elaborate' step finished in '0' seconds
INFO: [USF-Questa-4] Questa::Simulate design
INFO: [USF-Questa-69] Executing 'SIMULATE' step in '/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.sim/sim_1/behav/questa'
Program launched (PID=1434349)
close [ open /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.srcs/sources_1/new/dcache.v w ]
add_files /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.srcs/sources_1/new/dcache.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.srcs/sources_1/new/dcache.v] -no_script -reset -force -quiet
remove_files  /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.srcs/sources_1/new/dcache.v
file delete -force /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.srcs/sources_1/new/dcache.v
close [ open /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.srcs/sources_1/new/rv32_dcache.v w ]
add_files /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.srcs/sources_1/new/rv32_dcache.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.srcs/utils_1/imports/synth_1/rv32_lsu.dcp with file /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.runs/synth_1/vtop.dcp
launch_runs synth_1 -jobs 20
[Thu Nov  9 13:29:48 2023] Launched synth_1...
Run output will be captured here: /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 20
[Thu Nov  9 13:31:55 2023] Launched synth_1...
Run output will be captured here: /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 20
[Thu Nov  9 13:36:42 2023] Launched synth_1...
Run output will be captured here: /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.runs/synth_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.srcs/utils_1/imports/synth_1/rv32_lsu.dcp with file /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.runs/synth_1/top.dcp
launch_runs synth_1 -jobs 20
[Thu Nov  9 13:39:13 2023] Launched synth_1...
Run output will be captured here: /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.sim/sim_1/behav/questa'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-Questa-47] Finding simulator installation...
INFO: [USF-Questa-49] Using simulator executables from '/tools/questasim/linux_x86_64'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-Questa-7] Finding pre-compiled libraries...
INFO: [USF_Questa-11] File '/home/binhkieudo/Public/xil_lib/modelsim.ini' copied to run dir:'/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.sim/sim_1/behav/questa'
INFO: [SIM-utils-80] Simulation library compiled with '7.4.0' version ('/home/binhkieudo/Public/xil_lib)
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-Questa-107] Finding global include files...
INFO: [USF-Questa-108] Finding include directories and verilog header directory paths...
INFO: [USF-Questa-109] Fetching design files from 'sim_1'...
INFO: [USF-Questa-2] Questa::Compile design
INFO: [USF-Questa-15] Creating automatic 'do' files...
INFO: [USF-Questa-69] Executing 'COMPILE and ANALYZE' step in '/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.sim/sim_1/behav/questa'
** Warning: (vlib-34) Library already exists at "questa_lib/work".
Errors: 0, Warnings: 1
** Warning: (vlib-34) Library already exists at "questa_lib/msim".
Errors: 0, Warnings: 1
** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
Errors: 0, Warnings: 1
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 13:46:36 on Nov 09,2023
vlog -64 -incr -mfcu -work xil_defaultlib ../../../../lsu.srcs/sources_1/new/rv32_dcache.v ../../../../lsu.srcs/sources_1/new/rv32_dmem.v ../../../../lsu.srcs/sources_1/new/rv32_lsu2.v ../../../../lsu.srcs/sources_1/new/top.v 
-- Compiling module rv32_dcache
-- Compiling module rv32_dmem
-- Skipping module rv32_lsu2
-- Compiling module top

Top level modules:
	top
End time: 13:46:37 on Nov 09,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 13:46:37 on Nov 09,2023
vlog -64 -incr -mfcu -sv -work xil_defaultlib ../../../../lsu.srcs/sim_1/new/tb.sv 
-- Skipping module tb

Top level modules:
	tb
End time: 13:46:37 on Nov 09,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'compile' step finished in '1' seconds
INFO: [USF-Questa-3] Questa::Elaborate design
INFO: [USF-Questa-69] Executing 'ELABORATE' step in '/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.sim/sim_1/behav/questa'
QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 13:46:37 on Nov 09,2023
vopt "+acc=npr" -suppress 10016 -debugdb -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.tb -o tb_opt 

Top level modules:
	tb

Analyzing design...
-- Loading module tb
-- Loading module top
-- Loading module rv32_lsu2
-- Loading module rv32_dcache
-- Loading module rv32_dmem
Incremental compilation check found 2 design-units (out of 5) may be reused.
Optimizing 3 design-units (inlining 0/8 module instances):
-- Optimizing module rv32_dcache(fast)
-- Processing module rv32_dcache(fast) for debug
-- Optimizing module top(fast)
-- Processing module top(fast) for debug
-- Optimizing module rv32_dmem(fast)
-- Processing module rv32_dmem(fast) for debug
** Note: (vopt-4301) Memory core inferred for signal 'bank_3' width=8, depth=256, type=RAM at location ../../../../lsu.srcs/sources_1/new/rv32_dmem.v:44
** Note: (vopt-4301) Memory core inferred for signal 'bank_2' width=8, depth=256, type=RAM at location ../../../../lsu.srcs/sources_1/new/rv32_dmem.v:43
** Note: (vopt-4301) Memory core inferred for signal 'bank_1' width=8, depth=256, type=RAM at location ../../../../lsu.srcs/sources_1/new/rv32_dmem.v:42
** Note: (vopt-4301) Memory core inferred for signal 'bank_0' width=8, depth=256, type=RAM at location ../../../../lsu.srcs/sources_1/new/rv32_dmem.v:41
Optimized design name is tb_opt
End time: 13:46:37 on Nov 09,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'elaborate' step finished in '0' seconds
INFO: [USF-Questa-4] Questa::Simulate design
INFO: [USF-Questa-69] Executing 'SIMULATE' step in '/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.sim/sim_1/behav/questa'
Program launched (PID=1449849)
set_property target_simulator XSim [current_project]
set_property -name {xsim.simulate.log_all_signals} -value {true} -objects [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.srcs/sources_1/new/rv32_lsu2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.srcs/sources_1/new/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.srcs/sources_1/new/rv32_dmem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.srcs/sources_1/new/rv32_dcache.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.srcs/sim_1/new/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.srcs/sources_1/new/rv32_lsu2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.srcs/sources_1/new/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.srcs/sources_1/new/rv32_dmem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.srcs/sources_1/new/rv32_dcache.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.srcs/sim_1/new/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.srcs/sources_1/new/rv32_lsu2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.srcs/sources_1/new/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.srcs/sources_1/new/rv32_dmem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.srcs/sources_1/new/rv32_dcache.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.srcs/sim_1/new/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.srcs/sources_1/new/rv32_lsu2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.srcs/sources_1/new/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.srcs/sources_1/new/rv32_dmem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.srcs/sources_1/new/rv32_dcache.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.srcs/sim_1/new/tb.sv:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.srcs/sources_1/new/rv32_dcache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32_dcache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.srcs/sources_1/new/rv32_dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32_dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.srcs/sources_1/new/rv32_lsu2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32_lsu2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rv32_lsu2
Compiling module xil_defaultlib.rv32_dmem(BANK_DEPTH=256,LOG2_DE...
Compiling module xil_defaultlib.rv32_dcache_default
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/tb_behav.wcfg
WARNING: Simulation object /tb/i_funct3_7 was not found in the design.
WARNING: Simulation object /tb/i_adr7 was not found in the design.
WARNING: Simulation object /tb/i_wdata_7 was not found in the design.
WARNING: Simulation object /tb/i_we_7 was not found in the design.
WARNING: Simulation object /tb/i_re_7 was not found in the design.
WARNING: Simulation object /tb/o_rdata_7 was not found in the design.
WARNING: Simulation object /tb/o_ack_7 was not found in the design.
WARNING: Simulation object /tb/i_funct3_6 was not found in the design.
WARNING: Simulation object /tb/i_adr6 was not found in the design.
WARNING: Simulation object /tb/i_wdata_6 was not found in the design.
WARNING: Simulation object /tb/i_we_6 was not found in the design.
WARNING: Simulation object /tb/i_re_6 was not found in the design.
WARNING: Simulation object /tb/o_rdata_6 was not found in the design.
WARNING: Simulation object /tb/o_ack_6 was not found in the design.
WARNING: Simulation object /tb/i_funct3_5 was not found in the design.
WARNING: Simulation object /tb/i_adr5 was not found in the design.
WARNING: Simulation object /tb/i_wdata_5 was not found in the design.
WARNING: Simulation object /tb/i_we_5 was not found in the design.
WARNING: Simulation object /tb/i_re_5 was not found in the design.
WARNING: Simulation object /tb/o_rdata_5 was not found in the design.
WARNING: Simulation object /tb/o_ack_5 was not found in the design.
WARNING: Simulation object /tb/i_funct3_4 was not found in the design.
WARNING: Simulation object /tb/i_adr4 was not found in the design.
WARNING: Simulation object /tb/i_wdata_4 was not found in the design.
WARNING: Simulation object /tb/i_we_4 was not found in the design.
WARNING: Simulation object /tb/i_re_4 was not found in the design.
WARNING: Simulation object /tb/o_rdata_4 was not found in the design.
WARNING: Simulation object /tb/o_ack_4 was not found in the design.
WARNING: Simulation object /tb/i_funct3_3 was not found in the design.
WARNING: Simulation object /tb/i_adr3 was not found in the design.
WARNING: Simulation object /tb/i_wdata_3 was not found in the design.
WARNING: Simulation object /tb/i_we_3 was not found in the design.
WARNING: Simulation object /tb/i_re_3 was not found in the design.
WARNING: Simulation object /tb/o_rdata_3 was not found in the design.
WARNING: Simulation object /tb/o_ack_3 was not found in the design.
WARNING: Simulation object /tb/i_funct3_2 was not found in the design.
WARNING: Simulation object /tb/i_adr2 was not found in the design.
WARNING: Simulation object /tb/i_wdata_2 was not found in the design.
WARNING: Simulation object /tb/i_we_2 was not found in the design.
WARNING: Simulation object /tb/i_re_2 was not found in the design.
WARNING: Simulation object /tb/o_rdata_2 was not found in the design.
WARNING: Simulation object /tb/o_ack_2 was not found in the design.
WARNING: Simulation object /tb/i_funct3_1 was not found in the design.
WARNING: Simulation object /tb/i_adr1 was not found in the design.
WARNING: Simulation object /tb/i_wdata_1 was not found in the design.
WARNING: Simulation object /tb/i_we_1 was not found in the design.
WARNING: Simulation object /tb/i_re_1 was not found in the design.
WARNING: Simulation object /tb/o_rdata_1 was not found in the design.
WARNING: Simulation object /tb/o_ack_1 was not found in the design.
WARNING: Simulation object /tb/i_funct3_0 was not found in the design.
WARNING: Simulation object /tb/i_adr0 was not found in the design.
WARNING: Simulation object /tb/i_wdata_0 was not found in the design.
WARNING: Simulation object /tb/i_we_0 was not found in the design.
WARNING: Simulation object /tb/i_re_0 was not found in the design.
WARNING: Simulation object /tb/o_rdata_0 was not found in the design.
WARNING: Simulation object /tb/o_ack_0 was not found in the design.
WARNING: Simulation object /tb/o_mem_adr_3 was not found in the design.
WARNING: Simulation object /tb/o_mem_wdata_3 was not found in the design.
WARNING: Simulation object /tb/o_mem_we_3 was not found in the design.
WARNING: Simulation object /tb/o_mem_re_3 was not found in the design.
WARNING: Simulation object /tb/o_mem_ben_3 was not found in the design.
WARNING: Simulation object /tb/i_mem_rdata_3 was not found in the design.
WARNING: Simulation object /tb/i_mem_ack_3 was not found in the design.
WARNING: Simulation object /tb/o_mem_adr_2 was not found in the design.
WARNING: Simulation object /tb/o_mem_wdata_2 was not found in the design.
WARNING: Simulation object /tb/o_mem_we_2 was not found in the design.
WARNING: Simulation object /tb/o_mem_re_2 was not found in the design.
WARNING: Simulation object /tb/o_mem_ben_2 was not found in the design.
WARNING: Simulation object /tb/i_mem_rdata_2 was not found in the design.
WARNING: Simulation object /tb/i_mem_ack_2 was not found in the design.
WARNING: Simulation object /tb/o_mem_adr_1 was not found in the design.
WARNING: Simulation object /tb/o_mem_wdata_1 was not found in the design.
WARNING: Simulation object /tb/o_mem_we_1 was not found in the design.
WARNING: Simulation object /tb/o_mem_re_1 was not found in the design.
WARNING: Simulation object /tb/o_mem_ben_1 was not found in the design.
WARNING: Simulation object /tb/i_mem_rdata_1 was not found in the design.
WARNING: Simulation object /tb/i_mem_ack_1 was not found in the design.
WARNING: Simulation object /tb/o_mem_adr_0 was not found in the design.
WARNING: Simulation object /tb/o_mem_wdata_0 was not found in the design.
WARNING: Simulation object /tb/o_mem_we_0 was not found in the design.
WARNING: Simulation object /tb/o_mem_re_0 was not found in the design.
WARNING: Simulation object /tb/o_mem_ben_0 was not found in the design.
WARNING: Simulation object /tb/i_mem_rdata_0 was not found in the design.
WARNING: Simulation object /tb/i_mem_ack_0 was not found in the design.
WARNING: Simulation object /tb/udt/\thread[0].r_resp_ack  was not found in the design.
WARNING: Simulation object /tb/udt/\thread[1].r_resp_ack  was not found in the design.
WARNING: Simulation object /tb/udt/\thread[2].r_resp_ack  was not found in the design.
WARNING: Simulation object /tb/udt/\thread[3].r_resp_ack  was not found in the design.
WARNING: Simulation object /tb/udt/\thread[4].r_resp_ack  was not found in the design.
WARNING: Simulation object /tb/udt/\thread[5].r_resp_ack  was not found in the design.
WARNING: Simulation object /tb/udt/\thread[6].r_resp_ack  was not found in the design.
WARNING: Simulation object /tb/udt/\thread[7].r_resp_ack  was not found in the design.
WARNING: Simulation object /tb/udt/\thread[0].req_channel  was not found in the design.
WARNING: Simulation object /tb/udt/\thread[1].req_channel  was not found in the design.
WARNING: Simulation object /tb/udt/\thread[2].req_channel  was not found in the design.
WARNING: Simulation object /tb/udt/\thread[3].req_channel  was not found in the design.
WARNING: Simulation object /tb/udt/\thread[4].req_channel  was not found in the design.
WARNING: Simulation object /tb/udt/\thread[5].req_channel  was not found in the design.
WARNING: Simulation object /tb/udt/\thread[6].req_channel  was not found in the design.
WARNING: Simulation object /tb/udt/\thread[7].req_channel  was not found in the design.
WARNING: Simulation object /tb/udt/\thread[0].r_req_pend  was not found in the design.
WARNING: Simulation object /tb/udt/\thread[1].r_req_pend  was not found in the design.
WARNING: Simulation object /tb/udt/\thread[2].r_req_pend  was not found in the design.
WARNING: Simulation object /tb/udt/\thread[3].r_req_pend  was not found in the design.
WARNING: Simulation object /tb/udt/\thread[4].r_req_pend  was not found in the design.
WARNING: Simulation object /tb/udt/\thread[5].r_req_pend  was not found in the design.
WARNING: Simulation object /tb/udt/\thread[6].r_req_pend  was not found in the design.
WARNING: Simulation object /tb/udt/\thread[7].r_req_pend  was not found in the design.
WARNING: Simulation object /tb/udt/\thread[0].req_adr  was not found in the design.
WARNING: Simulation object /tb/udt/\thread[1].req_adr  was not found in the design.
WARNING: Simulation object /tb/udt/\thread[2].req_adr  was not found in the design.
WARNING: Simulation object /tb/udt/\thread[3].req_adr  was not found in the design.
WARNING: Simulation object /tb/udt/\thread[4].req_adr  was not found in the design.
WARNING: Simulation object /tb/udt/\thread[5].req_adr  was not found in the design.
WARNING: Simulation object /tb/udt/\thread[6].req_adr  was not found in the design.
WARNING: Simulation object /tb/udt/\thread[7].req_adr  was not found in the design.
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run all
$stop called at time : 1055 ns : File "/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.srcs/sim_1/new/tb.sv" Line 235
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for -all
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 8420.551 ; gain = 44.203 ; free physical = 97791 ; free virtual = 119395
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/tb_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run all
$stop called at time : 1055 ns : File "/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.srcs/sim_1/new/tb.sv" Line 235
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for -all
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 8434.254 ; gain = 0.000 ; free physical = 97867 ; free virtual = 119467
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb/udt/dcache_inst0/\dmem_inst[0] }} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb/udt/dcache_inst0/\dmem_inst[1] }} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb/udt/dcache_inst0/\dmem_inst[2] }} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb/udt/dcache_inst0/\dmem_inst[3] }} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb/udt/lsu_inst0/r_sel_wadr[0]}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb/udt/lsu_inst0/r_we[0]}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb/udt/lsu_inst0/r_we}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb/udt/lsu_inst0/r_we[0]}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb/udt/lsu_inst0/r_wdata[0]}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb/udt/lsu_inst0/r_ben[0]}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb/udt/lsu_inst0/r_sel_radr[0]}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb/udt/lsu_inst0/r_re[0]}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb/udt/lsu_inst0/o_mem_wadr[31]}} {{/tb/udt/lsu_inst0/o_mem_wadr[30]}} {{/tb/udt/lsu_inst0/o_mem_wadr[29]}} {{/tb/udt/lsu_inst0/o_mem_wadr[28]}} {{/tb/udt/lsu_inst0/o_mem_wadr[27]}} {{/tb/udt/lsu_inst0/o_mem_wadr[26]}} {{/tb/udt/lsu_inst0/o_mem_wadr[25]}} {{/tb/udt/lsu_inst0/o_mem_wadr[24]}} {{/tb/udt/lsu_inst0/o_mem_wadr[23]}} {{/tb/udt/lsu_inst0/o_mem_wadr[22]}} {{/tb/udt/lsu_inst0/o_mem_wadr[21]}} {{/tb/udt/lsu_inst0/o_mem_wadr[20]}} {{/tb/udt/lsu_inst0/o_mem_wadr[19]}} {{/tb/udt/lsu_inst0/o_mem_wadr[18]}} {{/tb/udt/lsu_inst0/o_mem_wadr[17]}} {{/tb/udt/lsu_inst0/o_mem_wadr[16]}} {{/tb/udt/lsu_inst0/o_mem_wadr[15]}} {{/tb/udt/lsu_inst0/o_mem_wadr[14]}} {{/tb/udt/lsu_inst0/o_mem_wadr[13]}} {{/tb/udt/lsu_inst0/o_mem_wadr[12]}} {{/tb/udt/lsu_inst0/o_mem_wadr[11]}} {{/tb/udt/lsu_inst0/o_mem_wadr[10]}} {{/tb/udt/lsu_inst0/o_mem_wadr[9]}} {{/tb/udt/lsu_inst0/o_mem_wadr[8]}} {{/tb/udt/lsu_inst0/o_mem_wadr[7]}} {{/tb/udt/lsu_inst0/o_mem_wadr[6]}} {{/tb/udt/lsu_inst0/o_mem_wadr[5]}} {{/tb/udt/lsu_inst0/o_mem_wadr[4]}} {{/tb/udt/lsu_inst0/o_mem_wadr[3]}} {{/tb/udt/lsu_inst0/o_mem_wadr[2]}} {{/tb/udt/lsu_inst0/o_mem_wadr[1]}} {{/tb/udt/lsu_inst0/o_mem_wadr[0]}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb/udt/lsu_inst0/o_mem_wadr[31]}} {{/tb/udt/lsu_inst0/o_mem_wadr[30]}} {{/tb/udt/lsu_inst0/o_mem_wadr[29]}} {{/tb/udt/lsu_inst0/o_mem_wadr[28]}} {{/tb/udt/lsu_inst0/o_mem_wadr[27]}} {{/tb/udt/lsu_inst0/o_mem_wadr[26]}} {{/tb/udt/lsu_inst0/o_mem_wadr[25]}} {{/tb/udt/lsu_inst0/o_mem_wadr[24]}} {{/tb/udt/lsu_inst0/o_mem_wadr[23]}} {{/tb/udt/lsu_inst0/o_mem_wadr[22]}} {{/tb/udt/lsu_inst0/o_mem_wadr[21]}} {{/tb/udt/lsu_inst0/o_mem_wadr[20]}} {{/tb/udt/lsu_inst0/o_mem_wadr[19]}} {{/tb/udt/lsu_inst0/o_mem_wadr[18]}} {{/tb/udt/lsu_inst0/o_mem_wadr[17]}} {{/tb/udt/lsu_inst0/o_mem_wadr[16]}} {{/tb/udt/lsu_inst0/o_mem_wadr[15]}} {{/tb/udt/lsu_inst0/o_mem_wadr[14]}} {{/tb/udt/lsu_inst0/o_mem_wadr[13]}} {{/tb/udt/lsu_inst0/o_mem_wadr[12]}} {{/tb/udt/lsu_inst0/o_mem_wadr[11]}} {{/tb/udt/lsu_inst0/o_mem_wadr[10]}} {{/tb/udt/lsu_inst0/o_mem_wadr[9]}} {{/tb/udt/lsu_inst0/o_mem_wadr[8]}} {{/tb/udt/lsu_inst0/o_mem_wadr[7]}} {{/tb/udt/lsu_inst0/o_mem_wadr[6]}} {{/tb/udt/lsu_inst0/o_mem_wadr[5]}} {{/tb/udt/lsu_inst0/o_mem_wadr[4]}} {{/tb/udt/lsu_inst0/o_mem_wadr[3]}} {{/tb/udt/lsu_inst0/o_mem_wadr[2]}} {{/tb/udt/lsu_inst0/o_mem_wadr[1]}} {{/tb/udt/lsu_inst0/o_mem_wadr[0]}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb/udt/lsu_inst0/o_mem_we[0]}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb/udt/lsu_inst0/o_mem_ben[3]}} {{/tb/udt/lsu_inst0/o_mem_ben[2]}} {{/tb/udt/lsu_inst0/o_mem_ben[1]}} {{/tb/udt/lsu_inst0/o_mem_ben[0]}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb/udt/lsu_inst0/o_mem_wdata[31]}} {{/tb/udt/lsu_inst0/o_mem_wdata[30]}} {{/tb/udt/lsu_inst0/o_mem_wdata[29]}} {{/tb/udt/lsu_inst0/o_mem_wdata[28]}} {{/tb/udt/lsu_inst0/o_mem_wdata[27]}} {{/tb/udt/lsu_inst0/o_mem_wdata[26]}} {{/tb/udt/lsu_inst0/o_mem_wdata[25]}} {{/tb/udt/lsu_inst0/o_mem_wdata[24]}} {{/tb/udt/lsu_inst0/o_mem_wdata[23]}} {{/tb/udt/lsu_inst0/o_mem_wdata[22]}} {{/tb/udt/lsu_inst0/o_mem_wdata[21]}} {{/tb/udt/lsu_inst0/o_mem_wdata[20]}} {{/tb/udt/lsu_inst0/o_mem_wdata[19]}} {{/tb/udt/lsu_inst0/o_mem_wdata[18]}} {{/tb/udt/lsu_inst0/o_mem_wdata[17]}} {{/tb/udt/lsu_inst0/o_mem_wdata[16]}} {{/tb/udt/lsu_inst0/o_mem_wdata[15]}} {{/tb/udt/lsu_inst0/o_mem_wdata[14]}} {{/tb/udt/lsu_inst0/o_mem_wdata[13]}} {{/tb/udt/lsu_inst0/o_mem_wdata[12]}} {{/tb/udt/lsu_inst0/o_mem_wdata[11]}} {{/tb/udt/lsu_inst0/o_mem_wdata[10]}} {{/tb/udt/lsu_inst0/o_mem_wdata[9]}} {{/tb/udt/lsu_inst0/o_mem_wdata[8]}} {{/tb/udt/lsu_inst0/o_mem_wdata[7]}} {{/tb/udt/lsu_inst0/o_mem_wdata[6]}} {{/tb/udt/lsu_inst0/o_mem_wdata[5]}} {{/tb/udt/lsu_inst0/o_mem_wdata[4]}} {{/tb/udt/lsu_inst0/o_mem_wdata[3]}} {{/tb/udt/lsu_inst0/o_mem_wdata[2]}} {{/tb/udt/lsu_inst0/o_mem_wdata[1]}} {{/tb/udt/lsu_inst0/o_mem_wdata[0]}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb/udt/lsu_inst0/o_mem_radr[31]}} {{/tb/udt/lsu_inst0/o_mem_radr[30]}} {{/tb/udt/lsu_inst0/o_mem_radr[29]}} {{/tb/udt/lsu_inst0/o_mem_radr[28]}} {{/tb/udt/lsu_inst0/o_mem_radr[27]}} {{/tb/udt/lsu_inst0/o_mem_radr[26]}} {{/tb/udt/lsu_inst0/o_mem_radr[25]}} {{/tb/udt/lsu_inst0/o_mem_radr[24]}} {{/tb/udt/lsu_inst0/o_mem_radr[23]}} {{/tb/udt/lsu_inst0/o_mem_radr[22]}} {{/tb/udt/lsu_inst0/o_mem_radr[21]}} {{/tb/udt/lsu_inst0/o_mem_radr[20]}} {{/tb/udt/lsu_inst0/o_mem_radr[19]}} {{/tb/udt/lsu_inst0/o_mem_radr[18]}} {{/tb/udt/lsu_inst0/o_mem_radr[17]}} {{/tb/udt/lsu_inst0/o_mem_radr[16]}} {{/tb/udt/lsu_inst0/o_mem_radr[15]}} {{/tb/udt/lsu_inst0/o_mem_radr[14]}} {{/tb/udt/lsu_inst0/o_mem_radr[13]}} {{/tb/udt/lsu_inst0/o_mem_radr[12]}} {{/tb/udt/lsu_inst0/o_mem_radr[11]}} {{/tb/udt/lsu_inst0/o_mem_radr[10]}} {{/tb/udt/lsu_inst0/o_mem_radr[9]}} {{/tb/udt/lsu_inst0/o_mem_radr[8]}} {{/tb/udt/lsu_inst0/o_mem_radr[7]}} {{/tb/udt/lsu_inst0/o_mem_radr[6]}} {{/tb/udt/lsu_inst0/o_mem_radr[5]}} {{/tb/udt/lsu_inst0/o_mem_radr[4]}} {{/tb/udt/lsu_inst0/o_mem_radr[3]}} {{/tb/udt/lsu_inst0/o_mem_radr[2]}} {{/tb/udt/lsu_inst0/o_mem_radr[1]}} {{/tb/udt/lsu_inst0/o_mem_radr[0]}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb/udt/lsu_inst0/o_mem_re[0]}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb/udt/lsu_inst0/i_clk}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb/udt/lsu_inst0/i_funct3[2]}} {{/tb/udt/lsu_inst0/i_funct3[1]}} {{/tb/udt/lsu_inst0/i_funct3[0]}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb/udt/lsu_inst0/i_funct3[23]}} {{/tb/udt/lsu_inst0/i_funct3[22]}} {{/tb/udt/lsu_inst0/i_funct3[21]}} {{/tb/udt/lsu_inst0/i_funct3[20]}} {{/tb/udt/lsu_inst0/i_funct3[19]}} {{/tb/udt/lsu_inst0/i_funct3[18]}} {{/tb/udt/lsu_inst0/i_funct3[17]}} {{/tb/udt/lsu_inst0/i_funct3[16]}} {{/tb/udt/lsu_inst0/i_funct3[15]}} {{/tb/udt/lsu_inst0/i_funct3[14]}} {{/tb/udt/lsu_inst0/i_funct3[13]}} {{/tb/udt/lsu_inst0/i_funct3[12]}} {{/tb/udt/lsu_inst0/i_funct3[11]}} {{/tb/udt/lsu_inst0/i_funct3[10]}} {{/tb/udt/lsu_inst0/i_funct3[9]}} {{/tb/udt/lsu_inst0/i_funct3[8]}} {{/tb/udt/lsu_inst0/i_funct3[7]}} {{/tb/udt/lsu_inst0/i_funct3[6]}} {{/tb/udt/lsu_inst0/i_funct3[5]}} {{/tb/udt/lsu_inst0/i_funct3[4]}} {{/tb/udt/lsu_inst0/i_funct3[3]}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb/udt/lsu_inst0/o_mem_wadr[127]}} {{/tb/udt/lsu_inst0/o_mem_wadr[126]}} {{/tb/udt/lsu_inst0/o_mem_wadr[125]}} {{/tb/udt/lsu_inst0/o_mem_wadr[124]}} {{/tb/udt/lsu_inst0/o_mem_wadr[123]}} {{/tb/udt/lsu_inst0/o_mem_wadr[122]}} {{/tb/udt/lsu_inst0/o_mem_wadr[121]}} {{/tb/udt/lsu_inst0/o_mem_wadr[120]}} {{/tb/udt/lsu_inst0/o_mem_wadr[119]}} {{/tb/udt/lsu_inst0/o_mem_wadr[118]}} {{/tb/udt/lsu_inst0/o_mem_wadr[117]}} {{/tb/udt/lsu_inst0/o_mem_wadr[116]}} {{/tb/udt/lsu_inst0/o_mem_wadr[115]}} {{/tb/udt/lsu_inst0/o_mem_wadr[114]}} {{/tb/udt/lsu_inst0/o_mem_wadr[113]}} {{/tb/udt/lsu_inst0/o_mem_wadr[112]}} {{/tb/udt/lsu_inst0/o_mem_wadr[111]}} {{/tb/udt/lsu_inst0/o_mem_wadr[110]}} {{/tb/udt/lsu_inst0/o_mem_wadr[109]}} {{/tb/udt/lsu_inst0/o_mem_wadr[108]}} {{/tb/udt/lsu_inst0/o_mem_wadr[107]}} {{/tb/udt/lsu_inst0/o_mem_wadr[106]}} {{/tb/udt/lsu_inst0/o_mem_wadr[105]}} {{/tb/udt/lsu_inst0/o_mem_wadr[104]}} {{/tb/udt/lsu_inst0/o_mem_wadr[103]}} {{/tb/udt/lsu_inst0/o_mem_wadr[102]}} {{/tb/udt/lsu_inst0/o_mem_wadr[101]}} {{/tb/udt/lsu_inst0/o_mem_wadr[100]}} {{/tb/udt/lsu_inst0/o_mem_wadr[99]}} {{/tb/udt/lsu_inst0/o_mem_wadr[98]}} {{/tb/udt/lsu_inst0/o_mem_wadr[97]}} {{/tb/udt/lsu_inst0/o_mem_wadr[96]}} {{/tb/udt/lsu_inst0/o_mem_wadr[95]}} {{/tb/udt/lsu_inst0/o_mem_wadr[94]}} {{/tb/udt/lsu_inst0/o_mem_wadr[93]}} {{/tb/udt/lsu_inst0/o_mem_wadr[92]}} {{/tb/udt/lsu_inst0/o_mem_wadr[91]}} {{/tb/udt/lsu_inst0/o_mem_wadr[90]}} {{/tb/udt/lsu_inst0/o_mem_wadr[89]}} {{/tb/udt/lsu_inst0/o_mem_wadr[88]}} {{/tb/udt/lsu_inst0/o_mem_wadr[87]}} {{/tb/udt/lsu_inst0/o_mem_wadr[86]}} {{/tb/udt/lsu_inst0/o_mem_wadr[85]}} {{/tb/udt/lsu_inst0/o_mem_wadr[84]}} {{/tb/udt/lsu_inst0/o_mem_wadr[83]}} {{/tb/udt/lsu_inst0/o_mem_wadr[82]}} {{/tb/udt/lsu_inst0/o_mem_wadr[81]}} {{/tb/udt/lsu_inst0/o_mem_wadr[80]}} {{/tb/udt/lsu_inst0/o_mem_wadr[79]}} {{/tb/udt/lsu_inst0/o_mem_wadr[78]}} {{/tb/udt/lsu_inst0/o_mem_wadr[77]}} {{/tb/udt/lsu_inst0/o_mem_wadr[76]}} {{/tb/udt/lsu_inst0/o_mem_wadr[75]}} {{/tb/udt/lsu_inst0/o_mem_wadr[74]}} {{/tb/udt/lsu_inst0/o_mem_wadr[73]}} {{/tb/udt/lsu_inst0/o_mem_wadr[72]}} {{/tb/udt/lsu_inst0/o_mem_wadr[71]}} {{/tb/udt/lsu_inst0/o_mem_wadr[70]}} {{/tb/udt/lsu_inst0/o_mem_wadr[69]}} {{/tb/udt/lsu_inst0/o_mem_wadr[68]}} {{/tb/udt/lsu_inst0/o_mem_wadr[67]}} {{/tb/udt/lsu_inst0/o_mem_wadr[66]}} {{/tb/udt/lsu_inst0/o_mem_wadr[65]}} {{/tb/udt/lsu_inst0/o_mem_wadr[64]}} {{/tb/udt/lsu_inst0/o_mem_wadr[63]}} {{/tb/udt/lsu_inst0/o_mem_wadr[62]}} {{/tb/udt/lsu_inst0/o_mem_wadr[61]}} {{/tb/udt/lsu_inst0/o_mem_wadr[60]}} {{/tb/udt/lsu_inst0/o_mem_wadr[59]}} {{/tb/udt/lsu_inst0/o_mem_wadr[58]}} {{/tb/udt/lsu_inst0/o_mem_wadr[57]}} {{/tb/udt/lsu_inst0/o_mem_wadr[56]}} {{/tb/udt/lsu_inst0/o_mem_wadr[55]}} {{/tb/udt/lsu_inst0/o_mem_wadr[54]}} {{/tb/udt/lsu_inst0/o_mem_wadr[53]}} {{/tb/udt/lsu_inst0/o_mem_wadr[52]}} {{/tb/udt/lsu_inst0/o_mem_wadr[51]}} {{/tb/udt/lsu_inst0/o_mem_wadr[50]}} {{/tb/udt/lsu_inst0/o_mem_wadr[49]}} {{/tb/udt/lsu_inst0/o_mem_wadr[48]}} {{/tb/udt/lsu_inst0/o_mem_wadr[47]}} {{/tb/udt/lsu_inst0/o_mem_wadr[46]}} {{/tb/udt/lsu_inst0/o_mem_wadr[45]}} {{/tb/udt/lsu_inst0/o_mem_wadr[44]}} {{/tb/udt/lsu_inst0/o_mem_wadr[43]}} {{/tb/udt/lsu_inst0/o_mem_wadr[42]}} {{/tb/udt/lsu_inst0/o_mem_wadr[41]}} {{/tb/udt/lsu_inst0/o_mem_wadr[40]}} {{/tb/udt/lsu_inst0/o_mem_wadr[39]}} {{/tb/udt/lsu_inst0/o_mem_wadr[38]}} {{/tb/udt/lsu_inst0/o_mem_wadr[37]}} {{/tb/udt/lsu_inst0/o_mem_wadr[36]}} {{/tb/udt/lsu_inst0/o_mem_wadr[35]}} {{/tb/udt/lsu_inst0/o_mem_wadr[34]}} {{/tb/udt/lsu_inst0/o_mem_wadr[33]}} {{/tb/udt/lsu_inst0/o_mem_wadr[32]}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb/udt/lsu_inst0/o_mem_wadr[127]}} {{/tb/udt/lsu_inst0/o_mem_wadr[126]}} {{/tb/udt/lsu_inst0/o_mem_wadr[125]}} {{/tb/udt/lsu_inst0/o_mem_wadr[124]}} {{/tb/udt/lsu_inst0/o_mem_wadr[123]}} {{/tb/udt/lsu_inst0/o_mem_wadr[122]}} {{/tb/udt/lsu_inst0/o_mem_wadr[121]}} {{/tb/udt/lsu_inst0/o_mem_wadr[120]}} {{/tb/udt/lsu_inst0/o_mem_wadr[119]}} {{/tb/udt/lsu_inst0/o_mem_wadr[118]}} {{/tb/udt/lsu_inst0/o_mem_wadr[117]}} {{/tb/udt/lsu_inst0/o_mem_wadr[116]}} {{/tb/udt/lsu_inst0/o_mem_wadr[115]}} {{/tb/udt/lsu_inst0/o_mem_wadr[114]}} {{/tb/udt/lsu_inst0/o_mem_wadr[113]}} {{/tb/udt/lsu_inst0/o_mem_wadr[112]}} {{/tb/udt/lsu_inst0/o_mem_wadr[111]}} {{/tb/udt/lsu_inst0/o_mem_wadr[110]}} {{/tb/udt/lsu_inst0/o_mem_wadr[109]}} {{/tb/udt/lsu_inst0/o_mem_wadr[108]}} {{/tb/udt/lsu_inst0/o_mem_wadr[107]}} {{/tb/udt/lsu_inst0/o_mem_wadr[106]}} {{/tb/udt/lsu_inst0/o_mem_wadr[105]}} {{/tb/udt/lsu_inst0/o_mem_wadr[104]}} {{/tb/udt/lsu_inst0/o_mem_wadr[103]}} {{/tb/udt/lsu_inst0/o_mem_wadr[102]}} {{/tb/udt/lsu_inst0/o_mem_wadr[101]}} {{/tb/udt/lsu_inst0/o_mem_wadr[100]}} {{/tb/udt/lsu_inst0/o_mem_wadr[99]}} {{/tb/udt/lsu_inst0/o_mem_wadr[98]}} {{/tb/udt/lsu_inst0/o_mem_wadr[97]}} {{/tb/udt/lsu_inst0/o_mem_wadr[96]}} {{/tb/udt/lsu_inst0/o_mem_wadr[95]}} {{/tb/udt/lsu_inst0/o_mem_wadr[94]}} {{/tb/udt/lsu_inst0/o_mem_wadr[93]}} {{/tb/udt/lsu_inst0/o_mem_wadr[92]}} {{/tb/udt/lsu_inst0/o_mem_wadr[91]}} {{/tb/udt/lsu_inst0/o_mem_wadr[90]}} {{/tb/udt/lsu_inst0/o_mem_wadr[89]}} {{/tb/udt/lsu_inst0/o_mem_wadr[88]}} {{/tb/udt/lsu_inst0/o_mem_wadr[87]}} {{/tb/udt/lsu_inst0/o_mem_wadr[86]}} {{/tb/udt/lsu_inst0/o_mem_wadr[85]}} {{/tb/udt/lsu_inst0/o_mem_wadr[84]}} {{/tb/udt/lsu_inst0/o_mem_wadr[83]}} {{/tb/udt/lsu_inst0/o_mem_wadr[82]}} {{/tb/udt/lsu_inst0/o_mem_wadr[81]}} {{/tb/udt/lsu_inst0/o_mem_wadr[80]}} {{/tb/udt/lsu_inst0/o_mem_wadr[79]}} {{/tb/udt/lsu_inst0/o_mem_wadr[78]}} {{/tb/udt/lsu_inst0/o_mem_wadr[77]}} {{/tb/udt/lsu_inst0/o_mem_wadr[76]}} {{/tb/udt/lsu_inst0/o_mem_wadr[75]}} {{/tb/udt/lsu_inst0/o_mem_wadr[74]}} {{/tb/udt/lsu_inst0/o_mem_wadr[73]}} {{/tb/udt/lsu_inst0/o_mem_wadr[72]}} {{/tb/udt/lsu_inst0/o_mem_wadr[71]}} {{/tb/udt/lsu_inst0/o_mem_wadr[70]}} {{/tb/udt/lsu_inst0/o_mem_wadr[69]}} {{/tb/udt/lsu_inst0/o_mem_wadr[68]}} {{/tb/udt/lsu_inst0/o_mem_wadr[67]}} {{/tb/udt/lsu_inst0/o_mem_wadr[66]}} {{/tb/udt/lsu_inst0/o_mem_wadr[65]}} {{/tb/udt/lsu_inst0/o_mem_wadr[64]}} {{/tb/udt/lsu_inst0/o_mem_wadr[63]}} {{/tb/udt/lsu_inst0/o_mem_wadr[62]}} {{/tb/udt/lsu_inst0/o_mem_wadr[61]}} {{/tb/udt/lsu_inst0/o_mem_wadr[60]}} {{/tb/udt/lsu_inst0/o_mem_wadr[59]}} {{/tb/udt/lsu_inst0/o_mem_wadr[58]}} {{/tb/udt/lsu_inst0/o_mem_wadr[57]}} {{/tb/udt/lsu_inst0/o_mem_wadr[56]}} {{/tb/udt/lsu_inst0/o_mem_wadr[55]}} {{/tb/udt/lsu_inst0/o_mem_wadr[54]}} {{/tb/udt/lsu_inst0/o_mem_wadr[53]}} {{/tb/udt/lsu_inst0/o_mem_wadr[52]}} {{/tb/udt/lsu_inst0/o_mem_wadr[51]}} {{/tb/udt/lsu_inst0/o_mem_wadr[50]}} {{/tb/udt/lsu_inst0/o_mem_wadr[49]}} {{/tb/udt/lsu_inst0/o_mem_wadr[48]}} {{/tb/udt/lsu_inst0/o_mem_wadr[47]}} {{/tb/udt/lsu_inst0/o_mem_wadr[46]}} {{/tb/udt/lsu_inst0/o_mem_wadr[45]}} {{/tb/udt/lsu_inst0/o_mem_wadr[44]}} {{/tb/udt/lsu_inst0/o_mem_wadr[43]}} {{/tb/udt/lsu_inst0/o_mem_wadr[42]}} {{/tb/udt/lsu_inst0/o_mem_wadr[41]}} {{/tb/udt/lsu_inst0/o_mem_wadr[40]}} {{/tb/udt/lsu_inst0/o_mem_wadr[39]}} {{/tb/udt/lsu_inst0/o_mem_wadr[38]}} {{/tb/udt/lsu_inst0/o_mem_wadr[37]}} {{/tb/udt/lsu_inst0/o_mem_wadr[36]}} {{/tb/udt/lsu_inst0/o_mem_wadr[35]}} {{/tb/udt/lsu_inst0/o_mem_wadr[34]}} {{/tb/udt/lsu_inst0/o_mem_wadr[33]}} {{/tb/udt/lsu_inst0/o_mem_wadr[32]}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb/udt/lsu_inst0/o_mem_we[3]}} {{/tb/udt/lsu_inst0/o_mem_we[2]}} {{/tb/udt/lsu_inst0/o_mem_we[1]}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb/udt/lsu_inst0/o_mem_ben[15]}} {{/tb/udt/lsu_inst0/o_mem_ben[14]}} {{/tb/udt/lsu_inst0/o_mem_ben[13]}} {{/tb/udt/lsu_inst0/o_mem_ben[12]}} {{/tb/udt/lsu_inst0/o_mem_ben[11]}} {{/tb/udt/lsu_inst0/o_mem_ben[10]}} {{/tb/udt/lsu_inst0/o_mem_ben[9]}} {{/tb/udt/lsu_inst0/o_mem_ben[8]}} {{/tb/udt/lsu_inst0/o_mem_ben[7]}} {{/tb/udt/lsu_inst0/o_mem_ben[6]}} {{/tb/udt/lsu_inst0/o_mem_ben[5]}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb/udt/lsu_inst0/o_mem_ben[4]}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb/udt/lsu_inst0/o_mem_wdata[127]}} {{/tb/udt/lsu_inst0/o_mem_wdata[126]}} {{/tb/udt/lsu_inst0/o_mem_wdata[125]}} {{/tb/udt/lsu_inst0/o_mem_wdata[124]}} {{/tb/udt/lsu_inst0/o_mem_wdata[123]}} {{/tb/udt/lsu_inst0/o_mem_wdata[122]}} {{/tb/udt/lsu_inst0/o_mem_wdata[121]}} {{/tb/udt/lsu_inst0/o_mem_wdata[120]}} {{/tb/udt/lsu_inst0/o_mem_wdata[119]}} {{/tb/udt/lsu_inst0/o_mem_wdata[118]}} {{/tb/udt/lsu_inst0/o_mem_wdata[117]}} {{/tb/udt/lsu_inst0/o_mem_wdata[116]}} {{/tb/udt/lsu_inst0/o_mem_wdata[115]}} {{/tb/udt/lsu_inst0/o_mem_wdata[114]}} {{/tb/udt/lsu_inst0/o_mem_wdata[113]}} {{/tb/udt/lsu_inst0/o_mem_wdata[112]}} {{/tb/udt/lsu_inst0/o_mem_wdata[111]}} {{/tb/udt/lsu_inst0/o_mem_wdata[110]}} {{/tb/udt/lsu_inst0/o_mem_wdata[109]}} {{/tb/udt/lsu_inst0/o_mem_wdata[108]}} {{/tb/udt/lsu_inst0/o_mem_wdata[107]}} {{/tb/udt/lsu_inst0/o_mem_wdata[106]}} {{/tb/udt/lsu_inst0/o_mem_wdata[105]}} {{/tb/udt/lsu_inst0/o_mem_wdata[104]}} {{/tb/udt/lsu_inst0/o_mem_wdata[103]}} {{/tb/udt/lsu_inst0/o_mem_wdata[102]}} {{/tb/udt/lsu_inst0/o_mem_wdata[101]}} {{/tb/udt/lsu_inst0/o_mem_wdata[100]}} {{/tb/udt/lsu_inst0/o_mem_wdata[99]}} {{/tb/udt/lsu_inst0/o_mem_wdata[98]}} {{/tb/udt/lsu_inst0/o_mem_wdata[97]}} {{/tb/udt/lsu_inst0/o_mem_wdata[96]}} {{/tb/udt/lsu_inst0/o_mem_wdata[95]}} {{/tb/udt/lsu_inst0/o_mem_wdata[94]}} {{/tb/udt/lsu_inst0/o_mem_wdata[93]}} {{/tb/udt/lsu_inst0/o_mem_wdata[92]}} {{/tb/udt/lsu_inst0/o_mem_wdata[91]}} {{/tb/udt/lsu_inst0/o_mem_wdata[90]}} {{/tb/udt/lsu_inst0/o_mem_wdata[89]}} {{/tb/udt/lsu_inst0/o_mem_wdata[88]}} {{/tb/udt/lsu_inst0/o_mem_wdata[87]}} {{/tb/udt/lsu_inst0/o_mem_wdata[86]}} {{/tb/udt/lsu_inst0/o_mem_wdata[85]}} {{/tb/udt/lsu_inst0/o_mem_wdata[84]}} {{/tb/udt/lsu_inst0/o_mem_wdata[83]}} {{/tb/udt/lsu_inst0/o_mem_wdata[82]}} {{/tb/udt/lsu_inst0/o_mem_wdata[81]}} {{/tb/udt/lsu_inst0/o_mem_wdata[80]}} {{/tb/udt/lsu_inst0/o_mem_wdata[79]}} {{/tb/udt/lsu_inst0/o_mem_wdata[78]}} {{/tb/udt/lsu_inst0/o_mem_wdata[77]}} {{/tb/udt/lsu_inst0/o_mem_wdata[76]}} {{/tb/udt/lsu_inst0/o_mem_wdata[75]}} {{/tb/udt/lsu_inst0/o_mem_wdata[74]}} {{/tb/udt/lsu_inst0/o_mem_wdata[73]}} {{/tb/udt/lsu_inst0/o_mem_wdata[72]}} {{/tb/udt/lsu_inst0/o_mem_wdata[71]}} {{/tb/udt/lsu_inst0/o_mem_wdata[70]}} {{/tb/udt/lsu_inst0/o_mem_wdata[69]}} {{/tb/udt/lsu_inst0/o_mem_wdata[68]}} {{/tb/udt/lsu_inst0/o_mem_wdata[67]}} {{/tb/udt/lsu_inst0/o_mem_wdata[66]}} {{/tb/udt/lsu_inst0/o_mem_wdata[65]}} {{/tb/udt/lsu_inst0/o_mem_wdata[64]}} {{/tb/udt/lsu_inst0/o_mem_wdata[63]}} {{/tb/udt/lsu_inst0/o_mem_wdata[62]}} {{/tb/udt/lsu_inst0/o_mem_wdata[61]}} {{/tb/udt/lsu_inst0/o_mem_wdata[60]}} {{/tb/udt/lsu_inst0/o_mem_wdata[59]}} {{/tb/udt/lsu_inst0/o_mem_wdata[58]}} {{/tb/udt/lsu_inst0/o_mem_wdata[57]}} {{/tb/udt/lsu_inst0/o_mem_wdata[56]}} {{/tb/udt/lsu_inst0/o_mem_wdata[55]}} {{/tb/udt/lsu_inst0/o_mem_wdata[54]}} {{/tb/udt/lsu_inst0/o_mem_wdata[53]}} {{/tb/udt/lsu_inst0/o_mem_wdata[52]}} {{/tb/udt/lsu_inst0/o_mem_wdata[51]}} {{/tb/udt/lsu_inst0/o_mem_wdata[50]}} {{/tb/udt/lsu_inst0/o_mem_wdata[49]}} {{/tb/udt/lsu_inst0/o_mem_wdata[48]}} {{/tb/udt/lsu_inst0/o_mem_wdata[47]}} {{/tb/udt/lsu_inst0/o_mem_wdata[46]}} {{/tb/udt/lsu_inst0/o_mem_wdata[45]}} {{/tb/udt/lsu_inst0/o_mem_wdata[44]}} {{/tb/udt/lsu_inst0/o_mem_wdata[43]}} {{/tb/udt/lsu_inst0/o_mem_wdata[42]}} {{/tb/udt/lsu_inst0/o_mem_wdata[41]}} {{/tb/udt/lsu_inst0/o_mem_wdata[40]}} {{/tb/udt/lsu_inst0/o_mem_wdata[39]}} {{/tb/udt/lsu_inst0/o_mem_wdata[38]}} {{/tb/udt/lsu_inst0/o_mem_wdata[37]}} {{/tb/udt/lsu_inst0/o_mem_wdata[36]}} {{/tb/udt/lsu_inst0/o_mem_wdata[35]}} {{/tb/udt/lsu_inst0/o_mem_wdata[34]}} {{/tb/udt/lsu_inst0/o_mem_wdata[33]}} {{/tb/udt/lsu_inst0/o_mem_wdata[32]}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb/udt/lsu_inst0/i_mem_wack[3]}} {{/tb/udt/lsu_inst0/i_mem_wack[2]}} {{/tb/udt/lsu_inst0/i_mem_wack[1]}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb/udt/lsu_inst0/o_mem_radr[127]}} {{/tb/udt/lsu_inst0/o_mem_radr[126]}} {{/tb/udt/lsu_inst0/o_mem_radr[125]}} {{/tb/udt/lsu_inst0/o_mem_radr[124]}} {{/tb/udt/lsu_inst0/o_mem_radr[123]}} {{/tb/udt/lsu_inst0/o_mem_radr[122]}} {{/tb/udt/lsu_inst0/o_mem_radr[121]}} {{/tb/udt/lsu_inst0/o_mem_radr[120]}} {{/tb/udt/lsu_inst0/o_mem_radr[119]}} {{/tb/udt/lsu_inst0/o_mem_radr[118]}} {{/tb/udt/lsu_inst0/o_mem_radr[117]}} {{/tb/udt/lsu_inst0/o_mem_radr[116]}} {{/tb/udt/lsu_inst0/o_mem_radr[115]}} {{/tb/udt/lsu_inst0/o_mem_radr[114]}} {{/tb/udt/lsu_inst0/o_mem_radr[113]}} {{/tb/udt/lsu_inst0/o_mem_radr[112]}} {{/tb/udt/lsu_inst0/o_mem_radr[111]}} {{/tb/udt/lsu_inst0/o_mem_radr[110]}} {{/tb/udt/lsu_inst0/o_mem_radr[109]}} {{/tb/udt/lsu_inst0/o_mem_radr[108]}} {{/tb/udt/lsu_inst0/o_mem_radr[107]}} {{/tb/udt/lsu_inst0/o_mem_radr[106]}} {{/tb/udt/lsu_inst0/o_mem_radr[105]}} {{/tb/udt/lsu_inst0/o_mem_radr[104]}} {{/tb/udt/lsu_inst0/o_mem_radr[103]}} {{/tb/udt/lsu_inst0/o_mem_radr[102]}} {{/tb/udt/lsu_inst0/o_mem_radr[101]}} {{/tb/udt/lsu_inst0/o_mem_radr[100]}} {{/tb/udt/lsu_inst0/o_mem_radr[99]}} {{/tb/udt/lsu_inst0/o_mem_radr[98]}} {{/tb/udt/lsu_inst0/o_mem_radr[97]}} {{/tb/udt/lsu_inst0/o_mem_radr[96]}} {{/tb/udt/lsu_inst0/o_mem_radr[95]}} {{/tb/udt/lsu_inst0/o_mem_radr[94]}} {{/tb/udt/lsu_inst0/o_mem_radr[93]}} {{/tb/udt/lsu_inst0/o_mem_radr[92]}} {{/tb/udt/lsu_inst0/o_mem_radr[91]}} {{/tb/udt/lsu_inst0/o_mem_radr[90]}} {{/tb/udt/lsu_inst0/o_mem_radr[89]}} {{/tb/udt/lsu_inst0/o_mem_radr[88]}} {{/tb/udt/lsu_inst0/o_mem_radr[87]}} {{/tb/udt/lsu_inst0/o_mem_radr[86]}} {{/tb/udt/lsu_inst0/o_mem_radr[85]}} {{/tb/udt/lsu_inst0/o_mem_radr[84]}} {{/tb/udt/lsu_inst0/o_mem_radr[83]}} {{/tb/udt/lsu_inst0/o_mem_radr[82]}} {{/tb/udt/lsu_inst0/o_mem_radr[81]}} {{/tb/udt/lsu_inst0/o_mem_radr[80]}} {{/tb/udt/lsu_inst0/o_mem_radr[79]}} {{/tb/udt/lsu_inst0/o_mem_radr[78]}} {{/tb/udt/lsu_inst0/o_mem_radr[77]}} {{/tb/udt/lsu_inst0/o_mem_radr[76]}} {{/tb/udt/lsu_inst0/o_mem_radr[75]}} {{/tb/udt/lsu_inst0/o_mem_radr[74]}} {{/tb/udt/lsu_inst0/o_mem_radr[73]}} {{/tb/udt/lsu_inst0/o_mem_radr[72]}} {{/tb/udt/lsu_inst0/o_mem_radr[71]}} {{/tb/udt/lsu_inst0/o_mem_radr[70]}} {{/tb/udt/lsu_inst0/o_mem_radr[69]}} {{/tb/udt/lsu_inst0/o_mem_radr[68]}} {{/tb/udt/lsu_inst0/o_mem_radr[67]}} {{/tb/udt/lsu_inst0/o_mem_radr[66]}} {{/tb/udt/lsu_inst0/o_mem_radr[65]}} {{/tb/udt/lsu_inst0/o_mem_radr[64]}} {{/tb/udt/lsu_inst0/o_mem_radr[63]}} {{/tb/udt/lsu_inst0/o_mem_radr[62]}} {{/tb/udt/lsu_inst0/o_mem_radr[61]}} {{/tb/udt/lsu_inst0/o_mem_radr[60]}} {{/tb/udt/lsu_inst0/o_mem_radr[59]}} {{/tb/udt/lsu_inst0/o_mem_radr[58]}} {{/tb/udt/lsu_inst0/o_mem_radr[57]}} {{/tb/udt/lsu_inst0/o_mem_radr[56]}} {{/tb/udt/lsu_inst0/o_mem_radr[55]}} {{/tb/udt/lsu_inst0/o_mem_radr[54]}} {{/tb/udt/lsu_inst0/o_mem_radr[53]}} {{/tb/udt/lsu_inst0/o_mem_radr[52]}} {{/tb/udt/lsu_inst0/o_mem_radr[51]}} {{/tb/udt/lsu_inst0/o_mem_radr[50]}} {{/tb/udt/lsu_inst0/o_mem_radr[49]}} {{/tb/udt/lsu_inst0/o_mem_radr[48]}} {{/tb/udt/lsu_inst0/o_mem_radr[47]}} {{/tb/udt/lsu_inst0/o_mem_radr[46]}} {{/tb/udt/lsu_inst0/o_mem_radr[45]}} {{/tb/udt/lsu_inst0/o_mem_radr[44]}} {{/tb/udt/lsu_inst0/o_mem_radr[43]}} {{/tb/udt/lsu_inst0/o_mem_radr[42]}} {{/tb/udt/lsu_inst0/o_mem_radr[41]}} {{/tb/udt/lsu_inst0/o_mem_radr[40]}} {{/tb/udt/lsu_inst0/o_mem_radr[39]}} {{/tb/udt/lsu_inst0/o_mem_radr[38]}} {{/tb/udt/lsu_inst0/o_mem_radr[37]}} {{/tb/udt/lsu_inst0/o_mem_radr[36]}} {{/tb/udt/lsu_inst0/o_mem_radr[35]}} {{/tb/udt/lsu_inst0/o_mem_radr[34]}} {{/tb/udt/lsu_inst0/o_mem_radr[33]}} {{/tb/udt/lsu_inst0/o_mem_radr[32]}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb/udt/lsu_inst0/o_mem_re[3]}} {{/tb/udt/lsu_inst0/o_mem_re[2]}} {{/tb/udt/lsu_inst0/o_mem_re[1]}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb/udt/lsu_inst0/r_sel_wadr[1]}} {{/tb/udt/lsu_inst0/r_sel_wadr[2]}} {{/tb/udt/lsu_inst0/r_sel_wadr[3]}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb/udt/lsu_inst0/r_we[1]}} {{/tb/udt/lsu_inst0/r_we[2]}} {{/tb/udt/lsu_inst0/r_we[3]}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb/udt/lsu_inst0/r_wdata[1]}} {{/tb/udt/lsu_inst0/r_wdata[2]}} {{/tb/udt/lsu_inst0/r_wdata[3]}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb/udt/lsu_inst0/r_ben[1]}} {{/tb/udt/lsu_inst0/r_ben[2]}} {{/tb/udt/lsu_inst0/r_ben[3]}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb/udt/lsu_inst0/r_sel_radr[1]}} {{/tb/udt/lsu_inst0/r_sel_radr[2]}} {{/tb/udt/lsu_inst0/r_sel_radr[3]}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb/udt/lsu_inst0/r_re[1]}} {{/tb/udt/lsu_inst0/r_re[2]}} {{/tb/udt/lsu_inst0/r_re[3]}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb/udt/lsu_inst0/i_clk}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb/udt/lsu_inst0/i_clk}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb/udt/lsu_inst0/i_clk}} 
save_wave_config {/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/tb_behav.wcfg}
add_files -fileset sim_1 -norecurse /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/tb_behav.wcfg
WARNING: [filemgmt 56-12] File '/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/tb_behav.wcfg' cannot be added to the project because it already exists in the project, skipping this file
set_property xsim.view {/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/tb_behav.wcfg /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/tb_behav.wcfg} [get_filesets sim_1]
current_wave_config {tb_behav.wcfg}
/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/tb_behav.wcfg
add_wave {{/tb/udt/dcache_inst0/o_mem_wack[3]}} {{/tb/udt/dcache_inst0/o_mem_wack[2]}} {{/tb/udt/dcache_inst0/o_mem_wack[1]}} {{/tb/udt/dcache_inst0/o_mem_wack[0]}} 
current_wave_config {tb_behav.wcfg}
/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/tb_behav.wcfg
add_wave {{/tb/udt/dcache_inst0/o_mem_rack[3]}} {{/tb/udt/dcache_inst0/o_mem_rack[2]}} {{/tb/udt/dcache_inst0/o_mem_rack[1]}} {{/tb/udt/dcache_inst0/o_mem_rack[0]}} 
undo
INFO: [Common 17-17] undo 'set_property xsim.view {/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/tb_behav.wcfg /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/tb_behav.wcfg} [get_filesets sim_1]'
save_wave_config {/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/tb_behav.wcfg}
current_wave_config {tb_behav.wcfg}
/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/tb_behav.wcfg
add_wave {{/tb/udt/lsu_inst0/r1_wdata[0]}} 
current_wave_config {tb_behav.wcfg}
/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/tb_behav.wcfg
add_wave {{/tb/udt/lsu_inst0/r1_wdata[0][31]}} {{/tb/udt/lsu_inst0/r1_wdata[0][30]}} {{/tb/udt/lsu_inst0/r1_wdata[0][29]}} {{/tb/udt/lsu_inst0/r1_wdata[0][28]}} {{/tb/udt/lsu_inst0/r1_wdata[0][27]}} {{/tb/udt/lsu_inst0/r1_wdata[0][26]}} {{/tb/udt/lsu_inst0/r1_wdata[0][25]}} {{/tb/udt/lsu_inst0/r1_wdata[0][24]}} {{/tb/udt/lsu_inst0/r1_wdata[0][23]}} {{/tb/udt/lsu_inst0/r1_wdata[0][22]}} {{/tb/udt/lsu_inst0/r1_wdata[0][21]}} {{/tb/udt/lsu_inst0/r1_wdata[0][20]}} {{/tb/udt/lsu_inst0/r1_wdata[0][19]}} {{/tb/udt/lsu_inst0/r1_wdata[0][18]}} {{/tb/udt/lsu_inst0/r1_wdata[0][17]}} {{/tb/udt/lsu_inst0/r1_wdata[0][16]}} {{/tb/udt/lsu_inst0/r1_wdata[0][15]}} {{/tb/udt/lsu_inst0/r1_wdata[0][14]}} {{/tb/udt/lsu_inst0/r1_wdata[0][13]}} {{/tb/udt/lsu_inst0/r1_wdata[0][12]}} {{/tb/udt/lsu_inst0/r1_wdata[0][11]}} {{/tb/udt/lsu_inst0/r1_wdata[0][10]}} {{/tb/udt/lsu_inst0/r1_wdata[0][9]}} {{/tb/udt/lsu_inst0/r1_wdata[0][8]}} {{/tb/udt/lsu_inst0/r1_wdata[0][7]}} {{/tb/udt/lsu_inst0/r1_wdata[0][6]}} {{/tb/udt/lsu_inst0/r1_wdata[0][5]}} {{/tb/udt/lsu_inst0/r1_wdata[0][4]}} {{/tb/udt/lsu_inst0/r1_wdata[0][3]}} {{/tb/udt/lsu_inst0/r1_wdata[0][2]}} {{/tb/udt/lsu_inst0/r1_wdata[0][1]}} {{/tb/udt/lsu_inst0/r1_wdata[0][0]}} 
current_wave_config {tb_behav.wcfg}
/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/tb_behav.wcfg
add_wave {{/tb/udt/lsu_inst0/r1_wdata[0][255]}} {{/tb/udt/lsu_inst0/r1_wdata[0][254]}} {{/tb/udt/lsu_inst0/r1_wdata[0][253]}} {{/tb/udt/lsu_inst0/r1_wdata[0][252]}} {{/tb/udt/lsu_inst0/r1_wdata[0][251]}} {{/tb/udt/lsu_inst0/r1_wdata[0][250]}} {{/tb/udt/lsu_inst0/r1_wdata[0][249]}} {{/tb/udt/lsu_inst0/r1_wdata[0][248]}} {{/tb/udt/lsu_inst0/r1_wdata[0][247]}} {{/tb/udt/lsu_inst0/r1_wdata[0][246]}} {{/tb/udt/lsu_inst0/r1_wdata[0][245]}} {{/tb/udt/lsu_inst0/r1_wdata[0][244]}} {{/tb/udt/lsu_inst0/r1_wdata[0][243]}} {{/tb/udt/lsu_inst0/r1_wdata[0][242]}} {{/tb/udt/lsu_inst0/r1_wdata[0][241]}} {{/tb/udt/lsu_inst0/r1_wdata[0][240]}} {{/tb/udt/lsu_inst0/r1_wdata[0][239]}} {{/tb/udt/lsu_inst0/r1_wdata[0][238]}} {{/tb/udt/lsu_inst0/r1_wdata[0][237]}} {{/tb/udt/lsu_inst0/r1_wdata[0][236]}} {{/tb/udt/lsu_inst0/r1_wdata[0][235]}} {{/tb/udt/lsu_inst0/r1_wdata[0][234]}} {{/tb/udt/lsu_inst0/r1_wdata[0][233]}} {{/tb/udt/lsu_inst0/r1_wdata[0][232]}} {{/tb/udt/lsu_inst0/r1_wdata[0][231]}} {{/tb/udt/lsu_inst0/r1_wdata[0][230]}} {{/tb/udt/lsu_inst0/r1_wdata[0][229]}} {{/tb/udt/lsu_inst0/r1_wdata[0][228]}} {{/tb/udt/lsu_inst0/r1_wdata[0][227]}} {{/tb/udt/lsu_inst0/r1_wdata[0][226]}} {{/tb/udt/lsu_inst0/r1_wdata[0][225]}} {{/tb/udt/lsu_inst0/r1_wdata[0][224]}} {{/tb/udt/lsu_inst0/r1_wdata[0][223]}} {{/tb/udt/lsu_inst0/r1_wdata[0][222]}} {{/tb/udt/lsu_inst0/r1_wdata[0][221]}} {{/tb/udt/lsu_inst0/r1_wdata[0][220]}} {{/tb/udt/lsu_inst0/r1_wdata[0][219]}} {{/tb/udt/lsu_inst0/r1_wdata[0][218]}} {{/tb/udt/lsu_inst0/r1_wdata[0][217]}} {{/tb/udt/lsu_inst0/r1_wdata[0][216]}} {{/tb/udt/lsu_inst0/r1_wdata[0][215]}} {{/tb/udt/lsu_inst0/r1_wdata[0][214]}} {{/tb/udt/lsu_inst0/r1_wdata[0][213]}} {{/tb/udt/lsu_inst0/r1_wdata[0][212]}} {{/tb/udt/lsu_inst0/r1_wdata[0][211]}} {{/tb/udt/lsu_inst0/r1_wdata[0][210]}} {{/tb/udt/lsu_inst0/r1_wdata[0][209]}} {{/tb/udt/lsu_inst0/r1_wdata[0][208]}} {{/tb/udt/lsu_inst0/r1_wdata[0][207]}} {{/tb/udt/lsu_inst0/r1_wdata[0][206]}} {{/tb/udt/lsu_inst0/r1_wdata[0][205]}} {{/tb/udt/lsu_inst0/r1_wdata[0][204]}} {{/tb/udt/lsu_inst0/r1_wdata[0][203]}} {{/tb/udt/lsu_inst0/r1_wdata[0][202]}} {{/tb/udt/lsu_inst0/r1_wdata[0][201]}} {{/tb/udt/lsu_inst0/r1_wdata[0][200]}} {{/tb/udt/lsu_inst0/r1_wdata[0][199]}} {{/tb/udt/lsu_inst0/r1_wdata[0][198]}} {{/tb/udt/lsu_inst0/r1_wdata[0][197]}} {{/tb/udt/lsu_inst0/r1_wdata[0][196]}} {{/tb/udt/lsu_inst0/r1_wdata[0][195]}} {{/tb/udt/lsu_inst0/r1_wdata[0][194]}} {{/tb/udt/lsu_inst0/r1_wdata[0][193]}} {{/tb/udt/lsu_inst0/r1_wdata[0][192]}} {{/tb/udt/lsu_inst0/r1_wdata[0][191]}} {{/tb/udt/lsu_inst0/r1_wdata[0][190]}} {{/tb/udt/lsu_inst0/r1_wdata[0][189]}} {{/tb/udt/lsu_inst0/r1_wdata[0][188]}} {{/tb/udt/lsu_inst0/r1_wdata[0][187]}} {{/tb/udt/lsu_inst0/r1_wdata[0][186]}} {{/tb/udt/lsu_inst0/r1_wdata[0][185]}} {{/tb/udt/lsu_inst0/r1_wdata[0][184]}} {{/tb/udt/lsu_inst0/r1_wdata[0][183]}} {{/tb/udt/lsu_inst0/r1_wdata[0][182]}} {{/tb/udt/lsu_inst0/r1_wdata[0][181]}} {{/tb/udt/lsu_inst0/r1_wdata[0][180]}} {{/tb/udt/lsu_inst0/r1_wdata[0][179]}} {{/tb/udt/lsu_inst0/r1_wdata[0][178]}} {{/tb/udt/lsu_inst0/r1_wdata[0][177]}} {{/tb/udt/lsu_inst0/r1_wdata[0][176]}} {{/tb/udt/lsu_inst0/r1_wdata[0][175]}} {{/tb/udt/lsu_inst0/r1_wdata[0][174]}} {{/tb/udt/lsu_inst0/r1_wdata[0][173]}} {{/tb/udt/lsu_inst0/r1_wdata[0][172]}} {{/tb/udt/lsu_inst0/r1_wdata[0][171]}} {{/tb/udt/lsu_inst0/r1_wdata[0][170]}} {{/tb/udt/lsu_inst0/r1_wdata[0][169]}} {{/tb/udt/lsu_inst0/r1_wdata[0][168]}} {{/tb/udt/lsu_inst0/r1_wdata[0][167]}} {{/tb/udt/lsu_inst0/r1_wdata[0][166]}} {{/tb/udt/lsu_inst0/r1_wdata[0][165]}} {{/tb/udt/lsu_inst0/r1_wdata[0][164]}} {{/tb/udt/lsu_inst0/r1_wdata[0][163]}} {{/tb/udt/lsu_inst0/r1_wdata[0][162]}} {{/tb/udt/lsu_inst0/r1_wdata[0][161]}} {{/tb/udt/lsu_inst0/r1_wdata[0][160]}} {{/tb/udt/lsu_inst0/r1_wdata[0][159]}} {{/tb/udt/lsu_inst0/r1_wdata[0][158]}} {{/tb/udt/lsu_inst0/r1_wdata[0][157]}} {{/tb/udt/lsu_inst0/r1_wdata[0][156]}} {{/tb/udt/lsu_inst0/r1_wdata[0][155]}} {{/tb/udt/lsu_inst0/r1_wdata[0][154]}} {{/tb/udt/lsu_inst0/r1_wdata[0][153]}} {{/tb/udt/lsu_inst0/r1_wdata[0][152]}} {{/tb/udt/lsu_inst0/r1_wdata[0][151]}} {{/tb/udt/lsu_inst0/r1_wdata[0][150]}} {{/tb/udt/lsu_inst0/r1_wdata[0][149]}} {{/tb/udt/lsu_inst0/r1_wdata[0][148]}} {{/tb/udt/lsu_inst0/r1_wdata[0][147]}} {{/tb/udt/lsu_inst0/r1_wdata[0][146]}} {{/tb/udt/lsu_inst0/r1_wdata[0][145]}} {{/tb/udt/lsu_inst0/r1_wdata[0][144]}} {{/tb/udt/lsu_inst0/r1_wdata[0][143]}} {{/tb/udt/lsu_inst0/r1_wdata[0][142]}} {{/tb/udt/lsu_inst0/r1_wdata[0][141]}} {{/tb/udt/lsu_inst0/r1_wdata[0][140]}} {{/tb/udt/lsu_inst0/r1_wdata[0][139]}} {{/tb/udt/lsu_inst0/r1_wdata[0][138]}} {{/tb/udt/lsu_inst0/r1_wdata[0][137]}} {{/tb/udt/lsu_inst0/r1_wdata[0][136]}} {{/tb/udt/lsu_inst0/r1_wdata[0][135]}} {{/tb/udt/lsu_inst0/r1_wdata[0][134]}} {{/tb/udt/lsu_inst0/r1_wdata[0][133]}} {{/tb/udt/lsu_inst0/r1_wdata[0][132]}} {{/tb/udt/lsu_inst0/r1_wdata[0][131]}} {{/tb/udt/lsu_inst0/r1_wdata[0][130]}} {{/tb/udt/lsu_inst0/r1_wdata[0][129]}} {{/tb/udt/lsu_inst0/r1_wdata[0][128]}} {{/tb/udt/lsu_inst0/r1_wdata[0][127]}} {{/tb/udt/lsu_inst0/r1_wdata[0][126]}} {{/tb/udt/lsu_inst0/r1_wdata[0][125]}} {{/tb/udt/lsu_inst0/r1_wdata[0][124]}} {{/tb/udt/lsu_inst0/r1_wdata[0][123]}} {{/tb/udt/lsu_inst0/r1_wdata[0][122]}} {{/tb/udt/lsu_inst0/r1_wdata[0][121]}} {{/tb/udt/lsu_inst0/r1_wdata[0][120]}} {{/tb/udt/lsu_inst0/r1_wdata[0][119]}} {{/tb/udt/lsu_inst0/r1_wdata[0][118]}} {{/tb/udt/lsu_inst0/r1_wdata[0][117]}} {{/tb/udt/lsu_inst0/r1_wdata[0][116]}} {{/tb/udt/lsu_inst0/r1_wdata[0][115]}} {{/tb/udt/lsu_inst0/r1_wdata[0][114]}} {{/tb/udt/lsu_inst0/r1_wdata[0][113]}} {{/tb/udt/lsu_inst0/r1_wdata[0][112]}} {{/tb/udt/lsu_inst0/r1_wdata[0][111]}} {{/tb/udt/lsu_inst0/r1_wdata[0][110]}} {{/tb/udt/lsu_inst0/r1_wdata[0][109]}} {{/tb/udt/lsu_inst0/r1_wdata[0][108]}} {{/tb/udt/lsu_inst0/r1_wdata[0][107]}} {{/tb/udt/lsu_inst0/r1_wdata[0][106]}} {{/tb/udt/lsu_inst0/r1_wdata[0][105]}} {{/tb/udt/lsu_inst0/r1_wdata[0][104]}} {{/tb/udt/lsu_inst0/r1_wdata[0][103]}} {{/tb/udt/lsu_inst0/r1_wdata[0][102]}} {{/tb/udt/lsu_inst0/r1_wdata[0][101]}} {{/tb/udt/lsu_inst0/r1_wdata[0][100]}} {{/tb/udt/lsu_inst0/r1_wdata[0][99]}} {{/tb/udt/lsu_inst0/r1_wdata[0][98]}} {{/tb/udt/lsu_inst0/r1_wdata[0][97]}} {{/tb/udt/lsu_inst0/r1_wdata[0][96]}} {{/tb/udt/lsu_inst0/r1_wdata[0][95]}} {{/tb/udt/lsu_inst0/r1_wdata[0][94]}} {{/tb/udt/lsu_inst0/r1_wdata[0][93]}} {{/tb/udt/lsu_inst0/r1_wdata[0][92]}} {{/tb/udt/lsu_inst0/r1_wdata[0][91]}} {{/tb/udt/lsu_inst0/r1_wdata[0][90]}} {{/tb/udt/lsu_inst0/r1_wdata[0][89]}} {{/tb/udt/lsu_inst0/r1_wdata[0][88]}} {{/tb/udt/lsu_inst0/r1_wdata[0][87]}} {{/tb/udt/lsu_inst0/r1_wdata[0][86]}} {{/tb/udt/lsu_inst0/r1_wdata[0][85]}} {{/tb/udt/lsu_inst0/r1_wdata[0][84]}} {{/tb/udt/lsu_inst0/r1_wdata[0][83]}} {{/tb/udt/lsu_inst0/r1_wdata[0][82]}} {{/tb/udt/lsu_inst0/r1_wdata[0][81]}} {{/tb/udt/lsu_inst0/r1_wdata[0][80]}} {{/tb/udt/lsu_inst0/r1_wdata[0][79]}} {{/tb/udt/lsu_inst0/r1_wdata[0][78]}} {{/tb/udt/lsu_inst0/r1_wdata[0][77]}} {{/tb/udt/lsu_inst0/r1_wdata[0][76]}} {{/tb/udt/lsu_inst0/r1_wdata[0][75]}} {{/tb/udt/lsu_inst0/r1_wdata[0][74]}} {{/tb/udt/lsu_inst0/r1_wdata[0][73]}} {{/tb/udt/lsu_inst0/r1_wdata[0][72]}} {{/tb/udt/lsu_inst0/r1_wdata[0][71]}} {{/tb/udt/lsu_inst0/r1_wdata[0][70]}} {{/tb/udt/lsu_inst0/r1_wdata[0][69]}} {{/tb/udt/lsu_inst0/r1_wdata[0][68]}} {{/tb/udt/lsu_inst0/r1_wdata[0][67]}} {{/tb/udt/lsu_inst0/r1_wdata[0][66]}} {{/tb/udt/lsu_inst0/r1_wdata[0][65]}} {{/tb/udt/lsu_inst0/r1_wdata[0][64]}} {{/tb/udt/lsu_inst0/r1_wdata[0][63]}} {{/tb/udt/lsu_inst0/r1_wdata[0][62]}} {{/tb/udt/lsu_inst0/r1_wdata[0][61]}} {{/tb/udt/lsu_inst0/r1_wdata[0][60]}} {{/tb/udt/lsu_inst0/r1_wdata[0][59]}} {{/tb/udt/lsu_inst0/r1_wdata[0][58]}} {{/tb/udt/lsu_inst0/r1_wdata[0][57]}} {{/tb/udt/lsu_inst0/r1_wdata[0][56]}} {{/tb/udt/lsu_inst0/r1_wdata[0][55]}} {{/tb/udt/lsu_inst0/r1_wdata[0][54]}} {{/tb/udt/lsu_inst0/r1_wdata[0][53]}} {{/tb/udt/lsu_inst0/r1_wdata[0][52]}} {{/tb/udt/lsu_inst0/r1_wdata[0][51]}} {{/tb/udt/lsu_inst0/r1_wdata[0][50]}} {{/tb/udt/lsu_inst0/r1_wdata[0][49]}} {{/tb/udt/lsu_inst0/r1_wdata[0][48]}} {{/tb/udt/lsu_inst0/r1_wdata[0][47]}} {{/tb/udt/lsu_inst0/r1_wdata[0][46]}} {{/tb/udt/lsu_inst0/r1_wdata[0][45]}} {{/tb/udt/lsu_inst0/r1_wdata[0][44]}} {{/tb/udt/lsu_inst0/r1_wdata[0][43]}} {{/tb/udt/lsu_inst0/r1_wdata[0][42]}} {{/tb/udt/lsu_inst0/r1_wdata[0][41]}} {{/tb/udt/lsu_inst0/r1_wdata[0][40]}} {{/tb/udt/lsu_inst0/r1_wdata[0][39]}} {{/tb/udt/lsu_inst0/r1_wdata[0][38]}} {{/tb/udt/lsu_inst0/r1_wdata[0][37]}} {{/tb/udt/lsu_inst0/r1_wdata[0][36]}} {{/tb/udt/lsu_inst0/r1_wdata[0][35]}} {{/tb/udt/lsu_inst0/r1_wdata[0][34]}} {{/tb/udt/lsu_inst0/r1_wdata[0][33]}} {{/tb/udt/lsu_inst0/r1_wdata[0][32]}} 
current_wave_config {tb_behav.wcfg}
/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/tb_behav.wcfg
add_wave {{/tb/udt/lsu_inst0/r1_ben[0][31]}} {{/tb/udt/lsu_inst0/r1_ben[0][30]}} {{/tb/udt/lsu_inst0/r1_ben[0][29]}} {{/tb/udt/lsu_inst0/r1_ben[0][28]}} {{/tb/udt/lsu_inst0/r1_ben[0][27]}} {{/tb/udt/lsu_inst0/r1_ben[0][26]}} {{/tb/udt/lsu_inst0/r1_ben[0][25]}} {{/tb/udt/lsu_inst0/r1_ben[0][24]}} {{/tb/udt/lsu_inst0/r1_ben[0][23]}} {{/tb/udt/lsu_inst0/r1_ben[0][22]}} {{/tb/udt/lsu_inst0/r1_ben[0][21]}} {{/tb/udt/lsu_inst0/r1_ben[0][20]}} {{/tb/udt/lsu_inst0/r1_ben[0][19]}} {{/tb/udt/lsu_inst0/r1_ben[0][18]}} {{/tb/udt/lsu_inst0/r1_ben[0][17]}} {{/tb/udt/lsu_inst0/r1_ben[0][16]}} {{/tb/udt/lsu_inst0/r1_ben[0][15]}} {{/tb/udt/lsu_inst0/r1_ben[0][14]}} {{/tb/udt/lsu_inst0/r1_ben[0][13]}} {{/tb/udt/lsu_inst0/r1_ben[0][12]}} {{/tb/udt/lsu_inst0/r1_ben[0][11]}} {{/tb/udt/lsu_inst0/r1_ben[0][10]}} {{/tb/udt/lsu_inst0/r1_ben[0][9]}} {{/tb/udt/lsu_inst0/r1_ben[0][8]}} {{/tb/udt/lsu_inst0/r1_ben[0][7]}} {{/tb/udt/lsu_inst0/r1_ben[0][6]}} {{/tb/udt/lsu_inst0/r1_ben[0][5]}} {{/tb/udt/lsu_inst0/r1_ben[0][4]}} {{/tb/udt/lsu_inst0/r1_ben[0][3]}} {{/tb/udt/lsu_inst0/r1_ben[0][2]}} {{/tb/udt/lsu_inst0/r1_ben[0][1]}} {{/tb/udt/lsu_inst0/r1_ben[0][0]}} 
save_wave_config {/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/tb_behav.wcfg}
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.srcs/sources_1/new/rv32_dcache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32_dcache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.srcs/sources_1/new/rv32_dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32_dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.srcs/sources_1/new/rv32_lsu2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32_lsu2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rv32_lsu2
Compiling module xil_defaultlib.rv32_dmem(BANK_DEPTH=256,LOG2_DE...
Compiling module xil_defaultlib.rv32_dcache_default
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$stop called at time : 1055 ns : File "/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.srcs/sim_1/new/tb.sv" Line 235
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8582.816 ; gain = 0.000 ; free physical = 97640 ; free virtual = 119247
save_wave_config {/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/tb_behav.wcfg}
save_wave_config {/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/tb_behav.wcfg}
save_wave_config {/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/tb_behav.wcfg}
current_wave_config {tb_behav.wcfg}
/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/tb_behav.wcfg
add_wave {{/tb/udt/lsu_inst0/r2_ben[0]}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.srcs/sources_1/new/rv32_dcache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32_dcache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.srcs/sources_1/new/rv32_dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32_dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.srcs/sources_1/new/rv32_lsu2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32_lsu2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rv32_lsu2
Compiling module xil_defaultlib.rv32_dmem(BANK_DEPTH=256,LOG2_DE...
Compiling module xil_defaultlib.rv32_dcache_default
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$stop called at time : 1055 ns : File "/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.srcs/sim_1/new/tb.sv" Line 235
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 8593.805 ; gain = 0.000 ; free physical = 97651 ; free virtual = 119260
current_wave_config {tb_behav.wcfg}
/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/tb_behav.wcfg
add_wave {{/tb/udt/lsu_inst0/i_funct3[23]}} {{/tb/udt/lsu_inst0/i_funct3[22]}} {{/tb/udt/lsu_inst0/i_funct3[21]}} {{/tb/udt/lsu_inst0/i_funct3[20]}} {{/tb/udt/lsu_inst0/i_funct3[19]}} {{/tb/udt/lsu_inst0/i_funct3[18]}} {{/tb/udt/lsu_inst0/i_funct3[17]}} {{/tb/udt/lsu_inst0/i_funct3[16]}} {{/tb/udt/lsu_inst0/i_funct3[15]}} {{/tb/udt/lsu_inst0/i_funct3[14]}} {{/tb/udt/lsu_inst0/i_funct3[13]}} {{/tb/udt/lsu_inst0/i_funct3[12]}} {{/tb/udt/lsu_inst0/i_funct3[11]}} {{/tb/udt/lsu_inst0/i_funct3[10]}} {{/tb/udt/lsu_inst0/i_funct3[9]}} {{/tb/udt/lsu_inst0/i_funct3[8]}} {{/tb/udt/lsu_inst0/i_funct3[7]}} {{/tb/udt/lsu_inst0/i_funct3[6]}} {{/tb/udt/lsu_inst0/i_funct3[5]}} {{/tb/udt/lsu_inst0/i_funct3[4]}} {{/tb/udt/lsu_inst0/i_funct3[3]}} {{/tb/udt/lsu_inst0/i_funct3[2]}} {{/tb/udt/lsu_inst0/i_funct3[1]}} {{/tb/udt/lsu_inst0/i_funct3[0]}} 
current_wave_config {tb_behav.wcfg}
/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/tb_behav.wcfg
add_wave {{/tb/udt/lsu_inst0/i_wadr[255]}} {{/tb/udt/lsu_inst0/i_wadr[254]}} {{/tb/udt/lsu_inst0/i_wadr[253]}} {{/tb/udt/lsu_inst0/i_wadr[252]}} {{/tb/udt/lsu_inst0/i_wadr[251]}} {{/tb/udt/lsu_inst0/i_wadr[250]}} {{/tb/udt/lsu_inst0/i_wadr[249]}} {{/tb/udt/lsu_inst0/i_wadr[248]}} {{/tb/udt/lsu_inst0/i_wadr[247]}} {{/tb/udt/lsu_inst0/i_wadr[246]}} {{/tb/udt/lsu_inst0/i_wadr[245]}} {{/tb/udt/lsu_inst0/i_wadr[244]}} {{/tb/udt/lsu_inst0/i_wadr[243]}} {{/tb/udt/lsu_inst0/i_wadr[242]}} {{/tb/udt/lsu_inst0/i_wadr[241]}} {{/tb/udt/lsu_inst0/i_wadr[240]}} {{/tb/udt/lsu_inst0/i_wadr[239]}} {{/tb/udt/lsu_inst0/i_wadr[238]}} {{/tb/udt/lsu_inst0/i_wadr[237]}} {{/tb/udt/lsu_inst0/i_wadr[236]}} {{/tb/udt/lsu_inst0/i_wadr[235]}} {{/tb/udt/lsu_inst0/i_wadr[234]}} {{/tb/udt/lsu_inst0/i_wadr[233]}} {{/tb/udt/lsu_inst0/i_wadr[232]}} {{/tb/udt/lsu_inst0/i_wadr[231]}} {{/tb/udt/lsu_inst0/i_wadr[230]}} {{/tb/udt/lsu_inst0/i_wadr[229]}} {{/tb/udt/lsu_inst0/i_wadr[228]}} {{/tb/udt/lsu_inst0/i_wadr[227]}} {{/tb/udt/lsu_inst0/i_wadr[226]}} {{/tb/udt/lsu_inst0/i_wadr[225]}} {{/tb/udt/lsu_inst0/i_wadr[224]}} {{/tb/udt/lsu_inst0/i_wadr[223]}} {{/tb/udt/lsu_inst0/i_wadr[222]}} {{/tb/udt/lsu_inst0/i_wadr[221]}} {{/tb/udt/lsu_inst0/i_wadr[220]}} {{/tb/udt/lsu_inst0/i_wadr[219]}} {{/tb/udt/lsu_inst0/i_wadr[218]}} {{/tb/udt/lsu_inst0/i_wadr[217]}} {{/tb/udt/lsu_inst0/i_wadr[216]}} {{/tb/udt/lsu_inst0/i_wadr[215]}} {{/tb/udt/lsu_inst0/i_wadr[214]}} {{/tb/udt/lsu_inst0/i_wadr[213]}} {{/tb/udt/lsu_inst0/i_wadr[212]}} {{/tb/udt/lsu_inst0/i_wadr[211]}} {{/tb/udt/lsu_inst0/i_wadr[210]}} {{/tb/udt/lsu_inst0/i_wadr[209]}} {{/tb/udt/lsu_inst0/i_wadr[208]}} {{/tb/udt/lsu_inst0/i_wadr[207]}} {{/tb/udt/lsu_inst0/i_wadr[206]}} {{/tb/udt/lsu_inst0/i_wadr[205]}} {{/tb/udt/lsu_inst0/i_wadr[204]}} {{/tb/udt/lsu_inst0/i_wadr[203]}} {{/tb/udt/lsu_inst0/i_wadr[202]}} {{/tb/udt/lsu_inst0/i_wadr[201]}} {{/tb/udt/lsu_inst0/i_wadr[200]}} {{/tb/udt/lsu_inst0/i_wadr[199]}} {{/tb/udt/lsu_inst0/i_wadr[198]}} {{/tb/udt/lsu_inst0/i_wadr[197]}} {{/tb/udt/lsu_inst0/i_wadr[196]}} {{/tb/udt/lsu_inst0/i_wadr[195]}} {{/tb/udt/lsu_inst0/i_wadr[194]}} {{/tb/udt/lsu_inst0/i_wadr[193]}} {{/tb/udt/lsu_inst0/i_wadr[192]}} {{/tb/udt/lsu_inst0/i_wadr[191]}} {{/tb/udt/lsu_inst0/i_wadr[190]}} {{/tb/udt/lsu_inst0/i_wadr[189]}} {{/tb/udt/lsu_inst0/i_wadr[188]}} {{/tb/udt/lsu_inst0/i_wadr[187]}} {{/tb/udt/lsu_inst0/i_wadr[186]}} {{/tb/udt/lsu_inst0/i_wadr[185]}} {{/tb/udt/lsu_inst0/i_wadr[184]}} {{/tb/udt/lsu_inst0/i_wadr[183]}} {{/tb/udt/lsu_inst0/i_wadr[182]}} {{/tb/udt/lsu_inst0/i_wadr[181]}} {{/tb/udt/lsu_inst0/i_wadr[180]}} {{/tb/udt/lsu_inst0/i_wadr[179]}} {{/tb/udt/lsu_inst0/i_wadr[178]}} {{/tb/udt/lsu_inst0/i_wadr[177]}} {{/tb/udt/lsu_inst0/i_wadr[176]}} {{/tb/udt/lsu_inst0/i_wadr[175]}} {{/tb/udt/lsu_inst0/i_wadr[174]}} {{/tb/udt/lsu_inst0/i_wadr[173]}} {{/tb/udt/lsu_inst0/i_wadr[172]}} {{/tb/udt/lsu_inst0/i_wadr[171]}} {{/tb/udt/lsu_inst0/i_wadr[170]}} {{/tb/udt/lsu_inst0/i_wadr[169]}} {{/tb/udt/lsu_inst0/i_wadr[168]}} {{/tb/udt/lsu_inst0/i_wadr[167]}} {{/tb/udt/lsu_inst0/i_wadr[166]}} {{/tb/udt/lsu_inst0/i_wadr[165]}} {{/tb/udt/lsu_inst0/i_wadr[164]}} {{/tb/udt/lsu_inst0/i_wadr[163]}} {{/tb/udt/lsu_inst0/i_wadr[162]}} {{/tb/udt/lsu_inst0/i_wadr[161]}} {{/tb/udt/lsu_inst0/i_wadr[160]}} {{/tb/udt/lsu_inst0/i_wadr[159]}} {{/tb/udt/lsu_inst0/i_wadr[158]}} {{/tb/udt/lsu_inst0/i_wadr[157]}} {{/tb/udt/lsu_inst0/i_wadr[156]}} {{/tb/udt/lsu_inst0/i_wadr[155]}} {{/tb/udt/lsu_inst0/i_wadr[154]}} {{/tb/udt/lsu_inst0/i_wadr[153]}} {{/tb/udt/lsu_inst0/i_wadr[152]}} {{/tb/udt/lsu_inst0/i_wadr[151]}} {{/tb/udt/lsu_inst0/i_wadr[150]}} {{/tb/udt/lsu_inst0/i_wadr[149]}} {{/tb/udt/lsu_inst0/i_wadr[148]}} {{/tb/udt/lsu_inst0/i_wadr[147]}} {{/tb/udt/lsu_inst0/i_wadr[146]}} {{/tb/udt/lsu_inst0/i_wadr[145]}} {{/tb/udt/lsu_inst0/i_wadr[144]}} {{/tb/udt/lsu_inst0/i_wadr[143]}} {{/tb/udt/lsu_inst0/i_wadr[142]}} {{/tb/udt/lsu_inst0/i_wadr[141]}} {{/tb/udt/lsu_inst0/i_wadr[140]}} {{/tb/udt/lsu_inst0/i_wadr[139]}} {{/tb/udt/lsu_inst0/i_wadr[138]}} {{/tb/udt/lsu_inst0/i_wadr[137]}} {{/tb/udt/lsu_inst0/i_wadr[136]}} {{/tb/udt/lsu_inst0/i_wadr[135]}} {{/tb/udt/lsu_inst0/i_wadr[134]}} {{/tb/udt/lsu_inst0/i_wadr[133]}} {{/tb/udt/lsu_inst0/i_wadr[132]}} {{/tb/udt/lsu_inst0/i_wadr[131]}} {{/tb/udt/lsu_inst0/i_wadr[130]}} {{/tb/udt/lsu_inst0/i_wadr[129]}} {{/tb/udt/lsu_inst0/i_wadr[128]}} {{/tb/udt/lsu_inst0/i_wadr[127]}} {{/tb/udt/lsu_inst0/i_wadr[126]}} {{/tb/udt/lsu_inst0/i_wadr[125]}} {{/tb/udt/lsu_inst0/i_wadr[124]}} {{/tb/udt/lsu_inst0/i_wadr[123]}} {{/tb/udt/lsu_inst0/i_wadr[122]}} {{/tb/udt/lsu_inst0/i_wadr[121]}} {{/tb/udt/lsu_inst0/i_wadr[120]}} {{/tb/udt/lsu_inst0/i_wadr[119]}} {{/tb/udt/lsu_inst0/i_wadr[118]}} {{/tb/udt/lsu_inst0/i_wadr[117]}} {{/tb/udt/lsu_inst0/i_wadr[116]}} {{/tb/udt/lsu_inst0/i_wadr[115]}} {{/tb/udt/lsu_inst0/i_wadr[114]}} {{/tb/udt/lsu_inst0/i_wadr[113]}} {{/tb/udt/lsu_inst0/i_wadr[112]}} {{/tb/udt/lsu_inst0/i_wadr[111]}} {{/tb/udt/lsu_inst0/i_wadr[110]}} {{/tb/udt/lsu_inst0/i_wadr[109]}} {{/tb/udt/lsu_inst0/i_wadr[108]}} {{/tb/udt/lsu_inst0/i_wadr[107]}} {{/tb/udt/lsu_inst0/i_wadr[106]}} {{/tb/udt/lsu_inst0/i_wadr[105]}} {{/tb/udt/lsu_inst0/i_wadr[104]}} {{/tb/udt/lsu_inst0/i_wadr[103]}} {{/tb/udt/lsu_inst0/i_wadr[102]}} {{/tb/udt/lsu_inst0/i_wadr[101]}} {{/tb/udt/lsu_inst0/i_wadr[100]}} {{/tb/udt/lsu_inst0/i_wadr[99]}} {{/tb/udt/lsu_inst0/i_wadr[98]}} {{/tb/udt/lsu_inst0/i_wadr[97]}} {{/tb/udt/lsu_inst0/i_wadr[96]}} {{/tb/udt/lsu_inst0/i_wadr[95]}} {{/tb/udt/lsu_inst0/i_wadr[94]}} {{/tb/udt/lsu_inst0/i_wadr[93]}} {{/tb/udt/lsu_inst0/i_wadr[92]}} {{/tb/udt/lsu_inst0/i_wadr[91]}} {{/tb/udt/lsu_inst0/i_wadr[90]}} {{/tb/udt/lsu_inst0/i_wadr[89]}} {{/tb/udt/lsu_inst0/i_wadr[88]}} {{/tb/udt/lsu_inst0/i_wadr[87]}} {{/tb/udt/lsu_inst0/i_wadr[86]}} {{/tb/udt/lsu_inst0/i_wadr[85]}} {{/tb/udt/lsu_inst0/i_wadr[84]}} {{/tb/udt/lsu_inst0/i_wadr[83]}} {{/tb/udt/lsu_inst0/i_wadr[82]}} {{/tb/udt/lsu_inst0/i_wadr[81]}} {{/tb/udt/lsu_inst0/i_wadr[80]}} {{/tb/udt/lsu_inst0/i_wadr[79]}} {{/tb/udt/lsu_inst0/i_wadr[78]}} {{/tb/udt/lsu_inst0/i_wadr[77]}} {{/tb/udt/lsu_inst0/i_wadr[76]}} {{/tb/udt/lsu_inst0/i_wadr[75]}} {{/tb/udt/lsu_inst0/i_wadr[74]}} {{/tb/udt/lsu_inst0/i_wadr[73]}} {{/tb/udt/lsu_inst0/i_wadr[72]}} {{/tb/udt/lsu_inst0/i_wadr[71]}} {{/tb/udt/lsu_inst0/i_wadr[70]}} {{/tb/udt/lsu_inst0/i_wadr[69]}} {{/tb/udt/lsu_inst0/i_wadr[68]}} {{/tb/udt/lsu_inst0/i_wadr[67]}} {{/tb/udt/lsu_inst0/i_wadr[66]}} {{/tb/udt/lsu_inst0/i_wadr[65]}} {{/tb/udt/lsu_inst0/i_wadr[64]}} {{/tb/udt/lsu_inst0/i_wadr[63]}} {{/tb/udt/lsu_inst0/i_wadr[62]}} {{/tb/udt/lsu_inst0/i_wadr[61]}} {{/tb/udt/lsu_inst0/i_wadr[60]}} {{/tb/udt/lsu_inst0/i_wadr[59]}} {{/tb/udt/lsu_inst0/i_wadr[58]}} {{/tb/udt/lsu_inst0/i_wadr[57]}} {{/tb/udt/lsu_inst0/i_wadr[56]}} {{/tb/udt/lsu_inst0/i_wadr[55]}} {{/tb/udt/lsu_inst0/i_wadr[54]}} {{/tb/udt/lsu_inst0/i_wadr[53]}} {{/tb/udt/lsu_inst0/i_wadr[52]}} {{/tb/udt/lsu_inst0/i_wadr[51]}} {{/tb/udt/lsu_inst0/i_wadr[50]}} {{/tb/udt/lsu_inst0/i_wadr[49]}} {{/tb/udt/lsu_inst0/i_wadr[48]}} {{/tb/udt/lsu_inst0/i_wadr[47]}} {{/tb/udt/lsu_inst0/i_wadr[46]}} {{/tb/udt/lsu_inst0/i_wadr[45]}} {{/tb/udt/lsu_inst0/i_wadr[44]}} {{/tb/udt/lsu_inst0/i_wadr[43]}} {{/tb/udt/lsu_inst0/i_wadr[42]}} {{/tb/udt/lsu_inst0/i_wadr[41]}} {{/tb/udt/lsu_inst0/i_wadr[40]}} {{/tb/udt/lsu_inst0/i_wadr[39]}} {{/tb/udt/lsu_inst0/i_wadr[38]}} {{/tb/udt/lsu_inst0/i_wadr[37]}} {{/tb/udt/lsu_inst0/i_wadr[36]}} {{/tb/udt/lsu_inst0/i_wadr[35]}} {{/tb/udt/lsu_inst0/i_wadr[34]}} {{/tb/udt/lsu_inst0/i_wadr[33]}} {{/tb/udt/lsu_inst0/i_wadr[32]}} {{/tb/udt/lsu_inst0/i_wadr[31]}} {{/tb/udt/lsu_inst0/i_wadr[30]}} {{/tb/udt/lsu_inst0/i_wadr[29]}} {{/tb/udt/lsu_inst0/i_wadr[28]}} {{/tb/udt/lsu_inst0/i_wadr[27]}} {{/tb/udt/lsu_inst0/i_wadr[26]}} {{/tb/udt/lsu_inst0/i_wadr[25]}} {{/tb/udt/lsu_inst0/i_wadr[24]}} {{/tb/udt/lsu_inst0/i_wadr[23]}} {{/tb/udt/lsu_inst0/i_wadr[22]}} {{/tb/udt/lsu_inst0/i_wadr[21]}} {{/tb/udt/lsu_inst0/i_wadr[20]}} {{/tb/udt/lsu_inst0/i_wadr[19]}} {{/tb/udt/lsu_inst0/i_wadr[18]}} {{/tb/udt/lsu_inst0/i_wadr[17]}} {{/tb/udt/lsu_inst0/i_wadr[16]}} {{/tb/udt/lsu_inst0/i_wadr[15]}} {{/tb/udt/lsu_inst0/i_wadr[14]}} {{/tb/udt/lsu_inst0/i_wadr[13]}} {{/tb/udt/lsu_inst0/i_wadr[12]}} {{/tb/udt/lsu_inst0/i_wadr[11]}} {{/tb/udt/lsu_inst0/i_wadr[10]}} {{/tb/udt/lsu_inst0/i_wadr[9]}} {{/tb/udt/lsu_inst0/i_wadr[8]}} {{/tb/udt/lsu_inst0/i_wadr[7]}} {{/tb/udt/lsu_inst0/i_wadr[6]}} {{/tb/udt/lsu_inst0/i_wadr[5]}} {{/tb/udt/lsu_inst0/i_wadr[4]}} {{/tb/udt/lsu_inst0/i_wadr[3]}} {{/tb/udt/lsu_inst0/i_wadr[2]}} {{/tb/udt/lsu_inst0/i_wadr[1]}} {{/tb/udt/lsu_inst0/i_wadr[0]}} 
current_wave_config {tb_behav.wcfg}
/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/tb_behav.wcfg
add_wave {{/tb/udt/lsu_inst0/i_we[7]}} {{/tb/udt/lsu_inst0/i_we[6]}} {{/tb/udt/lsu_inst0/i_we[5]}} {{/tb/udt/lsu_inst0/i_we[4]}} {{/tb/udt/lsu_inst0/i_we[3]}} {{/tb/udt/lsu_inst0/i_we[2]}} {{/tb/udt/lsu_inst0/i_we[1]}} {{/tb/udt/lsu_inst0/i_we[0]}} 
current_wave_config {tb_behav.wcfg}
/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/tb_behav.wcfg
add_wave {{/tb/udt/lsu_inst0/i_wdata[255]}} {{/tb/udt/lsu_inst0/i_wdata[254]}} {{/tb/udt/lsu_inst0/i_wdata[253]}} {{/tb/udt/lsu_inst0/i_wdata[252]}} {{/tb/udt/lsu_inst0/i_wdata[251]}} {{/tb/udt/lsu_inst0/i_wdata[250]}} {{/tb/udt/lsu_inst0/i_wdata[249]}} {{/tb/udt/lsu_inst0/i_wdata[248]}} {{/tb/udt/lsu_inst0/i_wdata[247]}} {{/tb/udt/lsu_inst0/i_wdata[246]}} {{/tb/udt/lsu_inst0/i_wdata[245]}} {{/tb/udt/lsu_inst0/i_wdata[244]}} {{/tb/udt/lsu_inst0/i_wdata[243]}} {{/tb/udt/lsu_inst0/i_wdata[242]}} {{/tb/udt/lsu_inst0/i_wdata[241]}} {{/tb/udt/lsu_inst0/i_wdata[240]}} {{/tb/udt/lsu_inst0/i_wdata[239]}} {{/tb/udt/lsu_inst0/i_wdata[238]}} {{/tb/udt/lsu_inst0/i_wdata[237]}} {{/tb/udt/lsu_inst0/i_wdata[236]}} {{/tb/udt/lsu_inst0/i_wdata[235]}} {{/tb/udt/lsu_inst0/i_wdata[234]}} {{/tb/udt/lsu_inst0/i_wdata[233]}} {{/tb/udt/lsu_inst0/i_wdata[232]}} {{/tb/udt/lsu_inst0/i_wdata[231]}} {{/tb/udt/lsu_inst0/i_wdata[230]}} {{/tb/udt/lsu_inst0/i_wdata[229]}} {{/tb/udt/lsu_inst0/i_wdata[228]}} {{/tb/udt/lsu_inst0/i_wdata[227]}} {{/tb/udt/lsu_inst0/i_wdata[226]}} {{/tb/udt/lsu_inst0/i_wdata[225]}} {{/tb/udt/lsu_inst0/i_wdata[224]}} {{/tb/udt/lsu_inst0/i_wdata[223]}} {{/tb/udt/lsu_inst0/i_wdata[222]}} {{/tb/udt/lsu_inst0/i_wdata[221]}} {{/tb/udt/lsu_inst0/i_wdata[220]}} {{/tb/udt/lsu_inst0/i_wdata[219]}} {{/tb/udt/lsu_inst0/i_wdata[218]}} {{/tb/udt/lsu_inst0/i_wdata[217]}} {{/tb/udt/lsu_inst0/i_wdata[216]}} {{/tb/udt/lsu_inst0/i_wdata[215]}} {{/tb/udt/lsu_inst0/i_wdata[214]}} {{/tb/udt/lsu_inst0/i_wdata[213]}} {{/tb/udt/lsu_inst0/i_wdata[212]}} {{/tb/udt/lsu_inst0/i_wdata[211]}} {{/tb/udt/lsu_inst0/i_wdata[210]}} {{/tb/udt/lsu_inst0/i_wdata[209]}} {{/tb/udt/lsu_inst0/i_wdata[208]}} {{/tb/udt/lsu_inst0/i_wdata[207]}} {{/tb/udt/lsu_inst0/i_wdata[206]}} {{/tb/udt/lsu_inst0/i_wdata[205]}} {{/tb/udt/lsu_inst0/i_wdata[204]}} {{/tb/udt/lsu_inst0/i_wdata[203]}} {{/tb/udt/lsu_inst0/i_wdata[202]}} {{/tb/udt/lsu_inst0/i_wdata[201]}} {{/tb/udt/lsu_inst0/i_wdata[200]}} {{/tb/udt/lsu_inst0/i_wdata[199]}} {{/tb/udt/lsu_inst0/i_wdata[198]}} {{/tb/udt/lsu_inst0/i_wdata[197]}} {{/tb/udt/lsu_inst0/i_wdata[196]}} {{/tb/udt/lsu_inst0/i_wdata[195]}} {{/tb/udt/lsu_inst0/i_wdata[194]}} {{/tb/udt/lsu_inst0/i_wdata[193]}} {{/tb/udt/lsu_inst0/i_wdata[192]}} {{/tb/udt/lsu_inst0/i_wdata[191]}} {{/tb/udt/lsu_inst0/i_wdata[190]}} {{/tb/udt/lsu_inst0/i_wdata[189]}} {{/tb/udt/lsu_inst0/i_wdata[188]}} {{/tb/udt/lsu_inst0/i_wdata[187]}} {{/tb/udt/lsu_inst0/i_wdata[186]}} {{/tb/udt/lsu_inst0/i_wdata[185]}} {{/tb/udt/lsu_inst0/i_wdata[184]}} {{/tb/udt/lsu_inst0/i_wdata[183]}} {{/tb/udt/lsu_inst0/i_wdata[182]}} {{/tb/udt/lsu_inst0/i_wdata[181]}} {{/tb/udt/lsu_inst0/i_wdata[180]}} {{/tb/udt/lsu_inst0/i_wdata[179]}} {{/tb/udt/lsu_inst0/i_wdata[178]}} {{/tb/udt/lsu_inst0/i_wdata[177]}} {{/tb/udt/lsu_inst0/i_wdata[176]}} {{/tb/udt/lsu_inst0/i_wdata[175]}} {{/tb/udt/lsu_inst0/i_wdata[174]}} {{/tb/udt/lsu_inst0/i_wdata[173]}} {{/tb/udt/lsu_inst0/i_wdata[172]}} {{/tb/udt/lsu_inst0/i_wdata[171]}} {{/tb/udt/lsu_inst0/i_wdata[170]}} {{/tb/udt/lsu_inst0/i_wdata[169]}} {{/tb/udt/lsu_inst0/i_wdata[168]}} {{/tb/udt/lsu_inst0/i_wdata[167]}} {{/tb/udt/lsu_inst0/i_wdata[166]}} {{/tb/udt/lsu_inst0/i_wdata[165]}} {{/tb/udt/lsu_inst0/i_wdata[164]}} {{/tb/udt/lsu_inst0/i_wdata[163]}} {{/tb/udt/lsu_inst0/i_wdata[162]}} {{/tb/udt/lsu_inst0/i_wdata[161]}} {{/tb/udt/lsu_inst0/i_wdata[160]}} {{/tb/udt/lsu_inst0/i_wdata[159]}} {{/tb/udt/lsu_inst0/i_wdata[158]}} {{/tb/udt/lsu_inst0/i_wdata[157]}} {{/tb/udt/lsu_inst0/i_wdata[156]}} {{/tb/udt/lsu_inst0/i_wdata[155]}} {{/tb/udt/lsu_inst0/i_wdata[154]}} {{/tb/udt/lsu_inst0/i_wdata[153]}} {{/tb/udt/lsu_inst0/i_wdata[152]}} {{/tb/udt/lsu_inst0/i_wdata[151]}} {{/tb/udt/lsu_inst0/i_wdata[150]}} {{/tb/udt/lsu_inst0/i_wdata[149]}} {{/tb/udt/lsu_inst0/i_wdata[148]}} {{/tb/udt/lsu_inst0/i_wdata[147]}} {{/tb/udt/lsu_inst0/i_wdata[146]}} {{/tb/udt/lsu_inst0/i_wdata[145]}} {{/tb/udt/lsu_inst0/i_wdata[144]}} {{/tb/udt/lsu_inst0/i_wdata[143]}} {{/tb/udt/lsu_inst0/i_wdata[142]}} {{/tb/udt/lsu_inst0/i_wdata[141]}} {{/tb/udt/lsu_inst0/i_wdata[140]}} {{/tb/udt/lsu_inst0/i_wdata[139]}} {{/tb/udt/lsu_inst0/i_wdata[138]}} {{/tb/udt/lsu_inst0/i_wdata[137]}} {{/tb/udt/lsu_inst0/i_wdata[136]}} {{/tb/udt/lsu_inst0/i_wdata[135]}} {{/tb/udt/lsu_inst0/i_wdata[134]}} {{/tb/udt/lsu_inst0/i_wdata[133]}} {{/tb/udt/lsu_inst0/i_wdata[132]}} {{/tb/udt/lsu_inst0/i_wdata[131]}} {{/tb/udt/lsu_inst0/i_wdata[130]}} {{/tb/udt/lsu_inst0/i_wdata[129]}} {{/tb/udt/lsu_inst0/i_wdata[128]}} {{/tb/udt/lsu_inst0/i_wdata[127]}} {{/tb/udt/lsu_inst0/i_wdata[126]}} {{/tb/udt/lsu_inst0/i_wdata[125]}} {{/tb/udt/lsu_inst0/i_wdata[124]}} {{/tb/udt/lsu_inst0/i_wdata[123]}} {{/tb/udt/lsu_inst0/i_wdata[122]}} {{/tb/udt/lsu_inst0/i_wdata[121]}} {{/tb/udt/lsu_inst0/i_wdata[120]}} {{/tb/udt/lsu_inst0/i_wdata[119]}} {{/tb/udt/lsu_inst0/i_wdata[118]}} {{/tb/udt/lsu_inst0/i_wdata[117]}} {{/tb/udt/lsu_inst0/i_wdata[116]}} {{/tb/udt/lsu_inst0/i_wdata[115]}} {{/tb/udt/lsu_inst0/i_wdata[114]}} {{/tb/udt/lsu_inst0/i_wdata[113]}} {{/tb/udt/lsu_inst0/i_wdata[112]}} {{/tb/udt/lsu_inst0/i_wdata[111]}} {{/tb/udt/lsu_inst0/i_wdata[110]}} {{/tb/udt/lsu_inst0/i_wdata[109]}} {{/tb/udt/lsu_inst0/i_wdata[108]}} {{/tb/udt/lsu_inst0/i_wdata[107]}} {{/tb/udt/lsu_inst0/i_wdata[106]}} {{/tb/udt/lsu_inst0/i_wdata[105]}} {{/tb/udt/lsu_inst0/i_wdata[104]}} {{/tb/udt/lsu_inst0/i_wdata[103]}} {{/tb/udt/lsu_inst0/i_wdata[102]}} {{/tb/udt/lsu_inst0/i_wdata[101]}} {{/tb/udt/lsu_inst0/i_wdata[100]}} {{/tb/udt/lsu_inst0/i_wdata[99]}} {{/tb/udt/lsu_inst0/i_wdata[98]}} {{/tb/udt/lsu_inst0/i_wdata[97]}} {{/tb/udt/lsu_inst0/i_wdata[96]}} {{/tb/udt/lsu_inst0/i_wdata[95]}} {{/tb/udt/lsu_inst0/i_wdata[94]}} {{/tb/udt/lsu_inst0/i_wdata[93]}} {{/tb/udt/lsu_inst0/i_wdata[92]}} {{/tb/udt/lsu_inst0/i_wdata[91]}} {{/tb/udt/lsu_inst0/i_wdata[90]}} {{/tb/udt/lsu_inst0/i_wdata[89]}} {{/tb/udt/lsu_inst0/i_wdata[88]}} {{/tb/udt/lsu_inst0/i_wdata[87]}} {{/tb/udt/lsu_inst0/i_wdata[86]}} {{/tb/udt/lsu_inst0/i_wdata[85]}} {{/tb/udt/lsu_inst0/i_wdata[84]}} {{/tb/udt/lsu_inst0/i_wdata[83]}} {{/tb/udt/lsu_inst0/i_wdata[82]}} {{/tb/udt/lsu_inst0/i_wdata[81]}} {{/tb/udt/lsu_inst0/i_wdata[80]}} {{/tb/udt/lsu_inst0/i_wdata[79]}} {{/tb/udt/lsu_inst0/i_wdata[78]}} {{/tb/udt/lsu_inst0/i_wdata[77]}} {{/tb/udt/lsu_inst0/i_wdata[76]}} {{/tb/udt/lsu_inst0/i_wdata[75]}} {{/tb/udt/lsu_inst0/i_wdata[74]}} {{/tb/udt/lsu_inst0/i_wdata[73]}} {{/tb/udt/lsu_inst0/i_wdata[72]}} {{/tb/udt/lsu_inst0/i_wdata[71]}} {{/tb/udt/lsu_inst0/i_wdata[70]}} {{/tb/udt/lsu_inst0/i_wdata[69]}} {{/tb/udt/lsu_inst0/i_wdata[68]}} {{/tb/udt/lsu_inst0/i_wdata[67]}} {{/tb/udt/lsu_inst0/i_wdata[66]}} {{/tb/udt/lsu_inst0/i_wdata[65]}} {{/tb/udt/lsu_inst0/i_wdata[64]}} {{/tb/udt/lsu_inst0/i_wdata[63]}} {{/tb/udt/lsu_inst0/i_wdata[62]}} {{/tb/udt/lsu_inst0/i_wdata[61]}} {{/tb/udt/lsu_inst0/i_wdata[60]}} {{/tb/udt/lsu_inst0/i_wdata[59]}} {{/tb/udt/lsu_inst0/i_wdata[58]}} {{/tb/udt/lsu_inst0/i_wdata[57]}} {{/tb/udt/lsu_inst0/i_wdata[56]}} {{/tb/udt/lsu_inst0/i_wdata[55]}} {{/tb/udt/lsu_inst0/i_wdata[54]}} {{/tb/udt/lsu_inst0/i_wdata[53]}} {{/tb/udt/lsu_inst0/i_wdata[52]}} {{/tb/udt/lsu_inst0/i_wdata[51]}} {{/tb/udt/lsu_inst0/i_wdata[50]}} {{/tb/udt/lsu_inst0/i_wdata[49]}} {{/tb/udt/lsu_inst0/i_wdata[48]}} {{/tb/udt/lsu_inst0/i_wdata[47]}} {{/tb/udt/lsu_inst0/i_wdata[46]}} {{/tb/udt/lsu_inst0/i_wdata[45]}} {{/tb/udt/lsu_inst0/i_wdata[44]}} {{/tb/udt/lsu_inst0/i_wdata[43]}} {{/tb/udt/lsu_inst0/i_wdata[42]}} {{/tb/udt/lsu_inst0/i_wdata[41]}} {{/tb/udt/lsu_inst0/i_wdata[40]}} {{/tb/udt/lsu_inst0/i_wdata[39]}} {{/tb/udt/lsu_inst0/i_wdata[38]}} {{/tb/udt/lsu_inst0/i_wdata[37]}} {{/tb/udt/lsu_inst0/i_wdata[36]}} {{/tb/udt/lsu_inst0/i_wdata[35]}} {{/tb/udt/lsu_inst0/i_wdata[34]}} {{/tb/udt/lsu_inst0/i_wdata[33]}} {{/tb/udt/lsu_inst0/i_wdata[32]}} {{/tb/udt/lsu_inst0/i_wdata[31]}} {{/tb/udt/lsu_inst0/i_wdata[30]}} {{/tb/udt/lsu_inst0/i_wdata[29]}} {{/tb/udt/lsu_inst0/i_wdata[28]}} {{/tb/udt/lsu_inst0/i_wdata[27]}} {{/tb/udt/lsu_inst0/i_wdata[26]}} {{/tb/udt/lsu_inst0/i_wdata[25]}} {{/tb/udt/lsu_inst0/i_wdata[24]}} {{/tb/udt/lsu_inst0/i_wdata[23]}} {{/tb/udt/lsu_inst0/i_wdata[22]}} {{/tb/udt/lsu_inst0/i_wdata[21]}} {{/tb/udt/lsu_inst0/i_wdata[20]}} {{/tb/udt/lsu_inst0/i_wdata[19]}} {{/tb/udt/lsu_inst0/i_wdata[18]}} {{/tb/udt/lsu_inst0/i_wdata[17]}} {{/tb/udt/lsu_inst0/i_wdata[16]}} {{/tb/udt/lsu_inst0/i_wdata[15]}} {{/tb/udt/lsu_inst0/i_wdata[14]}} {{/tb/udt/lsu_inst0/i_wdata[13]}} {{/tb/udt/lsu_inst0/i_wdata[12]}} {{/tb/udt/lsu_inst0/i_wdata[11]}} {{/tb/udt/lsu_inst0/i_wdata[10]}} {{/tb/udt/lsu_inst0/i_wdata[9]}} {{/tb/udt/lsu_inst0/i_wdata[8]}} {{/tb/udt/lsu_inst0/i_wdata[7]}} {{/tb/udt/lsu_inst0/i_wdata[6]}} {{/tb/udt/lsu_inst0/i_wdata[5]}} {{/tb/udt/lsu_inst0/i_wdata[4]}} {{/tb/udt/lsu_inst0/i_wdata[3]}} {{/tb/udt/lsu_inst0/i_wdata[2]}} {{/tb/udt/lsu_inst0/i_wdata[1]}} {{/tb/udt/lsu_inst0/i_wdata[0]}} 
current_wave_config {tb_behav.wcfg}
/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/tb_behav.wcfg
add_wave {{/tb/udt/lsu_inst0/o_wack[7]}} {{/tb/udt/lsu_inst0/o_wack[6]}} {{/tb/udt/lsu_inst0/o_wack[5]}} {{/tb/udt/lsu_inst0/o_wack[4]}} {{/tb/udt/lsu_inst0/o_wack[3]}} {{/tb/udt/lsu_inst0/o_wack[2]}} {{/tb/udt/lsu_inst0/o_wack[1]}} {{/tb/udt/lsu_inst0/o_wack[0]}} 
current_wave_config {tb_behav.wcfg}
/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/tb_behav.wcfg
add_wave {{/tb/udt/lsu_inst0/i_radr[255]}} {{/tb/udt/lsu_inst0/i_radr[254]}} {{/tb/udt/lsu_inst0/i_radr[253]}} {{/tb/udt/lsu_inst0/i_radr[252]}} {{/tb/udt/lsu_inst0/i_radr[251]}} {{/tb/udt/lsu_inst0/i_radr[250]}} {{/tb/udt/lsu_inst0/i_radr[249]}} {{/tb/udt/lsu_inst0/i_radr[248]}} {{/tb/udt/lsu_inst0/i_radr[247]}} {{/tb/udt/lsu_inst0/i_radr[246]}} {{/tb/udt/lsu_inst0/i_radr[245]}} {{/tb/udt/lsu_inst0/i_radr[244]}} {{/tb/udt/lsu_inst0/i_radr[243]}} {{/tb/udt/lsu_inst0/i_radr[242]}} {{/tb/udt/lsu_inst0/i_radr[241]}} {{/tb/udt/lsu_inst0/i_radr[240]}} {{/tb/udt/lsu_inst0/i_radr[239]}} {{/tb/udt/lsu_inst0/i_radr[238]}} {{/tb/udt/lsu_inst0/i_radr[237]}} {{/tb/udt/lsu_inst0/i_radr[236]}} {{/tb/udt/lsu_inst0/i_radr[235]}} {{/tb/udt/lsu_inst0/i_radr[234]}} {{/tb/udt/lsu_inst0/i_radr[233]}} {{/tb/udt/lsu_inst0/i_radr[232]}} {{/tb/udt/lsu_inst0/i_radr[231]}} {{/tb/udt/lsu_inst0/i_radr[230]}} {{/tb/udt/lsu_inst0/i_radr[229]}} {{/tb/udt/lsu_inst0/i_radr[228]}} {{/tb/udt/lsu_inst0/i_radr[227]}} {{/tb/udt/lsu_inst0/i_radr[226]}} {{/tb/udt/lsu_inst0/i_radr[225]}} {{/tb/udt/lsu_inst0/i_radr[224]}} {{/tb/udt/lsu_inst0/i_radr[223]}} {{/tb/udt/lsu_inst0/i_radr[222]}} {{/tb/udt/lsu_inst0/i_radr[221]}} {{/tb/udt/lsu_inst0/i_radr[220]}} {{/tb/udt/lsu_inst0/i_radr[219]}} {{/tb/udt/lsu_inst0/i_radr[218]}} {{/tb/udt/lsu_inst0/i_radr[217]}} {{/tb/udt/lsu_inst0/i_radr[216]}} {{/tb/udt/lsu_inst0/i_radr[215]}} {{/tb/udt/lsu_inst0/i_radr[214]}} {{/tb/udt/lsu_inst0/i_radr[213]}} {{/tb/udt/lsu_inst0/i_radr[212]}} {{/tb/udt/lsu_inst0/i_radr[211]}} {{/tb/udt/lsu_inst0/i_radr[210]}} {{/tb/udt/lsu_inst0/i_radr[209]}} {{/tb/udt/lsu_inst0/i_radr[208]}} {{/tb/udt/lsu_inst0/i_radr[207]}} {{/tb/udt/lsu_inst0/i_radr[206]}} {{/tb/udt/lsu_inst0/i_radr[205]}} {{/tb/udt/lsu_inst0/i_radr[204]}} {{/tb/udt/lsu_inst0/i_radr[203]}} {{/tb/udt/lsu_inst0/i_radr[202]}} {{/tb/udt/lsu_inst0/i_radr[201]}} {{/tb/udt/lsu_inst0/i_radr[200]}} {{/tb/udt/lsu_inst0/i_radr[199]}} {{/tb/udt/lsu_inst0/i_radr[198]}} {{/tb/udt/lsu_inst0/i_radr[197]}} {{/tb/udt/lsu_inst0/i_radr[196]}} {{/tb/udt/lsu_inst0/i_radr[195]}} {{/tb/udt/lsu_inst0/i_radr[194]}} {{/tb/udt/lsu_inst0/i_radr[193]}} {{/tb/udt/lsu_inst0/i_radr[192]}} {{/tb/udt/lsu_inst0/i_radr[191]}} {{/tb/udt/lsu_inst0/i_radr[190]}} {{/tb/udt/lsu_inst0/i_radr[189]}} {{/tb/udt/lsu_inst0/i_radr[188]}} {{/tb/udt/lsu_inst0/i_radr[187]}} {{/tb/udt/lsu_inst0/i_radr[186]}} {{/tb/udt/lsu_inst0/i_radr[185]}} {{/tb/udt/lsu_inst0/i_radr[184]}} {{/tb/udt/lsu_inst0/i_radr[183]}} {{/tb/udt/lsu_inst0/i_radr[182]}} {{/tb/udt/lsu_inst0/i_radr[181]}} {{/tb/udt/lsu_inst0/i_radr[180]}} {{/tb/udt/lsu_inst0/i_radr[179]}} {{/tb/udt/lsu_inst0/i_radr[178]}} {{/tb/udt/lsu_inst0/i_radr[177]}} {{/tb/udt/lsu_inst0/i_radr[176]}} {{/tb/udt/lsu_inst0/i_radr[175]}} {{/tb/udt/lsu_inst0/i_radr[174]}} {{/tb/udt/lsu_inst0/i_radr[173]}} {{/tb/udt/lsu_inst0/i_radr[172]}} {{/tb/udt/lsu_inst0/i_radr[171]}} {{/tb/udt/lsu_inst0/i_radr[170]}} {{/tb/udt/lsu_inst0/i_radr[169]}} {{/tb/udt/lsu_inst0/i_radr[168]}} {{/tb/udt/lsu_inst0/i_radr[167]}} {{/tb/udt/lsu_inst0/i_radr[166]}} {{/tb/udt/lsu_inst0/i_radr[165]}} {{/tb/udt/lsu_inst0/i_radr[164]}} {{/tb/udt/lsu_inst0/i_radr[163]}} {{/tb/udt/lsu_inst0/i_radr[162]}} {{/tb/udt/lsu_inst0/i_radr[161]}} {{/tb/udt/lsu_inst0/i_radr[160]}} {{/tb/udt/lsu_inst0/i_radr[159]}} {{/tb/udt/lsu_inst0/i_radr[158]}} {{/tb/udt/lsu_inst0/i_radr[157]}} {{/tb/udt/lsu_inst0/i_radr[156]}} {{/tb/udt/lsu_inst0/i_radr[155]}} {{/tb/udt/lsu_inst0/i_radr[154]}} {{/tb/udt/lsu_inst0/i_radr[153]}} {{/tb/udt/lsu_inst0/i_radr[152]}} {{/tb/udt/lsu_inst0/i_radr[151]}} {{/tb/udt/lsu_inst0/i_radr[150]}} {{/tb/udt/lsu_inst0/i_radr[149]}} {{/tb/udt/lsu_inst0/i_radr[148]}} {{/tb/udt/lsu_inst0/i_radr[147]}} {{/tb/udt/lsu_inst0/i_radr[146]}} {{/tb/udt/lsu_inst0/i_radr[145]}} {{/tb/udt/lsu_inst0/i_radr[144]}} {{/tb/udt/lsu_inst0/i_radr[143]}} {{/tb/udt/lsu_inst0/i_radr[142]}} {{/tb/udt/lsu_inst0/i_radr[141]}} {{/tb/udt/lsu_inst0/i_radr[140]}} {{/tb/udt/lsu_inst0/i_radr[139]}} {{/tb/udt/lsu_inst0/i_radr[138]}} {{/tb/udt/lsu_inst0/i_radr[137]}} {{/tb/udt/lsu_inst0/i_radr[136]}} {{/tb/udt/lsu_inst0/i_radr[135]}} {{/tb/udt/lsu_inst0/i_radr[134]}} {{/tb/udt/lsu_inst0/i_radr[133]}} {{/tb/udt/lsu_inst0/i_radr[132]}} {{/tb/udt/lsu_inst0/i_radr[131]}} {{/tb/udt/lsu_inst0/i_radr[130]}} {{/tb/udt/lsu_inst0/i_radr[129]}} {{/tb/udt/lsu_inst0/i_radr[128]}} {{/tb/udt/lsu_inst0/i_radr[127]}} {{/tb/udt/lsu_inst0/i_radr[126]}} {{/tb/udt/lsu_inst0/i_radr[125]}} {{/tb/udt/lsu_inst0/i_radr[124]}} {{/tb/udt/lsu_inst0/i_radr[123]}} {{/tb/udt/lsu_inst0/i_radr[122]}} {{/tb/udt/lsu_inst0/i_radr[121]}} {{/tb/udt/lsu_inst0/i_radr[120]}} {{/tb/udt/lsu_inst0/i_radr[119]}} {{/tb/udt/lsu_inst0/i_radr[118]}} {{/tb/udt/lsu_inst0/i_radr[117]}} {{/tb/udt/lsu_inst0/i_radr[116]}} {{/tb/udt/lsu_inst0/i_radr[115]}} {{/tb/udt/lsu_inst0/i_radr[114]}} {{/tb/udt/lsu_inst0/i_radr[113]}} {{/tb/udt/lsu_inst0/i_radr[112]}} {{/tb/udt/lsu_inst0/i_radr[111]}} {{/tb/udt/lsu_inst0/i_radr[110]}} {{/tb/udt/lsu_inst0/i_radr[109]}} {{/tb/udt/lsu_inst0/i_radr[108]}} {{/tb/udt/lsu_inst0/i_radr[107]}} {{/tb/udt/lsu_inst0/i_radr[106]}} {{/tb/udt/lsu_inst0/i_radr[105]}} {{/tb/udt/lsu_inst0/i_radr[104]}} {{/tb/udt/lsu_inst0/i_radr[103]}} {{/tb/udt/lsu_inst0/i_radr[102]}} {{/tb/udt/lsu_inst0/i_radr[101]}} {{/tb/udt/lsu_inst0/i_radr[100]}} {{/tb/udt/lsu_inst0/i_radr[99]}} {{/tb/udt/lsu_inst0/i_radr[98]}} {{/tb/udt/lsu_inst0/i_radr[97]}} {{/tb/udt/lsu_inst0/i_radr[96]}} {{/tb/udt/lsu_inst0/i_radr[95]}} {{/tb/udt/lsu_inst0/i_radr[94]}} {{/tb/udt/lsu_inst0/i_radr[93]}} {{/tb/udt/lsu_inst0/i_radr[92]}} {{/tb/udt/lsu_inst0/i_radr[91]}} {{/tb/udt/lsu_inst0/i_radr[90]}} {{/tb/udt/lsu_inst0/i_radr[89]}} {{/tb/udt/lsu_inst0/i_radr[88]}} {{/tb/udt/lsu_inst0/i_radr[87]}} {{/tb/udt/lsu_inst0/i_radr[86]}} {{/tb/udt/lsu_inst0/i_radr[85]}} {{/tb/udt/lsu_inst0/i_radr[84]}} {{/tb/udt/lsu_inst0/i_radr[83]}} {{/tb/udt/lsu_inst0/i_radr[82]}} {{/tb/udt/lsu_inst0/i_radr[81]}} {{/tb/udt/lsu_inst0/i_radr[80]}} {{/tb/udt/lsu_inst0/i_radr[79]}} {{/tb/udt/lsu_inst0/i_radr[78]}} {{/tb/udt/lsu_inst0/i_radr[77]}} {{/tb/udt/lsu_inst0/i_radr[76]}} {{/tb/udt/lsu_inst0/i_radr[75]}} {{/tb/udt/lsu_inst0/i_radr[74]}} {{/tb/udt/lsu_inst0/i_radr[73]}} {{/tb/udt/lsu_inst0/i_radr[72]}} {{/tb/udt/lsu_inst0/i_radr[71]}} {{/tb/udt/lsu_inst0/i_radr[70]}} {{/tb/udt/lsu_inst0/i_radr[69]}} {{/tb/udt/lsu_inst0/i_radr[68]}} {{/tb/udt/lsu_inst0/i_radr[67]}} {{/tb/udt/lsu_inst0/i_radr[66]}} {{/tb/udt/lsu_inst0/i_radr[65]}} {{/tb/udt/lsu_inst0/i_radr[64]}} {{/tb/udt/lsu_inst0/i_radr[63]}} {{/tb/udt/lsu_inst0/i_radr[62]}} {{/tb/udt/lsu_inst0/i_radr[61]}} {{/tb/udt/lsu_inst0/i_radr[60]}} {{/tb/udt/lsu_inst0/i_radr[59]}} {{/tb/udt/lsu_inst0/i_radr[58]}} {{/tb/udt/lsu_inst0/i_radr[57]}} {{/tb/udt/lsu_inst0/i_radr[56]}} {{/tb/udt/lsu_inst0/i_radr[55]}} {{/tb/udt/lsu_inst0/i_radr[54]}} {{/tb/udt/lsu_inst0/i_radr[53]}} {{/tb/udt/lsu_inst0/i_radr[52]}} {{/tb/udt/lsu_inst0/i_radr[51]}} {{/tb/udt/lsu_inst0/i_radr[50]}} {{/tb/udt/lsu_inst0/i_radr[49]}} {{/tb/udt/lsu_inst0/i_radr[48]}} {{/tb/udt/lsu_inst0/i_radr[47]}} {{/tb/udt/lsu_inst0/i_radr[46]}} {{/tb/udt/lsu_inst0/i_radr[45]}} {{/tb/udt/lsu_inst0/i_radr[44]}} {{/tb/udt/lsu_inst0/i_radr[43]}} {{/tb/udt/lsu_inst0/i_radr[42]}} {{/tb/udt/lsu_inst0/i_radr[41]}} {{/tb/udt/lsu_inst0/i_radr[40]}} {{/tb/udt/lsu_inst0/i_radr[39]}} {{/tb/udt/lsu_inst0/i_radr[38]}} {{/tb/udt/lsu_inst0/i_radr[37]}} {{/tb/udt/lsu_inst0/i_radr[36]}} {{/tb/udt/lsu_inst0/i_radr[35]}} {{/tb/udt/lsu_inst0/i_radr[34]}} {{/tb/udt/lsu_inst0/i_radr[33]}} {{/tb/udt/lsu_inst0/i_radr[32]}} {{/tb/udt/lsu_inst0/i_radr[31]}} {{/tb/udt/lsu_inst0/i_radr[30]}} {{/tb/udt/lsu_inst0/i_radr[29]}} {{/tb/udt/lsu_inst0/i_radr[28]}} {{/tb/udt/lsu_inst0/i_radr[27]}} {{/tb/udt/lsu_inst0/i_radr[26]}} {{/tb/udt/lsu_inst0/i_radr[25]}} {{/tb/udt/lsu_inst0/i_radr[24]}} {{/tb/udt/lsu_inst0/i_radr[23]}} {{/tb/udt/lsu_inst0/i_radr[22]}} {{/tb/udt/lsu_inst0/i_radr[21]}} {{/tb/udt/lsu_inst0/i_radr[20]}} {{/tb/udt/lsu_inst0/i_radr[19]}} {{/tb/udt/lsu_inst0/i_radr[18]}} {{/tb/udt/lsu_inst0/i_radr[17]}} {{/tb/udt/lsu_inst0/i_radr[16]}} {{/tb/udt/lsu_inst0/i_radr[15]}} {{/tb/udt/lsu_inst0/i_radr[14]}} {{/tb/udt/lsu_inst0/i_radr[13]}} {{/tb/udt/lsu_inst0/i_radr[12]}} {{/tb/udt/lsu_inst0/i_radr[11]}} {{/tb/udt/lsu_inst0/i_radr[10]}} {{/tb/udt/lsu_inst0/i_radr[9]}} {{/tb/udt/lsu_inst0/i_radr[8]}} {{/tb/udt/lsu_inst0/i_radr[7]}} {{/tb/udt/lsu_inst0/i_radr[6]}} {{/tb/udt/lsu_inst0/i_radr[5]}} {{/tb/udt/lsu_inst0/i_radr[4]}} {{/tb/udt/lsu_inst0/i_radr[3]}} {{/tb/udt/lsu_inst0/i_radr[2]}} {{/tb/udt/lsu_inst0/i_radr[1]}} {{/tb/udt/lsu_inst0/i_radr[0]}} 
current_wave_config {tb_behav.wcfg}
/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/tb_behav.wcfg
add_wave {{/tb/udt/lsu_inst0/i_re[7]}} {{/tb/udt/lsu_inst0/i_re[6]}} {{/tb/udt/lsu_inst0/i_re[5]}} {{/tb/udt/lsu_inst0/i_re[4]}} {{/tb/udt/lsu_inst0/i_re[3]}} {{/tb/udt/lsu_inst0/i_re[2]}} {{/tb/udt/lsu_inst0/i_re[1]}} {{/tb/udt/lsu_inst0/i_re[0]}} 
current_wave_config {tb_behav.wcfg}
/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/tb_behav.wcfg
add_wave {{/tb/udt/lsu_inst0/o_rdata[255]}} {{/tb/udt/lsu_inst0/o_rdata[254]}} {{/tb/udt/lsu_inst0/o_rdata[253]}} {{/tb/udt/lsu_inst0/o_rdata[252]}} {{/tb/udt/lsu_inst0/o_rdata[251]}} {{/tb/udt/lsu_inst0/o_rdata[250]}} {{/tb/udt/lsu_inst0/o_rdata[249]}} {{/tb/udt/lsu_inst0/o_rdata[248]}} {{/tb/udt/lsu_inst0/o_rdata[247]}} {{/tb/udt/lsu_inst0/o_rdata[246]}} {{/tb/udt/lsu_inst0/o_rdata[245]}} {{/tb/udt/lsu_inst0/o_rdata[244]}} {{/tb/udt/lsu_inst0/o_rdata[243]}} {{/tb/udt/lsu_inst0/o_rdata[242]}} {{/tb/udt/lsu_inst0/o_rdata[241]}} {{/tb/udt/lsu_inst0/o_rdata[240]}} {{/tb/udt/lsu_inst0/o_rdata[239]}} {{/tb/udt/lsu_inst0/o_rdata[238]}} {{/tb/udt/lsu_inst0/o_rdata[237]}} {{/tb/udt/lsu_inst0/o_rdata[236]}} {{/tb/udt/lsu_inst0/o_rdata[235]}} {{/tb/udt/lsu_inst0/o_rdata[234]}} {{/tb/udt/lsu_inst0/o_rdata[233]}} {{/tb/udt/lsu_inst0/o_rdata[232]}} {{/tb/udt/lsu_inst0/o_rdata[231]}} {{/tb/udt/lsu_inst0/o_rdata[230]}} {{/tb/udt/lsu_inst0/o_rdata[229]}} {{/tb/udt/lsu_inst0/o_rdata[228]}} {{/tb/udt/lsu_inst0/o_rdata[227]}} {{/tb/udt/lsu_inst0/o_rdata[226]}} {{/tb/udt/lsu_inst0/o_rdata[225]}} {{/tb/udt/lsu_inst0/o_rdata[224]}} {{/tb/udt/lsu_inst0/o_rdata[223]}} {{/tb/udt/lsu_inst0/o_rdata[222]}} {{/tb/udt/lsu_inst0/o_rdata[221]}} {{/tb/udt/lsu_inst0/o_rdata[220]}} {{/tb/udt/lsu_inst0/o_rdata[219]}} {{/tb/udt/lsu_inst0/o_rdata[218]}} {{/tb/udt/lsu_inst0/o_rdata[217]}} {{/tb/udt/lsu_inst0/o_rdata[216]}} {{/tb/udt/lsu_inst0/o_rdata[215]}} {{/tb/udt/lsu_inst0/o_rdata[214]}} {{/tb/udt/lsu_inst0/o_rdata[213]}} {{/tb/udt/lsu_inst0/o_rdata[212]}} {{/tb/udt/lsu_inst0/o_rdata[211]}} {{/tb/udt/lsu_inst0/o_rdata[210]}} {{/tb/udt/lsu_inst0/o_rdata[209]}} {{/tb/udt/lsu_inst0/o_rdata[208]}} {{/tb/udt/lsu_inst0/o_rdata[207]}} {{/tb/udt/lsu_inst0/o_rdata[206]}} {{/tb/udt/lsu_inst0/o_rdata[205]}} {{/tb/udt/lsu_inst0/o_rdata[204]}} {{/tb/udt/lsu_inst0/o_rdata[203]}} {{/tb/udt/lsu_inst0/o_rdata[202]}} {{/tb/udt/lsu_inst0/o_rdata[201]}} {{/tb/udt/lsu_inst0/o_rdata[200]}} {{/tb/udt/lsu_inst0/o_rdata[199]}} {{/tb/udt/lsu_inst0/o_rdata[198]}} {{/tb/udt/lsu_inst0/o_rdata[197]}} {{/tb/udt/lsu_inst0/o_rdata[196]}} {{/tb/udt/lsu_inst0/o_rdata[195]}} {{/tb/udt/lsu_inst0/o_rdata[194]}} {{/tb/udt/lsu_inst0/o_rdata[193]}} {{/tb/udt/lsu_inst0/o_rdata[192]}} {{/tb/udt/lsu_inst0/o_rdata[191]}} {{/tb/udt/lsu_inst0/o_rdata[190]}} {{/tb/udt/lsu_inst0/o_rdata[189]}} {{/tb/udt/lsu_inst0/o_rdata[188]}} {{/tb/udt/lsu_inst0/o_rdata[187]}} {{/tb/udt/lsu_inst0/o_rdata[186]}} {{/tb/udt/lsu_inst0/o_rdata[185]}} {{/tb/udt/lsu_inst0/o_rdata[184]}} {{/tb/udt/lsu_inst0/o_rdata[183]}} {{/tb/udt/lsu_inst0/o_rdata[182]}} {{/tb/udt/lsu_inst0/o_rdata[181]}} {{/tb/udt/lsu_inst0/o_rdata[180]}} {{/tb/udt/lsu_inst0/o_rdata[179]}} {{/tb/udt/lsu_inst0/o_rdata[178]}} {{/tb/udt/lsu_inst0/o_rdata[177]}} {{/tb/udt/lsu_inst0/o_rdata[176]}} {{/tb/udt/lsu_inst0/o_rdata[175]}} {{/tb/udt/lsu_inst0/o_rdata[174]}} {{/tb/udt/lsu_inst0/o_rdata[173]}} {{/tb/udt/lsu_inst0/o_rdata[172]}} {{/tb/udt/lsu_inst0/o_rdata[171]}} {{/tb/udt/lsu_inst0/o_rdata[170]}} {{/tb/udt/lsu_inst0/o_rdata[169]}} {{/tb/udt/lsu_inst0/o_rdata[168]}} {{/tb/udt/lsu_inst0/o_rdata[167]}} {{/tb/udt/lsu_inst0/o_rdata[166]}} {{/tb/udt/lsu_inst0/o_rdata[165]}} {{/tb/udt/lsu_inst0/o_rdata[164]}} {{/tb/udt/lsu_inst0/o_rdata[163]}} {{/tb/udt/lsu_inst0/o_rdata[162]}} {{/tb/udt/lsu_inst0/o_rdata[161]}} {{/tb/udt/lsu_inst0/o_rdata[160]}} {{/tb/udt/lsu_inst0/o_rdata[159]}} {{/tb/udt/lsu_inst0/o_rdata[158]}} {{/tb/udt/lsu_inst0/o_rdata[157]}} {{/tb/udt/lsu_inst0/o_rdata[156]}} {{/tb/udt/lsu_inst0/o_rdata[155]}} {{/tb/udt/lsu_inst0/o_rdata[154]}} {{/tb/udt/lsu_inst0/o_rdata[153]}} {{/tb/udt/lsu_inst0/o_rdata[152]}} {{/tb/udt/lsu_inst0/o_rdata[151]}} {{/tb/udt/lsu_inst0/o_rdata[150]}} {{/tb/udt/lsu_inst0/o_rdata[149]}} {{/tb/udt/lsu_inst0/o_rdata[148]}} {{/tb/udt/lsu_inst0/o_rdata[147]}} {{/tb/udt/lsu_inst0/o_rdata[146]}} {{/tb/udt/lsu_inst0/o_rdata[145]}} {{/tb/udt/lsu_inst0/o_rdata[144]}} {{/tb/udt/lsu_inst0/o_rdata[143]}} {{/tb/udt/lsu_inst0/o_rdata[142]}} {{/tb/udt/lsu_inst0/o_rdata[141]}} {{/tb/udt/lsu_inst0/o_rdata[140]}} {{/tb/udt/lsu_inst0/o_rdata[139]}} {{/tb/udt/lsu_inst0/o_rdata[138]}} {{/tb/udt/lsu_inst0/o_rdata[137]}} {{/tb/udt/lsu_inst0/o_rdata[136]}} {{/tb/udt/lsu_inst0/o_rdata[135]}} {{/tb/udt/lsu_inst0/o_rdata[134]}} {{/tb/udt/lsu_inst0/o_rdata[133]}} {{/tb/udt/lsu_inst0/o_rdata[132]}} {{/tb/udt/lsu_inst0/o_rdata[131]}} {{/tb/udt/lsu_inst0/o_rdata[130]}} {{/tb/udt/lsu_inst0/o_rdata[129]}} {{/tb/udt/lsu_inst0/o_rdata[128]}} {{/tb/udt/lsu_inst0/o_rdata[127]}} {{/tb/udt/lsu_inst0/o_rdata[126]}} {{/tb/udt/lsu_inst0/o_rdata[125]}} {{/tb/udt/lsu_inst0/o_rdata[124]}} {{/tb/udt/lsu_inst0/o_rdata[123]}} {{/tb/udt/lsu_inst0/o_rdata[122]}} {{/tb/udt/lsu_inst0/o_rdata[121]}} {{/tb/udt/lsu_inst0/o_rdata[120]}} {{/tb/udt/lsu_inst0/o_rdata[119]}} {{/tb/udt/lsu_inst0/o_rdata[118]}} {{/tb/udt/lsu_inst0/o_rdata[117]}} {{/tb/udt/lsu_inst0/o_rdata[116]}} {{/tb/udt/lsu_inst0/o_rdata[115]}} {{/tb/udt/lsu_inst0/o_rdata[114]}} {{/tb/udt/lsu_inst0/o_rdata[113]}} {{/tb/udt/lsu_inst0/o_rdata[112]}} {{/tb/udt/lsu_inst0/o_rdata[111]}} {{/tb/udt/lsu_inst0/o_rdata[110]}} {{/tb/udt/lsu_inst0/o_rdata[109]}} {{/tb/udt/lsu_inst0/o_rdata[108]}} {{/tb/udt/lsu_inst0/o_rdata[107]}} {{/tb/udt/lsu_inst0/o_rdata[106]}} {{/tb/udt/lsu_inst0/o_rdata[105]}} {{/tb/udt/lsu_inst0/o_rdata[104]}} {{/tb/udt/lsu_inst0/o_rdata[103]}} {{/tb/udt/lsu_inst0/o_rdata[102]}} {{/tb/udt/lsu_inst0/o_rdata[101]}} {{/tb/udt/lsu_inst0/o_rdata[100]}} {{/tb/udt/lsu_inst0/o_rdata[99]}} {{/tb/udt/lsu_inst0/o_rdata[98]}} {{/tb/udt/lsu_inst0/o_rdata[97]}} {{/tb/udt/lsu_inst0/o_rdata[96]}} {{/tb/udt/lsu_inst0/o_rdata[95]}} {{/tb/udt/lsu_inst0/o_rdata[94]}} {{/tb/udt/lsu_inst0/o_rdata[93]}} {{/tb/udt/lsu_inst0/o_rdata[92]}} {{/tb/udt/lsu_inst0/o_rdata[91]}} {{/tb/udt/lsu_inst0/o_rdata[90]}} {{/tb/udt/lsu_inst0/o_rdata[89]}} {{/tb/udt/lsu_inst0/o_rdata[88]}} {{/tb/udt/lsu_inst0/o_rdata[87]}} {{/tb/udt/lsu_inst0/o_rdata[86]}} {{/tb/udt/lsu_inst0/o_rdata[85]}} {{/tb/udt/lsu_inst0/o_rdata[84]}} {{/tb/udt/lsu_inst0/o_rdata[83]}} {{/tb/udt/lsu_inst0/o_rdata[82]}} {{/tb/udt/lsu_inst0/o_rdata[81]}} {{/tb/udt/lsu_inst0/o_rdata[80]}} {{/tb/udt/lsu_inst0/o_rdata[79]}} {{/tb/udt/lsu_inst0/o_rdata[78]}} {{/tb/udt/lsu_inst0/o_rdata[77]}} {{/tb/udt/lsu_inst0/o_rdata[76]}} {{/tb/udt/lsu_inst0/o_rdata[75]}} {{/tb/udt/lsu_inst0/o_rdata[74]}} {{/tb/udt/lsu_inst0/o_rdata[73]}} {{/tb/udt/lsu_inst0/o_rdata[72]}} {{/tb/udt/lsu_inst0/o_rdata[71]}} {{/tb/udt/lsu_inst0/o_rdata[70]}} {{/tb/udt/lsu_inst0/o_rdata[69]}} {{/tb/udt/lsu_inst0/o_rdata[68]}} {{/tb/udt/lsu_inst0/o_rdata[67]}} {{/tb/udt/lsu_inst0/o_rdata[66]}} {{/tb/udt/lsu_inst0/o_rdata[65]}} {{/tb/udt/lsu_inst0/o_rdata[64]}} {{/tb/udt/lsu_inst0/o_rdata[63]}} {{/tb/udt/lsu_inst0/o_rdata[62]}} {{/tb/udt/lsu_inst0/o_rdata[61]}} {{/tb/udt/lsu_inst0/o_rdata[60]}} {{/tb/udt/lsu_inst0/o_rdata[59]}} {{/tb/udt/lsu_inst0/o_rdata[58]}} {{/tb/udt/lsu_inst0/o_rdata[57]}} {{/tb/udt/lsu_inst0/o_rdata[56]}} {{/tb/udt/lsu_inst0/o_rdata[55]}} {{/tb/udt/lsu_inst0/o_rdata[54]}} {{/tb/udt/lsu_inst0/o_rdata[53]}} {{/tb/udt/lsu_inst0/o_rdata[52]}} {{/tb/udt/lsu_inst0/o_rdata[51]}} {{/tb/udt/lsu_inst0/o_rdata[50]}} {{/tb/udt/lsu_inst0/o_rdata[49]}} {{/tb/udt/lsu_inst0/o_rdata[48]}} {{/tb/udt/lsu_inst0/o_rdata[47]}} {{/tb/udt/lsu_inst0/o_rdata[46]}} {{/tb/udt/lsu_inst0/o_rdata[45]}} {{/tb/udt/lsu_inst0/o_rdata[44]}} {{/tb/udt/lsu_inst0/o_rdata[43]}} {{/tb/udt/lsu_inst0/o_rdata[42]}} {{/tb/udt/lsu_inst0/o_rdata[41]}} {{/tb/udt/lsu_inst0/o_rdata[40]}} {{/tb/udt/lsu_inst0/o_rdata[39]}} {{/tb/udt/lsu_inst0/o_rdata[38]}} {{/tb/udt/lsu_inst0/o_rdata[37]}} {{/tb/udt/lsu_inst0/o_rdata[36]}} {{/tb/udt/lsu_inst0/o_rdata[35]}} {{/tb/udt/lsu_inst0/o_rdata[34]}} {{/tb/udt/lsu_inst0/o_rdata[33]}} {{/tb/udt/lsu_inst0/o_rdata[32]}} {{/tb/udt/lsu_inst0/o_rdata[31]}} {{/tb/udt/lsu_inst0/o_rdata[30]}} {{/tb/udt/lsu_inst0/o_rdata[29]}} {{/tb/udt/lsu_inst0/o_rdata[28]}} {{/tb/udt/lsu_inst0/o_rdata[27]}} {{/tb/udt/lsu_inst0/o_rdata[26]}} {{/tb/udt/lsu_inst0/o_rdata[25]}} {{/tb/udt/lsu_inst0/o_rdata[24]}} {{/tb/udt/lsu_inst0/o_rdata[23]}} {{/tb/udt/lsu_inst0/o_rdata[22]}} {{/tb/udt/lsu_inst0/o_rdata[21]}} {{/tb/udt/lsu_inst0/o_rdata[20]}} {{/tb/udt/lsu_inst0/o_rdata[19]}} {{/tb/udt/lsu_inst0/o_rdata[18]}} {{/tb/udt/lsu_inst0/o_rdata[17]}} {{/tb/udt/lsu_inst0/o_rdata[16]}} {{/tb/udt/lsu_inst0/o_rdata[15]}} {{/tb/udt/lsu_inst0/o_rdata[14]}} {{/tb/udt/lsu_inst0/o_rdata[13]}} {{/tb/udt/lsu_inst0/o_rdata[12]}} {{/tb/udt/lsu_inst0/o_rdata[11]}} {{/tb/udt/lsu_inst0/o_rdata[10]}} {{/tb/udt/lsu_inst0/o_rdata[9]}} {{/tb/udt/lsu_inst0/o_rdata[8]}} {{/tb/udt/lsu_inst0/o_rdata[7]}} {{/tb/udt/lsu_inst0/o_rdata[6]}} {{/tb/udt/lsu_inst0/o_rdata[5]}} {{/tb/udt/lsu_inst0/o_rdata[4]}} {{/tb/udt/lsu_inst0/o_rdata[3]}} {{/tb/udt/lsu_inst0/o_rdata[2]}} {{/tb/udt/lsu_inst0/o_rdata[1]}} {{/tb/udt/lsu_inst0/o_rdata[0]}} 
current_wave_config {tb_behav.wcfg}
/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/tb_behav.wcfg
add_wave {{/tb/udt/lsu_inst0/o_rack[7]}} {{/tb/udt/lsu_inst0/o_rack[6]}} {{/tb/udt/lsu_inst0/o_rack[5]}} {{/tb/udt/lsu_inst0/o_rack[4]}} {{/tb/udt/lsu_inst0/o_rack[3]}} {{/tb/udt/lsu_inst0/o_rack[2]}} {{/tb/udt/lsu_inst0/o_rack[1]}} {{/tb/udt/lsu_inst0/o_rack[0]}} 
current_wave_config {tb_behav.wcfg}
/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/tb_behav.wcfg
add_wave {{/tb/udt/lsu_inst0/req_rchannel[7]}} {{/tb/udt/lsu_inst0/req_rchannel[6]}} {{/tb/udt/lsu_inst0/req_rchannel[5]}} {{/tb/udt/lsu_inst0/req_rchannel[4]}} {{/tb/udt/lsu_inst0/req_rchannel[3]}} {{/tb/udt/lsu_inst0/req_rchannel[2]}} {{/tb/udt/lsu_inst0/req_rchannel[1]}} {{/tb/udt/lsu_inst0/req_rchannel[0]}} 
current_wave_config {tb_behav.wcfg}
/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/tb_behav.wcfg
add_wave {{/tb/udt/lsu_inst0/req_wchannel[7]}} {{/tb/udt/lsu_inst0/req_wchannel[6]}} {{/tb/udt/lsu_inst0/req_wchannel[5]}} {{/tb/udt/lsu_inst0/req_wchannel[4]}} {{/tb/udt/lsu_inst0/req_wchannel[3]}} {{/tb/udt/lsu_inst0/req_wchannel[2]}} {{/tb/udt/lsu_inst0/req_wchannel[1]}} {{/tb/udt/lsu_inst0/req_wchannel[0]}} 
current_wave_config {tb_behav.wcfg}
/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/tb_behav.wcfg
add_wave {{/tb/udt/lsu_inst0/req_radr[7]}} {{/tb/udt/lsu_inst0/req_radr[6]}} {{/tb/udt/lsu_inst0/req_radr[5]}} {{/tb/udt/lsu_inst0/req_radr[4]}} {{/tb/udt/lsu_inst0/req_radr[3]}} {{/tb/udt/lsu_inst0/req_radr[2]}} {{/tb/udt/lsu_inst0/req_radr[1]}} {{/tb/udt/lsu_inst0/req_radr[0]}} 
current_wave_config {tb_behav.wcfg}
/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/tb_behav.wcfg
add_wave {{/tb/udt/lsu_inst0/req_wadr[7]}} {{/tb/udt/lsu_inst0/req_wadr[6]}} {{/tb/udt/lsu_inst0/req_wadr[5]}} {{/tb/udt/lsu_inst0/req_wadr[4]}} {{/tb/udt/lsu_inst0/req_wadr[3]}} {{/tb/udt/lsu_inst0/req_wadr[2]}} {{/tb/udt/lsu_inst0/req_wadr[1]}} {{/tb/udt/lsu_inst0/req_wadr[0]}} 
current_wave_config {tb_behav.wcfg}
/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/tb_behav.wcfg
add_wave {{/tb/udt/lsu_inst0/r_re0[7]}} {{/tb/udt/lsu_inst0/r_re0[6]}} {{/tb/udt/lsu_inst0/r_re0[5]}} {{/tb/udt/lsu_inst0/r_re0[4]}} {{/tb/udt/lsu_inst0/r_re0[3]}} {{/tb/udt/lsu_inst0/r_re0[2]}} {{/tb/udt/lsu_inst0/r_re0[1]}} {{/tb/udt/lsu_inst0/r_re0[0]}} 
current_wave_config {tb_behav.wcfg}
/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/tb_behav.wcfg
add_wave {{/tb/udt/lsu_inst0/r_we0[7]}} {{/tb/udt/lsu_inst0/r_we0[6]}} {{/tb/udt/lsu_inst0/r_we0[5]}} {{/tb/udt/lsu_inst0/r_we0[4]}} {{/tb/udt/lsu_inst0/r_we0[3]}} {{/tb/udt/lsu_inst0/r_we0[2]}} {{/tb/udt/lsu_inst0/r_we0[1]}} {{/tb/udt/lsu_inst0/r_we0[0]}} 
current_wave_config {tb_behav.wcfg}
/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/tb_behav.wcfg
add_wave {{/tb/udt/lsu_inst0/funct3[7]}} {{/tb/udt/lsu_inst0/funct3[6]}} {{/tb/udt/lsu_inst0/funct3[5]}} {{/tb/udt/lsu_inst0/funct3[4]}} {{/tb/udt/lsu_inst0/funct3[3]}} {{/tb/udt/lsu_inst0/funct3[2]}} {{/tb/udt/lsu_inst0/funct3[1]}} {{/tb/udt/lsu_inst0/funct3[0]}} 
current_wave_config {tb_behav.wcfg}
/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/tb_behav.wcfg
add_wave {{/tb/udt/lsu_inst0/r_rdreq_pend[7]}} {{/tb/udt/lsu_inst0/r_rdreq_pend[6]}} {{/tb/udt/lsu_inst0/r_rdreq_pend[5]}} {{/tb/udt/lsu_inst0/r_rdreq_pend[4]}} {{/tb/udt/lsu_inst0/r_rdreq_pend[3]}} {{/tb/udt/lsu_inst0/r_rdreq_pend[2]}} {{/tb/udt/lsu_inst0/r_rdreq_pend[1]}} {{/tb/udt/lsu_inst0/r_rdreq_pend[0]}} 
current_wave_config {tb_behav.wcfg}
/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/tb_behav.wcfg
add_wave {{/tb/udt/lsu_inst0/r_wrreq_pend[7]}} {{/tb/udt/lsu_inst0/r_wrreq_pend[6]}} {{/tb/udt/lsu_inst0/r_wrreq_pend[5]}} {{/tb/udt/lsu_inst0/r_wrreq_pend[4]}} {{/tb/udt/lsu_inst0/r_wrreq_pend[3]}} {{/tb/udt/lsu_inst0/r_wrreq_pend[2]}} {{/tb/udt/lsu_inst0/r_wrreq_pend[1]}} {{/tb/udt/lsu_inst0/r_wrreq_pend[0]}} 
current_wave_config {tb_behav.wcfg}
/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/tb_behav.wcfg
add_wave {{/tb/udt/lsu_inst0/r_resp_data[7]}} {{/tb/udt/lsu_inst0/r_resp_data[6]}} {{/tb/udt/lsu_inst0/r_resp_data[5]}} {{/tb/udt/lsu_inst0/r_resp_data[4]}} {{/tb/udt/lsu_inst0/r_resp_data[3]}} {{/tb/udt/lsu_inst0/r_resp_data[2]}} {{/tb/udt/lsu_inst0/r_resp_data[1]}} {{/tb/udt/lsu_inst0/r_resp_data[0]}} 
current_wave_config {tb_behav.wcfg}
/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/tb_behav.wcfg
add_wave {{/tb/udt/lsu_inst0/r_rdresp_ack[7]}} {{/tb/udt/lsu_inst0/r_rdresp_ack[6]}} {{/tb/udt/lsu_inst0/r_rdresp_ack[5]}} {{/tb/udt/lsu_inst0/r_rdresp_ack[4]}} {{/tb/udt/lsu_inst0/r_rdresp_ack[3]}} {{/tb/udt/lsu_inst0/r_rdresp_ack[2]}} {{/tb/udt/lsu_inst0/r_rdresp_ack[1]}} {{/tb/udt/lsu_inst0/r_rdresp_ack[0]}} 
current_wave_config {tb_behav.wcfg}
/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/tb_behav.wcfg
add_wave {{/tb/udt/lsu_inst0/r_wrresp_ack[7]}} {{/tb/udt/lsu_inst0/r_wrresp_ack[6]}} {{/tb/udt/lsu_inst0/r_wrresp_ack[5]}} {{/tb/udt/lsu_inst0/r_wrresp_ack[4]}} {{/tb/udt/lsu_inst0/r_wrresp_ack[3]}} {{/tb/udt/lsu_inst0/r_wrresp_ack[2]}} {{/tb/udt/lsu_inst0/r_wrresp_ack[1]}} {{/tb/udt/lsu_inst0/r_wrresp_ack[0]}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rv32_lsu2
Compiling module xil_defaultlib.rv32_dmem(BANK_DEPTH=256,LOG2_DE...
Compiling module xil_defaultlib.rv32_dcache_default
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$stop called at time : 1085 ns : File "/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.srcs/sim_1/new/tb.sv" Line 235
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 8636.816 ; gain = 0.000 ; free physical = 97986 ; free virtual = 119598
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.srcs/sources_1/new/rv32_dcache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32_dcache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.srcs/sources_1/new/rv32_dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32_dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.srcs/sources_1/new/rv32_lsu2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32_lsu2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rv32_lsu2
Compiling module xil_defaultlib.rv32_dmem(BANK_DEPTH=256,LOG2_DE...
Compiling module xil_defaultlib.rv32_dcache_default
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
$stop called at time : 1085 ns : File "/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.srcs/sim_1/new/tb.sv" Line 235
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 8636.816 ; gain = 0.000 ; free physical = 98510 ; free virtual = 120097
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.srcs/sources_1/new/rv32_dcache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32_dcache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.srcs/sources_1/new/rv32_dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32_dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.srcs/sources_1/new/rv32_lsu2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32_lsu2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rv32_lsu2
Compiling module xil_defaultlib.rv32_dmem(BANK_DEPTH=256,LOG2_DE...
Compiling module xil_defaultlib.rv32_dcache_default
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
$stop called at time : 1085 ns : File "/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.srcs/sim_1/new/tb.sv" Line 235
relaunch_sim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 8636.816 ; gain = 0.000 ; free physical = 98482 ; free virtual = 120071
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rv32_lsu2
Compiling module xil_defaultlib.rv32_dmem(BANK_DEPTH=256,LOG2_DE...
Compiling module xil_defaultlib.rv32_dcache_default
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
$stop called at time : 1065 ns : File "/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.srcs/sim_1/new/tb.sv" Line 235
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 8636.816 ; gain = 0.000 ; free physical = 98477 ; free virtual = 120063
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rv32_lsu2
Compiling module xil_defaultlib.rv32_dmem(BANK_DEPTH=256,LOG2_DE...
Compiling module xil_defaultlib.rv32_dcache_default
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
$stop called at time : 1055 ns : File "/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.srcs/sim_1/new/tb.sv" Line 235
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 8636.816 ; gain = 0.000 ; free physical = 98456 ; free virtual = 120052
save_wave_config {/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/tb_behav.wcfg}
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rv32_lsu2
Compiling module xil_defaultlib.rv32_dmem(BANK_DEPTH=256,LOG2_DE...
Compiling module xil_defaultlib.rv32_dcache_default
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$stop called at time : 1095 ns : File "/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.srcs/sim_1/new/tb.sv" Line 280
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 8636.816 ; gain = 0.000 ; free physical = 98439 ; free virtual = 120032
save_wave_config {/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/tb_behav.wcfg}
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rv32_lsu2
Compiling module xil_defaultlib.rv32_dmem(BANK_DEPTH=256,LOG2_DE...
Compiling module xil_defaultlib.rv32_dcache_default
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$stop called at time : 1115 ns : File "/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/lsu.srcs/sim_1/new/tb.sv" Line 285
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 8636.816 ; gain = 0.000 ; free physical = 98506 ; free virtual = 120096
save_wave_config {/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/lsu/lsu/tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov  9 18:39:39 2023...
