<profile>

<section name = "Vitis HLS Report for 'krnl_lstm_unit_Block_split2_proc'" level="0">
<item name = "Date">Mon May 24 12:52:38 2021
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">krnl_lstm</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z045-ffg900-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.172 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1, 1, 10.000 ns, 10.000 ns, 1, 1, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 2, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">8, -, 0, 0, -</column>
<column name="Multiplexer">-, -, -, 85, -</column>
<column name="Register">-, -, 3, -, -</column>
<specialColumn name="Available">1090, 900, 437200, 218600, 0</specialColumn>
<specialColumn name="Utilization (%)">~0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="B_c_U">krnl_lstm_unit_Block_split2_proc_B_c, 1, 0, 0, 0, 64, 32, 1, 2048</column>
<column name="B_f_U">krnl_lstm_unit_Block_split2_proc_B_f, 1, 0, 0, 0, 64, 32, 1, 2048</column>
<column name="B_i_U">krnl_lstm_unit_Block_split2_proc_B_i, 1, 0, 0, 0, 64, 32, 1, 2048</column>
<column name="B_o_U">krnl_lstm_unit_Block_split2_proc_B_o, 1, 0, 0, 0, 64, 32, 1, 2048</column>
<column name="W_xc_U">krnl_lstm_unit_Block_split2_proc_W_xc, 1, 0, 0, 0, 64, 32, 1, 2048</column>
<column name="W_xf_U">krnl_lstm_unit_Block_split2_proc_W_xf, 1, 0, 0, 0, 64, 32, 1, 2048</column>
<column name="W_xi_U">krnl_lstm_unit_Block_split2_proc_W_xi, 1, 0, 0, 0, 64, 32, 1, 2048</column>
<column name="W_xo_U">krnl_lstm_unit_Block_split2_proc_W_xo, 1, 0, 0, 0, 64, 32, 1, 2048</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_state1">or, 0, 0, 1, 1, 1</column>
<column name="ap_block_state2">or, 0, 0, 1, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">13, 3, 1, 3</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="b_c_out_out_blk_n">9, 2, 1, 2</column>
<column name="b_i_out_out_blk_n">9, 2, 1, 2</column>
<column name="b_o_out_out_blk_n">9, 2, 1, 2</column>
<column name="unit_ind_blk_n">9, 2, 1, 2</column>
<column name="w_xc_out_out_blk_n">9, 2, 1, 2</column>
<column name="w_xi_out_out_blk_n">9, 2, 1, 2</column>
<column name="w_xo_out_out_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">2, 0, 2, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, krnl_lstm_unit_Block_.split2_proc, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, krnl_lstm_unit_Block_.split2_proc, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, krnl_lstm_unit_Block_.split2_proc, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, krnl_lstm_unit_Block_.split2_proc, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, krnl_lstm_unit_Block_.split2_proc, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, krnl_lstm_unit_Block_.split2_proc, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, krnl_lstm_unit_Block_.split2_proc, return value</column>
<column name="ap_return_0">out, 32, ap_ctrl_hs, krnl_lstm_unit_Block_.split2_proc, return value</column>
<column name="ap_return_1">out, 32, ap_ctrl_hs, krnl_lstm_unit_Block_.split2_proc, return value</column>
<column name="unit_ind_dout">in, 6, ap_fifo, unit_ind, pointer</column>
<column name="unit_ind_empty_n">in, 1, ap_fifo, unit_ind, pointer</column>
<column name="unit_ind_read">out, 1, ap_fifo, unit_ind, pointer</column>
<column name="w_xi_out_out_din">out, 32, ap_fifo, w_xi_out_out, pointer</column>
<column name="w_xi_out_out_full_n">in, 1, ap_fifo, w_xi_out_out, pointer</column>
<column name="w_xi_out_out_write">out, 1, ap_fifo, w_xi_out_out, pointer</column>
<column name="w_xc_out_out_din">out, 32, ap_fifo, w_xc_out_out, pointer</column>
<column name="w_xc_out_out_full_n">in, 1, ap_fifo, w_xc_out_out, pointer</column>
<column name="w_xc_out_out_write">out, 1, ap_fifo, w_xc_out_out, pointer</column>
<column name="w_xo_out_out_din">out, 32, ap_fifo, w_xo_out_out, pointer</column>
<column name="w_xo_out_out_full_n">in, 1, ap_fifo, w_xo_out_out, pointer</column>
<column name="w_xo_out_out_write">out, 1, ap_fifo, w_xo_out_out, pointer</column>
<column name="b_i_out_out_din">out, 32, ap_fifo, b_i_out_out, pointer</column>
<column name="b_i_out_out_full_n">in, 1, ap_fifo, b_i_out_out, pointer</column>
<column name="b_i_out_out_write">out, 1, ap_fifo, b_i_out_out, pointer</column>
<column name="b_c_out_out_din">out, 32, ap_fifo, b_c_out_out, pointer</column>
<column name="b_c_out_out_full_n">in, 1, ap_fifo, b_c_out_out, pointer</column>
<column name="b_c_out_out_write">out, 1, ap_fifo, b_c_out_out, pointer</column>
<column name="b_o_out_out_din">out, 32, ap_fifo, b_o_out_out, pointer</column>
<column name="b_o_out_out_full_n">in, 1, ap_fifo, b_o_out_out, pointer</column>
<column name="b_o_out_out_write">out, 1, ap_fifo, b_o_out_out, pointer</column>
</table>
</item>
</section>
</profile>
