// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
// Version: 2020.1
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="myproject_axi_myproject_axi,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu3eg-sbva484-1-e,HLS_INPUT_CLOCK=7.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=4.971116,HLS_SYN_LAT=18,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=820,HLS_SYN_LUT=4930,HLS_VERSION=2020_1}" *)

module myproject_axi (
        ap_clk,
        ap_rst_n,
        in_r_TDATA,
        in_r_TVALID,
        in_r_TREADY,
        in_r_TKEEP,
        in_r_TSTRB,
        in_r_TLAST,
        out_r_TDATA,
        out_r_TVALID,
        out_r_TREADY,
        out_r_TKEEP,
        out_r_TSTRB,
        out_r_TLAST
);

parameter    ap_ST_fsm_state1 = 7'd1;
parameter    ap_ST_fsm_pp0_stage0 = 7'd2;
parameter    ap_ST_fsm_state6 = 7'd4;
parameter    ap_ST_fsm_state7 = 7'd8;
parameter    ap_ST_fsm_state8 = 7'd16;
parameter    ap_ST_fsm_state9 = 7'd32;
parameter    ap_ST_fsm_state10 = 7'd64;

input   ap_clk;
input   ap_rst_n;
input  [31:0] in_r_TDATA;
input   in_r_TVALID;
output   in_r_TREADY;
input  [3:0] in_r_TKEEP;
input  [3:0] in_r_TSTRB;
input  [0:0] in_r_TLAST;
output  [31:0] out_r_TDATA;
output   out_r_TVALID;
input   out_r_TREADY;
output  [3:0] out_r_TKEEP;
output  [3:0] out_r_TSTRB;
output  [0:0] out_r_TLAST;

 reg    ap_rst_n_inv;
reg    in_r_TDATA_blk_n;
(* fsm_encoding = "none" *) reg   [6:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0;
wire   [0:0] icmp_ln22_fu_358_p2;
reg    out_r_TDATA_blk_n;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state10;
reg   [31:0] in_local_V_9_080_reg_180;
reg   [31:0] in_local_V_8_079_reg_192;
reg   [31:0] in_local_V_9_18_reg_204;
reg   [31:0] in_local_V_9_27_reg_216;
reg   [31:0] in_local_V_9_35_reg_228;
reg   [31:0] in_local_V_9_42_reg_240;
reg   [31:0] in_local_V_9_48_reg_252;
reg   [31:0] in_local_V_9_53_reg_264;
reg   [31:0] in_local_V_9_57_reg_276;
reg   [31:0] in_local_V_9_60_reg_288;
reg   [3:0] i_reg_300;
reg   [3:0] i_reg_300_pp0_iter1_reg;
reg    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
wire    ap_block_state5_pp0_stage0_iter3;
reg    ap_block_pp0_stage0_11001;
reg   [3:0] i_reg_300_pp0_iter2_reg;
reg   [0:0] is_last_reg_312;
wire   [3:0] add_ln22_fu_352_p2;
reg   [3:0] add_ln22_reg_1418;
reg   [0:0] icmp_ln22_reg_1423;
reg   [0:0] icmp_ln22_reg_1423_pp0_iter1_reg;
reg   [0:0] icmp_ln22_reg_1423_pp0_iter2_reg;
reg   [31:0] ref_tmp_data_reg_1427;
reg   [31:0] ref_tmp_data_reg_1427_pp0_iter1_reg;
wire   [0:0] is_last_1_fu_377_p2;
reg   [0:0] is_last_1_reg_1437;
wire   [53:0] man_V_2_fu_435_p3;
reg   [53:0] man_V_2_reg_1442;
wire   [0:0] icmp_ln571_fu_443_p2;
reg   [0:0] icmp_ln571_reg_1447;
reg   [0:0] icmp_ln571_reg_1447_pp0_iter2_reg;
wire   [0:0] icmp_ln581_fu_455_p2;
reg   [0:0] icmp_ln581_reg_1454;
wire   [11:0] add_ln581_fu_461_p2;
reg   [11:0] add_ln581_reg_1461;
wire   [11:0] sub_ln581_fu_467_p2;
reg   [11:0] sub_ln581_reg_1466;
wire   [0:0] icmp_ln582_fu_473_p2;
reg   [0:0] icmp_ln582_reg_1471;
wire   [31:0] trunc_ln583_fu_479_p1;
reg   [31:0] trunc_ln583_reg_1477;
wire   [31:0] select_ln603_fu_630_p3;
reg   [31:0] select_ln603_reg_1483;
wire   [31:0] in_local_V_9_9_fu_762_p3;
reg    ap_enable_reg_pp0_iter3;
wire   [31:0] in_local_V_9_19_fu_834_p3;
wire   [31:0] in_local_V_9_28_fu_898_p3;
wire   [31:0] in_local_V_9_36_fu_954_p3;
wire   [31:0] in_local_V_9_43_fu_1002_p3;
wire   [31:0] in_local_V_9_49_fu_1042_p3;
wire   [31:0] in_local_V_9_54_fu_1074_p3;
wire   [31:0] in_local_V_9_58_fu_1098_p3;
wire   [31:0] in_local_V_9_61_fu_1114_p3;
wire   [31:0] in_local_V_9_62_fu_1122_p3;
wire   [31:0] out_local_V_0_myproject_fu_325_ap_return;
reg   [31:0] out_local_V_0_reg_1538;
wire    ap_CS_fsm_state6;
reg   [0:0] s_reg_1545;
wire   [31:0] tmp_V_fu_1138_p2;
reg   [31:0] tmp_V_reg_1551;
wire    ap_CS_fsm_state7;
wire   [0:0] tobool_i_i_fu_1143_p2;
reg   [0:0] tobool_i_i_reg_1556;
wire    ap_CS_fsm_state8;
wire   [31:0] tmp_V_2_fu_1148_p3;
reg   [31:0] tmp_V_2_reg_1561;
wire   [31:0] sub_ln944_fu_1171_p2;
reg   [31:0] sub_ln944_reg_1566;
wire   [0:0] icmp_ln958_fu_1265_p2;
reg   [0:0] icmp_ln958_reg_1572;
wire   [0:0] select_ln958_fu_1285_p3;
reg   [0:0] select_ln958_reg_1577;
wire   [7:0] trunc_ln943_fu_1293_p1;
reg   [7:0] trunc_ln943_reg_1582;
wire    ap_CS_fsm_state1;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
wire    out_local_V_0_myproject_fu_325_ap_ready;
reg   [3:0] ap_phi_mux_i_phi_fu_304_p4;
reg   [0:0] ap_phi_mux_is_last_phi_fu_317_p4;
wire   [31:0] grp_fu_349_p0;
wire   [63:0] grp_fu_349_p1;
wire   [63:0] ireg_fu_383_p1;
wire   [10:0] exp_tmp_fu_399_p4;
wire   [51:0] trunc_ln565_fu_413_p1;
wire   [52:0] p_Result_5_fu_417_p3;
wire   [53:0] zext_ln569_fu_425_p1;
wire   [0:0] p_Result_4_fu_391_p3;
wire   [53:0] man_V_1_fu_429_p2;
wire   [62:0] trunc_ln555_fu_387_p1;
wire   [11:0] zext_ln455_fu_409_p1;
wire   [11:0] F2_fu_449_p2;
wire  signed [11:0] sh_amt_fu_483_p3;
wire   [6:0] tmp_5_fu_498_p4;
wire  signed [31:0] sext_ln581_fu_488_p1;
wire   [53:0] zext_ln586_fu_514_p1;
wire   [53:0] ashr_ln586_fu_518_p2;
wire   [0:0] tmp_6_fu_527_p3;
wire   [0:0] xor_ln571_fu_547_p2;
wire   [0:0] and_ln582_fu_552_p2;
wire   [0:0] or_ln582_fu_564_p2;
wire   [0:0] xor_ln582_fu_568_p2;
wire   [0:0] and_ln581_fu_574_p2;
wire   [0:0] icmp_ln585_fu_492_p2;
wire   [0:0] and_ln585_fu_579_p2;
wire   [31:0] trunc_ln586_fu_523_p1;
wire   [31:0] select_ln582_fu_557_p3;
wire   [0:0] xor_ln585_fu_593_p2;
wire   [0:0] and_ln585_1_fu_599_p2;
wire   [31:0] select_ln588_fu_534_p3;
wire   [31:0] select_ln585_fu_585_p3;
wire   [0:0] or_ln581_fu_613_p2;
wire   [0:0] icmp_ln603_fu_508_p2;
wire   [0:0] xor_ln581_fu_618_p2;
wire   [0:0] and_ln603_fu_624_p2;
wire   [31:0] shl_ln604_fu_542_p2;
wire   [31:0] select_ln585_1_fu_605_p3;
wire   [0:0] icmp_ln26_fu_644_p2;
wire   [31:0] in_local_V_0_fu_638_p3;
wire   [0:0] icmp_ln26_1_fu_658_p2;
wire   [31:0] in_local_V_9_fu_650_p3;
wire   [0:0] icmp_ln26_2_fu_672_p2;
wire   [31:0] in_local_V_9_2_fu_664_p3;
wire   [0:0] icmp_ln26_3_fu_686_p2;
wire   [31:0] in_local_V_9_3_fu_678_p3;
wire   [0:0] icmp_ln26_4_fu_700_p2;
wire   [31:0] in_local_V_9_4_fu_692_p3;
wire   [0:0] icmp_ln26_5_fu_714_p2;
wire   [31:0] in_local_V_9_5_fu_706_p3;
wire   [0:0] icmp_ln26_6_fu_728_p2;
wire   [31:0] in_local_V_9_6_fu_720_p3;
wire   [0:0] icmp_ln26_7_fu_742_p2;
wire   [31:0] in_local_V_9_7_fu_734_p3;
wire   [0:0] icmp_ln26_8_fu_756_p2;
wire   [31:0] in_local_V_9_8_fu_748_p3;
wire   [31:0] in_local_V_9_10_fu_770_p3;
wire   [31:0] in_local_V_9_11_fu_778_p3;
wire   [31:0] in_local_V_9_12_fu_786_p3;
wire   [31:0] in_local_V_9_13_fu_794_p3;
wire   [31:0] in_local_V_9_14_fu_802_p3;
wire   [31:0] in_local_V_9_15_fu_810_p3;
wire   [31:0] in_local_V_9_16_fu_818_p3;
wire   [31:0] in_local_V_9_17_fu_826_p3;
wire   [31:0] in_local_V_9_20_fu_842_p3;
wire   [31:0] in_local_V_9_21_fu_850_p3;
wire   [31:0] in_local_V_9_22_fu_858_p3;
wire   [31:0] in_local_V_9_23_fu_866_p3;
wire   [31:0] in_local_V_9_24_fu_874_p3;
wire   [31:0] in_local_V_9_25_fu_882_p3;
wire   [31:0] in_local_V_9_26_fu_890_p3;
wire   [31:0] in_local_V_9_29_fu_906_p3;
wire   [31:0] in_local_V_9_30_fu_914_p3;
wire   [31:0] in_local_V_9_31_fu_922_p3;
wire   [31:0] in_local_V_9_32_fu_930_p3;
wire   [31:0] in_local_V_9_33_fu_938_p3;
wire   [31:0] in_local_V_9_34_fu_946_p3;
wire   [31:0] in_local_V_9_37_fu_962_p3;
wire   [31:0] in_local_V_9_38_fu_970_p3;
wire   [31:0] in_local_V_9_39_fu_978_p3;
wire   [31:0] in_local_V_9_40_fu_986_p3;
wire   [31:0] in_local_V_9_41_fu_994_p3;
wire   [31:0] in_local_V_9_44_fu_1010_p3;
wire   [31:0] in_local_V_9_45_fu_1018_p3;
wire   [31:0] in_local_V_9_46_fu_1026_p3;
wire   [31:0] in_local_V_9_47_fu_1034_p3;
wire   [31:0] in_local_V_9_50_fu_1050_p3;
wire   [31:0] in_local_V_9_51_fu_1058_p3;
wire   [31:0] in_local_V_9_52_fu_1066_p3;
wire   [31:0] in_local_V_9_55_fu_1082_p3;
wire   [31:0] in_local_V_9_56_fu_1090_p3;
wire   [31:0] in_local_V_9_59_fu_1106_p3;
reg   [31:0] p_Result_6_fu_1153_p4;
reg   [31:0] l_fu_1163_p3;
wire   [31:0] lsb_index_fu_1177_p2;
wire   [30:0] tmp_fu_1183_p4;
wire   [5:0] trunc_ln947_fu_1199_p1;
wire   [5:0] sub_ln947_fu_1203_p2;
wire   [31:0] zext_ln947_fu_1209_p1;
wire   [31:0] lshr_ln947_fu_1213_p2;
wire   [31:0] shl_ln949_fu_1219_p2;
wire   [31:0] or_ln949_1_fu_1225_p2;
wire   [31:0] and_ln949_fu_1231_p2;
wire   [0:0] tmp_2_fu_1243_p3;
wire   [0:0] p_Result_7_fu_1257_p3;
wire   [0:0] xor_ln949_fu_1251_p2;
wire   [0:0] icmp_ln946_fu_1193_p2;
wire   [0:0] icmp_ln949_fu_1237_p2;
wire   [0:0] select_ln946_fu_1277_p3;
wire   [0:0] and_ln949_1_fu_1271_p2;
wire   [31:0] sub_ln959_fu_1300_p2;
wire   [63:0] m_fu_1297_p1;
wire   [63:0] zext_ln959_fu_1305_p1;
wire   [31:0] add_ln958_fu_1315_p2;
wire   [63:0] zext_ln958_fu_1320_p1;
wire   [63:0] lshr_ln958_fu_1324_p2;
wire   [63:0] shl_ln959_fu_1309_p2;
wire   [63:0] m_2_fu_1330_p3;
wire   [63:0] zext_ln961_fu_1337_p1;
wire   [63:0] m_3_fu_1340_p2;
wire   [62:0] m_6_fu_1346_p4;
wire   [0:0] p_Result_s_fu_1360_p3;
wire   [7:0] sub_ln964_fu_1376_p2;
wire   [7:0] select_ln943_fu_1368_p3;
wire   [7:0] add_ln964_fu_1381_p2;
wire   [63:0] zext_ln962_fu_1356_p1;
wire   [8:0] tmp_1_fu_1387_p3;
wire   [63:0] p_Result_8_fu_1394_p5;
wire   [31:0] LD_fu_1406_p1;
reg    grp_fu_349_ce;
reg   [6:0] ap_NS_fsm;
wire    regslice_both_out_V_data_V_U_apdone_blk;
reg    ap_block_state10;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire    regslice_both_in_V_data_V_U_apdone_blk;
wire   [31:0] in_r_TDATA_int_regslice;
wire    in_r_TVALID_int_regslice;
reg    in_r_TREADY_int_regslice;
wire    regslice_both_in_V_data_V_U_ack_in;
wire    regslice_both_in_V_keep_V_U_apdone_blk;
wire   [3:0] in_r_TKEEP_int_regslice;
wire    regslice_both_in_V_keep_V_U_vld_out;
wire    regslice_both_in_V_keep_V_U_ack_in;
wire    regslice_both_in_V_strb_V_U_apdone_blk;
wire   [3:0] in_r_TSTRB_int_regslice;
wire    regslice_both_in_V_strb_V_U_vld_out;
wire    regslice_both_in_V_strb_V_U_ack_in;
wire    regslice_both_in_V_last_V_U_apdone_blk;
wire   [0:0] in_r_TLAST_int_regslice;
wire    regslice_both_in_V_last_V_U_vld_out;
wire    regslice_both_in_V_last_V_U_ack_in;
wire   [31:0] out_r_TDATA_int_regslice;
reg    out_r_TVALID_int_regslice;
wire    out_r_TREADY_int_regslice;
wire    regslice_both_out_V_data_V_U_vld_out;
wire    regslice_both_out_V_keep_V_U_apdone_blk;
wire    regslice_both_out_V_keep_V_U_ack_in_dummy;
wire    regslice_both_out_V_keep_V_U_vld_out;
wire    regslice_both_out_V_strb_V_U_apdone_blk;
wire    regslice_both_out_V_strb_V_U_ack_in_dummy;
wire    regslice_both_out_V_strb_V_U_vld_out;
wire    regslice_both_out_V_last_V_U_apdone_blk;
wire    regslice_both_out_V_last_V_U_ack_in_dummy;
wire    regslice_both_out_V_last_V_U_vld_out;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 7'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
end

myproject_axi_myproject out_local_V_0_myproject_fu_325(
    .ap_ready(out_local_V_0_myproject_fu_325_ap_ready),
    .p_read(in_local_V_9_60_reg_288),
    .p_read1(in_local_V_9_57_reg_276),
    .p_read2(in_local_V_9_53_reg_264),
    .p_read3(in_local_V_9_48_reg_252),
    .p_read4(in_local_V_9_42_reg_240),
    .p_read5(in_local_V_9_35_reg_228),
    .p_read6(in_local_V_9_27_reg_216),
    .p_read7(in_local_V_9_18_reg_204),
    .p_read8(in_local_V_8_079_reg_192),
    .p_read9(in_local_V_9_080_reg_180),
    .ap_return(out_local_V_0_myproject_fu_325_ap_return)
);

myproject_axi_fpext_32ns_64_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
fpext_32ns_64_2_no_dsp_1_U39(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_349_p0),
    .ce(grp_fu_349_ce),
    .dout(grp_fu_349_p1)
);

myproject_axi_regslice_both #(
    .DataWidth( 32 ))
regslice_both_in_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in_r_TDATA),
    .vld_in(in_r_TVALID),
    .ack_in(regslice_both_in_V_data_V_U_ack_in),
    .data_out(in_r_TDATA_int_regslice),
    .vld_out(in_r_TVALID_int_regslice),
    .ack_out(in_r_TREADY_int_regslice),
    .apdone_blk(regslice_both_in_V_data_V_U_apdone_blk)
);

myproject_axi_regslice_both #(
    .DataWidth( 4 ))
regslice_both_in_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in_r_TKEEP),
    .vld_in(in_r_TVALID),
    .ack_in(regslice_both_in_V_keep_V_U_ack_in),
    .data_out(in_r_TKEEP_int_regslice),
    .vld_out(regslice_both_in_V_keep_V_U_vld_out),
    .ack_out(in_r_TREADY_int_regslice),
    .apdone_blk(regslice_both_in_V_keep_V_U_apdone_blk)
);

myproject_axi_regslice_both #(
    .DataWidth( 4 ))
regslice_both_in_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in_r_TSTRB),
    .vld_in(in_r_TVALID),
    .ack_in(regslice_both_in_V_strb_V_U_ack_in),
    .data_out(in_r_TSTRB_int_regslice),
    .vld_out(regslice_both_in_V_strb_V_U_vld_out),
    .ack_out(in_r_TREADY_int_regslice),
    .apdone_blk(regslice_both_in_V_strb_V_U_apdone_blk)
);

myproject_axi_regslice_both #(
    .DataWidth( 1 ))
regslice_both_in_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in_r_TLAST),
    .vld_in(in_r_TVALID),
    .ack_in(regslice_both_in_V_last_V_U_ack_in),
    .data_out(in_r_TLAST_int_regslice),
    .vld_out(regslice_both_in_V_last_V_U_vld_out),
    .ack_out(in_r_TREADY_int_regslice),
    .apdone_blk(regslice_both_in_V_last_V_U_apdone_blk)
);

myproject_axi_regslice_both #(
    .DataWidth( 32 ))
regslice_both_out_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(out_r_TDATA_int_regslice),
    .vld_in(out_r_TVALID_int_regslice),
    .ack_in(out_r_TREADY_int_regslice),
    .data_out(out_r_TDATA),
    .vld_out(regslice_both_out_V_data_V_U_vld_out),
    .ack_out(out_r_TREADY),
    .apdone_blk(regslice_both_out_V_data_V_U_apdone_blk)
);

myproject_axi_regslice_both #(
    .DataWidth( 4 ))
regslice_both_out_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(4'd15),
    .vld_in(out_r_TVALID_int_regslice),
    .ack_in(regslice_both_out_V_keep_V_U_ack_in_dummy),
    .data_out(out_r_TKEEP),
    .vld_out(regslice_both_out_V_keep_V_U_vld_out),
    .ack_out(out_r_TREADY),
    .apdone_blk(regslice_both_out_V_keep_V_U_apdone_blk)
);

myproject_axi_regslice_both #(
    .DataWidth( 4 ))
regslice_both_out_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(4'd15),
    .vld_in(out_r_TVALID_int_regslice),
    .ack_in(regslice_both_out_V_strb_V_U_ack_in_dummy),
    .data_out(out_r_TSTRB),
    .vld_out(regslice_both_out_V_strb_V_U_vld_out),
    .ack_out(out_r_TREADY),
    .apdone_blk(regslice_both_out_V_strb_V_U_apdone_blk)
);

myproject_axi_regslice_both #(
    .DataWidth( 1 ))
regslice_both_out_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(is_last_reg_312),
    .vld_in(out_r_TVALID_int_regslice),
    .ack_in(regslice_both_out_V_last_V_U_ack_in_dummy),
    .data_out(out_r_TLAST),
    .vld_out(regslice_both_out_V_last_V_U_vld_out),
    .ack_out(out_r_TREADY),
    .apdone_blk(regslice_both_out_V_last_V_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state1)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state2)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end else if ((1'b1 == ap_CS_fsm_state1)) begin
            ap_enable_reg_pp0_iter3 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln22_reg_1423 == 1'd0))) begin
        i_reg_300 <= add_ln22_reg_1418;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        i_reg_300 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln22_reg_1423 == 1'd0))) begin
        is_last_reg_312 <= is_last_1_reg_1437;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        is_last_reg_312 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln22_reg_1418 <= add_ln22_fu_352_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln22_reg_1423 == 1'd0))) begin
        add_ln581_reg_1461 <= add_ln581_fu_461_p2;
        icmp_ln571_reg_1447 <= icmp_ln571_fu_443_p2;
        icmp_ln581_reg_1454 <= icmp_ln581_fu_455_p2;
        icmp_ln582_reg_1471 <= icmp_ln582_fu_473_p2;
        man_V_2_reg_1442 <= man_V_2_fu_435_p3;
        sub_ln581_reg_1466 <= sub_ln581_fu_467_p2;
        trunc_ln583_reg_1477 <= trunc_ln583_fu_479_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_reg_300_pp0_iter1_reg <= i_reg_300;
        icmp_ln22_reg_1423 <= icmp_ln22_fu_358_p2;
        icmp_ln22_reg_1423_pp0_iter1_reg <= icmp_ln22_reg_1423;
        ref_tmp_data_reg_1427_pp0_iter1_reg <= ref_tmp_data_reg_1427;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        i_reg_300_pp0_iter2_reg <= i_reg_300_pp0_iter1_reg;
        icmp_ln22_reg_1423_pp0_iter2_reg <= icmp_ln22_reg_1423_pp0_iter1_reg;
        icmp_ln571_reg_1447_pp0_iter2_reg <= icmp_ln571_reg_1447;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        icmp_ln958_reg_1572 <= icmp_ln958_fu_1265_p2;
        select_ln958_reg_1577 <= select_ln958_fu_1285_p3;
        sub_ln944_reg_1566 <= sub_ln944_fu_1171_p2;
        tmp_V_2_reg_1561 <= tmp_V_2_fu_1148_p3;
        tobool_i_i_reg_1556 <= tobool_i_i_fu_1143_p2;
        trunc_ln943_reg_1582 <= trunc_ln943_fu_1293_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln22_reg_1423_pp0_iter2_reg == 1'd0))) begin
        in_local_V_8_079_reg_192 <= in_local_V_9_19_fu_834_p3;
        in_local_V_9_080_reg_180 <= in_local_V_9_9_fu_762_p3;
        in_local_V_9_18_reg_204 <= in_local_V_9_28_fu_898_p3;
        in_local_V_9_27_reg_216 <= in_local_V_9_36_fu_954_p3;
        in_local_V_9_35_reg_228 <= in_local_V_9_43_fu_1002_p3;
        in_local_V_9_42_reg_240 <= in_local_V_9_49_fu_1042_p3;
        in_local_V_9_48_reg_252 <= in_local_V_9_54_fu_1074_p3;
        in_local_V_9_53_reg_264 <= in_local_V_9_58_fu_1098_p3;
        in_local_V_9_57_reg_276 <= in_local_V_9_61_fu_1114_p3;
        in_local_V_9_60_reg_288 <= in_local_V_9_62_fu_1122_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln22_fu_358_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        is_last_1_reg_1437 <= is_last_1_fu_377_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        out_local_V_0_reg_1538 <= out_local_V_0_myproject_fu_325_ap_return;
        s_reg_1545 <= out_local_V_0_myproject_fu_325_ap_return[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln22_fu_358_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ref_tmp_data_reg_1427 <= in_r_TDATA_int_regslice;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln571_reg_1447 == 1'd0) & (icmp_ln22_reg_1423_pp0_iter1_reg == 1'd0))) begin
        select_ln603_reg_1483 <= select_ln603_fu_630_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (s_reg_1545 == 1'd1))) begin
        tmp_V_reg_1551 <= tmp_V_fu_1138_p2;
    end
end

always @ (*) begin
    if ((icmp_ln22_fu_358_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln22_reg_1423 == 1'd0))) begin
        ap_phi_mux_i_phi_fu_304_p4 = add_ln22_reg_1418;
    end else begin
        ap_phi_mux_i_phi_fu_304_p4 = i_reg_300;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln22_reg_1423 == 1'd0))) begin
        ap_phi_mux_is_last_phi_fu_317_p4 = is_last_1_reg_1437;
    end else begin
        ap_phi_mux_is_last_phi_fu_317_p4 = is_last_reg_312;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_349_ce = 1'b1;
    end else begin
        grp_fu_349_ce = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln22_fu_358_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_r_TDATA_blk_n = in_r_TVALID_int_regslice;
    end else begin
        in_r_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln22_fu_358_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_r_TREADY_int_regslice = 1'b1;
    end else begin
        in_r_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        out_r_TDATA_blk_n = out_r_TREADY_int_regslice;
    end else begin
        out_r_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) & (out_r_TREADY_int_regslice == 1'b1))) begin
        out_r_TVALID_int_regslice = 1'b1;
    end else begin
        out_r_TVALID_int_regslice = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((icmp_ln22_fu_358_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0)) & ~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((icmp_ln22_fu_358_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0)) | ((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if (((1'b1 == ap_CS_fsm_state9) & (out_r_TREADY_int_regslice == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            if ((~((regslice_both_out_V_data_V_U_apdone_blk == 1'b1) | (out_r_TREADY_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign F2_fu_449_p2 = (12'd1075 - zext_ln455_fu_409_p1);

assign LD_fu_1406_p1 = p_Result_8_fu_1394_p5[31:0];

assign add_ln22_fu_352_p2 = (ap_phi_mux_i_phi_fu_304_p4 + 4'd1);

assign add_ln581_fu_461_p2 = ($signed(F2_fu_449_p2) + $signed(12'd4080));

assign add_ln958_fu_1315_p2 = ($signed(sub_ln944_reg_1566) + $signed(32'd4294967271));

assign add_ln964_fu_1381_p2 = (sub_ln964_fu_1376_p2 + select_ln943_fu_1368_p3);

assign and_ln581_fu_574_p2 = (xor_ln582_fu_568_p2 & icmp_ln581_reg_1454);

assign and_ln582_fu_552_p2 = (xor_ln571_fu_547_p2 & icmp_ln582_reg_1471);

assign and_ln585_1_fu_599_p2 = (xor_ln585_fu_593_p2 & and_ln581_fu_574_p2);

assign and_ln585_fu_579_p2 = (icmp_ln585_fu_492_p2 & and_ln581_fu_574_p2);

assign and_ln603_fu_624_p2 = (xor_ln581_fu_618_p2 & icmp_ln603_fu_508_p2);

assign and_ln949_1_fu_1271_p2 = (xor_ln949_fu_1251_p2 & p_Result_7_fu_1257_p3);

assign and_ln949_fu_1231_p2 = (tmp_V_2_fu_1148_p3 & or_ln949_1_fu_1225_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd5];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((icmp_ln22_fu_358_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (in_r_TVALID_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((icmp_ln22_fu_358_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (in_r_TVALID_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_state10 = ((regslice_both_out_V_data_V_U_apdone_blk == 1'b1) | (out_r_TREADY_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter0 = ((icmp_ln22_fu_358_p2 == 1'd0) & (in_r_TVALID_int_regslice == 1'b0));
end

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign ashr_ln586_fu_518_p2 = $signed(man_V_2_reg_1442) >>> zext_ln586_fu_514_p1;

assign exp_tmp_fu_399_p4 = {{ireg_fu_383_p1[62:52]}};

assign grp_fu_349_p0 = in_r_TDATA_int_regslice;

assign icmp_ln22_fu_358_p2 = ((ap_phi_mux_i_phi_fu_304_p4 == 4'd10) ? 1'b1 : 1'b0);

assign icmp_ln26_1_fu_658_p2 = ((i_reg_300_pp0_iter2_reg == 4'd7) ? 1'b1 : 1'b0);

assign icmp_ln26_2_fu_672_p2 = ((i_reg_300_pp0_iter2_reg == 4'd6) ? 1'b1 : 1'b0);

assign icmp_ln26_3_fu_686_p2 = ((i_reg_300_pp0_iter2_reg == 4'd5) ? 1'b1 : 1'b0);

assign icmp_ln26_4_fu_700_p2 = ((i_reg_300_pp0_iter2_reg == 4'd4) ? 1'b1 : 1'b0);

assign icmp_ln26_5_fu_714_p2 = ((i_reg_300_pp0_iter2_reg == 4'd3) ? 1'b1 : 1'b0);

assign icmp_ln26_6_fu_728_p2 = ((i_reg_300_pp0_iter2_reg == 4'd2) ? 1'b1 : 1'b0);

assign icmp_ln26_7_fu_742_p2 = ((i_reg_300_pp0_iter2_reg == 4'd1) ? 1'b1 : 1'b0);

assign icmp_ln26_8_fu_756_p2 = ((i_reg_300_pp0_iter2_reg == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln26_fu_644_p2 = ((i_reg_300_pp0_iter2_reg == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln571_fu_443_p2 = ((trunc_ln555_fu_387_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln581_fu_455_p2 = (($signed(F2_fu_449_p2) > $signed(12'd16)) ? 1'b1 : 1'b0);

assign icmp_ln582_fu_473_p2 = ((F2_fu_449_p2 == 12'd16) ? 1'b1 : 1'b0);

assign icmp_ln585_fu_492_p2 = ((sh_amt_fu_483_p3 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln603_fu_508_p2 = ((tmp_5_fu_498_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln946_fu_1193_p2 = (($signed(tmp_fu_1183_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln949_fu_1237_p2 = ((and_ln949_fu_1231_p2 != 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln958_fu_1265_p2 = (($signed(lsb_index_fu_1177_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign in_local_V_0_fu_638_p3 = ((icmp_ln571_reg_1447_pp0_iter2_reg[0:0] == 1'b1) ? 32'd0 : select_ln603_reg_1483);

assign in_local_V_9_10_fu_770_p3 = ((icmp_ln26_fu_644_p2[0:0] == 1'b1) ? in_local_V_0_fu_638_p3 : in_local_V_8_079_reg_192);

assign in_local_V_9_11_fu_778_p3 = ((icmp_ln26_1_fu_658_p2[0:0] == 1'b1) ? in_local_V_8_079_reg_192 : in_local_V_9_10_fu_770_p3);

assign in_local_V_9_12_fu_786_p3 = ((icmp_ln26_2_fu_672_p2[0:0] == 1'b1) ? in_local_V_8_079_reg_192 : in_local_V_9_11_fu_778_p3);

assign in_local_V_9_13_fu_794_p3 = ((icmp_ln26_3_fu_686_p2[0:0] == 1'b1) ? in_local_V_8_079_reg_192 : in_local_V_9_12_fu_786_p3);

assign in_local_V_9_14_fu_802_p3 = ((icmp_ln26_4_fu_700_p2[0:0] == 1'b1) ? in_local_V_8_079_reg_192 : in_local_V_9_13_fu_794_p3);

assign in_local_V_9_15_fu_810_p3 = ((icmp_ln26_5_fu_714_p2[0:0] == 1'b1) ? in_local_V_8_079_reg_192 : in_local_V_9_14_fu_802_p3);

assign in_local_V_9_16_fu_818_p3 = ((icmp_ln26_6_fu_728_p2[0:0] == 1'b1) ? in_local_V_8_079_reg_192 : in_local_V_9_15_fu_810_p3);

assign in_local_V_9_17_fu_826_p3 = ((icmp_ln26_7_fu_742_p2[0:0] == 1'b1) ? in_local_V_8_079_reg_192 : in_local_V_9_16_fu_818_p3);

assign in_local_V_9_19_fu_834_p3 = ((icmp_ln26_8_fu_756_p2[0:0] == 1'b1) ? in_local_V_8_079_reg_192 : in_local_V_9_17_fu_826_p3);

assign in_local_V_9_20_fu_842_p3 = ((icmp_ln26_1_fu_658_p2[0:0] == 1'b1) ? in_local_V_0_fu_638_p3 : in_local_V_9_18_reg_204);

assign in_local_V_9_21_fu_850_p3 = ((icmp_ln26_2_fu_672_p2[0:0] == 1'b1) ? in_local_V_9_18_reg_204 : in_local_V_9_20_fu_842_p3);

assign in_local_V_9_22_fu_858_p3 = ((icmp_ln26_3_fu_686_p2[0:0] == 1'b1) ? in_local_V_9_18_reg_204 : in_local_V_9_21_fu_850_p3);

assign in_local_V_9_23_fu_866_p3 = ((icmp_ln26_4_fu_700_p2[0:0] == 1'b1) ? in_local_V_9_18_reg_204 : in_local_V_9_22_fu_858_p3);

assign in_local_V_9_24_fu_874_p3 = ((icmp_ln26_5_fu_714_p2[0:0] == 1'b1) ? in_local_V_9_18_reg_204 : in_local_V_9_23_fu_866_p3);

assign in_local_V_9_25_fu_882_p3 = ((icmp_ln26_6_fu_728_p2[0:0] == 1'b1) ? in_local_V_9_18_reg_204 : in_local_V_9_24_fu_874_p3);

assign in_local_V_9_26_fu_890_p3 = ((icmp_ln26_7_fu_742_p2[0:0] == 1'b1) ? in_local_V_9_18_reg_204 : in_local_V_9_25_fu_882_p3);

assign in_local_V_9_28_fu_898_p3 = ((icmp_ln26_8_fu_756_p2[0:0] == 1'b1) ? in_local_V_9_18_reg_204 : in_local_V_9_26_fu_890_p3);

assign in_local_V_9_29_fu_906_p3 = ((icmp_ln26_2_fu_672_p2[0:0] == 1'b1) ? in_local_V_0_fu_638_p3 : in_local_V_9_27_reg_216);

assign in_local_V_9_2_fu_664_p3 = ((icmp_ln26_1_fu_658_p2[0:0] == 1'b1) ? in_local_V_9_080_reg_180 : in_local_V_9_fu_650_p3);

assign in_local_V_9_30_fu_914_p3 = ((icmp_ln26_3_fu_686_p2[0:0] == 1'b1) ? in_local_V_9_27_reg_216 : in_local_V_9_29_fu_906_p3);

assign in_local_V_9_31_fu_922_p3 = ((icmp_ln26_4_fu_700_p2[0:0] == 1'b1) ? in_local_V_9_27_reg_216 : in_local_V_9_30_fu_914_p3);

assign in_local_V_9_32_fu_930_p3 = ((icmp_ln26_5_fu_714_p2[0:0] == 1'b1) ? in_local_V_9_27_reg_216 : in_local_V_9_31_fu_922_p3);

assign in_local_V_9_33_fu_938_p3 = ((icmp_ln26_6_fu_728_p2[0:0] == 1'b1) ? in_local_V_9_27_reg_216 : in_local_V_9_32_fu_930_p3);

assign in_local_V_9_34_fu_946_p3 = ((icmp_ln26_7_fu_742_p2[0:0] == 1'b1) ? in_local_V_9_27_reg_216 : in_local_V_9_33_fu_938_p3);

assign in_local_V_9_36_fu_954_p3 = ((icmp_ln26_8_fu_756_p2[0:0] == 1'b1) ? in_local_V_9_27_reg_216 : in_local_V_9_34_fu_946_p3);

assign in_local_V_9_37_fu_962_p3 = ((icmp_ln26_3_fu_686_p2[0:0] == 1'b1) ? in_local_V_0_fu_638_p3 : in_local_V_9_35_reg_228);

assign in_local_V_9_38_fu_970_p3 = ((icmp_ln26_4_fu_700_p2[0:0] == 1'b1) ? in_local_V_9_35_reg_228 : in_local_V_9_37_fu_962_p3);

assign in_local_V_9_39_fu_978_p3 = ((icmp_ln26_5_fu_714_p2[0:0] == 1'b1) ? in_local_V_9_35_reg_228 : in_local_V_9_38_fu_970_p3);

assign in_local_V_9_3_fu_678_p3 = ((icmp_ln26_2_fu_672_p2[0:0] == 1'b1) ? in_local_V_9_080_reg_180 : in_local_V_9_2_fu_664_p3);

assign in_local_V_9_40_fu_986_p3 = ((icmp_ln26_6_fu_728_p2[0:0] == 1'b1) ? in_local_V_9_35_reg_228 : in_local_V_9_39_fu_978_p3);

assign in_local_V_9_41_fu_994_p3 = ((icmp_ln26_7_fu_742_p2[0:0] == 1'b1) ? in_local_V_9_35_reg_228 : in_local_V_9_40_fu_986_p3);

assign in_local_V_9_43_fu_1002_p3 = ((icmp_ln26_8_fu_756_p2[0:0] == 1'b1) ? in_local_V_9_35_reg_228 : in_local_V_9_41_fu_994_p3);

assign in_local_V_9_44_fu_1010_p3 = ((icmp_ln26_4_fu_700_p2[0:0] == 1'b1) ? in_local_V_0_fu_638_p3 : in_local_V_9_42_reg_240);

assign in_local_V_9_45_fu_1018_p3 = ((icmp_ln26_5_fu_714_p2[0:0] == 1'b1) ? in_local_V_9_42_reg_240 : in_local_V_9_44_fu_1010_p3);

assign in_local_V_9_46_fu_1026_p3 = ((icmp_ln26_6_fu_728_p2[0:0] == 1'b1) ? in_local_V_9_42_reg_240 : in_local_V_9_45_fu_1018_p3);

assign in_local_V_9_47_fu_1034_p3 = ((icmp_ln26_7_fu_742_p2[0:0] == 1'b1) ? in_local_V_9_42_reg_240 : in_local_V_9_46_fu_1026_p3);

assign in_local_V_9_49_fu_1042_p3 = ((icmp_ln26_8_fu_756_p2[0:0] == 1'b1) ? in_local_V_9_42_reg_240 : in_local_V_9_47_fu_1034_p3);

assign in_local_V_9_4_fu_692_p3 = ((icmp_ln26_3_fu_686_p2[0:0] == 1'b1) ? in_local_V_9_080_reg_180 : in_local_V_9_3_fu_678_p3);

assign in_local_V_9_50_fu_1050_p3 = ((icmp_ln26_5_fu_714_p2[0:0] == 1'b1) ? in_local_V_0_fu_638_p3 : in_local_V_9_48_reg_252);

assign in_local_V_9_51_fu_1058_p3 = ((icmp_ln26_6_fu_728_p2[0:0] == 1'b1) ? in_local_V_9_48_reg_252 : in_local_V_9_50_fu_1050_p3);

assign in_local_V_9_52_fu_1066_p3 = ((icmp_ln26_7_fu_742_p2[0:0] == 1'b1) ? in_local_V_9_48_reg_252 : in_local_V_9_51_fu_1058_p3);

assign in_local_V_9_54_fu_1074_p3 = ((icmp_ln26_8_fu_756_p2[0:0] == 1'b1) ? in_local_V_9_48_reg_252 : in_local_V_9_52_fu_1066_p3);

assign in_local_V_9_55_fu_1082_p3 = ((icmp_ln26_6_fu_728_p2[0:0] == 1'b1) ? in_local_V_0_fu_638_p3 : in_local_V_9_53_reg_264);

assign in_local_V_9_56_fu_1090_p3 = ((icmp_ln26_7_fu_742_p2[0:0] == 1'b1) ? in_local_V_9_53_reg_264 : in_local_V_9_55_fu_1082_p3);

assign in_local_V_9_58_fu_1098_p3 = ((icmp_ln26_8_fu_756_p2[0:0] == 1'b1) ? in_local_V_9_53_reg_264 : in_local_V_9_56_fu_1090_p3);

assign in_local_V_9_59_fu_1106_p3 = ((icmp_ln26_7_fu_742_p2[0:0] == 1'b1) ? in_local_V_0_fu_638_p3 : in_local_V_9_57_reg_276);

assign in_local_V_9_5_fu_706_p3 = ((icmp_ln26_4_fu_700_p2[0:0] == 1'b1) ? in_local_V_9_080_reg_180 : in_local_V_9_4_fu_692_p3);

assign in_local_V_9_61_fu_1114_p3 = ((icmp_ln26_8_fu_756_p2[0:0] == 1'b1) ? in_local_V_9_57_reg_276 : in_local_V_9_59_fu_1106_p3);

assign in_local_V_9_62_fu_1122_p3 = ((icmp_ln26_8_fu_756_p2[0:0] == 1'b1) ? in_local_V_0_fu_638_p3 : in_local_V_9_60_reg_288);

assign in_local_V_9_6_fu_720_p3 = ((icmp_ln26_5_fu_714_p2[0:0] == 1'b1) ? in_local_V_9_080_reg_180 : in_local_V_9_5_fu_706_p3);

assign in_local_V_9_7_fu_734_p3 = ((icmp_ln26_6_fu_728_p2[0:0] == 1'b1) ? in_local_V_9_080_reg_180 : in_local_V_9_6_fu_720_p3);

assign in_local_V_9_8_fu_748_p3 = ((icmp_ln26_7_fu_742_p2[0:0] == 1'b1) ? in_local_V_9_080_reg_180 : in_local_V_9_7_fu_734_p3);

assign in_local_V_9_9_fu_762_p3 = ((icmp_ln26_8_fu_756_p2[0:0] == 1'b1) ? in_local_V_9_080_reg_180 : in_local_V_9_8_fu_748_p3);

assign in_local_V_9_fu_650_p3 = ((icmp_ln26_fu_644_p2[0:0] == 1'b1) ? in_local_V_9_080_reg_180 : in_local_V_0_fu_638_p3);

assign in_r_TREADY = regslice_both_in_V_data_V_U_ack_in;

assign ireg_fu_383_p1 = grp_fu_349_p1;

assign is_last_1_fu_377_p2 = (in_r_TLAST_int_regslice | ap_phi_mux_is_last_phi_fu_317_p4);


always @ (p_Result_6_fu_1153_p4) begin
    if (p_Result_6_fu_1153_p4[0] == 1'b1) begin
        l_fu_1163_p3 = 32'd0;
    end else if (p_Result_6_fu_1153_p4[1] == 1'b1) begin
        l_fu_1163_p3 = 32'd1;
    end else if (p_Result_6_fu_1153_p4[2] == 1'b1) begin
        l_fu_1163_p3 = 32'd2;
    end else if (p_Result_6_fu_1153_p4[3] == 1'b1) begin
        l_fu_1163_p3 = 32'd3;
    end else if (p_Result_6_fu_1153_p4[4] == 1'b1) begin
        l_fu_1163_p3 = 32'd4;
    end else if (p_Result_6_fu_1153_p4[5] == 1'b1) begin
        l_fu_1163_p3 = 32'd5;
    end else if (p_Result_6_fu_1153_p4[6] == 1'b1) begin
        l_fu_1163_p3 = 32'd6;
    end else if (p_Result_6_fu_1153_p4[7] == 1'b1) begin
        l_fu_1163_p3 = 32'd7;
    end else if (p_Result_6_fu_1153_p4[8] == 1'b1) begin
        l_fu_1163_p3 = 32'd8;
    end else if (p_Result_6_fu_1153_p4[9] == 1'b1) begin
        l_fu_1163_p3 = 32'd9;
    end else if (p_Result_6_fu_1153_p4[10] == 1'b1) begin
        l_fu_1163_p3 = 32'd10;
    end else if (p_Result_6_fu_1153_p4[11] == 1'b1) begin
        l_fu_1163_p3 = 32'd11;
    end else if (p_Result_6_fu_1153_p4[12] == 1'b1) begin
        l_fu_1163_p3 = 32'd12;
    end else if (p_Result_6_fu_1153_p4[13] == 1'b1) begin
        l_fu_1163_p3 = 32'd13;
    end else if (p_Result_6_fu_1153_p4[14] == 1'b1) begin
        l_fu_1163_p3 = 32'd14;
    end else if (p_Result_6_fu_1153_p4[15] == 1'b1) begin
        l_fu_1163_p3 = 32'd15;
    end else if (p_Result_6_fu_1153_p4[16] == 1'b1) begin
        l_fu_1163_p3 = 32'd16;
    end else if (p_Result_6_fu_1153_p4[17] == 1'b1) begin
        l_fu_1163_p3 = 32'd17;
    end else if (p_Result_6_fu_1153_p4[18] == 1'b1) begin
        l_fu_1163_p3 = 32'd18;
    end else if (p_Result_6_fu_1153_p4[19] == 1'b1) begin
        l_fu_1163_p3 = 32'd19;
    end else if (p_Result_6_fu_1153_p4[20] == 1'b1) begin
        l_fu_1163_p3 = 32'd20;
    end else if (p_Result_6_fu_1153_p4[21] == 1'b1) begin
        l_fu_1163_p3 = 32'd21;
    end else if (p_Result_6_fu_1153_p4[22] == 1'b1) begin
        l_fu_1163_p3 = 32'd22;
    end else if (p_Result_6_fu_1153_p4[23] == 1'b1) begin
        l_fu_1163_p3 = 32'd23;
    end else if (p_Result_6_fu_1153_p4[24] == 1'b1) begin
        l_fu_1163_p3 = 32'd24;
    end else if (p_Result_6_fu_1153_p4[25] == 1'b1) begin
        l_fu_1163_p3 = 32'd25;
    end else if (p_Result_6_fu_1153_p4[26] == 1'b1) begin
        l_fu_1163_p3 = 32'd26;
    end else if (p_Result_6_fu_1153_p4[27] == 1'b1) begin
        l_fu_1163_p3 = 32'd27;
    end else if (p_Result_6_fu_1153_p4[28] == 1'b1) begin
        l_fu_1163_p3 = 32'd28;
    end else if (p_Result_6_fu_1153_p4[29] == 1'b1) begin
        l_fu_1163_p3 = 32'd29;
    end else if (p_Result_6_fu_1153_p4[30] == 1'b1) begin
        l_fu_1163_p3 = 32'd30;
    end else if (p_Result_6_fu_1153_p4[31] == 1'b1) begin
        l_fu_1163_p3 = 32'd31;
    end else begin
        l_fu_1163_p3 = 32'd32;
    end
end

assign lsb_index_fu_1177_p2 = ($signed(sub_ln944_fu_1171_p2) + $signed(32'd4294967272));

assign lshr_ln947_fu_1213_p2 = 32'd4294967295 >> zext_ln947_fu_1209_p1;

assign lshr_ln958_fu_1324_p2 = m_fu_1297_p1 >> zext_ln958_fu_1320_p1;

assign m_2_fu_1330_p3 = ((icmp_ln958_reg_1572[0:0] == 1'b1) ? lshr_ln958_fu_1324_p2 : shl_ln959_fu_1309_p2);

assign m_3_fu_1340_p2 = (m_2_fu_1330_p3 + zext_ln961_fu_1337_p1);

assign m_6_fu_1346_p4 = {{m_3_fu_1340_p2[63:1]}};

assign m_fu_1297_p1 = tmp_V_2_reg_1561;

assign man_V_1_fu_429_p2 = (54'd0 - zext_ln569_fu_425_p1);

assign man_V_2_fu_435_p3 = ((p_Result_4_fu_391_p3[0:0] == 1'b1) ? man_V_1_fu_429_p2 : zext_ln569_fu_425_p1);

assign or_ln581_fu_613_p2 = (or_ln582_fu_564_p2 | icmp_ln581_reg_1454);

assign or_ln582_fu_564_p2 = (icmp_ln582_reg_1471 | icmp_ln571_reg_1447);

assign or_ln949_1_fu_1225_p2 = (shl_ln949_fu_1219_p2 | lshr_ln947_fu_1213_p2);

assign out_r_TDATA_int_regslice = ((tobool_i_i_reg_1556[0:0] == 1'b1) ? 32'd0 : LD_fu_1406_p1);

assign out_r_TVALID = regslice_both_out_V_data_V_U_vld_out;

assign p_Result_4_fu_391_p3 = ireg_fu_383_p1[32'd63];

assign p_Result_5_fu_417_p3 = {{1'd1}, {trunc_ln565_fu_413_p1}};

integer ap_tvar_int_0;

always @ (tmp_V_2_fu_1148_p3) begin
    for (ap_tvar_int_0 = 32 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 31 - 0) begin
            p_Result_6_fu_1153_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            p_Result_6_fu_1153_p4[ap_tvar_int_0] = tmp_V_2_fu_1148_p3[31 - ap_tvar_int_0];
        end
    end
end

assign p_Result_7_fu_1257_p3 = tmp_V_2_fu_1148_p3[lsb_index_fu_1177_p2];

assign p_Result_8_fu_1394_p5 = {{zext_ln962_fu_1356_p1[63:32]}, {tmp_1_fu_1387_p3}, {zext_ln962_fu_1356_p1[22:0]}};

assign p_Result_s_fu_1360_p3 = m_3_fu_1340_p2[32'd25];

assign select_ln582_fu_557_p3 = ((and_ln582_fu_552_p2[0:0] == 1'b1) ? trunc_ln583_reg_1477 : 32'd0);

assign select_ln585_1_fu_605_p3 = ((and_ln585_1_fu_599_p2[0:0] == 1'b1) ? select_ln588_fu_534_p3 : select_ln585_fu_585_p3);

assign select_ln585_fu_585_p3 = ((and_ln585_fu_579_p2[0:0] == 1'b1) ? trunc_ln586_fu_523_p1 : select_ln582_fu_557_p3);

assign select_ln588_fu_534_p3 = ((tmp_6_fu_527_p3[0:0] == 1'b1) ? 32'd4294967295 : 32'd0);

assign select_ln603_fu_630_p3 = ((and_ln603_fu_624_p2[0:0] == 1'b1) ? shl_ln604_fu_542_p2 : select_ln585_1_fu_605_p3);

assign select_ln943_fu_1368_p3 = ((p_Result_s_fu_1360_p3[0:0] == 1'b1) ? 8'd127 : 8'd126);

assign select_ln946_fu_1277_p3 = ((icmp_ln946_fu_1193_p2[0:0] == 1'b1) ? icmp_ln949_fu_1237_p2 : p_Result_7_fu_1257_p3);

assign select_ln958_fu_1285_p3 = ((icmp_ln958_fu_1265_p2[0:0] == 1'b1) ? select_ln946_fu_1277_p3 : and_ln949_1_fu_1271_p2);

assign sext_ln581_fu_488_p1 = sh_amt_fu_483_p3;

assign sh_amt_fu_483_p3 = ((icmp_ln581_reg_1454[0:0] == 1'b1) ? add_ln581_reg_1461 : sub_ln581_reg_1466);

assign shl_ln604_fu_542_p2 = trunc_ln583_reg_1477 << sext_ln581_fu_488_p1;

assign shl_ln949_fu_1219_p2 = 32'd1 << lsb_index_fu_1177_p2;

assign shl_ln959_fu_1309_p2 = m_fu_1297_p1 << zext_ln959_fu_1305_p1;

assign sub_ln581_fu_467_p2 = (12'd16 - F2_fu_449_p2);

assign sub_ln944_fu_1171_p2 = (32'd32 - l_fu_1163_p3);

assign sub_ln947_fu_1203_p2 = ($signed(6'd57) - $signed(trunc_ln947_fu_1199_p1));

assign sub_ln959_fu_1300_p2 = (32'd25 - sub_ln944_reg_1566);

assign sub_ln964_fu_1376_p2 = (8'd16 - trunc_ln943_reg_1582);

assign tmp_1_fu_1387_p3 = {{s_reg_1545}, {add_ln964_fu_1381_p2}};

assign tmp_2_fu_1243_p3 = lsb_index_fu_1177_p2[32'd31];

assign tmp_5_fu_498_p4 = {{sh_amt_fu_483_p3[11:5]}};

assign tmp_6_fu_527_p3 = ref_tmp_data_reg_1427_pp0_iter1_reg[32'd31];

assign tmp_V_2_fu_1148_p3 = ((s_reg_1545[0:0] == 1'b1) ? tmp_V_reg_1551 : out_local_V_0_reg_1538);

assign tmp_V_fu_1138_p2 = (32'd0 - out_local_V_0_reg_1538);

assign tmp_fu_1183_p4 = {{lsb_index_fu_1177_p2[31:1]}};

assign tobool_i_i_fu_1143_p2 = ((out_local_V_0_reg_1538 == 32'd0) ? 1'b1 : 1'b0);

assign trunc_ln555_fu_387_p1 = ireg_fu_383_p1[62:0];

assign trunc_ln565_fu_413_p1 = ireg_fu_383_p1[51:0];

assign trunc_ln583_fu_479_p1 = man_V_2_fu_435_p3[31:0];

assign trunc_ln586_fu_523_p1 = ashr_ln586_fu_518_p2[31:0];

assign trunc_ln943_fu_1293_p1 = l_fu_1163_p3[7:0];

assign trunc_ln947_fu_1199_p1 = sub_ln944_fu_1171_p2[5:0];

assign xor_ln571_fu_547_p2 = (icmp_ln571_reg_1447 ^ 1'd1);

assign xor_ln581_fu_618_p2 = (or_ln581_fu_613_p2 ^ 1'd1);

assign xor_ln582_fu_568_p2 = (or_ln582_fu_564_p2 ^ 1'd1);

assign xor_ln585_fu_593_p2 = (icmp_ln585_fu_492_p2 ^ 1'd1);

assign xor_ln949_fu_1251_p2 = (tmp_2_fu_1243_p3 ^ 1'd1);

assign zext_ln455_fu_409_p1 = exp_tmp_fu_399_p4;

assign zext_ln569_fu_425_p1 = p_Result_5_fu_417_p3;

assign zext_ln586_fu_514_p1 = $unsigned(sext_ln581_fu_488_p1);

assign zext_ln947_fu_1209_p1 = sub_ln947_fu_1203_p2;

assign zext_ln958_fu_1320_p1 = add_ln958_fu_1315_p2;

assign zext_ln959_fu_1305_p1 = sub_ln959_fu_1300_p2;

assign zext_ln961_fu_1337_p1 = select_ln958_reg_1577;

assign zext_ln962_fu_1356_p1 = m_6_fu_1346_p4;

endmodule //myproject_axi
