0.7
2020.2
Nov 18 2020
09:47:47
E:/FPGA/z2/ip_2port_ram/prj/ip_2port_ram.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_sim_netlist.v,1683603032,verilog,,E:/FPGA/z2/ip_2port_ram/rtl/ip_2port_ram.v,,blk_mem_gen_0;blk_mem_gen_0_blk_mem_gen_generic_cstr;blk_mem_gen_0_blk_mem_gen_prim_width;blk_mem_gen_0_blk_mem_gen_prim_wrapper;blk_mem_gen_0_blk_mem_gen_top;blk_mem_gen_0_blk_mem_gen_v8_4_4;blk_mem_gen_0_blk_mem_gen_v8_4_4_synth,,,,,,,,
E:/FPGA/z2/ip_2port_ram/prj/ip_2port_ram.gen/sources_1/ip/ila_0/ila_0_sim_netlist.v,1683603071,verilog,,E:/FPGA/z2/ip_2port_ram/prj/ip_2port_ram.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_sim_netlist.v,,ila_0;ila_0_blk_mem_gen_v8_4_4;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_generic_cstr;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_top;ila_0_blk_mem_gen_v8_4_4_synth;ila_0_ila_v6_2_11_ila;ila_0_ila_v6_2_11_ila_cap_addrgen;ila_0_ila_v6_2_11_ila_cap_ctrl_legacy;ila_0_ila_v6_2_11_ila_cap_sample_counter;ila_0_ila_v6_2_11_ila_cap_window_counter;ila_0_ila_v6_2_11_ila_core;ila_0_ila_v6_2_11_ila_register;ila_0_ila_v6_2_11_ila_reset_ctrl;ila_0_ila_v6_2_11_ila_trace_memory;ila_0_ila_v6_2_11_ila_trig_match;ila_0_ila_v6_2_11_ila_trigger;ila_0_ltlib_v1_0_0_all_typeA;ila_0_ltlib_v1_0_0_all_typeA_11;ila_0_ltlib_v1_0_0_all_typeA_13;ila_0_ltlib_v1_0_0_all_typeA_16;ila_0_ltlib_v1_0_0_all_typeA_19;ila_0_ltlib_v1_0_0_all_typeA_22;ila_0_ltlib_v1_0_0_all_typeA_24;ila_0_ltlib_v1_0_0_all_typeA_5;ila_0_ltlib_v1_0_0_all_typeA_8;ila_0_ltlib_v1_0_0_all_typeA__parameterized0;ila_0_ltlib_v1_0_0_all_typeA__parameterized0_51;ila_0_ltlib_v1_0_0_all_typeA__parameterized0_59;ila_0_ltlib_v1_0_0_all_typeA_slice;ila_0_ltlib_v1_0_0_all_typeA_slice_12;ila_0_ltlib_v1_0_0_all_typeA_slice_14;ila_0_ltlib_v1_0_0_all_typeA_slice_17;ila_0_ltlib_v1_0_0_all_typeA_slice_20;ila_0_ltlib_v1_0_0_all_typeA_slice_23;ila_0_ltlib_v1_0_0_all_typeA_slice_25;ila_0_ltlib_v1_0_0_all_typeA_slice_6;ila_0_ltlib_v1_0_0_all_typeA_slice_9;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_52;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_60;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized1;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized1_53;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized1_61;ila_0_ltlib_v1_0_0_allx_typeA;ila_0_ltlib_v1_0_0_allx_typeA__parameterized0;ila_0_ltlib_v1_0_0_allx_typeA__parameterized0_15;ila_0_ltlib_v1_0_0_allx_typeA__parameterized0_18;ila_0_ltlib_v1_0_0_allx_typeA__parameterized0_21;ila_0_ltlib_v1_0_0_allx_typeA__parameterized1;ila_0_ltlib_v1_0_0_allx_typeA__parameterized1_10;ila_0_ltlib_v1_0_0_allx_typeA__parameterized2;ila_0_ltlib_v1_0_0_allx_typeA__parameterized2_7;ila_0_ltlib_v1_0_0_allx_typeA_nodelay;ila_0_ltlib_v1_0_0_allx_typeA_nodelay_50;ila_0_ltlib_v1_0_0_allx_typeA_nodelay_58;ila_0_ltlib_v1_0_0_async_edge_xfer;ila_0_ltlib_v1_0_0_async_edge_xfer_26;ila_0_ltlib_v1_0_0_async_edge_xfer_27;ila_0_ltlib_v1_0_0_async_edge_xfer_28;ila_0_ltlib_v1_0_0_cfglut4;ila_0_ltlib_v1_0_0_cfglut4_54;ila_0_ltlib_v1_0_0_cfglut5;ila_0_ltlib_v1_0_0_cfglut5_48;ila_0_ltlib_v1_0_0_cfglut5_55;ila_0_ltlib_v1_0_0_cfglut6;ila_0_ltlib_v1_0_0_cfglut6_56;ila_0_ltlib_v1_0_0_cfglut6__parameterized0;ila_0_ltlib_v1_0_0_cfglut7;ila_0_ltlib_v1_0_0_cfglut7_47;ila_0_ltlib_v1_0_0_generic_memrd;ila_0_ltlib_v1_0_0_match;ila_0_ltlib_v1_0_0_match__parameterized0;ila_0_ltlib_v1_0_0_match__parameterized0_0;ila_0_ltlib_v1_0_0_match__parameterized0_1;ila_0_ltlib_v1_0_0_match__parameterized0_2;ila_0_ltlib_v1_0_0_match__parameterized1;ila_0_ltlib_v1_0_0_match__parameterized1_3;ila_0_ltlib_v1_0_0_match__parameterized2;ila_0_ltlib_v1_0_0_match__parameterized2_4;ila_0_ltlib_v1_0_0_match_nodelay;ila_0_ltlib_v1_0_0_match_nodelay_49;ila_0_ltlib_v1_0_0_match_nodelay_57;ila_0_ltlib_v1_0_0_rising_edge_detection;ila_0_ltlib_v1_0_0_rising_edge_detection_29;ila_0_xsdbs_v1_0_2_reg__parameterized25;ila_0_xsdbs_v1_0_2_reg__parameterized26;ila_0_xsdbs_v1_0_2_reg__parameterized27;ila_0_xsdbs_v1_0_2_reg__parameterized28;ila_0_xsdbs_v1_0_2_reg__parameterized40;ila_0_xsdbs_v1_0_2_reg__parameterized41;ila_0_xsdbs_v1_0_2_reg__parameterized42;ila_0_xsdbs_v1_0_2_reg__parameterized43;ila_0_xsdbs_v1_0_2_reg__parameterized44;ila_0_xsdbs_v1_0_2_reg__parameterized45;ila_0_xsdbs_v1_0_2_reg__parameterized46;ila_0_xsdbs_v1_0_2_reg__parameterized47;ila_0_xsdbs_v1_0_2_reg__parameterized48;ila_0_xsdbs_v1_0_2_reg__parameterized49;ila_0_xsdbs_v1_0_2_reg__parameterized50;ila_0_xsdbs_v1_0_2_reg__parameterized51;ila_0_xsdbs_v1_0_2_reg__parameterized53;ila_0_xsdbs_v1_0_2_reg__parameterized55;ila_0_xsdbs_v1_0_2_reg__parameterized58;ila_0_xsdbs_v1_0_2_reg_ctl;ila_0_xsdbs_v1_0_2_reg_ctl_33;ila_0_xsdbs_v1_0_2_reg_ctl_34;ila_0_xsdbs_v1_0_2_reg_ctl_35;ila_0_xsdbs_v1_0_2_reg_ctl_36;ila_0_xsdbs_v1_0_2_reg_ctl_39;ila_0_xsdbs_v1_0_2_reg_ctl_41;ila_0_xsdbs_v1_0_2_reg_ctl_42;ila_0_xsdbs_v1_0_2_reg_ctl_43;ila_0_xsdbs_v1_0_2_reg_ctl_44;ila_0_xsdbs_v1_0_2_reg_ctl_45;ila_0_xsdbs_v1_0_2_reg_ctl__parameterized0;ila_0_xsdbs_v1_0_2_reg_ctl__parameterized1;ila_0_xsdbs_v1_0_2_reg_ctl__parameterized1_37;ila_0_xsdbs_v1_0_2_reg_ctl__parameterized1_40;ila_0_xsdbs_v1_0_2_reg_p2s;ila_0_xsdbs_v1_0_2_reg_p2s__parameterized0;ila_0_xsdbs_v1_0_2_reg_p2s__parameterized1;ila_0_xsdbs_v1_0_2_reg_p2s__parameterized2;ila_0_xsdbs_v1_0_2_reg_p2s__parameterized3;ila_0_xsdbs_v1_0_2_reg_p2s__parameterized4;ila_0_xsdbs_v1_0_2_reg_p2s__parameterized5;ila_0_xsdbs_v1_0_2_reg_p2s__parameterized6;ila_0_xsdbs_v1_0_2_reg_p2s__parameterized7;ila_0_xsdbs_v1_0_2_reg_p2s__parameterized8;ila_0_xsdbs_v1_0_2_reg_stat;ila_0_xsdbs_v1_0_2_reg_stat_30;ila_0_xsdbs_v1_0_2_reg_stat_31;ila_0_xsdbs_v1_0_2_reg_stat_32;ila_0_xsdbs_v1_0_2_reg_stat_38;ila_0_xsdbs_v1_0_2_reg_stat_46;ila_0_xsdbs_v1_0_2_reg_stream;ila_0_xsdbs_v1_0_2_reg_stream__parameterized0;ila_0_xsdbs_v1_0_2_xsdbs,,,,,,,,
E:/FPGA/z2/ip_2port_ram/prj/ip_2port_ram.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
E:/FPGA/z2/ip_2port_ram/rtl/ip_2port_ram.v,1683595538,verilog,,E:/FPGA/z2/ip_2port_ram/rtl/ram_rd.v,,ip_2port_ram,,,,,,,,
E:/FPGA/z2/ip_2port_ram/rtl/ram_rd.v,1683601769,verilog,,E:/FPGA/z2/ip_2port_ram/rtl/ram_wr.v,,ram_rd,,,,,,,,
E:/FPGA/z2/ip_2port_ram/rtl/ram_wr.v,1683544664,verilog,,E:/FPGA/z2/ip_2port_ram/sim/tb/tb_ip_2port_ram.v,,ram_wr,,,,,,,,
E:/FPGA/z2/ip_2port_ram/sim/tb/tb_ip_2port_ram.v,1679549215,verilog,,,,tb_ip_2port_ram,,,,,,,,
