<html><body>
<pre>
 
cpldfit:  version P.68d                             Xilinx Inc.
                                  No Fit Report
Design Name: RAMCtrl                             Date:  5-19-2014, 11:01PM
Device Used: XC9572XL-10-TQ100
Fitting Status: Placement Failed

**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'RAMCtrl.ise'.
INFO:Cpld - Inferring BUFG constraint for signal 'clk' based upon the LOC
   constraint 'P22'. It is recommended that you declare this BUFG explicitedly
   in your design. Note that for certain device families the output of a BUFG
   constraint can not drive a gated clock, and the BUFG constraint will be
   ignored.
WARNING:Cpld:936 - The output buffer 'STERM_OBUF' is missing an input and will
   be deleted.
WARNING:Cpld:1007 - Removing unused input(s) 'A<14>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'A<15>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'A<8>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:828 - Signal 'Mtrien_Dout.CE' has been minimized to 'VCC'.
     The signal is removed.
WARNING:Cpld:896 - Unable to map all desired signals into function block, FB2,
   because too many function block product terms are required. Buffering output
   signal DSACK<1> to allow all signals assigned to this function block to be
   placed.
ERROR:Cpld:901 - Cannot place signal nOE in its specified location.
ERROR:Cpld:868 - Cannot fit the design into any of the specified devices with
   the selected implementation options.
*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
55 /72  ( 76%) 298 /360  ( 83%) 182/216 ( 84%)   27 /72  ( 37%) 62 /72  ( 86%)

** Function Block Resources **

Function    Mcells      FB Inps     Pterms      IO          
Block       Used/Tot    Used/Tot    Used/Tot    Used/Tot    
FB1          13/18       44/54       95/90      15/18
FB2          15/18       47/54       56/90      18/18*
FB3          14/18       48/54       72/90      14/18
FB4          13/18       43/54       75/90      15/18
             -----       -----       -----      -----    
             55/72      182/216     298/360     62/72 

* - Resource is exhausted

** Global Control Resources **

Global clock net(s) unused.
Global output enable net(s) unused.
Global set/reset net(s) unused.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :   34          34    |  I/O              :    58      66
Output        :   22          22    |  GCK/IO           :     1       3
Bidirectional :    4           4    |  GTS/IO           :     2       2
GCK           :    1           1    |  GSR/IO           :     1       1
GTS           :    0           0    |
GSR           :    1           1    |
                 ----        ----
        Total     62          62

** Power Data **

There are 58 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
*************************  Summary of Mapped Logic  ************************

** 26 Outputs **

Signal                          Total Total Loc     Pin  Pin     Pin     
Name                            Pts   Inps          No.  Type    Use     
nOE                             2     18    FB1_1   16   I/O     O       
DSACK<0>                        17    20    FB1_2   13   I/O     O       
BYTE<2>                         2     5     FB1_3   18   I/O     O       
D<3>                            10    11    FB1_4   20   I/O     I/O     
BYTE<0>                         2     5     FB1_5   14   I/O     O       
BYTE<1>                         3     5     FB1_6   15   I/O     O       
D<2>                            9     11    FB1_7   25   I/O     I/O     
BYTE<3>                         2     3     FB1_8   17   I/O     O       
D<0>                            11    11    FB1_10  28   I/O     I/O     
nWE                             16    20    FB1_12  33   I/O     O       
D<1>                            11    11    FB1_15  29   I/O     I/O     
nCS2                            8     15    FB1_17  30   I/O     O       
IO4                             2     4     FB1_18  40   I/O     O       
IDE_A<2>                        1     1     FB2_2   94   I/O     O       
IDE_CS<0>                       1     1     FB2_3   91   I/O     O       
IDE_A<0>                        1     1     FB2_4   93   I/O     O       
IDE_A<1>                        1     1     FB2_5   95   I/O     O       
IDE_R                           1     4     FB2_6   96   I/O     O       
IDE_W                           1     3     FB2_8   97   I/O     O       
ROM_ENABLE                      1     2     FB2_13  8    I/O     O       
nRAM_SEL                        19    26    FB2_15  11   I/O     O       
DSACK<1>                        2     2     FB2_17  12   I/O     O       
IDE_CS<1>                       1     1     FB2_18  92   I/O     O       
IO5                             2     3     FB3_1   41   I/O     O       
nCS1                            8     15    FB3_2   32   I/O     O       
INT2                            1     2     FB3_9   42   I/O     O       

** 29 Buried Nodes **

Signal                          Total Total Loc     
Name                            Pts   Inps          
IDE_BASEADR<5>                  2     29    FB2_1   
BASEADR_4MB<2>                  2     30    FB2_7   
IDE_DSACK_D0                    19    27    FB2_9   
BASEADR_4MB<0>                  2     29    FB2_11  
BASEADR<0>                      2     28    FB2_12  
$OpTx$DEC_BYTE_0_OBUF$1         2     5     FB3_3   
IDE_BASEADR<3>                  2     29    FB3_4   
IDE_BASEADR<2>                  2     29    FB3_5   
IDE_BASEADR<1>                  2     29    FB3_6   
$OpTx$DEC_IO4_OBUF$2            2     3     FB3_7   
$OpTx$DEC_BYTE_0_OBUF$4         2     5     FB3_8   
BASEADR_4MB<1>                  3     30    FB3_10  
ROM_OUT_ENABLE_S                21    31    FB3_12  
IDE_BASEADR<7>                  2     29    FB3_14  
IDE_ENABLE                      1     4     FB3_15  
DSACK_16BIT                     22    32    FB3_17  
BASEADR<2>                      2     28    FB4_1   
BASEADR<1>                      2     28    FB4_2   
DSACK<1>_BUFR                   19    27    FB4_4   
AUTO_CONFIG_DONE<1>             2     27    FB4_6   
AUTO_CONFIG_DONE<0>             2     26    FB4_7   
$OpTx$DEC_nOE_OBUF$3            2     18    FB4_8   
SHUT_UP<1>                      3     29    FB4_9   
SHUT_UP<0>                      4     29    FB4_10  
$OpTx$DEC_nOE_OBUF$0            14    20    FB4_11  
IDE_BASEADR<6>                  2     29    FB4_13  
IDE_DSACK_D1                    19    28    FB4_15  
IDE_BASEADR<0>                  2     29    FB4_17  
IDE_BASEADR<4>                  2     29    FB4_18  

** 36 Inputs **

Signal                          Loc     Pin  Pin     Pin     
Name                                    No.  Type    Use     
clk                             FB1_9   22   GCK/I/O GCK
IDE_WAIT                        FB1_16  39   I/O     I
A<31>                           FB2_1   87   I/O     I
A<25>                           FB2_7   3    GTS/I/O I
reset                           FB2_9   99   GSR/I/O GSR
nAS                             FB2_10  1    I/O     I
SIZ<1>                          FB2_11  4    GTS/I/O I
SIZ<0>                          FB2_12  6    I/O     I
nDS                             FB2_14  9    I/O     I
RW                              FB2_16  10   I/O     I
A<2>                            FB3_4   50   I/O     I
A<0>                            FB3_6   53   I/O     I
A<5>                            FB3_7   54   I/O     I
A<6>                            FB3_10  60   I/O     I
A<1>                            FB3_11  52   I/O     I
A<11>                           FB3_12  61   I/O     I
A<10>                           FB3_13  63   I/O     I
A<4>                            FB3_14  55   I/O     I
A<3>                            FB3_15  56   I/O     I
A<9>                            FB3_16  64   I/O     I
A<19>                           FB3_18  59   I/O     I
A<12>                           FB4_2   67   I/O     I
A<17>                           FB4_3   71   I/O     I
A<20>                           FB4_4   72   I/O     I
A<16>                           FB4_5   68   I/O     I
A<23>                           FB4_6   76   I/O     I
A<22>                           FB4_7   77   I/O     I
A<13>                           FB4_9   66   I/O     I
A<24>                           FB4_10  81   I/O     I
A<18>                           FB4_11  74   I/O     I
A<29>                           FB4_12  82   I/O     I
A<27>                           FB4_13  85   I/O     I
A<21>                           FB4_14  78   I/O     I
A<30>                           FB4_15  89   I/O     I
A<28>                           FB4_16  86   I/O     I
A<26>                           FB4_18  79   I/O     I

Legend:
Pin No. - ~ - User Assigned
*************************  Summary of UnMapped Logic  ************************

** 3 Buried Nodes **

Signal                          Total Total User
Name                            Pts   Inps  Assignment
$OpTx$INV$40                    25    25    
DSACK_INT<1>/DSACK_INT<1>_TRST  19    26    
Mtrien_Dout                     2     20    

**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X            - Signal used as input to the macrocell logic.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               44/10
Number of signals used by logic mapping into function block:  44
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
nOE                   2       0   \/5   -2    FB1_1   16    I/O     O
DSACK<0>             17      12<-   0   0     FB1_2   13    I/O     O
BYTE<2>               2       0   /\5   -2    FB1_3   18    I/O     O
D<3>                 10       7<- /\2   0     FB1_4   20    I/O     I/O
BYTE<0>               2       0   /\5   -2    FB1_5   14    I/O     O
BYTE<1>               3       0   /\2   0     FB1_6   15    I/O     O
D<2>                  9       4<-   0   0     FB1_7   25    I/O     I/O
BYTE<3>               2       0   /\4   -1    FB1_8   17    I/O     O
(unused)              0       0   \/5   0     FB1_9   22    GCK/I/O GCK
D<0>                 11       6<-   0   0     FB1_10  28    I/O     I/O
(unused)              0       0   /\1   4     FB1_11  23    GCK/I/O (b)
nWE                  16      11<-   0   0     FB1_12  33    I/O     O
(unused)              0       0   /\5   0     FB1_13  36    I/O     (b)
(unused)              0       0   /\5   0     FB1_14  27    GCK/I/O (b)
D<1>                 11       7<- /\1   0     FB1_15  29    I/O     I/O
(unused)              0       0   /\5   0     FB1_16  39    I/O     I
nCS2                  8       5<- /\2   0     FB1_17  30    I/O     O
IO4                   2       0   /\5   -2    FB1_18  40    I/O     O

Signals Used by Logic in Function Block
  1: $OpTx$DEC_BYTE_0_OBUF$4  16: A<28>             31: D<0> 
  2: $OpTx$DEC_IO4_OBUF$2     17: A<29>             32: D<1> 
  3: $OpTx$DEC_nOE_OBUF$3     18: A<2>              33: D<2> 
  4: $OpTx$INV$40             19: A<30>             34: D<3> 
  5: AUTO_CONFIG_DONE<0>      20: A<31>             35: DSACK_INT<1>/DSACK_INT<1>_TRST 
  6: AUTO_CONFIG_DONE<1>      21: A<3>              36: IDE_ENABLE 
  7: A<0>                     22: A<4>              37: Mtrien_Dout 
  8: A<1>                     23: A<5>              38: ROM_OUT_ENABLE_S 
  9: A<21>                    24: A<6>              39: RW 
 10: A<22>                    25: BASEADR<0>        40: SHUT_UP<0> 
 11: A<23>                    26: BASEADR<1>        41: SIZ<0> 
 12: A<24>                    27: BASEADR<2>        42: SIZ<1> 
 13: A<25>                    28: BASEADR_4MB<0>    43: nAS 
 14: A<26>                    29: BASEADR_4MB<1>    44: nDS 
 15: A<27>                    30: BASEADR_4MB<2>   

Signal                        1         2         3         4         5 FB
Name                0----+----0----+----0----+----0----+----0----+----0 Inputs
nOE                  ..X.....XXXXXXXXX.XX....XXX...........XX...X...... 18
DSACK<0>             ........XXXXXXXXX.XX....XXXXXX....X....X..X....... 20
BYTE<2>              ......XX..............................X.XX........ 5
D<3>                 ....XXXX.........X..XXXX.........X..X............. 11
BYTE<0>              X......X..............................X.XX........ 5
BYTE<1>              ......XX..............................X.XX........ 5
D<2>                 ....XXXX.........X..XXXX........X...X............. 11
BYTE<3>              ......XX..............................X........... 3
D<0>                 ....XXXX.........X..XXXX......X.....X............. 11
nWE                  ........XXXXXXXXX.XX....XXXXXX........XX...X...... 20
D<1>                 ....XXXX.........X..XXXX.......X....X............. 11
nCS2                 ........XXXXXXXXX.XX.......XXX.........X.......... 15
IO4                  .X.X...............................X.X............ 4
                    0----+----1----+----2----+----3----+----4----+----5
                              0         0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               47/7
Number of signals used by logic mapping into function block:  47
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
IDE_BASEADR<5>        2       0     0   3     FB2_1   87    I/O     I
IDE_A<2>              1       0     0   4     FB2_2   94    I/O     O
IDE_CS<0>             1       0     0   4     FB2_3   91    I/O     O
IDE_A<0>              1       0     0   4     FB2_4   93    I/O     O
IDE_A<1>              1       0     0   4     FB2_5   95    I/O     O
IDE_R                 1       0     0   4     FB2_6   96    I/O     O
BASEADR_4MB<2>        2       0   \/1   2     FB2_7   3     GTS/I/O I
IDE_W                 1       1<- \/5   0     FB2_8   97    I/O     O
IDE_DSACK_D0         19      14<-   0   0     FB2_9   99    GSR/I/O GSR
(unused)              0       0   /\5   0     FB2_10  1     I/O     I
BASEADR_4MB<0>        2       1<- /\4   0     FB2_11  4     GTS/I/O I
BASEADR<0>            2       0   /\1   2     FB2_12  6     I/O     I
ROM_ENABLE            1       0   \/2   2     FB2_13  8     I/O     O
(unused)              0       0   \/5   0     FB2_14  9     I/O     I
nRAM_SEL             19      14<-   0   0     FB2_15  11    I/O     O
(unused)              0       0   /\5   0     FB2_16  10    I/O     I
DSACK<1>              2       0   /\2   1     FB2_17  12    I/O     O
IDE_CS<1>             1       0     0   4     FB2_18  92    I/O     O

Signals Used by Logic in Function Block
  1: $OpTx$INV$40         17: A<25>             33: BASEADR_4MB<1> 
  2: AUTO_CONFIG_DONE<0>  18: A<26>             34: BASEADR_4MB<2> 
  3: AUTO_CONFIG_DONE<1>  19: A<27>             35: DSACK<1>_BUFR 
  4: A<0>                 20: A<28>             36: DSACK_INT<1>/DSACK_INT<1>_TRST 
  5: A<12>                21: A<29>             37: A<9> 
  6: A<13>                22: A<2>              38: A<10> 
  7: A<16>                23: A<30>             39: A<11> 
  8: A<17>                24: A<31>             40: IDE_ENABLE 
  9: A<18>                25: A<3>              41: D<3>.PIN 
 10: A<19>                26: A<4>              42: D<2>.PIN 
 11: A<1>                 27: A<5>              43: D<1>.PIN 
 12: A<20>                28: A<6>              44: RW 
 13: A<21>                29: BASEADR<0>        45: SHUT_UP<0> 
 14: A<22>                30: BASEADR<1>        46: nAS 
 15: A<23>                31: BASEADR<2>        47: nDS 
 16: A<24>                32: BASEADR_4MB<0>   

Signal                        1         2         3         4         5 FB
Name                0----+----0----+----0----+----0----+----0----+----0 Inputs
IDE_BASEADR<5>       .XXX..XXXXXXXXXXXXXXXXXXXXXX..............XX.XX... 29
IDE_A<2>             ......................................X........... 1
IDE_CS<0>            ....X............................................. 1
IDE_A<0>             ....................................X............. 1
IDE_A<1>             .....................................X............ 1
IDE_R                X......................................X...X.X.... 4
BASEADR_4MB<2>       .X.X..XXXXXXXXXXXXXXXXXXXXXX............XXXX.XX... 30
IDE_W                X..........................................X.X.... 3
IDE_DSACK_D0         XXX...XXXX.XXXXXXXXXX.XX....XXXXXX..........XX.... 27
BASEADR_4MB<0>       .X.X..XXXXXXXXXXXXXXXXXXXXXX............X.XX.XX... 29
BASEADR<0>           .X.X..XXXXXXXXXXXXXXXXXXXXXX..............XX.XX... 28
ROM_ENABLE           X......................................X.......... 2
nRAM_SEL             XXX...XXXX.XXXXXXXXXX.XX....XXXXXX..........X..... 26
DSACK<1>             ..................................XX.............. 2
IDE_CS<1>            .....X............................................ 1
                    0----+----1----+----2----+----3----+----4----+----5
                              0         0         0         0         0
*********************************** FB3  ***********************************
Number of function block inputs used/remaining:               48/6
Number of signals used by logic mapping into function block:  48
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
IO5                   2       0   /\3   0     FB3_1   41    I/O     O
nCS1                  8       3<-   0   0     FB3_2   32    I/O     O
$OpTx$DEC_BYTE_0_OBUF$1
                      2       0   /\3   0     FB3_3   49    I/O     (b)
IDE_BASEADR<3>        2       0     0   3     FB3_4   50    I/O     I
IDE_BASEADR<2>        2       0     0   3     FB3_5   35    I/O     (b)
IDE_BASEADR<1>        2       0     0   3     FB3_6   53    I/O     I
$OpTx$DEC_IO4_OBUF$2
                      2       0     0   3     FB3_7   54    I/O     I
$OpTx$DEC_BYTE_0_OBUF$4
                      2       0     0   3     FB3_8   37    I/O     (b)
INT2                  1       0   \/1   3     FB3_9   42    I/O     O
BASEADR_4MB<1>        3       1<- \/3   0     FB3_10  60    I/O     I
(unused)              0       0   \/5   0     FB3_11  52    I/O     I
ROM_OUT_ENABLE_S     21      16<-   0   0     FB3_12  61    I/O     I
(unused)              0       0   /\5   0     FB3_13  63    I/O     I
IDE_BASEADR<7>        2       0   /\3   0     FB3_14  55    I/O     I
IDE_ENABLE            1       0   \/4   0     FB3_15  56    I/O     I
(unused)              0       0   \/5   0     FB3_16  64    I/O     I
DSACK_16BIT          22      17<-   0   0     FB3_17  58    I/O     (b)
(unused)              0       0   /\5   0     FB3_18  59    I/O     I

Signals Used by Logic in Function Block
  1: $OpTx$DEC_BYTE_0_OBUF$1  17: A<26>             33: BASEADR_4MB<2> 
  2: $OpTx$INV$40             18: A<27>             34: DSACK_16BIT 
  3: AUTO_CONFIG_DONE<0>      19: A<28>             35: IDE_DSACK_D0 
  4: AUTO_CONFIG_DONE<1>      20: A<29>             36: IDE_DSACK_D1 
  5: A<0>                     21: A<2>              37: IDE_ENABLE 
  6: A<16>                    22: A<30>             38: IDE_WAIT 
  7: A<17>                    23: A<31>             39: D<3>.PIN 
  8: A<18>                    24: A<3>              40: D<2>.PIN 
  9: A<19>                    25: A<4>              41: D<1>.PIN 
 10: A<1>                     26: A<5>              42: ROM_OUT_ENABLE_S 
 11: A<20>                    27: A<6>              43: RW 
 12: A<21>                    28: BASEADR<0>        44: SHUT_UP<0> 
 13: A<22>                    29: BASEADR<1>        45: SIZ<0> 
 14: A<23>                    30: BASEADR<2>        46: SIZ<1> 
 15: A<24>                    31: BASEADR_4MB<0>    47: nAS 
 16: A<25>                    32: BASEADR_4MB<1>    48: nDS 

Signal                        1         2         3         4         5 FB
Name                0----+----0----+----0----+----0----+----0----+----0 Inputs
IO5                  .X.....................X............X............. 3
nCS1                 ...........XXXXXXXXX.XX....XXX.............X...... 15
$OpTx$DEC_BYTE_0_OBUF$1 
                     ....X....X................................X.XX.... 5
IDE_BASEADR<3>       ..XXXXXXXXXXXXXXXXXXXXXXXXX...........X...X...XX.. 29
IDE_BASEADR<2>       ..XXXXXXXXXXXXXXXXXXXXXXXXX............X..X...XX.. 29
IDE_BASEADR<1>       ..XXXXXXXXXXXXXXXXXXXXXXXXX.............X.X...XX.. 29
$OpTx$DEC_IO4_OBUF$2 
                     .X..................X...............X............. 3
$OpTx$DEC_BYTE_0_OBUF$4 
                     X........X................................X.XX.... 5
INT2                 .X..................................X............. 2
BASEADR_4MB<1>       ..X.XXXXXXXXXXXXXXXXXXXXXXX...........XXX.X...XX.. 30
ROM_OUT_ENABLE_S     .XXX.XXXX.XXXXXXXXXX.XX....XXXXXX.X.X....XXX..X... 31
IDE_BASEADR<7>       ..XXXXXXXXXXXXXXXXXXXXXXXXX...........X...X...XX.. 29
IDE_ENABLE           .X..................................X.....X...X... 4
DSACK_16BIT          .XXX.XXXX.XXXXXXXXXX.XX....XXXXXXX.XXX....XX..X... 32
                    0----+----1----+----2----+----3----+----4----+----5
                              0         0         0         0         0
*********************************** FB4  ***********************************
Number of function block inputs used/remaining:               43/11
Number of signals used by logic mapping into function block:  43
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
BASEADR<2>            2       0     0   3     FB4_1   65    I/O     (b)
BASEADR<1>            2       0   \/3   0     FB4_2   67    I/O     I
(unused)              0       0   \/5   0     FB4_3   71    I/O     I
DSACK<1>_BUFR        19      14<-   0   0     FB4_4   72    I/O     I
(unused)              0       0   /\5   0     FB4_5   68    I/O     I
AUTO_CONFIG_DONE<1>   2       0   /\1   2     FB4_6   76    I/O     I
AUTO_CONFIG_DONE<0>   2       0     0   3     FB4_7   77    I/O     I
$OpTx$DEC_nOE_OBUF$3
                      2       0   \/1   2     FB4_8   70    I/O     (b)
SHUT_UP<1>            3       1<- \/3   0     FB4_9   66    I/O     I
SHUT_UP<0>            4       3<- \/4   0     FB4_10  81    I/O     I
$OpTx$DEC_nOE_OBUF$0
                     14       9<-   0   0     FB4_11  74    I/O     I
(unused)              0       0   /\5   0     FB4_12  82    I/O     I
IDE_BASEADR<6>        2       0   \/3   0     FB4_13  85    I/O     I
(unused)              0       0   \/5   0     FB4_14  78    I/O     I
IDE_DSACK_D1         19      14<-   0   0     FB4_15  89    I/O     I
(unused)              0       0   /\5   0     FB4_16  86    I/O     I
IDE_BASEADR<0>        2       0   /\1   2     FB4_17  90    I/O     (b)
IDE_BASEADR<4>        2       0     0   3     FB4_18  79    I/O     I

Signals Used by Logic in Function Block
  1: $OpTx$DEC_nOE_OBUF$0  16: A<25>             30: BASEADR<2> 
  2: $OpTx$INV$40          17: A<26>             31: BASEADR_4MB<0> 
  3: AUTO_CONFIG_DONE<0>   18: A<27>             32: BASEADR_4MB<1> 
  4: AUTO_CONFIG_DONE<1>   19: A<28>             33: BASEADR_4MB<2> 
  5: A<0>                  20: A<29>             34: DSACK_16BIT 
  6: A<16>                 21: A<2>              35: IDE_DSACK_D0 
  7: A<17>                 22: A<30>             36: D<3>.PIN 
  8: A<18>                 23: A<31>             37: D<2>.PIN 
  9: A<19>                 24: A<3>              38: D<0>.PIN 
 10: A<1>                  25: A<4>              39: RW 
 11: A<20>                 26: A<5>              40: SHUT_UP<0> 
 12: A<21>                 27: A<6>              41: SHUT_UP<1> 
 13: A<22>                 28: BASEADR<0>        42: nAS 
 14: A<23>                 29: BASEADR<1>        43: nDS 
 15: A<24>                

Signal                        1         2         3         4         5 FB
Name                0----+----0----+----0----+----0----+----0----+----0 Inputs
BASEADR<2>           ..X.XXXXXXXXXXXXXXXXXXXXXXX........X..X..XX....... 28
BASEADR<1>           ..X.XXXXXXXXXXXXXXXXXXXXXXX.........X.X..XX....... 28
DSACK<1>_BUFR        ..XX.XXXX.XXXXXXXXXX.XX....XXXXXXX.....X.X........ 27
AUTO_CONFIG_DONE<1>  ..XXXXXXXXXXXXXXXXXX.XXXXXX...........X..XX....... 27
AUTO_CONFIG_DONE<0>  ..X.XXXXXXXXXXXXXXXX.XXXXXX...........X..XX....... 26
$OpTx$DEC_nOE_OBUF$3 
                     X..........XXXXXXXXX.XX....XXX........XX..X....... 18
SHUT_UP<1>           ..XXXXXXXXXXXXXXXXXXXXXXXXX...........X.XXX....... 29
SHUT_UP<0>           ..X.XXXXXXXXXXXXXXXXXXXXXXX........X..XX.XX....... 29
$OpTx$DEC_nOE_OBUF$0 
                     ...........XXXXXXXXX.XX....XXXXXX.....XX..X....... 20
IDE_BASEADR<6>       ..XXXXXXXXXXXXXXXXXXXXXXXXX.........X.X..XX....... 29
IDE_DSACK_D1         .XXX.XXXX.XXXXXXXXXX.XX....XXXXXX.X....X.X........ 28
IDE_BASEADR<0>       ..XXXXXXXXXXXXXXXXXXXXXXXXX..........XX..XX....... 29
IDE_BASEADR<4>       ..XXXXXXXXXXXXXXXXXXXXXXXXX..........XX..XX....... 29
                    0----+----1----+----2----+----3----+----4----+----5
                              0         0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********


$OpTx$DEC_BYTE_0_OBUF$1 <= ((NOT RW AND NOT A(1) AND SIZ(0) AND NOT A(0))
	OR (NOT RW AND NOT SIZ(1) AND SIZ(0) AND NOT A(0)));


$OpTx$DEC_BYTE_0_OBUF$4 <= (($OpTx$DEC_BYTE_0_OBUF$1)
	OR (NOT RW AND NOT A(1) AND NOT SIZ(1) AND SIZ(0)));


$OpTx$DEC_IO4_OBUF$2 <= ((IDE_ENABLE AND A(2))
	OR (A(2) AND $OpTx$INV$40));


$OpTx$DEC_nOE_OBUF$0 <= ((RW AND NOT SHUT_UP(0) AND BASEADR(0) AND BASEADR(1) AND 
	BASEADR(2) AND NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND NOT A(25) AND NOT A(24) AND 
	A(22) AND A(21) AND NOT nDS AND NOT A(28) AND NOT A(27) AND A(23))
	OR (RW AND NOT SHUT_UP(0) AND BASEADR_4MB(0) AND 
	NOT BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND 
	NOT A(25) AND NOT A(24) AND NOT A(22) AND A(21) AND NOT nDS AND NOT A(28) AND NOT A(27) AND 
	NOT A(23))
	OR (RW AND NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND 
	NOT BASEADR_4MB(1) AND BASEADR_4MB(2) AND NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND 
	NOT A(25) AND NOT A(24) AND NOT A(22) AND NOT A(21) AND NOT nDS AND NOT A(28) AND NOT A(27) AND 
	A(23))
	OR (RW AND NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND 
	NOT BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND 
	NOT A(25) AND NOT A(24) AND NOT A(22) AND NOT A(21) AND NOT nDS AND NOT A(28) AND NOT A(27) AND 
	NOT A(23))
	OR (RW AND NOT SHUT_UP(0) AND BASEADR(0) AND BASEADR(1) AND 
	NOT BASEADR(2) AND NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND NOT A(25) AND NOT A(24) AND 
	A(22) AND A(21) AND NOT nDS AND NOT A(28) AND NOT A(27) AND NOT A(23))
	OR (RW AND NOT SHUT_UP(0) AND BASEADR(0) AND NOT BASEADR(1) AND 
	BASEADR(2) AND NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND NOT A(25) AND NOT A(24) AND 
	NOT A(22) AND A(21) AND NOT nDS AND NOT A(28) AND NOT A(27) AND A(23))
	OR (RW AND NOT SHUT_UP(0) AND BASEADR(0) AND NOT BASEADR(1) AND 
	NOT BASEADR(2) AND NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND NOT A(25) AND NOT A(24) AND 
	NOT A(22) AND A(21) AND NOT nDS AND NOT A(28) AND NOT A(27) AND NOT A(23))
	OR (RW AND NOT SHUT_UP(0) AND NOT BASEADR(0) AND BASEADR(1) AND 
	BASEADR(2) AND NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND NOT A(25) AND NOT A(24) AND 
	A(22) AND NOT A(21) AND NOT nDS AND NOT A(28) AND NOT A(27) AND A(23))
	OR (RW AND NOT SHUT_UP(0) AND NOT BASEADR(0) AND BASEADR(1) AND 
	NOT BASEADR(2) AND NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND NOT A(25) AND NOT A(24) AND 
	A(22) AND NOT A(21) AND NOT nDS AND NOT A(28) AND NOT A(27) AND NOT A(23))
	OR (RW AND NOT SHUT_UP(0) AND BASEADR_4MB(0) AND 
	BASEADR_4MB(1) AND BASEADR_4MB(2) AND NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND 
	NOT A(25) AND NOT A(24) AND A(22) AND A(21) AND NOT nDS AND NOT A(28) AND NOT A(27) AND 
	A(23))
	OR (RW AND NOT SHUT_UP(0) AND BASEADR_4MB(0) AND 
	BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND 
	NOT A(25) AND NOT A(24) AND A(22) AND A(21) AND NOT nDS AND NOT A(28) AND NOT A(27) AND 
	NOT A(23))
	OR (RW AND NOT SHUT_UP(0) AND BASEADR_4MB(0) AND 
	NOT BASEADR_4MB(1) AND BASEADR_4MB(2) AND NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND 
	NOT A(25) AND NOT A(24) AND NOT A(22) AND A(21) AND NOT nDS AND NOT A(28) AND NOT A(27) AND 
	A(23))
	OR (RW AND NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND 
	BASEADR_4MB(1) AND BASEADR_4MB(2) AND NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND 
	NOT A(25) AND NOT A(24) AND A(22) AND NOT A(21) AND NOT nDS AND NOT A(28) AND NOT A(27) AND 
	A(23))
	OR (RW AND NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND 
	BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND 
	NOT A(25) AND NOT A(24) AND A(22) AND NOT A(21) AND NOT nDS AND NOT A(28) AND NOT A(27) AND 
	NOT A(23)));


$OpTx$DEC_nOE_OBUF$3 <= (($OpTx$DEC_nOE_OBUF$0)
	OR (RW AND NOT SHUT_UP(0) AND NOT BASEADR(0) AND NOT BASEADR(1) AND 
	BASEADR(2) AND NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND NOT A(25) AND NOT A(24) AND 
	NOT A(22) AND NOT A(21) AND NOT nDS AND NOT A(28) AND NOT A(27) AND A(23)));

FTCPE_AUTO_CONFIG_DONE0: FTCPE port map (AUTO_CONFIG_DONE(0),AUTO_CONFIG_DONE_T(0),clk,NOT reset,'0',AUTO_CONFIG_DONE_CE(0));
AUTO_CONFIG_DONE_T(0) <= (NOT AUTO_CONFIG_DONE(0) AND NOT A(1) AND NOT A(4) AND A(6) AND 
	NOT A(5) AND NOT A(0) AND A(3));
AUTO_CONFIG_DONE_CE(0) <= (NOT AUTO_CONFIG_DONE(0) AND NOT RW AND NOT nAS AND NOT A(31) AND NOT A(30) AND 
	NOT A(29) AND NOT A(26) AND NOT A(25) AND NOT A(24) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND 
	A(22) AND A(21) AND NOT nDS AND NOT A(28) AND NOT A(27) AND A(19) AND NOT A(20) AND 
	A(23));

FTCPE_AUTO_CONFIG_DONE1: FTCPE port map (AUTO_CONFIG_DONE(1),AUTO_CONFIG_DONE_T(1),clk,NOT reset,'0',AUTO_CONFIG_DONE_CE(1));
AUTO_CONFIG_DONE_T(1) <= (NOT AUTO_CONFIG_DONE(1) AND NOT A(1) AND NOT A(4) AND A(6) AND 
	NOT A(5) AND NOT A(0) AND A(3));
AUTO_CONFIG_DONE_CE(1) <= (AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND NOT RW AND 
	NOT nAS AND NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND NOT A(25) AND NOT A(24) AND 
	NOT A(18) AND NOT A(17) AND NOT A(16) AND A(22) AND A(21) AND NOT nDS AND NOT A(28) AND 
	NOT A(27) AND A(19) AND NOT A(20) AND A(23));

FDCPE_BASEADR0: FDCPE port map (BASEADR(0),D(1).PIN,clk,'0',NOT reset,BASEADR_CE(0));
BASEADR_CE(0) <= (NOT AUTO_CONFIG_DONE(0) AND NOT RW AND NOT nAS AND NOT A(1) AND NOT A(4) AND 
	A(6) AND NOT A(5) AND NOT A(0) AND NOT A(2) AND NOT A(31) AND NOT A(30) AND NOT A(29) AND 
	NOT A(26) AND NOT A(25) AND NOT A(24) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND A(22) AND 
	A(21) AND NOT nDS AND A(3) AND NOT A(28) AND NOT A(27) AND A(19) AND NOT A(20) AND 
	A(23));

FDCPE_BASEADR1: FDCPE port map (BASEADR(1),D(2).PIN,clk,NOT reset,'0',BASEADR_CE(1));
BASEADR_CE(1) <= (NOT AUTO_CONFIG_DONE(0) AND NOT RW AND NOT nAS AND NOT A(1) AND NOT A(4) AND 
	A(6) AND NOT A(5) AND NOT A(0) AND NOT A(2) AND NOT A(31) AND NOT A(30) AND NOT A(29) AND 
	NOT A(26) AND NOT A(25) AND NOT A(24) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND A(22) AND 
	A(21) AND NOT nDS AND A(3) AND NOT A(28) AND NOT A(27) AND A(19) AND NOT A(20) AND 
	A(23));

FDCPE_BASEADR2: FDCPE port map (BASEADR(2),D(3).PIN,clk,NOT reset,'0',BASEADR_CE(2));
BASEADR_CE(2) <= (NOT AUTO_CONFIG_DONE(0) AND NOT RW AND NOT nAS AND NOT A(1) AND NOT A(4) AND 
	A(6) AND NOT A(5) AND NOT A(0) AND NOT A(2) AND NOT A(31) AND NOT A(30) AND NOT A(29) AND 
	NOT A(26) AND NOT A(25) AND NOT A(24) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND A(22) AND 
	A(21) AND NOT nDS AND A(3) AND NOT A(28) AND NOT A(27) AND A(19) AND NOT A(20) AND 
	A(23));

FDCPE_BASEADR_4MB0: FDCPE port map (BASEADR_4MB(0),BASEADR_4MB_D(0),clk,NOT reset,'0',BASEADR_4MB_CE(0));
BASEADR_4MB_D(0) <= (NOT D(1).PIN AND NOT D(3).PIN);
BASEADR_4MB_CE(0) <= (NOT AUTO_CONFIG_DONE(0) AND NOT RW AND NOT nAS AND NOT A(1) AND NOT A(4) AND 
	A(6) AND NOT A(5) AND NOT A(0) AND NOT A(2) AND NOT A(31) AND NOT A(30) AND NOT A(29) AND 
	NOT A(26) AND NOT A(25) AND NOT A(24) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND A(22) AND 
	A(21) AND NOT nDS AND A(3) AND NOT A(28) AND NOT A(27) AND A(19) AND NOT A(20) AND 
	A(23));

FDCPE_BASEADR_4MB1: FDCPE port map (BASEADR_4MB(1),BASEADR_4MB_D(1),clk,'0',NOT reset,BASEADR_4MB_CE(1));
BASEADR_4MB_D(1) <= ((D(1).PIN AND NOT D(2).PIN AND NOT D(3).PIN)
	OR (NOT D(1).PIN AND D(2).PIN AND NOT D(3).PIN));
BASEADR_4MB_CE(1) <= (NOT AUTO_CONFIG_DONE(0) AND NOT RW AND NOT nAS AND NOT A(1) AND NOT A(4) AND 
	A(6) AND NOT A(5) AND NOT A(0) AND NOT A(2) AND NOT A(31) AND NOT A(30) AND NOT A(29) AND 
	NOT A(26) AND NOT A(25) AND NOT A(24) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND A(22) AND 
	A(21) AND NOT nDS AND A(3) AND NOT A(28) AND NOT A(27) AND A(19) AND NOT A(20) AND 
	A(23));

FDCPE_BASEADR_4MB2: FDCPE port map (BASEADR_4MB(2),BASEADR_4MB_D(2),clk,NOT reset,'0',BASEADR_4MB_CE(2));
BASEADR_4MB_D(2) <= (D(1).PIN AND D(2).PIN AND NOT D(3).PIN);
BASEADR_4MB_CE(2) <= (NOT AUTO_CONFIG_DONE(0) AND NOT RW AND NOT nAS AND NOT A(1) AND NOT A(4) AND 
	A(6) AND NOT A(5) AND NOT A(0) AND NOT A(2) AND NOT A(31) AND NOT A(30) AND NOT A(29) AND 
	NOT A(26) AND NOT A(25) AND NOT A(24) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND A(22) AND 
	A(21) AND NOT nDS AND A(3) AND NOT A(28) AND NOT A(27) AND A(19) AND NOT A(20) AND 
	A(23));


BYTE(0) <= (($OpTx$DEC_BYTE_0_OBUF$4)
	OR (NOT RW AND NOT A(1) AND SIZ(1) AND NOT SIZ(0)));


BYTE(1) <= ((NOT RW AND A(1) AND A(0))
	OR (NOT RW AND NOT A(1) AND NOT SIZ(1) AND SIZ(0))
	OR (NOT RW AND NOT A(1) AND SIZ(1) AND NOT SIZ(0) AND NOT A(0)));


BYTE(2) <= ((NOT RW AND A(1))
	OR (NOT RW AND NOT SIZ(1) AND SIZ(0) AND NOT A(0)));


BYTE(3) <= ((NOT RW AND A(1))
	OR (NOT RW AND A(0)));

FDCPE_D0: FDCPE port map (D_I(0),D(0),clk,'0','0');
D(0) <= ((NOT AUTO_CONFIG_DONE(1) AND NOT A(4) AND A(6) AND NOT A(5) AND 
	NOT A(0) AND NOT A(2) AND NOT A(3))
	OR (AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND A(4) AND 
	NOT A(6) AND NOT A(5) AND NOT A(0) AND NOT A(2) AND A(3))
	OR (AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND NOT A(4) AND 
	NOT A(6) AND A(5) AND NOT A(0) AND A(2) AND NOT A(3))
	OR (NOT AUTO_CONFIG_DONE(0) AND A(1) AND NOT A(4) AND NOT A(6) AND 
	A(5) AND NOT A(0) AND A(2) AND NOT A(3))
	OR (NOT AUTO_CONFIG_DONE(0) AND NOT A(1) AND A(4) AND NOT A(6) AND 
	NOT A(5) AND NOT A(0) AND A(2) AND NOT A(3))
	OR (AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND A(1) AND 
	A(4) AND NOT A(6) AND NOT A(5) AND NOT A(0) AND A(3))
	OR (NOT D(0) AND AUTO_CONFIG_DONE(0) AND AUTO_CONFIG_DONE(1))
	OR (NOT AUTO_CONFIG_DONE(0) AND NOT A(1) AND NOT A(4) AND NOT A(5) AND 
	NOT A(0) AND NOT A(2) AND NOT A(3))
	OR (NOT AUTO_CONFIG_DONE(0) AND NOT A(4) AND A(6) AND NOT A(5) AND 
	NOT A(0) AND NOT A(2) AND NOT A(3))
	OR (AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND A(1) AND 
	NOT A(4) AND NOT A(6) AND A(5) AND NOT A(0) AND A(2)));
D(0) <= D_I(0) when D_OE(0) = '1' else 'Z';
D_OE(0) <= NOT Mtrien_Dout;

FDCPE_D1: FDCPE port map (D_I(1),D(1),clk,'0','0');
D(1) <= ((nCS2_OBUF.EXP)
	OR (AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND NOT A(1) AND 
	A(4) AND NOT A(6) AND NOT A(5) AND NOT A(0) AND A(2))
	OR (AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND NOT A(1) AND 
	A(4) AND NOT A(6) AND NOT A(5) AND NOT A(0) AND A(3))
	OR (AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND A(4) AND 
	NOT A(6) AND NOT A(5) AND NOT A(0) AND A(2) AND A(3))
	OR (NOT AUTO_CONFIG_DONE(0) AND A(1) AND A(4) AND NOT A(6) AND 
	NOT A(5) AND NOT A(0) AND NOT A(2) AND NOT A(3))
	OR (NOT AUTO_CONFIG_DONE(0) AND A(1) AND NOT A(4) AND NOT A(6) AND 
	NOT A(5) AND NOT A(0) AND A(2) AND NOT A(3))
	OR (NOT D(1) AND AUTO_CONFIG_DONE(0) AND AUTO_CONFIG_DONE(1))
	OR (AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND NOT A(4) AND 
	NOT A(5) AND NOT A(0) AND NOT A(2) AND NOT A(3))
	OR (NOT AUTO_CONFIG_DONE(0) AND NOT A(4) AND A(6) AND NOT A(5) AND 
	NOT A(0) AND NOT A(2) AND NOT A(3)));
D(1) <= D_I(1) when D_OE(1) = '1' else 'Z';
D_OE(1) <= NOT Mtrien_Dout;

FDCPE_D2: FDCPE port map (D_I(2),D(2),clk,'0','0');
D(2) <= ((AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND A(1) AND 
	NOT A(4) AND NOT A(6) AND NOT A(5) AND NOT A(0) AND NOT A(3))
	OR (AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND A(1) AND 
	NOT A(4) AND NOT A(6) AND NOT A(0) AND A(2) AND NOT A(3))
	OR (NOT AUTO_CONFIG_DONE(1) AND A(1) AND A(4) AND NOT A(6) AND 
	NOT A(5) AND NOT A(0) AND A(2) AND NOT A(3))
	OR (AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND NOT A(1) AND 
	A(4) AND NOT A(6) AND NOT A(5) AND NOT A(0) AND A(2) AND A(3))
	OR (NOT D(2) AND AUTO_CONFIG_DONE(0) AND AUTO_CONFIG_DONE(1))
	OR (NOT AUTO_CONFIG_DONE(0) AND NOT A(4) AND A(6) AND NOT A(5) AND 
	NOT A(0) AND NOT A(2) AND NOT A(3))
	OR (NOT AUTO_CONFIG_DONE(1) AND NOT A(4) AND A(6) AND NOT A(5) AND 
	NOT A(0) AND NOT A(2) AND NOT A(3))
	OR (NOT AUTO_CONFIG_DONE(0) AND A(1) AND A(4) AND NOT A(6) AND 
	NOT A(5) AND NOT A(0) AND A(2) AND NOT A(3)));
D(2) <= D_I(2) when D_OE(2) = '1' else 'Z';
D_OE(2) <= NOT Mtrien_Dout;

FDCPE_D3: FDCPE port map (D_I(3),D(3),clk,'0','0');
D(3) <= ((BYTE_1_OBUF.EXP)
	OR (NOT D(3) AND AUTO_CONFIG_DONE(0) AND AUTO_CONFIG_DONE(1))
	OR (NOT AUTO_CONFIG_DONE(0) AND A(1) AND A(4) AND NOT A(6) AND 
	NOT A(5) AND NOT A(0) AND NOT A(3))
	OR (NOT AUTO_CONFIG_DONE(0) AND NOT A(4) AND A(6) AND NOT A(5) AND 
	NOT A(0) AND NOT A(2) AND NOT A(3))
	OR (NOT AUTO_CONFIG_DONE(1) AND NOT A(4) AND A(6) AND NOT A(5) AND 
	NOT A(0) AND NOT A(2) AND NOT A(3))
	OR (AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND A(1) AND 
	A(4) AND NOT A(6) AND NOT A(5) AND NOT A(0) AND A(2))
	OR (NOT AUTO_CONFIG_DONE(0) AND A(1) AND NOT A(6) AND NOT A(5) AND 
	NOT A(0) AND NOT A(2) AND NOT A(3))
	OR (NOT AUTO_CONFIG_DONE(1) AND A(1) AND NOT A(6) AND NOT A(5) AND 
	NOT A(0) AND NOT A(2) AND NOT A(3)));
D(3) <= D_I(3) when D_OE(3) = '1' else 'Z';
D_OE(3) <= NOT Mtrien_Dout;


DSACK_I(0) <= NOT (((NOT SHUT_UP(0) AND BASEADR(0) AND BASEADR(1) AND 
	BASEADR(2) AND NOT nAS AND NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND A(22) AND A(21) AND NOT A(28) AND NOT A(27) AND A(23))
	OR (NOT SHUT_UP(0) AND BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND 
	BASEADR_4MB(2) AND NOT nAS AND NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(22) AND A(21) AND NOT A(28) AND NOT A(27) AND A(23))
	OR (NOT SHUT_UP(0) AND BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND 
	NOT BASEADR_4MB(2) AND NOT nAS AND NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(22) AND A(21) AND NOT A(28) AND NOT A(27) AND NOT A(23))
	OR (NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND 
	BASEADR_4MB(2) AND NOT nAS AND NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(22) AND NOT A(21) AND NOT A(28) AND NOT A(27) AND A(23))
	OR (NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND 
	NOT BASEADR_4MB(2) AND NOT nAS AND NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(22) AND NOT A(21) AND NOT A(28) AND NOT A(27) AND NOT A(23))
	OR (Mtridata_Dout(3).EXP)
	OR (NOT SHUT_UP(0) AND BASEADR(0) AND BASEADR(1) AND 
	NOT BASEADR(2) AND NOT nAS AND NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND A(22) AND A(21) AND NOT A(28) AND NOT A(27) AND NOT A(23))
	OR (NOT SHUT_UP(0) AND BASEADR(0) AND NOT BASEADR(1) AND 
	BASEADR(2) AND NOT nAS AND NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(22) AND A(21) AND NOT A(28) AND NOT A(27) AND A(23))
	OR (NOT SHUT_UP(0) AND BASEADR(0) AND NOT BASEADR(1) AND 
	NOT BASEADR(2) AND NOT nAS AND NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(22) AND A(21) AND NOT A(28) AND NOT A(27) AND NOT A(23))
	OR (NOT SHUT_UP(0) AND NOT BASEADR(0) AND BASEADR(1) AND 
	BASEADR(2) AND NOT nAS AND NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND A(22) AND NOT A(21) AND NOT A(28) AND NOT A(27) AND A(23))
	OR (NOT SHUT_UP(0) AND NOT BASEADR(0) AND BASEADR(1) AND 
	NOT BASEADR(2) AND NOT nAS AND NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND A(22) AND NOT A(21) AND NOT A(28) AND NOT A(27) AND NOT A(23))
	OR (NOT SHUT_UP(0) AND BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
	BASEADR_4MB(2) AND NOT nAS AND NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND A(22) AND A(21) AND NOT A(28) AND NOT A(27) AND A(23))
	OR (NOT SHUT_UP(0) AND BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
	NOT BASEADR_4MB(2) AND NOT nAS AND NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND A(22) AND A(21) AND NOT A(28) AND NOT A(27) AND NOT A(23))
	OR (NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
	BASEADR_4MB(2) AND NOT nAS AND NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND A(22) AND NOT A(21) AND NOT A(28) AND NOT A(27) AND A(23))
	OR (NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
	NOT BASEADR_4MB(2) AND NOT nAS AND NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND A(22) AND NOT A(21) AND NOT A(28) AND NOT A(27) AND NOT A(23))));
DSACK(0) <= DSACK_I(0) when DSACK_OE(0) = '1' else 'Z';
DSACK_OE(0) <= DSACK_INT(1)/DSACK_INT(1)_TRST;


DSACK_I(1) <= DSACK(1)_BUFR;
DSACK(1) <= DSACK_I(1) when DSACK_OE(1) = '1' else 'Z';
DSACK_OE(1) <= DSACK_INT(1)/DSACK_INT(1)_TRST;


DSACK(1)_BUFR <= NOT (((BASEADR(1).EXP)
	OR (NOT SHUT_UP(0) AND BASEADR(0) AND BASEADR(1) AND 
	BASEADR(2) AND NOT nAS AND NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND A(22) AND A(21) AND NOT A(28) AND NOT A(27) AND A(23))
	OR (NOT SHUT_UP(0) AND BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND 
	BASEADR_4MB(2) AND NOT nAS AND NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(22) AND A(21) AND NOT A(28) AND NOT A(27) AND A(23))
	OR (NOT SHUT_UP(0) AND BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND 
	NOT BASEADR_4MB(2) AND NOT nAS AND NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(22) AND A(21) AND NOT A(28) AND NOT A(27) AND NOT A(23))
	OR (NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND 
	BASEADR_4MB(2) AND NOT nAS AND NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(22) AND NOT A(21) AND NOT A(28) AND NOT A(27) AND A(23))
	OR (NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND 
	NOT BASEADR_4MB(2) AND NOT nAS AND NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(22) AND NOT A(21) AND NOT A(28) AND NOT A(27) AND NOT A(23))
	OR (AUTO_CONFIG_DONE(1).EXP)
	OR (NOT SHUT_UP(0) AND BASEADR(0) AND BASEADR(1) AND 
	NOT BASEADR(2) AND NOT nAS AND NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND A(22) AND A(21) AND NOT A(28) AND NOT A(27) AND NOT A(23))
	OR (NOT SHUT_UP(0) AND BASEADR(0) AND NOT BASEADR(1) AND 
	BASEADR(2) AND NOT nAS AND NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(22) AND A(21) AND NOT A(28) AND NOT A(27) AND A(23))
	OR (NOT SHUT_UP(0) AND BASEADR(0) AND NOT BASEADR(1) AND 
	NOT BASEADR(2) AND NOT nAS AND NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(22) AND A(21) AND NOT A(28) AND NOT A(27) AND NOT A(23))
	OR (NOT SHUT_UP(0) AND NOT BASEADR(0) AND BASEADR(1) AND 
	BASEADR(2) AND NOT nAS AND NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND A(22) AND NOT A(21) AND NOT A(28) AND NOT A(27) AND A(23))
	OR (NOT SHUT_UP(0) AND NOT BASEADR(0) AND BASEADR(1) AND 
	NOT BASEADR(2) AND NOT nAS AND NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND A(22) AND NOT A(21) AND NOT A(28) AND NOT A(27) AND NOT A(23))
	OR (NOT DSACK_16BIT AND NOT nAS)
	OR (NOT SHUT_UP(0) AND BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
	BASEADR_4MB(2) AND NOT nAS AND NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND A(22) AND A(21) AND NOT A(28) AND NOT A(27) AND A(23))
	OR (NOT SHUT_UP(0) AND BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
	NOT BASEADR_4MB(2) AND NOT nAS AND NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND A(22) AND A(21) AND NOT A(28) AND NOT A(27) AND NOT A(23))
	OR (NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
	BASEADR_4MB(2) AND NOT nAS AND NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND A(22) AND NOT A(21) AND NOT A(28) AND NOT A(27) AND A(23))
	OR (NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
	NOT BASEADR_4MB(2) AND NOT nAS AND NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND A(22) AND NOT A(21) AND NOT A(28) AND NOT A(27) AND NOT A(23))));

FDCPE_DSACK_16BIT: FDCPE port map (DSACK_16BIT,DSACK_16BIT_D,NOT clk,'0',NOT reset);
DSACK_16BIT_D <= ((IDE_ENABLE.EXP)
	OR (NOT SHUT_UP(0) AND BASEADR(0) AND BASEADR(1) AND 
	NOT BASEADR(2) AND NOT DSACK_16BIT AND NOT nAS AND NOT A(31) AND NOT A(30) AND NOT A(29) AND 
	NOT A(26) AND NOT A(25) AND NOT A(24) AND A(22) AND A(21) AND NOT A(28) AND NOT A(27) AND 
	NOT A(23) AND $OpTx$INV$40)
	OR (NOT SHUT_UP(0) AND BASEADR(0) AND NOT BASEADR(1) AND 
	BASEADR(2) AND NOT DSACK_16BIT AND NOT nAS AND NOT A(31) AND NOT A(30) AND NOT A(29) AND 
	NOT A(26) AND NOT A(25) AND NOT A(24) AND NOT A(22) AND A(21) AND NOT A(28) AND NOT A(27) AND 
	A(23) AND $OpTx$INV$40)
	OR (NOT SHUT_UP(0) AND NOT BASEADR(0) AND BASEADR(1) AND 
	BASEADR(2) AND NOT DSACK_16BIT AND NOT nAS AND NOT A(31) AND NOT A(30) AND NOT A(29) AND 
	NOT A(26) AND NOT A(25) AND NOT A(24) AND A(22) AND NOT A(21) AND NOT A(28) AND NOT A(27) AND 
	A(23) AND $OpTx$INV$40)
	OR (NOT SHUT_UP(0) AND NOT BASEADR(0) AND BASEADR(1) AND 
	NOT BASEADR(2) AND NOT DSACK_16BIT AND NOT nAS AND NOT A(31) AND NOT A(30) AND NOT A(29) AND 
	NOT A(26) AND NOT A(25) AND NOT A(24) AND A(22) AND NOT A(21) AND NOT A(28) AND NOT A(27) AND 
	NOT A(23) AND $OpTx$INV$40)
	OR (NOT SHUT_UP(0) AND NOT BASEADR(0) AND NOT BASEADR(1) AND 
	BASEADR(2) AND NOT DSACK_16BIT AND NOT nAS AND NOT A(31) AND NOT A(30) AND NOT A(29) AND 
	NOT A(26) AND NOT A(25) AND NOT A(24) AND NOT A(22) AND NOT A(21) AND NOT A(28) AND NOT A(27) AND 
	A(23) AND $OpTx$INV$40)
	OR (IO5_OBUF.EXP)
	OR (NOT SHUT_UP(0) AND BASEADR(0) AND NOT BASEADR(1) AND 
	NOT BASEADR(2) AND NOT DSACK_16BIT AND NOT nAS AND NOT A(31) AND NOT A(30) AND NOT A(29) AND 
	NOT A(26) AND NOT A(25) AND NOT A(24) AND NOT A(22) AND A(21) AND NOT A(28) AND NOT A(27) AND 
	NOT A(23) AND $OpTx$INV$40)
	OR (NOT SHUT_UP(0) AND NOT BASEADR(0) AND NOT BASEADR(1) AND 
	NOT BASEADR(2) AND NOT DSACK_16BIT AND NOT nAS AND NOT A(31) AND NOT A(30) AND NOT A(29) AND 
	NOT A(26) AND NOT A(25) AND NOT A(24) AND NOT A(22) AND NOT A(21) AND NOT A(28) AND NOT A(27) AND 
	NOT A(23) AND $OpTx$INV$40)
	OR (NOT SHUT_UP(0) AND BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
	BASEADR_4MB(2) AND NOT DSACK_16BIT AND NOT nAS AND NOT A(31) AND NOT A(30) AND NOT A(29) AND 
	NOT A(26) AND NOT A(25) AND NOT A(24) AND A(22) AND A(21) AND NOT A(28) AND NOT A(27) AND 
	A(23) AND $OpTx$INV$40)
	OR (NOT SHUT_UP(0) AND BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND 
	BASEADR_4MB(2) AND NOT DSACK_16BIT AND NOT nAS AND NOT A(31) AND NOT A(30) AND NOT A(29) AND 
	NOT A(26) AND NOT A(25) AND NOT A(24) AND NOT A(22) AND A(21) AND NOT A(28) AND NOT A(27) AND 
	A(23) AND $OpTx$INV$40)
	OR (NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
	BASEADR_4MB(2) AND NOT DSACK_16BIT AND NOT nAS AND NOT A(31) AND NOT A(30) AND NOT A(29) AND 
	NOT A(26) AND NOT A(25) AND NOT A(24) AND A(22) AND NOT A(21) AND NOT A(28) AND NOT A(27) AND 
	A(23) AND $OpTx$INV$40)
	OR (RW AND NOT nAS AND NOT IDE_ENABLE AND NOT IDE_DSACK_D1 AND 
	NOT $OpTx$INV$40)
	OR (NOT RW AND NOT DSACK_16BIT AND NOT nAS AND NOT IDE_ENABLE AND 
	NOT $OpTx$INV$40)
	OR (NOT DSACK_16BIT AND NOT nAS AND IDE_ENABLE AND NOT IDE_WAIT AND 
	NOT $OpTx$INV$40)
	OR (NOT nAS AND IDE_ENABLE AND NOT IDE_DSACK_D1 AND IDE_WAIT AND 
	NOT $OpTx$INV$40)
	OR (NOT SHUT_UP(0) AND BASEADR(0) AND BASEADR(1) AND 
	BASEADR(2) AND NOT DSACK_16BIT AND NOT nAS AND NOT A(31) AND NOT A(30) AND NOT A(29) AND 
	NOT A(26) AND NOT A(25) AND NOT A(24) AND A(22) AND A(21) AND NOT A(28) AND NOT A(27) AND 
	A(23) AND $OpTx$INV$40));




































IDE_A(0) <= A(9);


IDE_A(1) <= A(10);


IDE_A(2) <= A(11);

FDCPE_IDE_BASEADR0: FDCPE port map (IDE_BASEADR(0),D(0).PIN,clk,'0',NOT reset,IDE_BASEADR_CE(0));
IDE_BASEADR_CE(0) <= (AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND NOT RW AND 
	NOT nAS AND A(1) AND NOT A(4) AND A(6) AND NOT A(5) AND NOT A(0) AND NOT A(2) AND 
	NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND NOT A(25) AND NOT A(24) AND NOT A(18) AND 
	NOT A(17) AND NOT A(16) AND A(22) AND A(21) AND NOT nDS AND A(3) AND NOT A(28) AND 
	NOT A(27) AND A(19) AND NOT A(20) AND A(23));

FDCPE_IDE_BASEADR1: FDCPE port map (IDE_BASEADR(1),D(1).PIN,clk,NOT reset,'0',IDE_BASEADR_CE(1));
IDE_BASEADR_CE(1) <= (AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND NOT RW AND 
	NOT nAS AND A(1) AND NOT A(4) AND A(6) AND NOT A(5) AND NOT A(0) AND NOT A(2) AND 
	NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND NOT A(25) AND NOT A(24) AND NOT A(18) AND 
	NOT A(17) AND NOT A(16) AND A(22) AND A(21) AND NOT nDS AND A(3) AND NOT A(28) AND 
	NOT A(27) AND A(19) AND NOT A(20) AND A(23));

FDCPE_IDE_BASEADR2: FDCPE port map (IDE_BASEADR(2),D(2).PIN,clk,NOT reset,'0',IDE_BASEADR_CE(2));
IDE_BASEADR_CE(2) <= (AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND NOT RW AND 
	NOT nAS AND A(1) AND NOT A(4) AND A(6) AND NOT A(5) AND NOT A(0) AND NOT A(2) AND 
	NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND NOT A(25) AND NOT A(24) AND NOT A(18) AND 
	NOT A(17) AND NOT A(16) AND A(22) AND A(21) AND NOT nDS AND A(3) AND NOT A(28) AND 
	NOT A(27) AND A(19) AND NOT A(20) AND A(23));

FDCPE_IDE_BASEADR3: FDCPE port map (IDE_BASEADR(3),D(3).PIN,clk,'0',NOT reset,IDE_BASEADR_CE(3));
IDE_BASEADR_CE(3) <= (AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND NOT RW AND 
	NOT nAS AND A(1) AND NOT A(4) AND A(6) AND NOT A(5) AND NOT A(0) AND NOT A(2) AND 
	NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND NOT A(25) AND NOT A(24) AND NOT A(18) AND 
	NOT A(17) AND NOT A(16) AND A(22) AND A(21) AND NOT nDS AND A(3) AND NOT A(28) AND 
	NOT A(27) AND A(19) AND NOT A(20) AND A(23));

FDCPE_IDE_BASEADR4: FDCPE port map (IDE_BASEADR(4),D(0).PIN,clk,NOT reset,'0',IDE_BASEADR_CE(4));
IDE_BASEADR_CE(4) <= (AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND NOT RW AND 
	NOT nAS AND NOT A(1) AND NOT A(4) AND A(6) AND NOT A(5) AND NOT A(0) AND NOT A(2) AND 
	NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND NOT A(25) AND NOT A(24) AND NOT A(18) AND 
	NOT A(17) AND NOT A(16) AND A(22) AND A(21) AND NOT nDS AND A(3) AND NOT A(28) AND 
	NOT A(27) AND A(19) AND NOT A(20) AND A(23));

FDCPE_IDE_BASEADR5: FDCPE port map (IDE_BASEADR(5),D(1).PIN,clk,'0',NOT reset,IDE_BASEADR_CE(5));
IDE_BASEADR_CE(5) <= (AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND NOT RW AND 
	NOT nAS AND NOT A(1) AND NOT A(4) AND A(6) AND NOT A(5) AND NOT A(0) AND NOT A(2) AND 
	NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND NOT A(25) AND NOT A(24) AND NOT A(18) AND 
	NOT A(17) AND NOT A(16) AND A(22) AND A(21) AND NOT nDS AND A(3) AND NOT A(28) AND 
	NOT A(27) AND A(19) AND NOT A(20) AND A(23));

FDCPE_IDE_BASEADR6: FDCPE port map (IDE_BASEADR(6),D(2).PIN,clk,'0',NOT reset,IDE_BASEADR_CE(6));
IDE_BASEADR_CE(6) <= (AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND NOT RW AND 
	NOT nAS AND NOT A(1) AND NOT A(4) AND A(6) AND NOT A(5) AND NOT A(0) AND NOT A(2) AND 
	NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND NOT A(25) AND NOT A(24) AND NOT A(18) AND 
	NOT A(17) AND NOT A(16) AND A(22) AND A(21) AND NOT nDS AND A(3) AND NOT A(28) AND 
	NOT A(27) AND A(19) AND NOT A(20) AND A(23));

FDCPE_IDE_BASEADR7: FDCPE port map (IDE_BASEADR(7),D(3).PIN,clk,'0',NOT reset,IDE_BASEADR_CE(7));
IDE_BASEADR_CE(7) <= (AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND NOT RW AND 
	NOT nAS AND NOT A(1) AND NOT A(4) AND A(6) AND NOT A(5) AND NOT A(0) AND NOT A(2) AND 
	NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND NOT A(25) AND NOT A(24) AND NOT A(18) AND 
	NOT A(17) AND NOT A(16) AND A(22) AND A(21) AND NOT nDS AND A(3) AND NOT A(28) AND 
	NOT A(27) AND A(19) AND NOT A(20) AND A(23));


IDE_CS(0) <= NOT A(12);


IDE_CS(1) <= NOT A(13);

FDCPE_IDE_DSACK_D0: FDCPE port map (IDE_DSACK_D0,IDE_DSACK_D0_D,NOT clk,'0',NOT reset);
IDE_DSACK_D0_D <= ((NOT SHUT_UP(0) AND BASEADR(0) AND BASEADR(1) AND 
	NOT BASEADR(2) AND NOT nAS AND NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND A(22) AND A(21) AND NOT A(28) AND NOT A(27) AND NOT A(23))
	OR (NOT SHUT_UP(0) AND BASEADR(0) AND NOT BASEADR(1) AND 
	NOT BASEADR(2) AND NOT nAS AND NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(22) AND A(21) AND NOT A(28) AND NOT A(27) AND NOT A(23))
	OR (NOT SHUT_UP(0) AND NOT BASEADR(0) AND BASEADR(1) AND 
	NOT BASEADR(2) AND NOT nAS AND NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND A(22) AND NOT A(21) AND NOT A(28) AND NOT A(27) AND NOT A(23))
	OR (NOT SHUT_UP(0) AND NOT BASEADR(0) AND NOT BASEADR(1) AND 
	NOT BASEADR(2) AND NOT nAS AND NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(22) AND NOT A(21) AND NOT A(28) AND NOT A(27) AND NOT A(23))
	OR (NOT SHUT_UP(0) AND BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
	BASEADR_4MB(2) AND NOT nAS AND NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND A(22) AND A(21) AND NOT A(28) AND NOT A(27) AND A(23))
	OR (BASEADR_4MB(0).EXP)
	OR (NOT SHUT_UP(0) AND BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
	NOT BASEADR_4MB(2) AND NOT nAS AND NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND A(22) AND A(21) AND NOT A(28) AND NOT A(27) AND NOT A(23))
	OR (NOT SHUT_UP(0) AND BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND 
	BASEADR_4MB(2) AND NOT nAS AND NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(22) AND A(21) AND NOT A(28) AND NOT A(27) AND A(23))
	OR (NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
	BASEADR_4MB(2) AND NOT nAS AND NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND A(22) AND NOT A(21) AND NOT A(28) AND NOT A(27) AND A(23))
	OR (NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
	NOT BASEADR_4MB(2) AND NOT nAS AND NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND A(22) AND NOT A(21) AND NOT A(28) AND NOT A(27) AND NOT A(23))
	OR (NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND 
	BASEADR_4MB(2) AND NOT nAS AND NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(22) AND NOT A(21) AND NOT A(28) AND NOT A(27) AND A(23))
	OR (NOT nAS AND NOT $OpTx$INV$40)
	OR (NOT SHUT_UP(0) AND BASEADR(0) AND BASEADR(1) AND 
	BASEADR(2) AND NOT nAS AND NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND A(22) AND A(21) AND NOT A(28) AND NOT A(27) AND A(23))
	OR (NOT SHUT_UP(0) AND BASEADR(0) AND NOT BASEADR(1) AND 
	BASEADR(2) AND NOT nAS AND NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(22) AND A(21) AND NOT A(28) AND NOT A(27) AND A(23))
	OR (NOT SHUT_UP(0) AND NOT BASEADR(0) AND BASEADR(1) AND 
	BASEADR(2) AND NOT nAS AND NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND A(22) AND NOT A(21) AND NOT A(28) AND NOT A(27) AND A(23))
	OR (NOT SHUT_UP(0) AND NOT BASEADR(0) AND NOT BASEADR(1) AND 
	BASEADR(2) AND NOT nAS AND NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND NOT A(25) AND 
	NOT A(24) AND NOT A(22) AND NOT A(21) AND NOT A(28) AND NOT A(27) AND A(23)));

FDCPE_IDE_DSACK_D1: FDCPE port map (IDE_DSACK_D1,IDE_DSACK_D1_D,NOT clk,'0',NOT reset);
IDE_DSACK_D1_D <= ((IDE_BASEADR(6).EXP)
	OR (NOT SHUT_UP(0) AND BASEADR(0) AND BASEADR(1) AND 
	NOT BASEADR(2) AND NOT nAS AND NOT IDE_DSACK_D0 AND NOT A(31) AND NOT A(30) AND NOT A(29) AND 
	NOT A(26) AND NOT A(25) AND NOT A(24) AND A(22) AND A(21) AND NOT A(28) AND NOT A(27) AND 
	NOT A(23))
	OR (NOT SHUT_UP(0) AND BASEADR(0) AND NOT BASEADR(1) AND 
	NOT BASEADR(2) AND NOT nAS AND NOT IDE_DSACK_D0 AND NOT A(31) AND NOT A(30) AND NOT A(29) AND 
	NOT A(26) AND NOT A(25) AND NOT A(24) AND NOT A(22) AND A(21) AND NOT A(28) AND NOT A(27) AND 
	NOT A(23))
	OR (NOT SHUT_UP(0) AND NOT BASEADR(0) AND BASEADR(1) AND 
	NOT BASEADR(2) AND NOT nAS AND NOT IDE_DSACK_D0 AND NOT A(31) AND NOT A(30) AND NOT A(29) AND 
	NOT A(26) AND NOT A(25) AND NOT A(24) AND A(22) AND NOT A(21) AND NOT A(28) AND NOT A(27) AND 
	NOT A(23))
	OR (NOT SHUT_UP(0) AND NOT BASEADR(0) AND NOT BASEADR(1) AND 
	NOT BASEADR(2) AND NOT nAS AND NOT IDE_DSACK_D0 AND NOT A(31) AND NOT A(30) AND NOT A(29) AND 
	NOT A(26) AND NOT A(25) AND NOT A(24) AND NOT A(22) AND NOT A(21) AND NOT A(28) AND NOT A(27) AND 
	NOT A(23))
	OR (NOT SHUT_UP(0) AND BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
	BASEADR_4MB(2) AND NOT nAS AND NOT IDE_DSACK_D0 AND NOT A(31) AND NOT A(30) AND NOT A(29) AND 
	NOT A(26) AND NOT A(25) AND NOT A(24) AND A(22) AND A(21) AND NOT A(28) AND NOT A(27) AND 
	A(23))
	OR (IDE_BASEADR(0).EXP)
	OR (NOT SHUT_UP(0) AND BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
	NOT BASEADR_4MB(2) AND NOT nAS AND NOT IDE_DSACK_D0 AND NOT A(31) AND NOT A(30) AND NOT A(29) AND 
	NOT A(26) AND NOT A(25) AND NOT A(24) AND A(22) AND A(21) AND NOT A(28) AND NOT A(27) AND 
	NOT A(23))
	OR (NOT SHUT_UP(0) AND BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND 
	BASEADR_4MB(2) AND NOT nAS AND NOT IDE_DSACK_D0 AND NOT A(31) AND NOT A(30) AND NOT A(29) AND 
	NOT A(26) AND NOT A(25) AND NOT A(24) AND NOT A(22) AND A(21) AND NOT A(28) AND NOT A(27) AND 
	A(23))
	OR (NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
	BASEADR_4MB(2) AND NOT nAS AND NOT IDE_DSACK_D0 AND NOT A(31) AND NOT A(30) AND NOT A(29) AND 
	NOT A(26) AND NOT A(25) AND NOT A(24) AND A(22) AND NOT A(21) AND NOT A(28) AND NOT A(27) AND 
	A(23))
	OR (NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
	NOT BASEADR_4MB(2) AND NOT nAS AND NOT IDE_DSACK_D0 AND NOT A(31) AND NOT A(30) AND NOT A(29) AND 
	NOT A(26) AND NOT A(25) AND NOT A(24) AND A(22) AND NOT A(21) AND NOT A(28) AND NOT A(27) AND 
	NOT A(23))
	OR (NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND 
	BASEADR_4MB(2) AND NOT nAS AND NOT IDE_DSACK_D0 AND NOT A(31) AND NOT A(30) AND NOT A(29) AND 
	NOT A(26) AND NOT A(25) AND NOT A(24) AND NOT A(22) AND NOT A(21) AND NOT A(28) AND NOT A(27) AND 
	A(23))
	OR (NOT nAS AND NOT IDE_DSACK_D0 AND NOT $OpTx$INV$40)
	OR (NOT SHUT_UP(0) AND BASEADR(0) AND BASEADR(1) AND 
	BASEADR(2) AND NOT nAS AND NOT IDE_DSACK_D0 AND NOT A(31) AND NOT A(30) AND NOT A(29) AND 
	NOT A(26) AND NOT A(25) AND NOT A(24) AND A(22) AND A(21) AND NOT A(28) AND NOT A(27) AND 
	A(23))
	OR (NOT SHUT_UP(0) AND BASEADR(0) AND NOT BASEADR(1) AND 
	BASEADR(2) AND NOT nAS AND NOT IDE_DSACK_D0 AND NOT A(31) AND NOT A(30) AND NOT A(29) AND 
	NOT A(26) AND NOT A(25) AND NOT A(24) AND NOT A(22) AND A(21) AND NOT A(28) AND NOT A(27) AND 
	A(23))
	OR (NOT SHUT_UP(0) AND NOT BASEADR(0) AND BASEADR(1) AND 
	BASEADR(2) AND NOT nAS AND NOT IDE_DSACK_D0 AND NOT A(31) AND NOT A(30) AND NOT A(29) AND 
	NOT A(26) AND NOT A(25) AND NOT A(24) AND A(22) AND NOT A(21) AND NOT A(28) AND NOT A(27) AND 
	A(23))
	OR (NOT SHUT_UP(0) AND NOT BASEADR(0) AND NOT BASEADR(1) AND 
	BASEADR(2) AND NOT nAS AND NOT IDE_DSACK_D0 AND NOT A(31) AND NOT A(30) AND NOT A(29) AND 
	NOT A(26) AND NOT A(25) AND NOT A(24) AND NOT A(22) AND NOT A(21) AND NOT A(28) AND NOT A(27) AND 
	A(23)));

FTCPE_IDE_ENABLE: FTCPE port map (IDE_ENABLE,IDE_ENABLE_T,NOT clk,NOT reset,'0');
IDE_ENABLE_T <= (NOT RW AND NOT nAS AND NOT IDE_ENABLE AND NOT $OpTx$INV$40);


IDE_R <= NOT ((RW AND NOT nAS AND IDE_ENABLE AND NOT $OpTx$INV$40));


IDE_W <= NOT ((NOT RW AND NOT nAS AND NOT $OpTx$INV$40));


INT2 <= NOT ((NOT IDE_ENABLE AND NOT $OpTx$INV$40));


IO4 <= (($OpTx$DEC_IO4_OBUF$2)
	OR (ROM_OUT_ENABLE_S AND NOT IDE_ENABLE AND NOT $OpTx$INV$40));


IO5 <= NOT (((IDE_ENABLE AND NOT A(3))
	OR (NOT A(3) AND $OpTx$INV$40)));


ROM_ENABLE <= NOT ((NOT IDE_ENABLE AND NOT $OpTx$INV$40));

FDCPE_ROM_OUT_ENABLE_S: FDCPE port map (ROM_OUT_ENABLE_S,ROM_OUT_ENABLE_S_D,NOT clk,'0',NOT reset);
ROM_OUT_ENABLE_S_D <= ((BASEADR_4MB(1).EXP)
	OR (NOT SHUT_UP(0) AND BASEADR(0) AND BASEADR(1) AND 
	NOT BASEADR(2) AND NOT ROM_OUT_ENABLE_S AND NOT nAS AND NOT A(31) AND NOT A(30) AND NOT A(29) AND 
	NOT A(26) AND NOT A(25) AND NOT A(24) AND A(22) AND A(21) AND NOT A(28) AND NOT A(27) AND 
	NOT A(23) AND $OpTx$INV$40)
	OR (NOT SHUT_UP(0) AND BASEADR(0) AND NOT BASEADR(1) AND 
	BASEADR(2) AND NOT ROM_OUT_ENABLE_S AND NOT nAS AND NOT A(31) AND NOT A(30) AND NOT A(29) AND 
	NOT A(26) AND NOT A(25) AND NOT A(24) AND NOT A(22) AND A(21) AND NOT A(28) AND NOT A(27) AND 
	A(23) AND $OpTx$INV$40)
	OR (NOT SHUT_UP(0) AND BASEADR(0) AND NOT BASEADR(1) AND 
	NOT BASEADR(2) AND NOT ROM_OUT_ENABLE_S AND NOT nAS AND NOT A(31) AND NOT A(30) AND NOT A(29) AND 
	NOT A(26) AND NOT A(25) AND NOT A(24) AND NOT A(22) AND A(21) AND NOT A(28) AND NOT A(27) AND 
	NOT A(23) AND $OpTx$INV$40)
	OR (NOT SHUT_UP(0) AND NOT BASEADR(0) AND BASEADR(1) AND 
	NOT BASEADR(2) AND NOT ROM_OUT_ENABLE_S AND NOT nAS AND NOT A(31) AND NOT A(30) AND NOT A(29) AND 
	NOT A(26) AND NOT A(25) AND NOT A(24) AND A(22) AND NOT A(21) AND NOT A(28) AND NOT A(27) AND 
	NOT A(23) AND $OpTx$INV$40)
	OR (NOT SHUT_UP(0) AND NOT BASEADR(0) AND NOT BASEADR(1) AND 
	BASEADR(2) AND NOT ROM_OUT_ENABLE_S AND NOT nAS AND NOT A(31) AND NOT A(30) AND NOT A(29) AND 
	NOT A(26) AND NOT A(25) AND NOT A(24) AND NOT A(22) AND NOT A(21) AND NOT A(28) AND NOT A(27) AND 
	A(23) AND $OpTx$INV$40)
	OR (IDE_BASEADR(7).EXP)
	OR (NOT SHUT_UP(0) AND NOT BASEADR(0) AND NOT BASEADR(1) AND 
	NOT BASEADR(2) AND NOT ROM_OUT_ENABLE_S AND NOT nAS AND NOT A(31) AND NOT A(30) AND NOT A(29) AND 
	NOT A(26) AND NOT A(25) AND NOT A(24) AND NOT A(22) AND NOT A(21) AND NOT A(28) AND NOT A(27) AND 
	NOT A(23) AND $OpTx$INV$40)
	OR (NOT SHUT_UP(0) AND BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
	BASEADR_4MB(2) AND NOT ROM_OUT_ENABLE_S AND NOT nAS AND NOT A(31) AND NOT A(30) AND NOT A(29) AND 
	NOT A(26) AND NOT A(25) AND NOT A(24) AND A(22) AND A(21) AND NOT A(28) AND NOT A(27) AND 
	A(23) AND $OpTx$INV$40)
	OR (NOT SHUT_UP(0) AND BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND 
	BASEADR_4MB(2) AND NOT ROM_OUT_ENABLE_S AND NOT nAS AND NOT A(31) AND NOT A(30) AND NOT A(29) AND 
	NOT A(26) AND NOT A(25) AND NOT A(24) AND NOT A(22) AND A(21) AND NOT A(28) AND NOT A(27) AND 
	A(23) AND $OpTx$INV$40)
	OR (NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
	BASEADR_4MB(2) AND NOT ROM_OUT_ENABLE_S AND NOT nAS AND NOT A(31) AND NOT A(30) AND NOT A(29) AND 
	NOT A(26) AND NOT A(25) AND NOT A(24) AND A(22) AND NOT A(21) AND NOT A(28) AND NOT A(27) AND 
	A(23) AND $OpTx$INV$40)
	OR (NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND 
	BASEADR_4MB(2) AND NOT ROM_OUT_ENABLE_S AND NOT nAS AND NOT A(31) AND NOT A(30) AND NOT A(29) AND 
	NOT A(26) AND NOT A(25) AND NOT A(24) AND NOT A(22) AND NOT A(21) AND NOT A(28) AND NOT A(27) AND 
	A(23) AND $OpTx$INV$40)
	OR (NOT RW AND NOT ROM_OUT_ENABLE_S AND NOT nAS AND NOT $OpTx$INV$40)
	OR (NOT ROM_OUT_ENABLE_S AND NOT nAS AND IDE_ENABLE AND 
	NOT $OpTx$INV$40)
	OR (RW AND NOT nAS AND NOT IDE_ENABLE AND NOT IDE_DSACK_D0 AND 
	NOT $OpTx$INV$40)
	OR (NOT SHUT_UP(0) AND BASEADR(0) AND BASEADR(1) AND 
	BASEADR(2) AND NOT ROM_OUT_ENABLE_S AND NOT nAS AND NOT A(31) AND NOT A(30) AND NOT A(29) AND 
	NOT A(26) AND NOT A(25) AND NOT A(24) AND A(22) AND A(21) AND NOT A(28) AND NOT A(27) AND 
	A(23) AND $OpTx$INV$40)
	OR (NOT SHUT_UP(0) AND NOT BASEADR(0) AND BASEADR(1) AND 
	BASEADR(2) AND NOT ROM_OUT_ENABLE_S AND NOT nAS AND NOT A(31) AND NOT A(30) AND NOT A(29) AND 
	NOT A(26) AND NOT A(25) AND NOT A(24) AND A(22) AND NOT A(21) AND NOT A(28) AND NOT A(27) AND 
	A(23) AND $OpTx$INV$40));

FTCPE_SHUT_UP0: FTCPE port map (SHUT_UP(0),SHUT_UP_T(0),clk,'0',NOT reset,SHUT_UP_CE(0));
SHUT_UP_T(0) <= ((NOT SHUT_UP(0) AND D(3).PIN AND NOT A(1) AND NOT A(4) AND A(6) AND 
	NOT A(5) AND NOT A(0) AND A(3))
	OR (NOT SHUT_UP(0) AND NOT A(1) AND NOT A(4) AND A(6) AND NOT A(5) AND NOT A(0) AND 
	A(2) AND A(3))
	OR (SHUT_UP(0) AND NOT D(3).PIN AND NOT A(1) AND NOT A(4) AND A(6) AND 
	NOT A(5) AND NOT A(0) AND NOT A(2) AND A(3)));
SHUT_UP_CE(0) <= (NOT AUTO_CONFIG_DONE(0) AND NOT RW AND NOT nAS AND NOT A(31) AND NOT A(30) AND 
	NOT A(29) AND NOT A(26) AND NOT A(25) AND NOT A(24) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND 
	A(22) AND A(21) AND NOT nDS AND NOT A(28) AND NOT A(27) AND A(19) AND NOT A(20) AND 
	A(23));

FTCPE_SHUT_UP1: FTCPE port map (SHUT_UP(1),SHUT_UP_T(1),clk,'0',NOT reset,SHUT_UP_CE(1));
SHUT_UP_T(1) <= ((SHUT_UP(1) AND NOT A(1) AND NOT A(4) AND A(6) AND NOT A(5) AND NOT A(0) AND 
	NOT A(2) AND A(3))
	OR (NOT SHUT_UP(1) AND NOT A(1) AND NOT A(4) AND A(6) AND NOT A(5) AND NOT A(0) AND 
	A(2) AND A(3)));
SHUT_UP_CE(1) <= (AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND NOT RW AND 
	NOT nAS AND NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND NOT A(25) AND NOT A(24) AND 
	NOT A(18) AND NOT A(17) AND NOT A(16) AND A(22) AND A(21) AND NOT nDS AND NOT A(28) AND 
	NOT A(27) AND A(19) AND NOT A(20) AND A(23));


nCS1 <= NOT (((NOT SHUT_UP(0) AND NOT BASEADR(0) AND BASEADR(1) AND 
	NOT BASEADR(2) AND NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND NOT A(25) AND NOT A(24) AND 
	A(22) AND NOT A(21) AND NOT A(28) AND NOT A(27) AND NOT A(23))
	OR (NOT SHUT_UP(0) AND NOT BASEADR(0) AND NOT BASEADR(1) AND 
	BASEADR(2) AND NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND NOT A(25) AND NOT A(24) AND 
	NOT A(22) AND NOT A(21) AND NOT A(28) AND NOT A(27) AND A(23))
	OR (NOT SHUT_UP(0) AND NOT BASEADR(0) AND NOT BASEADR(1) AND 
	NOT BASEADR(2) AND NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND NOT A(25) AND NOT A(24) AND 
	NOT A(22) AND NOT A(21) AND NOT A(28) AND NOT A(27) AND NOT A(23))
	OR (NOT SHUT_UP(0) AND BASEADR(0) AND BASEADR(1) AND 
	BASEADR(2) AND NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND NOT A(25) AND NOT A(24) AND 
	A(22) AND A(21) AND NOT A(28) AND NOT A(27) AND A(23))
	OR (NOT SHUT_UP(0) AND BASEADR(0) AND BASEADR(1) AND 
	NOT BASEADR(2) AND NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND NOT A(25) AND NOT A(24) AND 
	A(22) AND A(21) AND NOT A(28) AND NOT A(27) AND NOT A(23))
	OR (NOT SHUT_UP(0) AND BASEADR(0) AND NOT BASEADR(1) AND 
	BASEADR(2) AND NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND NOT A(25) AND NOT A(24) AND 
	NOT A(22) AND A(21) AND NOT A(28) AND NOT A(27) AND A(23))
	OR (NOT SHUT_UP(0) AND BASEADR(0) AND NOT BASEADR(1) AND 
	NOT BASEADR(2) AND NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND NOT A(25) AND NOT A(24) AND 
	NOT A(22) AND A(21) AND NOT A(28) AND NOT A(27) AND NOT A(23))
	OR (NOT SHUT_UP(0) AND NOT BASEADR(0) AND BASEADR(1) AND 
	BASEADR(2) AND NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND NOT A(25) AND NOT A(24) AND 
	A(22) AND NOT A(21) AND NOT A(28) AND NOT A(27) AND A(23))));


nCS2 <= NOT (((NOT SHUT_UP(0) AND BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND 
	BASEADR_4MB(2) AND NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND NOT A(25) AND NOT A(24) AND 
	NOT A(22) AND A(21) AND NOT A(28) AND NOT A(27) AND A(23))
	OR (NOT SHUT_UP(0) AND BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND 
	NOT BASEADR_4MB(2) AND NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND NOT A(25) AND NOT A(24) AND 
	NOT A(22) AND A(21) AND NOT A(28) AND NOT A(27) AND NOT A(23))
	OR (NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
	NOT BASEADR_4MB(2) AND NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND NOT A(25) AND NOT A(24) AND 
	A(22) AND NOT A(21) AND NOT A(28) AND NOT A(27) AND NOT A(23))
	OR (NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND 
	BASEADR_4MB(2) AND NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND NOT A(25) AND NOT A(24) AND 
	NOT A(22) AND NOT A(21) AND NOT A(28) AND NOT A(27) AND A(23))
	OR (NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND 
	NOT BASEADR_4MB(2) AND NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND NOT A(25) AND NOT A(24) AND 
	NOT A(22) AND NOT A(21) AND NOT A(28) AND NOT A(27) AND NOT A(23))
	OR (NOT SHUT_UP(0) AND BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
	BASEADR_4MB(2) AND NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND NOT A(25) AND NOT A(24) AND 
	A(22) AND A(21) AND NOT A(28) AND NOT A(27) AND A(23))
	OR (NOT SHUT_UP(0) AND BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
	NOT BASEADR_4MB(2) AND NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND NOT A(25) AND NOT A(24) AND 
	A(22) AND A(21) AND NOT A(28) AND NOT A(27) AND NOT A(23))
	OR (NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
	BASEADR_4MB(2) AND NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND NOT A(25) AND NOT A(24) AND 
	A(22) AND NOT A(21) AND NOT A(28) AND NOT A(27) AND A(23))));


nOE <= NOT ((($OpTx$DEC_nOE_OBUF$3)
	OR (RW AND NOT SHUT_UP(0) AND NOT BASEADR(0) AND NOT BASEADR(1) AND 
	NOT BASEADR(2) AND NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND NOT A(25) AND NOT A(24) AND 
	NOT A(22) AND NOT A(21) AND NOT nDS AND NOT A(28) AND NOT A(27) AND NOT A(23))));


nRAM_SEL <= NOT (((NOT $OpTx$INV$40)
	OR (INT2_OBUF.EXP)
	OR (NOT SHUT_UP(0) AND BASEADR(0) AND BASEADR(1) AND 
	NOT BASEADR(2) AND NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND NOT A(25) AND NOT A(24) AND 
	A(22) AND A(21) AND NOT A(28) AND NOT A(27) AND NOT A(23))
	OR (NOT SHUT_UP(0) AND BASEADR(0) AND NOT BASEADR(1) AND 
	NOT BASEADR(2) AND NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND NOT A(25) AND NOT A(24) AND 
	NOT A(22) AND A(21) AND NOT A(28) AND NOT A(27) AND NOT A(23))
	OR (NOT SHUT_UP(0) AND NOT BASEADR(0) AND BASEADR(1) AND 
	NOT BASEADR(2) AND NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND NOT A(25) AND NOT A(24) AND 
	A(22) AND NOT A(21) AND NOT A(28) AND NOT A(27) AND NOT A(23))
	OR (NOT SHUT_UP(0) AND NOT BASEADR(0) AND NOT BASEADR(1) AND 
	NOT BASEADR(2) AND NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND NOT A(25) AND NOT A(24) AND 
	NOT A(22) AND NOT A(21) AND NOT A(28) AND NOT A(27) AND NOT A(23))
	OR (NOT SHUT_UP(0) AND BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
	BASEADR_4MB(2) AND NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND NOT A(25) AND NOT A(24) AND 
	A(22) AND A(21) AND NOT A(28) AND NOT A(27) AND A(23))
	OR (_6_.EXP)
	OR (NOT SHUT_UP(0) AND BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
	NOT BASEADR_4MB(2) AND NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND NOT A(25) AND NOT A(24) AND 
	A(22) AND A(21) AND NOT A(28) AND NOT A(27) AND NOT A(23))
	OR (NOT SHUT_UP(0) AND BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND 
	BASEADR_4MB(2) AND NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND NOT A(25) AND NOT A(24) AND 
	NOT A(22) AND A(21) AND NOT A(28) AND NOT A(27) AND A(23))
	OR (NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
	BASEADR_4MB(2) AND NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND NOT A(25) AND NOT A(24) AND 
	A(22) AND NOT A(21) AND NOT A(28) AND NOT A(27) AND A(23))
	OR (NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
	NOT BASEADR_4MB(2) AND NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND NOT A(25) AND NOT A(24) AND 
	A(22) AND NOT A(21) AND NOT A(28) AND NOT A(27) AND NOT A(23))
	OR (NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND 
	BASEADR_4MB(2) AND NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND NOT A(25) AND NOT A(24) AND 
	NOT A(22) AND NOT A(21) AND NOT A(28) AND NOT A(27) AND A(23))
	OR (NOT SHUT_UP(0) AND BASEADR(0) AND BASEADR(1) AND 
	BASEADR(2) AND NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND NOT A(25) AND NOT A(24) AND 
	A(22) AND A(21) AND NOT A(28) AND NOT A(27) AND A(23))
	OR (NOT SHUT_UP(0) AND BASEADR(0) AND NOT BASEADR(1) AND 
	BASEADR(2) AND NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND NOT A(25) AND NOT A(24) AND 
	NOT A(22) AND A(21) AND NOT A(28) AND NOT A(27) AND A(23))
	OR (NOT SHUT_UP(0) AND NOT BASEADR(0) AND BASEADR(1) AND 
	BASEADR(2) AND NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND NOT A(25) AND NOT A(24) AND 
	A(22) AND NOT A(21) AND NOT A(28) AND NOT A(27) AND A(23))
	OR (NOT SHUT_UP(0) AND NOT BASEADR(0) AND NOT BASEADR(1) AND 
	BASEADR(2) AND NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND NOT A(25) AND NOT A(24) AND 
	NOT A(22) AND NOT A(21) AND NOT A(28) AND NOT A(27) AND A(23))));


nWE <= NOT (((EXP10_.EXP)
	OR (NOT RW AND NOT SHUT_UP(0) AND BASEADR(0) AND BASEADR(1) AND 
	BASEADR(2) AND NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND NOT A(25) AND NOT A(24) AND 
	A(22) AND A(21) AND NOT nDS AND NOT A(28) AND NOT A(27) AND A(23))
	OR (NOT RW AND NOT SHUT_UP(0) AND BASEADR(0) AND BASEADR(1) AND 
	NOT BASEADR(2) AND NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND NOT A(25) AND NOT A(24) AND 
	A(22) AND A(21) AND NOT nDS AND NOT A(28) AND NOT A(27) AND NOT A(23))
	OR (NOT RW AND NOT SHUT_UP(0) AND BASEADR_4MB(0) AND 
	NOT BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND 
	NOT A(25) AND NOT A(24) AND NOT A(22) AND A(21) AND NOT nDS AND NOT A(28) AND NOT A(27) AND 
	NOT A(23))
	OR (NOT RW AND NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND 
	NOT BASEADR_4MB(1) AND BASEADR_4MB(2) AND NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND 
	NOT A(25) AND NOT A(24) AND NOT A(22) AND NOT A(21) AND NOT nDS AND NOT A(28) AND NOT A(27) AND 
	A(23))
	OR (NOT RW AND NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND 
	NOT BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND 
	NOT A(25) AND NOT A(24) AND NOT A(22) AND NOT A(21) AND NOT nDS AND NOT A(28) AND NOT A(27) AND 
	NOT A(23))
	OR (NOT RW AND NOT SHUT_UP(0) AND BASEADR_4MB(0) AND 
	BASEADR_4MB(1) AND BASEADR_4MB(2) AND NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND 
	NOT A(25) AND NOT A(24) AND A(22) AND A(21) AND NOT nDS AND NOT A(28) AND NOT A(27) AND 
	A(23))
	OR (NOT RW AND NOT SHUT_UP(0) AND BASEADR_4MB(0) AND 
	BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND 
	NOT A(25) AND NOT A(24) AND A(22) AND A(21) AND NOT nDS AND NOT A(28) AND NOT A(27) AND 
	NOT A(23))
	OR (NOT RW AND NOT SHUT_UP(0) AND BASEADR_4MB(0) AND 
	NOT BASEADR_4MB(1) AND BASEADR_4MB(2) AND NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND 
	NOT A(25) AND NOT A(24) AND NOT A(22) AND A(21) AND NOT nDS AND NOT A(28) AND NOT A(27) AND 
	A(23))
	OR (NOT RW AND NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND 
	BASEADR_4MB(1) AND BASEADR_4MB(2) AND NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND 
	NOT A(25) AND NOT A(24) AND A(22) AND NOT A(21) AND NOT nDS AND NOT A(28) AND NOT A(27) AND 
	A(23))
	OR (NOT RW AND NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND 
	BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND 
	NOT A(25) AND NOT A(24) AND A(22) AND NOT A(21) AND NOT nDS AND NOT A(28) AND NOT A(27) AND 
	NOT A(23))));

********** UnMapped Logic **********

** Buried Nodes **


$OpTx$INV$40 <= ((SHUT_UP(1))
	OR (A(30))
	OR (A(31))
	OR (A(26))
	OR (A(29))
	OR (A(27))
	OR (A(28))
	OR (A(24))
	OR (A(25))
	OR (IDE_BASEADR(1) AND NOT A(17))
	OR (NOT IDE_BASEADR(1) AND A(17))
	OR (IDE_BASEADR(2) AND NOT A(18))
	OR (NOT IDE_BASEADR(2) AND A(18))
	OR (IDE_BASEADR(5) AND NOT A(21))
	OR (NOT IDE_BASEADR(5) AND A(21))
	OR (IDE_BASEADR(6) AND NOT A(22))
	OR (NOT IDE_BASEADR(6) AND A(22))
	OR (IDE_BASEADR(7) AND NOT A(23))
	OR (NOT IDE_BASEADR(7) AND A(23))
	OR (IDE_BASEADR(3) AND NOT A(19))
	OR (NOT IDE_BASEADR(3) AND A(19))
	OR (IDE_BASEADR(4) AND NOT A(20))
	OR (NOT IDE_BASEADR(4) AND A(20))
	OR (IDE_BASEADR(0) AND NOT A(16))
	OR (NOT IDE_BASEADR(0) AND A(16)));


DSACK_INT(1)/DSACK_INT(1)_TRST <= ((NOT $OpTx$INV$40)
	OR (NOT SHUT_UP(0) AND BASEADR(0) AND BASEADR(1) AND 
	BASEADR(2) AND NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND NOT A(25) AND NOT A(24) AND 
	A(22) AND A(21) AND NOT A(28) AND NOT A(27) AND A(23))
	OR (NOT SHUT_UP(0) AND NOT BASEADR(0) AND BASEADR(1) AND 
	BASEADR(2) AND NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND NOT A(25) AND NOT A(24) AND 
	A(22) AND NOT A(21) AND NOT A(28) AND NOT A(27) AND A(23))
	OR (NOT SHUT_UP(0) AND BASEADR(0) AND NOT BASEADR(1) AND 
	BASEADR(2) AND NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND NOT A(25) AND NOT A(24) AND 
	NOT A(22) AND A(21) AND NOT A(28) AND NOT A(27) AND A(23))
	OR (NOT SHUT_UP(0) AND NOT BASEADR(0) AND NOT BASEADR(1) AND 
	BASEADR(2) AND NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND NOT A(25) AND NOT A(24) AND 
	NOT A(22) AND NOT A(21) AND NOT A(28) AND NOT A(27) AND A(23))
	OR (NOT SHUT_UP(0) AND BASEADR(0) AND BASEADR(1) AND 
	NOT BASEADR(2) AND NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND NOT A(25) AND NOT A(24) AND 
	A(22) AND A(21) AND NOT A(28) AND NOT A(27) AND NOT A(23))
	OR (NOT SHUT_UP(0) AND NOT BASEADR(0) AND BASEADR(1) AND 
	NOT BASEADR(2) AND NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND NOT A(25) AND NOT A(24) AND 
	A(22) AND NOT A(21) AND NOT A(28) AND NOT A(27) AND NOT A(23))
	OR (NOT SHUT_UP(0) AND BASEADR(0) AND NOT BASEADR(1) AND 
	NOT BASEADR(2) AND NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND NOT A(25) AND NOT A(24) AND 
	NOT A(22) AND A(21) AND NOT A(28) AND NOT A(27) AND NOT A(23))
	OR (NOT SHUT_UP(0) AND NOT BASEADR(0) AND NOT BASEADR(1) AND 
	NOT BASEADR(2) AND NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND NOT A(25) AND NOT A(24) AND 
	NOT A(22) AND NOT A(21) AND NOT A(28) AND NOT A(27) AND NOT A(23))
	OR (NOT SHUT_UP(0) AND BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
	BASEADR_4MB(2) AND NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND NOT A(25) AND NOT A(24) AND 
	A(22) AND A(21) AND NOT A(28) AND NOT A(27) AND A(23))
	OR (NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
	BASEADR_4MB(2) AND NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND NOT A(25) AND NOT A(24) AND 
	A(22) AND NOT A(21) AND NOT A(28) AND NOT A(27) AND A(23))
	OR (NOT SHUT_UP(0) AND BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND 
	BASEADR_4MB(2) AND NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND NOT A(25) AND NOT A(24) AND 
	NOT A(22) AND A(21) AND NOT A(28) AND NOT A(27) AND A(23))
	OR (NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND 
	BASEADR_4MB(2) AND NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND NOT A(25) AND NOT A(24) AND 
	NOT A(22) AND NOT A(21) AND NOT A(28) AND NOT A(27) AND A(23))
	OR (NOT SHUT_UP(0) AND BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
	NOT BASEADR_4MB(2) AND NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND NOT A(25) AND NOT A(24) AND 
	A(22) AND A(21) AND NOT A(28) AND NOT A(27) AND NOT A(23))
	OR (NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
	NOT BASEADR_4MB(2) AND NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND NOT A(25) AND NOT A(24) AND 
	A(22) AND NOT A(21) AND NOT A(28) AND NOT A(27) AND NOT A(23))
	OR (NOT SHUT_UP(0) AND BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND 
	NOT BASEADR_4MB(2) AND NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND NOT A(25) AND NOT A(24) AND 
	NOT A(22) AND A(21) AND NOT A(28) AND NOT A(27) AND NOT A(23))
	OR (NOT SHUT_UP(0) AND NOT BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND 
	NOT BASEADR_4MB(2) AND NOT A(31) AND NOT A(30) AND NOT A(29) AND NOT A(26) AND NOT A(25) AND NOT A(24) AND 
	NOT A(22) AND NOT A(21) AND NOT A(28) AND NOT A(27) AND NOT A(23))
	OR (NOT AUTO_CONFIG_DONE(0) AND NOT A(31) AND NOT A(30) AND NOT A(29) AND 
	NOT A(26) AND NOT A(25) AND NOT A(24) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND A(22) AND 
	A(21) AND NOT A(28) AND NOT A(27) AND A(19) AND NOT A(20) AND A(23))
	OR (NOT AUTO_CONFIG_DONE(1) AND NOT A(31) AND NOT A(30) AND NOT A(29) AND 
	NOT A(26) AND NOT A(25) AND NOT A(24) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND A(22) AND 
	A(21) AND NOT A(28) AND NOT A(27) AND A(19) AND NOT A(20) AND A(23)));

FDCPE_Mtrien_Dout: FDCPE port map (Mtrien_Dout,Mtrien_Dout_D,clk,'0',NOT reset);
Mtrien_Dout_D <= ((NOT AUTO_CONFIG_DONE(0) AND RW AND NOT nAS AND NOT A(31) AND NOT A(30) AND 
	NOT A(29) AND NOT A(26) AND NOT A(25) AND NOT A(24) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND 
	A(22) AND A(21) AND NOT A(28) AND NOT A(27) AND A(19) AND NOT A(20) AND A(23))
	OR (NOT AUTO_CONFIG_DONE(1) AND RW AND NOT nAS AND NOT A(31) AND NOT A(30) AND 
	NOT A(29) AND NOT A(26) AND NOT A(25) AND NOT A(24) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND 
	A(22) AND A(21) AND NOT A(28) AND NOT A(27) AND A(19) AND NOT A(20) AND A(23)));

Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc9572xl-10-TQ100
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Set I/O Pin Termination                     : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Input Limit                                 : 54
Pterm Limit                                 : 25
</pre>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
