<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - merged.info - rtl/rtl/SyncDataModuleTemplate__64entry_1.sv</title>
  <link rel="stylesheet" type="text/css" href="../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../index.html">top level</a> - <a href="index.html">rtl/rtl</a> - SyncDataModuleTemplate__64entry_1.sv<span style="font-size: 80%;"> (source / <a href="SyncDataModuleTemplate__64entry_1.sv.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">merged.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">146</td>
            <td class="headerCovTableEntry">147</td>
            <td class="headerCovTableEntryHi">99.3 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2025-09-28 14:52:24</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntryHi">-</td>
          </tr>
          <tr>
            <td></td>
            <td></td>
            <td></td>
            <td class="headerItem">Branches:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntryHi">-</td>
          </tr>
          <tr><td><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">           Branch data     Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>                :            : // Generated by CIRCT firtool-1.62.1</a>
<a name="2"><span class="lineNum">       2 </span>                :            : // Standard header to adapt well known macros for register randomization.</a>
<a name="3"><span class="lineNum">       3 </span>                :            : `ifndef RANDOMIZE</a>
<a name="4"><span class="lineNum">       4 </span>                :            :   `ifdef RANDOMIZE_MEM_INIT</a>
<a name="5"><span class="lineNum">       5 </span>                :            :     `define RANDOMIZE</a>
<a name="6"><span class="lineNum">       6 </span>                :            :   `endif // RANDOMIZE_MEM_INIT</a>
<a name="7"><span class="lineNum">       7 </span>                :            : `endif // not def RANDOMIZE</a>
<a name="8"><span class="lineNum">       8 </span>                :            : `ifndef RANDOMIZE</a>
<a name="9"><span class="lineNum">       9 </span>                :            :   `ifdef RANDOMIZE_REG_INIT</a>
<a name="10"><span class="lineNum">      10 </span>                :            :     `define RANDOMIZE</a>
<a name="11"><span class="lineNum">      11 </span>                :            :   `endif // RANDOMIZE_REG_INIT</a>
<a name="12"><span class="lineNum">      12 </span>                :            : `endif // not def RANDOMIZE</a>
<a name="13"><span class="lineNum">      13 </span>                :            : </a>
<a name="14"><span class="lineNum">      14 </span>                :            : // RANDOM may be set to an expression that produces a 32-bit random unsigned value.</a>
<a name="15"><span class="lineNum">      15 </span>                :            : `ifndef RANDOM</a>
<a name="16"><span class="lineNum">      16 </span>                :            :   `define RANDOM $random</a>
<a name="17"><span class="lineNum">      17 </span>                :            : `endif // not def RANDOM</a>
<a name="18"><span class="lineNum">      18 </span>                :            : </a>
<a name="19"><span class="lineNum">      19 </span>                :            : // Users can define INIT_RANDOM as general code that gets injected into the</a>
<a name="20"><span class="lineNum">      20 </span>                :            : // initializer block for modules with registers.</a>
<a name="21"><span class="lineNum">      21 </span>                :            : `ifndef INIT_RANDOM</a>
<a name="22"><span class="lineNum">      22 </span>                :            :   `define INIT_RANDOM</a>
<a name="23"><span class="lineNum">      23 </span>                :            : `endif // not def INIT_RANDOM</a>
<a name="24"><span class="lineNum">      24 </span>                :            : </a>
<a name="25"><span class="lineNum">      25 </span>                :            : // If using random initialization, you can also define RANDOMIZE_DELAY to</a>
<a name="26"><span class="lineNum">      26 </span>                :            : // customize the delay used, otherwise 0.002 is used.</a>
<a name="27"><span class="lineNum">      27 </span>                :            : `ifndef RANDOMIZE_DELAY</a>
<a name="28"><span class="lineNum">      28 </span>                :            :   `define RANDOMIZE_DELAY 0.002</a>
<a name="29"><span class="lineNum">      29 </span>                :            : `endif // not def RANDOMIZE_DELAY</a>
<a name="30"><span class="lineNum">      30 </span>                :            : </a>
<a name="31"><span class="lineNum">      31 </span>                :            : // Define INIT_RANDOM_PROLOG_ for use in our modules below.</a>
<a name="32"><span class="lineNum">      32 </span>                :            : `ifndef INIT_RANDOM_PROLOG_</a>
<a name="33"><span class="lineNum">      33 </span>                :            :   `ifdef RANDOMIZE</a>
<a name="34"><span class="lineNum">      34 </span>                :            :     `ifdef VERILATOR</a>
<a name="35"><span class="lineNum">      35 </span>                :            :       `define INIT_RANDOM_PROLOG_ `INIT_RANDOM</a>
<a name="36"><span class="lineNum">      36 </span>                :            :     `else  // VERILATOR</a>
<a name="37"><span class="lineNum">      37 </span>                :            :       `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end</a>
<a name="38"><span class="lineNum">      38 </span>                :            :     `endif // VERILATOR</a>
<a name="39"><span class="lineNum">      39 </span>                :            :   `else  // RANDOMIZE</a>
<a name="40"><span class="lineNum">      40 </span>                :            :     `define INIT_RANDOM_PROLOG_</a>
<a name="41"><span class="lineNum">      41 </span>                :            :   `endif // RANDOMIZE</a>
<a name="42"><span class="lineNum">      42 </span>                :            : `endif // not def INIT_RANDOM_PROLOG_</a>
<a name="43"><span class="lineNum">      43 </span>                :            : </a>
<a name="44"><span class="lineNum">      44 </span>                :            : // Include register initializers in init blocks unless synthesis is set</a>
<a name="45"><span class="lineNum">      45 </span>                :            : `ifndef SYNTHESIS</a>
<a name="46"><span class="lineNum">      46 </span>                :            :   `ifndef ENABLE_INITIAL_REG_</a>
<a name="47"><span class="lineNum">      47 </span>                :            :     `define ENABLE_INITIAL_REG_</a>
<a name="48"><span class="lineNum">      48 </span>                :            :   `endif // not def ENABLE_INITIAL_REG_</a>
<a name="49"><span class="lineNum">      49 </span>                :            : `endif // not def SYNTHESIS</a>
<a name="50"><span class="lineNum">      50 </span>                :            : </a>
<a name="51"><span class="lineNum">      51 </span>                :            : // Include rmemory initializers in init blocks unless synthesis is set</a>
<a name="52"><span class="lineNum">      52 </span>                :            : `ifndef SYNTHESIS</a>
<a name="53"><span class="lineNum">      53 </span>                :            :   `ifndef ENABLE_INITIAL_MEM_</a>
<a name="54"><span class="lineNum">      54 </span>                :            :     `define ENABLE_INITIAL_MEM_</a>
<a name="55"><span class="lineNum">      55 </span>                :            :   `endif // not def ENABLE_INITIAL_MEM_</a>
<a name="56"><span class="lineNum">      56 </span>                :            : `endif // not def SYNTHESIS</a>
<a name="57"><span class="lineNum">      57 </span>                :            : </a>
<a name="58"><span class="lineNum">      58 </span>                :            : // Standard header to adapt well known macros for prints and assertions.</a>
<a name="59"><span class="lineNum">      59 </span>                :            : </a>
<a name="60"><span class="lineNum">      60 </span>                :            : // Users can define 'PRINTF_COND' to add an extra gate to prints.</a>
<a name="61"><span class="lineNum">      61 </span>                :            : `ifndef PRINTF_COND_</a>
<a name="62"><span class="lineNum">      62 </span>                :            :   `ifdef PRINTF_COND</a>
<a name="63"><span class="lineNum">      63 </span>                :            :     `define PRINTF_COND_ (`PRINTF_COND)</a>
<a name="64"><span class="lineNum">      64 </span>                :            :   `else  // PRINTF_COND</a>
<a name="65"><span class="lineNum">      65 </span>                :            :     `define PRINTF_COND_ 1</a>
<a name="66"><span class="lineNum">      66 </span>                :            :   `endif // PRINTF_COND</a>
<a name="67"><span class="lineNum">      67 </span>                :            : `endif // not def PRINTF_COND_</a>
<a name="68"><span class="lineNum">      68 </span>                :            : </a>
<a name="69"><span class="lineNum">      69 </span>                :            : // Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.</a>
<a name="70"><span class="lineNum">      70 </span>                :            : `ifndef ASSERT_VERBOSE_COND_</a>
<a name="71"><span class="lineNum">      71 </span>                :            :   `ifdef ASSERT_VERBOSE_COND</a>
<a name="72"><span class="lineNum">      72 </span>                :            :     `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)</a>
<a name="73"><span class="lineNum">      73 </span>                :            :   `else  // ASSERT_VERBOSE_COND</a>
<a name="74"><span class="lineNum">      74 </span>                :            :     `define ASSERT_VERBOSE_COND_ 1</a>
<a name="75"><span class="lineNum">      75 </span>                :            :   `endif // ASSERT_VERBOSE_COND</a>
<a name="76"><span class="lineNum">      76 </span>                :            : `endif // not def ASSERT_VERBOSE_COND_</a>
<a name="77"><span class="lineNum">      77 </span>                :            : </a>
<a name="78"><span class="lineNum">      78 </span>                :            : // Users can define 'STOP_COND' to add an extra gate to stop conditions.</a>
<a name="79"><span class="lineNum">      79 </span>                :            : `ifndef STOP_COND_</a>
<a name="80"><span class="lineNum">      80 </span>                :            :   `ifdef STOP_COND</a>
<a name="81"><span class="lineNum">      81 </span>                :            :     `define STOP_COND_ (`STOP_COND)</a>
<a name="82"><span class="lineNum">      82 </span>                :            :   `else  // STOP_COND</a>
<a name="83"><span class="lineNum">      83 </span>                :            :     `define STOP_COND_ 1</a>
<a name="84"><span class="lineNum">      84 </span>                :            :   `endif // STOP_COND</a>
<a name="85"><span class="lineNum">      85 </span>                :            : `endif // not def STOP_COND_</a>
<a name="86"><span class="lineNum">      86 </span>                :            : </a>
<a name="87"><span class="lineNum">      87 </span>                :            : module SyncDataModuleTemplate__64entry_1(</a>
<a name="88"><span class="lineNum">      88 </span>                :<span class="lineCov">      79469 :   input        clock,</span></a>
<a name="89"><span class="lineNum">      89 </span>                :<span class="lineCov">         14 :   input        reset,</span></a>
<a name="90"><span class="lineNum">      90 </span>                :<span class="lineCov">       8360 :   input        io_ren_0,</span></a>
<a name="91"><span class="lineNum">      91 </span>                :<span class="lineCov">       7762 :   input        io_ren_1,</span></a>
<a name="92"><span class="lineNum">      92 </span>                :<span class="lineCov">       4343 :   input  [5:0] io_raddr_0,</span></a>
<a name="93"><span class="lineNum">      93 </span>                :<span class="lineCov">       3725 :   input  [5:0] io_raddr_1,</span></a>
<a name="94"><span class="lineNum">      94 </span>                :<span class="lineCov">        366 :   output       io_rdata_0_isCall,</span></a>
<a name="95"><span class="lineNum">      95 </span>                :<span class="lineCov">        343 :   output       io_rdata_0_isRet,</span></a>
<a name="96"><span class="lineNum">      96 </span>                :<span class="lineCov">       1499 :   output       io_rdata_0_isJalr,</span></a>
<a name="97"><span class="lineNum">      97 </span>                :<span class="lineCov">       1358 :   output [3:0] io_rdata_0_brSlots_0_offset,</span></a>
<a name="98"><span class="lineNum">      98 </span>                :<span class="lineCov">       1891 :   output       io_rdata_0_brSlots_0_valid,</span></a>
<a name="99"><span class="lineNum">      99 </span>                :<span class="lineCov">        930 :   output [3:0] io_rdata_0_tailSlot_offset,</span></a>
<a name="100"><span class="lineNum">     100 </span>                :<span class="lineCov">        399 :   output       io_rdata_0_tailSlot_sharing,</span></a>
<a name="101"><span class="lineNum">     101 </span>                :<span class="lineCov">       1503 :   output       io_rdata_0_tailSlot_valid,</span></a>
<a name="102"><span class="lineNum">     102 </span>                :<span class="lineCov">       1339 :   output       io_rdata_1_isJalr,</span></a>
<a name="103"><span class="lineNum">     103 </span>                :<span class="lineCov">       1299 :   output [3:0] io_rdata_1_brSlots_0_offset,</span></a>
<a name="104"><span class="lineNum">     104 </span>                :<span class="lineCov">       1766 :   output       io_rdata_1_brSlots_0_valid,</span></a>
<a name="105"><span class="lineNum">     105 </span>                :<span class="lineCov">        861 :   output [3:0] io_rdata_1_tailSlot_offset,</span></a>
<a name="106"><span class="lineNum">     106 </span>                :<span class="lineCov">        245 :   output       io_rdata_1_tailSlot_sharing,</span></a>
<a name="107"><span class="lineNum">     107 </span>                :<span class="lineCov">       1339 :   output       io_rdata_1_tailSlot_valid,</span></a>
<a name="108"><span class="lineNum">     108 </span>                :<span class="lineCov">       7817 :   input        io_wen_0,</span></a>
<a name="109"><span class="lineNum">     109 </span>                :<span class="lineCov">       3961 :   input  [5:0] io_waddr_0,</span></a>
<a name="110"><span class="lineNum">     110 </span>                :<span class="lineCov">        122 :   input        io_wdata_0_isCall,</span></a>
<a name="111"><span class="lineNum">     111 </span>                :<span class="lineCov">         72 :   input        io_wdata_0_isRet,</span></a>
<a name="112"><span class="lineNum">     112 </span>                :<span class="lineCov">       1579 :   input        io_wdata_0_isJalr,</span></a>
<a name="113"><span class="lineNum">     113 </span>                :<span class="lineCov">       1491 :   input  [3:0] io_wdata_0_brSlots_0_offset,</span></a>
<a name="114"><span class="lineNum">     114 </span>                :<span class="lineCov">       3054 :   input        io_wdata_0_brSlots_0_valid,</span></a>
<a name="115"><span class="lineNum">     115 </span>                :<span class="lineCov">        766 :   input  [3:0] io_wdata_0_tailSlot_offset,</span></a>
<a name="116"><span class="lineNum">     116 </span>                :<span class="lineCov">        110 :   input        io_wdata_0_tailSlot_sharing,</span></a>
<a name="117"><span class="lineNum">     117 </span>                :<span class="lineCov">       1948 :   input        io_wdata_0_tailSlot_valid</span></a>
<a name="118"><span class="lineNum">     118 </span>                :            : );</a>
<a name="119"><span class="lineNum">     119 </span>                :            : </a>
<a name="120"><span class="lineNum">     120 </span>                :            :   wire       _dataBanks_3_io_rdata_0_isCall;</a>
<a name="121"><span class="lineNum">     121 </span>                :            :   wire       _dataBanks_3_io_rdata_0_isRet;</a>
<a name="122"><span class="lineNum">     122 </span>                :            :   wire       _dataBanks_3_io_rdata_0_isJalr;</a>
<a name="123"><span class="lineNum">     123 </span>                :            :   wire [3:0] _dataBanks_3_io_rdata_0_brSlots_0_offset;</a>
<a name="124"><span class="lineNum">     124 </span>                :            :   wire       _dataBanks_3_io_rdata_0_brSlots_0_valid;</a>
<a name="125"><span class="lineNum">     125 </span>                :            :   wire [3:0] _dataBanks_3_io_rdata_0_tailSlot_offset;</a>
<a name="126"><span class="lineNum">     126 </span>                :            :   wire       _dataBanks_3_io_rdata_0_tailSlot_sharing;</a>
<a name="127"><span class="lineNum">     127 </span>                :            :   wire       _dataBanks_3_io_rdata_0_tailSlot_valid;</a>
<a name="128"><span class="lineNum">     128 </span>                :            :   wire       _dataBanks_3_io_rdata_1_isJalr;</a>
<a name="129"><span class="lineNum">     129 </span>                :            :   wire [3:0] _dataBanks_3_io_rdata_1_brSlots_0_offset;</a>
<a name="130"><span class="lineNum">     130 </span>                :            :   wire       _dataBanks_3_io_rdata_1_brSlots_0_valid;</a>
<a name="131"><span class="lineNum">     131 </span>                :            :   wire [3:0] _dataBanks_3_io_rdata_1_tailSlot_offset;</a>
<a name="132"><span class="lineNum">     132 </span>                :            :   wire       _dataBanks_3_io_rdata_1_tailSlot_sharing;</a>
<a name="133"><span class="lineNum">     133 </span>                :            :   wire       _dataBanks_3_io_rdata_1_tailSlot_valid;</a>
<a name="134"><span class="lineNum">     134 </span>                :            :   wire       _dataBanks_2_io_rdata_0_isCall;</a>
<a name="135"><span class="lineNum">     135 </span>                :            :   wire       _dataBanks_2_io_rdata_0_isRet;</a>
<a name="136"><span class="lineNum">     136 </span>                :            :   wire       _dataBanks_2_io_rdata_0_isJalr;</a>
<a name="137"><span class="lineNum">     137 </span>                :            :   wire [3:0] _dataBanks_2_io_rdata_0_brSlots_0_offset;</a>
<a name="138"><span class="lineNum">     138 </span>                :            :   wire       _dataBanks_2_io_rdata_0_brSlots_0_valid;</a>
<a name="139"><span class="lineNum">     139 </span>                :            :   wire [3:0] _dataBanks_2_io_rdata_0_tailSlot_offset;</a>
<a name="140"><span class="lineNum">     140 </span>                :            :   wire       _dataBanks_2_io_rdata_0_tailSlot_sharing;</a>
<a name="141"><span class="lineNum">     141 </span>                :            :   wire       _dataBanks_2_io_rdata_0_tailSlot_valid;</a>
<a name="142"><span class="lineNum">     142 </span>                :            :   wire       _dataBanks_2_io_rdata_1_isJalr;</a>
<a name="143"><span class="lineNum">     143 </span>                :            :   wire [3:0] _dataBanks_2_io_rdata_1_brSlots_0_offset;</a>
<a name="144"><span class="lineNum">     144 </span>                :            :   wire       _dataBanks_2_io_rdata_1_brSlots_0_valid;</a>
<a name="145"><span class="lineNum">     145 </span>                :            :   wire [3:0] _dataBanks_2_io_rdata_1_tailSlot_offset;</a>
<a name="146"><span class="lineNum">     146 </span>                :            :   wire       _dataBanks_2_io_rdata_1_tailSlot_sharing;</a>
<a name="147"><span class="lineNum">     147 </span>                :            :   wire       _dataBanks_2_io_rdata_1_tailSlot_valid;</a>
<a name="148"><span class="lineNum">     148 </span>                :            :   wire       _dataBanks_1_io_rdata_0_isCall;</a>
<a name="149"><span class="lineNum">     149 </span>                :            :   wire       _dataBanks_1_io_rdata_0_isRet;</a>
<a name="150"><span class="lineNum">     150 </span>                :            :   wire       _dataBanks_1_io_rdata_0_isJalr;</a>
<a name="151"><span class="lineNum">     151 </span>                :            :   wire [3:0] _dataBanks_1_io_rdata_0_brSlots_0_offset;</a>
<a name="152"><span class="lineNum">     152 </span>                :            :   wire       _dataBanks_1_io_rdata_0_brSlots_0_valid;</a>
<a name="153"><span class="lineNum">     153 </span>                :            :   wire [3:0] _dataBanks_1_io_rdata_0_tailSlot_offset;</a>
<a name="154"><span class="lineNum">     154 </span>                :            :   wire       _dataBanks_1_io_rdata_0_tailSlot_sharing;</a>
<a name="155"><span class="lineNum">     155 </span>                :            :   wire       _dataBanks_1_io_rdata_0_tailSlot_valid;</a>
<a name="156"><span class="lineNum">     156 </span>                :            :   wire       _dataBanks_1_io_rdata_1_isJalr;</a>
<a name="157"><span class="lineNum">     157 </span>                :            :   wire [3:0] _dataBanks_1_io_rdata_1_brSlots_0_offset;</a>
<a name="158"><span class="lineNum">     158 </span>                :            :   wire       _dataBanks_1_io_rdata_1_brSlots_0_valid;</a>
<a name="159"><span class="lineNum">     159 </span>                :            :   wire [3:0] _dataBanks_1_io_rdata_1_tailSlot_offset;</a>
<a name="160"><span class="lineNum">     160 </span>                :            :   wire       _dataBanks_1_io_rdata_1_tailSlot_sharing;</a>
<a name="161"><span class="lineNum">     161 </span>                :            :   wire       _dataBanks_1_io_rdata_1_tailSlot_valid;</a>
<a name="162"><span class="lineNum">     162 </span>                :            :   wire       _dataBanks_0_io_rdata_0_isCall;</a>
<a name="163"><span class="lineNum">     163 </span>                :            :   wire       _dataBanks_0_io_rdata_0_isRet;</a>
<a name="164"><span class="lineNum">     164 </span>                :            :   wire       _dataBanks_0_io_rdata_0_isJalr;</a>
<a name="165"><span class="lineNum">     165 </span>                :            :   wire [3:0] _dataBanks_0_io_rdata_0_brSlots_0_offset;</a>
<a name="166"><span class="lineNum">     166 </span>                :            :   wire       _dataBanks_0_io_rdata_0_brSlots_0_valid;</a>
<a name="167"><span class="lineNum">     167 </span>                :            :   wire [3:0] _dataBanks_0_io_rdata_0_tailSlot_offset;</a>
<a name="168"><span class="lineNum">     168 </span>                :            :   wire       _dataBanks_0_io_rdata_0_tailSlot_sharing;</a>
<a name="169"><span class="lineNum">     169 </span>                :            :   wire       _dataBanks_0_io_rdata_0_tailSlot_valid;</a>
<a name="170"><span class="lineNum">     170 </span>                :            :   wire       _dataBanks_0_io_rdata_1_isJalr;</a>
<a name="171"><span class="lineNum">     171 </span>                :            :   wire [3:0] _dataBanks_0_io_rdata_1_brSlots_0_offset;</a>
<a name="172"><span class="lineNum">     172 </span>                :            :   wire       _dataBanks_0_io_rdata_1_brSlots_0_valid;</a>
<a name="173"><span class="lineNum">     173 </span>                :            :   wire [3:0] _dataBanks_0_io_rdata_1_tailSlot_offset;</a>
<a name="174"><span class="lineNum">     174 </span>                :            :   wire       _dataBanks_0_io_rdata_1_tailSlot_sharing;</a>
<a name="175"><span class="lineNum">     175 </span>                :            :   wire       _dataBanks_0_io_rdata_1_tailSlot_valid;</a>
<a name="176"><span class="lineNum">     176 </span>                :<span class="lineCov">       2106 :   reg  [5:0] raddr_dup_0;</span></a>
<a name="177"><span class="lineNum">     177 </span>                :<span class="lineCov">       1892 :   reg  [5:0] raddr_dup_1;</span></a>
<a name="178"><span class="lineNum">     178 </span>                :<span class="lineCov">       7818 :   reg        wen_dup_last_REG;</span></a>
<a name="179"><span class="lineNum">     179 </span>                :<span class="lineCov">       1910 :   reg  [5:0] waddr_dup_0;</span></a>
<a name="180"><span class="lineNum">     180 </span>                :<span class="lineCov">         93 :   reg        r_isCall;</span></a>
<a name="181"><span class="lineNum">     181 </span>                :<span class="lineCov">         68 :   reg        r_isRet;</span></a>
<a name="182"><span class="lineNum">     182 </span>                :<span class="lineCov">       1204 :   reg        r_isJalr;</span></a>
<a name="183"><span class="lineNum">     183 </span>                :<span class="lineCov">       1101 :   reg  [3:0] r_brSlots_0_offset;</span></a>
<a name="184"><span class="lineNum">     184 </span>                :<span class="lineCov">       1629 :   reg        r_brSlots_0_valid;</span></a>
<a name="185"><span class="lineNum">     185 </span>                :<span class="lineCov">        654 :   reg  [3:0] r_tailSlot_offset;</span></a>
<a name="186"><span class="lineNum">     186 </span>                :<span class="lineCov">         93 :   reg        r_tailSlot_sharing;</span></a>
<a name="187"><span class="lineNum">     187 </span>                :<span class="lineCov">       1236 :   reg        r_tailSlot_valid;</span></a>
<a name="188"><span class="lineNum">     188 </span>                :<span class="lineCov">       2108 :   reg  [5:0] raddr_dup_0_1;</span></a>
<a name="189"><span class="lineNum">     189 </span>                :<span class="lineCov">       1891 :   reg  [5:0] raddr_dup_1_1;</span></a>
<a name="190"><span class="lineNum">     190 </span>                :<span class="lineCov">       7819 :   reg        wen_dup_last_REG_1;</span></a>
<a name="191"><span class="lineNum">     191 </span>                :<span class="lineCov">       1911 :   reg  [5:0] waddr_dup_0_1;</span></a>
<a name="192"><span class="lineNum">     192 </span>                :<span class="lineCov">         95 :   reg        r_1_isCall;</span></a>
<a name="193"><span class="lineNum">     193 </span>                :<span class="lineCov">         67 :   reg        r_1_isRet;</span></a>
<a name="194"><span class="lineNum">     194 </span>                :<span class="lineCov">       1204 :   reg        r_1_isJalr;</span></a>
<a name="195"><span class="lineNum">     195 </span>                :<span class="lineCov">       1102 :   reg  [3:0] r_1_brSlots_0_offset;</span></a>
<a name="196"><span class="lineNum">     196 </span>                :<span class="lineCov">       1624 :   reg        r_1_brSlots_0_valid;</span></a>
<a name="197"><span class="lineNum">     197 </span>                :<span class="lineCov">        654 :   reg  [3:0] r_1_tailSlot_offset;</span></a>
<a name="198"><span class="lineNum">     198 </span>                :<span class="lineCov">         99 :   reg        r_1_tailSlot_sharing;</span></a>
<a name="199"><span class="lineNum">     199 </span>                :<span class="lineCov">       1233 :   reg        r_1_tailSlot_valid;</span></a>
<a name="200"><span class="lineNum">     200 </span>                :<span class="lineCov">       2107 :   reg  [5:0] raddr_dup_0_2;</span></a>
<a name="201"><span class="lineNum">     201 </span>                :<span class="lineCov">       1892 :   reg  [5:0] raddr_dup_1_2;</span></a>
<a name="202"><span class="lineNum">     202 </span>                :<span class="lineCov">       7819 :   reg        wen_dup_last_REG_2;</span></a>
<a name="203"><span class="lineNum">     203 </span>                :<span class="lineCov">       1908 :   reg  [5:0] waddr_dup_0_2;</span></a>
<a name="204"><span class="lineNum">     204 </span>                :<span class="lineCov">         96 :   reg        r_2_isCall;</span></a>
<a name="205"><span class="lineNum">     205 </span>                :<span class="lineCov">         70 :   reg        r_2_isRet;</span></a>
<a name="206"><span class="lineNum">     206 </span>                :<span class="lineCov">       1203 :   reg        r_2_isJalr;</span></a>
<a name="207"><span class="lineNum">     207 </span>                :<span class="lineCov">       1100 :   reg  [3:0] r_2_brSlots_0_offset;</span></a>
<a name="208"><span class="lineNum">     208 </span>                :<span class="lineCov">       1628 :   reg        r_2_brSlots_0_valid;</span></a>
<a name="209"><span class="lineNum">     209 </span>                :<span class="lineCov">        658 :   reg  [3:0] r_2_tailSlot_offset;</span></a>
<a name="210"><span class="lineNum">     210 </span>                :<span class="lineCov">         94 :   reg        r_2_tailSlot_sharing;</span></a>
<a name="211"><span class="lineNum">     211 </span>                :<span class="lineCov">       1232 :   reg        r_2_tailSlot_valid;</span></a>
<a name="212"><span class="lineNum">     212 </span>                :<span class="lineCov">       2106 :   reg  [5:0] raddr_dup_0_3;</span></a>
<a name="213"><span class="lineNum">     213 </span>                :<span class="lineCov">       1893 :   reg  [5:0] raddr_dup_1_3;</span></a>
<a name="214"><span class="lineNum">     214 </span>                :<span class="lineCov">       7816 :   reg        wen_dup_last_REG_3;</span></a>
<a name="215"><span class="lineNum">     215 </span>                :<span class="lineCov">       1912 :   reg  [5:0] waddr_dup_0_3;</span></a>
<a name="216"><span class="lineNum">     216 </span>                :<span class="lineCov">         92 :   reg        r_3_isCall;</span></a>
<a name="217"><span class="lineNum">     217 </span>                :<span class="lineCov">         71 :   reg        r_3_isRet;</span></a>
<a name="218"><span class="lineNum">     218 </span>                :<span class="lineCov">       1203 :   reg        r_3_isJalr;</span></a>
<a name="219"><span class="lineNum">     219 </span>                :<span class="lineCov">       1103 :   reg  [3:0] r_3_brSlots_0_offset;</span></a>
<a name="220"><span class="lineNum">     220 </span>                :<span class="lineCov">       1622 :   reg        r_3_brSlots_0_valid;</span></a>
<a name="221"><span class="lineNum">     221 </span>                :<span class="lineCov">        653 :   reg  [3:0] r_3_tailSlot_offset;</span></a>
<a name="222"><span class="lineNum">     222 </span>                :<span class="lineCov">         98 :   reg        r_3_tailSlot_sharing;</span></a>
<a name="223"><span class="lineNum">     223 </span>                :<span class="lineCov">       1234 :   reg        r_3_tailSlot_valid;</span></a>
<a name="224"><span class="lineNum">     224 </span>                :<span class="lineCov">       2104 :   reg  [5:0] raddr_dup;</span></a>
<a name="225"><span class="lineNum">     225 </span>                :            :   wire       _io_rdata_0_T = raddr_dup[5:4] == 2'h0;</a>
<a name="226"><span class="lineNum">     226 </span>                :            :   wire       _io_rdata_0_T_1 = raddr_dup[5:4] == 2'h1;</a>
<a name="227"><span class="lineNum">     227 </span>                :            :   wire       _io_rdata_0_T_2 = raddr_dup[5:4] == 2'h2;</a>
<a name="228"><span class="lineNum">     228 </span>                :<span class="lineCov">       1894 :   reg  [5:0] raddr_dup_2;</span></a>
<a name="229"><span class="lineNum">     229 </span>                :            :   wire       _io_rdata_1_T = raddr_dup_2[5:4] == 2'h0;</a>
<a name="230"><span class="lineNum">     230 </span>                :            :   wire       _io_rdata_1_T_1 = raddr_dup_2[5:4] == 2'h1;</a>
<a name="231"><span class="lineNum">     231 </span>                :            :   wire       _io_rdata_1_T_2 = raddr_dup_2[5:4] == 2'h2;</a>
<a name="232"><span class="lineNum">     232 </span>                :<span class="lineCov">      39736 :   always @(posedge clock) begin</span></a>
<a name="233"><span class="lineNum">     233 </span>                :<span class="lineCov">      10252 :     if (io_ren_0) begin</span></a>
<a name="234"><span class="lineNum">     234 </span>                :<span class="lineCov">      11228 :       raddr_dup_0 &lt;= io_raddr_0;</span></a>
<a name="235"><span class="lineNum">     235 </span>                :<span class="lineCov">      11228 :       raddr_dup_0_1 &lt;= io_raddr_0;</span></a>
<a name="236"><span class="lineNum">     236 </span>                :<span class="lineCov">      11228 :       raddr_dup_0_2 &lt;= io_raddr_0;</span></a>
<a name="237"><span class="lineNum">     237 </span>                :<span class="lineCov">      11228 :       raddr_dup_0_3 &lt;= io_raddr_0;</span></a>
<a name="238"><span class="lineNum">     238 </span>                :<span class="lineCov">      11228 :       raddr_dup &lt;= io_raddr_0;</span></a>
<a name="239"><span class="lineNum">     239 </span>                :            :     end</a>
<a name="240"><span class="lineNum">     240 </span>                :<span class="lineCov">       9948 :     if (io_ren_1) begin</span></a>
<a name="241"><span class="lineNum">     241 </span>                :<span class="lineCov">      18481 :       raddr_dup_1 &lt;= io_raddr_1;</span></a>
<a name="242"><span class="lineNum">     242 </span>                :<span class="lineCov">      18481 :       raddr_dup_1_1 &lt;= io_raddr_1;</span></a>
<a name="243"><span class="lineNum">     243 </span>                :<span class="lineCov">      18481 :       raddr_dup_1_2 &lt;= io_raddr_1;</span></a>
<a name="244"><span class="lineNum">     244 </span>                :<span class="lineCov">      18481 :       raddr_dup_1_3 &lt;= io_raddr_1;</span></a>
<a name="245"><span class="lineNum">     245 </span>                :<span class="lineCov">      18481 :       raddr_dup_2 &lt;= io_raddr_1;</span></a>
<a name="246"><span class="lineNum">     246 </span>                :            :     end</a>
<a name="247"><span class="lineNum">     247 </span>                :<span class="lineCov">       8682 :     if (io_wen_0) begin</span></a>
<a name="248"><span class="lineNum">     248 </span>                :<span class="lineCov">       8682 :       waddr_dup_0 &lt;= io_waddr_0;</span></a>
<a name="249"><span class="lineNum">     249 </span>                :<span class="lineCov">       8682 :       r_isCall &lt;= io_wdata_0_isCall;</span></a>
<a name="250"><span class="lineNum">     250 </span>                :<span class="lineCov">       8682 :       r_isRet &lt;= io_wdata_0_isRet;</span></a>
<a name="251"><span class="lineNum">     251 </span>                :<span class="lineCov">       8682 :       r_isJalr &lt;= io_wdata_0_isJalr;</span></a>
<a name="252"><span class="lineNum">     252 </span>                :<span class="lineCov">       8682 :       r_brSlots_0_offset &lt;= io_wdata_0_brSlots_0_offset;</span></a>
<a name="253"><span class="lineNum">     253 </span>                :<span class="lineCov">       8682 :       r_brSlots_0_valid &lt;= io_wdata_0_brSlots_0_valid;</span></a>
<a name="254"><span class="lineNum">     254 </span>                :<span class="lineCov">       8682 :       r_tailSlot_offset &lt;= io_wdata_0_tailSlot_offset;</span></a>
<a name="255"><span class="lineNum">     255 </span>                :<span class="lineCov">       8682 :       r_tailSlot_sharing &lt;= io_wdata_0_tailSlot_sharing;</span></a>
<a name="256"><span class="lineNum">     256 </span>                :<span class="lineCov">       8682 :       r_tailSlot_valid &lt;= io_wdata_0_tailSlot_valid;</span></a>
<a name="257"><span class="lineNum">     257 </span>                :<span class="lineCov">       8682 :       waddr_dup_0_1 &lt;= io_waddr_0;</span></a>
<a name="258"><span class="lineNum">     258 </span>                :<span class="lineCov">       8682 :       r_1_isCall &lt;= io_wdata_0_isCall;</span></a>
<a name="259"><span class="lineNum">     259 </span>                :<span class="lineCov">       8682 :       r_1_isRet &lt;= io_wdata_0_isRet;</span></a>
<a name="260"><span class="lineNum">     260 </span>                :<span class="lineCov">       8682 :       r_1_isJalr &lt;= io_wdata_0_isJalr;</span></a>
<a name="261"><span class="lineNum">     261 </span>                :<span class="lineCov">       8682 :       r_1_brSlots_0_offset &lt;= io_wdata_0_brSlots_0_offset;</span></a>
<a name="262"><span class="lineNum">     262 </span>                :<span class="lineCov">       8682 :       r_1_brSlots_0_valid &lt;= io_wdata_0_brSlots_0_valid;</span></a>
<a name="263"><span class="lineNum">     263 </span>                :<span class="lineCov">       8682 :       r_1_tailSlot_offset &lt;= io_wdata_0_tailSlot_offset;</span></a>
<a name="264"><span class="lineNum">     264 </span>                :<span class="lineCov">       8682 :       r_1_tailSlot_sharing &lt;= io_wdata_0_tailSlot_sharing;</span></a>
<a name="265"><span class="lineNum">     265 </span>                :<span class="lineCov">       8682 :       r_1_tailSlot_valid &lt;= io_wdata_0_tailSlot_valid;</span></a>
<a name="266"><span class="lineNum">     266 </span>                :<span class="lineCov">       8682 :       waddr_dup_0_2 &lt;= io_waddr_0;</span></a>
<a name="267"><span class="lineNum">     267 </span>                :<span class="lineCov">       8682 :       r_2_isCall &lt;= io_wdata_0_isCall;</span></a>
<a name="268"><span class="lineNum">     268 </span>                :<span class="lineCov">       8682 :       r_2_isRet &lt;= io_wdata_0_isRet;</span></a>
<a name="269"><span class="lineNum">     269 </span>                :<span class="lineCov">       8682 :       r_2_isJalr &lt;= io_wdata_0_isJalr;</span></a>
<a name="270"><span class="lineNum">     270 </span>                :<span class="lineCov">       8682 :       r_2_brSlots_0_offset &lt;= io_wdata_0_brSlots_0_offset;</span></a>
<a name="271"><span class="lineNum">     271 </span>                :<span class="lineCov">       8682 :       r_2_brSlots_0_valid &lt;= io_wdata_0_brSlots_0_valid;</span></a>
<a name="272"><span class="lineNum">     272 </span>                :<span class="lineCov">       8682 :       r_2_tailSlot_offset &lt;= io_wdata_0_tailSlot_offset;</span></a>
<a name="273"><span class="lineNum">     273 </span>                :<span class="lineCov">       8682 :       r_2_tailSlot_sharing &lt;= io_wdata_0_tailSlot_sharing;</span></a>
<a name="274"><span class="lineNum">     274 </span>                :<span class="lineCov">       8682 :       r_2_tailSlot_valid &lt;= io_wdata_0_tailSlot_valid;</span></a>
<a name="275"><span class="lineNum">     275 </span>                :<span class="lineCov">       8682 :       waddr_dup_0_3 &lt;= io_waddr_0;</span></a>
<a name="276"><span class="lineNum">     276 </span>                :<span class="lineCov">       8682 :       r_3_isCall &lt;= io_wdata_0_isCall;</span></a>
<a name="277"><span class="lineNum">     277 </span>                :<span class="lineCov">       8682 :       r_3_isRet &lt;= io_wdata_0_isRet;</span></a>
<a name="278"><span class="lineNum">     278 </span>                :<span class="lineCov">       8682 :       r_3_isJalr &lt;= io_wdata_0_isJalr;</span></a>
<a name="279"><span class="lineNum">     279 </span>                :<span class="lineCov">       8682 :       r_3_brSlots_0_offset &lt;= io_wdata_0_brSlots_0_offset;</span></a>
<a name="280"><span class="lineNum">     280 </span>                :<span class="lineCov">       8682 :       r_3_brSlots_0_valid &lt;= io_wdata_0_brSlots_0_valid;</span></a>
<a name="281"><span class="lineNum">     281 </span>                :<span class="lineCov">       8682 :       r_3_tailSlot_offset &lt;= io_wdata_0_tailSlot_offset;</span></a>
<a name="282"><span class="lineNum">     282 </span>                :<span class="lineCov">       8682 :       r_3_tailSlot_sharing &lt;= io_wdata_0_tailSlot_sharing;</span></a>
<a name="283"><span class="lineNum">     283 </span>                :<span class="lineCov">       8682 :       r_3_tailSlot_valid &lt;= io_wdata_0_tailSlot_valid;</span></a>
<a name="284"><span class="lineNum">     284 </span>                :            :     end</a>
<a name="285"><span class="lineNum">     285 </span>                :            :   end // always @(posedge)</a>
<a name="286"><span class="lineNum">     286 </span>                :<span class="lineCov">      39741 :   always @(posedge clock or posedge reset) begin</span></a>
<a name="287"><span class="lineNum">     287 </span>                :<span class="lineCov">         42 :     if (reset) begin</span></a>
<a name="288"><span class="lineNum">     288 </span>                :<span class="lineCov">         42 :       wen_dup_last_REG &lt;= 1'h0;</span></a>
<a name="289"><span class="lineNum">     289 </span>                :<span class="lineCov">         42 :       wen_dup_last_REG_1 &lt;= 1'h0;</span></a>
<a name="290"><span class="lineNum">     290 </span>                :<span class="lineCov">         42 :       wen_dup_last_REG_2 &lt;= 1'h0;</span></a>
<a name="291"><span class="lineNum">     291 </span>                :<span class="lineCov">         42 :       wen_dup_last_REG_3 &lt;= 1'h0;</span></a>
<a name="292"><span class="lineNum">     292 </span>                :            :     end</a>
<a name="293"><span class="lineNum">     293 </span>                :<span class="lineCov">      39699 :     else begin</span></a>
<a name="294"><span class="lineNum">     294 </span>                :<span class="lineCov">      39699 :       wen_dup_last_REG &lt;= io_wen_0;</span></a>
<a name="295"><span class="lineNum">     295 </span>                :<span class="lineCov">      39699 :       wen_dup_last_REG_1 &lt;= io_wen_0;</span></a>
<a name="296"><span class="lineNum">     296 </span>                :<span class="lineCov">      39699 :       wen_dup_last_REG_2 &lt;= io_wen_0;</span></a>
<a name="297"><span class="lineNum">     297 </span>                :<span class="lineCov">      39699 :       wen_dup_last_REG_3 &lt;= io_wen_0;</span></a>
<a name="298"><span class="lineNum">     298 </span>                :            :     end</a>
<a name="299"><span class="lineNum">     299 </span>                :            :   end // always @(posedge, posedge)</a>
<a name="300"><span class="lineNum">     300 </span>                :            :   `ifdef ENABLE_INITIAL_REG_</a>
<a name="301"><span class="lineNum">     301 </span>                :            :     `ifdef FIRRTL_BEFORE_INITIAL</a>
<a name="302"><span class="lineNum">     302 </span>                :            :       `FIRRTL_BEFORE_INITIAL</a>
<a name="303"><span class="lineNum">     303 </span>                :            :     `endif // FIRRTL_BEFORE_INITIAL</a>
<a name="304"><span class="lineNum">     304 </span>                :            :     logic [31:0] _RANDOM[0:4];</a>
<a name="305"><span class="lineNum">     305 </span>                :<span class="lineCov">          7 :     initial begin</span></a>
<a name="306"><span class="lineNum">     306 </span>                :            :       `ifdef INIT_RANDOM_PROLOG_</a>
<a name="307"><span class="lineNum">     307 </span>                :            :         `INIT_RANDOM_PROLOG_</a>
<a name="308"><span class="lineNum">     308 </span>                :            :       `endif // INIT_RANDOM_PROLOG_</a>
<a name="309"><span class="lineNum">     309 </span>                :            :       `ifdef RANDOMIZE_REG_INIT</a>
<a name="310"><span class="lineNum">     310 </span>                :            :         for (logic [2:0] i = 3'h0; i &lt; 3'h5; i += 3'h1) begin</a>
<a name="311"><span class="lineNum">     311 </span>                :            :           _RANDOM[i] = `RANDOM;</a>
<a name="312"><span class="lineNum">     312 </span>                :            :         end</a>
<a name="313"><span class="lineNum">     313 </span>                :            :         raddr_dup_0 = _RANDOM[3'h0][5:0];</a>
<a name="314"><span class="lineNum">     314 </span>                :            :         raddr_dup_1 = _RANDOM[3'h0][11:6];</a>
<a name="315"><span class="lineNum">     315 </span>                :            :         wen_dup_last_REG = _RANDOM[3'h0][12];</a>
<a name="316"><span class="lineNum">     316 </span>                :            :         waddr_dup_0 = _RANDOM[3'h0][18:13];</a>
<a name="317"><span class="lineNum">     317 </span>                :            :         r_isCall = _RANDOM[3'h0][19];</a>
<a name="318"><span class="lineNum">     318 </span>                :            :         r_isRet = _RANDOM[3'h0][20];</a>
<a name="319"><span class="lineNum">     319 </span>                :            :         r_isJalr = _RANDOM[3'h0][21];</a>
<a name="320"><span class="lineNum">     320 </span>                :            :         r_brSlots_0_offset = _RANDOM[3'h0][25:22];</a>
<a name="321"><span class="lineNum">     321 </span>                :            :         r_brSlots_0_valid = _RANDOM[3'h0][27];</a>
<a name="322"><span class="lineNum">     322 </span>                :            :         r_tailSlot_offset = _RANDOM[3'h0][31:28];</a>
<a name="323"><span class="lineNum">     323 </span>                :            :         r_tailSlot_sharing = _RANDOM[3'h1][0];</a>
<a name="324"><span class="lineNum">     324 </span>                :            :         r_tailSlot_valid = _RANDOM[3'h1][1];</a>
<a name="325"><span class="lineNum">     325 </span>                :            :         raddr_dup_0_1 = _RANDOM[3'h1][7:2];</a>
<a name="326"><span class="lineNum">     326 </span>                :            :         raddr_dup_1_1 = _RANDOM[3'h1][13:8];</a>
<a name="327"><span class="lineNum">     327 </span>                :            :         wen_dup_last_REG_1 = _RANDOM[3'h1][14];</a>
<a name="328"><span class="lineNum">     328 </span>                :            :         waddr_dup_0_1 = _RANDOM[3'h1][20:15];</a>
<a name="329"><span class="lineNum">     329 </span>                :            :         r_1_isCall = _RANDOM[3'h1][21];</a>
<a name="330"><span class="lineNum">     330 </span>                :            :         r_1_isRet = _RANDOM[3'h1][22];</a>
<a name="331"><span class="lineNum">     331 </span>                :            :         r_1_isJalr = _RANDOM[3'h1][23];</a>
<a name="332"><span class="lineNum">     332 </span>                :            :         r_1_brSlots_0_offset = _RANDOM[3'h1][27:24];</a>
<a name="333"><span class="lineNum">     333 </span>                :            :         r_1_brSlots_0_valid = _RANDOM[3'h1][29];</a>
<a name="334"><span class="lineNum">     334 </span>                :            :         r_1_tailSlot_offset = {_RANDOM[3'h1][31:30], _RANDOM[3'h2][1:0]};</a>
<a name="335"><span class="lineNum">     335 </span>                :            :         r_1_tailSlot_sharing = _RANDOM[3'h2][2];</a>
<a name="336"><span class="lineNum">     336 </span>                :            :         r_1_tailSlot_valid = _RANDOM[3'h2][3];</a>
<a name="337"><span class="lineNum">     337 </span>                :            :         raddr_dup_0_2 = _RANDOM[3'h2][9:4];</a>
<a name="338"><span class="lineNum">     338 </span>                :            :         raddr_dup_1_2 = _RANDOM[3'h2][15:10];</a>
<a name="339"><span class="lineNum">     339 </span>                :            :         wen_dup_last_REG_2 = _RANDOM[3'h2][16];</a>
<a name="340"><span class="lineNum">     340 </span>                :            :         waddr_dup_0_2 = _RANDOM[3'h2][22:17];</a>
<a name="341"><span class="lineNum">     341 </span>                :            :         r_2_isCall = _RANDOM[3'h2][23];</a>
<a name="342"><span class="lineNum">     342 </span>                :            :         r_2_isRet = _RANDOM[3'h2][24];</a>
<a name="343"><span class="lineNum">     343 </span>                :            :         r_2_isJalr = _RANDOM[3'h2][25];</a>
<a name="344"><span class="lineNum">     344 </span>                :            :         r_2_brSlots_0_offset = _RANDOM[3'h2][29:26];</a>
<a name="345"><span class="lineNum">     345 </span>                :            :         r_2_brSlots_0_valid = _RANDOM[3'h2][31];</a>
<a name="346"><span class="lineNum">     346 </span>                :            :         r_2_tailSlot_offset = _RANDOM[3'h3][3:0];</a>
<a name="347"><span class="lineNum">     347 </span>                :            :         r_2_tailSlot_sharing = _RANDOM[3'h3][4];</a>
<a name="348"><span class="lineNum">     348 </span>                :            :         r_2_tailSlot_valid = _RANDOM[3'h3][5];</a>
<a name="349"><span class="lineNum">     349 </span>                :            :         raddr_dup_0_3 = _RANDOM[3'h3][11:6];</a>
<a name="350"><span class="lineNum">     350 </span>                :            :         raddr_dup_1_3 = _RANDOM[3'h3][17:12];</a>
<a name="351"><span class="lineNum">     351 </span>                :            :         wen_dup_last_REG_3 = _RANDOM[3'h3][18];</a>
<a name="352"><span class="lineNum">     352 </span>                :            :         waddr_dup_0_3 = _RANDOM[3'h3][24:19];</a>
<a name="353"><span class="lineNum">     353 </span>                :            :         r_3_isCall = _RANDOM[3'h3][25];</a>
<a name="354"><span class="lineNum">     354 </span>                :            :         r_3_isRet = _RANDOM[3'h3][26];</a>
<a name="355"><span class="lineNum">     355 </span>                :            :         r_3_isJalr = _RANDOM[3'h3][27];</a>
<a name="356"><span class="lineNum">     356 </span>                :            :         r_3_brSlots_0_offset = _RANDOM[3'h3][31:28];</a>
<a name="357"><span class="lineNum">     357 </span>                :            :         r_3_brSlots_0_valid = _RANDOM[3'h4][1];</a>
<a name="358"><span class="lineNum">     358 </span>                :            :         r_3_tailSlot_offset = _RANDOM[3'h4][5:2];</a>
<a name="359"><span class="lineNum">     359 </span>                :            :         r_3_tailSlot_sharing = _RANDOM[3'h4][6];</a>
<a name="360"><span class="lineNum">     360 </span>                :            :         r_3_tailSlot_valid = _RANDOM[3'h4][7];</a>
<a name="361"><span class="lineNum">     361 </span>                :            :         raddr_dup = _RANDOM[3'h4][13:8];</a>
<a name="362"><span class="lineNum">     362 </span>                :            :         raddr_dup_2 = _RANDOM[3'h4][19:14];</a>
<a name="363"><span class="lineNum">     363 </span>                :            :       `endif // RANDOMIZE_REG_INIT</a>
<a name="364"><span class="lineNum">     364 </span>                :<span class="lineNoCov">          0 :       if (reset) begin</span></a>
<a name="365"><span class="lineNum">     365 </span>                :<span class="lineCov">          2 :         wen_dup_last_REG = 1'h0;</span></a>
<a name="366"><span class="lineNum">     366 </span>                :<span class="lineCov">          2 :         wen_dup_last_REG_1 = 1'h0;</span></a>
<a name="367"><span class="lineNum">     367 </span>                :<span class="lineCov">          2 :         wen_dup_last_REG_2 = 1'h0;</span></a>
<a name="368"><span class="lineNum">     368 </span>                :<span class="lineCov">          2 :         wen_dup_last_REG_3 = 1'h0;</span></a>
<a name="369"><span class="lineNum">     369 </span>                :            :       end</a>
<a name="370"><span class="lineNum">     370 </span>                :            :     end // initial</a>
<a name="371"><span class="lineNum">     371 </span>                :            :     `ifdef FIRRTL_AFTER_INITIAL</a>
<a name="372"><span class="lineNum">     372 </span>                :            :       `FIRRTL_AFTER_INITIAL</a>
<a name="373"><span class="lineNum">     373 </span>                :            :     `endif // FIRRTL_AFTER_INITIAL</a>
<a name="374"><span class="lineNum">     374 </span>                :            :   `endif // ENABLE_INITIAL_REG_</a>
<a name="375"><span class="lineNum">     375 </span>                :            :   DataModule__16entry_4 dataBanks_0 (</a>
<a name="376"><span class="lineNum">     376 </span>                :            :     .clock                       (clock),</a>
<a name="377"><span class="lineNum">     377 </span>                :            :     .io_raddr_0                  (raddr_dup_0[3:0]),</a>
<a name="378"><span class="lineNum">     378 </span>                :            :     .io_raddr_1                  (raddr_dup_1[3:0]),</a>
<a name="379"><span class="lineNum">     379 </span>                :            :     .io_rdata_0_isCall           (_dataBanks_0_io_rdata_0_isCall),</a>
<a name="380"><span class="lineNum">     380 </span>                :            :     .io_rdata_0_isRet            (_dataBanks_0_io_rdata_0_isRet),</a>
<a name="381"><span class="lineNum">     381 </span>                :            :     .io_rdata_0_isJalr           (_dataBanks_0_io_rdata_0_isJalr),</a>
<a name="382"><span class="lineNum">     382 </span>                :            :     .io_rdata_0_brSlots_0_offset (_dataBanks_0_io_rdata_0_brSlots_0_offset),</a>
<a name="383"><span class="lineNum">     383 </span>                :            :     .io_rdata_0_brSlots_0_valid  (_dataBanks_0_io_rdata_0_brSlots_0_valid),</a>
<a name="384"><span class="lineNum">     384 </span>                :            :     .io_rdata_0_tailSlot_offset  (_dataBanks_0_io_rdata_0_tailSlot_offset),</a>
<a name="385"><span class="lineNum">     385 </span>                :            :     .io_rdata_0_tailSlot_sharing (_dataBanks_0_io_rdata_0_tailSlot_sharing),</a>
<a name="386"><span class="lineNum">     386 </span>                :            :     .io_rdata_0_tailSlot_valid   (_dataBanks_0_io_rdata_0_tailSlot_valid),</a>
<a name="387"><span class="lineNum">     387 </span>                :            :     .io_rdata_1_isJalr           (_dataBanks_0_io_rdata_1_isJalr),</a>
<a name="388"><span class="lineNum">     388 </span>                :            :     .io_rdata_1_brSlots_0_offset (_dataBanks_0_io_rdata_1_brSlots_0_offset),</a>
<a name="389"><span class="lineNum">     389 </span>                :            :     .io_rdata_1_brSlots_0_valid  (_dataBanks_0_io_rdata_1_brSlots_0_valid),</a>
<a name="390"><span class="lineNum">     390 </span>                :            :     .io_rdata_1_tailSlot_offset  (_dataBanks_0_io_rdata_1_tailSlot_offset),</a>
<a name="391"><span class="lineNum">     391 </span>                :            :     .io_rdata_1_tailSlot_sharing (_dataBanks_0_io_rdata_1_tailSlot_sharing),</a>
<a name="392"><span class="lineNum">     392 </span>                :            :     .io_rdata_1_tailSlot_valid   (_dataBanks_0_io_rdata_1_tailSlot_valid),</a>
<a name="393"><span class="lineNum">     393 </span>                :            :     .io_wen_0                    (wen_dup_last_REG &amp; waddr_dup_0[5:4] == 2'h0),</a>
<a name="394"><span class="lineNum">     394 </span>                :            :     .io_waddr_0                  (waddr_dup_0[3:0]),</a>
<a name="395"><span class="lineNum">     395 </span>                :            :     .io_wdata_0_isCall           (r_isCall),</a>
<a name="396"><span class="lineNum">     396 </span>                :            :     .io_wdata_0_isRet            (r_isRet),</a>
<a name="397"><span class="lineNum">     397 </span>                :            :     .io_wdata_0_isJalr           (r_isJalr),</a>
<a name="398"><span class="lineNum">     398 </span>                :            :     .io_wdata_0_brSlots_0_offset (r_brSlots_0_offset),</a>
<a name="399"><span class="lineNum">     399 </span>                :            :     .io_wdata_0_brSlots_0_valid  (r_brSlots_0_valid),</a>
<a name="400"><span class="lineNum">     400 </span>                :            :     .io_wdata_0_tailSlot_offset  (r_tailSlot_offset),</a>
<a name="401"><span class="lineNum">     401 </span>                :            :     .io_wdata_0_tailSlot_sharing (r_tailSlot_sharing),</a>
<a name="402"><span class="lineNum">     402 </span>                :            :     .io_wdata_0_tailSlot_valid   (r_tailSlot_valid)</a>
<a name="403"><span class="lineNum">     403 </span>                :            :   );</a>
<a name="404"><span class="lineNum">     404 </span>                :            :   DataModule__16entry_4 dataBanks_1 (</a>
<a name="405"><span class="lineNum">     405 </span>                :            :     .clock                       (clock),</a>
<a name="406"><span class="lineNum">     406 </span>                :            :     .io_raddr_0                  (raddr_dup_0_1[3:0]),</a>
<a name="407"><span class="lineNum">     407 </span>                :            :     .io_raddr_1                  (raddr_dup_1_1[3:0]),</a>
<a name="408"><span class="lineNum">     408 </span>                :            :     .io_rdata_0_isCall           (_dataBanks_1_io_rdata_0_isCall),</a>
<a name="409"><span class="lineNum">     409 </span>                :            :     .io_rdata_0_isRet            (_dataBanks_1_io_rdata_0_isRet),</a>
<a name="410"><span class="lineNum">     410 </span>                :            :     .io_rdata_0_isJalr           (_dataBanks_1_io_rdata_0_isJalr),</a>
<a name="411"><span class="lineNum">     411 </span>                :            :     .io_rdata_0_brSlots_0_offset (_dataBanks_1_io_rdata_0_brSlots_0_offset),</a>
<a name="412"><span class="lineNum">     412 </span>                :            :     .io_rdata_0_brSlots_0_valid  (_dataBanks_1_io_rdata_0_brSlots_0_valid),</a>
<a name="413"><span class="lineNum">     413 </span>                :            :     .io_rdata_0_tailSlot_offset  (_dataBanks_1_io_rdata_0_tailSlot_offset),</a>
<a name="414"><span class="lineNum">     414 </span>                :            :     .io_rdata_0_tailSlot_sharing (_dataBanks_1_io_rdata_0_tailSlot_sharing),</a>
<a name="415"><span class="lineNum">     415 </span>                :            :     .io_rdata_0_tailSlot_valid   (_dataBanks_1_io_rdata_0_tailSlot_valid),</a>
<a name="416"><span class="lineNum">     416 </span>                :            :     .io_rdata_1_isJalr           (_dataBanks_1_io_rdata_1_isJalr),</a>
<a name="417"><span class="lineNum">     417 </span>                :            :     .io_rdata_1_brSlots_0_offset (_dataBanks_1_io_rdata_1_brSlots_0_offset),</a>
<a name="418"><span class="lineNum">     418 </span>                :            :     .io_rdata_1_brSlots_0_valid  (_dataBanks_1_io_rdata_1_brSlots_0_valid),</a>
<a name="419"><span class="lineNum">     419 </span>                :            :     .io_rdata_1_tailSlot_offset  (_dataBanks_1_io_rdata_1_tailSlot_offset),</a>
<a name="420"><span class="lineNum">     420 </span>                :            :     .io_rdata_1_tailSlot_sharing (_dataBanks_1_io_rdata_1_tailSlot_sharing),</a>
<a name="421"><span class="lineNum">     421 </span>                :            :     .io_rdata_1_tailSlot_valid   (_dataBanks_1_io_rdata_1_tailSlot_valid),</a>
<a name="422"><span class="lineNum">     422 </span>                :            :     .io_wen_0                    (wen_dup_last_REG_1 &amp; waddr_dup_0_1[5:4] == 2'h1),</a>
<a name="423"><span class="lineNum">     423 </span>                :            :     .io_waddr_0                  (waddr_dup_0_1[3:0]),</a>
<a name="424"><span class="lineNum">     424 </span>                :            :     .io_wdata_0_isCall           (r_1_isCall),</a>
<a name="425"><span class="lineNum">     425 </span>                :            :     .io_wdata_0_isRet            (r_1_isRet),</a>
<a name="426"><span class="lineNum">     426 </span>                :            :     .io_wdata_0_isJalr           (r_1_isJalr),</a>
<a name="427"><span class="lineNum">     427 </span>                :            :     .io_wdata_0_brSlots_0_offset (r_1_brSlots_0_offset),</a>
<a name="428"><span class="lineNum">     428 </span>                :            :     .io_wdata_0_brSlots_0_valid  (r_1_brSlots_0_valid),</a>
<a name="429"><span class="lineNum">     429 </span>                :            :     .io_wdata_0_tailSlot_offset  (r_1_tailSlot_offset),</a>
<a name="430"><span class="lineNum">     430 </span>                :            :     .io_wdata_0_tailSlot_sharing (r_1_tailSlot_sharing),</a>
<a name="431"><span class="lineNum">     431 </span>                :            :     .io_wdata_0_tailSlot_valid   (r_1_tailSlot_valid)</a>
<a name="432"><span class="lineNum">     432 </span>                :            :   );</a>
<a name="433"><span class="lineNum">     433 </span>                :            :   DataModule__16entry_4 dataBanks_2 (</a>
<a name="434"><span class="lineNum">     434 </span>                :            :     .clock                       (clock),</a>
<a name="435"><span class="lineNum">     435 </span>                :            :     .io_raddr_0                  (raddr_dup_0_2[3:0]),</a>
<a name="436"><span class="lineNum">     436 </span>                :            :     .io_raddr_1                  (raddr_dup_1_2[3:0]),</a>
<a name="437"><span class="lineNum">     437 </span>                :            :     .io_rdata_0_isCall           (_dataBanks_2_io_rdata_0_isCall),</a>
<a name="438"><span class="lineNum">     438 </span>                :            :     .io_rdata_0_isRet            (_dataBanks_2_io_rdata_0_isRet),</a>
<a name="439"><span class="lineNum">     439 </span>                :            :     .io_rdata_0_isJalr           (_dataBanks_2_io_rdata_0_isJalr),</a>
<a name="440"><span class="lineNum">     440 </span>                :            :     .io_rdata_0_brSlots_0_offset (_dataBanks_2_io_rdata_0_brSlots_0_offset),</a>
<a name="441"><span class="lineNum">     441 </span>                :            :     .io_rdata_0_brSlots_0_valid  (_dataBanks_2_io_rdata_0_brSlots_0_valid),</a>
<a name="442"><span class="lineNum">     442 </span>                :            :     .io_rdata_0_tailSlot_offset  (_dataBanks_2_io_rdata_0_tailSlot_offset),</a>
<a name="443"><span class="lineNum">     443 </span>                :            :     .io_rdata_0_tailSlot_sharing (_dataBanks_2_io_rdata_0_tailSlot_sharing),</a>
<a name="444"><span class="lineNum">     444 </span>                :            :     .io_rdata_0_tailSlot_valid   (_dataBanks_2_io_rdata_0_tailSlot_valid),</a>
<a name="445"><span class="lineNum">     445 </span>                :            :     .io_rdata_1_isJalr           (_dataBanks_2_io_rdata_1_isJalr),</a>
<a name="446"><span class="lineNum">     446 </span>                :            :     .io_rdata_1_brSlots_0_offset (_dataBanks_2_io_rdata_1_brSlots_0_offset),</a>
<a name="447"><span class="lineNum">     447 </span>                :            :     .io_rdata_1_brSlots_0_valid  (_dataBanks_2_io_rdata_1_brSlots_0_valid),</a>
<a name="448"><span class="lineNum">     448 </span>                :            :     .io_rdata_1_tailSlot_offset  (_dataBanks_2_io_rdata_1_tailSlot_offset),</a>
<a name="449"><span class="lineNum">     449 </span>                :            :     .io_rdata_1_tailSlot_sharing (_dataBanks_2_io_rdata_1_tailSlot_sharing),</a>
<a name="450"><span class="lineNum">     450 </span>                :            :     .io_rdata_1_tailSlot_valid   (_dataBanks_2_io_rdata_1_tailSlot_valid),</a>
<a name="451"><span class="lineNum">     451 </span>                :            :     .io_wen_0                    (wen_dup_last_REG_2 &amp; waddr_dup_0_2[5:4] == 2'h2),</a>
<a name="452"><span class="lineNum">     452 </span>                :            :     .io_waddr_0                  (waddr_dup_0_2[3:0]),</a>
<a name="453"><span class="lineNum">     453 </span>                :            :     .io_wdata_0_isCall           (r_2_isCall),</a>
<a name="454"><span class="lineNum">     454 </span>                :            :     .io_wdata_0_isRet            (r_2_isRet),</a>
<a name="455"><span class="lineNum">     455 </span>                :            :     .io_wdata_0_isJalr           (r_2_isJalr),</a>
<a name="456"><span class="lineNum">     456 </span>                :            :     .io_wdata_0_brSlots_0_offset (r_2_brSlots_0_offset),</a>
<a name="457"><span class="lineNum">     457 </span>                :            :     .io_wdata_0_brSlots_0_valid  (r_2_brSlots_0_valid),</a>
<a name="458"><span class="lineNum">     458 </span>                :            :     .io_wdata_0_tailSlot_offset  (r_2_tailSlot_offset),</a>
<a name="459"><span class="lineNum">     459 </span>                :            :     .io_wdata_0_tailSlot_sharing (r_2_tailSlot_sharing),</a>
<a name="460"><span class="lineNum">     460 </span>                :            :     .io_wdata_0_tailSlot_valid   (r_2_tailSlot_valid)</a>
<a name="461"><span class="lineNum">     461 </span>                :            :   );</a>
<a name="462"><span class="lineNum">     462 </span>                :            :   DataModule__16entry_4 dataBanks_3 (</a>
<a name="463"><span class="lineNum">     463 </span>                :            :     .clock                       (clock),</a>
<a name="464"><span class="lineNum">     464 </span>                :            :     .io_raddr_0                  (raddr_dup_0_3[3:0]),</a>
<a name="465"><span class="lineNum">     465 </span>                :            :     .io_raddr_1                  (raddr_dup_1_3[3:0]),</a>
<a name="466"><span class="lineNum">     466 </span>                :            :     .io_rdata_0_isCall           (_dataBanks_3_io_rdata_0_isCall),</a>
<a name="467"><span class="lineNum">     467 </span>                :            :     .io_rdata_0_isRet            (_dataBanks_3_io_rdata_0_isRet),</a>
<a name="468"><span class="lineNum">     468 </span>                :            :     .io_rdata_0_isJalr           (_dataBanks_3_io_rdata_0_isJalr),</a>
<a name="469"><span class="lineNum">     469 </span>                :            :     .io_rdata_0_brSlots_0_offset (_dataBanks_3_io_rdata_0_brSlots_0_offset),</a>
<a name="470"><span class="lineNum">     470 </span>                :            :     .io_rdata_0_brSlots_0_valid  (_dataBanks_3_io_rdata_0_brSlots_0_valid),</a>
<a name="471"><span class="lineNum">     471 </span>                :            :     .io_rdata_0_tailSlot_offset  (_dataBanks_3_io_rdata_0_tailSlot_offset),</a>
<a name="472"><span class="lineNum">     472 </span>                :            :     .io_rdata_0_tailSlot_sharing (_dataBanks_3_io_rdata_0_tailSlot_sharing),</a>
<a name="473"><span class="lineNum">     473 </span>                :            :     .io_rdata_0_tailSlot_valid   (_dataBanks_3_io_rdata_0_tailSlot_valid),</a>
<a name="474"><span class="lineNum">     474 </span>                :            :     .io_rdata_1_isJalr           (_dataBanks_3_io_rdata_1_isJalr),</a>
<a name="475"><span class="lineNum">     475 </span>                :            :     .io_rdata_1_brSlots_0_offset (_dataBanks_3_io_rdata_1_brSlots_0_offset),</a>
<a name="476"><span class="lineNum">     476 </span>                :            :     .io_rdata_1_brSlots_0_valid  (_dataBanks_3_io_rdata_1_brSlots_0_valid),</a>
<a name="477"><span class="lineNum">     477 </span>                :            :     .io_rdata_1_tailSlot_offset  (_dataBanks_3_io_rdata_1_tailSlot_offset),</a>
<a name="478"><span class="lineNum">     478 </span>                :            :     .io_rdata_1_tailSlot_sharing (_dataBanks_3_io_rdata_1_tailSlot_sharing),</a>
<a name="479"><span class="lineNum">     479 </span>                :            :     .io_rdata_1_tailSlot_valid   (_dataBanks_3_io_rdata_1_tailSlot_valid),</a>
<a name="480"><span class="lineNum">     480 </span>                :            :     .io_wen_0                    (wen_dup_last_REG_3 &amp; (&amp;(waddr_dup_0_3[5:4]))),</a>
<a name="481"><span class="lineNum">     481 </span>                :            :     .io_waddr_0                  (waddr_dup_0_3[3:0]),</a>
<a name="482"><span class="lineNum">     482 </span>                :            :     .io_wdata_0_isCall           (r_3_isCall),</a>
<a name="483"><span class="lineNum">     483 </span>                :            :     .io_wdata_0_isRet            (r_3_isRet),</a>
<a name="484"><span class="lineNum">     484 </span>                :            :     .io_wdata_0_isJalr           (r_3_isJalr),</a>
<a name="485"><span class="lineNum">     485 </span>                :            :     .io_wdata_0_brSlots_0_offset (r_3_brSlots_0_offset),</a>
<a name="486"><span class="lineNum">     486 </span>                :            :     .io_wdata_0_brSlots_0_valid  (r_3_brSlots_0_valid),</a>
<a name="487"><span class="lineNum">     487 </span>                :            :     .io_wdata_0_tailSlot_offset  (r_3_tailSlot_offset),</a>
<a name="488"><span class="lineNum">     488 </span>                :            :     .io_wdata_0_tailSlot_sharing (r_3_tailSlot_sharing),</a>
<a name="489"><span class="lineNum">     489 </span>                :            :     .io_wdata_0_tailSlot_valid   (r_3_tailSlot_valid)</a>
<a name="490"><span class="lineNum">     490 </span>                :            :   );</a>
<a name="491"><span class="lineNum">     491 </span>                :            :   assign io_rdata_0_isCall =</a>
<a name="492"><span class="lineNum">     492 </span>                :            :     _io_rdata_0_T &amp; _dataBanks_0_io_rdata_0_isCall | _io_rdata_0_T_1</a>
<a name="493"><span class="lineNum">     493 </span>                :            :     &amp; _dataBanks_1_io_rdata_0_isCall | _io_rdata_0_T_2 &amp; _dataBanks_2_io_rdata_0_isCall</a>
<a name="494"><span class="lineNum">     494 </span>                :            :     | (&amp;(raddr_dup[5:4])) &amp; _dataBanks_3_io_rdata_0_isCall;</a>
<a name="495"><span class="lineNum">     495 </span>                :            :   assign io_rdata_0_isRet =</a>
<a name="496"><span class="lineNum">     496 </span>                :            :     _io_rdata_0_T &amp; _dataBanks_0_io_rdata_0_isRet | _io_rdata_0_T_1</a>
<a name="497"><span class="lineNum">     497 </span>                :            :     &amp; _dataBanks_1_io_rdata_0_isRet | _io_rdata_0_T_2 &amp; _dataBanks_2_io_rdata_0_isRet</a>
<a name="498"><span class="lineNum">     498 </span>                :            :     | (&amp;(raddr_dup[5:4])) &amp; _dataBanks_3_io_rdata_0_isRet;</a>
<a name="499"><span class="lineNum">     499 </span>                :            :   assign io_rdata_0_isJalr =</a>
<a name="500"><span class="lineNum">     500 </span>                :            :     _io_rdata_0_T &amp; _dataBanks_0_io_rdata_0_isJalr | _io_rdata_0_T_1</a>
<a name="501"><span class="lineNum">     501 </span>                :            :     &amp; _dataBanks_1_io_rdata_0_isJalr | _io_rdata_0_T_2 &amp; _dataBanks_2_io_rdata_0_isJalr</a>
<a name="502"><span class="lineNum">     502 </span>                :            :     | (&amp;(raddr_dup[5:4])) &amp; _dataBanks_3_io_rdata_0_isJalr;</a>
<a name="503"><span class="lineNum">     503 </span>                :            :   assign io_rdata_0_brSlots_0_offset =</a>
<a name="504"><span class="lineNum">     504 </span>                :            :     (_io_rdata_0_T ? _dataBanks_0_io_rdata_0_brSlots_0_offset : 4'h0)</a>
<a name="505"><span class="lineNum">     505 </span>                :            :     | (_io_rdata_0_T_1 ? _dataBanks_1_io_rdata_0_brSlots_0_offset : 4'h0)</a>
<a name="506"><span class="lineNum">     506 </span>                :            :     | (_io_rdata_0_T_2 ? _dataBanks_2_io_rdata_0_brSlots_0_offset : 4'h0)</a>
<a name="507"><span class="lineNum">     507 </span>                :            :     | ((&amp;(raddr_dup[5:4])) ? _dataBanks_3_io_rdata_0_brSlots_0_offset : 4'h0);</a>
<a name="508"><span class="lineNum">     508 </span>                :            :   assign io_rdata_0_brSlots_0_valid =</a>
<a name="509"><span class="lineNum">     509 </span>                :            :     _io_rdata_0_T &amp; _dataBanks_0_io_rdata_0_brSlots_0_valid | _io_rdata_0_T_1</a>
<a name="510"><span class="lineNum">     510 </span>                :            :     &amp; _dataBanks_1_io_rdata_0_brSlots_0_valid | _io_rdata_0_T_2</a>
<a name="511"><span class="lineNum">     511 </span>                :            :     &amp; _dataBanks_2_io_rdata_0_brSlots_0_valid | (&amp;(raddr_dup[5:4]))</a>
<a name="512"><span class="lineNum">     512 </span>                :            :     &amp; _dataBanks_3_io_rdata_0_brSlots_0_valid;</a>
<a name="513"><span class="lineNum">     513 </span>                :            :   assign io_rdata_0_tailSlot_offset =</a>
<a name="514"><span class="lineNum">     514 </span>                :            :     (_io_rdata_0_T ? _dataBanks_0_io_rdata_0_tailSlot_offset : 4'h0)</a>
<a name="515"><span class="lineNum">     515 </span>                :            :     | (_io_rdata_0_T_1 ? _dataBanks_1_io_rdata_0_tailSlot_offset : 4'h0)</a>
<a name="516"><span class="lineNum">     516 </span>                :            :     | (_io_rdata_0_T_2 ? _dataBanks_2_io_rdata_0_tailSlot_offset : 4'h0)</a>
<a name="517"><span class="lineNum">     517 </span>                :            :     | ((&amp;(raddr_dup[5:4])) ? _dataBanks_3_io_rdata_0_tailSlot_offset : 4'h0);</a>
<a name="518"><span class="lineNum">     518 </span>                :            :   assign io_rdata_0_tailSlot_sharing =</a>
<a name="519"><span class="lineNum">     519 </span>                :            :     _io_rdata_0_T &amp; _dataBanks_0_io_rdata_0_tailSlot_sharing | _io_rdata_0_T_1</a>
<a name="520"><span class="lineNum">     520 </span>                :            :     &amp; _dataBanks_1_io_rdata_0_tailSlot_sharing | _io_rdata_0_T_2</a>
<a name="521"><span class="lineNum">     521 </span>                :            :     &amp; _dataBanks_2_io_rdata_0_tailSlot_sharing | (&amp;(raddr_dup[5:4]))</a>
<a name="522"><span class="lineNum">     522 </span>                :            :     &amp; _dataBanks_3_io_rdata_0_tailSlot_sharing;</a>
<a name="523"><span class="lineNum">     523 </span>                :            :   assign io_rdata_0_tailSlot_valid =</a>
<a name="524"><span class="lineNum">     524 </span>                :            :     _io_rdata_0_T &amp; _dataBanks_0_io_rdata_0_tailSlot_valid | _io_rdata_0_T_1</a>
<a name="525"><span class="lineNum">     525 </span>                :            :     &amp; _dataBanks_1_io_rdata_0_tailSlot_valid | _io_rdata_0_T_2</a>
<a name="526"><span class="lineNum">     526 </span>                :            :     &amp; _dataBanks_2_io_rdata_0_tailSlot_valid | (&amp;(raddr_dup[5:4]))</a>
<a name="527"><span class="lineNum">     527 </span>                :            :     &amp; _dataBanks_3_io_rdata_0_tailSlot_valid;</a>
<a name="528"><span class="lineNum">     528 </span>                :            :   assign io_rdata_1_isJalr =</a>
<a name="529"><span class="lineNum">     529 </span>                :            :     _io_rdata_1_T &amp; _dataBanks_0_io_rdata_1_isJalr | _io_rdata_1_T_1</a>
<a name="530"><span class="lineNum">     530 </span>                :            :     &amp; _dataBanks_1_io_rdata_1_isJalr | _io_rdata_1_T_2 &amp; _dataBanks_2_io_rdata_1_isJalr</a>
<a name="531"><span class="lineNum">     531 </span>                :            :     | (&amp;(raddr_dup_2[5:4])) &amp; _dataBanks_3_io_rdata_1_isJalr;</a>
<a name="532"><span class="lineNum">     532 </span>                :            :   assign io_rdata_1_brSlots_0_offset =</a>
<a name="533"><span class="lineNum">     533 </span>                :            :     (_io_rdata_1_T ? _dataBanks_0_io_rdata_1_brSlots_0_offset : 4'h0)</a>
<a name="534"><span class="lineNum">     534 </span>                :            :     | (_io_rdata_1_T_1 ? _dataBanks_1_io_rdata_1_brSlots_0_offset : 4'h0)</a>
<a name="535"><span class="lineNum">     535 </span>                :            :     | (_io_rdata_1_T_2 ? _dataBanks_2_io_rdata_1_brSlots_0_offset : 4'h0)</a>
<a name="536"><span class="lineNum">     536 </span>                :            :     | ((&amp;(raddr_dup_2[5:4])) ? _dataBanks_3_io_rdata_1_brSlots_0_offset : 4'h0);</a>
<a name="537"><span class="lineNum">     537 </span>                :            :   assign io_rdata_1_brSlots_0_valid =</a>
<a name="538"><span class="lineNum">     538 </span>                :            :     _io_rdata_1_T &amp; _dataBanks_0_io_rdata_1_brSlots_0_valid | _io_rdata_1_T_1</a>
<a name="539"><span class="lineNum">     539 </span>                :            :     &amp; _dataBanks_1_io_rdata_1_brSlots_0_valid | _io_rdata_1_T_2</a>
<a name="540"><span class="lineNum">     540 </span>                :            :     &amp; _dataBanks_2_io_rdata_1_brSlots_0_valid | (&amp;(raddr_dup_2[5:4]))</a>
<a name="541"><span class="lineNum">     541 </span>                :            :     &amp; _dataBanks_3_io_rdata_1_brSlots_0_valid;</a>
<a name="542"><span class="lineNum">     542 </span>                :            :   assign io_rdata_1_tailSlot_offset =</a>
<a name="543"><span class="lineNum">     543 </span>                :            :     (_io_rdata_1_T ? _dataBanks_0_io_rdata_1_tailSlot_offset : 4'h0)</a>
<a name="544"><span class="lineNum">     544 </span>                :            :     | (_io_rdata_1_T_1 ? _dataBanks_1_io_rdata_1_tailSlot_offset : 4'h0)</a>
<a name="545"><span class="lineNum">     545 </span>                :            :     | (_io_rdata_1_T_2 ? _dataBanks_2_io_rdata_1_tailSlot_offset : 4'h0)</a>
<a name="546"><span class="lineNum">     546 </span>                :            :     | ((&amp;(raddr_dup_2[5:4])) ? _dataBanks_3_io_rdata_1_tailSlot_offset : 4'h0);</a>
<a name="547"><span class="lineNum">     547 </span>                :            :   assign io_rdata_1_tailSlot_sharing =</a>
<a name="548"><span class="lineNum">     548 </span>                :            :     _io_rdata_1_T &amp; _dataBanks_0_io_rdata_1_tailSlot_sharing | _io_rdata_1_T_1</a>
<a name="549"><span class="lineNum">     549 </span>                :            :     &amp; _dataBanks_1_io_rdata_1_tailSlot_sharing | _io_rdata_1_T_2</a>
<a name="550"><span class="lineNum">     550 </span>                :            :     &amp; _dataBanks_2_io_rdata_1_tailSlot_sharing | (&amp;(raddr_dup_2[5:4]))</a>
<a name="551"><span class="lineNum">     551 </span>                :            :     &amp; _dataBanks_3_io_rdata_1_tailSlot_sharing;</a>
<a name="552"><span class="lineNum">     552 </span>                :            :   assign io_rdata_1_tailSlot_valid =</a>
<a name="553"><span class="lineNum">     553 </span>                :            :     _io_rdata_1_T &amp; _dataBanks_0_io_rdata_1_tailSlot_valid | _io_rdata_1_T_1</a>
<a name="554"><span class="lineNum">     554 </span>                :            :     &amp; _dataBanks_1_io_rdata_1_tailSlot_valid | _io_rdata_1_T_2</a>
<a name="555"><span class="lineNum">     555 </span>                :            :     &amp; _dataBanks_2_io_rdata_1_tailSlot_valid | (&amp;(raddr_dup_2[5:4]))</a>
<a name="556"><span class="lineNum">     556 </span>                :            :     &amp; _dataBanks_3_io_rdata_1_tailSlot_valid;</a>
<a name="557"><span class="lineNum">     557 </span>                :            : endmodule</a>
<a name="558"><span class="lineNum">     558 </span>                :            : </a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.14</a></td></tr>
  </table>
  <br>

</body>
</html>
