// Seed: 2418461477
module module_0 (
    id_1
);
  inout wire id_1;
  wire id_2;
  module_2 modCall_1 ();
  generate
    wire id_3;
  endgenerate
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_4;
  module_0 modCall_1 (id_4);
endmodule
module module_2 ();
  wire id_1;
  assign module_4.type_10 = 0;
endmodule
module module_3;
  wire id_2;
  module_2 modCall_1 ();
endmodule
module module_4 (
    output wor id_0,
    output tri id_1,
    output supply0 id_2,
    output supply0 id_3,
    input wand id_4,
    input tri1 id_5,
    output wire id_6
);
  assign id_3 = id_5;
  module_2 modCall_1 ();
  always @(1 or negedge id_5) id_0 = id_5 == 1'b0;
endmodule
