<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">

<html xmlns="http://www.w3.org/1999/xhtml">
 <head>
  <title>datasheet for gx_latopt_x1</title>
  <style type="text/css">
body { font-family:arial ;}
a { text-decoration:underline ; color:#003000 ;}
a:hover { text-decoration:underline ; color:0030f0 ;}
td { padding : 5px ;}
table.topTitle { width:100% ;}
table.topTitle td.l { text-align:left ; font-weight: bold ; font-size:30px ;}
table.topTitle td.r { text-align:right ; font-weight: bold ; font-size:16px ;}
table.blueBar { width : 100% ; border-spacing : 0px ;}
table.blueBar td { background:#0036ff ; font-size:12px ; color : white ; text-align : left ; font-weight : bold ;}
table.blueBar td.l { text-align : left ;}
table.blueBar td.r { text-align : right ;}
table.items { width:100% ; border-collapse:collapse ;}
table.items td.label { font-weight:bold ; font-size:16px ; vertical-align:top ;}
table.items td.mono { font-family:courier ; font-size:12px ; white-space:pre ;}
div.label { font-weight:bold ; font-size:16px ; vertical-align:top ; text-align:center ;}
table.grid { border-collapse:collapse ;}
table.grid td { border:1px solid #bbb ; font-size:12px ;}
body { font-family:arial ;}
table.x { font-family:courier ; border-collapse:collapse ; padding:2px ;}
table.x td { border:1px solid #bbb ;}
td.tableTitle { font-weight:bold ; text-align:center ;}
table.grid { border-collapse:collapse ;}
table.grid td { border:1px solid #bbb ;}
table.grid td.tableTitle { font-weight:bold ; text-align:center ;}
table.mmap { border-collapse:collapse ; text-size:11px ; border:1px solid #d8d8d8 ;}
table.mmap td { border-color:#d8d8d8 ; border-width:1px ; border-style:solid ;}
table.mmap td.empty { border-style:none ; background-color:#f0f0f0 ;}
table.mmap td.slavemodule { text-align:left ; font-size:11px ; border-style:solid solid none solid ;}
table.mmap td.slavem { text-align:right ; font-size:9px ; font-style:italic ; border-style:none solid none solid ;}
table.mmap td.slaveb { text-align:right ; font-size:9px ; font-style:italic ; border-style:none solid solid solid ;}
table.mmap td.mastermodule { text-align:center ; font-size:11px ; border-style:solid solid none solid ;}
table.mmap td.masterlr { text-align:center ; font-size:9px ; font-style:italic ; border-style:none solid solid solid ;}
table.mmap td.masterl { text-align:center ; font-size:9px ; font-style:italic ; border-style:none none solid solid ;}
table.mmap td.masterm { text-align:center ; font-size:9px ; font-style:italic ; border-style:none none solid none ;}
table.mmap td.masterr { text-align:center ; font-size:9px ; font-style:italic ; border-style:none solid solid none ;}
table.mmap td.addr { font-family:courier ; font-size:9px ; text-align:right ;}
table.connectionboxes { border-collapse:separate ; border-spacing:0px ; font-family:arial ;}
table.connectionboxes td.from { border-bottom:1px solid black ; font-size:9px ; font-style:italic ; vertical-align:bottom ; text-align:left ;}
table.connectionboxes td.to { font-size:9px ; font-style:italic ; vertical-align:top ; text-align:right ;}
table.connectionboxes td.lefthandwire { border-bottom:1px solid black ; font-size:9px ; font-style:italic ; vertical-align:bottom ; text-align:right ;}
table.connectionboxes td.righthandwire { border-bottom:1px solid black ; font-size:9px ; font-style:italic ; vertical-align:bottom ; text-align:left ;}
table.connectionboxes td.righthandlabel { font-size:11px ; vertical-align:bottom ; text-align:left ;}
table.connectionboxes td.neighbor { padding:3px ; border:1px solid black ; font-size: 11px ; background:#e8e8e8 ; vertical-align:center ; text-align:center ;}
table.connectionboxes td.main { padding:8px ; border:1px solid black ; font-size: 14px ; font-weight:bold ; background:#ffffff ; vertical-align:center ; text-align:center ;}
.parametersbox { border:1px solid #d0d0d0 ; display:inline-block ; max-height:160px ; overflow:auto ; width:360px ; font-size:10px ;}
.flowbox { display:inline-block ;}
.parametersbox table { font-size:10px ;}
td.parametername { font-style:italic ;}
td.parametervalue { font-weight:bold ;}
div.greydiv { vertical-align:top ; text-align:center ; background:#eeeeee ; border-top:1px solid #707070 ; border-bottom:1px solid #707070 ; padding:20px ; margin:20px ; width:auto ;}</style>
 </head>
 <body>
  <table class="topTitle">
   <tr>
    <td class="l">gx_latopt_x1</td>
    <td class="r">
     <br/>
     <br/>
    </td>
   </tr>
  </table>
  <table class="blueBar">
   <tr>
    <td class="l">2016.07.20.10:21:53</td>
    <td class="r">Datasheet</td>
   </tr>
  </table>
  <div style="width:100% ;  height:10px"> </div>
  <div class="label">Overview</div>
  <div class="greydiv">
   <div style="display:inline-block ; text-align:left">
    <table class="connectionboxes">
     <tr style="height:6px">
      <td></td>
     </tr>
    </table>
   </div><span style="display:inline-block ; width:28px"> </span>
   <div style="display:inline-block ; text-align:left"><span>
     <br/></span>
   </div>
  </div>
  <div style="width:100% ;  height:10px"> </div>
  <div class="label">Memory Map</div>
  <table class="mmap">
   <tr>
    <td class="empty" rowspan="2"></td>
   </tr>
  </table>
  <a name="module_xcvr_native_a10_0"> </a>
  <div>
   <hr/>
   <h2>xcvr_native_a10_0</h2>altera_xcvr_native_a10 v16.0
   <br/>
   <br/>
   <br/>
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Parameters</h2>
      <table>
       <tr>
        <td class="parametername">device_family</td>
        <td class="parametervalue">ARRIA10</td>
       </tr>
       <tr>
        <td class="parametername">device</td>
        <td class="parametervalue">10AX115S3F45E2SG</td>
       </tr>
       <tr>
        <td class="parametername">base_device</td>
        <td class="parametervalue">NIGHTFURY5</td>
       </tr>
       <tr>
        <td class="parametername">design_environment</td>
        <td class="parametervalue">NATIVE</td>
       </tr>
       <tr>
        <td class="parametername">device_revision</td>
        <td class="parametervalue">20nm5</td>
       </tr>
       <tr>
        <td class="parametername">message_level</td>
        <td class="parametervalue">error</td>
       </tr>
       <tr>
        <td class="parametername">anlg_voltage</td>
        <td class="parametervalue">1_1V</td>
       </tr>
       <tr>
        <td class="parametername">anlg_link</td>
        <td class="parametervalue">sr</td>
       </tr>
       <tr>
        <td class="parametername">support_mode</td>
        <td class="parametervalue">user_mode</td>
       </tr>
       <tr>
        <td class="parametername">protocol_mode</td>
        <td class="parametervalue">basic_std</td>
       </tr>
       <tr>
        <td class="parametername">pma_mode</td>
        <td class="parametervalue">basic</td>
       </tr>
       <tr>
        <td class="parametername">duplex_mode</td>
        <td class="parametervalue">duplex</td>
       </tr>
       <tr>
        <td class="parametername">channels</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">set_data_rate</td>
        <td class="parametervalue">4800</td>
       </tr>
       <tr>
        <td class="parametername">rcfg_iface_enable</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enable_simple_interface</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">enable_split_interface</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">set_enable_calibration</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">enable_calibration</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">set_disconnect_analog_resets</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enable_analog_resets</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">enable_reset_sequence</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">enable_transparent_pcs</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enable_parallel_loopback</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">bonded_mode</td>
        <td class="parametervalue">pma_pcs</td>
       </tr>
       <tr>
        <td class="parametername">set_pcs_bonding_master</td>
        <td class="parametervalue">Auto</td>
       </tr>
       <tr>
        <td class="parametername">pcs_bonding_master</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">tx_pma_clk_div</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">plls</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">pll_select</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enable_port_tx_analog_reset_ack</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enable_port_tx_pma_clkout</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enable_port_tx_pma_div_clkout</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">tx_pma_div_clkout_divider</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enable_port_tx_pma_iqtxrx_clkout</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enable_port_tx_pma_elecidle</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enable_port_tx_pma_qpipullup</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enable_port_tx_pma_qpipulldn</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enable_port_tx_pma_txdetectrx</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enable_port_tx_pma_rxfound</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enable_port_rx_seriallpbken_tx</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">number_physical_bonding_clocks</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">cdr_refclk_cnt</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">cdr_refclk_select</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">set_cdr_refclk_freq</td>
        <td class="parametervalue">240.000000</td>
       </tr>
       <tr>
        <td class="parametername">rx_ppm_detect_threshold</td>
        <td class="parametervalue">1000</td>
       </tr>
       <tr>
        <td class="parametername">rx_pma_ctle_adaptation_mode</td>
        <td class="parametervalue">manual</td>
       </tr>
       <tr>
        <td class="parametername">rx_pma_dfe_adaptation_mode</td>
        <td class="parametervalue">disabled</td>
       </tr>
       <tr>
        <td class="parametername">rx_pma_dfe_fixed_taps</td>
        <td class="parametervalue">3</td>
       </tr>
       <tr>
        <td class="parametername">enable_ports_adaptation</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enable_port_rx_analog_reset_ack</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enable_port_rx_pma_clkout</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enable_port_rx_pma_div_clkout</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">rx_pma_div_clkout_divider</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enable_port_rx_pma_iqtxrx_clkout</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enable_port_rx_pma_clkslip</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">enable_port_rx_pma_qpipulldn</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enable_port_rx_is_lockedtodata</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">enable_port_rx_is_lockedtoref</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">enable_ports_rx_manual_cdr_mode</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enable_ports_rx_manual_ppm</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enable_port_rx_signaldetect</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enable_port_rx_seriallpbken</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">enable_ports_rx_prbs</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">std_pcs_pma_width</td>
        <td class="parametervalue">20</td>
       </tr>
       <tr>
        <td class="parametername">display_std_tx_pld_pcs_width</td>
        <td class="parametervalue">20</td>
       </tr>
       <tr>
        <td class="parametername">display_std_rx_pld_pcs_width</td>
        <td class="parametervalue">20</td>
       </tr>
       <tr>
        <td class="parametername">std_low_latency_bypass_enable</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enable_hip</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enable_skp_ports</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enable_hard_reset</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">set_hip_cal_en</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">hip_cal_en</td>
        <td class="parametervalue">disable</td>
       </tr>
       <tr>
        <td class="parametername">std_tx_pcfifo_mode</td>
        <td class="parametervalue">register_fifo</td>
       </tr>
       <tr>
        <td class="parametername">std_rx_pcfifo_mode</td>
        <td class="parametervalue">register_fifo</td>
       </tr>
       <tr>
        <td class="parametername">enable_port_tx_std_pcfifo_full</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enable_port_tx_std_pcfifo_empty</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enable_port_rx_std_pcfifo_full</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enable_port_rx_std_pcfifo_empty</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">std_tx_byte_ser_mode</td>
        <td class="parametervalue">Disabled</td>
       </tr>
       <tr>
        <td class="parametername">std_rx_byte_deser_mode</td>
        <td class="parametervalue">Disabled</td>
       </tr>
       <tr>
        <td class="parametername">std_tx_8b10b_enable</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">std_tx_8b10b_disp_ctrl_enable</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">std_rx_8b10b_enable</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">std_rx_rmfifo_mode</td>
        <td class="parametervalue">disabled</td>
       </tr>
       <tr>
        <td class="parametername">std_rx_rmfifo_pattern_n</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">std_rx_rmfifo_pattern_p</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enable_port_rx_std_rmfifo_full</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enable_port_rx_std_rmfifo_empty</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">pcie_rate_match</td>
        <td class="parametervalue">Bypass</td>
       </tr>
       <tr>
        <td class="parametername">std_tx_bitslip_enable</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enable_port_tx_std_bitslipboundarysel</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">std_rx_word_aligner_mode</td>
        <td class="parametervalue">bitslip</td>
       </tr>
       <tr>
        <td class="parametername">std_rx_word_aligner_pattern_len</td>
        <td class="parametervalue">7</td>
       </tr>
       <tr>
        <td class="parametername">std_rx_word_aligner_pattern</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">std_rx_word_aligner_rknumber</td>
        <td class="parametervalue">3</td>
       </tr>
       <tr>
        <td class="parametername">std_rx_word_aligner_renumber</td>
        <td class="parametervalue">3</td>
       </tr>
       <tr>
        <td class="parametername">std_rx_word_aligner_rgnumber</td>
        <td class="parametervalue">3</td>
       </tr>
       <tr>
        <td class="parametername">std_rx_word_aligner_rvnumber</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">std_rx_word_aligner_fast_sync_status_enable</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enable_port_rx_std_wa_patternalign</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enable_port_rx_std_wa_a1a2size</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enable_port_rx_std_bitslipboundarysel</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enable_port_rx_std_bitslip</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">std_tx_bitrev_enable</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">std_tx_byterev_enable</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">std_tx_polinv_enable</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">enable_port_tx_polinv</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">std_rx_bitrev_enable</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enable_port_rx_std_bitrev_ena</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">std_rx_byterev_enable</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enable_port_rx_std_byterev_ena</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">std_rx_polinv_enable</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">enable_port_rx_polinv</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">enable_port_rx_std_signaldetect</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enable_ports_pipe_sw</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enable_ports_pipe_hclk</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enable_ports_pipe_g3_analog</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enable_ports_pipe_rx_elecidle</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enable_port_pipe_rx_polarity</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enh_pcs_pma_width</td>
        <td class="parametervalue">40</td>
       </tr>
       <tr>
        <td class="parametername">enh_pld_pcs_width</td>
        <td class="parametervalue">40</td>
       </tr>
       <tr>
        <td class="parametername">enh_low_latency_enable</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enh_rxtxfifo_double_width</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enh_txfifo_mode</td>
        <td class="parametervalue">Phase compensation</td>
       </tr>
       <tr>
        <td class="parametername">enh_txfifo_pfull</td>
        <td class="parametervalue">11</td>
       </tr>
       <tr>
        <td class="parametername">enh_txfifo_pempty</td>
        <td class="parametervalue">2</td>
       </tr>
       <tr>
        <td class="parametername">enable_port_tx_enh_fifo_full</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enable_port_tx_enh_fifo_pfull</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enable_port_tx_enh_fifo_empty</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enable_port_tx_enh_fifo_pempty</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enable_port_tx_enh_fifo_cnt</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enh_rxfifo_mode</td>
        <td class="parametervalue">Phase compensation</td>
       </tr>
       <tr>
        <td class="parametername">enh_rxfifo_pfull</td>
        <td class="parametervalue">23</td>
       </tr>
       <tr>
        <td class="parametername">enh_rxfifo_pempty</td>
        <td class="parametervalue">2</td>
       </tr>
       <tr>
        <td class="parametername">enh_rxfifo_align_del</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enh_rxfifo_control_del</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enable_port_rx_enh_data_valid</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enable_port_rx_enh_fifo_full</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enable_port_rx_enh_fifo_pfull</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enable_port_rx_enh_fifo_empty</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enable_port_rx_enh_fifo_pempty</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enable_port_rx_enh_fifo_cnt</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enable_port_rx_enh_fifo_del</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enable_port_rx_enh_fifo_insert</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enable_port_rx_enh_fifo_rd_en</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enable_port_rx_enh_fifo_align_val</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enable_port_rx_enh_fifo_align_clr</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enh_tx_frmgen_enable</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enh_tx_frmgen_mfrm_length</td>
        <td class="parametervalue">2048</td>
       </tr>
       <tr>
        <td class="parametername">enh_tx_frmgen_burst_enable</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enable_port_tx_enh_frame</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enable_port_tx_enh_frame_diag_status</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enable_port_tx_enh_frame_burst_en</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enh_rx_frmsync_enable</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enh_rx_frmsync_mfrm_length</td>
        <td class="parametervalue">2048</td>
       </tr>
       <tr>
        <td class="parametername">enable_port_rx_enh_frame</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enable_port_rx_enh_frame_lock</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enable_port_rx_enh_frame_diag_status</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enh_tx_crcgen_enable</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enh_tx_crcerr_enable</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enh_rx_crcchk_enable</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enable_port_rx_enh_crc32_err</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enable_port_rx_enh_highber</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enable_port_rx_enh_highber_clr_cnt</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enable_port_rx_enh_clr_errblk_count</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enh_tx_64b66b_enable</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enh_rx_64b66b_enable</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enh_tx_sh_err</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enh_tx_scram_enable</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enh_tx_scram_seed</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enh_rx_descram_enable</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enh_tx_dispgen_enable</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enh_rx_dispchk_enable</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enh_tx_randomdispbit_enable</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enh_rx_blksync_enable</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enable_port_rx_enh_blk_lock</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enh_tx_bitslip_enable</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enh_tx_polinv_enable</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enh_rx_bitslip_enable</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enh_rx_polinv_enable</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enable_port_tx_enh_bitslip</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enable_port_rx_enh_bitslip</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enh_rx_krfec_err_mark_enable</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enh_rx_krfec_err_mark_type</td>
        <td class="parametervalue">10G</td>
       </tr>
       <tr>
        <td class="parametername">enh_tx_krfec_burst_err_enable</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enh_tx_krfec_burst_err_len</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">enable_port_krfec_tx_enh_frame</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enable_port_krfec_rx_enh_frame</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enable_port_krfec_rx_enh_frame_diag_status</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">pcs_direct_width</td>
        <td class="parametervalue">8</td>
       </tr>
       <tr>
        <td class="parametername">generate_docs</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">generate_add_hdl_instance_example</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">validation_rule_select</td>
        <td class="parametervalue"></td>
       </tr>
       <tr>
        <td class="parametername">enable_advanced_options</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enable_physical_bonding_clocks</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enable_debug_options</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enable_advanced_avmm_options</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enable_odi_accelerator</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">l_channels</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">tx_enable</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">datapath_select</td>
        <td class="parametervalue">Standard</td>
       </tr>
       <tr>
        <td class="parametername">rx_enable</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">l_split_iface</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">l_pcs_pma_width</td>
        <td class="parametervalue">20</td>
       </tr>
       <tr>
        <td class="parametername">l_tx_pld_pcs_width</td>
        <td class="parametervalue">20</td>
       </tr>
       <tr>
        <td class="parametername">l_rx_pld_pcs_width</td>
        <td class="parametervalue">20</td>
       </tr>
       <tr>
        <td class="parametername">l_pll_settings</td>
        <td class="parametervalue">342.857143 {refclk 342.857143 m 14 n 1 lpfd 2 lpd 4 fvco 9600.0} 685.714286 {refclk 685.714286 m 14 n 2 lpfd 2 lpd 4 fvco 9600.0} 320.000000 {refclk 320.000000 m 15 n 1 lpfd 2 lpd 4 fvco 9600.0} 640.000000 {refclk 640.000000 m 15 n 2 lpfd 2 lpd 4 fvco 9600.0} 300.000000 {refclk 300.000000 m 16 n 1 lpfd 2 lpd 4 fvco 9600.0} 600.000000 {refclk 600.000000 m 16 n 2 lpfd 2 lpd 4 fvco 9600.0} 282.352941 {refclk 282.352941 m 17 n 1 lpfd 2 lpd 4 fvco 9600.0} 564.705882 {refclk 564.705882 m 17 n 2 lpfd 2 lpd 4 fvco 9600.0} 266.666667 {refclk 266.666667 m 18 n 1 lpfd 2 lpd 4 fvco 9600.0} 533.333333 {refclk 533.333333 m 18 n 2 lpfd 2 lpd 4 fvco 9600.0} 252.631579 {refclk 252.631579 m 19 n 1 lpfd 2 lpd 4 fvco 9600.0} 505.263158 {refclk 505.263158 m 19 n 2 lpfd 2 lpd 4 fvco 9600.0} 240.000000 {refclk 240.000000 m 20 n 1 lpfd 2 lpd 4 fvco 9600.0} 480.000000 {refclk 480.000000 m 20 n 2 lpfd 2 lpd 4 fvco 9600.0} 228.571429 {refclk 228.571429 m 21 n 1 lpfd 2 lpd 4 fvco 9600.0} 457.142857 {refclk 457.142857 m 21 n 2 lpfd 2 lpd 4 fvco 9600.0} 218.181818 {refclk 218.181818 m 22 n 1 lpfd 2 lpd 4 fvco 9600.0} 436.363636 {refclk 436.363636 m 22 n 2 lpfd 2 lpd 4 fvco 9600.0} 208.695652 {refclk 208.695652 m 23 n 1 lpfd 2 lpd 4 fvco 9600.0} 417.391304 {refclk 417.391304 m 23 n 2 lpfd 2 lpd 4 fvco 9600.0} 200.000000 {refclk 200.000000 m 24 n 1 lpfd 2 lpd 4 fvco 9600.0} 400.000000 {refclk 400.000000 m 24 n 2 lpfd 2 lpd 4 fvco 9600.0} 800.000000 {refclk 800.000000 m 24 n 4 lpfd 2 lpd 4 fvco 9600.0} 192.000000 {refclk 192.000000 m 25 n 1 lpfd 2 lpd 4 fvco 9600.0} 384.000000 {refclk 384.000000 m 25 n 2 lpfd 2 lpd 4 fvco 9600.0} 768.000000 {refclk 768.000000 m 25 n 4 lpfd 2 lpd 4 fvco 9600.0} 184.615385 {refclk 184.615385 m 26 n 1 lpfd 2 lpd 4 fvco 9600.0} 369.230769 {refclk 369.230769 m 26 n 2 lpfd 2 lpd 4 fvco 9600.0} 738.461538 {refclk 738.461538 m 26 n 4 lpfd 2 lpd 4 fvco 9600.0} 177.777778 {refclk 177.777778 m 27 n 1 lpfd 2 lpd 4 fvco 9600.0} 355.555556 {refclk 355.555556 m 27 n 2 lpfd 2 lpd 4 fvco 9600.0} 711.111111 {refclk 711.111111 m 27 n 4 lpfd 2 lpd 4 fvco 9600.0} 171.428571 {refclk 171.428571 m 28 n 1 lpfd 2 lpd 4 fvco 9600.0} 165.517241 {refclk 165.517241 m 29 n 1 lpfd 2 lpd 4 fvco 9600.0} 331.034483 {refclk 331.034483 m 29 n 2 lpfd 2 lpd 4 fvco 9600.0} 662.068966 {refclk 662.068966 m 29 n 4 lpfd 2 lpd 4 fvco 9600.0} 160.000000 {refclk 160.000000 m 30 n 1 lpfd 2 lpd 4 fvco 9600.0} 154.838710 {refclk 154.838710 m 31 n 1 lpfd 2 lpd 4 fvco 9600.0} 309.677419 {refclk 309.677419 m 31 n 2 lpfd 2 lpd 4 fvco 9600.0} 619.354839 {refclk 619.354839 m 31 n 4 lpfd 2 lpd 4 fvco 9600.0} 150.000000 {refclk 150.000000 m 32 n 1 lpfd 2 lpd 4 fvco 9600.0} 145.454545 {refclk 145.454545 m 33 n 1 lpfd 2 lpd 4 fvco 9600.0} 290.909091 {refclk 290.909091 m 33 n 2 lpfd 2 lpd 4 fvco 9600.0} 581.818182 {refclk 581.818182 m 33 n 4 lpfd 2 lpd 4 fvco 9600.0} 141.176471 {refclk 141.176471 m 34 n 1 lpfd 2 lpd 4 fvco 9600.0} 137.142857 {refclk 137.142857 m 35 n 1 lpfd 2 lpd 4 fvco 9600.0} 274.285714 {refclk 274.285714 m 35 n 2 lpfd 2 lpd 4 fvco 9600.0} 548.571429 {refclk 548.571429 m 35 n 4 lpfd 2 lpd 4 fvco 9600.0} 133.333333 {refclk 133.333333 m 36 n 1 lpfd 2 lpd 4 fvco 9600.0} 129.729730 {refclk 129.729730 m 37 n 1 lpfd 2 lpd 4 fvco 9600.0} 259.459459 {refclk 259.459459 m 37 n 2 lpfd 2 lpd 4 fvco 9600.0} 518.918919 {refclk 518.918919 m 37 n 4 lpfd 2 lpd 4 fvco 9600.0} 126.315789 {refclk 126.315789 m 38 n 1 lpfd 2 lpd 4 fvco 9600.0} 123.076923 {refclk 123.076923 m 39 n 1 lpfd 2 lpd 4 fvco 9600.0} 246.153846 {refclk 246.153846 m 39 n 2 lpfd 2 lpd 4 fvco 9600.0} 492.307692 {refclk 492.307692 m 39 n 4 lpfd 2 lpd 4 fvco 9600.0} 120.000000 {refclk 120.000000 m 40 n 1 lpfd 2 lpd 4 fvco 9600.0} 117.073171 {refclk 117.073171 m 41 n 1 lpfd 2 lpd 4 fvco 9600.0} 234.146341 {refclk 234.146341 m 41 n 2 lpfd 2 lpd 4 fvco 9600.0} 468.292683 {refclk 468.292683 m 41 n 4 lpfd 2 lpd 4 fvco 9600.0} 114.285714 {refclk 114.285714 m 42 n 1 lpfd 2 lpd 4 fvco 9600.0} 111.627907 {refclk 111.627907 m 43 n 1 lpfd 2 lpd 4 fvco 9600.0} 223.255814 {refclk 223.255814 m 43 n 2 lpfd 2 lpd 4 fvco 9600.0} 446.511628 {refclk 446.511628 m 43 n 4 lpfd 2 lpd 4 fvco 9600.0} 109.090909 {refclk 109.090909 m 44 n 1 lpfd 2 lpd 4 fvco 9600.0} 106.666667 {refclk 106.666667 m 45 n 1 lpfd 2 lpd 4 fvco 9600.0} 213.333333 {refclk 213.333333 m 45 n 2 lpfd 2 lpd 4 fvco 9600.0} 426.666667 {refclk 426.666667 m 45 n 4 lpfd 2 lpd 4 fvco 9600.0} 104.347826 {refclk 104.347826 m 46 n 1 lpfd 2 lpd 4 fvco 9600.0} 102.127660 {refclk 102.127660 m 47 n 1 lpfd 2 lpd 4 fvco 9600.0} 204.255319 {refclk 204.255319 m 47 n 2 lpfd 2 lpd 4 fvco 9600.0} 408.510638 {refclk 408.510638 m 47 n 4 lpfd 2 lpd 4 fvco 9600.0} 100.000000 {refclk 100.000000 m 48 n 1 lpfd 2 lpd 4 fvco 9600.0} 97.959184 {refclk 97.959184 m 49 n 1 lpfd 2 lpd 4 fvco 9600.0} 195.918367 {refclk 195.918367 m 49 n 2 lpfd 2 lpd 4 fvco 9600.0} 391.836735 {refclk 391.836735 m 49 n 4 lpfd 2 lpd 4 fvco 9600.0} 783.673469 {refclk 783.673469 m 49 n 8 lpfd 2 lpd 4 fvco 9600.0} 96.000000 {refclk 96.000000 m 50 n 1 lpfd 2 lpd 4 fvco 9600.0} 94.117647 {refclk 94.117647 m 51 n 1 lpfd 2 lpd 4 fvco 9600.0} 188.235294 {refclk 188.235294 m 51 n 2 lpfd 2 lpd 4 fvco 9600.0} 376.470588 {refclk 376.470588 m 51 n 4 lpfd 2 lpd 4 fvco 9600.0} 752.941176 {refclk 752.941176 m 51 n 8 lpfd 2 lpd 4 fvco 9600.0} 92.307692 {refclk 92.307692 m 52 n 1 lpfd 2 lpd 4 fvco 9600.0} 90.566038 {refclk 90.566038 m 53 n 1 lpfd 2 lpd 4 fvco 9600.0} 181.132075 {refclk 181.132075 m 53 n 2 lpfd 2 lpd 4 fvco 9600.0} 362.264151 {refclk 362.264151 m 53 n 4 lpfd 2 lpd 4 fvco 9600.0} 724.528302 {refclk 724.528302 m 53 n 8 lpfd 2 lpd 4 fvco 9600.0} 88.888889 {refclk 88.888889 m 54 n 1 lpfd 2 lpd 4 fvco 9600.0} 87.272727 {refclk 87.272727 m 55 n 1 lpfd 2 lpd 4 fvco 9600.0} 174.545455 {refclk 174.545455 m 55 n 2 lpfd 2 lpd 4 fvco 9600.0} 349.090909 {refclk 349.090909 m 55 n 4 lpfd 2 lpd 4 fvco 9600.0} 698.181818 {refclk 698.181818 m 55 n 8 lpfd 2 lpd 4 fvco 9600.0} 85.714286 {refclk 85.714286 m 56 n 1 lpfd 2 lpd 4 fvco 9600.0} 84.210526 {refclk 84.210526 m 57 n 1 lpfd 2 lpd 4 fvco 9600.0} 168.421053 {refclk 168.421053 m 57 n 2 lpfd 2 lpd 4 fvco 9600.0} 336.842105 {refclk 336.842105 m 57 n 4 lpfd 2 lpd 4 fvco 9600.0} 673.684211 {refclk 673.684211 m 57 n 8 lpfd 2 lpd 4 fvco 9600.0} 82.758621 {refclk 82.758621 m 58 n 1 lpfd 2 lpd 4 fvco 9600.0} 81.355932 {refclk 81.355932 m 59 n 1 lpfd 2 lpd 4 fvco 9600.0} 162.711864 {refclk 162.711864 m 59 n 2 lpfd 2 lpd 4 fvco 9600.0} 325.423729 {refclk 325.423729 m 59 n 4 lpfd 2 lpd 4 fvco 9600.0} 650.847458 {refclk 650.847458 m 59 n 8 lpfd 2 lpd 4 fvco 9600.0} 80.000000 {refclk 80.000000 m 60 n 1 lpfd 2 lpd 4 fvco 9600.0} 78.688525 {refclk 78.688525 m 61 n 1 lpfd 2 lpd 4 fvco 9600.0} 157.377049 {refclk 157.377049 m 61 n 2 lpfd 2 lpd 4 fvco 9600.0} 314.754098 {refclk 314.754098 m 61 n 4 lpfd 2 lpd 4 fvco 9600.0} 629.508197 {refclk 629.508197 m 61 n 8 lpfd 2 lpd 4 fvco 9600.0} 77.419355 {refclk 77.419355 m 62 n 1 lpfd 2 lpd 4 fvco 9600.0} 76.190476 {refclk 76.190476 m 63 n 1 lpfd 2 lpd 4 fvco 9600.0} 152.380952 {refclk 152.380952 m 63 n 2 lpfd 2 lpd 4 fvco 9600.0} 304.761905 {refclk 304.761905 m 63 n 4 lpfd 2 lpd 4 fvco 9600.0} 609.523810 {refclk 609.523810 m 63 n 8 lpfd 2 lpd 4 fvco 9600.0} 75.000000 {refclk 75.000000 m 64 n 1 lpfd 2 lpd 4 fvco 9600.0} 73.846154 {refclk 73.846154 m 65 n 1 lpfd 2 lpd 4 fvco 9600.0} 147.692308 {refclk 147.692308 m 65 n 2 lpfd 2 lpd 4 fvco 9600.0} 295.384615 {refclk 295.384615 m 65 n 4 lpfd 2 lpd 4 fvco 9600.0} 590.769231 {refclk 590.769231 m 65 n 8 lpfd 2 lpd 4 fvco 9600.0} 72.727273 {refclk 72.727273 m 66 n 1 lpfd 2 lpd 4 fvco 9600.0} 71.641791 {refclk 71.641791 m 67 n 1 lpfd 2 lpd 4 fvco 9600.0} 143.283582 {refclk 143.283582 m 67 n 2 lpfd 2 lpd 4 fvco 9600.0} 286.567164 {refclk 286.567164 m 67 n 4 lpfd 2 lpd 4 fvco 9600.0} 573.134328 {refclk 573.134328 m 67 n 8 lpfd 2 lpd 4 fvco 9600.0} 70.588235 {refclk 70.588235 m 68 n 1 lpfd 2 lpd 4 fvco 9600.0} 69.565217 {refclk 69.565217 m 69 n 1 lpfd 2 lpd 4 fvco 9600.0} 139.130435 {refclk 139.130435 m 69 n 2 lpfd 2 lpd 4 fvco 9600.0} 278.260870 {refclk 278.260870 m 69 n 4 lpfd 2 lpd 4 fvco 9600.0} 556.521739 {refclk 556.521739 m 69 n 8 lpfd 2 lpd 4 fvco 9600.0} 68.571429 {refclk 68.571429 m 70 n 1 lpfd 2 lpd 4 fvco 9600.0} 67.605634 {refclk 67.605634 m 71 n 1 lpfd 2 lpd 4 fvco 9600.0} 135.211268 {refclk 135.211268 m 71 n 2 lpfd 2 lpd 4 fvco 9600.0} 270.422535 {refclk 270.422535 m 71 n 4 lpfd 2 lpd 4 fvco 9600.0} 540.845070 {refclk 540.845070 m 71 n 8 lpfd 2 lpd 4 fvco 9600.0} 66.666667 {refclk 66.666667 m 72 n 1 lpfd 2 lpd 4 fvco 9600.0} 65.753425 {refclk 65.753425 m 73 n 1 lpfd 2 lpd 4 fvco 9600.0} 131.506849 {refclk 131.506849 m 73 n 2 lpfd 2 lpd 4 fvco 9600.0} 263.013699 {refclk 263.013699 m 73 n 4 lpfd 2 lpd 4 fvco 9600.0} 526.027397 {refclk 526.027397 m 73 n 8 lpfd 2 lpd 4 fvco 9600.0} 64.864865 {refclk 64.864865 m 74 n 1 lpfd 2 lpd 4 fvco 9600.0} 64.000000 {refclk 64.000000 m 75 n 1 lpfd 2 lpd 4 fvco 9600.0} 128.000000 {refclk 128.000000 m 75 n 2 lpfd 2 lpd 4 fvco 9600.0} 256.000000 {refclk 256.000000 m 75 n 4 lpfd 2 lpd 4 fvco 9600.0} 512.000000 {refclk 512.000000 m 75 n 8 lpfd 2 lpd 4 fvco 9600.0} 63.157895 {refclk 63.157895 m 76 n 1 lpfd 2 lpd 4 fvco 9600.0} 62.337662 {refclk 62.337662 m 77 n 1 lpfd 2 lpd 4 fvco 9600.0} 124.675325 {refclk 124.675325 m 77 n 2 lpfd 2 lpd 4 fvco 9600.0} 249.350649 {refclk 249.350649 m 77 n 4 lpfd 2 lpd 4 fvco 9600.0} 498.701299 {refclk 498.701299 m 77 n 8 lpfd 2 lpd 4 fvco 9600.0} 61.538462 {refclk 61.538462 m 78 n 1 lpfd 2 lpd 4 fvco 9600.0} 60.759494 {refclk 60.759494 m 79 n 1 lpfd 2 lpd 4 fvco 9600.0} 121.518987 {refclk 121.518987 m 79 n 2 lpfd 2 lpd 4 fvco 9600.0} 243.037975 {refclk 243.037975 m 79 n 4 lpfd 2 lpd 4 fvco 9600.0} 486.075949 {refclk 486.075949 m 79 n 8 lpfd 2 lpd 4 fvco 9600.0} 60.000000 {refclk 60.000000 m 80 n 1 lpfd 2 lpd 4 fvco 9600.0} 59.259259 {refclk 59.259259 m 81 n 1 lpfd 2 lpd 4 fvco 9600.0} 118.518519 {refclk 118.518519 m 81 n 2 lpfd 2 lpd 4 fvco 9600.0} 237.037037 {refclk 237.037037 m 81 n 4 lpfd 2 lpd 4 fvco 9600.0} 474.074074 {refclk 474.074074 m 81 n 8 lpfd 2 lpd 4 fvco 9600.0} 58.536585 {refclk 58.536585 m 82 n 1 lpfd 2 lpd 4 fvco 9600.0} 57.831325 {refclk 57.831325 m 83 n 1 lpfd 2 lpd 4 fvco 9600.0} 115.662651 {refclk 115.662651 m 83 n 2 lpfd 2 lpd 4 fvco 9600.0} 231.325301 {refclk 231.325301 m 83 n 4 lpfd 2 lpd 4 fvco 9600.0} 462.650602 {refclk 462.650602 m 83 n 8 lpfd 2 lpd 4 fvco 9600.0} 57.142857 {refclk 57.142857 m 84 n 1 lpfd 2 lpd 4 fvco 9600.0} 56.470588 {refclk 56.470588 m 85 n 1 lpfd 2 lpd 4 fvco 9600.0} 112.941176 {refclk 112.941176 m 85 n 2 lpfd 2 lpd 4 fvco 9600.0} 225.882353 {refclk 225.882353 m 85 n 4 lpfd 2 lpd 4 fvco 9600.0} 451.764706 {refclk 451.764706 m 85 n 8 lpfd 2 lpd 4 fvco 9600.0} 55.813953 {refclk 55.813953 m 86 n 1 lpfd 2 lpd 4 fvco 9600.0} 55.172414 {refclk 55.172414 m 87 n 1 lpfd 2 lpd 4 fvco 9600.0} 110.344828 {refclk 110.344828 m 87 n 2 lpfd 2 lpd 4 fvco 9600.0} 220.689655 {refclk 220.689655 m 87 n 4 lpfd 2 lpd 4 fvco 9600.0} 441.379310 {refclk 441.379310 m 87 n 8 lpfd 2 lpd 4 fvco 9600.0} 54.545455 {refclk 54.545455 m 88 n 1 lpfd 2 lpd 4 fvco 9600.0} 53.932584 {refclk 53.932584 m 89 n 1 lpfd 2 lpd 4 fvco 9600.0} 107.865169 {refclk 107.865169 m 89 n 2 lpfd 2 lpd 4 fvco 9600.0} 215.730337 {refclk 215.730337 m 89 n 4 lpfd 2 lpd 4 fvco 9600.0} 431.460674 {refclk 431.460674 m 89 n 8 lpfd 2 lpd 4 fvco 9600.0} 53.333333 {refclk 53.333333 m 90 n 1 lpfd 2 lpd 4 fvco 9600.0} 52.747253 {refclk 52.747253 m 91 n 1 lpfd 2 lpd 4 fvco 9600.0} 105.494505 {refclk 105.494505 m 91 n 2 lpfd 2 lpd 4 fvco 9600.0} 210.989011 {refclk 210.989011 m 91 n 4 lpfd 2 lpd 4 fvco 9600.0} 421.978022 {refclk 421.978022 m 91 n 8 lpfd 2 lpd 4 fvco 9600.0} 52.173913 {refclk 52.173913 m 92 n 1 lpfd 2 lpd 4 fvco 9600.0} 51.612903 {refclk 51.612903 m 93 n 1 lpfd 2 lpd 4 fvco 9600.0} 103.225806 {refclk 103.225806 m 93 n 2 lpfd 2 lpd 4 fvco 9600.0} 206.451613 {refclk 206.451613 m 93 n 4 lpfd 2 lpd 4 fvco 9600.0} 412.903226 {refclk 412.903226 m 93 n 8 lpfd 2 lpd 4 fvco 9600.0} 51.063830 {refclk 51.063830 m 94 n 1 lpfd 2 lpd 4 fvco 9600.0} 50.526316 {refclk 50.526316 m 95 n 1 lpfd 2 lpd 4 fvco 9600.0} 101.052632 {refclk 101.052632 m 95 n 2 lpfd 2 lpd 4 fvco 9600.0} 202.105263 {refclk 202.105263 m 95 n 4 lpfd 2 lpd 4 fvco 9600.0} 404.210526 {refclk 404.210526 m 95 n 8 lpfd 2 lpd 4 fvco 9600.0} 50.000000 {refclk 50.000000 m 96 n 1 lpfd 2 lpd 4 fvco 9600.0} allowed_ranges {50.000000 50.526316 51.063830 51.612903 52.173913 52.747253 53.333333 53.932584 54.545455 55.172414 55.813953 56.470588 57.142857 57.831325 58.536585 59.259259 60.000000 60.759494 61.538462 62.337662 63.157895 64.000000 64.864865 65.753425 66.666667 67.605634 68.571429 69.565217 70.588235 71.641791 72.727273 73.846154 75.000000 76.190476 77.419355 78.688525 80.000000 81.355932 82.758621 84.210526 85.714286 87.272727 88.888889 90.566038 92.307692 94.117647 96.000000 97.959184 100.000000 101.052632 102.127660 103.225806 104.347826 105.494505 106.666667 107.865169 109.090909 110.344828 111.627907 112.941176 114.285714 115.662651 117.073171 118.518519 120.000000 121.518987 123.076923 124.675325 126.315789 128.000000 129.729730 131.506849 133.333333 135.211268 137.142857 139.130435 141.176471 143.283582 145.454545 147.692308 150.000000 152.380952 154.838710 157.377049 160.000000 162.711864 165.517241 168.421053 171.428571 174.545455 177.777778 181.132075 184.615385 188.235294 192.000000 195.918367 200.000000 202.105263 204.255319 206.451613 208.695652 210.989011 213.333333 215.730337 218.181818 220.689655 223.255814 225.882353 228.571429 231.325301 234.146341 237.037037 240.000000 243.037975 246.153846 249.350649 252.631579 256.000000 259.459459 263.013699 266.666667 270.422535 274.285714 278.260870 282.352941 286.567164 290.909091 295.384615 300.000000 304.761905 309.677419 314.754098 320.000000 325.423729 331.034483 336.842105 342.857143 349.090909 355.555556 362.264151 369.230769 376.470588 384.000000 391.836735 400.000000 404.210526 408.510638 412.903226 417.391304 421.978022 426.666667 431.460674 436.363636 441.379310 446.511628 451.764706 457.142857 462.650602 468.292683 474.074074 480.000000 486.075949 492.307692 498.701299 505.263158 512.000000 518.918919 526.027397 533.333333 540.845070 548.571429 556.521739 564.705882 573.134328 581.818182 590.769231 600.000000 609.523810 619.354839 629.508197 640.000000 650.847458 662.068966 673.684211 685.714286 698.181818 711.111111 724.528302 738.461538 752.941176 768.000000 783.673469 800.000000}</td>
       </tr>
       <tr>
        <td class="parametername">l_pll_settings_key</td>
        <td class="parametervalue">240.000000</td>
       </tr>
       <tr>
        <td class="parametername">l_enable_pma_bonding</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">enable_std</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">l_enable_std_pipe</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">l_enable_tx_std</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">l_enable_rx_std</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">l_enable_tx_std_iface</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">l_enable_rx_std_iface</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">l_std_tx_word_count</td>
        <td class="parametervalue">2</td>
       </tr>
       <tr>
        <td class="parametername">l_std_tx_word_width</td>
        <td class="parametervalue">10</td>
       </tr>
       <tr>
        <td class="parametername">l_std_tx_field_width</td>
        <td class="parametervalue">11</td>
       </tr>
       <tr>
        <td class="parametername">l_std_rx_word_count</td>
        <td class="parametervalue">2</td>
       </tr>
       <tr>
        <td class="parametername">l_std_rx_word_width</td>
        <td class="parametervalue">10</td>
       </tr>
       <tr>
        <td class="parametername">l_std_rx_field_width</td>
        <td class="parametervalue">16</td>
       </tr>
       <tr>
        <td class="parametername">l_std_tx_pld_pcs_width</td>
        <td class="parametervalue">20</td>
       </tr>
       <tr>
        <td class="parametername">l_std_rx_pld_pcs_width</td>
        <td class="parametervalue">20</td>
       </tr>
       <tr>
        <td class="parametername">enable_enh</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">l_enable_tx_enh</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">l_enable_rx_enh</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">l_enable_tx_enh_iface</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">l_enable_rx_enh_iface</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enable_pcs_dir</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">l_enable_tx_pcs_dir</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">l_enable_rx_pcs_dir</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">l_rcfg_ifaces</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">l_rcfg_addr_bits</td>
        <td class="parametervalue">10</td>
       </tr>
       <tr>
        <td class="parametername">rcfg_enable</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">rcfg_shared</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">rcfg_jtag_enable</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">rcfg_separate_avmm_busy</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">rcfg_enable_avmm_busy_port</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">adme_prot_mode</td>
        <td class="parametervalue">basic_std</td>
       </tr>
       <tr>
        <td class="parametername">adme_data_rate</td>
        <td class="parametervalue">4800000000</td>
       </tr>
       <tr>
        <td class="parametername">set_embedded_debug_enable</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">set_capability_reg_enable</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">set_user_identifier</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">set_csr_soft_logic_enable</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">set_prbs_soft_logic_enable</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">set_odi_soft_logic_enable</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">dbg_embedded_debug_enable</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">dbg_capability_reg_enable</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">dbg_user_identifier</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">dbg_stat_soft_logic_enable</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">dbg_ctrl_soft_logic_enable</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">dbg_prbs_soft_logic_enable</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">dbg_odi_soft_logic_enable</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">rcfg_file_prefix</td>
        <td class="parametervalue">altera_xcvr_native_a10</td>
       </tr>
       <tr>
        <td class="parametername">rcfg_sv_file_enable</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">rcfg_h_file_enable</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">rcfg_mif_file_enable</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">rcfg_multi_enable</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">set_rcfg_emb_strm_enable</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">rcfg_emb_strm_enable</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">rcfg_reduced_files_enable</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">rcfg_profile_cnt</td>
        <td class="parametervalue">2</td>
       </tr>
       <tr>
        <td class="parametername">rcfg_profile_select</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">rcfg_profile_data0</td>
        <td class="parametervalue"></td>
       </tr>
       <tr>
        <td class="parametername">rcfg_profile_data1</td>
        <td class="parametervalue"></td>
       </tr>
       <tr>
        <td class="parametername">rcfg_profile_data2</td>
        <td class="parametervalue"></td>
       </tr>
       <tr>
        <td class="parametername">rcfg_profile_data3</td>
        <td class="parametervalue"></td>
       </tr>
       <tr>
        <td class="parametername">rcfg_profile_data4</td>
        <td class="parametervalue"></td>
       </tr>
       <tr>
        <td class="parametername">rcfg_profile_data5</td>
        <td class="parametervalue"></td>
       </tr>
       <tr>
        <td class="parametername">rcfg_profile_data6</td>
        <td class="parametervalue"></td>
       </tr>
       <tr>
        <td class="parametername">rcfg_profile_data7</td>
        <td class="parametervalue"></td>
       </tr>
       <tr>
        <td class="parametername">rcfg_params</td>
        <td class="parametervalue">anlg_voltage,anlg_link,support_mode,protocol_mode,pma_mode,duplex_mode,channels,set_data_rate,rcfg_iface_enable,enable_simple_interface,enable_split_interface,set_enable_calibration,enable_parallel_loopback,bonded_mode,set_pcs_bonding_master,tx_pma_clk_div,plls,pll_select,enable_port_tx_analog_reset_ack,enable_port_tx_pma_clkout,enable_port_tx_pma_div_clkout,tx_pma_div_clkout_divider,enable_port_tx_pma_iqtxrx_clkout,enable_port_tx_pma_elecidle,enable_port_tx_pma_qpipullup,enable_port_tx_pma_qpipulldn,enable_port_tx_pma_txdetectrx,enable_port_tx_pma_rxfound,enable_port_rx_seriallpbken_tx,number_physical_bonding_clocks,cdr_refclk_cnt,cdr_refclk_select,set_cdr_refclk_freq,rx_ppm_detect_threshold,rx_pma_ctle_adaptation_mode,rx_pma_dfe_adaptation_mode,rx_pma_dfe_fixed_taps,enable_ports_adaptation,enable_port_rx_analog_reset_ack,enable_port_rx_pma_clkout,enable_port_rx_pma_div_clkout,rx_pma_div_clkout_divider,enable_port_rx_pma_iqtxrx_clkout,enable_port_rx_pma_clkslip,enable_port_rx_pma_qpipulldn,enable_port_rx_is_lockedtodata,enable_port_rx_is_lockedtoref,enable_ports_rx_manual_cdr_mode,enable_ports_rx_manual_ppm,enable_port_rx_signaldetect,enable_port_rx_seriallpbken,enable_ports_rx_prbs,std_pcs_pma_width,std_low_latency_bypass_enable,enable_hip,enable_hard_reset,set_hip_cal_en,std_tx_pcfifo_mode,std_rx_pcfifo_mode,enable_port_tx_std_pcfifo_full,enable_port_tx_std_pcfifo_empty,enable_port_rx_std_pcfifo_full,enable_port_rx_std_pcfifo_empty,std_tx_byte_ser_mode,std_rx_byte_deser_mode,std_tx_8b10b_enable,std_tx_8b10b_disp_ctrl_enable,std_rx_8b10b_enable,std_rx_rmfifo_mode,std_rx_rmfifo_pattern_n,std_rx_rmfifo_pattern_p,enable_port_rx_std_rmfifo_full,enable_port_rx_std_rmfifo_empty,pcie_rate_match,std_tx_bitslip_enable,enable_port_tx_std_bitslipboundarysel,std_rx_word_aligner_mode,std_rx_word_aligner_pattern_len,std_rx_word_aligner_pattern,std_rx_word_aligner_rknumber,std_rx_word_aligner_renumber,std_rx_word_aligner_rgnumber,std_rx_word_aligner_fast_sync_status_enable,enable_port_rx_std_wa_patternalign,enable_port_rx_std_wa_a1a2size,enable_port_rx_std_bitslipboundarysel,enable_port_rx_std_bitslip,std_tx_bitrev_enable,std_tx_byterev_enable,std_tx_polinv_enable,enable_port_tx_polinv,std_rx_bitrev_enable,enable_port_rx_std_bitrev_ena,std_rx_byterev_enable,enable_port_rx_std_byterev_ena,std_rx_polinv_enable,enable_port_rx_polinv,enable_port_rx_std_signaldetect,enable_ports_pipe_sw,enable_ports_pipe_hclk,enable_ports_pipe_g3_analog,enable_ports_pipe_rx_elecidle,enable_port_pipe_rx_polarity,enh_pcs_pma_width,enh_pld_pcs_width,enh_low_latency_enable,enh_rxtxfifo_double_width,enh_txfifo_mode,enh_txfifo_pfull,enh_txfifo_pempty,enable_port_tx_enh_fifo_full,enable_port_tx_enh_fifo_pfull,enable_port_tx_enh_fifo_empty,enable_port_tx_enh_fifo_pempty,enable_port_tx_enh_fifo_cnt,enh_rxfifo_mode,enh_rxfifo_pfull,enh_rxfifo_pempty,enh_rxfifo_align_del,enh_rxfifo_control_del,enable_port_rx_enh_data_valid,enable_port_rx_enh_fifo_full,enable_port_rx_enh_fifo_pfull,enable_port_rx_enh_fifo_empty,enable_port_rx_enh_fifo_pempty,enable_port_rx_enh_fifo_cnt,enable_port_rx_enh_fifo_del,enable_port_rx_enh_fifo_insert,enable_port_rx_enh_fifo_rd_en,enable_port_rx_enh_fifo_align_val,enable_port_rx_enh_fifo_align_clr,enh_tx_frmgen_enable,enh_tx_frmgen_mfrm_length,enh_tx_frmgen_burst_enable,enable_port_tx_enh_frame,enable_port_tx_enh_frame_diag_status,enable_port_tx_enh_frame_burst_en,enh_rx_frmsync_enable,enh_rx_frmsync_mfrm_length,enable_port_rx_enh_frame,enable_port_rx_enh_frame_lock,enable_port_rx_enh_frame_diag_status,enh_tx_crcgen_enable,enh_tx_crcerr_enable,enh_rx_crcchk_enable,enable_port_rx_enh_crc32_err,enable_port_rx_enh_highber,enable_port_rx_enh_highber_clr_cnt,enable_port_rx_enh_clr_errblk_count,enh_tx_64b66b_enable,enh_rx_64b66b_enable,enh_tx_sh_err,enh_tx_scram_enable,enh_tx_scram_seed,enh_rx_descram_enable,enh_tx_dispgen_enable,enh_rx_dispchk_enable,enh_tx_randomdispbit_enable,enh_rx_blksync_enable,enable_port_rx_enh_blk_lock,enh_tx_bitslip_enable,enh_tx_polinv_enable,enh_rx_bitslip_enable,enh_rx_polinv_enable,enable_port_tx_enh_bitslip,enable_port_rx_enh_bitslip,enh_rx_krfec_err_mark_enable,enh_rx_krfec_err_mark_type,enh_tx_krfec_burst_err_enable,enh_tx_krfec_burst_err_len,enable_port_krfec_tx_enh_frame,enable_port_krfec_rx_enh_frame,enable_port_krfec_rx_enh_frame_diag_status,pcs_direct_width,enable_analog_settings,anlg_tx_analog_mode,anlg_enable_tx_default_ovr,anlg_tx_vod_output_swing_ctrl,anlg_tx_pre_emp_sign_pre_tap_1t,anlg_tx_pre_emp_switching_ctrl_pre_tap_1t,anlg_tx_pre_emp_sign_pre_tap_2t,anlg_tx_pre_emp_switching_ctrl_pre_tap_2t,anlg_tx_pre_emp_sign_1st_post_tap,anlg_tx_pre_emp_switching_ctrl_1st_post_tap,anlg_tx_pre_emp_sign_2nd_post_tap,anlg_tx_pre_emp_switching_ctrl_2nd_post_tap,anlg_tx_slew_rate_ctrl,anlg_tx_compensation_en,anlg_tx_term_sel,anlg_enable_rx_default_ovr,anlg_rx_one_stage_enable,anlg_rx_eq_dc_gain_trim,anlg_rx_adp_ctle_acgain_4s,anlg_rx_adp_ctle_eqz_1s_sel,anlg_rx_adp_vga_sel,anlg_rx_adp_dfe_fxtap1,anlg_rx_adp_dfe_fxtap2,anlg_rx_adp_dfe_fxtap3,anlg_rx_adp_dfe_fxtap4,anlg_rx_adp_dfe_fxtap5,anlg_rx_adp_dfe_fxtap6,anlg_rx_adp_dfe_fxtap7,anlg_rx_adp_dfe_fxtap8,anlg_rx_adp_dfe_fxtap9,anlg_rx_adp_dfe_fxtap10,anlg_rx_adp_dfe_fxtap11,anlg_rx_term_sel</td>
       </tr>
       <tr>
        <td class="parametername">rcfg_param_labels</td>
        <td class="parametervalue">VCCR_GXB and VCCT_GXB supply voltage for the Transceiver,Tranceiver Link Type,Protocol support mode,Transceiver configuration rules,PMA configuration rules,Transceiver mode,Number of data channels,Data rate,Enable datapath and interface reconfiguration,Enable simplified data interface,Provide separate interface for each channel,Enable calibration,Enable parallel loopback,TX channel bonding mode,PCS TX channel bonding master,TX local clock division factor,Number of TX PLL clock inputs per channel,Initial TX PLL clock input selection,Enable tx_analog_reset_ack port,Enable tx_pma_clkout port,Enable tx_pma_div_clkout port,tx_pma_div_clkout division factor,Enable tx_pma_iqtxrx_clkout port,Enable tx_pma_elecidle port,Enable tx_pma_qpipullup port (QPI),Enable tx_pma_qpipulldn port (QPI),Enable tx_pma_txdetectrx port (QPI),Enable tx_pma_rxfound port (QPI),Enable rx_seriallpbken port,Number of physical bonding clock ports to use.,Number of CDR reference clocks,Selected CDR reference clock,Selected CDR reference clock frequency,PPM detector threshold,CTLE mode,DFE mode,Number of fixed dfe taps,Enable adaptation control ports,Enable rx_analog_reset_ack port,Enable rx_pma_clkout port,Enable rx_pma_div_clkout port,rx_pma_div_clkout division factor,Enable rx_pma_iqtxrx_clkout port,Enable rx_pma_clkslip port,Enable rx_pma_qpipulldn port (QPI),Enable rx_is_lockedtodata port,Enable rx_is_lockedtoref port,Enable rx_set_locktodata and rx_set_locktoref ports,Enable rx_fref and rx_clklow ports,Enable rx_signaldetect port,Enable rx_seriallpbken port,Enable PRBS verifier control and status ports,Standard PCS / PMA interface width,Enable 'Standard PCS' low latency mode,Enable PCIe hard IP support,Enable hard reset controller (HIP),Enable PCIe hard IP calibration,TX FIFO mode,RX FIFO mode,Enable tx_std_pcfifo_full port,Enable tx_std_pcfifo_empty port,Enable rx_std_pcfifo_full port,Enable rx_std_pcfifo_empty port,TX byte serializer mode,RX byte deserializer mode,Enable TX 8B/10B encoder,Enable TX 8B/10B disparity control,Enable RX 8B/10B decoder,RX rate match FIFO mode,RX rate match insert/delete -ve pattern (hex),RX rate match insert/delete +ve pattern (hex),Enable rx_std_rmfifo_full port,Enable rx_std_rmfifo_empty port,PCI Express Gen 3 rate match FIFO mode,Enable TX bitslip,Enable tx_std_bitslipboundarysel port,RX word aligner mode,RX word aligner pattern length,RX word aligner pattern (hex),Number of word alignment patterns to achieve sync,Number of invalid data words to lose sync,Number of valid data words to decrement error count,Enable fast sync status reporting for deterministic latency SM,Enable rx_std_wa_patternalign port,Enable rx_std_wa_a1a2size port,Enable rx_std_bitslipboundarysel port,Enable rx_bitslip port,Enable TX bit reversal,Enable TX byte reversal,Enable TX polarity inversion,Enable tx_polinv port,Enable RX bit reversal,Enable rx_std_bitrev_ena port,Enable RX byte reversal,Enable rx_std_byterev_ena port,Enable RX polarity inversion,Enable rx_polinv port,Enable rx_std_signaldetect port,Enable PCIe dynamic datarate switch ports,Enable PCIe pipe_hclk_in and pipe_hclk_out ports,Enable PCIe Gen 3 analog control ports,Enable PCIe electrical idle control and status ports,Enable PCIe pipe_rx_polarity port,Enhanced PCS / PMA interface width,FPGA fabric / Enhanced PCS interface width,Enable 'Enhanced PCS' low latency mode,Enable RX/TX FIFO double width mode,TX FIFO mode,TX FIFO partially full threshold,TX FIFO partially empty threshold,Enable tx_enh_fifo_full port,Enable tx_enh_fifo_pfull port,Enable tx_enh_fifo_empty port,Enable tx_enh_fifo_pempty port,Enable tx_enh_fifo_cnt port,RX FIFO mode,RX FIFO partially full threshold,RX FIFO partially empty threshold,Enable RX FIFO alignment word deletion (Interlaken),Enable RX FIFO control word deletion (Interlaken),Enable rx_enh_data_valid port,Enable rx_enh_fifo_full port,Enable rx_enh_fifo_pfull port,Enable rx_enh_fifo_empty port,Enable rx_enh_fifo_pempty port,Enable rx_enh_fifo_cnt port,Enable rx_enh_fifo_del port (10GBASE-R),Enable rx_enh_fifo_insert port (10GBASE-R),Enable rx_enh_fifo_rd_en port,Enable rx_enh_fifo_align_val port (Interlaken),Enable rx_enh_fifo_align_clr port (Interlaken),Enable Interlaken frame generator,Frame generator metaframe length,Enable frame generator burst control,Enable tx_enh_frame port,Enable tx_enh_frame_diag_status port,Enable tx_enh_frame_burst_en port,Enable Interlaken frame synchronizer,Frame synchronizer metaframe length,Enable rx_enh_frame port,Enable rx_enh_frame_lock port,Enable rx_enh_frame_diag_status port,Enable Interlaken TX CRC-32 generator,Enable Interlaken TX CRC-32 generator error insertion,Enable Interlaken RX CRC-32 checker,Enable rx_enh_crc32_err port,Enable rx_enh_highber port (10GBASE-R),Enable rx_enh_highber_clr_cnt port (10GBASE-R),Enable rx_enh_clr_errblk_count port (10GBASE-R &amp; FEC),Enable TX 64b/66b encoder,Enable RX 64b/66b decoder,Enable TX sync header error insertion,Enable TX scrambler (10GBASE-R/Interlaken),TX scrambler seed (10GBASE-R/Interlaken),Enable RX descrambler (10GBASE-R/Interlaken),Enable Interlaken TX disparity generator,Enable Interlaken RX disparity checker,Enable Interlaken TX random disparity bit,Enable RX block synchronizer,Enable rx_enh_blk_lock port,Enable TX data bitslip,Enable TX data polarity inversion,Enable RX data bitslip,Enable RX data polarity inversion,Enable tx_enh_bitslip port,Enable rx_bitslip port,Enable RX KR-FEC error marking,Error marking type,Enable KR-FEC TX error insertion,KR-FEC TX error insertion spacing,Enable tx_enh_frame port,Enable rx_enh_frame port,Enable rx_enh_frame_diag_status port,PCS Direct interface width,Include PMA analog settings in configuration files,Analog Mode (Altera-recommended Default Setting Rules),Override Altera-recommended Analog Mode Default Settings,Output Swing Level (VOD),Pre-Emphasis First Pre-Tap Polarity,Pre-Emphasis First Pre-Tap Magnitude,Pre-Emphasis Second Pre-Tap Polarity,Pre-Emphasis Second Pre-Tap Magnitude,Pre-Emphasis First Post-Tap Polarity,Pre-Emphasis First Post-Tap Magnitude,Pre-Emphasis Second Post-Tap Polarity,Pre-Emphasis Second Post-Tap Magnitude,Slew Rate Control,High-Speed Compensation,On-Chip Termination,Override Altera-recommended Default Settings,CTLE (Continuous Time Linear Equalizer) mode,DC Gain Control of High Gain Mode CTLE,AC Gain Control of High Gain Mode CTLE,AC Gain Control of High Data Rate Mode CTLE,Variable Gain Amplifier (VGA) Voltage Swing Select,Decision Feedback Equalizer (DFE) Fixed Tap 1 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 2 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 3 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 4 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 5 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 6 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 7 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 8 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 9 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 10 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 11 Co-efficient,On-Chip Termination</td>
       </tr>
       <tr>
        <td class="parametername">rcfg_param_vals0</td>
        <td class="parametervalue"></td>
       </tr>
       <tr>
        <td class="parametername">rcfg_param_vals1</td>
        <td class="parametervalue"></td>
       </tr>
       <tr>
        <td class="parametername">rcfg_param_vals2</td>
        <td class="parametervalue"></td>
       </tr>
       <tr>
        <td class="parametername">rcfg_param_vals3</td>
        <td class="parametervalue"></td>
       </tr>
       <tr>
        <td class="parametername">rcfg_param_vals4</td>
        <td class="parametervalue"></td>
       </tr>
       <tr>
        <td class="parametername">rcfg_param_vals5</td>
        <td class="parametervalue"></td>
       </tr>
       <tr>
        <td class="parametername">rcfg_param_vals6</td>
        <td class="parametervalue"></td>
       </tr>
       <tr>
        <td class="parametername">rcfg_param_vals7</td>
        <td class="parametervalue"></td>
       </tr>
       <tr>
        <td class="parametername">l_rcfg_datapath_message</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">enable_analog_settings</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">anlg_tx_analog_mode</td>
        <td class="parametervalue">user_custom</td>
       </tr>
       <tr>
        <td class="parametername">anlg_enable_tx_default_ovr</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">anlg_tx_vod_output_swing_ctrl</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">anlg_tx_pre_emp_sign_pre_tap_1t</td>
        <td class="parametervalue">fir_pre_1t_neg</td>
       </tr>
       <tr>
        <td class="parametername">anlg_tx_pre_emp_switching_ctrl_pre_tap_1t</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">anlg_tx_pre_emp_sign_pre_tap_2t</td>
        <td class="parametervalue">fir_pre_2t_neg</td>
       </tr>
       <tr>
        <td class="parametername">anlg_tx_pre_emp_switching_ctrl_pre_tap_2t</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">anlg_tx_pre_emp_sign_1st_post_tap</td>
        <td class="parametervalue">fir_post_1t_neg</td>
       </tr>
       <tr>
        <td class="parametername">anlg_tx_pre_emp_switching_ctrl_1st_post_tap</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">anlg_tx_pre_emp_sign_2nd_post_tap</td>
        <td class="parametervalue">fir_post_2t_neg</td>
       </tr>
       <tr>
        <td class="parametername">anlg_tx_pre_emp_switching_ctrl_2nd_post_tap</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">anlg_tx_slew_rate_ctrl</td>
        <td class="parametervalue">slew_r7</td>
       </tr>
       <tr>
        <td class="parametername">anlg_tx_compensation_en</td>
        <td class="parametervalue">enable</td>
       </tr>
       <tr>
        <td class="parametername">anlg_tx_term_sel</td>
        <td class="parametervalue">r_r1</td>
       </tr>
       <tr>
        <td class="parametername">anlg_enable_rx_default_ovr</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">anlg_rx_one_stage_enable</td>
        <td class="parametervalue">s1_mode</td>
       </tr>
       <tr>
        <td class="parametername">anlg_rx_eq_dc_gain_trim</td>
        <td class="parametervalue">stg2_gain7</td>
       </tr>
       <tr>
        <td class="parametername">anlg_rx_adp_ctle_acgain_4s</td>
        <td class="parametervalue">radp_ctle_acgain_4s_1</td>
       </tr>
       <tr>
        <td class="parametername">anlg_rx_adp_ctle_eqz_1s_sel</td>
        <td class="parametervalue">radp_ctle_eqz_1s_sel_3</td>
       </tr>
       <tr>
        <td class="parametername">anlg_rx_adp_vga_sel</td>
        <td class="parametervalue">radp_vga_sel_2</td>
       </tr>
       <tr>
        <td class="parametername">anlg_rx_adp_dfe_fxtap1</td>
        <td class="parametervalue">radp_dfe_fxtap1_0</td>
       </tr>
       <tr>
        <td class="parametername">anlg_rx_adp_dfe_fxtap2</td>
        <td class="parametervalue">radp_dfe_fxtap2_0</td>
       </tr>
       <tr>
        <td class="parametername">anlg_rx_adp_dfe_fxtap3</td>
        <td class="parametervalue">radp_dfe_fxtap3_0</td>
       </tr>
       <tr>
        <td class="parametername">anlg_rx_adp_dfe_fxtap4</td>
        <td class="parametervalue">radp_dfe_fxtap4_0</td>
       </tr>
       <tr>
        <td class="parametername">anlg_rx_adp_dfe_fxtap5</td>
        <td class="parametervalue">radp_dfe_fxtap5_0</td>
       </tr>
       <tr>
        <td class="parametername">anlg_rx_adp_dfe_fxtap6</td>
        <td class="parametervalue">radp_dfe_fxtap6_0</td>
       </tr>
       <tr>
        <td class="parametername">anlg_rx_adp_dfe_fxtap7</td>
        <td class="parametervalue">radp_dfe_fxtap7_0</td>
       </tr>
       <tr>
        <td class="parametername">anlg_rx_adp_dfe_fxtap8</td>
        <td class="parametervalue">radp_dfe_fxtap8_0</td>
       </tr>
       <tr>
        <td class="parametername">anlg_rx_adp_dfe_fxtap9</td>
        <td class="parametervalue">radp_dfe_fxtap9_0</td>
       </tr>
       <tr>
        <td class="parametername">anlg_rx_adp_dfe_fxtap10</td>
        <td class="parametervalue">radp_dfe_fxtap10_0</td>
       </tr>
       <tr>
        <td class="parametername">anlg_rx_adp_dfe_fxtap11</td>
        <td class="parametervalue">radp_dfe_fxtap11_0</td>
       </tr>
       <tr>
        <td class="parametername">anlg_rx_term_sel</td>
        <td class="parametervalue">r_r1</td>
       </tr>
       <tr>
        <td class="parametername">l_anlg_tx_enable</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">l_anlg_rx_enable</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">hssi_gen3_rx_pcs_block_sync</td>
        <td class="parametervalue">bypass_block_sync</td>
       </tr>
       <tr>
        <td class="parametername">hssi_gen3_rx_pcs_block_sync_sm</td>
        <td class="parametervalue">disable_blk_sync_sm</td>
       </tr>
       <tr>
        <td class="parametername">hssi_gen3_rx_pcs_cdr_ctrl_force_unalgn</td>
        <td class="parametervalue">disable</td>
       </tr>
       <tr>
        <td class="parametername">hssi_gen3_rx_pcs_lpbk_force</td>
        <td class="parametervalue">lpbk_frce_dis</td>
       </tr>
       <tr>
        <td class="parametername">hssi_gen3_rx_pcs_mode</td>
        <td class="parametervalue">disable_pcs</td>
       </tr>
       <tr>
        <td class="parametername">hssi_gen3_rx_pcs_rate_match_fifo</td>
        <td class="parametervalue">bypass_rm_fifo</td>
       </tr>
       <tr>
        <td class="parametername">hssi_gen3_rx_pcs_rate_match_fifo_latency</td>
        <td class="parametervalue">low_latency</td>
       </tr>
       <tr>
        <td class="parametername">hssi_gen3_rx_pcs_reverse_lpbk</td>
        <td class="parametervalue">rev_lpbk_dis</td>
       </tr>
       <tr>
        <td class="parametername">hssi_gen3_rx_pcs_rx_b4gb_par_lpbk</td>
        <td class="parametervalue">b4gb_par_lpbk_dis</td>
       </tr>
       <tr>
        <td class="parametername">hssi_gen3_rx_pcs_rx_force_balign</td>
        <td class="parametervalue">dis_force_balign</td>
       </tr>
       <tr>
        <td class="parametername">hssi_gen3_rx_pcs_rx_ins_del_one_skip</td>
        <td class="parametervalue">ins_del_one_skip_dis</td>
       </tr>
       <tr>
        <td class="parametername">hssi_gen3_rx_pcs_rx_num_fixed_pat</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">hssi_gen3_rx_pcs_rx_test_out_sel</td>
        <td class="parametervalue">rx_test_out0</td>
       </tr>
       <tr>
        <td class="parametername">hssi_gen3_rx_pcs_sup_mode</td>
        <td class="parametervalue">user_mode</td>
       </tr>
       <tr>
        <td class="parametername">hssi_gen3_rx_pcs_silicon_rev</td>
        <td class="parametervalue">20nm5es</td>
       </tr>
       <tr>
        <td class="parametername">hssi_gen3_rx_pcs_reconfig_settings</td>
        <td class="parametervalue">{}</td>
       </tr>
       <tr>
        <td class="parametername">hssi_gen3_tx_pcs_mode</td>
        <td class="parametervalue">disable_pcs</td>
       </tr>
       <tr>
        <td class="parametername">hssi_gen3_tx_pcs_reverse_lpbk</td>
        <td class="parametervalue">rev_lpbk_dis</td>
       </tr>
       <tr>
        <td class="parametername">hssi_gen3_tx_pcs_sup_mode</td>
        <td class="parametervalue">user_mode</td>
       </tr>
       <tr>
        <td class="parametername">hssi_gen3_tx_pcs_tx_bitslip</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">hssi_gen3_tx_pcs_tx_gbox_byp</td>
        <td class="parametervalue">bypass_gbox</td>
       </tr>
       <tr>
        <td class="parametername">hssi_gen3_tx_pcs_silicon_rev</td>
        <td class="parametervalue">20nm5es</td>
       </tr>
       <tr>
        <td class="parametername">hssi_krfec_rx_pcs_blksync_cor_en</td>
        <td class="parametervalue">detect</td>
       </tr>
       <tr>
        <td class="parametername">hssi_krfec_rx_pcs_bypass_gb</td>
        <td class="parametervalue">bypass_dis</td>
       </tr>
       <tr>
        <td class="parametername">hssi_krfec_rx_pcs_clr_ctrl</td>
        <td class="parametervalue">both_enabled</td>
       </tr>
       <tr>
        <td class="parametername">hssi_krfec_rx_pcs_ctrl_bit_reverse</td>
        <td class="parametervalue">ctrl_bit_reverse_en</td>
       </tr>
       <tr>
        <td class="parametername">hssi_krfec_rx_pcs_data_bit_reverse</td>
        <td class="parametervalue">data_bit_reverse_dis</td>
       </tr>
       <tr>
        <td class="parametername">hssi_krfec_rx_pcs_dv_start</td>
        <td class="parametervalue">with_blklock</td>
       </tr>
       <tr>
        <td class="parametername">hssi_krfec_rx_pcs_err_mark_type</td>
        <td class="parametervalue">err_mark_10g</td>
       </tr>
       <tr>
        <td class="parametername">hssi_krfec_rx_pcs_error_marking_en</td>
        <td class="parametervalue">err_mark_dis</td>
       </tr>
       <tr>
        <td class="parametername">hssi_krfec_rx_pcs_low_latency_en</td>
        <td class="parametervalue">disable</td>
       </tr>
       <tr>
        <td class="parametername">hssi_krfec_rx_pcs_lpbk_mode</td>
        <td class="parametervalue">lpbk_dis</td>
       </tr>
       <tr>
        <td class="parametername">hssi_krfec_rx_pcs_parity_invalid_enum</td>
        <td class="parametervalue">8</td>
       </tr>
       <tr>
        <td class="parametername">hssi_krfec_rx_pcs_parity_valid_num</td>
        <td class="parametervalue">4</td>
       </tr>
       <tr>
        <td class="parametername">hssi_krfec_rx_pcs_pipeln_blksync</td>
        <td class="parametervalue">enable</td>
       </tr>
       <tr>
        <td class="parametername">hssi_krfec_rx_pcs_pipeln_descrm</td>
        <td class="parametervalue">disable</td>
       </tr>
       <tr>
        <td class="parametername">hssi_krfec_rx_pcs_pipeln_errcorrect</td>
        <td class="parametervalue">disable</td>
       </tr>
       <tr>
        <td class="parametername">hssi_krfec_rx_pcs_pipeln_errtrap_ind</td>
        <td class="parametervalue">enable</td>
       </tr>
       <tr>
        <td class="parametername">hssi_krfec_rx_pcs_pipeln_errtrap_lfsr</td>
        <td class="parametervalue">disable</td>
       </tr>
       <tr>
        <td class="parametername">hssi_krfec_rx_pcs_pipeln_errtrap_loc</td>
        <td class="parametervalue">disable</td>
       </tr>
       <tr>
        <td class="parametername">hssi_krfec_rx_pcs_pipeln_errtrap_pat</td>
        <td class="parametervalue">disable</td>
       </tr>
       <tr>
        <td class="parametername">hssi_krfec_rx_pcs_pipeln_gearbox</td>
        <td class="parametervalue">enable</td>
       </tr>
       <tr>
        <td class="parametername">hssi_krfec_rx_pcs_pipeln_syndrm</td>
        <td class="parametervalue">enable</td>
       </tr>
       <tr>
        <td class="parametername">hssi_krfec_rx_pcs_pipeln_trans_dec</td>
        <td class="parametervalue">disable</td>
       </tr>
       <tr>
        <td class="parametername">hssi_krfec_rx_pcs_prot_mode</td>
        <td class="parametervalue">disable_mode</td>
       </tr>
       <tr>
        <td class="parametername">hssi_krfec_rx_pcs_receive_order</td>
        <td class="parametervalue">receive_lsb</td>
       </tr>
       <tr>
        <td class="parametername">hssi_krfec_rx_pcs_rx_testbus_sel</td>
        <td class="parametervalue">overall</td>
       </tr>
       <tr>
        <td class="parametername">hssi_krfec_rx_pcs_signal_ok_en</td>
        <td class="parametervalue">sig_ok_en</td>
       </tr>
       <tr>
        <td class="parametername">hssi_krfec_rx_pcs_sup_mode</td>
        <td class="parametervalue">user_mode</td>
       </tr>
       <tr>
        <td class="parametername">hssi_krfec_rx_pcs_silicon_rev</td>
        <td class="parametervalue">20nm5es</td>
       </tr>
       <tr>
        <td class="parametername">hssi_krfec_rx_pcs_reconfig_settings</td>
        <td class="parametervalue">{}</td>
       </tr>
       <tr>
        <td class="parametername">hssi_krfec_tx_pcs_burst_err</td>
        <td class="parametervalue">burst_err_dis</td>
       </tr>
       <tr>
        <td class="parametername">hssi_krfec_tx_pcs_burst_err_len</td>
        <td class="parametervalue">burst_err_len1</td>
       </tr>
       <tr>
        <td class="parametername">hssi_krfec_tx_pcs_ctrl_bit_reverse</td>
        <td class="parametervalue">ctrl_bit_reverse_en</td>
       </tr>
       <tr>
        <td class="parametername">hssi_krfec_tx_pcs_data_bit_reverse</td>
        <td class="parametervalue">data_bit_reverse_dis</td>
       </tr>
       <tr>
        <td class="parametername">hssi_krfec_tx_pcs_enc_frame_query</td>
        <td class="parametervalue">enc_query_dis</td>
       </tr>
       <tr>
        <td class="parametername">hssi_krfec_tx_pcs_low_latency_en</td>
        <td class="parametervalue">disable</td>
       </tr>
       <tr>
        <td class="parametername">hssi_krfec_tx_pcs_pipeln_encoder</td>
        <td class="parametervalue">enable</td>
       </tr>
       <tr>
        <td class="parametername">hssi_krfec_tx_pcs_pipeln_scrambler</td>
        <td class="parametervalue">enable</td>
       </tr>
       <tr>
        <td class="parametername">hssi_krfec_tx_pcs_prot_mode</td>
        <td class="parametervalue">disable_mode</td>
       </tr>
       <tr>
        <td class="parametername">hssi_krfec_tx_pcs_sup_mode</td>
        <td class="parametervalue">user_mode</td>
       </tr>
       <tr>
        <td class="parametername">hssi_krfec_tx_pcs_transcode_err</td>
        <td class="parametervalue">trans_err_dis</td>
       </tr>
       <tr>
        <td class="parametername">hssi_krfec_tx_pcs_transmit_order</td>
        <td class="parametervalue">transmit_lsb</td>
       </tr>
       <tr>
        <td class="parametername">hssi_krfec_tx_pcs_tx_testbus_sel</td>
        <td class="parametervalue">overall</td>
       </tr>
       <tr>
        <td class="parametername">hssi_krfec_tx_pcs_silicon_rev</td>
        <td class="parametervalue">20nm5es</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_rx_pcs_align_del</td>
        <td class="parametervalue">align_del_dis</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_rx_pcs_ber_bit_err_total_cnt</td>
        <td class="parametervalue">bit_err_total_cnt_10g</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_rx_pcs_ber_clken</td>
        <td class="parametervalue">ber_clk_dis</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_rx_pcs_ber_xus_timer_window</td>
        <td class="parametervalue">19530</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_rx_pcs_bitslip_mode</td>
        <td class="parametervalue">bitslip_dis</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_rx_pcs_blksync_bitslip_type</td>
        <td class="parametervalue">bitslip_comb</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_rx_pcs_blksync_bitslip_wait_cnt</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_rx_pcs_blksync_bitslip_wait_type</td>
        <td class="parametervalue">bitslip_cnt</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_rx_pcs_blksync_bypass</td>
        <td class="parametervalue">blksync_bypass_en</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_rx_pcs_blksync_clken</td>
        <td class="parametervalue">blksync_clk_dis</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_rx_pcs_blksync_enum_invalid_sh_cnt</td>
        <td class="parametervalue">enum_invalid_sh_cnt_10g</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_rx_pcs_blksync_knum_sh_cnt_postlock</td>
        <td class="parametervalue">knum_sh_cnt_postlock_10g</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_rx_pcs_blksync_knum_sh_cnt_prelock</td>
        <td class="parametervalue">knum_sh_cnt_prelock_10g</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_rx_pcs_blksync_pipeln</td>
        <td class="parametervalue">blksync_pipeln_dis</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_rx_pcs_clr_errblk_cnt_en</td>
        <td class="parametervalue">disable</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_rx_pcs_control_del</td>
        <td class="parametervalue">control_del_none</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_rx_pcs_crcchk_bypass</td>
        <td class="parametervalue">crcchk_bypass_en</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_rx_pcs_crcchk_clken</td>
        <td class="parametervalue">crcchk_clk_dis</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_rx_pcs_crcchk_inv</td>
        <td class="parametervalue">crcchk_inv_en</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_rx_pcs_crcchk_pipeln</td>
        <td class="parametervalue">crcchk_pipeln_en</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_rx_pcs_crcflag_pipeln</td>
        <td class="parametervalue">crcflag_pipeln_en</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_rx_pcs_ctrl_bit_reverse</td>
        <td class="parametervalue">ctrl_bit_reverse_dis</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_rx_pcs_data_bit_reverse</td>
        <td class="parametervalue">data_bit_reverse_dis</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_rx_pcs_dec_64b66b_rxsm_bypass</td>
        <td class="parametervalue">dec_64b66b_rxsm_bypass_en</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_rx_pcs_dec64b66b_clken</td>
        <td class="parametervalue">dec64b66b_clk_dis</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_rx_pcs_descrm_bypass</td>
        <td class="parametervalue">descrm_bypass_en</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_rx_pcs_descrm_clken</td>
        <td class="parametervalue">descrm_clk_dis</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_rx_pcs_descrm_mode</td>
        <td class="parametervalue">async</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_rx_pcs_descrm_pipeln</td>
        <td class="parametervalue">enable</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_rx_pcs_dft_clk_out_sel</td>
        <td class="parametervalue">rx_master_clk</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_rx_pcs_dis_signal_ok</td>
        <td class="parametervalue">dis_signal_ok_en</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_rx_pcs_dispchk_bypass</td>
        <td class="parametervalue">dispchk_bypass_en</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_rx_pcs_empty_flag_type</td>
        <td class="parametervalue">empty_rd_side</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_rx_pcs_fast_path</td>
        <td class="parametervalue">fast_path_en</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_rx_pcs_fec_clken</td>
        <td class="parametervalue">fec_clk_dis</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_rx_pcs_fec_enable</td>
        <td class="parametervalue">fec_dis</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_rx_pcs_fifo_double_read</td>
        <td class="parametervalue">fifo_double_read_dis</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_rx_pcs_fifo_stop_rd</td>
        <td class="parametervalue">n_rd_empty</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_rx_pcs_fifo_stop_wr</td>
        <td class="parametervalue">n_wr_full</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_rx_pcs_force_align</td>
        <td class="parametervalue">force_align_dis</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_rx_pcs_frmsync_bypass</td>
        <td class="parametervalue">frmsync_bypass_en</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_rx_pcs_frmsync_clken</td>
        <td class="parametervalue">frmsync_clk_dis</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_rx_pcs_frmsync_enum_scrm</td>
        <td class="parametervalue">enum_scrm_default</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_rx_pcs_frmsync_enum_sync</td>
        <td class="parametervalue">enum_sync_default</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_rx_pcs_frmsync_flag_type</td>
        <td class="parametervalue">location_only</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_rx_pcs_frmsync_knum_sync</td>
        <td class="parametervalue">knum_sync_default</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_rx_pcs_frmsync_mfrm_length</td>
        <td class="parametervalue">2048</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_rx_pcs_frmsync_pipeln</td>
        <td class="parametervalue">frmsync_pipeln_en</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_rx_pcs_full_flag_type</td>
        <td class="parametervalue">full_wr_side</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_rx_pcs_gb_rx_idwidth</td>
        <td class="parametervalue">width_64</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_rx_pcs_gb_rx_odwidth</td>
        <td class="parametervalue">width_64</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_rx_pcs_gbexp_clken</td>
        <td class="parametervalue">gbexp_clk_dis</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_rx_pcs_low_latency_en</td>
        <td class="parametervalue">disable</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_rx_pcs_lpbk_mode</td>
        <td class="parametervalue">lpbk_dis</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_rx_pcs_master_clk_sel</td>
        <td class="parametervalue">master_rx_pma_clk</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_rx_pcs_pempty_flag_type</td>
        <td class="parametervalue">pempty_rd_side</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_rx_pcs_pfull_flag_type</td>
        <td class="parametervalue">pfull_wr_side</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_rx_pcs_phcomp_rd_del</td>
        <td class="parametervalue">phcomp_rd_del2</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_rx_pcs_pld_if_type</td>
        <td class="parametervalue">fifo</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_rx_pcs_prot_mode</td>
        <td class="parametervalue">disable_mode</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_rx_pcs_rand_clken</td>
        <td class="parametervalue">rand_clk_dis</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_rx_pcs_rd_clk_sel</td>
        <td class="parametervalue">rd_rx_pld_clk</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_rx_pcs_rdfifo_clken</td>
        <td class="parametervalue">rdfifo_clk_dis</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_rx_pcs_rx_fifo_write_ctrl</td>
        <td class="parametervalue">blklock_stops</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_rx_pcs_rx_scrm_width</td>
        <td class="parametervalue">bit64</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_rx_pcs_rx_sh_location</td>
        <td class="parametervalue">msb</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_rx_pcs_rx_signal_ok_sel</td>
        <td class="parametervalue">synchronized_ver</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_rx_pcs_rx_sm_bypass</td>
        <td class="parametervalue">rx_sm_bypass_en</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_rx_pcs_rx_sm_hiber</td>
        <td class="parametervalue">rx_sm_hiber_en</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_rx_pcs_rx_sm_pipeln</td>
        <td class="parametervalue">rx_sm_pipeln_en</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_rx_pcs_rx_testbus_sel</td>
        <td class="parametervalue">rx_fifo_testbus1</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_rx_pcs_rx_true_b2b</td>
        <td class="parametervalue">b2b</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_rx_pcs_rxfifo_empty</td>
        <td class="parametervalue">empty_default</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_rx_pcs_rxfifo_full</td>
        <td class="parametervalue">full_default</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_rx_pcs_rxfifo_mode</td>
        <td class="parametervalue">phase_comp</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_rx_pcs_rxfifo_pempty</td>
        <td class="parametervalue">2</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_rx_pcs_rxfifo_pfull</td>
        <td class="parametervalue">23</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_rx_pcs_stretch_num_stages</td>
        <td class="parametervalue">zero_stage</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_rx_pcs_sup_mode</td>
        <td class="parametervalue">user_mode</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_rx_pcs_test_mode</td>
        <td class="parametervalue">test_off</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_rx_pcs_wrfifo_clken</td>
        <td class="parametervalue">wrfifo_clk_dis</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_rx_pcs_advanced_user_mode</td>
        <td class="parametervalue">disable</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_rx_pcs_silicon_rev</td>
        <td class="parametervalue">20nm5es</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_rx_pcs_reconfig_settings</td>
        <td class="parametervalue">{}</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_tx_pcs_bitslip_en</td>
        <td class="parametervalue">bitslip_dis</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_tx_pcs_bonding_dft_en</td>
        <td class="parametervalue">dft_dis</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_tx_pcs_bonding_dft_val</td>
        <td class="parametervalue">dft_0</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_tx_pcs_comp_cnt</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_tx_pcs_compin_sel</td>
        <td class="parametervalue">compin_master</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_tx_pcs_crcgen_bypass</td>
        <td class="parametervalue">crcgen_bypass_en</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_tx_pcs_crcgen_clken</td>
        <td class="parametervalue">crcgen_clk_dis</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_tx_pcs_crcgen_err</td>
        <td class="parametervalue">crcgen_err_dis</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_tx_pcs_crcgen_inv</td>
        <td class="parametervalue">crcgen_inv_en</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_tx_pcs_ctrl_bit_reverse</td>
        <td class="parametervalue">ctrl_bit_reverse_dis</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_tx_pcs_ctrl_plane_bonding</td>
        <td class="parametervalue">individual</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_tx_pcs_data_bit_reverse</td>
        <td class="parametervalue">data_bit_reverse_dis</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_tx_pcs_dft_clk_out_sel</td>
        <td class="parametervalue">tx_master_clk</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_tx_pcs_dispgen_bypass</td>
        <td class="parametervalue">dispgen_bypass_en</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_tx_pcs_dispgen_clken</td>
        <td class="parametervalue">dispgen_clk_dis</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_tx_pcs_dispgen_err</td>
        <td class="parametervalue">dispgen_err_dis</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_tx_pcs_dispgen_pipeln</td>
        <td class="parametervalue">dispgen_pipeln_dis</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_tx_pcs_distdwn_bypass_pipeln</td>
        <td class="parametervalue">distdwn_bypass_pipeln_dis</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_tx_pcs_distdwn_master</td>
        <td class="parametervalue">distdwn_master_en</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_tx_pcs_distup_bypass_pipeln</td>
        <td class="parametervalue">distup_bypass_pipeln_dis</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_tx_pcs_distup_master</td>
        <td class="parametervalue">distup_master_en</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_tx_pcs_dv_bond</td>
        <td class="parametervalue">dv_bond_dis</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_tx_pcs_empty_flag_type</td>
        <td class="parametervalue">empty_rd_side</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_tx_pcs_enc_64b66b_txsm_bypass</td>
        <td class="parametervalue">enc_64b66b_txsm_bypass_en</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_tx_pcs_enc64b66b_txsm_clken</td>
        <td class="parametervalue">enc64b66b_txsm_clk_dis</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_tx_pcs_fastpath</td>
        <td class="parametervalue">fastpath_en</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_tx_pcs_fec_clken</td>
        <td class="parametervalue">fec_clk_dis</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_tx_pcs_fec_enable</td>
        <td class="parametervalue">fec_dis</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_tx_pcs_fifo_double_write</td>
        <td class="parametervalue">fifo_double_write_dis</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_tx_pcs_fifo_reg_fast</td>
        <td class="parametervalue">fifo_reg_fast_dis</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_tx_pcs_fifo_stop_rd</td>
        <td class="parametervalue">rd_empty</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_tx_pcs_fifo_stop_wr</td>
        <td class="parametervalue">n_wr_full</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_tx_pcs_frmgen_burst</td>
        <td class="parametervalue">frmgen_burst_dis</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_tx_pcs_frmgen_bypass</td>
        <td class="parametervalue">frmgen_bypass_en</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_tx_pcs_frmgen_clken</td>
        <td class="parametervalue">frmgen_clk_dis</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_tx_pcs_frmgen_mfrm_length</td>
        <td class="parametervalue">2048</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_tx_pcs_frmgen_pipeln</td>
        <td class="parametervalue">frmgen_pipeln_en</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_tx_pcs_frmgen_pyld_ins</td>
        <td class="parametervalue">frmgen_pyld_ins_dis</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_tx_pcs_frmgen_wordslip</td>
        <td class="parametervalue">frmgen_wordslip_dis</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_tx_pcs_full_flag_type</td>
        <td class="parametervalue">full_wr_side</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_tx_pcs_gb_pipeln_bypass</td>
        <td class="parametervalue">disable</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_tx_pcs_gb_tx_idwidth</td>
        <td class="parametervalue">width_64</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_tx_pcs_gb_tx_odwidth</td>
        <td class="parametervalue">width_64</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_tx_pcs_gbred_clken</td>
        <td class="parametervalue">gbred_clk_dis</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_tx_pcs_indv</td>
        <td class="parametervalue">indv_en</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_tx_pcs_low_latency_en</td>
        <td class="parametervalue">disable</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_tx_pcs_master_clk_sel</td>
        <td class="parametervalue">master_tx_pma_clk</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_tx_pcs_pempty_flag_type</td>
        <td class="parametervalue">pempty_rd_side</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_tx_pcs_pfull_flag_type</td>
        <td class="parametervalue">pfull_wr_side</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_tx_pcs_phcomp_rd_del</td>
        <td class="parametervalue">phcomp_rd_del2</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_tx_pcs_pld_if_type</td>
        <td class="parametervalue">fifo</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_tx_pcs_prot_mode</td>
        <td class="parametervalue">disable_mode</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_tx_pcs_pseudo_random</td>
        <td class="parametervalue">all_0</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_tx_pcs_pseudo_seed_a</td>
        <td class="parametervalue">288230376151711743</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_tx_pcs_pseudo_seed_b</td>
        <td class="parametervalue">288230376151711743</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_tx_pcs_random_disp</td>
        <td class="parametervalue">disable</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_tx_pcs_rdfifo_clken</td>
        <td class="parametervalue">rdfifo_clk_dis</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_tx_pcs_scrm_bypass</td>
        <td class="parametervalue">scrm_bypass_en</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_tx_pcs_scrm_clken</td>
        <td class="parametervalue">scrm_clk_dis</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_tx_pcs_scrm_mode</td>
        <td class="parametervalue">async</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_tx_pcs_scrm_pipeln</td>
        <td class="parametervalue">enable</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_tx_pcs_sh_err</td>
        <td class="parametervalue">sh_err_dis</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_tx_pcs_sop_mark</td>
        <td class="parametervalue">sop_mark_dis</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_tx_pcs_stretch_num_stages</td>
        <td class="parametervalue">zero_stage</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_tx_pcs_sup_mode</td>
        <td class="parametervalue">user_mode</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_tx_pcs_test_mode</td>
        <td class="parametervalue">test_off</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_tx_pcs_tx_scrm_err</td>
        <td class="parametervalue">scrm_err_dis</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_tx_pcs_tx_scrm_width</td>
        <td class="parametervalue">bit64</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_tx_pcs_tx_sh_location</td>
        <td class="parametervalue">msb</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_tx_pcs_tx_sm_bypass</td>
        <td class="parametervalue">tx_sm_bypass_en</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_tx_pcs_tx_sm_pipeln</td>
        <td class="parametervalue">tx_sm_pipeln_en</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_tx_pcs_tx_testbus_sel</td>
        <td class="parametervalue">tx_fifo_testbus1</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_tx_pcs_txfifo_empty</td>
        <td class="parametervalue">empty_default</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_tx_pcs_txfifo_full</td>
        <td class="parametervalue">full_default</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_tx_pcs_txfifo_mode</td>
        <td class="parametervalue">phase_comp</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_tx_pcs_txfifo_pempty</td>
        <td class="parametervalue">2</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_tx_pcs_txfifo_pfull</td>
        <td class="parametervalue">11</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_tx_pcs_wr_clk_sel</td>
        <td class="parametervalue">wr_tx_pld_clk</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_tx_pcs_wrfifo_clken</td>
        <td class="parametervalue">wrfifo_clk_dis</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_tx_pcs_advanced_user_mode</td>
        <td class="parametervalue">disable</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_tx_pcs_silicon_rev</td>
        <td class="parametervalue">20nm5es</td>
       </tr>
       <tr>
        <td class="parametername">hssi_10g_tx_pcs_reconfig_settings</td>
        <td class="parametervalue">{}</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_rx_pcs_auto_error_replacement</td>
        <td class="parametervalue">dis_err_replace</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_rx_pcs_auto_speed_nego</td>
        <td class="parametervalue">dis_asn</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_rx_pcs_bit_reversal</td>
        <td class="parametervalue">dis_bit_reversal</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_rx_pcs_bonding_dft_en</td>
        <td class="parametervalue">dft_dis</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_rx_pcs_bonding_dft_val</td>
        <td class="parametervalue">dft_0</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_rx_pcs_bypass_pipeline_reg</td>
        <td class="parametervalue">dis_bypass_pipeline</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_rx_pcs_byte_deserializer</td>
        <td class="parametervalue">dis_bds</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_rx_pcs_cdr_ctrl_rxvalid_mask</td>
        <td class="parametervalue">dis_rxvalid_mask</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_rx_pcs_clkcmp_pattern_n</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_rx_pcs_clkcmp_pattern_p</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_rx_pcs_clock_gate_bds_dec_asn</td>
        <td class="parametervalue">dis_bds_dec_asn_clk_gating</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_rx_pcs_clock_gate_cdr_eidle</td>
        <td class="parametervalue">en_cdr_eidle_clk_gating</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_rx_pcs_clock_gate_dw_pc_wrclk</td>
        <td class="parametervalue">en_dw_pc_wrclk_gating</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_rx_pcs_clock_gate_dw_rm_rd</td>
        <td class="parametervalue">en_dw_rm_rdclk_gating</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_rx_pcs_clock_gate_dw_rm_wr</td>
        <td class="parametervalue">en_dw_rm_wrclk_gating</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_rx_pcs_clock_gate_dw_wa</td>
        <td class="parametervalue">dis_dw_wa_clk_gating</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_rx_pcs_clock_gate_pc_rdclk</td>
        <td class="parametervalue">dis_pc_rdclk_gating</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_rx_pcs_clock_gate_sw_pc_wrclk</td>
        <td class="parametervalue">dis_sw_pc_wrclk_gating</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_rx_pcs_clock_gate_sw_rm_rd</td>
        <td class="parametervalue">en_sw_rm_rdclk_gating</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_rx_pcs_clock_gate_sw_rm_wr</td>
        <td class="parametervalue">en_sw_rm_wrclk_gating</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_rx_pcs_clock_gate_sw_wa</td>
        <td class="parametervalue">dis_sw_wa_clk_gating</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_rx_pcs_clock_observation_in_pld_core</td>
        <td class="parametervalue">internal_sw_wa_clk</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_rx_pcs_ctrl_plane_bonding_compensation</td>
        <td class="parametervalue">dis_compensation</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_rx_pcs_ctrl_plane_bonding_consumption</td>
        <td class="parametervalue">individual</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_rx_pcs_ctrl_plane_bonding_distribution</td>
        <td class="parametervalue">not_master_chnl_distr</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_rx_pcs_eidle_entry_eios</td>
        <td class="parametervalue">dis_eidle_eios</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_rx_pcs_eidle_entry_iei</td>
        <td class="parametervalue">dis_eidle_iei</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_rx_pcs_eidle_entry_sd</td>
        <td class="parametervalue">dis_eidle_sd</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_rx_pcs_eightb_tenb_decoder</td>
        <td class="parametervalue">dis_8b10b</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_rx_pcs_err_flags_sel</td>
        <td class="parametervalue">err_flags_wa</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_rx_pcs_fixed_pat_det</td>
        <td class="parametervalue">dis_fixed_patdet</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_rx_pcs_fixed_pat_num</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_rx_pcs_force_signal_detect</td>
        <td class="parametervalue">en_force_signal_detect</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_rx_pcs_gen3_clk_en</td>
        <td class="parametervalue">disable_clk</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_rx_pcs_gen3_rx_clk_sel</td>
        <td class="parametervalue">rcvd_clk</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_rx_pcs_gen3_tx_clk_sel</td>
        <td class="parametervalue">tx_pma_clk</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_rx_pcs_hip_mode</td>
        <td class="parametervalue">dis_hip</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_rx_pcs_ibm_invalid_code</td>
        <td class="parametervalue">dis_ibm_invalid_code</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_rx_pcs_invalid_code_flag_only</td>
        <td class="parametervalue">dis_invalid_code_only</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_rx_pcs_pad_or_edb_error_replace</td>
        <td class="parametervalue">replace_edb</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_rx_pcs_pcs_bypass</td>
        <td class="parametervalue">dis_pcs_bypass</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_rx_pcs_phase_comp_rdptr</td>
        <td class="parametervalue">disable_rdptr</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_rx_pcs_phase_compensation_fifo</td>
        <td class="parametervalue">register_fifo</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_rx_pcs_pipe_if_enable</td>
        <td class="parametervalue">dis_pipe_rx</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_rx_pcs_pma_dw</td>
        <td class="parametervalue">twenty_bit</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_rx_pcs_polinv_8b10b_dec</td>
        <td class="parametervalue">dis_polinv_8b10b_dec</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_rx_pcs_prot_mode</td>
        <td class="parametervalue">basic_rm_disable</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_rx_pcs_rate_match</td>
        <td class="parametervalue">dis_rm</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_rx_pcs_rate_match_del_thres</td>
        <td class="parametervalue">dis_rm_del_thres</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_rx_pcs_rate_match_empty_thres</td>
        <td class="parametervalue">dis_rm_empty_thres</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_rx_pcs_rate_match_full_thres</td>
        <td class="parametervalue">dis_rm_full_thres</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_rx_pcs_rate_match_ins_thres</td>
        <td class="parametervalue">dis_rm_ins_thres</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_rx_pcs_rate_match_start_thres</td>
        <td class="parametervalue">dis_rm_start_thres</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_rx_pcs_rx_clk_free_running</td>
        <td class="parametervalue">en_rx_clk_free_run</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_rx_pcs_rx_clk2</td>
        <td class="parametervalue">rcvd_clk_clk2</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_rx_pcs_rx_pcs_urst</td>
        <td class="parametervalue">en_rx_pcs_urst</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_rx_pcs_rx_rcvd_clk</td>
        <td class="parametervalue">rcvd_clk_rcvd_clk</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_rx_pcs_rx_rd_clk</td>
        <td class="parametervalue">rx_clk</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_rx_pcs_rx_refclk</td>
        <td class="parametervalue">dis_refclk_sel</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_rx_pcs_rx_wr_clk</td>
        <td class="parametervalue">rx_clk2_div_1_2_4</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_rx_pcs_sup_mode</td>
        <td class="parametervalue">user_mode</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_rx_pcs_symbol_swap</td>
        <td class="parametervalue">dis_symbol_swap</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_rx_pcs_sync_sm_idle_eios</td>
        <td class="parametervalue">dis_syncsm_idle</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_rx_pcs_test_bus_sel</td>
        <td class="parametervalue">tx_testbus</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_rx_pcs_tx_rx_parallel_loopback</td>
        <td class="parametervalue">dis_plpbk</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_rx_pcs_wa_boundary_lock_ctrl</td>
        <td class="parametervalue">bit_slip</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_rx_pcs_wa_clk_slip_spacing</td>
        <td class="parametervalue">16</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_rx_pcs_wa_det_latency_sync_status_beh</td>
        <td class="parametervalue">dont_care_assert_sync</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_rx_pcs_wa_disp_err_flag</td>
        <td class="parametervalue">dis_disp_err_flag</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_rx_pcs_wa_kchar</td>
        <td class="parametervalue">dis_kchar</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_rx_pcs_wa_pd</td>
        <td class="parametervalue">wa_pd_7</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_rx_pcs_wa_pd_data</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_rx_pcs_wa_pd_polarity</td>
        <td class="parametervalue">en_pd_both_pol</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_rx_pcs_wa_pld_controlled</td>
        <td class="parametervalue">rising_edge_sensitive_dw</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_rx_pcs_wa_renumber_data</td>
        <td class="parametervalue">3</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_rx_pcs_wa_rgnumber_data</td>
        <td class="parametervalue">3</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_rx_pcs_wa_rknumber_data</td>
        <td class="parametervalue">3</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_rx_pcs_wa_rosnumber_data</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_rx_pcs_wa_rvnumber_data</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_rx_pcs_wa_sync_sm_ctrl</td>
        <td class="parametervalue">gige_sync_sm</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_rx_pcs_wait_cnt</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_rx_pcs_silicon_rev</td>
        <td class="parametervalue">20nm5es</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_rx_pcs_reconfig_settings</td>
        <td class="parametervalue">{}</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_tx_pcs_auto_speed_nego_gen2</td>
        <td class="parametervalue">dis_asn_g2</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_tx_pcs_bit_reversal</td>
        <td class="parametervalue">dis_bit_reversal</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_tx_pcs_bonding_dft_en</td>
        <td class="parametervalue">dft_dis</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_tx_pcs_bonding_dft_val</td>
        <td class="parametervalue">dft_0</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_tx_pcs_bypass_pipeline_reg</td>
        <td class="parametervalue">dis_bypass_pipeline</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_tx_pcs_byte_serializer</td>
        <td class="parametervalue">dis_bs</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_tx_pcs_clock_gate_bs_enc</td>
        <td class="parametervalue">dis_bs_enc_clk_gating</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_tx_pcs_clock_gate_dw_fifowr</td>
        <td class="parametervalue">en_dw_fifowr_clk_gating</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_tx_pcs_clock_gate_fiford</td>
        <td class="parametervalue">dis_fiford_clk_gating</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_tx_pcs_clock_gate_sw_fifowr</td>
        <td class="parametervalue">en_sw_fifowr_clk_gating</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_tx_pcs_clock_observation_in_pld_core</td>
        <td class="parametervalue">internal_refclk_b</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_tx_pcs_ctrl_plane_bonding_compensation</td>
        <td class="parametervalue">dis_compensation</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_tx_pcs_ctrl_plane_bonding_consumption</td>
        <td class="parametervalue">bundled_master</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_tx_pcs_ctrl_plane_bonding_distribution</td>
        <td class="parametervalue">master_chnl_distr</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_tx_pcs_data_selection_8b10b_encoder_input</td>
        <td class="parametervalue">normal_data_path</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_tx_pcs_dynamic_clk_switch</td>
        <td class="parametervalue">dis_dyn_clk_switch</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_tx_pcs_eightb_tenb_disp_ctrl</td>
        <td class="parametervalue">dis_disp_ctrl</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_tx_pcs_eightb_tenb_encoder</td>
        <td class="parametervalue">dis_8b10b</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_tx_pcs_force_echar</td>
        <td class="parametervalue">dis_force_echar</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_tx_pcs_force_kchar</td>
        <td class="parametervalue">dis_force_kchar</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_tx_pcs_gen3_tx_clk_sel</td>
        <td class="parametervalue">dis_tx_clk</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_tx_pcs_gen3_tx_pipe_clk_sel</td>
        <td class="parametervalue">dis_tx_pipe_clk</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_tx_pcs_hip_mode</td>
        <td class="parametervalue">dis_hip</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_tx_pcs_pcs_bypass</td>
        <td class="parametervalue">dis_pcs_bypass</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_tx_pcs_phase_comp_rdptr</td>
        <td class="parametervalue">disable_rdptr</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_tx_pcs_phase_compensation_fifo</td>
        <td class="parametervalue">register_fifo</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_tx_pcs_phfifo_write_clk_sel</td>
        <td class="parametervalue">tx_clk</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_tx_pcs_pma_dw</td>
        <td class="parametervalue">twenty_bit</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_tx_pcs_prot_mode</td>
        <td class="parametervalue">basic</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_tx_pcs_refclk_b_clk_sel</td>
        <td class="parametervalue">tx_pma_clock</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_tx_pcs_revloop_back_rm</td>
        <td class="parametervalue">dis_rev_loopback_rx_rm</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_tx_pcs_sup_mode</td>
        <td class="parametervalue">user_mode</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_tx_pcs_symbol_swap</td>
        <td class="parametervalue">dis_symbol_swap</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_tx_pcs_tx_bitslip</td>
        <td class="parametervalue">dis_tx_bitslip</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_tx_pcs_tx_compliance_controlled_disparity</td>
        <td class="parametervalue">dis_txcompliance</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_tx_pcs_tx_fast_pld_reg</td>
        <td class="parametervalue">dis_tx_fast_pld_reg</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_tx_pcs_txclk_freerun</td>
        <td class="parametervalue">en_freerun_tx</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_tx_pcs_txpcs_urst</td>
        <td class="parametervalue">en_txpcs_urst</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_tx_pcs_silicon_rev</td>
        <td class="parametervalue">20nm5es</td>
       </tr>
       <tr>
        <td class="parametername">hssi_8g_tx_pcs_reconfig_settings</td>
        <td class="parametervalue">{}</td>
       </tr>
       <tr>
        <td class="parametername">hssi_tx_pld_pcs_interface_hd_chnl_hip_en</td>
        <td class="parametervalue">disable</td>
       </tr>
       <tr>
        <td class="parametername">hssi_tx_pld_pcs_interface_hd_chnl_hrdrstctl_en</td>
        <td class="parametervalue">disable</td>
       </tr>
       <tr>
        <td class="parametername">hssi_tx_pld_pcs_interface_hd_chnl_prot_mode_tx</td>
        <td class="parametervalue">basic_8gpcs_tx</td>
       </tr>
       <tr>
        <td class="parametername">hssi_tx_pld_pcs_interface_hd_chnl_ctrl_plane_bonding_tx</td>
        <td class="parametervalue">ctrl_master_tx</td>
       </tr>
       <tr>
        <td class="parametername">hssi_tx_pld_pcs_interface_hd_chnl_pma_dw_tx</td>
        <td class="parametervalue">pma_20b_tx</td>
       </tr>
       <tr>
        <td class="parametername">hssi_tx_pld_pcs_interface_hd_chnl_pld_fifo_mode_tx</td>
        <td class="parametervalue">reg_tx</td>
       </tr>
       <tr>
        <td class="parametername">hssi_tx_pld_pcs_interface_hd_chnl_shared_fifo_width_tx</td>
        <td class="parametervalue">single_tx</td>
       </tr>
       <tr>
        <td class="parametername">hssi_tx_pld_pcs_interface_hd_chnl_low_latency_en_tx</td>
        <td class="parametervalue">disable</td>
       </tr>
       <tr>
        <td class="parametername">hssi_tx_pld_pcs_interface_hd_chnl_func_mode</td>
        <td class="parametervalue">enable</td>
       </tr>
       <tr>
        <td class="parametername">hssi_tx_pld_pcs_interface_hd_chnl_sup_mode</td>
        <td class="parametervalue">user_mode</td>
       </tr>
       <tr>
        <td class="parametername">hssi_tx_pld_pcs_interface_hd_chnl_channel_operation_mode</td>
        <td class="parametervalue">tx_rx_pair_enabled</td>
       </tr>
       <tr>
        <td class="parametername">hssi_tx_pld_pcs_interface_hd_chnl_lpbk_en</td>
        <td class="parametervalue">disable</td>
       </tr>
       <tr>
        <td class="parametername">hssi_tx_pld_pcs_interface_hd_chnl_frequency_rules_en</td>
        <td class="parametervalue">enable</td>
       </tr>
       <tr>
        <td class="parametername">hssi_tx_pld_pcs_interface_hd_chnl_speed_grade</td>
        <td class="parametervalue">e3</td>
       </tr>
       <tr>
        <td class="parametername">hssi_tx_pld_pcs_interface_hd_chnl_pma_tx_clk_hz</td>
        <td class="parametervalue">240000000</td>
       </tr>
       <tr>
        <td class="parametername">hssi_tx_pld_pcs_interface_hd_chnl_pld_tx_clk_hz</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">hssi_tx_pld_pcs_interface_hd_chnl_pld_uhsif_tx_clk_hz</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">hssi_tx_pld_pcs_interface_hd_chnl_hclk_clk_hz</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">hssi_tx_pld_pcs_interface_hd_chnl_pld_pcs_refclk_dig_nonatpg_mode_clk_hz</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">hssi_tx_pld_pcs_interface_hd_chnl_pld_8g_refclk_dig_nonatpg_mode_clk_hz</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">hssi_tx_pld_pcs_interface_hd_chnl_pcs_tx_ac_pwr_uw_per_mhz</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">hssi_tx_pld_pcs_interface_hd_chnl_pcs_tx_pwr_scaling_clk</td>
        <td class="parametervalue">pma_tx_clk</td>
       </tr>
       <tr>
        <td class="parametername">hssi_tx_pld_pcs_interface_hd_fifo_sup_mode</td>
        <td class="parametervalue">user_mode</td>
       </tr>
       <tr>
        <td class="parametername">hssi_tx_pld_pcs_interface_hd_fifo_channel_operation_mode</td>
        <td class="parametervalue">tx_rx_pair_enabled</td>
       </tr>
       <tr>
        <td class="parametername">hssi_tx_pld_pcs_interface_hd_fifo_prot_mode_tx</td>
        <td class="parametervalue">non_teng_mode_tx</td>
       </tr>
       <tr>
        <td class="parametername">hssi_tx_pld_pcs_interface_hd_fifo_shared_fifo_width_tx</td>
        <td class="parametervalue">single_tx</td>
       </tr>
       <tr>
        <td class="parametername">hssi_tx_pld_pcs_interface_hd_10g_sup_mode</td>
        <td class="parametervalue">user_mode</td>
       </tr>
       <tr>
        <td class="parametername">hssi_tx_pld_pcs_interface_hd_10g_channel_operation_mode</td>
        <td class="parametervalue">tx_rx_pair_enabled</td>
       </tr>
       <tr>
        <td class="parametername">hssi_tx_pld_pcs_interface_hd_10g_lpbk_en</td>
        <td class="parametervalue">disable</td>
       </tr>
       <tr>
        <td class="parametername">hssi_tx_pld_pcs_interface_hd_10g_advanced_user_mode_tx</td>
        <td class="parametervalue">disable</td>
       </tr>
       <tr>
        <td class="parametername">hssi_tx_pld_pcs_interface_hd_10g_pma_dw_tx</td>
        <td class="parametervalue">pma_64b_tx</td>
       </tr>
       <tr>
        <td class="parametername">hssi_tx_pld_pcs_interface_hd_10g_fifo_mode_tx</td>
        <td class="parametervalue">fifo_tx</td>
       </tr>
       <tr>
        <td class="parametername">hssi_tx_pld_pcs_interface_hd_10g_prot_mode_tx</td>
        <td class="parametervalue">disabled_prot_mode_tx</td>
       </tr>
       <tr>
        <td class="parametername">hssi_tx_pld_pcs_interface_hd_10g_ctrl_plane_bonding_tx</td>
        <td class="parametervalue">individual_tx</td>
       </tr>
       <tr>
        <td class="parametername">hssi_tx_pld_pcs_interface_hd_10g_low_latency_en_tx</td>
        <td class="parametervalue">disable</td>
       </tr>
       <tr>
        <td class="parametername">hssi_tx_pld_pcs_interface_hd_10g_shared_fifo_width_tx</td>
        <td class="parametervalue">single_tx</td>
       </tr>
       <tr>
        <td class="parametername">hssi_tx_pld_pcs_interface_hd_8g_sup_mode</td>
        <td class="parametervalue">user_mode</td>
       </tr>
       <tr>
        <td class="parametername">hssi_tx_pld_pcs_interface_hd_8g_channel_operation_mode</td>
        <td class="parametervalue">tx_rx_pair_enabled</td>
       </tr>
       <tr>
        <td class="parametername">hssi_tx_pld_pcs_interface_hd_8g_lpbk_en</td>
        <td class="parametervalue">disable</td>
       </tr>
       <tr>
        <td class="parametername">hssi_tx_pld_pcs_interface_hd_8g_prot_mode_tx</td>
        <td class="parametervalue">basic_tx</td>
       </tr>
       <tr>
        <td class="parametername">hssi_tx_pld_pcs_interface_hd_8g_hip_mode</td>
        <td class="parametervalue">disable</td>
       </tr>
       <tr>
        <td class="parametername">hssi_tx_pld_pcs_interface_hd_8g_ctrl_plane_bonding_tx</td>
        <td class="parametervalue">ctrl_master_tx</td>
       </tr>
       <tr>
        <td class="parametername">hssi_tx_pld_pcs_interface_hd_8g_pma_dw_tx</td>
        <td class="parametervalue">pma_20b_tx</td>
       </tr>
       <tr>
        <td class="parametername">hssi_tx_pld_pcs_interface_hd_8g_fifo_mode_tx</td>
        <td class="parametervalue">reg_tx</td>
       </tr>
       <tr>
        <td class="parametername">hssi_tx_pld_pcs_interface_hd_g3_sup_mode</td>
        <td class="parametervalue">user_mode</td>
       </tr>
       <tr>
        <td class="parametername">hssi_tx_pld_pcs_interface_hd_g3_prot_mode</td>
        <td class="parametervalue">disabled_prot_mode</td>
       </tr>
       <tr>
        <td class="parametername">hssi_tx_pld_pcs_interface_hd_krfec_sup_mode</td>
        <td class="parametervalue">user_mode</td>
       </tr>
       <tr>
        <td class="parametername">hssi_tx_pld_pcs_interface_hd_krfec_channel_operation_mode</td>
        <td class="parametervalue">tx_rx_pair_enabled</td>
       </tr>
       <tr>
        <td class="parametername">hssi_tx_pld_pcs_interface_hd_krfec_lpbk_en</td>
        <td class="parametervalue">disable</td>
       </tr>
       <tr>
        <td class="parametername">hssi_tx_pld_pcs_interface_hd_krfec_prot_mode_tx</td>
        <td class="parametervalue">disabled_prot_mode_tx</td>
       </tr>
       <tr>
        <td class="parametername">hssi_tx_pld_pcs_interface_hd_krfec_low_latency_en_tx</td>
        <td class="parametervalue">disable</td>
       </tr>
       <tr>
        <td class="parametername">hssi_tx_pld_pcs_interface_hd_pmaif_sup_mode</td>
        <td class="parametervalue">user_mode</td>
       </tr>
       <tr>
        <td class="parametername">hssi_tx_pld_pcs_interface_hd_pmaif_lpbk_en</td>
        <td class="parametervalue">disable</td>
       </tr>
       <tr>
        <td class="parametername">hssi_tx_pld_pcs_interface_hd_pmaif_channel_operation_mode</td>
        <td class="parametervalue">tx_rx_pair_enabled</td>
       </tr>
       <tr>
        <td class="parametername">hssi_tx_pld_pcs_interface_hd_pmaif_sim_mode</td>
        <td class="parametervalue">disable</td>
       </tr>
       <tr>
        <td class="parametername">hssi_tx_pld_pcs_interface_hd_pmaif_prot_mode_tx</td>
        <td class="parametervalue">eightg_basic_mode_tx</td>
       </tr>
       <tr>
        <td class="parametername">hssi_tx_pld_pcs_interface_hd_pmaif_ctrl_plane_bonding</td>
        <td class="parametervalue">individual</td>
       </tr>
       <tr>
        <td class="parametername">hssi_tx_pld_pcs_interface_hd_pmaif_pma_dw_tx</td>
        <td class="parametervalue">pma_20b_tx</td>
       </tr>
       <tr>
        <td class="parametername">hssi_tx_pld_pcs_interface_hd_pldif_prot_mode_tx</td>
        <td class="parametervalue">eightg_and_g3_reg_mode_tx</td>
       </tr>
       <tr>
        <td class="parametername">hssi_tx_pld_pcs_interface_hd_pldif_hrdrstctl_en</td>
        <td class="parametervalue">disable</td>
       </tr>
       <tr>
        <td class="parametername">hssi_tx_pld_pcs_interface_hd_pldif_sup_mode</td>
        <td class="parametervalue">user_mode</td>
       </tr>
       <tr>
        <td class="parametername">hssi_tx_pld_pcs_interface_pcs_tx_clk_source</td>
        <td class="parametervalue">eightg</td>
       </tr>
       <tr>
        <td class="parametername">hssi_tx_pld_pcs_interface_pcs_tx_data_source</td>
        <td class="parametervalue">hip_disable</td>
       </tr>
       <tr>
        <td class="parametername">hssi_tx_pld_pcs_interface_pcs_tx_delay1_clk_en</td>
        <td class="parametervalue">delay1_clk_disable</td>
       </tr>
       <tr>
        <td class="parametername">hssi_tx_pld_pcs_interface_pcs_tx_delay1_clk_sel</td>
        <td class="parametervalue">pcs_tx_clk</td>
       </tr>
       <tr>
        <td class="parametername">hssi_tx_pld_pcs_interface_pcs_tx_delay1_ctrl</td>
        <td class="parametervalue">delay1_path0</td>
       </tr>
       <tr>
        <td class="parametername">hssi_tx_pld_pcs_interface_pcs_tx_delay1_data_sel</td>
        <td class="parametervalue">one_ff_delay</td>
       </tr>
       <tr>
        <td class="parametername">hssi_tx_pld_pcs_interface_pcs_tx_delay2_clk_en</td>
        <td class="parametervalue">delay2_clk_disable</td>
       </tr>
       <tr>
        <td class="parametername">hssi_tx_pld_pcs_interface_pcs_tx_delay2_ctrl</td>
        <td class="parametervalue">delay2_path0</td>
       </tr>
       <tr>
        <td class="parametername">hssi_tx_pld_pcs_interface_pcs_tx_output_sel</td>
        <td class="parametervalue">teng_output</td>
       </tr>
       <tr>
        <td class="parametername">hssi_tx_pld_pcs_interface_silicon_rev</td>
        <td class="parametervalue">20nm5es</td>
       </tr>
       <tr>
        <td class="parametername">hssi_tx_pld_pcs_interface_pcs_tx_clk_out_sel</td>
        <td class="parametervalue">eightg_clk_out</td>
       </tr>
       <tr>
        <td class="parametername">hssi_tx_pld_pcs_interface_reconfig_settings</td>
        <td class="parametervalue">{}</td>
       </tr>
       <tr>
        <td class="parametername">hssi_rx_pld_pcs_interface_hd_chnl_hip_en</td>
        <td class="parametervalue">disable</td>
       </tr>
       <tr>
        <td class="parametername">hssi_rx_pld_pcs_interface_hd_chnl_transparent_pcs_rx</td>
        <td class="parametervalue">disable</td>
       </tr>
       <tr>
        <td class="parametername">hssi_rx_pld_pcs_interface_hd_chnl_hrdrstctl_en</td>
        <td class="parametervalue">disable</td>
       </tr>
       <tr>
        <td class="parametername">hssi_rx_pld_pcs_interface_hd_chnl_prot_mode_rx</td>
        <td class="parametervalue">basic_8gpcs_rm_disable_rx</td>
       </tr>
       <tr>
        <td class="parametername">hssi_rx_pld_pcs_interface_hd_chnl_ctrl_plane_bonding_rx</td>
        <td class="parametervalue">individual_rx</td>
       </tr>
       <tr>
        <td class="parametername">hssi_rx_pld_pcs_interface_hd_chnl_pma_dw_rx</td>
        <td class="parametervalue">pma_20b_rx</td>
       </tr>
       <tr>
        <td class="parametername">hssi_rx_pld_pcs_interface_hd_chnl_pld_fifo_mode_rx</td>
        <td class="parametervalue">reg_rx</td>
       </tr>
       <tr>
        <td class="parametername">hssi_rx_pld_pcs_interface_hd_chnl_shared_fifo_width_rx</td>
        <td class="parametervalue">single_rx</td>
       </tr>
       <tr>
        <td class="parametername">hssi_rx_pld_pcs_interface_hd_chnl_low_latency_en_rx</td>
        <td class="parametervalue">disable</td>
       </tr>
       <tr>
        <td class="parametername">hssi_rx_pld_pcs_interface_hd_chnl_func_mode</td>
        <td class="parametervalue">enable</td>
       </tr>
       <tr>
        <td class="parametername">hssi_rx_pld_pcs_interface_hd_chnl_sup_mode</td>
        <td class="parametervalue">user_mode</td>
       </tr>
       <tr>
        <td class="parametername">hssi_rx_pld_pcs_interface_hd_chnl_channel_operation_mode</td>
        <td class="parametervalue">tx_rx_pair_enabled</td>
       </tr>
       <tr>
        <td class="parametername">hssi_rx_pld_pcs_interface_hd_chnl_lpbk_en</td>
        <td class="parametervalue">disable</td>
       </tr>
       <tr>
        <td class="parametername">hssi_rx_pld_pcs_interface_hd_10g_advanced_user_mode_rx</td>
        <td class="parametervalue">disable</td>
       </tr>
       <tr>
        <td class="parametername">hssi_rx_pld_pcs_interface_hd_chnl_frequency_rules_en</td>
        <td class="parametervalue">enable</td>
       </tr>
       <tr>
        <td class="parametername">hssi_rx_pld_pcs_interface_hd_chnl_speed_grade</td>
        <td class="parametervalue">e3</td>
       </tr>
       <tr>
        <td class="parametername">hssi_rx_pld_pcs_interface_hd_chnl_pma_rx_clk_hz</td>
        <td class="parametervalue">240000000</td>
       </tr>
       <tr>
        <td class="parametername">hssi_rx_pld_pcs_interface_hd_chnl_pld_rx_clk_hz</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">hssi_rx_pld_pcs_interface_hd_chnl_fref_clk_hz</td>
        <td class="parametervalue">240000000</td>
       </tr>
       <tr>
        <td class="parametername">hssi_rx_pld_pcs_interface_hd_chnl_clklow_clk_hz</td>
        <td class="parametervalue">240000000</td>
       </tr>
       <tr>
        <td class="parametername">hssi_rx_pld_pcs_interface_hd_chnl_hclk_clk_hz</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">hssi_rx_pld_pcs_interface_hd_chnl_pld_pcs_refclk_dig_nonatpg_mode_clk_hz</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">hssi_rx_pld_pcs_interface_hd_chnl_pld_8g_refclk_dig_nonatpg_mode_clk_hz</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">hssi_rx_pld_pcs_interface_hd_chnl_pcs_rx_ac_pwr_uw_per_mhz</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">hssi_rx_pld_pcs_interface_hd_chnl_operating_voltage</td>
        <td class="parametervalue">standard</td>
       </tr>
       <tr>
        <td class="parametername">hssi_rx_pld_pcs_interface_hd_chnl_pcs_ac_pwr_rules_en</td>
        <td class="parametervalue">disable</td>
       </tr>
       <tr>
        <td class="parametername">hssi_rx_pld_pcs_interface_hd_chnl_pcs_rx_pwr_scaling_clk</td>
        <td class="parametervalue">pma_rx_clk</td>
       </tr>
       <tr>
        <td class="parametername">hssi_rx_pld_pcs_interface_hd_chnl_pcs_pair_ac_pwr_uw_per_mhz</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">hssi_rx_pld_pcs_interface_hd_fifo_sup_mode</td>
        <td class="parametervalue">user_mode</td>
       </tr>
       <tr>
        <td class="parametername">hssi_rx_pld_pcs_interface_hd_fifo_channel_operation_mode</td>
        <td class="parametervalue">tx_rx_pair_enabled</td>
       </tr>
       <tr>
        <td class="parametername">hssi_rx_pld_pcs_interface_hd_fifo_prot_mode_rx</td>
        <td class="parametervalue">non_teng_mode_rx</td>
       </tr>
       <tr>
        <td class="parametername">hssi_rx_pld_pcs_interface_hd_fifo_shared_fifo_width_rx</td>
        <td class="parametervalue">single_rx</td>
       </tr>
       <tr>
        <td class="parametername">hssi_rx_pld_pcs_interface_hd_10g_sup_mode</td>
        <td class="parametervalue">user_mode</td>
       </tr>
       <tr>
        <td class="parametername">hssi_rx_pld_pcs_interface_hd_10g_channel_operation_mode</td>
        <td class="parametervalue">tx_rx_pair_enabled</td>
       </tr>
       <tr>
        <td class="parametername">hssi_rx_pld_pcs_interface_hd_10g_lpbk_en</td>
        <td class="parametervalue">disable</td>
       </tr>
       <tr>
        <td class="parametername">hssi_rx_pld_pcs_interface_hd_10g_pma_dw_rx</td>
        <td class="parametervalue">pma_64b_rx</td>
       </tr>
       <tr>
        <td class="parametername">hssi_rx_pld_pcs_interface_hd_10g_fifo_mode_rx</td>
        <td class="parametervalue">fifo_rx</td>
       </tr>
       <tr>
        <td class="parametername">hssi_rx_pld_pcs_interface_hd_10g_prot_mode_rx</td>
        <td class="parametervalue">disabled_prot_mode_rx</td>
       </tr>
       <tr>
        <td class="parametername">hssi_rx_pld_pcs_interface_hd_10g_ctrl_plane_bonding_rx</td>
        <td class="parametervalue">individual_rx</td>
       </tr>
       <tr>
        <td class="parametername">hssi_rx_pld_pcs_interface_hd_10g_low_latency_en_rx</td>
        <td class="parametervalue">disable</td>
       </tr>
       <tr>
        <td class="parametername">hssi_rx_pld_pcs_interface_hd_10g_shared_fifo_width_rx</td>
        <td class="parametervalue">single_rx</td>
       </tr>
       <tr>
        <td class="parametername">hssi_rx_pld_pcs_interface_hd_10g_test_bus_mode</td>
        <td class="parametervalue">rx</td>
       </tr>
       <tr>
        <td class="parametername">hssi_rx_pld_pcs_interface_hd_8g_sup_mode</td>
        <td class="parametervalue">user_mode</td>
       </tr>
       <tr>
        <td class="parametername">hssi_rx_pld_pcs_interface_hd_8g_channel_operation_mode</td>
        <td class="parametervalue">tx_rx_pair_enabled</td>
       </tr>
       <tr>
        <td class="parametername">hssi_rx_pld_pcs_interface_hd_8g_lpbk_en</td>
        <td class="parametervalue">disable</td>
       </tr>
       <tr>
        <td class="parametername">hssi_rx_pld_pcs_interface_hd_8g_prot_mode_rx</td>
        <td class="parametervalue">basic_rm_disable_rx</td>
       </tr>
       <tr>
        <td class="parametername">hssi_rx_pld_pcs_interface_hd_8g_hip_mode</td>
        <td class="parametervalue">disable</td>
       </tr>
       <tr>
        <td class="parametername">hssi_rx_pld_pcs_interface_hd_8g_ctrl_plane_bonding_rx</td>
        <td class="parametervalue">individual_rx</td>
       </tr>
       <tr>
        <td class="parametername">hssi_rx_pld_pcs_interface_hd_8g_pma_dw_rx</td>
        <td class="parametervalue">pma_20b_rx</td>
       </tr>
       <tr>
        <td class="parametername">hssi_rx_pld_pcs_interface_hd_8g_fifo_mode_rx</td>
        <td class="parametervalue">reg_rx</td>
       </tr>
       <tr>
        <td class="parametername">hssi_rx_pld_pcs_interface_hd_g3_sup_mode</td>
        <td class="parametervalue">user_mode</td>
       </tr>
       <tr>
        <td class="parametername">hssi_rx_pld_pcs_interface_hd_g3_prot_mode</td>
        <td class="parametervalue">disabled_prot_mode</td>
       </tr>
       <tr>
        <td class="parametername">hssi_rx_pld_pcs_interface_hd_krfec_sup_mode</td>
        <td class="parametervalue">user_mode</td>
       </tr>
       <tr>
        <td class="parametername">hssi_rx_pld_pcs_interface_hd_krfec_channel_operation_mode</td>
        <td class="parametervalue">tx_rx_pair_enabled</td>
       </tr>
       <tr>
        <td class="parametername">hssi_rx_pld_pcs_interface_hd_krfec_lpbk_en</td>
        <td class="parametervalue">disable</td>
       </tr>
       <tr>
        <td class="parametername">hssi_rx_pld_pcs_interface_hd_krfec_prot_mode_rx</td>
        <td class="parametervalue">disabled_prot_mode_rx</td>
       </tr>
       <tr>
        <td class="parametername">hssi_rx_pld_pcs_interface_hd_krfec_low_latency_en_rx</td>
        <td class="parametervalue">disable</td>
       </tr>
       <tr>
        <td class="parametername">hssi_rx_pld_pcs_interface_hd_krfec_test_bus_mode</td>
        <td class="parametervalue">tx</td>
       </tr>
       <tr>
        <td class="parametername">hssi_rx_pld_pcs_interface_hd_pmaif_sup_mode</td>
        <td class="parametervalue">user_mode</td>
       </tr>
       <tr>
        <td class="parametername">hssi_rx_pld_pcs_interface_hd_pmaif_lpbk_en</td>
        <td class="parametervalue">disable</td>
       </tr>
       <tr>
        <td class="parametername">hssi_rx_pld_pcs_interface_hd_pmaif_channel_operation_mode</td>
        <td class="parametervalue">tx_rx_pair_enabled</td>
       </tr>
       <tr>
        <td class="parametername">hssi_rx_pld_pcs_interface_hd_pmaif_sim_mode</td>
        <td class="parametervalue">disable</td>
       </tr>
       <tr>
        <td class="parametername">hssi_rx_pld_pcs_interface_hd_pmaif_prot_mode_rx</td>
        <td class="parametervalue">eightg_basic_mode_rx</td>
       </tr>
       <tr>
        <td class="parametername">hssi_rx_pld_pcs_interface_hd_pmaif_pma_dw_rx</td>
        <td class="parametervalue">pma_20b_rx</td>
       </tr>
       <tr>
        <td class="parametername">hssi_rx_pld_pcs_interface_hd_pldif_prot_mode_rx</td>
        <td class="parametervalue">eightg_and_g3_reg_mode_rx</td>
       </tr>
       <tr>
        <td class="parametername">hssi_rx_pld_pcs_interface_hd_pldif_hrdrstctl_en</td>
        <td class="parametervalue">disable</td>
       </tr>
       <tr>
        <td class="parametername">hssi_rx_pld_pcs_interface_hd_pldif_sup_mode</td>
        <td class="parametervalue">user_mode</td>
       </tr>
       <tr>
        <td class="parametername">hssi_rx_pld_pcs_interface_pcs_rx_block_sel</td>
        <td class="parametervalue">eightg</td>
       </tr>
       <tr>
        <td class="parametername">hssi_rx_pld_pcs_interface_pcs_rx_clk_sel</td>
        <td class="parametervalue">pcs_rx_clk</td>
       </tr>
       <tr>
        <td class="parametername">hssi_rx_pld_pcs_interface_pcs_rx_hip_clk_en</td>
        <td class="parametervalue">hip_rx_disable</td>
       </tr>
       <tr>
        <td class="parametername">hssi_rx_pld_pcs_interface_pcs_rx_output_sel</td>
        <td class="parametervalue">teng_output</td>
       </tr>
       <tr>
        <td class="parametername">hssi_rx_pld_pcs_interface_silicon_rev</td>
        <td class="parametervalue">20nm5es</td>
       </tr>
       <tr>
        <td class="parametername">hssi_rx_pld_pcs_interface_pcs_rx_clk_out_sel</td>
        <td class="parametervalue">eightg_clk_out</td>
       </tr>
       <tr>
        <td class="parametername">hssi_rx_pld_pcs_interface_reconfig_settings</td>
        <td class="parametervalue">{}</td>
       </tr>
       <tr>
        <td class="parametername">hssi_common_pld_pcs_interface_dft_clk_out_en</td>
        <td class="parametervalue">dft_clk_out_disable</td>
       </tr>
       <tr>
        <td class="parametername">hssi_common_pld_pcs_interface_dft_clk_out_sel</td>
        <td class="parametervalue">teng_rx_dft_clk</td>
       </tr>
       <tr>
        <td class="parametername">hssi_common_pld_pcs_interface_hrdrstctrl_en</td>
        <td class="parametervalue">hrst_dis</td>
       </tr>
       <tr>
        <td class="parametername">hssi_common_pld_pcs_interface_pcs_testbus_block_sel</td>
        <td class="parametervalue">pma_if</td>
       </tr>
       <tr>
        <td class="parametername">hssi_common_pld_pcs_interface_silicon_rev</td>
        <td class="parametervalue">20nm5es</td>
       </tr>
       <tr>
        <td class="parametername">hssi_common_pld_pcs_interface_reconfig_settings</td>
        <td class="parametervalue">{}</td>
       </tr>
       <tr>
        <td class="parametername">hssi_rx_pcs_pma_interface_block_sel</td>
        <td class="parametervalue">eight_g_pcs</td>
       </tr>
       <tr>
        <td class="parametername">hssi_rx_pcs_pma_interface_channel_operation_mode</td>
        <td class="parametervalue">tx_rx_pair_enabled</td>
       </tr>
       <tr>
        <td class="parametername">hssi_rx_pcs_pma_interface_clkslip_sel</td>
        <td class="parametervalue">pld</td>
       </tr>
       <tr>
        <td class="parametername">hssi_rx_pcs_pma_interface_lpbk_en</td>
        <td class="parametervalue">disable</td>
       </tr>
       <tr>
        <td class="parametername">hssi_rx_pcs_pma_interface_master_clk_sel</td>
        <td class="parametervalue">master_rx_pma_clk</td>
       </tr>
       <tr>
        <td class="parametername">hssi_rx_pcs_pma_interface_pldif_datawidth_mode</td>
        <td class="parametervalue">pldif_data_10bit</td>
       </tr>
       <tr>
        <td class="parametername">hssi_rx_pcs_pma_interface_pma_dw_rx</td>
        <td class="parametervalue">pma_20b_rx</td>
       </tr>
       <tr>
        <td class="parametername">hssi_rx_pcs_pma_interface_pma_if_dft_en</td>
        <td class="parametervalue">dft_dis</td>
       </tr>
       <tr>
        <td class="parametername">hssi_rx_pcs_pma_interface_pma_if_dft_val</td>
        <td class="parametervalue">dft_0</td>
       </tr>
       <tr>
        <td class="parametername">hssi_rx_pcs_pma_interface_prbs_clken</td>
        <td class="parametervalue">prbs_clk_dis</td>
       </tr>
       <tr>
        <td class="parametername">hssi_rx_pcs_pma_interface_prbs_ver</td>
        <td class="parametervalue">prbs_off</td>
       </tr>
       <tr>
        <td class="parametername">hssi_rx_pcs_pma_interface_prbs9_dwidth</td>
        <td class="parametervalue">prbs9_64b</td>
       </tr>
       <tr>
        <td class="parametername">hssi_rx_pcs_pma_interface_prot_mode_rx</td>
        <td class="parametervalue">eightg_basic_mode_rx</td>
       </tr>
       <tr>
        <td class="parametername">hssi_rx_pcs_pma_interface_rx_dyn_polarity_inversion</td>
        <td class="parametervalue">rx_dyn_polinv_en</td>
       </tr>
       <tr>
        <td class="parametername">hssi_rx_pcs_pma_interface_rx_lpbk_en</td>
        <td class="parametervalue">lpbk_dis</td>
       </tr>
       <tr>
        <td class="parametername">hssi_rx_pcs_pma_interface_rx_prbs_force_signal_ok</td>
        <td class="parametervalue">force_sig_ok</td>
       </tr>
       <tr>
        <td class="parametername">hssi_rx_pcs_pma_interface_rx_prbs_mask</td>
        <td class="parametervalue">prbsmask128</td>
       </tr>
       <tr>
        <td class="parametername">hssi_rx_pcs_pma_interface_rx_prbs_mode</td>
        <td class="parametervalue">teng_mode</td>
       </tr>
       <tr>
        <td class="parametername">hssi_rx_pcs_pma_interface_rx_signalok_signaldet_sel</td>
        <td class="parametervalue">sel_sig_det</td>
       </tr>
       <tr>
        <td class="parametername">hssi_rx_pcs_pma_interface_rx_static_polarity_inversion</td>
        <td class="parametervalue">rx_stat_polinv_dis</td>
       </tr>
       <tr>
        <td class="parametername">hssi_rx_pcs_pma_interface_rx_uhsif_lpbk_en</td>
        <td class="parametervalue">uhsif_lpbk_dis</td>
       </tr>
       <tr>
        <td class="parametername">hssi_rx_pcs_pma_interface_sup_mode</td>
        <td class="parametervalue">user_mode</td>
       </tr>
       <tr>
        <td class="parametername">hssi_rx_pcs_pma_interface_silicon_rev</td>
        <td class="parametervalue">20nm5es</td>
       </tr>
       <tr>
        <td class="parametername">hssi_rx_pcs_pma_interface_reconfig_settings</td>
        <td class="parametervalue">{}</td>
       </tr>
       <tr>
        <td class="parametername">hssi_tx_pcs_pma_interface_bypass_pma_txelecidle</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">hssi_tx_pcs_pma_interface_channel_operation_mode</td>
        <td class="parametervalue">tx_rx_pair_enabled</td>
       </tr>
       <tr>
        <td class="parametername">hssi_tx_pcs_pma_interface_lpbk_en</td>
        <td class="parametervalue">disable</td>
       </tr>
       <tr>
        <td class="parametername">hssi_tx_pcs_pma_interface_master_clk_sel</td>
        <td class="parametervalue">master_tx_pma_clk</td>
       </tr>
       <tr>
        <td class="parametername">hssi_tx_pcs_pma_interface_pcie_sub_prot_mode_tx</td>
        <td class="parametervalue">other_prot_mode</td>
       </tr>
       <tr>
        <td class="parametername">hssi_tx_pcs_pma_interface_pldif_datawidth_mode</td>
        <td class="parametervalue">pldif_data_10bit</td>
       </tr>
       <tr>
        <td class="parametername">hssi_tx_pcs_pma_interface_pma_dw_tx</td>
        <td class="parametervalue">pma_20b_tx</td>
       </tr>
       <tr>
        <td class="parametername">hssi_tx_pcs_pma_interface_pma_if_dft_en</td>
        <td class="parametervalue">dft_dis</td>
       </tr>
       <tr>
        <td class="parametername">hssi_tx_pcs_pma_interface_pmagate_en</td>
        <td class="parametervalue">pmagate_dis</td>
       </tr>
       <tr>
        <td class="parametername">hssi_tx_pcs_pma_interface_prbs_clken</td>
        <td class="parametervalue">prbs_clk_dis</td>
       </tr>
       <tr>
        <td class="parametername">hssi_tx_pcs_pma_interface_prbs_gen_pat</td>
        <td class="parametervalue">prbs_gen_dis</td>
       </tr>
       <tr>
        <td class="parametername">hssi_tx_pcs_pma_interface_prbs9_dwidth</td>
        <td class="parametervalue">prbs9_64b</td>
       </tr>
       <tr>
        <td class="parametername">hssi_tx_pcs_pma_interface_prot_mode_tx</td>
        <td class="parametervalue">eightg_basic_mode_tx</td>
       </tr>
       <tr>
        <td class="parametername">hssi_tx_pcs_pma_interface_sq_wave_num</td>
        <td class="parametervalue">sq_wave_default</td>
       </tr>
       <tr>
        <td class="parametername">hssi_tx_pcs_pma_interface_sqwgen_clken</td>
        <td class="parametervalue">sqwgen_clk_dis</td>
       </tr>
       <tr>
        <td class="parametername">hssi_tx_pcs_pma_interface_sup_mode</td>
        <td class="parametervalue">user_mode</td>
       </tr>
       <tr>
        <td class="parametername">hssi_tx_pcs_pma_interface_tx_dyn_polarity_inversion</td>
        <td class="parametervalue">tx_dyn_polinv_en</td>
       </tr>
       <tr>
        <td class="parametername">hssi_tx_pcs_pma_interface_tx_pma_data_sel</td>
        <td class="parametervalue">eight_g_pcs</td>
       </tr>
       <tr>
        <td class="parametername">hssi_tx_pcs_pma_interface_tx_static_polarity_inversion</td>
        <td class="parametervalue">tx_stat_polinv_dis</td>
       </tr>
       <tr>
        <td class="parametername">hssi_tx_pcs_pma_interface_uhsif_cnt_step_filt_before_lock</td>
        <td class="parametervalue">uhsif_filt_stepsz_b4lock_2</td>
       </tr>
       <tr>
        <td class="parametername">hssi_tx_pcs_pma_interface_uhsif_cnt_thresh_filt_after_lock_value</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">hssi_tx_pcs_pma_interface_uhsif_cnt_thresh_filt_before_lock</td>
        <td class="parametervalue">uhsif_filt_cntthr_b4lock_8</td>
       </tr>
       <tr>
        <td class="parametername">hssi_tx_pcs_pma_interface_uhsif_dcn_test_update_period</td>
        <td class="parametervalue">uhsif_dcn_test_period_4</td>
       </tr>
       <tr>
        <td class="parametername">hssi_tx_pcs_pma_interface_uhsif_dcn_testmode_enable</td>
        <td class="parametervalue">uhsif_dcn_test_mode_disable</td>
       </tr>
       <tr>
        <td class="parametername">hssi_tx_pcs_pma_interface_uhsif_dead_zone_count_thresh</td>
        <td class="parametervalue">uhsif_dzt_cnt_thr_2</td>
       </tr>
       <tr>
        <td class="parametername">hssi_tx_pcs_pma_interface_uhsif_dead_zone_detection_enable</td>
        <td class="parametervalue">uhsif_dzt_disable</td>
       </tr>
       <tr>
        <td class="parametername">hssi_tx_pcs_pma_interface_uhsif_dead_zone_obser_window</td>
        <td class="parametervalue">uhsif_dzt_obr_win_16</td>
       </tr>
       <tr>
        <td class="parametername">hssi_tx_pcs_pma_interface_uhsif_dead_zone_skip_size</td>
        <td class="parametervalue">uhsif_dzt_skipsz_4</td>
       </tr>
       <tr>
        <td class="parametername">hssi_tx_pcs_pma_interface_uhsif_delay_cell_index_sel</td>
        <td class="parametervalue">uhsif_index_cram</td>
       </tr>
       <tr>
        <td class="parametername">hssi_tx_pcs_pma_interface_uhsif_delay_cell_margin</td>
        <td class="parametervalue">uhsif_dcn_margin_2</td>
       </tr>
       <tr>
        <td class="parametername">hssi_tx_pcs_pma_interface_uhsif_delay_cell_static_index_value</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">hssi_tx_pcs_pma_interface_uhsif_dft_dead_zone_control</td>
        <td class="parametervalue">uhsif_dft_dz_det_val_0</td>
       </tr>
       <tr>
        <td class="parametername">hssi_tx_pcs_pma_interface_uhsif_dft_up_filt_control</td>
        <td class="parametervalue">uhsif_dft_up_val_0</td>
       </tr>
       <tr>
        <td class="parametername">hssi_tx_pcs_pma_interface_uhsif_enable</td>
        <td class="parametervalue">uhsif_disable</td>
       </tr>
       <tr>
        <td class="parametername">hssi_tx_pcs_pma_interface_uhsif_lock_det_segsz_after_lock</td>
        <td class="parametervalue">uhsif_lkd_segsz_aflock_512</td>
       </tr>
       <tr>
        <td class="parametername">hssi_tx_pcs_pma_interface_uhsif_lock_det_segsz_before_lock</td>
        <td class="parametervalue">uhsif_lkd_segsz_b4lock_16</td>
       </tr>
       <tr>
        <td class="parametername">hssi_tx_pcs_pma_interface_uhsif_lock_det_thresh_cnt_after_lock_value</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">hssi_tx_pcs_pma_interface_uhsif_lock_det_thresh_cnt_before_lock_value</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">hssi_tx_pcs_pma_interface_uhsif_lock_det_thresh_diff_after_lock_value</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">hssi_tx_pcs_pma_interface_uhsif_lock_det_thresh_diff_before_lock_value</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">hssi_tx_pcs_pma_interface_silicon_rev</td>
        <td class="parametervalue">20nm5es</td>
       </tr>
       <tr>
        <td class="parametername">hssi_tx_pcs_pma_interface_reconfig_settings</td>
        <td class="parametervalue">{}</td>
       </tr>
       <tr>
        <td class="parametername">hssi_common_pcs_pma_interface_asn_clk_enable</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">hssi_common_pcs_pma_interface_asn_enable</td>
        <td class="parametervalue">dis_asn</td>
       </tr>
       <tr>
        <td class="parametername">hssi_common_pcs_pma_interface_block_sel</td>
        <td class="parametervalue">eight_g_pcs</td>
       </tr>
       <tr>
        <td class="parametername">hssi_common_pcs_pma_interface_bypass_early_eios</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">hssi_common_pcs_pma_interface_bypass_pcie_switch</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">hssi_common_pcs_pma_interface_bypass_pma_ltr</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">hssi_common_pcs_pma_interface_bypass_pma_sw_done</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">hssi_common_pcs_pma_interface_bypass_ppm_lock</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">hssi_common_pcs_pma_interface_bypass_send_syncp_fbkp</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">hssi_common_pcs_pma_interface_bypass_txdetectrx</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">hssi_common_pcs_pma_interface_cdr_control</td>
        <td class="parametervalue">dis_cdr_ctrl</td>
       </tr>
       <tr>
        <td class="parametername">hssi_common_pcs_pma_interface_cid_enable</td>
        <td class="parametervalue">dis_cid_mode</td>
       </tr>
       <tr>
        <td class="parametername">hssi_common_pcs_pma_interface_cp_cons_sel</td>
        <td class="parametervalue">cp_cons_master</td>
       </tr>
       <tr>
        <td class="parametername">hssi_common_pcs_pma_interface_cp_dwn_mstr</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">hssi_common_pcs_pma_interface_cp_up_mstr</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">hssi_common_pcs_pma_interface_ctrl_plane_bonding</td>
        <td class="parametervalue">individual</td>
       </tr>
       <tr>
        <td class="parametername">hssi_common_pcs_pma_interface_data_mask_count</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">hssi_common_pcs_pma_interface_data_mask_count_multi</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">hssi_common_pcs_pma_interface_dft_observation_clock_selection</td>
        <td class="parametervalue">dft_clk_obsrv_tx0</td>
       </tr>
       <tr>
        <td class="parametername">hssi_common_pcs_pma_interface_early_eios_counter</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">hssi_common_pcs_pma_interface_force_freqdet</td>
        <td class="parametervalue">force_freqdet_dis</td>
       </tr>
       <tr>
        <td class="parametername">hssi_common_pcs_pma_interface_free_run_clk_enable</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">hssi_common_pcs_pma_interface_ignore_sigdet_g23</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">hssi_common_pcs_pma_interface_pc_en_counter</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">hssi_common_pcs_pma_interface_pc_rst_counter</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">hssi_common_pcs_pma_interface_pcie_hip_mode</td>
        <td class="parametervalue">hip_disable</td>
       </tr>
       <tr>
        <td class="parametername">hssi_common_pcs_pma_interface_ph_fifo_reg_mode</td>
        <td class="parametervalue">phfifo_reg_mode_dis</td>
       </tr>
       <tr>
        <td class="parametername">hssi_common_pcs_pma_interface_phfifo_flush_wait</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">hssi_common_pcs_pma_interface_pipe_if_g3pcs</td>
        <td class="parametervalue">pipe_if_8gpcs</td>
       </tr>
       <tr>
        <td class="parametername">hssi_common_pcs_pma_interface_pma_done_counter</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">hssi_common_pcs_pma_interface_pma_if_dft_en</td>
        <td class="parametervalue">dft_dis</td>
       </tr>
       <tr>
        <td class="parametername">hssi_common_pcs_pma_interface_pma_if_dft_val</td>
        <td class="parametervalue">dft_0</td>
       </tr>
       <tr>
        <td class="parametername">hssi_common_pcs_pma_interface_ppm_cnt_rst</td>
        <td class="parametervalue">ppm_cnt_rst_dis</td>
       </tr>
       <tr>
        <td class="parametername">hssi_common_pcs_pma_interface_ppm_deassert_early</td>
        <td class="parametervalue">deassert_early_dis</td>
       </tr>
       <tr>
        <td class="parametername">hssi_common_pcs_pma_interface_ppm_gen1_2_cnt</td>
        <td class="parametervalue">cnt_32k</td>
       </tr>
       <tr>
        <td class="parametername">hssi_common_pcs_pma_interface_ppm_post_eidle_delay</td>
        <td class="parametervalue">cnt_200_cycles</td>
       </tr>
       <tr>
        <td class="parametername">hssi_common_pcs_pma_interface_ppmsel</td>
        <td class="parametervalue">ppmsel_1000</td>
       </tr>
       <tr>
        <td class="parametername">hssi_common_pcs_pma_interface_prot_mode</td>
        <td class="parametervalue">other_protocols</td>
       </tr>
       <tr>
        <td class="parametername">hssi_common_pcs_pma_interface_rxvalid_mask</td>
        <td class="parametervalue">rxvalid_mask_dis</td>
       </tr>
       <tr>
        <td class="parametername">hssi_common_pcs_pma_interface_sigdet_wait_counter</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">hssi_common_pcs_pma_interface_sigdet_wait_counter_multi</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">hssi_common_pcs_pma_interface_sim_mode</td>
        <td class="parametervalue">disable</td>
       </tr>
       <tr>
        <td class="parametername">hssi_common_pcs_pma_interface_spd_chg_rst_wait_cnt_en</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">hssi_common_pcs_pma_interface_sup_mode</td>
        <td class="parametervalue">user_mode</td>
       </tr>
       <tr>
        <td class="parametername">hssi_common_pcs_pma_interface_testout_sel</td>
        <td class="parametervalue">asn_test</td>
       </tr>
       <tr>
        <td class="parametername">hssi_common_pcs_pma_interface_wait_clk_on_off_timer</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">hssi_common_pcs_pma_interface_wait_pipe_synchronizing</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">hssi_common_pcs_pma_interface_wait_send_syncp_fbkp</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">hssi_common_pcs_pma_interface_silicon_rev</td>
        <td class="parametervalue">20nm5es</td>
       </tr>
       <tr>
        <td class="parametername">hssi_common_pcs_pma_interface_ppm_det_buckets</td>
        <td class="parametervalue">ppm_300_100_bucket</td>
       </tr>
       <tr>
        <td class="parametername">hssi_common_pcs_pma_interface_reconfig_settings</td>
        <td class="parametervalue">{}</td>
       </tr>
       <tr>
        <td class="parametername">hssi_fifo_rx_pcs_double_read_mode</td>
        <td class="parametervalue">double_read_dis</td>
       </tr>
       <tr>
        <td class="parametername">hssi_fifo_rx_pcs_prot_mode</td>
        <td class="parametervalue">non_teng_mode</td>
       </tr>
       <tr>
        <td class="parametername">hssi_fifo_rx_pcs_silicon_rev</td>
        <td class="parametervalue">20nm5es</td>
       </tr>
       <tr>
        <td class="parametername">hssi_fifo_tx_pcs_double_write_mode</td>
        <td class="parametervalue">double_write_dis</td>
       </tr>
       <tr>
        <td class="parametername">hssi_fifo_tx_pcs_prot_mode</td>
        <td class="parametervalue">non_teng_mode</td>
       </tr>
       <tr>
        <td class="parametername">hssi_fifo_tx_pcs_silicon_rev</td>
        <td class="parametervalue">20nm5es</td>
       </tr>
       <tr>
        <td class="parametername">hssi_pipe_gen3_bypass_rx_detection_enable</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">hssi_pipe_gen3_bypass_rx_preset</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">hssi_pipe_gen3_bypass_rx_preset_enable</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">hssi_pipe_gen3_bypass_tx_coefficent</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">hssi_pipe_gen3_bypass_tx_coefficent_enable</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">hssi_pipe_gen3_elecidle_delay_g3</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">hssi_pipe_gen3_ind_error_reporting</td>
        <td class="parametervalue">dis_ind_error_reporting</td>
       </tr>
       <tr>
        <td class="parametername">hssi_pipe_gen3_mode</td>
        <td class="parametervalue">disable_pcs</td>
       </tr>
       <tr>
        <td class="parametername">hssi_pipe_gen3_phy_status_delay_g12</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">hssi_pipe_gen3_phy_status_delay_g3</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">hssi_pipe_gen3_phystatus_rst_toggle_g12</td>
        <td class="parametervalue">dis_phystatus_rst_toggle</td>
       </tr>
       <tr>
        <td class="parametername">hssi_pipe_gen3_phystatus_rst_toggle_g3</td>
        <td class="parametervalue">dis_phystatus_rst_toggle_g3</td>
       </tr>
       <tr>
        <td class="parametername">hssi_pipe_gen3_rate_match_pad_insertion</td>
        <td class="parametervalue">dis_rm_fifo_pad_ins</td>
       </tr>
       <tr>
        <td class="parametername">hssi_pipe_gen3_sup_mode</td>
        <td class="parametervalue">user_mode</td>
       </tr>
       <tr>
        <td class="parametername">hssi_pipe_gen3_test_out_sel</td>
        <td class="parametervalue">disable_test_out</td>
       </tr>
       <tr>
        <td class="parametername">hssi_pipe_gen3_silicon_rev</td>
        <td class="parametervalue">20nm5es</td>
       </tr>
       <tr>
        <td class="parametername">hssi_pipe_gen1_2_elec_idle_delay_val</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">hssi_pipe_gen1_2_error_replace_pad</td>
        <td class="parametervalue">replace_edb</td>
       </tr>
       <tr>
        <td class="parametername">hssi_pipe_gen1_2_hip_mode</td>
        <td class="parametervalue">dis_hip</td>
       </tr>
       <tr>
        <td class="parametername">hssi_pipe_gen1_2_ind_error_reporting</td>
        <td class="parametervalue">dis_ind_error_reporting</td>
       </tr>
       <tr>
        <td class="parametername">hssi_pipe_gen1_2_phystatus_delay_val</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">hssi_pipe_gen1_2_phystatus_rst_toggle</td>
        <td class="parametervalue">dis_phystatus_rst_toggle</td>
       </tr>
       <tr>
        <td class="parametername">hssi_pipe_gen1_2_pipe_byte_de_serializer_en</td>
        <td class="parametervalue">dont_care_bds</td>
       </tr>
       <tr>
        <td class="parametername">hssi_pipe_gen1_2_prot_mode</td>
        <td class="parametervalue">basic</td>
       </tr>
       <tr>
        <td class="parametername">hssi_pipe_gen1_2_rpre_emph_a_val</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">hssi_pipe_gen1_2_rpre_emph_b_val</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">hssi_pipe_gen1_2_rpre_emph_c_val</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">hssi_pipe_gen1_2_rpre_emph_d_val</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">hssi_pipe_gen1_2_rpre_emph_e_val</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">hssi_pipe_gen1_2_rvod_sel_a_val</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">hssi_pipe_gen1_2_rvod_sel_b_val</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">hssi_pipe_gen1_2_rvod_sel_c_val</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">hssi_pipe_gen1_2_rvod_sel_d_val</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">hssi_pipe_gen1_2_rvod_sel_e_val</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">hssi_pipe_gen1_2_rx_pipe_enable</td>
        <td class="parametervalue">dis_pipe_rx</td>
       </tr>
       <tr>
        <td class="parametername">hssi_pipe_gen1_2_rxdetect_bypass</td>
        <td class="parametervalue">dis_rxdetect_bypass</td>
       </tr>
       <tr>
        <td class="parametername">hssi_pipe_gen1_2_sup_mode</td>
        <td class="parametervalue">user_mode</td>
       </tr>
       <tr>
        <td class="parametername">hssi_pipe_gen1_2_tx_pipe_enable</td>
        <td class="parametervalue">dis_pipe_tx</td>
       </tr>
       <tr>
        <td class="parametername">hssi_pipe_gen1_2_txswing</td>
        <td class="parametervalue">dis_txswing</td>
       </tr>
       <tr>
        <td class="parametername">hssi_pipe_gen1_2_silicon_rev</td>
        <td class="parametervalue">20nm5es</td>
       </tr>
       <tr>
        <td class="parametername">hssi_pipe_gen1_2_reconfig_settings</td>
        <td class="parametervalue">{}</td>
       </tr>
       <tr>
        <td class="parametername">pma_adapt_silicon_rev</td>
        <td class="parametervalue">20nm5es</td>
       </tr>
       <tr>
        <td class="parametername">pma_adapt_adp_1s_ctle_bypass</td>
        <td class="parametervalue">radp_1s_ctle_bypass_1</td>
       </tr>
       <tr>
        <td class="parametername">pma_adapt_adp_4s_ctle_bypass</td>
        <td class="parametervalue">radp_4s_ctle_bypass_1</td>
       </tr>
       <tr>
        <td class="parametername">pma_adapt_adp_ctle_acgain_4s</td>
        <td class="parametervalue">radp_ctle_acgain_4s_1</td>
       </tr>
       <tr>
        <td class="parametername">pma_adapt_adp_ctle_en</td>
        <td class="parametervalue">radp_ctle_disable</td>
       </tr>
       <tr>
        <td class="parametername">pma_adapt_adp_ctle_hold_en</td>
        <td class="parametervalue">radp_ctle_not_held</td>
       </tr>
       <tr>
        <td class="parametername">pma_adapt_adp_ctle_scale</td>
        <td class="parametervalue">radp_ctle_scale_0</td>
       </tr>
       <tr>
        <td class="parametername">pma_adapt_adp_dfe_bw</td>
        <td class="parametervalue">radp_dfe_bw_3</td>
       </tr>
       <tr>
        <td class="parametername">pma_adapt_adp_dfe_cycle</td>
        <td class="parametervalue">radp_dfe_cycle_6</td>
       </tr>
       <tr>
        <td class="parametername">pma_adapt_adp_dfe_fltap_bypass</td>
        <td class="parametervalue">radp_dfe_fltap_bypass_1</td>
       </tr>
       <tr>
        <td class="parametername">pma_adapt_adp_dfe_fltap_en</td>
        <td class="parametervalue">radp_dfe_fltap_disable</td>
       </tr>
       <tr>
        <td class="parametername">pma_adapt_adp_dfe_fltap_hold_en</td>
        <td class="parametervalue">radp_dfe_fltap_not_held</td>
       </tr>
       <tr>
        <td class="parametername">pma_adapt_adp_dfe_fltap_load</td>
        <td class="parametervalue">radp_dfe_fltap_load_0</td>
       </tr>
       <tr>
        <td class="parametername">pma_adapt_adp_dfe_fltap_position</td>
        <td class="parametervalue">radp_dfe_fltap_position_0</td>
       </tr>
       <tr>
        <td class="parametername">pma_adapt_adp_dfe_fxtap8</td>
        <td class="parametervalue">radp_dfe_fxtap8_0</td>
       </tr>
       <tr>
        <td class="parametername">pma_adapt_adp_dfe_fxtap8_sgn</td>
        <td class="parametervalue">radp_dfe_fxtap8_sgn_0</td>
       </tr>
       <tr>
        <td class="parametername">pma_adapt_adp_dfe_fxtap9</td>
        <td class="parametervalue">radp_dfe_fxtap9_0</td>
       </tr>
       <tr>
        <td class="parametername">pma_adapt_adp_dfe_fxtap9_sgn</td>
        <td class="parametervalue">radp_dfe_fxtap9_sgn_0</td>
       </tr>
       <tr>
        <td class="parametername">pma_adapt_adp_dfe_fxtap10</td>
        <td class="parametervalue">radp_dfe_fxtap10_0</td>
       </tr>
       <tr>
        <td class="parametername">pma_adapt_adp_dfe_fxtap10_sgn</td>
        <td class="parametervalue">radp_dfe_fxtap10_sgn_0</td>
       </tr>
       <tr>
        <td class="parametername">pma_adapt_adp_dfe_fxtap11</td>
        <td class="parametervalue">radp_dfe_fxtap11_0</td>
       </tr>
       <tr>
        <td class="parametername">pma_adapt_adp_dfe_fxtap11_sgn</td>
        <td class="parametervalue">radp_dfe_fxtap11_sgn_0</td>
       </tr>
       <tr>
        <td class="parametername">pma_adapt_adp_dfe_fxtap_bypass</td>
        <td class="parametervalue">radp_dfe_fxtap_bypass_1</td>
       </tr>
       <tr>
        <td class="parametername">pma_adapt_adp_dfe_fxtap_en</td>
        <td class="parametervalue">radp_dfe_fxtap_disable</td>
       </tr>
       <tr>
        <td class="parametername">pma_adapt_adp_dfe_fxtap_hold_en</td>
        <td class="parametervalue">radp_dfe_fxtap_not_held</td>
       </tr>
       <tr>
        <td class="parametername">pma_adapt_adp_dfe_fxtap_load</td>
        <td class="parametervalue">radp_dfe_fxtap_load_0</td>
       </tr>
       <tr>
        <td class="parametername">pma_adapt_adp_dfe_fxtap1</td>
        <td class="parametervalue">radp_dfe_fxtap1_0</td>
       </tr>
       <tr>
        <td class="parametername">pma_adapt_adp_dfe_fxtap2</td>
        <td class="parametervalue">radp_dfe_fxtap2_0</td>
       </tr>
       <tr>
        <td class="parametername">pma_adapt_adp_dfe_fxtap2_sgn</td>
        <td class="parametervalue">radp_dfe_fxtap2_sgn_0</td>
       </tr>
       <tr>
        <td class="parametername">pma_adapt_adp_dfe_fxtap3</td>
        <td class="parametervalue">radp_dfe_fxtap3_0</td>
       </tr>
       <tr>
        <td class="parametername">pma_adapt_adp_dfe_fxtap3_sgn</td>
        <td class="parametervalue">radp_dfe_fxtap3_sgn_0</td>
       </tr>
       <tr>
        <td class="parametername">pma_adapt_adp_dfe_fxtap4</td>
        <td class="parametervalue">radp_dfe_fxtap4_0</td>
       </tr>
       <tr>
        <td class="parametername">pma_adapt_adp_dfe_fxtap4_sgn</td>
        <td class="parametervalue">radp_dfe_fxtap4_sgn_0</td>
       </tr>
       <tr>
        <td class="parametername">pma_adapt_adp_dfe_fxtap5</td>
        <td class="parametervalue">radp_dfe_fxtap5_0</td>
       </tr>
       <tr>
        <td class="parametername">pma_adapt_adp_dfe_fxtap5_sgn</td>
        <td class="parametervalue">radp_dfe_fxtap5_sgn_0</td>
       </tr>
       <tr>
        <td class="parametername">pma_adapt_adp_dfe_fxtap6</td>
        <td class="parametervalue">radp_dfe_fxtap6_0</td>
       </tr>
       <tr>
        <td class="parametername">pma_adapt_adp_dfe_fxtap6_sgn</td>
        <td class="parametervalue">radp_dfe_fxtap6_sgn_0</td>
       </tr>
       <tr>
        <td class="parametername">pma_adapt_adp_dfe_fxtap7</td>
        <td class="parametervalue">radp_dfe_fxtap7_0</td>
       </tr>
       <tr>
        <td class="parametername">pma_adapt_adp_dfe_fxtap7_sgn</td>
        <td class="parametervalue">radp_dfe_fxtap7_sgn_0</td>
       </tr>
       <tr>
        <td class="parametername">pma_adapt_adp_dfe_mode</td>
        <td class="parametervalue">radp_dfe_mode_4</td>
       </tr>
       <tr>
        <td class="parametername">pma_adapt_adp_dfe_vref_polarity</td>
        <td class="parametervalue">radp_dfe_vref_polarity_0</td>
       </tr>
       <tr>
        <td class="parametername">pma_adapt_adp_force_freqlock</td>
        <td class="parametervalue">radp_force_freqlock_off</td>
       </tr>
       <tr>
        <td class="parametername">pma_adapt_adp_lfeq_fb_sel</td>
        <td class="parametervalue">radp_lfeq_fb_sel_0</td>
       </tr>
       <tr>
        <td class="parametername">pma_adapt_adp_status_sel</td>
        <td class="parametervalue">radp_status_sel_0</td>
       </tr>
       <tr>
        <td class="parametername">pma_adapt_adp_vga_bypass</td>
        <td class="parametervalue">radp_vga_bypass_1</td>
       </tr>
       <tr>
        <td class="parametername">pma_adapt_adp_vga_en</td>
        <td class="parametervalue">radp_vga_disable</td>
       </tr>
       <tr>
        <td class="parametername">pma_adapt_adp_vga_polarity</td>
        <td class="parametervalue">radp_vga_polarity_0</td>
       </tr>
       <tr>
        <td class="parametername">pma_adapt_adp_vga_sel</td>
        <td class="parametervalue">radp_vga_sel_2</td>
       </tr>
       <tr>
        <td class="parametername">pma_adapt_adp_vga_sweep_direction</td>
        <td class="parametervalue">radp_vga_sweep_direction_1</td>
       </tr>
       <tr>
        <td class="parametername">pma_adapt_adp_vga_threshold</td>
        <td class="parametervalue">radp_vga_threshold_4</td>
       </tr>
       <tr>
        <td class="parametername">pma_adapt_adp_vref_bw</td>
        <td class="parametervalue">radp_vref_bw_1</td>
       </tr>
       <tr>
        <td class="parametername">pma_adapt_adp_vref_bypass</td>
        <td class="parametervalue">radp_vref_bypass_1</td>
       </tr>
       <tr>
        <td class="parametername">pma_adapt_adp_vref_cycle</td>
        <td class="parametervalue">radp_vref_cycle_6</td>
       </tr>
       <tr>
        <td class="parametername">pma_adapt_adp_vref_en</td>
        <td class="parametervalue">radp_vref_disable</td>
       </tr>
       <tr>
        <td class="parametername">pma_adapt_adp_vref_hold_en</td>
        <td class="parametervalue">radp_vref_not_held</td>
       </tr>
       <tr>
        <td class="parametername">pma_adapt_adp_vref_polarity</td>
        <td class="parametervalue">radp_vref_polarity_0</td>
       </tr>
       <tr>
        <td class="parametername">pma_adapt_adp_vref_sel</td>
        <td class="parametervalue">radp_vref_sel_21</td>
       </tr>
       <tr>
        <td class="parametername">pma_adapt_adp_vref_vga_level</td>
        <td class="parametervalue">radp_vref_vga_level_13</td>
       </tr>
       <tr>
        <td class="parametername">pma_adapt_datarate</td>
        <td class="parametervalue">4800000000 bps</td>
       </tr>
       <tr>
        <td class="parametername">pma_adapt_odi_en</td>
        <td class="parametervalue">rodi_en_0</td>
       </tr>
       <tr>
        <td class="parametername">pma_adapt_odi_rstn</td>
        <td class="parametervalue">rodi_rstn_0</td>
       </tr>
       <tr>
        <td class="parametername">pma_adapt_odi_spec_sel</td>
        <td class="parametervalue">rodi_spec_sel_0</td>
       </tr>
       <tr>
        <td class="parametername">pma_adapt_odi_vref_sel</td>
        <td class="parametervalue">rodi_vref_sel_0</td>
       </tr>
       <tr>
        <td class="parametername">pma_adapt_optimal</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">pma_adapt_initial_settings</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">pma_adapt_prot_mode</td>
        <td class="parametervalue">basic_rx</td>
       </tr>
       <tr>
        <td class="parametername">pma_adapt_sup_mode</td>
        <td class="parametervalue">user_mode</td>
       </tr>
       <tr>
        <td class="parametername">pma_adapt_adapt_dfe_control_sel</td>
        <td class="parametervalue">r_adapt_dfe_control_sel_0</td>
       </tr>
       <tr>
        <td class="parametername">pma_adapt_adp_ctle_adapt_bw</td>
        <td class="parametervalue">radp_ctle_adapt_bw_3</td>
       </tr>
       <tr>
        <td class="parametername">pma_adapt_adp_dfe_spec_sign</td>
        <td class="parametervalue">radp_dfe_spec_sign_0</td>
       </tr>
       <tr>
        <td class="parametername">pma_adapt_adp_ctle_force_spec_sign</td>
        <td class="parametervalue">radp_ctle_force_spec_sign_0</td>
       </tr>
       <tr>
        <td class="parametername">pma_adapt_odi_mode</td>
        <td class="parametervalue">rodi_mode_0</td>
       </tr>
       <tr>
        <td class="parametername">pma_adapt_adp_ctle_threshold</td>
        <td class="parametervalue">radp_ctle_threshold_0</td>
       </tr>
       <tr>
        <td class="parametername">pma_adapt_adp_ctle_window</td>
        <td class="parametervalue">radp_ctle_window_0</td>
       </tr>
       <tr>
        <td class="parametername">pma_adapt_adp_ctle_threshold_en</td>
        <td class="parametervalue">radp_ctle_threshold_en_0</td>
       </tr>
       <tr>
        <td class="parametername">pma_adapt_adp_ctle_spec_sign</td>
        <td class="parametervalue">radp_ctle_spec_sign_0</td>
       </tr>
       <tr>
        <td class="parametername">pma_adapt_adp_odi_control_sel</td>
        <td class="parametervalue">radp_odi_control_sel_0</td>
       </tr>
       <tr>
        <td class="parametername">pma_adapt_adp_spec_avg_window</td>
        <td class="parametervalue">radp_spec_avg_window_4</td>
       </tr>
       <tr>
        <td class="parametername">pma_adapt_adp_ctle_adapt_cycle_window</td>
        <td class="parametervalue">radp_ctle_adapt_cycle_window_7</td>
       </tr>
       <tr>
        <td class="parametername">pma_adapt_odi_dfe_spec_en</td>
        <td class="parametervalue">rodi_dfe_spec_en_0</td>
       </tr>
       <tr>
        <td class="parametername">pma_adapt_adp_dfe_clkout_div_sel</td>
        <td class="parametervalue">radp_dfe_clkout_div_sel_0</td>
       </tr>
       <tr>
        <td class="parametername">pma_adapt_adp_ctle_load_value</td>
        <td class="parametervalue">radp_ctle_load_value_0</td>
       </tr>
       <tr>
        <td class="parametername">pma_adapt_rrx_pcie_eqz</td>
        <td class="parametervalue">rrx_pcie_eqz_0</td>
       </tr>
       <tr>
        <td class="parametername">pma_adapt_adp_bist_mode</td>
        <td class="parametervalue">radp_bist_mode_0</td>
       </tr>
       <tr>
        <td class="parametername">pma_adapt_adapt_dfe_sel</td>
        <td class="parametervalue">r_adapt_dfe_sel_0</td>
       </tr>
       <tr>
        <td class="parametername">pma_adapt_adp_spec_trans_filter</td>
        <td class="parametervalue">radp_spec_trans_filter_2</td>
       </tr>
       <tr>
        <td class="parametername">pma_adapt_adp_frame_en</td>
        <td class="parametervalue">radp_frame_en_0</td>
       </tr>
       <tr>
        <td class="parametername">pma_adapt_odi_count_threshold</td>
        <td class="parametervalue">rodi_count_threshold_0</td>
       </tr>
       <tr>
        <td class="parametername">pma_adapt_adp_bist_spec_en</td>
        <td class="parametervalue">radp_bist_spec_en_0</td>
       </tr>
       <tr>
        <td class="parametername">pma_adapt_adapt_mode</td>
        <td class="parametervalue">manual</td>
       </tr>
       <tr>
        <td class="parametername">pma_adapt_adp_ctle_adapt_oneshot</td>
        <td class="parametervalue">radp_ctle_adapt_oneshot_1</td>
       </tr>
       <tr>
        <td class="parametername">pma_adapt_adp_bist_auxpath_en</td>
        <td class="parametervalue">radp_bist_auxpath_disable</td>
       </tr>
       <tr>
        <td class="parametername">pma_adapt_adp_frame_out_sel</td>
        <td class="parametervalue">radp_frame_out_sel_0</td>
       </tr>
       <tr>
        <td class="parametername">pma_adapt_adapt_vga_sel</td>
        <td class="parametervalue">r_adapt_vga_sel_0</td>
       </tr>
       <tr>
        <td class="parametername">pma_adapt_adp_vref_load</td>
        <td class="parametervalue">radp_vref_load_0</td>
       </tr>
       <tr>
        <td class="parametername">pma_adapt_adp_ctle_scale_en</td>
        <td class="parametervalue">radp_ctle_scale_en_0</td>
       </tr>
       <tr>
        <td class="parametername">pma_adapt_adp_onetime_dfe</td>
        <td class="parametervalue">radp_onetime_dfe_0</td>
       </tr>
       <tr>
        <td class="parametername">pma_adapt_adp_dfe_force_spec_sign</td>
        <td class="parametervalue">radp_dfe_force_spec_sign_0</td>
       </tr>
       <tr>
        <td class="parametername">pma_adapt_adp_frame_odi_sel</td>
        <td class="parametervalue">radp_frame_odi_sel_0</td>
       </tr>
       <tr>
        <td class="parametername">pma_adapt_adp_bist_datapath_en</td>
        <td class="parametervalue">radp_bist_datapath_disable</td>
       </tr>
       <tr>
        <td class="parametername">pma_adapt_adp_control_mux_bypass</td>
        <td class="parametervalue">radp_control_mux_bypass_0</td>
       </tr>
       <tr>
        <td class="parametername">pma_adapt_adp_ctle_vref_polarity</td>
        <td class="parametervalue">radp_ctle_vref_polarity_0</td>
       </tr>
       <tr>
        <td class="parametername">pma_adapt_adp_bist_count_rstn</td>
        <td class="parametervalue">radp_bist_count_rstn_0</td>
       </tr>
       <tr>
        <td class="parametername">pma_adapt_adp_ctle_eqz_1s_sel</td>
        <td class="parametervalue">radp_ctle_eqz_1s_sel_3</td>
       </tr>
       <tr>
        <td class="parametername">pma_adapt_adp_vref_dfe_spec_en</td>
        <td class="parametervalue">radp_vref_dfe_spec_en_0</td>
       </tr>
       <tr>
        <td class="parametername">pma_adapt_adp_adapt_rstn</td>
        <td class="parametervalue">radp_adapt_rstn_1</td>
       </tr>
       <tr>
        <td class="parametername">pma_adapt_adp_adapt_start</td>
        <td class="parametervalue">radp_adapt_start_0</td>
       </tr>
       <tr>
        <td class="parametername">pma_adapt_odi_start</td>
        <td class="parametervalue">rodi_start_0</td>
       </tr>
       <tr>
        <td class="parametername">pma_adapt_adp_ctle_sweep_direction</td>
        <td class="parametervalue">radp_ctle_sweep_direction_1</td>
       </tr>
       <tr>
        <td class="parametername">pma_adapt_adp_vga_load</td>
        <td class="parametervalue">radp_vga_load_0</td>
       </tr>
       <tr>
        <td class="parametername">pma_adapt_adp_frame_capture</td>
        <td class="parametervalue">radp_frame_capture_0</td>
       </tr>
       <tr>
        <td class="parametername">pma_adapt_adp_adapt_control_sel</td>
        <td class="parametervalue">radp_adapt_control_sel_0</td>
       </tr>
       <tr>
        <td class="parametername">pma_adapt_adp_bist_odi_dfe_sel</td>
        <td class="parametervalue">radp_bist_odi_dfe_sel_0</td>
       </tr>
       <tr>
        <td class="parametername">pma_adapt_adapt_vref_sel</td>
        <td class="parametervalue">r_adapt_vref_sel_0</td>
       </tr>
       <tr>
        <td class="parametername">pma_adapt_adp_mode</td>
        <td class="parametervalue">radp_mode_8</td>
       </tr>
       <tr>
        <td class="parametername">pma_adapt_adp_ctle_load</td>
        <td class="parametervalue">radp_ctle_load_0</td>
       </tr>
       <tr>
        <td class="parametername">pma_cdr_refclk_cdr_clkin_scratch0_src</td>
        <td class="parametervalue">cdr_clkin_scratch0_src_refclk_iqclk</td>
       </tr>
       <tr>
        <td class="parametername">pma_cdr_refclk_cdr_clkin_scratch1_src</td>
        <td class="parametervalue">cdr_clkin_scratch1_src_refclk_iqclk</td>
       </tr>
       <tr>
        <td class="parametername">pma_cdr_refclk_cdr_clkin_scratch2_src</td>
        <td class="parametervalue">cdr_clkin_scratch2_src_refclk_iqclk</td>
       </tr>
       <tr>
        <td class="parametername">pma_cdr_refclk_cdr_clkin_scratch3_src</td>
        <td class="parametervalue">cdr_clkin_scratch3_src_refclk_iqclk</td>
       </tr>
       <tr>
        <td class="parametername">pma_cdr_refclk_cdr_clkin_scratch4_src</td>
        <td class="parametervalue">cdr_clkin_scratch4_src_refclk_iqclk</td>
       </tr>
       <tr>
        <td class="parametername">pma_cdr_refclk_powerdown_mode</td>
        <td class="parametervalue">powerup</td>
       </tr>
       <tr>
        <td class="parametername">pma_cdr_refclk_receiver_detect_src</td>
        <td class="parametervalue">iqclk_src</td>
       </tr>
       <tr>
        <td class="parametername">pma_cdr_refclk_xmux_refclk_src</td>
        <td class="parametervalue">refclk_iqclk</td>
       </tr>
       <tr>
        <td class="parametername">pma_cdr_refclk_xpm_iqref_mux_iqclk_sel</td>
        <td class="parametervalue">power_down</td>
       </tr>
       <tr>
        <td class="parametername">pma_cdr_refclk_xpm_iqref_mux_scratch0_src</td>
        <td class="parametervalue">scratch0_power_down</td>
       </tr>
       <tr>
        <td class="parametername">pma_cdr_refclk_xpm_iqref_mux_scratch1_src</td>
        <td class="parametervalue">scratch1_power_down</td>
       </tr>
       <tr>
        <td class="parametername">pma_cdr_refclk_xpm_iqref_mux_scratch2_src</td>
        <td class="parametervalue">scratch2_power_down</td>
       </tr>
       <tr>
        <td class="parametername">pma_cdr_refclk_xpm_iqref_mux_scratch3_src</td>
        <td class="parametervalue">scratch3_power_down</td>
       </tr>
       <tr>
        <td class="parametername">pma_cdr_refclk_xpm_iqref_mux_scratch4_src</td>
        <td class="parametervalue">scratch4_power_down</td>
       </tr>
       <tr>
        <td class="parametername">pma_cdr_refclk_refclk_select</td>
        <td class="parametervalue">ref_iqclk0</td>
       </tr>
       <tr>
        <td class="parametername">pma_cdr_refclk_silicon_rev</td>
        <td class="parametervalue">20nm5es</td>
       </tr>
       <tr>
        <td class="parametername">pma_cdr_refclk_inclk0_logical_to_physical_mapping</td>
        <td class="parametervalue">ref_iqclk0</td>
       </tr>
       <tr>
        <td class="parametername">pma_cdr_refclk_inclk1_logical_to_physical_mapping</td>
        <td class="parametervalue">ref_iqclk0</td>
       </tr>
       <tr>
        <td class="parametername">pma_cdr_refclk_inclk2_logical_to_physical_mapping</td>
        <td class="parametervalue">ref_iqclk0</td>
       </tr>
       <tr>
        <td class="parametername">pma_cdr_refclk_inclk3_logical_to_physical_mapping</td>
        <td class="parametervalue">ref_iqclk0</td>
       </tr>
       <tr>
        <td class="parametername">pma_cdr_refclk_inclk4_logical_to_physical_mapping</td>
        <td class="parametervalue">ref_iqclk0</td>
       </tr>
       <tr>
        <td class="parametername">pma_cgb_silicon_rev</td>
        <td class="parametervalue">20nm5es</td>
       </tr>
       <tr>
        <td class="parametername">pma_cgb_observe_cgb_clocks</td>
        <td class="parametervalue">observe_nothing</td>
       </tr>
       <tr>
        <td class="parametername">pma_cgb_bitslip_enable</td>
        <td class="parametervalue">disable_bitslip</td>
       </tr>
       <tr>
        <td class="parametername">pma_cgb_bonding_mode</td>
        <td class="parametervalue">x1_non_bonded</td>
       </tr>
       <tr>
        <td class="parametername">pma_cgb_bonding_reset_enable</td>
        <td class="parametervalue">disallow_bonding_reset</td>
       </tr>
       <tr>
        <td class="parametername">pma_cgb_cgb_power_down</td>
        <td class="parametervalue">normal_cgb</td>
       </tr>
       <tr>
        <td class="parametername">pma_cgb_datarate</td>
        <td class="parametervalue">4800000000 bps</td>
       </tr>
       <tr>
        <td class="parametername">pma_cgb_pcie_gen3_bitwidth</td>
        <td class="parametervalue">pciegen3_wide</td>
       </tr>
       <tr>
        <td class="parametername">pma_cgb_prot_mode</td>
        <td class="parametervalue">basic_tx</td>
       </tr>
       <tr>
        <td class="parametername">pma_cgb_scratch0_x1_clock_src</td>
        <td class="parametervalue">unused</td>
       </tr>
       <tr>
        <td class="parametername">pma_cgb_scratch1_x1_clock_src</td>
        <td class="parametervalue">unused</td>
       </tr>
       <tr>
        <td class="parametername">pma_cgb_scratch2_x1_clock_src</td>
        <td class="parametervalue">unused</td>
       </tr>
       <tr>
        <td class="parametername">pma_cgb_scratch3_x1_clock_src</td>
        <td class="parametervalue">unused</td>
       </tr>
       <tr>
        <td class="parametername">pma_cgb_select_done_master_or_slave</td>
        <td class="parametervalue">choose_master_pcie_sw_done</td>
       </tr>
       <tr>
        <td class="parametername">pma_cgb_ser_mode</td>
        <td class="parametervalue">twenty_bit</td>
       </tr>
       <tr>
        <td class="parametername">pma_cgb_ser_powerdown</td>
        <td class="parametervalue">normal_poweron_ser</td>
       </tr>
       <tr>
        <td class="parametername">pma_cgb_sup_mode</td>
        <td class="parametervalue">user_mode</td>
       </tr>
       <tr>
        <td class="parametername">pma_cgb_vccdreg_output</td>
        <td class="parametervalue">vccdreg_nominal</td>
       </tr>
       <tr>
        <td class="parametername">pma_cgb_x1_clock_source_sel</td>
        <td class="parametervalue">cdr_txpll_t</td>
       </tr>
       <tr>
        <td class="parametername">pma_cgb_x1_div_m_sel</td>
        <td class="parametervalue">divbypass</td>
       </tr>
       <tr>
        <td class="parametername">pma_cgb_xn_clock_source_sel</td>
        <td class="parametervalue">sel_xn_up</td>
       </tr>
       <tr>
        <td class="parametername">pma_cgb_input_select_x1</td>
        <td class="parametervalue">unused</td>
       </tr>
       <tr>
        <td class="parametername">pma_cgb_input_select_gen3</td>
        <td class="parametervalue">unused</td>
       </tr>
       <tr>
        <td class="parametername">pma_cgb_input_select_xn</td>
        <td class="parametervalue">sel_x6_dn</td>
       </tr>
       <tr>
        <td class="parametername">pma_cgb_tx_ucontrol_reset</td>
        <td class="parametervalue">disable</td>
       </tr>
       <tr>
        <td class="parametername">pma_cgb_tx_ucontrol_en</td>
        <td class="parametervalue">disable</td>
       </tr>
       <tr>
        <td class="parametername">pma_cgb_initial_settings</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">pma_cgb_tx_ucontrol_pcie</td>
        <td class="parametervalue">gen1</td>
       </tr>
       <tr>
        <td class="parametername">pma_cgb_dprio_cgb_vreg_boost</td>
        <td class="parametervalue">no_voltage_boost</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_dfe_silicon_rev</td>
        <td class="parametervalue">20nm5es</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_dfe_atb_select</td>
        <td class="parametervalue">atb_disable</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_dfe_datarate</td>
        <td class="parametervalue">4800000000 bps</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_dfe_dft_en</td>
        <td class="parametervalue">dft_disable</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_dfe_oc_sa_c270</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_dfe_oc_sa_c90</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_dfe_oc_sa_d0c0</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_dfe_oc_sa_d0c180</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_dfe_oc_sa_d1c0</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_dfe_oc_sa_d1c180</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_dfe_optimal</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_dfe_pdb</td>
        <td class="parametervalue">dfe_enable</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_dfe_pdb_fixedtap</td>
        <td class="parametervalue">fixtap_dfe_powerdown</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_dfe_pdb_floattap</td>
        <td class="parametervalue">floattap_dfe_powerdown</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_dfe_pdb_fxtap4t7</td>
        <td class="parametervalue">fxtap4t7_powerdown</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_dfe_power_mode</td>
        <td class="parametervalue">high_perf</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_dfe_sel_fltapstep_dec</td>
        <td class="parametervalue">fltap_step_no_dec</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_dfe_sel_fltapstep_inc</td>
        <td class="parametervalue">fltap_step_no_inc</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_dfe_sel_fxtapstep_dec</td>
        <td class="parametervalue">fxtap_step_no_dec</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_dfe_sel_fxtapstep_inc</td>
        <td class="parametervalue">fxtap_step_no_inc</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_dfe_sel_oc_en</td>
        <td class="parametervalue">off_canc_disable</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_dfe_sel_probe_tstmx</td>
        <td class="parametervalue">probe_tstmx_none</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_dfe_sup_mode</td>
        <td class="parametervalue">user_mode</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_dfe_uc_rx_dfe_cal</td>
        <td class="parametervalue">uc_rx_dfe_cal_off</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_dfe_uc_rx_dfe_cal_status</td>
        <td class="parametervalue">uc_rx_dfe_cal_notdone</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_dfe_oc_sa_adp1</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_dfe_oc_sa_adp2</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_dfe_initial_settings</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_dfe_prot_mode</td>
        <td class="parametervalue">basic_rx</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_odi_silicon_rev</td>
        <td class="parametervalue">20nm5es</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_odi_datarate</td>
        <td class="parametervalue">4800000000 bps</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_odi_enable_odi</td>
        <td class="parametervalue">power_down_eye</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_odi_monitor_bw_sel</td>
        <td class="parametervalue">bw_1</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_odi_optimal</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_odi_phase_steps_64_vs_128</td>
        <td class="parametervalue">phase_steps_64</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_odi_phase_steps_sel</td>
        <td class="parametervalue">step40</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_odi_power_mode</td>
        <td class="parametervalue">high_perf</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_odi_sup_mode</td>
        <td class="parametervalue">user_mode</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_odi_v_vert_threshold_scaling</td>
        <td class="parametervalue">scale_3</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_odi_vert_threshold</td>
        <td class="parametervalue">vert_0</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_odi_oc_sa_c0</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_odi_initial_settings</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_odi_v_vert_sel</td>
        <td class="parametervalue">plus</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_odi_sel_oc_en</td>
        <td class="parametervalue">off_canc_disable</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_odi_clk_dcd_bypass</td>
        <td class="parametervalue">no_bypass</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_odi_invert_dfe_vref</td>
        <td class="parametervalue">no_inversion</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_odi_step_ctrl_sel</td>
        <td class="parametervalue">dprio_mode</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_odi_prot_mode</td>
        <td class="parametervalue">basic_rx</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_odi_oc_sa_c180</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_buf_silicon_rev</td>
        <td class="parametervalue">20nm5es</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_buf_bypass_eqz_stages_234</td>
        <td class="parametervalue">bypass_off</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_buf_cdrclk_to_cgb</td>
        <td class="parametervalue">cdrclk_2cgb_dis</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_buf_datarate</td>
        <td class="parametervalue">4800000000 bps</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_buf_diag_lp_en</td>
        <td class="parametervalue">dlp_off</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_buf_eq_bw_sel</td>
        <td class="parametervalue">eq_bw_1</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_buf_input_vcm_sel</td>
        <td class="parametervalue">high_vcm</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_buf_link_rx</td>
        <td class="parametervalue">sr</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_buf_offset_cal_pd</td>
        <td class="parametervalue">eqz1_en</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_buf_offset_cancellation_ctrl</td>
        <td class="parametervalue">volt_0mv</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_buf_offset_pd</td>
        <td class="parametervalue">oc_en</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_buf_optimal</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_buf_pdb_rx</td>
        <td class="parametervalue">normal_rx_on</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_buf_power_mode_rx</td>
        <td class="parametervalue">high_perf</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_buf_prot_mode</td>
        <td class="parametervalue">basic_rx</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_buf_qpi_enable</td>
        <td class="parametervalue">non_qpi_mode</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_buf_rx_atb_select</td>
        <td class="parametervalue">atb_disable</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_buf_rx_refclk_divider</td>
        <td class="parametervalue">bypass_divider</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_buf_rx_sel_bias_source</td>
        <td class="parametervalue">bias_vcmdrv</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_buf_sup_mode</td>
        <td class="parametervalue">user_mode</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_buf_term_sel</td>
        <td class="parametervalue">r_r1</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_buf_vccela_supply_voltage</td>
        <td class="parametervalue">vccela_1p1v</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_buf_vcm_current_add</td>
        <td class="parametervalue">vcm_current_default</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_buf_vcm_sel</td>
        <td class="parametervalue">vcm_setting_02</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_buf_eq_dc_gain_trim</td>
        <td class="parametervalue">stg2_gain7</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_buf_offset_cancellation_coarse</td>
        <td class="parametervalue">coarse_setting_00</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_buf_bodybias_select</td>
        <td class="parametervalue">bodybias_sel1</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_buf_bodybias_enable</td>
        <td class="parametervalue">bodybias_en</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_buf_offset_cancellation_fine</td>
        <td class="parametervalue">fine_setting_00</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_buf_act_isource_disable</td>
        <td class="parametervalue">isrc_en</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_buf_one_stage_enable</td>
        <td class="parametervalue">s1_mode</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_buf_loopback_modes</td>
        <td class="parametervalue">lpbk_disable</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_buf_lfeq_zero_control</td>
        <td class="parametervalue">lfeq_setting_2</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_buf_initial_settings</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_buf_lfeq_enable</td>
        <td class="parametervalue">non_lfeq_mode</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_buf_term_tri_enable</td>
        <td class="parametervalue">disable_tri</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_buf_vga_bandwidth_select</td>
        <td class="parametervalue">vga_bw_1</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_buf_refclk_en</td>
        <td class="parametervalue">disable</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_buf_cgm_bias_disable</td>
        <td class="parametervalue">cgmbias_en</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_buf_pm_tx_rx_pcie_gen</td>
        <td class="parametervalue">non_pcie</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_buf_pm_tx_rx_pcie_gen_bitwidth</td>
        <td class="parametervalue">pcie_gen3_32b</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_buf_pm_tx_rx_cvp_mode</td>
        <td class="parametervalue">cvp_off</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_buf_pm_tx_rx_testmux_select</td>
        <td class="parametervalue">setting0</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_buf_xrx_path_jtag_hys</td>
        <td class="parametervalue">hys_increase_disable</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_buf_xrx_path_jtag_lp</td>
        <td class="parametervalue">lp_off</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_buf_xrx_path_uc_rx_rstb</td>
        <td class="parametervalue">rx_reset_on</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_buf_xrx_path_uc_pcie_sw</td>
        <td class="parametervalue">uc_pcie_gen1</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_buf_xrx_path_uc_cal_enable</td>
        <td class="parametervalue">rx_cal_off</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_buf_xrx_path_uc_cru_rstb</td>
        <td class="parametervalue">cdr_lf_reset_off</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_buf_xrx_path_sup_mode</td>
        <td class="parametervalue">user_mode</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_buf_power_rail_er</td>
        <td class="parametervalue">1120</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_buf_power_rail_eht</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_buf_xrx_path_gt_enabled</td>
        <td class="parametervalue">disable</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_buf_xrx_path_analog_mode</td>
        <td class="parametervalue">user_custom</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_buf_xrx_path_prot_mode</td>
        <td class="parametervalue">basic_rx</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_buf_pm_speed_grade</td>
        <td class="parametervalue">e3</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_buf_power_mode</td>
        <td class="parametervalue">high_perf</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_buf_iostandard</td>
        <td class="parametervalue">hssi_diffio</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_buf_xrx_path_datarate</td>
        <td class="parametervalue">4800000000 bps</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_buf_xrx_path_datawidth</td>
        <td class="parametervalue">20</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_buf_xrx_path_pma_rx_divclk_hz</td>
        <td class="parametervalue">240000000</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_buf_xrx_path_optimal</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_buf_link</td>
        <td class="parametervalue">sr</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_buf_xrx_path_initial_settings</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_buf_rx_vga_oc_en</td>
        <td class="parametervalue">vga_cal_off</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_sd_silicon_rev</td>
        <td class="parametervalue">20nm5es</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_sd_link</td>
        <td class="parametervalue">sr</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_sd_optimal</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_sd_power_mode</td>
        <td class="parametervalue">high_perf</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_sd_prot_mode</td>
        <td class="parametervalue">basic_rx</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_sd_sd_output_off</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_sd_sd_output_on</td>
        <td class="parametervalue">15</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_sd_sd_pdb</td>
        <td class="parametervalue">sd_off</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_sd_sd_threshold</td>
        <td class="parametervalue">sdlv_3</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_sd_sup_mode</td>
        <td class="parametervalue">user_mode</td>
       </tr>
       <tr>
        <td class="parametername">pma_tx_ser_silicon_rev</td>
        <td class="parametervalue">20nm5es</td>
       </tr>
       <tr>
        <td class="parametername">pma_tx_ser_clk_divtx_deskew</td>
        <td class="parametervalue">deskew_delay8</td>
       </tr>
       <tr>
        <td class="parametername">pma_tx_ser_control_clk_divtx</td>
        <td class="parametervalue">no_dft_control_clkdivtx</td>
       </tr>
       <tr>
        <td class="parametername">pma_tx_ser_duty_cycle_correction_mode_ctrl</td>
        <td class="parametervalue">dcc_disable</td>
       </tr>
       <tr>
        <td class="parametername">pma_tx_ser_ser_clk_divtx_user_sel</td>
        <td class="parametervalue">divtx_user_off</td>
       </tr>
       <tr>
        <td class="parametername">pma_tx_ser_ser_clk_mon</td>
        <td class="parametervalue">disable_clk_mon</td>
       </tr>
       <tr>
        <td class="parametername">pma_tx_ser_ser_powerdown</td>
        <td class="parametervalue">normal_poweron_ser</td>
       </tr>
       <tr>
        <td class="parametername">pma_tx_ser_sup_mode</td>
        <td class="parametervalue">user_mode</td>
       </tr>
       <tr>
        <td class="parametername">pma_tx_ser_initial_settings</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">pma_tx_ser_prot_mode</td>
        <td class="parametervalue">basic_tx</td>
       </tr>
       <tr>
        <td class="parametername">pma_tx_ser_bonding_mode</td>
        <td class="parametervalue">x1_non_bonded</td>
       </tr>
       <tr>
        <td class="parametername">pma_tx_buf_silicon_rev</td>
        <td class="parametervalue">20nm5es</td>
       </tr>
       <tr>
        <td class="parametername">pma_tx_buf_datarate</td>
        <td class="parametervalue">4800000000 bps</td>
       </tr>
       <tr>
        <td class="parametername">pma_tx_buf_dft_sel</td>
        <td class="parametervalue">dft_disabled</td>
       </tr>
       <tr>
        <td class="parametername">pma_tx_buf_duty_cycle_correction_bandwidth</td>
        <td class="parametervalue">dcc_bw_12</td>
       </tr>
       <tr>
        <td class="parametername">pma_tx_buf_duty_cycle_correction_mode_ctrl</td>
        <td class="parametervalue">dcc_disable</td>
       </tr>
       <tr>
        <td class="parametername">pma_tx_buf_duty_cycle_input_polarity</td>
        <td class="parametervalue">dcc_input_pos</td>
       </tr>
       <tr>
        <td class="parametername">pma_tx_buf_duty_cycle_setting</td>
        <td class="parametervalue">dcc_t32</td>
       </tr>
       <tr>
        <td class="parametername">pma_tx_buf_duty_cycle_setting_aux</td>
        <td class="parametervalue">dcc2_t32</td>
       </tr>
       <tr>
        <td class="parametername">pma_tx_buf_jtag_drv_sel</td>
        <td class="parametervalue">drv1</td>
       </tr>
       <tr>
        <td class="parametername">pma_tx_buf_jtag_lp</td>
        <td class="parametervalue">lp_off</td>
       </tr>
       <tr>
        <td class="parametername">pma_tx_buf_link_tx</td>
        <td class="parametervalue">sr</td>
       </tr>
       <tr>
        <td class="parametername">pma_tx_buf_lst</td>
        <td class="parametervalue">atb_disabled</td>
       </tr>
       <tr>
        <td class="parametername">pma_tx_buf_optimal</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">pma_tx_buf_pre_emp_sign_1st_post_tap</td>
        <td class="parametervalue">fir_post_1t_neg</td>
       </tr>
       <tr>
        <td class="parametername">pma_tx_buf_pre_emp_sign_2nd_post_tap</td>
        <td class="parametervalue">fir_post_2t_neg</td>
       </tr>
       <tr>
        <td class="parametername">pma_tx_buf_pre_emp_sign_pre_tap_1t</td>
        <td class="parametervalue">fir_pre_1t_neg</td>
       </tr>
       <tr>
        <td class="parametername">pma_tx_buf_pre_emp_sign_pre_tap_2t</td>
        <td class="parametervalue">fir_pre_2t_neg</td>
       </tr>
       <tr>
        <td class="parametername">pma_tx_buf_pre_emp_switching_ctrl_1st_post_tap</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">pma_tx_buf_pre_emp_switching_ctrl_2nd_post_tap</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">pma_tx_buf_pre_emp_switching_ctrl_pre_tap_1t</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">pma_tx_buf_pre_emp_switching_ctrl_pre_tap_2t</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">pma_tx_buf_prot_mode</td>
        <td class="parametervalue">basic_tx</td>
       </tr>
       <tr>
        <td class="parametername">pma_tx_buf_rx_det</td>
        <td class="parametervalue">mode_0</td>
       </tr>
       <tr>
        <td class="parametername">pma_tx_buf_rx_det_output_sel</td>
        <td class="parametervalue">rx_det_pcie_out</td>
       </tr>
       <tr>
        <td class="parametername">pma_tx_buf_rx_det_pdb</td>
        <td class="parametervalue">rx_det_off</td>
       </tr>
       <tr>
        <td class="parametername">pma_tx_buf_slew_rate_ctrl</td>
        <td class="parametervalue">slew_r5</td>
       </tr>
       <tr>
        <td class="parametername">pma_tx_buf_sup_mode</td>
        <td class="parametervalue">user_mode</td>
       </tr>
       <tr>
        <td class="parametername">pma_tx_buf_term_code</td>
        <td class="parametervalue">rterm_code7</td>
       </tr>
       <tr>
        <td class="parametername">pma_tx_buf_term_sel</td>
        <td class="parametervalue">r_r1</td>
       </tr>
       <tr>
        <td class="parametername">pma_tx_buf_tx_powerdown</td>
        <td class="parametervalue">normal_tx_on</td>
       </tr>
       <tr>
        <td class="parametername">pma_tx_buf_user_fir_coeff_ctrl_sel</td>
        <td class="parametervalue">ram_ctl</td>
       </tr>
       <tr>
        <td class="parametername">pma_tx_buf_vod_output_swing_ctrl</td>
        <td class="parametervalue">31</td>
       </tr>
       <tr>
        <td class="parametername">pma_tx_buf_initial_settings</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">pma_tx_buf_duty_cycle_correction_reference2</td>
        <td class="parametervalue">dcc_ref2_3</td>
       </tr>
       <tr>
        <td class="parametername">pma_tx_buf_ser_powerdown</td>
        <td class="parametervalue">normal_ser_on</td>
       </tr>
       <tr>
        <td class="parametername">pma_tx_buf_swing_level</td>
        <td class="parametervalue">lv</td>
       </tr>
       <tr>
        <td class="parametername">pma_tx_buf_vreg_output</td>
        <td class="parametervalue">vccdreg_nominal</td>
       </tr>
       <tr>
        <td class="parametername">pma_tx_buf_duty_cycle_correction_reference1</td>
        <td class="parametervalue">dcc_ref1_3</td>
       </tr>
       <tr>
        <td class="parametername">pma_tx_buf_duty_cycle_correction_reset_n</td>
        <td class="parametervalue">reset_n</td>
       </tr>
       <tr>
        <td class="parametername">pma_tx_buf_res_cal_local</td>
        <td class="parametervalue">non_local</td>
       </tr>
       <tr>
        <td class="parametername">pma_tx_buf_term_n_tune</td>
        <td class="parametervalue">rterm_n0</td>
       </tr>
       <tr>
        <td class="parametername">pma_tx_buf_cpen_ctrl</td>
        <td class="parametervalue">cp_l0</td>
       </tr>
       <tr>
        <td class="parametername">pma_tx_buf_term_p_tune</td>
        <td class="parametervalue">rterm_p0</td>
       </tr>
       <tr>
        <td class="parametername">pma_tx_buf_calibration_en</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">pma_tx_buf_low_power_en</td>
        <td class="parametervalue">disable</td>
       </tr>
       <tr>
        <td class="parametername">pma_tx_buf_compensation_en</td>
        <td class="parametervalue">enable</td>
       </tr>
       <tr>
        <td class="parametername">pma_tx_buf_dcd_detection_en</td>
        <td class="parametervalue">enable</td>
       </tr>
       <tr>
        <td class="parametername">pma_tx_buf_uc_txvod_cal</td>
        <td class="parametervalue">uc_tx_vod_cal_off</td>
       </tr>
       <tr>
        <td class="parametername">pma_tx_buf_uc_txvod_cal_cont</td>
        <td class="parametervalue">uc_tx_vod_cal_cont_off</td>
       </tr>
       <tr>
        <td class="parametername">pma_tx_buf_uc_skew_cal</td>
        <td class="parametervalue">uc_skew_cal_off</td>
       </tr>
       <tr>
        <td class="parametername">pma_tx_buf_uc_dcd_cal</td>
        <td class="parametervalue">uc_dcd_cal_off</td>
       </tr>
       <tr>
        <td class="parametername">pma_tx_buf_uc_txvod_cal_status</td>
        <td class="parametervalue">uc_tx_vod_cal_notdone</td>
       </tr>
       <tr>
        <td class="parametername">pma_tx_buf_uc_skew_cal_status</td>
        <td class="parametervalue">uc_skew_cal_notdone</td>
       </tr>
       <tr>
        <td class="parametername">pma_tx_buf_uc_dcd_cal_status</td>
        <td class="parametervalue">uc_dcd_cal_notdone</td>
       </tr>
       <tr>
        <td class="parametername">pma_tx_buf_uc_gen3</td>
        <td class="parametervalue">gen3_off</td>
       </tr>
       <tr>
        <td class="parametername">pma_tx_buf_uc_gen4</td>
        <td class="parametervalue">gen4_off</td>
       </tr>
       <tr>
        <td class="parametername">pma_tx_buf_uc_vcc_setting</td>
        <td class="parametervalue">vcc_setting2</td>
       </tr>
       <tr>
        <td class="parametername">pma_tx_buf_mcgb_location_for_pcie</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">pma_tx_buf_xtx_path_prot_mode</td>
        <td class="parametervalue">basic_tx</td>
       </tr>
       <tr>
        <td class="parametername">pma_tx_buf_xtx_path_optimal</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">pma_tx_buf_xtx_path_datarate</td>
        <td class="parametervalue">4800000000 bps</td>
       </tr>
       <tr>
        <td class="parametername">pma_tx_buf_xtx_path_datawidth</td>
        <td class="parametervalue">20</td>
       </tr>
       <tr>
        <td class="parametername">pma_tx_buf_xtx_path_clock_divider_ratio</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">pma_tx_buf_xtx_path_pma_tx_divclk_hz</td>
        <td class="parametervalue">240000000</td>
       </tr>
       <tr>
        <td class="parametername">pma_tx_buf_xtx_path_tx_pll_clk_hz</td>
        <td class="parametervalue">2400000000</td>
       </tr>
       <tr>
        <td class="parametername">pma_tx_buf_link</td>
        <td class="parametervalue">sr</td>
       </tr>
       <tr>
        <td class="parametername">pma_tx_buf_xtx_path_swing_level</td>
        <td class="parametervalue">lv</td>
       </tr>
       <tr>
        <td class="parametername">pma_tx_buf_xtx_path_sup_mode</td>
        <td class="parametervalue">user_mode</td>
       </tr>
       <tr>
        <td class="parametername">pma_tx_buf_xtx_path_initial_settings</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">pma_tx_buf_xtx_path_calibration_en</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">pma_tx_buf_xtx_path_bonding_mode</td>
        <td class="parametervalue">x6_xn_bonded</td>
       </tr>
       <tr>
        <td class="parametername">pma_tx_buf_pm_speed_grade</td>
        <td class="parametervalue">e3</td>
       </tr>
       <tr>
        <td class="parametername">pma_tx_buf_power_mode</td>
        <td class="parametervalue">high_perf</td>
       </tr>
       <tr>
        <td class="parametername">pma_tx_buf_power_rail_et</td>
        <td class="parametervalue">1120</td>
       </tr>
       <tr>
        <td class="parametername">pma_tx_buf_power_rail_eht</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">pma_tx_buf_xtx_path_gt_enabled</td>
        <td class="parametervalue">disable</td>
       </tr>
       <tr>
        <td class="parametername">pma_tx_buf_xtx_path_analog_mode</td>
        <td class="parametervalue">user_custom</td>
       </tr>
       <tr>
        <td class="parametername">pma_tx_buf_compensation_driver_en</td>
        <td class="parametervalue">disable</td>
       </tr>
       <tr>
        <td class="parametername">pma_tx_buf_sense_amp_offset_cal_curr_p</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">pma_tx_buf_chgpmp_current_dn_trim</td>
        <td class="parametervalue">cp_current_trimming_dn_setting0</td>
       </tr>
       <tr>
        <td class="parametername">pma_tx_buf_duty_cycle_correction_bandwidth_dn</td>
        <td class="parametervalue">dcd_bw_dn_0</td>
       </tr>
       <tr>
        <td class="parametername">pma_tx_buf_sense_amp_offset_cal_curr_n</td>
        <td class="parametervalue">sa_os_cal_in_0</td>
       </tr>
       <tr>
        <td class="parametername">pma_tx_buf_chgpmp_current_up_trim</td>
        <td class="parametervalue">cp_current_trimming_up_setting0</td>
       </tr>
       <tr>
        <td class="parametername">pma_tx_buf_chgpmp_up_trim_double</td>
        <td class="parametervalue">normal_up_trim_current</td>
       </tr>
       <tr>
        <td class="parametername">pma_tx_buf_duty_cycle_cp_comp_en</td>
        <td class="parametervalue">cp_comp_off</td>
       </tr>
       <tr>
        <td class="parametername">pma_tx_buf_dcd_clk_div_ctrl</td>
        <td class="parametervalue">dcd_ck_div128</td>
       </tr>
       <tr>
        <td class="parametername">pma_tx_buf_duty_cycle_detector_sa_cal</td>
        <td class="parametervalue">dcd_sa_cal_disable</td>
       </tr>
       <tr>
        <td class="parametername">pma_tx_buf_duty_cycle_detector_cp_cal</td>
        <td class="parametervalue">dcd_cp_cal_disable</td>
       </tr>
       <tr>
        <td class="parametername">pma_tx_buf_tri_driver</td>
        <td class="parametervalue">tri_driver_disable</td>
       </tr>
       <tr>
        <td class="parametername">pma_tx_buf_cdr_cp_calibration_en</td>
        <td class="parametervalue">cdr_cp_cal_disable</td>
       </tr>
       <tr>
        <td class="parametername">pma_tx_buf_chgpmp_dn_trim_double</td>
        <td class="parametervalue">normal_dn_trim_current</td>
       </tr>
       <tr>
        <td class="parametername">pma_tx_buf_calibration_resistor_value</td>
        <td class="parametervalue">res_setting0</td>
       </tr>
       <tr>
        <td class="parametername">pma_tx_buf_enable_idle_tx_channel_support</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">cdr_pll_silicon_rev</td>
        <td class="parametervalue">20nm5es</td>
       </tr>
       <tr>
        <td class="parametername">cdr_pll_pma_width</td>
        <td class="parametervalue">20</td>
       </tr>
       <tr>
        <td class="parametername">cdr_pll_cgb_div</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">cdr_pll_is_cascaded_pll</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">cdr_pll_bandwidth_range_high</td>
        <td class="parametervalue">0 hz</td>
       </tr>
       <tr>
        <td class="parametername">cdr_pll_bandwidth_range_low</td>
        <td class="parametervalue">0 hz</td>
       </tr>
       <tr>
        <td class="parametername">cdr_pll_datarate</td>
        <td class="parametervalue">4800000000 bps</td>
       </tr>
       <tr>
        <td class="parametername">cdr_pll_f_max_pfd</td>
        <td class="parametervalue">350000000 Hz</td>
       </tr>
       <tr>
        <td class="parametername">cdr_pll_f_max_ref</td>
        <td class="parametervalue">800000000 Hz</td>
       </tr>
       <tr>
        <td class="parametername">cdr_pll_f_max_vco</td>
        <td class="parametervalue">9800000000 Hz</td>
       </tr>
       <tr>
        <td class="parametername">cdr_pll_f_min_gt_channel</td>
        <td class="parametervalue">8700000000 Hz</td>
       </tr>
       <tr>
        <td class="parametername">cdr_pll_f_min_pfd</td>
        <td class="parametervalue">50000000 Hz</td>
       </tr>
       <tr>
        <td class="parametername">cdr_pll_f_min_ref</td>
        <td class="parametervalue">50000000 Hz</td>
       </tr>
       <tr>
        <td class="parametername">cdr_pll_f_min_vco</td>
        <td class="parametervalue">4900000000 Hz</td>
       </tr>
       <tr>
        <td class="parametername">cdr_pll_lpd_counter</td>
        <td class="parametervalue">4</td>
       </tr>
       <tr>
        <td class="parametername">cdr_pll_lpfd_counter</td>
        <td class="parametervalue">2</td>
       </tr>
       <tr>
        <td class="parametername">cdr_pll_n_counter_scratch</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">cdr_pll_output_clock_frequency</td>
        <td class="parametervalue">2400000000 Hz</td>
       </tr>
       <tr>
        <td class="parametername">cdr_pll_reference_clock_frequency</td>
        <td class="parametervalue">240000000 hz</td>
       </tr>
       <tr>
        <td class="parametername">cdr_pll_set_cdr_vco_speed</td>
        <td class="parametervalue">2</td>
       </tr>
       <tr>
        <td class="parametername">cdr_pll_set_cdr_vco_speed_fix</td>
        <td class="parametervalue">116</td>
       </tr>
       <tr>
        <td class="parametername">cdr_pll_vco_freq</td>
        <td class="parametervalue">9600000000 Hz</td>
       </tr>
       <tr>
        <td class="parametername">cdr_pll_atb_select_control</td>
        <td class="parametervalue">atb_off</td>
       </tr>
       <tr>
        <td class="parametername">cdr_pll_auto_reset_on</td>
        <td class="parametervalue">auto_reset_off</td>
       </tr>
       <tr>
        <td class="parametername">cdr_pll_bbpd_data_pattern_filter_select</td>
        <td class="parametervalue">bbpd_data_pat_off</td>
       </tr>
       <tr>
        <td class="parametername">cdr_pll_bw_sel</td>
        <td class="parametervalue">medium</td>
       </tr>
       <tr>
        <td class="parametername">cdr_pll_cdr_odi_select</td>
        <td class="parametervalue">sel_cdr</td>
       </tr>
       <tr>
        <td class="parametername">cdr_pll_cdr_phaselock_mode</td>
        <td class="parametervalue">no_ignore_lock</td>
       </tr>
       <tr>
        <td class="parametername">cdr_pll_cdr_powerdown_mode</td>
        <td class="parametervalue">power_up</td>
       </tr>
       <tr>
        <td class="parametername">cdr_pll_chgpmp_current_pd</td>
        <td class="parametervalue">cp_current_pd_setting0</td>
       </tr>
       <tr>
        <td class="parametername">cdr_pll_chgpmp_current_pfd</td>
        <td class="parametervalue">cp_current_pfd_setting2</td>
       </tr>
       <tr>
        <td class="parametername">cdr_pll_chgpmp_replicate</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">cdr_pll_chgpmp_testmode</td>
        <td class="parametervalue">cp_test_disable</td>
       </tr>
       <tr>
        <td class="parametername">cdr_pll_clklow_mux_select</td>
        <td class="parametervalue">clklow_mux_cdr_fbclk</td>
       </tr>
       <tr>
        <td class="parametername">cdr_pll_diag_loopback_enable</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">cdr_pll_disable_up_dn</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">cdr_pll_fref_clklow_div</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">cdr_pll_fref_mux_select</td>
        <td class="parametervalue">fref_mux_cdr_refclk</td>
       </tr>
       <tr>
        <td class="parametername">cdr_pll_gpon_lck2ref_control</td>
        <td class="parametervalue">gpon_lck2ref_off</td>
       </tr>
       <tr>
        <td class="parametername">cdr_pll_initial_settings</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">cdr_pll_lck2ref_delay_control</td>
        <td class="parametervalue">lck2ref_delay_2</td>
       </tr>
       <tr>
        <td class="parametername">cdr_pll_lf_resistor_pd</td>
        <td class="parametervalue">lf_pd_setting3</td>
       </tr>
       <tr>
        <td class="parametername">cdr_pll_lf_resistor_pfd</td>
        <td class="parametervalue">lf_pfd_setting2</td>
       </tr>
       <tr>
        <td class="parametername">cdr_pll_lf_ripple_cap</td>
        <td class="parametervalue">lf_no_ripple</td>
       </tr>
       <tr>
        <td class="parametername">cdr_pll_loop_filter_bias_select</td>
        <td class="parametervalue">lpflt_bias_7</td>
       </tr>
       <tr>
        <td class="parametername">cdr_pll_loopback_mode</td>
        <td class="parametervalue">loopback_disabled</td>
       </tr>
       <tr>
        <td class="parametername">cdr_pll_ltd_ltr_micro_controller_select</td>
        <td class="parametervalue">ltd_ltr_pcs</td>
       </tr>
       <tr>
        <td class="parametername">cdr_pll_m_counter</td>
        <td class="parametervalue">20</td>
       </tr>
       <tr>
        <td class="parametername">cdr_pll_n_counter</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">cdr_pll_optimal</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">cdr_pll_pd_fastlock_mode</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">cdr_pll_pd_l_counter</td>
        <td class="parametervalue">4</td>
       </tr>
       <tr>
        <td class="parametername">cdr_pll_pfd_l_counter</td>
        <td class="parametervalue">2</td>
       </tr>
       <tr>
        <td class="parametername">cdr_pll_position</td>
        <td class="parametervalue">position_unknown</td>
       </tr>
       <tr>
        <td class="parametername">cdr_pll_power_mode</td>
        <td class="parametervalue">high_perf</td>
       </tr>
       <tr>
        <td class="parametername">cdr_pll_primary_use</td>
        <td class="parametervalue">cdr</td>
       </tr>
       <tr>
        <td class="parametername">cdr_pll_prot_mode</td>
        <td class="parametervalue">basic_rx</td>
       </tr>
       <tr>
        <td class="parametername">cdr_pll_requires_gt_capable_channel</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">cdr_pll_reverse_serial_loopback</td>
        <td class="parametervalue">no_loopback</td>
       </tr>
       <tr>
        <td class="parametername">cdr_pll_set_cdr_v2i_enable</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">cdr_pll_set_cdr_vco_reset</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">cdr_pll_set_cdr_vco_speed_pciegen3</td>
        <td class="parametervalue">cdr_vco_max_speedbin_pciegen3</td>
       </tr>
       <tr>
        <td class="parametername">cdr_pll_side</td>
        <td class="parametervalue">side_unknown</td>
       </tr>
       <tr>
        <td class="parametername">cdr_pll_pm_speed_grade</td>
        <td class="parametervalue">e3</td>
       </tr>
       <tr>
        <td class="parametername">cdr_pll_sup_mode</td>
        <td class="parametervalue">user_mode</td>
       </tr>
       <tr>
        <td class="parametername">cdr_pll_top_or_bottom</td>
        <td class="parametervalue">tb_unknown</td>
       </tr>
       <tr>
        <td class="parametername">cdr_pll_tx_pll_prot_mode</td>
        <td class="parametervalue">txpll_unused</td>
       </tr>
       <tr>
        <td class="parametername">cdr_pll_txpll_hclk_driver_enable</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">cdr_pll_vco_overrange_voltage</td>
        <td class="parametervalue">vco_overrange_off</td>
       </tr>
       <tr>
        <td class="parametername">cdr_pll_vco_underrange_voltage</td>
        <td class="parametervalue">vco_underange_off</td>
       </tr>
       <tr>
        <td class="parametername">cdr_pll_fb_select</td>
        <td class="parametervalue">direct_fb</td>
       </tr>
       <tr>
        <td class="parametername">cdr_pll_uc_ro_cal</td>
        <td class="parametervalue">uc_ro_cal_on</td>
       </tr>
       <tr>
        <td class="parametername">cdr_pll_uc_ro_cal_status</td>
        <td class="parametervalue">uc_ro_cal_notdone</td>
       </tr>
       <tr>
        <td class="parametername">cdr_pll_iqclk_mux_sel</td>
        <td class="parametervalue">power_down</td>
       </tr>
       <tr>
        <td class="parametername">cdr_pll_uc_cru_rstb</td>
        <td class="parametervalue">cdr_lf_reset_off</td>
       </tr>
       <tr>
        <td class="parametername">cdr_pll_pcie_gen</td>
        <td class="parametervalue">non_pcie</td>
       </tr>
       <tr>
        <td class="parametername">cdr_pll_analog_mode</td>
        <td class="parametervalue">user_custom</td>
       </tr>
       <tr>
        <td class="parametername">cdr_pll_f_max_m_counter</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">cdr_pll_chgpmp_vccreg</td>
        <td class="parametervalue">vreg_fw0</td>
       </tr>
       <tr>
        <td class="parametername">cdr_pll_set_cdr_input_freq_range</td>
        <td class="parametervalue">0</td>
       </tr>
       <tr>
        <td class="parametername">cdr_pll_chgpmp_current_dn_trim</td>
        <td class="parametervalue">cp_current_trimming_dn_setting0</td>
       </tr>
       <tr>
        <td class="parametername">cdr_pll_chgpmp_up_pd_trim_double</td>
        <td class="parametervalue">normal_up_trim_current</td>
       </tr>
       <tr>
        <td class="parametername">cdr_pll_chgpmp_current_up_pd</td>
        <td class="parametervalue">cp_current_pd_up_setting4</td>
       </tr>
       <tr>
        <td class="parametername">cdr_pll_f_max_cmu_out_freq</td>
        <td class="parametervalue">1</td>
       </tr>
       <tr>
        <td class="parametername">cdr_pll_chgpmp_current_up_trim</td>
        <td class="parametervalue">cp_current_trimming_up_setting0</td>
       </tr>
       <tr>
        <td class="parametername">cdr_pll_chgpmp_dn_pd_trim_double</td>
        <td class="parametervalue">normal_dn_trim_current</td>
       </tr>
       <tr>
        <td class="parametername">cdr_pll_cal_vco_count_length</td>
        <td class="parametervalue">sel_8b_count</td>
       </tr>
       <tr>
        <td class="parametername">cdr_pll_chgpmp_current_dn_pd</td>
        <td class="parametervalue">cp_current_pd_dn_setting4</td>
       </tr>
       <tr>
        <td class="parametername">cdr_pll_enable_idle_rx_channel_support</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_deser_silicon_rev</td>
        <td class="parametervalue">20nm5es</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_deser_clkdiv_source</td>
        <td class="parametervalue">vco_bypass_normal</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_deser_clkdivrx_user_mode</td>
        <td class="parametervalue">clkdivrx_user_disabled</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_deser_datarate</td>
        <td class="parametervalue">4800000000 bps</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_deser_deser_factor</td>
        <td class="parametervalue">20</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_deser_deser_powerdown</td>
        <td class="parametervalue">deser_power_up</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_deser_force_adaptation_outputs</td>
        <td class="parametervalue">normal_outputs</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_deser_force_clkdiv_for_testing</td>
        <td class="parametervalue">normal_clkdiv</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_deser_optimal</td>
        <td class="parametervalue">true</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_deser_sdclk_enable</td>
        <td class="parametervalue">false</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_deser_sup_mode</td>
        <td class="parametervalue">user_mode</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_deser_rst_n_adapt_odi</td>
        <td class="parametervalue">no_rst_adapt_odi</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_deser_bitslip_bypass</td>
        <td class="parametervalue">bs_bypass_no</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_deser_prot_mode</td>
        <td class="parametervalue">basic_rx</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_deser_pcie_gen</td>
        <td class="parametervalue">non_pcie</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_deser_pcie_gen_bitwidth</td>
        <td class="parametervalue">pcie_gen3_32b</td>
       </tr>
       <tr>
        <td class="parametername">pma_rx_deser_tdr_mode</td>
        <td class="parametervalue">select_bbpd_data</td>
       </tr>
       <tr>
        <td class="parametername">data_rate_bps</td>
        <td class="parametervalue">4800000000 bps</td>
       </tr>
       <tr>
        <td class="parametername">l_protocol_mode</td>
        <td class="parametervalue">basic_std</td>
       </tr>
       <tr>
        <td class="parametername">pcs_speedgrade</td>
        <td class="parametervalue">e3</td>
       </tr>
       <tr>
        <td class="parametername">pma_speedgrade</td>
        <td class="parametervalue">e3</td>
       </tr>
       <tr>
        <td class="parametername">deviceFamily</td>
        <td class="parametervalue">UNKNOWN</td>
       </tr>
       <tr>
        <td class="parametername">generateLegacySim</td>
        <td class="parametervalue">false</td>
       </tr>
      </table>
     </td>
    </tr>
   </table>&#160;&#160;
   <table class="flowbox">
    <tr>
     <td class="parametersbox">
      <h2>Software Assignments</h2>(none)</td>
    </tr>
   </table>
  </div>
  <table class="blueBar">
   <tr>
    <td class="l">generation took 0.02 seconds</td>
    <td class="r">rendering took 0.06 seconds</td>
   </tr>
  </table>
 </body>
</html>
