Timing Analyzer report for niosv_soc_epcs_sdram_top
Thu Aug 15 00:53:16 2024
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2]'
 15. Slow 1200mV 85C Model Setup: 'EXT_CLK_50MHz'
 16. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 17. Slow 1200mV 85C Model Hold: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0]'
 18. Slow 1200mV 85C Model Hold: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2]'
 19. Slow 1200mV 85C Model Hold: 'EXT_CLK_50MHz'
 20. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 21. Slow 1200mV 85C Model Recovery: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0]'
 22. Slow 1200mV 85C Model Recovery: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2]'
 23. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 24. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 25. Slow 1200mV 85C Model Removal: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2]'
 26. Slow 1200mV 85C Model Removal: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0]'
 27. Slow 1200mV 85C Model Metastability Summary
 28. Slow 1200mV 0C Model Fmax Summary
 29. Slow 1200mV 0C Model Setup Summary
 30. Slow 1200mV 0C Model Hold Summary
 31. Slow 1200mV 0C Model Recovery Summary
 32. Slow 1200mV 0C Model Removal Summary
 33. Slow 1200mV 0C Model Minimum Pulse Width Summary
 34. Slow 1200mV 0C Model Setup: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0]'
 35. Slow 1200mV 0C Model Setup: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2]'
 36. Slow 1200mV 0C Model Setup: 'EXT_CLK_50MHz'
 37. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 38. Slow 1200mV 0C Model Hold: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0]'
 39. Slow 1200mV 0C Model Hold: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2]'
 40. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 41. Slow 1200mV 0C Model Hold: 'EXT_CLK_50MHz'
 42. Slow 1200mV 0C Model Recovery: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0]'
 43. Slow 1200mV 0C Model Recovery: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2]'
 44. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 45. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 46. Slow 1200mV 0C Model Removal: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2]'
 47. Slow 1200mV 0C Model Removal: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0]'
 48. Slow 1200mV 0C Model Metastability Summary
 49. Fast 1200mV 0C Model Setup Summary
 50. Fast 1200mV 0C Model Hold Summary
 51. Fast 1200mV 0C Model Recovery Summary
 52. Fast 1200mV 0C Model Removal Summary
 53. Fast 1200mV 0C Model Minimum Pulse Width Summary
 54. Fast 1200mV 0C Model Setup: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0]'
 55. Fast 1200mV 0C Model Setup: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2]'
 56. Fast 1200mV 0C Model Setup: 'EXT_CLK_50MHz'
 57. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 58. Fast 1200mV 0C Model Hold: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0]'
 59. Fast 1200mV 0C Model Hold: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2]'
 60. Fast 1200mV 0C Model Hold: 'EXT_CLK_50MHz'
 61. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 62. Fast 1200mV 0C Model Recovery: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0]'
 63. Fast 1200mV 0C Model Recovery: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2]'
 64. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 65. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 66. Fast 1200mV 0C Model Removal: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2]'
 67. Fast 1200mV 0C Model Removal: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0]'
 68. Fast 1200mV 0C Model Metastability Summary
 69. Multicorner Timing Analysis Summary
 70. Board Trace Model Assignments
 71. Input Transition Times
 72. Signal Integrity Metrics (Slow 1200mv 0c Model)
 73. Signal Integrity Metrics (Slow 1200mv 85c Model)
 74. Signal Integrity Metrics (Fast 1200mv 0c Model)
 75. Setup Transfers
 76. Hold Transfers
 77. Recovery Transfers
 78. Removal Transfers
 79. Report TCCS
 80. Report RSKM
 81. Unconstrained Paths Summary
 82. Clock Status Summary
 83. Unconstrained Input Ports
 84. Unconstrained Output Ports
 85. Unconstrained Input Ports
 86. Unconstrained Output Ports
 87. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                            ;
+-----------------------+------------------------------------------------------------+
; Quartus Prime Version ; Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                     ;
; Revision Name         ; niosv_soc_epcs_sdram_top                                   ;
; Device Family         ; Cyclone IV E                                               ;
; Device Name           ; EP4CE22F17C6                                               ;
; Timing Models         ; Final                                                      ;
; Delay Model           ; Combined                                                   ;
; Rise/Fall Delays      ; Enabled                                                    ;
+-----------------------+------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 1.93        ;
; Maximum used               ; 14          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  21.5%      ;
;     Processor 3            ;  17.1%      ;
;     Processor 4            ;  14.9%      ;
;     Processors 5-14        ;   3.9%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                                           ;
+-------------------------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                                       ; Status ; Read at                  ;
+-------------------------------------------------------------------------------------+--------+--------------------------+
; ../qsys/NIOSV_SOC/synthesis/submodules/altera_reset_controller.sdc                  ; OK     ; Thu Aug 15 00:53:14 2024 ;
; ../qsys/NIOSV_SOC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc ; OK     ; Thu Aug 15 00:53:14 2024 ;
; ../constraints/timing_de0nano_brd.sdc                                               ; OK     ; Thu Aug 15 00:53:14 2024 ;
+-------------------------------------------------------------------------------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------------+----------------------------------------------+------------------------------------------------+
; Clock Name                                 ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master        ; Source                                       ; Targets                                        ;
+--------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------------+----------------------------------------------+------------------------------------------------+
; altera_reserved_tck                        ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;               ;                                              ; { altera_reserved_tck }                        ;
; EXT_CLK_50MHz                              ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;               ;                                              ; { EXT_CLK_50MHz }                              ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; Generated ; 10.000  ; 100.0 MHz ; 0.000  ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; EXT_CLK_50MHz ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|inclk[0] ; { NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] } ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[1] ; Generated ; 10.000  ; 100.0 MHz ; -1.666 ; 3.334  ; 50.00      ; 1         ; 2           ; -60.0 ;        ;           ;            ; false    ; EXT_CLK_50MHz ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|inclk[0] ; { NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[1] } ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; Generated ; 40.000  ; 25.0 MHz  ; 0.000  ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; EXT_CLK_50MHz ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|inclk[0] ; { NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] } ;
+--------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------------+----------------------------------------------+------------------------------------------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                               ;
+------------+-----------------+--------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                 ; Note ;
+------------+-----------------+--------------------------------------------+------+
; 86.37 MHz  ; 86.37 MHz       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ;      ;
; 107.69 MHz ; 107.69 MHz      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ;      ;
; 158.23 MHz ; 158.23 MHz      ; altera_reserved_tck                        ;      ;
; 199.0 MHz  ; 199.0 MHz       ; EXT_CLK_50MHz                              ;      ;
+------------+-----------------+--------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                 ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.714  ; 0.000         ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 14.211 ; 0.000         ;
; EXT_CLK_50MHz                              ; 14.975 ; 0.000         ;
; altera_reserved_tck                        ; 46.840 ; 0.000         ;
+--------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                 ;
+--------------------------------------------+-------+---------------+
; Clock                                      ; Slack ; End Point TNS ;
+--------------------------------------------+-------+---------------+
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.306 ; 0.000         ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.310 ; 0.000         ;
; EXT_CLK_50MHz                              ; 0.358 ; 0.000         ;
; altera_reserved_tck                        ; 0.358 ; 0.000         ;
+--------------------------------------------+-------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                              ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 4.879  ; 0.000         ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 15.987 ; 0.000         ;
; altera_reserved_tck                        ; 47.304 ; 0.000         ;
+--------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                              ;
+--------------------------------------------+-------+---------------+
; Clock                                      ; Slack ; End Point TNS ;
+--------------------------------------------+-------+---------------+
; altera_reserved_tck                        ; 1.238 ; 0.000         ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 2.729 ; 0.000         ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 3.601 ; 0.000         ;
+--------------------------------------------+-------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                   ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 4.734  ; 0.000         ;
; EXT_CLK_50MHz                              ; 9.579  ; 0.000         ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 19.742 ; 0.000         ;
; altera_reserved_tck                        ; 49.539 ; 0.000         ;
+--------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                               ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.714 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[22]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.074     ; 9.207      ;
; 0.740 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[22]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.064     ; 9.191      ;
; 0.745 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[20]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.044     ; 9.206      ;
; 0.747 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[30]_OTERM184                                                                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.038     ; 9.210      ;
; 0.747 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[31]_OTERM180                                                                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.038     ; 9.210      ;
; 0.761 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[11]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 9.183      ;
; 0.771 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[20]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.034     ; 9.190      ;
; 0.772 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[27]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.029     ; 9.194      ;
; 0.773 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[30]_OTERM184                                                                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.028     ; 9.194      ;
; 0.773 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[31]_OTERM180                                                                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.028     ; 9.194      ;
; 0.787 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[11]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.041     ; 9.167      ;
; 0.796 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[21]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.025     ; 9.174      ;
; 0.798 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[27]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.019     ; 9.178      ;
; 0.801 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[16]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 9.141      ;
; 0.803 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[4]_OTERM7                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.382     ; 8.810      ;
; 0.810 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_op[0]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.391     ; 8.794      ;
; 0.813 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_d_expn_OTERM136                                                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.391     ; 8.791      ;
; 0.813 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_op[2]_OTERM138                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.391     ; 8.791      ;
; 0.814 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_reg_incorrect                                                                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.391     ; 8.790      ;
; 0.818 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_d_expn_type[3]                                                                                                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.391     ; 8.786      ;
; 0.819 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[7]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.034     ; 9.142      ;
; 0.819 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[5]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.034     ; 9.142      ;
; 0.819 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[25]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.034     ; 9.142      ;
; 0.822 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[21]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.015     ; 9.158      ;
; 0.827 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[16]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 9.125      ;
; 0.845 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[7]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.024     ; 9.126      ;
; 0.845 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[5]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.024     ; 9.126      ;
; 0.845 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[25]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.024     ; 9.126      ;
; 0.852 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[4]_OTERM7                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.392     ; 8.751      ;
; 0.875 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_multicycle_instr                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.392     ; 8.728      ;
; 0.877 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_op[1]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.392     ; 8.726      ;
; 0.894 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[22]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 9.045      ;
; 0.896 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[14]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.005     ; 9.094      ;
; 0.925 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[20]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.026     ; 9.044      ;
; 0.927 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[30]_OTERM184                                                                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.020     ; 9.048      ;
; 0.927 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[31]_OTERM180                                                                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.020     ; 9.048      ;
; 0.930 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[14]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.005      ; 9.070      ;
; 0.941 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[11]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.033     ; 9.021      ;
; 0.948 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_serial_com_s1_agent_rdata_fifo|mem_used[0]                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.271      ; 9.351      ;
; 0.952 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[27]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.011     ; 9.032      ;
; 0.958 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_serial_com_s1_agent_rdata_fifo|mem_used[0]                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|tdata2[22]                                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 8.981      ;
; 0.976 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[21]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.007     ; 9.012      ;
; 0.979 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[6]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.063     ; 8.953      ;
; 0.981 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[16]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.035     ; 8.979      ;
; 0.987 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[10]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.063     ; 8.945      ;
; 0.989 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[19]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.054     ; 8.952      ;
; 0.998 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[2]_OTERM13                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.001      ; 8.998      ;
; 0.999 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[7]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.016     ; 8.980      ;
; 0.999 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[5]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.016     ; 8.980      ;
; 0.999 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[25]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.016     ; 8.980      ;
; 1.001 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[13]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.063     ; 8.931      ;
; 1.005 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[6]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 8.937      ;
; 1.007 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[18]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.028     ; 8.960      ;
; 1.007 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_serial_com_s1_agent_rdata_fifo|mem_used[0]                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.280      ; 9.301      ;
; 1.013 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[22]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.061     ; 8.921      ;
; 1.013 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[10]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 8.929      ;
; 1.014 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_decoder:instr_decoder_inst|D_exe_s1[4]~76_OTERM168                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.036     ; 8.945      ;
; 1.015 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[19]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.044     ; 8.936      ;
; 1.017 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[23]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 8.930      ;
; 1.017 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|hart_readdatavalid                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.268      ; 9.279      ;
; 1.018 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[12]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 8.934      ;
; 1.022 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpo2_ledg_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.259      ; 9.265      ;
; 1.023 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[28]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.026     ; 8.946      ;
; 1.023 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[26]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.026     ; 8.946      ;
; 1.023 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[30]_OTERM182                                                                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.026     ; 8.946      ;
; 1.027 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[13]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 8.915      ;
; 1.027 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|hart_readdatavalid                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|tdata2[22]                                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.059     ; 8.909      ;
; 1.028 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_timer_msip:timer_module|hart_readdatavalid                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.257      ; 9.257      ;
; 1.030 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[15]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.054     ; 8.911      ;
; 1.030 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[9]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.054     ; 8.911      ;
; 1.032 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpo2_ledg_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|tdata2[22]                                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 8.895      ;
; 1.033 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[24]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 8.914      ;
; 1.033 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[18]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.018     ; 8.944      ;
; 1.038 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_timer_msip:timer_module|hart_readdatavalid                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|tdata2[22]                                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 8.887      ;
; 1.041 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[4]_OTERM7                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.374     ; 8.580      ;
; 1.041 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem_used[0]                                                                                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.252      ; 9.239      ;
; 1.044 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[17]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.054     ; 8.897      ;
; 1.044 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[20]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.031     ; 8.920      ;
; 1.044 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[12]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.033     ; 8.918      ;
; 1.046 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[30]_OTERM184                                                                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.025     ; 8.924      ;
; 1.046 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[31]_OTERM180                                                                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.025     ; 8.924      ;
; 1.047 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[2]_OTERM13                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.009     ; 8.939      ;
; 1.049 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[28]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.016     ; 8.930      ;
; 1.049 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[26]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.016     ; 8.930      ;
; 1.049 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[30]_OTERM182                                                                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.016     ; 8.930      ;
; 1.051 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[8]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.028     ; 8.916      ;
; 1.051 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem_used[0]                                                                                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|tdata2[22]                                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 8.869      ;
; 1.054 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[1]_OTERM15                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.036     ; 8.905      ;
; 1.058 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[15]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.044     ; 8.893      ;
; 1.058 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[9]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.044     ; 8.893      ;
; 1.059 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[23]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.038     ; 8.898      ;
; 1.059 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[24]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.038     ; 8.898      ;
; 1.060 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[11]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.038     ; 8.897      ;
; 1.067 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_lsu:lsu_inst|load_data[3]                                                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|tdata2[22]                                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.078     ; 8.850      ;
; 1.070 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[17]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.044     ; 8.881      ;
; 1.071 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[27]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.016     ; 8.908      ;
; 1.075 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_decoder:instr_decoder_inst|D_exe_s1[4]~76_OTERM168                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.046     ; 8.874      ;
; 1.076 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|hart_readdatavalid                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.277      ; 9.229      ;
; 1.076 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem_used[0]                                                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.257      ; 9.209      ;
; 1.077 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[8]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.018     ; 8.900      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                                                                                                                                                ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 14.211 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[1]                                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.067     ; 5.717      ;
; 14.211 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[0]                                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.067     ; 5.717      ;
; 14.334 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[17]                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.052     ; 5.609      ;
; 14.334 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[16]                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.052     ; 5.609      ;
; 14.334 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[18]                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.052     ; 5.609      ;
; 14.334 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[19]                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.052     ; 5.609      ;
; 14.334 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[20]                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.052     ; 5.609      ;
; 14.334 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[21]                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.052     ; 5.609      ;
; 14.334 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[22]                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.052     ; 5.609      ;
; 14.451 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|end_read_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.060     ; 5.484      ;
; 14.451 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|end_read_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.060     ; 5.484      ;
; 14.451 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|end_read_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe1                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.060     ; 5.484      ;
; 14.472 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[1]                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.062     ; 5.461      ;
; 14.503 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[0]                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.062     ; 5.430      ;
; 14.511 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[11]                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.063     ; 5.421      ;
; 14.511 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[8]                                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.063     ; 5.421      ;
; 14.511 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[14]                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.063     ; 5.421      ;
; 14.561 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|end1_cyc_reg                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.063     ; 5.371      ;
; 14.613 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|end1_cyc_reg                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.066     ; 5.316      ;
; 14.653 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[7]                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.066     ; 5.276      ;
; 14.653 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_det_reg                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.047     ; 5.295      ;
; 14.686 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[7]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.067     ; 5.242      ;
; 14.686 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[6]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.067     ; 5.242      ;
; 14.686 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[3]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.067     ; 5.242      ;
; 14.686 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[5]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.067     ; 5.242      ;
; 14.686 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[1]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.067     ; 5.242      ;
; 14.686 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[2]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.067     ; 5.242      ;
; 14.686 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[4]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.067     ; 5.242      ;
; 14.686 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[0]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.067     ; 5.242      ;
; 14.705 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[7]                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.069     ; 5.221      ;
; 14.705 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_det_reg                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.050     ; 5.240      ;
; 14.738 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[7]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.070     ; 5.187      ;
; 14.738 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[6]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.070     ; 5.187      ;
; 14.738 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[3]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.070     ; 5.187      ;
; 14.738 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[5]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.070     ; 5.187      ;
; 14.738 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[1]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.070     ; 5.187      ;
; 14.738 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[2]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.070     ; 5.187      ;
; 14.738 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[4]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.070     ; 5.187      ;
; 14.738 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[0]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.070     ; 5.187      ;
; 14.749 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|stage4_reg                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.059     ; 5.187      ;
; 14.749 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|stage4_reg                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.059     ; 5.187      ;
; 14.749 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|stage4_reg                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe1                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.059     ; 5.187      ;
; 14.860 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_burstcount[2]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.069     ; 5.066      ;
; 14.864 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.074     ; 5.057      ;
; 14.867 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|write_prot_reg                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.050     ; 5.078      ;
; 14.870 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.062     ; 5.063      ;
; 14.870 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.062     ; 5.063      ;
; 14.870 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe1                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.062     ; 5.063      ;
; 14.916 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.077     ; 5.002      ;
; 14.919 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|write_prot_reg                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.053     ; 5.023      ;
; 14.920 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_data_reg_full[1]                                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.059     ; 5.016      ;
; 14.920 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_data_reg_full[2]                                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.059     ; 5.016      ;
; 14.920 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_data_reg_full[3]                                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.059     ; 5.016      ;
; 14.922 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.065     ; 5.008      ;
; 14.922 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.065     ; 5.008      ;
; 14.922 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe1                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.065     ; 5.008      ;
; 14.923 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|stage3_reg                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.059     ; 5.013      ;
; 14.923 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|stage3_reg                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.059     ; 5.013      ;
; 14.923 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|stage3_reg                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe1                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.059     ; 5.013      ;
; 14.925 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[8]                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.063     ; 5.007      ;
; 14.925 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[13]                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.063     ; 5.007      ;
; 14.932 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|write_reg                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|end1_cyc_reg                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.077     ; 4.986      ;
; 14.933 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~portb_address_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.189      ; 5.284      ;
; 14.933 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|fast_read_reg                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|end1_cyc_reg                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.066     ; 4.996      ;
; 14.942 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|dvalid_reg                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.061     ; 4.992      ;
; 14.962 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[2]                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.062     ; 4.971      ;
; 14.962 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[3]                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.062     ; 4.971      ;
; 14.962 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[4]                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.062     ; 4.971      ;
; 14.962 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[5]                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.062     ; 4.971      ;
; 14.962 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[6]                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.062     ; 4.971      ;
; 14.962 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[9]                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.062     ; 4.971      ;
; 14.962 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[10]                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.062     ; 4.971      ;
; 14.962 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[11]                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.062     ; 4.971      ;
; 14.966 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[3]                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.066     ; 4.963      ;
; 14.974 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[1]                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.066     ; 4.955      ;
; 14.991 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.063     ; 4.941      ;
; 14.991 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.063     ; 4.941      ;
; 14.991 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe1                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.063     ; 4.941      ;
; 14.993 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[10]                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.282      ; 5.284      ;
; 14.993 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[9]                                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.282      ; 5.284      ;
; 14.993 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[7]                                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.282      ; 5.284      ;
; 14.993 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[5]                                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.282      ; 5.284      ;
; 14.993 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[4]                                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.282      ; 5.284      ;
; 14.993 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[2]                                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.282      ; 5.284      ;
; 14.993 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[3]                                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.282      ; 5.284      ;
; 14.993 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[6]                                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.282      ; 5.284      ;
; 14.993 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[12]                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.282      ; 5.284      ;
; 14.993 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[13]                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.282      ; 5.284      ;
; 14.993 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[15]                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.282      ; 5.284      ;
; 14.994 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|add_msb_reg                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.064     ; 4.937      ;
; 15.018 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[3]                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.069     ; 4.908      ;
; 15.024 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|write_reg                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[7]                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.080     ; 4.891      ;
; 15.024 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|write_reg                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_det_reg                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.061     ; 4.910      ;
; 15.025 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|fast_read_reg                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[7]                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.069     ; 4.901      ;
; 15.025 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|fast_read_reg                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_det_reg                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.050     ; 4.920      ;
; 15.026 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[1]                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.069     ; 4.900      ;
; 15.029 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[8]                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.072     ; 4.894      ;
; 15.029 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[0]                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.072     ; 4.894      ;
; 15.029 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[1]                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.072     ; 4.894      ;
; 15.029 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[2]                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.072     ; 4.894      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'EXT_CLK_50MHz'                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                    ; To Node                                                                                                                                                                                      ; Launch Clock  ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------------+
; 14.975 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.429     ; 4.591      ;
; 14.975 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.429     ; 4.591      ;
; 14.982 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.429     ; 4.584      ;
; 14.982 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.429     ; 4.584      ;
; 15.069 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.059     ; 4.867      ;
; 15.069 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.059     ; 4.867      ;
; 15.075 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.059     ; 4.861      ;
; 15.075 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.059     ; 4.861      ;
; 15.258 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.429     ; 4.308      ;
; 15.258 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.429     ; 4.308      ;
; 15.261 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.429     ; 4.305      ;
; 15.261 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.429     ; 4.305      ;
; 15.330 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.428     ; 4.237      ;
; 15.337 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.428     ; 4.230      ;
; 15.339 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.059     ; 4.597      ;
; 15.339 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.059     ; 4.597      ;
; 15.340 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.428     ; 4.227      ;
; 15.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.059     ; 4.594      ;
; 15.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.059     ; 4.594      ;
; 15.347 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.428     ; 4.220      ;
; 15.424 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.058     ; 4.513      ;
; 15.430 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.058     ; 4.507      ;
; 15.434 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.058     ; 4.503      ;
; 15.440 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.058     ; 4.497      ;
; 15.551 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.429     ; 4.015      ;
; 15.551 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.429     ; 4.015      ;
; 15.558 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.429     ; 4.008      ;
; 15.558 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.429     ; 4.008      ;
; 15.616 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.428     ; 3.951      ;
; 15.626 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.428     ; 3.941      ;
; 15.630 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.428     ; 3.937      ;
; 15.630 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.428     ; 3.937      ;
; 15.645 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.059     ; 4.291      ;
; 15.645 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.059     ; 4.291      ;
; 15.651 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.059     ; 4.285      ;
; 15.651 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.059     ; 4.285      ;
; 15.706 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.062     ; 4.227      ;
; 15.706 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.062     ; 4.227      ;
; 15.709 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.058     ; 4.228      ;
; 15.711 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.058     ; 4.226      ;
; 15.711 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.058     ; 4.226      ;
; 15.714 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.058     ; 4.223      ;
; 15.722 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][122]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.428     ; 3.845      ;
; 15.729 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][122]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.428     ; 3.838      ;
; 15.816 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][122]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.058     ; 4.121      ;
; 15.822 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][122]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.058     ; 4.115      ;
; 15.832 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.062     ; 4.101      ;
; 15.832 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.062     ; 4.101      ;
; 15.837 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.429     ; 3.729      ;
; 15.837 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.429     ; 3.729      ;
; 15.847 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.429     ; 3.719      ;
; 15.847 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.429     ; 3.719      ;
; 15.928 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.059     ; 4.008      ;
; 15.928 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.059     ; 4.008      ;
; 15.930 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.059     ; 4.006      ;
; 15.930 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.059     ; 4.006      ;
; 15.946 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.077     ; 3.972      ;
; 15.948 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.077     ; 3.970      ;
; 15.949 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.428     ; 3.618      ;
; 15.949 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.428     ; 3.618      ;
; 15.952 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.429     ; 3.614      ;
; 15.952 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.429     ; 3.614      ;
; 15.953 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.077     ; 3.965      ;
; 15.955 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.077     ; 3.963      ;
; 15.987 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|packet_in_progress                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.429     ; 3.579      ;
; 15.994 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|packet_in_progress                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.429     ; 3.572      ;
; 16.008 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][122]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.428     ; 3.559      ;
; 16.040 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; 0.293      ; 4.248      ;
; 16.042 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; 0.293      ; 4.246      ;
; 16.046 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; 0.293      ; 4.242      ;
; 16.048 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; 0.293      ; 4.240      ;
; 16.054 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][122]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.428     ; 3.513      ;
; 16.067 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.061     ; 3.867      ;
; 16.077 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.061     ; 3.857      ;
; 16.081 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|packet_in_progress                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.059     ; 3.855      ;
; 16.087 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|packet_in_progress                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.059     ; 3.849      ;
; 16.101 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][122]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.058     ; 3.836      ;
; 16.135 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][122]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.058     ; 3.802      ;
; 16.138 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][122]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.428     ; 3.429      ;
; 16.200 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.428     ; 3.367      ;
; 16.200 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.428     ; 3.367      ;
; 16.203 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.429     ; 3.363      ;
; 16.203 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.429     ; 3.363      ;
; 16.204 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.061     ; 3.730      ;
; 16.204 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.061     ; 3.730      ;
; 16.232 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.077     ; 3.686      ;
; 16.234 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.077     ; 3.684      ;
; 16.245 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|av_readdata_pre[0]                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.428     ; 3.322      ;
; 16.247 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|av_readdata_pre[1]                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.428     ; 3.320      ;
; 16.273 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|packet_in_progress                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.429     ; 3.293      ;
; 16.279 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.077     ; 3.639      ;
; 16.279 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|packet_in_progress                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.429     ; 3.287      ;
; 16.281 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.077     ; 3.637      ;
; 16.288 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.062     ; 3.645      ;
; 16.288 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.062     ; 3.645      ;
; 16.303 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][122]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.429     ; 3.263      ;
; 16.310 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][122]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.429     ; 3.256      ;
; 16.325 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; 0.293      ; 3.963      ;
; 16.327 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; 0.293      ; 3.961      ;
; 16.360 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|packet_in_progress                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.059     ; 3.576      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.840 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|jupdate                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.176      ; 3.331      ;
; 46.840 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|jupdate                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.181      ; 3.336      ;
; 46.843 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.209      ; 3.361      ;
; 46.844 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.209      ; 3.360      ;
; 46.887 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 3.302      ;
; 46.950 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.209      ; 3.254      ;
; 46.998 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.209      ; 3.206      ;
; 47.074 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.190      ; 3.111      ;
; 47.185 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 3.004      ;
; 47.203 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|jupdate                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.181      ; 2.973      ;
; 47.261 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 2.928      ;
; 47.464 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[0]                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.208      ; 2.739      ;
; 47.516 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.195      ; 2.674      ;
; 47.528 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 2.661      ;
; 47.576 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.209      ; 2.628      ;
; 47.627 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[0]                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.208      ; 2.576      ;
; 47.664 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|jupdate                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.166      ; 2.497      ;
; 47.672 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.189      ; 2.512      ;
; 47.681 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.195      ; 2.509      ;
; 47.690 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 2.499      ;
; 47.825 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.203      ; 2.373      ;
; 47.905 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.195      ; 2.285      ;
; 48.185 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.193      ; 2.003      ;
; 48.599 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 1.590      ;
; 49.345 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.193      ; 0.843      ;
; 94.496 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[2]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.271      ; 5.770      ;
; 94.496 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[17]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.271      ; 5.770      ;
; 94.496 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[18]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.271      ; 5.770      ;
; 94.496 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[19]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.271      ; 5.770      ;
; 94.496 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[1]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.271      ; 5.770      ;
; 94.496 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[24]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.271      ; 5.770      ;
; 94.496 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[11]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.271      ; 5.770      ;
; 94.496 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[10]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.271      ; 5.770      ;
; 94.496 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[13]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.271      ; 5.770      ;
; 94.496 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[3]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.271      ; 5.770      ;
; 94.497 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[2]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.266      ; 5.764      ;
; 94.497 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[17]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.266      ; 5.764      ;
; 94.497 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[18]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.266      ; 5.764      ;
; 94.497 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[19]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.266      ; 5.764      ;
; 94.497 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[1]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.266      ; 5.764      ;
; 94.497 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[24]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.266      ; 5.764      ;
; 94.497 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[11]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.266      ; 5.764      ;
; 94.497 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[10]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.266      ; 5.764      ;
; 94.497 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[13]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.266      ; 5.764      ;
; 94.497 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[3]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.266      ; 5.764      ;
; 94.588 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[9]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 5.331      ;
; 94.590 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[2]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 5.318      ;
; 94.590 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[17]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 5.318      ;
; 94.590 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[18]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 5.318      ;
; 94.590 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[19]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 5.318      ;
; 94.590 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[1]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 5.318      ;
; 94.590 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[24]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 5.318      ;
; 94.590 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[11]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 5.318      ;
; 94.590 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[10]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 5.318      ;
; 94.590 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[13]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 5.318      ;
; 94.590 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[3]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 5.318      ;
; 94.592 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[22]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.242      ; 5.645      ;
; 94.592 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[20]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.242      ; 5.645      ;
; 94.592 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[14]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.242      ; 5.645      ;
; 94.626 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[22]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.247      ; 5.616      ;
; 94.626 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[20]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.247      ; 5.616      ;
; 94.626 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[14]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.247      ; 5.616      ;
; 94.632 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[21]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.242      ; 5.605      ;
; 94.632 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[26]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.242      ; 5.605      ;
; 94.632 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[6]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.242      ; 5.605      ;
; 94.632 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[12]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.242      ; 5.605      ;
; 94.632 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[4]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.242      ; 5.605      ;
; 94.645 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[2]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.271      ; 5.621      ;
; 94.645 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[17]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.271      ; 5.621      ;
; 94.645 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[18]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.271      ; 5.621      ;
; 94.645 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[19]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.271      ; 5.621      ;
; 94.645 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[1]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.271      ; 5.621      ;
; 94.645 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[24]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.271      ; 5.621      ;
; 94.645 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[11]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.271      ; 5.621      ;
; 94.645 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[10]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.271      ; 5.621      ;
; 94.645 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[13]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.271      ; 5.621      ;
; 94.645 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[3]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.271      ; 5.621      ;
; 94.651 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[16]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.245      ; 5.589      ;
; 94.651 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[0]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.245      ; 5.589      ;
; 94.651 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[25]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.245      ; 5.589      ;
; 94.651 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[5]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.245      ; 5.589      ;
; 94.651 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[8]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.245      ; 5.589      ;
; 94.651 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[9]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.245      ; 5.589      ;
; 94.663 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[16]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.250      ; 5.582      ;
; 94.663 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[0]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.250      ; 5.582      ;
; 94.663 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[25]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.250      ; 5.582      ;
; 94.663 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[5]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.250      ; 5.582      ;
; 94.663 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[8]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.250      ; 5.582      ;
; 94.663 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[9]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.250      ; 5.582      ;
; 94.667 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[21]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.247      ; 5.575      ;
; 94.667 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[26]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.247      ; 5.575      ;
; 94.667 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[6]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.247      ; 5.575      ;
; 94.667 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[12]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.247      ; 5.575      ;
; 94.667 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[4]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.247      ; 5.575      ;
; 94.720 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[22]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 5.164      ;
; 94.720 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[20]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 5.164      ;
; 94.720 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[14]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 5.164      ;
; 94.749 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[9]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.175      ;
; 94.757 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[16]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 5.130      ;
; 94.757 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[0]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 5.130      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                 ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.306 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.382      ; 0.875      ;
; 0.317 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|csr_write_data[23]                                                                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_coj1:auto_generated|ram_block1a0~porta_datain_reg0                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.385      ; 0.889      ;
; 0.317 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.379      ; 0.883      ;
; 0.319 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|csr_write_data[3]                                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_coj1:auto_generated|ram_block1a0~porta_datain_reg0                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.385      ; 0.891      ;
; 0.319 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|csr_write_data[15]                                                                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_coj1:auto_generated|ram_block1a0~porta_datain_reg0                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.385      ; 0.891      ;
; 0.319 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|csr_write_data[19]                                                                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_coj1:auto_generated|ram_block1a0~porta_datain_reg0                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.385      ; 0.891      ;
; 0.320 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|csr_write_data[2]                                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_coj1:auto_generated|ram_block1a0~porta_datain_reg0                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.385      ; 0.892      ;
; 0.321 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.379      ; 0.887      ;
; 0.322 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.382      ; 0.891      ;
; 0.325 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_rd[3]                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~porta_address_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.379      ; 0.891      ;
; 0.333 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.382      ; 0.902      ;
; 0.340 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[4]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[4]                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.577      ;
; 0.341 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.379      ; 0.907      ;
; 0.341 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[23]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[23]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[17]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[17]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[26]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[26]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[13]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[13]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[28]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[28]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[30]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[30]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[14]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[14]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[22]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[22]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[9]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[9]                                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[23]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[23]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[18]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[18]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[20]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[20]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[16]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[16]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[31]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[31]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[21]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[21]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[9]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[9]                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[10]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[10]                                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[6]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[6]                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[28]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[28]                                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[19]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[19]                                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[10]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[10]                                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[27]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[27]                                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[8]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[8]                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[20]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[20]                                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[7]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[7]                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[2]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[2]                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[0]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[0]                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[5]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[5]                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[9]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[9]                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[21]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[21]                                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|niosv_instr_buffer:buffer_inst|read_addr[0]                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|niosv_instr_buffer:buffer_inst|read_addr[0]                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[2][23]                                                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[2][23]                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|total_lookahead[2]                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|total_lookahead[2]                                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[19]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[19]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[25]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[25]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[10]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[10]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[3]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[3]                                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[12]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[12]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[2]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[2]                                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[0]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[0]                                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[19]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[19]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[25]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[25]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[26]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[26]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[13]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[13]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[28]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[28]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[10]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[10]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[27]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[27]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[30]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[30]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[14]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[14]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[8]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[8]                                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[7]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[7]                                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[12]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[12]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[22]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[22]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[6]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[6]                                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[0]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[0]                                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[5]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[5]                                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[9]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[9]                                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[5]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[5]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[16]                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[16]                                                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[3]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[3]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[29]                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[29]                                                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[19]                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[19]                                                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[2]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[2]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[7]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[7]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[11]                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[11]                                                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[8]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[8]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[17]                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[17]                                                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[15]                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[15]                                                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[21]                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[21]                                                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[23]                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[23]                                                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[9]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[9]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[25]                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[25]                                                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[27]                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[27]                                                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[28]                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[28]                                                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[7]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[7]                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[1]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[1]                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[2]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[2]                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[13]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[13]                                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[12]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[12]                                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[11]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[11]                                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.meie                                                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.meie                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[14]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[14]                                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[4]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[4]                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[15]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[15]                                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[5]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[5]                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[23]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[23]                                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[25]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[25]                                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                                                                                                                                                                                ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.310 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[6] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.378      ; 0.875      ;
; 0.319 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.378      ; 0.884      ;
; 0.328 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[8] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.378      ; 0.893      ;
; 0.341 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_cnt[1]                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_cnt[1]                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_cnt[0]                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_cnt[0]                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.577      ;
; 0.343 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][4]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][4]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][13]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][13]                                                                                                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][21]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][21]                                                                                                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][14]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][14]                                                                                                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][6]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][6]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][12]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][12]                                                                                                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][22]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][22]                                                                                                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][20]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][20]                                                                                                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.077      ; 0.577      ;
; 0.344 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[7] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.378      ; 0.909      ;
; 0.356 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|dvalid_reg                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|dvalid_reg                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|start_sppoll_reg                                                                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|start_sppoll_reg                                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|start_wrpoll_reg                                                                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|start_wrpoll_reg                                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|streg_datain_reg                                                                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|streg_datain_reg                                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|ncs_reg                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|ncs_reg                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[2]                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[2]                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[1]                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[1]                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[0]                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[0]                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][5]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][5]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][3]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][3]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][11]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][11]                                                                                                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][18]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][18]                                                                                                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][19]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][19]                                                                                                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][17]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][17]                                                                                                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][10]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][10]                                                                                                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][2]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][2]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_cnt[1]                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_cnt[1]                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_cnt[0]                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_cnt[0]                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:read_flag_status_cntr|a_graycounter_9vg:auto_generated|dffe2a[0]                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:read_flag_status_cntr|a_graycounter_9vg:auto_generated|dffe2a[0]                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_status_reg                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_status_reg                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[0]                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[0]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[2]                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[2]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[1]                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[1]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[8]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[8]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[3]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[3]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[0]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[0]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[2]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[2]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[1]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[1]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[6]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[6]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[4]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[4]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[5]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[5]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[7]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[7]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_mem_burstcount[2]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_mem_burstcount[2]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|back_pressured_ctrl                                                                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|back_pressured_ctrl                                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|fast_read_reg                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|fast_read_reg                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rsp_fifo|mem[1][122]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rsp_fifo|mem[1][122]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][0]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][0]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][4]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][4]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem[1][101]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem[1][101]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][2]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][2]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][1]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][1]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][5]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][5]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][3]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][3]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][6]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][6]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][7]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][7]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|add_msb_reg                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|add_msb_reg                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][26]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][26]                                                                                                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][7]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][7]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][15]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][15]                                                                                                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][23]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][23]                                                                                                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|illegal_write_reg                                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|illegal_write_reg                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|illegal_erase_reg                                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|illegal_erase_reg                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem[1][122]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem[1][122]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem[1][123]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem[1][123]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'EXT_CLK_50MHz'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                           ; Launch Clock  ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------------+
; 0.358 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|pfdena_reg                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|pfdena_reg                                                                                                                                                             ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                   ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                   ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                           ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][122]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][122]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.077      ; 0.592      ;
; 0.359 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.077      ; 0.593      ;
; 0.361 ; pwrup_timer[0]                                                                                                                                                                                                                    ; pwrup_timer[0]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 0.580      ;
; 0.374 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|NIOSV_SOC_ALTPLL_CLKS_stdsync_sv6:stdsync2|NIOSV_SOC_ALTPLL_CLKS_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|NIOSV_SOC_ALTPLL_CLKS_stdsync_sv6:stdsync2|NIOSV_SOC_ALTPLL_CLKS_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 0.593      ;
; 0.385 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 0.604      ;
; 0.386 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 0.605      ;
; 0.414 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 0.633      ;
; 0.517 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|NIOSV_SOC_ALTPLL_CLKS_stdsync_sv6:stdsync2|NIOSV_SOC_ALTPLL_CLKS_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|NIOSV_SOC_ALTPLL_CLKS_stdsync_sv6:stdsync2|NIOSV_SOC_ALTPLL_CLKS_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 0.736      ;
; 0.517 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 0.736      ;
; 0.518 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 0.737      ;
; 0.552 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|NIOSV_SOC_ALTPLL_CLKS_stdsync_sv6:stdsync2|NIOSV_SOC_ALTPLL_CLKS_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|av_readdata_pre[0]                                                                         ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 0.771      ;
; 0.558 ; pwrup_timer[2]                                                                                                                                                                                                                    ; pwrup_timer[2]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 0.777      ;
; 0.560 ; pwrup_timer[4]                                                                                                                                                                                                                    ; pwrup_timer[4]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 0.779      ;
; 0.561 ; pwrup_timer[7]                                                                                                                                                                                                                    ; pwrup_timer[7]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 0.780      ;
; 0.563 ; pwrup_timer[5]                                                                                                                                                                                                                    ; pwrup_timer[5]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 0.782      ;
; 0.563 ; pwrup_timer[3]                                                                                                                                                                                                                    ; pwrup_timer[3]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 0.782      ;
; 0.567 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                   ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 0.786      ;
; 0.571 ; pwrup_timer[0]                                                                                                                                                                                                                    ; pwrup_timer[1]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 0.790      ;
; 0.573 ; pwrup_timer[6]                                                                                                                                                                                                                    ; pwrup_timer[6]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 0.792      ;
; 0.573 ; pwrup_timer[1]                                                                                                                                                                                                                    ; pwrup_timer[1]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 0.792      ;
; 0.580 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 0.799      ;
; 0.597 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                           ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 0.816      ;
; 0.609 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 0.828      ;
; 0.610 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 0.829      ;
; 0.624 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|prev_reset                                                                                                                                                             ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 0.843      ;
; 0.651 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][70]                                                                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 0.870      ;
; 0.653 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 0.872      ;
; 0.654 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 0.873      ;
; 0.657 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][122]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 0.876      ;
; 0.679 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|read_latency_shift_reg[0]                                                                  ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 0.898      ;
; 0.683 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 0.902      ;
; 0.686 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|read_latency_shift_reg[0]                                                                  ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.061      ; 0.904      ;
; 0.710 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][70]                                                                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 0.929      ;
; 0.725 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.063      ; 0.945      ;
; 0.733 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|waitrequest_reset_override                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|read_latency_shift_reg[0]                                                                  ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.061      ; 0.951      ;
; 0.749 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.063      ; 0.969      ;
; 0.763 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.063      ; 0.983      ;
; 0.786 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|av_readdata_pre[1]                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.061      ; 1.004      ;
; 0.792 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][122]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.061      ; 1.010      ;
; 0.793 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.012      ;
; 0.793 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][71]                                                                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.012      ;
; 0.793 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.063      ; 1.013      ;
; 0.795 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                                                             ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.014      ;
; 0.797 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                                                             ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.016      ;
; 0.802 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.077      ; 1.036      ;
; 0.810 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.077      ; 1.044      ;
; 0.812 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|packet_in_progress                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|packet_in_progress                                                                                         ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.031      ;
; 0.817 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.036      ;
; 0.824 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.043      ;
; 0.833 ; pwrup_timer[2]                                                                                                                                                                                                                    ; pwrup_timer[3]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.052      ;
; 0.834 ; pwrup_timer[4]                                                                                                                                                                                                                    ; pwrup_timer[5]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.053      ;
; 0.837 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.429      ; 1.423      ;
; 0.847 ; pwrup_timer[6]                                                                                                                                                                                                                    ; pwrup_timer[7]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.066      ;
; 0.847 ; pwrup_timer[1]                                                                                                                                                                                                                    ; pwrup_timer[2]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.066      ;
; 0.849 ; pwrup_timer[1]                                                                                                                                                                                                                    ; pwrup_timer[3]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.068      ;
; 0.849 ; pwrup_timer[0]                                                                                                                                                                                                                    ; pwrup_timer[2]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.068      ;
; 0.850 ; pwrup_timer[3]                                                                                                                                                                                                                    ; pwrup_timer[4]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.069      ;
; 0.850 ; pwrup_timer[5]                                                                                                                                                                                                                    ; pwrup_timer[6]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.069      ;
; 0.851 ; pwrup_timer[0]                                                                                                                                                                                                                    ; pwrup_timer[3]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.070      ;
; 0.852 ; pwrup_timer[3]                                                                                                                                                                                                                    ; pwrup_timer[5]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.071      ;
; 0.852 ; pwrup_timer[5]                                                                                                                                                                                                                    ; pwrup_timer[7]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.071      ;
; 0.861 ; pwrup_timer[2]                                                                                                                                                                                                                    ; pwrup_timer[0]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.080      ;
; 0.863 ; pwrup_timer[4]                                                                                                                                                                                                                    ; pwrup_timer[0]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.082      ;
; 0.889 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.061      ; 1.107      ;
; 0.893 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.061      ; 1.111      ;
; 0.897 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.116      ;
; 0.920 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|read_latency_shift_reg[0]                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                   ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.063      ; 1.140      ;
; 0.928 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][122]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][122]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.063      ; 1.148      ;
; 0.928 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|read_latency_shift_reg[0]                                                                  ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.147      ;
; 0.929 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                                                             ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.148      ;
; 0.935 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.154      ;
; 0.943 ; pwrup_timer[2]                                                                                                                                                                                                                    ; pwrup_timer[4]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.162      ;
; 0.944 ; pwrup_timer[4]                                                                                                                                                                                                                    ; pwrup_timer[6]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.163      ;
; 0.945 ; pwrup_timer[2]                                                                                                                                                                                                                    ; pwrup_timer[5]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.164      ;
; 0.946 ; pwrup_timer[4]                                                                                                                                                                                                                    ; pwrup_timer[7]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.165      ;
; 0.955 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|prev_reset                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|av_readdata_pre[0]                                                                         ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.063      ; 1.175      ;
; 0.957 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|read_latency_shift_reg[0]                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                   ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.063      ; 1.177      ;
; 0.959 ; pwrup_timer[1]                                                                                                                                                                                                                    ; pwrup_timer[4]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.178      ;
; 0.961 ; pwrup_timer[1]                                                                                                                                                                                                                    ; pwrup_timer[5]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.180      ;
; 0.961 ; pwrup_timer[0]                                                                                                                                                                                                                    ; pwrup_timer[4]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.180      ;
; 0.962 ; pwrup_timer[3]                                                                                                                                                                                                                    ; pwrup_timer[6]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.181      ;
; 0.962 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|read_latency_shift_reg[0]                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.181      ;
; 0.963 ; pwrup_timer[0]                                                                                                                                                                                                                    ; pwrup_timer[5]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.182      ;
; 0.964 ; pwrup_timer[3]                                                                                                                                                                                                                    ; pwrup_timer[7]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.183      ;
; 0.966 ; pwrup_timer[3]                                                                                                                                                                                                                    ; pwrup_timer[0]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.185      ;
; 0.973 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|pfdena_reg                                                                                                                                                             ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.192      ;
; 0.977 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|prev_reset                                                                                                                                                             ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.196      ;
; 0.980 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][122]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.199      ;
; 0.994 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|packet_in_progress                                                                                         ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.213      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.358 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[0]                                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[0]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|dmi_status[0]                                                                                                                                                                                                                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|dmi_status[0]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[1]                                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[1]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|read_rsp_pndg                                                                                                                                                                                                                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|read_rsp_pndg                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.360 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[4]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.592      ;
; 0.360 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[30]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.592      ;
; 0.360 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[29]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.592      ;
; 0.361 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[5]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.593      ;
; 0.361 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[8]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.593      ;
; 0.361 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[0]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.593      ;
; 0.361 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.593      ;
; 0.362 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.594      ;
; 0.362 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.580      ;
; 0.363 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[9]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.595      ;
; 0.365 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|full1                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.597      ;
; 0.368 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.600      ;
; 0.371 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.590      ;
; 0.372 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.591      ;
; 0.373 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[25]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[24]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[29]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[28]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.374 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_address[0]                                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[19]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[18]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[21]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[20]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[24]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[23]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[27]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[26]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[31]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[30]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[13]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[1]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[18]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[31]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[27]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[6]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.375 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_address[1]                                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[35]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[6]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[5]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[10]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[9]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[22]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[21]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[23]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[22]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[11]                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[13]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[10]                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[12]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[16]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[20]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[17]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[21]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[25]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.376 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[15]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[14]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[12]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.595      ;
; 0.376 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[28]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.595      ;
; 0.376 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[24]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.595      ;
; 0.377 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[23]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.595      ;
; 0.378 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.597      ;
; 0.379 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.597      ;
; 0.380 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.598      ;
; 0.380 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.599      ;
; 0.381 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.599      ;
; 0.381 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.382 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.600      ;
; 0.382 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.600      ;
; 0.383 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.602      ;
; 0.383 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.601      ;
; 0.383 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.601      ;
; 0.383 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.602      ;
; 0.383 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.602      ;
; 0.389 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.608      ;
; 0.392 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.611      ;
; 0.393 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[18]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[17]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.611      ;
; 0.393 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[39]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[39]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.612      ;
; 0.393 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.612      ;
; 0.394 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[25]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[24]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.612      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                              ; To Node                                                                                                                                                                                                                                                       ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 4.879 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[10]                                                                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.167     ; 4.846      ;
; 4.879 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[9]                                                                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.167     ; 4.846      ;
; 4.879 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[14]                                                                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.167     ; 4.846      ;
; 4.879 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[12]                                                                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.171     ; 4.842      ;
; 4.879 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[8]                                                                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.168     ; 4.845      ;
; 4.879 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[13]                                                                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.167     ; 4.846      ;
; 4.879 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[11]                                                                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.167     ; 4.846      ;
; 4.880 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[2]                                                                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.169     ; 4.843      ;
; 4.880 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[7]                                                                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.170     ; 4.842      ;
; 4.946 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[1]                                                                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.204     ; 4.742      ;
; 4.946 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[0]                                                                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.204     ; 4.742      ;
; 4.952 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[8]                                                                                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.108     ; 4.840      ;
; 4.952 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[0]                                                                                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.109     ; 4.839      ;
; 4.952 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[1]                                                                                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.109     ; 4.839      ;
; 4.953 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[0]                                                                                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.106     ; 4.841      ;
; 4.953 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[9]                                                                                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.106     ; 4.841      ;
; 4.957 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[3]                                                                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.197     ; 4.738      ;
; 4.962 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[5]                                                                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.190     ; 4.740      ;
; 4.962 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[6]                                                                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.190     ; 4.740      ;
; 4.962 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[1]                                                                                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.089     ; 4.847      ;
; 4.962 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[2]                                                                                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.089     ; 4.847      ;
; 4.962 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[3]                                                                                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.090     ; 4.846      ;
; 4.962 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[4]                                                                                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.087     ; 4.849      ;
; 4.962 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[6]                                                                                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.090     ; 4.846      ;
; 4.962 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[7]                                                                                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.092     ; 4.844      ;
; 4.962 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[8]                                                                                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.089     ; 4.847      ;
; 4.962 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[9]                                                                                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.088     ; 4.848      ;
; 4.962 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[10]                                                                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.088     ; 4.848      ;
; 4.962 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[11]                                                                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.088     ; 4.848      ;
; 4.962 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[12]                                                                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.092     ; 4.844      ;
; 4.962 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[13]                                                                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.088     ; 4.848      ;
; 4.962 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[14]                                                                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.088     ; 4.848      ;
; 4.962 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[10]                                                                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.104     ; 4.834      ;
; 4.962 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[12]                                                                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.099     ; 4.839      ;
; 4.962 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_bank[0]                                                                                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.090     ; 4.846      ;
; 4.962 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_bank[1]                                                                                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.089     ; 4.847      ;
; 4.962 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_dqm[0]                                                                                                                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.092     ; 4.844      ;
; 4.962 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_dqm[1]                                                                                                                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.092     ; 4.844      ;
; 4.963 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[4]                                                                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.192     ; 4.737      ;
; 4.963 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[15]                                                                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.192     ; 4.737      ;
; 4.963 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[5]                                                                                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.090     ; 4.845      ;
; 4.963 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[2]                                                                                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.090     ; 4.845      ;
; 4.963 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[3]                                                                                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.102     ; 4.835      ;
; 4.963 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[7]                                                                                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.091     ; 4.844      ;
; 4.963 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[11]                                                                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.102     ; 4.835      ;
; 4.968 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[5]                                                                                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.095     ; 4.837      ;
; 4.968 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[6]                                                                                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.095     ; 4.837      ;
; 4.969 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[4]                                                                                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.097     ; 4.834      ;
; 4.969 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[15]                                                                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.097     ; 4.834      ;
; 5.049 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[35]                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.089     ; 4.857      ;
; 5.049 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.089     ; 4.857      ;
; 5.049 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.089     ; 4.857      ;
; 5.049 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56]                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.089     ; 4.857      ;
; 5.049 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[122]                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.089     ; 4.857      ;
; 5.137 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_8                                                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.086     ; 4.656      ;
; 5.137 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_9                                                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.085     ; 4.657      ;
; 5.137 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_10                                                                                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.085     ; 4.657      ;
; 5.137 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_11                                                                                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.085     ; 4.657      ;
; 5.137 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_12                                                                                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.089     ; 4.653      ;
; 5.137 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_13                                                                                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.085     ; 4.657      ;
; 5.137 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_14                                                                                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.085     ; 4.657      ;
; 5.138 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_2                                                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.087     ; 4.654      ;
; 5.138 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_7                                                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.088     ; 4.653      ;
; 5.144 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe                                                                                                                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.122     ; 4.614      ;
; 5.144 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_1                                                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.122     ; 4.614      ;
; 5.155 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_3                                                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.115     ; 4.610      ;
; 5.160 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_5                                                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.108     ; 4.612      ;
; 5.160 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_6                                                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.108     ; 4.612      ;
; 5.161 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_15                                                                                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.110     ; 4.609      ;
; 5.161 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_4                                                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.110     ; 4.609      ;
; 5.170 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_cmd[3]                                                                                                                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.090     ; 4.638      ;
; 5.191 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_cmd[1]                                                                                                                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.097     ; 4.612      ;
; 5.191 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_cmd[2]                                                                                                                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.097     ; 4.612      ;
; 5.192 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_cmd[0]                                                                                                                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.091     ; 4.617      ;
; 5.268 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|rdata[0]                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.210      ; 4.871      ;
; 5.268 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|rdata[1]                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.210      ; 4.871      ;
; 5.268 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|rdata[2]                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.210      ; 4.871      ;
; 5.268 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|rdata[3]                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.210      ; 4.871      ;
; 5.268 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|rdata[4]                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.210      ; 4.871      ;
; 5.268 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|rdata[5]                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.210      ; 4.871      ;
; 5.268 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|rdata[6]                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.210      ; 4.871      ;
; 5.268 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|rdata[7]                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.210      ; 4.871      ;
; 5.382 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|jmp_adrs[2]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.094     ; 4.519      ;
; 5.382 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|jmp_adrs[1]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.094     ; 4.519      ;
; 5.382 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|jmp_adrs[0]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.094     ; 4.519      ;
; 5.382 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|abstauto.progbuf[4]                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.097     ; 4.516      ;
; 5.382 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.097     ; 4.516      ;
; 5.382 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[29] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.097     ; 4.516      ;
; 5.382 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.094     ; 4.519      ;
; 5.382 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|dm_state.RESUMING                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.094     ; 4.519      ;
; 5.382 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|dm_state.CMD_EXE                                                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.094     ; 4.519      ;
; 5.382 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|dm_state.HALTED                                                                                                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.094     ; 4.519      ;
; 5.382 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|dm_state.EXE_PNDG                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.094     ; 4.519      ;
; 5.382 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|abstcs.busy                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.094     ; 4.519      ;
; 5.383 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|resumereq_ack                                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.094     ; 4.518      ;
; 5.383 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|haltreq_ack                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.094     ; 4.518      ;
; 5.383 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|read_0                                                                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 4.533      ;
; 5.383 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|rvalid                                                                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 4.533      ;
; 5.383 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 4.533      ;
; 5.383 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 4.533      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                                                                                                 ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 15.987 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[7]                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.437     ; 3.571      ;
; 15.987 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[6]                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.437     ; 3.571      ;
; 15.987 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[3]                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.437     ; 3.571      ;
; 15.987 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[5]                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.437     ; 3.571      ;
; 15.987 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[1]                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.437     ; 3.571      ;
; 15.987 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[2]                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.437     ; 3.571      ;
; 15.987 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[4]                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.437     ; 3.571      ;
; 15.987 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[0]                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.437     ; 3.571      ;
; 16.327 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|clr_read_reg                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.433     ; 3.235      ;
; 16.327 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe1     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.433     ; 3.235      ;
; 16.327 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.433     ; 3.235      ;
; 16.327 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[1] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.433     ; 3.235      ;
; 16.327 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.433     ; 3.235      ;
; 16.327 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|stage3_reg                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.436     ; 3.232      ;
; 16.327 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe1     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.432     ; 3.236      ;
; 16.327 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.432     ; 3.236      ;
; 16.327 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|max_cnt_reg                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.440     ; 3.228      ;
; 16.327 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|stage4_reg                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.436     ; 3.232      ;
; 16.327 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|do_wrmemadd_reg                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.436     ; 3.232      ;
; 16.327 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|illegal_write_dly_reg                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.436     ; 3.232      ;
; 16.327 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|illegal_erase_dly_reg                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.436     ; 3.232      ;
; 16.327 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|epcs_id_reg2[3]                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.445     ; 3.223      ;
; 16.327 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|stage2_reg                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.436     ; 3.232      ;
; 16.327 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|cnt_bfend_reg                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.434     ; 3.234      ;
; 16.327 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|shftpgwr_data_reg                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.436     ; 3.232      ;
; 16.327 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|end_read_reg                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.434     ; 3.234      ;
; 16.327 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.432     ; 3.236      ;
; 16.327 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|epcs_id_reg2[1]                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.445     ; 3.223      ;
; 16.327 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|epcs_id_reg2[2]                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.445     ; 3.223      ;
; 16.327 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|epcs_id_reg2[4]                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.445     ; 3.223      ;
; 16.327 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|epcs_id_reg2[0]                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.445     ; 3.223      ;
; 16.327 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|ncs_reg                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.436     ; 3.232      ;
; 16.327 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|streg_datain_reg                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.436     ; 3.232      ;
; 16.327 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|add_msb_reg                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.434     ; 3.234      ;
; 16.328 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|clr_sid_reg                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.433     ; 3.234      ;
; 16.328 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|end1_cyc_reg                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.433     ; 3.234      ;
; 16.328 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|clr_write_reg2                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.453     ; 3.214      ;
; 16.328 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|epcs_id_reg2[7]                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.458     ; 3.209      ;
; 16.328 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|epcs_id_reg2[6]                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.458     ; 3.209      ;
; 16.328 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|buf_empty_reg                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.440     ; 3.227      ;
; 16.328 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|epcs_id_reg2[5]                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.458     ; 3.209      ;
; 16.328 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.444     ; 3.223      ;
; 16.328 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|maxcnt_shift_reg2                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.453     ; 3.214      ;
; 16.328 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[0]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.436     ; 3.231      ;
; 16.328 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[1]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.436     ; 3.231      ;
; 16.328 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[2]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.436     ; 3.231      ;
; 16.328 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[3]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.436     ; 3.231      ;
; 16.328 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[4]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.436     ; 3.231      ;
; 16.328 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[5]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.436     ; 3.231      ;
; 16.328 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[6]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.436     ; 3.231      ;
; 16.328 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[7]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.436     ; 3.231      ;
; 16.343 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|end_op_hdlyreg                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.417     ; 3.235      ;
; 16.343 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe1     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.416     ; 3.236      ;
; 16.343 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.416     ; 3.236      ;
; 16.343 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|clr_secprot_reg                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.416     ; 3.236      ;
; 16.343 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.416     ; 3.236      ;
; 16.343 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[0]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.421     ; 3.231      ;
; 16.343 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[1]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.421     ; 3.231      ;
; 16.343 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[2]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.421     ; 3.231      ;
; 16.343 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[3]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.421     ; 3.231      ;
; 16.343 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[4]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.421     ; 3.231      ;
; 16.343 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[5]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.421     ; 3.231      ;
; 16.343 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[6]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.421     ; 3.231      ;
; 16.343 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_det_reg                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.417     ; 3.235      ;
; 16.343 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[7]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.421     ; 3.231      ;
; 16.343 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|clr_write_reg                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.417     ; 3.235      ;
; 16.344 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|write_prot_reg                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.420     ; 3.231      ;
; 16.344 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|pgwrbuf_dataout[0]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.433     ; 3.218      ;
; 16.344 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|pgwrbuf_dataout[1]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.433     ; 3.218      ;
; 16.344 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|pgwrbuf_dataout[2]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.433     ; 3.218      ;
; 16.344 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|pgwrbuf_dataout[3]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.433     ; 3.218      ;
; 16.344 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|pgwrbuf_dataout[4]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.433     ; 3.218      ;
; 16.344 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|pgwrbuf_dataout[5]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.433     ; 3.218      ;
; 16.344 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|pgwrbuf_dataout[6]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.433     ; 3.218      ;
; 16.344 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|pgwrbuf_dataout[7]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.433     ; 3.218      ;
; 35.947 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.435     ; 3.613      ;
; 35.947 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.435     ; 3.613      ;
; 35.947 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.435     ; 3.613      ;
; 35.947 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.435     ; 3.613      ;
; 35.947 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.435     ; 3.613      ;
; 35.947 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.435     ; 3.613      ;
; 35.947 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.435     ; 3.613      ;
; 35.947 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[122]                                                                                                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.435     ; 3.613      ;
; 35.947 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[122]                                                                                                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.435     ; 3.613      ;
; 35.947 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.435     ; 3.613      ;
; 35.947 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.435     ; 3.613      ;
; 35.947 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.435     ; 3.613      ;
; 35.957 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.438     ; 3.600      ;
; 35.957 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                                                                                                                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.440     ; 3.598      ;
; 35.957 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                                                                                                                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.440     ; 3.598      ;
; 35.957 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.439     ; 3.599      ;
; 35.957 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.439     ; 3.599      ;
; 35.957 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.439     ; 3.599      ;
; 35.957 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.439     ; 3.599      ;
; 35.957 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.439     ; 3.599      ;
; 35.957 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.439     ; 3.599      ;
; 35.957 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.438     ; 3.600      ;
; 35.957 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.438     ; 3.600      ;
; 35.957 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.438     ; 3.600      ;
; 35.957 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.439     ; 3.599      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.304 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|jupdate                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.166      ; 2.857      ;
; 47.304 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.166      ; 2.857      ;
; 96.826 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.080      ;
; 96.826 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.080      ;
; 96.826 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.080      ;
; 96.826 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.080      ;
; 96.826 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.080      ;
; 96.826 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.080      ;
; 96.826 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.080      ;
; 96.826 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.080      ;
; 96.826 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.080      ;
; 96.826 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.080      ;
; 96.826 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.080      ;
; 96.826 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.080      ;
; 96.826 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.080      ;
; 96.845 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.062      ;
; 96.845 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.062      ;
; 96.845 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[9]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.062      ;
; 96.845 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[8]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.062      ;
; 96.845 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[7]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.062      ;
; 96.845 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[6]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.062      ;
; 96.845 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[5]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.062      ;
; 96.845 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[4]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.062      ;
; 96.845 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[3]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.062      ;
; 96.845 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[2]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.062      ;
; 96.845 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[1]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.062      ;
; 96.845 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[0]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.062      ;
; 96.845 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.062      ;
; 96.866 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|write                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 3.039      ;
; 96.866 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 3.039      ;
; 96.866 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 3.039      ;
; 96.888 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|write_valid                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.019      ;
; 96.888 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|write_stalled                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.019      ;
; 96.888 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|read                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.019      ;
; 96.888 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|read_req                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.019      ;
; 96.888 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.019      ;
; 96.888 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.019      ;
; 96.888 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.019      ;
; 97.050 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|state                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 2.857      ;
; 98.014 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.929      ;
; 98.032 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.886      ;
; 98.032 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.886      ;
; 98.032 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.886      ;
; 98.032 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.886      ;
; 98.032 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.886      ;
; 98.032 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.886      ;
; 98.032 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.886      ;
; 98.032 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.886      ;
; 98.032 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.886      ;
; 98.032 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.886      ;
; 98.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.735      ;
; 98.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.735      ;
; 98.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.735      ;
; 98.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.735      ;
; 98.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.735      ;
; 98.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.735      ;
; 98.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.735      ;
; 98.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.735      ;
; 98.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.735      ;
; 98.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.735      ;
; 98.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.735      ;
; 98.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.735      ;
; 98.271 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.660      ;
; 98.271 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.660      ;
; 98.271 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.660      ;
; 98.271 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.660      ;
; 98.271 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.660      ;
; 98.327 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.592      ;
; 98.327 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.592      ;
; 98.327 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.592      ;
; 98.327 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.592      ;
; 98.327 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.605      ;
; 98.327 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.605      ;
; 98.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.576      ;
; 98.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.576      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.238  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.456      ;
; 1.238  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.456      ;
; 1.247  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.451      ;
; 1.247  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.451      ;
; 1.247  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.451      ;
; 1.247  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.451      ;
; 1.253  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.471      ;
; 1.253  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.471      ;
; 1.300  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.517      ;
; 1.300  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.517      ;
; 1.300  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.517      ;
; 1.300  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.517      ;
; 1.300  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.517      ;
; 1.356  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.565      ;
; 1.356  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.565      ;
; 1.356  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.565      ;
; 1.356  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.565      ;
; 1.356  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.565      ;
; 1.356  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.565      ;
; 1.356  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.565      ;
; 1.356  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.565      ;
; 1.356  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.565      ;
; 1.356  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.565      ;
; 1.356  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.565      ;
; 1.356  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.565      ;
; 1.513  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.741      ;
; 1.552  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.755      ;
; 1.552  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.755      ;
; 1.552  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.755      ;
; 1.552  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.755      ;
; 1.552  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.755      ;
; 1.552  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.755      ;
; 1.552  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.755      ;
; 1.552  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.755      ;
; 1.552  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.755      ;
; 1.552  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.755      ;
; 2.473  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|state                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.698      ;
; 2.631  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|write_valid                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.855      ;
; 2.631  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|write_stalled                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.855      ;
; 2.631  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|read                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.855      ;
; 2.631  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|read_req                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.855      ;
; 2.631  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.855      ;
; 2.631  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.855      ;
; 2.631  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.855      ;
; 2.657  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.882      ;
; 2.657  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.882      ;
; 2.657  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[9]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.882      ;
; 2.657  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[8]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.882      ;
; 2.657  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[7]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.882      ;
; 2.657  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[6]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.882      ;
; 2.657  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[5]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.882      ;
; 2.657  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[4]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.882      ;
; 2.657  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[3]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.882      ;
; 2.657  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[2]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.882      ;
; 2.657  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[1]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.882      ;
; 2.657  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[0]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.882      ;
; 2.657  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.882      ;
; 2.665  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|write                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.888      ;
; 2.665  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.888      ;
; 2.665  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.888      ;
; 2.683  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.907      ;
; 2.683  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.907      ;
; 2.683  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.907      ;
; 2.683  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.907      ;
; 2.683  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.907      ;
; 2.683  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.907      ;
; 2.683  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.907      ;
; 2.683  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.907      ;
; 2.683  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.907      ;
; 2.683  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.907      ;
; 2.683  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.907      ;
; 2.683  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.907      ;
; 2.683  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.907      ;
; 52.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|jupdate                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.323      ; 2.698      ;
; 52.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.323      ; 2.698      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                                                                                                          ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 2.729 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_cnt[0]                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.132      ; 3.018      ;
; 2.729 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_cnt[1]                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.132      ; 3.018      ;
; 2.729 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.132      ; 3.018      ;
; 2.739 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_002|saved_grant[2]                                                                                                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.113      ; 3.009      ;
; 2.739 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_002|saved_grant[1]                                                                                                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.113      ; 3.009      ;
; 2.739 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.110      ; 3.006      ;
; 2.752 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50]                                                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.109      ; 3.018      ;
; 2.752 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.109      ; 3.018      ;
; 2.752 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.109      ; 3.018      ;
; 2.752 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.109      ; 3.018      ;
; 2.752 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.109      ; 3.018      ;
; 2.752 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.109      ; 3.018      ;
; 2.752 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.109      ; 3.018      ;
; 2.752 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.109      ; 3.018      ;
; 2.757 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.099      ; 3.013      ;
; 2.757 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.099      ; 3.013      ;
; 2.757 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.099      ; 3.013      ;
; 2.757 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.099      ; 3.013      ;
; 2.757 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.099      ; 3.013      ;
; 2.757 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.099      ; 3.013      ;
; 2.757 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.099      ; 3.013      ;
; 2.764 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.098      ; 3.019      ;
; 2.764 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.098      ; 3.019      ;
; 2.764 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.098      ; 3.019      ;
; 2.764 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.098      ; 3.019      ;
; 2.764 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]                                                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.098      ; 3.019      ;
; 2.764 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.098      ; 3.019      ;
; 2.764 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51]                                                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.098      ; 3.019      ;
; 2.764 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51]                                                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.098      ; 3.019      ;
; 2.764 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.098      ; 3.019      ;
; 2.765 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]                                                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.085      ; 3.007      ;
; 2.765 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][25]                                                                                                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.089      ; 3.011      ;
; 2.765 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.089      ; 3.011      ;
; 2.765 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][24]                                                                                                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.089      ; 3.011      ;
; 2.765 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][9]                                                                                                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.089      ; 3.011      ;
; 2.765 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][0]                                                                                                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.089      ; 3.011      ;
; 2.765 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.085      ; 3.007      ;
; 2.765 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]                                                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.085      ; 3.007      ;
; 2.765 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]                                                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.085      ; 3.007      ;
; 2.765 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]                                                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.085      ; 3.007      ;
; 2.765 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.085      ; 3.007      ;
; 2.765 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]                                                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.085      ; 3.007      ;
; 2.765 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][8]                                                                                                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.089      ; 3.011      ;
; 2.765 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.089      ; 3.011      ;
; 2.767 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.089      ; 3.013      ;
; 2.767 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]                                                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.089      ; 3.013      ;
; 2.767 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]                                                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.089      ; 3.013      ;
; 2.767 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]                                                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.089      ; 3.013      ;
; 2.768 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[10]                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.086      ; 3.011      ;
; 2.768 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[9]                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.086      ; 3.011      ;
; 2.768 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[7]                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.086      ; 3.011      ;
; 2.768 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[5]                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.086      ; 3.011      ;
; 2.768 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[4]                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.086      ; 3.011      ;
; 2.768 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[2]                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.086      ; 3.011      ;
; 2.768 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[3]                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.086      ; 3.011      ;
; 2.768 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[6]                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.086      ; 3.011      ;
; 2.768 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[12]                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.086      ; 3.011      ;
; 2.768 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[13]                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.086      ; 3.011      ;
; 2.768 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[15]                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.086      ; 3.011      ;
; 2.779 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|mem_addr[5]                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.078      ; 3.014      ;
; 2.779 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|mem_addr[10]                                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.078      ; 3.014      ;
; 2.779 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|mem_addr[14]                                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.077      ; 3.013      ;
; 2.779 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|mem_addr[15]                                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.078      ; 3.014      ;
; 2.779 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|mem_addr[16]                                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.077      ; 3.013      ;
; 2.779 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|mem_addr[17]                                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.078      ; 3.014      ;
; 2.779 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|mem_addr[18]                                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.078      ; 3.014      ;
; 2.779 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|mem_addr[19]                                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.078      ; 3.014      ;
; 2.779 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|mem_addr[20]                                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.078      ; 3.014      ;
; 2.782 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][4]                                                                                                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 3.019      ;
; 2.782 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][13]                                                                                                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 3.019      ;
; 2.782 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][21]                                                                                                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 3.019      ;
; 2.782 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][14]                                                                                                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 3.019      ;
; 2.782 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][6]                                                                                                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 3.019      ;
; 2.782 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][12]                                                                                                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 3.019      ;
; 2.782 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][22]                                                                                                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 3.019      ;
; 2.782 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][20]                                                                                                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 3.019      ;
; 2.784 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_avl_mem_translator|burstcount_reg[0]                                                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.074      ; 3.015      ;
; 2.784 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_avl_mem_translator|address_reg[5]                                                                                                                                                                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.074      ; 3.015      ;
; 2.784 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_avl_mem_translator|address_reg[6]                                                                                                                                                                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.074      ; 3.015      ;
; 2.784 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_avl_mem_translator|address_reg[10]                                                                                                                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.074      ; 3.015      ;
; 2.784 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_avl_mem_translator|address_reg[11]                                                                                                                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.074      ; 3.015      ;
; 2.784 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_avl_mem_translator|address_reg[13]                                                                                                                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.074      ; 3.015      ;
; 2.784 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_avl_mem_translator|address_reg[14]                                                                                                                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.074      ; 3.015      ;
; 2.784 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_avl_mem_translator|address_reg[15]                                                                                                                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.074      ; 3.015      ;
; 2.784 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_avl_mem_translator|address_reg[16]                                                                                                                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.074      ; 3.015      ;
; 2.784 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_avl_mem_translator|address_reg[17]                                                                                                                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.074      ; 3.015      ;
; 3.117 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|mem_burstcount[0]                                                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; -0.259     ; 3.015      ;
; 3.117 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|clr_rstat_reg                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; -0.245     ; 3.029      ;
; 3.117 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|write_reg                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; -0.249     ; 3.025      ;
; 3.117 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sprot_rstat_reg                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; -0.245     ; 3.029      ;
; 3.117 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|start_sppoll_reg                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; -0.245     ; 3.029      ;
; 3.117 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|start_sppoll_reg2                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; -0.245     ; 3.029      ;
; 3.117 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:read_flag_status_cntr|a_graycounter_9vg:auto_generated|dffe1     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; -0.245     ; 3.029      ;
; 3.117 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:read_flag_status_cntr|a_graycounter_9vg:auto_generated|dffe2a[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; -0.245     ; 3.029      ;
; 3.117 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|clr_secprot_reg1                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; -0.245     ; 3.029      ;
; 3.117 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_int[4]                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; -0.249     ; 3.025      ;
; 3.117 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_int[6]                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; -0.249     ; 3.025      ;
; 3.117 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_int[3]                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; -0.249     ; 3.025      ;
; 3.117 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_int[2]                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; -0.249     ; 3.025      ;
; 3.117 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|bulk_erase_reg                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; -0.249     ; 3.025      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                              ; To Node                                                                                                                                                                                                                                                      ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 3.601 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|niosv_instr_buffer:buffer_inst|read_addr[0]                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.480      ; 4.238      ;
; 3.601 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.477      ; 4.235      ;
; 3.601 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.477      ; 4.235      ;
; 3.601 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.477      ; 4.235      ;
; 3.601 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.477      ; 4.235      ;
; 3.601 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.477      ; 4.235      ;
; 3.601 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.477      ; 4.235      ;
; 3.601 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.477      ; 4.235      ;
; 3.601 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.477      ; 4.235      ;
; 3.601 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.477      ; 4.235      ;
; 3.601 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.477      ; 4.235      ;
; 3.601 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.477      ; 4.235      ;
; 3.601 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.477      ; 4.235      ;
; 3.601 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.477      ; 4.235      ;
; 3.602 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.463      ; 4.222      ;
; 3.602 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[9] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.463      ; 4.222      ;
; 3.602 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.463      ; 4.222      ;
; 3.602 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[8] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.463      ; 4.222      ;
; 3.602 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.476      ; 4.235      ;
; 3.602 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.476      ; 4.235      ;
; 3.602 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.476      ; 4.235      ;
; 3.602 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.476      ; 4.235      ;
; 3.602 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.476      ; 4.235      ;
; 3.602 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.476      ; 4.235      ;
; 3.602 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.476      ; 4.235      ;
; 3.602 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[122]                                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.476      ; 4.235      ;
; 3.602 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.476      ; 4.235      ;
; 3.602 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.476      ; 4.235      ;
; 3.602 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.476      ; 4.235      ;
; 3.603 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rdata_fifo|out_payload[14]                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.475      ; 4.235      ;
; 3.603 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rdata_fifo|out_payload[0]                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.475      ; 4.235      ;
; 3.603 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rdata_fifo|out_payload[8]                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.475      ; 4.235      ;
; 3.603 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rdata_fifo|out_payload[13]                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.475      ; 4.235      ;
; 3.603 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rdata_fifo|out_payload[5]                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.475      ; 4.235      ;
; 3.606 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.470      ; 4.233      ;
; 3.606 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.470      ; 4.233      ;
; 3.612 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_instr_valid                                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.465      ; 4.234      ;
; 3.612 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_gpr_wr_en                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.465      ; 4.234      ;
; 3.621 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_instr_word[5]                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.456      ; 4.234      ;
; 3.621 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_instr_word[30]                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.456      ; 4.234      ;
; 3.622 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.459      ; 4.238      ;
; 3.625 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.452      ; 4.234      ;
; 3.625 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.452      ; 4.234      ;
; 3.625 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.452      ; 4.234      ;
; 3.625 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.452      ; 4.234      ;
; 3.625 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.452      ; 4.234      ;
; 3.625 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.452      ; 4.234      ;
; 3.625 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.452      ; 4.234      ;
; 3.625 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.452      ; 4.234      ;
; 3.626 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[2][23]                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.451      ; 4.234      ;
; 3.626 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.451      ; 4.234      ;
; 3.626 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.451      ; 4.234      ;
; 3.626 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.451      ; 4.234      ;
; 3.626 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.451      ; 4.234      ;
; 3.626 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.451      ; 4.234      ;
; 3.627 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rdata_fifo|out_payload[4]                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.450      ; 4.234      ;
; 3.627 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.451      ; 4.235      ;
; 3.627 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rdata_fifo|out_payload[10]                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.450      ; 4.234      ;
; 3.627 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rdata_fifo|out_payload[9]                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.450      ; 4.234      ;
; 3.627 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.451      ; 4.235      ;
; 3.627 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rdata_fifo|out_payload[1]                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.450      ; 4.234      ;
; 3.627 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rdata_fifo|out_payload[3]                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.450      ; 4.234      ;
; 3.627 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.451      ; 4.235      ;
; 3.627 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.451      ; 4.235      ;
; 3.627 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.451      ; 4.235      ;
; 3.627 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rdata_fifo|out_payload[11]                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.450      ; 4.234      ;
; 3.627 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rdata_fifo|out_payload[6]                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.450      ; 4.234      ;
; 3.627 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.451      ; 4.235      ;
; 3.628 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.441      ; 4.226      ;
; 3.628 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.441      ; 4.226      ;
; 3.631 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rdata_fifo|out_payload[2]                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.447      ; 4.235      ;
; 3.631 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rdata_fifo|out_payload[7]                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.447      ; 4.235      ;
; 3.631 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rdata_fifo|out_payload[15]                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.447      ; 4.235      ;
; 3.631 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rdata_fifo|out_payload[12]                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.447      ; 4.235      ;
; 3.635 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_redirect_pc[29]                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.439      ; 4.231      ;
; 3.635 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|address_reg[9]                                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.428      ; 4.220      ;
; 3.635 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|address_reg[8]                                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.428      ; 4.220      ;
; 3.635 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|address_reg[5]                                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.428      ; 4.220      ;
; 3.635 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|address_reg[0]                                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.428      ; 4.220      ;
; 3.635 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|address_reg[2]                                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.428      ; 4.220      ;
; 3.636 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[5]                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.436      ; 4.229      ;
; 3.636 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[29]                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.432      ; 4.225      ;
; 3.636 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[17]                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.436      ; 4.229      ;
; 3.636 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[25]                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.436      ; 4.229      ;
; 3.636 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_instr_word[4]                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.442      ; 4.235      ;
; 3.636 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_instr_word[6]                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.442      ; 4.235      ;
; 3.636 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_instr_word[2]                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.442      ; 4.235      ;
; 3.637 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mcause.code[3]                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.437      ; 4.231      ;
; 3.637 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mcause.code[1]                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.437      ; 4.231      ;
; 3.637 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mcause.code[4]                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.437      ; 4.231      ;
; 3.637 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mcause.code[0]                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.437      ; 4.231      ;
; 3.639 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[16]                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.424      ; 4.220      ;
; 3.639 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[3]                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.424      ; 4.220      ;
; 3.639 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[19]                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.424      ; 4.220      ;
; 3.639 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[2]                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.424      ; 4.220      ;
; 3.639 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[7]                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.424      ; 4.220      ;
; 3.639 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[11]                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.424      ; 4.220      ;
; 3.639 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[8]                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.424      ; 4.220      ;
; 3.639 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[15]                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.424      ; 4.220      ;
; 3.639 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[21]                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.424      ; 4.220      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 120
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.700
Worst Case Available Settling Time: 11.139 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                ;
+------------+-----------------+--------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                 ; Note ;
+------------+-----------------+--------------------------------------------+------+
; 95.51 MHz  ; 95.51 MHz       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ;      ;
; 119.52 MHz ; 119.52 MHz      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ;      ;
; 179.92 MHz ; 179.92 MHz      ; altera_reserved_tck                        ;      ;
; 221.29 MHz ; 221.29 MHz      ; EXT_CLK_50MHz                              ;      ;
+------------+-----------------+--------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                  ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 1.633  ; 0.000         ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 14.765 ; 0.000         ;
; EXT_CLK_50MHz                              ; 15.481 ; 0.000         ;
; altera_reserved_tck                        ; 47.221 ; 0.000         ;
+--------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                  ;
+--------------------------------------------+-------+---------------+
; Clock                                      ; Slack ; End Point TNS ;
+--------------------------------------------+-------+---------------+
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.293 ; 0.000         ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.298 ; 0.000         ;
; altera_reserved_tck                        ; 0.311 ; 0.000         ;
; EXT_CLK_50MHz                              ; 0.312 ; 0.000         ;
+--------------------------------------------+-------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                               ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 5.432  ; 0.000         ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 16.424 ; 0.000         ;
; altera_reserved_tck                        ; 47.636 ; 0.000         ;
+--------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                               ;
+--------------------------------------------+-------+---------------+
; Clock                                      ; Slack ; End Point TNS ;
+--------------------------------------------+-------+---------------+
; altera_reserved_tck                        ; 1.117 ; 0.000         ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 2.454 ; 0.000         ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 3.257 ; 0.000         ;
+--------------------------------------------+-------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                    ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 4.737  ; 0.000         ;
; EXT_CLK_50MHz                              ; 9.587  ; 0.000         ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 19.738 ; 0.000         ;
; altera_reserved_tck                        ; 49.498 ; 0.000         ;
+--------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                               ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 1.633 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[22]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 8.296      ;
; 1.661 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[20]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.036     ; 8.298      ;
; 1.663 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[30]_OTERM184                                                                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.033     ; 8.299      ;
; 1.663 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[31]_OTERM180                                                                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.033     ; 8.299      ;
; 1.665 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[11]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.045     ; 8.285      ;
; 1.669 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[22]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 8.268      ;
; 1.679 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[27]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.026     ; 8.290      ;
; 1.683 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[4]_OTERM7                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.343     ; 7.969      ;
; 1.694 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[16]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.049     ; 8.252      ;
; 1.694 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[21]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.020     ; 8.281      ;
; 1.695 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_op[0]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.352     ; 7.948      ;
; 1.695 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_d_expn_OTERM136                                                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.352     ; 7.948      ;
; 1.696 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_reg_incorrect                                                                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.352     ; 7.947      ;
; 1.697 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_op[2]_OTERM138                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.352     ; 7.946      ;
; 1.698 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_d_expn_type[3]                                                                                                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.352     ; 7.945      ;
; 1.699 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[30]_OTERM184                                                                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.025     ; 8.271      ;
; 1.699 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[31]_OTERM180                                                                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.025     ; 8.271      ;
; 1.702 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[20]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.028     ; 8.265      ;
; 1.708 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[11]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.037     ; 8.250      ;
; 1.713 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[7]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.029     ; 8.253      ;
; 1.713 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[5]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.029     ; 8.253      ;
; 1.713 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[25]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.029     ; 8.253      ;
; 1.714 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[4]_OTERM7                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.351     ; 7.930      ;
; 1.720 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[27]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.018     ; 8.257      ;
; 1.737 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[16]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.041     ; 8.217      ;
; 1.739 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[21]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.012     ; 8.244      ;
; 1.754 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_multicycle_instr                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.354     ; 7.887      ;
; 1.757 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[7]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.021     ; 8.217      ;
; 1.757 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[5]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.021     ; 8.217      ;
; 1.757 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[25]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.021     ; 8.217      ;
; 1.758 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_op[1]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.354     ; 7.883      ;
; 1.761 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[14]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.001     ; 8.233      ;
; 1.797 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[22]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 8.151      ;
; 1.825 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_serial_com_s1_agent_rdata_fifo|mem_used[0]                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|tdata2[22]                                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.046     ; 8.124      ;
; 1.827 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[30]_OTERM184                                                                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.014     ; 8.154      ;
; 1.827 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[31]_OTERM180                                                                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.014     ; 8.154      ;
; 1.827 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[23]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 8.125      ;
; 1.828 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[20]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.017     ; 8.150      ;
; 1.832 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[11]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.026     ; 8.137      ;
; 1.832 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[14]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.007      ; 8.170      ;
; 1.846 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[27]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.007     ; 8.142      ;
; 1.861 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[16]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.030     ; 8.104      ;
; 1.861 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[21]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.001     ; 8.133      ;
; 1.862 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[6]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 8.075      ;
; 1.869 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[10]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.057     ; 8.069      ;
; 1.870 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[2]_OTERM13                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.003      ; 8.128      ;
; 1.871 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[19]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 8.074      ;
; 1.879 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[13]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.057     ; 8.059      ;
; 1.880 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[7]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.010     ; 8.105      ;
; 1.880 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[5]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.010     ; 8.105      ;
; 1.880 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[25]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.010     ; 8.105      ;
; 1.880 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_serial_com_s1_agent_rdata_fifo|mem_used[0]                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.239      ; 8.379      ;
; 1.881 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[4]_OTERM7                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.332     ; 7.782      ;
; 1.881 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[12]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.037     ; 8.077      ;
; 1.881 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpo2_ledg_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|tdata2[22]                                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.060     ; 8.054      ;
; 1.884 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|hart_readdatavalid                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|tdata2[22]                                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 8.060      ;
; 1.888 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[15]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 8.057      ;
; 1.888 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[9]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 8.057      ;
; 1.889 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[18]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.024     ; 8.082      ;
; 1.896 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_timer_msip:timer_module|hart_readdatavalid                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|tdata2[22]                                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.060     ; 8.039      ;
; 1.898 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[6]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 8.047      ;
; 1.901 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[2]_OTERM13                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.005     ; 8.089      ;
; 1.902 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[28]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.022     ; 8.071      ;
; 1.902 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[26]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.022     ; 8.071      ;
; 1.902 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[30]_OTERM182                                                                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.022     ; 8.071      ;
; 1.905 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[10]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.049     ; 8.041      ;
; 1.907 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[19]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 8.046      ;
; 1.909 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[17]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 8.036      ;
; 1.911 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[24]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 8.041      ;
; 1.913 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[22]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 8.029      ;
; 1.915 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[13]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.049     ; 8.031      ;
; 1.916 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_decoder:instr_decoder_inst|D_exe_s1[4]~76_OTERM168                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.032     ; 8.047      ;
; 1.917 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[12]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.029     ; 8.049      ;
; 1.919 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem_used[0]                                                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|tdata2[22]                                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.061     ; 8.015      ;
; 1.923 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[8]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.023     ; 8.049      ;
; 1.923 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem_used[0]                                                                                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|tdata2[22]                                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.065     ; 8.007      ;
; 1.925 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[18]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.016     ; 8.054      ;
; 1.928 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[14]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.018      ; 8.085      ;
; 1.928 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_serial_com_s1_agent_rdata_fifo|mem_used[0]                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.247      ; 8.339      ;
; 1.936 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpo2_ledg_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.225      ; 8.309      ;
; 1.938 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[28]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.014     ; 8.043      ;
; 1.938 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[26]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.014     ; 8.043      ;
; 1.938 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[30]_OTERM182                                                                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.014     ; 8.043      ;
; 1.939 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|hart_readdatavalid                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.234      ; 8.315      ;
; 1.941 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[15]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 8.012      ;
; 1.941 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[9]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 8.012      ;
; 1.943 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[30]_OTERM184                                                                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.020     ; 8.032      ;
; 1.943 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[31]_OTERM180                                                                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.020     ; 8.032      ;
; 1.946 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[20]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.023     ; 8.026      ;
; 1.947 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_decoder:instr_decoder_inst|D_exe_s1[4]~76_OTERM168                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.040     ; 8.008      ;
; 1.947 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[23]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.035     ; 8.013      ;
; 1.947 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[24]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.035     ; 8.013      ;
; 1.949 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_serial_com_s1_agent_rsp_fifo|mem[0][122]                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|tdata2[22]                                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.046     ; 8.000      ;
; 1.951 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[1]_OTERM15                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.033     ; 8.011      ;
; 1.951 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_timer_msip:timer_module|hart_readdatavalid                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.225      ; 8.294      ;
; 1.951 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dcsr.cause[2]                                                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|tdata2[22]                                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.045     ; 7.999      ;
; 1.952 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[11]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.032     ; 8.011      ;
; 1.954 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[17]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 7.999      ;
; 1.963 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[8]                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.015     ; 8.017      ;
; 1.964 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[27]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.013     ; 8.018      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                                                                                                                                                ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 14.765 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[1]                                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.048     ; 5.182      ;
; 14.765 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[0]                                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.048     ; 5.182      ;
; 14.867 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[17]                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.035     ; 5.093      ;
; 14.867 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[16]                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.035     ; 5.093      ;
; 14.867 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[18]                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.035     ; 5.093      ;
; 14.867 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[19]                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.035     ; 5.093      ;
; 14.867 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[20]                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.035     ; 5.093      ;
; 14.867 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[21]                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.035     ; 5.093      ;
; 14.867 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[22]                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.035     ; 5.093      ;
; 15.036 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[11]                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.045     ; 4.914      ;
; 15.036 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[8]                                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.045     ; 4.914      ;
; 15.036 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[14]                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.045     ; 4.914      ;
; 15.045 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|end_read_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.044     ; 4.906      ;
; 15.045 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|end_read_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.044     ; 4.906      ;
; 15.045 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|end_read_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe1                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.044     ; 4.906      ;
; 15.056 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[1]                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.044     ; 4.895      ;
; 15.081 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[0]                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.044     ; 4.870      ;
; 15.129 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|end1_cyc_reg                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.063     ; 4.803      ;
; 15.155 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_det_reg                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.053     ; 4.787      ;
; 15.159 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|end1_cyc_reg                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.067     ; 4.769      ;
; 15.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[7]                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.065     ; 4.751      ;
; 15.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[7]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.068     ; 4.748      ;
; 15.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[6]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.068     ; 4.748      ;
; 15.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[3]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.068     ; 4.748      ;
; 15.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[5]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.068     ; 4.748      ;
; 15.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[1]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.068     ; 4.748      ;
; 15.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[2]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.068     ; 4.748      ;
; 15.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[4]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.068     ; 4.748      ;
; 15.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[0]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.068     ; 4.748      ;
; 15.185 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_det_reg                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.057     ; 4.753      ;
; 15.209 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[7]                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.069     ; 4.717      ;
; 15.209 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[7]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.072     ; 4.714      ;
; 15.209 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[6]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.072     ; 4.714      ;
; 15.209 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[3]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.072     ; 4.714      ;
; 15.209 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[5]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.072     ; 4.714      ;
; 15.209 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[1]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.072     ; 4.714      ;
; 15.209 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[2]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.072     ; 4.714      ;
; 15.209 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[4]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.072     ; 4.714      ;
; 15.209 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[0]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.072     ; 4.714      ;
; 15.285 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|stage4_reg                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.043     ; 4.667      ;
; 15.285 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|stage4_reg                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.043     ; 4.667      ;
; 15.285 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|stage4_reg                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe1                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.043     ; 4.667      ;
; 15.340 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.075     ; 4.580      ;
; 15.370 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.079     ; 4.546      ;
; 15.375 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.060     ; 4.560      ;
; 15.375 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.060     ; 4.560      ;
; 15.375 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe1                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.060     ; 4.560      ;
; 15.378 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_burstcount[2]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.049     ; 4.568      ;
; 15.395 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|write_prot_reg                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.056     ; 4.544      ;
; 15.398 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[8]                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.045     ; 4.552      ;
; 15.398 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[13]                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.045     ; 4.552      ;
; 15.405 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.064     ; 4.526      ;
; 15.405 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.064     ; 4.526      ;
; 15.405 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe1                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.064     ; 4.526      ;
; 15.425 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|write_prot_reg                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.060     ; 4.510      ;
; 15.426 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|write_reg                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|end1_cyc_reg                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.077     ; 4.492      ;
; 15.427 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~portb_address_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.172      ; 4.765      ;
; 15.433 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[2]                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.044     ; 4.518      ;
; 15.433 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[3]                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.044     ; 4.518      ;
; 15.433 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[4]                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.044     ; 4.518      ;
; 15.433 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[5]                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.044     ; 4.518      ;
; 15.433 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[6]                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.044     ; 4.518      ;
; 15.433 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[9]                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.044     ; 4.518      ;
; 15.433 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[10]                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.044     ; 4.518      ;
; 15.433 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[11]                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.044     ; 4.518      ;
; 15.436 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|stage3_reg                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.043     ; 4.516      ;
; 15.436 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|stage3_reg                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.043     ; 4.516      ;
; 15.436 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|stage3_reg                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe1                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.043     ; 4.516      ;
; 15.447 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|fast_read_reg                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|end1_cyc_reg                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.067     ; 4.481      ;
; 15.455 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_data_reg_full[1]                                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.041     ; 4.499      ;
; 15.455 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_data_reg_full[2]                                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.041     ; 4.499      ;
; 15.455 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_data_reg_full[3]                                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.041     ; 4.499      ;
; 15.457 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[3]                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.065     ; 4.473      ;
; 15.461 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|write_reg                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_det_reg                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.067     ; 4.467      ;
; 15.464 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|fast_read_reg                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_det_reg                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.057     ; 4.474      ;
; 15.471 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.047     ; 4.477      ;
; 15.471 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.047     ; 4.477      ;
; 15.471 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe1                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.047     ; 4.477      ;
; 15.474 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[10]                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.262      ; 4.783      ;
; 15.474 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[9]                                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.262      ; 4.783      ;
; 15.474 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[7]                                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.262      ; 4.783      ;
; 15.474 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[5]                                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.262      ; 4.783      ;
; 15.474 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[4]                                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.262      ; 4.783      ;
; 15.474 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[2]                                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.262      ; 4.783      ;
; 15.474 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[3]                                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.262      ; 4.783      ;
; 15.474 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[6]                                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.262      ; 4.783      ;
; 15.474 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[12]                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.262      ; 4.783      ;
; 15.474 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[13]                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.262      ; 4.783      ;
; 15.474 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[15]                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.262      ; 4.783      ;
; 15.485 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|write_reg                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[7]                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.079     ; 4.431      ;
; 15.485 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|write_reg                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[7]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.082     ; 4.428      ;
; 15.485 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|write_reg                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[6]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.082     ; 4.428      ;
; 15.485 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|write_reg                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[3]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.082     ; 4.428      ;
; 15.485 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|write_reg                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[5]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.082     ; 4.428      ;
; 15.485 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|write_reg                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[1]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.082     ; 4.428      ;
; 15.485 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|write_reg                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[2]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.082     ; 4.428      ;
; 15.485 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|write_reg                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[4]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.082     ; 4.428      ;
; 15.485 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|write_reg                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[0]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.082     ; 4.428      ;
; 15.487 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[3]                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.069     ; 4.439      ;
; 15.488 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|fast_read_reg                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[7]                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.069     ; 4.438      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'EXT_CLK_50MHz'                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                    ; To Node                                                                                                                                                                                      ; Launch Clock  ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------------+
; 15.481 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.383     ; 4.131      ;
; 15.481 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.383     ; 4.131      ;
; 15.487 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.383     ; 4.125      ;
; 15.487 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.383     ; 4.125      ;
; 15.561 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.052     ; 4.382      ;
; 15.561 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.052     ; 4.382      ;
; 15.566 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.052     ; 4.377      ;
; 15.566 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.052     ; 4.377      ;
; 15.725 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.383     ; 3.887      ;
; 15.725 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.383     ; 3.887      ;
; 15.730 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.383     ; 3.882      ;
; 15.730 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.383     ; 3.882      ;
; 15.793 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.052     ; 4.150      ;
; 15.793 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.052     ; 4.150      ;
; 15.798 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.052     ; 4.145      ;
; 15.798 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.052     ; 4.145      ;
; 15.803 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.382     ; 3.810      ;
; 15.807 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.382     ; 3.806      ;
; 15.809 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.382     ; 3.804      ;
; 15.813 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.382     ; 3.800      ;
; 15.883 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.051     ; 4.061      ;
; 15.887 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.051     ; 4.057      ;
; 15.888 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.051     ; 4.056      ;
; 15.892 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.051     ; 4.052      ;
; 16.017 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.383     ; 3.595      ;
; 16.017 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.383     ; 3.595      ;
; 16.023 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.383     ; 3.589      ;
; 16.023 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.383     ; 3.589      ;
; 16.057 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.382     ; 3.556      ;
; 16.061 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.382     ; 3.552      ;
; 16.078 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.382     ; 3.535      ;
; 16.078 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.382     ; 3.535      ;
; 16.094 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.052     ; 3.849      ;
; 16.094 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.052     ; 3.849      ;
; 16.094 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.052     ; 3.849      ;
; 16.094 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.052     ; 3.849      ;
; 16.117 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 3.823      ;
; 16.117 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 3.823      ;
; 16.136 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.051     ; 3.808      ;
; 16.140 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.051     ; 3.804      ;
; 16.146 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.051     ; 3.798      ;
; 16.146 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.051     ; 3.798      ;
; 16.157 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][122]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.382     ; 3.456      ;
; 16.163 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][122]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.382     ; 3.450      ;
; 16.235 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 3.705      ;
; 16.235 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 3.705      ;
; 16.237 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][122]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.051     ; 3.707      ;
; 16.242 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][122]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.051     ; 3.702      ;
; 16.250 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.383     ; 3.362      ;
; 16.250 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.383     ; 3.362      ;
; 16.255 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.383     ; 3.357      ;
; 16.255 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.383     ; 3.357      ;
; 16.318 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.052     ; 3.625      ;
; 16.318 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.052     ; 3.625      ;
; 16.323 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.052     ; 3.620      ;
; 16.323 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.052     ; 3.620      ;
; 16.350 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.067     ; 3.578      ;
; 16.352 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.067     ; 3.576      ;
; 16.356 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.067     ; 3.572      ;
; 16.358 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.067     ; 3.570      ;
; 16.361 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.384     ; 3.250      ;
; 16.361 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.384     ; 3.250      ;
; 16.398 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.383     ; 3.214      ;
; 16.398 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.383     ; 3.214      ;
; 16.411 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][122]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.382     ; 3.202      ;
; 16.420 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|packet_in_progress                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.383     ; 3.192      ;
; 16.421 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|packet_in_progress                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.383     ; 3.191      ;
; 16.430 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; 0.264      ; 3.829      ;
; 16.432 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; 0.264      ; 3.827      ;
; 16.435 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; 0.264      ; 3.824      ;
; 16.437 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; 0.264      ; 3.822      ;
; 16.439 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.054     ; 3.502      ;
; 16.443 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.054     ; 3.498      ;
; 16.452 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][122]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.382     ; 3.161      ;
; 16.489 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|packet_in_progress                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.052     ; 3.454      ;
; 16.489 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|packet_in_progress                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.052     ; 3.454      ;
; 16.490 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][122]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.051     ; 3.454      ;
; 16.520 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][122]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.051     ; 3.424      ;
; 16.557 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][122]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.383     ; 3.055      ;
; 16.572 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.054     ; 3.369      ;
; 16.576 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.054     ; 3.365      ;
; 16.580 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.384     ; 3.031      ;
; 16.580 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.384     ; 3.031      ;
; 16.604 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.067     ; 3.324      ;
; 16.606 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.067     ; 3.322      ;
; 16.617 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.383     ; 2.995      ;
; 16.617 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.383     ; 2.995      ;
; 16.642 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 3.298      ;
; 16.642 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 3.298      ;
; 16.645 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|packet_in_progress                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.383     ; 2.967      ;
; 16.648 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.067     ; 3.280      ;
; 16.650 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.067     ; 3.278      ;
; 16.650 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|packet_in_progress                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.383     ; 2.962      ;
; 16.657 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|av_readdata_pre[0]                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.384     ; 2.954      ;
; 16.659 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|av_readdata_pre[1]                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.384     ; 2.952      ;
; 16.683 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; 0.264      ; 3.576      ;
; 16.685 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; 0.264      ; 3.574      ;
; 16.694 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][122]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.383     ; 2.918      ;
; 16.700 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][122]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.383     ; 2.912      ;
; 16.713 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|packet_in_progress                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.052     ; 3.230      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.221 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.255      ; 3.029      ;
; 47.226 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.255      ; 3.024      ;
; 47.245 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|jupdate                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.232      ; 2.982      ;
; 47.252 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|jupdate                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.229      ; 2.972      ;
; 47.264 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 2.972      ;
; 47.319 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.255      ; 2.931      ;
; 47.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.255      ; 2.848      ;
; 47.468 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.237      ; 2.764      ;
; 47.518 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 2.718      ;
; 47.552 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|jupdate                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.232      ; 2.675      ;
; 47.612 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 2.624      ;
; 47.817 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[0]                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.254      ; 2.432      ;
; 47.851 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 2.386      ;
; 47.871 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 2.365      ;
; 47.881 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.255      ; 2.369      ;
; 47.956 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[0]                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.254      ; 2.293      ;
; 47.969 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 2.268      ;
; 47.983 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|jupdate                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.219      ; 2.231      ;
; 47.990 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.236      ; 2.241      ;
; 48.015 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 2.221      ;
; 48.131 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.251      ; 2.115      ;
; 48.209 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 2.028      ;
; 48.458 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 1.778      ;
; 48.826 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 1.411      ;
; 49.493 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.240      ; 0.742      ;
; 94.982 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[2]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.235      ; 5.248      ;
; 94.982 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[17]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.235      ; 5.248      ;
; 94.982 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[18]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.235      ; 5.248      ;
; 94.982 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[19]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.235      ; 5.248      ;
; 94.982 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[1]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.235      ; 5.248      ;
; 94.982 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[24]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.235      ; 5.248      ;
; 94.982 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[11]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.235      ; 5.248      ;
; 94.982 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[10]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.235      ; 5.248      ;
; 94.982 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[13]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.235      ; 5.248      ;
; 94.982 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[3]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.235      ; 5.248      ;
; 95.045 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[9]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.883      ;
; 95.079 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[2]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.238      ; 5.154      ;
; 95.079 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[17]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.238      ; 5.154      ;
; 95.079 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[18]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.238      ; 5.154      ;
; 95.079 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[19]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.238      ; 5.154      ;
; 95.079 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[1]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.238      ; 5.154      ;
; 95.079 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[24]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.238      ; 5.154      ;
; 95.079 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[11]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.238      ; 5.154      ;
; 95.079 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[10]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.238      ; 5.154      ;
; 95.079 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[13]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.238      ; 5.154      ;
; 95.079 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[3]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.238      ; 5.154      ;
; 95.098 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[22]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.214      ; 5.111      ;
; 95.098 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[20]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.214      ; 5.111      ;
; 95.098 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[14]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.214      ; 5.111      ;
; 95.138 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[21]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.215      ; 5.072      ;
; 95.138 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[26]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.215      ; 5.072      ;
; 95.138 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[6]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.215      ; 5.072      ;
; 95.138 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[12]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.215      ; 5.072      ;
; 95.138 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[4]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.215      ; 5.072      ;
; 95.140 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[16]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.216      ; 5.071      ;
; 95.140 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[0]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.216      ; 5.071      ;
; 95.140 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[25]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.216      ; 5.071      ;
; 95.140 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[5]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.216      ; 5.071      ;
; 95.140 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[8]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.216      ; 5.071      ;
; 95.140 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[9]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.216      ; 5.071      ;
; 95.141 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[2]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.238      ; 5.092      ;
; 95.141 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[17]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.238      ; 5.092      ;
; 95.141 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[18]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.238      ; 5.092      ;
; 95.141 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[19]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.238      ; 5.092      ;
; 95.141 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[1]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.238      ; 5.092      ;
; 95.141 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[24]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.238      ; 5.092      ;
; 95.141 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[11]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.238      ; 5.092      ;
; 95.141 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[10]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.238      ; 5.092      ;
; 95.141 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[13]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.238      ; 5.092      ;
; 95.141 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[3]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.238      ; 5.092      ;
; 95.151 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[2]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.763      ;
; 95.151 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[17]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.763      ;
; 95.151 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[18]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.763      ;
; 95.151 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[19]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.763      ;
; 95.151 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[1]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.763      ;
; 95.151 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[24]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.763      ;
; 95.151 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[11]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.763      ;
; 95.151 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[10]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.763      ;
; 95.151 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[13]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.763      ;
; 95.151 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[3]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.763      ;
; 95.203 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[22]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.217      ; 5.009      ;
; 95.203 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[20]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.217      ; 5.009      ;
; 95.203 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[14]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.217      ; 5.009      ;
; 95.235 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[21]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.218      ; 4.978      ;
; 95.235 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[26]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.218      ; 4.978      ;
; 95.235 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[6]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.218      ; 4.978      ;
; 95.235 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[12]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.218      ; 4.978      ;
; 95.235 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[4]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.218      ; 4.978      ;
; 95.237 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[16]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.219      ; 4.977      ;
; 95.237 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[0]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.219      ; 4.977      ;
; 95.237 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[25]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.219      ; 4.977      ;
; 95.237 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[5]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.219      ; 4.977      ;
; 95.237 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[8]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.219      ; 4.977      ;
; 95.237 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[9]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.219      ; 4.977      ;
; 95.260 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[8]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.668      ;
; 95.260 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[11]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.668      ;
; 95.260 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[2]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.668      ;
; 95.260 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[10]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.668      ;
; 95.260 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[7]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.668      ;
; 95.260 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[6]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.668      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                 ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.293 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|csr_write_data[23]                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_coj1:auto_generated|ram_block1a0~porta_datain_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.344      ; 0.806      ;
; 0.295 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|csr_write_data[3]                                                                       ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_coj1:auto_generated|ram_block1a0~porta_datain_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.344      ; 0.808      ;
; 0.297 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|csr_write_data[2]                                                                       ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_coj1:auto_generated|ram_block1a0~porta_datain_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.344      ; 0.810      ;
; 0.297 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|csr_write_data[19]                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_coj1:auto_generated|ram_block1a0~porta_datain_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.344      ; 0.810      ;
; 0.297 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[23]                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[23]                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[17]                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[17]                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[26]                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[26]                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[13]                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[13]                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[28]                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[28]                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[30]                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[30]                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[14]                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[14]                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[22]                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[22]                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[9]                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[9]                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[4]                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[4]                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|niosv_instr_buffer:buffer_inst|read_addr[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|niosv_instr_buffer:buffer_inst|read_addr[0]                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.511      ;
; 0.298 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|csr_write_data[15]                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_coj1:auto_generated|ram_block1a0~porta_datain_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.344      ; 0.811      ;
; 0.298 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[2][23]                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[2][23]                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[19]                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[19]                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[25]                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[25]                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[10]                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[10]                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[3]                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[3]                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[2]                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[2]                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[0]                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[0]                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[23]                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[23]                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[18]                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[18]                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[26]                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[26]                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[13]                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[13]                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[28]                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[28]                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[30]                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[30]                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[20]                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[20]                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[7]                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[7]                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[16]                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[16]                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[12]                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[12]                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[22]                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[22]                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[31]                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[31]                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[9]                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[9]                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[21]                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[21]                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[9]                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[9]                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[10]                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[10]                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[6]                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[6]                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[28]                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[28]                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[19]                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[19]                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[25]                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[25]                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[26]                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[26]                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[10]                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[10]                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[27]                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[27]                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[8]                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[8]                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[20]                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[20]                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[7]                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[7]                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[2]                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[2]                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[22]                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[22]                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[0]                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[0]                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[5]                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[5]                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[9]                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[9]                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[21]                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[21]                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|total_lookahead[2]                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|total_lookahead[2]                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[18]                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[18]                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[8]                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[8]                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[20]                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[20]                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[16]                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[16]                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[12]                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[12]                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[31]                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[31]                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[5]                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[5]                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[21]                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[21]                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[19]                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[19]                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[25]                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[25]                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[17]                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[17]                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[29]                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[29]                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[10]                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[10]                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[27]                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[27]                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[14]                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[14]                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[8]                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[8]                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[15]                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[15]                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[2]                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[2]                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[24]                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[24]                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[6]                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[6]                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[0]                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[0]                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[5]                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[5]                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[5]                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[5]                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[16]                                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[16]                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[3]                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[3]                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[29]                                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[29]                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[19]                                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[19]                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[2]                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[2]                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[7]                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[7]                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[11]                                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[11]                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[8]                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[8]                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[13]                                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[13]                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[17]                                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[17]                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[15]                                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[15]                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[21]                                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[21]                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[23]                                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[23]                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[9]                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[9]                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[25]                                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[25]                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[27]                                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[27]                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[28]                                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[28]                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[1]                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[1]                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[4]                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[4]                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[7]                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[7]                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                                                                                                                                                                                ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.298 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_cnt[1]                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_cnt[1]                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_cnt[0]                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_cnt[0]                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.069      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][4]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][4]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][13]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][13]                                                                                                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][21]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][21]                                                                                                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][14]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][14]                                                                                                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][6]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][6]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][12]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][12]                                                                                                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][22]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][22]                                                                                                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][20]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][20]                                                                                                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.068      ; 0.511      ;
; 0.300 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.067      ; 0.511      ;
; 0.308 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[6] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.338      ; 0.815      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:read_flag_status_cntr|a_graycounter_9vg:auto_generated|dffe2a[0]                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:read_flag_status_cntr|a_graycounter_9vg:auto_generated|dffe2a[0]                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|fast_read_reg                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|fast_read_reg                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|start_sppoll_reg                                                                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|start_sppoll_reg                                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|start_wrpoll_reg                                                                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|start_wrpoll_reg                                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|add_msb_reg                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|add_msb_reg                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|streg_datain_reg                                                                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|streg_datain_reg                                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|ncs_reg                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|ncs_reg                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][26]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][26]                                                                                                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][7]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][7]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][15]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][15]                                                                                                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][23]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][23]                                                                                                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_cnt[1]                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_cnt[1]                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_cnt[0]                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_cnt[0]                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][5]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][5]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][3]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][3]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][11]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][11]                                                                                                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][18]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][18]                                                                                                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][19]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][19]                                                                                                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][17]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][17]                                                                                                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][10]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][10]                                                                                                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][2]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][2]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|dvalid_reg                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|dvalid_reg                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_status_reg                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_status_reg                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[0]                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[0]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[2]                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[2]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[1]                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[1]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[8]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[8]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[3]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[3]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[0]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[0]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[2]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[2]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[1]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[1]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[6]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[6]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[4]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[4]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[5]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[5]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[7]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[7]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_mem_burstcount[2]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_mem_burstcount[2]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|illegal_write_reg                                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|illegal_write_reg                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|illegal_erase_reg                                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|illegal_erase_reg                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][4]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][4]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem[1][122]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem[1][122]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem[1][123]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem[1][123]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem[1][101]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem[1][101]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_avl_mem_translator|in_transfer                                                                                                                                                                                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_avl_mem_translator|in_transfer                                                                                                                                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|end_pgwrop_reg                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|end_pgwrop_reg                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[2]                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[2]                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[1]                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[1]                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[0]                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[0]                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|back_pressured_ctrl                                                                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|back_pressured_ctrl                                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rsp_fifo|mem[1][122]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rsp_fifo|mem[1][122]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][0]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][0]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][2]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][2]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][1]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][1]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][5]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][5]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|detect_addroffset_reg                                                                                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|detect_addroffset_reg                                                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 0.511      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[0]                                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[0]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|dmi_status[0]                                                                                                                                                                                                                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|dmi_status[0]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[1]                                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[1]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|read_rsp_pndg                                                                                                                                                                                                                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|read_rsp_pndg                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.319 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.519      ;
; 0.324 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|full1                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 0.536      ;
; 0.325 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[4]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 0.537      ;
; 0.325 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[30]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 0.537      ;
; 0.326 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[5]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 0.538      ;
; 0.326 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[29]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 0.538      ;
; 0.327 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 0.539      ;
; 0.327 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[8]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 0.539      ;
; 0.327 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[0]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 0.539      ;
; 0.327 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 0.539      ;
; 0.328 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[9]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 0.540      ;
; 0.331 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.530      ;
; 0.333 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 0.545      ;
; 0.336 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.536      ;
; 0.336 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.536      ;
; 0.336 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.536      ;
; 0.337 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[18]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.338 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_address[0]                                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[13]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[1]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[31]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.339 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_address[1]                                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[35]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[10]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[9]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[19]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[18]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[21]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[20]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[24]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[23]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[25]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[24]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[29]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[28]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[11]                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[13]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[10]                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[12]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[17]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[6]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.340 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[6]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[5]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[22]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[21]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[27]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[26]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[31]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[30]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[16]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[20]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[21]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[27]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[25]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.341 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[15]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[14]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[23]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[22]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[12]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[23]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[28]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[24]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.541      ;
; 0.345 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.544      ;
; 0.346 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.545      ;
; 0.347 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.546      ;
; 0.348 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.547      ;
; 0.351 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.551      ;
; 0.355 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[18]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[17]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.554      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.555      ;
; 0.356 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[25]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[24]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.555      ;
; 0.356 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[13]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[12]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.555      ;
; 0.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.556      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'EXT_CLK_50MHz'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                           ; Launch Clock  ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------------+
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|pfdena_reg                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|pfdena_reg                                                                                                                                                             ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                   ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                   ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                           ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][122]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][122]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.511      ;
; 0.320 ; pwrup_timer[0]                                                                                                                                                                                                                    ; pwrup_timer[0]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.519      ;
; 0.326 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.068      ; 0.538      ;
; 0.327 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.068      ; 0.539      ;
; 0.338 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|NIOSV_SOC_ALTPLL_CLKS_stdsync_sv6:stdsync2|NIOSV_SOC_ALTPLL_CLKS_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|NIOSV_SOC_ALTPLL_CLKS_stdsync_sv6:stdsync2|NIOSV_SOC_ALTPLL_CLKS_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.056      ; 0.538      ;
; 0.344 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.543      ;
; 0.344 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.543      ;
; 0.369 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.568      ;
; 0.466 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|NIOSV_SOC_ALTPLL_CLKS_stdsync_sv6:stdsync2|NIOSV_SOC_ALTPLL_CLKS_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|NIOSV_SOC_ALTPLL_CLKS_stdsync_sv6:stdsync2|NIOSV_SOC_ALTPLL_CLKS_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.056      ; 0.666      ;
; 0.466 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.665      ;
; 0.467 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.666      ;
; 0.495 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|NIOSV_SOC_ALTPLL_CLKS_stdsync_sv6:stdsync2|NIOSV_SOC_ALTPLL_CLKS_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|av_readdata_pre[0]                                                                         ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.056      ; 0.695      ;
; 0.501 ; pwrup_timer[2]                                                                                                                                                                                                                    ; pwrup_timer[2]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.700      ;
; 0.503 ; pwrup_timer[7]                                                                                                                                                                                                                    ; pwrup_timer[7]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.702      ;
; 0.504 ; pwrup_timer[4]                                                                                                                                                                                                                    ; pwrup_timer[4]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.703      ;
; 0.505 ; pwrup_timer[5]                                                                                                                                                                                                                    ; pwrup_timer[5]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.704      ;
; 0.506 ; pwrup_timer[3]                                                                                                                                                                                                                    ; pwrup_timer[3]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.705      ;
; 0.509 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                   ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.708      ;
; 0.515 ; pwrup_timer[6]                                                                                                                                                                                                                    ; pwrup_timer[6]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; pwrup_timer[0]                                                                                                                                                                                                                    ; pwrup_timer[1]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.714      ;
; 0.517 ; pwrup_timer[1]                                                                                                                                                                                                                    ; pwrup_timer[1]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.716      ;
; 0.521 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.720      ;
; 0.533 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                           ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.732      ;
; 0.550 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.749      ;
; 0.551 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.750      ;
; 0.571 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|prev_reset                                                                                                                                                             ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.770      ;
; 0.579 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][70]                                                                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.778      ;
; 0.581 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.780      ;
; 0.587 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][122]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.786      ;
; 0.588 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.787      ;
; 0.607 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|read_latency_shift_reg[0]                                                                  ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.806      ;
; 0.613 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.812      ;
; 0.623 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|read_latency_shift_reg[0]                                                                  ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.054      ; 0.821      ;
; 0.636 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][70]                                                                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.835      ;
; 0.661 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.056      ; 0.861      ;
; 0.671 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|waitrequest_reset_override                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|read_latency_shift_reg[0]                                                                  ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.054      ; 0.869      ;
; 0.687 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.056      ; 0.887      ;
; 0.694 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.056      ; 0.894      ;
; 0.713 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.912      ;
; 0.713 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][71]                                                                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.912      ;
; 0.718 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.056      ; 0.918      ;
; 0.719 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                                                             ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.918      ;
; 0.719 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][122]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.054      ; 0.917      ;
; 0.722 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|av_readdata_pre[1]                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.921      ;
; 0.728 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.068      ; 0.940      ;
; 0.729 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|packet_in_progress                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|packet_in_progress                                                                                         ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.928      ;
; 0.730 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                                                             ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.929      ;
; 0.735 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.068      ; 0.947      ;
; 0.745 ; pwrup_timer[2]                                                                                                                                                                                                                    ; pwrup_timer[3]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.944      ;
; 0.747 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.946      ;
; 0.749 ; pwrup_timer[4]                                                                                                                                                                                                                    ; pwrup_timer[5]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.948      ;
; 0.752 ; pwrup_timer[1]                                                                                                                                                                                                                    ; pwrup_timer[2]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.951      ;
; 0.754 ; pwrup_timer[5]                                                                                                                                                                                                                    ; pwrup_timer[6]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.953      ;
; 0.754 ; pwrup_timer[0]                                                                                                                                                                                                                    ; pwrup_timer[2]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.953      ;
; 0.755 ; pwrup_timer[3]                                                                                                                                                                                                                    ; pwrup_timer[4]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.954      ;
; 0.755 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.954      ;
; 0.759 ; pwrup_timer[1]                                                                                                                                                                                                                    ; pwrup_timer[3]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.958      ;
; 0.760 ; pwrup_timer[6]                                                                                                                                                                                                                    ; pwrup_timer[7]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.959      ;
; 0.761 ; pwrup_timer[0]                                                                                                                                                                                                                    ; pwrup_timer[3]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.960      ;
; 0.761 ; pwrup_timer[5]                                                                                                                                                                                                                    ; pwrup_timer[7]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.960      ;
; 0.762 ; pwrup_timer[3]                                                                                                                                                                                                                    ; pwrup_timer[5]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.961      ;
; 0.772 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.384      ; 1.300      ;
; 0.777 ; pwrup_timer[2]                                                                                                                                                                                                                    ; pwrup_timer[0]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.976      ;
; 0.778 ; pwrup_timer[4]                                                                                                                                                                                                                    ; pwrup_timer[0]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.977      ;
; 0.812 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 1.011      ;
; 0.813 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.054      ; 1.011      ;
; 0.821 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.054      ; 1.019      ;
; 0.831 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|read_latency_shift_reg[0]                                                                  ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 1.030      ;
; 0.832 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][122]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][122]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.056      ; 1.032      ;
; 0.833 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                                                             ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 1.032      ;
; 0.834 ; pwrup_timer[2]                                                                                                                                                                                                                    ; pwrup_timer[4]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 1.033      ;
; 0.838 ; pwrup_timer[4]                                                                                                                                                                                                                    ; pwrup_timer[6]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 1.037      ;
; 0.841 ; pwrup_timer[2]                                                                                                                                                                                                                    ; pwrup_timer[5]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 1.040      ;
; 0.845 ; pwrup_timer[4]                                                                                                                                                                                                                    ; pwrup_timer[7]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 1.044      ;
; 0.846 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|read_latency_shift_reg[0]                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                   ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.056      ; 1.046      ;
; 0.848 ; pwrup_timer[1]                                                                                                                                                                                                                    ; pwrup_timer[4]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 1.047      ;
; 0.850 ; pwrup_timer[0]                                                                                                                                                                                                                    ; pwrup_timer[4]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 1.049      ;
; 0.851 ; pwrup_timer[3]                                                                                                                                                                                                                    ; pwrup_timer[6]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 1.050      ;
; 0.853 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 1.052      ;
; 0.855 ; pwrup_timer[1]                                                                                                                                                                                                                    ; pwrup_timer[5]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 1.054      ;
; 0.857 ; pwrup_timer[0]                                                                                                                                                                                                                    ; pwrup_timer[5]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 1.056      ;
; 0.858 ; pwrup_timer[3]                                                                                                                                                                                                                    ; pwrup_timer[7]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 1.057      ;
; 0.868 ; pwrup_timer[3]                                                                                                                                                                                                                    ; pwrup_timer[0]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 1.067      ;
; 0.875 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|read_latency_shift_reg[0]                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                   ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.056      ; 1.075      ;
; 0.876 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|pfdena_reg                                                                                                                                                             ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 1.075      ;
; 0.878 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|prev_reset                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|av_readdata_pre[0]                                                                         ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.056      ; 1.078      ;
; 0.882 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|read_latency_shift_reg[0]                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 1.081      ;
; 0.886 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|prev_reset                                                                                                                                                             ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 1.085      ;
; 0.889 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][122]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 1.088      ;
; 0.894 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|packet_in_progress                                                                                         ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 1.093      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                              ; To Node                                                                                                                                                                                                                                                       ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 5.432 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[2]                                                                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.155     ; 4.310      ;
; 5.432 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[7]                                                                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.156     ; 4.309      ;
; 5.432 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[9]                                                                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.153     ; 4.312      ;
; 5.432 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[8]                                                                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.153     ; 4.312      ;
; 5.433 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[10]                                                                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.152     ; 4.312      ;
; 5.433 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[14]                                                                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.152     ; 4.312      ;
; 5.433 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[12]                                                                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.156     ; 4.308      ;
; 5.433 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[13]                                                                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.152     ; 4.312      ;
; 5.433 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[11]                                                                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.152     ; 4.312      ;
; 5.497 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[1]                                                                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.187     ; 4.213      ;
; 5.497 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[0]                                                                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.187     ; 4.213      ;
; 5.505 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[4]                                                                                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 4.321      ;
; 5.505 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[9]                                                                                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.078     ; 4.320      ;
; 5.506 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[3]                                                                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.180     ; 4.211      ;
; 5.506 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[1]                                                                                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.078     ; 4.319      ;
; 5.506 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[2]                                                                                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.078     ; 4.319      ;
; 5.506 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[3]                                                                                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 4.318      ;
; 5.506 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[5]                                                                                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 4.317      ;
; 5.506 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[6]                                                                                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 4.318      ;
; 5.506 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[7]                                                                                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 4.316      ;
; 5.506 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[2]                                                                                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 4.317      ;
; 5.506 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[7]                                                                                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 4.316      ;
; 5.506 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[8]                                                                                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.078     ; 4.319      ;
; 5.506 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[10]                                                                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 4.320      ;
; 5.506 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[11]                                                                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 4.320      ;
; 5.506 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[12]                                                                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 4.316      ;
; 5.506 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[13]                                                                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 4.320      ;
; 5.506 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[14]                                                                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 4.320      ;
; 5.506 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_bank[1]                                                                                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.078     ; 4.319      ;
; 5.506 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_dqm[0]                                                                                                                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 4.316      ;
; 5.506 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_dqm[1]                                                                                                                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 4.316      ;
; 5.507 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_bank[0]                                                                                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 4.317      ;
; 5.512 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[4]                                                                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.175     ; 4.210      ;
; 5.512 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[15]                                                                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.175     ; 4.210      ;
; 5.513 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[5]                                                                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.172     ; 4.212      ;
; 5.513 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[6]                                                                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.172     ; 4.212      ;
; 5.513 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[0]                                                                                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.090     ; 4.302      ;
; 5.513 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[8]                                                                                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.091     ; 4.301      ;
; 5.513 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[0]                                                                                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.094     ; 4.298      ;
; 5.513 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[1]                                                                                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.094     ; 4.298      ;
; 5.513 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[9]                                                                                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.090     ; 4.302      ;
; 5.522 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[3]                                                                                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.087     ; 4.296      ;
; 5.522 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[10]                                                                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.090     ; 4.293      ;
; 5.522 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[11]                                                                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.087     ; 4.296      ;
; 5.526 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[12]                                                                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.084     ; 4.295      ;
; 5.528 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[4]                                                                                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 4.295      ;
; 5.528 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[15]                                                                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 4.295      ;
; 5.529 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[5]                                                                                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 4.297      ;
; 5.529 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[6]                                                                                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 4.297      ;
; 5.574 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[35]                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 4.344      ;
; 5.574 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 4.344      ;
; 5.574 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 4.344      ;
; 5.574 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56]                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 4.344      ;
; 5.574 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[122]                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 4.344      ;
; 5.626 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_9                                                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.074     ; 4.182      ;
; 5.627 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_2                                                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 4.179      ;
; 5.627 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_7                                                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 4.178      ;
; 5.627 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_8                                                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.074     ; 4.181      ;
; 5.627 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_10                                                                                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 4.182      ;
; 5.627 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_11                                                                                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 4.182      ;
; 5.627 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_12                                                                                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 4.178      ;
; 5.627 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_13                                                                                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 4.182      ;
; 5.627 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_14                                                                                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 4.182      ;
; 5.660 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_cmd[3]                                                                                                                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 4.164      ;
; 5.667 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe                                                                                                                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.106     ; 4.108      ;
; 5.667 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_1                                                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.106     ; 4.108      ;
; 5.677 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_3                                                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.099     ; 4.105      ;
; 5.685 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_5                                                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.091     ; 4.105      ;
; 5.685 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_6                                                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.091     ; 4.105      ;
; 5.686 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_15                                                                                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.094     ; 4.101      ;
; 5.686 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_4                                                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.094     ; 4.101      ;
; 5.717 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_cmd[0]                                                                                                                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 4.112      ;
; 5.722 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_cmd[1]                                                                                                                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 4.101      ;
; 5.722 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_cmd[2]                                                                                                                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 4.101      ;
; 5.764 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|rdata[0]                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.183      ; 4.357      ;
; 5.764 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|rdata[1]                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.183      ; 4.357      ;
; 5.764 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|rdata[2]                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.183      ; 4.357      ;
; 5.764 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|rdata[3]                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.183      ; 4.357      ;
; 5.764 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|rdata[4]                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.183      ; 4.357      ;
; 5.764 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|rdata[5]                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.183      ; 4.357      ;
; 5.764 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|rdata[6]                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.183      ; 4.357      ;
; 5.764 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|rdata[7]                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.183      ; 4.357      ;
; 5.872 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|dm_readdatavalid                                                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.086     ; 4.037      ;
; 5.872 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.086     ; 4.037      ;
; 5.872 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.086     ; 4.037      ;
; 5.872 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.086     ; 4.037      ;
; 5.872 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[41] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.086     ; 4.037      ;
; 5.872 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.086     ; 4.037      ;
; 5.872 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[42] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.086     ; 4.037      ;
; 5.872 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.086     ; 4.037      ;
; 5.872 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|abstauto.progbuf[4]                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.084     ; 4.039      ;
; 5.872 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.084     ; 4.039      ;
; 5.872 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[29] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.084     ; 4.039      ;
; 5.873 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|resumereq_ack                                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 4.041      ;
; 5.873 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|haltreq_ack                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 4.041      ;
; 5.873 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|jmp_adrs[2]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 4.041      ;
; 5.873 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|jmp_adrs[1]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 4.041      ;
; 5.873 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|jmp_adrs[0]                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 4.041      ;
; 5.873 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 4.049      ;
; 5.873 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 4.049      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                                                                                                 ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 16.424 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[7]                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.403     ; 3.168      ;
; 16.424 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[6]                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.403     ; 3.168      ;
; 16.424 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[3]                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.403     ; 3.168      ;
; 16.424 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[5]                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.403     ; 3.168      ;
; 16.424 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[1]                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.403     ; 3.168      ;
; 16.424 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[2]                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.403     ; 3.168      ;
; 16.424 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[4]                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.403     ; 3.168      ;
; 16.424 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[0]                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.403     ; 3.168      ;
; 16.723 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|epcs_id_reg2[7]                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.421     ; 2.851      ;
; 16.723 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|epcs_id_reg2[6]                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.421     ; 2.851      ;
; 16.723 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|epcs_id_reg2[5]                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.421     ; 2.851      ;
; 16.725 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|cnt_bfend_reg                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.399     ; 2.871      ;
; 16.725 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|end_read_reg                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.399     ; 2.871      ;
; 16.725 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|add_msb_reg                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.399     ; 2.871      ;
; 16.726 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|clr_sid_reg                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.400     ; 2.869      ;
; 16.726 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|clr_read_reg                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.397     ; 2.872      ;
; 16.726 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|end1_cyc_reg                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.398     ; 2.871      ;
; 16.726 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe1     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.397     ; 2.872      ;
; 16.726 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.397     ; 2.872      ;
; 16.726 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[1] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.397     ; 2.872      ;
; 16.726 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.397     ; 2.872      ;
; 16.726 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|stage3_reg                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.400     ; 2.869      ;
; 16.726 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe1     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.395     ; 2.874      ;
; 16.726 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.395     ; 2.874      ;
; 16.726 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|max_cnt_reg                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.404     ; 2.865      ;
; 16.726 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|stage4_reg                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.400     ; 2.869      ;
; 16.726 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|do_wrmemadd_reg                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.400     ; 2.869      ;
; 16.726 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|illegal_write_dly_reg                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.403     ; 2.866      ;
; 16.726 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|illegal_erase_dly_reg                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.403     ; 2.866      ;
; 16.726 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|stage2_reg                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.400     ; 2.869      ;
; 16.726 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|shftpgwr_data_reg                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.400     ; 2.869      ;
; 16.726 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.395     ; 2.874      ;
; 16.726 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|ncs_reg                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.400     ; 2.869      ;
; 16.726 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|streg_datain_reg                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.400     ; 2.869      ;
; 16.727 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|clr_write_reg2                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.416     ; 2.852      ;
; 16.727 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|epcs_id_reg2[3]                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.411     ; 2.857      ;
; 16.727 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|buf_empty_reg                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.404     ; 2.864      ;
; 16.727 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|epcs_id_reg2[1]                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.411     ; 2.857      ;
; 16.727 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|epcs_id_reg2[2]                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.411     ; 2.857      ;
; 16.727 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|epcs_id_reg2[4]                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.411     ; 2.857      ;
; 16.727 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|epcs_id_reg2[0]                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.411     ; 2.857      ;
; 16.727 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|maxcnt_shift_reg2                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.416     ; 2.852      ;
; 16.727 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[0]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.400     ; 2.868      ;
; 16.727 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[1]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.400     ; 2.868      ;
; 16.727 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[2]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.400     ; 2.868      ;
; 16.727 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[3]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.400     ; 2.868      ;
; 16.727 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[4]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.400     ; 2.868      ;
; 16.727 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[5]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.400     ; 2.868      ;
; 16.727 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[6]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.400     ; 2.868      ;
; 16.727 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[7]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.400     ; 2.868      ;
; 16.728 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.410     ; 2.857      ;
; 16.734 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|end_op_hdlyreg                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.388     ; 2.873      ;
; 16.734 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe1     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.387     ; 2.874      ;
; 16.734 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.387     ; 2.874      ;
; 16.734 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|clr_secprot_reg                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.387     ; 2.874      ;
; 16.734 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.387     ; 2.874      ;
; 16.734 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[0]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.392     ; 2.869      ;
; 16.734 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[1]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.392     ; 2.869      ;
; 16.734 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[2]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.392     ; 2.869      ;
; 16.734 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[3]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.392     ; 2.869      ;
; 16.734 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[4]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.392     ; 2.869      ;
; 16.734 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[5]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.392     ; 2.869      ;
; 16.734 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[6]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.392     ; 2.869      ;
; 16.734 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_det_reg                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.388     ; 2.873      ;
; 16.734 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[7]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.392     ; 2.869      ;
; 16.734 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|clr_write_reg                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.388     ; 2.873      ;
; 16.735 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|write_prot_reg                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.391     ; 2.869      ;
; 16.736 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|pgwrbuf_dataout[0]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.403     ; 2.856      ;
; 16.736 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|pgwrbuf_dataout[1]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.403     ; 2.856      ;
; 16.736 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|pgwrbuf_dataout[2]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.403     ; 2.856      ;
; 16.736 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|pgwrbuf_dataout[3]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.403     ; 2.856      ;
; 16.736 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|pgwrbuf_dataout[4]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.403     ; 2.856      ;
; 16.736 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|pgwrbuf_dataout[5]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.403     ; 2.856      ;
; 16.736 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|pgwrbuf_dataout[6]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.403     ; 2.856      ;
; 16.736 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|pgwrbuf_dataout[7]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.403     ; 2.856      ;
; 36.407 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.392     ; 3.196      ;
; 36.407 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.392     ; 3.196      ;
; 36.407 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.392     ; 3.196      ;
; 36.407 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.392     ; 3.196      ;
; 36.407 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[122]                                                                                                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.392     ; 3.196      ;
; 36.408 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.391     ; 3.196      ;
; 36.408 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.391     ; 3.196      ;
; 36.408 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.391     ; 3.196      ;
; 36.408 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[122]                                                                                                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.391     ; 3.196      ;
; 36.408 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.391     ; 3.196      ;
; 36.408 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.391     ; 3.196      ;
; 36.408 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.391     ; 3.196      ;
; 36.413 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.393     ; 3.189      ;
; 36.413 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.393     ; 3.189      ;
; 36.413 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.393     ; 3.189      ;
; 36.413 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.393     ; 3.189      ;
; 36.413 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.393     ; 3.189      ;
; 36.415 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.401     ; 3.179      ;
; 36.415 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.397     ; 3.183      ;
; 36.415 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.397     ; 3.183      ;
; 36.415 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.402     ; 3.178      ;
; 36.415 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                                                                                                                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.396     ; 3.184      ;
; 36.415 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                                                                                                                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.396     ; 3.184      ;
; 36.415 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.395     ; 3.185      ;
; 36.415 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.401     ; 3.179      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.636 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|jupdate                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.219      ; 2.578      ;
; 47.636 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.219      ; 2.578      ;
; 97.144 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.774      ;
; 97.144 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.774      ;
; 97.144 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.774      ;
; 97.144 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.774      ;
; 97.144 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.774      ;
; 97.144 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.774      ;
; 97.144 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.774      ;
; 97.144 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.774      ;
; 97.144 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.774      ;
; 97.144 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.774      ;
; 97.144 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.774      ;
; 97.144 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.774      ;
; 97.144 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.774      ;
; 97.169 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|write                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.747      ;
; 97.169 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.747      ;
; 97.169 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.747      ;
; 97.174 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.744      ;
; 97.174 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.744      ;
; 97.174 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[9]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.744      ;
; 97.174 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[8]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.744      ;
; 97.174 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[7]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.744      ;
; 97.174 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[6]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.744      ;
; 97.174 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[5]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.744      ;
; 97.174 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[4]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.744      ;
; 97.174 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[3]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.744      ;
; 97.174 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[2]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.744      ;
; 97.174 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[1]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.744      ;
; 97.174 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[0]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.744      ;
; 97.174 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.744      ;
; 97.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|write_valid                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.723      ;
; 97.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|write_stalled                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.723      ;
; 97.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|read                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.723      ;
; 97.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|read_req                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.723      ;
; 97.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.723      ;
; 97.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.723      ;
; 97.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.723      ;
; 97.341 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|state                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.578      ;
; 98.234 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.716      ;
; 98.235 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.691      ;
; 98.235 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.691      ;
; 98.235 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.691      ;
; 98.235 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.691      ;
; 98.235 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.691      ;
; 98.235 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.691      ;
; 98.235 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.691      ;
; 98.235 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.691      ;
; 98.235 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.691      ;
; 98.235 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.691      ;
; 98.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.555      ;
; 98.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.555      ;
; 98.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.555      ;
; 98.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.555      ;
; 98.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.555      ;
; 98.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.555      ;
; 98.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.555      ;
; 98.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.555      ;
; 98.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.555      ;
; 98.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.555      ;
; 98.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.555      ;
; 98.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.555      ;
; 98.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.486      ;
; 98.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.486      ;
; 98.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.486      ;
; 98.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.486      ;
; 98.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.486      ;
; 98.502 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.436      ;
; 98.502 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.436      ;
; 98.504 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.423      ;
; 98.504 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.423      ;
; 98.504 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.423      ;
; 98.504 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.423      ;
; 98.529 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.410      ;
; 98.529 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.410      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.117  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.316      ;
; 1.117  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.316      ;
; 1.133  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.319      ;
; 1.133  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.319      ;
; 1.133  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.319      ;
; 1.133  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.319      ;
; 1.139  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.337      ;
; 1.139  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.337      ;
; 1.176  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.374      ;
; 1.176  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.374      ;
; 1.176  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.374      ;
; 1.176  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.374      ;
; 1.176  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.374      ;
; 1.244  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.433      ;
; 1.244  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.433      ;
; 1.244  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.433      ;
; 1.244  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.433      ;
; 1.244  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.433      ;
; 1.244  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.433      ;
; 1.244  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.433      ;
; 1.244  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.433      ;
; 1.244  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.433      ;
; 1.244  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.433      ;
; 1.244  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.433      ;
; 1.244  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.433      ;
; 1.389  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.598      ;
; 1.408  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.593      ;
; 1.408  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.593      ;
; 1.408  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.593      ;
; 1.408  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.593      ;
; 1.408  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.593      ;
; 1.408  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.593      ;
; 1.408  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.593      ;
; 1.408  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.593      ;
; 1.408  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.593      ;
; 1.408  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.593      ;
; 2.259  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|state                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.463      ;
; 2.399  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|write_valid                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.603      ;
; 2.399  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|write_stalled                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.603      ;
; 2.399  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|read                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.603      ;
; 2.399  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|read_req                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.603      ;
; 2.399  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.603      ;
; 2.399  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.603      ;
; 2.399  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.603      ;
; 2.410  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.614      ;
; 2.410  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.614      ;
; 2.410  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[9]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.614      ;
; 2.410  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[8]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.614      ;
; 2.410  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[7]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.614      ;
; 2.410  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[6]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.614      ;
; 2.410  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[5]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.614      ;
; 2.410  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[4]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.614      ;
; 2.410  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[3]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.614      ;
; 2.410  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[2]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.614      ;
; 2.410  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[1]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.614      ;
; 2.410  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[0]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.614      ;
; 2.410  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.614      ;
; 2.425  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|write                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 2.627      ;
; 2.425  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 2.627      ;
; 2.425  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 2.627      ;
; 2.456  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.659      ;
; 2.456  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.659      ;
; 2.456  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.659      ;
; 2.456  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.659      ;
; 2.456  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.659      ;
; 2.456  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.659      ;
; 2.456  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.659      ;
; 2.456  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.659      ;
; 2.456  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.659      ;
; 2.456  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.659      ;
; 2.456  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.659      ;
; 2.456  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.659      ;
; 2.456  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.659      ;
; 51.942 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|jupdate                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.357      ; 2.463      ;
; 51.942 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.357      ; 2.463      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                                                                                                          ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 2.454 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_cnt[0]                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.116      ; 2.714      ;
; 2.454 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_cnt[1]                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.116      ; 2.714      ;
; 2.454 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.116      ; 2.714      ;
; 2.462 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_002|saved_grant[2]                                                                                                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.101      ; 2.707      ;
; 2.462 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_002|saved_grant[1]                                                                                                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.101      ; 2.707      ;
; 2.462 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.097      ; 2.703      ;
; 2.476 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50]                                                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.094      ; 2.714      ;
; 2.476 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.094      ; 2.714      ;
; 2.476 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.094      ; 2.714      ;
; 2.476 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.094      ; 2.714      ;
; 2.476 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.094      ; 2.714      ;
; 2.476 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.094      ; 2.714      ;
; 2.476 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.094      ; 2.714      ;
; 2.476 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.094      ; 2.714      ;
; 2.481 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.084      ; 2.709      ;
; 2.481 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.084      ; 2.709      ;
; 2.481 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.084      ; 2.709      ;
; 2.481 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.084      ; 2.709      ;
; 2.481 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.084      ; 2.709      ;
; 2.481 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.084      ; 2.709      ;
; 2.481 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.084      ; 2.709      ;
; 2.486 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]                                                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.074      ; 2.704      ;
; 2.486 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.074      ; 2.704      ;
; 2.486 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]                                                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.074      ; 2.704      ;
; 2.486 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]                                                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.074      ; 2.704      ;
; 2.486 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]                                                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.074      ; 2.704      ;
; 2.486 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.074      ; 2.704      ;
; 2.486 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]                                                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.074      ; 2.704      ;
; 2.488 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.083      ; 2.715      ;
; 2.488 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.083      ; 2.715      ;
; 2.488 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.083      ; 2.715      ;
; 2.488 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.083      ; 2.715      ;
; 2.488 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]                                                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.083      ; 2.715      ;
; 2.488 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.083      ; 2.715      ;
; 2.488 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][25]                                                                                                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.077      ; 2.709      ;
; 2.488 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.077      ; 2.709      ;
; 2.488 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][24]                                                                                                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.077      ; 2.709      ;
; 2.488 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][9]                                                                                                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.077      ; 2.709      ;
; 2.488 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][0]                                                                                                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.077      ; 2.709      ;
; 2.488 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51]                                                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.083      ; 2.715      ;
; 2.488 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51]                                                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.083      ; 2.715      ;
; 2.488 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][8]                                                                                                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.077      ; 2.709      ;
; 2.488 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.077      ; 2.709      ;
; 2.488 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.083      ; 2.715      ;
; 2.491 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.074      ; 2.709      ;
; 2.491 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]                                                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.074      ; 2.709      ;
; 2.491 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]                                                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.074      ; 2.709      ;
; 2.491 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]                                                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.074      ; 2.709      ;
; 2.491 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[10]                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 2.707      ;
; 2.491 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[9]                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 2.707      ;
; 2.491 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[7]                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 2.707      ;
; 2.491 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[5]                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 2.707      ;
; 2.491 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[4]                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 2.707      ;
; 2.491 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[2]                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 2.707      ;
; 2.491 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[3]                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 2.707      ;
; 2.491 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[6]                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 2.707      ;
; 2.491 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[12]                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 2.707      ;
; 2.491 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[13]                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 2.707      ;
; 2.491 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[15]                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 2.707      ;
; 2.500 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][4]                                                                                                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 2.716      ;
; 2.500 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][13]                                                                                                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 2.716      ;
; 2.500 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][21]                                                                                                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 2.716      ;
; 2.500 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][14]                                                                                                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 2.716      ;
; 2.500 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][6]                                                                                                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 2.716      ;
; 2.500 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][12]                                                                                                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 2.716      ;
; 2.500 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][22]                                                                                                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 2.716      ;
; 2.500 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][20]                                                                                                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 2.716      ;
; 2.501 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|mem_addr[5]                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.065      ; 2.710      ;
; 2.501 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|mem_addr[10]                                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.065      ; 2.710      ;
; 2.501 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|mem_addr[14]                                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 2.709      ;
; 2.501 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|mem_addr[15]                                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.065      ; 2.710      ;
; 2.501 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|mem_addr[16]                                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 2.709      ;
; 2.501 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|mem_addr[17]                                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.065      ; 2.710      ;
; 2.501 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|mem_addr[18]                                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.065      ; 2.710      ;
; 2.501 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|mem_addr[19]                                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.065      ; 2.710      ;
; 2.501 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|mem_addr[20]                                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.065      ; 2.710      ;
; 2.506 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_avl_mem_translator|burstcount_reg[0]                                                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.061      ; 2.711      ;
; 2.506 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_avl_mem_translator|address_reg[5]                                                                                                                                                                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.061      ; 2.711      ;
; 2.506 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_avl_mem_translator|address_reg[6]                                                                                                                                                                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.061      ; 2.711      ;
; 2.506 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_avl_mem_translator|address_reg[10]                                                                                                                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.061      ; 2.711      ;
; 2.506 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_avl_mem_translator|address_reg[11]                                                                                                                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.061      ; 2.711      ;
; 2.506 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_avl_mem_translator|address_reg[13]                                                                                                                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.061      ; 2.711      ;
; 2.506 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_avl_mem_translator|address_reg[14]                                                                                                                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.061      ; 2.711      ;
; 2.506 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_avl_mem_translator|address_reg[15]                                                                                                                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.061      ; 2.711      ;
; 2.506 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_avl_mem_translator|address_reg[16]                                                                                                                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.061      ; 2.711      ;
; 2.506 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_avl_mem_translator|address_reg[17]                                                                                                                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.061      ; 2.711      ;
; 2.801 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|write_reg                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; -0.225     ; 2.720      ;
; 2.801 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|start_sppoll_reg2                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; -0.221     ; 2.724      ;
; 2.801 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:read_flag_status_cntr|a_graycounter_9vg:auto_generated|dffe1     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; -0.221     ; 2.724      ;
; 2.801 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:read_flag_status_cntr|a_graycounter_9vg:auto_generated|dffe2a[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; -0.221     ; 2.724      ;
; 2.801 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|clr_secprot_reg1                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; -0.221     ; 2.724      ;
; 2.801 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|bulk_erase_reg                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; -0.225     ; 2.720      ;
; 2.801 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_erase_reg                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; -0.225     ; 2.720      ;
; 2.802 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|mem_burstcount[0]                                                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; -0.235     ; 2.711      ;
; 2.802 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|clr_rstat_reg                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; -0.222     ; 2.724      ;
; 2.802 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sprot_rstat_reg                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; -0.222     ; 2.724      ;
; 2.802 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|start_sppoll_reg                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; -0.222     ; 2.724      ;
; 2.802 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_int[4]                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; -0.226     ; 2.720      ;
; 2.802 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_int[6]                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; -0.226     ; 2.720      ;
; 2.802 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_int[3]                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; -0.226     ; 2.720      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                              ; To Node                                                                                                                                                                                                                                                      ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 3.257 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.433      ; 3.834      ;
; 3.257 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rdata_fifo|out_payload[14]                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.432      ; 3.833      ;
; 3.257 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rdata_fifo|out_payload[0]                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.432      ; 3.833      ;
; 3.257 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rdata_fifo|out_payload[8]                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.432      ; 3.833      ;
; 3.257 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.433      ; 3.834      ;
; 3.257 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.433      ; 3.834      ;
; 3.257 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.433      ; 3.834      ;
; 3.257 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.433      ; 3.834      ;
; 3.257 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rdata_fifo|out_payload[13]                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.432      ; 3.833      ;
; 3.257 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rdata_fifo|out_payload[5]                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.432      ; 3.833      ;
; 3.257 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.433      ; 3.834      ;
; 3.257 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.433      ; 3.834      ;
; 3.257 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[122]                                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.433      ; 3.834      ;
; 3.257 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.433      ; 3.834      ;
; 3.257 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.433      ; 3.834      ;
; 3.257 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.433      ; 3.834      ;
; 3.258 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.433      ; 3.835      ;
; 3.258 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.433      ; 3.835      ;
; 3.258 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.433      ; 3.835      ;
; 3.258 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.433      ; 3.835      ;
; 3.258 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.433      ; 3.835      ;
; 3.258 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.433      ; 3.835      ;
; 3.258 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.433      ; 3.835      ;
; 3.258 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.433      ; 3.835      ;
; 3.258 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.433      ; 3.835      ;
; 3.258 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.433      ; 3.835      ;
; 3.258 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.433      ; 3.835      ;
; 3.258 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.433      ; 3.835      ;
; 3.258 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.433      ; 3.835      ;
; 3.260 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|niosv_instr_buffer:buffer_inst|read_addr[0]                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.434      ; 3.838      ;
; 3.262 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.416      ; 3.822      ;
; 3.262 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[9] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.416      ; 3.822      ;
; 3.262 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.416      ; 3.822      ;
; 3.262 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[8] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.416      ; 3.822      ;
; 3.268 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.423      ; 3.835      ;
; 3.268 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.423      ; 3.835      ;
; 3.272 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_instr_valid                                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.417      ; 3.833      ;
; 3.272 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_gpr_wr_en                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.417      ; 3.833      ;
; 3.279 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.413      ; 3.836      ;
; 3.281 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_instr_word[5]                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.410      ; 3.835      ;
; 3.281 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_instr_word[30]                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.410      ; 3.835      ;
; 3.281 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.409      ; 3.834      ;
; 3.281 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.409      ; 3.834      ;
; 3.281 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.409      ; 3.834      ;
; 3.281 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.409      ; 3.834      ;
; 3.281 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.409      ; 3.834      ;
; 3.281 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.409      ; 3.834      ;
; 3.281 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.409      ; 3.834      ;
; 3.281 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.409      ; 3.834      ;
; 3.282 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[2][23]                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.407      ; 3.833      ;
; 3.282 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rdata_fifo|out_payload[4]                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.408      ; 3.834      ;
; 3.282 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.408      ; 3.834      ;
; 3.282 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rdata_fifo|out_payload[10]                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.408      ; 3.834      ;
; 3.282 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rdata_fifo|out_payload[9]                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.408      ; 3.834      ;
; 3.282 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.408      ; 3.834      ;
; 3.282 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rdata_fifo|out_payload[1]                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.408      ; 3.834      ;
; 3.282 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rdata_fifo|out_payload[3]                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.408      ; 3.834      ;
; 3.282 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.407      ; 3.833      ;
; 3.282 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.408      ; 3.834      ;
; 3.282 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.407      ; 3.833      ;
; 3.282 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.407      ; 3.833      ;
; 3.282 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.407      ; 3.833      ;
; 3.282 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.408      ; 3.834      ;
; 3.282 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.408      ; 3.834      ;
; 3.282 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rdata_fifo|out_payload[11]                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.408      ; 3.834      ;
; 3.282 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.407      ; 3.833      ;
; 3.282 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rdata_fifo|out_payload[6]                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.408      ; 3.834      ;
; 3.282 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.408      ; 3.834      ;
; 3.284 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.398      ; 3.826      ;
; 3.284 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.398      ; 3.826      ;
; 3.285 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rdata_fifo|out_payload[2]                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.405      ; 3.834      ;
; 3.285 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rdata_fifo|out_payload[7]                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.405      ; 3.834      ;
; 3.285 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rdata_fifo|out_payload[15]                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.405      ; 3.834      ;
; 3.285 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rdata_fifo|out_payload[12]                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.405      ; 3.834      ;
; 3.289 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|address_reg[9]                                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.384      ; 3.817      ;
; 3.289 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|address_reg[8]                                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.384      ; 3.817      ;
; 3.289 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|address_reg[5]                                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.384      ; 3.817      ;
; 3.289 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|address_reg[0]                                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.384      ; 3.817      ;
; 3.289 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|address_reg[2]                                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.384      ; 3.817      ;
; 3.291 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[29]                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.387      ; 3.822      ;
; 3.292 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_redirect_pc[29]                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.394      ; 3.830      ;
; 3.293 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[5]                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.389      ; 3.826      ;
; 3.293 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[16]                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.378      ; 3.815      ;
; 3.293 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[3]                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.378      ; 3.815      ;
; 3.293 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[19]                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.378      ; 3.815      ;
; 3.293 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[2]                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.378      ; 3.815      ;
; 3.293 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[7]                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.378      ; 3.815      ;
; 3.293 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[11]                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.378      ; 3.815      ;
; 3.293 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[8]                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.378      ; 3.815      ;
; 3.293 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[17]                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.389      ; 3.826      ;
; 3.293 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[15]                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.378      ; 3.815      ;
; 3.293 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[21]                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.378      ; 3.815      ;
; 3.293 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[23]                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.378      ; 3.815      ;
; 3.293 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[9]                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.378      ; 3.815      ;
; 3.293 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[25]                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.389      ; 3.826      ;
; 3.293 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[27]                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.378      ; 3.815      ;
; 3.293 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[28]                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.378      ; 3.815      ;
; 3.293 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mcause.code[3]                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.393      ; 3.830      ;
; 3.293 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mcause.code[1]                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.393      ; 3.830      ;
; 3.293 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mcause.code[4]                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.393      ; 3.830      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 120
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.700
Worst Case Available Settling Time: 11.990 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+---------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                  ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 4.699  ; 0.000         ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 16.721 ; 0.000         ;
; EXT_CLK_50MHz                              ; 17.199 ; 0.000         ;
; altera_reserved_tck                        ; 48.375 ; 0.000         ;
+--------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                  ;
+--------------------------------------------+-------+---------------+
; Clock                                      ; Slack ; End Point TNS ;
+--------------------------------------------+-------+---------------+
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.143 ; 0.000         ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.151 ; 0.000         ;
; EXT_CLK_50MHz                              ; 0.185 ; 0.000         ;
; altera_reserved_tck                        ; 0.185 ; 0.000         ;
+--------------------------------------------+-------+---------------+


+---------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                               ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 6.945  ; 0.000         ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 17.643 ; 0.000         ;
; altera_reserved_tck                        ; 48.674 ; 0.000         ;
+--------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                               ;
+--------------------------------------------+-------+---------------+
; Clock                                      ; Slack ; End Point TNS ;
+--------------------------------------------+-------+---------------+
; altera_reserved_tck                        ; 0.672 ; 0.000         ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 1.574 ; 0.000         ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 2.067 ; 0.000         ;
+--------------------------------------------+-------+---------------+


+---------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                    ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 4.750  ; 0.000         ;
; EXT_CLK_50MHz                              ; 9.245  ; 0.000         ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 19.750 ; 0.000         ;
; altera_reserved_tck                        ; 49.310 ; 0.000         ;
+--------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                     ; To Node                                                                                                                                                                                                                                                                ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 4.699 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_serial_com_s1_agent_rdata_fifo|mem_used[0]                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.155      ; 5.465      ;
; 4.728 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpo2_ledg_s1_agent_rdata_fifo|mem_used[0]                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.143      ; 5.424      ;
; 4.733 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_serial_com_s1_agent_rdata_fifo|mem_used[0]                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.160      ; 5.436      ;
; 4.738 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|hart_readdatavalid                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.147      ; 5.418      ;
; 4.745 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem_used[0]                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.140      ; 5.404      ;
; 4.756 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_timer_msip:timer_module|hart_readdatavalid                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.143      ; 5.396      ;
; 4.756 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|tdata2[19]               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|tdata2[22]                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.032     ; 5.199      ;
; 4.757 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem_used[0]          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.144      ; 5.396      ;
; 4.759 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_serial_com_s1_agent_rdata_fifo|mem_used[0]                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~porta_datain_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.145      ; 5.395      ;
; 4.762 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_lsu:lsu_inst|load_data[3]           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|tdata2[22]                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 5.177      ;
; 4.762 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpo2_ledg_s1_agent_rdata_fifo|mem_used[0]                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.148      ; 5.395      ;
; 4.772 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|hart_readdatavalid                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.152      ; 5.389      ;
; 4.778 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_serial_com_s1_agent_rsp_fifo|mem[0][122]                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.155      ; 5.386      ;
; 4.779 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem_used[0]                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.145      ; 5.375      ;
; 4.788 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpo2_ledg_s1_agent_rdata_fifo|mem_used[0]                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~porta_datain_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.133      ; 5.354      ;
; 4.789 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|tdata2[3]                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|tdata2[22]                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.033     ; 5.165      ;
; 4.790 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_timer_msip:timer_module|hart_readdatavalid                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.148      ; 5.367      ;
; 4.791 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem_used[0]          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.149      ; 5.367      ;
; 4.791 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_serial_com_s1_translator|read_latency_shift_reg[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.155      ; 5.373      ;
; 4.797 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpo2_ledg_s1_agent_rsp_fifo|mem[0][122]                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.143      ; 5.355      ;
; 4.798 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|hart_readdatavalid                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~porta_datain_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.137      ; 5.348      ;
; 4.805 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem_used[0]                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~porta_datain_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.130      ; 5.334      ;
; 4.812 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_serial_com_s1_agent_rsp_fifo|mem[0][122]                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.160      ; 5.357      ;
; 4.816 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_timer_msip:timer_module|hart_readdatavalid                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~porta_datain_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.133      ; 5.326      ;
; 4.817 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem_used[0]          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~porta_datain_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.134      ; 5.326      ;
; 4.825 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_serial_com_s1_translator|read_latency_shift_reg[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.160      ; 5.344      ;
; 4.831 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpo2_ledg_s1_agent_rsp_fifo|mem[0][122]                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.148      ; 5.326      ;
; 4.834 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpo2_ledg_s1_translator|read_latency_shift_reg[0]       ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.143      ; 5.318      ;
; 4.838 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_serial_com_s1_agent_rsp_fifo|mem[0][122]                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~porta_datain_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.145      ; 5.316      ;
; 4.841 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rsp_fifo|mem_used[0]                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.134      ; 5.302      ;
; 4.842 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|tdata2[23]               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|tdata2[22]                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.033     ; 5.112      ;
; 4.846 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|tdata2[5]                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|tdata2[22]                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.037     ; 5.104      ;
; 4.848 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rsp_fifo|mem[0][122]                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.134      ; 5.295      ;
; 4.851 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rsp_fifo|mem[0][104]                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.140      ; 5.298      ;
; 4.851 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_serial_com_s1_translator|read_latency_shift_reg[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~porta_datain_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.145      ; 5.303      ;
; 4.857 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpo2_ledg_s1_agent_rsp_fifo|mem[0][122]                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~porta_datain_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.133      ; 5.285      ;
; 4.866 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_serial_com_s1_agent_rdata_fifo|mem_used[0]                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|tdata2[22]                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.027     ; 5.094      ;
; 4.866 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|tdata2[19]               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mepc.epc[2]                                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.150      ; 5.271      ;
; 4.868 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpo2_ledg_s1_translator|read_latency_shift_reg[0]       ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.148      ; 5.289      ;
; 4.872 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_timer_msip:timer_module|hart_readdatavalid                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mepc.epc[2]                                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.143      ; 5.258      ;
; 4.872 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_lsu:lsu_inst|load_data[3]           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mepc.epc[2]                                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.134      ; 5.249      ;
; 4.873 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem_used[0]          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mepc.epc[2]                                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.144      ; 5.258      ;
; 4.873 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_serial_com_s1_agent_rdata_fifo|mem_used[0]                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[2]                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.036     ; 5.078      ;
; 4.873 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_serial_com_s1_agent_rdata_fifo|mem_used[0]                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[3]                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.036     ; 5.078      ;
; 4.873 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_serial_com_s1_agent_rdata_fifo|mem_used[0]                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[4]                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.036     ; 5.078      ;
; 4.873 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_serial_com_s1_agent_rdata_fifo|mem_used[0]                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[5]                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.036     ; 5.078      ;
; 4.873 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_serial_com_s1_agent_rdata_fifo|mem_used[0]                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[6]                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.036     ; 5.078      ;
; 4.873 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_serial_com_s1_agent_rdata_fifo|mem_used[0]                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[7]                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.036     ; 5.078      ;
; 4.873 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_serial_com_s1_agent_rdata_fifo|mem_used[0]                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[8]                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.036     ; 5.078      ;
; 4.873 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_serial_com_s1_agent_rdata_fifo|mem_used[0]                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[9]                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.036     ; 5.078      ;
; 4.873 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_serial_com_s1_agent_rdata_fifo|mem_used[0]                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[13]                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.036     ; 5.078      ;
; 4.873 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_serial_com_s1_agent_rdata_fifo|mem_used[0]                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[10]                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.036     ; 5.078      ;
; 4.873 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_serial_com_s1_agent_rdata_fifo|mem_used[0]                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[14]                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.036     ; 5.078      ;
; 4.873 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_serial_com_s1_agent_rdata_fifo|mem_used[0]                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[15]                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.036     ; 5.078      ;
; 4.873 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_serial_com_s1_agent_rdata_fifo|mem_used[0]                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[16]                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.036     ; 5.078      ;
; 4.873 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_serial_com_s1_agent_rdata_fifo|mem_used[0]                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[11]                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.036     ; 5.078      ;
; 4.873 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_serial_com_s1_agent_rdata_fifo|mem_used[0]                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[12]                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.036     ; 5.078      ;
; 4.875 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rsp_fifo|mem_used[0]                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.139      ; 5.273      ;
; 4.882 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rsp_fifo|mem[0][122]                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.139      ; 5.266      ;
; 4.885 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rsp_fifo|mem[0][104]                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.145      ; 5.269      ;
; 4.886 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|tdata2[19]               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|tdata2[27]                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.022     ; 5.079      ;
; 4.888 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|tdata2[19]               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|tdata2[31]                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.022     ; 5.077      ;
; 4.890 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_serial_com_s1_agent_rsp_fifo|mem_used[0]                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.155      ; 5.274      ;
; 4.892 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_lsu:lsu_inst|load_data[3]           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|tdata2[27]                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.038     ; 5.057      ;
; 4.892 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|tdata2[6]                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|tdata2[22]                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.037     ; 5.058      ;
; 4.894 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_lsu:lsu_inst|load_data[3]           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|tdata2[31]                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.038     ; 5.055      ;
; 4.894 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpo2_ledg_s1_translator|read_latency_shift_reg[0]       ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~porta_datain_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.133      ; 5.248      ;
; 4.895 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpo2_ledg_s1_agent_rdata_fifo|mem_used[0]                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|tdata2[22]                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.039     ; 5.053      ;
; 4.895 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|tdata2[28]               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|tdata2[22]                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 5.050      ;
; 4.896 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]       ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.141      ; 5.254      ;
; 4.896 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|tdata2[19]               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|tdata2[1]                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.040     ; 5.051      ;
; 4.896 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|tdata2[22]               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|tdata2[22]                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.035     ; 5.056      ;
; 4.899 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|tdata2[3]                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mepc.epc[2]                                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.149      ; 5.237      ;
; 4.900 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rsp_fifo|mem[0][122]       ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.141      ; 5.250      ;
; 4.901 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rsp_fifo|mem_used[0]                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~porta_datain_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.124      ; 5.232      ;
; 4.902 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_lsu:lsu_inst|load_data[3]           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|tdata2[1]                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 5.029      ;
; 4.902 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpo2_ledg_s1_agent_rdata_fifo|mem_used[0]                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[2]                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 5.037      ;
; 4.902 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpo2_ledg_s1_agent_rdata_fifo|mem_used[0]                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[3]                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 5.037      ;
; 4.902 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpo2_ledg_s1_agent_rdata_fifo|mem_used[0]                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[4]                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 5.037      ;
; 4.902 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpo2_ledg_s1_agent_rdata_fifo|mem_used[0]                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[5]                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 5.037      ;
; 4.902 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpo2_ledg_s1_agent_rdata_fifo|mem_used[0]                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[6]                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 5.037      ;
; 4.902 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpo2_ledg_s1_agent_rdata_fifo|mem_used[0]                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[7]                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 5.037      ;
; 4.902 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpo2_ledg_s1_agent_rdata_fifo|mem_used[0]                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[8]                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 5.037      ;
; 4.902 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpo2_ledg_s1_agent_rdata_fifo|mem_used[0]                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[9]                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 5.037      ;
; 4.902 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpo2_ledg_s1_agent_rdata_fifo|mem_used[0]                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[13]                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 5.037      ;
; 4.902 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpo2_ledg_s1_agent_rdata_fifo|mem_used[0]                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[10]                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 5.037      ;
; 4.902 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpo2_ledg_s1_agent_rdata_fifo|mem_used[0]                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[14]                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 5.037      ;
; 4.902 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpo2_ledg_s1_agent_rdata_fifo|mem_used[0]                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[15]                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 5.037      ;
; 4.902 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpo2_ledg_s1_agent_rdata_fifo|mem_used[0]                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[16]                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 5.037      ;
; 4.902 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpo2_ledg_s1_agent_rdata_fifo|mem_used[0]                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[11]                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 5.037      ;
; 4.902 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpo2_ledg_s1_agent_rdata_fifo|mem_used[0]                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[12]                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 5.037      ;
; 4.905 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|hart_readdatavalid                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|tdata2[22]                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.035     ; 5.047      ;
; 4.907 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rsp_fifo|mem[0][122]            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.142      ; 5.244      ;
; 4.908 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rsp_fifo|mem[0][122]                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~porta_datain_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.124      ; 5.225      ;
; 4.911 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rsp_fifo|mem[0][104]                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~porta_datain_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.130      ; 5.228      ;
; 4.912 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|hart_readdatavalid                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[2]                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.044     ; 5.031      ;
; 4.912 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|hart_readdatavalid                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[3]                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.044     ; 5.031      ;
; 4.912 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|hart_readdatavalid                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[4]                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.044     ; 5.031      ;
; 4.912 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|hart_readdatavalid                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[5]                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.044     ; 5.031      ;
; 4.912 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|hart_readdatavalid                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[6]                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.044     ; 5.031      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                                                                                                                                                        ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 16.721 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[1]                                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.062     ; 3.204      ;
; 16.721 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[0]                                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.062     ; 3.204      ;
; 16.751 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|end_read_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.059     ; 3.177      ;
; 16.751 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|end_read_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.059     ; 3.177      ;
; 16.751 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|end_read_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe1                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.059     ; 3.177      ;
; 16.818 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[17]                                                                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.051     ; 3.118      ;
; 16.818 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[16]                                                                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.051     ; 3.118      ;
; 16.818 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[18]                                                                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.051     ; 3.118      ;
; 16.818 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[19]                                                                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.051     ; 3.118      ;
; 16.818 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[20]                                                                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.051     ; 3.118      ;
; 16.818 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[21]                                                                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.051     ; 3.118      ;
; 16.818 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[22]                                                                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.051     ; 3.118      ;
; 16.825 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[1]                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.058     ; 3.104      ;
; 16.840 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|avl_csr_rddata[0]                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.058     ; 3.089      ;
; 16.912 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[11]                                                                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.058     ; 3.017      ;
; 16.912 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[8]                                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.058     ; 3.017      ;
; 16.912 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[14]                                                                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.058     ; 3.017      ;
; 16.946 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|end1_cyc_reg                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.017     ; 3.024      ;
; 16.963 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_det_reg                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.008     ; 3.016      ;
; 16.975 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|end1_cyc_reg                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.019     ; 2.993      ;
; 16.975 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_det_reg                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.010     ; 3.002      ;
; 16.985 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|stage4_reg                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.058     ; 2.944      ;
; 16.985 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|stage4_reg                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.058     ; 2.944      ;
; 16.985 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|stage4_reg                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe1                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.058     ; 2.944      ;
; 16.986 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[7]                                                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.020     ; 2.981      ;
; 16.986 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[6]                                                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.020     ; 2.981      ;
; 16.986 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[3]                                                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.020     ; 2.981      ;
; 16.986 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[5]                                                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.020     ; 2.981      ;
; 16.986 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[1]                                                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.020     ; 2.981      ;
; 16.986 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[2]                                                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.020     ; 2.981      ;
; 16.986 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[4]                                                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.020     ; 2.981      ;
; 16.986 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[0]                                                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.020     ; 2.981      ;
; 16.998 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[7]                                                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.022     ; 2.967      ;
; 16.998 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[6]                                                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.022     ; 2.967      ;
; 16.998 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[3]                                                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.022     ; 2.967      ;
; 16.998 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[5]                                                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.022     ; 2.967      ;
; 16.998 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[1]                                                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.022     ; 2.967      ;
; 16.998 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[2]                                                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.022     ; 2.967      ;
; 16.998 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[4]                                                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.022     ; 2.967      ;
; 16.998 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[0]                                                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.022     ; 2.967      ;
; 17.010 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_burstcount[2]                                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.060     ; 2.917      ;
; 17.023 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[7]                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.019     ; 2.945      ;
; 17.039 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|dvalid_reg                                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.059     ; 2.889      ;
; 17.045 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[8]                                                                                                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.058     ; 2.884      ;
; 17.045 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[13]                                                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.058     ; 2.884      ;
; 17.052 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[7]                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.021     ; 2.914      ;
; 17.063 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_data_reg_full[1]                                                                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.055     ; 2.869      ;
; 17.063 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_data_reg_full[2]                                                                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.055     ; 2.869      ;
; 17.063 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_data_reg_full[3]                                                                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.055     ; 2.869      ;
; 17.068 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[2]                                                                                                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.058     ; 2.861      ;
; 17.068 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[3]                                                                                                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.058     ; 2.861      ;
; 17.068 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[4]                                                                                                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.058     ; 2.861      ;
; 17.068 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[5]                                                                                                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.058     ; 2.861      ;
; 17.068 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[6]                                                                                                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.058     ; 2.861      ;
; 17.068 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[9]                                                                                                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.058     ; 2.861      ;
; 17.068 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[10]                                                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.058     ; 2.861      ;
; 17.068 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[11]                                                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.058     ; 2.861      ;
; 17.073 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.025     ; 2.889      ;
; 17.078 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|stage3_reg                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.058     ; 2.851      ;
; 17.078 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|stage3_reg                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.058     ; 2.851      ;
; 17.078 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|stage3_reg                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe1                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.058     ; 2.851      ;
; 17.081 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.015     ; 2.891      ;
; 17.081 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.015     ; 2.891      ;
; 17.081 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe1                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.015     ; 2.891      ;
; 17.085 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.027     ; 2.875      ;
; 17.093 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.017     ; 2.877      ;
; 17.093 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.017     ; 2.877      ;
; 17.093 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe1                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.017     ; 2.877      ;
; 17.094 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~portb_address_reg0         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.080      ; 2.995      ;
; 17.134 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|write_prot_reg                                                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.010     ; 2.843      ;
; 17.138 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.061     ; 2.788      ;
; 17.138 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.061     ; 2.788      ;
; 17.138 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe1                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.061     ; 2.788      ;
; 17.140 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|end_op_reg                                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.059     ; 2.788      ;
; 17.144 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|write_reg                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_det_reg                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.017     ; 2.826      ;
; 17.150 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|fast_read_reg                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_det_reg                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.010     ; 2.827      ;
; 17.151 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|a_fefifo_48e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.067     ; 2.769      ;
; 17.151 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|a_fefifo_48e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.067     ; 2.769      ;
; 17.151 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|a_fefifo_48e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[1] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.067     ; 2.769      ;
; 17.151 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|a_fefifo_48e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[3] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.067     ; 2.769      ;
; 17.151 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|a_fefifo_48e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[5] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.067     ; 2.769      ;
; 17.151 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|a_fefifo_48e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[4] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.067     ; 2.769      ;
; 17.151 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|a_fefifo_48e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[7] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.067     ; 2.769      ;
; 17.151 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|a_fefifo_48e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[6] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.067     ; 2.769      ;
; 17.151 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|a_fefifo_48e:fifo_state|cntr_go7:count_usedw|counter_reg_bit[8] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.067     ; 2.769      ;
; 17.153 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|fast_read_reg                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|end1_cyc_reg                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.019     ; 2.815      ;
; 17.155 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[8]                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.065     ; 2.767      ;
; 17.155 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[0]                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.065     ; 2.767      ;
; 17.155 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[1]                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.065     ; 2.767      ;
; 17.155 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[2]                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.065     ; 2.767      ;
; 17.155 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[3]                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.065     ; 2.767      ;
; 17.155 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[4]                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.065     ; 2.767      ;
; 17.155 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[5]                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.065     ; 2.767      ;
; 17.155 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[6]                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.065     ; 2.767      ;
; 17.155 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[7]                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.065     ; 2.767      ;
; 17.163 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|write_prot_reg                                                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.012     ; 2.812      ;
; 17.167 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[10]                                                                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.126      ; 2.946      ;
; 17.167 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[9]                                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.126      ; 2.946      ;
; 17.167 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[7]                                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.126      ; 2.946      ;
; 17.167 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[5]                                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; 0.126      ; 2.946      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'EXT_CLK_50MHz'                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                    ; To Node                                                                                                                                                                                      ; Launch Clock  ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------------+
; 17.199 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.236     ; 2.552      ;
; 17.199 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.236     ; 2.552      ;
; 17.205 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.236     ; 2.546      ;
; 17.205 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.236     ; 2.546      ;
; 17.239 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.035     ; 2.713      ;
; 17.239 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.035     ; 2.713      ;
; 17.243 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.035     ; 2.709      ;
; 17.243 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.035     ; 2.709      ;
; 17.360 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.236     ; 2.391      ;
; 17.360 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.236     ; 2.391      ;
; 17.381 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.236     ; 2.370      ;
; 17.381 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.236     ; 2.370      ;
; 17.398 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.035     ; 2.554      ;
; 17.398 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.035     ; 2.554      ;
; 17.402 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.234     ; 2.351      ;
; 17.406 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.234     ; 2.347      ;
; 17.408 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.234     ; 2.345      ;
; 17.412 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.234     ; 2.341      ;
; 17.419 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.035     ; 2.533      ;
; 17.419 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.035     ; 2.533      ;
; 17.442 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.033     ; 2.512      ;
; 17.446 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.033     ; 2.508      ;
; 17.446 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.033     ; 2.508      ;
; 17.450 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.033     ; 2.504      ;
; 17.498 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.235     ; 2.254      ;
; 17.498 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.235     ; 2.254      ;
; 17.504 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.235     ; 2.248      ;
; 17.504 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.235     ; 2.248      ;
; 17.538 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.034     ; 2.415      ;
; 17.538 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.034     ; 2.415      ;
; 17.542 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.034     ; 2.411      ;
; 17.542 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.034     ; 2.411      ;
; 17.563 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.234     ; 2.190      ;
; 17.567 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.234     ; 2.186      ;
; 17.578 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.037     ; 2.372      ;
; 17.578 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.037     ; 2.372      ;
; 17.584 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.234     ; 2.169      ;
; 17.588 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.234     ; 2.165      ;
; 17.599 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][122]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.234     ; 2.154      ;
; 17.601 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.033     ; 2.353      ;
; 17.605 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.033     ; 2.349      ;
; 17.605 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][122]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.234     ; 2.148      ;
; 17.622 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.033     ; 2.332      ;
; 17.626 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.033     ; 2.328      ;
; 17.639 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][122]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.033     ; 2.315      ;
; 17.643 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][122]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.033     ; 2.311      ;
; 17.655 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.037     ; 2.295      ;
; 17.655 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.037     ; 2.295      ;
; 17.659 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.235     ; 2.093      ;
; 17.659 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.235     ; 2.093      ;
; 17.680 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.235     ; 2.072      ;
; 17.680 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.235     ; 2.072      ;
; 17.697 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.034     ; 2.256      ;
; 17.697 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.034     ; 2.256      ;
; 17.718 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.034     ; 2.235      ;
; 17.718 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.034     ; 2.235      ;
; 17.719 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.234     ; 2.034      ;
; 17.719 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.234     ; 2.034      ;
; 17.723 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.045     ; 2.219      ;
; 17.727 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.045     ; 2.215      ;
; 17.729 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.045     ; 2.213      ;
; 17.730 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.236     ; 2.021      ;
; 17.730 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.236     ; 2.021      ;
; 17.733 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.045     ; 2.209      ;
; 17.734 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|packet_in_progress                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.235     ; 2.018      ;
; 17.740 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|packet_in_progress                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.235     ; 2.012      ;
; 17.760 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][122]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.234     ; 1.993      ;
; 17.763 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; 0.156      ; 2.380      ;
; 17.767 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; 0.156      ; 2.376      ;
; 17.767 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; 0.156      ; 2.376      ;
; 17.771 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; 0.156      ; 2.372      ;
; 17.774 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|packet_in_progress                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.034     ; 2.179      ;
; 17.778 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|packet_in_progress                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.034     ; 2.175      ;
; 17.781 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.035     ; 2.171      ;
; 17.781 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][122]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.234     ; 1.972      ;
; 17.785 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.035     ; 2.167      ;
; 17.798 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][122]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.033     ; 2.156      ;
; 17.819 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][122]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.033     ; 2.135      ;
; 17.840 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][122]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.234     ; 1.913      ;
; 17.858 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.035     ; 2.094      ;
; 17.858 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.234     ; 1.895      ;
; 17.858 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.234     ; 1.895      ;
; 17.862 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.035     ; 2.090      ;
; 17.863 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|av_readdata_pre[0]                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.234     ; 1.890      ;
; 17.865 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|av_readdata_pre[1]                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.234     ; 1.888      ;
; 17.869 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.236     ; 1.882      ;
; 17.869 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.236     ; 1.882      ;
; 17.877 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.036     ; 2.074      ;
; 17.877 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.036     ; 2.074      ;
; 17.884 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.045     ; 2.058      ;
; 17.888 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.045     ; 2.054      ;
; 17.895 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|packet_in_progress                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.235     ; 1.857      ;
; 17.899 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][122]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.235     ; 1.853      ;
; 17.905 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.045     ; 2.037      ;
; 17.905 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][122]                                                ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.235     ; 1.847      ;
; 17.909 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.045     ; 2.033      ;
; 17.916 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|packet_in_progress                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.235     ; 1.836      ;
; 17.922 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; 0.156      ; 2.221      ;
; 17.926 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; 0.156      ; 2.217      ;
; 17.933 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|packet_in_progress                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.034     ; 2.020      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|jupdate                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.434      ; 2.046      ;
; 48.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|jupdate                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.430      ; 1.964      ;
; 48.538 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.889      ;
; 48.538 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.450      ; 1.899      ;
; 48.538 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.450      ; 1.899      ;
; 48.593 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.450      ; 1.844      ;
; 48.615 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.450      ; 1.822      ;
; 48.653 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|jupdate                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.434      ; 1.768      ;
; 48.658 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 1.766      ;
; 48.718 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.709      ;
; 48.720 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.707      ;
; 48.881 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[0]                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.449      ; 1.555      ;
; 48.911 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.516      ;
; 48.912 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 1.516      ;
; 48.929 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|jupdate                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.424      ; 1.482      ;
; 48.939 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.450      ; 1.498      ;
; 48.979 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[0]                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.449      ; 1.457      ;
; 48.996 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.436      ; 1.427      ;
; 49.033 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 1.395      ;
; 49.043 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.384      ;
; 49.087 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 1.345      ;
; 49.153 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 1.275      ;
; 49.291 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 1.135      ;
; 49.551 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 0.876      ;
; 49.962 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 0.464      ;
; 96.731 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[2]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.136      ; 3.392      ;
; 96.731 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[17]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.136      ; 3.392      ;
; 96.731 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[18]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.136      ; 3.392      ;
; 96.731 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[19]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.136      ; 3.392      ;
; 96.731 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[1]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.136      ; 3.392      ;
; 96.731 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[24]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.136      ; 3.392      ;
; 96.731 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[11]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.136      ; 3.392      ;
; 96.731 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[10]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.136      ; 3.392      ;
; 96.731 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[13]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.136      ; 3.392      ;
; 96.731 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[3]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.136      ; 3.392      ;
; 96.791 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[22]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.126      ; 3.322      ;
; 96.791 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[20]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.126      ; 3.322      ;
; 96.791 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[14]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.126      ; 3.322      ;
; 96.815 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[21]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.126      ; 3.298      ;
; 96.815 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[26]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.126      ; 3.298      ;
; 96.815 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[6]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.126      ; 3.298      ;
; 96.815 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[12]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.126      ; 3.298      ;
; 96.815 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[4]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.126      ; 3.298      ;
; 96.819 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[2]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.140      ; 3.308      ;
; 96.819 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[17]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.140      ; 3.308      ;
; 96.819 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[18]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.140      ; 3.308      ;
; 96.819 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[19]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.140      ; 3.308      ;
; 96.819 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[1]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.140      ; 3.308      ;
; 96.819 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[24]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.140      ; 3.308      ;
; 96.819 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[11]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.140      ; 3.308      ;
; 96.819 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[10]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.140      ; 3.308      ;
; 96.819 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[13]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.140      ; 3.308      ;
; 96.819 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[3]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.140      ; 3.308      ;
; 96.827 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[16]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.127      ; 3.287      ;
; 96.827 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[0]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.127      ; 3.287      ;
; 96.827 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[25]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.127      ; 3.287      ;
; 96.827 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[5]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.127      ; 3.287      ;
; 96.827 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[8]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.127      ; 3.287      ;
; 96.827 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[9]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.127      ; 3.287      ;
; 96.832 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[9]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.111      ;
; 96.832 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[2]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.140      ; 3.295      ;
; 96.832 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[17]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.140      ; 3.295      ;
; 96.832 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[18]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.140      ; 3.295      ;
; 96.832 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[19]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.140      ; 3.295      ;
; 96.832 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[1]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.140      ; 3.295      ;
; 96.832 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[24]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.140      ; 3.295      ;
; 96.832 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[11]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.140      ; 3.295      ;
; 96.832 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[10]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.140      ; 3.295      ;
; 96.832 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[13]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.140      ; 3.295      ;
; 96.832 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[3]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.140      ; 3.295      ;
; 96.879 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[22]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.130      ; 3.238      ;
; 96.879 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[20]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.130      ; 3.238      ;
; 96.879 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[14]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.130      ; 3.238      ;
; 96.880 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[9]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.067      ;
; 96.892 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[22]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.130      ; 3.225      ;
; 96.892 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[20]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.130      ; 3.225      ;
; 96.892 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[14]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.130      ; 3.225      ;
; 96.903 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[21]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.130      ; 3.214      ;
; 96.903 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[26]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.130      ; 3.214      ;
; 96.903 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[6]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.130      ; 3.214      ;
; 96.903 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[12]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.130      ; 3.214      ;
; 96.903 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[4]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.130      ; 3.214      ;
; 96.906 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[2]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.029      ;
; 96.906 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[17]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.029      ;
; 96.906 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[18]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.029      ;
; 96.906 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[19]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.029      ;
; 96.906 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[1]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.029      ;
; 96.906 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[24]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.029      ;
; 96.906 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[11]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.029      ;
; 96.906 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[10]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.029      ;
; 96.906 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[13]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.029      ;
; 96.906 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_write                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[3]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.029      ;
; 96.915 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[16]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.131      ; 3.203      ;
; 96.915 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[0]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.131      ; 3.203      ;
; 96.915 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[25]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.131      ; 3.203      ;
; 96.915 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[5]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.131      ; 3.203      ;
; 96.915 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[8]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.131      ; 3.203      ;
; 96.915 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_read                                                                                                                                                                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[9]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.131      ; 3.203      ;
; 96.916 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[21]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.130      ; 3.201      ;
; 96.916 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[26]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.130      ; 3.201      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                 ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.143 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|csr_write_data[23]                                                                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_coj1:auto_generated|ram_block1a0~porta_datain_reg0                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.223      ; 0.470      ;
; 0.144 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|csr_write_data[15]                                                                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_coj1:auto_generated|ram_block1a0~porta_datain_reg0                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.223      ; 0.471      ;
; 0.144 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|csr_write_data[19]                                                                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_coj1:auto_generated|ram_block1a0~porta_datain_reg0                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.223      ; 0.471      ;
; 0.145 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|csr_write_data[3]                                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_coj1:auto_generated|ram_block1a0~porta_datain_reg0                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.223      ; 0.472      ;
; 0.146 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|csr_write_data[2]                                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_coj1:auto_generated|ram_block1a0~porta_datain_reg0                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.223      ; 0.473      ;
; 0.148 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 0.473      ;
; 0.156 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|csr_write_data[13]                                                                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_coj1:auto_generated|ram_block1a0~porta_datain_reg0                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.223      ; 0.483      ;
; 0.158 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 0.483      ;
; 0.160 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.482      ;
; 0.161 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.483      ;
; 0.161 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 0.486      ;
; 0.165 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_rd[3]                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~porta_address_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.487      ;
; 0.170 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 0.495      ;
; 0.171 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.493      ;
; 0.175 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 0.500      ;
; 0.176 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.498      ;
; 0.177 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|C_expn_mtval[26]                                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtval[26]                                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.244      ; 0.505      ;
; 0.178 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.500      ;
; 0.178 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[19]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[19]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[25]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[25]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[17]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[17]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[10]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[10]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[14]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[14]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[2]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[2]                                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[0]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[0]                                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[23]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[23]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[18]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[18]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[20]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[20]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[16]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[16]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[31]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[31]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[21]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[21]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[9]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[9]                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[10]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[10]                                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[6]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[6]                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[2][23]                                                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[2][23]                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[23]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[23]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[26]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[26]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[13]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[13]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[29]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[29]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[28]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[28]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[27]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[27]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[11]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[11]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[3]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[3]                                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[30]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[30]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[7]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[7]                                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[1]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[1]                                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[24]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[24]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[4]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[4]                                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[22]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[22]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[6]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[6]                                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[9]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[9]                                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[19]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[19]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[25]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[25]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[17]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[17]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[26]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[26]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[13]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[13]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[29]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[29]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[28]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[28]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[10]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[10]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[27]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[27]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[30]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[30]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[14]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[14]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[7]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[7]                                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[12]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[12]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[24]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[24]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[22]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[22]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[0]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[0]                                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[9]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[9]                                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[5]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[5]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[16]                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[16]                                                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[3]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[3]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[29]                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[29]                                                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[19]                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[19]                                                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[2]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[2]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[7]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[7]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[11]                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[11]                                                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[8]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[8]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[17]                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[17]                                                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[15]                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[15]                                                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[21]                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[21]                                                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[23]                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[23]                                                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[9]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[9]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[25]                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[25]                                                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[27]                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[27]                                                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[28]                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[28]                                                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[7]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[7]                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[1]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[1]                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[2]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[2]                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[13]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[13]                                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[12]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[12]                                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[11]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[11]                                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.meie                                                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.meie                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[14]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[14]                                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[4]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[4]                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[15]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[15]                                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[5]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[5]                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[28]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[28]                                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[23]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[23]                                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[19]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[19]                                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                                                                                                                                                                                ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.151 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[6] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.220      ; 0.475      ;
; 0.156 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.220      ; 0.480      ;
; 0.161 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[8] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.220      ; 0.485      ;
; 0.168 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[7] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|scfifo:scfifo4|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.220      ; 0.492      ;
; 0.178 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_cnt[1]                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_cnt[1]                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_cnt[0]                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_cnt[0]                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.045      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][4]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][4]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][13]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][13]                                                                                                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][21]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][21]                                                                                                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][14]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][14]                                                                                                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][6]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][6]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][12]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][12]                                                                                                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][22]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][22]                                                                                                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][20]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][20]                                                                                                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.044      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.043      ; 0.307      ;
; 0.183 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.184 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|add_msb_reg                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|add_msb_reg                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|streg_datain_reg                                                                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|streg_datain_reg                                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|ncs_reg                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|ncs_reg                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[2]                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[2]                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[1]                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[1]                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[0]                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[0]                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.186 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:read_flag_status_cntr|a_graycounter_9vg:auto_generated|dffe2a[0]                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:read_flag_status_cntr|a_graycounter_9vg:auto_generated|dffe2a[0]                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[0]                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[0]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[2]                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[2]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[1]                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[1]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sec_prot_reg                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|fast_read_reg                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|fast_read_reg                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_sid_reg                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|start_sppoll_reg                                                                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|start_sppoll_reg                                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|start_wrpoll_reg                                                                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|start_wrpoll_reg                                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem[1][122]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem[1][122]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem[1][123]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem[1][123]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|dvalid_reg                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|dvalid_reg                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_status_reg                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_status_reg                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[8]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[8]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[3]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[3]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[0]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[0]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[2]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[2]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[1]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[1]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[6]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[6]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[4]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[4]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[5]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[5]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[7]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_burstcount_cnt[7]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_mem_burstcount[2]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|rd_mem_burstcount[2]                                                                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|back_pressured_ctrl                                                                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|back_pressured_ctrl                                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|illegal_write_reg                                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|illegal_write_reg                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|illegal_erase_reg                                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|illegal_erase_reg                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rsp_fifo|mem[1][122]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rsp_fifo|mem[1][122]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][0]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][0]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][4]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][4]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem[1][101]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rsp_fifo|mem[1][101]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_avl_mem_translator|in_transfer                                                                                                                                                                                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_avl_mem_translator|in_transfer                                                                                                                                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][2]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][2]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][1]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][1]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|end_pgwrop_reg                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|end_pgwrop_reg                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][5]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][5]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|detect_addroffset_reg                                                                                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|detect_addroffset_reg                                                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][3]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][3]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][6]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][6]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][7]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_csr_agent_rdata_fifo|mem[1][7]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][5]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][5]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][3]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][3]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][11]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][11]                                                                                                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][18]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][18]                                                                                                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][19]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][19]                                                                                                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][17]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][17]                                                                                                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][10]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][10]                                                                                                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][2]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][2]                                                                                                                                                                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'EXT_CLK_50MHz'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                           ; Launch Clock  ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------------+
; 0.185 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.045      ; 0.314      ;
; 0.186 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                   ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                   ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                           ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|pfdena_reg                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|pfdena_reg                                                                                                                                                             ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][122]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][122]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|NIOSV_SOC_ALTPLL_CLKS_stdsync_sv6:stdsync2|NIOSV_SOC_ALTPLL_CLKS_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|NIOSV_SOC_ALTPLL_CLKS_stdsync_sv6:stdsync2|NIOSV_SOC_ALTPLL_CLKS_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; pwrup_timer[0]                                                                                                                                                                                                                    ; pwrup_timer[0]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.314      ;
; 0.201 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.322      ;
; 0.202 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.323      ;
; 0.219 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.339      ;
; 0.267 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|NIOSV_SOC_ALTPLL_CLKS_stdsync_sv6:stdsync2|NIOSV_SOC_ALTPLL_CLKS_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|NIOSV_SOC_ALTPLL_CLKS_stdsync_sv6:stdsync2|NIOSV_SOC_ALTPLL_CLKS_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                        ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.388      ;
; 0.268 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.389      ;
; 0.268 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.389      ;
; 0.293 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|NIOSV_SOC_ALTPLL_CLKS_stdsync_sv6:stdsync2|NIOSV_SOC_ALTPLL_CLKS_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|av_readdata_pre[0]                                                                         ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.414      ;
; 0.297 ; pwrup_timer[2]                                                                                                                                                                                                                    ; pwrup_timer[2]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.418      ;
; 0.298 ; pwrup_timer[4]                                                                                                                                                                                                                    ; pwrup_timer[4]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; pwrup_timer[7]                                                                                                                                                                                                                    ; pwrup_timer[7]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.420      ;
; 0.300 ; pwrup_timer[5]                                                                                                                                                                                                                    ; pwrup_timer[5]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.421      ;
; 0.300 ; pwrup_timer[3]                                                                                                                                                                                                                    ; pwrup_timer[3]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.421      ;
; 0.301 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                   ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.422      ;
; 0.305 ; pwrup_timer[1]                                                                                                                                                                                                                    ; pwrup_timer[1]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; pwrup_timer[0]                                                                                                                                                                                                                    ; pwrup_timer[1]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; pwrup_timer[6]                                                                                                                                                                                                                    ; pwrup_timer[6]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.427      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.431      ;
; 0.318 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                           ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.439      ;
; 0.325 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|prev_reset                                                                                                                                                             ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.445      ;
; 0.326 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.446      ;
; 0.329 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.449      ;
; 0.340 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][70]                                                                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.460      ;
; 0.341 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.462      ;
; 0.345 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][122]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.465      ;
; 0.346 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.467      ;
; 0.355 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|read_latency_shift_reg[0]                                                                  ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.475      ;
; 0.356 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.477      ;
; 0.361 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|read_latency_shift_reg[0]                                                                  ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.035      ; 0.480      ;
; 0.372 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][70]                                                                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.492      ;
; 0.384 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.505      ;
; 0.384 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.505      ;
; 0.385 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|waitrequest_reset_override                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|read_latency_shift_reg[0]                                                                  ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.035      ; 0.504      ;
; 0.400 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.521      ;
; 0.412 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.533      ;
; 0.412 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][71]                                                                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.532      ;
; 0.415 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.045      ; 0.544      ;
; 0.416 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                                                             ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.537      ;
; 0.417 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.538      ;
; 0.419 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][122]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.035      ; 0.538      ;
; 0.420 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|av_readdata_pre[1]                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.540      ;
; 0.421 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.045      ; 0.550      ;
; 0.423 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                                                             ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.544      ;
; 0.423 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.544      ;
; 0.428 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.549      ;
; 0.432 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.235      ; 0.751      ;
; 0.437 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|packet_in_progress                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|packet_in_progress                                                                                         ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.557      ;
; 0.446 ; pwrup_timer[2]                                                                                                                                                                                                                    ; pwrup_timer[3]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.567      ;
; 0.447 ; pwrup_timer[4]                                                                                                                                                                                                                    ; pwrup_timer[5]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.568      ;
; 0.455 ; pwrup_timer[6]                                                                                                                                                                                                                    ; pwrup_timer[7]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.576      ;
; 0.457 ; pwrup_timer[1]                                                                                                                                                                                                                    ; pwrup_timer[2]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.578      ;
; 0.458 ; pwrup_timer[3]                                                                                                                                                                                                                    ; pwrup_timer[4]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.579      ;
; 0.458 ; pwrup_timer[5]                                                                                                                                                                                                                    ; pwrup_timer[6]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.579      ;
; 0.458 ; pwrup_timer[0]                                                                                                                                                                                                                    ; pwrup_timer[2]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.579      ;
; 0.459 ; pwrup_timer[4]                                                                                                                                                                                                                    ; pwrup_timer[0]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.580      ;
; 0.460 ; pwrup_timer[2]                                                                                                                                                                                                                    ; pwrup_timer[0]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.581      ;
; 0.460 ; pwrup_timer[1]                                                                                                                                                                                                                    ; pwrup_timer[3]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.581      ;
; 0.461 ; pwrup_timer[3]                                                                                                                                                                                                                    ; pwrup_timer[5]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.582      ;
; 0.461 ; pwrup_timer[5]                                                                                                                                                                                                                    ; pwrup_timer[7]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.582      ;
; 0.461 ; pwrup_timer[0]                                                                                                                                                                                                                    ; pwrup_timer[3]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.582      ;
; 0.467 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.587      ;
; 0.472 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.593      ;
; 0.473 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.593      ;
; 0.479 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                                                             ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.600      ;
; 0.480 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][122]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[0][122]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.601      ;
; 0.487 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|read_latency_shift_reg[0]                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                   ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.038      ; 0.609      ;
; 0.487 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.608      ;
; 0.496 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|read_latency_shift_reg[0]                                                                  ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.616      ;
; 0.509 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|read_latency_shift_reg[0]                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                   ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.038      ; 0.631      ;
; 0.509 ; pwrup_timer[2]                                                                                                                                                                                                                    ; pwrup_timer[4]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.630      ;
; 0.510 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|prev_reset                                                                                                                                                             ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.630      ;
; 0.510 ; pwrup_timer[4]                                                                                                                                                                                                                    ; pwrup_timer[6]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.631      ;
; 0.511 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|pfdena_reg                                                                                                                                                             ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.631      ;
; 0.512 ; pwrup_timer[2]                                                                                                                                                                                                                    ; pwrup_timer[5]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.633      ;
; 0.512 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|read_latency_shift_reg[0]                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.633      ;
; 0.513 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_ALTPLL_CLKS:altpll_clks|prev_reset                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|av_readdata_pre[0]                                                                         ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.038      ; 0.635      ;
; 0.513 ; pwrup_timer[4]                                                                                                                                                                                                                    ; pwrup_timer[7]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.634      ;
; 0.517 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_clks_pll_slave_agent_rsp_fifo|mem[1][122]                                                                                     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.637      ;
; 0.518 ; pwrup_timer[3]                                                                                                                                                                                                                    ; pwrup_timer[0]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.639      ;
; 0.523 ; pwrup_timer[1]                                                                                                                                                                                                                    ; pwrup_timer[4]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.644      ;
; 0.524 ; pwrup_timer[3]                                                                                                                                                                                                                    ; pwrup_timer[6]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.645      ;
; 0.524 ; pwrup_timer[0]                                                                                                                                                                                                                    ; pwrup_timer[4]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.645      ;
; 0.525 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_clks_pll_slave_translator|read_latency_shift_reg[0]                                                                  ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.645      ;
; 0.526 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_005|packet_in_progress                                                                                         ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.646      ;
; 0.526 ; pwrup_timer[1]                                                                                                                                                                                                                    ; pwrup_timer[5]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.647      ;
; 0.527 ; pwrup_timer[3]                                                                                                                                                                                                                    ; pwrup_timer[7]                                                                                                                                                                                                                    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.037      ; 0.648      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.185 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[30]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.313      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[4]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[5]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[29]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[0]                                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[0]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|dmi_status[0]                                                                                                                                                                                                                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|dmi_status[0]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[1]                                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[1]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[8]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.315      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[0]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.315      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|read_rsp_pndg                                                                                                                                                                                                                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|read_rsp_pndg                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.315      ;
; 0.189 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[9]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.317      ;
; 0.189 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|full1                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.317      ;
; 0.190 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.318      ;
; 0.193 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_address[0]                                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_address[1]                                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[35]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[6]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[5]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[10]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[9]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[19]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[18]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[21]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[20]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[25]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[24]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[27]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[26]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[29]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[28]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[1]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[18]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[27]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[6]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[24]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[23]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[11]                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[13]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[16]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[13]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[20]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[17]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[21]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[31]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[15]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[14]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[22]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[21]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[23]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[22]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[31]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[30]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[10]                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[12]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[23]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[28]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[25]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[12]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[24]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.198 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.319      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.321      ;
; 0.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.321      ;
; 0.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.201 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.321      ;
; 0.203 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.323      ;
; 0.204 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[18]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[17]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.324      ;
; 0.204 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.324      ;
; 0.205 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[25]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[24]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[22]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[21]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[3]                                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[2]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[13]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[12]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                              ; To Node                                                                                                                                                                                  ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 6.945 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[2]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.099     ; 2.893      ;
; 6.945 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[7]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.100     ; 2.892      ;
; 6.945 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[10]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.098     ; 2.894      ;
; 6.945 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[9]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.098     ; 2.894      ;
; 6.945 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[14]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.098     ; 2.894      ;
; 6.945 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[8]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.098     ; 2.894      ;
; 6.945 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[13]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.098     ; 2.894      ;
; 6.945 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[11]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.098     ; 2.894      ;
; 6.946 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[12]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.101     ; 2.890      ;
; 6.982 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[0]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.061     ; 2.897      ;
; 6.982 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[8]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.062     ; 2.896      ;
; 6.982 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[0]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.065     ; 2.893      ;
; 6.982 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[1]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.065     ; 2.893      ;
; 6.982 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[9]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.061     ; 2.897      ;
; 6.984 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[1]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.119     ; 2.835      ;
; 6.984 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[0]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.119     ; 2.835      ;
; 6.987 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[10]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.062     ; 2.891      ;
; 6.987 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[12]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 2.895      ;
; 6.988 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[3]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.060     ; 2.892      ;
; 6.988 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[11]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.060     ; 2.892      ;
; 6.990 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[3]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.114     ; 2.834      ;
; 6.990 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[1]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 2.897      ;
; 6.990 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[2]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 2.897      ;
; 6.990 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[4]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 2.898      ;
; 6.990 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[5]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 2.896      ;
; 6.990 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[2]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 2.896      ;
; 6.990 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[7]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.054     ; 2.895      ;
; 6.990 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[8]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 2.897      ;
; 6.990 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[9]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 2.897      ;
; 6.990 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[10]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 2.897      ;
; 6.990 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[11]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 2.897      ;
; 6.990 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[13]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 2.897      ;
; 6.990 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[14]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 2.897      ;
; 6.991 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[3]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 2.896      ;
; 6.991 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[6]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 2.896      ;
; 6.991 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_addr[7]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.055     ; 2.893      ;
; 6.991 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[12]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.055     ; 2.893      ;
; 6.991 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_bank[0]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 2.895      ;
; 6.991 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_bank[1]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 2.896      ;
; 6.991 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_dqm[0]                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.055     ; 2.893      ;
; 6.991 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_dqm[1]                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.055     ; 2.893      ;
; 6.993 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[4]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.055     ; 2.892      ;
; 6.993 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[15]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.055     ; 2.892      ;
; 6.995 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[4]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.109     ; 2.834      ;
; 6.995 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[15]                                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.109     ; 2.834      ;
; 6.995 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[5]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 2.893      ;
; 6.995 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_data[6]                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 2.893      ;
; 6.997 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[5]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.106     ; 2.835      ;
; 6.997 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|za_data[6]                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.106     ; 2.835      ;
; 7.014 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[35]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 2.922      ;
; 7.014 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 2.922      ;
; 7.014 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 2.922      ;
; 7.014 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56]  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 2.922      ;
; 7.014 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[122] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 2.922      ;
; 7.079 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_2                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 2.797      ;
; 7.079 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_7                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 2.796      ;
; 7.079 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_8                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 2.798      ;
; 7.079 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_9                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 2.798      ;
; 7.079 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_10                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 2.798      ;
; 7.079 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_11                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 2.798      ;
; 7.079 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_13                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 2.798      ;
; 7.079 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_14                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 2.798      ;
; 7.080 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_12                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.054     ; 2.794      ;
; 7.083 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 2.772      ;
; 7.083 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_1                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 2.772      ;
; 7.089 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_3                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 2.771      ;
; 7.094 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_15                                                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.063     ; 2.771      ;
; 7.094 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_4                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.063     ; 2.771      ;
; 7.096 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_5                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.060     ; 2.772      ;
; 7.096 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|oe~_Duplicate_6                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.060     ; 2.772      ;
; 7.101 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_cmd[3]                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 2.785      ;
; 7.110 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_cmd[1]                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 2.774      ;
; 7.110 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_cmd[2]                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 2.774      ;
; 7.112 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem|m_cmd[0]                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 2.777      ;
; 7.162 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|rdata[0]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.116      ; 2.909      ;
; 7.162 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|rdata[1]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.116      ; 2.909      ;
; 7.162 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|rdata[2]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.116      ; 2.909      ;
; 7.162 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|rdata[3]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.116      ; 2.909      ;
; 7.162 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|rdata[4]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.116      ; 2.909      ;
; 7.162 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|rdata[5]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.116      ; 2.909      ;
; 7.162 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|rdata[6]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.116      ; 2.909      ;
; 7.162 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|rdata[7]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; 0.116      ; 2.909      ;
; 7.212 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|resumereq_ack                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.054     ; 2.721      ;
; 7.212 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|haltreq_ack                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.054     ; 2.721      ;
; 7.212 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 2.727      ;
; 7.212 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 2.727      ;
; 7.212 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 2.727      ;
; 7.212 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[122]     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 2.727      ;
; 7.212 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 2.727      ;
; 7.212 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 2.727      ;
; 7.212 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 2.727      ;
; 7.212 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 2.727      ;
; 7.212 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 2.727      ;
; 7.212 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 2.727      ;
; 7.212 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 2.727      ;
; 7.212 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 2.727      ;
; 7.212 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 2.727      ;
; 7.212 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 2.727      ;
; 7.212 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_timer_msip:timer_module|mtime[24]                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 2.723      ;
; 7.212 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_timer_msip:timer_module|mtime[25]                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 2.723      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                                                                                                 ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 17.643 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[7]                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.225     ; 2.119      ;
; 17.643 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[6]                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.225     ; 2.119      ;
; 17.643 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[3]                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.225     ; 2.119      ;
; 17.643 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[5]                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.225     ; 2.119      ;
; 17.643 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[1]                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.225     ; 2.119      ;
; 17.643 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[2]                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.225     ; 2.119      ;
; 17.643 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[4]                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.225     ; 2.119      ;
; 17.643 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|statreg_out[0]                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.225     ; 2.119      ;
; 17.844 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|clr_sid_reg                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.222     ; 1.921      ;
; 17.844 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|clr_read_reg                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.221     ; 1.922      ;
; 17.844 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|end1_cyc_reg                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.222     ; 1.921      ;
; 17.844 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe1     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.221     ; 1.922      ;
; 17.844 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.221     ; 1.922      ;
; 17.844 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[1] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.221     ; 1.922      ;
; 17.844 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.221     ; 1.922      ;
; 17.844 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|stage3_reg                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.223     ; 1.920      ;
; 17.844 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe1     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.220     ; 1.923      ;
; 17.844 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.220     ; 1.923      ;
; 17.844 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|stage4_reg                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.223     ; 1.920      ;
; 17.844 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|do_wrmemadd_reg                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.223     ; 1.920      ;
; 17.844 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|illegal_write_dly_reg                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.224     ; 1.919      ;
; 17.844 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|illegal_erase_dly_reg                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.224     ; 1.919      ;
; 17.844 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|epcs_id_reg2[3]                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.231     ; 1.912      ;
; 17.844 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|stage2_reg                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.223     ; 1.920      ;
; 17.844 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|cnt_bfend_reg                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.222     ; 1.921      ;
; 17.844 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|shftpgwr_data_reg                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.223     ; 1.920      ;
; 17.844 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|end_read_reg                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.222     ; 1.921      ;
; 17.844 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.220     ; 1.923      ;
; 17.844 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_delay_reg                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.230     ; 1.913      ;
; 17.844 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|epcs_id_reg2[1]                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.231     ; 1.912      ;
; 17.844 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|epcs_id_reg2[2]                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.231     ; 1.912      ;
; 17.844 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|epcs_id_reg2[4]                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.231     ; 1.912      ;
; 17.844 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|epcs_id_reg2[0]                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.231     ; 1.912      ;
; 17.844 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|ncs_reg                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.223     ; 1.920      ;
; 17.844 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|streg_datain_reg                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.223     ; 1.920      ;
; 17.844 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|add_msb_reg                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.222     ; 1.921      ;
; 17.844 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[0]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.224     ; 1.919      ;
; 17.844 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[1]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.224     ; 1.919      ;
; 17.844 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[2]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.224     ; 1.919      ;
; 17.844 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[3]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.224     ; 1.919      ;
; 17.844 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[4]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.224     ; 1.919      ;
; 17.844 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[5]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.224     ; 1.919      ;
; 17.844 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[6]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.224     ; 1.919      ;
; 17.844 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|asmi_opcode_reg[7]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.224     ; 1.919      ;
; 17.845 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|clr_write_reg2                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.236     ; 1.906      ;
; 17.845 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|max_cnt_reg                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.226     ; 1.916      ;
; 17.845 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|epcs_id_reg2[7]                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.237     ; 1.905      ;
; 17.845 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|epcs_id_reg2[6]                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.237     ; 1.905      ;
; 17.845 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|buf_empty_reg                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.227     ; 1.915      ;
; 17.845 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|epcs_id_reg2[5]                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.237     ; 1.905      ;
; 17.845 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|maxcnt_shift_reg2                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.236     ; 1.906      ;
; 17.851 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|end_op_hdlyreg                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.213     ; 1.923      ;
; 17.851 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe1     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.212     ; 1.924      ;
; 17.851 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.212     ; 1.924      ;
; 17.851 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|clr_secprot_reg                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.212     ; 1.924      ;
; 17.851 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.212     ; 1.924      ;
; 17.851 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[0]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.216     ; 1.920      ;
; 17.851 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[1]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.216     ; 1.920      ;
; 17.851 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[2]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.216     ; 1.920      ;
; 17.851 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[3]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.216     ; 1.920      ;
; 17.851 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[4]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.216     ; 1.920      ;
; 17.851 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[5]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.216     ; 1.920      ;
; 17.851 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[6]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.216     ; 1.920      ;
; 17.851 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|busy_det_reg                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.213     ; 1.923      ;
; 17.851 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|read_dout_reg[7]                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.216     ; 1.920      ;
; 17.851 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|write_prot_reg                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.215     ; 1.921      ;
; 17.851 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|clr_write_reg                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.213     ; 1.923      ;
; 17.851 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|pgwrbuf_dataout[0]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.225     ; 1.911      ;
; 17.851 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|pgwrbuf_dataout[1]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.225     ; 1.911      ;
; 17.851 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|pgwrbuf_dataout[2]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.225     ; 1.911      ;
; 17.851 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|pgwrbuf_dataout[3]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.225     ; 1.911      ;
; 17.851 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|pgwrbuf_dataout[4]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.225     ; 1.911      ;
; 17.851 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|pgwrbuf_dataout[5]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.225     ; 1.911      ;
; 17.851 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|pgwrbuf_dataout[6]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.225     ; 1.911      ;
; 17.851 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|pgwrbuf_dataout[7]                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 20.000       ; -0.225     ; 1.911      ;
; 37.599 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.242     ; 2.146      ;
; 37.599 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.242     ; 2.146      ;
; 37.599 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.242     ; 2.146      ;
; 37.599 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.242     ; 2.146      ;
; 37.599 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.242     ; 2.146      ;
; 37.599 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.242     ; 2.146      ;
; 37.599 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.242     ; 2.146      ;
; 37.599 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[122]                                                                                                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.242     ; 2.146      ;
; 37.599 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[122]                                                                                                                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.242     ; 2.146      ;
; 37.599 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.242     ; 2.146      ;
; 37.599 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.242     ; 2.146      ;
; 37.599 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.242     ; 2.146      ;
; 37.605 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.247     ; 2.135      ;
; 37.605 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.247     ; 2.135      ;
; 37.605 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                                                                                                                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.246     ; 2.136      ;
; 37.605 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                                                                                                                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.246     ; 2.136      ;
; 37.605 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.245     ; 2.137      ;
; 37.605 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.250     ; 2.132      ;
; 37.605 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.250     ; 2.132      ;
; 37.605 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.250     ; 2.132      ;
; 37.605 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.250     ; 2.132      ;
; 37.605 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.245     ; 2.137      ;
; 37.605 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.245     ; 2.137      ;
; 37.605 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.245     ; 2.137      ;
; 37.605 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]                                                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 40.000       ; -0.245     ; 2.137      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.674 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|jupdate                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.424      ; 1.737      ;
; 48.674 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.424      ; 1.737      ;
; 98.067 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.870      ;
; 98.067 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.870      ;
; 98.067 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.870      ;
; 98.067 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.870      ;
; 98.067 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.870      ;
; 98.067 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.870      ;
; 98.067 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.870      ;
; 98.067 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.870      ;
; 98.067 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.870      ;
; 98.067 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.870      ;
; 98.067 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.870      ;
; 98.067 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.870      ;
; 98.067 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.870      ;
; 98.076 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|write                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.859      ;
; 98.076 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.859      ;
; 98.076 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.859      ;
; 98.084 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.853      ;
; 98.084 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.853      ;
; 98.084 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[9]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.853      ;
; 98.084 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[8]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.853      ;
; 98.084 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[7]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.853      ;
; 98.084 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[6]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.853      ;
; 98.084 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[5]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.853      ;
; 98.084 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[4]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.853      ;
; 98.084 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[3]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.853      ;
; 98.084 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[2]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.853      ;
; 98.084 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[1]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.853      ;
; 98.084 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[0]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.853      ;
; 98.084 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.853      ;
; 98.107 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|write_valid                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.830      ;
; 98.107 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|write_stalled                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.830      ;
; 98.107 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|read                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.830      ;
; 98.107 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|read_req                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.830      ;
; 98.107 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.830      ;
; 98.107 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.830      ;
; 98.107 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.830      ;
; 98.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|state                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.737      ;
; 98.831 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.125      ;
; 98.835 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.105      ;
; 98.835 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.105      ;
; 98.835 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.105      ;
; 98.835 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.105      ;
; 98.835 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.105      ;
; 98.835 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.105      ;
; 98.835 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.105      ;
; 98.835 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.105      ;
; 98.835 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.105      ;
; 98.835 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.105      ;
; 98.933 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.012      ;
; 98.933 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.012      ;
; 98.933 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.012      ;
; 98.933 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.012      ;
; 98.933 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.012      ;
; 98.933 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.012      ;
; 98.933 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.012      ;
; 98.933 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.012      ;
; 98.933 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.012      ;
; 98.933 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.012      ;
; 98.933 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.012      ;
; 98.933 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.012      ;
; 98.991 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.958      ;
; 98.991 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.958      ;
; 98.991 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.958      ;
; 98.991 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.958      ;
; 98.991 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.958      ;
; 99.023 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.926      ;
; 99.023 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.926      ;
; 99.027 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 0.914      ;
; 99.027 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 0.914      ;
; 99.027 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 0.914      ;
; 99.027 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 0.914      ;
; 99.056 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.894      ;
; 99.056 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.894      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.672  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.792      ;
; 0.672  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.792      ;
; 0.691  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.811      ;
; 0.691  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.811      ;
; 0.692  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 0.803      ;
; 0.692  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 0.803      ;
; 0.692  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 0.803      ;
; 0.692  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 0.803      ;
; 0.711  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.830      ;
; 0.711  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.830      ;
; 0.711  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.830      ;
; 0.711  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.830      ;
; 0.711  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.830      ;
; 0.747  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.862      ;
; 0.747  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.862      ;
; 0.747  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.862      ;
; 0.747  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.862      ;
; 0.747  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.862      ;
; 0.747  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.862      ;
; 0.747  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.862      ;
; 0.747  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.862      ;
; 0.747  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.862      ;
; 0.747  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.862      ;
; 0.747  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.862      ;
; 0.747  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.862      ;
; 0.828  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.954      ;
; 0.856  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 0.966      ;
; 0.856  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 0.966      ;
; 0.856  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 0.966      ;
; 0.856  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 0.966      ;
; 0.856  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 0.966      ;
; 0.856  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 0.966      ;
; 0.856  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 0.966      ;
; 0.856  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 0.966      ;
; 0.856  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 0.966      ;
; 0.856  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 0.966      ;
; 1.381  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|state                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.509      ;
; 1.468  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|write_valid                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.595      ;
; 1.468  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|write_stalled                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.595      ;
; 1.468  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|read                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.595      ;
; 1.468  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|read_req                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.595      ;
; 1.468  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.595      ;
; 1.468  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.595      ;
; 1.468  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.595      ;
; 1.480  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.607      ;
; 1.480  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.607      ;
; 1.480  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[9]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.607      ;
; 1.480  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[8]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.607      ;
; 1.480  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[7]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.607      ;
; 1.480  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[6]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.607      ;
; 1.480  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[5]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.607      ;
; 1.480  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[4]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.607      ;
; 1.480  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[3]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.607      ;
; 1.480  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[2]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.607      ;
; 1.480  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[1]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.607      ;
; 1.480  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[0]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.607      ;
; 1.480  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.607      ;
; 1.495  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.622      ;
; 1.495  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.622      ;
; 1.495  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.622      ;
; 1.495  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.622      ;
; 1.495  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.622      ;
; 1.495  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.622      ;
; 1.495  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.622      ;
; 1.495  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.622      ;
; 1.495  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.622      ;
; 1.495  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.622      ;
; 1.495  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.622      ;
; 1.495  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.622      ;
; 1.495  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.622      ;
; 1.497  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|write                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.622      ;
; 1.497  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.622      ;
; 1.497  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.622      ;
; 50.882 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|jupdate                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.523      ; 1.509      ;
; 50.882 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.523      ; 1.509      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                                                                                                          ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 1.574 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_cnt[0]                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 1.730      ;
; 1.574 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_cnt[1]                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 1.730      ;
; 1.574 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 1.730      ;
; 1.582 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_002|saved_grant[2]                                                                                                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.061      ; 1.727      ;
; 1.582 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_002|saved_grant[1]                                                                                                                                                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.061      ; 1.727      ;
; 1.582 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.057      ; 1.723      ;
; 1.584 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50]                                                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.730      ;
; 1.584 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.730      ;
; 1.584 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.730      ;
; 1.584 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.730      ;
; 1.584 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.730      ;
; 1.584 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.730      ;
; 1.584 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.730      ;
; 1.584 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 1.730      ;
; 1.589 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.053      ; 1.726      ;
; 1.589 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.053      ; 1.726      ;
; 1.589 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.053      ; 1.726      ;
; 1.589 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.053      ; 1.726      ;
; 1.589 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.053      ; 1.726      ;
; 1.589 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.053      ; 1.726      ;
; 1.589 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.053      ; 1.726      ;
; 1.592 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 1.731      ;
; 1.592 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 1.731      ;
; 1.592 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 1.731      ;
; 1.592 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 1.731      ;
; 1.592 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]                                                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 1.731      ;
; 1.592 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 1.731      ;
; 1.592 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51]                                                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 1.731      ;
; 1.592 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51]                                                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 1.731      ;
; 1.592 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 1.731      ;
; 1.593 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]                                                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.047      ; 1.724      ;
; 1.593 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][25]                                                                                                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.052      ; 1.729      ;
; 1.593 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.052      ; 1.729      ;
; 1.593 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][24]                                                                                                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.052      ; 1.729      ;
; 1.593 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][9]                                                                                                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.052      ; 1.729      ;
; 1.593 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][0]                                                                                                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.052      ; 1.729      ;
; 1.593 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.047      ; 1.724      ;
; 1.593 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]                                                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.047      ; 1.724      ;
; 1.593 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]                                                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.047      ; 1.724      ;
; 1.593 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]                                                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.047      ; 1.724      ;
; 1.593 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.047      ; 1.724      ;
; 1.593 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]                                                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.047      ; 1.724      ;
; 1.593 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][8]                                                                                                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.052      ; 1.729      ;
; 1.593 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.052      ; 1.729      ;
; 1.596 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.046      ; 1.726      ;
; 1.596 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]                                                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.046      ; 1.726      ;
; 1.596 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]                                                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.046      ; 1.726      ;
; 1.596 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]                                                                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.046      ; 1.726      ;
; 1.596 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[10]                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.044      ; 1.724      ;
; 1.596 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[9]                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.044      ; 1.724      ;
; 1.596 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[7]                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.044      ; 1.724      ;
; 1.596 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[5]                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.044      ; 1.724      ;
; 1.596 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[4]                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.044      ; 1.724      ;
; 1.596 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[2]                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.044      ; 1.724      ;
; 1.596 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[3]                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.044      ; 1.724      ;
; 1.596 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[6]                                                                                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.044      ; 1.724      ;
; 1.596 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[12]                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.044      ; 1.724      ;
; 1.596 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[13]                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.044      ; 1.724      ;
; 1.596 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|asmi_addr[15]                                                                                       ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.044      ; 1.724      ;
; 1.598 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|mem_addr[14]                                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.044      ; 1.726      ;
; 1.598 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|mem_addr[16]                                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.044      ; 1.726      ;
; 1.599 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|mem_addr[5]                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.044      ; 1.727      ;
; 1.599 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|mem_addr[10]                                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.044      ; 1.727      ;
; 1.599 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|mem_addr[15]                                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.044      ; 1.727      ;
; 1.599 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|mem_addr[17]                                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.044      ; 1.727      ;
; 1.599 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|mem_addr[18]                                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.044      ; 1.727      ;
; 1.599 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|mem_addr[19]                                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.044      ; 1.727      ;
; 1.599 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|mem_addr[20]                                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.044      ; 1.727      ;
; 1.602 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_avl_mem_translator|burstcount_reg[0]                                                                                                                                                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 1.728      ;
; 1.602 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_avl_mem_translator|address_reg[5]                                                                                                                                                                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 1.728      ;
; 1.602 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_avl_mem_translator|address_reg[6]                                                                                                                                                                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 1.728      ;
; 1.602 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_avl_mem_translator|address_reg[10]                                                                                                                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 1.728      ;
; 1.602 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_avl_mem_translator|address_reg[11]                                                                                                                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 1.728      ;
; 1.602 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_avl_mem_translator|address_reg[13]                                                                                                                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 1.728      ;
; 1.602 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_avl_mem_translator|address_reg[14]                                                                                                                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 1.728      ;
; 1.602 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_avl_mem_translator|address_reg[15]                                                                                                                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 1.728      ;
; 1.602 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_avl_mem_translator|address_reg[16]                                                                                                                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 1.728      ;
; 1.602 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_avl_mem_translator|address_reg[17]                                                                                                                                                                                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 1.728      ;
; 1.605 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][4]                                                                                                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.045      ; 1.734      ;
; 1.605 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][13]                                                                                                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.045      ; 1.734      ;
; 1.605 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][21]                                                                                                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.045      ; 1.734      ;
; 1.605 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][14]                                                                                                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.045      ; 1.734      ;
; 1.605 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][6]                                                                                                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.045      ; 1.734      ;
; 1.605 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][12]                                                                                                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.045      ; 1.734      ;
; 1.605 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][22]                                                                                                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.045      ; 1.734      ;
; 1.605 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_avl_mem_agent_rdata_fifo|mem[1][20]                                                                                                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; 0.045      ; 1.734      ;
; 1.780 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|clr_rstat_reg                                                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; -0.129     ; 1.735      ;
; 1.780 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sprot_rstat_reg                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; -0.129     ; 1.735      ;
; 1.780 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|start_sppoll_reg                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; -0.129     ; 1.735      ;
; 1.780 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|start_wrpoll_reg                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; -0.129     ; 1.735      ;
; 1.780 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|start_wrpoll_reg2                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; -0.129     ; 1.735      ;
; 1.780 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|stage3_dly_reg                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; -0.129     ; 1.735      ;
; 1.781 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|write_reg                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; -0.132     ; 1.733      ;
; 1.781 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|start_sppoll_reg2                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; -0.129     ; 1.736      ;
; 1.781 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:read_flag_status_cntr|a_graycounter_9vg:auto_generated|dffe1     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; -0.129     ; 1.736      ;
; 1.781 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|a_graycounter:read_flag_status_cntr|a_graycounter_9vg:auto_generated|dffe2a[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; -0.129     ; 1.736      ;
; 1.781 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|clr_secprot_reg1                                                               ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; -0.129     ; 1.736      ;
; 1.781 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|bulk_erase_reg                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; -0.132     ; 1.733      ;
; 1.781 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[16]                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; -0.139     ; 1.726      ;
; 1.781 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller|wr_mem_addr[17]                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000        ; -0.139     ; 1.726      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                              ; To Node                                                                                                                                                                                                                                                      ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 2.067 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.267      ; 2.418      ;
; 2.067 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rdata_fifo|out_payload[14]                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.266      ; 2.417      ;
; 2.067 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rdata_fifo|out_payload[0]                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.266      ; 2.417      ;
; 2.067 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rdata_fifo|out_payload[8]                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.266      ; 2.417      ;
; 2.067 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.267      ; 2.418      ;
; 2.067 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.267      ; 2.418      ;
; 2.067 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.267      ; 2.418      ;
; 2.067 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.267      ; 2.418      ;
; 2.067 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rdata_fifo|out_payload[13]                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.266      ; 2.417      ;
; 2.067 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rdata_fifo|out_payload[5]                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.266      ; 2.417      ;
; 2.067 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.267      ; 2.418      ;
; 2.067 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.267      ; 2.418      ;
; 2.067 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[122]                                                                    ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.267      ; 2.418      ;
; 2.067 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.267      ; 2.418      ;
; 2.067 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.267      ; 2.418      ;
; 2.067 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.267      ; 2.418      ;
; 2.068 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                 ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.267      ; 2.419      ;
; 2.068 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.267      ; 2.419      ;
; 2.068 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.267      ; 2.419      ;
; 2.068 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.267      ; 2.419      ;
; 2.068 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.267      ; 2.419      ;
; 2.068 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.267      ; 2.419      ;
; 2.068 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.267      ; 2.419      ;
; 2.068 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.267      ; 2.419      ;
; 2.068 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.267      ; 2.419      ;
; 2.068 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.267      ; 2.419      ;
; 2.068 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.267      ; 2.419      ;
; 2.068 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.267      ; 2.419      ;
; 2.068 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.267      ; 2.419      ;
; 2.070 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.255      ; 2.409      ;
; 2.070 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[9] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.255      ; 2.409      ;
; 2.070 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.255      ; 2.409      ;
; 2.070 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[8] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.255      ; 2.409      ;
; 2.073 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|niosv_instr_buffer:buffer_inst|read_addr[0]                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.263      ; 2.420      ;
; 2.075 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.257      ; 2.416      ;
; 2.075 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                             ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.257      ; 2.416      ;
; 2.077 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.257      ; 2.418      ;
; 2.077 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.257      ; 2.418      ;
; 2.077 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.257      ; 2.418      ;
; 2.077 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.257      ; 2.418      ;
; 2.077 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.257      ; 2.418      ;
; 2.077 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.257      ; 2.418      ;
; 2.077 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.257      ; 2.418      ;
; 2.077 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.257      ; 2.418      ;
; 2.078 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[2][23]                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.255      ; 2.417      ;
; 2.078 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.256      ; 2.418      ;
; 2.078 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.256      ; 2.418      ;
; 2.078 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.255      ; 2.417      ;
; 2.078 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.256      ; 2.418      ;
; 2.078 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.255      ; 2.417      ;
; 2.078 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.255      ; 2.417      ;
; 2.078 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.255      ; 2.417      ;
; 2.078 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.256      ; 2.418      ;
; 2.078 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                      ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.256      ; 2.418      ;
; 2.078 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.255      ; 2.417      ;
; 2.078 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.256      ; 2.418      ;
; 2.079 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_instr_valid                                                                                                                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.252      ; 2.415      ;
; 2.079 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_gpr_wr_en                                                                                                                                ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.252      ; 2.415      ;
; 2.079 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rdata_fifo|out_payload[4]                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.255      ; 2.418      ;
; 2.079 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rdata_fifo|out_payload[10]                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.255      ; 2.418      ;
; 2.079 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rdata_fifo|out_payload[9]                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.255      ; 2.418      ;
; 2.079 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rdata_fifo|out_payload[1]                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.255      ; 2.418      ;
; 2.079 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rdata_fifo|out_payload[3]                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.255      ; 2.418      ;
; 2.079 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rdata_fifo|out_payload[11]                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.255      ; 2.418      ;
; 2.079 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rdata_fifo|out_payload[6]                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.255      ; 2.418      ;
; 2.080 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.248      ; 2.412      ;
; 2.080 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.248      ; 2.412      ;
; 2.082 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rdata_fifo|out_payload[2]                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.252      ; 2.418      ;
; 2.082 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rdata_fifo|out_payload[7]                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.252      ; 2.418      ;
; 2.082 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rdata_fifo|out_payload[15]                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.252      ; 2.418      ;
; 2.082 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rdata_fifo|out_payload[12]                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.252      ; 2.418      ;
; 2.085 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[5]                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.247      ; 2.416      ;
; 2.085 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[29]                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.244      ; 2.413      ;
; 2.085 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[17]                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.247      ; 2.416      ;
; 2.085 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[25]                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.247      ; 2.416      ;
; 2.086 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[16]                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.237      ; 2.407      ;
; 2.086 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[3]                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.237      ; 2.407      ;
; 2.086 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[19]                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.237      ; 2.407      ;
; 2.086 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[2]                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.237      ; 2.407      ;
; 2.086 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[7]                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.237      ; 2.407      ;
; 2.086 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[11]                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.237      ; 2.407      ;
; 2.086 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[8]                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.237      ; 2.407      ;
; 2.086 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[15]                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.237      ; 2.407      ;
; 2.086 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[21]                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.237      ; 2.407      ;
; 2.086 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[23]                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.237      ; 2.407      ;
; 2.086 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[9]                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.237      ; 2.407      ;
; 2.086 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[27]                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.237      ; 2.407      ;
; 2.086 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[28]                                                                                                          ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.237      ; 2.407      ;
; 2.086 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_instr_word[5]                                                                                                                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.247      ; 2.417      ;
; 2.086 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_instr_word[30]                                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.247      ; 2.417      ;
; 2.086 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                            ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.249      ; 2.419      ;
; 2.087 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|address_reg[9]                                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.238      ; 2.409      ;
; 2.087 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|address_reg[8]                                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.238      ; 2.409      ;
; 2.087 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|address_reg[5]                                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.238      ; 2.409      ;
; 2.087 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|address_reg[0]                                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.238      ; 2.409      ;
; 2.087 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter|address_reg[2]                                                                                                     ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.238      ; 2.409      ;
; 2.088 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[1]                                                                                                           ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.236      ; 2.408      ;
; 2.088 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_redirect_pc[29]                                                                                                                         ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.241      ; 2.413      ;
; 2.088 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                   ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.231      ; 2.403      ;
; 2.088 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                  ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000        ; 0.231      ; 2.403      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 120
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.700
Worst Case Available Settling Time: 14.938 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+---------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                     ;
+---------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                       ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                            ; 0.714  ; 0.143 ; 4.879    ; 0.672   ; 4.734               ;
;  EXT_CLK_50MHz                              ; 14.975 ; 0.185 ; N/A      ; N/A     ; 9.245               ;
;  NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.714  ; 0.143 ; 4.879    ; 2.067   ; 4.734               ;
;  NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 14.211 ; 0.151 ; 15.987   ; 1.574   ; 19.738              ;
;  altera_reserved_tck                        ; 46.840 ; 0.185 ; 47.304   ; 0.672   ; 49.310              ;
; Design-wide TNS                             ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  EXT_CLK_50MHz                              ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  altera_reserved_tck                        ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+---------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                                                                                                                                                                                                                                                                                   ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; SDRAM_ADDR[0]                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR[1]                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR[2]                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR[3]                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR[4]                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR[5]                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR[6]                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR[7]                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR[8]                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR[9]                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR[10]                                                                                                                                                                                                                                                                        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR[11]                                                                                                                                                                                                                                                                        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR[12]                                                                                                                                                                                                                                                                        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_BA[0]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_BA[1]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_CAS_n                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_CKE                                                                                                                                                                                                                                                                             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_CLK                                                                                                                                                                                                                                                                             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_CS_n                                                                                                                                                                                                                                                                            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQM[0]                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQM[1]                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_RAS_n                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_WE_n                                                                                                                                                                                                                                                                            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[0]                                                                                                                                                                                                                                                                               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]                                                                                                                                                                                                                                                                               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]                                                                                                                                                                                                                                                                               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]                                                                                                                                                                                                                                                                               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]                                                                                                                                                                                                                                                                               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]                                                                                                                                                                                                                                                                               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]                                                                                                                                                                                                                                                                               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]                                                                                                                                                                                                                                                                               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_TXD                                                                                                                                                                                                                                                                              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[0]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[1]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[2]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[3]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[4]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[5]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[6]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[7]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[8]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[9]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[10]                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[11]                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[12]                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[13]                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[14]                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[15]                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo                                                                                                                                                                                                                                                                   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_INIT_DONE~                                                                                                                                                                                                                                                                    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Transition Times                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------+-----------------+
; Pin                                                                                                                                                                                                                                                                                   ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------+-----------------+
; SDRAM_DQ[0]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[1]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[2]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[3]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[4]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[5]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[6]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[7]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[8]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[9]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[10]                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[11]                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[12]                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[13]                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[14]                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[15]                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EXT_CLK_50MHz                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; BTN_RESET_n                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; BTN_USER_n                                                                                                                                                                                                                                                                            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DIPSW[0]                                                                                                                                                                                                                                                                              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DIPSW[1]                                                                                                                                                                                                                                                                              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DIPSW[3]                                                                                                                                                                                                                                                                              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DIPSW[2]                                                                                                                                                                                                                                                                              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; UART_RXD                                                                                                                                                                                                                                                                              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms                                                                                                                                                                                                                                                                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck                                                                                                                                                                                                                                                                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi                                                                                                                                                                                                                                                                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                                                                                                                                                                                                                                                                                   ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SDRAM_ADDR[0]                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[1]                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[2]                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[3]                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[4]                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[5]                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[6]                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[7]                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[8]                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; SDRAM_ADDR[9]                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[10]                                                                                                                                                                                                                                                                        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[11]                                                                                                                                                                                                                                                                        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[12]                                                                                                                                                                                                                                                                        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; SDRAM_BA[0]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_BA[1]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_CAS_n                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; SDRAM_CKE                                                                                                                                                                                                                                                                             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_CLK                                                                                                                                                                                                                                                                             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_CS_n                                                                                                                                                                                                                                                                            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; SDRAM_DQM[0]                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_DQM[1]                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_RAS_n                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; SDRAM_WE_n                                                                                                                                                                                                                                                                            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LEDG[0]                                                                                                                                                                                                                                                                               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LEDG[1]                                                                                                                                                                                                                                                                               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LEDG[2]                                                                                                                                                                                                                                                                               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LEDG[3]                                                                                                                                                                                                                                                                               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LEDG[4]                                                                                                                                                                                                                                                                               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LEDG[5]                                                                                                                                                                                                                                                                               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; LEDG[6]                                                                                                                                                                                                                                                                               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; LEDG[7]                                                                                                                                                                                                                                                                               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; UART_TXD                                                                                                                                                                                                                                                                              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.05e-09 V                   ; 3.21 V              ; -0.181 V            ; 0.16 V                               ; 0.253 V                              ; 2.77e-10 s                  ; 2.32e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.05e-09 V                  ; 3.21 V             ; -0.181 V           ; 0.16 V                              ; 0.253 V                             ; 2.77e-10 s                 ; 2.32e-10 s                 ; No                        ; Yes                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-08 V                   ; 3.1 V               ; -0.0261 V           ; 0.227 V                              ; 0.278 V                              ; 1.5e-09 s                   ; 1.32e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-08 V                  ; 3.1 V              ; -0.0261 V          ; 0.227 V                             ; 0.278 V                             ; 1.5e-09 s                  ; 1.32e-09 s                 ; Yes                       ; Yes                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-08 V                   ; 3.1 V               ; -0.0261 V           ; 0.227 V                              ; 0.278 V                              ; 1.5e-09 s                   ; 1.32e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-08 V                  ; 3.1 V              ; -0.0261 V          ; 0.227 V                             ; 0.278 V                             ; 1.5e-09 s                  ; 1.32e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[0]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[1]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[2]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[3]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[4]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[5]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[6]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[7]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[8]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[9]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[10]                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[11]                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[12]                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[13]                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[14]                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[15]                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo                                                                                                                                                                                                                                                                   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.07e-08 V                   ; 3.12 V              ; -0.0141 V           ; 0.213 V                              ; 0.204 V                              ; 6.63e-10 s                  ; 1.57e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.07e-08 V                  ; 3.12 V             ; -0.0141 V          ; 0.213 V                             ; 0.204 V                             ; 6.63e-10 s                 ; 1.57e-09 s                 ; Yes                       ; No                        ;
; ~ALTERA_INIT_DONE~                                                                                                                                                                                                                                                                    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                                                                                                                                                                                                                                                                                   ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SDRAM_ADDR[0]                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; SDRAM_ADDR[1]                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_ADDR[2]                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_ADDR[3]                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_ADDR[4]                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_ADDR[5]                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_ADDR[6]                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_ADDR[7]                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_ADDR[8]                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; SDRAM_ADDR[9]                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; SDRAM_ADDR[10]                                                                                                                                                                                                                                                                        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; SDRAM_ADDR[11]                                                                                                                                                                                                                                                                        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; SDRAM_ADDR[12]                                                                                                                                                                                                                                                                        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; SDRAM_BA[0]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_BA[1]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_CAS_n                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; SDRAM_CKE                                                                                                                                                                                                                                                                             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_CLK                                                                                                                                                                                                                                                                             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_CS_n                                                                                                                                                                                                                                                                            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; SDRAM_DQM[0]                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQM[1]                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_RAS_n                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; SDRAM_WE_n                                                                                                                                                                                                                                                                            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LEDG[0]                                                                                                                                                                                                                                                                               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LEDG[1]                                                                                                                                                                                                                                                                               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LEDG[2]                                                                                                                                                                                                                                                                               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LEDG[3]                                                                                                                                                                                                                                                                               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LEDG[4]                                                                                                                                                                                                                                                                               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LEDG[5]                                                                                                                                                                                                                                                                               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; LEDG[6]                                                                                                                                                                                                                                                                               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; LEDG[7]                                                                                                                                                                                                                                                                               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; UART_TXD                                                                                                                                                                                                                                                                              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.123 V            ; 0.134 V                              ; 0.323 V                              ; 3.02e-10 s                  ; 2.85e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.123 V           ; 0.134 V                             ; 0.323 V                             ; 3.02e-10 s                 ; 2.85e-10 s                 ; Yes                       ; No                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.54e-06 V                   ; 3.09 V              ; -0.0134 V           ; 0.121 V                              ; 0.243 V                              ; 1.77e-09 s                  ; 1.7e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.54e-06 V                  ; 3.09 V             ; -0.0134 V          ; 0.121 V                             ; 0.243 V                             ; 1.77e-09 s                 ; 1.7e-09 s                  ; Yes                       ; Yes                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.54e-06 V                   ; 3.09 V              ; -0.0134 V           ; 0.121 V                              ; 0.243 V                              ; 1.77e-09 s                  ; 1.7e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.54e-06 V                  ; 3.09 V             ; -0.0134 V          ; 0.121 V                             ; 0.243 V                             ; 1.77e-09 s                 ; 1.7e-09 s                  ; Yes                       ; Yes                       ;
; SDRAM_DQ[0]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[1]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[2]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[3]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; SDRAM_DQ[4]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[5]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[6]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[7]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[8]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[9]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[10]                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[11]                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[12]                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[13]                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[14]                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[15]                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo                                                                                                                                                                                                                                                                   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.88e-06 V                   ; 3.1 V               ; -0.00497 V          ; 0.088 V                              ; 0.154 V                              ; 8.34e-10 s                  ; 1.96e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.88e-06 V                  ; 3.1 V              ; -0.00497 V         ; 0.088 V                             ; 0.154 V                             ; 8.34e-10 s                 ; 1.96e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_INIT_DONE~                                                                                                                                                                                                                                                                    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                                                                                                                                                                                                                                                                                   ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SDRAM_ADDR[0]                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[1]                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_ADDR[2]                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_ADDR[3]                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_ADDR[4]                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_ADDR[5]                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_ADDR[6]                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_ADDR[7]                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_ADDR[8]                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[9]                                                                                                                                                                                                                                                                         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[10]                                                                                                                                                                                                                                                                        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[11]                                                                                                                                                                                                                                                                        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[12]                                                                                                                                                                                                                                                                        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; SDRAM_BA[0]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_BA[1]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_CAS_n                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_CKE                                                                                                                                                                                                                                                                             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_CLK                                                                                                                                                                                                                                                                             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_CS_n                                                                                                                                                                                                                                                                            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SDRAM_DQM[0]                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_DQM[1]                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_RAS_n                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_WE_n                                                                                                                                                                                                                                                                            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LEDG[0]                                                                                                                                                                                                                                                                               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDG[1]                                                                                                                                                                                                                                                                               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDG[2]                                                                                                                                                                                                                                                                               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDG[3]                                                                                                                                                                                                                                                                               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDG[4]                                                                                                                                                                                                                                                                               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LEDG[5]                                                                                                                                                                                                                                                                               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LEDG[6]                                                                                                                                                                                                                                                                               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; LEDG[7]                                                                                                                                                                                                                                                                               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; UART_TXD                                                                                                                                                                                                                                                                              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.83e-07 V                   ; 3.49 V              ; -0.0372 V           ; 0.265 V                              ; 0.238 V                              ; 1.3e-09 s                   ; 1.28e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.83e-07 V                  ; 3.49 V             ; -0.0372 V          ; 0.265 V                             ; 0.238 V                             ; 1.3e-09 s                  ; 1.28e-09 s                 ; No                        ; No                        ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.83e-07 V                   ; 3.49 V              ; -0.0372 V           ; 0.265 V                              ; 0.238 V                              ; 1.3e-09 s                   ; 1.28e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.83e-07 V                  ; 3.49 V             ; -0.0372 V          ; 0.265 V                             ; 0.238 V                             ; 1.3e-09 s                  ; 1.28e-09 s                 ; No                        ; No                        ;
; SDRAM_DQ[0]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[1]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[2]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_DQ[3]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[4]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[5]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[6]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[7]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_DQ[8]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_DQ[9]                                                                                                                                                                                                                                                                           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_DQ[10]                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_DQ[11]                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_DQ[12]                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_DQ[13]                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_DQ[14]                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_DQ[15]                                                                                                                                                                                                                                                                          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo                                                                                                                                                                                                                                                                   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.9e-07 V                    ; 3.52 V              ; -0.0234 V           ; 0.372 V                              ; 0.263 V                              ; 5.16e-10 s                  ; 1.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 4.9e-07 V                   ; 3.52 V             ; -0.0234 V          ; 0.372 V                             ; 0.263 V                             ; 5.16e-10 s                 ; 1.44e-09 s                 ; No                        ; No                        ;
; ~ALTERA_INIT_DONE~                                                                                                                                                                                                                                                                    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                         ;
+--------------------------------------------+--------------------------------------------+------------+------------+----------+----------+
; From Clock                                 ; To Clock                                   ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+--------------------------------------------+--------------------------------------------+------------+------------+----------+----------+
; altera_reserved_tck                        ; altera_reserved_tck                        ; 5020       ; 0          ; 43       ; 2        ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; altera_reserved_tck                        ; false path ; 0          ; 0        ; 0        ;
; EXT_CLK_50MHz                              ; EXT_CLK_50MHz                              ; 735        ; 0          ; 0        ; 0        ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; EXT_CLK_50MHz                              ; 22         ; 0          ; 0        ; 0        ;
; altera_reserved_tck                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; false path ; false path ; 0        ; 0        ;
; EXT_CLK_50MHz                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 6          ; 0          ; 0        ; 0        ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 1347532    ; 0          ; 0        ; 0        ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 87         ; 0          ; 0        ; 0        ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 155        ; 0          ; 0        ; 0        ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 41408      ; 1150       ; 1094     ; 201      ;
+--------------------------------------------+--------------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                          ;
+--------------------------------------------+--------------------------------------------+------------+------------+----------+----------+
; From Clock                                 ; To Clock                                   ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+--------------------------------------------+--------------------------------------------+------------+------------+----------+----------+
; altera_reserved_tck                        ; altera_reserved_tck                        ; 5020       ; 0          ; 43       ; 2        ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; altera_reserved_tck                        ; false path ; 0          ; 0        ; 0        ;
; EXT_CLK_50MHz                              ; EXT_CLK_50MHz                              ; 735        ; 0          ; 0        ; 0        ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; EXT_CLK_50MHz                              ; 22         ; 0          ; 0        ; 0        ;
; altera_reserved_tck                        ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; false path ; false path ; 0        ; 0        ;
; EXT_CLK_50MHz                              ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 6          ; 0          ; 0        ; 0        ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 1347532    ; 0          ; 0        ; 0        ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 87         ; 0          ; 0        ; 0        ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 155        ; 0          ; 0        ; 0        ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 41408      ; 1150       ; 1094     ; 201      ;
+--------------------------------------------+--------------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                    ;
+--------------------------------------------+--------------------------------------------+------------+----------+----------+----------+
; From Clock                                 ; To Clock                                   ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------+--------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                        ; altera_reserved_tck                        ; 73         ; 0        ; 2        ; 0        ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; altera_reserved_tck                        ; false path ; 0        ; 0        ; 0        ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 1853       ; 0        ; 0        ; 0        ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 772        ; 0        ; 75       ; 0        ;
+--------------------------------------------+--------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                     ;
+--------------------------------------------+--------------------------------------------+------------+----------+----------+----------+
; From Clock                                 ; To Clock                                   ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------+--------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                        ; altera_reserved_tck                        ; 73         ; 0        ; 2        ; 0        ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; altera_reserved_tck                        ; false path ; 0        ; 0        ; 0        ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; 1853       ; 0        ; 0        ; 0        ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; 772        ; 0        ; 75       ; 0        ;
+--------------------------------------------+--------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 25    ; 25   ;
; Unconstrained Input Port Paths  ; 152   ; 152  ;
; Unconstrained Output Ports      ; 51    ; 51   ;
; Unconstrained Output Port Paths ; 79    ; 79   ;
+---------------------------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                              ;
+--------------------------------------------+--------------------------------------------+-----------+-------------+
; Target                                     ; Clock                                      ; Type      ; Status      ;
+--------------------------------------------+--------------------------------------------+-----------+-------------+
; EXT_CLK_50MHz                              ; EXT_CLK_50MHz                              ; Base      ; Constrained ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] ; Generated ; Constrained ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[1] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[1] ; Generated ; Constrained ;
; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] ; Generated ; Constrained ;
; altera_reserved_tck                        ; altera_reserved_tck                        ; Base      ; Constrained ;
+--------------------------------------------+--------------------------------------------+-----------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
; Input Port                                                                                                                                                                                                                                                                                         ; Comment                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
; BTN_RESET_n                                                                                                                                                                                                                                                                                        ; Partially constrained                                                                ;
; BTN_USER_n                                                                                                                                                                                                                                                                                         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIPSW[0]                                                                                                                                                                                                                                                                                           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIPSW[1]                                                                                                                                                                                                                                                                                           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIPSW[2]                                                                                                                                                                                                                                                                                           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIPSW[3]                                                                                                                                                                                                                                                                                           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3~ALTERA_DATA0 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[0]                                                                                                                                                                                                                                                                                        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[1]                                                                                                                                                                                                                                                                                        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[2]                                                                                                                                                                                                                                                                                        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[3]                                                                                                                                                                                                                                                                                        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[4]                                                                                                                                                                                                                                                                                        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[5]                                                                                                                                                                                                                                                                                        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[6]                                                                                                                                                                                                                                                                                        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[7]                                                                                                                                                                                                                                                                                        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[8]                                                                                                                                                                                                                                                                                        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[9]                                                                                                                                                                                                                                                                                        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[10]                                                                                                                                                                                                                                                                                       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[11]                                                                                                                                                                                                                                                                                       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[12]                                                                                                                                                                                                                                                                                       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[13]                                                                                                                                                                                                                                                                                       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[14]                                                                                                                                                                                                                                                                                       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[15]                                                                                                                                                                                                                                                                                       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdi                                                                                                                                                                                                                                                                                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms                                                                                                                                                                                                                                                                                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+
; Output Port                                                                                                                                                                                                                                                                                       ; Comment                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+
; LEDG[0]                                                                                                                                                                                                                                                                                           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[1]                                                                                                                                                                                                                                                                                           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[2]                                                                                                                                                                                                                                                                                           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[3]                                                                                                                                                                                                                                                                                           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[4]                                                                                                                                                                                                                                                                                           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[5]                                                                                                                                                                                                                                                                                           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[6]                                                                                                                                                                                                                                                                                           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[7]                                                                                                                                                                                                                                                                                           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3~ALTERA_DCLK ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3~ALTERA_SCE  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3~ALTERA_SDO  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_ADDR[0]                                                                                                                                                                                                                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_ADDR[1]                                                                                                                                                                                                                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_ADDR[2]                                                                                                                                                                                                                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_ADDR[3]                                                                                                                                                                                                                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_ADDR[4]                                                                                                                                                                                                                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_ADDR[5]                                                                                                                                                                                                                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_ADDR[6]                                                                                                                                                                                                                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_ADDR[7]                                                                                                                                                                                                                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_ADDR[8]                                                                                                                                                                                                                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_ADDR[9]                                                                                                                                                                                                                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_ADDR[10]                                                                                                                                                                                                                                                                                    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_ADDR[11]                                                                                                                                                                                                                                                                                    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_ADDR[12]                                                                                                                                                                                                                                                                                    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_BA[0]                                                                                                                                                                                                                                                                                       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_BA[1]                                                                                                                                                                                                                                                                                       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_CAS_n                                                                                                                                                                                                                                                                                       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_CLK                                                                                                                                                                                                                                                                                         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_CS_n                                                                                                                                                                                                                                                                                        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQM[0]                                                                                                                                                                                                                                                                                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQM[1]                                                                                                                                                                                                                                                                                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[0]                                                                                                                                                                                                                                                                                       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[1]                                                                                                                                                                                                                                                                                       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[2]                                                                                                                                                                                                                                                                                       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[3]                                                                                                                                                                                                                                                                                       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[4]                                                                                                                                                                                                                                                                                       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[5]                                                                                                                                                                                                                                                                                       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[6]                                                                                                                                                                                                                                                                                       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[7]                                                                                                                                                                                                                                                                                       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[8]                                                                                                                                                                                                                                                                                       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[9]                                                                                                                                                                                                                                                                                       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[10]                                                                                                                                                                                                                                                                                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[11]                                                                                                                                                                                                                                                                                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[12]                                                                                                                                                                                                                                                                                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[13]                                                                                                                                                                                                                                                                                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[14]                                                                                                                                                                                                                                                                                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[15]                                                                                                                                                                                                                                                                                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_RAS_n                                                                                                                                                                                                                                                                                       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_WE_n                                                                                                                                                                                                                                                                                        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_TXD                                                                                                                                                                                                                                                                                          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo                                                                                                                                                                                                                                                                               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
; Input Port                                                                                                                                                                                                                                                                                         ; Comment                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
; BTN_RESET_n                                                                                                                                                                                                                                                                                        ; Partially constrained                                                                ;
; BTN_USER_n                                                                                                                                                                                                                                                                                         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIPSW[0]                                                                                                                                                                                                                                                                                           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIPSW[1]                                                                                                                                                                                                                                                                                           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIPSW[2]                                                                                                                                                                                                                                                                                           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIPSW[3]                                                                                                                                                                                                                                                                                           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3~ALTERA_DATA0 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[0]                                                                                                                                                                                                                                                                                        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[1]                                                                                                                                                                                                                                                                                        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[2]                                                                                                                                                                                                                                                                                        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[3]                                                                                                                                                                                                                                                                                        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[4]                                                                                                                                                                                                                                                                                        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[5]                                                                                                                                                                                                                                                                                        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[6]                                                                                                                                                                                                                                                                                        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[7]                                                                                                                                                                                                                                                                                        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[8]                                                                                                                                                                                                                                                                                        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[9]                                                                                                                                                                                                                                                                                        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[10]                                                                                                                                                                                                                                                                                       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[11]                                                                                                                                                                                                                                                                                       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[12]                                                                                                                                                                                                                                                                                       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[13]                                                                                                                                                                                                                                                                                       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[14]                                                                                                                                                                                                                                                                                       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[15]                                                                                                                                                                                                                                                                                       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdi                                                                                                                                                                                                                                                                                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms                                                                                                                                                                                                                                                                                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+
; Output Port                                                                                                                                                                                                                                                                                       ; Comment                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+
; LEDG[0]                                                                                                                                                                                                                                                                                           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[1]                                                                                                                                                                                                                                                                                           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[2]                                                                                                                                                                                                                                                                                           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[3]                                                                                                                                                                                                                                                                                           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[4]                                                                                                                                                                                                                                                                                           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[5]                                                                                                                                                                                                                                                                                           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[6]                                                                                                                                                                                                                                                                                           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[7]                                                                                                                                                                                                                                                                                           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3~ALTERA_DCLK ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3~ALTERA_SCE  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER:epcs_flash_controller|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_SOC_EPCS_FLASH_CONTROLLER_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name|sd3~ALTERA_SDO  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_ADDR[0]                                                                                                                                                                                                                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_ADDR[1]                                                                                                                                                                                                                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_ADDR[2]                                                                                                                                                                                                                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_ADDR[3]                                                                                                                                                                                                                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_ADDR[4]                                                                                                                                                                                                                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_ADDR[5]                                                                                                                                                                                                                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_ADDR[6]                                                                                                                                                                                                                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_ADDR[7]                                                                                                                                                                                                                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_ADDR[8]                                                                                                                                                                                                                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_ADDR[9]                                                                                                                                                                                                                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_ADDR[10]                                                                                                                                                                                                                                                                                    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_ADDR[11]                                                                                                                                                                                                                                                                                    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_ADDR[12]                                                                                                                                                                                                                                                                                    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_BA[0]                                                                                                                                                                                                                                                                                       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_BA[1]                                                                                                                                                                                                                                                                                       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_CAS_n                                                                                                                                                                                                                                                                                       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_CLK                                                                                                                                                                                                                                                                                         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_CS_n                                                                                                                                                                                                                                                                                        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQM[0]                                                                                                                                                                                                                                                                                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQM[1]                                                                                                                                                                                                                                                                                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[0]                                                                                                                                                                                                                                                                                       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[1]                                                                                                                                                                                                                                                                                       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[2]                                                                                                                                                                                                                                                                                       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[3]                                                                                                                                                                                                                                                                                       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[4]                                                                                                                                                                                                                                                                                       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[5]                                                                                                                                                                                                                                                                                       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[6]                                                                                                                                                                                                                                                                                       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[7]                                                                                                                                                                                                                                                                                       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[8]                                                                                                                                                                                                                                                                                       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[9]                                                                                                                                                                                                                                                                                       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[10]                                                                                                                                                                                                                                                                                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[11]                                                                                                                                                                                                                                                                                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[12]                                                                                                                                                                                                                                                                                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[13]                                                                                                                                                                                                                                                                                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[14]                                                                                                                                                                                                                                                                                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[15]                                                                                                                                                                                                                                                                                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_RAS_n                                                                                                                                                                                                                                                                                       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_WE_n                                                                                                                                                                                                                                                                                        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_TXD                                                                                                                                                                                                                                                                                          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo                                                                                                                                                                                                                                                                               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition
    Info: Processing started: Thu Aug 15 00:53:12 2024
Info: Command: quartus_sta niosv_soc_epcs_sdram -c niosv_soc_epcs_sdram_top
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 14 of the 14 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: '../qsys/NIOSV_SOC/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: '../qsys/NIOSV_SOC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: '../constraints/timing_de0nano_brd.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {NIOSV_SOC_inst|altpll_clks|sd1|pll7|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0]} {NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0]}
    Info (332110): create_generated_clock -source {NIOSV_SOC_inst|altpll_clks|sd1|pll7|inclk[0]} -multiply_by 2 -phase -60.00 -duty_cycle 50.00 -name {NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[1]} {NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[1]}
    Info (332110): create_generated_clock -source {NIOSV_SOC_inst|altpll_clks|sd1|pll7|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2]} {NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 0.714
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.714               0.000 NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] 
    Info (332119):    14.211               0.000 NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] 
    Info (332119):    14.975               0.000 EXT_CLK_50MHz 
    Info (332119):    46.840               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.306
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.306               0.000 NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] 
    Info (332119):     0.310               0.000 NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] 
    Info (332119):     0.358               0.000 EXT_CLK_50MHz 
    Info (332119):     0.358               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 4.879
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.879               0.000 NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] 
    Info (332119):    15.987               0.000 NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] 
    Info (332119):    47.304               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.238
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.238               0.000 altera_reserved_tck 
    Info (332119):     2.729               0.000 NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] 
    Info (332119):     3.601               0.000 NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.734
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.734               0.000 NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] 
    Info (332119):     9.579               0.000 EXT_CLK_50MHz 
    Info (332119):    19.742               0.000 NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] 
    Info (332119):    49.539               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 120 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 120
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.700
    Info (332114): Worst Case Available Settling Time: 11.139 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 1.633
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.633               0.000 NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] 
    Info (332119):    14.765               0.000 NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] 
    Info (332119):    15.481               0.000 EXT_CLK_50MHz 
    Info (332119):    47.221               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.293
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.293               0.000 NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] 
    Info (332119):     0.298               0.000 NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] 
    Info (332119):     0.311               0.000 altera_reserved_tck 
    Info (332119):     0.312               0.000 EXT_CLK_50MHz 
Info (332146): Worst-case recovery slack is 5.432
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.432               0.000 NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] 
    Info (332119):    16.424               0.000 NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] 
    Info (332119):    47.636               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.117
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.117               0.000 altera_reserved_tck 
    Info (332119):     2.454               0.000 NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] 
    Info (332119):     3.257               0.000 NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.737
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.737               0.000 NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] 
    Info (332119):     9.587               0.000 EXT_CLK_50MHz 
    Info (332119):    19.738               0.000 NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] 
    Info (332119):    49.498               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 120 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 120
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.700
    Info (332114): Worst Case Available Settling Time: 11.990 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 4.699
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.699               0.000 NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] 
    Info (332119):    16.721               0.000 NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] 
    Info (332119):    17.199               0.000 EXT_CLK_50MHz 
    Info (332119):    48.375               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.143
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.143               0.000 NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] 
    Info (332119):     0.151               0.000 NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] 
    Info (332119):     0.185               0.000 EXT_CLK_50MHz 
    Info (332119):     0.185               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 6.945
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.945               0.000 NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] 
    Info (332119):    17.643               0.000 NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] 
    Info (332119):    48.674               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.672
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.672               0.000 altera_reserved_tck 
    Info (332119):     1.574               0.000 NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] 
    Info (332119):     2.067               0.000 NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.750
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.750               0.000 NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[0] 
    Info (332119):     9.245               0.000 EXT_CLK_50MHz 
    Info (332119):    19.750               0.000 NIOSV_SOC_inst|altpll_clks|sd1|pll7|clk[2] 
    Info (332119):    49.310               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 120 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 120
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.700
    Info (332114): Worst Case Available Settling Time: 14.938 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 5012 megabytes
    Info: Processing ended: Thu Aug 15 00:53:16 2024
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:05


