---
layout: archive
title: "Publications"
permalink: /publications/
author_profile: true
---

{% if author.googlescholar %}
  You can also find my articles on <u><a href="{{author.googlescholar}}">my Google Scholar profile</a>.</u>
{% endif %}

{% include base_path %}

<br>


Book Chapters
======

* 2018

  ### B1. Machine Learning in Physical Verification, Mask Synthesis, and Physical Design 
     * *Invited Book Chapter* \| to be published
     * **Yibo Lin** and David Z. Pan, "Machine Learning in Physical Verification, Mask Synthesis, and Physical Design," Machine Learning in VLSI Computer-Aided Design, Springer, 2018.
     * Edited by Abe Elfedel, Duane Boning and Xin Li. 
            
Journal Papers
======

* 2018

  ### J12. Data Efficient Lithography Modeling with Transfer Learning and Active Data Selection 
     * <a href="/publications/papers/DFM_TCAD2018_Lin.pdf" style="color:#3793ae">preprint</a> \| <a href="/publications/papers/DFM_LithoWorkshop2018_Lin.poster.pdf" style="color:#3793ae">poster</a> \| submitted
     * **Yibo Lin**, Meng Li, Yuki Watanabe, Taiki Kimura, Tetsuaki Matsunawa, Shigeki Nojima and David Z. Pan, "Data Efficient Lithography Modeling with Transfer Learning and Active Data Selection," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), 2018.
            
* 2017

  ### J11. UTPlaceF 2.0: A High-Performance Clock-Aware FPGA Placement Engine 
     * <a href="/publications/papers/FPGA_TODAES2017_Li.pdf" style="color:#3793ae">preprint</a> \| accepted
     * Wuxi Li, **Yibo Lin**, Meng Li, Shounak Dhar and David Z. Pan, "UTPlaceF 2.0: A High-Performance Clock-Aware FPGA Placement Engine," ACM Transactions on Design Automation of Electronic Systems (TODAES), 2017.
            
  ### J10. [Layout Synthesis for Topological Quantum Circuits with 1D and 2D Architectures](https://doi.org/10.1109/TCAD.2017.2760511) 
     * <a href="/publications/papers/QUANTUM_TCAD2017_Lin.pdf" style="color:#3793ae">preprint</a>
     * **Yibo Lin**, Bei Yu, Meng Li and David Z. Pan, "[Layout Synthesis for Topological Quantum Circuits with 1D and 2D Architectures](https://doi.org/10.1109/TCAD.2017.2760511)," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), Oct 6, 2017.
            
  ### J9. [Sub-Resolution Assist Feature Generation with Supervised Data Learning](https://doi.org/10.1109/TCAD.2017.2748029) 
     * <a href="/publications/papers/SRAF_TCAD2017_Xu.pdf" style="color:#3793ae">preprint</a>
     * Xiaoqing Xu, **Yibo Lin**, Meng Li, Tetsuaki Matsunawa, Shigeki Nojima, Chikaaki Kodama, Toshiya Kotani and David Z. Pan, "[Sub-Resolution Assist Feature Generation with Supervised Data Learning](https://doi.org/10.1109/TCAD.2017.2748029)," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), Aug 31, 2017.
            
  ### J8. [MrDP: Multiple-row detailed placement of heterogeneous-sized cells for advanced nodes](https://doi.org/10.1109/TCAD.2017.2748025) 
     * <a href="/publications/papers/PLACE_TCAD2017_Lin.pdf" style="color:#3793ae">preprint</a> \| <a href="http://www.cerc.utexas.edu/utda/download/MrDP/index.html" style="color:#3793ae">releases</a>
     * **Yibo Lin**, Bei Yu, Xiaoqing Xu, Jhih-Rong Gao, Natarajan Viswanathan, Wen-Hao Liu, Zhuo Li, Charles J Alpert and David Z. Pan, "[MrDP: Multiple-row detailed placement of heterogeneous-sized cells for advanced nodes](https://doi.org/10.1109/TCAD.2017.2748025)," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), Aug 31, 2017.
            
  ### J7. [Stitch aware detailed placement for multiple e-beam lithography](http://dx.doi.org/10.1016/j.vlsi.2017.02.004) 
     * <a href="/publications/papers/DFMP_JVLSI2017_Lin.pdf" style="color:#3793ae">preprint</a> \| *Best Paper Award*
     * **Yibo Lin**, Bei Yu, Yi Zou, Zhuo Li, Charles J Alpert and David Z. Pan, "[Stitch aware detailed placement for multiple e-beam lithography](http://dx.doi.org/10.1016/j.vlsi.2017.02.004)," Integration, the VLSI Journal, Jun, 2017.
            
  ### J6. [Triple/quadruple patterning layout decomposition via linear programming and iterative rounding](http://dx.doi.org/10.1117/1.JMM.16.2.023507) 
     * <a href="/publications/papers/MPL_JM32017_Lin.pdf" style="color:#3793ae">preprint</a>
     * **Yibo Lin**, Xiaoqing Xu, Bei Yu, Ross Baldick and David Z. Pan, "[Triple/quadruple patterning layout decomposition via linear programming and iterative rounding](http://dx.doi.org/10.1117/1.JMM.16.2.023507)," Journal of Micro/Nanolithography, MEMS, and MOEMS (JM3), May 18, 2017.
            
  ### J5. [Redundant local-Loop insertion for unidirectional routing](http://dx.doi.org/10.1109/TCAD.2017.2651811) 
     * <a href="/publications/papers/DFM_TCAD2017_Xu.pdf" style="color:#3793ae">preprint</a>
     * Xiaoqing Xu, **Yibo Lin**, Meng Li, Jiaojiao Ou,  B. Cline  and  D. Z. Pan, "[Redundant local-Loop insertion for unidirectional routing](http://dx.doi.org/10.1109/TCAD.2017.2651811)," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), Jan 11, 2017.
            
  ### J4. [Triple patterning aware detailed placement toward zero cross-row middle-of-line conflict](http://dx.doi.org/10.1109/TCAD.2017.2648843) 
     * <a href="/publications/papers/DFMP_TCAD2017_Lin.pdf" style="color:#3793ae">preprint</a> \| <a href="http://www.cerc.utexas.edu/utda/download/TPLPlace/index.html" style="color:#3793ae">releases</a>
     * **Yibo Lin**, Bei Yu, Biying Xu and David Z. Pan, "[Triple patterning aware detailed placement toward zero cross-row middle-of-line conflict](http://dx.doi.org/10.1109/TCAD.2017.2648843)," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), Jan 05, 2017.
            
* 2016

  ### J3. [Design for manufacturability and reliability in extreme-scaling VLSI](http://link.springer.com/article/10.1007%2Fs11432-016-5560-6) 
     * <a href="/publications/papers/DFM_SCIS2016_Yu.pdf" style="color:#3793ae">preprint</a> \| *Invited Paper*
     * Bei Yu, Xiaoqing Xu, Subhendu Roy, **Yibo Lin**, Jiaojiao Ou and David Z. Pan, "[Design for manufacturability and reliability in extreme-scaling VLSI](http://link.springer.com/article/10.1007%2Fs11432-016-5560-6)," Science China Information Sciences, 2016.
            
  ### J2. [High performance dummy fill insertion with coupling and uniformity constraints](http://dx.doi.org/10.1109/TCAD.2016.2638452) 
     * <a href="/publications/papers/CMP_TCAD2016_Lin.pdf" style="color:#3793ae">preprint</a> \| <a href="http://www.cerc.utexas.edu/utda/download/DFI/index.html" style="color:#3793ae">releases</a>
     * **Yibo Lin**, Bei Yu and David Z. Pan, "[High performance dummy fill insertion with coupling and uniformity constraints](http://dx.doi.org/10.1109/TCAD.2016.2638452)," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), Dec, 2016.
            
* 2015

  ### J1. [Methodology for standard cell compliance and detailed placement for triple patterning lithography](http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&arnumber=7036058) 
     * <a href="/publications/papers/DFMP_TCAD2015_Yu.pdf" style="color:#3793ae">preprint</a>
     * Bei Yu, Xiaoqing Xu, Jhih-Rong Gao, **Yibo Lin**, Zhuo Li, Charles Alpert and David Z. Pan, "[Methodology for standard cell compliance and detailed placement for triple patterning lithography](http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&arnumber=7036058)," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), May, 2015.
            
Conference Papers
======

* 2018

  ### C15. [Data Efficient Lithography Modeling with Residual Neural Networks and Transfer Learning](https://doi.org/10.1145/3177540.3178242) 
     * <a href="/publications/papers/DFM_ISPD2018_Lin.pdf" style="color:#3793ae">preprint</a> \| <a href="/publications/papers/DFM_ISPD2018_Lin.slides.pptx" style="color:#3793ae">slides</a>
     * **Yibo Lin**, Yuki Watanabe, Taiki Kimura, Tetsuaki Matsunawa, Shigeki Nojima, Meng Li and David Z. Pan, "[Data Efficient Lithography Modeling with Residual Neural Networks and Transfer Learning](https://doi.org/10.1145/3177540.3178242)," ACM International Symposium on Physical Design (ISPD), Monterey, CA, Mar 25-28, 2018.
            
  ### C14. [A Practical Split Manufacturing Framework for Trojan Prevention via Simultaneous Wire Lifting and Cell Insertion](https://doi.org/10.1109/ASPDAC.2018.8297316) 
     * <a href="/publications/papers/SPM_ASPDAC2018_Li.pdf" style="color:#3793ae">preprint</a>
     * Meng Li, Bei Yu, **Yibo Lin**, Xiaoqing Xu, Wuxi Li and David Z. Pan, "[A Practical Split Manufacturing Framework for Trojan Prevention via Simultaneous Wire Lifting and Cell Insertion](https://doi.org/10.1109/ASPDAC.2018.8297316)," IEEE/ACM Asia and South Pacific Design Automation Conference (ASPDAC), Jeju, Korea, Jan 22-25, 2018.
            
* 2017

  ### C13. [Patterning Aware Design Optimization of Selective Etching in N5 and Beyond](https://doi.org/10.1109/ICCD.2017.72) 
     * <a href="/publications/papers/DFM_ICCD2017_Lin.pdf" style="color:#3793ae">preprint</a> \| <a href="/publications/papers/DFM_ICCD2017_Lin.slides.pptx" style="color:#3793ae">slides</a>
     * **Yibo Lin**, Peter Debacker, Darko Trivkovic, Ryoung-han Kim, Praveen Raghavan and David Z. Pan, "[Patterning Aware Design Optimization of Selective Etching in N5 and Beyond](https://doi.org/10.1109/ICCD.2017.72)," IEEE International Conference on Computer Design (ICCD), Boston, MA, Nov 5-8, 2017.
            
  ### C12. [Machine learning for mask/wafer hotspot detection and mask synthesis](http://dx.doi.org/10.1117/12.2282943) 
     * <a href="/publications/papers/MASK_PT2017_Lin.pdf" style="color:#3793ae">preprint</a> \| *Invited paper*
     * **Yibo Lin**, Xiaoqing Xu, Jiaojiao Ou and David Z Pan, "[Machine learning for mask/wafer hotspot detection and mask synthesis](http://dx.doi.org/10.1117/12.2282943)," Photomask Technology, Oct 16, 2017.
            
  ### C11. [Placement Mitigation Techniques for Power Grid Electromigration](https://doi.org/10.1109/ISLPED.2017.8009178) 
     * <a href="/publications/papers/DFMP_ISLPED2017_Ye.pdf" style="color:#3793ae">preprint</a>
     * Wei Ye, **Yibo Lin**, Xiaoqing Xu, Wuxi Li, Yiwei Fu, Yongsheng Sun, Canhui Zhan and David Z. Pan, "[Placement Mitigation Techniques for Power Grid Electromigration](https://doi.org/10.1109/ISLPED.2017.8009178)," IEEE International Symposium on Low Power Electronics and Design (ISLPED), Taipei, Jul 24-26, 2017.
            
  ### C10. [Concurrent Pin Access Optimization for Unidirectional Routing](https://doi.org/10.1145/3061639.3062214) 
     * <a href="/publications/papers/DFMR_DAC2017_Xu.pdf" style="color:#3793ae">preprint</a>
     * Xiaoqing Xu, **Yibo Lin**, Vinicius Livramento and David Z. Pan, "[Concurrent Pin Access Optimization for Unidirectional Routing](https://doi.org/10.1145/3061639.3062214)," ACM/IEEE Design Automation Conference (DAC), Austin, TX, Jun 18-22, 2017.
            
  ### C9. [DSAR: DSA aware routing with simultaneous DSA guiding pattern and double patterning assignment](https://doi.org/10.1145/3036669.3036677) 
     * <a href="/publications/papers/DFMR_ISPD2017_Ou.pdf" style="color:#3793ae">preprint</a>
     * Jiaojiao Ou, Bei Yu, Xiaoqing Xu, Joydeep Mitra, **Yibo Lin** and David Z. Pan, "[DSAR: DSA aware routing with simultaneous DSA guiding pattern and double patterning assignment](https://doi.org/10.1145/3036669.3036677)," ACM International Symposium on Physical Design (ISPD), Portland, OR, Mar 19-22, 2017.
            
* 2016

  ### C8. [MrDP: Multiple-row detailed placement of heterogeneous-sized cells for advanced nodes](http://dx.doi.org/10.1145/2966986.2967055) 
     * <a href="/publications/papers/PLACE_ICCAD2016_Lin.pdf" style="color:#3793ae">preprint</a> \| <a href="/publications/papers/PLACE_ICCAD2016_Lin.slides.pdf" style="color:#3793ae">slides</a> \| <a href="http://www.cerc.utexas.edu/utda/download/MrDP/index.html" style="color:#3793ae">releases</a>
     * **Yibo Lin**, Bei Yu, Xiaoqing Xu, Jhih-Rong Gao, Natarajan Viswanathan, Wen-Hao Liu, Zhuo Li, Charles J Alpert and David Z. Pan, "[MrDP: Multiple-row detailed placement of heterogeneous-sized cells for advanced nodes](http://dx.doi.org/10.1145/2966986.2967055)," IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Austin, TX, Nov 7-10, 2016.
            
  ### C7. [A novel unified dummy fill insertion framework with SQP-based optimization method](http://dx.doi.org/10.1145/2966986.2966994) 
     * <a href="/publications/papers/CMP_ICCAD2016_Tao.pdf" style="color:#3793ae">preprint</a>
     * Yudong Tao, Changhao Yan, **Yibo Lin**, Sheng-Guo Wang, David Z. Pan and Xuan Zeng, "[A novel unified dummy fill insertion framework with SQP-based optimization method](http://dx.doi.org/10.1145/2966986.2966994)," IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Austin, TX, Nov 7-10, 2016.
            
  ### C6. [Detailed placement in advanced technology nodes: a survey](https://doi.org/10.1109/ICSICT.2016.7999056) 
     * <a href="/publications/papers/DFMP_ICSICT2016_Lin.pdf" style="color:#3793ae">preprint</a> \| *Invited Paper*
     * **Yibo Lin**, Bei Yu and David Z. Pan, "[Detailed placement in advanced technology nodes: a survey](https://doi.org/10.1109/ICSICT.2016.7999056)," IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT), Hangzhou, China, Oct 25-28, 2016.
            
  ### C5. [Triple/quadruple patterning layout decomposition via novel linear programming and iterative rounding](http://dx.doi.org/10.1117/12.2218628) 
     * <a href="/publications/papers/MPL_SPIE2016_Lin.pdf" style="color:#3793ae">preprint</a> \| <a href="/publications/papers/MPL_SPIE2016_Lin.slides.pptx" style="color:#3793ae">slides</a> \| <a href="http://www.cerc.utexas.edu/utda/download/MPLD/index.html" style="color:#3793ae">releases</a> \| *Best Student Paper Award*
     * **Yibo Lin**, Xiaoqing Xu, Bei Yu, Ross Baldick and David Z. Pan, "[Triple/quadruple patterning layout decomposition via novel linear programming and iterative rounding](http://dx.doi.org/10.1117/12.2218628)," Proceedings of SPIE, San Jose, CA, Feb 21-25, 2016.
            
  ### C4. [Stitch aware detailed placement for multiple e-beam lithography](http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=7428009) 
     * <a href="/publications/papers/DFMP_ASPDAC2016_Lin.pdf" style="color:#3793ae">preprint</a> \| <a href="/publications/papers/DFMP_ASPDAC2016_Lin.slides.pptx" style="color:#3793ae">slides</a>
     * **Yibo Lin**, Bei Yu, Yi Zou, Zhuo Li, Charles J Alpert and David Z. Pan, "[Stitch aware detailed placement for multiple e-beam lithography](http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=7428009)," IEEE/ACM Asia and South Pacific Design Automation Conference (ASPDAC), Macau, China, Jan 25-28, 2016.
            
* 2015

  ### C3. [Triple patterning aware detailed placement toward zero cross-row middle-of-line conflict](http://dl.acm.org/citation.cfm?id=2840875) 
     * <a href="/publications/papers/DFMP_ICCAD2015_Lin.pdf" style="color:#3793ae">preprint</a> \| <a href="/publications/papers/DFMP_ICCAD2015_Lin.slides.pdf" style="color:#3793ae">slides</a> \| <a href="http://www.cerc.utexas.edu/utda/download/TPLPlace/index.html" style="color:#3793ae">releases</a>
     * **Yibo Lin**, Bei Yu, Biying Xu and David Z. Pan, "[Triple patterning aware detailed placement toward zero cross-row middle-of-line conflict](http://dl.acm.org/citation.cfm?id=2840875)," IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Austin, TX, Nov 2-6, 2015.
            
  ### C2. [High performance dummy fill insertion with coupling and uniformity constraints](http://dl.acm.org/citation.cfm?id=2744769.2744850) 
     * <a href="/publications/papers/CMP_DAC2015_Lin.pdf" style="color:#3793ae">preprint</a> \| <a href="/publications/papers/CMP_DAC2015_Lin.slides.pdf" style="color:#3793ae">slides</a> \| <a href="http://www.cerc.utexas.edu/utda/download/DFI/index.html" style="color:#3793ae">releases</a>
     * **Yibo Lin**, Bei Yu and David Z. Pan, "[High performance dummy fill insertion with coupling and uniformity constraints](http://dl.acm.org/citation.cfm?id=2744769.2744850)," ACM/IEEE Design Automation Conference (DAC), San Francisco, CA, Jun 7-11, 2015.
            
  ### C1. [Pushing multiple patterning in sub-10nm: are we ready?](http://dl.acm.org/citation.cfm?id=2744769.2747940) 
     * <a href="/publications/papers/MPL_DAC2015_Pan.pdf" style="color:#3793ae">preprint</a> \| *Invited Paper*
     * David Z. Pan, Lars Liebmann, Bei Yu, Xiaoqing Xu and **Yibo Lin**, "[Pushing multiple patterning in sub-10nm: are we ready?](http://dl.acm.org/citation.cfm?id=2744769.2747940)," ACM/IEEE Design Automation Conference (DAC), San Francisco, CA, Jun 7-11, 2015.
            
