/**
* \copyright
* MIT License
*
* Copyright (c) 2019 Infineon Technologies AG
*
* Permission is hereby granted, free of charge, to any person obtaining a copy
* of this software and associated documentation files (the "Software"), to deal
* in the Software without restriction, including without limitation the rights
* to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
* copies of the Software, and to permit persons to whom the Software is
* furnished to do so, subject to the following conditions:
*
* The above copyright notice and this permission notice shall be included in all
* copies or substantial portions of the Software.
*
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
* AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
* OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
* SOFTWARE
*
* \endcopyright
*
* \author Infineon Technologies AG
*
* \file pal_ifx_i2c_config.c
*
* \brief   This file implements platform abstraction layer configurations for ifx i2c protocol.
*
* \ingroup  grPAL
*
* @{
*/

/* OPTIGA includes */
#include "pal_zephyr.h"
#include "optiga/pal/pal_gpio.h"
#include "optiga/pal/pal_i2c.h"
#include "optiga/ifx_i2c/ifx_i2c_config.h"

/* Zephyr OS includes */
#include <zephyr.h>
#include <device.h>
#include <drivers/gpio.h>
#include <drivers/i2c.h>

/* Inicialize contexts for device I2C and GPIOs header on board */
pal_zephyr_i2c_t zephyr_i2c_ctx_0 = {
    NULL,
    I2C_SCL_PIN,
    I2C_SDA_PIN,
    I2C_FREQ_KHZ
};

#ifdef CONFIG_TRUSTM_GPIO_VDD_SUPPORT
pal_zephyr_gpio_t vdd_zephyr_gpio_ctx_0 = {
    NULL,
    VDD_GPIO_PORT_NAME,
    VDD_GPIO_PIN,
    0
};
#endif

#ifdef CONFIG_TRUSTM_GPIO_RST_SUPPORT
pal_zephyr_gpio_t rst_zephyr_gpio_ctx_0 = {
    NULL,
    RST_GPIO_PORT_NAME,
    RST_GPIO_PIN,
    0
};
#endif

/**
 * \brief PAL I2C configuration for OPTIGA. 
 */
pal_i2c_t optiga_pal_i2c_context_0 =
{
    /// Pointer to I2C master platform specific context
    (void*)&zephyr_i2c_ctx_0,
    /// Slave address
    I2C_OPTIGA_ADDR,
    /// Upper layer context
    NULL,
    /// Callback event handler
    NULL
};

/**
* \brief PAL vdd pin configuration for OPTIGA. 
 */
pal_gpio_t optiga_vdd_0 =
{
    // Platform specific GPIO context for the pin used to toggle Vdd.
	// You should have vdd_pin define in your system,
	// alternativly you can put here raw GPIO number, but without the & sign
#ifdef CONFIG_TRUSTM_GPIO_VDD_SUPPORT
	(void*)&vdd_zephyr_gpio_ctx_0
#else
    (void*)NULL
#endif
};

/**
 * \brief PAL reset pin configuration for OPTIGA.
 */
pal_gpio_t optiga_reset_0 =
{
    // Platform specific GPIO context for the pin used to toggle Reset.
	// You should have reset_pin define in your system,
	// alternativly you can put here raw GPIO number, but without the & sign
#ifdef CONFIG_TRUSTM_GPIO_RST_SUPPORT
    (void*)&rst_zephyr_gpio_ctx_0
#else
    (void*)NULL
#endif
};

/**
* @}
*/
