

================================================================
== Vitis HLS Report for 'Conv2D_HW_Pipeline_VITIS_LOOP_65_9'
================================================================
* Date:           Mon Mar 31 13:44:33 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Vitis_Midterm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_61_7_VITIS_LOOP_63_8_VITIS_LOOP_65_9  |        ?|        ?|        21|          1|          1|     ?|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1348|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    8|     594|    294|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    117|    -|
|Register         |        -|    -|    1505|    160|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    8|    2099|   1919|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    3|       1|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+---------------------+---------+----+-----+-----+-----+
    |         Instance        |        Module       | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------+---------------------+---------+----+-----+-----+-----+
    |mul_32s_32s_52_2_1_U16   |mul_32s_32s_52_2_1   |        0|   3|  165|   50|    0|
    |mul_62s_32ns_62_5_1_U15  |mul_62s_32ns_62_5_1  |        0|   5|  429|  244|    0|
    +-------------------------+---------------------+---------+----+-----+-----+-----+
    |Total                    |                     |        0|   8|  594|  294|    0|
    +-------------------------+---------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+-----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+-----+------------+------------+
    |acc_1_fu_641_p2                     |         +|   0|  0|   39|          32|          32|
    |add_ln1027_1_fu_569_p2              |         +|   0|  0|   69|          62|          62|
    |add_ln1027_2_fu_581_p2              |         +|   0|  0|   71|          64|          64|
    |add_ln1027_3_fu_322_p2              |         +|   0|  0|   71|          64|           1|
    |add_ln1027_fu_297_p2                |         +|   0|  0|  103|          96|           1|
    |add_ln68_1_fu_556_p2                |         +|   0|  0|   12|          12|          12|
    |add_ln68_fu_466_p2                  |         +|   0|  0|   43|          36|          36|
    |add_ln840_1_fu_429_p2               |         +|   0|  0|   39|          32|           1|
    |add_ln840_2_fu_493_p2               |         +|   0|  0|   39|          32|           1|
    |add_ln840_fu_303_p2                 |         +|   0|  0|   39|          32|           1|
    |empty_44_fu_507_p2                  |         +|   0|  0|   69|          62|          62|
    |p_mid143_fu_543_p2                  |         +|   0|  0|   69|          62|          62|
    |p_mid177_fu_517_p2                  |         +|   0|  0|   69|          62|          62|
    |tmp4_fu_374_p2                      |         +|   0|  0|   40|          33|          33|
    |tmp4_mid1_fu_484_p2                 |         +|   0|  0|   40|          33|          33|
    |sub_ln68_1_fu_535_p2                |         -|   0|  0|   12|          12|          12|
    |sub_ln68_fu_408_p2                  |         -|   0|  0|   42|          35|          35|
    |ap_block_pp0_stage0_01001           |       and|   0|  0|    2|           1|           1|
    |ap_block_state12_io                 |       and|   0|  0|    2|           1|           1|
    |ap_block_state19_pp0_stage0_iter18  |       and|   0|  0|    2|           1|           1|
    |icmp_ln1027_2_fu_309_p2             |      icmp|   0|  0|   29|          64|          64|
    |icmp_ln1027_3_fu_418_p2             |      icmp|   0|  0|   18|          32|          32|
    |icmp_ln1027_fu_292_p2               |      icmp|   0|  0|   39|          96|          96|
    |ap_block_pp0_stage0_11001           |        or|   0|  0|    2|           1|           1|
    |or_ln1027_1_fu_435_p2               |        or|   0|  0|    2|           1|           1|
    |or_ln1027_2_fu_441_p2               |        or|   0|  0|    2|           1|           1|
    |or_ln1027_fu_389_p2                 |        or|   0|  0|    2|           1|           1|
    |select_ln1027_1_fu_314_p3           |    select|   0|  0|   32|           1|          32|
    |select_ln1027_2_fu_512_p3           |    select|   0|  0|   62|           1|          62|
    |select_ln1027_3_fu_521_p3           |    select|   0|  0|   62|           1|          62|
    |select_ln1027_4_fu_423_p3           |    select|   0|  0|    2|           1|           1|
    |select_ln1027_5_fu_446_p3           |    select|   0|  0|   32|           1|           1|
    |select_ln1027_6_fu_454_p3           |    select|   0|  0|   32|           1|          32|
    |select_ln1027_7_fu_549_p3           |    select|   0|  0|   62|           1|          62|
    |select_ln1027_8_fu_328_p3           |    select|   0|  0|   64|           1|           1|
    |select_ln1027_fu_382_p3             |    select|   0|  0|   32|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|    2|           1|           2|
    +------------------------------------+----------+----+---+-----+------------+------------+
    |Total                               |          |   0|  0| 1348|         970|         965|
    +------------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |acc_fu_106                             |   9|          2|   32|         64|
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter5                |   9|          2|    1|          2|
    |ap_phi_mux_first_iter_2_phi_fu_225_p4  |   9|          2|    1|          2|
    |ap_sig_allocacmp_cx_V_load             |   9|          2|   32|         64|
    |cx_V_fu_110                            |   9|          2|   32|         64|
    |cy_V_fu_114                            |   9|          2|   32|         64|
    |gmem_blk_n_AR                          |   9|          2|    1|          2|
    |gmem_blk_n_R                           |   9|          2|    1|          2|
    |iChannel_V_fu_122                      |   9|          2|   32|         64|
    |indvar_flatten53_fu_118                |   9|          2|   64|        128|
    |indvar_flatten97_fu_126                |   9|          2|   96|        192|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 117|         26|  326|        652|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |acc_fu_106                             |  32|   0|   32|          0|
    |add_ln68_1_reg_847                     |  12|   0|   12|          0|
    |add_ln840_2_reg_837                    |  32|   0|   32|          0|
    |add_ln840_reg_760                      |  32|   0|   32|          0|
    |ap_CS_fsm                              |   1|   0|    1|          0|
    |ap_done_reg                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg       |   1|   0|    1|          0|
    |coeff_cache_addr_reg_862               |  12|   0|   12|          0|
    |cx_V_fu_110                            |  32|   0|   32|          0|
    |cy_V_fu_114                            |  32|   0|   32|          0|
    |empty_reg_791                          |  62|   0|   62|          0|
    |filterValue_reg_877                    |  32|   0|   32|          0|
    |first_iter_2_reg_220                   |   1|   0|    1|          0|
    |iChannel_V_1_reg_751                   |  32|   0|   32|          0|
    |iChannel_V_fu_122                      |  32|   0|   32|          0|
    |icmp_ln1027_2_reg_765                  |   1|   0|    1|          0|
    |icmp_ln1027_reg_756                    |   1|   0|    1|          0|
    |indvar_flatten53_fu_118                |  64|   0|   64|          0|
    |indvar_flatten97_fu_126                |  96|   0|   96|          0|
    |inputHeight_cast10_cast_reg_745        |  32|   0|   62|         30|
    |inputWidth_cast11_cast_reg_729         |  32|   0|   62|         30|
    |mul_ln1027_reg_852                     |  62|   0|   62|          0|
    |or_ln1027_1_reg_813                    |   1|   0|    1|          0|
    |p_mid167_reg_802                       |  62|   0|   62|          0|
    |pixelValue_reg_882                     |  32|   0|   32|          0|
    |select_ln1027_1_reg_775                |  32|   0|   32|          0|
    |select_ln1027_1_reg_775_pp0_iter2_reg  |  32|   0|   32|          0|
    |select_ln1027_4_reg_808                |   1|   0|    1|          0|
    |select_ln1027_7_reg_842                |  62|   0|   62|          0|
    |sext_ln65_mid2_v_reg_857               |  62|   0|   62|          0|
    |tmp4_cast_mid175_cast_reg_734          |  32|   0|   62|         30|
    |tmp4_mid1_reg_827                      |  33|   0|   33|          0|
    |tmp4_reg_797                           |  33|   0|   33|          0|
    |trunc_ln2_reg_897                      |  32|   0|   32|          0|
    |trunc_ln68_1_reg_822                   |  10|   0|   10|          0|
    |trunc_ln68_2_reg_832                   |  12|   0|   12|          0|
    |trunc_ln68_reg_817                     |  12|   0|   12|          0|
    |x_V_cast18_cast_reg_724                |  32|   0|   62|         30|
    |zext_ln1027_5_cast_reg_739             |  32|   0|   33|          1|
    |add_ln68_1_reg_847                     |  64|  32|   12|          0|
    |coeff_cache_addr_reg_862               |  64|  32|   12|          0|
    |icmp_ln1027_2_reg_765                  |  64|  32|    1|          0|
    |icmp_ln1027_reg_756                    |  64|  32|    1|          0|
    |or_ln1027_1_reg_813                    |  64|  32|    1|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  |1505| 160| 1333|        121|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+----------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_65_9|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_65_9|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_65_9|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_65_9|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_65_9|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_65_9|  return value|
|grp_fu_364_p_din0     |  out|   32|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_65_9|  return value|
|grp_fu_364_p_din1     |  out|   32|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_65_9|  return value|
|grp_fu_364_p_dout0    |   in|   62|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_65_9|  return value|
|grp_fu_364_p_ce       |  out|    1|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_65_9|  return value|
|grp_fu_370_p_din0     |  out|   32|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_65_9|  return value|
|grp_fu_370_p_din1     |  out|   32|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_65_9|  return value|
|grp_fu_370_p_dout0    |   in|   62|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_65_9|  return value|
|grp_fu_370_p_ce       |  out|    1|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_65_9|  return value|
|m_axi_gmem_AWVALID    |  out|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_AWREADY    |   in|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_AWADDR     |  out|   64|       m_axi|                                gmem|       pointer|
|m_axi_gmem_AWID       |  out|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_AWLEN      |  out|   32|       m_axi|                                gmem|       pointer|
|m_axi_gmem_AWSIZE     |  out|    3|       m_axi|                                gmem|       pointer|
|m_axi_gmem_AWBURST    |  out|    2|       m_axi|                                gmem|       pointer|
|m_axi_gmem_AWLOCK     |  out|    2|       m_axi|                                gmem|       pointer|
|m_axi_gmem_AWCACHE    |  out|    4|       m_axi|                                gmem|       pointer|
|m_axi_gmem_AWPROT     |  out|    3|       m_axi|                                gmem|       pointer|
|m_axi_gmem_AWQOS      |  out|    4|       m_axi|                                gmem|       pointer|
|m_axi_gmem_AWREGION   |  out|    4|       m_axi|                                gmem|       pointer|
|m_axi_gmem_AWUSER     |  out|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_WVALID     |  out|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_WREADY     |   in|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_WDATA      |  out|   32|       m_axi|                                gmem|       pointer|
|m_axi_gmem_WSTRB      |  out|    4|       m_axi|                                gmem|       pointer|
|m_axi_gmem_WLAST      |  out|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_WID        |  out|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_WUSER      |  out|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARVALID    |  out|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARREADY    |   in|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARADDR     |  out|   64|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARID       |  out|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARLEN      |  out|   32|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARSIZE     |  out|    3|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARBURST    |  out|    2|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARLOCK     |  out|    2|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARCACHE    |  out|    4|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARPROT     |  out|    3|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARQOS      |  out|    4|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARREGION   |  out|    4|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARUSER     |  out|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_RVALID     |   in|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_RREADY     |  out|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_RDATA      |   in|   32|       m_axi|                                gmem|       pointer|
|m_axi_gmem_RLAST      |   in|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_RID        |   in|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_RFIFONUM   |   in|    9|       m_axi|                                gmem|       pointer|
|m_axi_gmem_RUSER      |   in|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_RRESP      |   in|    2|       m_axi|                                gmem|       pointer|
|m_axi_gmem_BVALID     |   in|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_BREADY     |  out|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_BRESP      |   in|    2|       m_axi|                                gmem|       pointer|
|m_axi_gmem_BID        |   in|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_BUSER      |   in|    1|       m_axi|                                gmem|       pointer|
|inputHeight_cast10    |   in|   32|     ap_none|                  inputHeight_cast10|        scalar|
|zext_ln1027_5         |   in|   32|     ap_none|                       zext_ln1027_5|        scalar|
|mul_ln17_1            |   in|   96|     ap_none|                          mul_ln17_1|        scalar|
|convWidth             |   in|   32|     ap_none|                           convWidth|        scalar|
|mul_ln17              |   in|   64|     ap_none|                            mul_ln17|        scalar|
|tmp4_cast_mid175      |   in|   32|     ap_none|                    tmp4_cast_mid175|        scalar|
|icmp_ln1027_1         |   in|    1|     ap_none|                       icmp_ln1027_1|        scalar|
|inputWidth_cast11     |   in|   32|     ap_none|                   inputWidth_cast11|        scalar|
|x_V_cast18            |   in|   32|     ap_none|                          x_V_cast18|        scalar|
|input_r               |   in|   64|     ap_none|                             input_r|        scalar|
|coeff_cache_address0  |  out|   12|   ap_memory|                         coeff_cache|         array|
|coeff_cache_ce0       |  out|    1|   ap_memory|                         coeff_cache|         array|
|coeff_cache_q0        |   in|   32|   ap_memory|                         coeff_cache|         array|
|acc_2_out             |  out|   32|      ap_vld|                           acc_2_out|       pointer|
|acc_2_out_ap_vld      |  out|    1|      ap_vld|                           acc_2_out|       pointer|
+----------------------+-----+-----+------------+------------------------------------+--------------+

