============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = E:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     19234
   Run Date =   Tue Aug 27 10:44:10 2024

   Run on =     ERIKPSW
============================================================
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display-v1/display_Runs/phy_1/display_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 0 feed throughs used by 0 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db E:/programming/Verilog/display-v1/display_Runs/phy_1/display_pr.db" in  3.937780s wall, 2.359375s user + 0.046875s system = 2.406250s CPU (61.1%)

RUN-1004 : used memory is 586 MB, reserved memory is 556 MB, peak memory is 622 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
HDL-1007 : analyze verilog file onehot2binary.v
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display-v1/display_Runs/phy_1/display_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 0 feed throughs used by 0 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit display_Runs\phy_1\display.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit display_Runs/phy_1/display.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.453049s wall, 0.015625s user + 0.046875s system = 0.062500s CPU (1.0%)

RUN-1004 : used memory is 614 MB, reserved memory is 582 MB, peak memory is 632 MB
RUN-1003 : finish command "download -bit display_Runs\phy_1\display.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.666471s wall, 0.093750s user + 0.046875s system = 0.140625s CPU (2.1%)

RUN-1004 : used memory is 614 MB, reserved memory is 582 MB, peak memory is 632 MB
GUI-1001 : Download success!
