{"Source Block": ["hdl/library/util_adcfifo/util_adcfifo.v@83:93@HdlIdDef", "  reg         [ 2:0]                    dma_waddr_rel_t_m = 'd0;\n  reg         [ADC_ADDRESS_WIDTH-1:0]   dma_waddr_rel = 'd0;\n  reg                                   dma_rd = 'd0;\n  reg                                   dma_rd_d = 'd0;\n  reg         [DMA_DATA_WIDTH-1:0]      dma_rdata_d = 'd0;\n  reg         [DMA_ADDRESS_WIDTH-1:0]   dma_raddr = 'd0;\n\n  // internal signals\n\n  wire                                  adc_rst_s;\n  wire                                  dma_waddr_rel_t_s;\n"], "Clone Blocks": [["hdl/library/util_adcfifo/util_adcfifo.v@81:91", "  reg         [ADC_ADDRESS_WIDTH-1:0]   adc_waddr_rel = 'd0;\n  reg                                   dma_rst = 'd0;\n  reg         [ 2:0]                    dma_waddr_rel_t_m = 'd0;\n  reg         [ADC_ADDRESS_WIDTH-1:0]   dma_waddr_rel = 'd0;\n  reg                                   dma_rd = 'd0;\n  reg                                   dma_rd_d = 'd0;\n  reg         [DMA_DATA_WIDTH-1:0]      dma_rdata_d = 'd0;\n  reg         [DMA_ADDRESS_WIDTH-1:0]   dma_raddr = 'd0;\n\n  // internal signals\n\n"], ["hdl/library/util_adcfifo/util_adcfifo.v@87:97", "  reg         [DMA_DATA_WIDTH-1:0]      dma_rdata_d = 'd0;\n  reg         [DMA_ADDRESS_WIDTH-1:0]   dma_raddr = 'd0;\n\n  // internal signals\n\n  wire                                  adc_rst_s;\n  wire                                  dma_waddr_rel_t_s;\n  wire        [DMA_ADDRESS_WIDTH-1:0]   dma_waddr_rel_s;\n  wire                                  dma_wready_s;\n  wire                                  dma_rd_s;\n  wire        [DMA_DATA_WIDTH-1:0]      dma_rdata_s;\n"], ["hdl/library/xilinx/axi_adcfifo/axi_adcfifo_dma.v@77:87", "  reg                             dma_rd = 'd0;\n  reg                             dma_rd_d = 'd0;\n  reg     [DMA_DATA_WIDTH-1:0]    dma_rdata_d = 'd0;\n  reg     [DMA_ADDRESS_WIDTH-1:0]    dma_raddr = 'd0;\n  reg     [  2:0]                 dma_raddr_rel_count = 'd0;\n  reg                             dma_raddr_rel_t = 'd0;\n  reg     [DMA_ADDRESS_WIDTH-1:0]    dma_raddr_rel = 'd0;\n\n  // internal signals\n\n  wire    [DMA_ADDRESS_WIDTH:0]      axi_addr_diff_s;\n"], ["hdl/library/util_adcfifo/util_adcfifo.v@82:92", "  reg                                   dma_rst = 'd0;\n  reg         [ 2:0]                    dma_waddr_rel_t_m = 'd0;\n  reg         [ADC_ADDRESS_WIDTH-1:0]   dma_waddr_rel = 'd0;\n  reg                                   dma_rd = 'd0;\n  reg                                   dma_rd_d = 'd0;\n  reg         [DMA_DATA_WIDTH-1:0]      dma_rdata_d = 'd0;\n  reg         [DMA_ADDRESS_WIDTH-1:0]   dma_raddr = 'd0;\n\n  // internal signals\n\n  wire                                  adc_rst_s;\n"], ["hdl/library/xilinx/axi_adcfifo/axi_adcfifo_dma.v@76:86", "  reg     [AXI_ADDRESS_WIDTH-1:0]    dma_waddr_rel = 'd0;\n  reg                             dma_rd = 'd0;\n  reg                             dma_rd_d = 'd0;\n  reg     [DMA_DATA_WIDTH-1:0]    dma_rdata_d = 'd0;\n  reg     [DMA_ADDRESS_WIDTH-1:0]    dma_raddr = 'd0;\n  reg     [  2:0]                 dma_raddr_rel_count = 'd0;\n  reg                             dma_raddr_rel_t = 'd0;\n  reg     [DMA_ADDRESS_WIDTH-1:0]    dma_raddr_rel = 'd0;\n\n  // internal signals\n\n"], ["hdl/library/util_adcfifo/util_adcfifo.v@80:90", "  reg                                   adc_waddr_rel_t = 'd0;\n  reg         [ADC_ADDRESS_WIDTH-1:0]   adc_waddr_rel = 'd0;\n  reg                                   dma_rst = 'd0;\n  reg         [ 2:0]                    dma_waddr_rel_t_m = 'd0;\n  reg         [ADC_ADDRESS_WIDTH-1:0]   dma_waddr_rel = 'd0;\n  reg                                   dma_rd = 'd0;\n  reg                                   dma_rd_d = 'd0;\n  reg         [DMA_DATA_WIDTH-1:0]      dma_rdata_d = 'd0;\n  reg         [DMA_ADDRESS_WIDTH-1:0]   dma_raddr = 'd0;\n\n  // internal signals\n"]], "Diff Content": {"Delete": [[88, "  reg         [DMA_ADDRESS_WIDTH-1:0]   dma_raddr = 'd0;\n"]], "Add": [[88, "  reg         [DMA_ADDRESS_WIDTH:0]     dma_raddr = 'd0;\n"], [88, "  reg         [DMA_ADDRESS_WIDTH-1:0]   dma_waddr_int = 'd0;\n"], [88, "  reg                                   dma_endof_read = 'd0;\n"]]}}