Regs.v,verilog,xil_defaultlib,../../../../Lab4_2_vertify.gen/sources_1/ip/mySCPU/src/Regs_0/src/Regs.v,
Regs_0.v,verilog,xil_defaultlib,../../../../Lab4_2_vertify.gen/sources_1/ip/mySCPU/src/Regs_0/sim/Regs_0.v,
MUX2T1_32.v,verilog,xil_defaultlib,../../../../Lab4_2_vertify.gen/sources_1/ip/mySCPU/src/MUX2T1/src/MUX2T1_32.v,
MUX2T1.v,verilog,xil_defaultlib,../../../../Lab4_2_vertify.gen/sources_1/ip/mySCPU/src/MUX2T1/sim/MUX2T1.v,
MUX4T1_32.v,verilog,xil_defaultlib,../../../../Lab4_2_vertify.gen/sources_1/ip/mySCPU/src/MUX4T1/src/MUX4T1_32.v,
MUX4T1.v,verilog,xil_defaultlib,../../../../Lab4_2_vertify.gen/sources_1/ip/mySCPU/src/MUX4T1/sim/MUX4T1.v,
ALU.v,verilog,xil_defaultlib,../../../../Lab4_2_vertify.gen/sources_1/ip/mySCPU/src/ALU.v,
ImmGen.v,verilog,xil_defaultlib,../../../../Lab4_2_vertify.gen/sources_1/ip/mySCPU/src/ImmGen.v,
REG32.v,verilog,xil_defaultlib,../../../../Lab4_2_vertify.gen/sources_1/ip/mySCPU/src/REG32.v,
add_32.v,verilog,xil_defaultlib,../../../../Lab4_2_vertify.gen/sources_1/ip/mySCPU/src/add_32.v,
my_DataPath.v,verilog,xil_defaultlib,../../../../Lab4_2_vertify.gen/sources_1/ip/mySCPU/src/my_DataPath.v,
my_SCPU_ctrl.v,verilog,xil_defaultlib,../../../../Lab4_2_vertify.gen/sources_1/ip/mySCPU/src/my_SCPU_ctrl.v,
SCPU.v,verilog,xil_defaultlib,../../../../Lab4_2_vertify.gen/sources_1/ip/mySCPU/src/SCPU.v,
mySCPU.v,verilog,xil_defaultlib,../../../../Lab4_2_vertify.gen/sources_1/ip/mySCPU/sim/mySCPU.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
