

================================================================
== Vitis HLS Report for 'mm_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8'
================================================================
* Date:           Mon Mar 11 09:09:30 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        proj_gemm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  6.377 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1026|     1026|  20.520 us|  20.520 us|  1026|  1026|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_73_7_VITIS_LOOP_75_8  |     1024|     1024|         2|          1|          1|  1024|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     205|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      81|    -|
|Register         |        -|     -|      68|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      68|     286|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1590|  1260|  728400|  364200|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add132_s8_24fixp_fu_275_p2         |         +|   0|  0|  39|          32|          32|
    |empty_9_fu_185_p2                  |         +|   0|  0|  17|          10|          10|
    |indvar_flatten_next10_fu_129_p2    |         +|   0|  0|  18|          11|           1|
    |indvars_iv_next17_fu_196_p2        |         +|   0|  0|  14|           6|           1|
    |indvars_iv_next21_dup15_fu_155_p2  |         +|   0|  0|  14|           6|           1|
    |empty_11_fu_244_p2                 |         -|   0|  0|  67|          60|          60|
    |exitcond19217_fu_141_p2            |      icmp|   0|  0|  10|           6|           7|
    |exitcond_flatten11_fu_123_p2       |      icmp|   0|  0|  12|          11|          12|
    |indvars_iv16_mid2_fu_147_p3        |    select|   0|  0|   6|           1|           1|
    |p_mid28_v_v_fu_161_p3              |    select|   0|  0|   6|           1|           6|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 205|         145|         133|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten9_load  |   9|          2|   11|         22|
    |ap_sig_allocacmp_indvars_iv16_load     |   9|          2|    6|         12|
    |ap_sig_allocacmp_indvars_iv20_load     |   9|          2|    6|         12|
    |indvar_flatten9_fu_72                  |   9|          2|   11|         22|
    |indvars_iv16_fu_64                     |   9|          2|    6|         12|
    |indvars_iv20_fu_68                     |   9|          2|    6|         12|
    |sum_s8_24fixp_14_fu_60                 |   9|          2|   32|         64|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  81|         18|   80|        160|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |D_s6_26fixp_addr_reg_322  |  10|   0|   10|          0|
    |ap_CS_fsm                 |   1|   0|    1|          0|
    |ap_done_reg               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |indvar_flatten9_fu_72     |  11|   0|   11|          0|
    |indvars_iv16_fu_64        |   6|   0|    6|          0|
    |indvars_iv20_fu_68        |   6|   0|    6|          0|
    |sum_s8_24fixp_14_fu_60    |  32|   0|   32|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     |  68|   0|   68|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+---------------------------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |                Source Object                |    C Type    |
+-----------------------------+-----+-----+------------+---------------------------------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|  mm_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|  mm_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|  mm_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|  mm_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|  mm_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|  mm_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8|  return value|
|D_s6_26fixp_address0         |  out|   10|   ap_memory|                                  D_s6_26fixp|         array|
|D_s6_26fixp_ce0              |  out|    1|   ap_memory|                                  D_s6_26fixp|         array|
|D_s6_26fixp_we0              |  out|    1|   ap_memory|                                  D_s6_26fixp|         array|
|D_s6_26fixp_d0               |  out|   30|   ap_memory|                                  D_s6_26fixp|         array|
|D_s6_26fixp_address1         |  out|   10|   ap_memory|                                  D_s6_26fixp|         array|
|D_s6_26fixp_ce1              |  out|    1|   ap_memory|                                  D_s6_26fixp|         array|
|D_s6_26fixp_q1               |   in|   30|   ap_memory|                                  D_s6_26fixp|         array|
|sum_s8_24fixp_14_out         |  out|   32|      ap_vld|                         sum_s8_24fixp_14_out|       pointer|
|sum_s8_24fixp_14_out_ap_vld  |  out|    1|      ap_vld|                         sum_s8_24fixp_14_out|       pointer|
+-----------------------------+-----+-----+------------+---------------------------------------------+--------------+

