{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79991,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79998,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 9.36111e-05,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 9.53906e-05,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 1.29599e-05,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 9.53906e-05,
	"finish__design__instance__count__class:fill_cell": 1593,
	"finish__design__instance__area__class:fill_cell": 8155.32,
	"finish__design__instance__count__class:tap_cell": 200,
	"finish__design__instance__area__class:tap_cell": 250.24,
	"finish__design__instance__count__class:clock_buffer": 10,
	"finish__design__instance__area__class:clock_buffer": 228.97,
	"finish__design__instance__count__class:timing_repair_buffer": 10,
	"finish__design__instance__area__class:timing_repair_buffer": 77.5744,
	"finish__design__instance__count__class:inverter": 110,
	"finish__design__instance__area__class:inverter": 412.896,
	"finish__design__instance__count__class:clock_inverter": 6,
	"finish__design__instance__area__class:clock_inverter": 101.347,
	"finish__design__instance__count__class:sequential_cell": 89,
	"finish__design__instance__area__class:sequential_cell": 2422.32,
	"finish__design__instance__count__class:multi_input_combinational_cell": 815,
	"finish__design__instance__area__class:multi_input_combinational_cell": 4266.59,
	"finish__design__instance__count": 2833,
	"finish__design__instance__area": 15915.3,
	"finish__timing__setup__tns": 0,
	"finish__timing__hold__tns": 0,
	"finish__timing__setup__ws": 4.7796,
	"finish__timing__hold__ws": 0.427265,
	"finish__timing__fmax__clock:core_clock": 2.29526e+08,
	"finish__timing__fmax": 2.29526e+08,
	"finish__clock__skew__setup": 0.0100629,
	"finish__clock__skew__hold": 0.0100629,
	"finish__timing__drv__max_slew_limit": 0.54096,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.911349,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.000718173,
	"finish__power__switching__total": 0.000263547,
	"finish__power__leakage__total": 3.48045e-09,
	"finish__power__total": 0.000981723,
	"finish__design__io": 36,
	"finish__design__die__area": 17879.5,
	"finish__design__core__area": 15915.3,
	"finish__design__instance__count": 1240,
	"finish__design__instance__area": 7759.94,
	"finish__design__instance__count__stdcell": 1240,
	"finish__design__instance__area__stdcell": 7759.94,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.487579,
	"finish__design__instance__utilization__stdcell": 0.487579,
	"finish__design__rows": 48,
	"finish__design__rows:unithd": 48,
	"finish__design__sites": 12720,
	"finish__design__sites:unithd": 12720,
	"finish__flow__warnings__count": 1,
	"finish__flow__errors__count": 0,
	"finish__flow__warnings__count:GUI-0076": 1,
	"finish__flow__warnings__type_count": 1
}