INFO-FLOW: Workspace /home/reon/work/xilinx/cnnlite_ip/solution3 opened at Mon Feb 27 11:11:56 JST 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 1.66 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.77 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 1.84 sec.
Execute   set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
Execute     create_platform xc7z020clg400-1 -board  
Execute     source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.11 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   source ./cnnlite_ip/solution3/directives.tcl 
INFO: [HLS 200-1510] Running: source ./cnnlite_ip/solution3/directives.tcl
Execute     set_directive_interface -mode s_axilite cnn_top 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite cnn_top 
Execute     set_directive_interface -mode s_axilite cnn_top x 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite cnn_top x 
Execute     set_directive_interface -mode s_axilite cnn_top y 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite cnn_top y 
Execute     set_directive_top -name cnn_top cnn_top 
INFO: [HLS 200-1510] Running: set_directive_top -name cnn_top cnn_top 
Execute     set_directive_pipeline conv2d/conv2d_label0 
INFO: [HLS 200-1510] Running: set_directive_pipeline conv2d/conv2d_label0 
Execute     set_directive_pipeline linear/linear_label1 
INFO: [HLS 200-1510] Running: set_directive_pipeline linear/linear_label1 
Execute     set_directive_pipeline maxpool2d/maxpool2d_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline maxpool2d/maxpool2d_label2 
Execute     set_directive_pipeline relu/relu_label3 
INFO: [HLS 200-1510] Running: set_directive_pipeline relu/relu_label3 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 750.523 MB.
INFO: [HLS 200-10] Analyzing design file 'cnnlite_ip/src/cnn.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling cnnlite_ip/src/cnn.c as C
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang cnnlite_ip/src/cnn.c -foptimization-record-file=/home/reon/work/xilinx/cnnlite_ip/solution3/.autopilot/db/cnn.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/reon/work/xilinx/cnnlite_ip/solution3/.autopilot/db/cnn.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/reon/work/xilinx/cnnlite_ip/solution3/.autopilot/db/cnn.c.clang.out.log 2> /home/reon/work/xilinx/cnnlite_ip/solution3/.autopilot/db/cnn.c.clang.err.log 
Command       ap_eval done; 0.13 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top cnn_top -name=cnn_top 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/reon/work/xilinx/cnnlite_ip/solution3/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/reon/work/xilinx/cnnlite_ip/solution3/.autopilot/db/cnn.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/reon/work/xilinx/cnnlite_ip/solution3/.autopilot/db/clang.out.log 2> /home/reon/work/xilinx/cnnlite_ip/solution3/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.16 sec.
WARNING: [HLS 207-4053] incompatible pointer types passing 'const float (*)[28][28]' to parameter of type 'const float *' (cnnlite_ip/src/cnn.c:2787:6)
INFO: [HLS 207-4414] passing argument to parameter 'x' here (cnnlite_ip/src/cnn.c:2783:23)
WARNING: [HLS 207-4053] incompatible pointer types passing 'const float [4][1][3][3]' to parameter of type 'const float *' (cnnlite_ip/src/cnn.c:2896:15)
INFO: [HLS 207-4414] passing argument to parameter 'weight' here (cnnlite_ip/src/cnn.c:2790:42)
WARNING: [HLS 207-4053] incompatible pointer types passing 'const float [8][4][3][3]' to parameter of type 'const float *' (cnnlite_ip/src/cnn.c:2901:16)
WARNING: [HLS 207-4053] incompatible pointer types passing 'const float [32][392]' to parameter of type 'const float *' (cnnlite_ip/src/cnn.c:2906:16)
INFO: [HLS 207-4414] passing argument to parameter 'weight' here (cnnlite_ip/src/cnn.c:2833:42)
WARNING: [HLS 207-4053] incompatible pointer types passing 'const float [10][32]' to parameter of type 'const float *' (cnnlite_ip/src/cnn.c:2910:16)
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/reon/work/xilinx/cnnlite_ip/solution3/.autopilot/db/cnn.pp.0.c std=gnu99 -target fpga  -directive=/home/reon/work/xilinx/cnnlite_ip/solution3/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/reon/work/xilinx/cnnlite_ip/solution3/.autopilot/db/.systemc_flag -fix-errors /home/reon/work/xilinx/cnnlite_ip/solution3/.autopilot/db/cnn.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/reon/work/xilinx/cnnlite_ip/solution3/.autopilot/db/cnn.pp.0.c std=gnu99 -target fpga  -directive=/home/reon/work/xilinx/cnnlite_ip/solution3/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/reon/work/xilinx/cnnlite_ip/solution3/.autopilot/db/all.directive.json -fix-errors /home/reon/work/xilinx/cnnlite_ip/solution3/.autopilot/db/cnn.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/reon/work/xilinx/cnnlite_ip/solution3/.autopilot/db/cnn.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/reon/work/xilinx/cnnlite_ip/solution3/.autopilot/db/cnn.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/reon/work/xilinx/cnnlite_ip/solution3/.autopilot/db/cnn.pp.0.c std=gnu99 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/reon/work/xilinx/cnnlite_ip/solution3/.autopilot/db/cnn.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/reon/work/xilinx/cnnlite_ip/solution3/.autopilot/db/cnn.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /home/reon/work/xilinx/cnnlite_ip/solution3/.autopilot/db/cnn.pp.0.c.clang-tidy.loop-label.out.log 2> /home/reon/work/xilinx/cnnlite_ip/solution3/.autopilot/db/cnn.pp.0.c.clang-tidy.loop-label.err.log 
Command         ap_eval done; 0.11 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.13 sec.
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/reon/work/xilinx/cnnlite_ip/solution3/.autopilot/db/cnn.pp.0.c.xilinx-dataflow-lawyer.diag.yml /home/reon/work/xilinx/cnnlite_ip/solution3/.autopilot/db/cnn.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/reon/work/xilinx/cnnlite_ip/solution3/.autopilot/db/cnn.pp.0.c.xilinx-dataflow-lawyer.out.log 2> /home/reon/work/xilinx/cnnlite_ip/solution3/.autopilot/db/cnn.pp.0.c.xilinx-dataflow-lawyer.err.log 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/reon/work/xilinx/cnnlite_ip/solution3/.autopilot/db/cnn.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/reon/work/xilinx/cnnlite_ip/solution3/.autopilot/db/cnn.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/reon/work/xilinx/cnnlite_ip/solution3/.autopilot/db/cnn.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/reon/work/xilinx/cnnlite_ip/solution3/.autopilot/db/cnn.pp.0.c.clang.out.log 2> /home/reon/work/xilinx/cnnlite_ip/solution3/.autopilot/db/cnn.pp.0.c.clang.err.log 
Command       ap_eval done; 0.18 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.58 seconds. CPU system time: 0.42 seconds. Elapsed time: 1 seconds; current allocated memory: 750.863 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/reon/work/xilinx/cnnlite_ip/solution3/.autopilot/db/a.g.ld.0.bc -args  "/home/reon/work/xilinx/cnnlite_ip/solution3/.autopilot/db/cnn.g.bc"  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/reon/work/xilinx/cnnlite_ip/solution3/.autopilot/db/cnn.g.bc -o /home/reon/work/xilinx/cnnlite_ip/solution3/.autopilot/db/a.g.ld.0.bc > /home/reon/work/xilinx/cnnlite_ip/solution3/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/reon/work/xilinx/cnnlite_ip/solution3/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/reon/work/xilinx/cnnlite_ip/solution3/.autopilot/db/a.g.ld.1.lower.bc -args /home/reon/work/xilinx/cnnlite_ip/solution3/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/reon/work/xilinx/cnnlite_ip/solution3/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/reon/work/xilinx/cnnlite_ip/solution3/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/reon/work/xilinx/cnnlite_ip/solution3/.autopilot/db/a.g.ld.1.lower.bc > /home/reon/work/xilinx/cnnlite_ip/solution3/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/reon/work/xilinx/cnnlite_ip/solution3/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/reon/work/xilinx/cnnlite_ip/solution3/.autopilot/db/a.g.ld.2.m1.bc -args /home/reon/work/xilinx/cnnlite_ip/solution3/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/reon/work/xilinx/cnnlite_ip/solution3/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /home/reon/work/xilinx/cnnlite_ip/solution3/.autopilot/db/a.g.ld.2.m1.bc > /home/reon/work/xilinx/cnnlite_ip/solution3/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/reon/work/xilinx/cnnlite_ip/solution3/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 1.79 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.79 sec.
Execute       run_link_or_opt -opt -out /home/reon/work/xilinx/cnnlite_ip/solution3/.autopilot/db/a.g.ld.3.fpc.bc -args /home/reon/work/xilinx/cnnlite_ip/solution3/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=cnn_top -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/reon/work/xilinx/cnnlite_ip/solution3/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/reon/work/xilinx/cnnlite_ip/solution3/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=cnn_top -reflow-float-conversion -o /home/reon/work/xilinx/cnnlite_ip/solution3/.autopilot/db/a.g.ld.3.fpc.bc > /home/reon/work/xilinx/cnnlite_ip/solution3/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/reon/work/xilinx/cnnlite_ip/solution3/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 0.66 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.67 sec.
Execute       run_link_or_opt -out /home/reon/work/xilinx/cnnlite_ip/solution3/.autopilot/db/a.g.ld.4.m2.bc -args /home/reon/work/xilinx/cnnlite_ip/solution3/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/reon/work/xilinx/cnnlite_ip/solution3/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /home/reon/work/xilinx/cnnlite_ip/solution3/.autopilot/db/a.g.ld.4.m2.bc > /home/reon/work/xilinx/cnnlite_ip/solution3/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/reon/work/xilinx/cnnlite_ip/solution3/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/reon/work/xilinx/cnnlite_ip/solution3/.autopilot/db/a.g.ld.5.gdce.bc -args /home/reon/work/xilinx/cnnlite_ip/solution3/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=cnn_top 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/reon/work/xilinx/cnnlite_ip/solution3/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/reon/work/xilinx/cnnlite_ip/solution3/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=cnn_top -o /home/reon/work/xilinx/cnnlite_ip/solution3/.autopilot/db/a.g.ld.5.gdce.bc > /home/reon/work/xilinx/cnnlite_ip/solution3/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/reon/work/xilinx/cnnlite_ip/solution3/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/reon/work/xilinx/cnnlite_ip/solution3/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=cnn_top -mllvm -hls-db-dir -mllvm /home/reon/work/xilinx/cnnlite_ip/solution3/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/reon/work/xilinx/cnnlite_ip/solution3/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/reon/work/xilinx/cnnlite_ip/solution3/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir /home/reon/work/xilinx/cnnlite_ip/solution3/.autopilot/db/a.g.ld.5.gdce.bc -o /home/reon/work/xilinx/cnnlite_ip/solution3/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/reon/work/xilinx/cnnlite_ip/solution3/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/reon/work/xilinx/cnnlite_ip/solution3/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 117.18 sec.
INFO: [HLS 214-131] Inlining function 'cnn' into 'cnn_top' (cnnlite_ip/src/cnn.c:2787:2)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_2838_1' is marked as complete unroll implied by the pipeline pragma (cnnlite_ip/src/cnn.c:2838:28)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_2850_1' is marked as complete unroll implied by the pipeline pragma (cnnlite_ip/src/cnn.c:2850:28)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_2852_2' is marked as complete unroll implied by the pipeline pragma (cnnlite_ip/src/cnn.c:2852:32)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_2856_3' is marked as complete unroll implied by the pipeline pragma (cnnlite_ip/src/cnn.c:2856:36)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_2858_4' is marked as complete unroll implied by the pipeline pragma (cnnlite_ip/src/cnn.c:2858:40)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_2795_1' is marked as complete unroll implied by the pipeline pragma (cnnlite_ip/src/cnn.c:2795:28)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_2797_2' is marked as complete unroll implied by the pipeline pragma (cnnlite_ip/src/cnn.c:2797:32)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_2801_3' is marked as complete unroll implied by the pipeline pragma (cnnlite_ip/src/cnn.c:2801:36)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_2803_4' is marked as complete unroll implied by the pipeline pragma (cnnlite_ip/src/cnn.c:2803:40)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_2805_5' is marked as complete unroll implied by the pipeline pragma (cnnlite_ip/src/cnn.c:2805:44)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_2856_3' (cnnlite_ip/src/cnn.c:2856:36) in function 'maxpool2d' completely with a factor of 2 (cnnlite_ip/src/cnn.c:2847:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_2858_4' (cnnlite_ip/src/cnn.c:2858:40) in function 'maxpool2d' completely with a factor of 2 (cnnlite_ip/src/cnn.c:2847:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_2803_4' (cnnlite_ip/src/cnn.c:2803:40) in function 'conv2d' completely with a factor of 3 (cnnlite_ip/src/cnn.c:2792:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_2805_5' (cnnlite_ip/src/cnn.c:2805:44) in function 'conv2d' completely with a factor of 3 (cnnlite_ip/src/cnn.c:2792:0)
INFO: [HLS 214-178] Inlining function 'relu' into 'cnn_top' (cnnlite_ip/src/cnn.c:2786:0)
INFO: [HLS 214-178] Inlining function 'linear' into 'cnn_top' (cnnlite_ip/src/cnn.c:2786:0)
WARNING: [HLS 214-167] The program may have out of bound array access (cnnlite_ip/src/cnn.c:2840:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_2838_1' (cnnlite_ip/src/cnn.c:2838:28) in function 'cnn_top' completely with a factor of 32 (cnnlite_ip/src/cnn.c:2786:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_2838_1' (cnnlite_ip/src/cnn.c:2838:28) in function 'cnn_top' completely with a factor of 392 (cnnlite_ip/src/cnn.c:2786:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'vla42.i' due to pipeline pragma (/home/reon/work/xilinx/cnnlite_ip/solution3/directives.tcl:12:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'vla135.i' due to pipeline pragma (/home/reon/work/xilinx/cnnlite_ip/solution3/directives.tcl:12:9)
INFO: [HLS 214-248] Applying array_partition to 'vla42.i': Cyclic partitioning with factor 2 on dimension 1. (cnnlite_ip/src/cnn.c:2887:5)
INFO: [HLS 214-248] Applying array_partition to 'vla135.i': Cyclic partitioning with factor 2 on dimension 1. (cnnlite_ip/src/cnn.c:2890:5)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_2850_1' (cnnlite_ip/src/cnn.c:2850:28) in function 'maxpool2d.clone' completely with a factor of 7 (cnnlite_ip/src/cnn.c:2847:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_2852_2' (cnnlite_ip/src/cnn.c:2852:32) in function 'maxpool2d.clone' completely with a factor of 7 (cnnlite_ip/src/cnn.c:2847:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_2795_1' (cnnlite_ip/src/cnn.c:2795:28) in function 'conv2d' completely with a factor of 14 (cnnlite_ip/src/cnn.c:2792:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_2797_2' (cnnlite_ip/src/cnn.c:2797:32) in function 'conv2d' completely with a factor of 14 (cnnlite_ip/src/cnn.c:2792:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_2801_3' (cnnlite_ip/src/cnn.c:2801:36) in function 'conv2d' completely with a factor of 4 (cnnlite_ip/src/cnn.c:2792:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_2850_1' (cnnlite_ip/src/cnn.c:2850:28) in function 'maxpool2d' completely with a factor of 14 (cnnlite_ip/src/cnn.c:2847:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_2852_2' (cnnlite_ip/src/cnn.c:2852:32) in function 'maxpool2d' completely with a factor of 14 (cnnlite_ip/src/cnn.c:2847:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_2795_1' (cnnlite_ip/src/cnn.c:2795:28) in function 'conv2d.1' completely with a factor of 28 (cnnlite_ip/src/cnn.c:2792:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_2797_2' (cnnlite_ip/src/cnn.c:2797:32) in function 'conv2d.1' completely with a factor of 28 (cnnlite_ip/src/cnn.c:2792:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_2801_3' (cnnlite_ip/src/cnn.c:2801:36) in function 'conv2d.1' completely with a factor of 1 (cnnlite_ip/src/cnn.c:2792:0)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/reon/work/xilinx/cnnlite_ip/solution3/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 123.64 seconds. CPU system time: 0.71 seconds. Elapsed time: 124.36 seconds; current allocated memory: 765.227 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 765.227 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top cnn_top -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/reon/work/xilinx/cnnlite_ip/solution3/.autopilot/db/a.g.0.bc -o /home/reon/work/xilinx/cnnlite_ip/solution3/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 9.75 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 9.65 seconds. CPU system time: 0.12 seconds. Elapsed time: 9.77 seconds; current allocated memory: 1.020 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/reon/work/xilinx/cnnlite_ip/solution3/.autopilot/db/a.g.1.bc -o /home/reon/work/xilinx/cnnlite_ip/solution3/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 2.94 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/reon/work/xilinx/cnnlite_ip/solution3/.autopilot/db/a.g.2.prechk.bc -o /home/reon/work/xilinx/cnnlite_ip/solution3/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command         transform done; 0.17 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 3.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.12 seconds; current allocated memory: 1.032 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/reon/work/xilinx/cnnlite_ip/solution3/.autopilot/db/a.g.1.bc to /home/reon/work/xilinx/cnnlite_ip/solution3/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/reon/work/xilinx/cnnlite_ip/solution3/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/reon/work/xilinx/cnnlite_ip/solution3/.autopilot/db/a.o.1.bc -o /home/reon/work/xilinx/cnnlite_ip/solution3/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-102] Partitioning array 'weight0' in dimension 2 automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'bias0' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'bias0' in dimension 1 completely.
Command         transform done; 15.62 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/reon/work/xilinx/cnnlite_ip/solution3/.autopilot/db/a.o.1.tmp.bc -o /home/reon/work/xilinx/cnnlite_ip/solution3/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4floatP0A.i2' into 'conv2d.1'.
Command         transform done; 2.93 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 18.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 18.56 seconds; current allocated memory: 1.032 GB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/reon/work/xilinx/cnnlite_ip/solution3/.autopilot/db/a.o.2.bc -o /home/reon/work/xilinx/cnnlite_ip/solution3/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-472] Inferring partial write operation for 'y' (cnnlite_ip/src/cnn.c:2864:92)
INFO: [HLS 200-472] Inferring partial write operation for 'y' (cnnlite_ip/src/cnn.c:2827:51)
INFO: [HLS 200-472] Inferring partial write operation for 'vla42.i_0' (cnnlite_ip/src/cnn.c:2874:14)
INFO: [HLS 200-472] Inferring partial write operation for 'x.assign.2' (cnnlite_ip/src/cnn.c:2842:14)
Command         transform done; 20.67 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 20.56 seconds. CPU system time: 0.1 seconds. Elapsed time: 20.67 seconds; current allocated memory: 1.309 GB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 52.12 sec.
Command     elaborate done; 177.48 sec.
Execute     ap_eval exec zip -j /home/reon/work/xilinx/cnnlite_ip/solution3/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.13 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'cnn_top' ...
Execute       ap_set_top_model cnn_top 
WARNING: [SYN 201-103] Legalizing function name 'conv2d.1_Pipeline_conv2d_label0' to 'conv2d_1_Pipeline_conv2d_label0'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d.1' to 'conv2d_1'.
WARNING: [SYN 201-103] Legalizing function name 'maxpool2d.clone' to 'maxpool2d_clone'.
Execute       get_model_list cnn_top -filter all-wo-channel -topdown 
Execute       preproc_iomode -model cnn_top 
Execute       preproc_iomode -model cnn_top_Pipeline_linear_label16 
Execute       preproc_iomode -model cnn_top_Pipeline_relu_label35 
Execute       preproc_iomode -model cnn_top_Pipeline_linear_label1 
Execute       preproc_iomode -model maxpool2d.clone 
Execute       preproc_iomode -model cnn_top_Pipeline_relu_label34 
Execute       preproc_iomode -model conv2d 
Execute       preproc_iomode -model conv2d_Pipeline_conv2d_label0 
Execute       preproc_iomode -model maxpool2d 
Execute       preproc_iomode -model cnn_top_Pipeline_relu_label3 
Execute       preproc_iomode -model conv2d.1 
Execute       preproc_iomode -model conv2d.1_Pipeline_conv2d_label0 
Execute       get_model_list cnn_top -filter all-wo-channel 
INFO-FLOW: Model list for configure: conv2d.1_Pipeline_conv2d_label0 conv2d.1 cnn_top_Pipeline_relu_label3 maxpool2d conv2d_Pipeline_conv2d_label0 conv2d cnn_top_Pipeline_relu_label34 maxpool2d.clone cnn_top_Pipeline_linear_label1 cnn_top_Pipeline_relu_label35 cnn_top_Pipeline_linear_label16 cnn_top
INFO-FLOW: Configuring Module : conv2d.1_Pipeline_conv2d_label0 ...
Execute       set_default_model conv2d.1_Pipeline_conv2d_label0 
Execute       apply_spec_resource_limit conv2d.1_Pipeline_conv2d_label0 
INFO-FLOW: Configuring Module : conv2d.1 ...
Execute       set_default_model conv2d.1 
Execute       apply_spec_resource_limit conv2d.1 
INFO-FLOW: Configuring Module : cnn_top_Pipeline_relu_label3 ...
Execute       set_default_model cnn_top_Pipeline_relu_label3 
Execute       apply_spec_resource_limit cnn_top_Pipeline_relu_label3 
INFO-FLOW: Configuring Module : maxpool2d ...
Execute       set_default_model maxpool2d 
Execute       apply_spec_resource_limit maxpool2d 
INFO-FLOW: Configuring Module : conv2d_Pipeline_conv2d_label0 ...
Execute       set_default_model conv2d_Pipeline_conv2d_label0 
Execute       apply_spec_resource_limit conv2d_Pipeline_conv2d_label0 
INFO-FLOW: Configuring Module : conv2d ...
Execute       set_default_model conv2d 
Execute       apply_spec_resource_limit conv2d 
INFO-FLOW: Configuring Module : cnn_top_Pipeline_relu_label34 ...
Execute       set_default_model cnn_top_Pipeline_relu_label34 
Execute       apply_spec_resource_limit cnn_top_Pipeline_relu_label34 
INFO-FLOW: Configuring Module : maxpool2d.clone ...
Execute       set_default_model maxpool2d.clone 
Execute       apply_spec_resource_limit maxpool2d.clone 
INFO-FLOW: Configuring Module : cnn_top_Pipeline_linear_label1 ...
Execute       set_default_model cnn_top_Pipeline_linear_label1 
Execute       apply_spec_resource_limit cnn_top_Pipeline_linear_label1 
INFO-FLOW: Configuring Module : cnn_top_Pipeline_relu_label35 ...
Execute       set_default_model cnn_top_Pipeline_relu_label35 
Execute       apply_spec_resource_limit cnn_top_Pipeline_relu_label35 
INFO-FLOW: Configuring Module : cnn_top_Pipeline_linear_label16 ...
Execute       set_default_model cnn_top_Pipeline_linear_label16 
Execute       apply_spec_resource_limit cnn_top_Pipeline_linear_label16 
INFO-FLOW: Configuring Module : cnn_top ...
Execute       set_default_model cnn_top 
Execute       apply_spec_resource_limit cnn_top 
INFO-FLOW: Model list for preprocess: conv2d.1_Pipeline_conv2d_label0 conv2d.1 cnn_top_Pipeline_relu_label3 maxpool2d conv2d_Pipeline_conv2d_label0 conv2d cnn_top_Pipeline_relu_label34 maxpool2d.clone cnn_top_Pipeline_linear_label1 cnn_top_Pipeline_relu_label35 cnn_top_Pipeline_linear_label16 cnn_top
INFO-FLOW: Preprocessing Module: conv2d.1_Pipeline_conv2d_label0 ...
Execute       set_default_model conv2d.1_Pipeline_conv2d_label0 
Execute       cdfg_preprocess -model conv2d.1_Pipeline_conv2d_label0 
Command       cdfg_preprocess done; 0.37 sec.
Execute       rtl_gen_preprocess conv2d.1_Pipeline_conv2d_label0 
INFO-FLOW: Preprocessing Module: conv2d.1 ...
Execute       set_default_model conv2d.1 
Execute       cdfg_preprocess -model conv2d.1 
Command       cdfg_preprocess done; 0.13 sec.
Execute       rtl_gen_preprocess conv2d.1 
INFO-FLOW: Preprocessing Module: cnn_top_Pipeline_relu_label3 ...
Execute       set_default_model cnn_top_Pipeline_relu_label3 
Execute       cdfg_preprocess -model cnn_top_Pipeline_relu_label3 
Execute       rtl_gen_preprocess cnn_top_Pipeline_relu_label3 
INFO-FLOW: Preprocessing Module: maxpool2d ...
Execute       set_default_model maxpool2d 
Execute       cdfg_preprocess -model maxpool2d 
Command       cdfg_preprocess done; 0.24 sec.
Execute       rtl_gen_preprocess maxpool2d 
INFO-FLOW: Preprocessing Module: conv2d_Pipeline_conv2d_label0 ...
Execute       set_default_model conv2d_Pipeline_conv2d_label0 
Execute       cdfg_preprocess -model conv2d_Pipeline_conv2d_label0 
Command       cdfg_preprocess done; 0.16 sec.
Execute       rtl_gen_preprocess conv2d_Pipeline_conv2d_label0 
INFO-FLOW: Preprocessing Module: conv2d ...
Execute       set_default_model conv2d 
Execute       cdfg_preprocess -model conv2d 
Command       cdfg_preprocess done; 0.11 sec.
Execute       rtl_gen_preprocess conv2d 
INFO-FLOW: Preprocessing Module: cnn_top_Pipeline_relu_label34 ...
Execute       set_default_model cnn_top_Pipeline_relu_label34 
Execute       cdfg_preprocess -model cnn_top_Pipeline_relu_label34 
Execute       rtl_gen_preprocess cnn_top_Pipeline_relu_label34 
INFO-FLOW: Preprocessing Module: maxpool2d.clone ...
Execute       set_default_model maxpool2d.clone 
Execute       cdfg_preprocess -model maxpool2d.clone 
Execute       rtl_gen_preprocess maxpool2d.clone 
INFO-FLOW: Preprocessing Module: cnn_top_Pipeline_linear_label1 ...
Execute       set_default_model cnn_top_Pipeline_linear_label1 
Execute       cdfg_preprocess -model cnn_top_Pipeline_linear_label1 
Execute       rtl_gen_preprocess cnn_top_Pipeline_linear_label1 
INFO-FLOW: Preprocessing Module: cnn_top_Pipeline_relu_label35 ...
Execute       set_default_model cnn_top_Pipeline_relu_label35 
Execute       cdfg_preprocess -model cnn_top_Pipeline_relu_label35 
Execute       rtl_gen_preprocess cnn_top_Pipeline_relu_label35 
INFO-FLOW: Preprocessing Module: cnn_top_Pipeline_linear_label16 ...
Execute       set_default_model cnn_top_Pipeline_linear_label16 
Execute       cdfg_preprocess -model cnn_top_Pipeline_linear_label16 
Execute       rtl_gen_preprocess cnn_top_Pipeline_linear_label16 
INFO-FLOW: Preprocessing Module: cnn_top ...
Execute       set_default_model cnn_top 
Execute       cdfg_preprocess -model cnn_top 
Execute       rtl_gen_preprocess cnn_top 
INFO-FLOW: Model list for synthesis: conv2d.1_Pipeline_conv2d_label0 conv2d.1 cnn_top_Pipeline_relu_label3 maxpool2d conv2d_Pipeline_conv2d_label0 conv2d cnn_top_Pipeline_relu_label34 maxpool2d.clone cnn_top_Pipeline_linear_label1 cnn_top_Pipeline_relu_label35 cnn_top_Pipeline_linear_label16 cnn_top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_1_Pipeline_conv2d_label0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv2d.1_Pipeline_conv2d_label0 
Execute       schedule -model conv2d.1_Pipeline_conv2d_label0 
