# Synthosphere_crsc01
# #Verilog Implementation
Design Hierarchy The implementation is structured using SystemVerilog modules. The main module contains the FSM logic, and auxiliary modules handle state assignments, transitions, and input handling.

# # Yosys
![begining yosis synthesis process](https://github.com/hiteshachar/Synthosphere_crsc01/assets/119096257/4697a098-4795-4bfe-9a1b-54de6166fe55)
We will be using Yosys for the synthesis of our Verilog designs.

It will convert our RTL design to a gate-level netlist.


Yosys uses a synthesis script to read a design from a Verilog file, synthesizes it to a gate-level netlist using the cell library and writes the synthesized results as a Verilog netlist. The synthesis script will be written by the user on the terminal.

We will consider the same example as mentioned above. To start Yosys just type yosys in the terminal.

We will start by reading our library files; this lets the synthesizer know what standard cells we are using:

'read_liberty -lib ../my_lib/lib/sky130_fd_sc_hd__tt_025C_1v80.lib`

Below is the Block diagram generated by the tool before synthesis. So to generate a block diagram use show top_module_name in the terminal.
 # # comparing test.v and netlist.v
[Uploading /* Generated by Yosys 0.9 (git sha1 1979e0b) */

module car_speed_cntl(clock, keys, brake, accelerate, speed);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  wire _19_;
  wire _20_;
  wire _21_;
  input accelerate;
  input brake;
  input clock;
  input keys;
  wire [1:0] newspeed;
  output [1:0] speed;
  sky130_fd_sc_hd__nand2b_1 _22_ (
    .A_N(_12_),
    .B(_20_),
    .Y(_15_)
  );
  sky130_fd_sc_hd__nor2b_1 _23_ (
    .A(_21_),
    .B_N(_11_),
    .Y(_16_)
  );
  sky130_fd_sc_hd__nand2_1 _24_ (
    .A(_21_),
    .B(_12_),
    .Y(_17_)
  );
  sky130_fd_sc_hd__a21oi_1 _25_ (
    .A1(_21_),
    .A2(_12_),
    .B1(_11_),
    .Y(_13_)
  );
  sky130_fd_sc_hd__o22ai_1 _26_ (
    .A1(_15_),
    .A2(_16_),
    .B1(_13_),
    .B2(_20_),
    .Y(_18_)
  );
  sky130_fd_sc_hd__and3b_1 _27_ (
    .A_N(_12_),
    .B(_11_),
    .C(_20_),
    .X(_14_)
  );
  sky130_fd_sc_hd__o22a_1 _28_ (
    .A1(_20_),
    .A2(_17_),
    .B1(_14_),
    .B2(_21_),
    .X(_19_)
  );
  sky130_fd_sc_hd__dfrtp_1 _29_ (
    .CLK(clock),
    .D(newspeed[0]),
    .Q(speed[0]),
    .RESET_B(keys)
  );
  sky130_fd_sc_hd__dfrtp_1 _30_ (
    .CLK(clock),
    .D(newspeed[1]),
    .Q(speed[1]),
    .RESET_B(keys)
  );
  assign _21_ = speed[1];
  assign _20_ = speed[0];
  assign _12_ = brake;
  assign _11_ = accelerate;
  assign newspeed[0] = _18_;
  assign newspeed[1] = _19_;
endmodule
netlist_car_speed_cntl.v…]()

[/* Generated by Yosys 0.9 (git sha1 1979e0b) */

(* top =  1  *)
(* src = "good_counter.v:1" *)
module good_counter(clk, reset, cnt);
  (* src = "good_counter.v:6" *)
  wire [1:0] _00_;
  (* src = "good_counter.v:6" *)
  wire _01_;
  (* src = "good_counter.v:6" *)
  wire _02_;
  wire _03_;
  wire _04_;
  (* src = "good_counter.v:1" *)
  wire _05_;
  (* src = "good_counter.v:1" *)
  wire _06_;
  (* src = "good_counter.v:1" *)
  wire _07_;
  wire _08_;
  wire _09_;
  (* src = "good_counter.v:1" *)
  input clk;
  (* src = "good_counter.v:1" *)
  output [1:0] cnt;
  (* src = "good_counter.v:1" *)
  input reset;
  sky130_fd_sc_hd__clkinv_1 _10_ (
    .A(_07_),
    .Y(_04_)
  );
  sky130_fd_sc_hd__nor2b_1 _11_ (
    .A(_06_),
    .B_N(_05_),
    .Y(_02_)
  );
  sky130_fd_sc_hd__nor2_1 _12_ (
    .A(_05_),
    .B(_06_),
    .Y(_01_)
  );
  sky130_fd_sc_hd__clkinv_1 _13_ (
    .A(_07_),
    .Y(_03_)
  );
  (* src = "good_counter.v:6" *)
  sky130_fd_sc_hd__dfrtp_1 _14_ (
    .CLK(clk),
    .D(_00_[0]),
    .Q(cnt[0]),
    .RESET_B(_08_)
  );
  (* src = "good_counter.v:6" *)
  sky130_fd_sc_hd__dfrtp_1 _15_ (
    .CLK(clk),
    .D(_00_[1]),
    .Q(cnt[1]),
    .RESET_B(_09_)
  );
  assign _07_ = reset;
  assign _09_ = _04_;
  assign _05_ = cnt[0];
  assign _06_ = cnt[1];
  assign _00_[1] = _02_;
  assign _00_[0] = _01_;
  assign _08_ = _03_;
endmodule
Uploading test.v…]()

