# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Lab4_3.srcs/sources_1/new/Circuit_A_verilog.v" \
"../../../../Lab4_3.srcs/sources_1/new/Comparator_verilog.v" \
"../../../../Lab4_3.srcs/sources_1/new/Lab4_3_partA_verilog.v" \
"../../../../Lab4_3.srcs/sources_1/new/MUX_2_1_verilog.v" \
"../../../../Lab4_3.srcs/sim_1/new/Lab4_3_partA_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
