module i_apb(
			input PRESETn,
			input [31:0] READ_DATA_ON_RX,
			input ERROR,
	    		input PCLK,
			input [13:0] INTERNAL_I2C_REGISTER_TIMEOUT,
			input [31:0] PWDATA,
			input INT_TX,
			input [31:0] WRITE_DATA_ON_TX,
			input  WR_ENA,
			input [31:0] PRDATA,
			input  RD_ENA,
			input [13:0] INTERNAL_I2C_REGISTER_CONFIG,
			input RX_EMPTY,
			input PREADY,
			input [31:0] PADDR,
			input PWRITE,
			input PENABLE,
			input INT_RX,
			input PSELx,
			input TX_EMPTY,
			input PSLVERR
);

assert property(@(posedge PCLK) ((PRDATA >= 201563416) && (PRDATA <= 4288916223)) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223)) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223)) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 201563416) && (PRDATA <= 4288916223)) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) ((PRDATA >= 0) && (PRDATA <= 4053674723)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) ((PRDATA >= 0) && (PRDATA <= 4053674723)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) ((PWDATA >= 323527462) && (PWDATA <= 4294534911)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 323527462) && (PWDATA <= 4294534911)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223)) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 345832745) && (PRDATA <= 4288916223)) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223)) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 345832745) && (PRDATA <= 4288916223)) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 0) && (PWDATA <= 3938980565)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PWDATA >= 0) && (PWDATA <= 3938980565)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PRDATA >= 0) && (PRDATA <= 3895002320)) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PRDATA >= 0) && (PRDATA <= 3895002320)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320)) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 0) && (PADDR <= 3936758485)) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((PADDR >= 437176116) && (PADDR <= 4289956095)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 160240915) && (WRITE_DATA_ON_TX <= 3938980565)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PWDATA >= 160240915) && (PWDATA <= 3938980565)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 160240915) && (WRITE_DATA_ON_TX <= 3938980565)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PWDATA >= 160240915) && (PWDATA <= 3938980565)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 220895002) && (READ_DATA_ON_RX <= 4053674723)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) ((PRDATA >= 220895002) && (PRDATA <= 4053674723)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 220895002) && (READ_DATA_ON_RX <= 4053674723)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) ((PRDATA >= 220895002) && (PRDATA <= 4053674723)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3817743047)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) ((PRDATA >= 0) && (PRDATA <= 3817743047)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3817743047)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) ((PRDATA >= 0) && (PRDATA <= 3817743047)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) ((PADDR >= 445523253) && (PADDR <= 4249635066)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PWDATA >= 448336693) && (PWDATA <= 4294534911)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 448336693) && (WRITE_DATA_ON_TX <= 4294534911)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 448336693) && (WRITE_DATA_ON_TX <= 4294534911)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 448336693) && (PWDATA <= 4294534911)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 0) && (PADDR <= 3839369417)) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3780056258)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3780056258)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PWDATA >= 0) && (PWDATA <= 3780056258)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PWDATA >= 0) && (PWDATA <= 3780056258)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PRDATA >= 201563416) && (PRDATA <= 4030734048)) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 201563416) && (PRDATA <= 4030734048)) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4030734048)) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4030734048)) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 405374768) && (READ_DATA_ON_RX <= 4288916223)) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 405374768) && (PRDATA <= 4288916223)) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 405374768) && (PRDATA <= 4288916223)) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 405374768) && (READ_DATA_ON_RX <= 4288916223)) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 323527462) && (PWDATA <= 4080030438)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4080030438)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 323527462) && (PWDATA <= 4080030438)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4080030438)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 186190102) && (PADDR <= 3936758485)) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((PRDATA >= 224542490) && (PRDATA <= 3895002320)) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PRDATA >= 224542490) && (PRDATA <= 3895002320)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 224542490) && (READ_DATA_ON_RX <= 3895002320)) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 224542490) && (READ_DATA_ON_RX <= 3895002320)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PRDATA >= 0) && (PRDATA <= 3730033340)) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PRDATA >= 0) && (PRDATA <= 3730033340)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3730033340)) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3730033340)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PWDATA >= 323527462) && (PWDATA <= 4029443808)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4029443808)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 323527462) && (PWDATA <= 4029443808)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4029443808)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 519680829) && (PWDATA <= 4294534911)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 519680829) && (WRITE_DATA_ON_TX <= 4294534911)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 519680829) && (WRITE_DATA_ON_TX <= 4294534911)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 519680829) && (PWDATA <= 4294534911)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4013174494)) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 345832745) && (PRDATA <= 4013174494)) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 345832745) && (PRDATA <= 4013174494)) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4013174494)) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 323527462) && (PWDATA <= 4011715294)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4011715294)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4011715294)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 323527462) && (PWDATA <= 4011715294)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 532371263) && (PWDATA <= 4294534911)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 532371263) && (WRITE_DATA_ON_TX <= 4294534911)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 532371263) && (WRITE_DATA_ON_TX <= 4294534911)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 532371263) && (PWDATA <= 4294534911)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PRDATA >= 555642690) && (PRDATA <= 4288916223)) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 555642690) && (PRDATA <= 4288916223)) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 555642690) && (READ_DATA_ON_RX <= 4288916223)) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 555642690) && (READ_DATA_ON_RX <= 4288916223)) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 3993058524)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 3993058524)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 323527462) && (PWDATA <= 3993058524)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 323527462) && (PWDATA <= 3993058524)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PRDATA >= 50067717) && (PRDATA <= 2759587400)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 50067717) && (READ_DATA_ON_RX <= 2759587400)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) ((PRDATA >= 50067717) && (PRDATA <= 2759587400)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 50067717) && (READ_DATA_ON_RX <= 2759587400)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) (PWRITE) |-> PWRITE);
assert property(@(posedge PCLK) ((PADDR >= 0) && (PADDR <= 2152689152)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) (PENABLE) |-> PENABLE);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 2148852224)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 2148852224));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 2148852224)) |-> (PWDATA >= 0) && (PWDATA <= 2148852224));
assert property(@(posedge PCLK) (PSELx) |-> PSELx);
assert property(@(posedge PCLK) ((PWDATA >= 0) && (PWDATA <= 2148852224)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 2148852224));
assert property(@(posedge PCLK) ((PWDATA >= 0) && (PWDATA <= 2148852224)) |-> (PWDATA >= 0) && (PWDATA <= 2148852224));
assert property(@(posedge PCLK) (TX_EMPTY) |-> INT_TX);
assert property(@(posedge PCLK) (INT_TX) |-> TX_EMPTY);
assert property(@(posedge PCLK) (INT_TX) |-> INT_TX);
assert property(@(posedge PCLK) (TX_EMPTY) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((PWDATA >= 2171160066) && (PWDATA <= 4294534911)) |-> (PWDATA >= 2171160066) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911)) |-> (PWDATA >= 2171160066) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 2171160066) && (PWDATA <= 4294534911)) |-> (WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911)) |-> (WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) (ERROR) |-> PSLVERR);
assert property(@(posedge PCLK) (PSLVERR) |-> PSLVERR);
assert property(@(posedge PCLK) (PSLVERR) |-> ERROR);
assert property(@(posedge PCLK) (ERROR) |-> ERROR);
assert property(@(posedge PCLK) (RX_EMPTY) |-> INT_RX);
assert property(@(posedge PCLK) (INT_RX) |-> RX_EMPTY);
assert property(@(posedge PCLK) (INT_RX) |-> INT_RX);
assert property(@(posedge PCLK) (RX_EMPTY) |-> RX_EMPTY);
assert property(@(posedge PCLK) ((PADDR >= 2165231618) && (PADDR <= 4289956095)) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2282139664) && (WRITE_DATA_ON_TX <= 4293035775)) |-> (PWDATA >= 2171160066) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2282139664) && (WRITE_DATA_ON_TX <= 4293035775)) |-> (WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 2282139664) && (PWDATA <= 4293035775)) |-> (PWDATA >= 2171160066) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 2282139664) && (PWDATA <= 4293035775)) |-> (WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 129207055) && (PADDR <= 2042594291)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((PADDR >= 0) && (PADDR <= 2002028014)) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((PADDR >= 0) && (PADDR <= 1861039069)) |-> (PADDR >= 0) && (PADDR <= 1861039069));
assert property(@(posedge PCLK) ((PADDR >= 437176116) && (PADDR <= 2397013533)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PRDATA >= 2447213603) && (PRDATA <= 4288916223)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 2447213603) && (PRDATA <= 4288916223)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2229079561) && (READ_DATA_ON_RX <= 4288916223)) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 2229079561) && (PRDATA <= 4288916223)) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 2229079561) && (PRDATA <= 4288916223)) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2229079561) && (READ_DATA_ON_RX <= 4288916223)) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 2280158735) && (PRDATA <= 4288916223)) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 2280158735) && (PRDATA <= 4288916223)) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2280158735) && (READ_DATA_ON_RX <= 4288916223)) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2280158735) && (READ_DATA_ON_RX <= 4288916223)) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679)) |-> (PRDATA >= 0) && (PRDATA <= 1804894679));
assert property(@(posedge PCLK) ((PRDATA >= 0) && (PRDATA <= 1804894679)) |-> (PRDATA >= 0) && (PRDATA <= 1804894679));
assert property(@(posedge PCLK) ((PRDATA >= 0) && (PRDATA <= 1804894679)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1974121963)) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1974121963)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PRDATA >= 0) && (PRDATA <= 1974121963)) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PRDATA >= 0) && (PRDATA <= 1974121963)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PRDATA >= 0) && (PRDATA <= 2021404144)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) ((PRDATA >= 0) && (PRDATA <= 2021404144)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 2021404144)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 2021404144)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2278569487) && (WRITE_DATA_ON_TX <= 4294534911)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 2278569487) && (PWDATA <= 4294534911)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 2278569487) && (PWDATA <= 4294534911)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2278569487) && (WRITE_DATA_ON_TX <= 4294534911)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2452220452) && (READ_DATA_ON_RX <= 4254302459)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 2452220452) && (PRDATA <= 4254302459)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2452220452) && (READ_DATA_ON_RX <= 4254302459)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 2452220452) && (PRDATA <= 4254302459)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1975559659) && (WRITE_DATA_ON_TX <= 3938980565)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PWDATA >= 1975559659) && (PWDATA <= 3938980565)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PWDATA >= 1975559659) && (PWDATA <= 3938980565)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1975559659) && (WRITE_DATA_ON_TX <= 3938980565)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2038261234) && (READ_DATA_ON_RX <= 4053674723)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) ((PRDATA >= 2038261234) && (PRDATA <= 4053674723)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2038261234) && (READ_DATA_ON_RX <= 4053674723)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) ((PRDATA >= 2038261234) && (PRDATA <= 4053674723)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) ((PWDATA >= 0) && (PWDATA <= 1956181481)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PWDATA >= 0) && (PWDATA <= 1956181481)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 1956181481)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 1956181481)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 2225661961)) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 201563416) && (PRDATA <= 2225661961)) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 2225661961)) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 201563416) && (PRDATA <= 2225661961)) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 445523253) && (PADDR <= 2330770965)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 2271383054)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 2271383054)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 323527462) && (PWDATA <= 2271383054)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 323527462) && (PWDATA <= 2271383054)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 0) && (PADDR <= 1744451023)) |-> (PADDR >= 0) && (PADDR <= 1744451023));
assert property(@(posedge PCLK) ((PADDR >= 2418570272) && (PADDR <= 4289956095)) |-> (PADDR >= 2418570272) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PRDATA >= 345832745) && (PRDATA <= 2274002959)) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 2274002959)) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 2274002959)) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 345832745) && (PRDATA <= 2274002959)) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 1979392491) && (PRDATA <= 3895002320)) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PRDATA >= 1979392491) && (PRDATA <= 3895002320)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1979392491) && (READ_DATA_ON_RX <= 3895002320)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1979392491) && (READ_DATA_ON_RX <= 3895002320)) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2405036062) && (PADDR <= 4289956095)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 2011935215) && (PADDR <= 3936758485)) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((PADDR >= 2569281586) && (PADDR <= 4289956095)) |-> (PADDR >= 2569281586) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 2469938214) && (PADDR <= 4249635066)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1514519988)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PRDATA >= 0) && (PRDATA <= 1514519988)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PRDATA >= 0) && (PRDATA <= 1514519988)) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1514519988)) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 1865910238)) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 345832745) && (PRDATA <= 1865910238)) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 1865910238)) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 345832745) && (PRDATA <= 1865910238)) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2759587400) && (READ_DATA_ON_RX <= 4288916223)) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 2759587400) && (PRDATA <= 4288916223)) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2759587400) && (READ_DATA_ON_RX <= 4288916223)) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 2759587400) && (PRDATA <= 4288916223)) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 2447213603) && (PRDATA <= 3895002320)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 3895002320)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 3895002320)) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PRDATA >= 2447213603) && (PRDATA <= 3895002320)) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2801589837) && (PADDR <= 4289956095)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 2739843654) && (PADDR <= 4249635066)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 437176116) && (PADDR <= 1875388895)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PWDATA >= 2759941193) && (PWDATA <= 4294534911)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2759941193) && (WRITE_DATA_ON_TX <= 4294534911)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2759941193) && (WRITE_DATA_ON_TX <= 4294534911)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 2759941193) && (PWDATA <= 4294534911)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 323527462) && (PWDATA <= 1768052690)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 1768052690)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 1768052690)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 323527462) && (PWDATA <= 1768052690)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 2739843654) && (PADDR <= 4155783407)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 50067717) && (READ_DATA_ON_RX <= 1472682415)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 50067717) && (READ_DATA_ON_RX <= 1472682415)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) ((PRDATA >= 50067717) && (PRDATA <= 1472682415)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) ((PRDATA >= 50067717) && (PRDATA <= 1472682415)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) ((PWDATA >= 323527462) && (PWDATA <= 1711783884)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 323527462) && (PWDATA <= 1711783884)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 1711783884)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 1711783884)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 0) && (PADDR <= 1403352487)) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((PWDATA >= 2848142931) && (PWDATA <= 4294534911)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2848142931) && (WRITE_DATA_ON_TX <= 4294534911)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2848142931) && (WRITE_DATA_ON_TX <= 4294534911)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 2848142931) && (PWDATA <= 4294534911)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 1692061129)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 1692061129)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 323527462) && (PWDATA <= 1692061129)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 323527462) && (PWDATA <= 1692061129)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 1390137253)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PWDATA >= 0) && (PWDATA <= 1390137253)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 1390137253)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PWDATA >= 0) && (PWDATA <= 1390137253)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727)) |-> (WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727));
assert property(@(posedge PCLK) ((PWDATA >= 1533076918) && (PWDATA <= 2743366727)) |-> (PWDATA >= 1533076918) && (PWDATA <= 2743366727));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727)) |-> (PWDATA >= 1533076918) && (PWDATA <= 2743366727));
assert property(@(posedge PCLK) ((PWDATA >= 1533076918) && (PWDATA <= 2743366727)) |-> (WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2497632297) && (PADDR <= 3936758485)) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((PWDATA >= 2570896946) && (PWDATA <= 3938980565)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2570896946) && (WRITE_DATA_ON_TX <= 3938980565)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2570896946) && (WRITE_DATA_ON_TX <= 3938980565)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PWDATA >= 2570896946) && (PWDATA <= 3938980565)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 389988654) && (PADDR <= 1473333167)) |-> (PADDR >= 389988654) && (PADDR <= 1473333167));
assert property(@(posedge PCLK) ((PADDR >= 3231790721) && (PADDR <= 4289956095)) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 1082196353) && (PADDR <= 2152689152)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 1080737152)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 2148852224));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 1080737152)) |-> (PWDATA >= 0) && (PWDATA <= 2148852224));
assert property(@(posedge PCLK) ((PWDATA >= 0) && (PWDATA <= 1080737152)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 2148852224));
assert property(@(posedge PCLK) ((PWDATA >= 0) && (PWDATA <= 1080737152)) |-> (PWDATA >= 0) && (PWDATA <= 2148852224));
assert property(@(posedge PCLK) ((PADDR >= 0) && (PADDR <= 1075571584)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((PWDATA >= 3222186624) && (PWDATA <= 4294534911)) |-> (WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 3222186624) && (WRITE_DATA_ON_TX <= 4294534911)) |-> (WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 3222186624) && (WRITE_DATA_ON_TX <= 4294534911)) |-> (PWDATA >= 2171160066) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 3222186624) && (PWDATA <= 4294534911)) |-> (PWDATA >= 2171160066) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 1085010305) && (PWDATA <= 2148852224)) |-> (PWDATA >= 0) && (PWDATA <= 2148852224));
assert property(@(posedge PCLK) ((PWDATA >= 1085010305) && (PWDATA <= 2148852224)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 2148852224));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1085010305) && (WRITE_DATA_ON_TX <= 2148852224)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 2148852224));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1085010305) && (WRITE_DATA_ON_TX <= 2148852224)) |-> (PWDATA >= 0) && (PWDATA <= 2148852224));
assert property(@(posedge PCLK) ((PWDATA >= 2171160066) && (PWDATA <= 3211717246)) |-> (WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 3211717246)) |-> (WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 3211717246)) |-> (PWDATA >= 2171160066) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 2171160066) && (PWDATA <= 3211717246)) |-> (PWDATA >= 2171160066) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 3274202758) && (PWDATA <= 4293035775)) |-> (WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 3274202758) && (WRITE_DATA_ON_TX <= 4293035775)) |-> (WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 3274202758) && (PWDATA <= 4293035775)) |-> (PWDATA >= 2171160066) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 3274202758) && (WRITE_DATA_ON_TX <= 4293035775)) |-> (PWDATA >= 2171160066) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 129207055) && (PADDR <= 1075571584)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((PRDATA >= 0) && (PRDATA <= 895888746)) |-> (PRDATA >= 0) && (PRDATA <= 1804894679));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 895888746)) |-> (PRDATA >= 0) && (PRDATA <= 1804894679));
assert property(@(posedge PCLK) ((PRDATA >= 0) && (PRDATA <= 895888746)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 895888746)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679));
assert property(@(posedge PCLK) ((PADDR >= 936404847) && (PADDR <= 1861039069)) |-> (PADDR >= 0) && (PADDR <= 1861039069));
assert property(@(posedge PCLK) ((PADDR >= 1388003749) && (PADDR <= 2589375540)) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((PADDR >= 3403931797) && (PADDR <= 4289956095)) |-> (PADDR >= 2418570272) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PRDATA >= 2447213603) && (PRDATA <= 3349954703)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 3349954703)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 3349954703)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 2447213603) && (PRDATA <= 3349954703)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 3353084559) && (PRDATA <= 4288916223)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 3353084559) && (READ_DATA_ON_RX <= 4288916223)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 3353084559) && (READ_DATA_ON_RX <= 4288916223)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 3353084559) && (PRDATA <= 4288916223)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 1360911778) && (PWDATA <= 2578300979)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PWDATA >= 1360911778) && (PWDATA <= 2578300979)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1360911778) && (WRITE_DATA_ON_TX <= 2578300979)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1360911778) && (WRITE_DATA_ON_TX <= 2578300979)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 0) && (PADDR <= 931951471)) |-> (PADDR >= 0) && (PADDR <= 1861039069));
assert property(@(posedge PCLK) ((PADDR >= 445523253) && (PADDR <= 1522998709)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 900076395) && (PADDR <= 1744451023)) |-> (PADDR >= 0) && (PADDR <= 1744451023));
assert property(@(posedge PCLK) ((PADDR >= 3454691995) && (PADDR <= 4289956095)) |-> (PADDR >= 2569281586) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 0) && (PADDR <= 887803241)) |-> (PADDR >= 0) && (PADDR <= 1744451023));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 3353084559) && (READ_DATA_ON_RX <= 4254302459)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 3353084559) && (READ_DATA_ON_RX <= 4254302459)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 3353084559) && (PRDATA <= 4254302459)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 3353084559) && (PRDATA <= 4254302459)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 2165231618) && (PADDR <= 3225335936)) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 1171839371) && (PADDR <= 2042594291)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((PRDATA >= 912536940) && (PRDATA <= 1804894679)) |-> (PRDATA >= 0) && (PRDATA <= 1804894679));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 912536940) && (READ_DATA_ON_RX <= 1804894679)) |-> (PRDATA >= 0) && (PRDATA <= 1804894679));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 912536940) && (READ_DATA_ON_RX <= 1804894679)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679));
assert property(@(posedge PCLK) ((PRDATA >= 912536940) && (PRDATA <= 1804894679)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1666946502) && (WRITE_DATA_ON_TX <= 2864839253)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 1666946502) && (PWDATA <= 2864839253)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 1666946502) && (PWDATA <= 2864839253)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1666946502) && (WRITE_DATA_ON_TX <= 2864839253)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 2418570272) && (PADDR <= 3396697236)) |-> (PADDR >= 2418570272) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 3553627815) && (PADDR <= 4289956095)) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PWDATA >= 0) && (PWDATA <= 732794199)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 2148852224));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 732794199)) |-> (PWDATA >= 0) && (PWDATA <= 2148852224));
assert property(@(posedge PCLK) ((PWDATA >= 0) && (PWDATA <= 732794199)) |-> (PWDATA >= 0) && (PWDATA <= 2148852224));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 732794199)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 2148852224));
assert property(@(posedge PCLK) ((PADDR >= 1403352487) && (PADDR <= 2152689152)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((PWDATA >= 2282139664) && (PWDATA <= 3090595952)) |-> (PWDATA >= 2171160066) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2282139664) && (WRITE_DATA_ON_TX <= 3090595952)) |-> (WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2282139664) && (WRITE_DATA_ON_TX <= 3090595952)) |-> (PWDATA >= 2171160066) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 2282139664) && (PWDATA <= 3090595952)) |-> (WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 2569281586) && (PADDR <= 3436113049)) |-> (PADDR >= 2569281586) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PRDATA >= 3521510051) && (PRDATA <= 4254302459)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 3521510051) && (READ_DATA_ON_RX <= 4254302459)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 3521510051) && (PRDATA <= 4254302459)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 3521510051) && (READ_DATA_ON_RX <= 4254302459)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 448190773) && (PADDR <= 1174185867)) |-> (PADDR >= 389988654) && (PADDR <= 1473333167));
assert property(@(posedge PCLK) ((PADDR >= 1431793578) && (PADDR <= 2135382526)) |-> (PADDR >= 1431793578) && (PADDR <= 2135382526));
assert property(@(posedge PCLK) ((PWDATA >= 1434853291) && (PWDATA <= 2148852224)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 2148852224));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1434853291) && (WRITE_DATA_ON_TX <= 2148852224)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 2148852224));
assert property(@(posedge PCLK) ((PWDATA >= 1434853291) && (PWDATA <= 2148852224)) |-> (PWDATA >= 0) && (PWDATA <= 2148852224));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1434853291) && (WRITE_DATA_ON_TX <= 2148852224)) |-> (PWDATA >= 0) && (PWDATA <= 2148852224));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2896179801) && (WRITE_DATA_ON_TX <= 3565279401)) |-> (WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 2896179801) && (PWDATA <= 3565279401)) |-> (PWDATA >= 2171160066) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 2896179801) && (PWDATA <= 3565279401)) |-> (WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2896179801) && (WRITE_DATA_ON_TX <= 3565279401)) |-> (PWDATA >= 2171160066) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1399620006) && (READ_DATA_ON_RX <= 2618198584)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1399620006) && (READ_DATA_ON_RX <= 2618198584)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) ((PRDATA >= 1399620006) && (PRDATA <= 2618198584)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) ((PRDATA >= 1399620006) && (PRDATA <= 2618198584)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) ((PRDATA >= 1632750530) && (PRDATA <= 2847490643)) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1632750530) && (READ_DATA_ON_RX <= 2847490643)) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 1632750530) && (PRDATA <= 2847490643)) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1632750530) && (READ_DATA_ON_RX <= 2847490643)) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 709274452) && (PADDR <= 1391893413)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((PADDR >= 3674668726) && (PADDR <= 4289956095)) |-> (PADDR >= 2418570272) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 0) && (PADDR <= 700856147)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 3577691306) && (WRITE_DATA_ON_TX <= 4294534911)) |-> (PWDATA >= 2171160066) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 3577691306) && (WRITE_DATA_ON_TX <= 4294534911)) |-> (WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 3577691306) && (PWDATA <= 4294534911)) |-> (PWDATA >= 2171160066) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 3577691306) && (PWDATA <= 4294534911)) |-> (WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PRDATA >= 0) && (PRDATA <= 635101003)) |-> (PRDATA >= 0) && (PRDATA <= 1804894679));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 635101003)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 635101003)) |-> (PRDATA >= 0) && (PRDATA <= 1804894679));
assert property(@(posedge PCLK) ((PRDATA >= 0) && (PRDATA <= 635101003)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2171160066) && (PWDATA <= 2864839253)) |-> (WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 2864839253)) |-> (WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 2171160066) && (PWDATA <= 2864839253)) |-> (PWDATA >= 2171160066) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 2864839253)) |-> (PWDATA >= 2171160066) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 2833361489) && (PADDR <= 3542553254)) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PRDATA >= 2452220452) && (PRDATA <= 3109080178)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2452220452) && (READ_DATA_ON_RX <= 3109080178)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2452220452) && (READ_DATA_ON_RX <= 3109080178)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 2452220452) && (PRDATA <= 3109080178)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666)) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PRDATA >= 2134552062) && (PRDATA <= 2841987666)) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PRDATA >= 2134552062) && (PRDATA <= 2841987666)) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666)) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PADDR >= 3700731577) && (PADDR <= 4289956095)) |-> (PADDR >= 2569281586) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PRDATA >= 3056346220) && (PRDATA <= 3658669748)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 3056346220) && (READ_DATA_ON_RX <= 3658669748)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 3056346220) && (PRDATA <= 3658669748)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 3056346220) && (READ_DATA_ON_RX <= 3658669748)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 3700731577) && (PADDR <= 4289956095)) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 0) && (PADDR <= 652115789)) |-> (PADDR >= 0) && (PADDR <= 1861039069));
assert property(@(posedge PCLK) ((PADDR >= 1254344597) && (PADDR <= 1861039069)) |-> (PADDR >= 0) && (PADDR <= 1861039069));
assert property(@(posedge PCLK) ((PADDR >= 1188472717) && (PADDR <= 1744451023)) |-> (PADDR >= 0) && (PADDR <= 1744451023));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 642143052) && (READ_DATA_ON_RX <= 1224207249)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 642143052) && (READ_DATA_ON_RX <= 1224207249)) |-> (PRDATA >= 0) && (PRDATA <= 1804894679));
assert property(@(posedge PCLK) ((PRDATA >= 642143052) && (PRDATA <= 1224207249)) |-> (PRDATA >= 0) && (PRDATA <= 1804894679));
assert property(@(posedge PCLK) ((PRDATA >= 642143052) && (PRDATA <= 1224207249)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2136841726)) |-> (PWDATA >= 1533076918) && (PWDATA <= 2743366727));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2136841726)) |-> (WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727));
assert property(@(posedge PCLK) ((PWDATA >= 1533076918) && (PWDATA <= 2136841726)) |-> (PWDATA >= 1533076918) && (PWDATA <= 2743366727));
assert property(@(posedge PCLK) ((PWDATA >= 1533076918) && (PWDATA <= 2136841726)) |-> (WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 0) && (PADDR <= 605535048)) |-> (PADDR >= 0) && (PADDR <= 1744451023));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1401740199) && (READ_DATA_ON_RX <= 2111679483)) |-> (PRDATA >= 1401740199) && (PRDATA <= 2111679483));
assert property(@(posedge PCLK) ((PRDATA >= 1401740199) && (PRDATA <= 2111679483)) |-> (READ_DATA_ON_RX >= 1401740199) && (READ_DATA_ON_RX <= 2111679483));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1401740199) && (READ_DATA_ON_RX <= 2111679483)) |-> (READ_DATA_ON_RX >= 1401740199) && (READ_DATA_ON_RX <= 2111679483));
assert property(@(posedge PCLK) ((PRDATA >= 1401740199) && (PRDATA <= 2111679483)) |-> (PRDATA >= 1401740199) && (PRDATA <= 2111679483));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1551454648) && (WRITE_DATA_ON_TX <= 2148852224)) |-> (PWDATA >= 0) && (PWDATA <= 2148852224));
assert property(@(posedge PCLK) ((PWDATA >= 1551454648) && (PWDATA <= 2148852224)) |-> (PWDATA >= 0) && (PWDATA <= 2148852224));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1551454648) && (WRITE_DATA_ON_TX <= 2148852224)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 2148852224));
assert property(@(posedge PCLK) ((PWDATA >= 1551454648) && (PWDATA <= 2148852224)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 2148852224));
assert property(@(posedge PCLK) ((PRDATA >= 2447213603) && (PRDATA <= 3045573227)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 3045573227)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 3045573227)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 2447213603) && (PRDATA <= 3045573227)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 2143974911) && (PADDR <= 2890217560)) |-> (PADDR >= 2143974911) && (PADDR <= 2890217560));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 739005784) && (WRITE_DATA_ON_TX <= 1428362154)) |-> (PWDATA >= 0) && (PWDATA <= 2148852224));
assert property(@(posedge PCLK) ((PWDATA >= 739005784) && (PWDATA <= 1428362154)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 2148852224));
assert property(@(posedge PCLK) ((PWDATA >= 739005784) && (PWDATA <= 1428362154)) |-> (PWDATA >= 0) && (PWDATA <= 2148852224));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 739005784) && (WRITE_DATA_ON_TX <= 1428362154)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 2148852224));
assert property(@(posedge PCLK) ((PADDR >= 923646830) && (PADDR <= 1473333167)) |-> (PADDR >= 389988654) && (PADDR <= 1473333167));
assert property(@(posedge PCLK) ((PADDR >= 659473230) && (PADDR <= 1250749333)) |-> (PADDR >= 0) && (PADDR <= 1861039069));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 3674094261) && (READ_DATA_ON_RX <= 4288916223)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 3674094261) && (READ_DATA_ON_RX <= 4288916223)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 3674094261) && (PRDATA <= 4288916223)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 3674094261) && (PRDATA <= 4288916223)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 0) && (PADDR <= 565120323)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((PADDR >= 1149726089) && (PADDR <= 1658773957)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2148852224) && (WRITE_DATA_ON_TX <= 2743366727)) |-> (PWDATA >= 1533076918) && (PWDATA <= 2743366727));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2148852224) && (WRITE_DATA_ON_TX <= 2743366727)) |-> (WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727));
assert property(@(posedge PCLK) ((PWDATA >= 2148852224) && (PWDATA <= 2743366727)) |-> (PWDATA >= 1533076918) && (PWDATA <= 2743366727));
assert property(@(posedge PCLK) ((PWDATA >= 2148852224) && (PWDATA <= 2743366727)) |-> (WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 3143865974) && (PADDR <= 3688118967)) |-> (PADDR >= 2569281586) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 620819786) && (PADDR <= 1174185867)) |-> (PADDR >= 0) && (PADDR <= 1744451023));
assert property(@(posedge PCLK) ((PADDR >= 3104223858) && (PADDR <= 3664372404)) |-> (PADDR >= 2418570272) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 389988654) && (PADDR <= 916117357)) |-> (PADDR >= 389988654) && (PADDR <= 1473333167));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1234142611) && (READ_DATA_ON_RX <= 1804894679)) |-> (PRDATA >= 0) && (PRDATA <= 1804894679));
assert property(@(posedge PCLK) ((PRDATA >= 1234142611) && (PRDATA <= 1804894679)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1234142611) && (READ_DATA_ON_RX <= 1804894679)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679));
assert property(@(posedge PCLK) ((PRDATA >= 1234142611) && (PRDATA <= 1804894679)) |-> (PRDATA >= 0) && (PRDATA <= 1804894679));
assert property(@(posedge PCLK) ((PADDR >= 1480182704) && (PADDR <= 2042594291)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((PADDR >= 2165231618) && (PADDR <= 2823706704)) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 2418570272) && (PADDR <= 3064575085)) |-> (PADDR >= 2418570272) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 3016655975)) |-> (PADDR >= 2382711836) && (PADDR <= 3016655975));
assert property(@(posedge PCLK) ((PADDR >= 593943366) && (PADDR <= 1133523335)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((PADDR >= 3172841594) && (PADDR <= 3688118967)) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 2931808349)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 2931808349)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 2447213603) && (PRDATA <= 2931808349)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 2447213603) && (PRDATA <= 2931808349)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1372629411) && (PADDR <= 1861039069)) |-> (PADDR >= 0) && (PADDR <= 1861039069));
assert property(@(posedge PCLK) ((PADDR >= 0) && (PADDR <= 501763899)) |-> (PADDR >= 0) && (PADDR <= 1861039069));
assert property(@(posedge PCLK) ((PADDR >= 1870525406) && (PADDR <= 2413729823)) |-> (PADDR >= 1870525406) && (PADDR <= 2413729823));
assert property(@(posedge PCLK) ((PADDR >= 0) && (PADDR <= 484501817)) |-> (PADDR >= 0) && (PADDR <= 1744451023));
assert property(@(posedge PCLK) ((PWDATA >= 0) && (PWDATA <= 496663355)) |-> (PWDATA >= 0) && (PWDATA <= 2148852224));
assert property(@(posedge PCLK) ((PWDATA >= 0) && (PWDATA <= 496663355)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 2148852224));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 496663355)) |-> (PWDATA >= 0) && (PWDATA <= 2148852224));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 496663355)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 2148852224));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 468711735) && (READ_DATA_ON_RX <= 895888746)) |-> (PRDATA >= 0) && (PRDATA <= 1804894679));
assert property(@(posedge PCLK) ((PRDATA >= 468711735) && (PRDATA <= 895888746)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679));
assert property(@(posedge PCLK) ((PRDATA >= 468711735) && (PRDATA <= 895888746)) |-> (PRDATA >= 0) && (PRDATA <= 1804894679));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 468711735) && (READ_DATA_ON_RX <= 895888746)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679));
assert property(@(posedge PCLK) ((PADDR >= 1856012253) && (PADDR <= 2372197914)) |-> (PADDR >= 1856012253) && (PADDR <= 2372197914));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 996567926) && (WRITE_DATA_ON_TX <= 1540719543)) |-> (PWDATA >= 0) && (PWDATA <= 2148852224));
assert property(@(posedge PCLK) ((PWDATA >= 996567926) && (PWDATA <= 1540719543)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 2148852224));
assert property(@(posedge PCLK) ((PWDATA >= 996567926) && (PWDATA <= 1540719543)) |-> (PWDATA >= 0) && (PWDATA <= 2148852224));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 996567926) && (WRITE_DATA_ON_TX <= 1540719543)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 2148852224));
assert property(@(posedge PCLK) ((PWDATA >= 3758744768) && (PWDATA <= 4293035775)) |-> (PWDATA >= 2171160066) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 3758744768) && (WRITE_DATA_ON_TX <= 4293035775)) |-> (PWDATA >= 2171160066) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 3758744768) && (PWDATA <= 4293035775)) |-> (WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 3758744768) && (WRITE_DATA_ON_TX <= 4293035775)) |-> (WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PRDATA >= 3417536663) && (PRDATA <= 3840006345)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 3417536663) && (READ_DATA_ON_RX <= 3840006345)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 3417536663) && (READ_DATA_ON_RX <= 3840006345)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 3417536663) && (PRDATA <= 3840006345)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1408487335) && (PADDR <= 1861039069)) |-> (PADDR >= 0) && (PADDR <= 1861039069));
assert property(@(posedge PCLK) ((PADDR >= 3454691995) && (PADDR <= 3883308750)) |-> (PADDR >= 2418570272) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((PRDATA >= 1810568663) && (PRDATA <= 2432785954)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((PRDATA >= 1810568663) && (PRDATA <= 2432785954)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 504288572) && (WRITE_DATA_ON_TX <= 981938037)) |-> (PWDATA >= 0) && (PWDATA <= 2148852224));
assert property(@(posedge PCLK) ((PWDATA >= 504288572) && (PWDATA <= 981938037)) |-> (PWDATA >= 0) && (PWDATA <= 2148852224));
assert property(@(posedge PCLK) ((PWDATA >= 504288572) && (PWDATA <= 981938037)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 2148852224));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 504288572) && (WRITE_DATA_ON_TX <= 981938037)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 2148852224));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 912536940) && (READ_DATA_ON_RX <= 1359079842)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679));
assert property(@(posedge PCLK) ((PRDATA >= 912536940) && (PRDATA <= 1359079842)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 912536940) && (READ_DATA_ON_RX <= 1359079842)) |-> (PRDATA >= 0) && (PRDATA <= 1804894679));
assert property(@(posedge PCLK) ((PRDATA >= 912536940) && (PRDATA <= 1359079842)) |-> (PRDATA >= 0) && (PRDATA <= 1804894679));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2864839253) && (WRITE_DATA_ON_TX <= 3314098315)) |-> (PWDATA >= 2171160066) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 2864839253) && (PWDATA <= 3314098315)) |-> (PWDATA >= 2171160066) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2864839253) && (WRITE_DATA_ON_TX <= 3314098315)) |-> (WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 2864839253) && (PWDATA <= 3314098315)) |-> (WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 3166605433) && (READ_DATA_ON_RX <= 3572973737)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 3166605433) && (PRDATA <= 3572973737)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 3166605433) && (READ_DATA_ON_RX <= 3572973737)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 3166605433) && (PRDATA <= 3572973737)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 448336693) && (WRITE_DATA_ON_TX <= 873001832)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 2148852224));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 448336693) && (WRITE_DATA_ON_TX <= 873001832)) |-> (PWDATA >= 0) && (PWDATA <= 2148852224));
assert property(@(posedge PCLK) ((PWDATA >= 448336693) && (PWDATA <= 873001832)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 2148852224));
assert property(@(posedge PCLK) ((PWDATA >= 448336693) && (PWDATA <= 873001832)) |-> (PWDATA >= 0) && (PWDATA <= 2148852224));
assert property(@(posedge PCLK) ((PADDR >= 2948240991) && (PADDR <= 3436113049)) |-> (PADDR >= 2418570272) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 1342756768) && (PADDR <= 1744451023)) |-> (PADDR >= 0) && (PADDR <= 1744451023));
assert property(@(posedge PCLK) ((PRDATA >= 0) && (PRDATA <= 447814965)) |-> (PRDATA >= 0) && (PRDATA <= 1804894679));
assert property(@(posedge PCLK) ((PRDATA >= 0) && (PRDATA <= 447814965)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 447814965)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 447814965)) |-> (PRDATA >= 0) && (PRDATA <= 1804894679));
assert property(@(posedge PCLK) ((PRDATA >= 2950190687) && (PRDATA <= 3403427477)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2950190687) && (READ_DATA_ON_RX <= 3403427477)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2950190687) && (READ_DATA_ON_RX <= 3403427477)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 2950190687) && (PRDATA <= 3403427477)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1666522566) && (PADDR <= 2152689152)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((PADDR >= 3528043684) && (PADDR <= 3909048017)) |-> (PADDR >= 2569281586) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 3528043684) && (PADDR <= 3909048017)) |-> (PADDR >= 2418570272) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 3528043684) && (PADDR <= 3909048017)) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PRDATA >= 2902278233) && (PRDATA <= 3353084559)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2902278233) && (READ_DATA_ON_RX <= 3353084559)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2902278233) && (READ_DATA_ON_RX <= 3353084559)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 2902278233) && (PRDATA <= 3353084559)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 2569281586) && (PADDR <= 3132094069)) |-> (PADDR >= 2569281586) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 1372629411) && (PADDR <= 1744451023)) |-> (PADDR >= 0) && (PADDR <= 1744451023));
assert property(@(posedge PCLK) ((PADDR >= 923646830) && (PADDR <= 1326009758)) |-> (PADDR >= 0) && (PADDR <= 1744451023));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 444762421)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 2148852224));
assert property(@(posedge PCLK) ((PWDATA >= 0) && (PWDATA <= 444762421)) |-> (PWDATA >= 0) && (PWDATA <= 2148852224));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 444762421)) |-> (PWDATA >= 0) && (PWDATA <= 2148852224));
assert property(@(posedge PCLK) ((PWDATA >= 0) && (PWDATA <= 444762421)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 2148852224));
assert property(@(posedge PCLK) ((PRDATA >= 0) && (PRDATA <= 415064881)) |-> (PRDATA >= 0) && (PRDATA <= 1804894679));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 415064881)) |-> (PRDATA >= 0) && (PRDATA <= 1804894679));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 415064881)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679));
assert property(@(posedge PCLK) ((PRDATA >= 0) && (PRDATA <= 415064881)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2308860435) && (WRITE_DATA_ON_TX <= 2743366727)) |-> (WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727));
assert property(@(posedge PCLK) ((PWDATA >= 2308860435) && (PWDATA <= 2743366727)) |-> (WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727));
assert property(@(posedge PCLK) ((PWDATA >= 2308860435) && (PWDATA <= 2743366727)) |-> (PWDATA >= 1533076918) && (PWDATA <= 2743366727));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2308860435) && (WRITE_DATA_ON_TX <= 2743366727)) |-> (PWDATA >= 1533076918) && (PWDATA <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 939837296) && (PADDR <= 1353668001)) |-> (PADDR >= 0) && (PADDR <= 1861039069));
assert property(@(posedge PCLK) ((PADDR >= 2569281586) && (PADDR <= 3064575085)) |-> (PADDR >= 2569281586) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 2165231618) && (PADDR <= 2646662203)) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 3888363215) && (PADDR <= 4289956095)) |-> (PADDR >= 2418570272) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 1104262531) && (PADDR <= 1473333167)) |-> (PADDR >= 389988654) && (PADDR <= 1473333167));
assert property(@(posedge PCLK) ((PADDR >= 3104223858) && (PADDR <= 3514622114)) |-> (PADDR >= 2569281586) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 2418570272) && (PADDR <= 2937781342)) |-> (PADDR >= 2418570272) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PRDATA >= 3577383594) && (PRDATA <= 3951183063)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2759587400) && (READ_DATA_ON_RX <= 3156726904)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2759587400) && (READ_DATA_ON_RX <= 3156726904)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 3577383594) && (READ_DATA_ON_RX <= 3951183063)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 3577383594) && (READ_DATA_ON_RX <= 3951183063)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 3577383594) && (PRDATA <= 3951183063)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 2759587400) && (PRDATA <= 3156726904)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 2759587400) && (PRDATA <= 3156726904)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 3104223858) && (PADDR <= 3514622114)) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 1431793578) && (PADDR <= 1766210002)) |-> (PADDR >= 1431793578) && (PADDR <= 2135382526));
assert property(@(posedge PCLK) ((PADDR >= 1879741408) && (PADDR <= 2785561676)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 2655662652) && (PADDR <= 3166379129)) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 717406037) && (PADDR <= 1097123714)) |-> (PADDR >= 389988654) && (PADDR <= 1473333167));
assert property(@(posedge PCLK) ((PRDATA >= 1367349667) && (PRDATA <= 1804894679)) |-> (PRDATA >= 0) && (PRDATA <= 1804894679));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1367349667) && (READ_DATA_ON_RX <= 1804894679)) |-> (PRDATA >= 0) && (PRDATA <= 1804894679));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1367349667) && (READ_DATA_ON_RX <= 1804894679)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679));
assert property(@(posedge PCLK) ((PRDATA >= 1367349667) && (PRDATA <= 1804894679)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2282139664) && (WRITE_DATA_ON_TX <= 2684724800)) |-> (PWDATA >= 2171160066) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 2282139664) && (PWDATA <= 2684724800)) |-> (PWDATA >= 2171160066) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 2282139664) && (PWDATA <= 2684724800)) |-> (WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2282139664) && (WRITE_DATA_ON_TX <= 2684724800)) |-> (WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 509477180) && (PADDR <= 936404847)) |-> (PADDR >= 0) && (PADDR <= 1861039069));
assert property(@(posedge PCLK) ((PWDATA >= 885226857) && (PWDATA <= 1320756637)) |-> (PWDATA >= 0) && (PWDATA <= 2148852224));
assert property(@(posedge PCLK) ((PWDATA >= 1330358686) && (PWDATA <= 1738241999)) |-> (PWDATA >= 0) && (PWDATA <= 2148852224));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1330358686) && (WRITE_DATA_ON_TX <= 1738241999)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 2148852224));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1330358686) && (WRITE_DATA_ON_TX <= 1738241999)) |-> (PWDATA >= 0) && (PWDATA <= 2148852224));
assert property(@(posedge PCLK) ((PWDATA >= 885226857) && (PWDATA <= 1320756637)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 2148852224));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 885226857) && (WRITE_DATA_ON_TX <= 1320756637)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 2148852224));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 885226857) && (WRITE_DATA_ON_TX <= 1320756637)) |-> (PWDATA >= 0) && (PWDATA <= 2148852224));
assert property(@(posedge PCLK) ((PWDATA >= 1330358686) && (PWDATA <= 1738241999)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 2148852224));
assert property(@(posedge PCLK) ((PADDR >= 3127046260) && (PADDR <= 3514622114)) |-> (PADDR >= 2418570272) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PRDATA >= 3851725003) && (PRDATA <= 4288916223)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 3851725003) && (PRDATA <= 4288916223)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 3851725003) && (READ_DATA_ON_RX <= 4288916223)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 3851725003) && (READ_DATA_ON_RX <= 4288916223)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 417330481) && (PRDATA <= 759807834)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 417330481) && (READ_DATA_ON_RX <= 759807834)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 417330481) && (READ_DATA_ON_RX <= 759807834)) |-> (PRDATA >= 0) && (PRDATA <= 1804894679));
assert property(@(posedge PCLK) ((PRDATA >= 417330481) && (PRDATA <= 759807834)) |-> (PRDATA >= 0) && (PRDATA <= 1804894679));
assert property(@(posedge PCLK) ((PADDR >= 3924496083) && (PADDR <= 4289956095)) |-> (PADDR >= 2569281586) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1749269968) && (WRITE_DATA_ON_TX <= 2148852224)) |-> (PWDATA >= 0) && (PWDATA <= 2148852224));
assert property(@(posedge PCLK) ((PWDATA >= 1749269968) && (PWDATA <= 2148852224)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 2148852224));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1749269968) && (WRITE_DATA_ON_TX <= 2148852224)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 2148852224));
assert property(@(posedge PCLK) ((PWDATA >= 1749269968) && (PWDATA <= 2148852224)) |-> (PWDATA >= 0) && (PWDATA <= 2148852224));
assert property(@(posedge PCLK) ((PADDR >= 3924496083) && (PADDR <= 4289956095)) |-> (PADDR >= 2418570272) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 500103483) && (PADDR <= 916117357)) |-> (PADDR >= 0) && (PADDR <= 1744451023));
assert property(@(posedge PCLK) ((PADDR >= 2621725240) && (PADDR <= 3064575085)) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PWDATA >= 1533076918) && (PWDATA <= 1902895074)) |-> (PWDATA >= 1533076918) && (PWDATA <= 2743366727));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 1902895074)) |-> (WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727));
assert property(@(posedge PCLK) ((PWDATA >= 1533076918) && (PWDATA <= 1902895074)) |-> (WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 1902895074)) |-> (PWDATA >= 1533076918) && (PWDATA <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 964624242) && (PADDR <= 1379052452)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((PADDR >= 1022335353) && (PADDR <= 1403352487)) |-> (PADDR >= 0) && (PADDR <= 1861039069));
assert property(@(posedge PCLK) ((PADDR >= 3924496083) && (PADDR <= 4289956095)) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 2165231618) && (PADDR <= 2595522613)) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PRDATA >= 2483150376) && (PRDATA <= 2841987666)) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2483150376) && (READ_DATA_ON_RX <= 2841987666)) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2483150376) && (READ_DATA_ON_RX <= 2841987666)) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PRDATA >= 2483150376) && (PRDATA <= 2841987666)) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PADDR >= 327121190) && (PADDR <= 652115789)) |-> (PADDR >= 0) && (PADDR <= 1744451023));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1908484579) && (WRITE_DATA_ON_TX <= 2298495506)) |-> (WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727));
assert property(@(posedge PCLK) ((PWDATA >= 1908484579) && (PWDATA <= 2298495506)) |-> (WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1908484579) && (WRITE_DATA_ON_TX <= 2298495506)) |-> (PWDATA >= 1533076918) && (PWDATA <= 2743366727));
assert property(@(posedge PCLK) ((PWDATA >= 1908484579) && (PWDATA <= 2298495506)) |-> (PWDATA >= 1533076918) && (PWDATA <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 327121190) && (PADDR <= 652115789)) |-> (PADDR >= 0) && (PADDR <= 1861039069));
assert property(@(posedge PCLK) ((PADDR >= 129207055) && (PADDR <= 465212727)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((PADDR >= 1480182704) && (PADDR <= 1850682844)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1432096682) && (READ_DATA_ON_RX <= 1804894679)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1432096682) && (READ_DATA_ON_RX <= 1804894679)) |-> (PRDATA >= 0) && (PRDATA <= 1804894679));
assert property(@(posedge PCLK) ((PRDATA >= 1432096682) && (PRDATA <= 1804894679)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679));
assert property(@(posedge PCLK) ((PRDATA >= 1432096682) && (PRDATA <= 1804894679)) |-> (PRDATA >= 0) && (PRDATA <= 1804894679));
assert property(@(posedge PCLK) ((PADDR >= 2143974911) && (PADDR <= 2509369387)) |-> (PADDR >= 2143974911) && (PADDR <= 2890217560));
assert property(@(posedge PCLK) ((PADDR >= 1379052452) && (PADDR <= 1678280136)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((PADDR >= 659473230) && (PADDR <= 993243510)) |-> (PADDR >= 0) && (PADDR <= 1744451023));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 3056346220) && (READ_DATA_ON_RX <= 3380726931)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 3056346220) && (READ_DATA_ON_RX <= 3380726931)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 3056346220) && (PRDATA <= 3380726931)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 3056346220) && (PRDATA <= 3380726931)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 659473230) && (PADDR <= 993243510)) |-> (PADDR >= 0) && (PADDR <= 1861039069));
assert property(@(posedge PCLK) ((PADDR >= 1022335353) && (PADDR <= 1353668001)) |-> (PADDR >= 0) && (PADDR <= 1744451023));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1401740199) && (READ_DATA_ON_RX <= 1764417490)) |-> (READ_DATA_ON_RX >= 1401740199) && (READ_DATA_ON_RX <= 2111679483));
assert property(@(posedge PCLK) ((PRDATA >= 1401740199) && (PRDATA <= 1764417490)) |-> (PRDATA >= 1401740199) && (PRDATA <= 2111679483));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1401740199) && (READ_DATA_ON_RX <= 1764417490)) |-> (PRDATA >= 1401740199) && (PRDATA <= 2111679483));
assert property(@(posedge PCLK) ((PRDATA >= 1401740199) && (PRDATA <= 1764417490)) |-> (READ_DATA_ON_RX >= 1401740199) && (READ_DATA_ON_RX <= 2111679483));
assert property(@(posedge PCLK) ((PADDR >= 389988654) && (PADDR <= 710303572)) |-> (PADDR >= 389988654) && (PADDR <= 1473333167));
assert property(@(posedge PCLK) ((PADDR >= 678231888) && (PADDR <= 990362998)) |-> (PADDR >= 389988654) && (PADDR <= 1473333167));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1087647617) && (READ_DATA_ON_RX <= 1428032426)) |-> (PRDATA >= 0) && (PRDATA <= 1804894679));
assert property(@(posedge PCLK) ((PRDATA >= 1087647617) && (PRDATA <= 1428032426)) |-> (PRDATA >= 0) && (PRDATA <= 1804894679));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1087647617) && (READ_DATA_ON_RX <= 1428032426)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679));
assert property(@(posedge PCLK) ((PRDATA >= 1087647617) && (PRDATA <= 1428032426)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679));
assert property(@(posedge PCLK) ((PADDR >= 1777496531) && (PADDR <= 2135382526)) |-> (PADDR >= 1431793578) && (PADDR <= 2135382526));
assert property(@(posedge PCLK) ((PRDATA >= 2732671557) && (PRDATA <= 3045573227)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 3393195668) && (PRDATA <= 3684457655)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2732671557) && (READ_DATA_ON_RX <= 3045573227)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 3393195668) && (READ_DATA_ON_RX <= 3684457655)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2732671557) && (READ_DATA_ON_RX <= 3045573227)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 3393195668) && (PRDATA <= 3684457655)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 2732671557) && (PRDATA <= 3045573227)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 3393195668) && (READ_DATA_ON_RX <= 3684457655)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 1832756698) && (PWDATA <= 2136841726)) |-> (WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1832756698) && (WRITE_DATA_ON_TX <= 2136841726)) |-> (PWDATA >= 1533076918) && (PWDATA <= 2743366727));
assert property(@(posedge PCLK) ((PWDATA >= 1832756698) && (PWDATA <= 2136841726)) |-> (PWDATA >= 1533076918) && (PWDATA <= 2743366727));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1832756698) && (WRITE_DATA_ON_TX <= 2136841726)) |-> (WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2038261234) && (READ_DATA_ON_RX <= 2432785954)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2038261234) && (READ_DATA_ON_RX <= 2432785954)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((PRDATA >= 2038261234) && (PRDATA <= 2432785954)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((PRDATA >= 2038261234) && (PRDATA <= 2432785954)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((PADDR >= 389988654) && (PADDR <= 667720015)) |-> (PADDR >= 389988654) && (PADDR <= 1473333167));
assert property(@(posedge PCLK) ((PRDATA >= 774480732) && (PRDATA <= 1079793536)) |-> (PRDATA >= 0) && (PRDATA <= 1804894679));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 774480732) && (READ_DATA_ON_RX <= 1079793536)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679));
assert property(@(posedge PCLK) ((PRDATA >= 774480732) && (PRDATA <= 1079793536)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 774480732) && (READ_DATA_ON_RX <= 1079793536)) |-> (PRDATA >= 0) && (PRDATA <= 1804894679));
assert property(@(posedge PCLK) ((PADDR >= 1678280136) && (PADDR <= 2478405671)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 3693548728) && (READ_DATA_ON_RX <= 3983208666)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 3693548728) && (READ_DATA_ON_RX <= 3983208666)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 3693548728) && (PRDATA <= 3983208666)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 3693548728) && (PRDATA <= 3983208666)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 2762792521) && (PADDR <= 3119842419)) |-> (PADDR >= 2418570272) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 1821779417)) |-> (WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 1821779417)) |-> (PWDATA >= 1533076918) && (PWDATA <= 2743366727));
assert property(@(posedge PCLK) ((PWDATA >= 1533076918) && (PWDATA <= 1821779417)) |-> (WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727));
assert property(@(posedge PCLK) ((PWDATA >= 1533076918) && (PWDATA <= 1821779417)) |-> (PWDATA >= 1533076918) && (PWDATA <= 2743366727));
assert property(@(posedge PCLK) ((PRDATA >= 2447213603) && (PRDATA <= 2748751431)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 2748751431)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 2748751431)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 2447213603) && (PRDATA <= 2748751431)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 2134552062) && (PRDATA <= 2478907943)) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PRDATA >= 2134552062) && (PRDATA <= 2478907943)) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2478907943)) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2478907943)) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PADDR >= 2713589315) && (PADDR <= 3016655975)) |-> (PADDR >= 2382711836) && (PADDR <= 3016655975));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2449205795) && (WRITE_DATA_ON_TX <= 2743366727)) |-> (PWDATA >= 1533076918) && (PWDATA <= 2743366727));
assert property(@(posedge PCLK) ((PWDATA >= 2449205795) && (PWDATA <= 2743366727)) |-> (PWDATA >= 1533076918) && (PWDATA <= 2743366727));
assert property(@(posedge PCLK) ((PWDATA >= 2449205795) && (PWDATA <= 2743366727)) |-> (WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2449205795) && (WRITE_DATA_ON_TX <= 2743366727)) |-> (WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2109497339) && (PADDR <= 2372197914)) |-> (PADDR >= 1856012253) && (PADDR <= 2372197914));
assert property(@(posedge PCLK) ((PADDR >= 0) && (PADDR <= 315494693)) |-> (PADDR >= 0) && (PADDR <= 1744451023));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 2711580739)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 2711580739)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 2447213603) && (PRDATA <= 2711580739)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 2447213603) && (PRDATA <= 2711580739)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 0) && (PADDR <= 315494693)) |-> (PADDR >= 0) && (PADDR <= 1861039069));
assert property(@(posedge PCLK) ((PADDR >= 923646830) && (PADDR <= 1174185867)) |-> (PADDR >= 389988654) && (PADDR <= 1473333167));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2148852224) && (WRITE_DATA_ON_TX <= 2440631330)) |-> (WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2148852224) && (WRITE_DATA_ON_TX <= 2440631330)) |-> (PWDATA >= 1533076918) && (PWDATA <= 2743366727));
assert property(@(posedge PCLK) ((PWDATA >= 2148852224) && (PWDATA <= 2440631330)) |-> (WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727));
assert property(@(posedge PCLK) ((PWDATA >= 2148852224) && (PWDATA <= 2440631330)) |-> (PWDATA >= 1533076918) && (PWDATA <= 2743366727));
assert property(@(posedge PCLK) ((PRDATA >= 1522277813) && (PRDATA <= 2432785954)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1522277813) && (READ_DATA_ON_RX <= 2432785954)) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1522277813) && (READ_DATA_ON_RX <= 2432785954)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PRDATA >= 1522277813) && (PRDATA <= 2432785954)) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 3965016280) && (READ_DATA_ON_RX <= 4288916223)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 3965016280) && (PRDATA <= 4288916223)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 3965016280) && (PRDATA <= 4288916223)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 3965016280) && (READ_DATA_ON_RX <= 4288916223)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 2143974911) && (PADDR <= 2413729823)) |-> (PADDR >= 1870525406) && (PADDR <= 2413729823));
assert property(@(posedge PCLK) ((PRDATA >= 1775908819) && (PRDATA <= 2111679483)) |-> (PRDATA >= 1401740199) && (PRDATA <= 2111679483));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1775908819) && (READ_DATA_ON_RX <= 2111679483)) |-> (READ_DATA_ON_RX >= 1401740199) && (READ_DATA_ON_RX <= 2111679483));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1775908819) && (READ_DATA_ON_RX <= 2111679483)) |-> (PRDATA >= 1401740199) && (PRDATA <= 2111679483));
assert property(@(posedge PCLK) ((PRDATA >= 1775908819) && (PRDATA <= 2111679483)) |-> (READ_DATA_ON_RX >= 1401740199) && (READ_DATA_ON_RX <= 2111679483));
assert property(@(posedge PCLK) ((PADDR >= 1431793578) && (PADDR <= 1628523970)) |-> (PADDR >= 1431793578) && (PADDR <= 2135382526));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2383935516) && (READ_DATA_ON_RX <= 2640772666)) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2383935516) && (READ_DATA_ON_RX <= 2640772666)) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PRDATA >= 2383935516) && (PRDATA <= 2640772666)) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PRDATA >= 2383935516) && (PRDATA <= 2640772666)) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PADDR >= 389988654) && (PADDR <= 605535048)) |-> (PADDR >= 389988654) && (PADDR <= 1473333167));
assert property(@(posedge PCLK) ((PADDR >= 993243510) && (PADDR <= 1261050774)) |-> (PADDR >= 389988654) && (PADDR <= 1473333167));
assert property(@(posedge PCLK) ((PADDR >= 1379052452) && (PADDR <= 1588230077)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 4009038045) && (READ_DATA_ON_RX <= 4288916223)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 4009038045) && (PRDATA <= 4288916223)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 4009038045) && (READ_DATA_ON_RX <= 4288916223)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 4009038045) && (PRDATA <= 4288916223)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1870525406) && (PADDR <= 2135382526)) |-> (PADDR >= 1870525406) && (PADDR <= 2413729823));
assert property(@(posedge PCLK) ((PADDR >= 2513607211) && (PADDR <= 2890217560)) |-> (PADDR >= 2143974911) && (PADDR <= 2890217560));
assert property(@(posedge PCLK) ((PRDATA >= 2325316629) && (PRDATA <= 3105485426)) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 2325316629) && (PRDATA <= 3105485426)) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2325316629) && (READ_DATA_ON_RX <= 3105485426)) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2325316629) && (READ_DATA_ON_RX <= 3105485426)) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2432785954)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((PRDATA >= 2134552062) && (PRDATA <= 2432785954)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((PRDATA >= 2134552062) && (PRDATA <= 2432785954)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2432785954)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2693496897)) |-> (PADDR >= 2382711836) && (PADDR <= 3016655975));
assert property(@(posedge PCLK) ((PADDR >= 1051761021) && (PADDR <= 1269206423)) |-> (PADDR >= 389988654) && (PADDR <= 1473333167));
assert property(@(posedge PCLK) ((PRDATA >= 3937253589) && (PRDATA <= 4254302459)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 3937253589) && (READ_DATA_ON_RX <= 4254302459)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 3937253589) && (READ_DATA_ON_RX <= 4254302459)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 3937253589) && (PRDATA <= 4254302459)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1884124640) && (PADDR <= 2135382526)) |-> (PADDR >= 1431793578) && (PADDR <= 2135382526));
assert property(@(posedge PCLK) ((PADDR >= 2418570272) && (PADDR <= 2745218119)) |-> (PADDR >= 2418570272) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 1269206423) && (PADDR <= 1473333167)) |-> (PADDR >= 389988654) && (PADDR <= 1473333167));
assert property(@(posedge PCLK) ((PADDR >= 1431793578) && (PADDR <= 1588230077)) |-> (PADDR >= 1431793578) && (PADDR <= 2135382526));
assert property(@(posedge PCLK) ((PADDR >= 964624242) && (PADDR <= 1236541331)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((PADDR >= 1276692376) && (PADDR <= 1473333167)) |-> (PADDR >= 389988654) && (PADDR <= 1473333167));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2111679483)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((PRDATA >= 1810568663) && (PRDATA <= 2111679483)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((PRDATA >= 1810568663) && (PRDATA <= 2111679483)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2111679483)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1632750530) && (READ_DATA_ON_RX <= 1865910238)) |-> (READ_DATA_ON_RX >= 1401740199) && (READ_DATA_ON_RX <= 2111679483));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1632750530) && (READ_DATA_ON_RX <= 1865910238)) |-> (PRDATA >= 1401740199) && (PRDATA <= 2111679483));
assert property(@(posedge PCLK) ((PRDATA >= 1632750530) && (PRDATA <= 1865910238)) |-> (PRDATA >= 1401740199) && (PRDATA <= 2111679483));
assert property(@(posedge PCLK) ((PRDATA >= 1632750530) && (PRDATA <= 1865910238)) |-> (READ_DATA_ON_RX >= 1401740199) && (READ_DATA_ON_RX <= 2111679483));
assert property(@(posedge PCLK) ((PRDATA >= 1891212769) && (PRDATA <= 2748751431)) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1891212769) && (READ_DATA_ON_RX <= 2748751431)) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1891212769) && (READ_DATA_ON_RX <= 2748751431)) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 1891212769) && (PRDATA <= 2748751431)) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1856012253) && (PADDR <= 2099987450)) |-> (PADDR >= 1856012253) && (PADDR <= 2372197914));
assert property(@(posedge PCLK) ((PWDATA >= 2282139664) && (PWDATA <= 2493171753)) |-> (PWDATA >= 2171160066) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 2282139664) && (PWDATA <= 2493171753)) |-> (WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2282139664) && (WRITE_DATA_ON_TX <= 2493171753)) |-> (PWDATA >= 2171160066) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2282139664) && (WRITE_DATA_ON_TX <= 2493171753)) |-> (WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 2801589837) && (PADDR <= 3016655975)) |-> (PADDR >= 2382711836) && (PADDR <= 3016655975));
assert property(@(posedge PCLK) ((PADDR >= 2143974911) && (PADDR <= 2344480279)) |-> (PADDR >= 2143974911) && (PADDR <= 2890217560));
assert property(@(posedge PCLK) ((PADDR >= 620819786) && (PADDR <= 832510307)) |-> (PADDR >= 389988654) && (PADDR <= 1473333167));
assert property(@(posedge PCLK) ((PADDR >= 1640280515) && (PADDR <= 1879741408)) |-> (PADDR >= 1431793578) && (PADDR <= 2135382526));
assert property(@(posedge PCLK) ((PRDATA >= 1187989389) && (PRDATA <= 1979392491)) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1187989389) && (READ_DATA_ON_RX <= 1979392491)) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1187989389) && (READ_DATA_ON_RX <= 1979392491)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PRDATA >= 1187989389) && (PRDATA <= 1979392491)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 1777496531) && (PADDR <= 2042594291)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2378019867)) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PRDATA >= 2134552062) && (PRDATA <= 2378019867)) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2354881048) && (READ_DATA_ON_RX <= 2547835951)) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2378019867)) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PRDATA >= 2134552062) && (PRDATA <= 2378019867)) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2354881048) && (READ_DATA_ON_RX <= 2547835951)) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PRDATA >= 2354881048) && (PRDATA <= 2547835951)) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PRDATA >= 2354881048) && (PRDATA <= 2547835951)) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2165231618)) |-> (PADDR >= 1959869417) && (PADDR <= 2165231618));
assert property(@(posedge PCLK) ((PRDATA >= 1401740199) && (PRDATA <= 1615881664)) |-> (PRDATA >= 1401740199) && (PRDATA <= 2111679483));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1401740199) && (READ_DATA_ON_RX <= 1615881664)) |-> (PRDATA >= 1401740199) && (PRDATA <= 2111679483));
assert property(@(posedge PCLK) ((PRDATA >= 1401740199) && (PRDATA <= 1615881664)) |-> (READ_DATA_ON_RX >= 1401740199) && (READ_DATA_ON_RX <= 2111679483));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1401740199) && (READ_DATA_ON_RX <= 1615881664)) |-> (READ_DATA_ON_RX >= 1401740199) && (READ_DATA_ON_RX <= 2111679483));
assert property(@(posedge PCLK) ((PWDATA >= 4064898788) && (PWDATA <= 4293035775)) |-> (WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 4064898788) && (WRITE_DATA_ON_TX <= 4293035775)) |-> (WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 4064898788) && (WRITE_DATA_ON_TX <= 4293035775)) |-> (PWDATA >= 2171160066) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 4064898788) && (PWDATA <= 4293035775)) |-> (PWDATA >= 2171160066) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 2621725240) && (PADDR <= 2890217560)) |-> (PADDR >= 2143974911) && (PADDR <= 2890217560));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 2595522613)) |-> (PADDR >= 2143974911) && (PADDR <= 2890217560));
assert property(@(posedge PCLK) ((PWDATA >= 2864839253) && (PWDATA <= 3090595952)) |-> (PWDATA >= 2171160066) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2864839253) && (WRITE_DATA_ON_TX <= 3090595952)) |-> (PWDATA >= 2171160066) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 2864839253) && (PWDATA <= 3090595952)) |-> (WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2864839253) && (WRITE_DATA_ON_TX <= 3090595952)) |-> (WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 2177476099) && (PADDR <= 2344480279)) |-> (PADDR >= 2177476099) && (PADDR <= 2344480279));
assert property(@(posedge PCLK) ((PADDR >= 1480182704) && (PADDR <= 1643005891)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) ((PRDATA >= 2654200380) && (PRDATA <= 2841987666)) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PRDATA >= 2654200380) && (PRDATA <= 2841987666)) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2654200380) && (READ_DATA_ON_RX <= 2841987666)) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2654200380) && (READ_DATA_ON_RX <= 2841987666)) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PADDR >= 1431793578) && (PADDR <= 1558094265)) |-> (PADDR >= 1431793578) && (PADDR <= 2135382526));
assert property(@(posedge PCLK) ((PADDR >= 2040465907) && (PADDR <= 2209615367)) |-> (PADDR >= 1856012253) && (PADDR <= 2372197914));
assert property(@(posedge PCLK) ((PRDATA >= 2134552062) && (PRDATA <= 2330484245)) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PRDATA >= 2134552062) && (PRDATA <= 2330484245)) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2330484245)) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2330484245)) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PADDR >= 838504803) && (PADDR <= 1040898940)) |-> (PADDR >= 389988654) && (PADDR <= 1473333167));
assert property(@(posedge PCLK) ((PADDR >= 2056778741) && (PADDR <= 2228990473)) |-> (PADDR >= 1870525406) && (PADDR <= 2413729823));
assert property(@(posedge PCLK) ((PRDATA >= 1891212769) && (PRDATA <= 2111679483)) |-> (PRDATA >= 1401740199) && (PRDATA <= 2111679483));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1891212769) && (READ_DATA_ON_RX <= 2111679483)) |-> (PRDATA >= 1401740199) && (PRDATA <= 2111679483));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1891212769) && (READ_DATA_ON_RX <= 2111679483)) |-> (READ_DATA_ON_RX >= 1401740199) && (READ_DATA_ON_RX <= 2111679483));
assert property(@(posedge PCLK) ((PRDATA >= 1891212769) && (PRDATA <= 2111679483)) |-> (READ_DATA_ON_RX >= 1401740199) && (READ_DATA_ON_RX <= 2111679483));
assert property(@(posedge PCLK) ((PADDR >= 1599339454) && (PADDR <= 1782448084)) |-> (PADDR >= 1431793578) && (PADDR <= 2135382526));
assert property(@(posedge PCLK) ((PADDR >= 1745514448) && (PADDR <= 1958478825)) |-> (PADDR >= 1745514448) && (PADDR <= 1958478825));
assert property(@(posedge PCLK) ((PADDR >= 1647358916) && (PADDR <= 1850682844)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2038261234) && (READ_DATA_ON_RX <= 2231030793)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((PRDATA >= 2038261234) && (PRDATA <= 2231030793)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2038261234) && (READ_DATA_ON_RX <= 2231030793)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((PRDATA >= 2038261234) && (PRDATA <= 2231030793)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((PADDR >= 2865875029) && (PADDR <= 3016655975)) |-> (PADDR >= 2382711836) && (PADDR <= 3016655975));
assert property(@(posedge PCLK) ((PRDATA >= 2432785954) && (PRDATA <= 2575674419)) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2432785954) && (READ_DATA_ON_RX <= 2575674419)) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2432785954) && (READ_DATA_ON_RX <= 2575674419)) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PRDATA >= 2432785954) && (PRDATA <= 2575674419)) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2038261234) && (READ_DATA_ON_RX <= 2230024713)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2038261234) && (READ_DATA_ON_RX <= 2230024713)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((PRDATA >= 2038261234) && (PRDATA <= 2230024713)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((PRDATA >= 2038261234) && (PRDATA <= 2230024713)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((PADDR >= 1856012253) && (PADDR <= 2036907506)) |-> (PADDR >= 1856012253) && (PADDR <= 2372197914));
assert property(@(posedge PCLK) ((PADDR >= 2235421706) && (PADDR <= 2413729823)) |-> (PADDR >= 1870525406) && (PADDR <= 2413729823));
assert property(@(posedge PCLK) ((PADDR >= 1870525406) && (PADDR <= 2048576500)) |-> (PADDR >= 1870525406) && (PADDR <= 2413729823));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1503039923) && (READ_DATA_ON_RX <= 2309310995)) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1503039923) && (READ_DATA_ON_RX <= 2309310995)) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 1503039923) && (PRDATA <= 2309310995)) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 1503039923) && (PRDATA <= 2309310995)) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 2556093488)) |-> (PADDR >= 2363662361) && (PADDR <= 2556093488));
assert property(@(posedge PCLK) ((PADDR >= 1562646458) && (PADDR <= 1709862347)) |-> (PADDR >= 1431793578) && (PADDR <= 2135382526));
assert property(@(posedge PCLK) ((PRDATA >= 2902278233) && (PRDATA <= 3109080178)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2902278233) && (READ_DATA_ON_RX <= 3109080178)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 2902278233) && (PRDATA <= 3109080178)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2902278233) && (READ_DATA_ON_RX <= 3109080178)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2569281586)) |-> (PADDR >= 2382711836) && (PADDR <= 3016655975));
assert property(@(posedge PCLK) ((PRDATA >= 2134552062) && (PRDATA <= 2283311632)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((PRDATA >= 1810568663) && (PRDATA <= 2021404144)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((PRDATA >= 2134552062) && (PRDATA <= 2283311632)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2283311632)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2021404144)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((PRDATA >= 1810568663) && (PRDATA <= 2021404144)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2283311632)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2021404144)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((PADDR >= 1975988203) && (PADDR <= 2135382526)) |-> (PADDR >= 1431793578) && (PADDR <= 2135382526));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1987289068) && (READ_DATA_ON_RX <= 2767447625)) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PRDATA >= 1987289068) && (PRDATA <= 2767447625)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PRDATA >= 1987289068) && (PRDATA <= 2767447625)) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1987289068) && (READ_DATA_ON_RX <= 2767447625)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 1786883029) && (PADDR <= 1962472937)) |-> (PADDR >= 1431793578) && (PADDR <= 2135382526));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 3353084559) && (READ_DATA_ON_RX <= 3521510051)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 3353084559) && (PRDATA <= 3521510051)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 3353084559) && (PRDATA <= 3521510051)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 3353084559) && (READ_DATA_ON_RX <= 3521510051)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 2226575369) && (PADDR <= 2372197914)) |-> (PADDR >= 1856012253) && (PADDR <= 2372197914));
assert property(@(posedge PCLK) ((PADDR >= 2019717616) && (PADDR <= 2152689152)) |-> (PADDR >= 1870525406) && (PADDR <= 2413729823));
assert property(@(posedge PCLK) ((PADDR >= 2585538612) && (PADDR <= 2785561676)) |-> (PADDR >= 2382711836) && (PADDR <= 3016655975));
assert property(@(posedge PCLK) ((PADDR >= 1480182704) && (PADDR <= 1588230077)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) ((PRDATA >= 2237942794) && (PRDATA <= 2432785954)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((PRDATA >= 1947286504) && (PRDATA <= 2111679483)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2237942794) && (READ_DATA_ON_RX <= 2432785954)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((PRDATA >= 2237942794) && (PRDATA <= 2432785954)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1947286504) && (READ_DATA_ON_RX <= 2111679483)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2237942794) && (READ_DATA_ON_RX <= 2432785954)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((PRDATA >= 1947286504) && (PRDATA <= 2111679483)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1947286504) && (READ_DATA_ON_RX <= 2111679483)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((PADDR >= 1856012253) && (PADDR <= 1987839980)) |-> (PADDR >= 1856012253) && (PADDR <= 2372197914));
assert property(@(posedge PCLK) ((PADDR >= 2113230843) && (PADDR <= 2228990473)) |-> (PADDR >= 1856012253) && (PADDR <= 2372197914));
assert property(@(posedge PCLK) ((PADDR >= 1870525406) && (PADDR <= 2017040368)) |-> (PADDR >= 1870525406) && (PADDR <= 2413729823));
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2519284268)) |-> (PADDR >= 2382711836) && (PADDR <= 3016655975));
assert property(@(posedge PCLK) ((PRDATA >= 2134552062) && (PRDATA <= 2263846925)) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PRDATA >= 2134552062) && (PRDATA <= 2263846925)) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2263846925)) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2263846925)) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PADDR >= 2235421706) && (PADDR <= 2372197914)) |-> (PADDR >= 1856012253) && (PADDR <= 2372197914));
assert property(@(posedge PCLK) ((PRDATA >= 2555206192) && (PRDATA <= 2711580739)) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PRDATA >= 2555206192) && (PRDATA <= 2711580739)) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PRDATA >= 2732671557) && (PRDATA <= 2841987666)) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2732671557) && (READ_DATA_ON_RX <= 2841987666)) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PRDATA >= 2732671557) && (PRDATA <= 2841987666)) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2555206192) && (READ_DATA_ON_RX <= 2711580739)) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2732671557) && (READ_DATA_ON_RX <= 2841987666)) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2555206192) && (READ_DATA_ON_RX <= 2711580739)) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PADDR >= 1870525406) && (PADDR <= 2002028014)) |-> (PADDR >= 1431793578) && (PADDR <= 2135382526));
assert property(@(posedge PCLK) ((PADDR >= 448190773) && (PADDR <= 553219393)) |-> (PADDR >= 389988654) && (PADDR <= 1473333167));
assert property(@(posedge PCLK) ((PADDR >= 2165231618) && (PADDR <= 2287181328)) |-> (PADDR >= 1870525406) && (PADDR <= 2413729823));
assert property(@(posedge PCLK) ((PADDR >= 2011935215) && (PADDR <= 2135382526)) |-> (PADDR >= 1431793578) && (PADDR <= 2135382526));
assert property(@(posedge PCLK) ((PADDR >= 1599339454) && (PADDR <= 1709862347)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2038261234) && (READ_DATA_ON_RX <= 2165787138)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((PRDATA >= 2038261234) && (PRDATA <= 2165787138)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2038261234) && (READ_DATA_ON_RX <= 2165787138)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((PRDATA >= 2038261234) && (PRDATA <= 2165787138)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((PADDR >= 2177476099) && (PADDR <= 2287181328)) |-> (PADDR >= 1870525406) && (PADDR <= 2413729823));
assert property(@(posedge PCLK) ((PADDR >= 1719008204) && (PADDR <= 1861039069)) |-> (PADDR >= 1431793578) && (PADDR <= 2135382526));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2171008002) && (READ_DATA_ON_RX <= 2299985938)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2171008002) && (READ_DATA_ON_RX <= 2299985938)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((PRDATA >= 2171008002) && (PRDATA <= 2299985938)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((PRDATA >= 2171008002) && (PRDATA <= 2299985938)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((PADDR >= 2301924370) && (PADDR <= 2413729823)) |-> (PADDR >= 1870525406) && (PADDR <= 2413729823));
assert property(@(posedge PCLK) ((PADDR >= 2074435575) && (PADDR <= 2165231618)) |-> (PADDR >= 1959869417) && (PADDR <= 2165231618));
assert property(@(posedge PCLK) ((PADDR >= 2074435575) && (PADDR <= 2165231618)) |-> (PADDR >= 1870525406) && (PADDR <= 2413729823));
assert property(@(posedge PCLK) ((PADDR >= 2544280623) && (PADDR <= 2693496897)) |-> (PADDR >= 2382711836) && (PADDR <= 3016655975));
assert property(@(posedge PCLK) ((PADDR >= 2713589315) && (PADDR <= 2843107410)) |-> (PADDR >= 2382711836) && (PADDR <= 3016655975));
assert property(@(posedge PCLK) ((PRDATA >= 2581675059) && (PRDATA <= 2711580739)) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PRDATA >= 2581675059) && (PRDATA <= 2711580739)) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2581675059) && (READ_DATA_ON_RX <= 2711580739)) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2581675059) && (READ_DATA_ON_RX <= 2711580739)) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1898346978) && (READ_DATA_ON_RX <= 2021404144)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((PRDATA >= 1898346978) && (PRDATA <= 2021404144)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1898346978) && (READ_DATA_ON_RX <= 2021404144)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((PRDATA >= 1898346978) && (PRDATA <= 2021404144)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2274002959) && (READ_DATA_ON_RX <= 2425788449)) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2274002959) && (READ_DATA_ON_RX <= 2425788449)) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PRDATA >= 2274002959) && (PRDATA <= 2425788449)) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PRDATA >= 2274002959) && (PRDATA <= 2425788449)) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PADDR >= 1719008204) && (PADDR <= 1850682844)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) ((PADDR >= 1640280515) && (PADDR <= 1724600269)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2309310995)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2309310995)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((PRDATA >= 2217319432) && (PRDATA <= 2309310995)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((PRDATA >= 2217319432) && (PRDATA <= 2309310995)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((PADDR >= 2462216229) && (PADDR <= 2556093488)) |-> (PADDR >= 2363662361) && (PADDR <= 2556093488));
assert property(@(posedge PCLK) ((PADDR >= 2263703565) && (PADDR <= 2344480279)) |-> (PADDR >= 2177476099) && (PADDR <= 2344480279));
assert property(@(posedge PCLK) ((PRDATA >= 1891212769) && (PRDATA <= 1994288109)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1891212769) && (READ_DATA_ON_RX <= 1994288109)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1891212769) && (READ_DATA_ON_RX <= 1994288109)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((PRDATA >= 1891212769) && (PRDATA <= 1994288109)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((PADDR >= 1870525406) && (PADDR <= 1962472937)) |-> (PADDR >= 1870525406) && (PADDR <= 2413729823));
assert property(@(posedge PCLK) ((PADDR >= 1918161892) && (PADDR <= 2042594291)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((PADDR >= 2177476099) && (PADDR <= 2258387981)) |-> (PADDR >= 2177476099) && (PADDR <= 2344480279));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2057572341)) |-> (PADDR >= 1959869417) && (PADDR <= 2165231618));
assert property(@(posedge PCLK) ((PRDATA >= 1898346978) && (PRDATA <= 1994288109)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((PRDATA >= 1898346978) && (PRDATA <= 1994288109)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1898346978) && (READ_DATA_ON_RX <= 1994288109)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1898346978) && (READ_DATA_ON_RX <= 1994288109)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((PADDR >= 1870525406) && (PADDR <= 1958478825)) |-> (PADDR >= 1745514448) && (PADDR <= 1958478825));
assert property(@(posedge PCLK) ((PADDR >= 1745514448) && (PADDR <= 1861039069)) |-> (PADDR >= 1745514448) && (PADDR <= 1958478825));
assert property(@(posedge PCLK) ((PADDR >= 2097015289) && (PADDR <= 2165231618)) |-> (PADDR >= 1959869417) && (PADDR <= 2165231618));
assert property(@(posedge PCLK) ((PADDR >= 1733613518) && (PADDR <= 1850682844)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) ((PADDR >= 1480182704) && (PADDR <= 1536178103)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) ((PADDR >= 1554976185) && (PADDR <= 1628523970)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2299985938) && (READ_DATA_ON_RX <= 2432785954)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((PRDATA >= 1810568663) && (PRDATA <= 1935542758)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2299985938) && (READ_DATA_ON_RX <= 2432785954)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 1935542758)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((PRDATA >= 2299985938) && (PRDATA <= 2432785954)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((PRDATA >= 1810568663) && (PRDATA <= 1935542758)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 1935542758)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((PRDATA >= 2299985938) && (PRDATA <= 2432785954)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((PADDR >= 2002028014) && (PADDR <= 2109497339)) |-> (PADDR >= 1856012253) && (PADDR <= 2372197914));
assert property(@(posedge PCLK) ((PADDR >= 1678280136) && (PADDR <= 1822949337)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((PADDR >= 1628523970) && (PADDR <= 1694720970)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) ((PADDR >= 1554976185) && (PADDR <= 1624116673)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) ((PRDATA >= 2306808850) && (PRDATA <= 2432785954)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((PRDATA >= 2009573871) && (PRDATA <= 2111679483)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2009573871) && (READ_DATA_ON_RX <= 2111679483)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((PRDATA >= 2306808850) && (PRDATA <= 2432785954)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2306808850) && (READ_DATA_ON_RX <= 2432785954)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((PRDATA >= 2009573871) && (PRDATA <= 2111679483)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2306808850) && (READ_DATA_ON_RX <= 2432785954)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2009573871) && (READ_DATA_ON_RX <= 2111679483)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((PADDR >= 1975988203) && (PADDR <= 2057572341)) |-> (PADDR >= 1870525406) && (PADDR <= 2413729823));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1451591085) && (WRITE_DATA_ON_TX <= 2100664826)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 1451591085) && (PWDATA <= 2100664826)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 1451591085) && (PWDATA <= 2100664826)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1451591085) && (WRITE_DATA_ON_TX <= 2100664826)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2009573871) && (READ_DATA_ON_RX <= 2104315898)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((PRDATA >= 2009573871) && (PRDATA <= 2104315898)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((PRDATA >= 2009573871) && (PRDATA <= 2104315898)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2009573871) && (READ_DATA_ON_RX <= 2104315898)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((PWDATA >= 2572707378) && (PWDATA <= 2684724800)) |-> (WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 2572707378) && (PWDATA <= 2684724800)) |-> (PWDATA >= 2171160066) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2572707378) && (WRITE_DATA_ON_TX <= 2684724800)) |-> (PWDATA >= 2171160066) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2572707378) && (WRITE_DATA_ON_TX <= 2684724800)) |-> (WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 2462216229) && (PADDR <= 2519284268)) |-> (PADDR >= 2363662361) && (PADDR <= 2556093488));
assert property(@(posedge PCLK) ((PADDR >= 2453870116) && (PADDR <= 2513794091)) |-> (PADDR >= 2363662361) && (PADDR <= 2556093488));
assert property(@(posedge PCLK) ((PRDATA >= 2134552062) && (PRDATA <= 2207280135)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2194609157) && (READ_DATA_ON_RX <= 2263846925)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2207280135)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((PRDATA >= 2194609157) && (PRDATA <= 2263846925)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((PRDATA >= 2194609157) && (PRDATA <= 2263846925)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2194609157) && (READ_DATA_ON_RX <= 2263846925)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2207280135)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((PRDATA >= 2134552062) && (PRDATA <= 2207280135)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 2453870116)) |-> (PADDR >= 2363662361) && (PADDR <= 2556093488));
assert property(@(posedge PCLK) ((PADDR >= 2226575369) && (PADDR <= 2287181328)) |-> (PADDR >= 2177476099) && (PADDR <= 2344480279));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2325316629) && (READ_DATA_ON_RX <= 2432785954)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2325316629) && (READ_DATA_ON_RX <= 2432785954)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((PRDATA >= 2325316629) && (PRDATA <= 2432785954)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((PRDATA >= 2325316629) && (PRDATA <= 2432785954)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 2433799202)) |-> (PADDR >= 2363662361) && (PADDR <= 2556093488));
assert property(@(posedge PCLK) ((PADDR >= 2301924370) && (PADDR <= 2344480279)) |-> (PADDR >= 2177476099) && (PADDR <= 2344480279));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2111679483) && (READ_DATA_ON_RX <= 2185435140)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((PRDATA >= 2111679483) && (PRDATA <= 2185435140)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((PRDATA >= 2111679483) && (PRDATA <= 2185435140)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2111679483) && (READ_DATA_ON_RX <= 2185435140)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((PADDR >= 448190773) && (PADDR <= 480774969)) |-> (PADDR >= 389988654) && (PADDR <= 1473333167));
assert property(@(posedge PCLK) ((PADDR >= 1846324188) && (PADDR <= 1904009698)) |-> (PADDR >= 1745514448) && (PADDR <= 1958478825));
assert property(@(posedge PCLK) ((PADDR >= 1745514448) && (PADDR <= 1832517082)) |-> (PADDR >= 1745514448) && (PADDR <= 1958478825));
assert property(@(posedge PCLK) ((PADDR >= 1649838532) && (PADDR <= 1694720970)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2354881048) && (READ_DATA_ON_RX <= 2432785954)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((PRDATA >= 2354881048) && (PRDATA <= 2432785954)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((PRDATA >= 2354881048) && (PRDATA <= 2432785954)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2354881048) && (READ_DATA_ON_RX <= 2432785954)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((PWDATA >= 3017783911) && (PWDATA <= 3090595952)) |-> (PWDATA >= 2171160066) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 3017783911) && (PWDATA <= 3090595952)) |-> (WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 3017783911) && (WRITE_DATA_ON_TX <= 3090595952)) |-> (PWDATA >= 2171160066) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 3017783911) && (WRITE_DATA_ON_TX <= 3090595952)) |-> (WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 2120795644) && (PADDR <= 2165231618)) |-> (PADDR >= 1959869417) && (PADDR <= 2165231618));
assert property(@(posedge PCLK) ((PADDR >= 2033876466) && (PADDR <= 2092902393)) |-> (PADDR >= 1959869417) && (PADDR <= 2165231618));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2019717616)) |-> (PADDR >= 1959869417) && (PADDR <= 2165231618));
assert property(@(posedge PCLK) ((PADDR >= 1709714891) && (PADDR <= 1766210002)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) ((PADDR >= 1554976185) && (PADDR <= 1588230077)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) ((PADDR >= 1777496531) && (PADDR <= 1850682844)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) ((PRDATA >= 1810568663) && (PRDATA <= 1891212769)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((PRDATA >= 1810568663) && (PRDATA <= 1891212769)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 1891212769)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 1891212769)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((PADDR >= 1918161892) && (PADDR <= 1958478825)) |-> (PADDR >= 1745514448) && (PADDR <= 1958478825));
assert property(@(posedge PCLK) ((PADDR >= 2177476099) && (PADDR <= 2209615367)) |-> (PADDR >= 2177476099) && (PADDR <= 2344480279));
assert property(@(posedge PCLK) ((PADDR >= 2074435575) && (PADDR <= 2117771260)) |-> (PADDR >= 1959869417) && (PADDR <= 2165231618));
assert property(@(posedge PCLK) ((PADDR >= 2011935215) && (PADDR <= 2057572341)) |-> (PADDR >= 1959869417) && (PADDR <= 2165231618));
assert property(@(posedge PCLK) ((PADDR >= 1599339454) && (PADDR <= 1647358916)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 1865910238)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 1865910238)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((PRDATA >= 1810568663) && (PRDATA <= 1865910238)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((PRDATA >= 1810568663) && (PRDATA <= 1865910238)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2440631330) && (WRITE_DATA_ON_TX <= 2493171753)) |-> (WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 2440631330) && (PWDATA <= 2493171753)) |-> (PWDATA >= 2171160066) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 2440631330) && (PWDATA <= 2493171753)) |-> (WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2440631330) && (WRITE_DATA_ON_TX <= 2493171753)) |-> (PWDATA >= 2171160066) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 2453870116) && (PADDR <= 2485185064)) |-> (PADDR >= 2363662361) && (PADDR <= 2556093488));
assert property(@(posedge PCLK) ((PADDR >= 2405036062) && (PADDR <= 2453870116)) |-> (PADDR >= 2363662361) && (PADDR <= 2556093488));
assert property(@(posedge PCLK) ((PADDR >= 1813331928) && (PADDR <= 1861039069)) |-> (PADDR >= 1745514448) && (PADDR <= 1958478825));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2274002959) && (READ_DATA_ON_RX <= 2330484245)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((PRDATA >= 2274002959) && (PRDATA <= 2330484245)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((PRDATA >= 2274002959) && (PRDATA <= 2330484245)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2274002959) && (READ_DATA_ON_RX <= 2330484245)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2282139664) && (WRITE_DATA_ON_TX <= 2341846039)) |-> (PWDATA >= 2171160066) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 2282139664) && (PWDATA <= 2341846039)) |-> (WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 2282139664) && (PWDATA <= 2341846039)) |-> (PWDATA >= 2171160066) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2282139664) && (WRITE_DATA_ON_TX <= 2341846039)) |-> (WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 2405036062) && (PADDR <= 2433799202)) |-> (PADDR >= 2363662361) && (PADDR <= 2556093488));
assert property(@(posedge PCLK) ((PADDR >= 1745514448) && (PADDR <= 1803767255)) |-> (PADDR >= 1745514448) && (PADDR <= 1958478825));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2002028014)) |-> (PADDR >= 1959869417) && (PADDR <= 2165231618));
assert property(@(posedge PCLK) ((PADDR >= 1870525406) && (PADDR <= 1904009698)) |-> (PADDR >= 1745514448) && (PADDR <= 1958478825));
assert property(@(posedge PCLK) ((PADDR >= 2033876466) && (PADDR <= 2057572341)) |-> (PADDR >= 1959869417) && (PADDR <= 2165231618));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 1987839980)) |-> (PADDR >= 1959869417) && (PADDR <= 2165231618));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 3274202758) && (WRITE_DATA_ON_TX <= 3314098315)) |-> (WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 3274202758) && (WRITE_DATA_ON_TX <= 3314098315)) |-> (PWDATA >= 2171160066) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 3274202758) && (PWDATA <= 3314098315)) |-> (PWDATA >= 2171160066) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2864839253) && (WRITE_DATA_ON_TX <= 2955931744)) |-> (WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2864839253) && (WRITE_DATA_ON_TX <= 2955931744)) |-> (PWDATA >= 2171160066) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 2864839253) && (PWDATA <= 2955931744)) |-> (WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 2864839253) && (PWDATA <= 2955931744)) |-> (PWDATA >= 2171160066) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 3274202758) && (PWDATA <= 3314098315)) |-> (WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 2493026857) && (PADDR <= 2519284268)) |-> (PADDR >= 2363662361) && (PADDR <= 2556093488));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2038261234) && (READ_DATA_ON_RX <= 2066005494)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((PRDATA >= 2038261234) && (PRDATA <= 2066005494)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((PRDATA >= 2038261234) && (PRDATA <= 2066005494)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2038261234) && (READ_DATA_ON_RX <= 2066005494)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 2397013533)) |-> (PADDR >= 2363662361) && (PADDR <= 2556093488));
assert property(@(posedge PCLK) ((PADDR >= 2519284268) && (PADDR <= 2556093488)) |-> (PADDR >= 2363662361) && (PADDR <= 2556093488));
assert property(@(posedge PCLK) ((PADDR >= 2544280623) && (PADDR <= 2556093488)) |-> (PADDR >= 2363662361) && (PADDR <= 2556093488));
assert property(@(posedge PCLK) ((PADDR >= 1742497743) && (PADDR <= 1764888530)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2902278233) && (READ_DATA_ON_RX <= 2950190687)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 2902278233) && (PRDATA <= 2950190687)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 2902278233) && (PRDATA <= 2950190687)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2902278233) && (READ_DATA_ON_RX <= 2950190687)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2572707378) && (WRITE_DATA_ON_TX <= 2613965367)) |-> (WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 2572707378) && (PWDATA <= 2613965367)) |-> (PWDATA >= 2171160066) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2572707378) && (WRITE_DATA_ON_TX <= 2613965367)) |-> (PWDATA >= 2171160066) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 2572707378) && (PWDATA <= 2613965367)) |-> (WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 2002028014) && (PADDR <= 2019717616)) |-> (PADDR >= 1959869417) && (PADDR <= 2165231618));
assert property(@(posedge PCLK) ((PADDR >= 1780113876) && (PADDR <= 1846324188) ##2 (WRITE_DATA_ON_TX >= 697637715) && (WRITE_DATA_ON_TX <= 2041813491) ##1 1) |-> (PADDR >= 2143974911) && (PADDR <= 2890217560));
assert property(@(posedge PCLK) ((PADDR >= 1780113876) && (PADDR <= 1846324188) ##2 (PRDATA >= 1924700133) && (PRDATA <= 2135778814) ##1 1) |-> (PADDR >= 2143974911) && (PADDR <= 2890217560));
assert property(@(posedge PCLK) ((PADDR >= 1780113876) && (PADDR <= 1846324188) ##2 (PWDATA >= 697637715) && (PWDATA <= 2041813491) ##1 1) |-> (PADDR >= 2143974911) && (PADDR <= 2890217560));
assert property(@(posedge PCLK) ((PADDR >= 1780113876) && (PADDR <= 1846324188) ##2 (READ_DATA_ON_RX >= 1924700133) && (READ_DATA_ON_RX <= 2135778814) ##1 1) |-> (PADDR >= 2143974911) && (PADDR <= 2890217560));
assert property(@(posedge PCLK) ((PADDR >= 1780113876) && (PADDR <= 1846324188) ##1 (PWDATA >= 1515045812) && (PWDATA <= 2122260988) ##2 1) |-> (PADDR >= 2143974911) && (PADDR <= 2890217560));
assert property(@(posedge PCLK) ((PADDR >= 1780113876) && (PADDR <= 1846324188) ##1 (WRITE_DATA_ON_TX >= 1515045812) && (WRITE_DATA_ON_TX <= 2122260988) ##2 1) |-> (PADDR >= 2143974911) && (PADDR <= 2890217560));
assert property(@(posedge PCLK) (RX_EMPTY ##1 (PADDR >= 1780113876) && (PADDR <= 1846324188) ##3 1) |-> (PADDR >= 2143974911) && (PADDR <= 2890217560));
assert property(@(posedge PCLK) (INT_RX ##1 (PADDR >= 1780113876) && (PADDR <= 1846324188) ##3 1) |-> (PADDR >= 2143974911) && (PADDR <= 2890217560));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2038261234) && (READ_DATA_ON_RX <= 2044006899)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((PRDATA >= 2225661961) && (PRDATA <= 2230024713)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2225661961) && (READ_DATA_ON_RX <= 2230024713)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2038261234) && (READ_DATA_ON_RX <= 2044006899)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((PRDATA >= 2038261234) && (PRDATA <= 2044006899)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((PRDATA >= 2225661961) && (PRDATA <= 2230024713)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((PRDATA >= 2038261234) && (PRDATA <= 2044006899)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2225661961) && (READ_DATA_ON_RX <= 2230024713)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((PADDR >= 2128465405) && (PADDR <= 2179128323) && (READ_DATA_ON_RX >= 1668971974) && (READ_DATA_ON_RX <= 2793351756) ##3 1) |-> (PADDR >= 1856012253) && (PADDR <= 2372197914));
assert property(@(posedge PCLK) ((PADDR >= 2128465405) && (PADDR <= 2179128323) && (PRDATA >= 1668971974) && (PRDATA <= 2793351756) ##3 1) |-> (PADDR >= 1856012253) && (PADDR <= 2372197914));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 4064898788) && (WRITE_DATA_ON_TX <= 4099268328)) |-> (PWDATA >= 2171160066) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 4064898788) && (PWDATA <= 4099268328)) |-> (WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 4064898788) && (WRITE_DATA_ON_TX <= 4099268328)) |-> (WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 4064898788) && (PWDATA <= 4099268328)) |-> (PWDATA >= 2171160066) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1780113876) && (PADDR <= 1846324188) && (WRITE_DATA_ON_TX >= 3000917093) && (WRITE_DATA_ON_TX <= 3736309949) ##3 1) |-> (PADDR >= 2143974911) && (PADDR <= 2890217560));
assert property(@(posedge PCLK) ((PADDR >= 1780113876) && (PADDR <= 1846324188) && (PWDATA >= 3000917093) && (PWDATA <= 3736309949) ##3 1) |-> (PADDR >= 2143974911) && (PADDR <= 2890217560));
assert property(@(posedge PCLK) ((PADDR >= 1918161892) && (PADDR <= 1925424101) ##1 1) |-> (READ_DATA_ON_RX >= 1401740199) && (READ_DATA_ON_RX <= 2111679483));
assert property(@(posedge PCLK) ((PADDR >= 1780113876) && (PADDR <= 1846324188) && (PWDATA >= 2041813491) && (PWDATA <= 3000917093) ##3 1) |-> (PADDR >= 2143974911) && (PADDR <= 2890217560));
assert property(@(posedge PCLK) ((PADDR >= 1918161892) && (PADDR <= 1925424101) ##1 1) |-> (PRDATA >= 1401740199) && (PRDATA <= 2111679483));
assert property(@(posedge PCLK) ((PADDR >= 1780113876) && (PADDR <= 1846324188) && (WRITE_DATA_ON_TX >= 2041813491) && (WRITE_DATA_ON_TX <= 3000917093) ##3 1) |-> (PADDR >= 2143974911) && (PADDR <= 2890217560));
assert property(@(posedge PCLK) ((PADDR >= 1780113876) && (PADDR <= 1846324188) ##2 (READ_DATA_ON_RX >= 2062986229) && (READ_DATA_ON_RX <= 2135778814) ##1 1) |-> (PADDR >= 2143974911) && (PADDR <= 2890217560));
assert property(@(posedge PCLK) ((PADDR >= 1780113876) && (PADDR <= 1846324188) ##2 (WRITE_DATA_ON_TX >= 697637715) && (WRITE_DATA_ON_TX <= 1551454648) ##1 1) |-> (PADDR >= 2143974911) && (PADDR <= 2890217560));
assert property(@(posedge PCLK) ((PADDR >= 1780113876) && (PADDR <= 1846324188) ##2 (PRDATA >= 2062986229) && (PRDATA <= 2135778814) ##1 1) |-> (PADDR >= 2143974911) && (PADDR <= 2890217560));
assert property(@(posedge PCLK) ((PADDR >= 1780113876) && (PADDR <= 1846324188) ##2 (PWDATA >= 697637715) && (PWDATA <= 1551454648) ##1 1) |-> (PADDR >= 2143974911) && (PADDR <= 2890217560));
assert property(@(posedge PCLK) ((PADDR >= 1879741408) && (PADDR <= 2405115422) ##3 (PADDR >= 1789174229) && (PADDR <= 1933601254) ##1 1) |-> (READ_DATA_ON_RX >= 1401740199) && (READ_DATA_ON_RX <= 2111679483));
assert property(@(posedge PCLK) ((PADDR >= 1879741408) && (PADDR <= 2405115422) ##3 (PADDR >= 1789174229) && (PADDR <= 1933601254) ##1 1) |-> (PRDATA >= 1401740199) && (PRDATA <= 2111679483));
assert property(@(posedge PCLK) ((PADDR >= 1780113876) && (PADDR <= 1846324188) ##1 (PADDR >= 3312482954) && (PADDR <= 4249635066) ##2 1) |-> (PADDR >= 2143974911) && (PADDR <= 2890217560));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##3 (PADDR >= 3497730208) && (PADDR <= 3853258955) ##1 1) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##3 (PADDR >= 3497730208) && (PADDR <= 3853258955) ##1 1) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2179188739) && (READ_DATA_ON_RX <= 2248244236) && (WRITE_DATA_ON_TX >= 2414208031) && (WRITE_DATA_ON_TX <= 2491226152)) |-> (PADDR >= 389988654) && (PADDR <= 1473333167));
assert property(@(posedge PCLK) ((PWDATA >= 2414208031) && (PWDATA <= 2491226152) && (READ_DATA_ON_RX >= 2179188739) && (READ_DATA_ON_RX <= 2248244236)) |-> (PADDR >= 389988654) && (PADDR <= 1473333167));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) ##4 (READ_DATA_ON_RX >= 2084875768) && (READ_DATA_ON_RX <= 2703800386)) |-> (PWDATA >= 1533076918) && (PWDATA <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) ##4 (READ_DATA_ON_RX >= 2084875768) && (READ_DATA_ON_RX <= 2703800386)) |-> (WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) ##4 (PRDATA >= 2084875768) && (PRDATA <= 2703800386)) |-> (WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) ##2 (READ_DATA_ON_RX >= 250567965) && (READ_DATA_ON_RX <= 400569135) ##2 1) |-> (WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) ##2 (READ_DATA_ON_RX >= 250567965) && (READ_DATA_ON_RX <= 400569135) ##2 1) |-> (PWDATA >= 1533076918) && (PWDATA <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) ##2 (PRDATA >= 250567965) && (PRDATA <= 400569135) ##2 1) |-> (WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) ##2 (PRDATA >= 250567965) && (PRDATA <= 400569135) ##2 1) |-> (PWDATA >= 1533076918) && (PWDATA <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) ##4 (PRDATA >= 2084875768) && (PRDATA <= 2703800386)) |-> (PWDATA >= 1533076918) && (PWDATA <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) ##1 (PADDR >= 553219393) && (PADDR <= 793864030) ##3 1) |-> (WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) ##1 (PADDR >= 553219393) && (PADDR <= 793864030) ##3 1) |-> (PWDATA >= 1533076918) && (PWDATA <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 1829098458) && (PADDR <= 1925424101) ##3 (PADDR >= 253729054) && (PADDR <= 2082751992) ##1 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) (!PSELx && (WRITE_DATA_ON_TX >= 2217352200) && (WRITE_DATA_ON_TX <= 2243803659) ##1 1) |-> (PADDR >= 1745514448) && (PADDR <= 1958478825));
assert property(@(posedge PCLK) ((PADDR >= 1522998709) && (PADDR <= 1777496531) && (WRITE_DATA_ON_TX >= 2217352200) && (WRITE_DATA_ON_TX <= 2243803659) ##1 1) |-> (PADDR >= 1745514448) && (PADDR <= 1958478825));
assert property(@(posedge PCLK) ((PWDATA >= 2808040014) && (PWDATA <= 2848142931) ##1 !PSELx ##3 1) |-> (PADDR >= 1959869417) && (PADDR <= 2165231618));
assert property(@(posedge PCLK) ((PWDATA >= 2808040014) && (PWDATA <= 2848142931) ##2 !PWRITE ##2 1) |-> (PADDR >= 1959869417) && (PADDR <= 2165231618));
assert property(@(posedge PCLK) ((PWDATA >= 2808040014) && (PWDATA <= 2848142931) ##2 (PWDATA >= 3047450731) && (PWDATA <= 3144872054) ##2 1) |-> (PADDR >= 1959869417) && (PADDR <= 2165231618));
assert property(@(posedge PCLK) ((PWDATA >= 2808040014) && (PWDATA <= 2848142931) && INT_RX ##4 1) |-> (PADDR >= 1959869417) && (PADDR <= 2165231618));
assert property(@(posedge PCLK) ((PWDATA >= 2808040014) && (PWDATA <= 2848142931) ##1 (PRDATA >= 1038078331) && (PRDATA <= 1210599824) ##3 1) |-> (PADDR >= 1959869417) && (PADDR <= 2165231618));
assert property(@(posedge PCLK) ((PADDR >= 1123361669) && (PADDR <= 2200494598) && (PWDATA >= 2808040014) && (PWDATA <= 2848142931) ##4 1) |-> (PADDR >= 1959869417) && (PADDR <= 2165231618));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1602430399) && (READ_DATA_ON_RX <= 1602471359) ##1 1) |-> (PADDR >= 1959869417) && (PADDR <= 2165231618));
assert property(@(posedge PCLK) ((PWDATA >= 2808040014) && (PWDATA <= 2848142931) ##4 (READ_DATA_ON_RX >= 2869858902) && (READ_DATA_ON_RX <= 3545937574)) |-> (PADDR >= 1959869417) && (PADDR <= 2165231618));
assert property(@(posedge PCLK) ((PWDATA >= 2808040014) && (PWDATA <= 2848142931) ##3 (READ_DATA_ON_RX >= 392812334) && (READ_DATA_ON_RX <= 479105849) ##1 1) |-> (PADDR >= 1959869417) && (PADDR <= 2165231618));
assert property(@(posedge PCLK) ((PRDATA >= 1602430399) && (PRDATA <= 1602471359) ##1 1) |-> (PADDR >= 1959869417) && (PADDR <= 2165231618));
assert property(@(posedge PCLK) ((PWDATA >= 2808040014) && (PWDATA <= 2848142931) ##2 PSELx ##2 1) |-> (PADDR >= 1959869417) && (PADDR <= 2165231618));
assert property(@(posedge PCLK) ((PWDATA >= 2808040014) && (PWDATA <= 2848142931) ##4 (PRDATA >= 2869858902) && (PRDATA <= 3545937574)) |-> (PADDR >= 1959869417) && (PADDR <= 2165231618));
assert property(@(posedge PCLK) ((PWDATA >= 2808040014) && (PWDATA <= 2848142931) ##1 (READ_DATA_ON_RX >= 1038078331) && (READ_DATA_ON_RX <= 1210599824) ##3 1) |-> (PADDR >= 1959869417) && (PADDR <= 2165231618));
assert property(@(posedge PCLK) ((PWDATA >= 2808040014) && (PWDATA <= 2848142931) ##3 (PRDATA >= 392812334) && (PRDATA <= 479105849) ##1 1) |-> (PADDR >= 1959869417) && (PADDR <= 2165231618));
assert property(@(posedge PCLK) ((PWDATA >= 2808040014) && (PWDATA <= 2848142931) && RX_EMPTY ##4 1) |-> (PADDR >= 1959869417) && (PADDR <= 2165231618));
assert property(@(posedge PCLK) ((PWDATA >= 2808040014) && (PWDATA <= 2848142931) ##2 (WRITE_DATA_ON_TX >= 3047450731) && (WRITE_DATA_ON_TX <= 3144872054) ##2 1) |-> (PADDR >= 1959869417) && (PADDR <= 2165231618));
assert property(@(posedge PCLK) (TX_EMPTY ##2 (PWDATA >= 2638064186) && (PWDATA <= 2653950524)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) (INT_TX ##2 (PWDATA >= 2638064186) && (PWDATA <= 2653950524)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) (PENABLE ##4 (PWDATA >= 2638064186) && (PWDATA <= 2653950524)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) (PSELx ##1 (PWDATA >= 2638064186) && (PWDATA <= 2653950524)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 2972849762) ##4 (PWDATA >= 2638064186) && (PWDATA <= 2653950524)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 3016655975) ##4 (PWDATA >= 2638064186) && (PWDATA <= 2653950524)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) ((PADDR >= 2128465405) && (PADDR <= 2179128323) ##2 (PADDR >= 678231888) && (PADDR <= 800643935) ##1 1) |-> (PADDR >= 1856012253) && (PADDR <= 2372197914));
assert property(@(posedge PCLK) ((PADDR >= 2128465405) && (PADDR <= 2179128323) ##3 (READ_DATA_ON_RX >= 251973406) && (READ_DATA_ON_RX <= 483867961)) |-> (PADDR >= 1856012253) && (PADDR <= 2372197914));
assert property(@(posedge PCLK) ((PADDR >= 2128465405) && (PADDR <= 2179128323) ##3 (PRDATA >= 251973406) && (PRDATA <= 483867961)) |-> (PADDR >= 1856012253) && (PADDR <= 2372197914));
assert property(@(posedge PCLK) ((PADDR >= 2128465405) && (PADDR <= 2179128323) ##3 (PWDATA >= 761666906) && (PWDATA <= 1033669499)) |-> (PADDR >= 1856012253) && (PADDR <= 2372197914));
assert property(@(posedge PCLK) ((PADDR >= 2128465405) && (PADDR <= 2179128323) ##3 (WRITE_DATA_ON_TX >= 761666906) && (WRITE_DATA_ON_TX <= 1033669499)) |-> (PADDR >= 1856012253) && (PADDR <= 2372197914));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2042566131) && (READ_DATA_ON_RX <= 2044006899)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((PADDR >= 2193065477) && (PADDR <= 2464432677) && (PWDATA >= 697637715) && (PWDATA <= 748790617)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((PADDR >= 2263703565) && (PADDR <= 2264390669)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((PRDATA >= 2042566131) && (PRDATA <= 2044006899)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((PADDR >= 2193065477) && (PADDR <= 2464432677) && (PWDATA >= 697637715) && (PWDATA <= 748790617)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((PRDATA >= 2042566131) && (PRDATA <= 2044006899)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2042566131) && (READ_DATA_ON_RX <= 2044006899)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((PADDR >= 2263703565) && (PADDR <= 2264390669)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((PADDR >= 2193065477) && (PADDR <= 2464432677) && (WRITE_DATA_ON_TX >= 697637715) && (WRITE_DATA_ON_TX <= 748790617)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((PADDR >= 2193065477) && (PADDR <= 2464432677) && (WRITE_DATA_ON_TX >= 697637715) && (WRITE_DATA_ON_TX <= 748790617)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((PADDR >= 2128465405) && (PADDR <= 2179128323) && (READ_DATA_ON_RX >= 2748751431) && (READ_DATA_ON_RX <= 2793351756) ##3 1) |-> (PADDR >= 1856012253) && (PADDR <= 2372197914));
assert property(@(posedge PCLK) ((PADDR >= 2128465405) && (PADDR <= 2179128323) && (PRDATA >= 2748751431) && (PRDATA <= 2793351756) ##3 1) |-> (PADDR >= 1856012253) && (PADDR <= 2372197914));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2078452215) && (WRITE_DATA_ON_TX <= 2238920714) ##1 (READ_DATA_ON_RX >= 499530555) && (READ_DATA_ON_RX <= 508112188)) |-> (PADDR >= 1870525406) && (PADDR <= 2413729823));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2078452215) && (WRITE_DATA_ON_TX <= 2238920714) ##1 (PRDATA >= 499530555) && (PRDATA <= 508112188)) |-> (PADDR >= 1870525406) && (PADDR <= 2413729823));
assert property(@(posedge PCLK) ((PADDR >= 2011935215) && (PADDR <= 2043039219) ##3 (PWDATA >= 1472319919) && (PWDATA <= 2298495506) ##1 1) |-> (PADDR >= 2382711836) && (PADDR <= 3016655975));
assert property(@(posedge PCLK) ((PADDR >= 2011935215) && (PADDR <= 2043039219) ##3 (WRITE_DATA_ON_TX >= 1472319919) && (WRITE_DATA_ON_TX <= 2298495506) ##1 1) |-> (PADDR >= 2382711836) && (PADDR <= 3016655975));
assert property(@(posedge PCLK) ((PADDR >= 2011935215) && (PADDR <= 2043039219) ##1 (WRITE_DATA_ON_TX >= 1290695065) && (WRITE_DATA_ON_TX <= 1557269945) ##3 1) |-> (PADDR >= 2382711836) && (PADDR <= 3016655975));
assert property(@(posedge PCLK) ((PADDR >= 2011935215) && (PADDR <= 2043039219) ##1 (PWDATA >= 1290695065) && (PWDATA <= 1557269945) ##3 1) |-> (PADDR >= 2382711836) && (PADDR <= 3016655975));
assert property(@(posedge PCLK) ((PADDR >= 2011935215) && (PADDR <= 2043039219) ##2 (WRITE_DATA_ON_TX >= 730506071) && (WRITE_DATA_ON_TX <= 830211938) ##2 1) |-> (PADDR >= 2382711836) && (PADDR <= 3016655975));
assert property(@(posedge PCLK) ((PADDR >= 2011935215) && (PADDR <= 2043039219) ##2 (PWDATA >= 730506071) && (PWDATA <= 830211938) ##2 1) |-> (PADDR >= 2382711836) && (PADDR <= 3016655975));
assert property(@(posedge PCLK) ((PADDR >= 1780113876) && (PADDR <= 1846324188) && (PWDATA >= 2041813491) && (PWDATA <= 2121451004) ##3 1) |-> (PADDR >= 2143974911) && (PADDR <= 2890217560));
assert property(@(posedge PCLK) ((PADDR >= 1780113876) && (PADDR <= 1846324188) && (WRITE_DATA_ON_TX >= 2041813491) && (WRITE_DATA_ON_TX <= 2121451004) ##3 1) |-> (PADDR >= 2143974911) && (PADDR <= 2890217560));
assert property(@(posedge PCLK) ((PADDR >= 1789174229) && (PADDR <= 1933601254) && (WRITE_DATA_ON_TX >= 3828712648) && (WRITE_DATA_ON_TX <= 4011715294) ##1 1) |-> (READ_DATA_ON_RX >= 1401740199) && (READ_DATA_ON_RX <= 2111679483));
assert property(@(posedge PCLK) ((PADDR >= 1830347226) && (PADDR <= 1832517082) ##3 1) |-> (PADDR >= 2143974911) && (PADDR <= 2890217560));
assert property(@(posedge PCLK) ((PADDR >= 1780113876) && (PADDR <= 1846324188) && (PRDATA >= 2135778814) && (PRDATA <= 2261937677) ##3 1) |-> (PADDR >= 2143974911) && (PADDR <= 2890217560));
assert property(@(posedge PCLK) ((PADDR >= 1924719077) && (PADDR <= 1925424101) ##1 1) |-> (READ_DATA_ON_RX >= 1401740199) && (READ_DATA_ON_RX <= 2111679483));
assert property(@(posedge PCLK) ((PADDR >= 1924719077) && (PADDR <= 1925424101) ##1 1) |-> (PRDATA >= 1401740199) && (PRDATA <= 2111679483));
assert property(@(posedge PCLK) ((PADDR >= 1789174229) && (PADDR <= 1933601254) && (PWDATA >= 3828712648) && (PWDATA <= 4011715294) ##1 1) |-> (PRDATA >= 1401740199) && (PRDATA <= 2111679483));
assert property(@(posedge PCLK) ((PADDR >= 1780113876) && (PADDR <= 1846324188) && (PWDATA >= 3721479867) && (PWDATA <= 3736309949) ##3 1) |-> (PADDR >= 2143974911) && (PADDR <= 2890217560));
assert property(@(posedge PCLK) ((PADDR >= 1789174229) && (PADDR <= 1933601254) && (PWDATA >= 3828712648) && (PWDATA <= 4011715294) ##1 1) |-> (READ_DATA_ON_RX >= 1401740199) && (READ_DATA_ON_RX <= 2111679483));
assert property(@(posedge PCLK) ((PADDR >= 1780113876) && (PADDR <= 1846324188) && (READ_DATA_ON_RX >= 2135778814) && (READ_DATA_ON_RX <= 2261937677) ##3 1) |-> (PADDR >= 2143974911) && (PADDR <= 2890217560));
assert property(@(posedge PCLK) ((PADDR >= 1780113876) && (PADDR <= 1846324188) && (WRITE_DATA_ON_TX >= 3721479867) && (WRITE_DATA_ON_TX <= 3736309949) ##3 1) |-> (PADDR >= 2143974911) && (PADDR <= 2890217560));
assert property(@(posedge PCLK) ((PADDR >= 1789174229) && (PADDR <= 1933601254) && (WRITE_DATA_ON_TX >= 3828712648) && (WRITE_DATA_ON_TX <= 4011715294) ##1 1) |-> (PRDATA >= 1401740199) && (PRDATA <= 2111679483));
assert property(@(posedge PCLK) ((PADDR >= 1789174229) && (PADDR <= 1933601254) ##1 (WRITE_DATA_ON_TX >= 1059450750) && (WRITE_DATA_ON_TX <= 1117954949)) |-> (PRDATA >= 1401740199) && (PRDATA <= 2111679483));
assert property(@(posedge PCLK) ((PADDR >= 1789174229) && (PADDR <= 1933601254) ##1 (WRITE_DATA_ON_TX >= 436537652) && (WRITE_DATA_ON_TX <= 540281152)) |-> (PRDATA >= 1401740199) && (PRDATA <= 2111679483));
assert property(@(posedge PCLK) ((PADDR >= 1789174229) && (PADDR <= 1933601254) ##1 (WRITE_DATA_ON_TX >= 1059450750) && (WRITE_DATA_ON_TX <= 1117954949)) |-> (READ_DATA_ON_RX >= 1401740199) && (READ_DATA_ON_RX <= 2111679483));
assert property(@(posedge PCLK) ((PADDR >= 1789174229) && (PADDR <= 1933601254) ##1 (PWDATA >= 1059450750) && (PWDATA <= 1117954949)) |-> (PRDATA >= 1401740199) && (PRDATA <= 2111679483));
assert property(@(posedge PCLK) ((PADDR >= 1789174229) && (PADDR <= 1933601254) && (PRDATA >= 2879091799) && (PRDATA <= 2902278233) ##1 1) |-> (PRDATA >= 1401740199) && (PRDATA <= 2111679483));
assert property(@(posedge PCLK) ((PADDR >= 1789174229) && (PADDR <= 1933601254) && (READ_DATA_ON_RX >= 2879091799) && (READ_DATA_ON_RX <= 2902278233) ##1 1) |-> (READ_DATA_ON_RX >= 1401740199) && (READ_DATA_ON_RX <= 2111679483));
assert property(@(posedge PCLK) ((PADDR >= 1894744033) && (PADDR <= 1899630562) ##1 1) |-> (PRDATA >= 1401740199) && (PRDATA <= 2111679483));
assert property(@(posedge PCLK) ((PADDR >= 1894744033) && (PADDR <= 1899630562) ##1 1) |-> (READ_DATA_ON_RX >= 1401740199) && (READ_DATA_ON_RX <= 2111679483));
assert property(@(posedge PCLK) ((PADDR >= 1780113876) && (PADDR <= 1846324188) ##2 (PADDR >= 1830347226) && (PADDR <= 2428055585) ##1 1) |-> (PADDR >= 2143974911) && (PADDR <= 2890217560));
assert property(@(posedge PCLK) ((PADDR >= 1789174229) && (PADDR <= 1933601254) && (PRDATA >= 2879091799) && (PRDATA <= 2902278233) ##1 1) |-> (READ_DATA_ON_RX >= 1401740199) && (READ_DATA_ON_RX <= 2111679483));
assert property(@(posedge PCLK) ((PADDR >= 1789174229) && (PADDR <= 1933601254) && (READ_DATA_ON_RX >= 2879091799) && (READ_DATA_ON_RX <= 2902278233) ##1 1) |-> (PRDATA >= 1401740199) && (PRDATA <= 2111679483));
assert property(@(posedge PCLK) ((PADDR >= 1789174229) && (PADDR <= 1933601254) ##1 (WRITE_DATA_ON_TX >= 436537652) && (WRITE_DATA_ON_TX <= 540281152)) |-> (READ_DATA_ON_RX >= 1401740199) && (READ_DATA_ON_RX <= 2111679483));
assert property(@(posedge PCLK) ((PADDR >= 1789174229) && (PADDR <= 1933601254) ##1 (PWDATA >= 436537652) && (PWDATA <= 540281152)) |-> (READ_DATA_ON_RX >= 1401740199) && (READ_DATA_ON_RX <= 2111679483));
assert property(@(posedge PCLK) ((PADDR >= 1789174229) && (PADDR <= 1933601254) ##1 (PWDATA >= 1059450750) && (PWDATA <= 1117954949)) |-> (READ_DATA_ON_RX >= 1401740199) && (READ_DATA_ON_RX <= 2111679483));
assert property(@(posedge PCLK) ((PADDR >= 1789174229) && (PADDR <= 1933601254) ##1 (PWDATA >= 436537652) && (PWDATA <= 540281152)) |-> (PRDATA >= 1401740199) && (PRDATA <= 2111679483));
assert property(@(posedge PCLK) ((PADDR >= 1780113876) && (PADDR <= 1846324188) ##2 (PRDATA >= 595642183) && (PRDATA <= 1324233629) ##1 1) |-> (PADDR >= 2143974911) && (PADDR <= 2890217560));
assert property(@(posedge PCLK) ((PADDR >= 1780113876) && (PADDR <= 1846324188) ##1 (PADDR >= 2177476099) && (PADDR <= 2330770965) ##2 1) |-> (PADDR >= 2143974911) && (PADDR <= 2890217560));
assert property(@(posedge PCLK) ((PADDR >= 1780113876) && (PADDR <= 1846324188) ##2 (READ_DATA_ON_RX >= 595642183) && (READ_DATA_ON_RX <= 1324233629) ##1 1) |-> (PADDR >= 2143974911) && (PADDR <= 2890217560));
assert property(@(posedge PCLK) ((PADDR >= 1780113876) && (PADDR <= 1846324188) ##1 (WRITE_DATA_ON_TX >= 1515045812) && (WRITE_DATA_ON_TX <= 1564532666) ##2 1) |-> (PADDR >= 2143974911) && (PADDR <= 2890217560));
assert property(@(posedge PCLK) ((PADDR >= 1780113876) && (PADDR <= 1846324188) ##1 (WRITE_DATA_ON_TX >= 2052046836) && (WRITE_DATA_ON_TX <= 2122260988) ##2 1) |-> (PADDR >= 2143974911) && (PADDR <= 2890217560));
assert property(@(posedge PCLK) ((PADDR >= 1780113876) && (PADDR <= 1846324188) ##1 (PWDATA >= 2052046836) && (PWDATA <= 2122260988) ##2 1) |-> (PADDR >= 2143974911) && (PADDR <= 2890217560));
assert property(@(posedge PCLK) ((PADDR >= 1780113876) && (PADDR <= 1846324188) ##1 (PWDATA >= 1515045812) && (PWDATA <= 1564532666) ##2 1) |-> (PADDR >= 2143974911) && (PADDR <= 2890217560));
assert property(@(posedge PCLK) ((PADDR >= 1780113876) && (PADDR <= 1846324188) ##3 ERROR) |-> (PADDR >= 2143974911) && (PADDR <= 2890217560));
assert property(@(posedge PCLK) ((PADDR >= 1780113876) && (PADDR <= 1846324188) ##3 PSLVERR) |-> (PADDR >= 2143974911) && (PADDR <= 2890217560));
assert property(@(posedge PCLK) ((PADDR >= 1780113876) && (PADDR <= 1846324188) ##1 (PADDR >= 3565938345) && (PADDR <= 4249635066) ##2 1) |-> (PADDR >= 2143974911) && (PADDR <= 2890217560));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1416083368) && (WRITE_DATA_ON_TX <= 2148852224) ##1 (PADDR >= 1780113876) && (PADDR <= 1846324188) ##3 1) |-> (PADDR >= 2143974911) && (PADDR <= 2890217560));
assert property(@(posedge PCLK) ((PWDATA >= 1416083368) && (PWDATA <= 2148852224) ##1 (PADDR >= 1780113876) && (PADDR <= 1846324188) ##3 1) |-> (PADDR >= 2143974911) && (PADDR <= 2890217560));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##1 !PSELx ##1 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 1) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##1 !PSELx ##1 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 1) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##1 (WRITE_DATA_ON_TX >= 610141512) && (WRITE_DATA_ON_TX <= 624884554) ##3 1) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##3 (WRITE_DATA_ON_TX >= 963010930) && (WRITE_DATA_ON_TX <= 1115342212) ##1 1) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##1 (READ_DATA_ON_RX >= 1659265477) && (READ_DATA_ON_RX <= 1739899343) ##3 1) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##1 (WRITE_DATA_ON_TX >= 462554423) && (WRITE_DATA_ON_TX <= 496663355) ##3 1) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##1 (PWDATA >= 462554423) && (PWDATA <= 496663355) ##3 1) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##1 (PWDATA >= 462554423) && (PWDATA <= 496663355) ##3 1) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##3 (PADDR >= 3497730208) && (PADDR <= 3609735342) ##1 1) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##3 (PWDATA >= 963010930) && (PWDATA <= 1115342212) ##1 1) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##3 (WRITE_DATA_ON_TX >= 963010930) && (WRITE_DATA_ON_TX <= 1115342212) ##1 1) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##1 (PWDATA >= 610141512) && (PWDATA <= 624884554) ##3 1) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##1 (PRDATA >= 1659265477) && (PRDATA <= 1739899343) ##3 1) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##1 (WRITE_DATA_ON_TX >= 462554423) && (WRITE_DATA_ON_TX <= 496663355) ##3 1) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##3 (PWDATA >= 963010930) && (PWDATA <= 1115342212) ##1 1) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##1 (PRDATA >= 1659265477) && (PRDATA <= 1739899343) ##3 1) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##1 (PWDATA >= 610141512) && (PWDATA <= 624884554) ##3 1) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##1 (READ_DATA_ON_RX >= 1659265477) && (READ_DATA_ON_RX <= 1739899343) ##3 1) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##3 (PADDR >= 3497730208) && (PADDR <= 3609735342) ##1 1) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##1 (WRITE_DATA_ON_TX >= 610141512) && (WRITE_DATA_ON_TX <= 624884554) ##3 1) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##3 (PRDATA >= 1269862295) && (PRDATA <= 1367349667) ##1 1) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2234734602) && (PWDATA <= 2271383054) ##2 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 1) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PRDATA >= 1205964175) && (PRDATA <= 1446968748) && (PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##4 1) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) && PSELx ##2 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 1) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##3 (READ_DATA_ON_RX >= 1269862295) && (READ_DATA_ON_RX <= 1367349667) ##1 1) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) && PSELx ##2 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 1) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PADDR >= 1236541331) && (PADDR <= 1276692376) && (PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##4 1) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PADDR >= 1588230077) && (PADDR <= 1678280136) && (PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##4 1) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2234734602) && (PWDATA <= 2271383054) ##2 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 1) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) && (READ_DATA_ON_RX >= 1205964175) && (READ_DATA_ON_RX <= 1446968748) ##4 1) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PADDR >= 1588230077) && (PADDR <= 1678280136) && (PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##4 1) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##3 (PRDATA >= 1269862295) && (PRDATA <= 1367349667) ##1 1) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PADDR >= 1236541331) && (PADDR <= 1276692376) && (PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##4 1) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) && (READ_DATA_ON_RX >= 2171008002) && (READ_DATA_ON_RX <= 4134570220) ##2 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 1) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2234734602) && (WRITE_DATA_ON_TX <= 2271383054) ##2 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 1) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) && (READ_DATA_ON_RX >= 1205964175) && (READ_DATA_ON_RX <= 1446968748) ##4 1) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PRDATA >= 2171008002) && (PRDATA <= 4134570220) && (PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##2 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 1) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PRDATA >= 1205964175) && (PRDATA <= 1446968748) && (PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##4 1) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##3 (READ_DATA_ON_RX >= 1269862295) && (READ_DATA_ON_RX <= 1367349667) ##1 1) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PADDR >= 3322213516) && (PADDR <= 3827989192) && (PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##4 1) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2234734602) && (WRITE_DATA_ON_TX <= 2271383054) ##2 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 1) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PADDR >= 3322213516) && (PADDR <= 3827989192) && (PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##4 1) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) && (READ_DATA_ON_RX >= 2171008002) && (READ_DATA_ON_RX <= 4134570220) ##2 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 1) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PRDATA >= 2171008002) && (PRDATA <= 4134570220) && (PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##2 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 1) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##2 (PRDATA >= 2366274586) && (PRDATA <= 2385549852) ##2 1) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##2 (READ_DATA_ON_RX >= 2366274586) && (READ_DATA_ON_RX <= 2385549852) ##2 1) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##2 (PRDATA >= 2366274586) && (PRDATA <= 2385549852) ##2 1) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##2 (READ_DATA_ON_RX >= 2366274586) && (READ_DATA_ON_RX <= 2385549852) ##2 1) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##2 (PADDR >= 977376628) && (PADDR <= 1022335353) ##2 1) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##2 (PADDR >= 977376628) && (PADDR <= 1022335353) ##2 1) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) && (READ_DATA_ON_RX >= 3304049801) && (READ_DATA_ON_RX <= 4134570220) ##2 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 1) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) && (READ_DATA_ON_RX >= 677888848) && (READ_DATA_ON_RX <= 4134570220) ##2 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 1) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PRDATA >= 3304049801) && (PRDATA <= 4134570220) && (PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##2 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 1) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PRDATA >= 3304049801) && (PRDATA <= 4134570220) && (PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##2 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 1) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) && (READ_DATA_ON_RX >= 3304049801) && (READ_DATA_ON_RX <= 4134570220) ##2 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 1) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PRDATA >= 677888848) && (PRDATA <= 4134570220) && (PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##2 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 1) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PRDATA >= 677888848) && (PRDATA <= 4134570220) && (PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##2 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 1) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PRDATA >= 2840464466) && (PRDATA <= 4134570220) && (PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##2 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 1) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) && (READ_DATA_ON_RX >= 677888848) && (READ_DATA_ON_RX <= 4134570220) ##2 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 1) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PRDATA >= 2840464466) && (PRDATA <= 4134570220) && (PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##2 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 1) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) && (READ_DATA_ON_RX >= 2840464466) && (READ_DATA_ON_RX <= 4134570220) ##2 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 1) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) && (READ_DATA_ON_RX >= 2840464466) && (READ_DATA_ON_RX <= 4134570220) ##2 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 1) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##1 (WRITE_DATA_ON_TX >= 436537652) && (WRITE_DATA_ON_TX <= 2078452215) ##1 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 1) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##2 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 (PWDATA >= 306975524) && (PWDATA <= 1183539597)) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##2 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 !ERROR) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##1 (WRITE_DATA_ON_TX >= 436537652) && (WRITE_DATA_ON_TX <= 3963050200) ##1 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 1) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##2 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 TX_EMPTY) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##2 (PADDR >= 2040465907) && (PADDR <= 2257152013) && ERROR ##2 1) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##2 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 (WRITE_DATA_ON_TX >= 306975524) && (WRITE_DATA_ON_TX <= 1183539597)) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##1 (WRITE_DATA_ON_TX >= 462554423) && (WRITE_DATA_ON_TX <= 3963050200) ##1 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 1) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##2 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 INT_TX) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##2 (PADDR >= 2040465907) && (PADDR <= 2257152013) && (READ_DATA_ON_RX >= 499530555) && (READ_DATA_ON_RX <= 2111679483) ##2 1) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##2 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##1 (WRITE_DATA_ON_TX >= 963010930) && (WRITE_DATA_ON_TX <= 2278569487) ##1 1) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##2 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 (WRITE_DATA_ON_TX >= 306975524) && (WRITE_DATA_ON_TX <= 1183539597)) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##2 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##1 (PWDATA >= 963010930) && (PWDATA <= 2278569487) ##1 1) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##2 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 PSELx) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##1 (PWDATA >= 436537652) && (PWDATA <= 3743179966) ##1 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 1) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##2 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 TX_EMPTY) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##2 (PADDR >= 2040465907) && (PADDR <= 2257152013) && TX_EMPTY ##2 1) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##2 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##1 !PWRITE ##1 1) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##2 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##1 (READ_DATA_ON_RX >= 2522203692) && (READ_DATA_ON_RX <= 3045573227) ##1 1) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##1 (PWDATA >= 436537652) && (PWDATA <= 2078452215) ##1 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 1) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##2 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##1 (PRDATA >= 2522203692) && (PRDATA <= 3045573227) ##1 1) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##1 (PWDATA >= 436537652) && (PWDATA <= 3963050200) ##1 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 1) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##2 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##1 (WRITE_DATA_ON_TX >= 963010930) && (WRITE_DATA_ON_TX <= 2278569487) ##1 1) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##2 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 PSELx) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##2 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##1 (READ_DATA_ON_RX >= 2522203692) && (READ_DATA_ON_RX <= 3045573227) ##1 1) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##2 (PADDR >= 2040465907) && (PADDR <= 2257152013) && (READ_DATA_ON_RX >= 499530555) && (READ_DATA_ON_RX <= 2111679483) ##2 1) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##2 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 !ERROR) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##1 (WRITE_DATA_ON_TX >= 462554423) && (WRITE_DATA_ON_TX <= 3963050200) ##1 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 1) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##2 (PADDR >= 2040465907) && (PADDR <= 2257152013) && PSELx ##2 1) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##2 (PADDR >= 2040465907) && (PADDR <= 2257152013) && PSLVERR ##2 1) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##1 (WRITE_DATA_ON_TX >= 436537652) && (WRITE_DATA_ON_TX <= 3743179966) ##1 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 1) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##2 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##1 !PENABLE ##1 1) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##1 (PWDATA >= 462554423) && (PWDATA <= 3963050200) ##1 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 1) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##2 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##1 !PENABLE ##1 1) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##2 (PADDR >= 2040465907) && (PADDR <= 2257152013) && PSELx ##2 1) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##1 (WRITE_DATA_ON_TX >= 436537652) && (WRITE_DATA_ON_TX <= 3963050200) ##1 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 1) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##2 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##1 (PWDATA >= 963010930) && (PWDATA <= 2278569487) ##1 1) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##1 (PWDATA >= 436537652) && (PWDATA <= 3963050200) ##1 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 1) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##2 (PADDR >= 2040465907) && (PADDR <= 2257152013) && (PRDATA >= 499530555) && (PRDATA <= 2111679483) ##2 1) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##2 (PADDR >= 2040465907) && (PADDR <= 2257152013) && (PRDATA >= 499530555) && (PRDATA <= 2111679483) ##2 1) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##1 (WRITE_DATA_ON_TX >= 436537652) && (WRITE_DATA_ON_TX <= 2078452215) ##1 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 1) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##2 (PADDR >= 2040465907) && (PADDR <= 2257152013) && TX_EMPTY ##2 1) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##1 (PWDATA >= 436537652) && (PWDATA <= 3743179966) ##1 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 1) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##2 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##1 (PRDATA >= 2522203692) && (PRDATA <= 3045573227) ##1 1) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##1 (PWDATA >= 462554423) && (PWDATA <= 3963050200) ##1 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 1) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##2 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 INT_TX) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##1 (WRITE_DATA_ON_TX >= 436537652) && (WRITE_DATA_ON_TX <= 3743179966) ##1 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 1) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##2 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##1 !PWRITE ##1 1) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##2 (PADDR >= 2040465907) && (PADDR <= 2257152013) && PSLVERR ##2 1) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##2 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 !PSLVERR) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##2 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 (PWDATA >= 306975524) && (PWDATA <= 1183539597)) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##1 (PWDATA >= 436537652) && (PWDATA <= 2078452215) ##1 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 1) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##2 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 !PSLVERR) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##2 (PADDR >= 2040465907) && (PADDR <= 2257152013) && ERROR ##2 1) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##1 (PWDATA >= 436537652) && (PWDATA <= 3924319955) ##1 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 1) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##1 (PWDATA >= 436537652) && (PWDATA <= 3924319955) ##1 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 1) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##1 (WRITE_DATA_ON_TX >= 436537652) && (WRITE_DATA_ON_TX <= 3924319955) ##1 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 1) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##1 (WRITE_DATA_ON_TX >= 436537652) && (WRITE_DATA_ON_TX <= 3924319955) ##1 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 1) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PADDR >= 2308610067) && (PADDR <= 2309194771) ##3 1) |-> (PADDR >= 1431793578) && (PADDR <= 2135382526));
assert property(@(posedge PCLK) ((PRDATA >= 2383935516) && (PRDATA <= 2991601252) ##3 (PADDR >= 1789174229) && (PADDR <= 1933601254) ##1 1) |-> (READ_DATA_ON_RX >= 1401740199) && (READ_DATA_ON_RX <= 2111679483));
assert property(@(posedge PCLK) ((PADDR >= 2330770965) && (PADDR <= 2556093488) && RX_EMPTY ##1 (PADDR >= 2193477637) && (PADDR <= 2397013533) ##3 1) |-> (PADDR >= 1431793578) && (PADDR <= 2135382526));
assert property(@(posedge PCLK) ((PADDR >= 2330770965) && (PADDR <= 2556093488) && INT_RX ##1 (PADDR >= 2193477637) && (PADDR <= 2397013533) ##3 1) |-> (PADDR >= 1431793578) && (PADDR <= 2135382526));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2383935516) && (READ_DATA_ON_RX <= 2991601252) ##3 (PADDR >= 1789174229) && (PADDR <= 1933601254) ##1 1) |-> (READ_DATA_ON_RX >= 1401740199) && (READ_DATA_ON_RX <= 2111679483));
assert property(@(posedge PCLK) ((PRDATA >= 2383935516) && (PRDATA <= 2991601252) ##3 (PADDR >= 1789174229) && (PADDR <= 1933601254) ##1 1) |-> (PRDATA >= 1401740199) && (PRDATA <= 2111679483));
assert property(@(posedge PCLK) (!PSELx && (PADDR >= 2330770965) && (PADDR <= 2556093488) ##1 (PADDR >= 2193477637) && (PADDR <= 2397013533) ##3 1) |-> (PADDR >= 1431793578) && (PADDR <= 2135382526));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2383935516) && (READ_DATA_ON_RX <= 2991601252) ##3 (PADDR >= 1789174229) && (PADDR <= 1933601254) ##1 1) |-> (PRDATA >= 1401740199) && (PRDATA <= 2111679483));
assert property(@(posedge PCLK) (!PWRITE && (PADDR >= 2330770965) && (PADDR <= 2556093488) ##1 (PADDR >= 2193477637) && (PADDR <= 2397013533) ##3 1) |-> (PADDR >= 1431793578) && (PADDR <= 2135382526));
assert property(@(posedge PCLK) ((PADDR >= 2330770965) && (PADDR <= 2556093488) ##1 (PADDR >= 2193477637) && (PADDR <= 2397013533) ##3 (READ_DATA_ON_RX >= 508263740) && (READ_DATA_ON_RX <= 1428032426)) |-> (PADDR >= 1431793578) && (PADDR <= 2135382526));
assert property(@(posedge PCLK) ((PADDR >= 2330770965) && (PADDR <= 2556093488) ##1 (PADDR >= 2193477637) && (PADDR <= 2397013533) ##1 (WRITE_DATA_ON_TX >= 3160543352) && (WRITE_DATA_ON_TX <= 3458225820) ##2 1) |-> (PADDR >= 1431793578) && (PADDR <= 2135382526));
assert property(@(posedge PCLK) ((PADDR >= 2330770965) && (PADDR <= 2556093488) ##1 (PADDR >= 2193477637) && (PADDR <= 2397013533) ##1 !INT_TX ##2 1) |-> (PADDR >= 1431793578) && (PADDR <= 2135382526));
assert property(@(posedge PCLK) ((PADDR >= 2330770965) && (PADDR <= 2556093488) ##1 (PADDR >= 2193477637) && (PADDR <= 2397013533) ##3 (WRITE_DATA_ON_TX >= 208970520) && (WRITE_DATA_ON_TX <= 1563024826)) |-> (PADDR >= 1431793578) && (PADDR <= 2135382526));
assert property(@(posedge PCLK) ((PADDR >= 2330770965) && (PADDR <= 2556093488) ##1 (PADDR >= 2193477637) && (PADDR <= 2397013533) ##3 (PWDATA >= 208970520) && (PWDATA <= 1563024826)) |-> (PADDR >= 1431793578) && (PADDR <= 2135382526));
assert property(@(posedge PCLK) ((PADDR >= 2330770965) && (PADDR <= 2556093488) ##1 (PADDR >= 2193477637) && (PADDR <= 2397013533) ##3 !TX_EMPTY) |-> (PADDR >= 1431793578) && (PADDR <= 2135382526));
assert property(@(posedge PCLK) ((PADDR >= 2330770965) && (PADDR <= 2556093488) ##1 (PADDR >= 2193477637) && (PADDR <= 2397013533) ##3 (PRDATA >= 508263740) && (PRDATA <= 1428032426)) |-> (PADDR >= 1431793578) && (PADDR <= 2135382526));
assert property(@(posedge PCLK) ((PADDR >= 2330770965) && (PADDR <= 2556093488) ##1 (PADDR >= 2193477637) && (PADDR <= 2397013533) ##2 (READ_DATA_ON_RX >= 3310758026) && (READ_DATA_ON_RX <= 4030340320) ##1 1) |-> (PADDR >= 1431793578) && (PADDR <= 2135382526));
assert property(@(posedge PCLK) ((PADDR >= 2330770965) && (PADDR <= 2556093488) ##1 (PADDR >= 2193477637) && (PADDR <= 2397013533) ##3 !PSLVERR) |-> (PADDR >= 1431793578) && (PADDR <= 2135382526));
assert property(@(posedge PCLK) ((PADDR >= 2330770965) && (PADDR <= 2556093488) ##1 (PADDR >= 2193477637) && (PADDR <= 2397013533) ##1 (PWDATA >= 3160543352) && (PWDATA <= 3458225820) ##2 1) |-> (PADDR >= 1431793578) && (PADDR <= 2135382526));
assert property(@(posedge PCLK) ((PADDR >= 2330770965) && (PADDR <= 2556093488) ##1 (PADDR >= 2193477637) && (PADDR <= 2397013533) && (PRDATA >= 154260754) && (PRDATA <= 2575674419) ##3 1) |-> (PADDR >= 1431793578) && (PADDR <= 2135382526));
assert property(@(posedge PCLK) ((PADDR >= 2330770965) && (PADDR <= 2556093488) ##1 (PADDR >= 2193477637) && (PADDR <= 2397013533) ##1 !TX_EMPTY ##2 1) |-> (PADDR >= 1431793578) && (PADDR <= 2135382526));
assert property(@(posedge PCLK) ((PADDR >= 2330770965) && (PADDR <= 2556093488) ##1 (PADDR >= 2193477637) && (PADDR <= 2397013533) ##3 !INT_TX) |-> (PADDR >= 1431793578) && (PADDR <= 2135382526));
assert property(@(posedge PCLK) ((PADDR >= 2330770965) && (PADDR <= 2556093488) ##1 (PADDR >= 2193477637) && (PADDR <= 2397013533) ##2 !PSLVERR ##1 1) |-> (PADDR >= 1431793578) && (PADDR <= 2135382526));
assert property(@(posedge PCLK) ((PADDR >= 2330770965) && (PADDR <= 2556093488) ##1 (PADDR >= 2193477637) && (PADDR <= 2397013533) && (READ_DATA_ON_RX >= 154260754) && (READ_DATA_ON_RX <= 2575674419) ##3 1) |-> (PADDR >= 1431793578) && (PADDR <= 2135382526));
assert property(@(posedge PCLK) ((PADDR >= 2330770965) && (PADDR <= 2556093488) ##1 (PADDR >= 2193477637) && (PADDR <= 2397013533) ##2 (PRDATA >= 3310758026) && (PRDATA <= 4030340320) ##1 1) |-> (PADDR >= 1431793578) && (PADDR <= 2135382526));
assert property(@(posedge PCLK) ((PADDR >= 2330770965) && (PADDR <= 2556093488) ##1 (PADDR >= 2193477637) && (PADDR <= 2397013533) ##2 !PSELx ##1 1) |-> (PADDR >= 1431793578) && (PADDR <= 2135382526));
assert property(@(posedge PCLK) ((PADDR >= 2330770965) && (PADDR <= 2556093488) ##1 (PADDR >= 2193477637) && (PADDR <= 2397013533) && TX_EMPTY ##3 1) |-> (PADDR >= 1431793578) && (PADDR <= 2135382526));
assert property(@(posedge PCLK) ((PADDR >= 2330770965) && (PADDR <= 2556093488) ##1 (PADDR >= 2193477637) && (PADDR <= 2397013533) ##2 (PADDR >= 1287003033) && (PADDR <= 3777719490) ##1 1) |-> (PADDR >= 1431793578) && (PADDR <= 2135382526));
assert property(@(posedge PCLK) ((PADDR >= 2330770965) && (PADDR <= 2556093488) ##1 (PADDR >= 2193477637) && (PADDR <= 2397013533) ##3 !ERROR) |-> (PADDR >= 1431793578) && (PADDR <= 2135382526));
assert property(@(posedge PCLK) ((PADDR >= 2330770965) && (PADDR <= 2556093488) ##1 (PADDR >= 2193477637) && (PADDR <= 2397013533) ##2 !ERROR ##1 1) |-> (PADDR >= 1431793578) && (PADDR <= 2135382526));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2397013533) ##2 (PWDATA >= 826876770) && (PWDATA <= 837032803) ##1 1) |-> (PADDR >= 1431793578) && (PADDR <= 2135382526));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2397013533) ##2 (WRITE_DATA_ON_TX >= 826876770) && (WRITE_DATA_ON_TX <= 837032803) ##1 1) |-> (PADDR >= 1431793578) && (PADDR <= 2135382526));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2179188739) && (READ_DATA_ON_RX <= 2248244236) && (WRITE_DATA_ON_TX >= 2469100582) && (WRITE_DATA_ON_TX <= 2491226152)) |-> (PADDR >= 389988654) && (PADDR <= 1473333167));
assert property(@(posedge PCLK) ((PRDATA >= 2231030793) && (PRDATA <= 2237942794)) |-> (PADDR >= 389988654) && (PADDR <= 1473333167));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2231030793) && (READ_DATA_ON_RX <= 2237942794)) |-> (PADDR >= 389988654) && (PADDR <= 1473333167));
assert property(@(posedge PCLK) ((PWDATA >= 2469100582) && (PWDATA <= 2491226152) && (READ_DATA_ON_RX >= 2179188739) && (READ_DATA_ON_RX <= 2248244236)) |-> (PADDR >= 389988654) && (PADDR <= 1473333167));
assert property(@(posedge PCLK) ((PADDR >= 2204174854) && (PADDR <= 2205140998) ##4 1) |-> (PWDATA >= 1533076918) && (PWDATA <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) ##2 (PWDATA >= 826876770) && (PWDATA <= 1696010698) ##2 1) |-> (PWDATA >= 1533076918) && (PWDATA <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2204174854) && (PADDR <= 2205140998) ##4 1) |-> (WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) ##3 (PRDATA >= 2879091799) && (PRDATA <= 3129709685) ##1 1) |-> (WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) ##3 PENABLE ##1 1) |-> (WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) ##3 (PWDATA >= 2476896295) && (PWDATA <= 2969944162) ##1 1) |-> (WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) ##3 (WRITE_DATA_ON_TX >= 2476896295) && (WRITE_DATA_ON_TX <= 2969944162) ##1 1) |-> (PWDATA >= 1533076918) && (PWDATA <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) ##3 PENABLE ##1 1) |-> (PWDATA >= 1533076918) && (PWDATA <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) ##2 (WRITE_DATA_ON_TX >= 826876770) && (WRITE_DATA_ON_TX <= 1696010698) ##2 1) |-> (PWDATA >= 1533076918) && (PWDATA <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) ##2 (PWDATA >= 826876770) && (PWDATA <= 1696010698) ##2 1) |-> (WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) ##3 (WRITE_DATA_ON_TX >= 2476896295) && (WRITE_DATA_ON_TX <= 2969944162) ##1 1) |-> (WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) && (PRDATA >= 3028899433) && (PRDATA <= 3763654848) ##4 1) |-> (WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) && (READ_DATA_ON_RX >= 3028899433) && (READ_DATA_ON_RX <= 3763654848) ##4 1) |-> (WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) ##2 (WRITE_DATA_ON_TX >= 826876770) && (WRITE_DATA_ON_TX <= 1696010698) ##2 1) |-> (WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) ##3 (PRDATA >= 2879091799) && (PRDATA <= 3129709685) ##1 1) |-> (PWDATA >= 1533076918) && (PWDATA <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) && (READ_DATA_ON_RX >= 3028899433) && (READ_DATA_ON_RX <= 3763654848) ##4 1) |-> (PWDATA >= 1533076918) && (PWDATA <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) ##3 (PWDATA >= 2476896295) && (PWDATA <= 2969944162) ##1 1) |-> (PWDATA >= 1533076918) && (PWDATA <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) && (PRDATA >= 3028899433) && (PRDATA <= 3763654848) ##4 1) |-> (PWDATA >= 1533076918) && (PWDATA <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) ##3 (READ_DATA_ON_RX >= 2879091799) && (READ_DATA_ON_RX <= 3129709685) ##1 1) |-> (WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) ##3 (READ_DATA_ON_RX >= 2879091799) && (READ_DATA_ON_RX <= 3129709685) ##1 1) |-> (PWDATA >= 1533076918) && (PWDATA <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) ##2 (PADDR >= 55474438) && (PADDR <= 211030809) ##2 1) |-> (WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) ##2 (READ_DATA_ON_RX >= 331086119) && (READ_DATA_ON_RX <= 400569135) ##2 1) |-> (WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) ##2 (PRDATA >= 331086119) && (PRDATA <= 400569135) ##2 1) |-> (PWDATA >= 1533076918) && (PWDATA <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) ##1 (READ_DATA_ON_RX >= 1210599824) && (READ_DATA_ON_RX <= 3881287374) ##1 !PSLVERR ##2 1) |-> (PWDATA >= 1533076918) && (PWDATA <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) ##1 (WRITE_DATA_ON_TX >= 612428617) && (WRITE_DATA_ON_TX <= 2513934379) ##1 !PSLVERR ##2 1) |-> (WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) ##4 (PRDATA >= 2674719294) && (PRDATA <= 2703800386)) |-> (WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) ##1 (WRITE_DATA_ON_TX >= 612428617) && (WRITE_DATA_ON_TX <= 2513934379) ##1 !PSLVERR ##2 1) |-> (PWDATA >= 1533076918) && (PWDATA <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) ##4 (PADDR >= 1372736419) && (PADDR <= 1472363951)) |-> (PWDATA >= 1533076918) && (PWDATA <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) ##1 !PSELx ##1 !PSLVERR ##2 1) |-> (WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) ##4 (PRDATA >= 2674719294) && (PRDATA <= 2703800386)) |-> (PWDATA >= 1533076918) && (PWDATA <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) ##3 !PWRITE ##1 1) |-> (WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) ##2 (READ_DATA_ON_RX >= 331086119) && (READ_DATA_ON_RX <= 400569135) ##2 1) |-> (PWDATA >= 1533076918) && (PWDATA <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) ##2 (PRDATA >= 331086119) && (PRDATA <= 400569135) ##2 1) |-> (WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) ##1 (PRDATA >= 1210599824) && (PRDATA <= 3881287374) ##1 !PSLVERR ##2 1) |-> (PWDATA >= 1533076918) && (PWDATA <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) ##4 (READ_DATA_ON_RX >= 2674719294) && (READ_DATA_ON_RX <= 2703800386)) |-> (WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) ##2 (PADDR >= 55474438) && (PADDR <= 211030809) ##2 1) |-> (PWDATA >= 1533076918) && (PWDATA <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) ##4 (PADDR >= 1372736419) && (PADDR <= 1472363951)) |-> (WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) ##1 (PRDATA >= 1210599824) && (PRDATA <= 3881287374) ##1 !PSLVERR ##2 1) |-> (WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) ##1 !PSELx ##1 !PSLVERR ##2 1) |-> (PWDATA >= 1533076918) && (PWDATA <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) ##1 (PWDATA >= 612428617) && (PWDATA <= 2513934379) ##1 !PSLVERR ##2 1) |-> (PWDATA >= 1533076918) && (PWDATA <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) ##1 (PWDATA >= 612428617) && (PWDATA <= 2513934379) ##1 !PSLVERR ##2 1) |-> (WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) ##4 (READ_DATA_ON_RX >= 2674719294) && (READ_DATA_ON_RX <= 2703800386)) |-> (PWDATA >= 1533076918) && (PWDATA <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) ##3 !PWRITE ##1 1) |-> (PWDATA >= 1533076918) && (PWDATA <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) ##1 (READ_DATA_ON_RX >= 1210599824) && (READ_DATA_ON_RX <= 3881287374) ##1 !PSLVERR ##2 1) |-> (WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) && PWRITE ##2 !PSLVERR ##2 1) |-> (PWDATA >= 1533076918) && (PWDATA <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) && PWRITE ##2 !PSLVERR ##2 1) |-> (WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) ##1 (PWDATA >= 612428617) && (PWDATA <= 1024017786) ##3 1) |-> (PWDATA >= 1533076918) && (PWDATA <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) ##1 (WRITE_DATA_ON_TX >= 612428617) && (WRITE_DATA_ON_TX <= 1024017786) ##3 1) |-> (WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) ##1 (WRITE_DATA_ON_TX >= 612428617) && (WRITE_DATA_ON_TX <= 1024017786) ##3 1) |-> (PWDATA >= 1533076918) && (PWDATA <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) ##1 (PWDATA >= 612428617) && (PWDATA <= 1024017786) ##3 1) |-> (WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##1 (PADDR >= 3173997178) && (PADDR <= 4249635066) ##3 1) |-> PSLVERR);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##1 (PADDR >= 3173997178) && (PADDR <= 4249635066) ##3 1) |-> ERROR);
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) && (READ_DATA_ON_RX >= 1401740199) && (READ_DATA_ON_RX <= 1725077453) ##4 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679));
assert property(@(posedge PCLK) ((PRDATA >= 1401740199) && (PRDATA <= 1725077453) && (PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##4 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##3 (PADDR >= 59866375) && (PADDR <= 535854399) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##3 (PADDR >= 59866375) && (PADDR <= 535854399) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) && (READ_DATA_ON_RX >= 1401740199) && (READ_DATA_ON_RX <= 1725077453) ##4 1) |-> (PRDATA >= 0) && (PRDATA <= 1804894679));
assert property(@(posedge PCLK) ((PRDATA >= 1401740199) && (PRDATA <= 1725077453) && (PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##4 1) |-> (PRDATA >= 0) && (PRDATA <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##1 (PADDR >= 1534265270) && (PADDR <= 1588230077) ##3 1) |-> (PRDATA >= 0) && (PRDATA <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##1 (PADDR >= 1534265270) && (PADDR <= 1588230077) ##3 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679));
assert property(@(posedge PCLK) ((PADDR >= 1829098458) && (PADDR <= 1925424101) ##2 (PADDR >= 1976061931) && (PADDR <= 3708791482) ##2 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 1829098458) && (PADDR <= 1925424101) && (PWDATA >= 403385648) && (PWDATA <= 1711741900) ##4 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 1829098458) && (PADDR <= 1925424101) && (WRITE_DATA_ON_TX >= 403385648) && (WRITE_DATA_ON_TX <= 1711741900) ##4 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX == 0)) |-> PRESETn);
assert property(@(posedge PCLK) ((PWDATA == 0)) |-> PRESETn);
assert property(@(posedge PCLK) ((PRDATA == 0)) |-> PRESETn);
assert property(@(posedge PCLK) ((PADDR == 0)) |-> PRESETn);
assert property(@(posedge PCLK) (PRESETn) |-> PRESETn);
assert property(@(posedge PCLK) ((READ_DATA_ON_RX == 0)) |-> PRESETn);
assert property(@(posedge PCLK) ((PADDR >= 1507403699) && (PADDR <= 2720712260) ##2 (PADDR >= 2739843654) && (PADDR <= 2745218119) ##2 1) |-> (PADDR >= 2177476099) && (PADDR <= 2344480279));
assert property(@(posedge PCLK) (!INT_TX && (PADDR >= 1403352487) && (PADDR <= 2097015289) ##1 (WRITE_DATA_ON_TX >= 2217352200) && (WRITE_DATA_ON_TX <= 2243803659) ##1 1) |-> (PADDR >= 1745514448) && (PADDR <= 1958478825));
assert property(@(posedge PCLK) ((PADDR >= 1856012253) && (PADDR <= 2372197914) ##2 (WRITE_DATA_ON_TX >= 2217352200) && (WRITE_DATA_ON_TX <= 2243803659) ##1 1) |-> (PADDR >= 1745514448) && (PADDR <= 1958478825));
assert property(@(posedge PCLK) ((PADDR >= 1870525406) && (PADDR <= 2413729823) ##2 (WRITE_DATA_ON_TX >= 2217352200) && (WRITE_DATA_ON_TX <= 2243803659) ##1 1) |-> (PADDR >= 1745514448) && (PADDR <= 1958478825));
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2413729823) ##2 (WRITE_DATA_ON_TX >= 2217352200) && (WRITE_DATA_ON_TX <= 2243803659) ##1 1) |-> (PADDR >= 1745514448) && (PADDR <= 1958478825));
assert property(@(posedge PCLK) ((PADDR >= 0) && (PADDR <= 1861039069) ##1 (PRDATA >= 2134552062) && (PRDATA <= 2917650523) ##2 (PWDATA >= 2638064186) && (PWDATA <= 2653950524)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) ((PADDR >= 0) && (PADDR <= 2152689152) ##1 (PRDATA >= 2134552062) && (PRDATA <= 2917650523) ##2 (PWDATA >= 2638064186) && (PWDATA <= 2653950524)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) ((PRDATA >= 199934231) && (PRDATA <= 1865910238) ##2 !INT_TX ##1 (WRITE_DATA_ON_TX >= 2217352200) && (WRITE_DATA_ON_TX <= 2243803659) ##1 1) |-> (PADDR >= 1745514448) && (PADDR <= 1958478825));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 199934231) && (READ_DATA_ON_RX <= 2225661961) ##2 !INT_TX ##1 (WRITE_DATA_ON_TX >= 2217352200) && (WRITE_DATA_ON_TX <= 2243803659) ##1 1) |-> (PADDR >= 1745514448) && (PADDR <= 1958478825));
assert property(@(posedge PCLK) ((PRDATA >= 199934231) && (PRDATA <= 2225661961) ##2 !INT_TX ##1 (WRITE_DATA_ON_TX >= 2217352200) && (WRITE_DATA_ON_TX <= 2243803659) ##1 1) |-> (PADDR >= 1745514448) && (PADDR <= 1958478825));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 199934231) && (READ_DATA_ON_RX <= 1865910238) ##2 !INT_TX ##1 (WRITE_DATA_ON_TX >= 2217352200) && (WRITE_DATA_ON_TX <= 2243803659) ##1 1) |-> (PADDR >= 1745514448) && (PADDR <= 1958478825));
assert property(@(posedge PCLK) (PENABLE ##2 !INT_TX ##1 (WRITE_DATA_ON_TX >= 2217352200) && (WRITE_DATA_ON_TX <= 2243803659) ##1 1) |-> (PADDR >= 1745514448) && (PADDR <= 1958478825));
assert property(@(posedge PCLK) (!INT_TX && (WRITE_DATA_ON_TX >= 2148852224) && (WRITE_DATA_ON_TX <= 4294534911) ##1 (WRITE_DATA_ON_TX >= 2217352200) && (WRITE_DATA_ON_TX <= 2243803659) ##1 1) |-> (PADDR >= 1745514448) && (PADDR <= 1958478825));
assert property(@(posedge PCLK) (!INT_TX && (PWDATA >= 2148852224) && (PWDATA <= 4294534911) ##1 (WRITE_DATA_ON_TX >= 2217352200) && (WRITE_DATA_ON_TX <= 2243803659) ##1 1) |-> (PADDR >= 1745514448) && (PADDR <= 1958478825));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1745738704) ##2 !INT_TX ##1 (WRITE_DATA_ON_TX >= 2217352200) && (WRITE_DATA_ON_TX <= 2243803659) ##1 1) |-> (PADDR >= 1745514448) && (PADDR <= 1958478825));
assert property(@(posedge PCLK) ((PRDATA >= 0) && (PRDATA <= 1745738704) ##2 !INT_TX ##1 (WRITE_DATA_ON_TX >= 2217352200) && (WRITE_DATA_ON_TX <= 2243803659) ##1 1) |-> (PADDR >= 1745514448) && (PADDR <= 1958478825));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223) ##2 (PADDR >= 2739843654) && (PADDR <= 2745218119) ##2 1) |-> (PADDR >= 2177476099) && (PADDR <= 2344480279));
assert property(@(posedge PCLK) ((PRDATA >= 2447213603) && (PRDATA <= 4288916223) ##2 (PADDR >= 2739843654) && (PADDR <= 2745218119) ##2 1) |-> (PADDR >= 2177476099) && (PADDR <= 2344480279));
assert property(@(posedge PCLK) (!ERROR && (PADDR >= 2731409477) && (PADDR <= 2745218119) ##4 1) |-> (PADDR >= 2363662361) && (PADDR <= 2556093488));
assert property(@(posedge PCLK) ((PADDR >= 2731409477) && (PADDR <= 2745218119) && (PWDATA >= 275661600) && (PWDATA <= 1704630731) ##1 !ERROR ##3 1) |-> (PADDR >= 2363662361) && (PADDR <= 2556093488));
assert property(@(posedge PCLK) ((PADDR >= 2731409477) && (PADDR <= 2745218119) && (PWDATA >= 275661600) && (PWDATA <= 1704630731) && PSELx ##4 1) |-> (PADDR >= 2363662361) && (PADDR <= 2556093488));
assert property(@(posedge PCLK) ((PADDR >= 2731409477) && (PADDR <= 2745218119) && (PWDATA >= 275661600) && (PWDATA <= 1704630731) && INT_RX ##4 1) |-> (PADDR >= 2363662361) && (PADDR <= 2556093488));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX == 2135888382) ##4 1) |-> (PADDR >= 2363662361) && (PADDR <= 2556093488));
assert property(@(posedge PCLK) (!INT_TX && !PWRITE ##1 (WRITE_DATA_ON_TX >= 2217352200) && (WRITE_DATA_ON_TX <= 2243803659) ##1 1) |-> (PADDR >= 1745514448) && (PADDR <= 1958478825));
assert property(@(posedge PCLK) (!INT_TX ##1 (WRITE_DATA_ON_TX >= 2217352200) && (WRITE_DATA_ON_TX <= 2243803659) ##1 !PWRITE) |-> (PADDR >= 1745514448) && (PADDR <= 1958478825));
assert property(@(posedge PCLK) (!INT_TX ##1 (WRITE_DATA_ON_TX >= 2217352200) && (WRITE_DATA_ON_TX <= 2243803659) ##1 PENABLE) |-> (PADDR >= 1745514448) && (PADDR <= 1958478825));
assert property(@(posedge PCLK) ((PADDR >= 2731409477) && (PADDR <= 2745218119) && (PWDATA >= 275661600) && (PWDATA <= 1704630731) ##4 !ERROR) |-> (PADDR >= 2363662361) && (PADDR <= 2556093488));
assert property(@(posedge PCLK) ((PADDR >= 2731409477) && (PADDR <= 2745218119) && (PWDATA >= 275661600) && (PWDATA <= 1704630731) ##3 !TX_EMPTY ##1 1) |-> (PADDR >= 2363662361) && (PADDR <= 2556093488));
assert property(@(posedge PCLK) ((PWDATA == 275661600) ##4 1) |-> (PADDR >= 2363662361) && (PADDR <= 2556093488));
assert property(@(posedge PCLK) ((PWDATA == 2396555805) ##3 1) |-> (PADDR >= 2363662361) && (PADDR <= 2556093488));
assert property(@(posedge PCLK) ((PWDATA == 2529444909) ##3 1) |-> (PADDR >= 2363662361) && (PADDR <= 2556093488));
assert property(@(posedge PCLK) ((PRDATA == 2261937677) ##2 1) |-> (PADDR >= 2363662361) && (PADDR <= 2556093488));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1668971974) ##2 !INT_TX ##1 (WRITE_DATA_ON_TX >= 2217352200) && (WRITE_DATA_ON_TX <= 2243803659) ##1 1) |-> (PADDR >= 1745514448) && (PADDR <= 1958478825));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX == 3572132521) ##4 1) |-> (PADDR >= 2363662361) && (PADDR <= 2556093488));
assert property(@(posedge PCLK) ((PADDR >= 2731409477) && (PADDR <= 2745218119) && (PWDATA >= 275661600) && (PWDATA <= 1704630731) ##1 !PENABLE ##3 1) |-> (PADDR >= 2363662361) && (PADDR <= 2556093488));
assert property(@(posedge PCLK) ((PRDATA >= 2179188739) && (PRDATA <= 4280254718) ##2 (PADDR >= 2739843654) && (PADDR <= 2745218119) ##2 1) |-> (PADDR >= 2177476099) && (PADDR <= 2344480279));
assert property(@(posedge PCLK) ((PADDR >= 2731409477) && (PADDR <= 2745218119) ##4 RX_EMPTY) |-> (PADDR >= 2363662361) && (PADDR <= 2556093488));
assert property(@(posedge PCLK) ((PADDR >= 2731409477) && (PADDR <= 2745218119) && (PWDATA >= 275661600) && (PWDATA <= 1704630731) ##4 !PSLVERR) |-> (PADDR >= 2363662361) && (PADDR <= 2556093488));
assert property(@(posedge PCLK) ((PADDR >= 2731409477) && (PADDR <= 2745218119) && (PWDATA >= 275661600) && (PWDATA <= 1704630731) ##4 !TX_EMPTY) |-> (PADDR >= 2363662361) && (PADDR <= 2556093488));
assert property(@(posedge PCLK) ((PADDR == 1519496629) ##4 1) |-> (PADDR >= 2363662361) && (PADDR <= 2556093488));
assert property(@(posedge PCLK) ((PADDR >= 2731409477) && (PADDR <= 2745218119) && (PWDATA >= 275661600) && (PWDATA <= 1704630731) ##1 PSELx ##3 1) |-> (PADDR >= 2363662361) && (PADDR <= 2556093488));
assert property(@(posedge PCLK) ((PADDR == 1766210002) ##4 1) |-> (PADDR >= 2363662361) && (PADDR <= 2556093488));
assert property(@(posedge PCLK) ((PWDATA == 2069565430) ##4 1) |-> (PADDR >= 2363662361) && (PADDR <= 2556093488));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX == 2069565430) ##4 1) |-> (PADDR >= 2363662361) && (PADDR <= 2556093488));
assert property(@(posedge PCLK) ((PWDATA == 1930147814) ##4 1) |-> (PADDR >= 2363662361) && (PADDR <= 2556093488));
assert property(@(posedge PCLK) ((PADDR == 1856012253) ##4 1) |-> (PADDR >= 2363662361) && (PADDR <= 2556093488));
assert property(@(posedge PCLK) ((PADDR >= 2731409477) && (PADDR <= 2745218119) && (PWDATA >= 275661600) && (PWDATA <= 1704630731) && RX_EMPTY ##4 1) |-> (PADDR >= 2363662361) && (PADDR <= 2556093488));
assert property(@(posedge PCLK) ((PWDATA == 2312168979) ##3 1) |-> (PADDR >= 2363662361) && (PADDR <= 2556093488));
assert property(@(posedge PCLK) ((PADDR >= 2731409477) && (PADDR <= 2745218119) && (PWDATA >= 275661600) && (PWDATA <= 1704630731) ##2 !RX_EMPTY ##2 1) |-> (PADDR >= 2363662361) && (PADDR <= 2556093488));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX == 1930147814) ##4 1) |-> (PADDR >= 2363662361) && (PADDR <= 2556093488));
assert property(@(posedge PCLK) ((PADDR >= 2731409477) && (PADDR <= 2745218119) && (PWDATA >= 275661600) && (PWDATA <= 1704630731) ##1 RX_EMPTY ##3 1) |-> (PADDR >= 2363662361) && (PADDR <= 2556093488));
assert property(@(posedge PCLK) ((PRDATA >= 0) && (PRDATA <= 1668971974) ##2 !INT_TX ##1 (WRITE_DATA_ON_TX >= 2217352200) && (WRITE_DATA_ON_TX <= 2243803659) ##1 1) |-> (PADDR >= 1745514448) && (PADDR <= 1958478825));
assert property(@(posedge PCLK) ((PADDR >= 2731409477) && (PADDR <= 2745218119) && (PWDATA >= 275661600) && (PWDATA <= 1704630731) ##1 !PSLVERR ##3 1) |-> (PADDR >= 2363662361) && (PADDR <= 2556093488));
assert property(@(posedge PCLK) ((PWDATA == 2135888382) ##4 1) |-> (PADDR >= 2363662361) && (PADDR <= 2556093488));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX == 1805574615) ##4 1) |-> (PADDR >= 2363662361) && (PADDR <= 2556093488));
assert property(@(posedge PCLK) ((PADDR >= 2731409477) && (PADDR <= 2745218119) && (PWDATA >= 275661600) && (PWDATA <= 1704630731) ##3 PWRITE ##1 1) |-> (PADDR >= 2363662361) && (PADDR <= 2556093488));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX == 2261937677) ##2 1) |-> (PADDR >= 2363662361) && (PADDR <= 2556093488));
assert property(@(posedge PCLK) ((PWDATA == 2524601900) ##4 1) |-> (PADDR >= 2363662361) && (PADDR <= 2556093488));
assert property(@(posedge PCLK) (!INT_TX ##1 (WRITE_DATA_ON_TX >= 2217352200) && (WRITE_DATA_ON_TX <= 2243803659) && TX_EMPTY ##1 1) |-> (PADDR >= 1745514448) && (PADDR <= 1958478825));
assert property(@(posedge PCLK) ((PADDR >= 2731409477) && (PADDR <= 2745218119) && (PWDATA >= 275661600) && (PWDATA <= 1704630731) ##3 !PENABLE ##1 1) |-> (PADDR >= 2363662361) && (PADDR <= 2556093488));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2458066469) && (READ_DATA_ON_RX <= 4280254718) ##2 (PADDR >= 2739843654) && (PADDR <= 2745218119) ##2 1) |-> (PADDR >= 2177476099) && (PADDR <= 2344480279));
assert property(@(posedge PCLK) (!PENABLE && (PADDR >= 2731409477) && (PADDR <= 2745218119) && (PWDATA >= 275661600) && (PWDATA <= 1704630731) ##4 1) |-> (PADDR >= 2363662361) && (PADDR <= 2556093488));
assert property(@(posedge PCLK) (!INT_TX ##1 (WRITE_DATA_ON_TX >= 2217352200) && (WRITE_DATA_ON_TX <= 2243803659) ##1 PSELx) |-> (PADDR >= 1745514448) && (PADDR <= 1958478825));
assert property(@(posedge PCLK) ((PADDR >= 2731409477) && (PADDR <= 2745218119) && (PWDATA >= 275661600) && (PWDATA <= 1704630731) ##2 !PSELx ##2 1) |-> (PADDR >= 2363662361) && (PADDR <= 2556093488));
assert property(@(posedge PCLK) ((PADDR >= 2731409477) && (PADDR <= 2745218119) && (PWDATA >= 275661600) && (PWDATA <= 1704630731) ##4 PSELx) |-> (PADDR >= 2363662361) && (PADDR <= 2556093488));
assert property(@(posedge PCLK) (!INT_TX ##1 (WRITE_DATA_ON_TX >= 2217352200) && (WRITE_DATA_ON_TX <= 2243803659) && PSLVERR ##1 1) |-> (PADDR >= 1745514448) && (PADDR <= 1958478825));
assert property(@(posedge PCLK) ((PADDR >= 2731409477) && (PADDR <= 2745218119) ##4 INT_RX) |-> (PADDR >= 2363662361) && (PADDR <= 2556093488));
assert property(@(posedge PCLK) (!INT_TX ##1 (WRITE_DATA_ON_TX >= 2217352200) && (WRITE_DATA_ON_TX <= 2243803659) && ERROR ##1 1) |-> (PADDR >= 1745514448) && (PADDR <= 1958478825));
assert property(@(posedge PCLK) (!INT_TX ##1 (WRITE_DATA_ON_TX >= 2217352200) && (WRITE_DATA_ON_TX <= 2243803659) ##1 INT_TX) |-> (PADDR >= 1745514448) && (PADDR <= 1958478825));
assert property(@(posedge PCLK) ((PADDR >= 2731409477) && (PADDR <= 2745218119) && (PWDATA >= 275661600) && (PWDATA <= 1704630731) ##2 PENABLE ##2 1) |-> (PADDR >= 2363662361) && (PADDR <= 2556093488));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX == 2312168979) ##3 1) |-> (PADDR >= 2363662361) && (PADDR <= 2556093488));
assert property(@(posedge PCLK) ((PADDR == 2731409477) ##4 1) |-> (PADDR >= 2363662361) && (PADDR <= 2556093488));
assert property(@(posedge PCLK) ((PRDATA == 3572132521) ##4 1) |-> (PADDR >= 2363662361) && (PADDR <= 2556093488));
assert property(@(posedge PCLK) ((PRDATA >= 2458066469) && (PRDATA <= 4280254718) ##2 (PADDR >= 2739843654) && (PADDR <= 2745218119) ##2 1) |-> (PADDR >= 2177476099) && (PADDR <= 2344480279));
assert property(@(posedge PCLK) (!INT_TX ##1 (WRITE_DATA_ON_TX >= 2217352200) && (WRITE_DATA_ON_TX <= 2243803659) && INT_TX ##1 1) |-> (PADDR >= 1745514448) && (PADDR <= 1958478825));
assert property(@(posedge PCLK) ((PADDR >= 2731409477) && (PADDR <= 2745218119) && (PRDATA >= 3572132521) && (PRDATA <= 3836691145) && (PWDATA >= 275661600) && (PWDATA <= 1704630731) ##4 1) |-> (PADDR >= 2363662361) && (PADDR <= 2556093488));
assert property(@(posedge PCLK) ((PWDATA == 1805574615) ##4 1) |-> (PADDR >= 2363662361) && (PADDR <= 2556093488));
assert property(@(posedge PCLK) (!INT_TX ##1 (WRITE_DATA_ON_TX >= 2217352200) && (WRITE_DATA_ON_TX <= 2243803659) ##1 !INT_RX) |-> (PADDR >= 1745514448) && (PADDR <= 1958478825));
assert property(@(posedge PCLK) (!INT_TX ##1 (WRITE_DATA_ON_TX >= 2217352200) && (WRITE_DATA_ON_TX <= 2243803659) ##1 TX_EMPTY) |-> (PADDR >= 1745514448) && (PADDR <= 1958478825));
assert property(@(posedge PCLK) ((PADDR >= 2731409477) && (PADDR <= 2745218119) && (PWDATA >= 275661600) && (PWDATA <= 1704630731) ##3 !INT_TX ##1 1) |-> (PADDR >= 2363662361) && (PADDR <= 2556093488));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX == 2396555805) ##3 1) |-> (PADDR >= 2363662361) && (PADDR <= 2556093488));
assert property(@(posedge PCLK) ((PADDR >= 2731409477) && (PADDR <= 2745218119) && (PWDATA >= 275661600) && (PWDATA <= 1704630731) ##1 INT_RX ##3 1) |-> (PADDR >= 2363662361) && (PADDR <= 2556093488));
assert property(@(posedge PCLK) (!INT_TX ##1 !PENABLE && (WRITE_DATA_ON_TX >= 2217352200) && (WRITE_DATA_ON_TX <= 2243803659) ##1 1) |-> (PADDR >= 1745514448) && (PADDR <= 1958478825));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX == 275661600) ##4 1) |-> (PADDR >= 2363662361) && (PADDR <= 2556093488));
assert property(@(posedge PCLK) (!INT_TX ##1 (WRITE_DATA_ON_TX >= 2217352200) && (WRITE_DATA_ON_TX <= 2243803659) ##1 !RX_EMPTY) |-> (PADDR >= 1745514448) && (PADDR <= 1958478825));
assert property(@(posedge PCLK) (!ERROR ##2 (PADDR >= 2739843654) && (PADDR <= 2745218119) ##2 1) |-> (PADDR >= 2177476099) && (PADDR <= 2344480279));
assert property(@(posedge PCLK) (!PSLVERR ##2 (PADDR >= 2739843654) && (PADDR <= 2745218119) ##2 1) |-> (PADDR >= 2177476099) && (PADDR <= 2344480279));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX == 2524601900) ##4 1) |-> (PADDR >= 2363662361) && (PADDR <= 2556093488));
assert property(@(posedge PCLK) ((PADDR == 1683649480) ##4 1) |-> (PADDR >= 2363662361) && (PADDR <= 2556093488));
assert property(@(posedge PCLK) ((PADDR >= 2731409477) && (PADDR <= 2745218119) && (PWDATA >= 275661600) && (PWDATA <= 1704630731) ##2 !INT_RX ##2 1) |-> (PADDR >= 2363662361) && (PADDR <= 2556093488));
assert property(@(posedge PCLK) ((PADDR >= 2731409477) && (PADDR <= 2745218119) && (PWDATA >= 275661600) && (PWDATA <= 1704630731) ##4 !PENABLE) |-> (PADDR >= 2363662361) && (PADDR <= 2556093488));
assert property(@(posedge PCLK) ((PADDR >= 2731409477) && (PADDR <= 2745218119) && (PWDATA >= 275661600) && (PWDATA <= 1704630731) && (READ_DATA_ON_RX >= 3572132521) && (READ_DATA_ON_RX <= 3836691145) ##4 1) |-> (PADDR >= 2363662361) && (PADDR <= 2556093488));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2179188739) && (READ_DATA_ON_RX <= 4280254718) ##2 (PADDR >= 2739843654) && (PADDR <= 2745218119) ##2 1) |-> (PADDR >= 2177476099) && (PADDR <= 2344480279));
assert property(@(posedge PCLK) (!PSLVERR && (PADDR >= 2731409477) && (PADDR <= 2745218119) ##4 1) |-> (PADDR >= 2363662361) && (PADDR <= 2556093488));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX == 2529444909) ##3 1) |-> (PADDR >= 2363662361) && (PADDR <= 2556093488));
assert property(@(posedge PCLK) ((PADDR >= 2731409477) && (PADDR <= 2745218119) && (PWDATA >= 275661600) && (PWDATA <= 1704630731) ##4 !INT_TX) |-> (PADDR >= 2363662361) && (PADDR <= 2556093488));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX == 2520440876) ##1 1) |-> (PADDR >= 1745514448) && (PADDR <= 1958478825));
assert property(@(posedge PCLK) ((PWDATA == 2217352200) ##1 1) |-> (PADDR >= 1745514448) && (PADDR <= 1958478825));
assert property(@(posedge PCLK) ((PRDATA == 2520440876) ##1 1) |-> (PADDR >= 1745514448) && (PADDR <= 1958478825));
assert property(@(posedge PCLK) (!INT_TX && (PWDATA >= 2436760098) && (PWDATA <= 4294534911) ##1 (WRITE_DATA_ON_TX >= 2217352200) && (WRITE_DATA_ON_TX <= 2243803659) ##1 1) |-> (PADDR >= 1745514448) && (PADDR <= 1958478825));
assert property(@(posedge PCLK) ((PRDATA >= 2134552062) && (PRDATA <= 2841987666) ##1 !INT_TX ##1 (WRITE_DATA_ON_TX >= 2217352200) && (WRITE_DATA_ON_TX <= 2243803659) ##1 1) |-> (PADDR >= 1745514448) && (PADDR <= 1958478825));
assert property(@(posedge PCLK) ((PWDATA >= 0) && (PWDATA <= 2148852224) ##2 !INT_TX ##1 (WRITE_DATA_ON_TX >= 2217352200) && (WRITE_DATA_ON_TX <= 2243803659) ##1 1) |-> (PADDR >= 1745514448) && (PADDR <= 1958478825));
assert property(@(posedge PCLK) (!PSELx ##1 !INT_TX ##1 (WRITE_DATA_ON_TX >= 2217352200) && (WRITE_DATA_ON_TX <= 2243803659) ##1 1) |-> (PADDR >= 1745514448) && (PADDR <= 1958478825));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX == 2217352200) ##1 1) |-> (PADDR >= 1745514448) && (PADDR <= 1958478825));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666) ##1 !INT_TX ##1 (WRITE_DATA_ON_TX >= 2217352200) && (WRITE_DATA_ON_TX <= 2243803659) ##1 1) |-> (PADDR >= 1745514448) && (PADDR <= 1958478825));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 10325249) && (WRITE_DATA_ON_TX <= 2148852224) ##2 !INT_TX ##1 (WRITE_DATA_ON_TX >= 2217352200) && (WRITE_DATA_ON_TX <= 2243803659) ##1 1) |-> (PADDR >= 1745514448) && (PADDR <= 1958478825));
assert property(@(posedge PCLK) ((PADDR == 1777496531) ##1 1) |-> (PADDR >= 1745514448) && (PADDR <= 1958478825));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 2148852224) ##2 !INT_TX ##1 (WRITE_DATA_ON_TX >= 2217352200) && (WRITE_DATA_ON_TX <= 2243803659) ##1 1) |-> (PADDR >= 1745514448) && (PADDR <= 1958478825));
assert property(@(posedge PCLK) (!INT_TX && (WRITE_DATA_ON_TX >= 2436760098) && (WRITE_DATA_ON_TX <= 4294534911) ##1 (WRITE_DATA_ON_TX >= 2217352200) && (WRITE_DATA_ON_TX <= 2243803659) ##1 1) |-> (PADDR >= 1745514448) && (PADDR <= 1958478825));
assert property(@(posedge PCLK) ((PWDATA >= 10325249) && (PWDATA <= 2148852224) ##2 !INT_TX ##1 (WRITE_DATA_ON_TX >= 2217352200) && (WRITE_DATA_ON_TX <= 2243803659) ##1 1) |-> (PADDR >= 1745514448) && (PADDR <= 1958478825));
assert property(@(posedge PCLK) ((PWDATA >= 0) && (PWDATA <= 3884929743) ##2 !INT_TX ##1 (WRITE_DATA_ON_TX >= 2217352200) && (WRITE_DATA_ON_TX <= 2243803659) ##1 1) |-> (PADDR >= 1745514448) && (PADDR <= 1958478825));
assert property(@(posedge PCLK) ((PRDATA == 2456952868) ##2 1) |-> (PADDR >= 1745514448) && (PADDR <= 1958478825));
assert property(@(posedge PCLK) ((PWDATA == 2243803659) ##1 1) |-> (PADDR >= 1745514448) && (PADDR <= 1958478825));
assert property(@(posedge PCLK) ((PWDATA >= 0) && (PWDATA <= 1718647756) ##2 !INT_TX ##1 (WRITE_DATA_ON_TX >= 2217352200) && (WRITE_DATA_ON_TX <= 2243803659) ##1 1) |-> (PADDR >= 1745514448) && (PADDR <= 1958478825));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX == 2456952868) ##2 1) |-> (PADDR >= 1745514448) && (PADDR <= 1958478825));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 1718647756) ##2 !INT_TX ##1 (WRITE_DATA_ON_TX >= 2217352200) && (WRITE_DATA_ON_TX <= 2243803659) ##1 1) |-> (PADDR >= 1745514448) && (PADDR <= 1958478825));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX == 2243803659) ##1 1) |-> (PADDR >= 1745514448) && (PADDR <= 1958478825));
assert property(@(posedge PCLK) ((PADDR == 1522998709) ##1 1) |-> (PADDR >= 1745514448) && (PADDR <= 1958478825));
assert property(@(posedge PCLK) ((PWDATA == 1875898847) ##1 1) |-> (PADDR >= 1745514448) && (PADDR <= 1958478825));
assert property(@(posedge PCLK) ((PWDATA == 2034649586) ##1 1) |-> (PADDR >= 1745514448) && (PADDR <= 1958478825));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 10325249) && (WRITE_DATA_ON_TX <= 3888476879) ##2 !INT_TX ##1 (WRITE_DATA_ON_TX >= 2217352200) && (WRITE_DATA_ON_TX <= 2243803659) ##1 1) |-> (PADDR >= 1745514448) && (PADDR <= 1958478825));
assert property(@(posedge PCLK) ((PRDATA == 3921807059) ##1 1) |-> (PADDR >= 1745514448) && (PADDR <= 1958478825));
assert property(@(posedge PCLK) (!INT_RX && !INT_TX ##1 (WRITE_DATA_ON_TX >= 2217352200) && (WRITE_DATA_ON_TX <= 2243803659) ##1 1) |-> (PADDR >= 1745514448) && (PADDR <= 1958478825));
assert property(@(posedge PCLK) ((PRDATA == 2230024713) ##2 1) |-> (PADDR >= 1745514448) && (PADDR <= 1958478825));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX == 2034649586) ##1 1) |-> (PADDR >= 1745514448) && (PADDR <= 1958478825));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX == 2825674320) ##1 1) |-> (PADDR >= 1745514448) && (PADDR <= 1958478825));
assert property(@(posedge PCLK) (!INT_TX && !RX_EMPTY ##1 (WRITE_DATA_ON_TX >= 2217352200) && (WRITE_DATA_ON_TX <= 2243803659) ##1 1) |-> (PADDR >= 1745514448) && (PADDR <= 1958478825));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX == 3921807059) ##1 1) |-> (PADDR >= 1745514448) && (PADDR <= 1958478825));
assert property(@(posedge PCLK) (PWRITE ##2 !INT_TX ##1 (WRITE_DATA_ON_TX >= 2217352200) && (WRITE_DATA_ON_TX <= 2243803659) ##1 1) |-> (PADDR >= 1745514448) && (PADDR <= 1958478825));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3884929743) ##2 !INT_TX ##1 (WRITE_DATA_ON_TX >= 2217352200) && (WRITE_DATA_ON_TX <= 2243803659) ##1 1) |-> (PADDR >= 1745514448) && (PADDR <= 1958478825));
assert property(@(posedge PCLK) ((PWDATA >= 10325249) && (PWDATA <= 3888476879) ##2 !INT_TX ##1 (WRITE_DATA_ON_TX >= 2217352200) && (WRITE_DATA_ON_TX <= 2243803659) ##1 1) |-> (PADDR >= 1745514448) && (PADDR <= 1958478825));
assert property(@(posedge PCLK) ((PWDATA == 1979893228) ##1 1) |-> (PADDR >= 1745514448) && (PADDR <= 1958478825));
assert property(@(posedge PCLK) ((PWDATA == 2366969370) ##1 1) |-> (PADDR >= 1745514448) && (PADDR <= 1958478825));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX == 1979893228) ##1 1) |-> (PADDR >= 1745514448) && (PADDR <= 1958478825));
assert property(@(posedge PCLK) ((PWDATA == 2825674320) ##1 1) |-> (PADDR >= 1745514448) && (PADDR <= 1958478825));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX == 1875898847) ##1 1) |-> (PADDR >= 1745514448) && (PADDR <= 1958478825));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX == 2366969370) ##1 1) |-> (PADDR >= 1745514448) && (PADDR <= 1958478825));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX == 2230024713) ##2 1) |-> (PADDR >= 1745514448) && (PADDR <= 1958478825));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 2148852224) ##1 !INT_TX ##1 (WRITE_DATA_ON_TX >= 2217352200) && (WRITE_DATA_ON_TX <= 2243803659) ##1 1) |-> (PADDR >= 1745514448) && (PADDR <= 1958478825));
assert property(@(posedge PCLK) ((PADDR >= 2177476099) && (PADDR <= 2344480279) ##2 (WRITE_DATA_ON_TX >= 2217352200) && (WRITE_DATA_ON_TX <= 2243803659) ##1 1) |-> (PADDR >= 1745514448) && (PADDR <= 1958478825));
assert property(@(posedge PCLK) (!TX_EMPTY ##2 (PADDR >= 2739843654) && (PADDR <= 2745218119) ##2 1) |-> (PADDR >= 2177476099) && (PADDR <= 2344480279));
assert property(@(posedge PCLK) ((PWDATA >= 0) && (PWDATA <= 2148852224) ##1 !INT_TX ##1 (WRITE_DATA_ON_TX >= 2217352200) && (WRITE_DATA_ON_TX <= 2243803659) ##1 1) |-> (PADDR >= 1745514448) && (PADDR <= 1958478825));
assert property(@(posedge PCLK) ((PWDATA >= 10325249) && (PWDATA <= 1843535323) ##2 !INT_TX ##1 (WRITE_DATA_ON_TX >= 2217352200) && (WRITE_DATA_ON_TX <= 2243803659) ##1 1) |-> (PADDR >= 1745514448) && (PADDR <= 1958478825));
assert property(@(posedge PCLK) ((PADDR >= 2165231618) && (PADDR <= 2344480279) ##2 (WRITE_DATA_ON_TX >= 2217352200) && (WRITE_DATA_ON_TX <= 2243803659) ##1 1) |-> (PADDR >= 1745514448) && (PADDR <= 1958478825));
assert property(@(posedge PCLK) (!INT_TX ##2 (PADDR >= 2739843654) && (PADDR <= 2745218119) ##2 1) |-> (PADDR >= 2177476099) && (PADDR <= 2344480279));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 10325249) && (WRITE_DATA_ON_TX <= 1843535323) ##2 !INT_TX ##1 (WRITE_DATA_ON_TX >= 2217352200) && (WRITE_DATA_ON_TX <= 2243803659) ##1 1) |-> (PADDR >= 1745514448) && (PADDR <= 1958478825));
assert property(@(posedge PCLK) (!INT_TX && !PENABLE ##1 (WRITE_DATA_ON_TX >= 2217352200) && (WRITE_DATA_ON_TX <= 2243803659) ##1 1) |-> (PADDR >= 1745514448) && (PADDR <= 1958478825));
assert property(@(posedge PCLK) ((PWDATA >= 2171160066) && (PWDATA <= 4294534911) ##1 (PADDR >= 2739843654) && (PADDR <= 2745218119) ##2 1) |-> (PADDR >= 2177476099) && (PADDR <= 2344480279));
assert property(@(posedge PCLK) ((PWDATA == 2238920714) ##1 1) |-> (PADDR >= 2177476099) && (PADDR <= 2344480279));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911) ##1 (PADDR >= 2739843654) && (PADDR <= 2745218119) ##2 1) |-> (PADDR >= 2177476099) && (PADDR <= 2344480279));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX == 2238920714) ##1 1) |-> (PADDR >= 2177476099) && (PADDR <= 2344480279));
assert property(@(posedge PCLK) ((PWDATA == 2597180469) ##1 1) |-> (PADDR >= 2177476099) && (PADDR <= 2344480279));
assert property(@(posedge PCLK) ((PADDR >= 2739843654) && (PADDR <= 2745218119) ##1 INT_TX ##1 1) |-> (PADDR >= 2177476099) && (PADDR <= 2344480279));
assert property(@(posedge PCLK) ((PADDR == 2121917436) ##2 1) |-> (PADDR >= 2177476099) && (PADDR <= 2344480279));
assert property(@(posedge PCLK) (INT_TX ##1 !INT_TX ##1 (WRITE_DATA_ON_TX >= 2217352200) && (WRITE_DATA_ON_TX <= 2243803659) ##1 1) |-> (PADDR >= 1745514448) && (PADDR <= 1958478825));
assert property(@(posedge PCLK) ((PADDR >= 2739843654) && (PADDR <= 2745218119) ##1 (PRDATA >= 992202102) && (PRDATA <= 3569020585) ##1 1) |-> (PADDR >= 2177476099) && (PADDR <= 2344480279));
assert property(@(posedge PCLK) ((PADDR >= 2739843654) && (PADDR <= 2745218119) && (PWDATA >= 1704630731) && (PWDATA <= 2285668368) ##2 1) |-> (PADDR >= 2177476099) && (PADDR <= 2344480279));
assert property(@(posedge PCLK) ((PADDR >= 2739843654) && (PADDR <= 2745218119) ##2 !RX_EMPTY) |-> (PADDR >= 2177476099) && (PADDR <= 2344480279));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1975559659) && (WRITE_DATA_ON_TX <= 2567826482) ##1 (PADDR >= 2739843654) && (PADDR <= 2745218119) ##2 1) |-> (PADDR >= 2177476099) && (PADDR <= 2344480279));
assert property(@(posedge PCLK) ((PADDR >= 2739843654) && (PADDR <= 2745218119) ##1 (PWDATA >= 708584276) && (PWDATA <= 3248448131) ##1 1) |-> (PADDR >= 2177476099) && (PADDR <= 2344480279));
assert property(@(posedge PCLK) ((PWDATA == 2285668368) ##2 1) |-> (PADDR >= 2177476099) && (PADDR <= 2344480279));
assert property(@(posedge PCLK) ((PWDATA >= 1975559659) && (PWDATA <= 2567826482) ##1 (PADDR >= 2739843654) && (PADDR <= 2745218119) ##2 1) |-> (PADDR >= 2177476099) && (PADDR <= 2344480279));
assert property(@(posedge PCLK) (!INT_RX && (PADDR >= 2739843654) && (PADDR <= 2745218119) ##2 1) |-> (PADDR >= 2177476099) && (PADDR <= 2344480279));
assert property(@(posedge PCLK) ((PADDR >= 2739843654) && (PADDR <= 2745218119) ##1 TX_EMPTY ##1 1) |-> (PADDR >= 2177476099) && (PADDR <= 2344480279));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX == 1987289068) ##2 1) |-> (PADDR >= 2177476099) && (PADDR <= 2344480279));
assert property(@(posedge PCLK) (TX_EMPTY ##1 !INT_TX ##1 (WRITE_DATA_ON_TX >= 2217352200) && (WRITE_DATA_ON_TX <= 2243803659) ##1 1) |-> (PADDR >= 1745514448) && (PADDR <= 1958478825));
assert property(@(posedge PCLK) ((PADDR >= 2739843654) && (PADDR <= 2745218119) ##1 (READ_DATA_ON_RX >= 992202102) && (READ_DATA_ON_RX <= 3569020585) ##1 1) |-> (PADDR >= 2177476099) && (PADDR <= 2344480279));
assert property(@(posedge PCLK) ((PADDR == 2627390521) ##4 1) |-> (PADDR >= 2177476099) && (PADDR <= 2344480279));
assert property(@(posedge PCLK) ((PADDR >= 2739843654) && (PADDR <= 2745218119) ##1 !PENABLE ##1 1) |-> (PADDR >= 2177476099) && (PADDR <= 2344480279));
assert property(@(posedge PCLK) (!RX_EMPTY && (PADDR >= 2739843654) && (PADDR <= 2745218119) ##2 1) |-> (PADDR >= 2177476099) && (PADDR <= 2344480279));
assert property(@(posedge PCLK) ((PADDR >= 2739843654) && (PADDR <= 2745218119) ##1 (WRITE_DATA_ON_TX >= 708584276) && (WRITE_DATA_ON_TX <= 3248448131) ##1 1) |-> (PADDR >= 2177476099) && (PADDR <= 2344480279));
assert property(@(posedge PCLK) ((PADDR >= 2739843654) && (PADDR <= 2745218119) ##1 PSLVERR ##1 1) |-> (PADDR >= 2177476099) && (PADDR <= 2344480279));
assert property(@(posedge PCLK) (!INT_TX && (PADDR >= 2739843654) && (PADDR <= 2745218119) ##2 1) |-> (PADDR >= 2177476099) && (PADDR <= 2344480279));
assert property(@(posedge PCLK) ((PADDR >= 2739843654) && (PADDR <= 2745218119) ##1 (PADDR >= 281495841) && (PADDR <= 3553627815) ##1 1) |-> (PADDR >= 2177476099) && (PADDR <= 2344480279));
assert property(@(posedge PCLK) ((PADDR >= 2739843654) && (PADDR <= 2745218119) && PENABLE ##2 1) |-> (PADDR >= 2177476099) && (PADDR <= 2344480279));
assert property(@(posedge PCLK) ((PADDR >= 2739843654) && (PADDR <= 2745218119) ##2 !INT_RX) |-> (PADDR >= 2177476099) && (PADDR <= 2344480279));
assert property(@(posedge PCLK) ((PADDR >= 2739843654) && (PADDR <= 2745218119) ##1 !PWRITE ##1 1) |-> (PADDR >= 2177476099) && (PADDR <= 2344480279));
assert property(@(posedge PCLK) ((PRDATA == 1987289068) ##2 1) |-> (PADDR >= 2177476099) && (PADDR <= 2344480279));
assert property(@(posedge PCLK) ((PADDR >= 2739843654) && (PADDR <= 2745218119) ##2 ERROR) |-> (PADDR >= 2177476099) && (PADDR <= 2344480279));
assert property(@(posedge PCLK) ((PADDR >= 2739843654) && (PADDR <= 2745218119) && (WRITE_DATA_ON_TX >= 1704630731) && (WRITE_DATA_ON_TX <= 2285668368) ##2 1) |-> (PADDR >= 2177476099) && (PADDR <= 2344480279));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX == 2597180469) ##1 1) |-> (PADDR >= 2177476099) && (PADDR <= 2344480279));
assert property(@(posedge PCLK) ((PADDR == 2739843654) ##2 1) |-> (PADDR >= 2177476099) && (PADDR <= 2344480279));
assert property(@(posedge PCLK) (!TX_EMPTY && (PADDR >= 2739843654) && (PADDR <= 2745218119) ##2 1) |-> (PADDR >= 2177476099) && (PADDR <= 2344480279));
assert property(@(posedge PCLK) ((PADDR >= 2739843654) && (PADDR <= 2745218119) ##2 PSLVERR) |-> (PADDR >= 2177476099) && (PADDR <= 2344480279));
assert property(@(posedge PCLK) ((PADDR == 2464044069) ##2 1) |-> (PADDR >= 2177476099) && (PADDR <= 2344480279));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX == 2285668368) ##2 1) |-> (PADDR >= 2177476099) && (PADDR <= 2344480279));
assert property(@(posedge PCLK) ((PADDR >= 2739843654) && (PADDR <= 2745218119) ##1 ERROR ##1 1) |-> (PADDR >= 2177476099) && (PADDR <= 2344480279));
assert property(@(posedge PCLK) (!RX_EMPTY ##1 !INT_TX ##1 (WRITE_DATA_ON_TX >= 2217352200) && (WRITE_DATA_ON_TX <= 2243803659) ##1 1) |-> (PADDR >= 1745514448) && (PADDR <= 1958478825));
assert property(@(posedge PCLK) ((PADDR >= 0) && (PADDR <= 1744451023) ##1 (PRDATA >= 2134552062) && (PRDATA <= 2917650523) ##2 (PWDATA >= 2638064186) && (PWDATA <= 2653950524)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) ((PADDR >= 2002028014) && (PADDR <= 2320081940) ##2 (WRITE_DATA_ON_TX >= 2217352200) && (WRITE_DATA_ON_TX <= 2243803659) ##1 1) |-> (PADDR >= 1745514448) && (PADDR <= 1958478825));
assert property(@(posedge PCLK) (!INT_RX ##1 !INT_TX ##1 (WRITE_DATA_ON_TX >= 2217352200) && (WRITE_DATA_ON_TX <= 2243803659) ##1 1) |-> (PADDR >= 1745514448) && (PADDR <= 1958478825));
assert property(@(posedge PCLK) ((PWDATA >= 1975559659) && (PWDATA <= 3938980565) ##1 (PADDR >= 2739843654) && (PADDR <= 2745218119) ##2 1) |-> (PADDR >= 2177476099) && (PADDR <= 2344480279));
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 3003382374) ##3 (WRITE_DATA_ON_TX >= 2217352200) && (WRITE_DATA_ON_TX <= 2243803659) ##1 1) |-> (PADDR >= 1745514448) && (PADDR <= 1958478825));
assert property(@(posedge PCLK) ((PRDATA >= 2575674419) && (PRDATA <= 4288916223) ##1 (PADDR >= 2739843654) && (PADDR <= 2745218119) ##2 1) |-> (PADDR >= 2177476099) && (PADDR <= 2344480279));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223) ##1 !INT_TX ##1 (WRITE_DATA_ON_TX >= 2217352200) && (WRITE_DATA_ON_TX <= 2243803659) ##1 1) |-> (PADDR >= 1745514448) && (PADDR <= 1958478825));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1975559659) && (WRITE_DATA_ON_TX <= 3938980565) ##1 (PADDR >= 2739843654) && (PADDR <= 2745218119) ##2 1) |-> (PADDR >= 2177476099) && (PADDR <= 2344480279));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2575674419) && (READ_DATA_ON_RX <= 4288916223) ##1 (PADDR >= 2739843654) && (PADDR <= 2745218119) ##2 1) |-> (PADDR >= 2177476099) && (PADDR <= 2344480279));
assert property(@(posedge PCLK) (PENABLE ##1 (PADDR >= 2739843654) && (PADDR <= 2745218119) ##2 1) |-> (PADDR >= 2177476099) && (PADDR <= 2344480279));
assert property(@(posedge PCLK) ((PRDATA >= 2447213603) && (PRDATA <= 4288916223) ##1 !INT_TX ##1 (WRITE_DATA_ON_TX >= 2217352200) && (WRITE_DATA_ON_TX <= 2243803659) ##1 1) |-> (PADDR >= 1745514448) && (PADDR <= 1958478825));
assert property(@(posedge PCLK) ((PADDR == 1978524651) ##2 1) |-> (PADDR >= 1959869417) && (PADDR <= 2165231618));
assert property(@(posedge PCLK) ((PADDR == 2115098108) ##2 1) |-> (PADDR >= 1959869417) && (PADDR <= 2165231618));
assert property(@(posedge PCLK) (!PWRITE && (PWDATA >= 2808040014) && (PWDATA <= 2848142931) ##1 !INT_RX ##3 1) |-> (PADDR >= 1959869417) && (PADDR <= 2165231618));
assert property(@(posedge PCLK) (PSELx ##2 (PADDR >= 2739843654) && (PADDR <= 2745218119) ##2 1) |-> (PADDR >= 2177476099) && (PADDR <= 2344480279));
assert property(@(posedge PCLK) ((PWDATA >= 2808040014) && (PWDATA <= 2848142931) ##3 !INT_RX ##1 1) |-> (PADDR >= 1959869417) && (PADDR <= 2165231618));
assert property(@(posedge PCLK) (!PWRITE && (PWDATA >= 2808040014) && (PWDATA <= 2848142931) ##4 RX_EMPTY) |-> (PADDR >= 1959869417) && (PADDR <= 2165231618));
assert property(@(posedge PCLK) ((PRDATA == 833184611) ##4 1) |-> (PADDR >= 1959869417) && (PADDR <= 2165231618));
assert property(@(posedge PCLK) ((PRDATA >= 2432785954) && (PRDATA <= 4288916223) ##1 (PADDR >= 2739843654) && (PADDR <= 2745218119) ##2 1) |-> (PADDR >= 2177476099) && (PADDR <= 2344480279));
assert property(@(posedge PCLK) ((PADDR == 1858117597) ##2 1) |-> (PADDR >= 1959869417) && (PADDR <= 2165231618));
assert property(@(posedge PCLK) ((PRDATA == 2222137864) ##1 1) |-> (PADDR >= 1959869417) && (PADDR <= 2165231618));
assert property(@(posedge PCLK) ((PADDR == 1123361669) ##4 1) |-> (PADDR >= 1959869417) && (PADDR <= 2165231618));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX == 1823520729) ##1 1) |-> (PADDR >= 1959869417) && (PADDR <= 2165231618));
assert property(@(posedge PCLK) (!PWRITE && (PWDATA >= 2808040014) && (PWDATA <= 2848142931) ##4 !PSLVERR) |-> (PADDR >= 1959869417) && (PADDR <= 2165231618));
assert property(@(posedge PCLK) ((PRDATA == 2165787138) ##1 1) |-> (PADDR >= 1959869417) && (PADDR <= 2165231618));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX == 1900411362) ##1 1) |-> (PADDR >= 1959869417) && (PADDR <= 2165231618));
assert property(@(posedge PCLK) (!PWRITE && (PWDATA >= 2808040014) && (PWDATA <= 2848142931) ##3 !PSLVERR ##1 1) |-> (PADDR >= 1959869417) && (PADDR <= 2165231618));
assert property(@(posedge PCLK) (!PWRITE && (PWDATA >= 2808040014) && (PWDATA <= 2848142931) ##2 INT_RX ##2 1) |-> (PADDR >= 1959869417) && (PADDR <= 2165231618));
assert property(@(posedge PCLK) (!PWRITE && (PWDATA >= 2808040014) && (PWDATA <= 2848142931) ##4 INT_RX) |-> (PADDR >= 1959869417) && (PADDR <= 2165231618));
assert property(@(posedge PCLK) ((PADDR == 2200494598) ##4 1) |-> (PADDR >= 1959869417) && (PADDR <= 2165231618));
assert property(@(posedge PCLK) ((PRDATA == 1637321667) ##1 1) |-> (PADDR >= 1959869417) && (PADDR <= 2165231618));
assert property(@(posedge PCLK) ((PWDATA >= 2808040014) && (PWDATA <= 2848142931) ##3 !RX_EMPTY ##1 1) |-> (PADDR >= 1959869417) && (PADDR <= 2165231618));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX == 2165787138) ##1 1) |-> (PADDR >= 1959869417) && (PADDR <= 2165231618));
assert property(@(posedge PCLK) (!INT_TX && !PWRITE && (PWDATA >= 2808040014) && (PWDATA <= 2848142931) ##4 1) |-> (PADDR >= 1959869417) && (PADDR <= 2165231618));
assert property(@(posedge PCLK) (!PWRITE && (PWDATA >= 2808040014) && (PWDATA <= 2848142931) ##4 !INT_TX) |-> (PADDR >= 1959869417) && (PADDR <= 2165231618));
assert property(@(posedge PCLK) (!PWRITE && (PWDATA >= 2808040014) && (PWDATA <= 2848142931) && PSELx ##4 1) |-> (PADDR >= 1959869417) && (PADDR <= 2165231618));
assert property(@(posedge PCLK) (!PENABLE && !PWRITE && (PWDATA >= 2808040014) && (PWDATA <= 2848142931) ##4 1) |-> (PADDR >= 1959869417) && (PADDR <= 2165231618));
assert property(@(posedge PCLK) (!PWRITE && (PWDATA >= 2808040014) && (PWDATA <= 2848142931) ##4 !TX_EMPTY) |-> (PADDR >= 1959869417) && (PADDR <= 2165231618));
assert property(@(posedge PCLK) ((PWDATA == 2201641478) ##4 1) |-> (PADDR >= 1959869417) && (PADDR <= 2165231618));
assert property(@(posedge PCLK) (!PWRITE && !TX_EMPTY && (PWDATA >= 2808040014) && (PWDATA <= 2848142931) ##4 1) |-> (PADDR >= 1959869417) && (PADDR <= 2165231618));
assert property(@(posedge PCLK) ((PWDATA == 2848142931) ##4 1) |-> (PADDR >= 1959869417) && (PADDR <= 2165231618));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX == 2809088078) ##1 1) |-> (PADDR >= 1959869417) && (PADDR <= 2165231618));
assert property(@(posedge PCLK) (!PWRITE && (PWDATA >= 2808040014) && (PWDATA <= 2848142931) ##1 !INT_TX ##3 1) |-> (PADDR >= 1959869417) && (PADDR <= 2165231618));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX == 833184611) ##4 1) |-> (PADDR >= 1959869417) && (PADDR <= 2165231618));
assert property(@(posedge PCLK) (!PWRITE && (PWDATA >= 2808040014) && (PWDATA <= 2848142931) ##4 !ERROR) |-> (PADDR >= 1959869417) && (PADDR <= 2165231618));
assert property(@(posedge PCLK) (!PWRITE && (PWDATA >= 2808040014) && (PWDATA <= 2848142931) ##3 PSELx ##1 1) |-> (PADDR >= 1959869417) && (PADDR <= 2165231618));
assert property(@(posedge PCLK) ((PRDATA == 1900411362) ##1 1) |-> (PADDR >= 1959869417) && (PADDR <= 2165231618));
assert property(@(posedge PCLK) (!PWRITE && (PWDATA >= 2808040014) && (PWDATA <= 2848142931) ##3 !ERROR ##1 1) |-> (PADDR >= 1959869417) && (PADDR <= 2165231618));
assert property(@(posedge PCLK) (!PWRITE && (PWDATA >= 2808040014) && (PWDATA <= 2848142931) ##1 !RX_EMPTY ##3 1) |-> (PADDR >= 1959869417) && (PADDR <= 2165231618));
assert property(@(posedge PCLK) (!PWRITE && (PWDATA >= 2808040014) && (PWDATA <= 2848142931) ##2 RX_EMPTY ##2 1) |-> (PADDR >= 1959869417) && (PADDR <= 2165231618));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223) ##1 (PADDR >= 2739843654) && (PADDR <= 2745218119) ##2 1) |-> (PADDR >= 2177476099) && (PADDR <= 2344480279));
assert property(@(posedge PCLK) ((PRDATA == 1823520729) ##1 1) |-> (PADDR >= 1959869417) && (PADDR <= 2165231618));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX == 4221509367) ##4 1) |-> (PADDR >= 1959869417) && (PADDR <= 2165231618));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX == 2222137864) ##1 1) |-> (PADDR >= 1959869417) && (PADDR <= 2165231618));
assert property(@(posedge PCLK) ((PWDATA == 2808040014) ##4 1) |-> (PADDR >= 1959869417) && (PADDR <= 2165231618));
assert property(@(posedge PCLK) (!PWRITE && (PWDATA >= 2808040014) && (PWDATA <= 2848142931) ##4 !PENABLE) |-> (PADDR >= 1959869417) && (PADDR <= 2165231618));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX == 1637321667) ##1 1) |-> (PADDR >= 1959869417) && (PADDR <= 2165231618));
assert property(@(posedge PCLK) (!PWRITE && (PWDATA >= 2808040014) && (PWDATA <= 2848142931) && ERROR ##4 1) |-> (PADDR >= 1959869417) && (PADDR <= 2165231618));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX == 2201641478) ##4 1) |-> (PADDR >= 1959869417) && (PADDR <= 2165231618));
assert property(@(posedge PCLK) (PRESETn ##2 1) |-> (PADDR >= 1959869417) && (PADDR <= 2165231618));
assert property(@(posedge PCLK) (!PWRITE && (PWDATA >= 2808040014) && (PWDATA <= 2848142931) ##1 !TX_EMPTY ##3 1) |-> (PADDR >= 1959869417) && (PADDR <= 2165231618));
assert property(@(posedge PCLK) ((PRDATA >= 2447213603) && (PRDATA <= 4288916223) ##1 (PADDR >= 2739843654) && (PADDR <= 2745218119) ##2 1) |-> (PADDR >= 2177476099) && (PADDR <= 2344480279));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX == 2808040014) ##4 1) |-> (PADDR >= 1959869417) && (PADDR <= 2165231618));
assert property(@(posedge PCLK) ((PRDATA == 2809088078) ##1 1) |-> (PADDR >= 1959869417) && (PADDR <= 2165231618));
assert property(@(posedge PCLK) ((PRDATA == 4221509367) ##4 1) |-> (PADDR >= 1959869417) && (PADDR <= 2165231618));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2432785954) && (READ_DATA_ON_RX <= 4288916223) ##1 (PADDR >= 2739843654) && (PADDR <= 2745218119) ##2 1) |-> (PADDR >= 2177476099) && (PADDR <= 2344480279));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX == 2848142931) ##4 1) |-> (PADDR >= 1959869417) && (PADDR <= 2165231618));
assert property(@(posedge PCLK) ((PADDR >= 1522998709) && (PADDR <= 2019717616) ##2 (PADDR >= 2739843654) && (PADDR <= 2745218119) ##2 1) |-> (PADDR >= 2177476099) && (PADDR <= 2344480279));
assert property(@(posedge PCLK) ((PWDATA >= 2808040014) && (PWDATA <= 2848142931) ##4 !PWRITE) |-> (PADDR >= 1959869417) && (PADDR <= 2165231618));
assert property(@(posedge PCLK) ((PADDR >= 1379052452) && (PADDR <= 2002028014) ##2 (PADDR >= 2739843654) && (PADDR <= 2745218119) ##2 1) |-> (PADDR >= 2177476099) && (PADDR <= 2344480279));
assert property(@(posedge PCLK) ((PRDATA >= 2139694079) && (PRDATA <= 4288916223) ##1 (PADDR >= 2739843654) && (PADDR <= 2745218119) ##2 1) |-> (PADDR >= 2177476099) && (PADDR <= 2344480279));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2139694079) && (READ_DATA_ON_RX <= 4288916223) ##1 (PADDR >= 2739843654) && (PADDR <= 2745218119) ##2 1) |-> (PADDR >= 2177476099) && (PADDR <= 2344480279));
assert property(@(posedge PCLK) ((PADDR >= 389988654) && (PADDR <= 1473333167) ##1 (PADDR >= 2739843654) && (PADDR <= 2745218119) ##2 1) |-> (PADDR >= 2177476099) && (PADDR <= 2344480279));
assert property(@(posedge PCLK) (!PWRITE ##1 (PADDR >= 2739843654) && (PADDR <= 2745218119) ##2 1) |-> (PADDR >= 2177476099) && (PADDR <= 2344480279));
assert property(@(posedge PCLK) ((PADDR >= 2569281586) && (PADDR <= 4289956095) ##2 !INT_TX ##1 (WRITE_DATA_ON_TX >= 2217352200) && (WRITE_DATA_ON_TX <= 2243803659) ##1 1) |-> (PADDR >= 1745514448) && (PADDR <= 1958478825));
assert property(@(posedge PCLK) ((PADDR >= 2418570272) && (PADDR <= 4289956095) ##2 !INT_TX ##1 (WRITE_DATA_ON_TX >= 2217352200) && (WRITE_DATA_ON_TX <= 2243803659) ##1 1) |-> (PADDR >= 1745514448) && (PADDR <= 1958478825));
assert property(@(posedge PCLK) ((PADDR >= 2165231618) && (PADDR <= 4289956095) ##2 !INT_TX ##1 (WRITE_DATA_ON_TX >= 2217352200) && (WRITE_DATA_ON_TX <= 2243803659) ##1 1) |-> (PADDR >= 1745514448) && (PADDR <= 1958478825));
assert property(@(posedge PCLK) ((PADDR >= 0) && (PADDR <= 1744451023) ##1 (PADDR >= 2739843654) && (PADDR <= 2745218119) ##2 1) |-> (PADDR >= 2177476099) && (PADDR <= 2344480279));
assert property(@(posedge PCLK) ((PADDR >= 0) && (PADDR <= 1861039069) ##1 (PADDR >= 2739843654) && (PADDR <= 2745218119) ##2 1) |-> (PADDR >= 2177476099) && (PADDR <= 2344480279));
assert property(@(posedge PCLK) ((PADDR >= 0) && (PADDR <= 2147934720) ##1 (PADDR >= 2739843654) && (PADDR <= 2745218119) ##2 1) |-> (PADDR >= 2177476099) && (PADDR <= 2344480279));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1697882058) && (READ_DATA_ON_RX <= 2911857755) ##2 (PRDATA >= 2134552062) && (PRDATA <= 2917650523) ##2 (PWDATA >= 2638064186) && (PWDATA <= 2653950524)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) ((PRDATA >= 1697882058) && (PRDATA <= 2911857755) ##2 (PRDATA >= 2134552062) && (PRDATA <= 2917650523) ##2 (PWDATA >= 2638064186) && (PWDATA <= 2653950524)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2555206192) ##2 (PWDATA >= 2638064186) && (PWDATA <= 2653950524)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) ((PRDATA >= 2134552062) && (PRDATA <= 2917650523) ##2 (PWDATA >= 2638064186) && (PWDATA <= 2653950524) && PWRITE) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) ((PRDATA >= 2134552062) && (PRDATA <= 2917650523) && (WRITE_DATA_ON_TX >= 147393297) && (WRITE_DATA_ON_TX <= 4294534911) ##2 (PWDATA >= 2638064186) && (PWDATA <= 2653950524)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) ((PRDATA >= 2134552062) && (PRDATA <= 2917650523) ##2 !TX_EMPTY && (PWDATA >= 2638064186) && (PWDATA <= 2653950524)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) ((PRDATA >= 2134552062) && (PRDATA <= 2555206192) ##2 (PWDATA >= 2638064186) && (PWDATA <= 2653950524)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) ((PRDATA >= 2134552062) && (PRDATA <= 2917650523) && (PWDATA >= 147393297) && (PWDATA <= 4294534911) ##2 (PWDATA >= 2638064186) && (PWDATA <= 2653950524)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) ((PRDATA >= 2134552062) && (PRDATA <= 2917650523) ##2 !INT_TX && (PWDATA >= 2638064186) && (PWDATA <= 2653950524)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) ((PRDATA >= 1955825129) && (PRDATA <= 2299985938) ##1 (PWDATA >= 2638064186) && (PWDATA <= 2653950524)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) (!PWRITE && (PRDATA >= 2134552062) && (PRDATA <= 2917650523) ##2 (PWDATA >= 2638064186) && (PWDATA <= 2653950524)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1955825129) && (READ_DATA_ON_RX <= 2299985938) ##1 (PWDATA >= 2638064186) && (PWDATA <= 2653950524)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) (!PENABLE && (PRDATA >= 2134552062) && (PRDATA <= 2917650523) ##2 (PWDATA >= 2638064186) && (PWDATA <= 2653950524)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) ((PADDR >= 2143974911) && (PADDR <= 2893556824) ##1 (WRITE_DATA_ON_TX >= 2148852224) && (WRITE_DATA_ON_TX <= 2543570991) ##1 (WRITE_DATA_ON_TX >= 2078452215) && (WRITE_DATA_ON_TX <= 2238920714) ##1 1) |-> (PADDR >= 1870525406) && (PADDR <= 2413729823));
assert property(@(posedge PCLK) ((PRDATA >= 2134552062) && (PRDATA <= 2917650523) ##1 PWRITE ##1 (PWDATA >= 2638064186) && (PWDATA <= 2653950524)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) ((PWDATA >= 2578300979) && (PWDATA <= 4294534911) ##3 (PWDATA >= 2638064186) && (PWDATA <= 2653950524)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) ((PRDATA >= 1535485367) && (PRDATA <= 2748751431) ##4 (PWDATA >= 2638064186) && (PWDATA <= 2653950524)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) ((PWDATA >= 2555225648) && (PWDATA <= 4294534911) ##3 (PWDATA >= 2638064186) && (PWDATA <= 2653950524)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2567826482) && (WRITE_DATA_ON_TX <= 4294534911) ##3 (PWDATA >= 2638064186) && (PWDATA <= 2653950524)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) ((PWDATA >= 2567826482) && (PWDATA <= 4294534911) ##3 (PWDATA >= 2638064186) && (PWDATA <= 2653950524)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2555225648) && (WRITE_DATA_ON_TX <= 4294534911) ##3 (PWDATA >= 2638064186) && (PWDATA <= 2653950524)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2578300979) && (WRITE_DATA_ON_TX <= 4294534911) ##3 (PWDATA >= 2638064186) && (PWDATA <= 2653950524)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1535485367) && (READ_DATA_ON_RX <= 2748751431) ##4 (PWDATA >= 2638064186) && (PWDATA <= 2653950524)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) ((PRDATA >= 2134552062) && (PRDATA <= 2917650523) ##1 INT_TX ##1 (PWDATA >= 2638064186) && (PWDATA <= 2653950524)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) ((PRDATA >= 2134552062) && (PRDATA <= 2917650523) ##1 (PRDATA >= 472872760) && (PRDATA <= 4254302459) ##1 (PWDATA >= 2638064186) && (PWDATA <= 2653950524)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) ((PRDATA >= 2134552062) && (PRDATA <= 2917650523) ##1 TX_EMPTY ##1 (PWDATA >= 2638064186) && (PWDATA <= 2653950524)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) ((PRDATA >= 2134552062) && (PRDATA <= 2917650523) ##1 (READ_DATA_ON_RX >= 472872760) && (READ_DATA_ON_RX <= 4254302459) ##1 (PWDATA >= 2638064186) && (PWDATA <= 2653950524)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) ((PRDATA >= 2134552062) && (PRDATA <= 2917650523) ##1 (READ_DATA_ON_RX >= 317570853) && (READ_DATA_ON_RX <= 4254302459) ##1 (PWDATA >= 2638064186) && (PWDATA <= 2653950524)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) ((PRDATA >= 2134552062) && (PRDATA <= 2917650523) ##1 (PRDATA >= 317570853) && (PRDATA <= 4254302459) ##1 (PWDATA >= 2638064186) && (PWDATA <= 2653950524)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) ((PRDATA >= 2398556701) && (PRDATA <= 2674719294) ##2 (PWDATA >= 2638064186) && (PWDATA <= 2653950524)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1295565210) && (READ_DATA_ON_RX <= 1865910238) ##2 (PWDATA >= 2638064186) && (PWDATA <= 2653950524)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) ((PRDATA >= 2134552062) && (PRDATA <= 2917650523) ##1 (WRITE_DATA_ON_TX >= 2201641478) && (WRITE_DATA_ON_TX <= 4258419963) ##1 (PWDATA >= 2638064186) && (PWDATA <= 2653950524)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2398556701) && (READ_DATA_ON_RX <= 2674719294) ##2 (PWDATA >= 2638064186) && (PWDATA <= 2653950524)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) ((PRDATA >= 1295565210) && (PRDATA <= 1865910238) ##2 (PWDATA >= 2638064186) && (PWDATA <= 2653950524)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) ((PRDATA >= 2134552062) && (PRDATA <= 2917650523) ##1 (PWDATA >= 2201641478) && (PWDATA <= 4258419963) ##1 (PWDATA >= 2638064186) && (PWDATA <= 2653950524)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) ((PRDATA >= 2134552062) && (PRDATA <= 2917650523) ##1 (WRITE_DATA_ON_TX >= 2453414436) && (WRITE_DATA_ON_TX <= 3905171153) ##1 (PWDATA >= 2638064186) && (PWDATA <= 2653950524)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1407200167) && (READ_DATA_ON_RX <= 2111679483) ##4 (PWDATA >= 2638064186) && (PWDATA <= 2653950524)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) ((PRDATA >= 1407200167) && (PRDATA <= 2111679483) ##4 (PWDATA >= 2638064186) && (PWDATA <= 2653950524)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1472682415) && (READ_DATA_ON_RX <= 2145104895) ##4 (PWDATA >= 2638064186) && (PWDATA <= 2653950524)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) ((PRDATA >= 2134552062) && (PRDATA <= 2917650523) ##1 (PWDATA >= 2453414436) && (PWDATA <= 3905171153) ##1 (PWDATA >= 2638064186) && (PWDATA <= 2653950524)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) ((PRDATA >= 1401740199) && (PRDATA <= 2111679483) ##4 (PWDATA >= 2638064186) && (PWDATA <= 2653950524)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) ((PRDATA >= 1472682415) && (PRDATA <= 2145104895) ##4 (PWDATA >= 2638064186) && (PWDATA <= 2653950524)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1401740199) && (READ_DATA_ON_RX <= 2111679483) ##4 (PWDATA >= 2638064186) && (PWDATA <= 2653950524)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) ((PRDATA >= 2330484245) && (PRDATA <= 2575674419) ##2 (PWDATA >= 2638064186) && (PWDATA <= 2653950524)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) ((PRDATA >= 2134552062) && (PRDATA <= 2917650523) ##1 (PWDATA >= 1987724780) && (PWDATA <= 3905171153) ##1 (PWDATA >= 2638064186) && (PWDATA <= 2653950524)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2499692585) ##1 (PWDATA >= 2638064186) && (PWDATA <= 2653950524)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) ((PRDATA >= 2378019867) && (PRDATA <= 2575674419) ##2 (PWDATA >= 2638064186) && (PWDATA <= 2653950524)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) ((PRDATA >= 2354881048) && (PRDATA <= 2568499250) ##2 (PWDATA >= 2638064186) && (PWDATA <= 2653950524)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) ((PRDATA >= 2134552062) && (PRDATA <= 2499692585) ##1 (PWDATA >= 2638064186) && (PWDATA <= 2653950524)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) ((PRDATA >= 2134552062) && (PRDATA <= 2917650523) ##1 (PWDATA >= 2696400449) && (PWDATA <= 3905171153) ##1 (PWDATA >= 2638064186) && (PWDATA <= 2653950524)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2354881048) && (READ_DATA_ON_RX <= 2568499250) ##2 (PWDATA >= 2638064186) && (PWDATA <= 2653950524)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) ((PRDATA >= 2134552062) && (PRDATA <= 2917650523) ##1 (WRITE_DATA_ON_TX >= 2696400449) && (WRITE_DATA_ON_TX <= 3905171153) ##1 (PWDATA >= 2638064186) && (PWDATA <= 2653950524)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2330484245) && (READ_DATA_ON_RX <= 2575674419) ##2 (PWDATA >= 2638064186) && (PWDATA <= 2653950524)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) ((PRDATA >= 2134552062) && (PRDATA <= 2917650523) ##1 (WRITE_DATA_ON_TX >= 1987724780) && (WRITE_DATA_ON_TX <= 3905171153) ##1 (PWDATA >= 2638064186) && (PWDATA <= 2653950524)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2378019867) && (READ_DATA_ON_RX <= 2575674419) ##2 (PWDATA >= 2638064186) && (PWDATA <= 2653950524)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679) ##3 (PWDATA >= 2638064186) && (PWDATA <= 2653950524)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) ((PADDR == 1742497743)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX == 2638064186)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX == 2527687213)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX == 2653950524)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX == 3258019460)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) ((PWDATA >= 2638064186) && (PWDATA <= 2653950524) && ERROR) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) ((PWDATA == 2366421018)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) ((PRDATA == 3571946153)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) ((PRDATA >= 2509871147) && (PRDATA <= 4288916223) ##1 (PWDATA >= 2638064186) && (PWDATA <= 2653950524)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2509871147) && (READ_DATA_ON_RX <= 4288916223) ##1 (PWDATA >= 2638064186) && (PWDATA <= 2653950524)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) (PSLVERR ##2 (PRDATA >= 2134552062) && (PRDATA <= 2917650523) ##2 (PWDATA >= 2638064186) && (PWDATA <= 2653950524)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911) ##1 (PRDATA >= 2134552062) && (PRDATA <= 2917650523) ##2 (PWDATA >= 2638064186) && (PWDATA <= 2653950524)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) ((PWDATA >= 2171160066) && (PWDATA <= 4294534911) ##1 (PRDATA >= 2134552062) && (PRDATA <= 2917650523) ##2 (PWDATA >= 2638064186) && (PWDATA <= 2653950524)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) (ERROR ##2 (PRDATA >= 2134552062) && (PRDATA <= 2917650523) ##2 (PWDATA >= 2638064186) && (PWDATA <= 2653950524)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) ((PRDATA == 3258019460)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) ((PWDATA == 2653950524)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) ((PRDATA >= 0) && (PRDATA <= 1804894679) ##3 (PWDATA >= 2638064186) && (PWDATA <= 2653950524)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) ((PWDATA == 2527687213)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX == 3571946153)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX == 2366421018)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) ((PADDR == 1764888530)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) ((PWDATA == 2638064186)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) ((PRDATA >= 0) && (PRDATA <= 1661495238) ##3 (PWDATA >= 2638064186) && (PWDATA <= 2653950524)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) ((PRDATA >= 2134552062) && (PRDATA <= 2917650523) ##1 (PADDR >= 2177476099) && (PADDR <= 4282113278) ##1 (PWDATA >= 2638064186) && (PWDATA <= 2653950524)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) ((PRDATA >= 1702467530) && (PRDATA <= 1953888232) ##4 (PWDATA >= 2638064186) && (PWDATA <= 2653950524)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) ((PRDATA >= 2134552062) && (PRDATA <= 2917650523) ##1 (PADDR >= 2481267239) && (PADDR <= 4249635066) ##1 (PWDATA >= 2638064186) && (PWDATA <= 2653950524)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1535485367) && (READ_DATA_ON_RX <= 1852401116) ##4 (PWDATA >= 2638064186) && (PWDATA <= 2653950524)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1702467530) && (READ_DATA_ON_RX <= 1953888232) ##4 (PWDATA >= 2638064186) && (PWDATA <= 2653950524)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1661495238) ##3 (PWDATA >= 2638064186) && (PWDATA <= 2653950524)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1668971974) ##3 (PWDATA >= 2638064186) && (PWDATA <= 2653950524)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) ((PRDATA >= 1535485367) && (PRDATA <= 1852401116) ##4 (PWDATA >= 2638064186) && (PWDATA <= 2653950524)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) ((PRDATA >= 1393276838) && (PRDATA <= 1865910238) ##4 (PWDATA >= 2638064186) && (PWDATA <= 2653950524)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) ((PRDATA >= 0) && (PRDATA <= 1668971974) ##3 (PWDATA >= 2638064186) && (PWDATA <= 2653950524)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1393276838) && (READ_DATA_ON_RX <= 1865910238) ##4 (PWDATA >= 2638064186) && (PWDATA <= 2653950524)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) ((PRDATA >= 2134552062) && (PRDATA <= 2917650523) ##1 (PADDR >= 2177476099) && (PADDR <= 4249635066) ##1 (PWDATA >= 2638064186) && (PWDATA <= 2653950524)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) (!INT_RX ##1 (PRDATA >= 2134552062) && (PRDATA <= 2917650523) ##2 (PWDATA >= 2638064186) && (PWDATA <= 2653950524)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) (!RX_EMPTY ##1 (PRDATA >= 2134552062) && (PRDATA <= 2917650523) ##2 (PWDATA >= 2638064186) && (PWDATA <= 2653950524)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) (PSELx ##2 (PRDATA >= 2134552062) && (PRDATA <= 2917650523) ##2 (PWDATA >= 2638064186) && (PWDATA <= 2653950524)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1712811980) && (READ_DATA_ON_RX <= 1865910238) ##4 (PWDATA >= 2638064186) && (PWDATA <= 2653950524)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) ((PRDATA >= 1712811980) && (PRDATA <= 1865910238) ##4 (PWDATA >= 2638064186) && (PWDATA <= 2653950524)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) (!PSLVERR ##3 (PWDATA >= 2638064186) && (PWDATA <= 2653950524)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) (!ERROR ##3 (PWDATA >= 2638064186) && (PWDATA <= 2653950524)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) ((PRDATA >= 329049383) && (PRDATA <= 1514519988) ##3 (PWDATA >= 2638064186) && (PWDATA <= 2653950524)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 329049383) && (READ_DATA_ON_RX <= 1514519988) ##3 (PWDATA >= 2638064186) && (PWDATA <= 2653950524)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 548184385) && (READ_DATA_ON_RX <= 4288916223) ##1 (PADDR >= 2569281586) && (PADDR <= 3064575085) && (PRDATA >= 30027011) && (PRDATA <= 1987289068) ##3 (PADDR >= 2193065477) && (PADDR <= 2464432677)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 539730240) && (READ_DATA_ON_RX <= 4288916223) ##1 (PADDR >= 2569281586) && (PADDR <= 3064575085) && (PRDATA >= 30027011) && (PRDATA <= 1987289068) ##3 (PADDR >= 2193065477) && (PADDR <= 2464432677)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((PRDATA >= 539730240) && (PRDATA <= 4288916223) ##1 (PADDR >= 2569281586) && (PADDR <= 3064575085) && (PRDATA >= 30027011) && (PRDATA <= 1987289068) ##3 (PADDR >= 2193065477) && (PADDR <= 2464432677)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((PRDATA >= 548184385) && (PRDATA <= 4288916223) ##1 (PADDR >= 2569281586) && (PADDR <= 3064575085) && (PRDATA >= 30027011) && (PRDATA <= 1987289068) ##3 (PADDR >= 2193065477) && (PADDR <= 2464432677)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((PRDATA >= 539730240) && (PRDATA <= 4288916223) ##1 (PADDR >= 2569281586) && (PADDR <= 3064575085) && (PRDATA >= 30027011) && (PRDATA <= 1987289068) ##3 (PADDR >= 2193065477) && (PADDR <= 2464432677)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((PRDATA >= 548184385) && (PRDATA <= 4288916223) ##1 (PADDR >= 2569281586) && (PADDR <= 3064575085) && (PRDATA >= 30027011) && (PRDATA <= 1987289068) ##3 (PADDR >= 2193065477) && (PADDR <= 2464432677)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 539730240) && (READ_DATA_ON_RX <= 4288916223) ##1 (PADDR >= 2569281586) && (PADDR <= 3064575085) && (PRDATA >= 30027011) && (PRDATA <= 1987289068) ##3 (PADDR >= 2193065477) && (PADDR <= 2464432677)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 548184385) && (READ_DATA_ON_RX <= 4288916223) ##1 (PADDR >= 2569281586) && (PADDR <= 3064575085) && (PRDATA >= 30027011) && (PRDATA <= 1987289068) ##3 (PADDR >= 2193065477) && (PADDR <= 2464432677)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((PRDATA >= 487712058) && (PRDATA <= 4288916223) ##1 (PADDR >= 2569281586) && (PADDR <= 3064575085) && (PRDATA >= 30027011) && (PRDATA <= 1987289068) ##3 (PADDR >= 2193065477) && (PADDR <= 2464432677)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 487712058) && (READ_DATA_ON_RX <= 4288916223) ##1 (PADDR >= 2569281586) && (PADDR <= 3064575085) && (PRDATA >= 30027011) && (PRDATA <= 1987289068) ##3 (PADDR >= 2193065477) && (PADDR <= 2464432677)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((PRDATA >= 487712058) && (PRDATA <= 4288916223) ##1 (PADDR >= 2569281586) && (PADDR <= 3064575085) && (PRDATA >= 30027011) && (PRDATA <= 1987289068) ##3 (PADDR >= 2193065477) && (PADDR <= 2464432677)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 487712058) && (READ_DATA_ON_RX <= 4288916223) ##1 (PADDR >= 2569281586) && (PADDR <= 3064575085) && (PRDATA >= 30027011) && (PRDATA <= 1987289068) ##3 (PADDR >= 2193065477) && (PADDR <= 2464432677)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 405374768) && (READ_DATA_ON_RX <= 4288916223) ##1 (PADDR >= 2569281586) && (PADDR <= 3064575085) && (PRDATA >= 30027011) && (PRDATA <= 1987289068) ##3 (PADDR >= 2193065477) && (PADDR <= 2464432677)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 405374768) && (READ_DATA_ON_RX <= 4288916223) ##1 (PADDR >= 2569281586) && (PADDR <= 3064575085) && (PRDATA >= 30027011) && (PRDATA <= 1987289068) ##3 (PADDR >= 2193065477) && (PADDR <= 2464432677)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((PRDATA >= 405374768) && (PRDATA <= 4288916223) ##1 (PADDR >= 2569281586) && (PADDR <= 3064575085) && (PRDATA >= 30027011) && (PRDATA <= 1987289068) ##3 (PADDR >= 2193065477) && (PADDR <= 2464432677)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((PRDATA >= 405374768) && (PRDATA <= 4288916223) ##1 (PADDR >= 2569281586) && (PADDR <= 3064575085) && (PRDATA >= 30027011) && (PRDATA <= 1987289068) ##3 (PADDR >= 2193065477) && (PADDR <= 2464432677)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) (!PSELx ##1 (PADDR >= 2569281586) && (PADDR <= 3064575085) && (PRDATA >= 30027011) && (PRDATA <= 1987289068) ##3 (PADDR >= 2193065477) && (PADDR <= 2464432677)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) (!PSELx ##1 (PADDR >= 2569281586) && (PADDR <= 3064575085) && (PRDATA >= 30027011) && (PRDATA <= 1987289068) ##3 (PADDR >= 2193065477) && (PADDR <= 2464432677)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((PADDR >= 389988654) && (PADDR <= 1473333167) ##1 (PRDATA >= 2134552062) && (PRDATA <= 2917650523) ##2 (PWDATA >= 2638064186) && (PWDATA <= 2653950524)) |-> (PADDR >= 1480182704) && (PADDR <= 1850682844));
assert property(@(posedge PCLK) ((PWDATA >= 1843535323) && (PWDATA <= 2428647969) ##1 (PADDR >= 2569281586) && (PADDR <= 3064575085) ##3 (PADDR >= 2193065477) && (PADDR <= 2464432677)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((PWDATA >= 1843535323) && (PWDATA <= 2428647969) ##1 (PADDR >= 2569281586) && (PADDR <= 3064575085) ##3 (PADDR >= 2193065477) && (PADDR <= 2464432677)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1843535323) && (WRITE_DATA_ON_TX <= 2428647969) ##1 (PADDR >= 2569281586) && (PADDR <= 3064575085) ##3 (PADDR >= 2193065477) && (PADDR <= 2464432677)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1843535323) && (WRITE_DATA_ON_TX <= 2428647969) ##1 (PADDR >= 2569281586) && (PADDR <= 3064575085) ##3 (PADDR >= 2193065477) && (PADDR <= 2464432677)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) (!INT_RX ##1 (PADDR >= 2569281586) && (PADDR <= 3064575085) && (PRDATA >= 30027011) && (PRDATA <= 1987289068) ##3 (PADDR >= 2193065477) && (PADDR <= 2464432677)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) (!RX_EMPTY ##1 (PADDR >= 2569281586) && (PADDR <= 3064575085) && (PRDATA >= 30027011) && (PRDATA <= 1987289068) ##3 (PADDR >= 2193065477) && (PADDR <= 2464432677)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) (!INT_RX ##1 (PADDR >= 2569281586) && (PADDR <= 3064575085) && (PRDATA >= 30027011) && (PRDATA <= 1987289068) ##3 (PADDR >= 2193065477) && (PADDR <= 2464432677)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) (!RX_EMPTY ##1 (PADDR >= 2569281586) && (PADDR <= 3064575085) && (PRDATA >= 30027011) && (PRDATA <= 1987289068) ##3 (PADDR >= 2193065477) && (PADDR <= 2464432677)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((PADDR >= 2569281586) && (PADDR <= 3064575085) && (PRDATA >= 30027011) && (PRDATA <= 1987289068) ##2 !PENABLE ##1 (PADDR >= 2193065477) && (PADDR <= 2464432677)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((PADDR >= 2569281586) && (PADDR <= 3064575085) ##1 (PADDR >= 58739463) && (PADDR <= 1513934772) ##2 (PADDR >= 2193065477) && (PADDR <= 2464432677)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((PADDR >= 2569281586) && (PADDR <= 3064575085) && (PRDATA >= 30027011) && (PRDATA <= 1987289068) ##2 !PENABLE ##1 (PADDR >= 2193065477) && (PADDR <= 2464432677)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((PADDR >= 2569281586) && (PADDR <= 3064575085) ##1 (PADDR >= 58739463) && (PADDR <= 1513934772) ##2 (PADDR >= 2193065477) && (PADDR <= 2464432677)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((PADDR >= 2569281586) && (PADDR <= 3064575085) ##1 (PADDR >= 224608026) && (PADDR <= 1789174229) ##2 (PADDR >= 2193065477) && (PADDR <= 2464432677)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((PADDR >= 2569281586) && (PADDR <= 3064575085) && (PRDATA >= 30027011) && (PRDATA <= 1987289068) ##1 PWRITE ##2 (PADDR >= 2193065477) && (PADDR <= 2464432677)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((PADDR >= 2569281586) && (PADDR <= 3064575085) && (PRDATA >= 30027011) && (PRDATA <= 1987289068) ##3 !PSELx && (PADDR >= 2193065477) && (PADDR <= 2464432677)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((PADDR >= 2569281586) && (PADDR <= 3064575085) ##1 (PADDR >= 58739463) && (PADDR <= 2056778741) ##2 (PADDR >= 2193065477) && (PADDR <= 2464432677)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((PADDR >= 2569281586) && (PADDR <= 3064575085) && (PRDATA >= 30027011) && (PRDATA <= 1987289068) ##3 (PADDR >= 2193065477) && (PADDR <= 2464432677) && PWRITE) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((PADDR >= 2569281586) && (PADDR <= 3064575085) ##1 (PADDR >= 58739463) && (PADDR <= 2056778741) ##2 (PADDR >= 2193065477) && (PADDR <= 2464432677)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((PADDR >= 2569281586) && (PADDR <= 3064575085) && (PRDATA >= 30027011) && (PRDATA <= 1987289068) ##1 PWRITE ##2 (PADDR >= 2193065477) && (PADDR <= 2464432677)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((PADDR >= 2569281586) && (PADDR <= 3064575085) && (PRDATA >= 30027011) && (PRDATA <= 1987289068) ##3 (PADDR >= 2193065477) && (PADDR <= 2464432677) && PWRITE) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((PADDR >= 2569281586) && (PADDR <= 3064575085) ##1 (PADDR >= 224608026) && (PADDR <= 1789174229) ##2 (PADDR >= 2193065477) && (PADDR <= 2464432677)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((PADDR >= 2569281586) && (PADDR <= 3064575085) && (PRDATA >= 30027011) && (PRDATA <= 1987289068) ##3 !PSELx && (PADDR >= 2193065477) && (PADDR <= 2464432677)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((PADDR >= 2569281586) && (PADDR <= 3064575085) && (PRDATA >= 30027011) && (PRDATA <= 1987289068) ##1 !PSELx ##2 (PADDR >= 2193065477) && (PADDR <= 2464432677)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((PADDR >= 2569281586) && (PADDR <= 3064575085) && (PRDATA >= 30027011) && (PRDATA <= 1987289068) ##1 !PSELx ##2 (PADDR >= 2193065477) && (PADDR <= 2464432677)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((PADDR >= 2569281586) && (PADDR <= 3064575085) && (PRDATA >= 30027011) && (PRDATA <= 1987289068) ##1 (WRITE_DATA_ON_TX >= 64935175) && (WRITE_DATA_ON_TX <= 2018568688) ##2 (PADDR >= 2193065477) && (PADDR <= 2464432677)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((PADDR >= 2569281586) && (PADDR <= 3064575085) && (PRDATA >= 30027011) && (PRDATA <= 1987289068) ##1 (PWDATA >= 64935175) && (PWDATA <= 2018568688) ##2 (PADDR >= 2193065477) && (PADDR <= 2464432677)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((PADDR >= 2569281586) && (PADDR <= 3064575085) && (PRDATA >= 30027011) && (PRDATA <= 1987289068) ##1 (WRITE_DATA_ON_TX >= 64935175) && (WRITE_DATA_ON_TX <= 2018568688) ##2 (PADDR >= 2193065477) && (PADDR <= 2464432677)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((PADDR >= 2569281586) && (PADDR <= 3064575085) && (PRDATA >= 30027011) && (PRDATA <= 1987289068) ##1 (PWDATA >= 64935175) && (PWDATA <= 2018568688) ##2 (PADDR >= 2193065477) && (PADDR <= 2464432677)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((PADDR >= 2569281586) && (PADDR <= 3064575085) && (PRDATA >= 30027011) && (PRDATA <= 1987289068) ##2 (READ_DATA_ON_RX >= 2417378848) && (READ_DATA_ON_RX <= 4274883837) ##1 (PADDR >= 2193065477) && (PADDR <= 2464432677)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((PADDR >= 2569281586) && (PADDR <= 3064575085) && (PRDATA >= 30027011) && (PRDATA <= 1987289068) ##2 (READ_DATA_ON_RX >= 2417378848) && (READ_DATA_ON_RX <= 4274883837) ##1 (PADDR >= 2193065477) && (PADDR <= 2464432677)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((PADDR >= 2569281586) && (PADDR <= 3064575085) && (PRDATA >= 30027011) && (PRDATA <= 1987289068) ##2 (PRDATA >= 2417378848) && (PRDATA <= 4274883837) ##1 (PADDR >= 2193065477) && (PADDR <= 2464432677)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((PADDR >= 2569281586) && (PADDR <= 3064575085) && (PRDATA >= 30027011) && (PRDATA <= 1987289068) ##2 PWRITE ##1 (PADDR >= 2193065477) && (PADDR <= 2464432677)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((PADDR >= 2569281586) && (PADDR <= 3064575085) && (PRDATA >= 30027011) && (PRDATA <= 1987289068) ##2 (PRDATA >= 2417378848) && (PRDATA <= 4274883837) ##1 (PADDR >= 2193065477) && (PADDR <= 2464432677)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((PADDR >= 2569281586) && (PADDR <= 3064575085) && (PRDATA >= 30027011) && (PRDATA <= 1987289068) ##2 PWRITE ##1 (PADDR >= 2193065477) && (PADDR <= 2464432677)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((PADDR >= 2569281586) && (PADDR <= 3064575085) && (PRDATA >= 30027011) && (PRDATA <= 1987289068) ##1 ERROR ##2 (PADDR >= 2193065477) && (PADDR <= 2464432677)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((PRDATA == 2044006899)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((PADDR >= 2569281586) && (PADDR <= 3064575085) && (PRDATA >= 30027011) && (PRDATA <= 1987289068) ##1 ERROR ##2 (PADDR >= 2193065477) && (PADDR <= 2464432677)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((PRDATA == 2038261234)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX == 2044006899)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((PADDR >= 2569281586) && (PADDR <= 3064575085) && (PRDATA >= 30027011) && (PRDATA <= 1987289068) ##1 (READ_DATA_ON_RX >= 6115584) && (READ_DATA_ON_RX <= 1992671725) ##2 (PADDR >= 2193065477) && (PADDR <= 2464432677)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) (!ERROR && (PADDR >= 2569281586) && (PADDR <= 3064575085) && (PRDATA >= 30027011) && (PRDATA <= 1987289068) ##3 (PADDR >= 2193065477) && (PADDR <= 2464432677)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX == 4289536767)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((PADDR >= 2569281586) && (PADDR <= 3064575085) && (PRDATA >= 30027011) && (PRDATA <= 1987289068) ##1 (PRDATA >= 6115584) && (PRDATA <= 1992671725) ##2 (PADDR >= 2193065477) && (PADDR <= 2464432677)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((PADDR >= 2569281586) && (PADDR <= 3064575085) && (PRDATA >= 30027011) && (PRDATA <= 1987289068) ##1 TX_EMPTY ##2 (PADDR >= 2193065477) && (PADDR <= 2464432677)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((PADDR == 2344480279)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((PADDR >= 2569281586) && (PADDR <= 3064575085) ##1 (WRITE_DATA_ON_TX >= 1698384330) && (WRITE_DATA_ON_TX <= 2205060614) ##2 (PADDR >= 2193065477) && (PADDR <= 2464432677)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((PADDR == 2405115422)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) (!PSLVERR && (PADDR >= 2569281586) && (PADDR <= 3064575085) && (PRDATA >= 30027011) && (PRDATA <= 1987289068) ##3 (PADDR >= 2193065477) && (PADDR <= 2464432677)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((PADDR >= 2569281586) && (PADDR <= 3064575085) && (PRDATA >= 30027011) && (PRDATA <= 1987289068) ##1 PSLVERR ##2 (PADDR >= 2193065477) && (PADDR <= 2464432677)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((PRDATA == 2066005494)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((PRDATA == 2225661961)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((PWDATA == 3314098315)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX == 2066005494)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX == 4289536767)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX == 2432785954)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX == 2230024713)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((PADDR == 2263703565)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX == 2225661961)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((PADDR == 2193065477)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((PADDR == 2264390669)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX == 2038261234)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((PADDR == 2464432677)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX == 2044006899)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((PADDR >= 2569281586) && (PADDR <= 3064575085) && (PRDATA >= 30027011) && (PRDATA <= 1987289068) ##1 (READ_DATA_ON_RX >= 6115584) && (READ_DATA_ON_RX <= 1992671725) ##2 (PADDR >= 2193065477) && (PADDR <= 2464432677)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((PADDR == 2428055585)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((PADDR >= 2569281586) && (PADDR <= 3064575085) ##1 (PWDATA >= 1698384330) && (PWDATA <= 2205060614) ##2 (PADDR >= 2193065477) && (PADDR <= 2464432677)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((PADDR == 2263703565)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((PADDR == 2264390669)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((PADDR == 2344480279)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((PRDATA == 2066005494)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX == 2038261234)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((PWDATA == 4289536767)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((PRDATA == 2042566131)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((PADDR == 2428055585)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((PADDR == 2405115422)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((PRDATA == 2432785954)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((PRDATA == 2044006899)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((PRDATA == 2225661961)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((PADDR >= 2569281586) && (PADDR <= 3064575085) && (PRDATA >= 30027011) && (PRDATA <= 1987289068) ##1 INT_TX ##2 (PADDR >= 2193065477) && (PADDR <= 2464432677)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((PRDATA == 2038261234)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((PRDATA == 2042566131)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((PRDATA == 2432785954)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX == 2042566131)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((PADDR >= 2569281586) && (PADDR <= 3064575085) && (PRDATA >= 30027011) && (PRDATA <= 1987289068) ##1 TX_EMPTY ##2 (PADDR >= 2193065477) && (PADDR <= 2464432677)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((PRDATA == 2230024713)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) (!ERROR && (PADDR >= 2569281586) && (PADDR <= 3064575085) && (PRDATA >= 30027011) && (PRDATA <= 1987289068) ##3 (PADDR >= 2193065477) && (PADDR <= 2464432677)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((PADDR >= 2569281586) && (PADDR <= 3064575085) ##1 (PWDATA >= 1698384330) && (PWDATA <= 2205060614) ##2 (PADDR >= 2193065477) && (PADDR <= 2464432677)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((PADDR == 2193065477)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((PADDR >= 2569281586) && (PADDR <= 3064575085) && (PRDATA >= 30027011) && (PRDATA <= 1987289068) ##1 (PRDATA >= 6115584) && (PRDATA <= 1992671725) ##2 (PADDR >= 2193065477) && (PADDR <= 2464432677)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX == 3314098315)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((PADDR == 2464432677)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((PADDR >= 2569281586) && (PADDR <= 3064575085) && (PRDATA >= 30027011) && (PRDATA <= 1987289068) ##1 INT_TX ##2 (PADDR >= 2193065477) && (PADDR <= 2464432677)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((PRDATA == 2230024713)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX == 2042566131)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) (!PSLVERR && (PADDR >= 2569281586) && (PADDR <= 3064575085) && (PRDATA >= 30027011) && (PRDATA <= 1987289068) ##3 (PADDR >= 2193065477) && (PADDR <= 2464432677)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((PADDR >= 2569281586) && (PADDR <= 3064575085) ##1 (WRITE_DATA_ON_TX >= 1698384330) && (WRITE_DATA_ON_TX <= 2205060614) ##2 (PADDR >= 2193065477) && (PADDR <= 2464432677)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX == 2432785954)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((PWDATA == 3314098315)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX == 2225661961)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX == 2066005494)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX == 3314098315)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((PADDR >= 2569281586) && (PADDR <= 3064575085) && (PRDATA >= 30027011) && (PRDATA <= 1987289068) ##1 PSLVERR ##2 (PADDR >= 2193065477) && (PADDR <= 2464432677)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX == 2230024713)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((PWDATA == 4289536767)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((PWDATA >= 1533076918) && (PWDATA <= 2743366727) ##1 (PADDR >= 2569281586) && (PADDR <= 3064575085) && (PRDATA >= 30027011) && (PRDATA <= 1987289068) ##3 (PADDR >= 2193065477) && (PADDR <= 2464432677)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((PADDR >= 2801589837) && (PADDR <= 3060258412) && (PRDATA >= 30027011) && (PRDATA <= 1987289068) ##3 (PADDR >= 2193065477) && (PADDR <= 2464432677)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((PADDR >= 2569281586) && (PADDR <= 3064575085) && (WRITE_DATA_ON_TX >= 2253611532) && (WRITE_DATA_ON_TX <= 4267186940) ##3 (PADDR >= 2193065477) && (PADDR <= 2464432677)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((PADDR >= 2569281586) && (PADDR <= 3064575085) && (PWDATA >= 2253611532) && (PWDATA <= 4267186940) ##3 (PADDR >= 2193065477) && (PADDR <= 2464432677)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((PADDR >= 2569281586) && (PADDR <= 3064575085) && (PWDATA >= 2285668368) && (PWDATA <= 4260457211) ##3 (PADDR >= 2193065477) && (PADDR <= 2464432677)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((PADDR >= 2801589837) && (PADDR <= 3060258412) && (PRDATA >= 30027011) && (PRDATA <= 1987289068) ##3 (PADDR >= 2193065477) && (PADDR <= 2464432677)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((PADDR >= 2569281586) && (PADDR <= 3064575085) ##1 (WRITE_DATA_ON_TX >= 1390137253) && (WRITE_DATA_ON_TX <= 2018568688) ##2 (PADDR >= 2193065477) && (PADDR <= 2464432677)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((PADDR >= 2569281586) && (PADDR <= 3064575085) ##1 (WRITE_DATA_ON_TX >= 1390137253) && (WRITE_DATA_ON_TX <= 2018568688) ##2 (PADDR >= 2193065477) && (PADDR <= 2464432677)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((PADDR >= 2569281586) && (PADDR <= 3064575085) && (WRITE_DATA_ON_TX >= 2285668368) && (WRITE_DATA_ON_TX <= 4260457211) ##3 (PADDR >= 2193065477) && (PADDR <= 2464432677)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((PADDR >= 2569281586) && (PADDR <= 3064575085) ##1 (PWDATA >= 1390137253) && (PWDATA <= 2018568688) ##2 (PADDR >= 2193065477) && (PADDR <= 2464432677)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727) ##1 (PADDR >= 2569281586) && (PADDR <= 3064575085) && (PRDATA >= 30027011) && (PRDATA <= 1987289068) ##3 (PADDR >= 2193065477) && (PADDR <= 2464432677)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((PADDR >= 2569281586) && (PADDR <= 3064575085) && (WRITE_DATA_ON_TX >= 2285668368) && (WRITE_DATA_ON_TX <= 4260457211) ##3 (PADDR >= 2193065477) && (PADDR <= 2464432677)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) (!PWRITE && (PADDR >= 2569281586) && (PADDR <= 3064575085) ##3 (PADDR >= 2193065477) && (PADDR <= 2464432677)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) (!RX_EMPTY && (PADDR >= 2569281586) && (PADDR <= 3064575085) && (PRDATA >= 30027011) && (PRDATA <= 1987289068) ##3 (PADDR >= 2193065477) && (PADDR <= 2464432677)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727) ##1 (PADDR >= 2569281586) && (PADDR <= 3064575085) && (PRDATA >= 30027011) && (PRDATA <= 1987289068) ##3 (PADDR >= 2193065477) && (PADDR <= 2464432677)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) (!INT_RX && (PADDR >= 2569281586) && (PADDR <= 3064575085) && (PRDATA >= 30027011) && (PRDATA <= 1987289068) ##3 (PADDR >= 2193065477) && (PADDR <= 2464432677)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((PWDATA >= 2148852224) && (PWDATA <= 2440631330) ##1 (PADDR >= 2128465405) && (PADDR <= 2179128323) ##3 1) |-> (PADDR >= 1856012253) && (PADDR <= 2372197914));
assert property(@(posedge PCLK) ((PADDR >= 2569281586) && (PADDR <= 3064575085) ##1 (PWDATA >= 1390137253) && (PWDATA <= 2018568688) ##2 (PADDR >= 2193065477) && (PADDR <= 2464432677)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((PWDATA >= 1533076918) && (PWDATA <= 2743366727) ##1 (PADDR >= 2569281586) && (PADDR <= 3064575085) && (PRDATA >= 30027011) && (PRDATA <= 1987289068) ##3 (PADDR >= 2193065477) && (PADDR <= 2464432677)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2148852224) && (WRITE_DATA_ON_TX <= 2440631330) ##1 (PADDR >= 2128465405) && (PADDR <= 2179128323) ##3 1) |-> (PADDR >= 1856012253) && (PADDR <= 2372197914));
assert property(@(posedge PCLK) ((PADDR >= 2569281586) && (PADDR <= 3064575085) && (PWDATA >= 2253611532) && (PWDATA <= 4267186940) ##3 (PADDR >= 2193065477) && (PADDR <= 2464432677)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) (!INT_RX && (PADDR >= 2569281586) && (PADDR <= 3064575085) && (PRDATA >= 30027011) && (PRDATA <= 1987289068) ##3 (PADDR >= 2193065477) && (PADDR <= 2464432677)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) (!PWRITE && (PADDR >= 2569281586) && (PADDR <= 3064575085) ##3 (PADDR >= 2193065477) && (PADDR <= 2464432677)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) (!RX_EMPTY && (PADDR >= 2569281586) && (PADDR <= 3064575085) && (PRDATA >= 30027011) && (PRDATA <= 1987289068) ##3 (PADDR >= 2193065477) && (PADDR <= 2464432677)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((PADDR >= 2569281586) && (PADDR <= 3064575085) && (WRITE_DATA_ON_TX >= 2253611532) && (WRITE_DATA_ON_TX <= 4267186940) ##3 (PADDR >= 2193065477) && (PADDR <= 2464432677)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((PADDR >= 2569281586) && (PADDR <= 3064575085) && (PWDATA >= 2285668368) && (PWDATA <= 4260457211) ##3 (PADDR >= 2193065477) && (PADDR <= 2464432677)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((PADDR >= 2785561676) && (PADDR <= 2872418902) ##3 (PADDR >= 2193065477) && (PADDR <= 2464432677)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((PADDR >= 2569281586) && (PADDR <= 3064575085) && (READ_DATA_ON_RX >= 30027011) && (READ_DATA_ON_RX <= 479105849) ##3 (PADDR >= 2193065477) && (PADDR <= 2464432677)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((PADDR >= 2569281586) && (PADDR <= 3064575085) ##1 !PENABLE ##2 (PADDR >= 2193065477) && (PADDR <= 2464432677)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((PADDR >= 2569281586) && (PADDR <= 3064575085) && (READ_DATA_ON_RX >= 30027011) && (READ_DATA_ON_RX <= 479105849) ##3 (PADDR >= 2193065477) && (PADDR <= 2464432677)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((PADDR >= 2569281586) && (PADDR <= 3064575085) && (READ_DATA_ON_RX >= 30027011) && (READ_DATA_ON_RX <= 415064881) ##3 (PADDR >= 2193065477) && (PADDR <= 2464432677)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((PADDR >= 2785561676) && (PADDR <= 2872418902) ##3 (PADDR >= 2193065477) && (PADDR <= 2464432677)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((PADDR >= 2569281586) && (PADDR <= 3064575085) && (PRDATA >= 30027011) && (PRDATA <= 479105849) ##3 (PADDR >= 2193065477) && (PADDR <= 2464432677)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2234734602) && (WRITE_DATA_ON_TX <= 2440631330) ##1 (PADDR >= 2128465405) && (PADDR <= 2179128323) ##3 1) |-> (PADDR >= 1856012253) && (PADDR <= 2372197914));
assert property(@(posedge PCLK) ((PADDR >= 2569281586) && (PADDR <= 3064575085) && (PRDATA >= 30027011) && (PRDATA <= 415064881) ##3 (PADDR >= 2193065477) && (PADDR <= 2464432677)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((PADDR >= 2569281586) && (PADDR <= 3064575085) && (PRDATA >= 30027011) && (PRDATA <= 479105849) ##3 (PADDR >= 2193065477) && (PADDR <= 2464432677)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((PADDR >= 2569281586) && (PADDR <= 3064575085) ##1 !PENABLE ##2 (PADDR >= 2193065477) && (PADDR <= 2464432677)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((PWDATA >= 2234734602) && (PWDATA <= 2440631330) ##1 (PADDR >= 2128465405) && (PADDR <= 2179128323) ##3 1) |-> (PADDR >= 1856012253) && (PADDR <= 2372197914));
assert property(@(posedge PCLK) ((PADDR >= 2569281586) && (PADDR <= 3064575085) && (READ_DATA_ON_RX >= 30027011) && (READ_DATA_ON_RX <= 415064881) ##3 (PADDR >= 2193065477) && (PADDR <= 2464432677)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((PADDR >= 2569281586) && (PADDR <= 3064575085) && (PRDATA >= 30027011) && (PRDATA <= 415064881) ##3 (PADDR >= 2193065477) && (PADDR <= 2464432677)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1832756698) && (WRITE_DATA_ON_TX <= 2440631330) ##1 (PADDR >= 2128465405) && (PADDR <= 2179128323) ##3 !RX_EMPTY) |-> (PADDR >= 1856012253) && (PADDR <= 2372197914));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1832756698) && (WRITE_DATA_ON_TX <= 2440631330) ##1 (PADDR >= 2128465405) && (PADDR <= 2179128323) ##3 !INT_RX) |-> (PADDR >= 1856012253) && (PADDR <= 2372197914));
assert property(@(posedge PCLK) (!PSLVERR && (WRITE_DATA_ON_TX >= 1832756698) && (WRITE_DATA_ON_TX <= 2440631330) ##1 (PADDR >= 2128465405) && (PADDR <= 2179128323) ##3 1) |-> (PADDR >= 1856012253) && (PADDR <= 2372197914));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1832756698) && (WRITE_DATA_ON_TX <= 2440631330) ##1 (PADDR >= 2128465405) && (PADDR <= 2179128323) ##1 !ERROR ##2 1) |-> (PADDR >= 1856012253) && (PADDR <= 2372197914));
assert property(@(posedge PCLK) (!ERROR && (WRITE_DATA_ON_TX >= 1832756698) && (WRITE_DATA_ON_TX <= 2440631330) ##1 (PADDR >= 2128465405) && (PADDR <= 2179128323) ##3 1) |-> (PADDR >= 1856012253) && (PADDR <= 2372197914));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1832756698) && (WRITE_DATA_ON_TX <= 2440631330) ##1 (PADDR >= 2128465405) && (PADDR <= 2179128323) ##1 !PSLVERR ##2 1) |-> (PADDR >= 1856012253) && (PADDR <= 2372197914));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1832756698) && (WRITE_DATA_ON_TX <= 2440631330) ##1 (PADDR >= 2128465405) && (PADDR <= 2179128323) ##2 INT_TX ##1 1) |-> (PADDR >= 1856012253) && (PADDR <= 2372197914));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1832756698) && (WRITE_DATA_ON_TX <= 2440631330) ##1 (PADDR >= 2128465405) && (PADDR <= 2179128323) ##3 !PSELx) |-> (PADDR >= 1856012253) && (PADDR <= 2372197914));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1832756698) && (WRITE_DATA_ON_TX <= 2440631330) ##1 (PADDR >= 2128465405) && (PADDR <= 2179128323) ##2 TX_EMPTY ##1 1) |-> (PADDR >= 1856012253) && (PADDR <= 2372197914));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1832756698) && (WRITE_DATA_ON_TX <= 2440631330) ##1 (PADDR >= 2128465405) && (PADDR <= 2179128323) ##2 !RX_EMPTY ##1 1) |-> (PADDR >= 1856012253) && (PADDR <= 2372197914));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1832756698) && (WRITE_DATA_ON_TX <= 2440631330) ##1 (PADDR >= 2128465405) && (PADDR <= 2179128323) ##1 PENABLE ##2 1) |-> (PADDR >= 1856012253) && (PADDR <= 2372197914));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1832756698) && (WRITE_DATA_ON_TX <= 2440631330) ##1 (PADDR >= 2128465405) && (PADDR <= 2179128323) ##2 !PENABLE ##1 1) |-> (PADDR >= 1856012253) && (PADDR <= 2372197914));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1832756698) && (WRITE_DATA_ON_TX <= 2440631330) ##1 (PADDR >= 2128465405) && (PADDR <= 2179128323) ##2 ERROR ##1 1) |-> (PADDR >= 1856012253) && (PADDR <= 2372197914));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1832756698) && (WRITE_DATA_ON_TX <= 2440631330) ##1 (PADDR >= 2128465405) && (PADDR <= 2179128323) ##2 PSLVERR ##1 1) |-> (PADDR >= 1856012253) && (PADDR <= 2372197914));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1832756698) && (WRITE_DATA_ON_TX <= 2440631330) ##1 (PADDR >= 2128465405) && (PADDR <= 2179128323) ##2 !INT_RX ##1 1) |-> (PADDR >= 1856012253) && (PADDR <= 2372197914));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1832756698) && (WRITE_DATA_ON_TX <= 2440631330) ##1 (PADDR >= 2128465405) && (PADDR <= 2179128323) && PSELx ##3 1) |-> (PADDR >= 1856012253) && (PADDR <= 2372197914));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1832756698) && (WRITE_DATA_ON_TX <= 2440631330) ##1 (PADDR >= 2128465405) && (PADDR <= 2179128323) && PWRITE ##3 1) |-> (PADDR >= 1856012253) && (PADDR <= 2372197914));
assert property(@(posedge PCLK) ((PWDATA >= 2217352200) && (PWDATA <= 2414208031) ##1 (PADDR >= 2128465405) && (PADDR <= 2179128323) ##3 1) |-> (PADDR >= 1856012253) && (PADDR <= 2372197914));
assert property(@(posedge PCLK) ((PWDATA >= 2308860435) && (PWDATA <= 2440631330) ##1 (PADDR >= 2128465405) && (PADDR <= 2179128323) ##3 1) |-> (PADDR >= 1856012253) && (PADDR <= 2372197914));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2222137864) && (READ_DATA_ON_RX <= 2261937677) ##1 (PADDR >= 2128465405) && (PADDR <= 2179128323) ##3 1) |-> (PADDR >= 1856012253) && (PADDR <= 2372197914));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1832756698) && (WRITE_DATA_ON_TX <= 2440631330) ##1 !RX_EMPTY && (PADDR >= 2128465405) && (PADDR <= 2179128323) ##3 1) |-> (PADDR >= 1856012253) && (PADDR <= 2372197914));
assert property(@(posedge PCLK) ((PADDR >= 2785561676) && (PADDR <= 2937781342) ##3 (PADDR >= 2193065477) && (PADDR <= 2464432677)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((PADDR >= 2785561676) && (PADDR <= 2937781342) ##3 (PADDR >= 2193065477) && (PADDR <= 2464432677)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1832756698) && (WRITE_DATA_ON_TX <= 2440631330) && RX_EMPTY ##1 (PADDR >= 2128465405) && (PADDR <= 2179128323) ##3 1) |-> (PADDR >= 1856012253) && (PADDR <= 2372197914));
assert property(@(posedge PCLK) ((PRDATA >= 2222137864) && (PRDATA <= 2261937677) ##1 (PADDR >= 2128465405) && (PADDR <= 2179128323) ##3 1) |-> (PADDR >= 1856012253) && (PADDR <= 2372197914));
assert property(@(posedge PCLK) ((PWDATA >= 2195572229) && (PWDATA <= 2414208031) ##1 (PADDR >= 2128465405) && (PADDR <= 2179128323) ##3 1) |-> (PADDR >= 1856012253) && (PADDR <= 2372197914));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1832756698) && (WRITE_DATA_ON_TX <= 2440631330) ##1 !INT_RX && (PADDR >= 2128465405) && (PADDR <= 2179128323) ##3 1) |-> (PADDR >= 1856012253) && (PADDR <= 2372197914));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2217352200) && (WRITE_DATA_ON_TX <= 2414208031) ##1 (PADDR >= 2128465405) && (PADDR <= 2179128323) ##3 1) |-> (PADDR >= 1856012253) && (PADDR <= 2372197914));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2308860435) && (WRITE_DATA_ON_TX <= 2440631330) ##1 (PADDR >= 2128465405) && (PADDR <= 2179128323) ##3 1) |-> (PADDR >= 1856012253) && (PADDR <= 2372197914));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2195572229) && (WRITE_DATA_ON_TX <= 2414208031) ##1 (PADDR >= 2128465405) && (PADDR <= 2179128323) ##3 1) |-> (PADDR >= 1856012253) && (PADDR <= 2372197914));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1832756698) && (WRITE_DATA_ON_TX <= 2440631330) && INT_RX ##1 (PADDR >= 2128465405) && (PADDR <= 2179128323) ##3 1) |-> (PADDR >= 1856012253) && (PADDR <= 2372197914));
assert property(@(posedge PCLK) ((PRDATA >= 2222137864) && (PRDATA <= 2230024713) ##1 (PADDR >= 2128465405) && (PADDR <= 2179128323) ##3 1) |-> (PADDR >= 1856012253) && (PADDR <= 2372197914));
assert property(@(posedge PCLK) ((PWDATA >= 2271383054) && (PWDATA <= 2351418904) ##1 (PADDR >= 2128465405) && (PADDR <= 2179128323) ##3 1) |-> (PADDR >= 1856012253) && (PADDR <= 2372197914));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2271383054) && (WRITE_DATA_ON_TX <= 2351418904) ##1 (PADDR >= 2128465405) && (PADDR <= 2179128323) ##3 1) |-> (PADDR >= 1856012253) && (PADDR <= 2372197914));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2222137864) && (READ_DATA_ON_RX <= 2230024713) ##1 (PADDR >= 2128465405) && (PADDR <= 2179128323) ##3 1) |-> (PADDR >= 1856012253) && (PADDR <= 2372197914));
assert property(@(posedge PCLK) ((PWDATA >= 2195572229) && (PWDATA <= 2308860435) ##1 (PADDR >= 2128465405) && (PADDR <= 2179128323) ##3 1) |-> (PADDR >= 1856012253) && (PADDR <= 2372197914));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2195572229) && (WRITE_DATA_ON_TX <= 2308860435) ##1 (PADDR >= 2128465405) && (PADDR <= 2179128323) ##3 1) |-> (PADDR >= 1856012253) && (PADDR <= 2372197914));
assert property(@(posedge PCLK) ((PRDATA == 1668971974) ##3 1) |-> (PADDR >= 1856012253) && (PADDR <= 2372197914));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX == 3797340356) ##3 1) |-> (PADDR >= 1856012253) && (PADDR <= 2372197914));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX == 2793351756) ##3 1) |-> (PADDR >= 1856012253) && (PADDR <= 2372197914));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX == 2748751431) ##3 1) |-> (PADDR >= 1856012253) && (PADDR <= 2372197914));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX == 1033669499) ##3 1) |-> (PADDR >= 1856012253) && (PADDR <= 2372197914));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2222137864) && (READ_DATA_ON_RX <= 2299985938) && (WRITE_DATA_ON_TX >= 1832756698) && (WRITE_DATA_ON_TX <= 2440631330) ##1 (PADDR >= 2128465405) && (PADDR <= 2179128323) ##3 1) |-> (PADDR >= 1856012253) && (PADDR <= 2372197914));
assert property(@(posedge PCLK) ((PWDATA == 1033669499) ##3 1) |-> (PADDR >= 1856012253) && (PADDR <= 2372197914));
assert property(@(posedge PCLK) ((PRDATA == 2748751431) ##3 1) |-> (PADDR >= 1856012253) && (PADDR <= 2372197914));
assert property(@(posedge PCLK) ((PWDATA == 3797340356) ##3 1) |-> (PADDR >= 1856012253) && (PADDR <= 2372197914));
assert property(@(posedge PCLK) ((PADDR == 2152653824) ##3 1) |-> (PADDR >= 1856012253) && (PADDR <= 2372197914));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX == 1668971974) ##3 1) |-> (PADDR >= 1856012253) && (PADDR <= 2372197914));
assert property(@(posedge PCLK) ((PRDATA >= 2222137864) && (PRDATA <= 2299985938) && (WRITE_DATA_ON_TX >= 1832756698) && (WRITE_DATA_ON_TX <= 2440631330) ##1 (PADDR >= 2128465405) && (PADDR <= 2179128323) ##3 1) |-> (PADDR >= 1856012253) && (PADDR <= 2372197914));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1832756698) && (WRITE_DATA_ON_TX <= 2440631330) && PENABLE ##1 (PADDR >= 2128465405) && (PADDR <= 2179128323) ##3 1) |-> (PADDR >= 1856012253) && (PADDR <= 2372197914));
assert property(@(posedge PCLK) ((PADDR == 2128465405) ##3 1) |-> (PADDR >= 1856012253) && (PADDR <= 2372197914));
assert property(@(posedge PCLK) ((PRDATA == 2793351756) ##3 1) |-> (PADDR >= 1856012253) && (PADDR <= 2372197914));
assert property(@(posedge PCLK) ((PADDR == 2179128323) ##3 1) |-> (PADDR >= 1856012253) && (PADDR <= 2372197914));
assert property(@(posedge PCLK) ((PRDATA >= 2171008002) && (PRDATA <= 4268012284) && (WRITE_DATA_ON_TX >= 1832756698) && (WRITE_DATA_ON_TX <= 2440631330) ##1 (PADDR >= 2128465405) && (PADDR <= 2179128323) ##3 1) |-> (PADDR >= 1856012253) && (PADDR <= 2372197914));
assert property(@(posedge PCLK) (PRESETn ##2 1) |-> (PADDR >= 1856012253) && (PADDR <= 2372197914));
assert property(@(posedge PCLK) (!PWRITE ##2 (WRITE_DATA_ON_TX >= 2148852224) && (WRITE_DATA_ON_TX <= 2543570991) ##1 (WRITE_DATA_ON_TX >= 2078452215) && (WRITE_DATA_ON_TX <= 2238920714) ##1 1) |-> (PADDR >= 1870525406) && (PADDR <= 2413729823));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2171008002) && (READ_DATA_ON_RX <= 4268012284) && (WRITE_DATA_ON_TX >= 1832756698) && (WRITE_DATA_ON_TX <= 2440631330) ##1 (PADDR >= 2128465405) && (PADDR <= 2179128323) ##3 1) |-> (PADDR >= 1856012253) && (PADDR <= 2372197914));
assert property(@(posedge PCLK) (!INT_TX && (WRITE_DATA_ON_TX >= 2148852224) && (WRITE_DATA_ON_TX <= 2543570991) ##1 (WRITE_DATA_ON_TX >= 2078452215) && (WRITE_DATA_ON_TX <= 2238920714) ##1 1) |-> (PADDR >= 1870525406) && (PADDR <= 2413729823));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2148852224) && (WRITE_DATA_ON_TX <= 2543570991) ##1 (WRITE_DATA_ON_TX >= 2078452215) && (WRITE_DATA_ON_TX <= 2238920714) ##1 !PWRITE) |-> (PADDR >= 1870525406) && (PADDR <= 2413729823));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2148852224) && (WRITE_DATA_ON_TX <= 2543570991) ##1 (WRITE_DATA_ON_TX >= 2078452215) && (WRITE_DATA_ON_TX <= 2238920714) && RX_EMPTY ##1 1) |-> (PADDR >= 1870525406) && (PADDR <= 2413729823));
assert property(@(posedge PCLK) (!TX_EMPTY && (WRITE_DATA_ON_TX >= 2148852224) && (WRITE_DATA_ON_TX <= 2543570991) ##1 (WRITE_DATA_ON_TX >= 2078452215) && (WRITE_DATA_ON_TX <= 2238920714) ##1 1) |-> (PADDR >= 1870525406) && (PADDR <= 2413729823));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2148852224) && (WRITE_DATA_ON_TX <= 2543570991) ##1 (WRITE_DATA_ON_TX >= 2078452215) && (WRITE_DATA_ON_TX <= 2238920714) ##1 !INT_RX) |-> (PADDR >= 1870525406) && (PADDR <= 2413729823));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2148852224) && (WRITE_DATA_ON_TX <= 2543570991) ##1 (WRITE_DATA_ON_TX >= 2078452215) && (WRITE_DATA_ON_TX <= 2238920714) ##1 !RX_EMPTY) |-> (PADDR >= 1870525406) && (PADDR <= 2413729823));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2148852224) && (WRITE_DATA_ON_TX <= 2543570991) ##1 (WRITE_DATA_ON_TX >= 2078452215) && (WRITE_DATA_ON_TX <= 2238920714) ##1 ERROR) |-> (PADDR >= 1870525406) && (PADDR <= 2413729823));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2148852224) && (WRITE_DATA_ON_TX <= 2543570991) ##1 (WRITE_DATA_ON_TX >= 2078452215) && (WRITE_DATA_ON_TX <= 2238920714) ##1 INT_TX) |-> (PADDR >= 1870525406) && (PADDR <= 2413729823));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2148852224) && (WRITE_DATA_ON_TX <= 2543570991) ##1 (WRITE_DATA_ON_TX >= 2078452215) && (WRITE_DATA_ON_TX <= 2238920714) ##1 TX_EMPTY) |-> (PADDR >= 1870525406) && (PADDR <= 2413729823));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2148852224) && (WRITE_DATA_ON_TX <= 2543570991) ##1 (WRITE_DATA_ON_TX >= 2078452215) && (WRITE_DATA_ON_TX <= 2238920714) && ERROR ##1 1) |-> (PADDR >= 1870525406) && (PADDR <= 2413729823));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2148852224) && (WRITE_DATA_ON_TX <= 2543570991) ##1 !PSELx && (WRITE_DATA_ON_TX >= 2078452215) && (WRITE_DATA_ON_TX <= 2238920714) ##1 1) |-> (PADDR >= 1870525406) && (PADDR <= 2413729823));
assert property(@(posedge PCLK) (!PENABLE ##1 (PADDR >= 2569281586) && (PADDR <= 3064575085) ##3 (PADDR >= 2193065477) && (PADDR <= 2464432677)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2148852224) && (WRITE_DATA_ON_TX <= 2543570991) ##1 (WRITE_DATA_ON_TX >= 2078452215) && (WRITE_DATA_ON_TX <= 2238920714) && INT_RX ##1 1) |-> (PADDR >= 1870525406) && (PADDR <= 2413729823));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2148852224) && (WRITE_DATA_ON_TX <= 2543570991) ##1 (WRITE_DATA_ON_TX >= 2078452215) && (WRITE_DATA_ON_TX <= 2238920714) && PSLVERR ##1 1) |-> (PADDR >= 1870525406) && (PADDR <= 2413729823));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2148852224) && (WRITE_DATA_ON_TX <= 2543570991) ##1 (WRITE_DATA_ON_TX >= 2078452215) && (WRITE_DATA_ON_TX <= 2238920714) ##1 PSLVERR) |-> (PADDR >= 1870525406) && (PADDR <= 2413729823));
assert property(@(posedge PCLK) (!PENABLE ##1 (PADDR >= 2569281586) && (PADDR <= 3064575085) ##3 (PADDR >= 2193065477) && (PADDR <= 2464432677)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((PADDR >= 2226575369) && (PADDR <= 4277167357) && (WRITE_DATA_ON_TX >= 1832756698) && (WRITE_DATA_ON_TX <= 2440631330) ##1 (PADDR >= 2128465405) && (PADDR <= 2179128323) ##3 1) |-> (PADDR >= 1856012253) && (PADDR <= 2372197914));
assert property(@(posedge PCLK) (PENABLE ##1 (WRITE_DATA_ON_TX >= 2148852224) && (WRITE_DATA_ON_TX <= 2543570991) ##1 (WRITE_DATA_ON_TX >= 2078452215) && (WRITE_DATA_ON_TX <= 2238920714) ##1 1) |-> (PADDR >= 1870525406) && (PADDR <= 2413729823));
assert property(@(posedge PCLK) ((PRDATA >= 197097751) && (PRDATA <= 4288916223) ##1 (WRITE_DATA_ON_TX >= 2148852224) && (WRITE_DATA_ON_TX <= 2543570991) ##1 (WRITE_DATA_ON_TX >= 2078452215) && (WRITE_DATA_ON_TX <= 2238920714) ##1 1) |-> (PADDR >= 1870525406) && (PADDR <= 2413729823));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 197097751) && (READ_DATA_ON_RX <= 4288916223) ##1 (WRITE_DATA_ON_TX >= 2148852224) && (WRITE_DATA_ON_TX <= 2543570991) ##1 (WRITE_DATA_ON_TX >= 2078452215) && (WRITE_DATA_ON_TX <= 2238920714) ##1 1) |-> (PADDR >= 1870525406) && (PADDR <= 2413729823));
assert property(@(posedge PCLK) (PWRITE ##1 (WRITE_DATA_ON_TX >= 2148852224) && (WRITE_DATA_ON_TX <= 2543570991) ##1 (WRITE_DATA_ON_TX >= 2078452215) && (WRITE_DATA_ON_TX <= 2238920714) ##1 1) |-> (PADDR >= 1870525406) && (PADDR <= 2413729823));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2148852224) && (WRITE_DATA_ON_TX <= 2543570991) && PSELx ##1 (WRITE_DATA_ON_TX >= 2078452215) && (WRITE_DATA_ON_TX <= 2238920714) ##1 1) |-> (PADDR >= 1870525406) && (PADDR <= 2413729823));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1416083368) && (WRITE_DATA_ON_TX <= 2148852224) ##1 (PADDR >= 2569281586) && (PADDR <= 3064575085) ##3 (PADDR >= 2193065477) && (PADDR <= 2464432677)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1416083368) && (WRITE_DATA_ON_TX <= 2148852224) ##1 (PADDR >= 2569281586) && (PADDR <= 3064575085) ##3 (PADDR >= 2193065477) && (PADDR <= 2464432677)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((PWDATA >= 1416083368) && (PWDATA <= 2148852224) ##1 (PADDR >= 2569281586) && (PADDR <= 3064575085) ##3 (PADDR >= 2193065477) && (PADDR <= 2464432677)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((PWDATA >= 1416083368) && (PWDATA <= 2148852224) ##1 (PADDR >= 2569281586) && (PADDR <= 3064575085) ##3 (PADDR >= 2193065477) && (PADDR <= 2464432677)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2148852224) && (WRITE_DATA_ON_TX <= 2255374348) ##1 (WRITE_DATA_ON_TX >= 2078452215) && (WRITE_DATA_ON_TX <= 2238920714) ##1 1) |-> (PADDR >= 1870525406) && (PADDR <= 2413729823));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX == 556196162) ##1 1) |-> (PADDR >= 1870525406) && (PADDR <= 2413729823));
assert property(@(posedge PCLK) ((PWDATA == 2107706875) ##1 1) |-> (PADDR >= 1870525406) && (PADDR <= 2413729823));
assert property(@(posedge PCLK) ((PWDATA >= 2148852224) && (PWDATA <= 2358401049) ##1 (WRITE_DATA_ON_TX >= 2078452215) && (WRITE_DATA_ON_TX <= 2238920714) ##1 1) |-> (PADDR >= 1870525406) && (PADDR <= 2413729823));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2148852224) && (WRITE_DATA_ON_TX <= 2358401049) ##1 (WRITE_DATA_ON_TX >= 2078452215) && (WRITE_DATA_ON_TX <= 2238920714) ##1 1) |-> (PADDR >= 1870525406) && (PADDR <= 2413729823));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2148852224) && (WRITE_DATA_ON_TX <= 2271383054) ##1 (WRITE_DATA_ON_TX >= 2078452215) && (WRITE_DATA_ON_TX <= 2238920714) ##1 1) |-> (PADDR >= 1870525406) && (PADDR <= 2413729823));
assert property(@(posedge PCLK) ((PRDATA == 2840464466) ##1 1) |-> (PADDR >= 1870525406) && (PADDR <= 2413729823));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2171008002) && (READ_DATA_ON_RX <= 4266100476) && (WRITE_DATA_ON_TX >= 2148852224) && (WRITE_DATA_ON_TX <= 2543570991) ##1 (WRITE_DATA_ON_TX >= 2078452215) && (WRITE_DATA_ON_TX <= 2238920714) ##1 1) |-> (PADDR >= 1870525406) && (PADDR <= 2413729823));
assert property(@(posedge PCLK) (!ERROR && (WRITE_DATA_ON_TX >= 2148852224) && (WRITE_DATA_ON_TX <= 2543570991) ##1 (WRITE_DATA_ON_TX >= 2078452215) && (WRITE_DATA_ON_TX <= 2238920714) ##1 1) |-> (PADDR >= 1870525406) && (PADDR <= 2413729823));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX == 2238920714) ##1 1) |-> (PADDR >= 1870525406) && (PADDR <= 2413729823));
assert property(@(posedge PCLK) ((PADDR >= 2264390669) && (PADDR <= 4159071471) && (WRITE_DATA_ON_TX >= 1832756698) && (WRITE_DATA_ON_TX <= 2440631330) ##1 (PADDR >= 2128465405) && (PADDR <= 2179128323) ##3 1) |-> (PADDR >= 1856012253) && (PADDR <= 2372197914));
assert property(@(posedge PCLK) ((PADDR == 1924719077) ##1 1) |-> (PADDR >= 1870525406) && (PADDR <= 2413729823));
assert property(@(posedge PCLK) ((PWDATA == 2238920714) ##1 1) |-> (PADDR >= 1870525406) && (PADDR <= 2413729823));
assert property(@(posedge PCLK) ((PRDATA == 556196162) ##1 1) |-> (PADDR >= 1870525406) && (PADDR <= 2413729823));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX == 2840464466) ##1 1) |-> (PADDR >= 1870525406) && (PADDR <= 2413729823));
assert property(@(posedge PCLK) ((PADDR == 2235421706) ##1 1) |-> (PADDR >= 1870525406) && (PADDR <= 2413729823));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX == 2107706875) ##1 1) |-> (PADDR >= 1870525406) && (PADDR <= 2413729823));
assert property(@(posedge PCLK) ((PADDR >= 3039888490) && (PADDR <= 4159071471) && (WRITE_DATA_ON_TX >= 1832756698) && (WRITE_DATA_ON_TX <= 2440631330) ##1 (PADDR >= 2128465405) && (PADDR <= 2179128323) ##3 1) |-> (PADDR >= 1856012253) && (PADDR <= 2372197914));
assert property(@(posedge PCLK) ((PRDATA >= 2171008002) && (PRDATA <= 4266100476) && (WRITE_DATA_ON_TX >= 2148852224) && (WRITE_DATA_ON_TX <= 2543570991) ##1 (WRITE_DATA_ON_TX >= 2078452215) && (WRITE_DATA_ON_TX <= 2238920714) ##1 1) |-> (PADDR >= 1870525406) && (PADDR <= 2413729823));
assert property(@(posedge PCLK) (PSELx ##1 (WRITE_DATA_ON_TX >= 2148852224) && (WRITE_DATA_ON_TX <= 2543570991) ##1 (WRITE_DATA_ON_TX >= 2078452215) && (WRITE_DATA_ON_TX <= 2238920714) ##1 1) |-> (PADDR >= 1870525406) && (PADDR <= 2413729823));
assert property(@(posedge PCLK) (!PSLVERR && (WRITE_DATA_ON_TX >= 2148852224) && (WRITE_DATA_ON_TX <= 2543570991) ##1 (WRITE_DATA_ON_TX >= 2078452215) && (WRITE_DATA_ON_TX <= 2238920714) ##1 1) |-> (PADDR >= 1870525406) && (PADDR <= 2413729823));
assert property(@(posedge PCLK) ((PWDATA >= 2148852224) && (PWDATA <= 2271383054) ##1 (WRITE_DATA_ON_TX >= 2078452215) && (WRITE_DATA_ON_TX <= 2238920714) ##1 1) |-> (PADDR >= 1870525406) && (PADDR <= 2413729823));
assert property(@(posedge PCLK) ((PWDATA >= 2148852224) && (PWDATA <= 2255374348) ##1 (WRITE_DATA_ON_TX >= 2078452215) && (WRITE_DATA_ON_TX <= 2238920714) ##1 1) |-> (PADDR >= 1870525406) && (PADDR <= 2413729823));
assert property(@(posedge PCLK) ((PADDR >= 2413729823) && (PADDR <= 4289956095) ##1 (PADDR >= 2569281586) && (PADDR <= 3064575085) && (PRDATA >= 30027011) && (PRDATA <= 1987289068) ##3 (PADDR >= 2193065477) && (PADDR <= 2464432677)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX == 2078452215) ##1 1) |-> (PADDR >= 1870525406) && (PADDR <= 2413729823));
assert property(@(posedge PCLK) ((PADDR >= 2413729823) && (PADDR <= 4289956095) ##1 (PADDR >= 2569281586) && (PADDR <= 3064575085) && (PRDATA >= 30027011) && (PRDATA <= 1987289068) ##3 (PADDR >= 2193065477) && (PADDR <= 2464432677)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX == 1659265477) ##1 1) |-> (PADDR >= 1870525406) && (PADDR <= 2413729823));
assert property(@(posedge PCLK) (PRESETn ##2 1) |-> (PADDR >= 1870525406) && (PADDR <= 2413729823));
assert property(@(posedge PCLK) ((PRDATA == 1659265477) ##1 1) |-> (PADDR >= 1870525406) && (PADDR <= 2413729823));
assert property(@(posedge PCLK) ((PWDATA == 2078452215) ##1 1) |-> (PADDR >= 1870525406) && (PADDR <= 2413729823));
assert property(@(posedge PCLK) ((PADDR == 3132094069) ##1 1) |-> (PADDR >= 1870525406) && (PADDR <= 2413729823));
assert property(@(posedge PCLK) ((PRDATA >= 374085420) && (PRDATA <= 4288916223) ##1 (WRITE_DATA_ON_TX >= 2148852224) && (WRITE_DATA_ON_TX <= 2543570991) ##1 (WRITE_DATA_ON_TX >= 2078452215) && (WRITE_DATA_ON_TX <= 2238920714) ##1 1) |-> (PADDR >= 1870525406) && (PADDR <= 2413729823));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 374085420) && (READ_DATA_ON_RX <= 4288916223) ##1 (WRITE_DATA_ON_TX >= 2148852224) && (WRITE_DATA_ON_TX <= 2543570991) ##1 (WRITE_DATA_ON_TX >= 2078452215) && (WRITE_DATA_ON_TX <= 2238920714) ##1 1) |-> (PADDR >= 1870525406) && (PADDR <= 2413729823));
assert property(@(posedge PCLK) ((PADDR >= 2519284268) && (PADDR <= 4289956095) ##1 (PADDR >= 2569281586) && (PADDR <= 3064575085) && (PRDATA >= 30027011) && (PRDATA <= 1987289068) ##3 (PADDR >= 2193065477) && (PADDR <= 2464432677)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((PADDR >= 2519284268) && (PADDR <= 4289956095) ##1 (PADDR >= 2569281586) && (PADDR <= 3064575085) && (PRDATA >= 30027011) && (PRDATA <= 1987289068) ##3 (PADDR >= 2193065477) && (PADDR <= 2464432677)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) ((PADDR >= 2011935215) && (PADDR <= 2043039219) ##1 (PWDATA >= 1030355834) && (PWDATA <= 1557269945) ##1 ERROR ##2 1) |-> (PADDR >= 2382711836) && (PADDR <= 3016655975));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX == 2724783172) ##4 1) |-> (PADDR >= 2382711836) && (PADDR <= 3016655975));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX == 3753830591) ##4 1) |-> (PADDR >= 2382711836) && (PADDR <= 3016655975));
assert property(@(posedge PCLK) ((PADDR >= 2011935215) && (PADDR <= 2043039219) ##1 INT_RX ##1 ERROR ##2 1) |-> (PADDR >= 2382711836) && (PADDR <= 3016655975));
assert property(@(posedge PCLK) ((PADDR >= 2011935215) && (PADDR <= 2043039219) && (PRDATA >= 2917650523) && (PRDATA <= 3753830591) ##2 ERROR ##2 1) |-> (PADDR >= 2382711836) && (PADDR <= 3016655975));
assert property(@(posedge PCLK) ((PADDR >= 2011935215) && (PADDR <= 2043039219) && (READ_DATA_ON_RX >= 2917650523) && (READ_DATA_ON_RX <= 3753830591) ##2 ERROR ##2 1) |-> (PADDR >= 2382711836) && (PADDR <= 3016655975));
assert property(@(posedge PCLK) ((PADDR >= 2011935215) && (PADDR <= 2043039219) && PENABLE ##2 ERROR ##2 1) |-> (PADDR >= 2382711836) && (PADDR <= 3016655975));
assert property(@(posedge PCLK) ((PWDATA == 2724783172) ##4 1) |-> (PADDR >= 2382711836) && (PADDR <= 3016655975));
assert property(@(posedge PCLK) ((PWDATA == 3197877373) ##4 1) |-> (PADDR >= 2382711836) && (PADDR <= 3016655975));
assert property(@(posedge PCLK) ((PADDR == 2043039219) ##4 1) |-> (PADDR >= 2382711836) && (PADDR <= 3016655975));
assert property(@(posedge PCLK) ((PRDATA == 3753830591) ##4 1) |-> (PADDR >= 2382711836) && (PADDR <= 3016655975));
assert property(@(posedge PCLK) ((PADDR >= 2011935215) && (PADDR <= 2043039219) ##1 (WRITE_DATA_ON_TX >= 1030355834) && (WRITE_DATA_ON_TX <= 1557269945) ##1 ERROR ##2 1) |-> (PADDR >= 2382711836) && (PADDR <= 3016655975));
assert property(@(posedge PCLK) ((PADDR >= 2011935215) && (PADDR <= 2043039219) && (PRDATA >= 2917650523) && (PRDATA <= 3095673969) ##2 ERROR ##2 1) |-> (PADDR >= 2382711836) && (PADDR <= 3016655975));
assert property(@(posedge PCLK) ((PWDATA >= 0) && (PWDATA <= 2148852224) ##1 (WRITE_DATA_ON_TX >= 2148852224) && (WRITE_DATA_ON_TX <= 2543570991) ##1 (WRITE_DATA_ON_TX >= 2078452215) && (WRITE_DATA_ON_TX <= 2238920714) ##1 1) |-> (PADDR >= 1870525406) && (PADDR <= 2413729823));
assert property(@(posedge PCLK) ((PADDR >= 2011935215) && (PADDR <= 2043039219) ##1 PENABLE ##1 ERROR ##2 1) |-> (PADDR >= 2382711836) && (PADDR <= 3016655975));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX == 3197877373) ##4 1) |-> (PADDR >= 2382711836) && (PADDR <= 3016655975));
assert property(@(posedge PCLK) ((PADDR >= 2011935215) && (PADDR <= 2043039219) ##1 (READ_DATA_ON_RX >= 3432517785) && (READ_DATA_ON_RX <= 3467930269) ##1 ERROR ##2 1) |-> (PADDR >= 2382711836) && (PADDR <= 3016655975));
assert property(@(posedge PCLK) ((PADDR >= 2011935215) && (PADDR <= 2043039219) && (READ_DATA_ON_RX >= 2917650523) && (READ_DATA_ON_RX <= 3095673969) ##2 ERROR ##2 1) |-> (PADDR >= 2382711836) && (PADDR <= 3016655975));
assert property(@(posedge PCLK) ((PADDR >= 2011935215) && (PADDR <= 2043039219) && (PWDATA >= 2234734602) && (PWDATA <= 3197877373) ##2 ERROR ##2 1) |-> (PADDR >= 2382711836) && (PADDR <= 3016655975));
assert property(@(posedge PCLK) ((PADDR >= 2011935215) && (PADDR <= 2043039219) && (WRITE_DATA_ON_TX >= 2234734602) && (WRITE_DATA_ON_TX <= 3197877373) ##2 ERROR ##2 1) |-> (PADDR >= 2382711836) && (PADDR <= 3016655975));
assert property(@(posedge PCLK) ((PADDR == 2011935215) ##4 1) |-> (PADDR >= 2382711836) && (PADDR <= 3016655975));
assert property(@(posedge PCLK) ((PRDATA == 2917650523) ##4 1) |-> (PADDR >= 2382711836) && (PADDR <= 3016655975));
assert property(@(posedge PCLK) ((PADDR >= 2011935215) && (PADDR <= 2019717616) ##2 ERROR ##2 1) |-> (PADDR >= 2382711836) && (PADDR <= 3016655975));
assert property(@(posedge PCLK) ((PADDR >= 2011935215) && (PADDR <= 2043039219) ##1 (PADDR >= 3528043684) && (PADDR <= 3684186807) ##1 ERROR ##2 1) |-> (PADDR >= 2382711836) && (PADDR <= 3016655975));
assert property(@(posedge PCLK) ((PADDR >= 2011935215) && (PADDR <= 2043039219) ##1 RX_EMPTY ##1 ERROR ##2 1) |-> (PADDR >= 2382711836) && (PADDR <= 3016655975));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 2148852224) ##1 (WRITE_DATA_ON_TX >= 2148852224) && (WRITE_DATA_ON_TX <= 2543570991) ##1 (WRITE_DATA_ON_TX >= 2078452215) && (WRITE_DATA_ON_TX <= 2238920714) ##1 1) |-> (PADDR >= 1870525406) && (PADDR <= 2413729823));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX == 2917650523) ##4 1) |-> (PADDR >= 2382711836) && (PADDR <= 3016655975));
assert property(@(posedge PCLK) ((PADDR >= 2011935215) && (PADDR <= 2043039219) ##1 (PRDATA >= 3432517785) && (PRDATA <= 3467930269) ##1 ERROR ##2 1) |-> (PADDR >= 2382711836) && (PADDR <= 3016655975));
assert property(@(posedge PCLK) ((PADDR >= 2011935215) && (PADDR <= 2043039219) && (PWDATA >= 152456466) && (PWDATA <= 3197877373) ##2 ERROR ##2 1) |-> (PADDR >= 2382711836) && (PADDR <= 3016655975));
assert property(@(posedge PCLK) ((PADDR >= 2011935215) && (PADDR <= 2043039219) ##1 (READ_DATA_ON_RX >= 1300180890) && (READ_DATA_ON_RX <= 3467930269) ##1 ERROR ##2 1) |-> (PADDR >= 2382711836) && (PADDR <= 3016655975));
assert property(@(posedge PCLK) ((PADDR >= 2011935215) && (PADDR <= 2043039219) ##2 ERROR ##2 ERROR) |-> (PADDR >= 2382711836) && (PADDR <= 3016655975));
assert property(@(posedge PCLK) ((PADDR >= 2011935215) && (PADDR <= 2043039219) ##1 (WRITE_DATA_ON_TX >= 1030355834) && (WRITE_DATA_ON_TX <= 2278569487) ##1 ERROR ##2 1) |-> (PADDR >= 2382711836) && (PADDR <= 3016655975));
assert property(@(posedge PCLK) ((PADDR >= 2011935215) && (PADDR <= 2043039219) ##1 (PWDATA >= 1030355834) && (PWDATA <= 3197877373) ##1 ERROR ##2 1) |-> (PADDR >= 2382711836) && (PADDR <= 3016655975));
assert property(@(posedge PCLK) ((PADDR >= 2165231618) && (PADDR <= 4289956095) ##1 (PADDR >= 2569281586) && (PADDR <= 3064575085) && (PRDATA >= 30027011) && (PRDATA <= 1987289068) ##3 (PADDR >= 2193065477) && (PADDR <= 2464432677)) |-> (PRDATA >= 1810568663) && (PRDATA <= 2432785954));
assert property(@(posedge PCLK) ((PADDR >= 2011935215) && (PADDR <= 2043039219) && (WRITE_DATA_ON_TX >= 152456466) && (WRITE_DATA_ON_TX <= 3197877373) ##2 ERROR ##2 1) |-> (PADDR >= 2382711836) && (PADDR <= 3016655975));
assert property(@(posedge PCLK) ((PADDR >= 2011935215) && (PADDR <= 2043039219) ##2 ERROR ##2 !INT_RX) |-> (PADDR >= 2382711836) && (PADDR <= 3016655975));
assert property(@(posedge PCLK) ((PADDR >= 2011935215) && (PADDR <= 2043039219) ##1 (PRDATA >= 1300180890) && (PRDATA <= 3467930269) ##1 ERROR ##2 1) |-> (PADDR >= 2382711836) && (PADDR <= 3016655975));
assert property(@(posedge PCLK) ((PADDR >= 2011935215) && (PADDR <= 2043039219) ##2 ERROR ##2 PSLVERR) |-> (PADDR >= 2382711836) && (PADDR <= 3016655975));
assert property(@(posedge PCLK) ((PADDR >= 2011935215) && (PADDR <= 2043039219) ##1 (PRDATA >= 3045573227) && (PRDATA <= 3467930269) ##1 ERROR ##2 1) |-> (PADDR >= 2382711836) && (PADDR <= 3016655975));
assert property(@(posedge PCLK) ((PADDR >= 2011935215) && (PADDR <= 2043039219) ##1 (PRDATA >= 2828968017) && (PRDATA <= 3467930269) ##1 ERROR ##2 1) |-> (PADDR >= 2382711836) && (PADDR <= 3016655975));
assert property(@(posedge PCLK) ((PADDR >= 2011935215) && (PADDR <= 2043039219) ##2 !PSELx && ERROR ##2 1) |-> (PADDR >= 2382711836) && (PADDR <= 3016655975));
assert property(@(posedge PCLK) ((PADDR >= 2011935215) && (PADDR <= 2043039219) ##2 ERROR ##2 !RX_EMPTY) |-> (PADDR >= 2382711836) && (PADDR <= 3016655975));
assert property(@(posedge PCLK) ((PADDR >= 2165231618) && (PADDR <= 4289956095) ##1 (PADDR >= 2569281586) && (PADDR <= 3064575085) && (PRDATA >= 30027011) && (PRDATA <= 1987289068) ##3 (PADDR >= 2193065477) && (PADDR <= 2464432677)) |-> (READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954));
assert property(@(posedge PCLK) (TX_EMPTY ##2 (WRITE_DATA_ON_TX >= 2148852224) && (WRITE_DATA_ON_TX <= 2543570991) ##1 (WRITE_DATA_ON_TX >= 2078452215) && (WRITE_DATA_ON_TX <= 2238920714) ##1 1) |-> (PADDR >= 1870525406) && (PADDR <= 2413729823));
assert property(@(posedge PCLK) ((PADDR >= 2011935215) && (PADDR <= 2043039219) ##2 ERROR ##1 !TX_EMPTY ##1 1) |-> (PADDR >= 2382711836) && (PADDR <= 3016655975));
assert property(@(posedge PCLK) ((PADDR >= 2011935215) && (PADDR <= 2043039219) ##1 (PWDATA >= 1030355834) && (PWDATA <= 3647469746) ##1 ERROR ##2 1) |-> (PADDR >= 2382711836) && (PADDR <= 3016655975));
assert property(@(posedge PCLK) ((PADDR >= 2011935215) && (PADDR <= 2043039219) ##1 (PRDATA >= 2538567726) && (PRDATA <= 3467930269) ##1 ERROR ##2 1) |-> (PADDR >= 2382711836) && (PADDR <= 3016655975));
assert property(@(posedge PCLK) ((PADDR >= 2011935215) && (PADDR <= 2043039219) ##2 ERROR ##2 !PENABLE) |-> (PADDR >= 2382711836) && (PADDR <= 3016655975));
assert property(@(posedge PCLK) ((PADDR >= 2011935215) && (PADDR <= 2043039219) ##2 ERROR && PENABLE ##2 1) |-> (PADDR >= 2382711836) && (PADDR <= 3016655975));
assert property(@(posedge PCLK) ((PADDR >= 2011935215) && (PADDR <= 2043039219) ##1 (PWDATA >= 1030355834) && (PWDATA <= 2278569487) ##1 ERROR ##2 1) |-> (PADDR >= 2382711836) && (PADDR <= 3016655975));
assert property(@(posedge PCLK) (INT_TX ##2 (WRITE_DATA_ON_TX >= 2148852224) && (WRITE_DATA_ON_TX <= 2543570991) ##1 (WRITE_DATA_ON_TX >= 2078452215) && (WRITE_DATA_ON_TX <= 2238920714) ##1 1) |-> (PADDR >= 1870525406) && (PADDR <= 2413729823));
assert property(@(posedge PCLK) ((PADDR >= 2011935215) && (PADDR <= 2043039219) ##2 ERROR ##2 PSELx) |-> (PADDR >= 2382711836) && (PADDR <= 3016655975));
assert property(@(posedge PCLK) ((PADDR >= 2011935215) && (PADDR <= 2043039219) ##1 (READ_DATA_ON_RX >= 3045573227) && (READ_DATA_ON_RX <= 3467930269) ##1 ERROR ##2 1) |-> (PADDR >= 2382711836) && (PADDR <= 3016655975));
assert property(@(posedge PCLK) ((PADDR >= 2011935215) && (PADDR <= 2043039219) ##2 ERROR ##1 PWRITE ##1 1) |-> (PADDR >= 2382711836) && (PADDR <= 3016655975));
assert property(@(posedge PCLK) ((PADDR >= 2011935215) && (PADDR <= 2043039219) ##2 ERROR ##1 !INT_RX ##1 1) |-> (PADDR >= 2382711836) && (PADDR <= 3016655975));
assert property(@(posedge PCLK) ((PADDR >= 2011935215) && (PADDR <= 2043039219) ##2 !PWRITE && ERROR ##2 1) |-> (PADDR >= 2382711836) && (PADDR <= 3016655975));
assert property(@(posedge PCLK) ((PADDR >= 2011935215) && (PADDR <= 2043039219) ##2 ERROR ##1 !INT_TX ##1 1) |-> (PADDR >= 2382711836) && (PADDR <= 3016655975));
assert property(@(posedge PCLK) ((PADDR >= 2011935215) && (PADDR <= 2043039219) ##1 (WRITE_DATA_ON_TX >= 1030355834) && (WRITE_DATA_ON_TX <= 3197877373) ##1 ERROR ##2 1) |-> (PADDR >= 2382711836) && (PADDR <= 3016655975));
assert property(@(posedge PCLK) ((PADDR >= 2011935215) && (PADDR <= 2043039219) ##1 (READ_DATA_ON_RX >= 2828968017) && (READ_DATA_ON_RX <= 3467930269) ##1 ERROR ##2 1) |-> (PADDR >= 2382711836) && (PADDR <= 3016655975));
assert property(@(posedge PCLK) (!PWRITE && (PADDR >= 2011935215) && (PADDR <= 2043039219) ##2 ERROR ##2 1) |-> (PADDR >= 2382711836) && (PADDR <= 3016655975));
assert property(@(posedge PCLK) ((PADDR >= 2011935215) && (PADDR <= 2043039219) ##1 (READ_DATA_ON_RX >= 2538567726) && (READ_DATA_ON_RX <= 3467930269) ##1 ERROR ##2 1) |-> (PADDR >= 2382711836) && (PADDR <= 3016655975));
assert property(@(posedge PCLK) ((PADDR >= 2011935215) && (PADDR <= 2043039219) ##1 (WRITE_DATA_ON_TX >= 1030355834) && (WRITE_DATA_ON_TX <= 3647469746) ##1 ERROR ##2 1) |-> (PADDR >= 2382711836) && (PADDR <= 3016655975));
assert property(@(posedge PCLK) ((PADDR >= 2011935215) && (PADDR <= 2043039219) ##2 ERROR ##1 !RX_EMPTY ##1 1) |-> (PADDR >= 2382711836) && (PADDR <= 3016655975));
assert property(@(posedge PCLK) (INT_RX ##1 (WRITE_DATA_ON_TX >= 2148852224) && (WRITE_DATA_ON_TX <= 2543570991) ##1 (WRITE_DATA_ON_TX >= 2078452215) && (WRITE_DATA_ON_TX <= 2238920714) ##1 1) |-> (PADDR >= 1870525406) && (PADDR <= 2413729823));
assert property(@(posedge PCLK) (RX_EMPTY ##1 (WRITE_DATA_ON_TX >= 2148852224) && (WRITE_DATA_ON_TX <= 2543570991) ##1 (WRITE_DATA_ON_TX >= 2078452215) && (WRITE_DATA_ON_TX <= 2238920714) ##1 1) |-> (PADDR >= 1870525406) && (PADDR <= 2413729823));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 635101003) ##2 (WRITE_DATA_ON_TX >= 2148852224) && (WRITE_DATA_ON_TX <= 2543570991) ##1 (WRITE_DATA_ON_TX >= 2078452215) && (WRITE_DATA_ON_TX <= 2238920714) ##1 1) |-> (PADDR >= 1870525406) && (PADDR <= 2413729823));
assert property(@(posedge PCLK) ((PRDATA >= 0) && (PRDATA <= 447814965) ##2 (WRITE_DATA_ON_TX >= 2148852224) && (WRITE_DATA_ON_TX <= 2543570991) ##1 (WRITE_DATA_ON_TX >= 2078452215) && (WRITE_DATA_ON_TX <= 2238920714) ##1 1) |-> (PADDR >= 1870525406) && (PADDR <= 2413729823));
assert property(@(posedge PCLK) ((PRDATA >= 0) && (PRDATA <= 635101003) ##2 (WRITE_DATA_ON_TX >= 2148852224) && (WRITE_DATA_ON_TX <= 2543570991) ##1 (WRITE_DATA_ON_TX >= 2078452215) && (WRITE_DATA_ON_TX <= 2238920714) ##1 1) |-> (PADDR >= 1870525406) && (PADDR <= 2413729823));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 447814965) ##2 (WRITE_DATA_ON_TX >= 2148852224) && (WRITE_DATA_ON_TX <= 2543570991) ##1 (WRITE_DATA_ON_TX >= 2078452215) && (WRITE_DATA_ON_TX <= 2238920714) ##1 1) |-> (PADDR >= 1870525406) && (PADDR <= 2413729823));
assert property(@(posedge PCLK) (!ERROR ##2 (WRITE_DATA_ON_TX >= 2148852224) && (WRITE_DATA_ON_TX <= 2543570991) ##1 (WRITE_DATA_ON_TX >= 2078452215) && (WRITE_DATA_ON_TX <= 2238920714) ##1 1) |-> (PADDR >= 1870525406) && (PADDR <= 2413729823));
assert property(@(posedge PCLK) (PENABLE ##2 (WRITE_DATA_ON_TX >= 2148852224) && (WRITE_DATA_ON_TX <= 2543570991) ##1 (WRITE_DATA_ON_TX >= 2078452215) && (WRITE_DATA_ON_TX <= 2238920714) ##1 1) |-> (PADDR >= 1870525406) && (PADDR <= 2413729823));
assert property(@(posedge PCLK) (!PSLVERR ##2 (WRITE_DATA_ON_TX >= 2148852224) && (WRITE_DATA_ON_TX <= 2543570991) ##1 (WRITE_DATA_ON_TX >= 2078452215) && (WRITE_DATA_ON_TX <= 2238920714) ##1 1) |-> (PADDR >= 1870525406) && (PADDR <= 2413729823));
assert property(@(posedge PCLK) ((PRDATA >= 0) && (PRDATA <= 913139564) ##2 (WRITE_DATA_ON_TX >= 2148852224) && (WRITE_DATA_ON_TX <= 2543570991) ##1 (WRITE_DATA_ON_TX >= 2078452215) && (WRITE_DATA_ON_TX <= 2238920714) ##1 1) |-> (PADDR >= 1870525406) && (PADDR <= 2413729823));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 913139564) ##2 (WRITE_DATA_ON_TX >= 2148852224) && (WRITE_DATA_ON_TX <= 2543570991) ##1 (WRITE_DATA_ON_TX >= 2078452215) && (WRITE_DATA_ON_TX <= 2238920714) ##1 1) |-> (PADDR >= 1870525406) && (PADDR <= 2413729823));
assert property(@(posedge PCLK) ((PADDR >= 2165231618) && (PADDR <= 4289956095) ##1 (WRITE_DATA_ON_TX >= 2148852224) && (WRITE_DATA_ON_TX <= 2543570991) ##1 (WRITE_DATA_ON_TX >= 2078452215) && (WRITE_DATA_ON_TX <= 2238920714) ##1 1) |-> (PADDR >= 1870525406) && (PADDR <= 2413729823));
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 3003382374) ##1 (WRITE_DATA_ON_TX >= 2148852224) && (WRITE_DATA_ON_TX <= 2543570991) ##1 (WRITE_DATA_ON_TX >= 2078452215) && (WRITE_DATA_ON_TX <= 2238920714) ##1 1) |-> (PADDR >= 1870525406) && (PADDR <= 2413729823));
assert property(@(posedge PCLK) ((PWDATA >= 2171160066) && (PWDATA <= 2864839253) ##2 !PWRITE ##1 (PADDR >= 1789174229) && (PADDR <= 1933601254) ##1 1) |-> (READ_DATA_ON_RX >= 1401740199) && (READ_DATA_ON_RX <= 2111679483));
assert property(@(posedge PCLK) ((PWDATA >= 2171160066) && (PWDATA <= 2864839253) ##2 !PWRITE ##1 (PADDR >= 1789174229) && (PADDR <= 1933601254) ##1 1) |-> (PRDATA >= 1401740199) && (PRDATA <= 2111679483));
assert property(@(posedge PCLK) ((PWDATA >= 2171160066) && (PWDATA <= 2864839253) && INT_TX ##3 (PADDR >= 1789174229) && (PADDR <= 1933601254) ##1 1) |-> (READ_DATA_ON_RX >= 1401740199) && (READ_DATA_ON_RX <= 2111679483));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2521563180) && (WRITE_DATA_ON_TX <= 2864839253) ##3 (PADDR >= 1789174229) && (PADDR <= 1933601254) ##1 1) |-> (READ_DATA_ON_RX >= 1401740199) && (READ_DATA_ON_RX <= 2111679483));
assert property(@(posedge PCLK) ((PWDATA >= 2171160066) && (PWDATA <= 2864839253) ##3 (PADDR >= 1789174229) && (PADDR <= 1933601254) ##1 !PENABLE) |-> (READ_DATA_ON_RX >= 1401740199) && (READ_DATA_ON_RX <= 2111679483));
assert property(@(posedge PCLK) ((PWDATA >= 2521563180) && (PWDATA <= 2864839253) ##3 (PADDR >= 1789174229) && (PADDR <= 1933601254) ##1 1) |-> (READ_DATA_ON_RX >= 1401740199) && (READ_DATA_ON_RX <= 2111679483));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2521563180) && (WRITE_DATA_ON_TX <= 2864839253) ##3 (PADDR >= 1789174229) && (PADDR <= 1933601254) ##1 1) |-> (PRDATA >= 1401740199) && (PRDATA <= 2111679483));
assert property(@(posedge PCLK) ((PWDATA >= 2171160066) && (PWDATA <= 2864839253) ##3 (PADDR >= 1789174229) && (PADDR <= 1933601254) && TX_EMPTY ##1 1) |-> (READ_DATA_ON_RX >= 1401740199) && (READ_DATA_ON_RX <= 2111679483));
assert property(@(posedge PCLK) ((PWDATA >= 2171160066) && (PWDATA <= 2864839253) ##3 (PADDR >= 1789174229) && (PADDR <= 1933601254) ##1 !PENABLE) |-> (PRDATA >= 1401740199) && (PRDATA <= 2111679483));
assert property(@(posedge PCLK) ((PWDATA >= 2171160066) && (PWDATA <= 2864839253) ##3 !INT_RX && (PADDR >= 1789174229) && (PADDR <= 1933601254) ##1 1) |-> (READ_DATA_ON_RX >= 1401740199) && (READ_DATA_ON_RX <= 2111679483));
assert property(@(posedge PCLK) ((PWDATA >= 2171160066) && (PWDATA <= 2864839253) ##3 !INT_RX && (PADDR >= 1789174229) && (PADDR <= 1933601254) ##1 1) |-> (PRDATA >= 1401740199) && (PRDATA <= 2111679483));
assert property(@(posedge PCLK) ((PWDATA >= 2171160066) && (PWDATA <= 2864839253) && TX_EMPTY ##3 (PADDR >= 1789174229) && (PADDR <= 1933601254) ##1 1) |-> (PRDATA >= 1401740199) && (PRDATA <= 2111679483));
assert property(@(posedge PCLK) ((PWDATA >= 2171160066) && (PWDATA <= 2864839253) ##3 !RX_EMPTY && (PADDR >= 1789174229) && (PADDR <= 1933601254) ##1 1) |-> (PRDATA >= 1401740199) && (PRDATA <= 2111679483));
assert property(@(posedge PCLK) ((PWDATA >= 2171160066) && (PWDATA <= 2864839253) && TX_EMPTY ##3 (PADDR >= 1789174229) && (PADDR <= 1933601254) ##1 1) |-> (READ_DATA_ON_RX >= 1401740199) && (READ_DATA_ON_RX <= 2111679483));
assert property(@(posedge PCLK) ((PWDATA >= 2171160066) && (PWDATA <= 2864839253) ##3 (PADDR >= 1789174229) && (PADDR <= 1933601254) && TX_EMPTY ##1 1) |-> (PRDATA >= 1401740199) && (PRDATA <= 2111679483));
assert property(@(posedge PCLK) ((PWDATA >= 2171160066) && (PWDATA <= 2864839253) && INT_TX ##3 (PADDR >= 1789174229) && (PADDR <= 1933601254) ##1 1) |-> (PRDATA >= 1401740199) && (PRDATA <= 2111679483));
assert property(@(posedge PCLK) ((PWDATA >= 2171160066) && (PWDATA <= 2864839253) ##3 !RX_EMPTY && (PADDR >= 1789174229) && (PADDR <= 1933601254) ##1 1) |-> (READ_DATA_ON_RX >= 1401740199) && (READ_DATA_ON_RX <= 2111679483));
assert property(@(posedge PCLK) ((PWDATA >= 2521563180) && (PWDATA <= 2864839253) ##3 (PADDR >= 1789174229) && (PADDR <= 1933601254) ##1 1) |-> (PRDATA >= 1401740199) && (PRDATA <= 2111679483));
assert property(@(posedge PCLK) ((PWDATA == 3000917093) ##3 1) |-> (PADDR >= 2143974911) && (PADDR <= 2890217560));
assert property(@(posedge PCLK) ((PRDATA == 2135778814) ##3 1) |-> (PADDR >= 2143974911) && (PADDR <= 2890217560));
assert property(@(posedge PCLK) ((PRDATA == 234520347) ##3 1) |-> (PADDR >= 2143974911) && (PADDR <= 2890217560));
assert property(@(posedge PCLK) ((PWDATA >= 2538298414) && (PWDATA <= 2696946753) ##3 (PADDR >= 1789174229) && (PADDR <= 1933601254) ##1 1) |-> (READ_DATA_ON_RX >= 1401740199) && (READ_DATA_ON_RX <= 2111679483));
assert property(@(posedge PCLK) ((PADDR == 1925424101) ##1 1) |-> (PRDATA >= 1401740199) && (PRDATA <= 2111679483));
assert property(@(posedge PCLK) ((PADDR == 1789174229) ##1 1) |-> (PRDATA >= 1401740199) && (PRDATA <= 2111679483));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX == 234520347) ##3 1) |-> (PADDR >= 2143974911) && (PADDR <= 2890217560));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX == 2121451004) ##3 1) |-> (PADDR >= 2143974911) && (PADDR <= 2890217560));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2562743857) && (WRITE_DATA_ON_TX <= 2692344384) ##3 (PADDR >= 1789174229) && (PADDR <= 1933601254) ##1 1) |-> (PRDATA >= 1401740199) && (PRDATA <= 2111679483));
assert property(@(posedge PCLK) ((PADDR == 1803767255) ##3 1) |-> (PADDR >= 2143974911) && (PADDR <= 2890217560));
assert property(@(posedge PCLK) ((PADDR == 1780113876) ##3 1) |-> (PADDR >= 2143974911) && (PADDR <= 2890217560));
assert property(@(posedge PCLK) ((PWDATA >= 2562743857) && (PWDATA <= 2692344384) ##3 (PADDR >= 1789174229) && (PADDR <= 1933601254) ##1 1) |-> (PRDATA >= 1401740199) && (PRDATA <= 2111679483));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX == 960338802) ##3 1) |-> (PADDR >= 2143974911) && (PADDR <= 2890217560));
assert property(@(posedge PCLK) ((PRDATA == 2261937677) ##3 1) |-> (PADDR >= 2143974911) && (PADDR <= 2890217560));
assert property(@(posedge PCLK) ((PRDATA == 2901204057) ##3 1) |-> (PADDR >= 2143974911) && (PADDR <= 2890217560));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2562743857) && (WRITE_DATA_ON_TX <= 2692344384) ##3 (PADDR >= 1789174229) && (PADDR <= 1933601254) ##1 1) |-> (READ_DATA_ON_RX >= 1401740199) && (READ_DATA_ON_RX <= 2111679483));
assert property(@(posedge PCLK) ((PADDR == 1822949337) ##3 1) |-> (PADDR >= 2143974911) && (PADDR <= 2890217560));
assert property(@(posedge PCLK) ((PADDR == 1846324188) ##3 1) |-> (PADDR >= 2143974911) && (PADDR <= 2890217560));
assert property(@(posedge PCLK) ((PWDATA == 2121451004) ##3 1) |-> (PADDR >= 2143974911) && (PADDR <= 2890217560));
assert property(@(posedge PCLK) ((PWDATA == 3736309949) ##3 1) |-> (PADDR >= 2143974911) && (PADDR <= 2890217560));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX == 1687923657) ##3 1) |-> (PADDR >= 2143974911) && (PADDR <= 2890217560));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX == 2135778814) ##3 1) |-> (PADDR >= 2143974911) && (PADDR <= 2890217560));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX == 2261937677) ##3 1) |-> (PADDR >= 2143974911) && (PADDR <= 2890217560));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX == 2041813491) ##3 1) |-> (PADDR >= 2143974911) && (PADDR <= 2890217560));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2543570991) && (WRITE_DATA_ON_TX <= 2692344384) ##3 (PADDR >= 1789174229) && (PADDR <= 1933601254) ##1 1) |-> (READ_DATA_ON_RX >= 1401740199) && (READ_DATA_ON_RX <= 2111679483));
assert property(@(posedge PCLK) ((PWDATA >= 2171160066) && (PWDATA <= 2864839253) ##2 PENABLE ##1 (PADDR >= 1789174229) && (PADDR <= 1933601254) ##1 1) |-> (PRDATA >= 1401740199) && (PRDATA <= 2111679483));
assert property(@(posedge PCLK) ((PWDATA >= 2538298414) && (PWDATA <= 2696946753) ##3 (PADDR >= 1789174229) && (PADDR <= 1933601254) ##1 1) |-> (PRDATA >= 1401740199) && (PRDATA <= 2111679483));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX == 2901204057) ##3 1) |-> (PADDR >= 2143974911) && (PADDR <= 2890217560));
assert property(@(posedge PCLK) ((PWDATA >= 2543570991) && (PWDATA <= 2692344384) ##3 (PADDR >= 1789174229) && (PADDR <= 1933601254) ##1 1) |-> (PRDATA >= 1401740199) && (PRDATA <= 2111679483));
assert property(@(posedge PCLK) ((PADDR == 1829098458) ##1 1) |-> (READ_DATA_ON_RX >= 1401740199) && (READ_DATA_ON_RX <= 2111679483));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2543570991) && (WRITE_DATA_ON_TX <= 2692344384) ##3 (PADDR >= 1789174229) && (PADDR <= 1933601254) ##1 1) |-> (PRDATA >= 1401740199) && (PRDATA <= 2111679483));
assert property(@(posedge PCLK) ((PADDR == 1829098458) ##1 1) |-> (PRDATA >= 1401740199) && (PRDATA <= 2111679483));
assert property(@(posedge PCLK) ((PADDR == 1789174229) ##1 1) |-> (READ_DATA_ON_RX >= 1401740199) && (READ_DATA_ON_RX <= 2111679483));
assert property(@(posedge PCLK) ((PWDATA >= 2171160066) && (PWDATA <= 2864839253) ##2 PENABLE ##1 (PADDR >= 1789174229) && (PADDR <= 1933601254) ##1 1) |-> (READ_DATA_ON_RX >= 1401740199) && (READ_DATA_ON_RX <= 2111679483));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2538298414) && (WRITE_DATA_ON_TX <= 2696946753) ##3 (PADDR >= 1789174229) && (PADDR <= 1933601254) ##1 1) |-> (READ_DATA_ON_RX >= 1401740199) && (READ_DATA_ON_RX <= 2111679483));
assert property(@(posedge PCLK) ((PWDATA == 2041813491) ##3 1) |-> (PADDR >= 2143974911) && (PADDR <= 2890217560));
assert property(@(posedge PCLK) ((PWDATA == 960338802) ##3 1) |-> (PADDR >= 2143974911) && (PADDR <= 2890217560));
assert property(@(posedge PCLK) ((PWDATA >= 2543570991) && (PWDATA <= 2692344384) ##3 (PADDR >= 1789174229) && (PADDR <= 1933601254) ##1 1) |-> (READ_DATA_ON_RX >= 1401740199) && (READ_DATA_ON_RX <= 2111679483));
assert property(@(posedge PCLK) ((PRDATA == 1852401116) ##3 1) |-> (PADDR >= 2143974911) && (PADDR <= 2890217560));
assert property(@(posedge PCLK) ((PADDR == 1832517082) ##3 1) |-> (PADDR >= 2143974911) && (PADDR <= 2890217560));
assert property(@(posedge PCLK) ((PWDATA >= 2562743857) && (PWDATA <= 2692344384) ##3 (PADDR >= 1789174229) && (PADDR <= 1933601254) ##1 1) |-> (READ_DATA_ON_RX >= 1401740199) && (READ_DATA_ON_RX <= 2111679483));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX == 1852401116) ##3 1) |-> (PADDR >= 2143974911) && (PADDR <= 2890217560));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX == 3000917093) ##3 1) |-> (PADDR >= 2143974911) && (PADDR <= 2890217560));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX == 3736309949) ##3 1) |-> (PADDR >= 2143974911) && (PADDR <= 2890217560));
assert property(@(posedge PCLK) ((PWDATA == 3721479867) ##3 1) |-> (PADDR >= 2143974911) && (PADDR <= 2890217560));
assert property(@(posedge PCLK) ((PADDR == 1925424101) ##1 1) |-> (READ_DATA_ON_RX >= 1401740199) && (READ_DATA_ON_RX <= 2111679483));
assert property(@(posedge PCLK) ((PRDATA == 1687923657) ##3 1) |-> (PADDR >= 2143974911) && (PADDR <= 2890217560));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2538298414) && (WRITE_DATA_ON_TX <= 2696946753) ##3 (PADDR >= 1789174229) && (PADDR <= 1933601254) ##1 1) |-> (PRDATA >= 1401740199) && (PRDATA <= 2111679483));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX == 3721479867) ##3 1) |-> (PADDR >= 2143974911) && (PADDR <= 2890217560));
assert property(@(posedge PCLK) ((PADDR == 1830347226) ##3 1) |-> (PADDR >= 2143974911) && (PADDR <= 2890217560));
assert property(@(posedge PCLK) ((PADDR == 1899630562) ##1 1) |-> (PRDATA >= 1401740199) && (PRDATA <= 2111679483));
assert property(@(posedge PCLK) ((PADDR == 1924719077) ##1 1) |-> (READ_DATA_ON_RX >= 1401740199) && (READ_DATA_ON_RX <= 2111679483));
assert property(@(posedge PCLK) ((PADDR == 1918161892) ##1 1) |-> (READ_DATA_ON_RX >= 1401740199) && (READ_DATA_ON_RX <= 2111679483));
assert property(@(posedge PCLK) ((PADDR == 1933601254) ##1 1) |-> (READ_DATA_ON_RX >= 1401740199) && (READ_DATA_ON_RX <= 2111679483));
assert property(@(posedge PCLK) ((PADDR == 1899630562) ##1 1) |-> (READ_DATA_ON_RX >= 1401740199) && (READ_DATA_ON_RX <= 2111679483));
assert property(@(posedge PCLK) ((PADDR == 1918161892) ##1 1) |-> (PRDATA >= 1401740199) && (PRDATA <= 2111679483));
assert property(@(posedge PCLK) ((PADDR == 1894744033) ##1 1) |-> (PRDATA >= 1401740199) && (PRDATA <= 2111679483));
assert property(@(posedge PCLK) ((PADDR == 1933601254) ##1 1) |-> (PRDATA >= 1401740199) && (PRDATA <= 2111679483));
assert property(@(posedge PCLK) ((PADDR == 1924719077) ##1 1) |-> (PRDATA >= 1401740199) && (PRDATA <= 2111679483));
assert property(@(posedge PCLK) ((PADDR == 1894744033) ##1 1) |-> (READ_DATA_ON_RX >= 1401740199) && (READ_DATA_ON_RX <= 2111679483));
assert property(@(posedge PCLK) ((PWDATA >= 2100664826) && (PWDATA <= 2179150851) && PSELx) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 2100664826) && (PWDATA <= 2179150851) && PSELx) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2407570975) && (WRITE_DATA_ON_TX <= 2631320121) ##3 (PADDR >= 1789174229) && (PADDR <= 1933601254) ##1 1) |-> (READ_DATA_ON_RX >= 1401740199) && (READ_DATA_ON_RX <= 2111679483));
assert property(@(posedge PCLK) ((PWDATA >= 2407570975) && (PWDATA <= 2631320121) ##3 (PADDR >= 1789174229) && (PADDR <= 1933601254) ##1 1) |-> (READ_DATA_ON_RX >= 1401740199) && (READ_DATA_ON_RX <= 2111679483));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2407570975) && (WRITE_DATA_ON_TX <= 2631320121) ##3 (PADDR >= 1789174229) && (PADDR <= 1933601254) ##1 1) |-> (PRDATA >= 1401740199) && (PRDATA <= 2111679483));
assert property(@(posedge PCLK) ((PWDATA >= 2407570975) && (PWDATA <= 2631320121) ##3 (PADDR >= 1789174229) && (PADDR <= 1933601254) ##1 1) |-> (PRDATA >= 1401740199) && (PRDATA <= 2111679483));
assert property(@(posedge PCLK) ((PWDATA >= 2148852224) && (PWDATA <= 2578300979) ##2 (PADDR >= 1789174229) && (PADDR <= 1933601254) ##1 1) |-> (PRDATA >= 1401740199) && (PRDATA <= 2111679483));
assert property(@(posedge PCLK) ((PWDATA >= 2148852224) && (PWDATA <= 2578300979) ##2 (PADDR >= 1789174229) && (PADDR <= 1933601254) ##1 1) |-> (READ_DATA_ON_RX >= 1401740199) && (READ_DATA_ON_RX <= 2111679483));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2148852224) && (WRITE_DATA_ON_TX <= 2578300979) ##2 (PADDR >= 1789174229) && (PADDR <= 1933601254) ##1 1) |-> (READ_DATA_ON_RX >= 1401740199) && (READ_DATA_ON_RX <= 2111679483));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1915640804) && (READ_DATA_ON_RX <= 2309310995) ##1 (PADDR >= 1780113876) && (PADDR <= 1846324188) ##3 1) |-> (PADDR >= 2143974911) && (PADDR <= 2890217560));
assert property(@(posedge PCLK) ((PRDATA >= 1915640804) && (PRDATA <= 2309310995) ##1 (PADDR >= 1780113876) && (PADDR <= 1846324188) ##3 1) |-> (PADDR >= 2143974911) && (PADDR <= 2890217560));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2148852224) && (WRITE_DATA_ON_TX <= 2578300979) ##2 (PADDR >= 1789174229) && (PADDR <= 1933601254) ##1 1) |-> (PRDATA >= 1401740199) && (PRDATA <= 2111679483));
assert property(@(posedge PCLK) ((PWDATA >= 2171160066) && (PWDATA <= 2864839253) ##2 !PSLVERR ##1 (PADDR >= 1789174229) && (PADDR <= 1933601254) ##1 1) |-> (PRDATA >= 1401740199) && (PRDATA <= 2111679483));
assert property(@(posedge PCLK) ((PWDATA >= 2171160066) && (PWDATA <= 2864839253) ##1 !ERROR ##2 (PADDR >= 1789174229) && (PADDR <= 1933601254) ##1 1) |-> (READ_DATA_ON_RX >= 1401740199) && (READ_DATA_ON_RX <= 2111679483));
assert property(@(posedge PCLK) ((PWDATA >= 2171160066) && (PWDATA <= 2864839253) ##2 !PSLVERR ##1 (PADDR >= 1789174229) && (PADDR <= 1933601254) ##1 1) |-> (READ_DATA_ON_RX >= 1401740199) && (READ_DATA_ON_RX <= 2111679483));
assert property(@(posedge PCLK) ((PWDATA >= 2171160066) && (PWDATA <= 2864839253) ##1 !PSLVERR ##2 (PADDR >= 1789174229) && (PADDR <= 1933601254) ##1 1) |-> (READ_DATA_ON_RX >= 1401740199) && (READ_DATA_ON_RX <= 2111679483));
assert property(@(posedge PCLK) ((PWDATA >= 2171160066) && (PWDATA <= 2864839253) ##2 !ERROR ##1 (PADDR >= 1789174229) && (PADDR <= 1933601254) ##1 1) |-> (PRDATA >= 1401740199) && (PRDATA <= 2111679483));
assert property(@(posedge PCLK) ((PWDATA >= 2171160066) && (PWDATA <= 2864839253) ##2 !INT_RX ##1 (PADDR >= 1789174229) && (PADDR <= 1933601254) ##1 1) |-> (READ_DATA_ON_RX >= 1401740199) && (READ_DATA_ON_RX <= 2111679483));
assert property(@(posedge PCLK) ((PWDATA >= 2171160066) && (PWDATA <= 2864839253) ##2 !ERROR ##1 (PADDR >= 1789174229) && (PADDR <= 1933601254) ##1 1) |-> (READ_DATA_ON_RX >= 1401740199) && (READ_DATA_ON_RX <= 2111679483));
assert property(@(posedge PCLK) ((PWDATA >= 2171160066) && (PWDATA <= 2864839253) ##2 !INT_RX ##1 (PADDR >= 1789174229) && (PADDR <= 1933601254) ##1 1) |-> (PRDATA >= 1401740199) && (PRDATA <= 2111679483));
assert property(@(posedge PCLK) ((PWDATA >= 2171160066) && (PWDATA <= 2864839253) ##1 !ERROR ##2 (PADDR >= 1789174229) && (PADDR <= 1933601254) ##1 1) |-> (PRDATA >= 1401740199) && (PRDATA <= 2111679483));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1508872115) && (READ_DATA_ON_RX <= 2732671557) && PSLVERR ##1 (PADDR >= 1780113876) && (PADDR <= 1846324188) ##3 1) |-> (PADDR >= 2143974911) && (PADDR <= 2890217560));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1508872115) && (READ_DATA_ON_RX <= 2732671557) && ERROR ##1 (PADDR >= 1780113876) && (PADDR <= 1846324188) ##3 1) |-> (PADDR >= 2143974911) && (PADDR <= 2890217560));
assert property(@(posedge PCLK) ((PWDATA >= 2171160066) && (PWDATA <= 2864839253) ##2 !RX_EMPTY ##1 (PADDR >= 1789174229) && (PADDR <= 1933601254) ##1 1) |-> (READ_DATA_ON_RX >= 1401740199) && (READ_DATA_ON_RX <= 2111679483));
assert property(@(posedge PCLK) ((PWDATA >= 2171160066) && (PWDATA <= 2864839253) ##2 !RX_EMPTY ##1 (PADDR >= 1789174229) && (PADDR <= 1933601254) ##1 1) |-> (PRDATA >= 1401740199) && (PRDATA <= 2111679483));
assert property(@(posedge PCLK) ((PWDATA >= 2171160066) && (PWDATA <= 2864839253) ##1 !PSLVERR ##2 (PADDR >= 1789174229) && (PADDR <= 1933601254) ##1 1) |-> (PRDATA >= 1401740199) && (PRDATA <= 2111679483));
assert property(@(posedge PCLK) ((PWDATA >= 2171160066) && (PWDATA <= 2864839253) ##1 PENABLE ##2 (PADDR >= 1789174229) && (PADDR <= 1933601254) ##1 1) |-> (READ_DATA_ON_RX >= 1401740199) && (READ_DATA_ON_RX <= 2111679483));
assert property(@(posedge PCLK) ((PWDATA >= 2171160066) && (PWDATA <= 2864839253) ##1 PENABLE ##2 (PADDR >= 1789174229) && (PADDR <= 1933601254) ##1 1) |-> (PRDATA >= 1401740199) && (PRDATA <= 2111679483));
assert property(@(posedge PCLK) ((PWDATA >= 2171160066) && (PWDATA <= 2864839253) ##2 (PRDATA >= 2283311632) && (PRDATA <= 2869922390) ##1 (PADDR >= 1789174229) && (PADDR <= 1933601254) ##1 1) |-> (PRDATA >= 1401740199) && (PRDATA <= 2111679483));
assert property(@(posedge PCLK) ((PWDATA >= 2171160066) && (PWDATA <= 2864839253) ##2 !INT_TX ##1 (PADDR >= 1789174229) && (PADDR <= 1933601254) ##1 1) |-> (READ_DATA_ON_RX >= 1401740199) && (READ_DATA_ON_RX <= 2111679483));
assert property(@(posedge PCLK) ((PWDATA >= 2171160066) && (PWDATA <= 2864839253) ##2 !INT_TX ##1 (PADDR >= 1789174229) && (PADDR <= 1933601254) ##1 1) |-> (PRDATA >= 1401740199) && (PRDATA <= 2111679483));
assert property(@(posedge PCLK) ((PWDATA >= 2171160066) && (PWDATA <= 2864839253) ##2 (READ_DATA_ON_RX >= 2283311632) && (READ_DATA_ON_RX <= 2869922390) ##1 (PADDR >= 1789174229) && (PADDR <= 1933601254) ##1 1) |-> (READ_DATA_ON_RX >= 1401740199) && (READ_DATA_ON_RX <= 2111679483));
assert property(@(posedge PCLK) ((PWDATA >= 2171160066) && (PWDATA <= 2864839253) ##2 (PRDATA >= 2283311632) && (PRDATA <= 2869922390) ##1 (PADDR >= 1789174229) && (PADDR <= 1933601254) ##1 1) |-> (READ_DATA_ON_RX >= 1401740199) && (READ_DATA_ON_RX <= 2111679483));
assert property(@(posedge PCLK) ((PWDATA >= 2171160066) && (PWDATA <= 2864839253) ##2 !TX_EMPTY ##1 (PADDR >= 1789174229) && (PADDR <= 1933601254) ##1 1) |-> (PRDATA >= 1401740199) && (PRDATA <= 2111679483));
assert property(@(posedge PCLK) ((PWDATA >= 2171160066) && (PWDATA <= 2864839253) ##2 (READ_DATA_ON_RX >= 2283311632) && (READ_DATA_ON_RX <= 2869922390) ##1 (PADDR >= 1789174229) && (PADDR <= 1933601254) ##1 1) |-> (PRDATA >= 1401740199) && (PRDATA <= 2111679483));
assert property(@(posedge PCLK) ((PWDATA >= 2171160066) && (PWDATA <= 2864839253) ##2 !TX_EMPTY ##1 (PADDR >= 1789174229) && (PADDR <= 1933601254) ##1 1) |-> (READ_DATA_ON_RX >= 1401740199) && (READ_DATA_ON_RX <= 2111679483));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1508872115) && (READ_DATA_ON_RX <= 2732671557) ##1 !PSLVERR && (PADDR >= 1780113876) && (PADDR <= 1846324188) ##3 1) |-> (PADDR >= 2143974911) && (PADDR <= 2890217560));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1508872115) && (READ_DATA_ON_RX <= 2732671557) ##1 (PADDR >= 1780113876) && (PADDR <= 1846324188) && RX_EMPTY ##3 1) |-> (PADDR >= 2143974911) && (PADDR <= 2890217560));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1508872115) && (READ_DATA_ON_RX <= 2732671557) ##1 (PADDR >= 1780113876) && (PADDR <= 1846324188) && INT_RX ##3 1) |-> (PADDR >= 2143974911) && (PADDR <= 2890217560));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1508872115) && (READ_DATA_ON_RX <= 2732671557) ##1 (PADDR >= 1780113876) && (PADDR <= 1846324188) ##2 !PENABLE ##1 1) |-> (PADDR >= 2143974911) && (PADDR <= 2890217560));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1508872115) && (READ_DATA_ON_RX <= 2732671557) ##1 (PADDR >= 1780113876) && (PADDR <= 1846324188) ##2 !PSELx ##1 1) |-> (PADDR >= 2143974911) && (PADDR <= 2890217560));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1508872115) && (READ_DATA_ON_RX <= 2732671557) ##1 !TX_EMPTY && (PADDR >= 1780113876) && (PADDR <= 1846324188) ##3 1) |-> (PADDR >= 2143974911) && (PADDR <= 2890217560));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1508872115) && (READ_DATA_ON_RX <= 2732671557) ##1 (PADDR >= 1780113876) && (PADDR <= 1846324188) ##1 !INT_RX ##2 1) |-> (PADDR >= 2143974911) && (PADDR <= 2890217560));
assert property(@(posedge PCLK) ((PRDATA >= 2520440876) && (PRDATA <= 3951183063) && (PWDATA >= 2171160066) && (PWDATA <= 2864839253) ##3 (PADDR >= 1789174229) && (PADDR <= 1933601254) ##1 1) |-> (READ_DATA_ON_RX >= 1401740199) && (READ_DATA_ON_RX <= 2111679483));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1508872115) && (READ_DATA_ON_RX <= 2732671557) ##1 (PADDR >= 1780113876) && (PADDR <= 1846324188) ##3 !RX_EMPTY) |-> (PADDR >= 2143974911) && (PADDR <= 2890217560));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1508872115) && (READ_DATA_ON_RX <= 2732671557) ##1 (PADDR >= 1780113876) && (PADDR <= 1846324188) ##2 !PSLVERR ##1 1) |-> (PADDR >= 2143974911) && (PADDR <= 2890217560));
assert property(@(posedge PCLK) ((PWDATA >= 2171160066) && (PWDATA <= 2864839253) && (READ_DATA_ON_RX >= 2520440876) && (READ_DATA_ON_RX <= 3951183063) ##3 (PADDR >= 1789174229) && (PADDR <= 1933601254) ##1 1) |-> (READ_DATA_ON_RX >= 1401740199) && (READ_DATA_ON_RX <= 2111679483));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1508872115) && (READ_DATA_ON_RX <= 2732671557) ##1 (PADDR >= 1780113876) && (PADDR <= 1846324188) ##3 !PWRITE) |-> (PADDR >= 2143974911) && (PADDR <= 2890217560));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1508872115) && (READ_DATA_ON_RX <= 2732671557) ##1 (PADDR >= 1780113876) && (PADDR <= 1846324188) ##2 INT_TX ##1 1) |-> (PADDR >= 2143974911) && (PADDR <= 2890217560));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1508872115) && (READ_DATA_ON_RX <= 2732671557) ##1 (PADDR >= 1780113876) && (PADDR <= 1846324188) ##3 !INT_RX) |-> (PADDR >= 2143974911) && (PADDR <= 2890217560));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1508872115) && (READ_DATA_ON_RX <= 2732671557) ##1 !ERROR && (PADDR >= 1780113876) && (PADDR <= 1846324188) ##3 1) |-> (PADDR >= 2143974911) && (PADDR <= 2890217560));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1508872115) && (READ_DATA_ON_RX <= 2732671557) ##1 (PADDR >= 1780113876) && (PADDR <= 1846324188) ##2 TX_EMPTY ##1 1) |-> (PADDR >= 2143974911) && (PADDR <= 2890217560));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1508872115) && (READ_DATA_ON_RX <= 2732671557) ##1 (PADDR >= 1780113876) && (PADDR <= 1846324188) ##1 !RX_EMPTY ##2 1) |-> (PADDR >= 2143974911) && (PADDR <= 2890217560));
assert property(@(posedge PCLK) ((PRDATA >= 2520440876) && (PRDATA <= 3951183063) && (PWDATA >= 2171160066) && (PWDATA <= 2864839253) ##3 (PADDR >= 1789174229) && (PADDR <= 1933601254) ##1 1) |-> (PRDATA >= 1401740199) && (PRDATA <= 2111679483));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1508872115) && (READ_DATA_ON_RX <= 2732671557) ##1 (PADDR >= 1780113876) && (PADDR <= 1846324188) ##2 !ERROR ##1 1) |-> (PADDR >= 2143974911) && (PADDR <= 2890217560));
assert property(@(posedge PCLK) ((PWDATA >= 2171160066) && (PWDATA <= 2864839253) && (READ_DATA_ON_RX >= 2520440876) && (READ_DATA_ON_RX <= 3951183063) ##3 (PADDR >= 1789174229) && (PADDR <= 1933601254) ##1 1) |-> (PRDATA >= 1401740199) && (PRDATA <= 2111679483));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1508872115) && (READ_DATA_ON_RX <= 2732671557) ##1 !INT_TX && (PADDR >= 1780113876) && (PADDR <= 1846324188) ##3 1) |-> (PADDR >= 2143974911) && (PADDR <= 2890217560));
assert property(@(posedge PCLK) ((PRDATA >= 2462270501) && (PRDATA <= 4266100476) && (PWDATA >= 2171160066) && (PWDATA <= 2864839253) ##3 (PADDR >= 1789174229) && (PADDR <= 1933601254) ##1 1) |-> (PRDATA >= 1401740199) && (PRDATA <= 2111679483));
assert property(@(posedge PCLK) ((PRDATA >= 2462270501) && (PRDATA <= 4266100476) && (PWDATA >= 2171160066) && (PWDATA <= 2864839253) ##3 (PADDR >= 1789174229) && (PADDR <= 1933601254) ##1 1) |-> (READ_DATA_ON_RX >= 1401740199) && (READ_DATA_ON_RX <= 2111679483));
assert property(@(posedge PCLK) ((PWDATA >= 2171160066) && (PWDATA <= 2864839253) && (READ_DATA_ON_RX >= 2462270501) && (READ_DATA_ON_RX <= 4266100476) ##3 (PADDR >= 1789174229) && (PADDR <= 1933601254) ##1 1) |-> (PRDATA >= 1401740199) && (PRDATA <= 2111679483));
assert property(@(posedge PCLK) ((PWDATA >= 2171160066) && (PWDATA <= 2864839253) ##1 (PADDR >= 55474438) && (PADDR <= 2129624573) ##2 (PADDR >= 1789174229) && (PADDR <= 1933601254) ##1 1) |-> (PRDATA >= 1401740199) && (PRDATA <= 2111679483));
assert property(@(posedge PCLK) ((PWDATA >= 2171160066) && (PWDATA <= 2864839253) && (READ_DATA_ON_RX >= 2462270501) && (READ_DATA_ON_RX <= 4266100476) ##3 (PADDR >= 1789174229) && (PADDR <= 1933601254) ##1 1) |-> (READ_DATA_ON_RX >= 1401740199) && (READ_DATA_ON_RX <= 2111679483));
assert property(@(posedge PCLK) ((PWDATA >= 2171160066) && (PWDATA <= 2864839253) ##1 (PADDR >= 55474438) && (PADDR <= 2177963523) ##2 (PADDR >= 1789174229) && (PADDR <= 1933601254) ##1 1) |-> (PRDATA >= 1401740199) && (PRDATA <= 2111679483));
assert property(@(posedge PCLK) ((PWDATA >= 2171160066) && (PWDATA <= 2864839253) ##1 (PADDR >= 55474438) && (PADDR <= 2177963523) ##2 (PADDR >= 1789174229) && (PADDR <= 1933601254) ##1 1) |-> (READ_DATA_ON_RX >= 1401740199) && (READ_DATA_ON_RX <= 2111679483));
assert property(@(posedge PCLK) ((PWDATA >= 2171160066) && (PWDATA <= 2864839253) ##1 (PADDR >= 55474438) && (PADDR <= 2129624573) ##2 (PADDR >= 1789174229) && (PADDR <= 1933601254) ##1 1) |-> (READ_DATA_ON_RX >= 1401740199) && (READ_DATA_ON_RX <= 2111679483));
assert property(@(posedge PCLK) ((PWDATA >= 2171160066) && (PWDATA <= 2864839253) && (READ_DATA_ON_RX >= 1987289068) && (READ_DATA_ON_RX <= 3951183063) ##3 (PADDR >= 1789174229) && (PADDR <= 1933601254) ##1 1) |-> (READ_DATA_ON_RX >= 1401740199) && (READ_DATA_ON_RX <= 2111679483));
assert property(@(posedge PCLK) ((PRDATA >= 1987289068) && (PRDATA <= 3951183063) && (PWDATA >= 2171160066) && (PWDATA <= 2864839253) ##3 (PADDR >= 1789174229) && (PADDR <= 1933601254) ##1 1) |-> (PRDATA >= 1401740199) && (PRDATA <= 2111679483));
assert property(@(posedge PCLK) ((PWDATA >= 2171160066) && (PWDATA <= 2864839253) && (READ_DATA_ON_RX >= 1987289068) && (READ_DATA_ON_RX <= 3951183063) ##3 (PADDR >= 1789174229) && (PADDR <= 1933601254) ##1 1) |-> (PRDATA >= 1401740199) && (PRDATA <= 2111679483));
assert property(@(posedge PCLK) ((PWDATA >= 2171160066) && (PWDATA <= 2864839253) ##2 (PRDATA >= 2283311632) && (PRDATA <= 4279916286) ##1 (PADDR >= 1789174229) && (PADDR <= 1933601254) ##1 1) |-> (PRDATA >= 1401740199) && (PRDATA <= 2111679483));
assert property(@(posedge PCLK) ((PRDATA >= 1987289068) && (PRDATA <= 3951183063) && (PWDATA >= 2171160066) && (PWDATA <= 2864839253) ##3 (PADDR >= 1789174229) && (PADDR <= 1933601254) ##1 1) |-> (READ_DATA_ON_RX >= 1401740199) && (READ_DATA_ON_RX <= 2111679483));
assert property(@(posedge PCLK) ((PWDATA >= 2171160066) && (PWDATA <= 2864839253) ##2 (PRDATA >= 2283311632) && (PRDATA <= 4279916286) ##1 (PADDR >= 1789174229) && (PADDR <= 1933601254) ##1 1) |-> (READ_DATA_ON_RX >= 1401740199) && (READ_DATA_ON_RX <= 2111679483));
assert property(@(posedge PCLK) ((PWDATA >= 2171160066) && (PWDATA <= 2864839253) ##2 (READ_DATA_ON_RX >= 2283311632) && (READ_DATA_ON_RX <= 4279916286) ##1 (PADDR >= 1789174229) && (PADDR <= 1933601254) ##1 1) |-> (READ_DATA_ON_RX >= 1401740199) && (READ_DATA_ON_RX <= 2111679483));
assert property(@(posedge PCLK) ((PWDATA >= 2171160066) && (PWDATA <= 2864839253) ##2 (READ_DATA_ON_RX >= 2283311632) && (READ_DATA_ON_RX <= 4279916286) ##1 (PADDR >= 1789174229) && (PADDR <= 1933601254) ##1 1) |-> (PRDATA >= 1401740199) && (PRDATA <= 2111679483));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##1 (WRITE_DATA_ON_TX >= 2078452215) && (WRITE_DATA_ON_TX <= 2488943144) ##1 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 1) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##1 (PRDATA >= 1541920695) && (PRDATA <= 2104315898) ##1 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 1) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##1 (READ_DATA_ON_RX >= 1541920695) && (READ_DATA_ON_RX <= 2104315898) ##1 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 1) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##1 (WRITE_DATA_ON_TX >= 2078452215) && (WRITE_DATA_ON_TX <= 2488943144) ##1 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 1) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##1 (PWDATA >= 2078452215) && (PWDATA <= 2488943144) ##1 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 1) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##1 (READ_DATA_ON_RX >= 1541920695) && (READ_DATA_ON_RX <= 2104315898) ##1 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 1) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##1 (PWDATA >= 2078452215) && (PWDATA <= 2814570575) ##1 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 1) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##1 (PWDATA >= 2078452215) && (PWDATA <= 2814570575) ##1 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 1) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##1 (PWDATA >= 2078452215) && (PWDATA <= 2488943144) ##1 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 1) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##1 (WRITE_DATA_ON_TX >= 2078452215) && (WRITE_DATA_ON_TX <= 2814570575) ##1 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 1) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##1 (PRDATA >= 1541920695) && (PRDATA <= 2104315898) ##1 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 1) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PADDR >= 389988654) && (PADDR <= 1473333167) ##2 (WRITE_DATA_ON_TX >= 2148852224) && (WRITE_DATA_ON_TX <= 2543570991) ##1 (WRITE_DATA_ON_TX >= 2078452215) && (WRITE_DATA_ON_TX <= 2238920714) ##1 1) |-> (PADDR >= 1870525406) && (PADDR <= 2413729823));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##1 (WRITE_DATA_ON_TX >= 2078452215) && (WRITE_DATA_ON_TX <= 2814570575) ##1 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 1) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX == 2208487431) ##4 1) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX == 2271383054) ##4 1) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PADDR == 3322213516) ##4 1) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PADDR == 1678280136) ##4 1) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##1 (PRDATA >= 2392682013) && (PRDATA <= 4237526265) ##1 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 1) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PADDR == 1236541331) ##4 1) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PADDR == 1588230077) ##4 1) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA == 2247036427) ##4 1) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA == 2130003453) ##4 1) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##1 !PWRITE ##1 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 1) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX == 2190717957) ##4 1) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX == 197097751) ##4 1) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA == 2247036427) ##4 1) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA == 2271383054) ##4 1) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX == 2130003453) ##4 1) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PADDR == 1588230077) ##4 1) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2234734602) && (WRITE_DATA_ON_TX <= 2255374348) ##2 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 1) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA == 2130003453) ##4 1) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PADDR == 3322213516) ##4 1) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2171160066) && (PWDATA <= 2864839253) ##1 PWRITE ##2 (PADDR >= 1789174229) && (PADDR <= 1933601254) ##1 1) |-> (PRDATA >= 1401740199) && (PRDATA <= 2111679483));
assert property(@(posedge PCLK) ((PADDR == 3827989192) ##4 1) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA == 2201641478) ##4 1) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PADDR == 1276692376) ##4 1) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) && (READ_DATA_ON_RX >= 2070481398) && (READ_DATA_ON_RX <= 3937253589) ##2 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 1) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX == 2247036427) ##4 1) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA == 2190717957) ##4 1) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX == 2247036427) ##4 1) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2234734602) && (PWDATA <= 2255374348) ##2 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 1) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PADDR == 1236541331) ##4 1) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) (!PENABLE && (READ_DATA_ON_RX >= 1508872115) && (READ_DATA_ON_RX <= 2732671557) ##1 (PADDR >= 1780113876) && (PADDR <= 1846324188) ##3 1) |-> (PADDR >= 2143974911) && (PADDR <= 2890217560));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) && (READ_DATA_ON_RX >= 2070481398) && (READ_DATA_ON_RX <= 3937253589) ##2 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 1) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA == 2271383054) ##4 1) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PRDATA == 197097751) ##4 1) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) && RX_EMPTY ##2 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 1) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##1 (PRDATA >= 2392682013) && (PRDATA <= 4237526265) ##1 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 1) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2171160066) && (PWDATA <= 2864839253) ##1 PWRITE ##2 (PADDR >= 1789174229) && (PADDR <= 1933601254) ##1 1) |-> (READ_DATA_ON_RX >= 1401740199) && (READ_DATA_ON_RX <= 2111679483));
assert property(@(posedge PCLK) ((PWDATA == 2208487431) ##4 1) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX == 2208487431) ##4 1) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PADDR == 1276692376) ##4 1) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PADDR == 3827989192) ##4 1) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##1 !PWRITE ##1 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 1) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA == 2208487431) ##4 1) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PRDATA >= 2070481398) && (PRDATA <= 3937253589) && (PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##2 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 1) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA == 2201641478) ##4 1) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##1 (READ_DATA_ON_RX >= 2392682013) && (READ_DATA_ON_RX <= 4237526265) ##1 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 1) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA == 2190717957) ##4 1) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) && INT_RX ##2 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 1) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) && RX_EMPTY ##2 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 1) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX == 2190717957) ##4 1) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PADDR == 1678280136) ##4 1) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX == 2201641478) ##4 1) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2234734602) && (PWDATA <= 2255374348) ##2 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 1) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX == 2201641478) ##4 1) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX == 2271383054) ##4 1) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PRDATA >= 2070481398) && (PRDATA <= 3937253589) && (PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##2 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 1) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) && INT_RX ##2 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 1) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX == 2130003453) ##4 1) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##1 (READ_DATA_ON_RX >= 2392682013) && (READ_DATA_ON_RX <= 4237526265) ##1 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 1) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2234734602) && (WRITE_DATA_ON_TX <= 2255374348) ##2 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 1) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PRDATA == 197097751) ##4 1) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX == 197097751) ##4 1) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##1 !PSLVERR ##1 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 1) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) (!PWRITE && (PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##2 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 1) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) && TX_EMPTY ##2 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 1) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2243803659) && (PWDATA <= 2255374348) ##2 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 1) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) && INT_TX ##2 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 1) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) && TX_EMPTY ##2 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 1) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2243803659) && (WRITE_DATA_ON_TX <= 2255374348) ##2 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 1) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##1 !ERROR ##1 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 1) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) (!PWRITE && (PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##2 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 1) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2243803659) && (WRITE_DATA_ON_TX <= 2255374348) ##2 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 1) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##1 !ERROR ##1 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 1) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) && INT_TX ##2 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 1) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2243803659) && (PWDATA <= 2255374348) ##2 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 1) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##1 !PSLVERR ##1 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 1) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) && (READ_DATA_ON_RX >= 3304049801) && (READ_DATA_ON_RX <= 3937253589) ##2 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 1) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) && (READ_DATA_ON_RX >= 2840464466) && (READ_DATA_ON_RX <= 3937253589) ##2 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 1) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) (!PENABLE && (PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##2 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 1) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PRDATA >= 2840464466) && (PRDATA <= 3937253589) && (PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##2 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 1) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) && (READ_DATA_ON_RX >= 3304049801) && (READ_DATA_ON_RX <= 3937253589) ##2 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 1) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PRDATA >= 677888848) && (PRDATA <= 3937253589) && (PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##2 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 1) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##1 PENABLE ##1 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 1) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PRDATA >= 2840464466) && (PRDATA <= 3937253589) && (PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##2 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 1) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PRDATA >= 3304049801) && (PRDATA <= 3937253589) && (PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##2 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 1) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) && (READ_DATA_ON_RX >= 2840464466) && (READ_DATA_ON_RX <= 3937253589) ##2 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 1) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) && (READ_DATA_ON_RX >= 677888848) && (READ_DATA_ON_RX <= 3937253589) ##2 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 1) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##1 PENABLE ##1 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 1) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PRDATA >= 3304049801) && (PRDATA <= 3937253589) && (PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##2 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 1) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) && (READ_DATA_ON_RX >= 677888848) && (READ_DATA_ON_RX <= 3937253589) ##2 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 1) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PRDATA >= 677888848) && (PRDATA <= 3937253589) && (PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##2 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 1) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) (!PENABLE && (PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##2 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 1) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##2 (PADDR >= 2040465907) && (PADDR <= 2257152013) && PENABLE ##2 1) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##2 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##1 TX_EMPTY ##1 1) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##1 (PWDATA >= 496663355) && (PWDATA <= 3963050200) ##1 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 1) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##1 (WRITE_DATA_ON_TX >= 496663355) && (WRITE_DATA_ON_TX <= 3963050200) ##1 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 1) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) && (READ_DATA_ON_RX >= 3036259433) && (READ_DATA_ON_RX <= 3937253589) ##2 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 1) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##2 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##1 RX_EMPTY ##1 1) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##1 (WRITE_DATA_ON_TX >= 496663355) && (WRITE_DATA_ON_TX <= 3963050200) ##1 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 1) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##2 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##1 INT_RX ##1 1) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) && (READ_DATA_ON_RX >= 3036259433) && (READ_DATA_ON_RX <= 3937253589) ##2 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 1) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##2 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##1 INT_TX ##1 1) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##2 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##1 INT_RX ##1 1) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##2 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##1 TX_EMPTY ##1 1) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##2 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##1 INT_TX ##1 1) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PRDATA >= 3036259433) && (PRDATA <= 3937253589) && (PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##2 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 1) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##2 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##1 RX_EMPTY ##1 1) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PRDATA >= 3036259433) && (PRDATA <= 3937253589) && (PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##2 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 1) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##1 (PWDATA >= 496663355) && (PWDATA <= 3963050200) ##1 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 1) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##2 (PADDR >= 2040465907) && (PADDR <= 2257152013) && PENABLE ##2 1) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##2 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 INT_RX) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##2 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 PWRITE) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##2 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 PENABLE) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##1 (PRDATA >= 2911857755) && (PRDATA <= 4237526265) ##1 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 1) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##2 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 INT_RX) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##2 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 PENABLE) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##1 (READ_DATA_ON_RX >= 2911857755) && (READ_DATA_ON_RX <= 4237526265) ##1 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 1) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##2 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 RX_EMPTY) |-> (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##2 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 RX_EMPTY) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##1 (READ_DATA_ON_RX >= 2911857755) && (READ_DATA_ON_RX <= 4237526265) ##1 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 1) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##2 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 PWRITE) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2271383054) ##1 (PRDATA >= 2911857755) && (PRDATA <= 4237526265) ##1 (PADDR >= 2040465907) && (PADDR <= 2257152013) ##2 1) |-> (PRDATA >= 2134552062) && (PRDATA <= 2841987666));
assert property(@(posedge PCLK) ((PWDATA >= 2121451004) && (PWDATA <= 2318405652) ##2 (PWDATA >= 1950301672) && (PWDATA <= 2090455033) ##1 1) |-> (PADDR >= 2569281586) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PWDATA >= 2121451004) && (PWDATA <= 2318405652) ##2 (PADDR >= 1721552845) && (PADDR <= 1749415376) ##1 1) |-> (PADDR >= 2569281586) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PWDATA >= 2121451004) && (PWDATA <= 2318405652) ##2 (WRITE_DATA_ON_TX >= 1950301672) && (WRITE_DATA_ON_TX <= 2090455033) ##1 1) |-> (PADDR >= 2569281586) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 0) && (PADDR <= 1744451023) ##2 (WRITE_DATA_ON_TX >= 2148852224) && (WRITE_DATA_ON_TX <= 2543570991) ##1 (WRITE_DATA_ON_TX >= 2078452215) && (WRITE_DATA_ON_TX <= 2238920714) ##1 1) |-> (PADDR >= 1870525406) && (PADDR <= 2413729823));
assert property(@(posedge PCLK) ((PADDR == 2193477637) ##3 1) |-> (PADDR >= 1431793578) && (PADDR <= 2135382526));
assert property(@(posedge PCLK) ((PADDR == 2236613130) ##3 1) |-> (PADDR >= 1431793578) && (PADDR <= 2135382526));
assert property(@(posedge PCLK) ((PADDR == 2309194771) ##3 1) |-> (PADDR >= 1431793578) && (PADDR <= 2135382526));
assert property(@(posedge PCLK) ((PADDR == 2308610067) ##3 1) |-> (PADDR >= 1431793578) && (PADDR <= 2135382526));
assert property(@(posedge PCLK) ((PADDR == 2209615367) ##3 1) |-> (PADDR >= 1431793578) && (PADDR <= 2135382526));
assert property(@(posedge PCLK) ((PADDR == 2397013533) ##3 1) |-> (PADDR >= 1431793578) && (PADDR <= 2135382526));
assert property(@(posedge PCLK) ((PADDR == 2332673046) ##3 1) |-> (PADDR >= 1431793578) && (PADDR <= 2135382526));
assert property(@(posedge PCLK) (PRESETn ##2 1) |-> (PADDR >= 1431793578) && (PADDR <= 2135382526));
assert property(@(posedge PCLK) ((PADDR >= 2330770965) && (PADDR <= 2556093488) && (WRITE_DATA_ON_TX >= 2864839253) && (WRITE_DATA_ON_TX <= 3314098315) ##1 (PADDR >= 2193477637) && (PADDR <= 2397013533) ##3 1) |-> (PADDR >= 1431793578) && (PADDR <= 2135382526));
assert property(@(posedge PCLK) ((PADDR >= 2330770965) && (PADDR <= 2556093488) && (PWDATA >= 2864839253) && (PWDATA <= 3314098315) ##1 (PADDR >= 2193477637) && (PADDR <= 2397013533) ##3 1) |-> (PADDR >= 1431793578) && (PADDR <= 2135382526));
assert property(@(posedge PCLK) ((PADDR >= 2493026857) && (PADDR <= 2519284268) ##1 (PADDR >= 2193477637) && (PADDR <= 2397013533) ##3 1) |-> (PADDR >= 1431793578) && (PADDR <= 2135382526));
assert property(@(posedge PCLK) ((PADDR >= 2330770965) && (PADDR <= 2556093488) && (WRITE_DATA_ON_TX >= 3065177709) && (WRITE_DATA_ON_TX <= 4293035775) ##1 (PADDR >= 2193477637) && (PADDR <= 2397013533) ##3 1) |-> (PADDR >= 1431793578) && (PADDR <= 2135382526));
assert property(@(posedge PCLK) ((PADDR >= 2330770965) && (PADDR <= 2556093488) && (READ_DATA_ON_RX >= 1557367225) && (READ_DATA_ON_RX <= 2633515065) ##1 (PADDR >= 2193477637) && (PADDR <= 2397013533) ##3 1) |-> (PADDR >= 1431793578) && (PADDR <= 2135382526));
assert property(@(posedge PCLK) ((PADDR >= 2330770965) && (PADDR <= 2556093488) && (PWDATA >= 3274202758) && (PWDATA <= 4293035775) ##1 (PADDR >= 2193477637) && (PADDR <= 2397013533) ##3 1) |-> (PADDR >= 1431793578) && (PADDR <= 2135382526));
assert property(@(posedge PCLK) ((PADDR >= 0) && (PADDR <= 1861039069) ##2 (WRITE_DATA_ON_TX >= 2148852224) && (WRITE_DATA_ON_TX <= 2543570991) ##1 (WRITE_DATA_ON_TX >= 2078452215) && (WRITE_DATA_ON_TX <= 2238920714) ##1 1) |-> (PADDR >= 1870525406) && (PADDR <= 2413729823));
assert property(@(posedge PCLK) ((PADDR >= 2330770965) && (PADDR <= 2556093488) && (PRDATA >= 1557367225) && (PRDATA <= 2633515065) ##1 (PADDR >= 2193477637) && (PADDR <= 2397013533) ##3 1) |-> (PADDR >= 1431793578) && (PADDR <= 2135382526));
assert property(@(posedge PCLK) ((PADDR >= 2330770965) && (PADDR <= 2556093488) && (PWDATA >= 3065177709) && (PWDATA <= 4293035775) ##1 (PADDR >= 2193477637) && (PADDR <= 2397013533) ##3 1) |-> (PADDR >= 1431793578) && (PADDR <= 2135382526));
assert property(@(posedge PCLK) ((PADDR >= 2330770965) && (PADDR <= 2556093488) && (WRITE_DATA_ON_TX >= 3274202758) && (WRITE_DATA_ON_TX <= 4293035775) ##1 (PADDR >= 2193477637) && (PADDR <= 2397013533) ##3 1) |-> (PADDR >= 1431793578) && (PADDR <= 2135382526));
assert property(@(posedge PCLK) ((PADDR >= 2330770965) && (PADDR <= 2556093488) && (PWDATA >= 2864839253) && (PWDATA <= 4293035775) ##1 (PADDR >= 2193477637) && (PADDR <= 2397013533) ##3 1) |-> (PADDR >= 1431793578) && (PADDR <= 2135382526));
assert property(@(posedge PCLK) ((PADDR >= 2330770965) && (PADDR <= 2556093488) && PENABLE ##1 (PADDR >= 2193477637) && (PADDR <= 2397013533) ##3 1) |-> (PADDR >= 1431793578) && (PADDR <= 2135382526));
assert property(@(posedge PCLK) ((PADDR >= 2330770965) && (PADDR <= 2556093488) && (WRITE_DATA_ON_TX >= 2864839253) && (WRITE_DATA_ON_TX <= 4293035775) ##1 (PADDR >= 2193477637) && (PADDR <= 2397013533) ##3 1) |-> (PADDR >= 1431793578) && (PADDR <= 2135382526));
assert property(@(posedge PCLK) ((PADDR >= 2330770965) && (PADDR <= 2556093488) && TX_EMPTY ##1 (PADDR >= 2193477637) && (PADDR <= 2397013533) ##3 1) |-> (PADDR >= 1431793578) && (PADDR <= 2135382526));
assert property(@(posedge PCLK) ((PADDR >= 2330770965) && (PADDR <= 2556093488) && (WRITE_DATA_ON_TX >= 2493171753) && (WRITE_DATA_ON_TX <= 4293035775) ##1 (PADDR >= 2193477637) && (PADDR <= 2397013533) ##3 1) |-> (PADDR >= 1431793578) && (PADDR <= 2135382526));
assert property(@(posedge PCLK) ((PADDR >= 2569281586) && (PADDR <= 4289956095) ##1 (WRITE_DATA_ON_TX >= 2148852224) && (WRITE_DATA_ON_TX <= 2543570991) ##1 (WRITE_DATA_ON_TX >= 2078452215) && (WRITE_DATA_ON_TX <= 2238920714) ##1 1) |-> (PADDR >= 1870525406) && (PADDR <= 2413729823));
assert property(@(posedge PCLK) ((PADDR >= 2330770965) && (PADDR <= 2556093488) && (PWDATA >= 2493171753) && (PWDATA <= 4293035775) ##1 (PADDR >= 2193477637) && (PADDR <= 2397013533) ##3 1) |-> (PADDR >= 1431793578) && (PADDR <= 2135382526));
assert property(@(posedge PCLK) ((PADDR >= 2330770965) && (PADDR <= 2556093488) ##1 !PWRITE && (PADDR >= 2193477637) && (PADDR <= 2397013533) ##3 1) |-> (PADDR >= 1431793578) && (PADDR <= 2135382526));
assert property(@(posedge PCLK) ((PADDR >= 2330770965) && (PADDR <= 2556093488) ##1 (PADDR >= 2193477637) && (PADDR <= 2397013533) ##1 INT_RX ##2 1) |-> (PADDR >= 1431793578) && (PADDR <= 2135382526));
assert property(@(posedge PCLK) ((PADDR >= 2330770965) && (PADDR <= 2556093488) ##1 (PADDR >= 2193477637) && (PADDR <= 2397013533) && PSLVERR ##3 1) |-> (PADDR >= 1431793578) && (PADDR <= 2135382526));
assert property(@(posedge PCLK) ((PADDR >= 2330770965) && (PADDR <= 2556093488) ##1 (PADDR >= 2193477637) && (PADDR <= 2397013533) ##1 PSLVERR ##2 1) |-> (PADDR >= 1431793578) && (PADDR <= 2135382526));
assert property(@(posedge PCLK) ((PADDR >= 2330770965) && (PADDR <= 2556093488) ##1 !INT_RX && (PADDR >= 2193477637) && (PADDR <= 2397013533) ##3 1) |-> (PADDR >= 1431793578) && (PADDR <= 2135382526));
assert property(@(posedge PCLK) ((PADDR >= 2330770965) && (PADDR <= 2556093488) ##1 (PADDR >= 2193477637) && (PADDR <= 2397013533) ##2 !PWRITE ##1 1) |-> (PADDR >= 1431793578) && (PADDR <= 2135382526));
assert property(@(posedge PCLK) ((PADDR >= 2330770965) && (PADDR <= 2556093488) ##1 (PADDR >= 2193477637) && (PADDR <= 2397013533) ##1 ERROR ##2 1) |-> (PADDR >= 1431793578) && (PADDR <= 2135382526));
assert property(@(posedge PCLK) ((PADDR >= 2330770965) && (PADDR <= 2556093488) ##1 (PADDR >= 2193477637) && (PADDR <= 2397013533) ##1 !PENABLE ##2 1) |-> (PADDR >= 1431793578) && (PADDR <= 2135382526));
assert property(@(posedge PCLK) ((PADDR >= 2330770965) && (PADDR <= 2556093488) ##1 (PADDR >= 2193477637) && (PADDR <= 2397013533) && ERROR ##3 1) |-> (PADDR >= 1431793578) && (PADDR <= 2135382526));
assert property(@(posedge PCLK) ((PADDR >= 2330770965) && (PADDR <= 2556093488) ##1 !RX_EMPTY && (PADDR >= 2193477637) && (PADDR <= 2397013533) ##3 1) |-> (PADDR >= 1431793578) && (PADDR <= 2135382526));
assert property(@(posedge PCLK) ((PADDR >= 2330770965) && (PADDR <= 2556093488) ##1 (PADDR >= 2193477637) && (PADDR <= 2397013533) ##2 !INT_TX ##1 1) |-> (PADDR >= 1431793578) && (PADDR <= 2135382526));
assert property(@(posedge PCLK) ((PADDR >= 2330770965) && (PADDR <= 2556093488) ##1 (PADDR >= 2193477637) && (PADDR <= 2397013533) ##2 !TX_EMPTY ##1 1) |-> (PADDR >= 1431793578) && (PADDR <= 2135382526));
assert property(@(posedge PCLK) ((PADDR >= 2330770965) && (PADDR <= 2556093488) ##1 (PADDR >= 2193477637) && (PADDR <= 2397013533) ##2 !PENABLE ##1 1) |-> (PADDR >= 1431793578) && (PADDR <= 2135382526));
assert property(@(posedge PCLK) ((PADDR >= 2330770965) && (PADDR <= 2556093488) ##1 !PSELx && (PADDR >= 2193477637) && (PADDR <= 2397013533) ##3 1) |-> (PADDR >= 1431793578) && (PADDR <= 2135382526));
assert property(@(posedge PCLK) ((PADDR >= 2330770965) && (PADDR <= 2556093488) ##1 (PADDR >= 2193477637) && (PADDR <= 2397013533) ##1 !PWRITE ##2 1) |-> (PADDR >= 1431793578) && (PADDR <= 2135382526));
assert property(@(posedge PCLK) ((PADDR >= 2330770965) && (PADDR <= 2556093488) ##1 (PADDR >= 2193477637) && (PADDR <= 2397013533) && PENABLE ##3 1) |-> (PADDR >= 1431793578) && (PADDR <= 2135382526));
assert property(@(posedge PCLK) ((PADDR >= 2330770965) && (PADDR <= 2556093488) ##1 (PADDR >= 2193477637) && (PADDR <= 2397013533) ##1 RX_EMPTY ##2 1) |-> (PADDR >= 1431793578) && (PADDR <= 2135382526));
assert property(@(posedge PCLK) ((PADDR >= 2330770965) && (PADDR <= 2556093488) ##1 (PADDR >= 2193477637) && (PADDR <= 2397013533) ##3 RX_EMPTY) |-> (PADDR >= 1431793578) && (PADDR <= 2135382526));
assert property(@(posedge PCLK) ((PADDR >= 2330770965) && (PADDR <= 2556093488) ##1 (PADDR >= 2193477637) && (PADDR <= 2397013533) ##3 INT_RX) |-> (PADDR >= 1431793578) && (PADDR <= 2135382526));
assert property(@(posedge PCLK) ((PADDR >= 2330770965) && (PADDR <= 2556093488) ##1 (PADDR >= 2193477637) && (PADDR <= 2397013533) ##3 !PWRITE) |-> (PADDR >= 1431793578) && (PADDR <= 2135382526));
assert property(@(posedge PCLK) ((PADDR >= 2330770965) && (PADDR <= 2556093488) ##1 (PADDR >= 2193477637) && (PADDR <= 2397013533) ##3 !PENABLE) |-> (PADDR >= 1431793578) && (PADDR <= 2135382526));
assert property(@(posedge PCLK) ((PRDATA >= 1899150306) && (PRDATA <= 1974121963) ##1 (WRITE_DATA_ON_TX >= 3423855256) && (WRITE_DATA_ON_TX <= 3765283008)) |-> (PADDR >= 0) && (PADDR <= 1744451023));
assert property(@(posedge PCLK) ((PRDATA >= 1899150306) && (PRDATA <= 1974121963) ##1 (PWDATA >= 3423855256) && (PWDATA <= 3765283008)) |-> (PADDR >= 0) && (PADDR <= 1744451023));
assert property(@(posedge PCLK) ((PADDR >= 2418570272) && (PADDR <= 4289956095) ##1 (WRITE_DATA_ON_TX >= 2148852224) && (WRITE_DATA_ON_TX <= 2543570991) ##1 (WRITE_DATA_ON_TX >= 2078452215) && (WRITE_DATA_ON_TX <= 2238920714) ##1 1) |-> (PADDR >= 1870525406) && (PADDR <= 2413729823));
assert property(@(posedge PCLK) ((PWDATA >= 2121451004) && (PWDATA <= 2318405652) ##3 (PRDATA >= 2084679672) && (PRDATA <= 2222137864)) |-> (PADDR >= 2569281586) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PWDATA >= 2121451004) && (PWDATA <= 2318405652) ##3 (READ_DATA_ON_RX >= 2084679672) && (READ_DATA_ON_RX <= 2222137864)) |-> (PADDR >= 2569281586) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 1678280136) && (PADDR <= 1822949337) && (PWDATA >= 2121451004) && (PWDATA <= 2318405652) ##3 1) |-> (PADDR >= 2569281586) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 1829098458) && (PADDR <= 1925424101) ##2 PENABLE ##2 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) (PENABLE ##1 (PWDATA >= 1987724780) && (PWDATA <= 2255374348) ##1 (READ_DATA_ON_RX >= 1851633116) && (READ_DATA_ON_RX <= 2021404144)) |-> PENABLE);
assert property(@(posedge PCLK) (PENABLE ##3 (PWDATA >= 1987724780) && (PWDATA <= 2255374348) ##1 (READ_DATA_ON_RX >= 1851633116) && (READ_DATA_ON_RX <= 2021404144)) |-> PENABLE);
assert property(@(posedge PCLK) (INT_RX ##1 (WRITE_DATA_ON_TX >= 1416083368) && (WRITE_DATA_ON_TX <= 2148852224) ##2 (READ_DATA_ON_RX >= 2179188739) && (READ_DATA_ON_RX <= 2248244236)) |-> (PADDR >= 389988654) && (PADDR <= 1473333167));
assert property(@(posedge PCLK) (RX_EMPTY ##1 (WRITE_DATA_ON_TX >= 1416083368) && (WRITE_DATA_ON_TX <= 2148852224) ##2 (READ_DATA_ON_RX >= 2179188739) && (READ_DATA_ON_RX <= 2248244236)) |-> (PADDR >= 389988654) && (PADDR <= 1473333167));
assert property(@(posedge PCLK) (!INT_TX ##2 (WRITE_DATA_ON_TX >= 1416083368) && (WRITE_DATA_ON_TX <= 2148852224) ##2 (READ_DATA_ON_RX >= 2179188739) && (READ_DATA_ON_RX <= 2248244236)) |-> (PADDR >= 389988654) && (PADDR <= 1473333167));
assert property(@(posedge PCLK) (!TX_EMPTY ##2 (WRITE_DATA_ON_TX >= 1416083368) && (WRITE_DATA_ON_TX <= 2148852224) ##2 (READ_DATA_ON_RX >= 2179188739) && (READ_DATA_ON_RX <= 2248244236)) |-> (PADDR >= 389988654) && (PADDR <= 1473333167));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX == 2237942794)) |-> (PADDR >= 389988654) && (PADDR <= 1473333167));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX == 2849902163)) |-> (PADDR >= 389988654) && (PADDR <= 1473333167));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX == 2224111113)) |-> (PADDR >= 389988654) && (PADDR <= 1473333167));
assert property(@(posedge PCLK) ((PADDR == 1174185867)) |-> (PADDR >= 389988654) && (PADDR <= 1473333167));
assert property(@(posedge PCLK) ((PRDATA == 2248244236)) |-> (PADDR >= 389988654) && (PADDR <= 1473333167));
assert property(@(posedge PCLK) ((PADDR == 448190773)) |-> (PADDR >= 389988654) && (PADDR <= 1473333167));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX == 2469100582)) |-> (PADDR >= 389988654) && (PADDR <= 1473333167));
assert property(@(posedge PCLK) ((PWDATA == 2491226152)) |-> (PADDR >= 389988654) && (PADDR <= 1473333167));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX == 2414208031)) |-> (PADDR >= 389988654) && (PADDR <= 1473333167));
assert property(@(posedge PCLK) ((PRDATA == 2179188739)) |-> (PADDR >= 389988654) && (PADDR <= 1473333167));
assert property(@(posedge PCLK) ((PWDATA == 2469100582)) |-> (PADDR >= 389988654) && (PADDR <= 1473333167));
assert property(@(posedge PCLK) ((PADDR == 923646830)) |-> (PADDR >= 389988654) && (PADDR <= 1473333167));
assert property(@(posedge PCLK) ((PADDR == 480774969)) |-> (PADDR >= 389988654) && (PADDR <= 1473333167));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX == 2231030793)) |-> (PADDR >= 389988654) && (PADDR <= 1473333167));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX == 2248244236)) |-> (PADDR >= 389988654) && (PADDR <= 1473333167));
assert property(@(posedge PCLK) ((PRDATA == 2231030793)) |-> (PADDR >= 389988654) && (PADDR <= 1473333167));
assert property(@(posedge PCLK) ((PWDATA == 1173093259)) |-> (PADDR >= 389988654) && (PADDR <= 1473333167));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX == 2491226152)) |-> (PADDR >= 389988654) && (PADDR <= 1473333167));
assert property(@(posedge PCLK) ((PWDATA == 2849902163)) |-> (PADDR >= 389988654) && (PADDR <= 1473333167));
assert property(@(posedge PCLK) ((PWDATA == 2414208031)) |-> (PADDR >= 389988654) && (PADDR <= 1473333167));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX == 2179188739)) |-> (PADDR >= 389988654) && (PADDR <= 1473333167));
assert property(@(posedge PCLK) ((PRDATA == 2237942794)) |-> (PADDR >= 389988654) && (PADDR <= 1473333167));
assert property(@(posedge PCLK) ((PRDATA == 2224111113)) |-> (PADDR >= 389988654) && (PADDR <= 1473333167));
assert property(@(posedge PCLK) ((PADDR == 553219393)) |-> (PADDR >= 389988654) && (PADDR <= 1473333167));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX == 1173093259)) |-> (PADDR >= 389988654) && (PADDR <= 1473333167));
assert property(@(posedge PCLK) ((PRDATA >= 1819604440) && (PRDATA <= 2447213603) ##4 (READ_DATA_ON_RX >= 2179188739) && (READ_DATA_ON_RX <= 2248244236)) |-> (PADDR >= 389988654) && (PADDR <= 1473333167));
assert property(@(posedge PCLK) (PRESETn ##1 1) |-> (PADDR >= 389988654) && (PADDR <= 1473333167));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1819604440) && (READ_DATA_ON_RX <= 2447213603) ##4 (READ_DATA_ON_RX >= 2179188739) && (READ_DATA_ON_RX <= 2248244236)) |-> (PADDR >= 389988654) && (PADDR <= 1473333167));
assert property(@(posedge PCLK) ((PWDATA >= 1975559659) && (PWDATA <= 2148852224) ##2 (READ_DATA_ON_RX >= 2179188739) && (READ_DATA_ON_RX <= 2248244236)) |-> (PADDR >= 389988654) && (PADDR <= 1473333167));
assert property(@(posedge PCLK) ((PWDATA >= 1956181481) && (PWDATA <= 2148852224) ##2 (READ_DATA_ON_RX >= 2179188739) && (READ_DATA_ON_RX <= 2248244236)) |-> (PADDR >= 389988654) && (PADDR <= 1473333167));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1956181481) && (WRITE_DATA_ON_TX <= 2148852224) ##2 (READ_DATA_ON_RX >= 2179188739) && (READ_DATA_ON_RX <= 2248244236)) |-> (PADDR >= 389988654) && (PADDR <= 1473333167));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1975559659) && (WRITE_DATA_ON_TX <= 2148852224) ##2 (READ_DATA_ON_RX >= 2179188739) && (READ_DATA_ON_RX <= 2248244236)) |-> (PADDR >= 389988654) && (PADDR <= 1473333167));
assert property(@(posedge PCLK) (PWRITE ##1 (WRITE_DATA_ON_TX >= 1416083368) && (WRITE_DATA_ON_TX <= 2148852224) ##2 (READ_DATA_ON_RX >= 2179188739) && (READ_DATA_ON_RX <= 2248244236)) |-> (PADDR >= 389988654) && (PADDR <= 1473333167));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1908484579) && (WRITE_DATA_ON_TX <= 2148852224) ##2 (READ_DATA_ON_RX >= 2179188739) && (READ_DATA_ON_RX <= 2248244236)) |-> (PADDR >= 389988654) && (PADDR <= 1473333167));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1416083368) && (WRITE_DATA_ON_TX <= 2148852224) ##1 !PSLVERR ##1 (READ_DATA_ON_RX >= 2179188739) && (READ_DATA_ON_RX <= 2248244236)) |-> (PADDR >= 389988654) && (PADDR <= 1473333167));
assert property(@(posedge PCLK) ((PWDATA >= 1908484579) && (PWDATA <= 2148852224) ##2 (READ_DATA_ON_RX >= 2179188739) && (READ_DATA_ON_RX <= 2248244236)) |-> (PADDR >= 389988654) && (PADDR <= 1473333167));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1416083368) && (WRITE_DATA_ON_TX <= 2148852224) ##1 !ERROR ##1 (READ_DATA_ON_RX >= 2179188739) && (READ_DATA_ON_RX <= 2248244236)) |-> (PADDR >= 389988654) && (PADDR <= 1473333167));
assert property(@(posedge PCLK) (!PSLVERR ##2 (WRITE_DATA_ON_TX >= 1416083368) && (WRITE_DATA_ON_TX <= 2148852224) ##2 (READ_DATA_ON_RX >= 2179188739) && (READ_DATA_ON_RX <= 2248244236)) |-> (PADDR >= 389988654) && (PADDR <= 1473333167));
assert property(@(posedge PCLK) (!ERROR ##2 (WRITE_DATA_ON_TX >= 1416083368) && (WRITE_DATA_ON_TX <= 2148852224) ##2 (READ_DATA_ON_RX >= 2179188739) && (READ_DATA_ON_RX <= 2248244236)) |-> (PADDR >= 389988654) && (PADDR <= 1473333167));
assert property(@(posedge PCLK) (!TX_EMPTY && (WRITE_DATA_ON_TX >= 1416083368) && (WRITE_DATA_ON_TX <= 2148852224) ##2 (READ_DATA_ON_RX >= 2179188739) && (READ_DATA_ON_RX <= 2248244236)) |-> (PADDR >= 389988654) && (PADDR <= 1473333167));
assert property(@(posedge PCLK) (!INT_TX && (WRITE_DATA_ON_TX >= 1416083368) && (WRITE_DATA_ON_TX <= 2148852224) ##2 (READ_DATA_ON_RX >= 2179188739) && (READ_DATA_ON_RX <= 2248244236)) |-> (PADDR >= 389988654) && (PADDR <= 1473333167));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1779824084) && (WRITE_DATA_ON_TX <= 2148852224) ##2 (READ_DATA_ON_RX >= 2179188739) && (READ_DATA_ON_RX <= 2248244236)) |-> (PADDR >= 389988654) && (PADDR <= 1473333167));
assert property(@(posedge PCLK) (!PSELx && (WRITE_DATA_ON_TX >= 1416083368) && (WRITE_DATA_ON_TX <= 2148852224) ##2 (READ_DATA_ON_RX >= 2179188739) && (READ_DATA_ON_RX <= 2248244236)) |-> (PADDR >= 389988654) && (PADDR <= 1473333167));
assert property(@(posedge PCLK) ((PWDATA >= 1779824084) && (PWDATA <= 2148852224) ##2 (READ_DATA_ON_RX >= 2179188739) && (READ_DATA_ON_RX <= 2248244236)) |-> (PADDR >= 389988654) && (PADDR <= 1473333167));
assert property(@(posedge PCLK) ((PWDATA >= 1835287514) && (PWDATA <= 2437341730) ##2 (READ_DATA_ON_RX >= 2179188739) && (READ_DATA_ON_RX <= 2248244236)) |-> (PADDR >= 389988654) && (PADDR <= 1473333167));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1835287514) && (WRITE_DATA_ON_TX <= 2437341730) ##2 (READ_DATA_ON_RX >= 2179188739) && (READ_DATA_ON_RX <= 2248244236)) |-> (PADDR >= 389988654) && (PADDR <= 1473333167));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) ##1 (WRITE_DATA_ON_TX >= 1850712540) && (WRITE_DATA_ON_TX <= 2513934379) ##1 !PSLVERR ##2 1) |-> (WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1416083368) && (WRITE_DATA_ON_TX <= 2148852224) ##1 (PRDATA >= 2179188739) && (PRDATA <= 4288916223) ##1 (READ_DATA_ON_RX >= 2179188739) && (READ_DATA_ON_RX <= 2248244236)) |-> (PADDR >= 389988654) && (PADDR <= 1473333167));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1416083368) && (WRITE_DATA_ON_TX <= 2148852224) ##1 (READ_DATA_ON_RX >= 2179188739) && (READ_DATA_ON_RX <= 4288916223) ##1 (READ_DATA_ON_RX >= 2179188739) && (READ_DATA_ON_RX <= 2248244236)) |-> (PADDR >= 389988654) && (PADDR <= 1473333167));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX == 3028899433) ##4 1) |-> (PWDATA >= 1533076918) && (PWDATA <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) ##1 (PWDATA >= 1850712540) && (PWDATA <= 2513934379) ##1 !PSLVERR ##2 1) |-> (WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727));
assert property(@(posedge PCLK) ((PRDATA == 3028899433) ##4 1) |-> (WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727));
assert property(@(posedge PCLK) ((PWDATA == 1718647756) ##4 1) |-> (PWDATA >= 1533076918) && (PWDATA <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) ##1 (WRITE_DATA_ON_TX >= 1850712540) && (WRITE_DATA_ON_TX <= 2513934379) ##1 !PSLVERR ##2 1) |-> (PWDATA >= 1533076918) && (PWDATA <= 2743366727));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX == 1718647756) ##4 1) |-> (PWDATA >= 1533076918) && (PWDATA <= 2743366727));
assert property(@(posedge PCLK) ((PWDATA == 1718647756) ##4 1) |-> (WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727));
assert property(@(posedge PCLK) ((PRDATA == 3028899433) ##4 1) |-> (PWDATA >= 1533076918) && (PWDATA <= 2743366727));
assert property(@(posedge PCLK) ((PADDR == 2205140998) ##4 1) |-> (PWDATA >= 1533076918) && (PWDATA <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) ##1 (PWDATA >= 1850712540) && (PWDATA <= 2513934379) ##1 !PSLVERR ##2 1) |-> (PWDATA >= 1533076918) && (PWDATA <= 2743366727));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX == 1718647756) ##4 1) |-> (WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX == 3028899433) ##4 1) |-> (WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727));
assert property(@(posedge PCLK) ((PADDR == 2205140998) ##4 1) |-> (WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727));
assert property(@(posedge PCLK) (!ERROR && (PADDR >= 2193477637) && (PADDR <= 2227289097) ##2 !PWRITE ##2 1) |-> (PWDATA >= 1533076918) && (PWDATA <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) && (WRITE_DATA_ON_TX >= 996567926) && (WRITE_DATA_ON_TX <= 1241070995) ##2 !PWRITE ##2 1) |-> (PWDATA >= 1533076918) && (PWDATA <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) ##2 !PWRITE ##2 !PSLVERR) |-> (PWDATA >= 1533076918) && (PWDATA <= 2743366727));
assert property(@(posedge PCLK) ((PWDATA == 3868769485) ##4 1) |-> (WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) ##2 !PWRITE ##1 INT_RX ##1 1) |-> (PWDATA >= 1533076918) && (PWDATA <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) ##2 !PWRITE ##2 !ERROR) |-> (PWDATA >= 1533076918) && (PWDATA <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) && (WRITE_DATA_ON_TX >= 996567926) && (WRITE_DATA_ON_TX <= 1241070995) ##2 !PWRITE ##2 1) |-> (WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1416083368) && (WRITE_DATA_ON_TX <= 2148852224) ##1 (READ_DATA_ON_RX >= 2493155881) && (READ_DATA_ON_RX <= 4288916223) ##1 (READ_DATA_ON_RX >= 2179188739) && (READ_DATA_ON_RX <= 2248244236)) |-> (PADDR >= 389988654) && (PADDR <= 1473333167));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1416083368) && (WRITE_DATA_ON_TX <= 2148852224) ##1 PWRITE ##1 (READ_DATA_ON_RX >= 2179188739) && (READ_DATA_ON_RX <= 2248244236)) |-> (PADDR >= 389988654) && (PADDR <= 1473333167));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) ##2 !PWRITE && !TX_EMPTY ##2 1) |-> (WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) ##2 !PWRITE ##2 !RX_EMPTY) |-> (WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) ##1 (READ_DATA_ON_RX >= 2052327924) && (READ_DATA_ON_RX <= 3881287374) ##1 !PWRITE ##2 1) |-> (WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) && (PWDATA >= 680896849) && (PWDATA <= 1718647756) ##2 !PWRITE ##2 1) |-> (PWDATA >= 1533076918) && (PWDATA <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) ##2 !PWRITE ##1 RX_EMPTY ##1 1) |-> (PWDATA >= 1533076918) && (PWDATA <= 2743366727));
assert property(@(posedge PCLK) ((PWDATA == 3868769485) ##4 1) |-> (PWDATA >= 1533076918) && (PWDATA <= 2743366727));
assert property(@(posedge PCLK) ((PADDR == 2193477637) ##4 1) |-> (PWDATA >= 1533076918) && (PWDATA <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) ##2 !PWRITE ##2 !INT_RX) |-> (WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) && (PRDATA >= 2740849222) && (PRDATA <= 3763654848) ##2 !PWRITE ##2 1) |-> (PWDATA >= 1533076918) && (PWDATA <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) && (WRITE_DATA_ON_TX >= 680896849) && (WRITE_DATA_ON_TX <= 1718647756) ##2 !PWRITE ##2 1) |-> (WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) ##1 (WRITE_DATA_ON_TX >= 2449205795) && (WRITE_DATA_ON_TX <= 2513934379) ##1 !PSLVERR ##2 1) |-> (PWDATA >= 1533076918) && (PWDATA <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) ##2 !PWRITE ##2 !RX_EMPTY) |-> (PWDATA >= 1533076918) && (PWDATA <= 2743366727));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX == 3610969262) ##4 1) |-> (PWDATA >= 1533076918) && (PWDATA <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) ##1 (PRDATA >= 2052327924) && (PRDATA <= 3881287374) ##1 !PWRITE ##2 1) |-> (WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX == 996567926) ##4 1) |-> (WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727));
assert property(@(posedge PCLK) ((PADDR == 2227289097) ##4 1) |-> (PWDATA >= 1533076918) && (PWDATA <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) ##1 (WRITE_DATA_ON_TX >= 2449205795) && (WRITE_DATA_ON_TX <= 2513934379) ##1 !PSLVERR ##2 1) |-> (WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1416083368) && (WRITE_DATA_ON_TX <= 2148852224) ##1 (PRDATA >= 2493155881) && (PRDATA <= 4288916223) ##1 (READ_DATA_ON_RX >= 2179188739) && (READ_DATA_ON_RX <= 2248244236)) |-> (PADDR >= 389988654) && (PADDR <= 1473333167));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) ##2 !PWRITE ##2 !ERROR) |-> (WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) ##1 (PRDATA >= 2052327924) && (PRDATA <= 3881287374) ##1 !PWRITE ##2 1) |-> (PWDATA >= 1533076918) && (PWDATA <= 2743366727));
assert property(@(posedge PCLK) (!PSLVERR && (PADDR >= 2193477637) && (PADDR <= 2227289097) ##2 !PWRITE ##2 1) |-> (PWDATA >= 1533076918) && (PWDATA <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) && (PWDATA >= 996567926) && (PWDATA <= 1241070995) ##2 !PWRITE ##2 1) |-> (WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) && (PRDATA >= 2740849222) && (PRDATA <= 4221509367) ##2 !PSLVERR ##2 1) |-> (WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727));
assert property(@(posedge PCLK) ((PADDR == 2227289097) ##4 1) |-> (WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) && (PWDATA >= 680896849) && (PWDATA <= 1718647756) ##2 !PWRITE ##2 1) |-> (WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) && (READ_DATA_ON_RX >= 2740849222) && (READ_DATA_ON_RX <= 4221509367) ##2 !PSLVERR ##2 1) |-> (WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) ##1 (PWDATA >= 2449205795) && (PWDATA <= 2513934379) ##1 !PSLVERR ##2 1) |-> (PWDATA >= 1533076918) && (PWDATA <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) ##1 (READ_DATA_ON_RX >= 2052327924) && (READ_DATA_ON_RX <= 3881287374) ##1 !PWRITE ##2 1) |-> (PWDATA >= 1533076918) && (PWDATA <= 2743366727));
assert property(@(posedge PCLK) ((PADDR == 2204174854) ##4 1) |-> (WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) && (READ_DATA_ON_RX >= 2740849222) && (READ_DATA_ON_RX <= 3763654848) ##2 !PWRITE ##2 1) |-> (WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) ##2 !PWRITE ##1 INT_RX ##1 1) |-> (WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727));
assert property(@(posedge PCLK) (PRESETn ##3 1) |-> (PWDATA >= 1533076918) && (PWDATA <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) ##2 !PWRITE && !TX_EMPTY ##2 1) |-> (PWDATA >= 1533076918) && (PWDATA <= 2743366727));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX == 996567926) ##4 1) |-> (PWDATA >= 1533076918) && (PWDATA <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) ##2 !PWRITE ##2 TX_EMPTY) |-> (PWDATA >= 1533076918) && (PWDATA <= 2743366727));
assert property(@(posedge PCLK) ((PWDATA == 996567926) ##4 1) |-> (PWDATA >= 1533076918) && (PWDATA <= 2743366727));
assert property(@(posedge PCLK) (PRESETn ##3 1) |-> (WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727));
assert property(@(posedge PCLK) ((PWDATA == 3610969262) ##4 1) |-> (PWDATA >= 1533076918) && (PWDATA <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) && (READ_DATA_ON_RX >= 2740849222) && (READ_DATA_ON_RX <= 4221509367) ##2 !PSLVERR ##2 1) |-> (PWDATA >= 1533076918) && (PWDATA <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) && (WRITE_DATA_ON_TX >= 680896849) && (WRITE_DATA_ON_TX <= 1718647756) ##2 !PWRITE ##2 1) |-> (PWDATA >= 1533076918) && (PWDATA <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) ##2 !PWRITE ##2 !INT_RX) |-> (PWDATA >= 1533076918) && (PWDATA <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) && (PWDATA >= 996567926) && (PWDATA <= 1241070995) ##2 !PWRITE ##2 1) |-> (PWDATA >= 1533076918) && (PWDATA <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) ##2 !INT_TX && !PWRITE ##2 1) |-> (PWDATA >= 1533076918) && (PWDATA <= 2743366727));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX == 3868769485) ##4 1) |-> (PWDATA >= 1533076918) && (PWDATA <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) && (READ_DATA_ON_RX >= 2740849222) && (READ_DATA_ON_RX <= 3763654848) ##2 !PWRITE ##2 1) |-> (PWDATA >= 1533076918) && (PWDATA <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) && (PRDATA >= 2740849222) && (PRDATA <= 4221509367) ##2 !PSLVERR ##2 1) |-> (PWDATA >= 1533076918) && (PWDATA <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) ##1 (PWDATA >= 2449205795) && (PWDATA <= 2513934379) ##1 !PSLVERR ##2 1) |-> (WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) ##2 !PWRITE ##2 INT_TX) |-> (PWDATA >= 1533076918) && (PWDATA <= 2743366727));
assert property(@(posedge PCLK) ((PADDR == 2193477637) ##4 1) |-> (WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727));
assert property(@(posedge PCLK) (!PSLVERR && (PADDR >= 2193477637) && (PADDR <= 2227289097) ##2 !PWRITE ##2 1) |-> (WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727));
assert property(@(posedge PCLK) ((PWDATA == 996567926) ##4 1) |-> (WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX == 3610969262) ##4 1) |-> (WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727));
assert property(@(posedge PCLK) ((PWDATA == 3610969262) ##4 1) |-> (WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) && (PRDATA >= 2740849222) && (PRDATA <= 3763654848) ##2 !PWRITE ##2 1) |-> (WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) ##2 !INT_TX && !PWRITE ##2 1) |-> (WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) ##2 !PWRITE ##2 INT_TX) |-> (WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) ##2 !PWRITE ##2 TX_EMPTY) |-> (WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) ##2 !PWRITE ##1 RX_EMPTY ##1 1) |-> (WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727));
assert property(@(posedge PCLK) ((PADDR == 2204174854) ##4 1) |-> (PWDATA >= 1533076918) && (PWDATA <= 2743366727));
assert property(@(posedge PCLK) (!ERROR && (PADDR >= 2193477637) && (PADDR <= 2227289097) ##2 !PWRITE ##2 1) |-> (WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX == 3868769485) ##4 1) |-> (WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) ##2 !PWRITE ##2 !PSLVERR) |-> (WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) ##1 !RX_EMPTY ##1 !PWRITE ##2 1) |-> (WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727));
assert property(@(posedge PCLK) (!TX_EMPTY && (PADDR >= 2193477637) && (PADDR <= 2227289097) ##2 !PWRITE ##2 1) |-> (WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) ##1 !INT_RX ##1 !PWRITE ##2 1) |-> (WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1416083368) && (WRITE_DATA_ON_TX <= 2148852224) ##1 !PSELx ##1 (READ_DATA_ON_RX >= 2179188739) && (READ_DATA_ON_RX <= 2248244236)) |-> (PADDR >= 389988654) && (PADDR <= 1473333167));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) ##1 PSLVERR ##1 !PWRITE ##2 1) |-> (PWDATA >= 1533076918) && (PWDATA <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) ##1 (PRDATA >= 2052327924) && (PRDATA <= 2248244236) ##1 !PWRITE ##2 1) |-> (WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) && (WRITE_DATA_ON_TX >= 680896849) && (WRITE_DATA_ON_TX <= 1241070995) ##2 !PWRITE ##2 1) |-> (PWDATA >= 1533076918) && (PWDATA <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) ##1 (READ_DATA_ON_RX >= 2052327924) && (READ_DATA_ON_RX <= 2248244236) ##1 !PWRITE ##2 1) |-> (WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) ##1 (PADDR >= 297788195) && (PADDR <= 1223408529) ##1 !PWRITE ##2 1) |-> (WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) ##1 ERROR ##1 !PWRITE ##2 1) |-> (WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) ##1 PSLVERR ##1 !PWRITE ##2 1) |-> (WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727));
assert property(@(posedge PCLK) (!INT_TX && (PADDR >= 2193477637) && (PADDR <= 2227289097) ##2 !PWRITE ##2 1) |-> (WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727));
assert property(@(posedge PCLK) (!INT_TX && (PADDR >= 2193477637) && (PADDR <= 2227289097) ##2 !PWRITE ##2 1) |-> (PWDATA >= 1533076918) && (PWDATA <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) ##1 !INT_RX ##1 !PWRITE ##2 1) |-> (PWDATA >= 1533076918) && (PWDATA <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) ##1 (PRDATA >= 2052327924) && (PRDATA <= 2248244236) ##1 !PWRITE ##2 1) |-> (PWDATA >= 1533076918) && (PWDATA <= 2743366727));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 326412070) && (WRITE_DATA_ON_TX <= 4294534911) ##1 (WRITE_DATA_ON_TX >= 1416083368) && (WRITE_DATA_ON_TX <= 2148852224) ##2 (READ_DATA_ON_RX >= 2179188739) && (READ_DATA_ON_RX <= 2248244236)) |-> (PADDR >= 389988654) && (PADDR <= 1473333167));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) ##1 (PADDR >= 297788195) && (PADDR <= 1223408529) ##1 !PWRITE ##2 1) |-> (PWDATA >= 1533076918) && (PWDATA <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) ##1 (READ_DATA_ON_RX >= 2052327924) && (READ_DATA_ON_RX <= 2248244236) ##1 !PWRITE ##2 1) |-> (PWDATA >= 1533076918) && (PWDATA <= 2743366727));
assert property(@(posedge PCLK) ((PWDATA >= 326412070) && (PWDATA <= 4294534911) ##1 (WRITE_DATA_ON_TX >= 1416083368) && (WRITE_DATA_ON_TX <= 2148852224) ##2 (READ_DATA_ON_RX >= 2179188739) && (READ_DATA_ON_RX <= 2248244236)) |-> (PADDR >= 389988654) && (PADDR <= 1473333167));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) ##1 !RX_EMPTY ##1 !PWRITE ##2 1) |-> (PWDATA >= 1533076918) && (PWDATA <= 2743366727));
assert property(@(posedge PCLK) (!TX_EMPTY && (PADDR >= 2193477637) && (PADDR <= 2227289097) ##2 !PWRITE ##2 1) |-> (PWDATA >= 1533076918) && (PWDATA <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) ##1 ERROR ##1 !PWRITE ##2 1) |-> (PWDATA >= 1533076918) && (PWDATA <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) && (PWDATA >= 680896849) && (PWDATA <= 1241070995) ##2 !PWRITE ##2 1) |-> (PWDATA >= 1533076918) && (PWDATA <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) && (WRITE_DATA_ON_TX >= 680896849) && (WRITE_DATA_ON_TX <= 1241070995) ##2 !PWRITE ##2 1) |-> (WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) && (PWDATA >= 680896849) && (PWDATA <= 1241070995) ##2 !PWRITE ##2 1) |-> (WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) ##1 (PRDATA >= 1797362134) && (PRDATA <= 2248244236) ##1 !PWRITE ##2 1) |-> (WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) ##1 (PADDR >= 553219393) && (PADDR <= 1223408529) ##1 !PWRITE ##2 1) |-> (WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) ##1 (READ_DATA_ON_RX >= 1797362134) && (READ_DATA_ON_RX <= 2248244236) ##1 !PWRITE ##2 1) |-> (PWDATA >= 1533076918) && (PWDATA <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) ##1 (READ_DATA_ON_RX >= 1797362134) && (READ_DATA_ON_RX <= 2248244236) ##1 !PWRITE ##2 1) |-> (WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727));
assert property(@(posedge PCLK) ((PRDATA >= 2425788449) && (PRDATA <= 4268012284) && (WRITE_DATA_ON_TX >= 1416083368) && (WRITE_DATA_ON_TX <= 2148852224) ##2 (READ_DATA_ON_RX >= 2179188739) && (READ_DATA_ON_RX <= 2248244236)) |-> (PADDR >= 389988654) && (PADDR <= 1473333167));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) ##1 PWRITE ##1 !PWRITE ##2 1) |-> (PWDATA >= 1533076918) && (PWDATA <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) ##1 PENABLE ##1 !PWRITE ##2 1) |-> (PWDATA >= 1533076918) && (PWDATA <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) ##1 PWRITE ##1 !PWRITE ##2 1) |-> (WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) ##1 (PRDATA >= 1797362134) && (PRDATA <= 2248244236) ##1 !PWRITE ##2 1) |-> (PWDATA >= 1533076918) && (PWDATA <= 2743366727));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) ##1 PENABLE ##1 !PWRITE ##2 1) |-> (WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2425788449) && (READ_DATA_ON_RX <= 4268012284) && (WRITE_DATA_ON_TX >= 1416083368) && (WRITE_DATA_ON_TX <= 2148852224) ##2 (READ_DATA_ON_RX >= 2179188739) && (READ_DATA_ON_RX <= 2248244236)) |-> (PADDR >= 389988654) && (PADDR <= 1473333167));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1416083368) && (WRITE_DATA_ON_TX <= 2148852224) ##1 (PADDR >= 9831169) && (PADDR <= 4107824873) ##1 (READ_DATA_ON_RX >= 2179188739) && (READ_DATA_ON_RX <= 2248244236)) |-> (PADDR >= 389988654) && (PADDR <= 1473333167));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1416083368) && (WRITE_DATA_ON_TX <= 2148852224) && PSLVERR ##2 (READ_DATA_ON_RX >= 2179188739) && (READ_DATA_ON_RX <= 2248244236)) |-> (PADDR >= 389988654) && (PADDR <= 1473333167));
assert property(@(posedge PCLK) ((PADDR >= 2193477637) && (PADDR <= 2227289097) ##1 (PADDR >= 553219393) && (PADDR <= 1223408529) ##1 !PWRITE ##2 1) |-> (PWDATA >= 1533076918) && (PWDATA <= 2743366727));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1416083368) && (WRITE_DATA_ON_TX <= 2148852224) && ERROR ##2 (READ_DATA_ON_RX >= 2179188739) && (READ_DATA_ON_RX <= 2248244236)) |-> (PADDR >= 389988654) && (PADDR <= 1473333167));
assert property(@(posedge PCLK) ((PRDATA >= 2134552062) && (PRDATA <= 4268012284) && (WRITE_DATA_ON_TX >= 1416083368) && (WRITE_DATA_ON_TX <= 2148852224) ##2 (READ_DATA_ON_RX >= 2179188739) && (READ_DATA_ON_RX <= 2248244236)) |-> (PADDR >= 389988654) && (PADDR <= 1473333167));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 4268012284) && (WRITE_DATA_ON_TX >= 1416083368) && (WRITE_DATA_ON_TX <= 2148852224) ##2 (READ_DATA_ON_RX >= 2179188739) && (READ_DATA_ON_RX <= 2248244236)) |-> (PADDR >= 389988654) && (PADDR <= 1473333167));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1416083368) && (WRITE_DATA_ON_TX <= 2148852224) ##2 !RX_EMPTY && (READ_DATA_ON_RX >= 2179188739) && (READ_DATA_ON_RX <= 2248244236)) |-> (PADDR >= 389988654) && (PADDR <= 1473333167));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1416083368) && (WRITE_DATA_ON_TX <= 2148852224) ##2 !INT_RX && (READ_DATA_ON_RX >= 2179188739) && (READ_DATA_ON_RX <= 2248244236)) |-> (PADDR >= 389988654) && (PADDR <= 1473333167));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1416083368) && (WRITE_DATA_ON_TX <= 2148852224) ##2 (READ_DATA_ON_RX >= 2179188739) && (READ_DATA_ON_RX <= 2248244236) && PENABLE) |-> (PADDR >= 389988654) && (PADDR <= 1473333167));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1416083368) && (WRITE_DATA_ON_TX <= 2148852224) ##2 !INT_TX && (READ_DATA_ON_RX >= 2179188739) && (READ_DATA_ON_RX <= 2248244236)) |-> (PADDR >= 389988654) && (PADDR <= 1473333167));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1416083368) && (WRITE_DATA_ON_TX <= 2148852224) ##2 !TX_EMPTY && (READ_DATA_ON_RX >= 2179188739) && (READ_DATA_ON_RX <= 2248244236)) |-> (PADDR >= 389988654) && (PADDR <= 1473333167));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 1832756698) ##2 (WRITE_DATA_ON_TX >= 1416083368) && (WRITE_DATA_ON_TX <= 2148852224) ##2 (READ_DATA_ON_RX >= 2179188739) && (READ_DATA_ON_RX <= 2248244236)) |-> (PADDR >= 389988654) && (PADDR <= 1473333167));
assert property(@(posedge PCLK) ((PWDATA >= 0) && (PWDATA <= 1832756698) ##2 (WRITE_DATA_ON_TX >= 1416083368) && (WRITE_DATA_ON_TX <= 2148852224) ##2 (READ_DATA_ON_RX >= 2179188739) && (READ_DATA_ON_RX <= 2248244236)) |-> (PADDR >= 389988654) && (PADDR <= 1473333167));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1416083368) && (WRITE_DATA_ON_TX <= 2148852224) ##2 !PSELx && (READ_DATA_ON_RX >= 2179188739) && (READ_DATA_ON_RX <= 2248244236)) |-> (PADDR >= 389988654) && (PADDR <= 1473333167));
assert property(@(posedge PCLK) ((PWDATA >= 10325249) && (PWDATA <= 1854600669) ##2 (WRITE_DATA_ON_TX >= 1416083368) && (WRITE_DATA_ON_TX <= 2148852224) ##2 (READ_DATA_ON_RX >= 2179188739) && (READ_DATA_ON_RX <= 2248244236)) |-> (PADDR >= 389988654) && (PADDR <= 1473333167));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 10325249) && (WRITE_DATA_ON_TX <= 1854600669) ##2 (WRITE_DATA_ON_TX >= 1416083368) && (WRITE_DATA_ON_TX <= 2148852224) ##2 (READ_DATA_ON_RX >= 2179188739) && (READ_DATA_ON_RX <= 2248244236)) |-> (PADDR >= 389988654) && (PADDR <= 1473333167));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 10325249) && (WRITE_DATA_ON_TX <= 2148852224) ##2 (WRITE_DATA_ON_TX >= 1416083368) && (WRITE_DATA_ON_TX <= 2148852224) ##2 (READ_DATA_ON_RX >= 2179188739) && (READ_DATA_ON_RX <= 2248244236)) |-> (PADDR >= 389988654) && (PADDR <= 1473333167));
assert property(@(posedge PCLK) ((PWDATA >= 10325249) && (PWDATA <= 2148852224) ##2 (WRITE_DATA_ON_TX >= 1416083368) && (WRITE_DATA_ON_TX <= 2148852224) ##2 (READ_DATA_ON_RX >= 2179188739) && (READ_DATA_ON_RX <= 2248244236)) |-> (PADDR >= 389988654) && (PADDR <= 1473333167));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 2148852224) ##2 (WRITE_DATA_ON_TX >= 1416083368) && (WRITE_DATA_ON_TX <= 2148852224) ##2 (READ_DATA_ON_RX >= 2179188739) && (READ_DATA_ON_RX <= 2248244236)) |-> (PADDR >= 389988654) && (PADDR <= 1473333167));
assert property(@(posedge PCLK) ((PWDATA >= 0) && (PWDATA <= 2148852224) ##2 (WRITE_DATA_ON_TX >= 1416083368) && (WRITE_DATA_ON_TX <= 2148852224) ##2 (READ_DATA_ON_RX >= 2179188739) && (READ_DATA_ON_RX <= 2248244236)) |-> (PADDR >= 389988654) && (PADDR <= 1473333167));
assert property(@(posedge PCLK) (PENABLE ##1 (WRITE_DATA_ON_TX >= 1416083368) && (WRITE_DATA_ON_TX <= 2148852224) ##2 (READ_DATA_ON_RX >= 2179188739) && (READ_DATA_ON_RX <= 2248244236)) |-> (PADDR >= 389988654) && (PADDR <= 1473333167));
assert property(@(posedge PCLK) ((PADDR >= 2002028014) && (PADDR <= 2287181328) ##1 (READ_DATA_ON_RX >= 2179188739) && (READ_DATA_ON_RX <= 2248244236)) |-> (PADDR >= 389988654) && (PADDR <= 1473333167));
assert property(@(posedge PCLK) ((PADDR >= 2503171114) && (PADDR <= 4281299198) && (WRITE_DATA_ON_TX >= 1416083368) && (WRITE_DATA_ON_TX <= 2148852224) ##2 (READ_DATA_ON_RX >= 2179188739) && (READ_DATA_ON_RX <= 2248244236)) |-> (PADDR >= 389988654) && (PADDR <= 1473333167));
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 4281299198) && (WRITE_DATA_ON_TX >= 1416083368) && (WRITE_DATA_ON_TX <= 2148852224) ##2 (READ_DATA_ON_RX >= 2179188739) && (READ_DATA_ON_RX <= 2248244236)) |-> (PADDR >= 389988654) && (PADDR <= 1473333167));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2833764945) ##4 (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PRDATA >= 2134552062) && (PRDATA <= 2833764945) ##4 (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (PWDATA >= 2171160066) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PRDATA >= 2134552062) && (PRDATA <= 2833764945) ##4 (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2833764945) ##4 (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (PWDATA >= 2171160066) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1924719077) && (PADDR <= 2464432677) ##2 (WRITE_DATA_ON_TX >= 1416083368) && (WRITE_DATA_ON_TX <= 2148852224) ##2 (READ_DATA_ON_RX >= 2179188739) && (READ_DATA_ON_RX <= 2248244236)) |-> (PADDR >= 389988654) && (PADDR <= 1473333167));
assert property(@(posedge PCLK) ((PADDR >= 2177476099) && (PADDR <= 4281299198) && (WRITE_DATA_ON_TX >= 1416083368) && (WRITE_DATA_ON_TX <= 2148852224) ##2 (READ_DATA_ON_RX >= 2179188739) && (READ_DATA_ON_RX <= 2248244236)) |-> (PADDR >= 389988654) && (PADDR <= 1473333167));
assert property(@(posedge PCLK) ((PADDR >= 1870525406) && (PADDR <= 2413729823) ##2 (WRITE_DATA_ON_TX >= 1416083368) && (WRITE_DATA_ON_TX <= 2148852224) ##2 (READ_DATA_ON_RX >= 2179188739) && (READ_DATA_ON_RX <= 2248244236)) |-> (PADDR >= 389988654) && (PADDR <= 1473333167));
assert property(@(posedge PCLK) ((PADDR >= 2143974911) && (PADDR <= 2893556824) ##2 (WRITE_DATA_ON_TX >= 1416083368) && (WRITE_DATA_ON_TX <= 2148852224) ##2 (READ_DATA_ON_RX >= 2179188739) && (READ_DATA_ON_RX <= 2248244236)) |-> (PADDR >= 389988654) && (PADDR <= 1473333167));
assert property(@(posedge PCLK) ((PADDR >= 2135382526) && (PADDR <= 2890217560) ##2 (WRITE_DATA_ON_TX >= 1416083368) && (WRITE_DATA_ON_TX <= 2148852224) ##2 (READ_DATA_ON_RX >= 2179188739) && (READ_DATA_ON_RX <= 2248244236)) |-> (PADDR >= 389988654) && (PADDR <= 1473333167));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##3 (PADDR >= 1451708845) && (PADDR <= 1958478825) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##3 (PADDR >= 1451708845) && (PADDR <= 1958478825) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 1804894679));
assert property(@(posedge PCLK) ((PADDR >= 1856012253) && (PADDR <= 2413729823) ##1 (READ_DATA_ON_RX >= 2179188739) && (READ_DATA_ON_RX <= 2248244236)) |-> (PADDR >= 389988654) && (PADDR <= 1473333167));
assert property(@(posedge PCLK) ((PADDR >= 2109497339) && (PADDR <= 2872418902) ##1 (READ_DATA_ON_RX >= 2179188739) && (READ_DATA_ON_RX <= 2248244236)) |-> (PADDR >= 389988654) && (PADDR <= 1473333167));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##1 (PADDR >= 1562646458) && (PADDR <= 1588230077) ##3 1) |-> (PRDATA >= 0) && (PRDATA <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##3 (READ_DATA_ON_RX >= 2231030793) && (READ_DATA_ON_RX <= 2748751431) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##3 (READ_DATA_ON_RX >= 2231030793) && (READ_DATA_ON_RX <= 2748751431) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##3 (PRDATA >= 2231030793) && (PRDATA <= 2748751431) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##1 (PADDR >= 1562646458) && (PADDR <= 1588230077) ##3 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##3 (PRDATA >= 2231030793) && (PRDATA <= 2748751431) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679));
assert property(@(posedge PCLK) ((PADDR >= 2145630207) && (PADDR <= 4289956095) ##4 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 2145630207) && (PADDR <= 4289956095) ##4 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1850682844) && (PADDR <= 1875388895) ##4 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 2121917436) && (PADDR <= 4289956095) ##4 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 2121917436) && (PADDR <= 4289956095) ##4 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1687923657) && (READ_DATA_ON_RX <= 1929580518) ##4 (READ_DATA_ON_RX >= 1784536020) && (READ_DATA_ON_RX <= 2224111113)) |-> (PADDR >= 0) && (PADDR <= 1861039069));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1687923657) && (READ_DATA_ON_RX <= 1929580518) ##4 (PRDATA >= 1784536020) && (PRDATA <= 2224111113)) |-> (PADDR >= 0) && (PADDR <= 1861039069));
assert property(@(posedge PCLK) ((PADDR >= 1829098458) && (PADDR <= 1925424101) ##2 (PRDATA >= 298621731) && (PRDATA <= 1664639430) ##2 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 1829098458) && (PADDR <= 1925424101) ##2 (READ_DATA_ON_RX >= 298621731) && (READ_DATA_ON_RX <= 1664639430) ##2 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PRDATA >= 1899150306) && (PRDATA <= 1974121963) ##1 (WRITE_DATA_ON_TX >= 3423855256) && (WRITE_DATA_ON_TX <= 3534700197)) |-> (PADDR >= 0) && (PADDR <= 1744451023));
assert property(@(posedge PCLK) ((PRDATA >= 1899150306) && (PRDATA <= 1974121963) ##1 (PWDATA >= 3423855256) && (PWDATA <= 3534700197)) |-> (PADDR >= 0) && (PADDR <= 1744451023));
assert property(@(posedge PCLK) ((PWDATA >= 2248036875) && (PWDATA <= 2253611532) ##3 1) |-> (PADDR >= 2569281586) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PWDATA >= 2271383054) && (PWDATA <= 2278569487) ##3 1) |-> (PADDR >= 2569281586) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2271383054) && (WRITE_DATA_ON_TX <= 2278569487) ##3 1) |-> (PADDR >= 2569281586) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2248036875) && (WRITE_DATA_ON_TX <= 2253611532) ##3 1) |-> (PADDR >= 2569281586) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 3758744768) && (WRITE_DATA_ON_TX <= 3775518914)) |-> (PWDATA >= 2171160066) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 2654705212) && (PWDATA <= 2684724800)) |-> (PWDATA >= 2171160066) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 3758744768) && (PWDATA <= 3775518914)) |-> (PWDATA >= 2171160066) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 2654705212) && (PWDATA <= 2684724800)) |-> (WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 3758744768) && (WRITE_DATA_ON_TX <= 3775518914)) |-> (WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2654705212) && (WRITE_DATA_ON_TX <= 2684724800)) |-> (PWDATA >= 2171160066) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2654705212) && (WRITE_DATA_ON_TX <= 2684724800)) |-> (WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 3758744768) && (PWDATA <= 3775518914)) |-> (WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PRDATA >= 6115584) && (PRDATA <= 1725077453) && (PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##1 (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) ##3 1) |-> (PRDATA >= 0) && (PRDATA <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) && (READ_DATA_ON_RX >= 6115584) && (READ_DATA_ON_RX <= 1725077453) ##1 (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) ##3 1) |-> (PRDATA >= 0) && (PRDATA <= 1804894679));
assert property(@(posedge PCLK) ((PRDATA >= 6115584) && (PRDATA <= 1725077453) && (PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##1 (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) ##3 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) && (READ_DATA_ON_RX >= 6115584) && (READ_DATA_ON_RX <= 1725077453) ##1 (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) ##3 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679));
assert property(@(posedge PCLK) ((PADDR >= 2872418902) && (PADDR <= 3461423260) && (PRDATA >= 1899150306) && (PRDATA <= 1974121963) ##1 1) |-> (PADDR >= 0) && (PADDR <= 1744451023));
assert property(@(posedge PCLK) ((PWDATA >= 2121451004) && (PWDATA <= 2318405652) ##1 (PRDATA >= 2555206192) && (PRDATA <= 2741252678) ##2 1) |-> (PADDR >= 2569281586) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PWDATA >= 2121451004) && (PWDATA <= 2318405652) ##1 (READ_DATA_ON_RX >= 2555206192) && (READ_DATA_ON_RX <= 2741252678) ##2 1) |-> (PADDR >= 2569281586) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 2585538612) && (PADDR <= 4289956095) ##4 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 2569281586) && (PADDR <= 4289956095) ##4 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 2569281586) && (PADDR <= 4289956095) ##4 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 2585538612) && (PADDR <= 4289956095) ##4 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##3 (PADDR >= 1278285720) && (PADDR <= 1534048694) ##1 1) |-> PSLVERR);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##3 (PADDR >= 1278285720) && (PADDR <= 1534048694) ##1 1) |-> ERROR);
assert property(@(posedge PCLK) ((PADDR >= 1829098458) && (PADDR <= 1925424101) ##4 !PSLVERR) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##1 (PADDR >= 3395912340) && (PADDR <= 4249635066) ##3 1) |-> PSLVERR);
assert property(@(posedge PCLK) ((PADDR >= 1829098458) && (PADDR <= 1925424101) ##4 !ERROR) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##1 (PADDR >= 3395912340) && (PADDR <= 4249635066) ##3 1) |-> ERROR);
assert property(@(posedge PCLK) ((PADDR >= 2418570272) && (PADDR <= 4289956095) ##4 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 2418570272) && (PADDR <= 4289956095) ##4 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 2427407905) && (PADDR <= 4289956095) ##4 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##3 (PADDR >= 1451708845) && (PADDR <= 1680651208) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##3 (PADDR >= 1451708845) && (PADDR <= 1680651208) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679));
assert property(@(posedge PCLK) ((PADDR >= 2427407905) && (PADDR <= 4289956095) ##4 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##1 (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) ##3 (PWDATA >= 625854282) && (PWDATA <= 2190717957)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##1 (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) ##1 (READ_DATA_ON_RX >= 711325524) && (READ_DATA_ON_RX <= 1223271825) ##2 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##1 (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) ##2 (PWDATA >= 1437462955) && (PWDATA <= 3681705142) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##1 (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) ##1 (PRDATA >= 711325524) && (PRDATA <= 1223271825) ##2 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##1 (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) ##3 !PWRITE) |-> (PRDATA >= 0) && (PRDATA <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##1 (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) ##2 (PRDATA >= 1166198667) && (PRDATA <= 2366274586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##1 (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) ##2 (PWDATA >= 1437462955) && (PWDATA <= 3681705142) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) && (READ_DATA_ON_RX >= 6115584) && (READ_DATA_ON_RX <= 3789684419) ##1 (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) ##3 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##1 (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) ##2 TX_EMPTY ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##1 (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) ##3 (PWDATA >= 625854282) && (PWDATA <= 2190717957)) |-> (PRDATA >= 0) && (PRDATA <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##1 (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) ##1 (PRDATA >= 711325524) && (PRDATA <= 1223271825) ##2 1) |-> (PRDATA >= 0) && (PRDATA <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##1 (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) ##2 (READ_DATA_ON_RX >= 1166198667) && (READ_DATA_ON_RX <= 2366274586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##1 (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) ##2 INT_TX ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##1 (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) ##2 (PRDATA >= 1166198667) && (PRDATA <= 2366274586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##1 (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) ##2 (READ_DATA_ON_RX >= 1166198667) && (READ_DATA_ON_RX <= 2366274586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##1 (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) ##2 (WRITE_DATA_ON_TX >= 1437462955) && (WRITE_DATA_ON_TX <= 3681705142) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##1 (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) ##3 !PWRITE) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##1 (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) ##3 (WRITE_DATA_ON_TX >= 625854282) && (WRITE_DATA_ON_TX <= 2190717957)) |-> (PRDATA >= 0) && (PRDATA <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) && (READ_DATA_ON_RX >= 6115584) && (READ_DATA_ON_RX <= 3789684419) ##1 (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) ##3 1) |-> (PRDATA >= 0) && (PRDATA <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##1 (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) ##2 TX_EMPTY ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679));
assert property(@(posedge PCLK) ((PRDATA >= 6115584) && (PRDATA <= 3789684419) && (PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##1 (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) ##3 1) |-> (PRDATA >= 0) && (PRDATA <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##1 (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) ##2 (WRITE_DATA_ON_TX >= 1437462955) && (WRITE_DATA_ON_TX <= 3681705142) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##1 (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) ##2 PWRITE ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##1 (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) ##3 (WRITE_DATA_ON_TX >= 625854282) && (WRITE_DATA_ON_TX <= 2190717957)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##1 (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) ##2 INT_TX ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##1 (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) ##1 (READ_DATA_ON_RX >= 711325524) && (READ_DATA_ON_RX <= 1223271825) ##2 1) |-> (PRDATA >= 0) && (PRDATA <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##1 (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) ##2 PWRITE ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679));
assert property(@(posedge PCLK) ((PRDATA >= 6115584) && (PRDATA <= 3789684419) && (PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##1 (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) ##3 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679));
assert property(@(posedge PCLK) ((PADDR >= 445523253) && (PADDR <= 465212727)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##1 (READ_DATA_ON_RX >= 2515919403) && (READ_DATA_ON_RX <= 3937253589) && (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) ##3 1) |-> (PRDATA >= 0) && (PRDATA <= 1804894679));
assert property(@(posedge PCLK) ((PADDR >= 2591643700) && (PADDR <= 2773370954) && (PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##4 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) && TX_EMPTY ##1 (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) ##3 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) && INT_TX ##1 (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) ##3 1) |-> (PRDATA >= 0) && (PRDATA <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##1 (PADDR >= 357233450) && (PADDR <= 1588230077) && (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) ##3 1) |-> (PRDATA >= 0) && (PRDATA <= 1804894679));
assert property(@(posedge PCLK) (!PWRITE && (PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##1 (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) ##3 1) |-> (PRDATA >= 0) && (PRDATA <= 1804894679));
assert property(@(posedge PCLK) (!PWRITE && (PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##1 (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) ##3 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##1 (READ_DATA_ON_RX >= 2515919403) && (READ_DATA_ON_RX <= 3937253589) && (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) ##3 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##1 (PRDATA >= 2515919403) && (PRDATA <= 3937253589) && (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) ##3 1) |-> (PRDATA >= 0) && (PRDATA <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##1 (PRDATA >= 2515919403) && (PRDATA <= 3937253589) && (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) ##3 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) && TX_EMPTY ##1 (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) ##3 1) |-> (PRDATA >= 0) && (PRDATA <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##1 (PADDR >= 357233450) && (PADDR <= 1588230077) && (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) ##3 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679));
assert property(@(posedge PCLK) ((PADDR >= 2591643700) && (PADDR <= 2773370954) && (PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##4 1) |-> (PRDATA >= 0) && (PRDATA <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) && INT_TX ##1 (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) ##3 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679));
assert property(@(posedge PCLK) ((PADDR >= 1829098458) && (PADDR <= 1925424101) && (WRITE_DATA_ON_TX >= 403385648) && (WRITE_DATA_ON_TX <= 1299507098) ##4 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 1829098458) && (PADDR <= 1925424101) && (PWDATA >= 403385648) && (PWDATA <= 1299507098) ##4 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 1856012253) && (PADDR <= 1875388895) ##4 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 4289956095) ##4 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 4289956095) ##4 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1687923657) && (READ_DATA_ON_RX <= 1929580518) ##2 (READ_DATA_ON_RX >= 2135778814) && (READ_DATA_ON_RX <= 2456952868) ##2 1) |-> (PADDR >= 0) && (PADDR <= 1861039069));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1687923657) && (READ_DATA_ON_RX <= 1929580518) ##2 (PWDATA >= 3743179966) && (PWDATA <= 3777414338) ##2 1) |-> (PADDR >= 0) && (PADDR <= 1861039069));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1687923657) && (READ_DATA_ON_RX <= 1929580518) ##2 (WRITE_DATA_ON_TX >= 3743179966) && (WRITE_DATA_ON_TX <= 3777414338) ##2 1) |-> (PADDR >= 0) && (PADDR <= 1861039069));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1687923657) && (READ_DATA_ON_RX <= 1929580518) ##2 (PRDATA >= 2135778814) && (PRDATA <= 2456952868) ##2 1) |-> (PADDR >= 0) && (PADDR <= 1861039069));
assert property(@(posedge PCLK) ((PRDATA >= 2280158735) && (PRDATA <= 2902741594) ##4 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2702782018) && (READ_DATA_ON_RX <= 2869922390) ##1 (PWDATA >= 2121451004) && (PWDATA <= 2318405652) ##3 !PSELx) |-> (PADDR >= 2569281586) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2702782018) && (READ_DATA_ON_RX <= 2869922390) ##1 (PWDATA >= 2121451004) && (PWDATA <= 2318405652) && PENABLE ##3 1) |-> (PADDR >= 2569281586) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2702782018) && (READ_DATA_ON_RX <= 2869922390) ##1 (PWDATA >= 2121451004) && (PWDATA <= 2318405652) ##1 !PSELx ##2 1) |-> (PADDR >= 2569281586) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2702782018) && (READ_DATA_ON_RX <= 2869922390) ##1 (PWDATA >= 2121451004) && (PWDATA <= 2318405652) ##3 PENABLE) |-> (PADDR >= 2569281586) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2280158735) && (READ_DATA_ON_RX <= 2902741594) ##4 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2280158735) && (READ_DATA_ON_RX <= 2902741594) ##4 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2702782018) && (READ_DATA_ON_RX <= 2869922390) ##1 (PWDATA >= 2121451004) && (PWDATA <= 2318405652) ##3 !PSLVERR) |-> (PADDR >= 2569281586) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2702782018) && (READ_DATA_ON_RX <= 2869922390) ##1 (PWDATA >= 2121451004) && (PWDATA <= 2318405652) ##1 !PSLVERR ##2 1) |-> (PADDR >= 2569281586) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2702782018) && (READ_DATA_ON_RX <= 2869922390) ##1 (PWDATA >= 2121451004) && (PWDATA <= 2318405652) ##1 PENABLE ##2 1) |-> (PADDR >= 2569281586) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2702782018) && (READ_DATA_ON_RX <= 2869922390) ##1 (PWDATA >= 2121451004) && (PWDATA <= 2318405652) ##3 INT_RX) |-> (PADDR >= 2569281586) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2702782018) && (READ_DATA_ON_RX <= 2869922390) ##1 (PWDATA >= 2121451004) && (PWDATA <= 2318405652) ##3 RX_EMPTY) |-> (PADDR >= 2569281586) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2702782018) && (READ_DATA_ON_RX <= 2869922390) ##1 (PWDATA >= 2121451004) && (PWDATA <= 2318405652) ##1 !ERROR ##2 1) |-> (PADDR >= 2569281586) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2702782018) && (READ_DATA_ON_RX <= 2869922390) ##1 (PWDATA >= 2121451004) && (PWDATA <= 2318405652) ##1 !RX_EMPTY ##2 1) |-> (PADDR >= 2569281586) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PRDATA >= 2280158735) && (PRDATA <= 2902741594) ##4 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2702782018) && (READ_DATA_ON_RX <= 2869922390) ##1 (PWDATA >= 2121451004) && (PWDATA <= 2318405652) ##1 !INT_RX ##2 1) |-> (PADDR >= 2569281586) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2702782018) && (READ_DATA_ON_RX <= 2869922390) ##1 !PWRITE && (PWDATA >= 2121451004) && (PWDATA <= 2318405652) ##3 1) |-> (PADDR >= 2569281586) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2702782018) && (READ_DATA_ON_RX <= 2869922390) ##1 (PWDATA >= 2121451004) && (PWDATA <= 2318405652) ##3 !ERROR) |-> (PADDR >= 2569281586) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) && ERROR ##1 (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) ##3 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) && ERROR ##1 (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) ##3 1) |-> (PRDATA >= 0) && (PRDATA <= 1804894679));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2702782018) && (READ_DATA_ON_RX <= 2869922390) ##1 (PWDATA >= 2121451004) && (PWDATA <= 2318405652) ##2 RX_EMPTY ##1 1) |-> (PADDR >= 2569281586) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2702782018) && (READ_DATA_ON_RX <= 2869922390) ##1 (PWDATA >= 2121451004) && (PWDATA <= 2318405652) ##2 INT_RX ##1 1) |-> (PADDR >= 2569281586) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2702782018) && (READ_DATA_ON_RX <= 2869922390) ##1 (PWDATA >= 2121451004) && (PWDATA <= 2318405652) ##2 !INT_TX ##1 1) |-> (PADDR >= 2569281586) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2702782018) && (READ_DATA_ON_RX <= 2869922390) ##1 (PWDATA >= 2121451004) && (PWDATA <= 2318405652) ##2 !TX_EMPTY ##1 1) |-> (PADDR >= 2569281586) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2702782018) && (READ_DATA_ON_RX <= 2869922390) ##1 (PWDATA >= 2121451004) && (PWDATA <= 2318405652) ##2 PENABLE ##1 1) |-> (PADDR >= 2569281586) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2702782018) && (READ_DATA_ON_RX <= 2869922390) ##1 (PWDATA >= 2121451004) && (PWDATA <= 2318405652) ##2 PWRITE ##1 1) |-> (PADDR >= 2569281586) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2703800386) && (READ_DATA_ON_RX <= 2859093076) ##1 (PWDATA >= 2121451004) && (PWDATA <= 2318405652) ##3 1) |-> (PADDR >= 2569281586) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PRDATA >= 2703800386) && (PRDATA <= 2859093076) ##1 (PWDATA >= 2121451004) && (PWDATA <= 2318405652) ##3 1) |-> (PADDR >= 2569281586) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2702782018) && (READ_DATA_ON_RX <= 2869922390) && ERROR ##1 (PWDATA >= 2121451004) && (PWDATA <= 2318405652) ##3 1) |-> (PADDR >= 2569281586) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PRDATA >= 2702782018) && (PRDATA <= 2767447625) ##1 (PWDATA >= 2121451004) && (PWDATA <= 2318405652) ##3 1) |-> (PADDR >= 2569281586) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2702782018) && (READ_DATA_ON_RX <= 2767447625) ##1 (PWDATA >= 2121451004) && (PWDATA <= 2318405652) ##3 1) |-> (PADDR >= 2569281586) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2702782018) && (READ_DATA_ON_RX <= 2869922390) && PSLVERR ##1 (PWDATA >= 2121451004) && (PWDATA <= 2318405652) ##3 1) |-> (PADDR >= 2569281586) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PWDATA == 2135888382) ##3 1) |-> (PADDR >= 2569281586) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX == 2135888382) ##3 1) |-> (PADDR >= 2569281586) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PWDATA >= 2148852224) && (PWDATA <= 2179150851)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 2148852224) && (PWDATA <= 2179150851)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2148852224) && (WRITE_DATA_ON_TX <= 2179150851)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2148852224) && (WRITE_DATA_ON_TX <= 2179150851)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA == 2703800386) ##4 1) |-> (PADDR >= 2569281586) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PWDATA == 2293229073) ##3 1) |-> (PADDR >= 2569281586) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX == 2121451004) ##3 1) |-> (PADDR >= 2569281586) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX == 2293229073) ##3 1) |-> (PADDR >= 2569281586) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) (PRESETn ##3 1) |-> (PADDR >= 2569281586) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) (PRESETn ##4 1) |-> (PADDR >= 2569281586) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PWDATA == 2121451004) ##3 1) |-> (PADDR >= 2569281586) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2702782018) && (READ_DATA_ON_RX <= 2869922390) && PSELx ##1 (PWDATA >= 2121451004) && (PWDATA <= 2318405652) ##3 1) |-> (PADDR >= 2569281586) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PWDATA == 1996566510) ##4 1) |-> (PADDR >= 2569281586) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX == 2703800386) ##4 1) |-> (PADDR >= 2569281586) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX == 1996566510) ##4 1) |-> (PADDR >= 2569281586) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PRDATA >= 1719032780) && (PRDATA <= 1974121963) && (PWDATA >= 2407570975) && (PWDATA <= 2672548926) ##3 1) |-> (PADDR >= 2418570272) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PRDATA >= 1719032780) && (PRDATA <= 1974121963) && (WRITE_DATA_ON_TX >= 2407570975) && (WRITE_DATA_ON_TX <= 2672548926) ##3 1) |-> (PADDR >= 2418570272) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PRDATA >= 2702782018) && (PRDATA <= 2748751431) ##1 (PWDATA >= 2121451004) && (PWDATA <= 2318405652) ##3 1) |-> (PADDR >= 2569281586) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 1472363951) && (PADDR <= 2113230843) && (READ_DATA_ON_RX >= 2702782018) && (READ_DATA_ON_RX <= 2869922390) ##1 (PWDATA >= 2121451004) && (PWDATA <= 2318405652) ##3 1) |-> (PADDR >= 2569281586) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2702782018) && (READ_DATA_ON_RX <= 2711580739) ##1 (PWDATA >= 2121451004) && (PWDATA <= 2318405652) ##3 1) |-> (PADDR >= 2569281586) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2702782018) && (READ_DATA_ON_RX <= 2741252678) ##1 (PWDATA >= 2121451004) && (PWDATA <= 2318405652) ##3 1) |-> (PADDR >= 2569281586) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PRDATA >= 2702782018) && (PRDATA <= 2741252678) ##1 (PWDATA >= 2121451004) && (PWDATA <= 2318405652) ##3 1) |-> (PADDR >= 2569281586) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PRDATA >= 2702782018) && (PRDATA <= 2711580739) ##1 (PWDATA >= 2121451004) && (PWDATA <= 2318405652) ##3 1) |-> (PADDR >= 2569281586) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2702782018) && (READ_DATA_ON_RX <= 2748751431) ##1 (PWDATA >= 2121451004) && (PWDATA <= 2318405652) ##3 1) |-> (PADDR >= 2569281586) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 1856012253) && (PADDR <= 2428055585) ##2 (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (PWDATA >= 2171160066) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1856012253) && (PADDR <= 2428055585) ##2 (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 2456952868)) |-> RX_EMPTY);
assert property(@(posedge PCLK) ((PADDR >= 1829098458) && (PADDR <= 1925424101) ##2 (PRDATA >= 298621731) && (PRDATA <= 1224207249) ##2 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PRDATA >= 2447213603) && (PRDATA <= 2456952868)) |-> INT_RX);
assert property(@(posedge PCLK) ((PRDATA >= 2447213603) && (PRDATA <= 2456952868)) |-> RX_EMPTY);
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 2456952868)) |-> INT_RX);
assert property(@(posedge PCLK) ((PADDR >= 1829098458) && (PADDR <= 1925424101) ##2 (READ_DATA_ON_RX >= 298621731) && (READ_DATA_ON_RX <= 1224207249) ##2 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1947815400) && (WRITE_DATA_ON_TX <= 1996566510) ##1 (PWDATA >= 2121451004) && (PWDATA <= 2318405652) ##3 1) |-> (PADDR >= 2569281586) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PWDATA >= 1947815400) && (PWDATA <= 1996566510) ##1 (PWDATA >= 2121451004) && (PWDATA <= 2318405652) ##3 1) |-> (PADDR >= 2569281586) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 2405115422) && (PADDR <= 4253772539) && (PRDATA >= 1813522904) && (PRDATA <= 2432785954) ##1 (PRDATA >= 1719032780) && (PRDATA <= 1974121963) ##3 1) |-> (PADDR >= 2418570272) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 2263703565) && (PADDR <= 4253772539) && (PRDATA >= 1813522904) && (PRDATA <= 2432785954) ##1 (PRDATA >= 1719032780) && (PRDATA <= 1974121963) ##3 1) |-> (PADDR >= 2418570272) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PRDATA >= 1719032780) && (PRDATA <= 1974121963) ##1 (PWDATA >= 2647986235) && (PWDATA <= 2656558652) ##2 1) |-> (PADDR >= 2418570272) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PRDATA >= 1719032780) && (PRDATA <= 1974121963) ##1 (WRITE_DATA_ON_TX >= 2647986235) && (WRITE_DATA_ON_TX <= 2656558652) ##2 1) |-> (PADDR >= 2418570272) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 332289319) && (PADDR <= 1472363951) && (READ_DATA_ON_RX >= 2702782018) && (READ_DATA_ON_RX <= 2869922390) ##1 (PWDATA >= 2121451004) && (PWDATA <= 2318405652) ##3 1) |-> (PADDR >= 2569281586) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 2082751992) && (PADDR <= 4204583669) && (PRDATA >= 1813522904) && (PRDATA <= 2432785954) ##1 (PRDATA >= 1719032780) && (PRDATA <= 1974121963) ##3 1) |-> (PADDR >= 2418570272) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 1168522635) && (PADDR <= 1569109947) && (PRDATA >= 1899150306) && (PRDATA <= 1974121963) ##1 1) |-> (PADDR >= 0) && (PADDR <= 1744451023));
assert property(@(posedge PCLK) ((PRDATA >= 1719032780) && (PRDATA <= 1974121963) ##2 (READ_DATA_ON_RX >= 2901797977) && (READ_DATA_ON_RX <= 2931445341) ##1 1) |-> (PADDR >= 2418570272) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PRDATA >= 1719032780) && (PRDATA <= 1974121963) ##2 (PRDATA >= 2901797977) && (PRDATA <= 2931445341) ##1 1) |-> (PADDR >= 2418570272) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 2082751992) && (PADDR <= 4107824873) && (PRDATA >= 1813522904) && (PRDATA <= 2432785954) ##1 (PRDATA >= 1719032780) && (PRDATA <= 1974121963) ##3 1) |-> (PADDR >= 2418570272) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 2193065477) && (PADDR <= 4282973950) ##2 (WRITE_DATA_ON_TX >= 1416083368) && (WRITE_DATA_ON_TX <= 2148852224) ##2 (READ_DATA_ON_RX >= 2179188739) && (READ_DATA_ON_RX <= 2248244236)) |-> (PADDR >= 389988654) && (PADDR <= 1473333167));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1959617513) && (READ_DATA_ON_RX <= 1974121963) ##1 1) |-> (PADDR >= 0) && (PADDR <= 1744451023));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1416083368) && (WRITE_DATA_ON_TX <= 2148852224) ##2 (PRDATA >= 1899150306) && (PRDATA <= 1974121963) ##1 1) |-> (PADDR >= 0) && (PADDR <= 1744451023));
assert property(@(posedge PCLK) ((PRDATA >= 1899150306) && (PRDATA <= 1974121963) && (WRITE_DATA_ON_TX >= 965351795) && (WRITE_DATA_ON_TX <= 1071405439) ##1 1) |-> (PADDR >= 0) && (PADDR <= 1744451023));
assert property(@(posedge PCLK) ((PRDATA >= 1719032780) && (PRDATA <= 1974121963) ##2 (READ_DATA_ON_RX >= 1898346978) && (READ_DATA_ON_RX <= 1924700133) ##1 1) |-> (PADDR >= 2418570272) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PWDATA >= 1416083368) && (PWDATA <= 2148852224) ##2 (PRDATA >= 1899150306) && (PRDATA <= 1974121963) ##1 1) |-> (PADDR >= 0) && (PADDR <= 1744451023));
assert property(@(posedge PCLK) ((PRDATA >= 1959617513) && (PRDATA <= 1974121963) ##1 1) |-> (PADDR >= 0) && (PADDR <= 1744451023));
assert property(@(posedge PCLK) ((PRDATA >= 1719032780) && (PRDATA <= 1974121963) ##2 (PRDATA >= 1898346978) && (PRDATA <= 1924700133) ##1 1) |-> (PADDR >= 2418570272) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PRDATA >= 1899150306) && (PRDATA <= 1974121963) && (PWDATA >= 965351795) && (PWDATA <= 1071405439) ##1 1) |-> (PADDR >= 0) && (PADDR <= 1744451023));
assert property(@(posedge PCLK) ((PRDATA >= 1947286504) && (PRDATA <= 1947388904) ##1 1) |-> (PADDR >= 0) && (PADDR <= 1744451023));
assert property(@(posedge PCLK) ((PADDR >= 2872418902) && (PADDR <= 3150380663) && (PRDATA >= 1899150306) && (PRDATA <= 1974121963) ##1 1) |-> (PADDR >= 0) && (PADDR <= 1744451023));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1947286504) && (READ_DATA_ON_RX <= 1947388904) ##1 1) |-> (PADDR >= 0) && (PADDR <= 1744451023));
assert property(@(posedge PCLK) ((PWDATA >= 1416083368) && (PWDATA <= 2148852224) ##4 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 1416083368) && (PWDATA <= 2148852224) ##4 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1416083368) && (WRITE_DATA_ON_TX <= 2148852224) ##4 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1416083368) && (WRITE_DATA_ON_TX <= 2148852224) ##4 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 2135447550) && (PRDATA <= 2880314967) ##4 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2135447550) && (READ_DATA_ON_RX <= 2880314967) ##4 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2135447550) && (READ_DATA_ON_RX <= 2880314967) ##4 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 2135447550) && (PRDATA <= 2880314967) ##4 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##1 (PADDR >= 3749975231) && (PADDR <= 4249635066) ##3 1) |-> PSLVERR);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##1 (PADDR >= 3749975231) && (PADDR <= 4249635066) ##3 1) |-> ERROR);
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##3 (READ_DATA_ON_RX >= 1166198667) && (READ_DATA_ON_RX <= 1451422125) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##3 (READ_DATA_ON_RX >= 1166198667) && (READ_DATA_ON_RX <= 1451422125) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##3 (PRDATA >= 1166198667) && (PRDATA <= 1451422125) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##3 (PRDATA >= 1166198667) && (PRDATA <= 1451422125) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##3 (PADDR >= 966725491) && (PADDR <= 977376628) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) && PENABLE ##1 (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) ##3 1) |-> (PRDATA >= 0) && (PRDATA <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) && PENABLE ##1 (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) ##3 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##3 (PADDR >= 966725491) && (PADDR <= 977376628) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 1804894679));
assert property(@(posedge PCLK) (PWRITE ##3 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##2 (PADDR >= 4105193193) && (PADDR <= 4282113278) ##2 1) |-> (PRDATA >= 0) && (PRDATA <= 1804894679));
assert property(@(posedge PCLK) (PWRITE ##3 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##2 (PADDR >= 4105193193) && (PADDR <= 4282113278) ##2 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666) ##1 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 2134552062) && (PRDATA <= 2841987666) ##1 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666) ##1 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 2134552062) && (PRDATA <= 2841987666) ##1 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 2689909824) && (PADDR <= 3772777665) && (READ_DATA_ON_RX >= 1851633116) && (READ_DATA_ON_RX <= 2021404144)) |-> PENABLE);
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##3 (PADDR >= 2135382526) && (PADDR <= 2152653824) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##1 (PADDR >= 1959869417) && (PADDR <= 2017040368) ##3 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##1 (PADDR >= 1959869417) && (PADDR <= 2017040368) ##3 1) |-> (PRDATA >= 0) && (PRDATA <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##3 (PADDR >= 2135382526) && (PADDR <= 2152653824) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##1 (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) && RX_EMPTY ##3 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##1 (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) && INT_RX ##3 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##1 (READ_DATA_ON_RX >= 3443599002) && (READ_DATA_ON_RX <= 3937253589) && (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) ##3 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##1 (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) ##1 PSLVERR ##2 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##1 !PSLVERR && (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) ##3 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##1 (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) && PWRITE ##3 1) |-> (PRDATA >= 0) && (PRDATA <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##1 (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) ##3 (PWDATA >= 1975559659) && (PWDATA <= 2190717957)) |-> (PRDATA >= 0) && (PRDATA <= 1804894679));
assert property(@(posedge PCLK) ((PADDR >= 1535455671) && (PADDR <= 1554976185) && (PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##4 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##1 (PRDATA >= 3443599002) && (PRDATA <= 3937253589) && (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) ##3 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##1 (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) ##1 !PSELx ##2 1) |-> (PRDATA >= 0) && (PRDATA <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##1 (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) ##3 PSELx) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##1 (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) ##3 PSELx) |-> (PRDATA >= 0) && (PRDATA <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##1 (READ_DATA_ON_RX >= 3443599002) && (READ_DATA_ON_RX <= 3937253589) && (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) ##3 1) |-> (PRDATA >= 0) && (PRDATA <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##1 (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) && INT_RX ##3 1) |-> (PRDATA >= 0) && (PRDATA <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##1 (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) && PENABLE ##3 1) |-> (PRDATA >= 0) && (PRDATA <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##1 (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) ##1 PSLVERR ##2 1) |-> (PRDATA >= 0) && (PRDATA <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##1 (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) ##3 (WRITE_DATA_ON_TX >= 1975559659) && (WRITE_DATA_ON_TX <= 2190717957)) |-> (PRDATA >= 0) && (PRDATA <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##1 (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) ##3 (PWDATA >= 1975559659) && (PWDATA <= 2190717957)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679));
assert property(@(posedge PCLK) ((PADDR >= 2591643700) && (PADDR <= 2693496897) && (PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##4 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##1 !ERROR && (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) ##3 1) |-> (PRDATA >= 0) && (PRDATA <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##1 !ERROR && (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) ##3 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##1 (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) ##1 ERROR ##2 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##1 !PSLVERR && (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) ##3 1) |-> (PRDATA >= 0) && (PRDATA <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##1 (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) ##1 ERROR ##2 1) |-> (PRDATA >= 0) && (PRDATA <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##1 !PSELx && (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) ##3 1) |-> (PRDATA >= 0) && (PRDATA <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##1 (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) ##1 PENABLE ##2 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679));
assert property(@(posedge PCLK) ((PADDR >= 2591643700) && (PADDR <= 2693496897) && (PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##4 1) |-> (PRDATA >= 0) && (PRDATA <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##1 (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) ##2 !PSELx ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##1 !PSELx && (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) ##3 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##1 (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) ##3 PENABLE) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##1 (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) && PENABLE ##3 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##2 (READ_DATA_ON_RX >= 2139694079) && (READ_DATA_ON_RX <= 2207280135) ##2 1) |-> (PRDATA >= 0) && (PRDATA <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##1 (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) && RX_EMPTY ##3 1) |-> (PRDATA >= 0) && (PRDATA <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##2 (READ_DATA_ON_RX >= 2139694079) && (READ_DATA_ON_RX <= 2207280135) ##2 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##1 (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) && PWRITE ##3 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679));
assert property(@(posedge PCLK) ((PADDR >= 1535455671) && (PADDR <= 1554976185) && (PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##4 1) |-> (PRDATA >= 0) && (PRDATA <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##2 (PRDATA >= 2139694079) && (PRDATA <= 2207280135) ##2 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##2 (PRDATA >= 2139694079) && (PRDATA <= 2207280135) ##2 1) |-> (PRDATA >= 0) && (PRDATA <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##1 (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) ##1 PENABLE ##2 1) |-> (PRDATA >= 0) && (PRDATA <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##1 (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) ##3 PENABLE) |-> (PRDATA >= 0) && (PRDATA <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##1 (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) ##1 !PSELx ##2 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##1 (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) ##3 (WRITE_DATA_ON_TX >= 1975559659) && (WRITE_DATA_ON_TX <= 2190717957)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##1 (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) ##2 !PSELx ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##1 (PRDATA >= 3443599002) && (PRDATA <= 3937253589) && (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) ##3 1) |-> (PRDATA >= 0) && (PRDATA <= 1804894679));
assert property(@(posedge PCLK) ((PADDR >= 1829098458) && (PADDR <= 1925424101) && (WRITE_DATA_ON_TX >= 403385648) && (WRITE_DATA_ON_TX <= 1161386378) ##4 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 1829098458) && (PADDR <= 1925424101) && (PWDATA >= 403385648) && (PWDATA <= 1161386378) ##4 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 1850682844) && (PADDR <= 1861039069) ##4 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2392682013) && (READ_DATA_ON_RX <= 2668357694) ##4 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 2392682013) && (PRDATA <= 2668357694) ##4 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2392682013) && (READ_DATA_ON_RX <= 2668357694) ##4 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 2392682013) && (PRDATA <= 2668357694) ##4 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1819604440) && (READ_DATA_ON_RX <= 2447213603) ##2 (WRITE_DATA_ON_TX >= 2122913789) && (WRITE_DATA_ON_TX <= 4144031982) ##1 (PRDATA >= 1899150306) && (PRDATA <= 1974121963) ##1 1) |-> (PADDR >= 0) && (PADDR <= 1744451023));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1819604440) && (READ_DATA_ON_RX <= 2447213603) ##2 (WRITE_DATA_ON_TX >= 2195572229) && (WRITE_DATA_ON_TX <= 4144031982) ##1 (PRDATA >= 1899150306) && (PRDATA <= 1974121963) ##1 1) |-> (PADDR >= 0) && (PADDR <= 1744451023));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1819604440) && (READ_DATA_ON_RX <= 2447213603) ##2 (PWDATA >= 2195572229) && (PWDATA <= 4144031982) ##1 (PRDATA >= 1899150306) && (PRDATA <= 1974121963) ##1 1) |-> (PADDR >= 0) && (PADDR <= 1744451023));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1819604440) && (READ_DATA_ON_RX <= 2447213603) ##2 (PWDATA >= 2122913789) && (PWDATA <= 4144031982) ##1 (PRDATA >= 1899150306) && (PRDATA <= 1974121963) ##1 1) |-> (PADDR >= 0) && (PADDR <= 1744451023));
assert property(@(posedge PCLK) ((PADDR >= 1829098458) && (PADDR <= 1925424101) ##3 (PADDR >= 253729054) && (PADDR <= 936404847) ##1 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1819604440) && (READ_DATA_ON_RX <= 2447213603) ##2 INT_TX ##1 (PRDATA >= 1899150306) && (PRDATA <= 1974121963) ##1 1) |-> (PADDR >= 0) && (PADDR <= 1744451023));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1819604440) && (READ_DATA_ON_RX <= 2447213603) ##2 !ERROR ##1 (PRDATA >= 1899150306) && (PRDATA <= 1974121963) ##1 1) |-> (PADDR >= 0) && (PADDR <= 1744451023));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1819604440) && (READ_DATA_ON_RX <= 2447213603) ##2 !PSLVERR ##1 (PRDATA >= 1899150306) && (PRDATA <= 1974121963) ##1 1) |-> (PADDR >= 0) && (PADDR <= 1744451023));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1819604440) && (READ_DATA_ON_RX <= 2447213603) ##2 TX_EMPTY ##1 (PRDATA >= 1899150306) && (PRDATA <= 1974121963) ##1 1) |-> (PADDR >= 0) && (PADDR <= 1744451023));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1687923657) && (READ_DATA_ON_RX <= 1929580518) ##3 (WRITE_DATA_ON_TX >= 2358401049) && (WRITE_DATA_ON_TX <= 2459343397) ##1 1) |-> (PADDR >= 0) && (PADDR <= 1861039069));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1687923657) && (READ_DATA_ON_RX <= 1929580518) ##3 (PWDATA >= 2358401049) && (PWDATA <= 2459343397) ##1 1) |-> (PADDR >= 0) && (PADDR <= 1861039069));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1687923657) && (READ_DATA_ON_RX <= 1929580518) ##2 (READ_DATA_ON_RX >= 2135778814) && (READ_DATA_ON_RX <= 2222137864) ##2 1) |-> (PADDR >= 0) && (PADDR <= 1861039069));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1687923657) && (READ_DATA_ON_RX <= 1929580518) ##2 (PRDATA >= 2135778814) && (PRDATA <= 2222137864) ##2 1) |-> (PADDR >= 0) && (PADDR <= 1861039069));
assert property(@(posedge PCLK) (!INT_RX && (READ_DATA_ON_RX >= 1819604440) && (READ_DATA_ON_RX <= 2447213603) ##3 (PRDATA >= 1899150306) && (PRDATA <= 1974121963) ##1 1) |-> (PADDR >= 0) && (PADDR <= 1744451023));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1819604440) && (READ_DATA_ON_RX <= 2447213603) ##1 !PWRITE ##2 (PRDATA >= 1899150306) && (PRDATA <= 1974121963) ##1 1) |-> (PADDR >= 0) && (PADDR <= 1744451023));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1819604440) && (READ_DATA_ON_RX <= 2447213603) ##3 (PRDATA >= 1899150306) && (PRDATA <= 1974121963) ##1 !RX_EMPTY) |-> (PADDR >= 0) && (PADDR <= 1744451023));
assert property(@(posedge PCLK) (!RX_EMPTY && (READ_DATA_ON_RX >= 1819604440) && (READ_DATA_ON_RX <= 2447213603) ##3 (PRDATA >= 1899150306) && (PRDATA <= 1974121963) ##1 1) |-> (PADDR >= 0) && (PADDR <= 1744451023));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1819604440) && (READ_DATA_ON_RX <= 2447213603) ##3 (PRDATA >= 1899150306) && (PRDATA <= 1974121963) ##1 !INT_RX) |-> (PADDR >= 0) && (PADDR <= 1744451023));
assert property(@(posedge PCLK) ((PADDR >= 1829098458) && (PADDR <= 1925424101) ##2 (PADDR >= 3285252743) && (PADDR <= 3708791482) ##2 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1687923657) && (READ_DATA_ON_RX <= 1929580518) ##2 (PADDR >= 2693496897) && (PADDR <= 2801589837) ##2 1) |-> (PADDR >= 0) && (PADDR <= 1861039069));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1687923657) && (READ_DATA_ON_RX <= 1929580518) ##2 (PADDR >= 2117771260) && (PADDR <= 2179128323) ##2 1) |-> (PADDR >= 0) && (PADDR <= 1861039069));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1819604440) && (READ_DATA_ON_RX <= 2447213603) ##3 !PSELx && (PRDATA >= 1899150306) && (PRDATA <= 1974121963) ##1 1) |-> (PADDR >= 0) && (PADDR <= 1744451023));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1819604440) && (READ_DATA_ON_RX <= 2447213603) ##3 !PWRITE && (PRDATA >= 1899150306) && (PRDATA <= 1974121963) ##1 1) |-> (PADDR >= 0) && (PADDR <= 1744451023));
assert property(@(posedge PCLK) ((PRDATA >= 1813522904) && (PRDATA <= 2432785954) && (WRITE_DATA_ON_TX >= 2248036875) && (WRITE_DATA_ON_TX <= 2907952218) ##1 (PRDATA >= 1719032780) && (PRDATA <= 1974121963) ##3 1) |-> (PADDR >= 2418570272) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PRDATA >= 1813522904) && (PRDATA <= 2432785954) && (PWDATA >= 2248036875) && (PWDATA <= 2907952218) ##1 (PRDATA >= 1719032780) && (PRDATA <= 1974121963) ##3 1) |-> (PADDR >= 2418570272) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1514519988) && (READ_DATA_ON_RX <= 2741252678) ##1 (PRDATA >= 1899150306) && (PRDATA <= 1974121963) ##1 1) |-> (PADDR >= 0) && (PADDR <= 1744451023));
assert property(@(posedge PCLK) ((PRDATA >= 1514519988) && (PRDATA <= 2741252678) ##1 (PRDATA >= 1899150306) && (PRDATA <= 1974121963) ##1 1) |-> (PADDR >= 0) && (PADDR <= 1744451023));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1819604440) && (READ_DATA_ON_RX <= 2447213603) ##3 (PRDATA >= 1899150306) && (PRDATA <= 1974121963) && TX_EMPTY ##1 1) |-> (PADDR >= 0) && (PADDR <= 1744451023));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1819604440) && (READ_DATA_ON_RX <= 2447213603) ##3 (PRDATA >= 1899150306) && (PRDATA <= 1974121963) && INT_TX ##1 1) |-> (PADDR >= 0) && (PADDR <= 1744451023));
assert property(@(posedge PCLK) ((PRDATA >= 2245373451) && (PRDATA <= 2432785954) ##1 (PRDATA >= 1719032780) && (PRDATA <= 1974121963) ##3 1) |-> (PADDR >= 2418570272) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1819604440) && (READ_DATA_ON_RX <= 2447213603) ##1 !PSLVERR ##2 (PRDATA >= 1899150306) && (PRDATA <= 1974121963) ##1 1) |-> (PADDR >= 0) && (PADDR <= 1744451023));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1819604440) && (READ_DATA_ON_RX <= 2447213603) ##1 !ERROR ##2 (PRDATA >= 1899150306) && (PRDATA <= 1974121963) ##1 1) |-> (PADDR >= 0) && (PADDR <= 1744451023));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2245373451) && (READ_DATA_ON_RX <= 2432785954) ##1 (PRDATA >= 1719032780) && (PRDATA <= 1974121963) ##3 1) |-> (PADDR >= 2418570272) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1687923657) && (READ_DATA_ON_RX <= 1929580518) ##1 (PADDR >= 2077385207) && (PADDR <= 2116754428) ##3 1) |-> (PADDR >= 0) && (PADDR <= 1861039069));
assert property(@(posedge PCLK) ((PRDATA >= 1813522904) && (PRDATA <= 2432785954) && (WRITE_DATA_ON_TX >= 2366969370) && (WRITE_DATA_ON_TX <= 3005426790) ##1 (PRDATA >= 1719032780) && (PRDATA <= 1974121963) ##3 1) |-> (PADDR >= 2418570272) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1819604440) && (READ_DATA_ON_RX <= 2447213603) ##1 (WRITE_DATA_ON_TX >= 2195572229) && (WRITE_DATA_ON_TX <= 4191677171) ##2 (PRDATA >= 1899150306) && (PRDATA <= 1974121963) ##1 1) |-> (PADDR >= 0) && (PADDR <= 1744451023));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1819604440) && (READ_DATA_ON_RX <= 2447213603) ##2 (PWDATA >= 2525290541) && (PWDATA <= 4289536767) ##1 (PRDATA >= 1899150306) && (PRDATA <= 1974121963) ##1 1) |-> (PADDR >= 0) && (PADDR <= 1744451023));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1819604440) && (READ_DATA_ON_RX <= 2447213603) ##1 RX_EMPTY ##2 (PRDATA >= 1899150306) && (PRDATA <= 1974121963) ##1 1) |-> (PADDR >= 0) && (PADDR <= 1744451023));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1819604440) && (READ_DATA_ON_RX <= 2447213603) ##1 (PWDATA >= 2195572229) && (PWDATA <= 4191677171) ##2 (PRDATA >= 1899150306) && (PRDATA <= 1974121963) ##1 1) |-> (PADDR >= 0) && (PADDR <= 1744451023));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1819604440) && (READ_DATA_ON_RX <= 2447213603) ##1 (PRDATA >= 2539830830) && (PRDATA <= 4254302459) ##2 (PRDATA >= 1899150306) && (PRDATA <= 1974121963) ##1 1) |-> (PADDR >= 0) && (PADDR <= 1744451023));
assert property(@(posedge PCLK) ((PRDATA >= 2274002959) && (PRDATA <= 2432785954) ##1 (PRDATA >= 1719032780) && (PRDATA <= 1974121963) ##3 1) |-> (PADDR >= 2418570272) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2274002959) && (READ_DATA_ON_RX <= 2432785954) ##1 (PRDATA >= 1719032780) && (PRDATA <= 1974121963) ##3 1) |-> (PADDR >= 2418570272) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1819604440) && (READ_DATA_ON_RX <= 2447213603) ##1 (READ_DATA_ON_RX >= 2539830830) && (READ_DATA_ON_RX <= 4254302459) ##2 (PRDATA >= 1899150306) && (PRDATA <= 1974121963) ##1 1) |-> (PADDR >= 0) && (PADDR <= 1744451023));
assert property(@(posedge PCLK) ((PRDATA >= 1813522904) && (PRDATA <= 2432785954) && (PWDATA >= 2366969370) && (PWDATA <= 3005426790) ##1 (PRDATA >= 1719032780) && (PRDATA <= 1974121963) ##3 1) |-> (PADDR >= 2418570272) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1819604440) && (READ_DATA_ON_RX <= 2447213603) ##2 (WRITE_DATA_ON_TX >= 2525290541) && (WRITE_DATA_ON_TX <= 4289536767) ##1 (PRDATA >= 1899150306) && (PRDATA <= 1974121963) ##1 1) |-> (PADDR >= 0) && (PADDR <= 1744451023));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1819604440) && (READ_DATA_ON_RX <= 2447213603) ##1 INT_RX ##2 (PRDATA >= 1899150306) && (PRDATA <= 1974121963) ##1 1) |-> (PADDR >= 0) && (PADDR <= 1744451023));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1819604440) && (READ_DATA_ON_RX <= 2447213603) ##1 (READ_DATA_ON_RX >= 2245493771) && (READ_DATA_ON_RX <= 4254302459) ##2 (PRDATA >= 1899150306) && (PRDATA <= 1974121963) ##1 1) |-> (PADDR >= 0) && (PADDR <= 1744451023));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1819604440) && (READ_DATA_ON_RX <= 2447213603) ##1 (PRDATA >= 2245493771) && (PRDATA <= 4254302459) ##2 (PRDATA >= 1899150306) && (PRDATA <= 1974121963) ##1 1) |-> (PADDR >= 0) && (PADDR <= 1744451023));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 2179150851)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2132121086)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2130003453) && (WRITE_DATA_ON_TX <= 2132121086)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2130003453) && (WRITE_DATA_ON_TX <= 2132121086)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 2171160066) && (PWDATA <= 2179150851)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 2179150851)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 2132121086)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 2171160066) && (PWDATA <= 2179150851)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1819604440) && (READ_DATA_ON_RX <= 2447213603) && (WRITE_DATA_ON_TX >= 152456466) && (WRITE_DATA_ON_TX <= 2195572229) ##3 (PRDATA >= 1899150306) && (PRDATA <= 1974121963) ##1 1) |-> (PADDR >= 0) && (PADDR <= 1744451023));
assert property(@(posedge PCLK) ((PRDATA >= 1813522904) && (PRDATA <= 2432785954) && (WRITE_DATA_ON_TX >= 2631320121) && (WRITE_DATA_ON_TX <= 4294534911) ##1 (PRDATA >= 1719032780) && (PRDATA <= 1974121963) ##3 1) |-> (PADDR >= 2418570272) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PRDATA >= 1813522904) && (PRDATA <= 2432785954) && (PWDATA >= 2631320121) && (PWDATA <= 4294534911) ##1 (PRDATA >= 1719032780) && (PRDATA <= 1974121963) ##3 1) |-> (PADDR >= 2418570272) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX == 2407570975) ##3 1) |-> (PADDR >= 2418570272) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX == 1711741900) ##3 1) |-> (PADDR >= 2418570272) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PWDATA == 2407570975) ##3 1) |-> (PADDR >= 2418570272) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PRDATA >= 2325316629) && (PRDATA <= 2447213603) ##3 (PRDATA >= 1899150306) && (PRDATA <= 1974121963) ##1 1) |-> (PADDR >= 0) && (PADDR <= 1744451023));
assert property(@(posedge PCLK) (PRESETn ##4 1) |-> (PADDR >= 2418570272) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) (PRESETn ##3 1) |-> (PADDR >= 2418570272) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2325316629) && (READ_DATA_ON_RX <= 2447213603) ##3 (PRDATA >= 1899150306) && (PRDATA <= 1974121963) ##1 1) |-> (PADDR >= 0) && (PADDR <= 1744451023));
assert property(@(posedge PCLK) ((PWDATA == 1711741900) ##3 1) |-> (PADDR >= 2418570272) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PWDATA == 2010969583) ##3 1) |-> (PADDR >= 2418570272) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PWDATA >= 152456466) && (PWDATA <= 2195572229) && (READ_DATA_ON_RX >= 1819604440) && (READ_DATA_ON_RX <= 2447213603) ##3 (PRDATA >= 1899150306) && (PRDATA <= 1974121963) ##1 1) |-> (PADDR >= 0) && (PADDR <= 1744451023));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX == 2010969583) ##3 1) |-> (PADDR >= 2418570272) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PRDATA >= 1813522904) && (PRDATA <= 2432785954) && (WRITE_DATA_ON_TX >= 2586883636) && (WRITE_DATA_ON_TX <= 4100051176) ##1 (PRDATA >= 1719032780) && (PRDATA <= 1974121963) ##3 1) |-> (PADDR >= 2418570272) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1819604440) && (READ_DATA_ON_RX <= 2447213603) && (WRITE_DATA_ON_TX >= 64935175) && (WRITE_DATA_ON_TX <= 2022304241) ##3 (PRDATA >= 1899150306) && (PRDATA <= 1974121963) ##1 1) |-> (PADDR >= 0) && (PADDR <= 1744451023));
assert property(@(posedge PCLK) ((PRDATA >= 1813522904) && (PRDATA <= 2432785954) && (PWDATA >= 2586883636) && (PWDATA <= 4100051176) ##1 (PRDATA >= 1719032780) && (PRDATA <= 1974121963) ##3 1) |-> (PADDR >= 2418570272) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PWDATA >= 64935175) && (PWDATA <= 2022304241) && (READ_DATA_ON_RX >= 1819604440) && (READ_DATA_ON_RX <= 2447213603) ##3 (PRDATA >= 1899150306) && (PRDATA <= 1974121963) ##1 1) |-> (PADDR >= 0) && (PADDR <= 1744451023));
assert property(@(posedge PCLK) ((PRDATA >= 2257015821) && (PRDATA <= 2447213603) ##3 (PRDATA >= 1899150306) && (PRDATA <= 1974121963) ##1 1) |-> (PADDR >= 0) && (PADDR <= 1744451023));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2257015821) && (READ_DATA_ON_RX <= 2447213603) ##3 (PRDATA >= 1899150306) && (PRDATA <= 1974121963) ##1 1) |-> (PADDR >= 0) && (PADDR <= 1744451023));
assert property(@(posedge PCLK) ((PADDR >= 1829098458) && (PADDR <= 1925424101) ##2 (READ_DATA_ON_RX >= 298621731) && (READ_DATA_ON_RX <= 874788712) ##2 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 1829098458) && (PADDR <= 1925424101) ##2 (PRDATA >= 298621731) && (PRDATA <= 874788712) ##2 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) (!PWRITE && (READ_DATA_ON_RX >= 1819604440) && (READ_DATA_ON_RX <= 2447213603) ##3 (PRDATA >= 1899150306) && (PRDATA <= 1974121963) ##1 1) |-> (PADDR >= 0) && (PADDR <= 1744451023));
assert property(@(posedge PCLK) ((PRDATA >= 1813522904) && (PRDATA <= 2432785954) ##1 (PRDATA >= 1719032780) && (PRDATA <= 1974121963) ##1 !INT_RX ##2 1) |-> (PADDR >= 2418570272) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PRDATA >= 2330484245) && (PRDATA <= 2603911734) ##4 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2330484245) && (READ_DATA_ON_RX <= 2603911734) ##4 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 1813522904) && (PRDATA <= 2432785954) ##1 (PRDATA >= 1719032780) && (PRDATA <= 1974121963) ##3 PSELx) |-> (PADDR >= 2418570272) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PRDATA >= 1813522904) && (PRDATA <= 2432785954) ##1 (PRDATA >= 1719032780) && (PRDATA <= 1974121963) ##1 PWRITE ##2 1) |-> (PADDR >= 2418570272) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PRDATA >= 2330484245) && (PRDATA <= 2603911734) ##4 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2330484245) && (READ_DATA_ON_RX <= 2603911734) ##4 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 1813522904) && (PRDATA <= 2432785954) ##1 (PRDATA >= 1719032780) && (PRDATA <= 1974121963) ##3 !ERROR) |-> (PADDR >= 2418570272) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PRDATA >= 1813522904) && (PRDATA <= 2432785954) ##1 (PRDATA >= 1719032780) && (PRDATA <= 1974121963) ##1 !TX_EMPTY ##2 1) |-> (PADDR >= 2418570272) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PRDATA >= 1813522904) && (PRDATA <= 2432785954) ##1 (PRDATA >= 1719032780) && (PRDATA <= 1974121963) ##1 !INT_TX ##2 1) |-> (PADDR >= 2418570272) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PRDATA >= 1813522904) && (PRDATA <= 2432785954) ##1 (PRDATA >= 1719032780) && (PRDATA <= 1974121963) ##1 !RX_EMPTY ##2 1) |-> (PADDR >= 2418570272) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PRDATA >= 1813522904) && (PRDATA <= 2432785954) ##1 (PRDATA >= 1719032780) && (PRDATA <= 1974121963) ##3 !PSLVERR) |-> (PADDR >= 2418570272) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PWDATA >= 1737951695) && (PWDATA <= 2136841726) ##1 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1737951695) && (WRITE_DATA_ON_TX <= 2136841726) ##1 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1737951695) && (WRITE_DATA_ON_TX <= 2136841726) ##1 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 1737951695) && (PWDATA <= 2136841726) ##1 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 1813522904) && (PRDATA <= 2432785954) ##1 (PRDATA >= 1719032780) && (PRDATA <= 1974121963) ##2 INT_RX ##1 1) |-> (PADDR >= 2418570272) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PRDATA >= 1813522904) && (PRDATA <= 2432785954) ##1 (PRDATA >= 1719032780) && (PRDATA <= 1974121963) ##2 !INT_TX ##1 1) |-> (PADDR >= 2418570272) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PRDATA >= 1813522904) && (PRDATA <= 2432785954) && ERROR ##1 (PRDATA >= 1719032780) && (PRDATA <= 1974121963) ##3 1) |-> (PADDR >= 2418570272) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PRDATA >= 1813522904) && (PRDATA <= 2432785954) && PSLVERR ##1 (PRDATA >= 1719032780) && (PRDATA <= 1974121963) ##3 1) |-> (PADDR >= 2418570272) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1819604440) && (READ_DATA_ON_RX <= 2447213603) ##1 PENABLE ##2 (PRDATA >= 1899150306) && (PRDATA <= 1974121963) ##1 1) |-> (PADDR >= 0) && (PADDR <= 1744451023));
assert property(@(posedge PCLK) ((PRDATA >= 1813522904) && (PRDATA <= 2432785954) ##1 (PRDATA >= 1719032780) && (PRDATA <= 1974121963) ##2 !PENABLE ##1 1) |-> (PADDR >= 2418570272) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PRDATA >= 1813522904) && (PRDATA <= 2432785954) ##1 (PRDATA >= 1719032780) && (PRDATA <= 1974121963) ##2 !PSLVERR ##1 1) |-> (PADDR >= 2418570272) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PRDATA >= 1813522904) && (PRDATA <= 2432785954) ##1 (PRDATA >= 1719032780) && (PRDATA <= 1974121963) ##2 !TX_EMPTY ##1 1) |-> (PADDR >= 2418570272) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PRDATA >= 1813522904) && (PRDATA <= 2432785954) ##1 (PRDATA >= 1719032780) && (PRDATA <= 1974121963) ##2 !ERROR ##1 1) |-> (PADDR >= 2418570272) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PRDATA >= 1813522904) && (PRDATA <= 2432785954) ##1 (PRDATA >= 1719032780) && (PRDATA <= 1974121963) ##2 RX_EMPTY ##1 1) |-> (PADDR >= 2418570272) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PRDATA >= 1813522904) && (PRDATA <= 2432785954) ##1 (PRDATA >= 1719032780) && (PRDATA <= 1974121963) ##2 !PWRITE ##1 1) |-> (PADDR >= 2418570272) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PRDATA >= 1923474917) && (PRDATA <= 1929580518) ##1 (READ_DATA_ON_RX >= 1608829887) && (READ_DATA_ON_RX <= 2171008002) ##3 1) |-> (PADDR >= 0) && (PADDR <= 1861039069));
assert property(@(posedge PCLK) ((PRDATA >= 1923474917) && (PRDATA <= 1929580518) ##2 INT_TX ##2 1) |-> (PADDR >= 0) && (PADDR <= 1861039069));
assert property(@(posedge PCLK) ((PRDATA >= 1923474917) && (PRDATA <= 1929580518) ##4 (WRITE_DATA_ON_TX >= 483929913) && (WRITE_DATA_ON_TX <= 1214418832)) |-> (PADDR >= 0) && (PADDR <= 1861039069));
assert property(@(posedge PCLK) ((PRDATA >= 1923474917) && (PRDATA <= 1929580518) ##1 (PRDATA >= 1608829887) && (PRDATA <= 2171008002) ##3 1) |-> (PADDR >= 0) && (PADDR <= 1861039069));
assert property(@(posedge PCLK) ((PRDATA >= 1923474917) && (PRDATA <= 1929580518) ##3 !TX_EMPTY ##1 1) |-> (PADDR >= 0) && (PADDR <= 1861039069));
assert property(@(posedge PCLK) ((PRDATA >= 1923474917) && (PRDATA <= 1929580518) ##4 (PRDATA >= 2897522265) && (PRDATA <= 3283492999)) |-> (PADDR >= 0) && (PADDR <= 1861039069));
assert property(@(posedge PCLK) ((PRDATA >= 1923474917) && (PRDATA <= 1929580518) ##4 (READ_DATA_ON_RX >= 2897522265) && (READ_DATA_ON_RX <= 3283492999)) |-> (PADDR >= 0) && (PADDR <= 1861039069));
assert property(@(posedge PCLK) ((PRDATA >= 1923474917) && (PRDATA <= 1929580518) ##4 (PWDATA >= 483929913) && (PWDATA <= 1214418832)) |-> (PADDR >= 0) && (PADDR <= 1861039069));
assert property(@(posedge PCLK) ((PRDATA >= 1923474917) && (PRDATA <= 1929580518) ##1 INT_RX ##3 1) |-> (PADDR >= 0) && (PADDR <= 1861039069));
assert property(@(posedge PCLK) ((PRDATA >= 1923474917) && (PRDATA <= 1929580518) ##3 (READ_DATA_ON_RX >= 853354341) && (READ_DATA_ON_RX <= 1489185201) ##1 1) |-> (PADDR >= 0) && (PADDR <= 1861039069));
assert property(@(posedge PCLK) ((PRDATA >= 1923474917) && (PRDATA <= 1929580518) ##3 !INT_TX ##1 1) |-> (PADDR >= 0) && (PADDR <= 1861039069));
assert property(@(posedge PCLK) ((PRDATA >= 1923474917) && (PRDATA <= 1929580518) ##3 (PADDR >= 500103483) && (PADDR <= 1104768899) ##1 1) |-> (PADDR >= 0) && (PADDR <= 1861039069));
assert property(@(posedge PCLK) ((PRDATA >= 1923474917) && (PRDATA <= 1929580518) ##3 (PWDATA >= 287744290) && (PWDATA <= 2799476301) ##1 1) |-> (PADDR >= 0) && (PADDR <= 1861039069));
assert property(@(posedge PCLK) ((PRDATA >= 1923474917) && (PRDATA <= 1929580518) ##3 (WRITE_DATA_ON_TX >= 287744290) && (WRITE_DATA_ON_TX <= 2799476301) ##1 1) |-> (PADDR >= 0) && (PADDR <= 1861039069));
assert property(@(posedge PCLK) ((PRDATA >= 1923474917) && (PRDATA <= 1929580518) ##3 PWRITE ##1 1) |-> (PADDR >= 0) && (PADDR <= 1861039069));
assert property(@(posedge PCLK) ((PRDATA >= 1923474917) && (PRDATA <= 1929580518) ##1 RX_EMPTY ##3 1) |-> (PADDR >= 0) && (PADDR <= 1861039069));
assert property(@(posedge PCLK) ((PRDATA >= 1923474917) && (PRDATA <= 1929580518) ##2 TX_EMPTY ##2 1) |-> (PADDR >= 0) && (PADDR <= 1861039069));
assert property(@(posedge PCLK) ((PRDATA >= 1923474917) && (PRDATA <= 1929580518) ##3 (PRDATA >= 853354341) && (PRDATA <= 1489185201) ##1 1) |-> (PADDR >= 0) && (PADDR <= 1861039069));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX == 3274867334) ##1 1) |-> (PADDR >= 0) && (PADDR <= 1744451023));
assert property(@(posedge PCLK) ((PWDATA == 1860815325) ##1 1) |-> (PADDR >= 0) && (PADDR <= 1744451023));
assert property(@(posedge PCLK) ((PRDATA == 1959617513) ##1 1) |-> (PADDR >= 0) && (PADDR <= 1744451023));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX == 1899150306) ##1 1) |-> (PADDR >= 0) && (PADDR <= 1744451023));
assert property(@(posedge PCLK) (PRESETn) |-> (PADDR >= 0) && (PADDR <= 1744451023));
assert property(@(posedge PCLK) ((PWDATA == 965351795) ##1 1) |-> (PADDR >= 0) && (PADDR <= 1744451023));
assert property(@(posedge PCLK) ((PADDR == 84350218) ##1 1) |-> (PADDR >= 0) && (PADDR <= 1744451023));
assert property(@(posedge PCLK) ((PADDR == 268039967) ##1 1) |-> (PADDR >= 0) && (PADDR <= 1744451023));
assert property(@(posedge PCLK) ((PWDATA == 1243220372) ##1 1) |-> (PADDR >= 0) && (PADDR <= 1744451023));
assert property(@(posedge PCLK) ((PRDATA == 1899150306) ##1 1) |-> (PADDR >= 0) && (PADDR <= 1744451023));
assert property(@(posedge PCLK) ((PADDR == 1168522635) ##1 1) |-> (PADDR >= 0) && (PADDR <= 1744451023));
assert property(@(posedge PCLK) ((PRDATA == 1923474917) ##1 1) |-> (PADDR >= 0) && (PADDR <= 1744451023));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX == 1243220372) ##1 1) |-> (PADDR >= 0) && (PADDR <= 1744451023));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX == 1929580518) ##1 1) |-> (PADDR >= 0) && (PADDR <= 1744451023));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX == 1959617513) ##1 1) |-> (PADDR >= 0) && (PADDR <= 1744451023));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX == 965351795) ##1 1) |-> (PADDR >= 0) && (PADDR <= 1744451023));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX == 1923474917) ##1 1) |-> (PADDR >= 0) && (PADDR <= 1744451023));
assert property(@(posedge PCLK) (PRESETn ##1 1) |-> (PADDR >= 0) && (PADDR <= 1744451023));
assert property(@(posedge PCLK) ((PWDATA == 3274867334) ##1 1) |-> (PADDR >= 0) && (PADDR <= 1744451023));
assert property(@(posedge PCLK) ((PRDATA == 1929580518) ##1 1) |-> (PADDR >= 0) && (PADDR <= 1744451023));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX == 1860815325) ##1 1) |-> (PADDR >= 0) && (PADDR <= 1744451023));
assert property(@(posedge PCLK) ((PADDR == 1569109947) ##1 1) |-> (PADDR >= 0) && (PADDR <= 1744451023));
assert property(@(posedge PCLK) ((PADDR >= 1168522635) && (PADDR <= 1261050774) && (READ_DATA_ON_RX >= 1687923657) && (READ_DATA_ON_RX <= 1929580518) ##4 1) |-> (PADDR >= 0) && (PADDR <= 1861039069));
assert property(@(posedge PCLK) ((PRDATA >= 1923474917) && (PRDATA <= 1929580518) && (PWDATA >= 1860815325) && (PWDATA <= 3274867334) ##4 1) |-> (PADDR >= 0) && (PADDR <= 1861039069));
assert property(@(posedge PCLK) ((PRDATA >= 1923474917) && (PRDATA <= 1929580518) && PENABLE ##4 1) |-> (PADDR >= 0) && (PADDR <= 1861039069));
assert property(@(posedge PCLK) ((PRDATA >= 1923474917) && (PRDATA <= 1929580518) && (WRITE_DATA_ON_TX >= 1860815325) && (WRITE_DATA_ON_TX <= 3274867334) ##4 1) |-> (PADDR >= 0) && (PADDR <= 1861039069));
assert property(@(posedge PCLK) ((PWDATA == 1365959074) ##1 1) |-> (PADDR >= 0) && (PADDR <= 1744451023));
assert property(@(posedge PCLK) ((PRDATA >= 2134552062) && (PRDATA <= 2447213603) ##3 (PRDATA >= 1899150306) && (PRDATA <= 1974121963) ##1 1) |-> (PADDR >= 0) && (PADDR <= 1744451023));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX == 1071405439) ##1 1) |-> (PADDR >= 0) && (PADDR <= 1744451023));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX == 2672548926) ##1 1) |-> (PADDR >= 0) && (PADDR <= 1744451023));
assert property(@(posedge PCLK) ((PWDATA == 2672548926) ##1 1) |-> (PADDR >= 0) && (PADDR <= 1744451023));
assert property(@(posedge PCLK) ((PRDATA == 1947286504) ##1 1) |-> (PADDR >= 0) && (PADDR <= 1744451023));
assert property(@(posedge PCLK) ((PRDATA == 1947388904) ##1 1) |-> (PADDR >= 0) && (PADDR <= 1744451023));
assert property(@(posedge PCLK) ((PWDATA == 1071405439) ##1 1) |-> (PADDR >= 0) && (PADDR <= 1744451023));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX == 1947388904) ##1 1) |-> (PADDR >= 0) && (PADDR <= 1744451023));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2447213603) ##3 (PRDATA >= 1899150306) && (PRDATA <= 1974121963) ##1 1) |-> (PADDR >= 0) && (PADDR <= 1744451023));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX == 1974121963) ##1 1) |-> (PADDR >= 0) && (PADDR <= 1744451023));
assert property(@(posedge PCLK) ((PADDR == 3461423260) ##1 1) |-> (PADDR >= 0) && (PADDR <= 1744451023));
assert property(@(posedge PCLK) ((PRDATA == 1974121963) ##1 1) |-> (PADDR >= 0) && (PADDR <= 1744451023));
assert property(@(posedge PCLK) ((PADDR == 2872418902) ##1 1) |-> (PADDR >= 0) && (PADDR <= 1744451023));
assert property(@(posedge PCLK) ((PADDR == 3150380663) ##1 1) |-> (PADDR >= 0) && (PADDR <= 1744451023));
assert property(@(posedge PCLK) ((PWDATA >= 1832756698) && (PWDATA <= 2437341730) ##3 (PRDATA >= 1899150306) && (PRDATA <= 1974121963) ##1 1) |-> (PADDR >= 0) && (PADDR <= 1744451023));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1832756698) && (WRITE_DATA_ON_TX <= 2437341730) ##3 (PRDATA >= 1899150306) && (PRDATA <= 1974121963) ##1 1) |-> (PADDR >= 0) && (PADDR <= 1744451023));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX == 1947286504) ##1 1) |-> (PADDR >= 0) && (PADDR <= 1744451023));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX == 1365959074) ##1 1) |-> (PADDR >= 0) && (PADDR <= 1744451023));
assert property(@(posedge PCLK) ((PADDR >= 1419414953) && (PADDR <= 2113230843) ##4 (PWDATA >= 2121451004) && (PWDATA <= 2255374348)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((PADDR >= 1391893413) && (PADDR <= 2519284268) && (READ_DATA_ON_RX >= 1819604440) && (READ_DATA_ON_RX <= 2447213603) ##3 (PRDATA >= 1899150306) && (PRDATA <= 1974121963) ##1 1) |-> (PADDR >= 0) && (PADDR <= 1744451023));
assert property(@(posedge PCLK) ((PADDR >= 1858117597) && (PADDR <= 2418686496) ##1 (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (PWDATA >= 2171160066) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1858117597) && (PADDR <= 2418686496) ##1 (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 2513934379) && (PWDATA <= 2538298414) ##1 (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) ##3 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2513934379) && (PWDATA <= 2538298414) ##1 (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) ##3 1) |-> (PRDATA >= 0) && (PRDATA <= 1804894679));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2513934379) && (WRITE_DATA_ON_TX <= 2538298414) ##1 (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) ##3 1) |-> (PRDATA >= 0) && (PRDATA <= 1804894679));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2513934379) && (WRITE_DATA_ON_TX <= 2538298414) ##1 (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) ##3 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2487490600) && (PWDATA <= 2538298414) ##1 (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) ##3 1) |-> (PRDATA >= 0) && (PRDATA <= 1804894679));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2436760098) && (WRITE_DATA_ON_TX <= 2538298414) ##1 (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) ##3 1) |-> (PRDATA >= 0) && (PRDATA <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2436760098) && (PWDATA <= 2538298414) ##1 (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) ##3 1) |-> (PRDATA >= 0) && (PRDATA <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2487490600) && (PWDATA <= 2538298414) ##1 (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) ##3 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2436760098) && (PWDATA <= 2538298414) ##1 (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) ##3 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2487490600) && (WRITE_DATA_ON_TX <= 2538298414) ##1 (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) ##3 1) |-> (PRDATA >= 0) && (PRDATA <= 1804894679));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2436760098) && (WRITE_DATA_ON_TX <= 2538298414) ##1 (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) ##3 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2487490600) && (WRITE_DATA_ON_TX <= 2538298414) ##1 (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) ##3 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679));
assert property(@(posedge PCLK) ((PADDR >= 2226575369) && (PADDR <= 4270363389) && (PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##1 (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) ##3 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##1 (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) ##2 PENABLE ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##1 (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) && INT_TX ##3 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##1 (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) && TX_EMPTY ##3 1) |-> (PRDATA >= 0) && (PRDATA <= 1804894679));
assert property(@(posedge PCLK) ((PADDR >= 2405115422) && (PADDR <= 4270363389) && (PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##1 (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) ##3 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##1 (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) ##2 PENABLE ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679));
assert property(@(posedge PCLK) ((PADDR >= 2226575369) && (PADDR <= 4270363389) && (PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##1 (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) ##3 1) |-> (PRDATA >= 0) && (PRDATA <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##1 (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) && TX_EMPTY ##3 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##1 (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) && INT_TX ##3 1) |-> (PRDATA >= 0) && (PRDATA <= 1804894679));
assert property(@(posedge PCLK) ((PADDR >= 2405115422) && (PADDR <= 4270363389) && (PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##1 (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) ##3 1) |-> (PRDATA >= 0) && (PRDATA <= 1804894679));
assert property(@(posedge PCLK) ((PADDR >= 1856012253) && (PADDR <= 1861039069) ##4 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 1870525406) && (PADDR <= 1884124640) ##4 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) && (WRITE_DATA_ON_TX >= 2341846039) && (WRITE_DATA_ON_TX <= 2654705212) ##4 1) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) && (PWDATA >= 2341846039) && (PWDATA <= 2654705212) ##4 1) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) && (PWDATA >= 2341846039) && (PWDATA <= 2654705212) ##4 1) |-> INT_TX);
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) && (WRITE_DATA_ON_TX >= 2341846039) && (WRITE_DATA_ON_TX <= 2654705212) ##4 1) |-> INT_TX);
assert property(@(posedge PCLK) ((PWDATA >= 1515045812) && (PWDATA <= 2724783172) ##1 (PADDR >= 1875388895) && (PADDR <= 2413729823) ##3 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1540719543) && (WRITE_DATA_ON_TX <= 2743366727) ##1 (PADDR >= 1875388895) && (PADDR <= 2413729823) ##3 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##1 (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) ##3 TX_EMPTY) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##1 (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) ##2 PSLVERR ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##1 (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) ##3 ERROR) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1540719543) && (WRITE_DATA_ON_TX <= 2743366727) ##1 (PADDR >= 1875388895) && (PADDR <= 2413729823) ##3 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2372401690) && (WRITE_DATA_ON_TX <= 2396555805) ##1 (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) ##3 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1515045812) && (WRITE_DATA_ON_TX <= 2724783172) ##1 (PADDR >= 1875388895) && (PADDR <= 2413729823) ##3 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##1 (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) ##3 ERROR) |-> (PRDATA >= 0) && (PRDATA <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 1533076918) && (PWDATA <= 2743366727) ##1 (PADDR >= 1875388895) && (PADDR <= 2413729823) ##3 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##1 (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) ##1 INT_TX ##2 1) |-> (PRDATA >= 0) && (PRDATA <= 1804894679));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727) ##1 (PADDR >= 1875388895) && (PADDR <= 2413729823) ##3 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##1 (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) ##2 ERROR ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##1 (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) ##3 INT_TX) |-> (PRDATA >= 0) && (PRDATA <= 1804894679));
assert property(@(posedge PCLK) (PRESETn ##4 1) |-> (PRDATA >= 0) && (PRDATA <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##1 (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) ##1 !PWRITE ##2 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679));
assert property(@(posedge PCLK) (PRESETn) |-> (PRDATA >= 0) && (PRDATA <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##1 (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) ##3 INT_TX) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 1540719543) && (PWDATA <= 2743366727) ##1 (PADDR >= 1875388895) && (PADDR <= 2413729823) ##3 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2372401690) && (WRITE_DATA_ON_TX <= 2396555805) ##1 (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) ##3 1) |-> (PRDATA >= 0) && (PRDATA <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##1 (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) ##1 TX_EMPTY ##2 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 1540719543) && (PWDATA <= 2743366727) ##1 (PADDR >= 1875388895) && (PADDR <= 2413729823) ##3 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##1 (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) ##1 INT_TX ##2 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2372401690) && (PWDATA <= 2396555805) ##1 (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) ##3 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##1 (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) ##3 TX_EMPTY) |-> (PRDATA >= 0) && (PRDATA <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##1 (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) ##3 PSLVERR) |-> (PRDATA >= 0) && (PRDATA <= 1804894679));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727) ##1 (PADDR >= 1875388895) && (PADDR <= 2413729823) ##3 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##1 (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) ##2 PSLVERR ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##1 (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) ##3 PSLVERR) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679));
assert property(@(posedge PCLK) (PRESETn ##4 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 1533076918) && (PWDATA <= 2743366727) ##1 (PADDR >= 1875388895) && (PADDR <= 2413729823) ##3 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##1 (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) ##1 TX_EMPTY ##2 1) |-> (PRDATA >= 0) && (PRDATA <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##1 (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) ##2 ERROR ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) ##1 (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) ##1 !PWRITE ##2 1) |-> (PRDATA >= 0) && (PRDATA <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 1515045812) && (PWDATA <= 2724783172) ##1 (PADDR >= 1875388895) && (PADDR <= 2413729823) ##3 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) (PRESETn) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1515045812) && (WRITE_DATA_ON_TX <= 2724783172) ##1 (PADDR >= 1875388895) && (PADDR <= 2413729823) ##3 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 2372401690) && (PWDATA <= 2396555805) ##1 (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) ##3 1) |-> (PRDATA >= 0) && (PRDATA <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) && PSELx ##1 (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) ##3 1) |-> (PRDATA >= 0) && (PRDATA <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 2342701591) && (PWDATA <= 2538298414) && PSELx ##1 (WRITE_DATA_ON_TX >= 1813495256) && (WRITE_DATA_ON_TX <= 2130003453) ##3 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679));
assert property(@(posedge PCLK) ((PWDATA >= 1975559659) && (PWDATA <= 2567826482)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1975559659) && (WRITE_DATA_ON_TX <= 2567826482)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1975559659) && (WRITE_DATA_ON_TX <= 2567826482)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PWDATA >= 1975559659) && (PWDATA <= 2567826482)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) (TX_EMPTY ##1 (PADDR >= 1875388895) && (PADDR <= 2413729823) ##3 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2413729823) ##1 (WRITE_DATA_ON_TX >= 2069565430) && (WRITE_DATA_ON_TX <= 2696946753) ##2 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2413729823) ##1 (PWDATA >= 2069565430) && (PWDATA <= 2696946753) ##2 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2413729823) ##1 (PWDATA >= 2069565430) && (PWDATA <= 2696946753) ##2 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) (INT_TX ##1 (PADDR >= 1875388895) && (PADDR <= 2413729823) ##3 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) (INT_TX ##1 (PADDR >= 1875388895) && (PADDR <= 2413729823) ##3 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2413729823) ##1 (PWDATA >= 2148852224) && (PWDATA <= 2597180469) ##2 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1884124640) && (PADDR <= 2397013533) ##1 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2413729823) ##1 (WRITE_DATA_ON_TX >= 2148852224) && (WRITE_DATA_ON_TX <= 2597180469) ##2 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2413729823) ##1 (WRITE_DATA_ON_TX >= 2148852224) && (WRITE_DATA_ON_TX <= 2597180469) ##2 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2413729823) ##1 (WRITE_DATA_ON_TX >= 2069565430) && (WRITE_DATA_ON_TX <= 2696946753) ##2 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1884124640) && (PADDR <= 2397013533) ##1 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2413729823) ##1 (PWDATA >= 2148852224) && (PWDATA <= 2597180469) ##2 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) (TX_EMPTY ##1 (PADDR >= 1875388895) && (PADDR <= 2413729823) ##3 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2413729823) ##1 INT_TX ##2 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2413729823) ##1 (PWDATA >= 2148852224) && (PWDATA <= 4283979518) ##2 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2413729823) ##1 INT_TX ##2 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2413729823) ##1 TX_EMPTY ##2 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1832756698) && (WRITE_DATA_ON_TX <= 1996566510) ##3 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2413729823) ##1 (WRITE_DATA_ON_TX >= 2148852224) && (WRITE_DATA_ON_TX <= 4283979518) ##2 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 1832756698) && (PWDATA <= 1996566510) ##3 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2413729823) ##1 TX_EMPTY ##2 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2413729823) ##1 (WRITE_DATA_ON_TX >= 2148852224) && (WRITE_DATA_ON_TX <= 4283979518) ##2 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1832756698) && (WRITE_DATA_ON_TX <= 1996566510) ##3 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2413729823) ##1 (PWDATA >= 2148852224) && (PWDATA <= 4283979518) ##2 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 1832756698) && (PWDATA <= 1996566510) ##3 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1870525406) && (PADDR <= 2418686496) ##4 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1870525406) && (PADDR <= 2418686496) ##4 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2413729823) ##1 !RX_EMPTY ##2 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2152689152) ##3 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2152689152) ##3 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2413729823) ##1 !RX_EMPTY ##2 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2413729823) ##1 !INT_RX ##2 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2413729823) ##1 !INT_RX ##2 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA == 2122260988)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA == 2950190687)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA == 2179150851)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA == 2100664826)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA == 2902278233)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX == 2171160066)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX == 2171160066)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2413729823) ##1 (PWDATA >= 2491226152) && (PWDATA <= 4283979518) ##2 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA == 2130003453)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA == 2171160066)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX == 3353084559)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2413729823) ##1 !PSELx ##2 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX == 2107716603)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX == 2950190687)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA == 2132121086)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX == 2122260988)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA == 3937253589)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX == 3109080178)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA == 2148852224)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA == 2171160066)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA == 2122260988)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA == 3937253589)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA == 2179150851)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA == 2950190687)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX == 2452220452)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2413729823) ##1 (PWDATA >= 2491226152) && (PWDATA <= 4283979518) ##2 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA == 3109080178)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX == 2902278233)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA == 4254302459)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX == 2950190687)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA == 3521510051)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX == 2148852224)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2413729823) ##1 (WRITE_DATA_ON_TX >= 2491226152) && (WRITE_DATA_ON_TX <= 4283979518) ##2 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2413729823) ##1 !PSELx ##2 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA == 4254302459)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX == 2132121086)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA == 2107716603)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX == 3521510051)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX == 3937253589)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA == 2132121086)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA == 2902278233)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA == 2452220452)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA == 3353084559)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX == 2179150851)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA == 2130003453)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA == 3521510051)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX == 2107716603)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX == 2902278233)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA == 2100664826)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA == 2452220452)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX == 2130003453)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX == 2122260988)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA == 3353084559)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2413729823) ##1 (WRITE_DATA_ON_TX >= 2491226152) && (WRITE_DATA_ON_TX <= 4283979518) ##2 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX == 3937253589)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA == 2148852224)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX == 4254302459)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA == 3109080178)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX == 2452220452)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX == 3109080178)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA == 2107716603)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX == 2179150851)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX == 2148852224)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX == 2100664826)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX == 2132121086)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX == 2130003453)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX == 2100664826)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX == 3521510051)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX == 4254302459)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX == 3353084559)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2413729823) ##3 !PWRITE && (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) (PRESETn ##2 1) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2413729823) ##3 !TX_EMPTY && (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2135382526) ##3 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2413729823) ##3 (PWDATA >= 2100664826) && (PWDATA <= 2179150851) && PENABLE) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2413729823) ##1 (PWDATA >= 2421404192) && (PWDATA <= 4283979518) ##2 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2135382526) ##3 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2413729823) ##2 (PADDR >= 55474438) && (PADDR <= 3855697099) ##1 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2413729823) ##2 (WRITE_DATA_ON_TX >= 1540719543) && (WRITE_DATA_ON_TX <= 2684724800) ##1 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2413729823) ##2 (WRITE_DATA_ON_TX >= 1540719543) && (WRITE_DATA_ON_TX <= 2684724800) ##1 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2413729823) ##3 !RX_EMPTY && (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2413729823) ##2 (PWDATA >= 1540719543) && (PWDATA <= 2684724800) ##1 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) (PRESETn ##2 1) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2413729823) ##1 (WRITE_DATA_ON_TX >= 2421404192) && (WRITE_DATA_ON_TX <= 4283979518) ##2 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2413729823) ##2 (PADDR >= 55474438) && (PADDR <= 3855697099) ##1 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2413729823) ##2 (PWDATA >= 1540719543) && (PWDATA <= 2684724800) ##1 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2413729823) ##1 (WRITE_DATA_ON_TX >= 2421404192) && (WRITE_DATA_ON_TX <= 4283979518) ##2 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2413729823) ##3 !INT_RX && (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) (PRESETn ##1 1) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2413729823) ##3 !RX_EMPTY && (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) (PRESETn ##3 1) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2413729823) ##3 (PWDATA >= 2100664826) && (PWDATA <= 2179150851) && PENABLE) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2413729823) ##3 !PWRITE && (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2413729823) ##1 (PWDATA >= 2421404192) && (PWDATA <= 4283979518) ##2 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2413729823) ##3 !INT_RX && (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2413729823) ##3 !INT_TX && (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) (PRESETn ##3 1) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2413729823) ##3 !INT_TX && (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) (PRESETn ##1 1) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2413729823) ##3 !TX_EMPTY && (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 2148852224) && (PWDATA <= 2543570991) ##1 (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PRDATA >= 1923474917) && (PRDATA <= 1929580518) ##2 !PSLVERR ##2 1) |-> (PADDR >= 0) && (PADDR <= 1861039069));
assert property(@(posedge PCLK) ((PRDATA >= 1923474917) && (PRDATA <= 1929580518) ##2 !ERROR ##2 1) |-> (PADDR >= 0) && (PADDR <= 1861039069));
assert property(@(posedge PCLK) ((PRDATA >= 1923474917) && (PRDATA <= 1929580518) ##2 INT_RX ##2 1) |-> (PADDR >= 0) && (PADDR <= 1861039069));
assert property(@(posedge PCLK) ((PWDATA >= 1737951695) && (PWDATA <= 2136841726) ##3 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 2148852224) && (PWDATA <= 2543570991) ##1 (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (PWDATA >= 2171160066) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PRDATA >= 1923474917) && (PRDATA <= 1929580518) ##2 RX_EMPTY ##2 1) |-> (PADDR >= 0) && (PADDR <= 1861039069));
assert property(@(posedge PCLK) ((PADDR >= 2309194771) && (PADDR <= 2972849762) ##3 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2148852224) && (WRITE_DATA_ON_TX <= 2543570991) ##1 (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1737951695) && (WRITE_DATA_ON_TX <= 2136841726) ##3 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2148852224) && (WRITE_DATA_ON_TX <= 2543570991) ##1 (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (PWDATA >= 2171160066) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 2309194771) && (PADDR <= 2972849762) ##3 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 1737951695) && (PWDATA <= 2136841726) ##3 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1737951695) && (WRITE_DATA_ON_TX <= 2136841726) ##3 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 2378019867) && (PRDATA <= 2392682013)) |-> INT_RX);
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2378019867) && (READ_DATA_ON_RX <= 2392682013)) |-> INT_RX);
assert property(@(posedge PCLK) ((PRDATA >= 2378019867) && (PRDATA <= 2392682013)) |-> RX_EMPTY);
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2378019867) && (READ_DATA_ON_RX <= 2392682013)) |-> RX_EMPTY);
assert property(@(posedge PCLK) ((PRDATA >= 1923474917) && (PRDATA <= 1929580518) ##3 !ERROR ##1 1) |-> (PADDR >= 0) && (PADDR <= 1861039069));
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2413729823) ##2 !PWRITE ##1 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 1923474917) && (PRDATA <= 1929580518) ##1 ERROR ##3 1) |-> (PADDR >= 0) && (PADDR <= 1861039069));
assert property(@(posedge PCLK) ((PRDATA >= 1923474917) && (PRDATA <= 1929580518) ##3 PSELx ##1 1) |-> (PADDR >= 0) && (PADDR <= 1861039069));
assert property(@(posedge PCLK) ((PRDATA >= 1923474917) && (PRDATA <= 1929580518) ##3 !PSLVERR ##1 1) |-> (PADDR >= 0) && (PADDR <= 1861039069));
assert property(@(posedge PCLK) ((PRDATA >= 1923474917) && (PRDATA <= 1929580518) ##2 PSELx ##2 1) |-> (PADDR >= 0) && (PADDR <= 1861039069));
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2413729823) && (WRITE_DATA_ON_TX >= 72592648) && (WRITE_DATA_ON_TX <= 2171160066) ##3 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) (!INT_RX ##1 (PADDR >= 1875388895) && (PADDR <= 2413729823) ##3 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 1923474917) && (PRDATA <= 1929580518) ##2 PENABLE ##2 1) |-> (PADDR >= 0) && (PADDR <= 1861039069));
assert property(@(posedge PCLK) ((PRDATA >= 1923474917) && (PRDATA <= 1929580518) ##1 !TX_EMPTY ##3 1) |-> (PADDR >= 0) && (PADDR <= 1861039069));
assert property(@(posedge PCLK) (!RX_EMPTY ##1 (PADDR >= 1875388895) && (PADDR <= 2413729823) ##3 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 1923474917) && (PRDATA <= 1929580518) ##4 !PENABLE) |-> (PADDR >= 0) && (PADDR <= 1861039069));
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2413729823) && (PWDATA >= 72592648) && (PWDATA <= 2171160066) ##3 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 1923474917) && (PRDATA <= 1929580518) ##1 !INT_TX ##3 1) |-> (PADDR >= 0) && (PADDR <= 1861039069));
assert property(@(posedge PCLK) ((PRDATA >= 1923474917) && (PRDATA <= 1929580518) ##4 PSLVERR) |-> (PADDR >= 0) && (PADDR <= 1861039069));
assert property(@(posedge PCLK) ((PRDATA >= 1923474917) && (PRDATA <= 1929580518) ##4 INT_RX) |-> (PADDR >= 0) && (PADDR <= 1861039069));
assert property(@(posedge PCLK) ((PRDATA >= 1923474917) && (PRDATA <= 1929580518) ##4 ERROR) |-> (PADDR >= 0) && (PADDR <= 1861039069));
assert property(@(posedge PCLK) ((PRDATA >= 1923474917) && (PRDATA <= 1929580518) ##1 PSLVERR ##3 1) |-> (PADDR >= 0) && (PADDR <= 1861039069));
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2413729823) && (PWDATA >= 72592648) && (PWDATA <= 2171160066) ##3 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 1923474917) && (PRDATA <= 1929580518) ##3 !PENABLE ##1 1) |-> (PADDR >= 0) && (PADDR <= 1861039069));
assert property(@(posedge PCLK) (!RX_EMPTY ##1 (PADDR >= 1875388895) && (PADDR <= 2413729823) ##3 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) (!INT_RX ##1 (PADDR >= 1875388895) && (PADDR <= 2413729823) ##3 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2413729823) ##2 !PWRITE ##1 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 1923474917) && (PRDATA <= 1929580518) ##4 !TX_EMPTY) |-> (PADDR >= 0) && (PADDR <= 1861039069));
assert property(@(posedge PCLK) ((PRDATA >= 1923474917) && (PRDATA <= 1929580518) ##4 !INT_TX) |-> (PADDR >= 0) && (PADDR <= 1861039069));
assert property(@(posedge PCLK) ((PRDATA >= 1923474917) && (PRDATA <= 1929580518) ##4 PWRITE) |-> (PADDR >= 0) && (PADDR <= 1861039069));
assert property(@(posedge PCLK) ((PRDATA >= 1923474917) && (PRDATA <= 1929580518) ##4 RX_EMPTY) |-> (PADDR >= 0) && (PADDR <= 1861039069));
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2413729823) && (WRITE_DATA_ON_TX >= 72592648) && (WRITE_DATA_ON_TX <= 2171160066) ##3 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 1923474917) && (PRDATA <= 1929580518) ##1 PSELx ##3 1) |-> (PADDR >= 0) && (PADDR <= 1861039069));
assert property(@(posedge PCLK) ((PRDATA >= 1923474917) && (PRDATA <= 1929580518) ##4 PSELx) |-> (PADDR >= 0) && (PADDR <= 1861039069));
assert property(@(posedge PCLK) ((PADDR >= 1829098458) && (PADDR <= 1925424101) ##2 (PADDR >= 9831169) && (PADDR <= 216719641) ##2 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 1829098458) && (PADDR <= 1925424101) ##2 (PWDATA >= 203656472) && (PWDATA <= 1243220372) ##2 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 1829098458) && (PADDR <= 1925424101) ##2 (WRITE_DATA_ON_TX >= 203656472) && (WRITE_DATA_ON_TX <= 1243220372) ##2 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX == 1929580518) ##4 1) |-> (PADDR >= 0) && (PADDR <= 1861039069));
assert property(@(posedge PCLK) ((PRDATA == 1923474917) ##4 1) |-> (PADDR >= 0) && (PADDR <= 1861039069));
assert property(@(posedge PCLK) (PRESETn) |-> (PADDR >= 0) && (PADDR <= 1861039069));
assert property(@(posedge PCLK) (!ERROR && (PRDATA >= 1923474917) && (PRDATA <= 1929580518) ##4 1) |-> (PADDR >= 0) && (PADDR <= 1861039069));
assert property(@(posedge PCLK) ((PRDATA == 1929580518) ##4 1) |-> (PADDR >= 0) && (PADDR <= 1861039069));
assert property(@(posedge PCLK) ((PRDATA >= 1923474917) && (PRDATA <= 1929580518) && INT_TX ##4 1) |-> (PADDR >= 0) && (PADDR <= 1861039069));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX == 1860815325) ##4 1) |-> (PADDR >= 0) && (PADDR <= 1861039069));
assert property(@(posedge PCLK) ((PADDR == 1569109947) ##4 1) |-> (PADDR >= 0) && (PADDR <= 1861039069));
assert property(@(posedge PCLK) (PRESETn ##1 1) |-> (PADDR >= 0) && (PADDR <= 1861039069));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX == 3274867334) ##4 1) |-> (PADDR >= 0) && (PADDR <= 1861039069));
assert property(@(posedge PCLK) (!PWRITE && (PRDATA >= 1923474917) && (PRDATA <= 1929580518) ##4 1) |-> (PADDR >= 0) && (PADDR <= 1861039069));
assert property(@(posedge PCLK) ((PADDR == 1168522635) ##4 1) |-> (PADDR >= 0) && (PADDR <= 1861039069));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX == 1923474917) ##4 1) |-> (PADDR >= 0) && (PADDR <= 1861039069));
assert property(@(posedge PCLK) ((PRDATA >= 1923474917) && (PRDATA <= 1929580518) && TX_EMPTY ##4 1) |-> (PADDR >= 0) && (PADDR <= 1861039069));
assert property(@(posedge PCLK) ((PWDATA == 3274867334) ##4 1) |-> (PADDR >= 0) && (PADDR <= 1861039069));
assert property(@(posedge PCLK) (!PSLVERR && (PRDATA >= 1923474917) && (PRDATA <= 1929580518) ##4 1) |-> (PADDR >= 0) && (PADDR <= 1861039069));
assert property(@(posedge PCLK) (!PSELx && (PRDATA >= 1923474917) && (PRDATA <= 1929580518) ##4 1) |-> (PADDR >= 0) && (PADDR <= 1861039069));
assert property(@(posedge PCLK) ((PWDATA == 1860815325) ##4 1) |-> (PADDR >= 0) && (PADDR <= 1861039069));
assert property(@(posedge PCLK) ((PADDR == 268039967) ##4 1) |-> (PADDR >= 0) && (PADDR <= 1861039069));
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2413729823) ##2 PENABLE ##1 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX == 1764417490) ##4 1) |-> (PADDR >= 0) && (PADDR <= 1861039069));
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2413729823) ##1 (PADDR >= 553219393) && (PADDR <= 4281299198) ##2 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 1962472937) ##3 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA == 1764417490) ##4 1) |-> (PADDR >= 0) && (PADDR <= 1861039069));
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2057572341) ##3 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2413729823) ##2 PENABLE ##1 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2413729823) ##1 (PADDR >= 553219393) && (PADDR <= 4281299198) ##2 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 1962472937) ##3 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2019717616) ##3 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2019717616) ##3 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2057572341) ##3 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2413729823) && RX_EMPTY ##3 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) (!PENABLE ##1 (PADDR >= 1875388895) && (PADDR <= 2413729823) ##3 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2043039219) ##3 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2413729823) && INT_RX ##3 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 2148852224) && (PWDATA <= 2543570991) ##1 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 1924134885) && (PWDATA <= 2148852224) ##3 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 1924134885) && (PWDATA <= 2148852224) ##3 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2413729823) && INT_RX ##3 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 2148852224) && (PWDATA <= 2543570991) ##1 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2413729823) && RX_EMPTY ##3 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1924134885) && (WRITE_DATA_ON_TX <= 2148852224) ##3 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) (!PENABLE ##1 (PADDR >= 1875388895) && (PADDR <= 2413729823) ##3 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2148852224) && (WRITE_DATA_ON_TX <= 2543570991) ##1 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1924134885) && (WRITE_DATA_ON_TX <= 2148852224) ##3 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2148852224) && (WRITE_DATA_ON_TX <= 2543570991) ##1 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2043039219) ##3 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 2544280623) && (PADDR <= 2556093488) ##4 1) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((PADDR >= 2544280623) && (PADDR <= 2556093488) ##4 1) |-> INT_TX);
assert property(@(posedge PCLK) ((PWDATA >= 1975559659) && (PWDATA <= 2293229073) ##3 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1975559659) && (WRITE_DATA_ON_TX <= 2293229073) ##3 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1975559659) && (WRITE_DATA_ON_TX <= 2293229073) ##3 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 1975559659) && (PWDATA <= 2293229073) ##3 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##2 (WRITE_DATA_ON_TX >= 3292757640) && (WRITE_DATA_ON_TX <= 3681705142) ##2 1) |-> PSLVERR);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##2 (PWDATA >= 3292757640) && (PWDATA <= 3681705142) ##2 1) |-> ERROR);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##2 (PWDATA >= 3292757640) && (PWDATA <= 3681705142) ##2 1) |-> PSLVERR);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##2 (WRITE_DATA_ON_TX >= 3292757640) && (WRITE_DATA_ON_TX <= 3681705142) ##2 1) |-> ERROR);
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 1987839980) ##3 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 1987839980) ##3 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 2146318335) && (PADDR <= 2898595417) ##4 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 2146318335) && (PADDR <= 2898595417) ##4 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1829098458) && (PADDR <= 1925424101) && (PRDATA >= 1994288109) && (PRDATA <= 2229079561) ##4 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 1829098458) && (PADDR <= 1925424101) && (PRDATA >= 2229079561) && (PRDATA <= 2640772666) ##4 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 1856012253) && (PADDR <= 1858166749) ##4 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 1829098458) && (PADDR <= 1925424101) && (PRDATA >= 3520751267) && (PRDATA <= 3746436286) ##4 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 1829098458) && (PADDR <= 1925424101) && (READ_DATA_ON_RX >= 263507743) && (READ_DATA_ON_RX <= 378593069) ##4 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 1829098458) && (PADDR <= 1925424101) && (READ_DATA_ON_RX >= 1994288109) && (READ_DATA_ON_RX <= 2229079561) ##4 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 1829098458) && (PADDR <= 1925424101) && (READ_DATA_ON_RX >= 2229079561) && (READ_DATA_ON_RX <= 2640772666) ##4 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 1829098458) && (PADDR <= 1925424101) && (READ_DATA_ON_RX >= 3520751267) && (READ_DATA_ON_RX <= 3746436286) ##4 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 1829098458) && (PADDR <= 1925424101) && (PRDATA >= 263507743) && (PRDATA <= 378593069) ##4 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 1829098458) && (PADDR <= 1925424101) ##3 (PADDR >= 253729054) && (PADDR <= 422917938) ##1 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PRDATA >= 1947388904) && (PRDATA <= 2575674419) ##4 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1947388904) && (READ_DATA_ON_RX <= 2575674419) ##4 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1947388904) && (READ_DATA_ON_RX <= 2575674419) ##4 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 1947388904) && (PRDATA <= 2575674419) ##4 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1829098458) && (PADDR <= 1925424101) ##2 (PADDR >= 1976061931) && (PADDR <= 2921582172) ##2 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 3349954703) ##4 (PWDATA >= 2121451004) && (PWDATA <= 2255374348)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((PRDATA >= 2447213603) && (PRDATA <= 3349954703) ##4 (PWDATA >= 2121451004) && (PWDATA <= 2255374348)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) (!PSELx ##1 (PADDR >= 1875388895) && (PADDR <= 2413729823) ##3 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) (!PSELx ##1 (PADDR >= 1875388895) && (PADDR <= 2413729823) ##3 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1829098458) && (PADDR <= 1925424101) ##2 (PADDR >= 789475678) && (PADDR <= 1223408529) ##2 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 1856012253) && (PADDR <= 2418686496) ##3 (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1856012253) && (PADDR <= 2418686496) ##3 (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (PWDATA >= 2171160066) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 2585538612) && (PADDR <= 2591776308) ##4 1) |-> INT_TX);
assert property(@(posedge PCLK) ((PADDR >= 2585538612) && (PADDR <= 2591776308) ##4 1) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2085628920) && (WRITE_DATA_ON_TX <= 2090547193) ##4 1) |-> PSLVERR);
assert property(@(posedge PCLK) ((PWDATA >= 2085628920) && (PWDATA <= 2090547193) ##4 1) |-> ERROR);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##3 (PADDR >= 2194627589) && (PADDR <= 2405036062) ##1 1) |-> ERROR);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2085628920) && (WRITE_DATA_ON_TX <= 2090547193) ##4 1) |-> ERROR);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##3 (PADDR >= 2194627589) && (PADDR <= 2405036062) ##1 1) |-> PSLVERR);
assert property(@(posedge PCLK) ((PWDATA >= 2085628920) && (PWDATA <= 2090547193) ##4 1) |-> PSLVERR);
assert property(@(posedge PCLK) ((PADDR >= 2585538612) && (PADDR <= 2591643700)) |-> (WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 2585538612) && (PADDR <= 2591643700)) |-> (PWDATA >= 2171160066) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##2 (WRITE_DATA_ON_TX >= 1805574615) && (WRITE_DATA_ON_TX <= 2085628920) ##2 1) |-> ERROR);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##2 (WRITE_DATA_ON_TX >= 1805574615) && (WRITE_DATA_ON_TX <= 2085628920) ##2 1) |-> PSLVERR);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##2 (PWDATA >= 1805574615) && (PWDATA <= 2085628920) ##2 1) |-> ERROR);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##2 (PWDATA >= 1805574615) && (PWDATA <= 2085628920) ##2 1) |-> PSLVERR);
assert property(@(posedge PCLK) ((PADDR >= 2113230843) && (PADDR <= 2872418902) ##1 (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (PWDATA >= 2171160066) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 2113230843) && (PADDR <= 2872418902) ##1 (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1829098458) && (PADDR <= 1925424101) && (PWDATA >= 2349508632) && (PWDATA <= 2597180469) ##1 !PSELx ##3 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 1829098458) && (PADDR <= 1925424101) && (PWDATA >= 1161386378) && (PWDATA <= 1299507098) ##4 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 1829098458) && (PADDR <= 1925424101) && (PWDATA >= 2349508632) && (PWDATA <= 2597180469) ##4 !TX_EMPTY) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 1829098458) && (PADDR <= 1925424101) && (PWDATA >= 2349508632) && (PWDATA <= 2597180469) ##1 (PWDATA >= 680896849) && (PWDATA <= 1604875199) ##3 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 1829098458) && (PADDR <= 1925424101) && (PWDATA >= 1643193283) && (PWDATA <= 1711741900) ##4 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) (!INT_TX && (PADDR >= 1829098458) && (PADDR <= 1925424101) && (PWDATA >= 2349508632) && (PWDATA <= 2597180469) ##4 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 1829098458) && (PADDR <= 1925424101) && (PWDATA >= 2897594969) && (PWDATA <= 2980143715) ##4 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 1829098458) && (PADDR <= 1925424101) && (PWDATA >= 2349508632) && (PWDATA <= 2597180469) ##1 (WRITE_DATA_ON_TX >= 680896849) && (WRITE_DATA_ON_TX <= 1604875199) ##3 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 1829098458) && (PADDR <= 1925424101) && (READ_DATA_ON_RX >= 1196270990) && (READ_DATA_ON_RX <= 1356401057) ##4 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 1829098458) && (PADDR <= 1925424101) && (PWDATA >= 2349508632) && (PWDATA <= 2597180469) ##2 (PWDATA >= 1992626669) && (PWDATA <= 2513934379) ##2 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 1879741408) ##4 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 1829098458) && (PADDR <= 1925424101) && (PWDATA >= 2349508632) && (PWDATA <= 2597180469) ##2 (WRITE_DATA_ON_TX >= 1992626669) && (WRITE_DATA_ON_TX <= 2513934379) ##2 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 1829098458) && (PADDR <= 1925424101) && (PWDATA >= 2349508632) && (PWDATA <= 2597180469) ##1 ERROR ##3 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 1829098458) && (PADDR <= 1925424101) && (PWDATA >= 2349508632) && (PWDATA <= 2597180469) ##4 !PENABLE) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 1829098458) && (PADDR <= 1925424101) && (PWDATA >= 2349508632) && (PWDATA <= 2597180469) ##1 PSLVERR ##3 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 1829098458) && (PADDR <= 1925424101) && (PWDATA >= 2349508632) && (PWDATA <= 2597180469) ##4 (PWDATA >= 4099268328) && (PWDATA <= 4235356920)) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 1858117597) && (PADDR <= 1858166749) ##4 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 1829098458) && (PADDR <= 1925424101) && (PWDATA >= 2349508632) && (PWDATA <= 2597180469) ##1 !RX_EMPTY ##3 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 1829098458) && (PADDR <= 1925424101) && (PRDATA >= 1196270990) && (PRDATA <= 1356401057) ##4 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 1879741408) && (PADDR <= 1884124640) ##4 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) (!PENABLE && (PADDR >= 1829098458) && (PADDR <= 1925424101) && (PWDATA >= 2349508632) && (PWDATA <= 2597180469) ##4 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 1829098458) && (PADDR <= 1925424101) && (WRITE_DATA_ON_TX >= 1643193283) && (WRITE_DATA_ON_TX <= 1711741900) ##4 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 1829098458) && (PADDR <= 1925424101) && (PWDATA >= 2349508632) && (PWDATA <= 2597180469) ##4 (WRITE_DATA_ON_TX >= 4099268328) && (WRITE_DATA_ON_TX <= 4235356920)) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 1829098458) && (PADDR <= 1925424101) && (WRITE_DATA_ON_TX >= 1161386378) && (WRITE_DATA_ON_TX <= 1299507098) ##4 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 1894215649) && (PADDR <= 1894744033) ##4 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 1829098458) && (PADDR <= 1925424101) && (WRITE_DATA_ON_TX >= 2897594969) && (WRITE_DATA_ON_TX <= 2980143715) ##4 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) (!TX_EMPTY && (PADDR >= 1829098458) && (PADDR <= 1925424101) && (PWDATA >= 2349508632) && (PWDATA <= 2597180469) ##4 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 1829098458) && (PADDR <= 1830347226) ##4 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 1829098458) && (PADDR <= 1925424101) && (WRITE_DATA_ON_TX >= 2041813491) && (WRITE_DATA_ON_TX <= 2085628920) ##4 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 1829098458) && (PADDR <= 1925424101) && (PWDATA >= 2041813491) && (PWDATA <= 2085628920) ##4 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 1870525406) && (PADDR <= 1875388895) ##4 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 1829098458) && (PADDR <= 1925424101) && (PWDATA >= 2349508632) && (PWDATA <= 2597180469) ##4 !INT_TX) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 1829098458) && (PADDR <= 1925424101) && (PWDATA >= 2349508632) && (PWDATA <= 2597180469) ##1 !INT_RX ##3 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) ##4 (PRDATA >= 1748199376) && (PRDATA <= 2194609157)) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) ##4 (READ_DATA_ON_RX >= 1748199376) && (READ_DATA_ON_RX <= 2194609157)) |-> INT_TX);
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) ##4 (READ_DATA_ON_RX >= 1748199376) && (READ_DATA_ON_RX <= 2194609157)) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) ##4 (PRDATA >= 1748199376) && (PRDATA <= 2194609157)) |-> INT_TX);
assert property(@(posedge PCLK) ((PADDR >= 1829098458) && (PADDR <= 1925424101) ##1 (PWDATA >= 2591105588) && (PWDATA <= 2656558652) ##3 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 1829098458) && (PADDR <= 1925424101) ##1 (WRITE_DATA_ON_TX >= 2591105588) && (WRITE_DATA_ON_TX <= 2656558652) ##3 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##1 (PADDR >= 3173997178) && (PADDR <= 3395912340) ##3 1) |-> ERROR);
assert property(@(posedge PCLK) ((PADDR >= 1829098458) && (PADDR <= 1925424101) ##3 (PADDR >= 416729905) && (PADDR <= 800934751) ##1 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##1 (PADDR >= 3173997178) && (PADDR <= 3395912340) ##3 1) |-> PSLVERR);
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2413729823) && (PRDATA >= 378593069) && (PRDATA <= 1731453390) ##3 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2413729823) && (READ_DATA_ON_RX >= 378593069) && (READ_DATA_ON_RX <= 1731453390) ##3 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2413729823) && (PRDATA >= 378593069) && (PRDATA <= 1731453390) ##3 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2413729823) && (READ_DATA_ON_RX >= 378593069) && (READ_DATA_ON_RX <= 1731453390) ##3 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1829098458) && (PADDR <= 1925424101) && (PWDATA >= 2349508632) && (PWDATA <= 2597180469) ##3 !PENABLE ##1 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PWDATA >= 2750315591) && (PWDATA <= 3117748339) && (READ_DATA_ON_RX >= 2385549852) && (READ_DATA_ON_RX <= 2485496360)) |-> PSELx);
assert property(@(posedge PCLK) ((PRDATA >= 2478465063) && (PRDATA <= 2485496360)) |-> PSELx);
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2385549852) && (READ_DATA_ON_RX <= 2485496360) && (WRITE_DATA_ON_TX >= 2750315591) && (WRITE_DATA_ON_TX <= 3117748339)) |-> PSELx);
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2478465063) && (READ_DATA_ON_RX <= 2485496360)) |-> PSELx);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##2 (PADDR >= 2344480279) && (PADDR <= 2497632297) ##2 1) |-> PSLVERR);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##2 (PADDR >= 2344480279) && (PADDR <= 2497632297) ##2 1) |-> ERROR);
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2413729823) && (READ_DATA_ON_RX >= 50067717) && (READ_DATA_ON_RX <= 1560606650) ##3 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2413729823) && (PRDATA >= 50067717) && (PRDATA <= 1560606650) ##3 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2413729823) && (PRDATA >= 50067717) && (PRDATA <= 1560606650) ##3 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) (!RX_EMPTY ##2 (PRDATA >= 1705540043) && (PRDATA <= 1955825129) ##2 (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (PWDATA >= 2171160066) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) (!INT_RX ##2 (PRDATA >= 1705540043) && (PRDATA <= 1955825129) ##2 (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (PWDATA >= 2171160066) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) (!RX_EMPTY ##2 (PRDATA >= 1705540043) && (PRDATA <= 1955825129) ##2 (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) (!INT_RX ##2 (PRDATA >= 1705540043) && (PRDATA <= 1955825129) ##2 (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2413729823) && (READ_DATA_ON_RX >= 50067717) && (READ_DATA_ON_RX <= 1560606650) ##3 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##4 (PRDATA >= 2520332332) && (PRDATA <= 2866443349)) |-> ERROR);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##4 (READ_DATA_ON_RX >= 2520332332) && (READ_DATA_ON_RX <= 2866443349)) |-> PSLVERR);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##4 (PRDATA >= 2520332332) && (PRDATA <= 2866443349)) |-> PSLVERR);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##4 (READ_DATA_ON_RX >= 2520332332) && (READ_DATA_ON_RX <= 2866443349)) |-> ERROR);
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) ##2 (PADDR >= 2626010681) && (PADDR <= 2929460829) ##2 1) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) ##2 (PADDR >= 2626010681) && (PADDR <= 2929460829) ##2 1) |-> INT_TX);
assert property(@(posedge PCLK) ((PADDR >= 0) && (PADDR <= 3926906580) ##1 (PADDR >= 1875388895) && (PADDR <= 2413729823) ##3 (PWDATA >= 2121451004) && (PWDATA <= 2255374348)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((PADDR >= 1829098458) && (PADDR <= 1925424101) ##2 (PRDATA >= 874788712) && (PRDATA <= 1224207249) ##2 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 1829098458) && (PADDR <= 1925424101) ##2 (READ_DATA_ON_RX >= 874788712) && (READ_DATA_ON_RX <= 1224207249) ##2 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) && (PWDATA >= 381102893) && (PWDATA <= 1894725601) ##1 (READ_DATA_ON_RX >= 2070481398) && (READ_DATA_ON_RX <= 2306808850) ##3 1) |-> INT_TX);
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) && (PWDATA >= 381102893) && (PWDATA <= 1894725601) ##1 (READ_DATA_ON_RX >= 2070481398) && (READ_DATA_ON_RX <= 2306808850) ##3 1) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) && (WRITE_DATA_ON_TX >= 381102893) && (WRITE_DATA_ON_TX <= 1894725601) ##1 (READ_DATA_ON_RX >= 2070481398) && (READ_DATA_ON_RX <= 2306808850) ##3 1) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) && (WRITE_DATA_ON_TX >= 381102893) && (WRITE_DATA_ON_TX <= 1894725601) ##1 (READ_DATA_ON_RX >= 2070481398) && (READ_DATA_ON_RX <= 2306808850) ##3 1) |-> INT_TX);
assert property(@(posedge PCLK) ((PWDATA >= 2121451004) && (PWDATA <= 2255374348) && (READ_DATA_ON_RX >= 2070481398) && (READ_DATA_ON_RX <= 2520440876)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((PRDATA >= 2070481398) && (PRDATA <= 2520440876) && (PWDATA >= 2121451004) && (PWDATA <= 2255374348)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) ##2 (WRITE_DATA_ON_TX >= 3895170768) && (WRITE_DATA_ON_TX <= 4191677171) ##2 1) |-> INT_TX);
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) ##2 (PRDATA >= 866677095) && (PRDATA <= 1123099525) ##2 1) |-> INT_TX);
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) ##2 (READ_DATA_ON_RX >= 866677095) && (READ_DATA_ON_RX <= 1123099525) ##2 1) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) ##2 (PWDATA >= 3895170768) && (PWDATA <= 4191677171) ##2 1) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) ##2 (PWDATA >= 3895170768) && (PWDATA <= 4191677171) ##2 1) |-> INT_TX);
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) ##2 (WRITE_DATA_ON_TX >= 3895170768) && (WRITE_DATA_ON_TX <= 4191677171) ##2 1) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) ##2 (READ_DATA_ON_RX >= 866677095) && (READ_DATA_ON_RX <= 1123099525) ##2 1) |-> INT_TX);
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) ##2 (PRDATA >= 866677095) && (PRDATA <= 1123099525) ##2 1) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((PADDR >= 1829098458) && (PADDR <= 1925424101) ##2 (PADDR >= 1976061931) && (PADDR <= 2209615367) ##2 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2413729823) ##1 (READ_DATA_ON_RX >= 34707204) && (READ_DATA_ON_RX <= 2157934081) ##2 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2413729823) ##1 (READ_DATA_ON_RX >= 34707204) && (READ_DATA_ON_RX <= 2157934081) ##2 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2413729823) ##1 (PRDATA >= 34707204) && (PRDATA <= 2157934081) ##2 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2413729823) ##1 (PRDATA >= 34707204) && (PRDATA <= 2157934081) ##2 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) && (WRITE_DATA_ON_TX >= 61268743) && (WRITE_DATA_ON_TX <= 2136841726) ##1 (READ_DATA_ON_RX >= 2070481398) && (READ_DATA_ON_RX <= 2306808850) ##3 1) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) && (PWDATA >= 61268743) && (PWDATA <= 2136841726) ##1 (READ_DATA_ON_RX >= 2070481398) && (READ_DATA_ON_RX <= 2306808850) ##3 1) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) && (WRITE_DATA_ON_TX >= 61268743) && (WRITE_DATA_ON_TX <= 2136841726) ##1 (READ_DATA_ON_RX >= 2070481398) && (READ_DATA_ON_RX <= 2306808850) ##3 1) |-> INT_TX);
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) && (PWDATA >= 61268743) && (PWDATA <= 2136841726) ##1 (READ_DATA_ON_RX >= 2070481398) && (READ_DATA_ON_RX <= 2306808850) ##3 1) |-> INT_TX);
assert property(@(posedge PCLK) ((PRDATA >= 2134552062) && (PRDATA <= 2833764945) ##4 (PWDATA >= 2121451004) && (PWDATA <= 2255374348)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2833764945) ##4 (PWDATA >= 2121451004) && (PWDATA <= 2255374348)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((PADDR >= 1829098458) && (PADDR <= 1925424101) ##2 (PRDATA >= 386856238) && (PRDATA <= 396827951) ##2 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 1829098458) && (PADDR <= 1925424101) ##2 (READ_DATA_ON_RX >= 386856238) && (READ_DATA_ON_RX <= 396827951) ##2 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2413729823) && (PRDATA >= 50067717) && (PRDATA <= 2044006899) ##3 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2413729823) && (READ_DATA_ON_RX >= 50067717) && (READ_DATA_ON_RX <= 2044006899) ##3 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2413729823) && (PRDATA >= 50067717) && (PRDATA <= 2044006899) ##3 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2413729823) && (READ_DATA_ON_RX >= 50067717) && (READ_DATA_ON_RX <= 2044006899) ##3 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1918161892) && (PADDR <= 2493026857)) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((PWDATA >= 2171160066) && (PWDATA <= 2543570991) ##1 (READ_DATA_ON_RX >= 1851633116) && (READ_DATA_ON_RX <= 2021404144)) |-> PENABLE);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 2543570991) ##1 (READ_DATA_ON_RX >= 1851633116) && (READ_DATA_ON_RX <= 2021404144)) |-> PENABLE);
assert property(@(posedge PCLK) ((PRDATA >= 2134552062) && (PRDATA <= 2859093076) ##4 (PWDATA >= 2121451004) && (PWDATA <= 2255374348)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2859093076) ##4 (PWDATA >= 2121451004) && (PWDATA <= 2255374348)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((PADDR >= 1829098458) && (PADDR <= 1925424101) ##3 (PADDR >= 4053561571) && (PADDR <= 4159071471) ##1 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) ##1 (READ_DATA_ON_RX >= 2070481398) && (READ_DATA_ON_RX <= 2306808850) ##3 (PADDR >= 1459145133) && (PADDR <= 3279482502)) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) ##1 (READ_DATA_ON_RX >= 2070481398) && (READ_DATA_ON_RX <= 2306808850) ##3 PSLVERR) |-> INT_TX);
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) ##1 (READ_DATA_ON_RX >= 2070481398) && (READ_DATA_ON_RX <= 2306808850) ##3 PSLVERR) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) ##1 (READ_DATA_ON_RX >= 2070481398) && (READ_DATA_ON_RX <= 2306808850) ##3 ERROR) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) ##1 (READ_DATA_ON_RX >= 2070481398) && (READ_DATA_ON_RX <= 2306808850) ##3 (PADDR >= 1459145133) && (PADDR <= 3279482502)) |-> INT_TX);
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) ##1 (READ_DATA_ON_RX >= 2070481398) && (READ_DATA_ON_RX <= 2306808850) ##3 ERROR) |-> INT_TX);
assert property(@(posedge PCLK) ((PADDR >= 2385531932) && (PADDR <= 2591643700) && (PRDATA >= 1557367225) && (PRDATA <= 1579504060)) |-> (WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##1 (PADDR >= 1777496531) && (PADDR <= 2227289097) ##2 (WRITE_DATA_ON_TX >= 3700399289) && (WRITE_DATA_ON_TX <= 4285933822) ##1 1) |-> PSLVERR);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##1 (PADDR >= 1777496531) && (PADDR <= 2227289097) ##3 (READ_DATA_ON_RX >= 356745002) && (READ_DATA_ON_RX <= 584281925)) |-> PSLVERR);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##3 (PADDR >= 2390661148) && (PADDR <= 2405036062) ##1 1) |-> ERROR);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##1 (PADDR >= 1777496531) && (PADDR <= 2227289097) ##2 (READ_DATA_ON_RX >= 400569135) && (READ_DATA_ON_RX <= 2531982893) ##1 1) |-> ERROR);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##1 (PADDR >= 1777496531) && (PADDR <= 2227289097) ##2 (READ_DATA_ON_RX >= 400569135) && (READ_DATA_ON_RX <= 2531982893) ##1 1) |-> PSLVERR);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##1 (PADDR >= 1777496531) && (PADDR <= 2227289097) ##2 (PADDR >= 55474438) && (PADDR <= 1278285720) ##1 1) |-> PSLVERR);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##3 (PADDR >= 2390661148) && (PADDR <= 2405036062) ##1 1) |-> PSLVERR);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##1 (PADDR >= 1777496531) && (PADDR <= 2227289097) ##3 (PRDATA >= 356745002) && (PRDATA <= 584281925)) |-> PSLVERR);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##1 (PADDR >= 1777496531) && (PADDR <= 2227289097) ##3 (WRITE_DATA_ON_TX >= 2969944162) && (WRITE_DATA_ON_TX <= 3454698651)) |-> ERROR);
assert property(@(posedge PCLK) ((PADDR >= 1829098458) && (PADDR <= 1925424101) ##1 (WRITE_DATA_ON_TX >= 540281152) && (WRITE_DATA_ON_TX <= 680896849) ##3 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##2 (PADDR >= 1766210002) && (PADDR <= 1782448084) ##2 1) |-> ERROR);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##1 (PADDR >= 1777496531) && (PADDR <= 2227289097) ##3 (PRDATA >= 356745002) && (PRDATA <= 584281925)) |-> ERROR);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##1 (PADDR >= 1777496531) && (PADDR <= 2227289097) ##3 (READ_DATA_ON_RX >= 356745002) && (READ_DATA_ON_RX <= 584281925)) |-> ERROR);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##1 (PADDR >= 1777496531) && (PADDR <= 2227289097) ##3 (WRITE_DATA_ON_TX >= 2969944162) && (WRITE_DATA_ON_TX <= 3454698651)) |-> PSLVERR);
assert property(@(posedge PCLK) ((PADDR >= 2385531932) && (PADDR <= 2591643700) && (READ_DATA_ON_RX >= 1557367225) && (READ_DATA_ON_RX <= 1579504060)) |-> (PWDATA >= 2171160066) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 2385531932) && (PADDR <= 2591643700) && (PRDATA >= 1557367225) && (PRDATA <= 1579504060)) |-> (PWDATA >= 2171160066) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##1 (PADDR >= 1777496531) && (PADDR <= 2227289097) ##2 (WRITE_DATA_ON_TX >= 3700399289) && (WRITE_DATA_ON_TX <= 4285933822) ##1 1) |-> ERROR);
assert property(@(posedge PCLK) ((PADDR >= 1829098458) && (PADDR <= 1925424101) ##1 (PWDATA >= 540281152) && (PWDATA <= 680896849) ##3 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##1 (PADDR >= 1777496531) && (PADDR <= 2227289097) ##2 (PWDATA >= 3700399289) && (PWDATA <= 4285933822) ##1 1) |-> PSLVERR);
assert property(@(posedge PCLK) ((PADDR >= 2385531932) && (PADDR <= 2390661148)) |-> (PWDATA >= 2171160066) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##1 (PADDR >= 1777496531) && (PADDR <= 2227289097) ##3 (PWDATA >= 2969944162) && (PWDATA <= 3454698651)) |-> ERROR);
assert property(@(posedge PCLK) ((PADDR >= 2385531932) && (PADDR <= 2591643700) && (READ_DATA_ON_RX >= 1557367225) && (READ_DATA_ON_RX <= 1579504060)) |-> (WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1829098458) && (PADDR <= 1925424101) ##1 (PWDATA >= 1046203772) && (PWDATA <= 1241070995) ##3 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##1 (PADDR >= 1777496531) && (PADDR <= 2227289097) ##2 (PRDATA >= 400569135) && (PRDATA <= 2531982893) ##1 1) |-> PSLVERR);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##2 (PWDATA >= 2349257240) && (PWDATA <= 2491226152) ##2 1) |-> ERROR);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##2 (WRITE_DATA_ON_TX >= 2349257240) && (WRITE_DATA_ON_TX <= 2491226152) ##2 1) |-> PSLVERR);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##1 (PADDR >= 1777496531) && (PADDR <= 2227289097) ##2 (PRDATA >= 400569135) && (PRDATA <= 2531982893) ##1 1) |-> ERROR);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##2 (WRITE_DATA_ON_TX >= 2349257240) && (WRITE_DATA_ON_TX <= 2491226152) ##2 1) |-> ERROR);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##1 (PADDR >= 1777496531) && (PADDR <= 2227289097) ##2 (PWDATA >= 3700399289) && (PWDATA <= 4285933822) ##1 1) |-> ERROR);
assert property(@(posedge PCLK) ((PADDR >= 1829098458) && (PADDR <= 1925424101) ##1 (WRITE_DATA_ON_TX >= 1046203772) && (WRITE_DATA_ON_TX <= 1241070995) ##3 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##2 (PWDATA >= 2349257240) && (PWDATA <= 2491226152) ##2 1) |-> PSLVERR);
assert property(@(posedge PCLK) ((PADDR >= 2385531932) && (PADDR <= 2390661148)) |-> (WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##1 (PADDR >= 1777496531) && (PADDR <= 2227289097) ##2 (PADDR >= 55474438) && (PADDR <= 1278285720) ##1 1) |-> ERROR);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##2 (PADDR >= 1766210002) && (PADDR <= 1782448084) ##2 1) |-> PSLVERR);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##1 (PADDR >= 1777496531) && (PADDR <= 2227289097) ##3 (PWDATA >= 2969944162) && (PWDATA <= 3454698651)) |-> PSLVERR);
assert property(@(posedge PCLK) ((PADDR == 1884124640) ##4 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR == 1894744033) ##4 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR == 1830347226) ##4 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) (!ERROR && (PADDR >= 1829098458) && (PADDR <= 1925424101) && (PWDATA >= 2349508632) && (PWDATA <= 2597180469) ##4 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 1829098458) && (PADDR <= 1925424101) && (PWDATA >= 2349508632) && (PWDATA <= 2597180469) ##2 RX_EMPTY ##2 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR == 1858166749) ##4 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX == 2349508632) ##4 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX == 3549299879) ##4 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) (!PSLVERR && (PADDR >= 1829098458) && (PADDR <= 1925424101) && (PWDATA >= 2349508632) && (PWDATA <= 2597180469) ##4 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PWDATA == 1711741900) ##4 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR == 1925424101) ##4 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR == 1879741408) ##4 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR == 1870525406) ##4 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PWDATA == 1299507098) ##4 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR == 1875388895) ##4 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR == 1861039069) ##4 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR == 1858117597) ##4 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR == 1850682844) ##4 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR == 1829098458) ##4 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PWDATA == 2597180469) ##4 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR == 1856012253) ##4 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) (!PSELx && (PADDR >= 1829098458) && (PADDR <= 1925424101) && (PWDATA >= 2349508632) && (PWDATA <= 2597180469) ##4 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX == 986194293) ##4 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 1829098458) && (PADDR <= 1925424101) && (PWDATA >= 2349508632) && (PWDATA <= 2597180469) ##2 PWRITE ##2 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX == 2597180469) ##4 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PWDATA == 1643193283) ##4 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR == 1894215649) ##4 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) (!INT_RX && (PADDR >= 1829098458) && (PADDR <= 1925424101) && (PWDATA >= 2349508632) && (PWDATA <= 2597180469) ##4 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX == 1299507098) ##4 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 1829098458) && (PADDR <= 1925424101) && (PWDATA >= 2349508632) && (PWDATA <= 2597180469) ##2 !PSELx ##2 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) (!RX_EMPTY && (PADDR >= 1829098458) && (PADDR <= 1925424101) && (PWDATA >= 2349508632) && (PWDATA <= 2597180469) ##4 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PRDATA == 3549299879) ##4 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 1829098458) && (PADDR <= 1925424101) && (PWDATA >= 2349508632) && (PWDATA <= 2597180469) ##2 INT_RX ##2 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PWDATA == 2349508632) ##4 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) (PRESETn ##4 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR == 1900414946) ##4 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX == 1711741900) ##4 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX == 1643193283) ##4 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PRDATA == 1797228502) ##4 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX == 1797228502) ##4 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) (PRESETn ##3 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PRDATA == 986194293) ##4 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) ##1 (READ_DATA_ON_RX >= 2070481398) && (READ_DATA_ON_RX <= 2306808850) ##2 (PWDATA >= 2253611532) && (PWDATA <= 3262854276) ##1 1) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) ##1 (READ_DATA_ON_RX >= 2070481398) && (READ_DATA_ON_RX <= 2306808850) ##2 (PWDATA >= 2253611532) && (PWDATA <= 3262854276) ##1 1) |-> INT_TX);
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) ##1 (READ_DATA_ON_RX >= 2070481398) && (READ_DATA_ON_RX <= 2306808850) ##2 (READ_DATA_ON_RX >= 1356915617) && (READ_DATA_ON_RX <= 3704146105) ##1 1) |-> INT_TX);
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) ##1 (READ_DATA_ON_RX >= 2070481398) && (READ_DATA_ON_RX <= 2306808850) ##2 (PADDR >= 1228024210) && (PADDR <= 3700731577) ##1 1) |-> INT_TX);
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) ##1 (READ_DATA_ON_RX >= 2070481398) && (READ_DATA_ON_RX <= 2306808850) ##2 !TX_EMPTY ##1 1) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) ##1 (READ_DATA_ON_RX >= 2070481398) && (READ_DATA_ON_RX <= 2306808850) ##2 (READ_DATA_ON_RX >= 1356915617) && (READ_DATA_ON_RX <= 3704146105) ##1 1) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) ##1 (READ_DATA_ON_RX >= 2070481398) && (READ_DATA_ON_RX <= 2306808850) ##2 (PRDATA >= 1356915617) && (PRDATA <= 3704146105) ##1 1) |-> INT_TX);
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) ##1 (PADDR >= 479035193) && (PADDR <= 1227910546) && (READ_DATA_ON_RX >= 2070481398) && (READ_DATA_ON_RX <= 2306808850) ##3 1) |-> INT_TX);
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) ##1 (READ_DATA_ON_RX >= 2070481398) && (READ_DATA_ON_RX <= 2306808850) ##2 (PRDATA >= 1356915617) && (PRDATA <= 3704146105) ##1 1) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) ##1 (READ_DATA_ON_RX >= 2070481398) && (READ_DATA_ON_RX <= 2306808850) ##2 !TX_EMPTY ##1 1) |-> INT_TX);
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) ##1 (PADDR >= 479035193) && (PADDR <= 1227910546) && (READ_DATA_ON_RX >= 2070481398) && (READ_DATA_ON_RX <= 2306808850) ##3 1) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) ##1 (READ_DATA_ON_RX >= 2070481398) && (READ_DATA_ON_RX <= 2306808850) ##2 !INT_TX ##1 1) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) ##1 (READ_DATA_ON_RX >= 2070481398) && (READ_DATA_ON_RX <= 2306808850) ##2 (WRITE_DATA_ON_TX >= 2253611532) && (WRITE_DATA_ON_TX <= 3262854276) ##1 1) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) ##1 (READ_DATA_ON_RX >= 2070481398) && (READ_DATA_ON_RX <= 2306808850) ##2 (PADDR >= 1228024210) && (PADDR <= 3700731577) ##1 1) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) ##1 (READ_DATA_ON_RX >= 2070481398) && (READ_DATA_ON_RX <= 2306808850) ##2 (WRITE_DATA_ON_TX >= 2253611532) && (WRITE_DATA_ON_TX <= 3262854276) ##1 1) |-> INT_TX);
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) ##1 (READ_DATA_ON_RX >= 2070481398) && (READ_DATA_ON_RX <= 2306808850) ##2 !INT_TX ##1 1) |-> INT_TX);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##1 (PADDR >= 1777496531) && (PADDR <= 2227289097) && PWRITE ##3 1) |-> ERROR);
assert property(@(posedge PCLK) ((PADDR >= 1829098458) && (PADDR <= 1925424101) ##1 (PWDATA >= 1564532666) && (PWDATA <= 1604875199) ##3 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##1 (PADDR >= 3173997178) && (PADDR <= 3225335936) ##3 1) |-> ERROR);
assert property(@(posedge PCLK) ((PADDR >= 1829098458) && (PADDR <= 1925424101) ##1 (PWDATA >= 3089725040) && (PWDATA <= 3274202758) ##3 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##1 (PADDR >= 1777496531) && (PADDR <= 2227289097) ##1 PENABLE ##2 1) |-> ERROR);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##1 (PADDR >= 2762792521) && (PADDR <= 2843107410) ##3 1) |-> ERROR);
assert property(@(posedge PCLK) ((PADDR >= 1829098458) && (PADDR <= 1925424101) ##3 (PADDR >= 1879741408) && (PADDR <= 2082751992) ##1 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##1 (PADDR >= 1777496531) && (PADDR <= 2227289097) ##1 (PWDATA >= 575300932) && (PWDATA <= 2491226152) ##2 1) |-> ERROR);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##1 (PADDR >= 3173997178) && (PADDR <= 3225335936) ##3 1) |-> PSLVERR);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##1 (PADDR >= 1777496531) && (PADDR <= 2227289097) ##1 (PRDATA >= 927120750) && (PRDATA <= 2248244236) ##2 1) |-> ERROR);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##1 (PADDR >= 1777496531) && (PADDR <= 2227289097) ##1 !RX_EMPTY ##2 1) |-> PSLVERR);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##1 (PADDR >= 1777496531) && (PADDR <= 2227289097) ##1 (WRITE_DATA_ON_TX >= 575300932) && (WRITE_DATA_ON_TX <= 2491226152) ##2 1) |-> PSLVERR);
assert property(@(posedge PCLK) ((PADDR >= 1829098458) && (PADDR <= 1925424101) ##1 (READ_DATA_ON_RX >= 2309310995) && (READ_DATA_ON_RX <= 2740849222) ##3 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##1 (PADDR >= 2762792521) && (PADDR <= 2843107410) ##3 1) |-> PSLVERR);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##1 (PADDR >= 1777496531) && (PADDR <= 2227289097) ##1 (PRDATA >= 927120750) && (PRDATA <= 2248244236) ##2 1) |-> PSLVERR);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##1 (PADDR >= 1777496531) && (PADDR <= 2227289097) && PWRITE ##3 1) |-> PSLVERR);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##1 (PADDR >= 1777496531) && (PADDR <= 2227289097) ##1 (READ_DATA_ON_RX >= 927120750) && (READ_DATA_ON_RX <= 2248244236) ##2 1) |-> PSLVERR);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##1 (PADDR >= 1777496531) && (PADDR <= 2227289097) ##1 (PWDATA >= 575300932) && (PWDATA <= 2491226152) ##2 1) |-> PSLVERR);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##1 (PADDR >= 1777496531) && (PADDR <= 2227289097) ##1 (READ_DATA_ON_RX >= 927120750) && (READ_DATA_ON_RX <= 2248244236) ##2 1) |-> ERROR);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##1 !PSLVERR && (PADDR >= 1777496531) && (PADDR <= 2227289097) ##3 1) |-> PSLVERR);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##1 !ERROR && (PADDR >= 1777496531) && (PADDR <= 2227289097) ##3 1) |-> PSLVERR);
assert property(@(posedge PCLK) ((PADDR >= 1829098458) && (PADDR <= 1925424101) ##1 (WRITE_DATA_ON_TX >= 3089725040) && (WRITE_DATA_ON_TX <= 3274202758) ##3 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 1829098458) && (PADDR <= 1925424101) ##1 (PRDATA >= 2309310995) && (PRDATA <= 2740849222) ##3 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##1 (PADDR >= 1777496531) && (PADDR <= 2227289097) ##1 !INT_RX ##2 1) |-> PSLVERR);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##1 (PADDR >= 1777496531) && (PADDR <= 2227289097) ##1 (PADDR >= 553219393) && (PADDR <= 1782448084) ##2 1) |-> PSLVERR);
assert property(@(posedge PCLK) ((PADDR >= 1829098458) && (PADDR <= 1925424101) ##3 (PADDR >= 1780113876) && (PADDR <= 1879741408) ##1 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 1829098458) && (PADDR <= 1925424101) ##3 (PADDR >= 800934751) && (PADDR <= 936404847) ##1 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 1829098458) && (PADDR <= 1925424101) ##1 (WRITE_DATA_ON_TX >= 242095388) && (WRITE_DATA_ON_TX <= 281199905) ##3 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##1 !INT_RX && (PADDR >= 1777496531) && (PADDR <= 2227289097) ##3 1) |-> PSLVERR);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##1 !INT_RX && (PADDR >= 1777496531) && (PADDR <= 2227289097) ##3 1) |-> ERROR);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##1 (PADDR >= 1777496531) && (PADDR <= 2227289097) ##1 (PADDR >= 553219393) && (PADDR <= 1782448084) ##2 1) |-> ERROR);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##1 (PADDR >= 1777496531) && (PADDR <= 2227289097) ##1 PENABLE ##2 1) |-> PSLVERR);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##1 (PADDR >= 1777496531) && (PADDR <= 2227289097) ##1 !INT_RX ##2 1) |-> ERROR);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##1 !ERROR && (PADDR >= 1777496531) && (PADDR <= 2227289097) ##3 1) |-> ERROR);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##1 (PADDR >= 1777496531) && (PADDR <= 2227289097) ##1 !RX_EMPTY ##2 1) |-> ERROR);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##1 !PSLVERR && (PADDR >= 1777496531) && (PADDR <= 2227289097) ##3 1) |-> ERROR);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##1 !RX_EMPTY && (PADDR >= 1777496531) && (PADDR <= 2227289097) ##3 1) |-> ERROR);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##1 !RX_EMPTY && (PADDR >= 1777496531) && (PADDR <= 2227289097) ##3 1) |-> PSLVERR);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##1 (PADDR >= 1777496531) && (PADDR <= 2227289097) ##1 (WRITE_DATA_ON_TX >= 575300932) && (WRITE_DATA_ON_TX <= 2491226152) ##2 1) |-> ERROR);
assert property(@(posedge PCLK) ((PADDR >= 1829098458) && (PADDR <= 1925424101) ##1 (PWDATA >= 242095388) && (PWDATA <= 281199905) ##3 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 1829098458) && (PADDR <= 1925424101) ##1 (WRITE_DATA_ON_TX >= 1564532666) && (WRITE_DATA_ON_TX <= 1604875199) ##3 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 1829098458) && (PADDR <= 1925424101) && (PWDATA >= 2349508632) && (PWDATA <= 2597180469) ##4 PSELx) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2432785954) && (READ_DATA_ON_RX <= 4053674723) ##1 (PRDATA >= 1952326632) && (PRDATA <= 2299985938) ##3 (PRDATA >= 2361885721) && (PRDATA <= 2568499250)) |-> INT_RX);
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2432785954) && (READ_DATA_ON_RX <= 4053674723) ##1 (PRDATA >= 1952326632) && (PRDATA <= 2299985938) ##3 (PRDATA >= 2361885721) && (PRDATA <= 2568499250)) |-> RX_EMPTY);
assert property(@(posedge PCLK) ((PADDR >= 1829098458) && (PADDR <= 1925424101) && (PWDATA >= 2349508632) && (PWDATA <= 2597180469) ##3 !PSLVERR ##1 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 1829098458) && (PADDR <= 1925424101) && (PWDATA >= 2349508632) && (PWDATA <= 2597180469) ##3 !PWRITE ##1 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 1829098458) && (PADDR <= 1925424101) && (PWDATA >= 2349508632) && (PWDATA <= 2597180469) ##1 PWRITE ##3 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 1829098458) && (PADDR <= 1925424101) && (PWDATA >= 2349508632) && (PWDATA <= 2597180469) ##3 !INT_RX ##1 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 2113230843) && (PADDR <= 2872418902) ##3 (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1829098458) && (PADDR <= 1925424101) && (PWDATA >= 2349508632) && (PWDATA <= 2597180469) ##3 PSELx ##1 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 1829098458) && (PADDR <= 1925424101) && (PWDATA >= 2349508632) && (PWDATA <= 2597180469) ##3 !ERROR ##1 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 2113230843) && (PADDR <= 2872418902) ##3 (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (PWDATA >= 2171160066) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PRDATA >= 2432785954) && (PRDATA <= 4053674723) ##1 (PRDATA >= 1952326632) && (PRDATA <= 2299985938) ##3 (PRDATA >= 2361885721) && (PRDATA <= 2568499250)) |-> RX_EMPTY);
assert property(@(posedge PCLK) ((PRDATA >= 2432785954) && (PRDATA <= 4053674723) ##1 (PRDATA >= 1952326632) && (PRDATA <= 2299985938) ##3 (PRDATA >= 2361885721) && (PRDATA <= 2568499250)) |-> INT_RX);
assert property(@(posedge PCLK) ((PADDR >= 1829098458) && (PADDR <= 1925424101) && (PWDATA >= 2349508632) && (PWDATA <= 2597180469) ##4 INT_RX) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 1829098458) && (PADDR <= 1925424101) && (PWDATA >= 2349508632) && (PWDATA <= 2597180469) ##4 RX_EMPTY) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 1829098458) && (PADDR <= 1925424101) && (PWDATA >= 2349508632) && (PWDATA <= 2597180469) ##3 !RX_EMPTY ##1 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##2 (PADDR >= 2344480279) && (PADDR <= 2428055585) ##2 1) |-> ERROR);
assert property(@(posedge PCLK) ((PADDR >= 1829098458) && (PADDR <= 1925424101) ##1 (PWDATA >= 2648508475) && (PWDATA <= 2656558652) ##3 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 1829098458) && (PADDR <= 1925424101) ##1 (WRITE_DATA_ON_TX >= 2648508475) && (WRITE_DATA_ON_TX <= 2656558652) ##3 1) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##2 (PADDR >= 2344480279) && (PADDR <= 2428055585) ##2 1) |-> PSLVERR);
assert property(@(posedge PCLK) ((PADDR >= 1829098458) && (PADDR <= 1925424101) ##4 (PWDATA >= 1714888652) && (PWDATA <= 2052046836)) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 1829098458) && (PADDR <= 1925424101) ##4 (WRITE_DATA_ON_TX >= 1714888652) && (WRITE_DATA_ON_TX <= 2052046836)) |-> (PADDR >= 2165231618) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) (TX_EMPTY ##2 (PRDATA >= 1705540043) && (PRDATA <= 1955825129) ##2 (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PRDATA >= 2781643851) && (PRDATA <= 4053674723) ##1 (PRDATA >= 1952326632) && (PRDATA <= 2299985938) ##3 (PRDATA >= 2361885721) && (PRDATA <= 2568499250)) |-> RX_EMPTY);
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2781643851) && (READ_DATA_ON_RX <= 4053674723) ##1 (PRDATA >= 1952326632) && (PRDATA <= 2299985938) ##3 (PRDATA >= 2361885721) && (PRDATA <= 2568499250)) |-> RX_EMPTY);
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2781643851) && (READ_DATA_ON_RX <= 4053674723) ##1 (PRDATA >= 1952326632) && (PRDATA <= 2299985938) ##3 (PRDATA >= 2361885721) && (PRDATA <= 2568499250)) |-> INT_RX);
assert property(@(posedge PCLK) (INT_TX ##2 (PRDATA >= 1705540043) && (PRDATA <= 1955825129) ##2 (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PRDATA >= 2781643851) && (PRDATA <= 4053674723) ##1 (PRDATA >= 1952326632) && (PRDATA <= 2299985938) ##3 (PRDATA >= 2361885721) && (PRDATA <= 2568499250)) |-> INT_RX);
assert property(@(posedge PCLK) (TX_EMPTY ##2 (PRDATA >= 1705540043) && (PRDATA <= 1955825129) ##2 (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (PWDATA >= 2171160066) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) (INT_TX ##2 (PRDATA >= 1705540043) && (PRDATA <= 1955825129) ##2 (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (PWDATA >= 2171160066) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PRDATA >= 2447213603) && (PRDATA <= 2931808349) ##4 (PWDATA >= 2121451004) && (PWDATA <= 2255374348)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 2931808349) ##4 (PWDATA >= 2121451004) && (PWDATA <= 2255374348)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((PADDR >= 2493026857) && (PADDR <= 2591776308) ##1 (READ_DATA_ON_RX >= 2070481398) && (READ_DATA_ON_RX <= 2306808850) ##3 1) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((PADDR >= 2493026857) && (PADDR <= 2591776308) ##1 (READ_DATA_ON_RX >= 2070481398) && (READ_DATA_ON_RX <= 2306808850) ##3 1) |-> INT_TX);
assert property(@(posedge PCLK) ((PADDR >= 2200378886) && (PADDR <= 2363662361) ##2 (PWDATA >= 1696010698) && (PWDATA <= 1781964756) ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 2148852224));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1947286504) && (READ_DATA_ON_RX <= 1952326632)) |-> PENABLE);
assert property(@(posedge PCLK) ((PADDR >= 2200378886) && (PADDR <= 2363662361) ##2 (WRITE_DATA_ON_TX >= 1696010698) && (WRITE_DATA_ON_TX <= 1781964756) ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 2148852224));
assert property(@(posedge PCLK) ((PADDR >= 2200378886) && (PADDR <= 2363662361) ##2 (WRITE_DATA_ON_TX >= 1696010698) && (WRITE_DATA_ON_TX <= 1781964756) ##2 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 2148852224));
assert property(@(posedge PCLK) ((PADDR >= 2200378886) && (PADDR <= 2363662361) ##2 (PWDATA >= 1696010698) && (PWDATA <= 1781964756) ##2 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 2148852224));
assert property(@(posedge PCLK) ((PRDATA >= 1947286504) && (PRDATA <= 1952326632)) |-> PENABLE);
assert property(@(posedge PCLK) ((PRDATA >= 2893988440) && (PRDATA <= 4053674723) ##1 (PRDATA >= 1952326632) && (PRDATA <= 2299985938) ##3 (PRDATA >= 2361885721) && (PRDATA <= 2568499250)) |-> RX_EMPTY);
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2925516892) && (READ_DATA_ON_RX <= 3895002320) ##1 (PRDATA >= 1952326632) && (PRDATA <= 2299985938) ##3 (PRDATA >= 2361885721) && (PRDATA <= 2568499250)) |-> INT_RX);
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2893988440) && (READ_DATA_ON_RX <= 4053674723) ##1 (PRDATA >= 1952326632) && (PRDATA <= 2299985938) ##3 (PRDATA >= 2361885721) && (PRDATA <= 2568499250)) |-> INT_RX);
assert property(@(posedge PCLK) ((PRDATA >= 2925516892) && (PRDATA <= 3895002320) ##1 (PRDATA >= 1952326632) && (PRDATA <= 2299985938) ##3 (PRDATA >= 2361885721) && (PRDATA <= 2568499250)) |-> INT_RX);
assert property(@(posedge PCLK) ((PRDATA >= 2893988440) && (PRDATA <= 4053674723) ##1 (PRDATA >= 1952326632) && (PRDATA <= 2299985938) ##3 (PRDATA >= 2361885721) && (PRDATA <= 2568499250)) |-> INT_RX);
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2925516892) && (READ_DATA_ON_RX <= 3895002320) ##1 (PRDATA >= 1952326632) && (PRDATA <= 2299985938) ##3 (PRDATA >= 2361885721) && (PRDATA <= 2568499250)) |-> RX_EMPTY);
assert property(@(posedge PCLK) ((PRDATA >= 2925516892) && (PRDATA <= 3895002320) ##1 (PRDATA >= 1952326632) && (PRDATA <= 2299985938) ##3 (PRDATA >= 2361885721) && (PRDATA <= 2568499250)) |-> RX_EMPTY);
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2893988440) && (READ_DATA_ON_RX <= 4053674723) ##1 (PRDATA >= 1952326632) && (PRDATA <= 2299985938) ##3 (PRDATA >= 2361885721) && (PRDATA <= 2568499250)) |-> RX_EMPTY);
assert property(@(posedge PCLK) (!PWRITE ##2 (PRDATA >= 1705540043) && (PRDATA <= 1955825129) ##2 (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 3003382374) ##1 (PRDATA >= 1952326632) && (PRDATA <= 2299985938) ##3 (PRDATA >= 2361885721) && (PRDATA <= 2568499250)) |-> INT_RX);
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 3003382374) ##1 (PRDATA >= 1952326632) && (PRDATA <= 2299985938) ##3 (PRDATA >= 2361885721) && (PRDATA <= 2568499250)) |-> RX_EMPTY);
assert property(@(posedge PCLK) (!PWRITE ##2 (PRDATA >= 1705540043) && (PRDATA <= 1955825129) ##2 (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (PWDATA >= 2171160066) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PRDATA >= 2447213603) && (PRDATA <= 3045573227) ##4 (PWDATA >= 2121451004) && (PWDATA <= 2255374348)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 3045573227) ##4 (PWDATA >= 2121451004) && (PWDATA <= 2255374348)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((PADDR >= 2200378886) && (PADDR <= 2363662361) ##1 (READ_DATA_ON_RX >= 1557367225) && (READ_DATA_ON_RX <= 1797362134) ##3 1) |-> (PWDATA >= 0) && (PWDATA <= 2148852224));
assert property(@(posedge PCLK) ((PADDR >= 2200378886) && (PADDR <= 2363662361) ##1 (PRDATA >= 1557367225) && (PRDATA <= 1797362134) ##3 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 2148852224));
assert property(@(posedge PCLK) ((PADDR >= 2200378886) && (PADDR <= 2363662361) ##1 (PRDATA >= 1557367225) && (PRDATA <= 1797362134) ##3 1) |-> (PWDATA >= 0) && (PWDATA <= 2148852224));
assert property(@(posedge PCLK) ((PADDR >= 2200378886) && (PADDR <= 2363662361) ##1 (READ_DATA_ON_RX >= 1557367225) && (READ_DATA_ON_RX <= 1797362134) ##3 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 2148852224));
assert property(@(posedge PCLK) (!PSLVERR && (PRDATA >= 1952326632) && (PRDATA <= 2299985938) ##3 (PRDATA >= 2361885721) && (PRDATA <= 2568499250)) |-> RX_EMPTY);
assert property(@(posedge PCLK) (!PWRITE && (PRDATA >= 1952326632) && (PRDATA <= 2299985938) ##3 (PRDATA >= 2361885721) && (PRDATA <= 2568499250)) |-> RX_EMPTY);
assert property(@(posedge PCLK) (!PWRITE && (PRDATA >= 1952326632) && (PRDATA <= 2299985938) ##3 (PRDATA >= 2361885721) && (PRDATA <= 2568499250)) |-> INT_RX);
assert property(@(posedge PCLK) (!ERROR && (PRDATA >= 1952326632) && (PRDATA <= 2299985938) ##3 (PRDATA >= 2361885721) && (PRDATA <= 2568499250)) |-> INT_RX);
assert property(@(posedge PCLK) (!PSLVERR && (PRDATA >= 1952326632) && (PRDATA <= 2299985938) ##3 (PRDATA >= 2361885721) && (PRDATA <= 2568499250)) |-> INT_RX);
assert property(@(posedge PCLK) (!ERROR && (PRDATA >= 1952326632) && (PRDATA <= 2299985938) ##3 (PRDATA >= 2361885721) && (PRDATA <= 2568499250)) |-> RX_EMPTY);
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2152689152) ##3 (PWDATA >= 2121451004) && (PWDATA <= 2255374348)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) ##3 (WRITE_DATA_ON_TX >= 2488943144) && (WRITE_DATA_ON_TX <= 2737060934) ##1 1) |-> INT_TX);
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) ##2 (READ_DATA_ON_RX >= 1069803903) && (READ_DATA_ON_RX <= 1123099525) ##2 1) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) ##2 (READ_DATA_ON_RX >= 1069803903) && (READ_DATA_ON_RX <= 1123099525) ##2 1) |-> INT_TX);
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) ##3 (PWDATA >= 2488943144) && (PWDATA <= 2737060934) ##1 1) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) ##2 (PRDATA >= 1069803903) && (PRDATA <= 1123099525) ##2 1) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) ##2 (PRDATA >= 1069803903) && (PRDATA <= 1123099525) ##2 1) |-> INT_TX);
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) ##3 (WRITE_DATA_ON_TX >= 2488943144) && (WRITE_DATA_ON_TX <= 2737060934) ##1 1) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) ##3 (PWDATA >= 2488943144) && (PWDATA <= 2737060934) ##1 1) |-> INT_TX);
assert property(@(posedge PCLK) ((PRDATA >= 2070481398) && (PRDATA <= 2378019867) && (PWDATA >= 2121451004) && (PWDATA <= 2255374348)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((PWDATA >= 2121451004) && (PWDATA <= 2255374348) && (READ_DATA_ON_RX >= 2070481398) && (READ_DATA_ON_RX <= 2378019867)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((PRDATA >= 1952326632) && (PRDATA <= 2299985938) ##1 !PWRITE ##2 (PRDATA >= 2361885721) && (PRDATA <= 2568499250)) |-> RX_EMPTY);
assert property(@(posedge PCLK) ((PRDATA >= 1952326632) && (PRDATA <= 2299985938) ##1 !PWRITE ##2 (PRDATA >= 2361885721) && (PRDATA <= 2568499250)) |-> INT_RX);
assert property(@(posedge PCLK) (!INT_RX && (PADDR >= 2382711836) && (PADDR <= 2591776308) ##1 (READ_DATA_ON_RX >= 2070481398) && (READ_DATA_ON_RX <= 2306808850) ##3 1) |-> TX_EMPTY);
assert property(@(posedge PCLK) (!RX_EMPTY && (PADDR >= 2382711836) && (PADDR <= 2591776308) ##1 (READ_DATA_ON_RX >= 2070481398) && (READ_DATA_ON_RX <= 2306808850) ##3 1) |-> INT_TX);
assert property(@(posedge PCLK) (!INT_RX && (PADDR >= 2382711836) && (PADDR <= 2591776308) ##1 (READ_DATA_ON_RX >= 2070481398) && (READ_DATA_ON_RX <= 2306808850) ##3 1) |-> INT_TX);
assert property(@(posedge PCLK) ((PADDR >= 2135382526) && (PADDR <= 2895595609) ##1 (READ_DATA_ON_RX >= 2385549852) && (READ_DATA_ON_RX <= 2485496360)) |-> PSELx);
assert property(@(posedge PCLK) (!RX_EMPTY && (PADDR >= 2382711836) && (PADDR <= 2591776308) ##1 (READ_DATA_ON_RX >= 2070481398) && (READ_DATA_ON_RX <= 2306808850) ##3 1) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) ##3 (PADDR >= 2236613130) && (PADDR <= 2833569873) ##1 1) |-> INT_TX);
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) ##3 (PADDR >= 2236613130) && (PADDR <= 2833569873) ##1 1) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((PADDR >= 1870525406) && (PADDR <= 2418686496) ##2 (PRDATA >= 1705540043) && (PRDATA <= 1955825129) ##2 (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1870525406) && (PADDR <= 2418686496) ##2 (PRDATA >= 1705540043) && (PRDATA <= 1955825129) ##2 (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (PWDATA >= 2171160066) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PRDATA >= 1952326632) && (PRDATA <= 2299985938) ##1 (WRITE_DATA_ON_TX >= 56996614) && (WRITE_DATA_ON_TX <= 2122260988) ##2 (PRDATA >= 2361885721) && (PRDATA <= 2568499250)) |-> INT_RX);
assert property(@(posedge PCLK) ((PRDATA >= 1705540043) && (PRDATA <= 1955825129) && ERROR ##2 (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PRDATA >= 1952326632) && (PRDATA <= 2299985938) ##1 (PWDATA >= 56996614) && (PWDATA <= 2122260988) ##2 (PRDATA >= 2361885721) && (PRDATA <= 2568499250)) |-> RX_EMPTY);
assert property(@(posedge PCLK) ((PRDATA >= 1705540043) && (PRDATA <= 1955825129) && ERROR ##2 (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (PWDATA >= 2171160066) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PRDATA >= 1952326632) && (PRDATA <= 2299985938) ##1 (WRITE_DATA_ON_TX >= 56996614) && (WRITE_DATA_ON_TX <= 2122260988) ##2 (PRDATA >= 2361885721) && (PRDATA <= 2568499250)) |-> RX_EMPTY);
assert property(@(posedge PCLK) ((PRDATA >= 1952326632) && (PRDATA <= 2299985938) ##1 (WRITE_DATA_ON_TX >= 10325249) && (WRITE_DATA_ON_TX <= 1991044589) ##2 (PRDATA >= 2361885721) && (PRDATA <= 2568499250)) |-> RX_EMPTY);
assert property(@(posedge PCLK) ((PRDATA == 2499650601)) |-> INT_RX);
assert property(@(posedge PCLK) ((PRDATA >= 1705540043) && (PRDATA <= 1955825129) && PSLVERR ##2 (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PRDATA >= 1705540043) && (PRDATA <= 1955825129) && PSLVERR ##2 (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (PWDATA >= 2171160066) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PRDATA >= 1952326632) && (PRDATA <= 2299985938) ##1 (PWDATA >= 56996614) && (PWDATA <= 2122260988) ##2 (PRDATA >= 2361885721) && (PRDATA <= 2568499250)) |-> INT_RX);
assert property(@(posedge PCLK) ((READ_DATA_ON_RX == 2499650601)) |-> INT_RX);
assert property(@(posedge PCLK) ((PRDATA >= 1952326632) && (PRDATA <= 2299985938) ##1 (WRITE_DATA_ON_TX >= 10325249) && (WRITE_DATA_ON_TX <= 1991044589) ##2 (PRDATA >= 2361885721) && (PRDATA <= 2568499250)) |-> INT_RX);
assert property(@(posedge PCLK) ((PRDATA == 2361885721)) |-> RX_EMPTY);
assert property(@(posedge PCLK) ((READ_DATA_ON_RX == 2499650601)) |-> RX_EMPTY);
assert property(@(posedge PCLK) ((READ_DATA_ON_RX == 2361885721)) |-> INT_RX);
assert property(@(posedge PCLK) ((PRDATA >= 1952326632) && (PRDATA <= 2299985938) ##1 (PWDATA >= 10325249) && (PWDATA <= 1991044589) ##2 (PRDATA >= 2361885721) && (PRDATA <= 2568499250)) |-> INT_RX);
assert property(@(posedge PCLK) ((PRDATA == 2499650601)) |-> RX_EMPTY);
assert property(@(posedge PCLK) ((PRDATA >= 1952326632) && (PRDATA <= 2299985938) ##1 (PWDATA >= 10325249) && (PWDATA <= 1991044589) ##2 (PRDATA >= 2361885721) && (PRDATA <= 2568499250)) |-> RX_EMPTY);
assert property(@(posedge PCLK) ((READ_DATA_ON_RX == 2361885721)) |-> RX_EMPTY);
assert property(@(posedge PCLK) ((PRDATA == 2361885721)) |-> INT_RX);
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) ##1 (READ_DATA_ON_RX >= 2070481398) && (READ_DATA_ON_RX <= 2306808850) ##1 INT_TX ##2 1) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) ##1 (READ_DATA_ON_RX >= 2070481398) && (READ_DATA_ON_RX <= 2306808850) ##1 INT_TX ##2 1) |-> INT_TX);
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) ##1 (READ_DATA_ON_RX >= 2070481398) && (READ_DATA_ON_RX <= 2306808850) ##1 TX_EMPTY ##2 1) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) ##1 (READ_DATA_ON_RX >= 2070481398) && (READ_DATA_ON_RX <= 2306808850) ##1 TX_EMPTY ##2 1) |-> INT_TX);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 10325249) && (WRITE_DATA_ON_TX <= 2148852224) ##1 (PRDATA >= 1952326632) && (PRDATA <= 2299985938) ##3 (PRDATA >= 2361885721) && (PRDATA <= 2568499250)) |-> RX_EMPTY);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##1 (PADDR >= 1777496531) && (PADDR <= 2227289097) ##2 INT_TX ##1 1) |-> PSLVERR);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##1 (PADDR >= 1777496531) && (PADDR <= 2227289097) ##2 TX_EMPTY ##1 1) |-> ERROR);
assert property(@(posedge PCLK) (PRESETn ##3 1) |-> RX_EMPTY);
assert property(@(posedge PCLK) (PRESETn ##2 1) |-> RX_EMPTY);
assert property(@(posedge PCLK) ((PADDR >= 1431793578) && (PADDR <= 2129624573) ##2 (PRDATA >= 1705540043) && (PRDATA <= 1955825129) ##2 (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##1 (PADDR >= 1777496531) && (PADDR <= 2227289097) ##2 INT_TX ##1 1) |-> ERROR);
assert property(@(posedge PCLK) (!RX_EMPTY && (PRDATA >= 1705540043) && (PRDATA <= 1955825129) ##2 (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (PWDATA >= 2171160066) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##1 (PADDR >= 1777496531) && (PADDR <= 2227289097) ##2 ERROR ##1 1) |-> PSLVERR);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 10325249) && (WRITE_DATA_ON_TX <= 2148852224) ##1 (PRDATA >= 1952326632) && (PRDATA <= 2299985938) ##3 (PRDATA >= 2361885721) && (PRDATA <= 2568499250)) |-> INT_RX);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##1 (PADDR >= 1777496531) && (PADDR <= 2227289097) ##2 PSLVERR ##1 1) |-> ERROR);
assert property(@(posedge PCLK) (!INT_RX && (PRDATA >= 1705540043) && (PRDATA <= 1955825129) ##2 (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (PWDATA >= 2171160066) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PRDATA >= 1952326632) && (PRDATA <= 2299985938) ##1 !PSELx ##2 (PRDATA >= 2361885721) && (PRDATA <= 2568499250)) |-> INT_RX);
assert property(@(posedge PCLK) ((PADDR >= 1431793578) && (PADDR <= 2129624573) ##2 (PRDATA >= 1705540043) && (PRDATA <= 1955825129) ##2 (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (PWDATA >= 2171160066) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##1 (PADDR >= 1777496531) && (PADDR <= 2227289097) ##2 PSLVERR ##1 1) |-> PSLVERR);
assert property(@(posedge PCLK) (!RX_EMPTY && (PRDATA >= 1705540043) && (PRDATA <= 1955825129) ##2 (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) (PRESETn ##4 1) |-> INT_RX);
assert property(@(posedge PCLK) ((PWDATA >= 10325249) && (PWDATA <= 2148852224) ##1 (PRDATA >= 1952326632) && (PRDATA <= 2299985938) ##3 (PRDATA >= 2361885721) && (PRDATA <= 2568499250)) |-> INT_RX);
assert property(@(posedge PCLK) ((PWDATA >= 10325249) && (PWDATA <= 2148852224) ##1 (PRDATA >= 1952326632) && (PRDATA <= 2299985938) ##3 (PRDATA >= 2361885721) && (PRDATA <= 2568499250)) |-> RX_EMPTY);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##1 (PADDR >= 1777496531) && (PADDR <= 2227289097) ##2 TX_EMPTY ##1 1) |-> PSLVERR);
assert property(@(posedge PCLK) (PRESETn ##3 1) |-> INT_RX);
assert property(@(posedge PCLK) ((PRDATA >= 1952326632) && (PRDATA <= 2299985938) ##1 !PSELx ##2 (PRDATA >= 2361885721) && (PRDATA <= 2568499250)) |-> RX_EMPTY);
assert property(@(posedge PCLK) (PRESETn ##2 1) |-> INT_RX);
assert property(@(posedge PCLK) (PRESETn ##1 1) |-> INT_RX);
assert property(@(posedge PCLK) (PRESETn ##4 1) |-> RX_EMPTY);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##1 (PADDR >= 1777496531) && (PADDR <= 2227289097) ##2 ERROR ##1 1) |-> ERROR);
assert property(@(posedge PCLK) (PRESETn ##1 1) |-> RX_EMPTY);
assert property(@(posedge PCLK) (!INT_RX && (PRDATA >= 1705540043) && (PRDATA <= 1955825129) ##2 (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) && PSELx ##1 (READ_DATA_ON_RX >= 2070481398) && (READ_DATA_ON_RX <= 2306808850) ##3 1) |-> INT_TX);
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) ##1 (READ_DATA_ON_RX >= 2070481398) && (READ_DATA_ON_RX <= 2306808850) ##2 (PADDR >= 2833569873) && (PADDR <= 3700731577) ##1 1) |-> INT_TX);
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) ##1 (READ_DATA_ON_RX >= 2070481398) && (READ_DATA_ON_RX <= 2306808850) ##2 (READ_DATA_ON_RX >= 3036259433) && (READ_DATA_ON_RX <= 3704146105) ##1 1) |-> INT_TX);
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) ##1 (READ_DATA_ON_RX >= 2070481398) && (READ_DATA_ON_RX <= 2306808850) ##2 INT_RX ##1 1) |-> INT_TX);
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) ##1 (READ_DATA_ON_RX >= 2070481398) && (READ_DATA_ON_RX <= 2306808850) ##2 RX_EMPTY ##1 1) |-> INT_TX);
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) ##1 (READ_DATA_ON_RX >= 2070481398) && (READ_DATA_ON_RX <= 2306808850) ##2 INT_RX ##1 1) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) ##1 (READ_DATA_ON_RX >= 2070481398) && (READ_DATA_ON_RX <= 2306808850) ##1 !PWRITE ##2 1) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) ##1 (READ_DATA_ON_RX >= 2070481398) && (READ_DATA_ON_RX <= 2306808850) ##1 !PSELx ##2 1) |-> INT_TX);
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) ##1 (READ_DATA_ON_RX >= 2070481398) && (READ_DATA_ON_RX <= 2306808850) ##1 RX_EMPTY ##2 1) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) ##1 (READ_DATA_ON_RX >= 2070481398) && (READ_DATA_ON_RX <= 2306808850) ##2 (PRDATA >= 3036259433) && (PRDATA <= 3704146105) ##1 1) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) ##1 (READ_DATA_ON_RX >= 2070481398) && (READ_DATA_ON_RX <= 2306808850) ##2 PWRITE ##1 1) |-> INT_TX);
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) && PSELx ##1 (READ_DATA_ON_RX >= 2070481398) && (READ_DATA_ON_RX <= 2306808850) ##3 1) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) ##1 (READ_DATA_ON_RX >= 2070481398) && (READ_DATA_ON_RX <= 2306808850) ##1 INT_RX ##2 1) |-> INT_TX);
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) ##1 (READ_DATA_ON_RX >= 2070481398) && (READ_DATA_ON_RX <= 2306808850) ##2 (PADDR >= 2833569873) && (PADDR <= 3700731577) ##1 1) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) ##1 (READ_DATA_ON_RX >= 2070481398) && (READ_DATA_ON_RX <= 2306808850) ##2 (READ_DATA_ON_RX >= 3036259433) && (READ_DATA_ON_RX <= 3704146105) ##1 1) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) ##1 (READ_DATA_ON_RX >= 2070481398) && (READ_DATA_ON_RX <= 2306808850) ##2 RX_EMPTY ##1 1) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) ##1 (READ_DATA_ON_RX >= 2070481398) && (READ_DATA_ON_RX <= 2306808850) ##2 PWRITE ##1 1) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) ##1 (READ_DATA_ON_RX >= 2070481398) && (READ_DATA_ON_RX <= 2306808850) ##2 (PRDATA >= 3036259433) && (PRDATA <= 3704146105) ##1 1) |-> INT_TX);
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) ##1 (READ_DATA_ON_RX >= 2070481398) && (READ_DATA_ON_RX <= 2306808850) ##3 (PADDR >= 2626010681) && (PADDR <= 3279482502)) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) ##1 (READ_DATA_ON_RX >= 2070481398) && (READ_DATA_ON_RX <= 2306808850) ##1 INT_RX ##2 1) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) ##1 (READ_DATA_ON_RX >= 2070481398) && (READ_DATA_ON_RX <= 2306808850) ##3 (PADDR >= 2626010681) && (PADDR <= 3279482502)) |-> INT_TX);
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) ##1 (READ_DATA_ON_RX >= 2070481398) && (READ_DATA_ON_RX <= 2306808850) ##1 RX_EMPTY ##2 1) |-> INT_TX);
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) ##1 (READ_DATA_ON_RX >= 2070481398) && (READ_DATA_ON_RX <= 2306808850) ##1 !PWRITE ##2 1) |-> INT_TX);
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) ##1 (READ_DATA_ON_RX >= 2070481398) && (READ_DATA_ON_RX <= 2306808850) ##1 !PSELx ##2 1) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((PADDR >= 0) && (PADDR <= 2152689152) ##2 (PRDATA >= 1705540043) && (PRDATA <= 1955825129) ##2 (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (PWDATA >= 2171160066) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##1 (PADDR >= 1777496531) && (PADDR <= 2227289097) ##2 !RX_EMPTY ##1 1) |-> ERROR);
assert property(@(posedge PCLK) ((PRDATA >= 1952326632) && (PRDATA <= 2299985938) ##2 (PRDATA >= 3545937574) && (PRDATA <= 3922223315) ##1 (PRDATA >= 2361885721) && (PRDATA <= 2568499250)) |-> INT_RX);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##1 (PADDR >= 1777496531) && (PADDR <= 2227289097) ##3 !PWRITE) |-> PSLVERR);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##1 (PADDR >= 1777496531) && (PADDR <= 2227289097) ##2 !PENABLE ##1 1) |-> PSLVERR);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##1 !PENABLE && (PADDR >= 1777496531) && (PADDR <= 2227289097) ##3 1) |-> ERROR);
assert property(@(posedge PCLK) (PRESETn ##3 1) |-> PSLVERR);
assert property(@(posedge PCLK) ((PRDATA >= 1952326632) && (PRDATA <= 2299985938) ##2 (PWDATA >= 2696400449) && (PWDATA <= 4144031982) ##1 (PRDATA >= 2361885721) && (PRDATA <= 2568499250)) |-> INT_RX);
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1705540043) && (READ_DATA_ON_RX <= 1833201114) ##2 (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PRDATA >= 1952326632) && (PRDATA <= 2299985938) ##2 (PWDATA >= 2662713917) && (PWDATA <= 4144031982) ##1 (PRDATA >= 2361885721) && (PRDATA <= 2568499250)) |-> INT_RX);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##1 (PADDR >= 1777496531) && (PADDR <= 2227289097) ##3 PENABLE) |-> PSLVERR);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##1 (PADDR >= 1777496531) && (PADDR <= 2227289097) ##3 !RX_EMPTY) |-> PSLVERR);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) && INT_RX ##1 (PADDR >= 1777496531) && (PADDR <= 2227289097) ##3 1) |-> ERROR);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##1 (PADDR >= 1777496531) && (PADDR <= 2227289097) ##2 !INT_RX ##1 1) |-> ERROR);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##1 (PADDR >= 1777496531) && (PADDR <= 2227289097) ##2 !PWRITE ##1 1) |-> PSLVERR);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##1 !TX_EMPTY && (PADDR >= 1777496531) && (PADDR <= 2227289097) ##3 1) |-> PSLVERR);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX == 4293035775)) |-> (WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX == 4293035775)) |-> (PWDATA >= 2171160066) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##1 !TX_EMPTY && (PADDR >= 1777496531) && (PADDR <= 2227289097) ##3 1) |-> ERROR);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##1 (PADDR >= 1777496531) && (PADDR <= 2227289097) ##3 !PSELx) |-> ERROR);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##1 (PADDR >= 1777496531) && (PADDR <= 2227289097) ##2 !PWRITE ##1 1) |-> ERROR);
assert property(@(posedge PCLK) ((PWDATA >= 0) && (PWDATA <= 2148852224) ##1 (PRDATA >= 1952326632) && (PRDATA <= 2299985938) ##3 (PRDATA >= 2361885721) && (PRDATA <= 2568499250)) |-> INT_RX);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##1 (PADDR >= 1777496531) && (PADDR <= 2227289097) ##3 INT_TX) |-> ERROR);
assert property(@(posedge PCLK) ((PRDATA >= 1952326632) && (PRDATA <= 2299985938) ##2 (READ_DATA_ON_RX >= 3545937574) && (READ_DATA_ON_RX <= 3922223315) ##1 (PRDATA >= 2361885721) && (PRDATA <= 2568499250)) |-> INT_RX);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##1 (PADDR >= 1777496531) && (PADDR <= 2227289097) ##3 INT_TX) |-> PSLVERR);
assert property(@(posedge PCLK) ((PWDATA >= 0) && (PWDATA <= 2148852224) ##1 (PRDATA >= 1952326632) && (PRDATA <= 2299985938) ##3 (PRDATA >= 2361885721) && (PRDATA <= 2568499250)) |-> RX_EMPTY);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##1 (PADDR >= 1777496531) && (PADDR <= 2227289097) ##2 !PSELx ##1 1) |-> ERROR);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##1 (PADDR >= 1777496531) && (PADDR <= 2227289097) ##2 !PSELx ##1 1) |-> PSLVERR);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##1 (PADDR >= 1777496531) && (PADDR <= 2227289097) ##2 !PENABLE ##1 1) |-> ERROR);
assert property(@(posedge PCLK) ((PRDATA >= 1705540043) && (PRDATA <= 1833201114) ##2 (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) (PRESETn ##2 1) |-> ERROR);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##1 (PADDR >= 1777496531) && (PADDR <= 2227289097) ##3 TX_EMPTY) |-> PSLVERR);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##1 (PADDR >= 1777496531) && (PADDR <= 2227289097) ##3 TX_EMPTY) |-> ERROR);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) && PENABLE ##1 (PADDR >= 1777496531) && (PADDR <= 2227289097) ##3 1) |-> PSLVERR);
assert property(@(posedge PCLK) ((PWDATA == 2171160066) ##4 1) |-> PSLVERR);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) && RX_EMPTY ##1 (PADDR >= 1777496531) && (PADDR <= 2227289097) ##3 1) |-> PSLVERR);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##1 (PADDR >= 1777496531) && (PADDR <= 2227289097) ##3 PENABLE) |-> ERROR);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##1 (PADDR >= 1777496531) && (PADDR <= 2227289097) ##3 !PSELx) |-> PSLVERR);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) && RX_EMPTY ##1 (PADDR >= 1777496531) && (PADDR <= 2227289097) ##3 1) |-> ERROR);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##1 (PADDR >= 1777496531) && (PADDR <= 2227289097) ##3 !INT_RX) |-> ERROR);
assert property(@(posedge PCLK) ((PRDATA >= 1952326632) && (PRDATA <= 2299985938) ##2 (WRITE_DATA_ON_TX >= 2696400449) && (WRITE_DATA_ON_TX <= 4144031982) ##1 (PRDATA >= 2361885721) && (PRDATA <= 2568499250)) |-> INT_RX);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 2148852224) ##1 (PRDATA >= 1952326632) && (PRDATA <= 2299985938) ##3 (PRDATA >= 2361885721) && (PRDATA <= 2568499250)) |-> INT_RX);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##1 !INT_TX && (PADDR >= 1777496531) && (PADDR <= 2227289097) ##3 1) |-> PSLVERR);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX == 2171160066) ##4 1) |-> ERROR);
assert property(@(posedge PCLK) (PRESETn ##3 1) |-> ERROR);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX == 2171160066) ##4 1) |-> PSLVERR);
assert property(@(posedge PCLK) ((PRDATA >= 1952326632) && (PRDATA <= 2299985938) ##2 (READ_DATA_ON_RX >= 3545937574) && (READ_DATA_ON_RX <= 3922223315) ##1 (PRDATA >= 2361885721) && (PRDATA <= 2568499250)) |-> RX_EMPTY);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 2148852224) ##1 (PRDATA >= 1952326632) && (PRDATA <= 2299985938) ##3 (PRDATA >= 2361885721) && (PRDATA <= 2568499250)) |-> RX_EMPTY);
assert property(@(posedge PCLK) ((PRDATA >= 1952326632) && (PRDATA <= 2299985938) ##2 (WRITE_DATA_ON_TX >= 2696400449) && (WRITE_DATA_ON_TX <= 4144031982) ##1 (PRDATA >= 2361885721) && (PRDATA <= 2568499250)) |-> RX_EMPTY);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##1 !PENABLE && (PADDR >= 1777496531) && (PADDR <= 2227289097) ##3 1) |-> PSLVERR);
assert property(@(posedge PCLK) ((PRDATA >= 1952326632) && (PRDATA <= 2299985938) ##2 (WRITE_DATA_ON_TX >= 2662713917) && (WRITE_DATA_ON_TX <= 4144031982) ##1 (PRDATA >= 2361885721) && (PRDATA <= 2568499250)) |-> RX_EMPTY);
assert property(@(posedge PCLK) ((PWDATA == 4293035775)) |-> (WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PRDATA >= 1952326632) && (PRDATA <= 2299985938) ##2 (WRITE_DATA_ON_TX >= 2662713917) && (WRITE_DATA_ON_TX <= 4144031982) ##1 (PRDATA >= 2361885721) && (PRDATA <= 2568499250)) |-> INT_RX);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) && INT_RX ##1 (PADDR >= 1777496531) && (PADDR <= 2227289097) ##3 1) |-> PSLVERR);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##1 (PADDR >= 1777496531) && (PADDR <= 2227289097) ##3 !RX_EMPTY) |-> ERROR);
assert property(@(posedge PCLK) ((PWDATA == 2171160066) ##4 1) |-> ERROR);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##1 (PADDR >= 1777496531) && (PADDR <= 2227289097) ##2 !RX_EMPTY ##1 1) |-> PSLVERR);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##1 (PADDR >= 1777496531) && (PADDR <= 2227289097) ##2 !INT_RX ##1 1) |-> PSLVERR);
assert property(@(posedge PCLK) ((PRDATA >= 1952326632) && (PRDATA <= 2299985938) ##2 (PRDATA >= 3545937574) && (PRDATA <= 3922223315) ##1 (PRDATA >= 2361885721) && (PRDATA <= 2568499250)) |-> RX_EMPTY);
assert property(@(posedge PCLK) ((PRDATA >= 1952326632) && (PRDATA <= 2299985938) ##2 (PWDATA >= 2662713917) && (PWDATA <= 4144031982) ##1 (PRDATA >= 2361885721) && (PRDATA <= 2568499250)) |-> RX_EMPTY);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##1 !INT_TX && (PADDR >= 1777496531) && (PADDR <= 2227289097) ##3 1) |-> ERROR);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##1 (PADDR >= 1777496531) && (PADDR <= 2227289097) ##3 !PWRITE) |-> ERROR);
assert property(@(posedge PCLK) ((PADDR >= 2226575369) && (PADDR <= 4289956095) && (PRDATA >= 1705540043) && (PRDATA <= 1955825129) ##2 (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##1 (PADDR >= 1777496531) && (PADDR <= 2227289097) ##3 !INT_RX) |-> PSLVERR);
assert property(@(posedge PCLK) ((PRDATA >= 1952326632) && (PRDATA <= 2299985938) ##2 (PWDATA >= 2696400449) && (PWDATA <= 4144031982) ##1 (PRDATA >= 2361885721) && (PRDATA <= 2568499250)) |-> RX_EMPTY);
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1705540043) && (READ_DATA_ON_RX <= 1833201114) ##2 (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (PWDATA >= 2171160066) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA == 4293035775)) |-> (PWDATA >= 2171160066) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 2226575369) && (PADDR <= 4289956095) && (PRDATA >= 1705540043) && (PRDATA <= 1955825129) ##2 (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (PWDATA >= 2171160066) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 0) && (PADDR <= 2152689152) ##2 (PRDATA >= 1705540043) && (PRDATA <= 1955825129) ##2 (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) && PENABLE ##1 (PADDR >= 1777496531) && (PADDR <= 2227289097) ##3 1) |-> ERROR);
assert property(@(posedge PCLK) ((PRDATA >= 1705540043) && (PRDATA <= 1833201114) ##2 (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (PWDATA >= 2171160066) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) (PRESETn ##2 1) |-> PSLVERR);
assert property(@(posedge PCLK) ((PRDATA >= 1401740199) && (PRDATA <= 2111679483) ##1 (READ_DATA_ON_RX >= 1851633116) && (READ_DATA_ON_RX <= 2021404144)) |-> PENABLE);
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1401740199) && (READ_DATA_ON_RX <= 2111679483) ##1 (READ_DATA_ON_RX >= 1851633116) && (READ_DATA_ON_RX <= 2021404144)) |-> PENABLE);
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) ##1 !PWRITE && (READ_DATA_ON_RX >= 2070481398) && (READ_DATA_ON_RX <= 2306808850) ##3 1) |-> INT_TX);
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) ##1 (PADDR >= 964624242) && (PADDR <= 1227910546) && (READ_DATA_ON_RX >= 2070481398) && (READ_DATA_ON_RX <= 2306808850) ##3 1) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) ##1 !PWRITE && (READ_DATA_ON_RX >= 2070481398) && (READ_DATA_ON_RX <= 2306808850) ##3 1) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) ##1 !RX_EMPTY && (READ_DATA_ON_RX >= 2070481398) && (READ_DATA_ON_RX <= 2306808850) ##3 1) |-> INT_TX);
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) ##1 !RX_EMPTY && (READ_DATA_ON_RX >= 2070481398) && (READ_DATA_ON_RX <= 2306808850) ##3 1) |-> TX_EMPTY);
assert property(@(posedge PCLK) (!PWRITE && (PADDR >= 2382711836) && (PADDR <= 2591776308) ##1 (READ_DATA_ON_RX >= 2070481398) && (READ_DATA_ON_RX <= 2306808850) ##3 1) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) ##1 !INT_RX && (READ_DATA_ON_RX >= 2070481398) && (READ_DATA_ON_RX <= 2306808850) ##3 1) |-> INT_TX);
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) ##1 (PADDR >= 964624242) && (PADDR <= 1227910546) && (READ_DATA_ON_RX >= 2070481398) && (READ_DATA_ON_RX <= 2306808850) ##3 1) |-> INT_TX);
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) ##1 !INT_RX && (READ_DATA_ON_RX >= 2070481398) && (READ_DATA_ON_RX <= 2306808850) ##3 1) |-> TX_EMPTY);
assert property(@(posedge PCLK) (!PWRITE && (PADDR >= 2382711836) && (PADDR <= 2591776308) ##1 (READ_DATA_ON_RX >= 2070481398) && (READ_DATA_ON_RX <= 2306808850) ##3 1) |-> INT_TX);
assert property(@(posedge PCLK) ((PADDR >= 1431793578) && (PADDR <= 2135382526) ##1 (PRDATA >= 1705540043) && (PRDATA <= 1955825129) ##2 (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##1 (PADDR >= 1777496531) && (PADDR <= 2227289097) ##1 !INT_TX ##2 1) |-> ERROR);
assert property(@(posedge PCLK) ((PRDATA >= 1952326632) && (PRDATA <= 2299985938) ##2 (PRDATA >= 3693548728) && (PRDATA <= 4257660155) ##1 (PRDATA >= 2361885721) && (PRDATA <= 2568499250)) |-> RX_EMPTY);
assert property(@(posedge PCLK) ((PRDATA >= 1952326632) && (PRDATA <= 2299985938) ##2 (READ_DATA_ON_RX >= 3693548728) && (READ_DATA_ON_RX <= 4257660155) ##1 (PRDATA >= 2361885721) && (PRDATA <= 2568499250)) |-> RX_EMPTY);
assert property(@(posedge PCLK) ((PRDATA >= 1705540043) && (PRDATA <= 1955825129) ##2 !INT_TX && (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PRDATA >= 1952326632) && (PRDATA <= 2299985938) ##2 (READ_DATA_ON_RX >= 3693548728) && (READ_DATA_ON_RX <= 4257660155) ##1 (PRDATA >= 2361885721) && (PRDATA <= 2568499250)) |-> INT_RX);
assert property(@(posedge PCLK) ((PRDATA >= 1952326632) && (PRDATA <= 2299985938) ##2 (PADDR >= 2019717616) && (PADDR <= 3769260737) ##1 (PRDATA >= 2361885721) && (PRDATA <= 2568499250)) |-> RX_EMPTY);
assert property(@(posedge PCLK) ((PRDATA >= 1952326632) && (PRDATA <= 2299985938) ##1 (WRITE_DATA_ON_TX >= 10325249) && (WRITE_DATA_ON_TX <= 3888476879) ##2 (PRDATA >= 2361885721) && (PRDATA <= 2568499250)) |-> RX_EMPTY);
assert property(@(posedge PCLK) ((PRDATA >= 1819604440) && (PRDATA <= 2454185508) ##1 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 1952326632) && (PRDATA <= 2299985938) ##2 !PSLVERR ##1 (PRDATA >= 2361885721) && (PRDATA <= 2568499250)) |-> INT_RX);
assert property(@(posedge PCLK) (!PSELx && (PRDATA >= 1952326632) && (PRDATA <= 2299985938) ##3 (PRDATA >= 2361885721) && (PRDATA <= 2568499250)) |-> INT_RX);
assert property(@(posedge PCLK) ((PRDATA >= 1952326632) && (PRDATA <= 2299985938) ##2 !ERROR ##1 (PRDATA >= 2361885721) && (PRDATA <= 2568499250)) |-> INT_RX);
assert property(@(posedge PCLK) (PRESETn ##4 1) |-> (PWDATA >= 2171160066) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PRDATA >= 1952326632) && (PRDATA <= 2299985938) ##1 (WRITE_DATA_ON_TX >= 10325249) && (WRITE_DATA_ON_TX <= 3888476879) ##2 (PRDATA >= 2361885721) && (PRDATA <= 2568499250)) |-> INT_RX);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##1 (PADDR >= 1777496531) && (PADDR <= 2227289097) ##1 PSELx ##2 1) |-> ERROR);
assert property(@(posedge PCLK) ((PRDATA >= 1705540043) && (PRDATA <= 1955825129) ##2 !ERROR && (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 59535623) && (PADDR <= 4289956095) && (PRDATA >= 1705540043) && (PRDATA <= 1955825129) ##2 (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (PWDATA >= 2171160066) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PRDATA >= 1819604440) && (PRDATA <= 2454185508) ##1 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##1 (PADDR >= 1777496531) && (PADDR <= 2227289097) ##1 PSELx ##2 1) |-> PSLVERR);
assert property(@(posedge PCLK) (!INT_TX && (WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##1 (PADDR >= 1777496531) && (PADDR <= 2227289097) ##3 1) |-> PSLVERR);
assert property(@(posedge PCLK) ((PRDATA >= 1952326632) && (PRDATA <= 2299985938) ##2 (PRDATA >= 3693548728) && (PRDATA <= 4257660155) ##1 (PRDATA >= 2361885721) && (PRDATA <= 2568499250)) |-> INT_RX);
assert property(@(posedge PCLK) (!PSELx && (PRDATA >= 1952326632) && (PRDATA <= 2299985938) ##3 (PRDATA >= 2361885721) && (PRDATA <= 2568499250)) |-> RX_EMPTY);
assert property(@(posedge PCLK) ((PRDATA >= 1952326632) && (PRDATA <= 2299985938) ##1 (PWDATA >= 10325249) && (PWDATA <= 3888476879) ##2 (PRDATA >= 2361885721) && (PRDATA <= 2568499250)) |-> RX_EMPTY);
assert property(@(posedge PCLK) ((PRDATA >= 1952326632) && (PRDATA <= 2299985938) ##2 (PADDR >= 2019717616) && (PADDR <= 3769260737) ##1 (PRDATA >= 2361885721) && (PRDATA <= 2568499250)) |-> INT_RX);
assert property(@(posedge PCLK) ((PRDATA >= 1705540043) && (PRDATA <= 1955825129) ##2 !TX_EMPTY && (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) (!TX_EMPTY && (WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##1 (PADDR >= 1777496531) && (PADDR <= 2227289097) ##3 1) |-> PSLVERR);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##1 (PADDR >= 1777496531) && (PADDR <= 2227289097) ##1 PWRITE ##2 1) |-> PSLVERR);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##1 (PADDR >= 1777496531) && (PADDR <= 2227289097) ##1 !TX_EMPTY ##2 1) |-> PSLVERR);
assert property(@(posedge PCLK) ((PADDR >= 59535623) && (PADDR <= 4289956095) && (PRDATA >= 1705540043) && (PRDATA <= 1955825129) ##2 (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 2226575369) && (PADDR <= 4054031075) && (PRDATA >= 1705540043) && (PRDATA <= 1955825129) ##2 (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PRDATA >= 1705540043) && (PRDATA <= 1955825129) ##2 !INT_TX && (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (PWDATA >= 2171160066) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) (!INT_TX && (WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##1 (PADDR >= 1777496531) && (PADDR <= 2227289097) ##3 1) |-> ERROR);
assert property(@(posedge PCLK) ((PRDATA >= 1705540043) && (PRDATA <= 1955825129) ##2 !PSLVERR && (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (PWDATA >= 2171160066) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 2226575369) && (PADDR <= 4054031075) && (PRDATA >= 1705540043) && (PRDATA <= 1955825129) ##2 (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (PWDATA >= 2171160066) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##1 (PADDR >= 1777496531) && (PADDR <= 2227289097) ##1 PWRITE ##2 1) |-> ERROR);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##1 (PADDR >= 1777496531) && (PADDR <= 2227289097) ##1 !TX_EMPTY ##2 1) |-> ERROR);
assert property(@(posedge PCLK) ((PADDR >= 1431793578) && (PADDR <= 2135382526) ##1 (PRDATA >= 1705540043) && (PRDATA <= 1955825129) ##2 (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (PWDATA >= 2171160066) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PRDATA >= 1952326632) && (PRDATA <= 2299985938) ##2 !PSLVERR ##1 (PRDATA >= 2361885721) && (PRDATA <= 2568499250)) |-> RX_EMPTY);
assert property(@(posedge PCLK) ((PRDATA >= 1705540043) && (PRDATA <= 1955825129) ##2 !PSLVERR && (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PRDATA >= 1705540043) && (PRDATA <= 1955825129) ##2 !ERROR && (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (PWDATA >= 2171160066) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) (!TX_EMPTY && (WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##1 (PADDR >= 1777496531) && (PADDR <= 2227289097) ##3 1) |-> ERROR);
assert property(@(posedge PCLK) ((PRDATA >= 1952326632) && (PRDATA <= 2299985938) ##1 (PWDATA >= 10325249) && (PWDATA <= 3888476879) ##2 (PRDATA >= 2361885721) && (PRDATA <= 2568499250)) |-> INT_RX);
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1819604440) && (READ_DATA_ON_RX <= 2454185508) ##1 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 1705540043) && (PRDATA <= 1955825129) ##2 !TX_EMPTY && (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (PWDATA >= 2171160066) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1819604440) && (READ_DATA_ON_RX <= 2454185508) ##1 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 1952326632) && (PRDATA <= 2299985938) ##2 !ERROR ##1 (PRDATA >= 2361885721) && (PRDATA <= 2568499250)) |-> RX_EMPTY);
assert property(@(posedge PCLK) (PRESETn ##4 1) |-> (WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) ##1 (PADDR >= 1777496531) && (PADDR <= 2227289097) ##1 !INT_TX ##2 1) |-> PSLVERR);
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) ##4 (PRDATA >= 2155457536) && (PRDATA <= 2194609157)) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) ##4 (PRDATA >= 1748199376) && (PRDATA <= 1994288109)) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) ##4 (READ_DATA_ON_RX >= 1748199376) && (READ_DATA_ON_RX <= 1994288109)) |-> INT_TX);
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) ##4 (WRITE_DATA_ON_TX >= 2459343397) && (WRITE_DATA_ON_TX <= 2477276199)) |-> INT_TX);
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) ##4 (READ_DATA_ON_RX >= 2155457536) && (READ_DATA_ON_RX <= 2194609157)) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) ##4 (WRITE_DATA_ON_TX >= 2459343397) && (WRITE_DATA_ON_TX <= 2477276199)) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) ##4 (PRDATA >= 2155457536) && (PRDATA <= 2194609157)) |-> INT_TX);
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) ##4 (READ_DATA_ON_RX >= 2155457536) && (READ_DATA_ON_RX <= 2194609157)) |-> INT_TX);
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) ##4 (PRDATA >= 1748199376) && (PRDATA <= 1994288109)) |-> INT_TX);
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) ##4 (READ_DATA_ON_RX >= 1748199376) && (READ_DATA_ON_RX <= 1994288109)) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) ##4 (PWDATA >= 2459343397) && (PWDATA <= 2477276199)) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) ##4 (PWDATA >= 2459343397) && (PWDATA <= 2477276199)) |-> INT_TX);
assert property(@(posedge PCLK) ((PRDATA >= 1705540043) && (PRDATA <= 1955825129) ##1 INT_RX ##1 (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (PWDATA >= 2171160066) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) && PWRITE ##1 (PADDR >= 1777496531) && (PADDR <= 2227289097) ##3 1) |-> PSLVERR);
assert property(@(posedge PCLK) ((PRDATA >= 1705540043) && (PRDATA <= 1955825129) ##1 RX_EMPTY ##1 (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PRDATA >= 1705540043) && (PRDATA <= 1955825129) ##1 INT_RX ##1 (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2027622385) && (WRITE_DATA_ON_TX <= 2171160066) && PWRITE ##1 (PADDR >= 1777496531) && (PADDR <= 2227289097) ##3 1) |-> ERROR);
assert property(@(posedge PCLK) ((PRDATA >= 1705540043) && (PRDATA <= 1955825129) ##1 RX_EMPTY ##1 (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (PWDATA >= 2171160066) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 2109497339) && (PADDR <= 2872418902) ##4 (READ_DATA_ON_RX >= 1851633116) && (READ_DATA_ON_RX <= 2021404144)) |-> PENABLE);
assert property(@(posedge PCLK) ((PRDATA >= 1705540043) && (PRDATA <= 1955825129) ##1 !PSELx ##1 (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (PWDATA >= 2171160066) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PRDATA >= 1952326632) && (PRDATA <= 2299985938) ##3 !INT_TX && (PRDATA >= 2361885721) && (PRDATA <= 2568499250)) |-> INT_RX);
assert property(@(posedge PCLK) ((PRDATA >= 1705540043) && (PRDATA <= 1955825129) ##1 (WRITE_DATA_ON_TX >= 2463129637) && (WRITE_DATA_ON_TX <= 2896179801) ##1 (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (PWDATA >= 2171160066) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1952326632) && (READ_DATA_ON_RX <= 2009573871) ##3 (PRDATA >= 2361885721) && (PRDATA <= 2568499250)) |-> RX_EMPTY);
assert property(@(posedge PCLK) ((PRDATA >= 1705540043) && (PRDATA <= 1955825129) ##1 (PRDATA >= 2398556701) && (PRDATA <= 4280254718) ##1 (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (PWDATA >= 2171160066) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223) ##1 (PRDATA >= 1952326632) && (PRDATA <= 2299985938) ##3 (PRDATA >= 2361885721) && (PRDATA <= 2568499250)) |-> INT_RX);
assert property(@(posedge PCLK) (!ERROR ##1 (PRDATA >= 1952326632) && (PRDATA <= 2299985938) ##3 (PRDATA >= 2361885721) && (PRDATA <= 2568499250)) |-> INT_RX);
assert property(@(posedge PCLK) ((PRDATA >= 2447213603) && (PRDATA <= 4288916223) ##1 (PRDATA >= 1952326632) && (PRDATA <= 2299985938) ##3 (PRDATA >= 2361885721) && (PRDATA <= 2568499250)) |-> RX_EMPTY);
assert property(@(posedge PCLK) ((PRDATA >= 1952326632) && (PRDATA <= 2009573871) ##3 (PRDATA >= 2361885721) && (PRDATA <= 2568499250)) |-> INT_RX);
assert property(@(posedge PCLK) ((PRDATA >= 1952326632) && (PRDATA <= 2299985938) ##3 !INT_TX && (PRDATA >= 2361885721) && (PRDATA <= 2568499250)) |-> RX_EMPTY);
assert property(@(posedge PCLK) ((PRDATA >= 1705540043) && (PRDATA <= 1955825129) ##1 (PADDR >= 75542793) && (PADDR <= 2208589319) ##1 (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (PWDATA >= 2171160066) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PRDATA >= 1705540043) && (PRDATA <= 1955825129) ##1 !PSELx ##1 (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) (!PSLVERR ##1 (PRDATA >= 1952326632) && (PRDATA <= 2299985938) ##3 (PRDATA >= 2361885721) && (PRDATA <= 2568499250)) |-> INT_RX);
assert property(@(posedge PCLK) ((PRDATA >= 1705540043) && (PRDATA <= 1955825129) ##1 (READ_DATA_ON_RX >= 2398556701) && (READ_DATA_ON_RX <= 4280254718) ##1 (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (PWDATA >= 2171160066) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PRDATA >= 1952326632) && (PRDATA <= 2299985938) ##1 (READ_DATA_ON_RX >= 2245493771) && (READ_DATA_ON_RX <= 4254302459) ##2 (PRDATA >= 2361885721) && (PRDATA <= 2568499250)) |-> INT_RX);
assert property(@(posedge PCLK) ((PRDATA >= 1705540043) && (PRDATA <= 1955825129) ##1 (PWDATA >= 2463129637) && (PWDATA <= 2896179801) ##1 (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PRDATA >= 2447213603) && (PRDATA <= 4288916223) ##1 (PRDATA >= 1952326632) && (PRDATA <= 2299985938) ##3 (PRDATA >= 2361885721) && (PRDATA <= 2568499250)) |-> INT_RX);
assert property(@(posedge PCLK) ((PRDATA >= 1952326632) && (PRDATA <= 2299985938) ##1 (PRDATA >= 2245493771) && (PRDATA <= 4254302459) ##2 (PRDATA >= 2361885721) && (PRDATA <= 2568499250)) |-> INT_RX);
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223) ##1 (PRDATA >= 1952326632) && (PRDATA <= 2299985938) ##3 (PRDATA >= 2361885721) && (PRDATA <= 2568499250)) |-> RX_EMPTY);
assert property(@(posedge PCLK) ((PRDATA >= 1705540043) && (PRDATA <= 1955825129) ##1 (PWDATA >= 2463129637) && (PWDATA <= 2896179801) ##1 (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (PWDATA >= 2171160066) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PRDATA >= 1705540043) && (PRDATA <= 1955825129) ##1 (WRITE_DATA_ON_TX >= 2463129637) && (WRITE_DATA_ON_TX <= 2896179801) ##1 (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) (!PSLVERR ##1 (PRDATA >= 1952326632) && (PRDATA <= 2299985938) ##3 (PRDATA >= 2361885721) && (PRDATA <= 2568499250)) |-> RX_EMPTY);
assert property(@(posedge PCLK) ((PRDATA >= 1952326632) && (PRDATA <= 2299985938) ##1 (READ_DATA_ON_RX >= 2245493771) && (READ_DATA_ON_RX <= 4254302459) ##2 (PRDATA >= 2361885721) && (PRDATA <= 2568499250)) |-> RX_EMPTY);
assert property(@(posedge PCLK) ((PRDATA >= 1705540043) && (PRDATA <= 1955825129) ##1 (READ_DATA_ON_RX >= 2398556701) && (READ_DATA_ON_RX <= 4280254718) ##1 (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PRDATA >= 1952326632) && (PRDATA <= 2299985938) ##1 (PRDATA >= 2245493771) && (PRDATA <= 4254302459) ##2 (PRDATA >= 2361885721) && (PRDATA <= 2568499250)) |-> RX_EMPTY);
assert property(@(posedge PCLK) (!PWRITE ##1 (WRITE_DATA_ON_TX >= 1729450446) && (WRITE_DATA_ON_TX <= 2136841726) ##3 (READ_DATA_ON_RX >= 2385549852) && (READ_DATA_ON_RX <= 2485496360)) |-> PSELx);
assert property(@(posedge PCLK) ((PRDATA >= 1952326632) && (PRDATA <= 2299985938) ##3 !TX_EMPTY && (PRDATA >= 2361885721) && (PRDATA <= 2568499250)) |-> INT_RX);
assert property(@(posedge PCLK) ((PRDATA >= 1705540043) && (PRDATA <= 1955825129) ##1 (PADDR >= 75542793) && (PADDR <= 2208589319) ##1 (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PRDATA >= 1952326632) && (PRDATA <= 2009573871) ##3 (PRDATA >= 2361885721) && (PRDATA <= 2568499250)) |-> RX_EMPTY);
assert property(@(posedge PCLK) ((PRDATA >= 1705540043) && (PRDATA <= 1955825129) ##1 (PRDATA >= 2398556701) && (PRDATA <= 4280254718) ##1 (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1952326632) && (READ_DATA_ON_RX <= 2009573871) ##3 (PRDATA >= 2361885721) && (PRDATA <= 2568499250)) |-> INT_RX);
assert property(@(posedge PCLK) (!ERROR ##1 (PRDATA >= 1952326632) && (PRDATA <= 2299985938) ##3 (PRDATA >= 2361885721) && (PRDATA <= 2568499250)) |-> RX_EMPTY);
assert property(@(posedge PCLK) ((PRDATA >= 1952326632) && (PRDATA <= 2299985938) ##3 !TX_EMPTY && (PRDATA >= 2361885721) && (PRDATA <= 2568499250)) |-> RX_EMPTY);
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2478465063) && (READ_DATA_ON_RX <= 2478907943)) |-> PSELx);
assert property(@(posedge PCLK) ((PRDATA >= 2483150376) && (PRDATA <= 2485496360)) |-> PSELx);
assert property(@(posedge PCLK) ((PWDATA >= 419368753) && (PWDATA <= 541580608) && (READ_DATA_ON_RX >= 2385549852) && (READ_DATA_ON_RX <= 2485496360)) |-> PSELx);
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2483150376) && (READ_DATA_ON_RX <= 2485496360)) |-> PSELx);
assert property(@(posedge PCLK) ((PRDATA >= 2422775840) && (PRDATA <= 2425788449)) |-> PSELx);
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2422775840) && (READ_DATA_ON_RX <= 2425788449)) |-> PSELx);
assert property(@(posedge PCLK) ((PADDR >= 2519284268) && (PADDR <= 2937781342) && (READ_DATA_ON_RX >= 2385549852) && (READ_DATA_ON_RX <= 2485496360)) |-> PSELx);
assert property(@(posedge PCLK) ((PRDATA >= 2478465063) && (PRDATA <= 2478907943)) |-> PSELx);
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2385549852) && (READ_DATA_ON_RX <= 2485496360) && (WRITE_DATA_ON_TX >= 419368753) && (WRITE_DATA_ON_TX <= 541580608)) |-> PSELx);
assert property(@(posedge PCLK) ((PRDATA >= 1705540043) && (PRDATA <= 1955825129) ##1 (READ_DATA_ON_RX >= 2135447550) && (READ_DATA_ON_RX <= 4280254718) ##1 (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PRDATA >= 1705540043) && (PRDATA <= 1955825129) ##1 (READ_DATA_ON_RX >= 2135447550) && (READ_DATA_ON_RX <= 4280254718) ##1 (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (PWDATA >= 2171160066) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1357918625) && (WRITE_DATA_ON_TX <= 1987724780) ##1 (READ_DATA_ON_RX >= 2385549852) && (READ_DATA_ON_RX <= 2485496360)) |-> PSELx);
assert property(@(posedge PCLK) ((PRDATA >= 1705540043) && (PRDATA <= 1955825129) ##1 !TX_EMPTY ##1 (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (PWDATA >= 2171160066) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PRDATA >= 1705540043) && (PRDATA <= 1955825129) ##1 (PRDATA >= 2135447550) && (PRDATA <= 4280254718) ##1 (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 1357918625) && (PWDATA <= 1987724780) ##1 (READ_DATA_ON_RX >= 2385549852) && (READ_DATA_ON_RX <= 2485496360)) |-> PSELx);
assert property(@(posedge PCLK) ((PRDATA >= 1705540043) && (PRDATA <= 1955825129) ##1 (PRDATA >= 2135447550) && (PRDATA <= 4280254718) ##1 (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (PWDATA >= 2171160066) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 1309887388) && (PWDATA <= 1843535323) ##1 (READ_DATA_ON_RX >= 2385549852) && (READ_DATA_ON_RX <= 2485496360)) |-> PSELx);
assert property(@(posedge PCLK) ((PRDATA >= 1952326632) && (PRDATA <= 2299985938) ##2 (PADDR >= 133216527) && (PADDR <= 3786868931) ##1 (PRDATA >= 2361885721) && (PRDATA <= 2568499250)) |-> RX_EMPTY);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1309887388) && (WRITE_DATA_ON_TX <= 1843535323) ##1 (READ_DATA_ON_RX >= 2385549852) && (READ_DATA_ON_RX <= 2485496360)) |-> PSELx);
assert property(@(posedge PCLK) ((PRDATA >= 1705540043) && (PRDATA <= 1955825129) ##1 !INT_TX ##1 (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (PWDATA >= 2171160066) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PRDATA >= 1705540043) && (PRDATA <= 1955825129) ##1 (PADDR >= 75542793) && (PADDR <= 1744451023) ##1 (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PRDATA >= 1705540043) && (PRDATA <= 1955825129) ##1 !TX_EMPTY ##1 (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PRDATA >= 1705540043) && (PRDATA <= 1955825129) ##1 !INT_TX ##1 (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PRDATA >= 1705540043) && (PRDATA <= 1955825129) ##1 (PADDR >= 75542793) && (PADDR <= 1744451023) ##1 (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (PWDATA >= 2171160066) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PRDATA >= 1952326632) && (PRDATA <= 2299985938) ##2 (PADDR >= 133216527) && (PADDR <= 3786868931) ##1 (PRDATA >= 2361885721) && (PRDATA <= 2568499250)) |-> INT_RX);
assert property(@(posedge PCLK) ((PADDR >= 2200378886) && (PADDR <= 2363662361) ##1 (READ_DATA_ON_RX >= 2052327924) && (READ_DATA_ON_RX <= 2071876598) ##1 (READ_DATA_ON_RX >= 2881591383) && (READ_DATA_ON_RX <= 4130446060) ##2 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 2148852224));
assert property(@(posedge PCLK) ((PADDR >= 2200378886) && (PADDR <= 2363662361) ##1 (READ_DATA_ON_RX >= 2052327924) && (READ_DATA_ON_RX <= 2071876598) ##1 !PSELx ##2 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 2148852224));
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) ##2 (PADDR >= 2204174854) && (PADDR <= 2413729823) ##2 1) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((PADDR >= 2200378886) && (PADDR <= 2363662361) ##1 (READ_DATA_ON_RX >= 2052327924) && (READ_DATA_ON_RX <= 2071876598) ##1 !PSELx ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 2148852224));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1860815325) && (WRITE_DATA_ON_TX <= 1863188446)) |-> PENABLE);
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1952326632) && (READ_DATA_ON_RX <= 2299985938) ##4 (READ_DATA_ON_RX >= 2385549852) && (READ_DATA_ON_RX <= 2485496360)) |-> PSELx);
assert property(@(posedge PCLK) ((PADDR >= 2200378886) && (PADDR <= 2363662361) ##1 (READ_DATA_ON_RX >= 2052327924) && (READ_DATA_ON_RX <= 2071876598) ##1 (READ_DATA_ON_RX >= 2881591383) && (READ_DATA_ON_RX <= 4130446060) ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 2148852224));
assert property(@(posedge PCLK) ((PRDATA >= 2042566131) && (PRDATA <= 2044006899) ##4 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 2148852224));
assert property(@(posedge PCLK) ((PADDR >= 2200378886) && (PADDR <= 2363662361) ##1 (READ_DATA_ON_RX >= 2052327924) && (READ_DATA_ON_RX <= 2071876598) ##3 RX_EMPTY) |-> (PWDATA >= 0) && (PWDATA <= 2148852224));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2042566131) && (READ_DATA_ON_RX <= 2044006899) ##4 1) |-> (PWDATA >= 0) && (PWDATA <= 2148852224));
assert property(@(posedge PCLK) ((PADDR >= 2200378886) && (PADDR <= 2363662361) ##1 (READ_DATA_ON_RX >= 2052327924) && (READ_DATA_ON_RX <= 2071876598) ##3 INT_RX) |-> (PWDATA >= 0) && (PWDATA <= 2148852224));
assert property(@(posedge PCLK) ((PRDATA >= 1974121963) && (PRDATA <= 1979392491)) |-> PENABLE);
assert property(@(posedge PCLK) ((PWDATA >= 1860815325) && (PWDATA <= 1863188446)) |-> PENABLE);
assert property(@(posedge PCLK) ((PRDATA >= 2042566131) && (PRDATA <= 2044006899) ##4 1) |-> (PWDATA >= 0) && (PWDATA <= 2148852224));
assert property(@(posedge PCLK) ((PADDR >= 2200378886) && (PADDR <= 2363662361) ##1 (READ_DATA_ON_RX >= 2052327924) && (READ_DATA_ON_RX <= 2071876598) ##3 RX_EMPTY) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 2148852224));
assert property(@(posedge PCLK) ((PRDATA >= 1955825129) && (PRDATA <= 1959617513)) |-> PENABLE);
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1947286504) && (READ_DATA_ON_RX <= 1947388904)) |-> PENABLE);
assert property(@(posedge PCLK) ((PADDR >= 2200378886) && (PADDR <= 2363662361) ##1 (READ_DATA_ON_RX >= 2052327924) && (READ_DATA_ON_RX <= 2071876598) ##3 INT_RX) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 2148852224));
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) ##2 (PADDR >= 2204174854) && (PADDR <= 2413729823) ##2 1) |-> INT_TX);
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1974121963) && (READ_DATA_ON_RX <= 1979392491)) |-> PENABLE);
assert property(@(posedge PCLK) ((PRDATA >= 1952326632) && (PRDATA <= 2299985938) ##4 (READ_DATA_ON_RX >= 2385549852) && (READ_DATA_ON_RX <= 2485496360)) |-> PSELx);
assert property(@(posedge PCLK) ((PRDATA >= 1947286504) && (PRDATA <= 1947388904)) |-> PENABLE);
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2042566131) && (READ_DATA_ON_RX <= 2044006899) ##4 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 2148852224));
assert property(@(posedge PCLK) ((PADDR >= 2200378886) && (PADDR <= 2363662361) ##1 (READ_DATA_ON_RX >= 2052327924) && (READ_DATA_ON_RX <= 2071876598) ##1 (PRDATA >= 2881591383) && (PRDATA <= 4130446060) ##2 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 2148852224));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1955825129) && (READ_DATA_ON_RX <= 1959617513)) |-> PENABLE);
assert property(@(posedge PCLK) ((PADDR >= 2200378886) && (PADDR <= 2363662361) ##1 (READ_DATA_ON_RX >= 2052327924) && (READ_DATA_ON_RX <= 2071876598) ##1 (PRDATA >= 2881591383) && (PRDATA <= 4130446060) ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 2148852224));
assert property(@(posedge PCLK) (!INT_TX ##1 (PRDATA >= 1705540043) && (PRDATA <= 1955825129) ##2 (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (PWDATA >= 2171160066) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) (!PSELx ##2 (PRDATA >= 1705540043) && (PRDATA <= 1955825129) ##2 (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (PWDATA >= 2171160066) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) (!INT_TX ##1 (PRDATA >= 1705540043) && (PRDATA <= 1955825129) ##2 (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) (!TX_EMPTY ##1 (PRDATA >= 1705540043) && (PRDATA <= 1955825129) ##2 (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (PWDATA >= 2171160066) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PRDATA >= 1705540043) && (PRDATA <= 1955825129) ##1 !PENABLE ##1 (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) (!PSELx ##2 (PRDATA >= 1705540043) && (PRDATA <= 1955825129) ##2 (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) (!TX_EMPTY ##1 (PRDATA >= 1705540043) && (PRDATA <= 1955825129) ##2 (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) (ERROR ##1 (PWDATA >= 1987724780) && (PWDATA <= 2255374348) ##1 (READ_DATA_ON_RX >= 1851633116) && (READ_DATA_ON_RX <= 2021404144)) |-> PENABLE);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1729450446) && (WRITE_DATA_ON_TX <= 2136841726) ##1 (PRDATA >= 1508872115) && (PRDATA <= 2084679672) ##2 (READ_DATA_ON_RX >= 2385549852) && (READ_DATA_ON_RX <= 2485496360)) |-> PSELx);
assert property(@(posedge PCLK) ((PADDR >= 2493026857) && (PADDR <= 2519284268) ##1 (READ_DATA_ON_RX >= 2070481398) && (READ_DATA_ON_RX <= 2306808850) ##3 1) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1729450446) && (WRITE_DATA_ON_TX <= 2136841726) ##1 (READ_DATA_ON_RX >= 1508872115) && (READ_DATA_ON_RX <= 2084679672) ##2 (READ_DATA_ON_RX >= 2385549852) && (READ_DATA_ON_RX <= 2485496360)) |-> PSELx);
assert property(@(posedge PCLK) ((PRDATA >= 1705540043) && (PRDATA <= 1955825129) ##1 !PENABLE ##1 (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (PWDATA >= 2171160066) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) (PSLVERR ##1 (PWDATA >= 1987724780) && (PWDATA <= 2255374348) ##1 (READ_DATA_ON_RX >= 1851633116) && (READ_DATA_ON_RX <= 2021404144)) |-> PENABLE);
assert property(@(posedge PCLK) ((PADDR >= 2493026857) && (PADDR <= 2519284268) ##1 (READ_DATA_ON_RX >= 2070481398) && (READ_DATA_ON_RX <= 2306808850) ##3 1) |-> INT_TX);
assert property(@(posedge PCLK) ((PADDR >= 2200378886) && (PADDR <= 2363662361) ##1 (READ_DATA_ON_RX >= 2052327924) && (READ_DATA_ON_RX <= 2071876598) && ERROR ##3 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 2148852224));
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) ##2 (PADDR >= 1928653797) && (PADDR <= 2011935215) ##2 1) |-> INT_TX);
assert property(@(posedge PCLK) ((PADDR >= 2200378886) && (PADDR <= 2363662361) ##1 (READ_DATA_ON_RX >= 2052327924) && (READ_DATA_ON_RX <= 2071876598) ##2 (PWDATA >= 3109296242) && (PWDATA <= 3790947011) ##1 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 2148852224));
assert property(@(posedge PCLK) ((PADDR >= 2200378886) && (PADDR <= 2363662361) ##1 (READ_DATA_ON_RX >= 2052327924) && (READ_DATA_ON_RX <= 2071876598) && PSLVERR ##3 1) |-> (PWDATA >= 0) && (PWDATA <= 2148852224));
assert property(@(posedge PCLK) ((PADDR >= 2200378886) && (PADDR <= 2363662361) ##1 (READ_DATA_ON_RX >= 2052327924) && (READ_DATA_ON_RX <= 2071876598) && ERROR ##3 1) |-> (PWDATA >= 0) && (PWDATA <= 2148852224));
assert property(@(posedge PCLK) ((PADDR >= 2200378886) && (PADDR <= 2363662361) ##1 (READ_DATA_ON_RX >= 2052327924) && (READ_DATA_ON_RX <= 2071876598) ##2 (PRDATA >= 485977401) && (PRDATA <= 2738390598) ##1 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 2148852224));
assert property(@(posedge PCLK) ((PADDR >= 2200378886) && (PADDR <= 2363662361) ##1 (READ_DATA_ON_RX >= 2052327924) && (READ_DATA_ON_RX <= 2071876598) ##2 (WRITE_DATA_ON_TX >= 3109296242) && (WRITE_DATA_ON_TX <= 3790947011) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 2148852224));
assert property(@(posedge PCLK) ((PADDR >= 2200378886) && (PADDR <= 2363662361) && (READ_DATA_ON_RX >= 131576591) && (READ_DATA_ON_RX <= 4239156473) ##1 (READ_DATA_ON_RX >= 2052327924) && (READ_DATA_ON_RX <= 2071876598) ##3 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 2148852224));
assert property(@(posedge PCLK) ((PADDR >= 2200378886) && (PADDR <= 2363662361) ##1 !INT_TX && (READ_DATA_ON_RX >= 2052327924) && (READ_DATA_ON_RX <= 2071876598) ##3 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 2148852224));
assert property(@(posedge PCLK) ((PADDR >= 2200378886) && (PADDR <= 2363662361) ##1 (READ_DATA_ON_RX >= 2052327924) && (READ_DATA_ON_RX <= 2071876598) ##2 (PRDATA >= 485977401) && (PRDATA <= 2738390598) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 2148852224));
assert property(@(posedge PCLK) ((PADDR >= 2200378886) && (PADDR <= 2363662361) ##1 (READ_DATA_ON_RX >= 2052327924) && (READ_DATA_ON_RX <= 2071876598) && PSLVERR ##3 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 2148852224));
assert property(@(posedge PCLK) ((PADDR >= 2200378886) && (PADDR <= 2363662361) ##1 (READ_DATA_ON_RX >= 2052327924) && (READ_DATA_ON_RX <= 2071876598) ##2 (WRITE_DATA_ON_TX >= 3109296242) && (WRITE_DATA_ON_TX <= 3790947011) ##1 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 2148852224));
assert property(@(posedge PCLK) ((PADDR >= 2200378886) && (PADDR <= 2363662361) ##1 !INT_TX && (READ_DATA_ON_RX >= 2052327924) && (READ_DATA_ON_RX <= 2071876598) ##3 1) |-> (PWDATA >= 0) && (PWDATA <= 2148852224));
assert property(@(posedge PCLK) ((PRDATA >= 2194609157) && (PRDATA <= 2378019867) ##4 (READ_DATA_ON_RX >= 2385549852) && (READ_DATA_ON_RX <= 2485496360)) |-> PSELx);
assert property(@(posedge PCLK) ((PADDR >= 2200378886) && (PADDR <= 2363662361) && (PRDATA >= 131576591) && (PRDATA <= 4239156473) ##1 (READ_DATA_ON_RX >= 2052327924) && (READ_DATA_ON_RX <= 2071876598) ##3 1) |-> (PWDATA >= 0) && (PWDATA <= 2148852224));
assert property(@(posedge PCLK) ((PADDR >= 2200378886) && (PADDR <= 2363662361) ##1 (READ_DATA_ON_RX >= 2052327924) && (READ_DATA_ON_RX <= 2071876598) ##2 (PWDATA >= 3109296242) && (PWDATA <= 3790947011) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 2148852224));
assert property(@(posedge PCLK) ((PADDR >= 2200378886) && (PADDR <= 2363662361) ##1 !TX_EMPTY && (READ_DATA_ON_RX >= 2052327924) && (READ_DATA_ON_RX <= 2071876598) ##3 1) |-> (PWDATA >= 0) && (PWDATA <= 2148852224));
assert property(@(posedge PCLK) ((PADDR >= 2200378886) && (PADDR <= 2363662361) ##2 (PADDR >= 2194627589) && (PADDR <= 2332673046) ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 2148852224));
assert property(@(posedge PCLK) ((PADDR >= 2200378886) && (PADDR <= 2363662361) ##1 (READ_DATA_ON_RX >= 2052327924) && (READ_DATA_ON_RX <= 2071876598) ##2 (READ_DATA_ON_RX >= 485977401) && (READ_DATA_ON_RX <= 2738390598) ##1 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 2148852224));
assert property(@(posedge PCLK) ((PADDR >= 2200378886) && (PADDR <= 2363662361) ##1 (READ_DATA_ON_RX >= 2052327924) && (READ_DATA_ON_RX <= 2071876598) ##2 (READ_DATA_ON_RX >= 485977401) && (READ_DATA_ON_RX <= 2738390598) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 2148852224));
assert property(@(posedge PCLK) ((PADDR >= 2200378886) && (PADDR <= 2363662361) ##2 (PADDR >= 2194627589) && (PADDR <= 2332673046) ##2 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 2148852224));
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) ##2 (PADDR >= 2626010681) && (PADDR <= 2665887293) ##2 1) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((PADDR >= 2200378886) && (PADDR <= 2363662361) && (READ_DATA_ON_RX >= 131576591) && (READ_DATA_ON_RX <= 4239156473) ##1 (READ_DATA_ON_RX >= 2052327924) && (READ_DATA_ON_RX <= 2071876598) ##3 1) |-> (PWDATA >= 0) && (PWDATA <= 2148852224));
assert property(@(posedge PCLK) ((PADDR >= 2200378886) && (PADDR <= 2363662361) && (PRDATA >= 131576591) && (PRDATA <= 4239156473) ##1 (READ_DATA_ON_RX >= 2052327924) && (READ_DATA_ON_RX <= 2071876598) ##3 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 2148852224));
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) ##2 (PADDR >= 2626010681) && (PADDR <= 2665887293) ##2 1) |-> INT_TX);
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) ##2 (PADDR >= 1928653797) && (PADDR <= 2011935215) ##2 1) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2194609157) && (READ_DATA_ON_RX <= 2378019867) ##4 (READ_DATA_ON_RX >= 2385549852) && (READ_DATA_ON_RX <= 2485496360)) |-> PSELx);
assert property(@(posedge PCLK) ((PADDR >= 2200378886) && (PADDR <= 2363662361) ##1 !TX_EMPTY && (READ_DATA_ON_RX >= 2052327924) && (READ_DATA_ON_RX <= 2071876598) ##3 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 2148852224));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1729450446) && (WRITE_DATA_ON_TX <= 2136841726) ##1 (PRDATA >= 104868620) && (PRDATA <= 1792664021) ##2 (READ_DATA_ON_RX >= 2385549852) && (READ_DATA_ON_RX <= 2485496360)) |-> PSELx);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1729450446) && (WRITE_DATA_ON_TX <= 2136841726) ##1 (READ_DATA_ON_RX >= 104868620) && (READ_DATA_ON_RX <= 1792664021) ##2 (READ_DATA_ON_RX >= 2385549852) && (READ_DATA_ON_RX <= 2485496360)) |-> PSELx);
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1402372519) && (READ_DATA_ON_RX <= 2111679483) ##1 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 2200378886) && (PADDR <= 2363662361) ##2 (WRITE_DATA_ON_TX >= 2282139664) && (WRITE_DATA_ON_TX <= 2333968406) ##2 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 2148852224));
assert property(@(posedge PCLK) ((PADDR >= 2200378886) && (PADDR <= 2363662361) ##2 (PWDATA >= 2282139664) && (PWDATA <= 2333968406) ##2 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 2148852224));
assert property(@(posedge PCLK) ((PRDATA >= 1402372519) && (PRDATA <= 2111679483) ##1 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1402372519) && (READ_DATA_ON_RX <= 2111679483) ##1 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 2200378886) && (PADDR <= 2363662361) ##2 (WRITE_DATA_ON_TX >= 2282139664) && (WRITE_DATA_ON_TX <= 2333968406) ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 2148852224));
assert property(@(posedge PCLK) ((PRDATA >= 1402372519) && (PRDATA <= 2111679483) ##1 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 2200378886) && (PADDR <= 2363662361) ##2 (PWDATA >= 2282139664) && (PWDATA <= 2333968406) ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 2148852224));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2569281586) ##3 (READ_DATA_ON_RX >= 1797362134) && (READ_DATA_ON_RX <= 1992671725)) |-> PWRITE);
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2569281586) ##3 (PRDATA >= 1797362134) && (PRDATA <= 1992671725)) |-> PWRITE);
assert property(@(posedge PCLK) (!PWRITE ##1 (PRDATA >= 1952326632) && (PRDATA <= 2299985938) ##3 (PRDATA >= 2361885721) && (PRDATA <= 2568499250)) |-> INT_RX);
assert property(@(posedge PCLK) ((PADDR >= 2544280623) && (PADDR <= 2591776308) ##1 (READ_DATA_ON_RX >= 2070481398) && (READ_DATA_ON_RX <= 2306808850) ##3 1) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1729450446) && (WRITE_DATA_ON_TX <= 2136841726) ##1 (PADDR >= 2895595609) && (PADDR <= 3231916673) ##2 (READ_DATA_ON_RX >= 2385549852) && (READ_DATA_ON_RX <= 2485496360)) |-> PSELx);
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 3639922353) && (READ_DATA_ON_RX <= 4288916223) ##1 (WRITE_DATA_ON_TX >= 1729450446) && (WRITE_DATA_ON_TX <= 2136841726) ##3 (READ_DATA_ON_RX >= 2385549852) && (READ_DATA_ON_RX <= 2485496360)) |-> PSELx);
assert property(@(posedge PCLK) (!PWRITE ##1 (PRDATA >= 1952326632) && (PRDATA <= 2299985938) ##3 (PRDATA >= 2361885721) && (PRDATA <= 2568499250)) |-> RX_EMPTY);
assert property(@(posedge PCLK) ((PADDR >= 2544280623) && (PADDR <= 2591776308) ##1 (READ_DATA_ON_RX >= 2070481398) && (READ_DATA_ON_RX <= 2306808850) ##3 1) |-> INT_TX);
assert property(@(posedge PCLK) ((PRDATA >= 3639922353) && (PRDATA <= 4288916223) ##1 (WRITE_DATA_ON_TX >= 1729450446) && (WRITE_DATA_ON_TX <= 2136841726) ##3 (READ_DATA_ON_RX >= 2385549852) && (READ_DATA_ON_RX <= 2485496360)) |-> PSELx);
assert property(@(posedge PCLK) ((PRDATA >= 2447213603) && (PRDATA <= 2711580739) ##4 (PWDATA >= 2121451004) && (PWDATA <= 2255374348)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((PRDATA >= 2134552062) && (PRDATA <= 2361885721) ##4 (READ_DATA_ON_RX >= 2385549852) && (READ_DATA_ON_RX <= 2485496360)) |-> PSELx);
assert property(@(posedge PCLK) ((PADDR >= 2200378886) && (PADDR <= 2363662361) ##3 (PRDATA >= 1462994350) && (PRDATA <= 1508872115) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 2148852224));
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) ##3 (PWDATA >= 3126165108) && (PWDATA <= 3262854276) ##1 1) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((PADDR >= 2200378886) && (PADDR <= 2363662361) ##3 (READ_DATA_ON_RX >= 1462994350) && (READ_DATA_ON_RX <= 1508872115) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 2148852224));
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) ##3 (PWDATA >= 3126165108) && (PWDATA <= 3262854276) ##1 1) |-> INT_TX);
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2361885721) ##4 (READ_DATA_ON_RX >= 2385549852) && (READ_DATA_ON_RX <= 2485496360)) |-> PSELx);
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) ##3 (WRITE_DATA_ON_TX >= 3126165108) && (WRITE_DATA_ON_TX <= 3262854276) ##1 1) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 2711580739) ##4 (PWDATA >= 2121451004) && (PWDATA <= 2255374348)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) ##3 (WRITE_DATA_ON_TX >= 3126165108) && (WRITE_DATA_ON_TX <= 3262854276) ##1 1) |-> INT_TX);
assert property(@(posedge PCLK) ((PADDR >= 2200378886) && (PADDR <= 2363662361) ##3 (READ_DATA_ON_RX >= 1462994350) && (READ_DATA_ON_RX <= 1508872115) ##1 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 2148852224));
assert property(@(posedge PCLK) ((PADDR >= 2200378886) && (PADDR <= 2363662361) ##3 (PRDATA >= 1462994350) && (PRDATA <= 1508872115) ##1 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 2148852224));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 10325249) && (WRITE_DATA_ON_TX <= 1738241999) ##1 (PRDATA >= 1952326632) && (PRDATA <= 2299985938) ##3 (PRDATA >= 2361885721) && (PRDATA <= 2568499250)) |-> RX_EMPTY);
assert property(@(posedge PCLK) ((PWDATA >= 10325249) && (PWDATA <= 1738241999) ##1 (PRDATA >= 1952326632) && (PRDATA <= 2299985938) ##3 (PRDATA >= 2361885721) && (PRDATA <= 2568499250)) |-> RX_EMPTY);
assert property(@(posedge PCLK) (PSELx ##1 (PRDATA >= 1705540043) && (PRDATA <= 1955825129) ##2 (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (PWDATA >= 2171160066) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) (!PENABLE ##1 (PRDATA >= 1705540043) && (PRDATA <= 1955825129) ##2 (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (PWDATA >= 2171160066) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 0) && (PADDR <= 1861039069) ##1 (PRDATA >= 1705540043) && (PRDATA <= 1955825129) ##2 (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (PWDATA >= 2171160066) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 2453870116) && (PADDR <= 2519284268) ##1 (READ_DATA_ON_RX >= 2070481398) && (READ_DATA_ON_RX <= 2306808850) ##3 1) |-> INT_TX);
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2057572341) ##3 (PWDATA >= 2121451004) && (PWDATA <= 2255374348)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((PRDATA >= 3806070469) && (PRDATA <= 4288916223) ##1 (WRITE_DATA_ON_TX >= 1729450446) && (WRITE_DATA_ON_TX <= 2136841726) ##3 (READ_DATA_ON_RX >= 2385549852) && (READ_DATA_ON_RX <= 2485496360)) |-> PSELx);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 10325249) && (WRITE_DATA_ON_TX <= 1738241999) ##1 (PRDATA >= 1952326632) && (PRDATA <= 2299985938) ##3 (PRDATA >= 2361885721) && (PRDATA <= 2568499250)) |-> INT_RX);
assert property(@(posedge PCLK) (!PENABLE ##1 (PRDATA >= 1705540043) && (PRDATA <= 1955825129) ##2 (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) (!RX_EMPTY ##1 (PWDATA >= 1987724780) && (PWDATA <= 2255374348) ##1 (READ_DATA_ON_RX >= 1851633116) && (READ_DATA_ON_RX <= 2021404144)) |-> PENABLE);
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 3806070469) && (READ_DATA_ON_RX <= 4288916223) ##1 (WRITE_DATA_ON_TX >= 1729450446) && (WRITE_DATA_ON_TX <= 2136841726) ##3 (READ_DATA_ON_RX >= 2385549852) && (READ_DATA_ON_RX <= 2485496360)) |-> PSELx);
assert property(@(posedge PCLK) ((PADDR >= 2453870116) && (PADDR <= 2519284268) ##1 (READ_DATA_ON_RX >= 2070481398) && (READ_DATA_ON_RX <= 2306808850) ##3 1) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((PWDATA >= 10325249) && (PWDATA <= 1738241999) ##1 (PRDATA >= 1952326632) && (PRDATA <= 2299985938) ##3 (PRDATA >= 2361885721) && (PRDATA <= 2568499250)) |-> INT_RX);
assert property(@(posedge PCLK) ((PADDR >= 0) && (PADDR <= 1861039069) ##1 (PRDATA >= 1705540043) && (PRDATA <= 1955825129) ##2 (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) (!INT_RX ##1 (PWDATA >= 1987724780) && (PWDATA <= 2255374348) ##1 (READ_DATA_ON_RX >= 1851633116) && (READ_DATA_ON_RX <= 2021404144)) |-> PENABLE);
assert property(@(posedge PCLK) (PSELx ##1 (PRDATA >= 1705540043) && (PRDATA <= 1955825129) ##2 (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 2200378886) && (PADDR <= 2273974287) ##1 (READ_DATA_ON_RX >= 2052327924) && (READ_DATA_ON_RX <= 2071876598) ##3 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 2148852224));
assert property(@(posedge PCLK) ((PADDR >= 2200378886) && (PADDR <= 2363662361) ##4 (PADDR >= 2177963523) && (PADDR <= 2263703565)) |-> (PWDATA >= 0) && (PWDATA <= 2148852224));
assert property(@(posedge PCLK) ((PADDR >= 2200378886) && (PADDR <= 2363662361) ##4 (PADDR >= 2177963523) && (PADDR <= 2263703565)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 2148852224));
assert property(@(posedge PCLK) ((PADDR >= 2200378886) && (PADDR <= 2273974287) ##1 (READ_DATA_ON_RX >= 2052327924) && (READ_DATA_ON_RX <= 2071876598) ##3 1) |-> (PWDATA >= 0) && (PWDATA <= 2148852224));
assert property(@(posedge PCLK) (!RX_EMPTY ##3 (PWDATA >= 1987724780) && (PWDATA <= 2255374348) ##1 (READ_DATA_ON_RX >= 1851633116) && (READ_DATA_ON_RX <= 2021404144)) |-> PENABLE);
assert property(@(posedge PCLK) (!INT_RX ##3 (PWDATA >= 1987724780) && (PWDATA <= 2255374348) ##1 (READ_DATA_ON_RX >= 1851633116) && (READ_DATA_ON_RX <= 2021404144)) |-> PENABLE);
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) ##1 (READ_DATA_ON_RX >= 2070481398) && (READ_DATA_ON_RX <= 2306808850) ##2 PSELx ##1 1) |-> INT_TX);
assert property(@(posedge PCLK) (PRESETn ##1 1) |-> INT_TX);
assert property(@(posedge PCLK) (PRESETn ##1 1) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1729450446) && (WRITE_DATA_ON_TX <= 2136841726) ##1 (PADDR >= 2646662203) && (PADDR <= 3231916673) ##2 (READ_DATA_ON_RX >= 2385549852) && (READ_DATA_ON_RX <= 2485496360)) |-> PSELx);
assert property(@(posedge PCLK) (PRESETn ##4 1) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) ##1 (READ_DATA_ON_RX >= 2070481398) && (READ_DATA_ON_RX <= 2306808850) ##2 PSELx ##1 1) |-> TX_EMPTY);
assert property(@(posedge PCLK) (PRESETn ##4 1) |-> INT_TX);
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 2748751431) ##4 (PWDATA >= 2121451004) && (PWDATA <= 2255374348)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((PRDATA >= 2447213603) && (PRDATA <= 2748751431) ##4 (PWDATA >= 2121451004) && (PWDATA <= 2255374348)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) ##1 (READ_DATA_ON_RX >= 2070481398) && (READ_DATA_ON_RX <= 2306808850) ##3 !PWRITE) |-> INT_TX);
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2019717616) ##3 (PWDATA >= 2121451004) && (PWDATA <= 2255374348)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) ##1 (READ_DATA_ON_RX >= 2070481398) && (READ_DATA_ON_RX <= 2306808850) ##3 !PSELx) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) ##1 (READ_DATA_ON_RX >= 2070481398) && (READ_DATA_ON_RX <= 2306808850) ##1 !PSLVERR ##2 1) |-> INT_TX);
assert property(@(posedge PCLK) (!PWRITE && (WRITE_DATA_ON_TX >= 1729450446) && (WRITE_DATA_ON_TX <= 2136841726) ##3 (READ_DATA_ON_RX >= 2385549852) && (READ_DATA_ON_RX <= 2485496360)) |-> PSELx);
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) ##1 (READ_DATA_ON_RX >= 2070481398) && (READ_DATA_ON_RX <= 2306808850) ##3 !PENABLE) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) && PENABLE ##1 (READ_DATA_ON_RX >= 2070481398) && (READ_DATA_ON_RX <= 2306808850) ##3 1) |-> INT_TX);
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) ##1 (READ_DATA_ON_RX >= 2070481398) && (READ_DATA_ON_RX <= 2306808850) ##3 !PWRITE) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) ##1 (READ_DATA_ON_RX >= 2070481398) && (READ_DATA_ON_RX <= 2306808850) ##1 !ERROR ##2 1) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) ##1 (READ_DATA_ON_RX >= 2070481398) && (READ_DATA_ON_RX <= 2306808850) ##1 !ERROR ##2 1) |-> INT_TX);
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) && PENABLE ##1 (READ_DATA_ON_RX >= 2070481398) && (READ_DATA_ON_RX <= 2306808850) ##3 1) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) ##1 (READ_DATA_ON_RX >= 2070481398) && (READ_DATA_ON_RX <= 2306808850) ##3 !PENABLE) |-> INT_TX);
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) ##1 (READ_DATA_ON_RX >= 2070481398) && (READ_DATA_ON_RX <= 2306808850) ##3 !PSELx) |-> INT_TX);
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) ##1 (READ_DATA_ON_RX >= 2070481398) && (READ_DATA_ON_RX <= 2306808850) ##1 !PSLVERR ##2 1) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) ##1 !PSELx && (READ_DATA_ON_RX >= 2070481398) && (READ_DATA_ON_RX <= 2306808850) ##3 1) |-> INT_TX);
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) ##1 !PENABLE && (READ_DATA_ON_RX >= 2070481398) && (READ_DATA_ON_RX <= 2306808850) ##3 1) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((PADDR >= 1899630562) && (PADDR <= 2372197914) ##4 (READ_DATA_ON_RX >= 2385549852) && (READ_DATA_ON_RX <= 2485496360)) |-> PSELx);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1869080542) && (WRITE_DATA_ON_TX <= 1996566510) ##3 (READ_DATA_ON_RX >= 2385549852) && (READ_DATA_ON_RX <= 2485496360)) |-> PSELx);
assert property(@(posedge PCLK) ((PWDATA >= 1869080542) && (PWDATA <= 1996566510) ##3 (READ_DATA_ON_RX >= 2385549852) && (READ_DATA_ON_RX <= 2485496360)) |-> PSELx);
assert property(@(posedge PCLK) (!PSLVERR && (PADDR >= 2382711836) && (PADDR <= 2591776308) ##1 (READ_DATA_ON_RX >= 2070481398) && (READ_DATA_ON_RX <= 2306808850) ##3 1) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) ##1 !PSELx && (READ_DATA_ON_RX >= 2070481398) && (READ_DATA_ON_RX <= 2306808850) ##3 1) |-> TX_EMPTY);
assert property(@(posedge PCLK) (!PSLVERR && (PADDR >= 2382711836) && (PADDR <= 2591776308) ##1 (READ_DATA_ON_RX >= 2070481398) && (READ_DATA_ON_RX <= 2306808850) ##3 1) |-> INT_TX);
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2591776308) ##1 !PENABLE && (READ_DATA_ON_RX >= 2070481398) && (READ_DATA_ON_RX <= 2306808850) ##3 1) |-> INT_TX);
assert property(@(posedge PCLK) (!ERROR && (PADDR >= 2382711836) && (PADDR <= 2591776308) ##1 (READ_DATA_ON_RX >= 2070481398) && (READ_DATA_ON_RX <= 2306808850) ##3 1) |-> INT_TX);
assert property(@(posedge PCLK) (!TX_EMPTY && (WRITE_DATA_ON_TX >= 1729450446) && (WRITE_DATA_ON_TX <= 2136841726) ##3 (READ_DATA_ON_RX >= 2385549852) && (READ_DATA_ON_RX <= 2485496360)) |-> PSELx);
assert property(@(posedge PCLK) (!PSLVERR && (WRITE_DATA_ON_TX >= 1729450446) && (WRITE_DATA_ON_TX <= 2136841726) ##3 (READ_DATA_ON_RX >= 2385549852) && (READ_DATA_ON_RX <= 2485496360)) |-> PSELx);
assert property(@(posedge PCLK) (!ERROR && (WRITE_DATA_ON_TX >= 1729450446) && (WRITE_DATA_ON_TX <= 2136841726) ##3 (READ_DATA_ON_RX >= 2385549852) && (READ_DATA_ON_RX <= 2485496360)) |-> PSELx);
assert property(@(posedge PCLK) (!INT_TX && (WRITE_DATA_ON_TX >= 1729450446) && (WRITE_DATA_ON_TX <= 2136841726) ##3 (READ_DATA_ON_RX >= 2385549852) && (READ_DATA_ON_RX <= 2485496360)) |-> PSELx);
assert property(@(posedge PCLK) (!ERROR && (PADDR >= 2382711836) && (PADDR <= 2591776308) ##1 (READ_DATA_ON_RX >= 2070481398) && (READ_DATA_ON_RX <= 2306808850) ##3 1) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2493155881) ##4 (READ_DATA_ON_RX >= 2385549852) && (READ_DATA_ON_RX <= 2485496360)) |-> PSELx);
assert property(@(posedge PCLK) ((PRDATA >= 2134552062) && (PRDATA <= 2493155881) ##4 (READ_DATA_ON_RX >= 2385549852) && (READ_DATA_ON_RX <= 2485496360)) |-> PSELx);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1729450446) && (WRITE_DATA_ON_TX <= 2136841726) ##2 PWRITE ##1 (READ_DATA_ON_RX >= 2385549852) && (READ_DATA_ON_RX <= 2485496360)) |-> PSELx);
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##1 (READ_DATA_ON_RX >= 2385549852) && (READ_DATA_ON_RX <= 2485496360)) |-> PSELx);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1729450446) && (WRITE_DATA_ON_TX <= 2136841726) ##1 RX_EMPTY ##2 (READ_DATA_ON_RX >= 2385549852) && (READ_DATA_ON_RX <= 2485496360)) |-> PSELx);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1729450446) && (WRITE_DATA_ON_TX <= 2136841726) ##1 (WRITE_DATA_ON_TX >= 10325249) && (WRITE_DATA_ON_TX <= 1749545424) ##2 (READ_DATA_ON_RX >= 2385549852) && (READ_DATA_ON_RX <= 2485496360)) |-> PSELx);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1729450446) && (WRITE_DATA_ON_TX <= 2136841726) ##1 (PWDATA >= 10325249) && (PWDATA <= 1749545424) ##2 (READ_DATA_ON_RX >= 2385549852) && (READ_DATA_ON_RX <= 2485496360)) |-> PSELx);
assert property(@(posedge PCLK) ((PRDATA >= 1299708314) && (PRDATA <= 1947388904) ##4 (READ_DATA_ON_RX >= 2385549852) && (READ_DATA_ON_RX <= 2485496360)) |-> PSELx);
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1299708314) && (READ_DATA_ON_RX <= 1947388904) ##4 (READ_DATA_ON_RX >= 2385549852) && (READ_DATA_ON_RX <= 2485496360)) |-> PSELx);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1729450446) && (WRITE_DATA_ON_TX <= 2136841726) ##1 INT_RX ##2 (READ_DATA_ON_RX >= 2385549852) && (READ_DATA_ON_RX <= 2485496360)) |-> PSELx);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1729450446) && (WRITE_DATA_ON_TX <= 2136841726) ##1 (PADDR >= 2595522613) && (PADDR <= 2972398690) ##2 (READ_DATA_ON_RX >= 2385549852) && (READ_DATA_ON_RX <= 2485496360)) |-> PSELx);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1729450446) && (WRITE_DATA_ON_TX <= 2136841726) ##3 (READ_DATA_ON_RX >= 2385549852) && (READ_DATA_ON_RX <= 2485496360) && INT_TX) |-> PSELx);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1729450446) && (WRITE_DATA_ON_TX <= 2136841726) ##1 (PADDR >= 1934110182) && (PADDR <= 2898595417) ##2 (READ_DATA_ON_RX >= 2385549852) && (READ_DATA_ON_RX <= 2485496360)) |-> PSELx);
assert property(@(posedge PCLK) ((PADDR == 1454637997)) |-> PSELx);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX == 1560814522)) |-> PSELx);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1729450446) && (WRITE_DATA_ON_TX <= 2136841726) ##3 (READ_DATA_ON_RX >= 2385549852) && (READ_DATA_ON_RX <= 2485496360) && RX_EMPTY) |-> PSELx);
assert property(@(posedge PCLK) ((PRDATA == 2385549852)) |-> PSELx);
assert property(@(posedge PCLK) ((PADDR >= 2200378886) && (PADDR <= 2363662361) ##1 (READ_DATA_ON_RX >= 2052327924) && (READ_DATA_ON_RX <= 2071876598) ##1 INT_RX ##2 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 2148852224));
assert property(@(posedge PCLK) ((PWDATA == 1560814522)) |-> PSELx);
assert property(@(posedge PCLK) ((PWDATA == 2351418904)) |-> PSELx);
assert property(@(posedge PCLK) (PRESETn ##1 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 2148852224));
assert property(@(posedge PCLK) (PRESETn ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 2148852224));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX == 2351418904)) |-> PSELx);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX == 3635208881)) |-> PSELx);
assert property(@(posedge PCLK) ((PADDR >= 2200378886) && (PADDR <= 2363662361) ##1 (READ_DATA_ON_RX >= 2052327924) && (READ_DATA_ON_RX <= 2071876598) ##1 INT_RX ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 2148852224));
assert property(@(posedge PCLK) ((PADDR == 2519284268)) |-> PSELx);
assert property(@(posedge PCLK) ((READ_DATA_ON_RX == 2425788449)) |-> PSELx);
assert property(@(posedge PCLK) (PRESETn) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 2148852224));
assert property(@(posedge PCLK) ((PADDR >= 2200378886) && (PADDR <= 2363662361) ##1 (READ_DATA_ON_RX >= 2052327924) && (READ_DATA_ON_RX <= 2071876598) ##1 RX_EMPTY ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 2148852224));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX == 2422775840)) |-> PSELx);
assert property(@(posedge PCLK) (PRESETn ##3 1) |-> (PWDATA >= 0) && (PWDATA <= 2148852224));
assert property(@(posedge PCLK) ((PADDR == 1269206423)) |-> PSELx);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1729450446) && (WRITE_DATA_ON_TX <= 2136841726) ##1 (PADDR >= 1934110182) && (PADDR <= 2972398690) ##2 (READ_DATA_ON_RX >= 2385549852) && (READ_DATA_ON_RX <= 2485496360)) |-> PSELx);
assert property(@(posedge PCLK) ((PRDATA == 2425788449)) |-> PSELx);
assert property(@(posedge PCLK) (PRESETn ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 2148852224));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1729450446) && (WRITE_DATA_ON_TX <= 2136841726) ##3 !PENABLE && (READ_DATA_ON_RX >= 2385549852) && (READ_DATA_ON_RX <= 2485496360)) |-> PSELx);
assert property(@(posedge PCLK) ((PRDATA == 2422775840)) |-> PSELx);
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320) ##1 (PADDR >= 1875388895) && (PADDR <= 2413729823) ##3 (PWDATA >= 2121451004) && (PWDATA <= 2255374348)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((PRDATA >= 0) && (PRDATA <= 3895002320) ##1 (PADDR >= 1875388895) && (PADDR <= 2413729823) ##3 (PWDATA >= 2121451004) && (PWDATA <= 2255374348)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1729450446) && (WRITE_DATA_ON_TX <= 2136841726) ##3 (READ_DATA_ON_RX >= 2385549852) && (READ_DATA_ON_RX <= 2485496360) && INT_RX) |-> PSELx);
assert property(@(posedge PCLK) ((PADDR == 1022335353)) |-> PSELx);
assert property(@(posedge PCLK) ((PADDR >= 1975988203) && (PADDR <= 2332673046) ##4 (READ_DATA_ON_RX >= 2385549852) && (READ_DATA_ON_RX <= 2485496360)) |-> PSELx);
assert property(@(posedge PCLK) (PRESETn) |-> (PWDATA >= 0) && (PWDATA <= 2148852224));
assert property(@(posedge PCLK) (PRESETn ##3 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 2148852224));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX == 2385549852)) |-> PSELx);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1729450446) && (WRITE_DATA_ON_TX <= 2136841726) ##1 PSLVERR ##2 (READ_DATA_ON_RX >= 2385549852) && (READ_DATA_ON_RX <= 2485496360)) |-> PSELx);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1729450446) && (WRITE_DATA_ON_TX <= 2136841726) ##1 ERROR ##2 (READ_DATA_ON_RX >= 2385549852) && (READ_DATA_ON_RX <= 2485496360)) |-> PSELx);
assert property(@(posedge PCLK) (PRESETn ##2 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 2148852224));
assert property(@(posedge PCLK) ((PADDR >= 2200378886) && (PADDR <= 2363662361) ##1 (READ_DATA_ON_RX >= 2052327924) && (READ_DATA_ON_RX <= 2071876598) ##1 RX_EMPTY ##2 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 2148852224));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1729450446) && (WRITE_DATA_ON_TX <= 2136841726) ##3 (READ_DATA_ON_RX >= 2385549852) && (READ_DATA_ON_RX <= 2485496360) && TX_EMPTY) |-> PSELx);
assert property(@(posedge PCLK) ((PWDATA == 3635208881)) |-> PSELx);
assert property(@(posedge PCLK) ((PADDR >= 2200378886) && (PADDR <= 2363662361) ##1 (READ_DATA_ON_RX >= 2052327924) && (READ_DATA_ON_RX <= 2071876598) ##2 !INT_RX ##1 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 2148852224));
assert property(@(posedge PCLK) (PRESETn ##2 1) |-> PSELx);
assert property(@(posedge PCLK) ((READ_DATA_ON_RX == 1955825129)) |-> PENABLE);
assert property(@(posedge PCLK) ((PADDR >= 2200378886) && (PADDR <= 2363662361) ##1 (READ_DATA_ON_RX >= 2052327924) && (READ_DATA_ON_RX <= 2071876598) ##3 PSELx) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 2148852224));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1729450446) && (WRITE_DATA_ON_TX <= 2136841726) ##2 (READ_DATA_ON_RX >= 548184385) && (READ_DATA_ON_RX <= 4274883837) ##1 (READ_DATA_ON_RX >= 2385549852) && (READ_DATA_ON_RX <= 2485496360)) |-> PSELx);
assert property(@(posedge PCLK) ((PWDATA == 2672548926)) |-> PENABLE);
assert property(@(posedge PCLK) ((PADDR >= 2200378886) && (PADDR <= 2363662361) ##1 (READ_DATA_ON_RX >= 2052327924) && (READ_DATA_ON_RX <= 2071876598) ##3 !PENABLE) |-> (PWDATA >= 0) && (PWDATA <= 2148852224));
assert property(@(posedge PCLK) ((PRDATA == 1955825129)) |-> PENABLE);
assert property(@(posedge PCLK) ((PADDR >= 9831169) && (PADDR <= 4249635066) && (WRITE_DATA_ON_TX >= 1729450446) && (WRITE_DATA_ON_TX <= 2136841726) ##3 (READ_DATA_ON_RX >= 2385549852) && (READ_DATA_ON_RX <= 2485496360)) |-> PSELx);
assert property(@(posedge PCLK) ((PADDR >= 2200378886) && (PADDR <= 2363662361) ##1 (READ_DATA_ON_RX >= 2052327924) && (READ_DATA_ON_RX <= 2071876598) ##3 PSELx) |-> (PWDATA >= 0) && (PWDATA <= 2148852224));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX == 1947388904)) |-> PENABLE);
assert property(@(posedge PCLK) ((PADDR >= 2200378886) && (PADDR <= 2363662361) ##1 (READ_DATA_ON_RX >= 2052327924) && (READ_DATA_ON_RX <= 2071876598) ##1 ERROR ##2 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 2148852224));
assert property(@(posedge PCLK) ((PADDR >= 2200378886) && (PADDR <= 2363662361) ##1 (READ_DATA_ON_RX >= 2052327924) && (READ_DATA_ON_RX <= 2071876598) ##1 ERROR ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 2148852224));
assert property(@(posedge PCLK) ((PADDR >= 2200378886) && (PADDR <= 2363662361) ##1 (READ_DATA_ON_RX >= 2052327924) && (READ_DATA_ON_RX <= 2071876598) ##2 !RX_EMPTY ##1 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 2148852224));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 3858144459) && (READ_DATA_ON_RX <= 4288916223) ##1 (WRITE_DATA_ON_TX >= 1729450446) && (WRITE_DATA_ON_TX <= 2136841726) ##3 (READ_DATA_ON_RX >= 2385549852) && (READ_DATA_ON_RX <= 2485496360)) |-> PSELx);
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 1962472937) ##3 (PWDATA >= 2121451004) && (PWDATA <= 2255374348)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1608829887) ##3 (PWDATA >= 1987724780) && (PWDATA <= 2255374348) ##1 (READ_DATA_ON_RX >= 1851633116) && (READ_DATA_ON_RX <= 2021404144)) |-> PENABLE);
assert property(@(posedge PCLK) ((PADDR >= 2200378886) && (PADDR <= 2363662361) ##1 (READ_DATA_ON_RX >= 2052327924) && (READ_DATA_ON_RX <= 2071876598) ##2 !PENABLE ##1 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 2148852224));
assert property(@(posedge PCLK) ((PADDR >= 2200378886) && (PADDR <= 2363662361) ##1 (READ_DATA_ON_RX >= 2052327924) && (READ_DATA_ON_RX <= 2071876598) ##2 !PSELx ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 2148852224));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1729450446) && (WRITE_DATA_ON_TX <= 2136841726) ##1 (PRDATA >= 104868620) && (PRDATA <= 3766247104) ##2 (READ_DATA_ON_RX >= 2385549852) && (READ_DATA_ON_RX <= 2485496360)) |-> PSELx);
assert property(@(posedge PCLK) ((PRDATA == 1865910238)) |-> PENABLE);
assert property(@(posedge PCLK) ((PRDATA >= 0) && (PRDATA <= 1608829887) ##3 (PWDATA >= 1987724780) && (PWDATA <= 2255374348) ##1 (READ_DATA_ON_RX >= 1851633116) && (READ_DATA_ON_RX <= 2021404144)) |-> PENABLE);
assert property(@(posedge PCLK) ((PADDR >= 2200378886) && (PADDR <= 2363662361) && PSELx ##1 (READ_DATA_ON_RX >= 2052327924) && (READ_DATA_ON_RX <= 2071876598) ##3 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 2148852224));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX == 1952326632)) |-> PENABLE);
assert property(@(posedge PCLK) (PRESETn ##4 1) |-> PSELx);
assert property(@(posedge PCLK) ((READ_DATA_ON_RX == 1994288109)) |-> PENABLE);
assert property(@(posedge PCLK) ((READ_DATA_ON_RX == 1959617513)) |-> PENABLE);
assert property(@(posedge PCLK) ((READ_DATA_ON_RX == 2021404144)) |-> PENABLE);
assert property(@(posedge PCLK) ((PADDR >= 2200378886) && (PADDR <= 2363662361) ##1 (READ_DATA_ON_RX >= 2052327924) && (READ_DATA_ON_RX <= 2071876598) ##2 INT_TX ##1 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 2148852224));
assert property(@(posedge PCLK) ((PADDR >= 2200378886) && (PADDR <= 2363662361) && (PRDATA >= 131576591) && (PRDATA <= 2044006899) ##1 (READ_DATA_ON_RX >= 2052327924) && (READ_DATA_ON_RX <= 2071876598) ##3 1) |-> (PWDATA >= 0) && (PWDATA <= 2148852224));
assert property(@(posedge PCLK) ((PWDATA == 2285668368)) |-> PENABLE);
assert property(@(posedge PCLK) ((PWDATA >= 2148852224) && (PWDATA <= 2543570991) ##4 (READ_DATA_ON_RX >= 2385549852) && (READ_DATA_ON_RX <= 2485496360)) |-> PSELx);
assert property(@(posedge PCLK) ((PADDR >= 2200378886) && (PADDR <= 2363662361) && (READ_DATA_ON_RX >= 131576591) && (READ_DATA_ON_RX <= 2044006899) ##1 (READ_DATA_ON_RX >= 2052327924) && (READ_DATA_ON_RX <= 2071876598) ##3 1) |-> (PWDATA >= 0) && (PWDATA <= 2148852224));
assert property(@(posedge PCLK) (PRESETn ##1 1) |-> PSELx);
assert property(@(posedge PCLK) ((PADDR >= 2200378886) && (PADDR <= 2363662361) ##1 (READ_DATA_ON_RX >= 2052327924) && (READ_DATA_ON_RX <= 2071876598) ##2 TX_EMPTY ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 2148852224));
assert property(@(posedge PCLK) ((PRDATA == 1947388904)) |-> PENABLE);
assert property(@(posedge PCLK) ((PADDR >= 2200378886) && (PADDR <= 2363662361) ##1 (READ_DATA_ON_RX >= 2052327924) && (READ_DATA_ON_RX <= 2071876598) ##2 INT_TX ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 2148852224));
assert property(@(posedge PCLK) ((PRDATA == 1952326632)) |-> PENABLE);
assert property(@(posedge PCLK) ((PRDATA == 1851633116)) |-> PENABLE);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1729450446) && (WRITE_DATA_ON_TX <= 2136841726) ##2 (PWDATA >= 2341846039) && (PWDATA <= 4289536767) ##1 (READ_DATA_ON_RX >= 2385549852) && (READ_DATA_ON_RX <= 2485496360)) |-> PSELx);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2148852224) && (WRITE_DATA_ON_TX <= 2543570991) ##4 (READ_DATA_ON_RX >= 2385549852) && (READ_DATA_ON_RX <= 2485496360)) |-> PSELx);
assert property(@(posedge PCLK) ((READ_DATA_ON_RX == 1851633116)) |-> PENABLE);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1729450446) && (WRITE_DATA_ON_TX <= 2136841726) ##2 (PRDATA >= 548184385) && (PRDATA <= 4274883837) ##1 (READ_DATA_ON_RX >= 2385549852) && (READ_DATA_ON_RX <= 2485496360)) |-> PSELx);
assert property(@(posedge PCLK) ((PRDATA == 1915640804)) |-> PENABLE);
assert property(@(posedge PCLK) ((PADDR >= 2200378886) && (PADDR <= 2363662361) ##1 (READ_DATA_ON_RX >= 2052327924) && (READ_DATA_ON_RX <= 2071876598) ##2 !PENABLE ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 2148852224));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX == 1992671725)) |-> PENABLE);
assert property(@(posedge PCLK) ((PADDR >= 2200378886) && (PADDR <= 2363662361) ##1 (READ_DATA_ON_RX >= 2052327924) && (READ_DATA_ON_RX <= 2071876598) ##1 PSLVERR ##2 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 2148852224));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX == 1915640804)) |-> PENABLE);
assert property(@(posedge PCLK) ((PADDR >= 2200378886) && (PADDR <= 2363662361) ##1 (READ_DATA_ON_RX >= 2052327924) && (READ_DATA_ON_RX <= 2071876598) ##1 !PENABLE ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 2148852224));
assert property(@(posedge PCLK) ((PRDATA == 1987289068)) |-> PENABLE);
assert property(@(posedge PCLK) (INT_TX ##1 (PWDATA >= 1987724780) && (PWDATA <= 2255374348) ##1 (READ_DATA_ON_RX >= 1851633116) && (READ_DATA_ON_RX <= 2021404144)) |-> PENABLE);
assert property(@(posedge PCLK) ((PRDATA == 1959617513)) |-> PENABLE);
assert property(@(posedge PCLK) (TX_EMPTY ##1 (PWDATA >= 1987724780) && (PWDATA <= 2255374348) ##1 (READ_DATA_ON_RX >= 1851633116) && (READ_DATA_ON_RX <= 2021404144)) |-> PENABLE);
assert property(@(posedge PCLK) ((PADDR >= 2200378886) && (PADDR <= 2363662361) ##1 (READ_DATA_ON_RX >= 2052327924) && (READ_DATA_ON_RX <= 2071876598) ##2 !INT_RX ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 2148852224));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX == 1929580518)) |-> PENABLE);
assert property(@(posedge PCLK) ((READ_DATA_ON_RX == 1947286504)) |-> PENABLE);
assert property(@(posedge PCLK) ((PADDR >= 2200378886) && (PADDR <= 2363662361) && (READ_DATA_ON_RX >= 131576591) && (READ_DATA_ON_RX <= 2044006899) ##1 (READ_DATA_ON_RX >= 2052327924) && (READ_DATA_ON_RX <= 2071876598) ##3 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 2148852224));
assert property(@(posedge PCLK) ((PRDATA == 2021404144)) |-> PENABLE);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX == 2285668368)) |-> PENABLE);
assert property(@(posedge PCLK) ((READ_DATA_ON_RX == 1923474917)) |-> PENABLE);
assert property(@(posedge PCLK) ((PADDR >= 0) && (PADDR <= 3936758485) ##3 (PWDATA >= 1987724780) && (PWDATA <= 2255374348) ##1 (READ_DATA_ON_RX >= 1851633116) && (READ_DATA_ON_RX <= 2021404144)) |-> PENABLE);
assert property(@(posedge PCLK) ((PADDR >= 2200378886) && (PADDR <= 2363662361) ##1 (READ_DATA_ON_RX >= 2052327924) && (READ_DATA_ON_RX <= 2071876598) ##3 !PENABLE) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 2148852224));
assert property(@(posedge PCLK) ((PADDR >= 2200378886) && (PADDR <= 2363662361) ##1 (READ_DATA_ON_RX >= 2052327924) && (READ_DATA_ON_RX <= 2071876598) ##2 !PSELx ##1 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 2148852224));
assert property(@(posedge PCLK) ((PRDATA == 1923474917)) |-> PENABLE);
assert property(@(posedge PCLK) ((READ_DATA_ON_RX == 1974121963)) |-> PENABLE);
assert property(@(posedge PCLK) ((PADDR == 1925424101)) |-> PENABLE);
assert property(@(posedge PCLK) ((PRDATA >= 3858144459) && (PRDATA <= 4288916223) ##1 (WRITE_DATA_ON_TX >= 1729450446) && (WRITE_DATA_ON_TX <= 2136841726) ##3 (READ_DATA_ON_RX >= 2385549852) && (READ_DATA_ON_RX <= 2485496360)) |-> PSELx);
assert property(@(posedge PCLK) ((PRDATA == 1992671725)) |-> PENABLE);
assert property(@(posedge PCLK) ((PRDATA == 1947286504)) |-> PENABLE);
assert property(@(posedge PCLK) ((READ_DATA_ON_RX == 1979392491)) |-> PENABLE);
assert property(@(posedge PCLK) ((READ_DATA_ON_RX == 1865910238)) |-> PENABLE);
assert property(@(posedge PCLK) ((PADDR >= 2200378886) && (PADDR <= 2363662361) ##1 (READ_DATA_ON_RX >= 2052327924) && (READ_DATA_ON_RX <= 2071876598) ##1 !PENABLE ##2 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 2148852224));
assert property(@(posedge PCLK) ((PADDR >= 2200378886) && (PADDR <= 2363662361) ##1 (READ_DATA_ON_RX >= 2052327924) && (READ_DATA_ON_RX <= 2071876598) ##2 TX_EMPTY ##1 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 2148852224));
assert property(@(posedge PCLK) ((PRDATA == 1994288109)) |-> PENABLE);
assert property(@(posedge PCLK) ((PRDATA == 1979392491)) |-> PENABLE);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1729450446) && (WRITE_DATA_ON_TX <= 2136841726) ##1 (READ_DATA_ON_RX >= 104868620) && (READ_DATA_ON_RX <= 3766247104) ##2 (READ_DATA_ON_RX >= 2385549852) && (READ_DATA_ON_RX <= 2485496360)) |-> PSELx);
assert property(@(posedge PCLK) ((PRDATA == 1974121963)) |-> PENABLE);
assert property(@(posedge PCLK) ((PADDR >= 2200378886) && (PADDR <= 2363662361) ##1 (READ_DATA_ON_RX >= 2052327924) && (READ_DATA_ON_RX <= 2071876598) ##2 !RX_EMPTY ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 2148852224));
assert property(@(posedge PCLK) ((PRDATA == 1929580518)) |-> PENABLE);
assert property(@(posedge PCLK) ((PADDR >= 2200378886) && (PADDR <= 2363662361) ##1 (READ_DATA_ON_RX >= 2052327924) && (READ_DATA_ON_RX <= 2071876598) ##1 PSLVERR ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 2148852224));
assert property(@(posedge PCLK) ((PADDR >= 2200378886) && (PADDR <= 2363662361) && (PRDATA >= 131576591) && (PRDATA <= 2044006899) ##1 (READ_DATA_ON_RX >= 2052327924) && (READ_DATA_ON_RX <= 2071876598) ##3 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 2148852224));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX == 2672548926)) |-> PENABLE);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1729450446) && (WRITE_DATA_ON_TX <= 2136841726) ##2 (WRITE_DATA_ON_TX >= 2341846039) && (WRITE_DATA_ON_TX <= 4289536767) ##1 (READ_DATA_ON_RX >= 2385549852) && (READ_DATA_ON_RX <= 2485496360)) |-> PSELx);
assert property(@(posedge PCLK) ((READ_DATA_ON_RX == 1987289068)) |-> PENABLE);
assert property(@(posedge PCLK) ((PADDR == 1619976641)) |-> PENABLE);
assert property(@(posedge PCLK) ((PADDR >= 2200378886) && (PADDR <= 2363662361) && PSELx ##1 (READ_DATA_ON_RX >= 2052327924) && (READ_DATA_ON_RX <= 2071876598) ##3 1) |-> (PWDATA >= 0) && (PWDATA <= 2148852224));
assert property(@(posedge PCLK) ((PRDATA >= 1952326632) && (PRDATA <= 2299985938) ##1 !INT_RX ##2 (PRDATA >= 2361885721) && (PRDATA <= 2568499250)) |-> RX_EMPTY);
assert property(@(posedge PCLK) ((PWDATA >= 2069565430) && (PWDATA <= 2136841726) ##1 (READ_DATA_ON_RX >= 1851633116) && (READ_DATA_ON_RX <= 2021404144)) |-> PENABLE);
assert property(@(posedge PCLK) ((PADDR >= 2200378886) && (PADDR <= 2363662361) && (READ_DATA_ON_RX >= 131576591) && (READ_DATA_ON_RX <= 1725077453) ##1 (READ_DATA_ON_RX >= 2052327924) && (READ_DATA_ON_RX <= 2071876598) ##3 1) |-> (PWDATA >= 0) && (PWDATA <= 2148852224));
assert property(@(posedge PCLK) (PRESETn ##1 1) |-> PENABLE);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1729450446) && (WRITE_DATA_ON_TX <= 2136841726) ##1 (READ_DATA_ON_RX >= 104868620) && (READ_DATA_ON_RX <= 4009038045) ##2 (READ_DATA_ON_RX >= 2385549852) && (READ_DATA_ON_RX <= 2485496360)) |-> PSELx);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2148852224) && (WRITE_DATA_ON_TX <= 4285933822) ##1 (PADDR >= 1875388895) && (PADDR <= 2413729823) ##3 (PWDATA >= 2121451004) && (PWDATA <= 2255374348)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((PADDR >= 2200378886) && (PADDR <= 2363662361) && PSLVERR ##1 (READ_DATA_ON_RX >= 2052327924) && (READ_DATA_ON_RX <= 2071876598) ##3 1) |-> (PWDATA >= 0) && (PWDATA <= 2148852224));
assert property(@(posedge PCLK) ((PWDATA >= 1987724780) && (PWDATA <= 2255374348) && (READ_DATA_ON_RX >= 1477858224) && (READ_DATA_ON_RX <= 2562736689) ##1 (READ_DATA_ON_RX >= 1851633116) && (READ_DATA_ON_RX <= 2021404144)) |-> PENABLE);
assert property(@(posedge PCLK) ((PADDR >= 2200378886) && (PADDR <= 2236613130) ##1 (READ_DATA_ON_RX >= 2052327924) && (READ_DATA_ON_RX <= 2071876598) ##3 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 2148852224));
assert property(@(posedge PCLK) ((PADDR >= 2200378886) && (PADDR <= 2363662361) && ERROR ##1 (READ_DATA_ON_RX >= 2052327924) && (READ_DATA_ON_RX <= 2071876598) ##3 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 2148852224));
assert property(@(posedge PCLK) ((PRDATA >= 1952326632) && (PRDATA <= 2299985938) ##1 !INT_RX ##2 (PRDATA >= 2361885721) && (PRDATA <= 2568499250)) |-> INT_RX);
assert property(@(posedge PCLK) ((PADDR >= 2200378886) && (PADDR <= 2363662361) && PSLVERR ##1 (READ_DATA_ON_RX >= 2052327924) && (READ_DATA_ON_RX <= 2071876598) ##3 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 2148852224));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##4 (READ_DATA_ON_RX >= 2385549852) && (READ_DATA_ON_RX <= 2485496360)) |-> PSELx);
assert property(@(posedge PCLK) ((PADDR >= 2200378886) && (PADDR <= 2363662361) && (PRDATA >= 131576591) && (PRDATA <= 1725077453) ##1 (READ_DATA_ON_RX >= 2052327924) && (READ_DATA_ON_RX <= 2071876598) ##3 1) |-> (PWDATA >= 0) && (PWDATA <= 2148852224));
assert property(@(posedge PCLK) ((PADDR >= 2200378886) && (PADDR <= 2363662361) && (READ_DATA_ON_RX >= 131576591) && (READ_DATA_ON_RX <= 1725077453) ##1 (READ_DATA_ON_RX >= 2052327924) && (READ_DATA_ON_RX <= 2071876598) ##3 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 2148852224));
assert property(@(posedge PCLK) ((PWDATA >= 2148852224) && (PWDATA <= 4285933822) ##1 (PADDR >= 1875388895) && (PADDR <= 2413729823) ##3 (PWDATA >= 2121451004) && (PWDATA <= 2255374348)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((PADDR >= 2200378886) && (PADDR <= 2236613130) ##1 (READ_DATA_ON_RX >= 2052327924) && (READ_DATA_ON_RX <= 2071876598) ##3 1) |-> (PWDATA >= 0) && (PWDATA <= 2148852224));
assert property(@(posedge PCLK) ((PADDR >= 2200378886) && (PADDR <= 2363662361) ##1 !PSELx && (READ_DATA_ON_RX >= 2052327924) && (READ_DATA_ON_RX <= 2071876598) ##3 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 2148852224));
assert property(@(posedge PCLK) ((PADDR >= 2200378886) && (PADDR <= 2363662361) && (PRDATA >= 131576591) && (PRDATA <= 1725077453) ##1 (READ_DATA_ON_RX >= 2052327924) && (READ_DATA_ON_RX <= 2071876598) ##3 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 2148852224));
assert property(@(posedge PCLK) ((PADDR >= 2200378886) && (PADDR <= 2363662361) && ERROR ##1 (READ_DATA_ON_RX >= 2052327924) && (READ_DATA_ON_RX <= 2071876598) ##3 1) |-> (PWDATA >= 0) && (PWDATA <= 2148852224));
assert property(@(posedge PCLK) ((PRDATA >= 0) && (PRDATA <= 1248223636) ##3 (PWDATA >= 1987724780) && (PWDATA <= 2255374348) ##1 (READ_DATA_ON_RX >= 1851633116) && (READ_DATA_ON_RX <= 2021404144)) |-> PENABLE);
assert property(@(posedge PCLK) ((PADDR >= 0) && (PADDR <= 3926906580) ##3 (PWDATA >= 1987724780) && (PWDATA <= 2255374348) ##1 (READ_DATA_ON_RX >= 1851633116) && (READ_DATA_ON_RX <= 2021404144)) |-> PENABLE);
assert property(@(posedge PCLK) ((PADDR >= 2200378886) && (PADDR <= 2363662361) ##1 !PSELx && (READ_DATA_ON_RX >= 2052327924) && (READ_DATA_ON_RX <= 2071876598) ##3 1) |-> (PWDATA >= 0) && (PWDATA <= 2148852224));
assert property(@(posedge PCLK) ((PRDATA >= 1952326632) && (PRDATA <= 2299985938) ##1 !RX_EMPTY ##2 (PRDATA >= 2361885721) && (PRDATA <= 2568499250)) |-> INT_RX);
assert property(@(posedge PCLK) ((PRDATA >= 1477858224) && (PRDATA <= 2562736689) && (PWDATA >= 1987724780) && (PWDATA <= 2255374348) ##1 (READ_DATA_ON_RX >= 1851633116) && (READ_DATA_ON_RX <= 2021404144)) |-> PENABLE);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2122260988) && (WRITE_DATA_ON_TX <= 2850511443) ##1 (PADDR >= 1875388895) && (PADDR <= 2413729823) ##3 (PWDATA >= 2121451004) && (PWDATA <= 2255374348)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2069565430) && (WRITE_DATA_ON_TX <= 2136841726) ##1 (READ_DATA_ON_RX >= 1851633116) && (READ_DATA_ON_RX <= 2021404144)) |-> PENABLE);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1729450446) && (WRITE_DATA_ON_TX <= 2136841726) ##1 (PRDATA >= 104868620) && (PRDATA <= 4009038045) ##2 (READ_DATA_ON_RX >= 2385549852) && (READ_DATA_ON_RX <= 2485496360)) |-> PSELx);
assert property(@(posedge PCLK) ((PRDATA >= 1952326632) && (PRDATA <= 2299985938) ##1 !RX_EMPTY ##2 (PRDATA >= 2361885721) && (PRDATA <= 2568499250)) |-> RX_EMPTY);
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1248223636) ##3 (PWDATA >= 1987724780) && (PWDATA <= 2255374348) ##1 (READ_DATA_ON_RX >= 1851633116) && (READ_DATA_ON_RX <= 2021404144)) |-> PENABLE);
assert property(@(posedge PCLK) ((PWDATA >= 2122260988) && (PWDATA <= 2850511443) ##1 (PADDR >= 1875388895) && (PADDR <= 2413729823) ##3 (PWDATA >= 2121451004) && (PWDATA <= 2255374348)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) (!RX_EMPTY && (PADDR >= 2200378886) && (PADDR <= 2363662361) ##1 (READ_DATA_ON_RX >= 2052327924) && (READ_DATA_ON_RX <= 2071876598) ##3 1) |-> (PWDATA >= 0) && (PWDATA <= 2148852224));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1729450446) && (WRITE_DATA_ON_TX <= 2136841726) ##2 (WRITE_DATA_ON_TX >= 2684724800) && (WRITE_DATA_ON_TX <= 4289536767) ##1 (READ_DATA_ON_RX >= 2385549852) && (READ_DATA_ON_RX <= 2485496360)) |-> PSELx);
assert property(@(posedge PCLK) ((PADDR >= 0) && (PADDR <= 3909048017) ##3 (PWDATA >= 1987724780) && (PWDATA <= 2255374348) ##1 (READ_DATA_ON_RX >= 1851633116) && (READ_DATA_ON_RX <= 2021404144)) |-> PENABLE);
assert property(@(posedge PCLK) ((PADDR >= 0) && (PADDR <= 1861039069) ##1 (PWDATA >= 1987724780) && (PWDATA <= 2255374348) ##1 (READ_DATA_ON_RX >= 1851633116) && (READ_DATA_ON_RX <= 2021404144)) |-> PENABLE);
assert property(@(posedge PCLK) (!INT_RX && (PADDR >= 2200378886) && (PADDR <= 2363662361) ##1 (READ_DATA_ON_RX >= 2052327924) && (READ_DATA_ON_RX <= 2071876598) ##3 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 2148852224));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1729450446) && (WRITE_DATA_ON_TX <= 2136841726) ##2 (PWDATA >= 2684724800) && (PWDATA <= 4289536767) ##1 (READ_DATA_ON_RX >= 2385549852) && (READ_DATA_ON_RX <= 2485496360)) |-> PSELx);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911) ##1 (PADDR >= 1875388895) && (PADDR <= 2413729823) ##3 (PWDATA >= 2121451004) && (PWDATA <= 2255374348)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((PWDATA >= 2171160066) && (PWDATA <= 4294534911) ##1 (PADDR >= 1875388895) && (PADDR <= 2413729823) ##3 (PWDATA >= 2121451004) && (PWDATA <= 2255374348)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) (!INT_RX && (PADDR >= 2200378886) && (PADDR <= 2363662361) ##1 (READ_DATA_ON_RX >= 2052327924) && (READ_DATA_ON_RX <= 2071876598) ##3 1) |-> (PWDATA >= 0) && (PWDATA <= 2148852224));
assert property(@(posedge PCLK) (!RX_EMPTY && (PADDR >= 2200378886) && (PADDR <= 2363662361) ##1 (READ_DATA_ON_RX >= 2052327924) && (READ_DATA_ON_RX <= 2071876598) ##3 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 2148852224));
assert property(@(posedge PCLK) ((PADDR >= 2239917579) && (PADDR <= 2287181328) ##1 (READ_DATA_ON_RX >= 2052327924) && (READ_DATA_ON_RX <= 2071876598) ##3 1) |-> (PWDATA >= 0) && (PWDATA <= 2148852224));
assert property(@(posedge PCLK) ((PADDR >= 2239917579) && (PADDR <= 2287181328) ##1 (READ_DATA_ON_RX >= 2052327924) && (READ_DATA_ON_RX <= 2071876598) ##3 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 2148852224));
assert property(@(posedge PCLK) ((PRDATA >= 2520440876) && (PRDATA <= 2668357694) && (PWDATA >= 2121451004) && (PWDATA <= 2255374348)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((PWDATA >= 2121451004) && (PWDATA <= 2255374348) && (READ_DATA_ON_RX >= 2520440876) && (READ_DATA_ON_RX <= 2668357694)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((PWDATA >= 2121451004) && (PWDATA <= 2255374348) && (READ_DATA_ON_RX >= 197097751) && (READ_DATA_ON_RX <= 248652061)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((PWDATA >= 2121451004) && (PWDATA <= 2255374348) && (READ_DATA_ON_RX >= 2378019867) && (READ_DATA_ON_RX <= 2520440876)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((PWDATA >= 2121451004) && (PWDATA <= 2255374348) && (READ_DATA_ON_RX >= 2070481398) && (READ_DATA_ON_RX <= 2171008002)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((PRDATA >= 197097751) && (PRDATA <= 248652061) && (PWDATA >= 2121451004) && (PWDATA <= 2255374348)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((PRDATA >= 2378019867) && (PRDATA <= 2520440876) && (PWDATA >= 2121451004) && (PWDATA <= 2255374348)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((PRDATA >= 2070481398) && (PRDATA <= 2171008002) && (PWDATA >= 2121451004) && (PWDATA <= 2255374348)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2569281586) ##3 (READ_DATA_ON_RX >= 1829910490) && (READ_DATA_ON_RX <= 1992671725)) |-> PWRITE);
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2569281586) ##3 (PRDATA >= 1829910490) && (PRDATA <= 1992671725)) |-> PWRITE);
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4239156473) ##1 (READ_DATA_ON_RX >= 2052327924) && (READ_DATA_ON_RX <= 2071876598) ##3 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 2148852224));
assert property(@(posedge PCLK) ((PRDATA >= 2447213603) && (PRDATA <= 4239156473) ##1 (READ_DATA_ON_RX >= 2052327924) && (READ_DATA_ON_RX <= 2071876598) ##3 1) |-> (PWDATA >= 0) && (PWDATA <= 2148852224));
assert property(@(posedge PCLK) ((PWDATA >= 2308860435) && (PWDATA <= 2947289183) ##4 (READ_DATA_ON_RX >= 2385549852) && (READ_DATA_ON_RX <= 2485496360)) |-> PSELx);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1729450446) && (WRITE_DATA_ON_TX <= 2136841726) ##2 PENABLE ##1 (READ_DATA_ON_RX >= 2385549852) && (READ_DATA_ON_RX <= 2485496360)) |-> PSELx);
assert property(@(posedge PCLK) ((PRDATA >= 2447213603) && (PRDATA <= 4239156473) ##1 (READ_DATA_ON_RX >= 2052327924) && (READ_DATA_ON_RX <= 2071876598) ##3 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 2148852224));
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2413729823) ##2 !INT_RX ##1 (PWDATA >= 2121451004) && (PWDATA <= 2255374348)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2413729823) ##2 !RX_EMPTY ##1 (PWDATA >= 2121451004) && (PWDATA <= 2255374348)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2413729823) ##1 (PRDATA >= 34707204) && (PRDATA <= 2157934081) ##2 (PWDATA >= 2121451004) && (PWDATA <= 2255374348)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) (!PSELx && (PWDATA >= 1987724780) && (PWDATA <= 2255374348) ##1 (READ_DATA_ON_RX >= 1851633116) && (READ_DATA_ON_RX <= 2021404144)) |-> PENABLE);
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4239156473) ##1 (READ_DATA_ON_RX >= 2052327924) && (READ_DATA_ON_RX <= 2071876598) ##3 1) |-> (PWDATA >= 0) && (PWDATA <= 2148852224));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2308860435) && (WRITE_DATA_ON_TX <= 2947289183) ##4 (READ_DATA_ON_RX >= 2385549852) && (READ_DATA_ON_RX <= 2485496360)) |-> PSELx);
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2413729823) ##1 (READ_DATA_ON_RX >= 34707204) && (READ_DATA_ON_RX <= 2157934081) ##2 (PWDATA >= 2121451004) && (PWDATA <= 2255374348)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((PWDATA >= 2600926262) && (PWDATA <= 4294534911) ##1 (WRITE_DATA_ON_TX >= 1729450446) && (WRITE_DATA_ON_TX <= 2136841726) ##3 (READ_DATA_ON_RX >= 2385549852) && (READ_DATA_ON_RX <= 2485496360)) |-> PSELx);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1729450446) && (WRITE_DATA_ON_TX <= 2136841726) ##1 INT_TX ##2 (READ_DATA_ON_RX >= 2385549852) && (READ_DATA_ON_RX <= 2485496360)) |-> PSELx);
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1731453390) ##3 (PWDATA >= 1987724780) && (PWDATA <= 2255374348) ##1 (READ_DATA_ON_RX >= 1851633116) && (READ_DATA_ON_RX <= 2021404144)) |-> PENABLE);
assert property(@(posedge PCLK) ((PWDATA >= 2378917915) && (PWDATA <= 2932023389) ##3 (WRITE_DATA_ON_TX >= 2106629115) && (WRITE_DATA_ON_TX <= 4207625973) ##1 (PWDATA >= 2121451004) && (PWDATA <= 2255374348)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1729450446) && (WRITE_DATA_ON_TX <= 2136841726) ##1 TX_EMPTY ##2 (READ_DATA_ON_RX >= 2385549852) && (READ_DATA_ON_RX <= 2485496360)) |-> PSELx);
assert property(@(posedge PCLK) ((PRDATA >= 0) && (PRDATA <= 1731453390) ##3 (PWDATA >= 1987724780) && (PWDATA <= 2255374348) ##1 (READ_DATA_ON_RX >= 1851633116) && (READ_DATA_ON_RX <= 2021404144)) |-> PENABLE);
assert property(@(posedge PCLK) ((PADDR >= 9831169) && (PADDR <= 1924719077) && (WRITE_DATA_ON_TX >= 1729450446) && (WRITE_DATA_ON_TX <= 2136841726) ##3 (READ_DATA_ON_RX >= 2385549852) && (READ_DATA_ON_RX <= 2485496360)) |-> PSELx);
assert property(@(posedge PCLK) (!INT_TX && (PADDR >= 2382711836) && (PADDR <= 2591776308) ##1 (READ_DATA_ON_RX >= 2070481398) && (READ_DATA_ON_RX <= 2306808850) ##3 1) |-> TX_EMPTY);
assert property(@(posedge PCLK) (!INT_TX && (PADDR >= 2382711836) && (PADDR <= 2591776308) ##1 (READ_DATA_ON_RX >= 2070481398) && (READ_DATA_ON_RX <= 2306808850) ##3 1) |-> INT_TX);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2600926262) && (WRITE_DATA_ON_TX <= 4294534911) ##1 (WRITE_DATA_ON_TX >= 1729450446) && (WRITE_DATA_ON_TX <= 2136841726) ##3 (READ_DATA_ON_RX >= 2385549852) && (READ_DATA_ON_RX <= 2485496360)) |-> PSELx);
assert property(@(posedge PCLK) (!TX_EMPTY && (PADDR >= 2382711836) && (PADDR <= 2591776308) ##1 (READ_DATA_ON_RX >= 2070481398) && (READ_DATA_ON_RX <= 2306808850) ##3 1) |-> TX_EMPTY);
assert property(@(posedge PCLK) (!TX_EMPTY && (PADDR >= 2382711836) && (PADDR <= 2591776308) ##1 (READ_DATA_ON_RX >= 2070481398) && (READ_DATA_ON_RX <= 2306808850) ##3 1) |-> INT_TX);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2378917915) && (WRITE_DATA_ON_TX <= 2932023389) ##3 (WRITE_DATA_ON_TX >= 2106629115) && (WRITE_DATA_ON_TX <= 4207625973) ##1 (PWDATA >= 2121451004) && (PWDATA <= 2255374348)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((PADDR >= 2117771260) && (PADDR <= 2872418902) ##2 (PWDATA >= 1987724780) && (PWDATA <= 2255374348) ##1 (READ_DATA_ON_RX >= 1851633116) && (READ_DATA_ON_RX <= 2021404144)) |-> PENABLE);
assert property(@(posedge PCLK) ((PRDATA >= 1407200167) && (PRDATA <= 2111679483) ##2 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 1407200167) && (PRDATA <= 2111679483) ##2 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 1987724780) && (PWDATA <= 2255374348) ##1 (READ_DATA_ON_RX >= 1851633116) && (READ_DATA_ON_RX <= 2021404144) && TX_EMPTY) |-> PENABLE);
assert property(@(posedge PCLK) ((PWDATA >= 1987724780) && (PWDATA <= 2255374348) ##1 !PSELx && (READ_DATA_ON_RX >= 1851633116) && (READ_DATA_ON_RX <= 2021404144)) |-> PENABLE);
assert property(@(posedge PCLK) ((PWDATA >= 1987724780) && (PWDATA <= 2255374348) ##1 (READ_DATA_ON_RX >= 1851633116) && (READ_DATA_ON_RX <= 2021404144) && INT_TX) |-> PENABLE);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1729450446) && (WRITE_DATA_ON_TX <= 2136841726) && PENABLE ##3 (READ_DATA_ON_RX >= 2385549852) && (READ_DATA_ON_RX <= 2485496360)) |-> PSELx);
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1407200167) && (READ_DATA_ON_RX <= 2111679483) ##2 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1884124640) && (PADDR <= 2405115422) ##2 (PWDATA >= 2121451004) && (PWDATA <= 2255374348)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((PWDATA >= 1987724780) && (PWDATA <= 2255374348) ##1 !RX_EMPTY && (READ_DATA_ON_RX >= 1851633116) && (READ_DATA_ON_RX <= 2021404144)) |-> PENABLE);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2393583645) && (WRITE_DATA_ON_TX <= 2980143715) ##3 (WRITE_DATA_ON_TX >= 2106629115) && (WRITE_DATA_ON_TX <= 4207625973) ##1 (PWDATA >= 2121451004) && (PWDATA <= 2255374348)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((PWDATA >= 1987724780) && (PWDATA <= 2136841726) ##1 (READ_DATA_ON_RX >= 1851633116) && (READ_DATA_ON_RX <= 2021404144)) |-> PENABLE);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1987724780) && (WRITE_DATA_ON_TX <= 2136841726) ##1 (READ_DATA_ON_RX >= 1851633116) && (READ_DATA_ON_RX <= 2021404144)) |-> PENABLE);
assert property(@(posedge PCLK) ((PWDATA >= 2393583645) && (PWDATA <= 2980143715) ##3 (WRITE_DATA_ON_TX >= 2106629115) && (WRITE_DATA_ON_TX <= 4207625973) ##1 (PWDATA >= 2121451004) && (PWDATA <= 2255374348)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((PWDATA >= 1987724780) && (PWDATA <= 2255374348) ##1 !INT_RX && (READ_DATA_ON_RX >= 1851633116) && (READ_DATA_ON_RX <= 2021404144)) |-> PENABLE);
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1407200167) && (READ_DATA_ON_RX <= 2111679483) ##2 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2413729823) ##2 (PWDATA >= 1891901921) && (PWDATA <= 2534721582) ##1 (PWDATA >= 2121451004) && (PWDATA <= 2255374348)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2564241457) && (WRITE_DATA_ON_TX <= 4294534911) ##1 (WRITE_DATA_ON_TX >= 1729450446) && (WRITE_DATA_ON_TX <= 2136841726) ##3 (READ_DATA_ON_RX >= 2385549852) && (READ_DATA_ON_RX <= 2485496360)) |-> PSELx);
assert property(@(posedge PCLK) ((PADDR >= 2135382526) && (PADDR <= 2888163416) ##2 (PWDATA >= 1987724780) && (PWDATA <= 2255374348) ##1 (READ_DATA_ON_RX >= 1851633116) && (READ_DATA_ON_RX <= 2021404144)) |-> PENABLE);
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1804894679) && (READ_DATA_ON_RX <= 2447213603) ##4 (PWDATA >= 2121451004) && (PWDATA <= 2255374348)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) (!ERROR ##3 (PWDATA >= 1987724780) && (PWDATA <= 2255374348) ##1 (READ_DATA_ON_RX >= 1851633116) && (READ_DATA_ON_RX <= 2021404144)) |-> PENABLE);
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2413729823) ##1 (PWDATA >= 2421404192) && (PWDATA <= 2955931744) ##2 (PWDATA >= 2121451004) && (PWDATA <= 2255374348)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((PRDATA >= 1804894679) && (PRDATA <= 2447213603) ##4 (PWDATA >= 2121451004) && (PWDATA <= 2255374348)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2413729823) ##1 (PWDATA >= 2148852224) && (PWDATA <= 2696946753) ##2 (PWDATA >= 2121451004) && (PWDATA <= 2255374348)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2413729823) ##1 !PENABLE ##2 (PWDATA >= 2121451004) && (PWDATA <= 2255374348)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1729450446) && (WRITE_DATA_ON_TX <= 2136841726) ##2 INT_TX ##1 (READ_DATA_ON_RX >= 2385549852) && (READ_DATA_ON_RX <= 2485496360)) |-> PSELx);
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2413729823) ##1 (WRITE_DATA_ON_TX >= 2476982311) && (WRITE_DATA_ON_TX <= 2804981326) ##2 (PWDATA >= 2121451004) && (PWDATA <= 2255374348)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1729450446) && (WRITE_DATA_ON_TX <= 2136841726) ##2 TX_EMPTY ##1 (READ_DATA_ON_RX >= 2385549852) && (READ_DATA_ON_RX <= 2485496360)) |-> PSELx);
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2413729823) ##1 (WRITE_DATA_ON_TX >= 2421404192) && (WRITE_DATA_ON_TX <= 2955931744) ##2 (PWDATA >= 2121451004) && (PWDATA <= 2255374348)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) (!PENABLE ##1 (PADDR >= 1875388895) && (PADDR <= 2413729823) ##3 (PWDATA >= 2121451004) && (PWDATA <= 2255374348)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2413729823) ##2 (WRITE_DATA_ON_TX >= 1891901921) && (WRITE_DATA_ON_TX <= 2534721582) ##1 (PWDATA >= 2121451004) && (PWDATA <= 2255374348)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) (!PSLVERR ##3 (PWDATA >= 1987724780) && (PWDATA <= 2255374348) ##1 (READ_DATA_ON_RX >= 1851633116) && (READ_DATA_ON_RX <= 2021404144)) |-> PENABLE);
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2413729823) ##1 (WRITE_DATA_ON_TX >= 2148852224) && (WRITE_DATA_ON_TX <= 2696946753) ##2 (PWDATA >= 2121451004) && (PWDATA <= 2255374348)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((PWDATA >= 2564241457) && (PWDATA <= 4294534911) ##1 (WRITE_DATA_ON_TX >= 1729450446) && (WRITE_DATA_ON_TX <= 2136841726) ##3 (READ_DATA_ON_RX >= 2385549852) && (READ_DATA_ON_RX <= 2485496360)) |-> PSELx);
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2413729823) ##1 (PWDATA >= 2476982311) && (PWDATA <= 2804981326) ##2 (PWDATA >= 2121451004) && (PWDATA <= 2255374348)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((PADDR >= 1870525406) && (PADDR <= 2418686496) ##4 (PWDATA >= 2121451004) && (PWDATA <= 2255374348)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2413729823) ##3 !RX_EMPTY && (PWDATA >= 2121451004) && (PWDATA <= 2255374348)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2413729823) ##1 (WRITE_DATA_ON_TX >= 2043052531) && (WRITE_DATA_ON_TX <= 2543570991) ##2 (PWDATA >= 2121451004) && (PWDATA <= 2255374348)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((PADDR >= 0) && (PADDR <= 1744451023) ##1 (PWDATA >= 1987724780) && (PWDATA <= 2255374348) ##1 (READ_DATA_ON_RX >= 1851633116) && (READ_DATA_ON_RX <= 2021404144)) |-> PENABLE);
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2413729823) ##3 (PWDATA >= 2121451004) && (PWDATA <= 2255374348) && PENABLE) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2413729823) ##3 !PSLVERR && (PWDATA >= 2121451004) && (PWDATA <= 2255374348)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2413729823) ##3 !INT_RX && (PWDATA >= 2121451004) && (PWDATA <= 2255374348)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2413729823) ##1 (PWDATA >= 2043052531) && (PWDATA <= 2543570991) ##2 (PWDATA >= 2121451004) && (PWDATA <= 2255374348)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2416770080) && (WRITE_DATA_ON_TX <= 2940558942) ##3 (WRITE_DATA_ON_TX >= 2106629115) && (WRITE_DATA_ON_TX <= 4207625973) ##1 (PWDATA >= 2121451004) && (PWDATA <= 2255374348)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2413729823) ##3 !PWRITE && (PWDATA >= 2121451004) && (PWDATA <= 2255374348)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((PWDATA >= 2416770080) && (PWDATA <= 2940558942) ##3 (WRITE_DATA_ON_TX >= 2106629115) && (WRITE_DATA_ON_TX <= 4207625973) ##1 (PWDATA >= 2121451004) && (PWDATA <= 2255374348)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2413729823) ##2 !PSELx ##1 (PWDATA >= 2121451004) && (PWDATA <= 2255374348)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2413729823) ##3 !ERROR && (PWDATA >= 2121451004) && (PWDATA <= 2255374348)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((PRDATA >= 1952326632) && (PRDATA <= 2299985938) ##2 !RX_EMPTY ##1 (PRDATA >= 2361885721) && (PRDATA <= 2568499250)) |-> INT_RX);
assert property(@(posedge PCLK) ((PRDATA >= 1952326632) && (PRDATA <= 2299985938) ##2 !RX_EMPTY ##1 (PRDATA >= 2361885721) && (PRDATA <= 2568499250)) |-> RX_EMPTY);
assert property(@(posedge PCLK) ((PWDATA >= 2122260988) && (PWDATA <= 2850511443) ##3 (WRITE_DATA_ON_TX >= 2106629115) && (WRITE_DATA_ON_TX <= 4207625973) ##1 (PWDATA >= 2121451004) && (PWDATA <= 2255374348)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2413729823) ##2 PENABLE ##1 (PWDATA >= 2121451004) && (PWDATA <= 2255374348)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2413729823) ##1 PSLVERR ##2 (PWDATA >= 2121451004) && (PWDATA <= 2255374348)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((PRDATA >= 1952326632) && (PRDATA <= 2299985938) ##2 !INT_RX ##1 (PRDATA >= 2361885721) && (PRDATA <= 2568499250)) |-> INT_RX);
assert property(@(posedge PCLK) (!PSELx ##3 (PWDATA >= 1987724780) && (PWDATA <= 2255374348) ##1 (READ_DATA_ON_RX >= 1851633116) && (READ_DATA_ON_RX <= 2021404144)) |-> PENABLE);
assert property(@(posedge PCLK) ((PRDATA >= 1952326632) && (PRDATA <= 2299985938) ##2 !INT_RX ##1 (PRDATA >= 2361885721) && (PRDATA <= 2568499250)) |-> RX_EMPTY);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2122260988) && (WRITE_DATA_ON_TX <= 2850511443) ##3 (WRITE_DATA_ON_TX >= 2106629115) && (WRITE_DATA_ON_TX <= 4207625973) ##1 (PWDATA >= 2121451004) && (PWDATA <= 2255374348)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2365780506) && (READ_DATA_ON_RX <= 2581675059) ##4 (READ_DATA_ON_RX >= 2385549852) && (READ_DATA_ON_RX <= 2485496360)) |-> PSELx);
assert property(@(posedge PCLK) ((PRDATA >= 2365780506) && (PRDATA <= 2581675059) ##4 (READ_DATA_ON_RX >= 2385549852) && (READ_DATA_ON_RX <= 2485496360)) |-> PSELx);
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2413729823) ##1 ERROR ##2 (PWDATA >= 2121451004) && (PWDATA <= 2255374348)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2569281586) ##2 (WRITE_DATA_ON_TX >= 1117820805) && (WRITE_DATA_ON_TX <= 1587168189) ##1 1) |-> PWRITE);
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2569281586) ##2 (PWDATA >= 1117820805) && (PWDATA <= 1587168189) ##1 1) |-> PWRITE);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2393583645) && (WRITE_DATA_ON_TX <= 2980143715) ##1 (PADDR >= 1875388895) && (PADDR <= 2413729823) ##3 (PWDATA >= 2121451004) && (PWDATA <= 2255374348)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) (!INT_TX ##2 (PWDATA >= 1987724780) && (PWDATA <= 2255374348) ##1 (READ_DATA_ON_RX >= 1851633116) && (READ_DATA_ON_RX <= 2021404144)) |-> PENABLE);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2449205795) && (WRITE_DATA_ON_TX <= 4294534911) ##1 (WRITE_DATA_ON_TX >= 1729450446) && (WRITE_DATA_ON_TX <= 2136841726) ##3 (READ_DATA_ON_RX >= 2385549852) && (READ_DATA_ON_RX <= 2485496360)) |-> PSELx);
assert property(@(posedge PCLK) ((PWDATA >= 2449205795) && (PWDATA <= 4294534911) ##1 (WRITE_DATA_ON_TX >= 1729450446) && (WRITE_DATA_ON_TX <= 2136841726) ##3 (READ_DATA_ON_RX >= 2385549852) && (READ_DATA_ON_RX <= 2485496360)) |-> PSELx);
assert property(@(posedge PCLK) ((PWDATA >= 1987724780) && (PWDATA <= 2255374348) && INT_TX ##1 (READ_DATA_ON_RX >= 1851633116) && (READ_DATA_ON_RX <= 2021404144)) |-> PENABLE);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2378917915) && (WRITE_DATA_ON_TX <= 2932023389) ##1 (PADDR >= 1875388895) && (PADDR <= 2413729823) ##3 (PWDATA >= 2121451004) && (PWDATA <= 2255374348)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((PWDATA >= 2378917915) && (PWDATA <= 2932023389) ##1 (PADDR >= 1875388895) && (PADDR <= 2413729823) ##3 (PWDATA >= 2121451004) && (PWDATA <= 2255374348)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((PWDATA >= 1987724780) && (PWDATA <= 2255374348) && TX_EMPTY ##1 (READ_DATA_ON_RX >= 1851633116) && (READ_DATA_ON_RX <= 2021404144)) |-> PENABLE);
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2413729823) ##1 !PWRITE ##2 (PWDATA >= 2121451004) && (PWDATA <= 2255374348)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((PWDATA >= 2393583645) && (PWDATA <= 2980143715) ##1 (PADDR >= 1875388895) && (PADDR <= 2413729823) ##3 (PWDATA >= 2121451004) && (PWDATA <= 2255374348)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) (!TX_EMPTY ##2 (PWDATA >= 1987724780) && (PWDATA <= 2255374348) ##1 (READ_DATA_ON_RX >= 1851633116) && (READ_DATA_ON_RX <= 2021404144)) |-> PENABLE);
assert property(@(posedge PCLK) ((PRDATA >= 1322167709) && (PRDATA <= 2522203692) ##4 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1322167709) && (READ_DATA_ON_RX <= 2522203692) ##4 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 1322167709) && (PRDATA <= 2522203692) ##4 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1322167709) && (READ_DATA_ON_RX <= 2522203692) ##4 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2230024713) && (READ_DATA_ON_RX <= 4239156473) ##1 (READ_DATA_ON_RX >= 2052327924) && (READ_DATA_ON_RX <= 2071876598) ##3 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 2148852224));
assert property(@(posedge PCLK) ((PRDATA >= 2230024713) && (PRDATA <= 4239156473) ##1 (READ_DATA_ON_RX >= 2052327924) && (READ_DATA_ON_RX <= 2071876598) ##3 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 2148852224));
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2413729823) ##2 (WRITE_DATA_ON_TX >= 2243803659) && (WRITE_DATA_ON_TX <= 2897594969) ##1 (PWDATA >= 2121451004) && (PWDATA <= 2255374348)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2393583645) && (WRITE_DATA_ON_TX <= 4285933822) ##1 (PADDR >= 1875388895) && (PADDR <= 2413729823) ##3 (PWDATA >= 2121451004) && (PWDATA <= 2255374348)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((PRDATA >= 2230024713) && (PRDATA <= 4239156473) ##1 (READ_DATA_ON_RX >= 2052327924) && (READ_DATA_ON_RX <= 2071876598) ##3 1) |-> (PWDATA >= 0) && (PWDATA <= 2148852224));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2416770080) && (WRITE_DATA_ON_TX <= 2940558942) ##1 (PADDR >= 1875388895) && (PADDR <= 2413729823) ##3 (PWDATA >= 2121451004) && (PWDATA <= 2255374348)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2413729823) && PWRITE ##3 (PWDATA >= 2121451004) && (PWDATA <= 2255374348)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((PWDATA >= 2393583645) && (PWDATA <= 4285933822) ##1 (PADDR >= 1875388895) && (PADDR <= 2413729823) ##3 (PWDATA >= 2121451004) && (PWDATA <= 2255374348)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2413729823) ##2 (PWDATA >= 2243803659) && (PWDATA <= 2897594969) ##1 (PWDATA >= 2121451004) && (PWDATA <= 2255374348)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2230024713) && (READ_DATA_ON_RX <= 4239156473) ##1 (READ_DATA_ON_RX >= 2052327924) && (READ_DATA_ON_RX <= 2071876598) ##3 1) |-> (PWDATA >= 0) && (PWDATA <= 2148852224));
assert property(@(posedge PCLK) ((PWDATA >= 2416770080) && (PWDATA <= 2940558942) ##1 (PADDR >= 1875388895) && (PADDR <= 2413729823) ##3 (PWDATA >= 2121451004) && (PWDATA <= 2255374348)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911) ##1 (WRITE_DATA_ON_TX >= 1729450446) && (WRITE_DATA_ON_TX <= 2136841726) ##3 (READ_DATA_ON_RX >= 2385549852) && (READ_DATA_ON_RX <= 2485496360)) |-> PSELx);
assert property(@(posedge PCLK) ((PWDATA >= 2171160066) && (PWDATA <= 4294534911) ##1 (WRITE_DATA_ON_TX >= 1729450446) && (WRITE_DATA_ON_TX <= 2136841726) ##3 (READ_DATA_ON_RX >= 2385549852) && (READ_DATA_ON_RX <= 2485496360)) |-> PSELx);
assert property(@(posedge PCLK) ((PADDR >= 2372197914) && (PADDR <= 2385531932) ##3 1) |-> PWRITE);
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2413729823) ##2 (PWDATA >= 14656257) && (PWDATA <= 3891437775) ##1 (PWDATA >= 2121451004) && (PWDATA <= 2255374348)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) (PRESETn) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX == 2261937677)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((PADDR == 129207055)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((PRDATA == 1600174014)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2413729823) ##1 (PWDATA >= 10325249) && (PWDATA <= 3785736899) ##2 (PWDATA >= 2121451004) && (PWDATA <= 2255374348)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((PWDATA >= 2428647969) && (PWDATA <= 4285933822) ##1 (WRITE_DATA_ON_TX >= 1729450446) && (WRITE_DATA_ON_TX <= 2136841726) ##3 (READ_DATA_ON_RX >= 2385549852) && (READ_DATA_ON_RX <= 2485496360)) |-> PSELx);
assert property(@(posedge PCLK) (PRESETn ##2 1) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX == 1600174014)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) (PRESETn ##1 1) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) (!TX_EMPTY ##3 (PWDATA >= 1987724780) && (PWDATA <= 2255374348) ##1 (READ_DATA_ON_RX >= 1851633116) && (READ_DATA_ON_RX <= 2021404144)) |-> PENABLE);
assert property(@(posedge PCLK) ((PRDATA == 2261937677)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) (!INT_TX ##3 (PWDATA >= 1987724780) && (PWDATA <= 2255374348) ##1 (READ_DATA_ON_RX >= 1851633116) && (READ_DATA_ON_RX <= 2021404144)) |-> PENABLE);
assert property(@(posedge PCLK) ((READ_DATA_ON_RX == 2668357694)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((PRDATA == 2668357694)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2148852224) && (WRITE_DATA_ON_TX <= 4285933822) ##1 (WRITE_DATA_ON_TX >= 1729450446) && (WRITE_DATA_ON_TX <= 2136841726) ##3 (READ_DATA_ON_RX >= 2385549852) && (READ_DATA_ON_RX <= 2485496360)) |-> PSELx);
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2413729823) ##1 (WRITE_DATA_ON_TX >= 10325249) && (WRITE_DATA_ON_TX <= 3785736899) ##2 (PWDATA >= 2121451004) && (PWDATA <= 2255374348)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2413729823) ##2 (WRITE_DATA_ON_TX >= 14656257) && (WRITE_DATA_ON_TX <= 3891437775) ##1 (PWDATA >= 2121451004) && (PWDATA <= 2255374348)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2428647969) && (WRITE_DATA_ON_TX <= 4285933822) ##1 (WRITE_DATA_ON_TX >= 1729450446) && (WRITE_DATA_ON_TX <= 2136841726) ##3 (READ_DATA_ON_RX >= 2385549852) && (READ_DATA_ON_RX <= 2485496360)) |-> PSELx);
assert property(@(posedge PCLK) ((PWDATA >= 2148852224) && (PWDATA <= 4285933822) ##1 (WRITE_DATA_ON_TX >= 1729450446) && (WRITE_DATA_ON_TX <= 2136841726) ##3 (READ_DATA_ON_RX >= 2385549852) && (READ_DATA_ON_RX <= 2485496360)) |-> PSELx);
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2569281586) ##3 (READ_DATA_ON_RX >= 1797362134) && (READ_DATA_ON_RX <= 1865910238)) |-> PWRITE);
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2569281586) ##3 (PRDATA >= 1797362134) && (PRDATA <= 1865910238)) |-> PWRITE);
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2340546071) ##3 1) |-> PWRITE);
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2569281586) ##3 (PADDR >= 2146318335) && (PADDR <= 2269851662)) |-> PWRITE);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2449205795) && (WRITE_DATA_ON_TX <= 4294534911) ##1 (PADDR >= 1875388895) && (PADDR <= 2413729823) ##3 (PWDATA >= 2121451004) && (PWDATA <= 2255374348)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((PWDATA >= 2449205795) && (PWDATA <= 4294534911) ##1 (PADDR >= 1875388895) && (PADDR <= 2413729823) ##3 (PWDATA >= 2121451004) && (PWDATA <= 2255374348)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((PADDR >= 2002028014) && (PADDR <= 2317376532) ##2 (PWDATA >= 2121451004) && (PWDATA <= 2255374348)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) (!PWRITE ##1 (PADDR >= 1875388895) && (PADDR <= 2413729823) ##3 (PWDATA >= 2121451004) && (PWDATA <= 2255374348)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((PADDR >= 2320081940) && (PADDR <= 2544280623) ##2 (PWDATA >= 2121451004) && (PWDATA <= 2255374348)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((PWDATA >= 2449205795) && (PWDATA <= 4294534911) ##1 (PADDR >= 2337751574) && (PADDR <= 2569281586) ##3 (READ_DATA_ON_RX >= 2237942794) && (READ_DATA_ON_RX <= 2361885721)) |-> PWRITE);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2449205795) && (WRITE_DATA_ON_TX <= 4294534911) ##1 (PADDR >= 2337751574) && (PADDR <= 2569281586) ##3 (READ_DATA_ON_RX >= 2237942794) && (READ_DATA_ON_RX <= 2361885721)) |-> PWRITE);
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2413729823) ##1 (PADDR >= 623895370) && (PADDR <= 4281299198) ##2 (PWDATA >= 2121451004) && (PWDATA <= 2255374348)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2413729823) ##2 (PRDATA >= 10127617) && (PRDATA <= 1797362134) ##1 (PWDATA >= 2121451004) && (PWDATA <= 2255374348)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2413729823) ##2 (READ_DATA_ON_RX >= 10127617) && (READ_DATA_ON_RX <= 1797362134) ##1 (PWDATA >= 2121451004) && (PWDATA <= 2255374348)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2569281586) ##2 (WRITE_DATA_ON_TX >= 2907952218) && (WRITE_DATA_ON_TX <= 2970779234) ##1 1) |-> PWRITE);
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2569281586) ##2 (PWDATA >= 2786664524) && (PWDATA <= 2805429326) ##1 1) |-> PWRITE);
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2569281586) ##2 (WRITE_DATA_ON_TX >= 2786664524) && (WRITE_DATA_ON_TX <= 2805429326) ##1 1) |-> PWRITE);
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2569281586) ##2 (PWDATA >= 2907952218) && (PWDATA <= 2970779234) ##1 1) |-> PWRITE);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2567826482) && (WRITE_DATA_ON_TX <= 4285933822) ##1 (PADDR >= 1875388895) && (PADDR <= 2413729823) ##3 (PWDATA >= 2121451004) && (PWDATA <= 2255374348)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((PWDATA >= 2562743857) && (PWDATA <= 4285933822) ##1 (PADDR >= 1875388895) && (PADDR <= 2413729823) ##3 (PWDATA >= 2121451004) && (PWDATA <= 2255374348)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2562743857) && (WRITE_DATA_ON_TX <= 4285933822) ##1 (PADDR >= 1875388895) && (PADDR <= 2413729823) ##3 (PWDATA >= 2121451004) && (PWDATA <= 2255374348)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) (!PSELx ##2 (PWDATA >= 1987724780) && (PWDATA <= 2255374348) ##1 (READ_DATA_ON_RX >= 1851633116) && (READ_DATA_ON_RX <= 2021404144)) |-> PENABLE);
assert property(@(posedge PCLK) ((PWDATA >= 2567826482) && (PWDATA <= 4285933822) ##1 (PADDR >= 1875388895) && (PADDR <= 2413729823) ##3 (PWDATA >= 2121451004) && (PWDATA <= 2255374348)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) (PSELx ##1 (PWDATA >= 1987724780) && (PWDATA <= 2255374348) ##1 (READ_DATA_ON_RX >= 1851633116) && (READ_DATA_ON_RX <= 2021404144)) |-> PENABLE);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911) ##1 (PADDR >= 2337751574) && (PADDR <= 2569281586) ##3 (READ_DATA_ON_RX >= 2237942794) && (READ_DATA_ON_RX <= 2361885721)) |-> PWRITE);
assert property(@(posedge PCLK) ((PWDATA >= 2171160066) && (PWDATA <= 4294534911) ##1 (PADDR >= 2337751574) && (PADDR <= 2569281586) ##3 (READ_DATA_ON_RX >= 2237942794) && (READ_DATA_ON_RX <= 2361885721)) |-> PWRITE);
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2569281586) ##1 (READ_DATA_ON_RX >= 2263846925) && (READ_DATA_ON_RX <= 3786182339) ##2 (READ_DATA_ON_RX >= 2237942794) && (READ_DATA_ON_RX <= 2361885721)) |-> PWRITE);
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2569281586) ##1 (READ_DATA_ON_RX >= 3109080178) && (READ_DATA_ON_RX <= 3786182339) ##2 (READ_DATA_ON_RX >= 2237942794) && (READ_DATA_ON_RX <= 2361885721)) |-> PWRITE);
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2569281586) ##1 (PRDATA >= 3109080178) && (PRDATA <= 3786182339) ##2 (READ_DATA_ON_RX >= 2237942794) && (READ_DATA_ON_RX <= 2361885721)) |-> PWRITE);
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2569281586) ##1 (PRDATA >= 2263846925) && (PRDATA <= 3786182339) ##2 (READ_DATA_ON_RX >= 2237942794) && (READ_DATA_ON_RX <= 2361885721)) |-> PWRITE);
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2433799202) ##3 (READ_DATA_ON_RX >= 2237942794) && (READ_DATA_ON_RX <= 2361885721)) |-> PWRITE);
assert property(@(posedge PCLK) ((PWDATA >= 0) && (PWDATA <= 2136841726) ##3 (PWDATA >= 1987724780) && (PWDATA <= 2255374348) ##1 (READ_DATA_ON_RX >= 1851633116) && (READ_DATA_ON_RX <= 2021404144)) |-> PENABLE);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 2136841726) ##3 (PWDATA >= 1987724780) && (PWDATA <= 2255374348) ##1 (READ_DATA_ON_RX >= 1851633116) && (READ_DATA_ON_RX <= 2021404144)) |-> PENABLE);
assert property(@(posedge PCLK) ((PWDATA >= 0) && (PWDATA <= 2148852224) ##3 (PWDATA >= 1987724780) && (PWDATA <= 2255374348) ##1 (READ_DATA_ON_RX >= 1851633116) && (READ_DATA_ON_RX <= 2021404144)) |-> PENABLE);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 2148852224) ##3 (PWDATA >= 1987724780) && (PWDATA <= 2255374348) ##1 (READ_DATA_ON_RX >= 1851633116) && (READ_DATA_ON_RX <= 2021404144)) |-> PENABLE);
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2569281586) ##2 (PRDATA >= 2197186565) && (PRDATA <= 3040082026) ##1 (READ_DATA_ON_RX >= 2237942794) && (READ_DATA_ON_RX <= 2361885721)) |-> PWRITE);
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2569281586) ##2 (READ_DATA_ON_RX >= 2197186565) && (READ_DATA_ON_RX <= 3040082026) ##1 (READ_DATA_ON_RX >= 2237942794) && (READ_DATA_ON_RX <= 2361885721)) |-> PWRITE);
assert property(@(posedge PCLK) (!INT_RX ##1 (PADDR >= 1875388895) && (PADDR <= 2413729823) ##3 (PWDATA >= 2121451004) && (PWDATA <= 2255374348)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1851723740) && (WRITE_DATA_ON_TX <= 1981311980) ##4 (PWDATA >= 2121451004) && (PWDATA <= 2255374348)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) (!RX_EMPTY ##1 (PADDR >= 1875388895) && (PADDR <= 2413729823) ##3 (PWDATA >= 2121451004) && (PWDATA <= 2255374348)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((PWDATA >= 1851723740) && (PWDATA <= 1981311980) ##4 (PWDATA >= 2121451004) && (PWDATA <= 2255374348)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2569281586) ##1 !PSELx ##2 (READ_DATA_ON_RX >= 2237942794) && (READ_DATA_ON_RX <= 2361885721)) |-> PWRITE);
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2569281586) ##1 (READ_DATA_ON_RX >= 60774663) && (READ_DATA_ON_RX <= 3728410812) ##2 (READ_DATA_ON_RX >= 2237942794) && (READ_DATA_ON_RX <= 2361885721)) |-> PWRITE);
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2569281586) ##1 (PRDATA >= 60774663) && (PRDATA <= 3728410812) ##2 (READ_DATA_ON_RX >= 2237942794) && (READ_DATA_ON_RX <= 2361885721)) |-> PWRITE);
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2569281586) ##2 (PRDATA >= 2707737666) && (PRDATA <= 4137777389) ##1 (READ_DATA_ON_RX >= 2237942794) && (READ_DATA_ON_RX <= 2361885721)) |-> PWRITE);
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2569281586) ##2 (READ_DATA_ON_RX >= 2707737666) && (READ_DATA_ON_RX <= 4137777389) ##1 (READ_DATA_ON_RX >= 2237942794) && (READ_DATA_ON_RX <= 2361885721)) |-> PWRITE);
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2569281586) ##3 !ERROR && (READ_DATA_ON_RX >= 2237942794) && (READ_DATA_ON_RX <= 2361885721)) |-> PWRITE);
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2569281586) ##3 (PADDR >= 424003378) && (PADDR <= 1174185867) && (READ_DATA_ON_RX >= 2237942794) && (READ_DATA_ON_RX <= 2361885721)) |-> PWRITE);
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2569281586) ##2 (WRITE_DATA_ON_TX >= 338023208) && (WRITE_DATA_ON_TX <= 4249051898) ##1 (READ_DATA_ON_RX >= 2237942794) && (READ_DATA_ON_RX <= 2361885721)) |-> PWRITE);
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2569281586) ##2 (READ_DATA_ON_RX >= 2155445248) && (READ_DATA_ON_RX <= 4137777389) ##1 (READ_DATA_ON_RX >= 2237942794) && (READ_DATA_ON_RX <= 2361885721)) |-> PWRITE);
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2569281586) ##2 (PRDATA >= 2378019867) && (PRDATA <= 4137777389) ##1 (READ_DATA_ON_RX >= 2237942794) && (READ_DATA_ON_RX <= 2361885721)) |-> PWRITE);
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2569281586) ##2 (READ_DATA_ON_RX >= 2378019867) && (READ_DATA_ON_RX <= 4137777389) ##1 (READ_DATA_ON_RX >= 2237942794) && (READ_DATA_ON_RX <= 2361885721)) |-> PWRITE);
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2569281586) ##3 !PSLVERR && (READ_DATA_ON_RX >= 2237942794) && (READ_DATA_ON_RX <= 2361885721)) |-> PWRITE);
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2569281586) ##3 (PRDATA >= 1924700133) && (PRDATA <= 1992671725)) |-> PWRITE);
assert property(@(posedge PCLK) (!TX_EMPTY && (PADDR >= 2337751574) && (PADDR <= 2569281586) ##3 (READ_DATA_ON_RX >= 2237942794) && (READ_DATA_ON_RX <= 2361885721)) |-> PWRITE);
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2569281586) ##2 (PRDATA >= 2568499250) && (PRDATA <= 4137777389) ##1 (READ_DATA_ON_RX >= 2237942794) && (READ_DATA_ON_RX <= 2361885721)) |-> PWRITE);
assert property(@(posedge PCLK) (!INT_TX && (PADDR >= 2337751574) && (PADDR <= 2569281586) ##3 (READ_DATA_ON_RX >= 2237942794) && (READ_DATA_ON_RX <= 2361885721)) |-> PWRITE);
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2569281586) ##1 (READ_DATA_ON_RX >= 60774663) && (READ_DATA_ON_RX <= 3786182339) ##2 (READ_DATA_ON_RX >= 2237942794) && (READ_DATA_ON_RX <= 2361885721)) |-> PWRITE);
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2569281586) ##1 (PRDATA >= 60774663) && (PRDATA <= 3786182339) ##2 (READ_DATA_ON_RX >= 2237942794) && (READ_DATA_ON_RX <= 2361885721)) |-> PWRITE);
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2569281586) ##2 (PWDATA >= 338023208) && (PWDATA <= 4249051898) ##1 (READ_DATA_ON_RX >= 2237942794) && (READ_DATA_ON_RX <= 2361885721)) |-> PWRITE);
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2569281586) ##2 (READ_DATA_ON_RX >= 2568499250) && (READ_DATA_ON_RX <= 4137777389) ##1 (READ_DATA_ON_RX >= 2237942794) && (READ_DATA_ON_RX <= 2361885721)) |-> PWRITE);
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2569281586) ##2 (PRDATA >= 2155445248) && (PRDATA <= 4137777389) ##1 (READ_DATA_ON_RX >= 2237942794) && (READ_DATA_ON_RX <= 2361885721)) |-> PWRITE);
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2569281586) ##3 (READ_DATA_ON_RX >= 1924700133) && (READ_DATA_ON_RX <= 1992671725)) |-> PWRITE);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1711741900) && (WRITE_DATA_ON_TX <= 1911758819) ##4 (PWDATA >= 2121451004) && (PWDATA <= 2255374348)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((PWDATA >= 1711741900) && (PWDATA <= 1911758819) ##4 (PWDATA >= 2121451004) && (PWDATA <= 2255374348)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2569281586) && (READ_DATA_ON_RX >= 288113442) && (READ_DATA_ON_RX <= 1579504060) ##3 (READ_DATA_ON_RX >= 2237942794) && (READ_DATA_ON_RX <= 2361885721)) |-> PWRITE);
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2569281586) && (PRDATA >= 288113442) && (PRDATA <= 1579504060) ##3 (READ_DATA_ON_RX >= 2237942794) && (READ_DATA_ON_RX <= 2361885721)) |-> PWRITE);
assert property(@(posedge PCLK) ((PADDR >= 0) && (PADDR <= 3926906580) ##1 (PADDR >= 2337751574) && (PADDR <= 2569281586) ##3 (READ_DATA_ON_RX >= 2237942794) && (READ_DATA_ON_RX <= 2361885721)) |-> PWRITE);
assert property(@(posedge PCLK) (!ERROR ##1 (PADDR >= 1875388895) && (PADDR <= 2413729823) ##3 (PWDATA >= 2121451004) && (PWDATA <= 2255374348)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) (INT_TX ##1 (WRITE_DATA_ON_TX >= 1729450446) && (WRITE_DATA_ON_TX <= 2136841726) ##3 (READ_DATA_ON_RX >= 2385549852) && (READ_DATA_ON_RX <= 2485496360)) |-> PSELx);
assert property(@(posedge PCLK) (TX_EMPTY ##1 (WRITE_DATA_ON_TX >= 1729450446) && (WRITE_DATA_ON_TX <= 2136841726) ##3 (READ_DATA_ON_RX >= 2385549852) && (READ_DATA_ON_RX <= 2485496360)) |-> PSELx);
assert property(@(posedge PCLK) (!PSLVERR ##1 (PADDR >= 1875388895) && (PADDR <= 2413729823) ##3 (PWDATA >= 2121451004) && (PWDATA <= 2255374348)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2569281586) && (PRDATA >= 32497411) && (PRDATA <= 1393537958) ##3 (READ_DATA_ON_RX >= 2237942794) && (READ_DATA_ON_RX <= 2361885721)) |-> PWRITE);
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2569281586) && (READ_DATA_ON_RX >= 32497411) && (READ_DATA_ON_RX <= 1393537958) ##3 (READ_DATA_ON_RX >= 2237942794) && (READ_DATA_ON_RX <= 2361885721)) |-> PWRITE);
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2569281586) ##2 (WRITE_DATA_ON_TX >= 2450689572) && (WRITE_DATA_ON_TX <= 4249051898) ##1 (READ_DATA_ON_RX >= 2237942794) && (READ_DATA_ON_RX <= 2361885721)) |-> PWRITE);
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2569281586) ##2 (PWDATA >= 2450689572) && (PWDATA <= 4249051898) ##1 (READ_DATA_ON_RX >= 2237942794) && (READ_DATA_ON_RX <= 2361885721)) |-> PWRITE);
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2569281586) ##2 (PWDATA >= 2859821140) && (PWDATA <= 4249051898) ##1 (READ_DATA_ON_RX >= 2237942794) && (READ_DATA_ON_RX <= 2361885721)) |-> PWRITE);
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2569281586) ##2 (WRITE_DATA_ON_TX >= 2859821140) && (WRITE_DATA_ON_TX <= 4249051898) ##1 (READ_DATA_ON_RX >= 2237942794) && (READ_DATA_ON_RX <= 2361885721)) |-> PWRITE);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2148852224) && (WRITE_DATA_ON_TX <= 2538298414) ##1 (PADDR >= 2337751574) && (PADDR <= 2569281586) ##3 1) |-> PWRITE);
assert property(@(posedge PCLK) ((PWDATA >= 2148852224) && (PWDATA <= 2538298414) ##1 (PADDR >= 2337751574) && (PADDR <= 2569281586) ##3 1) |-> PWRITE);
assert property(@(posedge PCLK) ((PRDATA >= 2044006899) && (PRDATA <= 2759587400)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2044006899) && (READ_DATA_ON_RX <= 2759587400)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2044006899) && (READ_DATA_ON_RX <= 2759587400)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) ((PRDATA >= 2044006899) && (PRDATA <= 2759587400)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2569281586) && RX_EMPTY ##3 (READ_DATA_ON_RX >= 2237942794) && (READ_DATA_ON_RX <= 2361885721)) |-> PWRITE);
assert property(@(posedge PCLK) ((PRDATA >= 0) && (PRDATA <= 3924899027) ##1 (PADDR >= 2337751574) && (PADDR <= 2569281586) ##3 (READ_DATA_ON_RX >= 2237942794) && (READ_DATA_ON_RX <= 2361885721)) |-> PWRITE);
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3924899027) ##1 (PADDR >= 2337751574) && (PADDR <= 2569281586) ##3 (READ_DATA_ON_RX >= 2237942794) && (READ_DATA_ON_RX <= 2361885721)) |-> PWRITE);
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2569281586) && INT_RX ##3 (READ_DATA_ON_RX >= 2237942794) && (READ_DATA_ON_RX <= 2361885721)) |-> PWRITE);
assert property(@(posedge PCLK) (!PENABLE && (PADDR >= 2337751574) && (PADDR <= 2569281586) ##3 (READ_DATA_ON_RX >= 2237942794) && (READ_DATA_ON_RX <= 2361885721)) |-> PWRITE);
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2569281586) ##2 (WRITE_DATA_ON_TX >= 2805429326) && (WRITE_DATA_ON_TX <= 4249051898) ##1 (READ_DATA_ON_RX >= 2237942794) && (READ_DATA_ON_RX <= 2361885721)) |-> PWRITE);
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2569281586) ##2 (WRITE_DATA_ON_TX >= 2970779234) && (WRITE_DATA_ON_TX <= 4249051898) ##1 (READ_DATA_ON_RX >= 2237942794) && (READ_DATA_ON_RX <= 2361885721)) |-> PWRITE);
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2569281586) ##2 (PWDATA >= 2805429326) && (PWDATA <= 4249051898) ##1 (READ_DATA_ON_RX >= 2237942794) && (READ_DATA_ON_RX <= 2361885721)) |-> PWRITE);
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2569281586) ##2 (PADDR >= 133216527) && (PADDR <= 1536178103) ##1 (READ_DATA_ON_RX >= 2237942794) && (READ_DATA_ON_RX <= 2361885721)) |-> PWRITE);
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2569281586) ##2 (PWDATA >= 2970779234) && (PWDATA <= 4249051898) ##1 (READ_DATA_ON_RX >= 2237942794) && (READ_DATA_ON_RX <= 2361885721)) |-> PWRITE);
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2569281586) ##2 (PWDATA >= 2786664524) && (PWDATA <= 4249051898) ##1 (READ_DATA_ON_RX >= 2237942794) && (READ_DATA_ON_RX <= 2361885721)) |-> PWRITE);
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2569281586) ##2 (WRITE_DATA_ON_TX >= 2786664524) && (WRITE_DATA_ON_TX <= 4249051898) ##1 (READ_DATA_ON_RX >= 2237942794) && (READ_DATA_ON_RX <= 2361885721)) |-> PWRITE);
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2569281586) ##2 (PADDR >= 133216527) && (PADDR <= 1688677833) ##1 (READ_DATA_ON_RX >= 2237942794) && (READ_DATA_ON_RX <= 2361885721)) |-> PWRITE);
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2569281586) ##1 INT_RX ##2 (READ_DATA_ON_RX >= 2237942794) && (READ_DATA_ON_RX <= 2361885721)) |-> PWRITE);
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2569281586) ##1 PENABLE ##2 (READ_DATA_ON_RX >= 2237942794) && (READ_DATA_ON_RX <= 2361885721)) |-> PWRITE);
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2569281586) ##2 (PWDATA >= 430498611) && (PWDATA <= 4249051898) ##1 (READ_DATA_ON_RX >= 2237942794) && (READ_DATA_ON_RX <= 2361885721)) |-> PWRITE);
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2569281586) ##2 (WRITE_DATA_ON_TX >= 430498611) && (WRITE_DATA_ON_TX <= 4249051898) ##1 (READ_DATA_ON_RX >= 2237942794) && (READ_DATA_ON_RX <= 2361885721)) |-> PWRITE);
assert property(@(posedge PCLK) (PRESETn ##1 1) |-> PWRITE);
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2569281586) ##2 (PADDR >= 133216527) && (PADDR <= 2204174854) ##1 (READ_DATA_ON_RX >= 2237942794) && (READ_DATA_ON_RX <= 2361885721)) |-> PWRITE);
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2569281586) ##1 RX_EMPTY ##2 (READ_DATA_ON_RX >= 2237942794) && (READ_DATA_ON_RX <= 2361885721)) |-> PWRITE);
assert property(@(posedge PCLK) (PRESETn ##3 1) |-> PWRITE);
assert property(@(posedge PCLK) (PRESETn ##4 1) |-> PWRITE);
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2569281586) ##2 (WRITE_DATA_ON_TX >= 338023208) && (WRITE_DATA_ON_TX <= 2293912593) ##1 (READ_DATA_ON_RX >= 2237942794) && (READ_DATA_ON_RX <= 2361885721)) |-> PWRITE);
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2569281586) ##2 (PWDATA >= 338023208) && (PWDATA <= 2293912593) ##1 (READ_DATA_ON_RX >= 2237942794) && (READ_DATA_ON_RX <= 2361885721)) |-> PWRITE);
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2569281586) ##2 ERROR ##1 (READ_DATA_ON_RX >= 2237942794) && (READ_DATA_ON_RX <= 2361885721)) |-> PWRITE);
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2569281586) ##2 PSLVERR ##1 (READ_DATA_ON_RX >= 2237942794) && (READ_DATA_ON_RX <= 2361885721)) |-> PWRITE);
assert property(@(posedge PCLK) ((PADDR >= 0) && (PADDR <= 1861039069) ##1 (PADDR >= 2337751574) && (PADDR <= 2569281586) ##3 (READ_DATA_ON_RX >= 2237942794) && (READ_DATA_ON_RX <= 2361885721)) |-> PWRITE);
assert property(@(posedge PCLK) ((PWDATA >= 2501382698) && (PWDATA <= 3121060980)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 2501382698) && (PWDATA <= 3121060980)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2501382698) && (WRITE_DATA_ON_TX <= 3121060980)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2501382698) && (WRITE_DATA_ON_TX <= 3121060980)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2569281586) ##1 (PADDR >= 57793798) && (PADDR <= 1666889158) ##2 (READ_DATA_ON_RX >= 2237942794) && (READ_DATA_ON_RX <= 2361885721)) |-> PWRITE);
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2569281586) ##1 (PADDR >= 303578404) && (PADDR <= 1473333167) ##2 (READ_DATA_ON_RX >= 2237942794) && (READ_DATA_ON_RX <= 2361885721)) |-> PWRITE);
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2569281586) ##2 (WRITE_DATA_ON_TX >= 338023208) && (WRITE_DATA_ON_TX <= 1674934215) ##1 (READ_DATA_ON_RX >= 2237942794) && (READ_DATA_ON_RX <= 2361885721)) |-> PWRITE);
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2569281586) ##2 (PWDATA >= 338023208) && (PWDATA <= 1674934215) ##1 (READ_DATA_ON_RX >= 2237942794) && (READ_DATA_ON_RX <= 2361885721)) |-> PWRITE);
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 2143363583) ##1 (PADDR >= 2337751574) && (PADDR <= 2569281586) ##3 (READ_DATA_ON_RX >= 2237942794) && (READ_DATA_ON_RX <= 2361885721)) |-> PWRITE);
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2569281586) ##3 (READ_DATA_ON_RX >= 2237942794) && (READ_DATA_ON_RX <= 2361885721) && PSELx) |-> PWRITE);
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2569281586) ##3 (READ_DATA_ON_RX >= 2237942794) && (READ_DATA_ON_RX <= 2361885721) && PENABLE) |-> PWRITE);
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2569281586) ##3 !INT_TX && (READ_DATA_ON_RX >= 2237942794) && (READ_DATA_ON_RX <= 2361885721)) |-> PWRITE);
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2569281586) && PSELx ##3 (READ_DATA_ON_RX >= 2237942794) && (READ_DATA_ON_RX <= 2361885721)) |-> PWRITE);
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2569281586) ##3 !TX_EMPTY && (READ_DATA_ON_RX >= 2237942794) && (READ_DATA_ON_RX <= 2361885721)) |-> PWRITE);
assert property(@(posedge PCLK) ((PRDATA >= 0) && (PRDATA <= 2143363583) ##1 (PADDR >= 2337751574) && (PADDR <= 2569281586) ##3 (READ_DATA_ON_RX >= 2237942794) && (READ_DATA_ON_RX <= 2361885721)) |-> PWRITE);
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2569281586) ##1 PSLVERR ##2 (READ_DATA_ON_RX >= 2237942794) && (READ_DATA_ON_RX <= 2361885721)) |-> PWRITE);
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2569281586) ##1 ERROR ##2 (READ_DATA_ON_RX >= 2237942794) && (READ_DATA_ON_RX <= 2361885721)) |-> PWRITE);
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2569281586) ##2 !PSELx ##1 (READ_DATA_ON_RX >= 2237942794) && (READ_DATA_ON_RX <= 2361885721)) |-> PWRITE);
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2569281586) ##2 (READ_DATA_ON_RX >= 2547590191) && (READ_DATA_ON_RX <= 2917650523) ##1 (READ_DATA_ON_RX >= 2237942794) && (READ_DATA_ON_RX <= 2361885721)) |-> PWRITE);
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2569281586) ##2 (PRDATA >= 2547590191) && (PRDATA <= 2917650523) ##1 (READ_DATA_ON_RX >= 2237942794) && (READ_DATA_ON_RX <= 2361885721)) |-> PWRITE);
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2569281586) ##1 (PWDATA >= 2236078090) && (PWDATA <= 4203274485) ##2 (READ_DATA_ON_RX >= 2237942794) && (READ_DATA_ON_RX <= 2361885721)) |-> PWRITE);
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2569281586) ##1 (PADDR >= 57793798) && (PADDR <= 2019717616) ##2 (READ_DATA_ON_RX >= 2237942794) && (READ_DATA_ON_RX <= 2361885721)) |-> PWRITE);
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2569281586) ##1 (WRITE_DATA_ON_TX >= 2236078090) && (WRITE_DATA_ON_TX <= 4203274485) ##2 (READ_DATA_ON_RX >= 2237942794) && (READ_DATA_ON_RX <= 2361885721)) |-> PWRITE);
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2569281586) ##1 (WRITE_DATA_ON_TX >= 2453414436) && (WRITE_DATA_ON_TX <= 4203274485) ##2 (READ_DATA_ON_RX >= 2237942794) && (READ_DATA_ON_RX <= 2361885721)) |-> PWRITE);
assert property(@(posedge PCLK) (INT_TX ##1 (PADDR >= 2337751574) && (PADDR <= 2569281586) ##3 (READ_DATA_ON_RX >= 2237942794) && (READ_DATA_ON_RX <= 2361885721)) |-> PWRITE);
assert property(@(posedge PCLK) ((PADDR >= 1419414953) && (PADDR <= 2109497339) ##1 (PADDR >= 2337751574) && (PADDR <= 2569281586) ##3 (READ_DATA_ON_RX >= 2237942794) && (READ_DATA_ON_RX <= 2361885721)) |-> PWRITE);
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1508872115) && (READ_DATA_ON_RX <= 2732671557) ##1 (PADDR >= 2337751574) && (PADDR <= 2569281586) ##3 (READ_DATA_ON_RX >= 2237942794) && (READ_DATA_ON_RX <= 2361885721)) |-> PWRITE);
assert property(@(posedge PCLK) (TX_EMPTY ##1 (PADDR >= 2337751574) && (PADDR <= 2569281586) ##3 (READ_DATA_ON_RX >= 2237942794) && (READ_DATA_ON_RX <= 2361885721)) |-> PWRITE);
assert property(@(posedge PCLK) ((PRDATA >= 1508872115) && (PRDATA <= 2732671557) ##1 (PADDR >= 2337751574) && (PADDR <= 2569281586) ##3 (READ_DATA_ON_RX >= 2237942794) && (READ_DATA_ON_RX <= 2361885721)) |-> PWRITE);
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2569281586) ##1 (PWDATA >= 2453414436) && (PWDATA <= 4203274485) ##2 (READ_DATA_ON_RX >= 2237942794) && (READ_DATA_ON_RX <= 2361885721)) |-> PWRITE);
assert property(@(posedge PCLK) (!PWRITE && (PADDR >= 2337751574) && (PADDR <= 2569281586) ##3 (READ_DATA_ON_RX >= 2237942794) && (READ_DATA_ON_RX <= 2361885721)) |-> PWRITE);
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2413729823) ##2 (PADDR >= 2179128323) && (PADDR <= 4289956095) ##1 (PWDATA >= 2121451004) && (PWDATA <= 2255374348)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) (!PSLVERR ##1 (PADDR >= 2337751574) && (PADDR <= 2569281586) ##3 (READ_DATA_ON_RX >= 2237942794) && (READ_DATA_ON_RX <= 2361885721)) |-> PWRITE);
assert property(@(posedge PCLK) (!ERROR ##1 (PADDR >= 2337751574) && (PADDR <= 2569281586) ##3 (READ_DATA_ON_RX >= 2237942794) && (READ_DATA_ON_RX <= 2361885721)) |-> PWRITE);
assert property(@(posedge PCLK) ((PADDR >= 1408487335) && (PADDR <= 1904009698)) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1416083368) && (WRITE_DATA_ON_TX <= 1956181481)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PWDATA >= 1416083368) && (PWDATA <= 1956181481)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1416083368) && (WRITE_DATA_ON_TX <= 1956181481)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PWDATA >= 1416083368) && (PWDATA <= 1956181481)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2115098108) && (PADDR <= 2872418902) ##4 (PWDATA >= 2121451004) && (PWDATA <= 2255374348)) |-> (PADDR >= 0) && (PADDR <= 2152689152));
assert property(@(posedge PCLK) ((PWDATA >= 1416083368) && (PWDATA <= 2148852224) ##2 (PRDATA >= 1705540043) && (PRDATA <= 1955825129) ##2 (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 1416083368) && (PWDATA <= 2148852224) ##2 (PRDATA >= 1705540043) && (PRDATA <= 1955825129) ##2 (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (PWDATA >= 2171160066) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1416083368) && (WRITE_DATA_ON_TX <= 2148852224) ##2 (PRDATA >= 1705540043) && (PRDATA <= 1955825129) ##2 (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1416083368) && (WRITE_DATA_ON_TX <= 2148852224) ##2 (PRDATA >= 1705540043) && (PRDATA <= 1955825129) ##2 (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (PWDATA >= 2171160066) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PRDATA >= 50067717) && (PRDATA <= 1560606650) ##2 (WRITE_DATA_ON_TX >= 332527399) && (WRITE_DATA_ON_TX <= 4249051898) ##1 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 50067717) && (READ_DATA_ON_RX <= 1560606650) ##2 (WRITE_DATA_ON_TX >= 332527399) && (WRITE_DATA_ON_TX <= 4249051898) ##1 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 50067717) && (PRDATA <= 1560606650) ##2 (WRITE_DATA_ON_TX >= 332527399) && (WRITE_DATA_ON_TX <= 4249051898) ##1 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 50067717) && (READ_DATA_ON_RX <= 1560606650) ##2 (WRITE_DATA_ON_TX >= 332527399) && (WRITE_DATA_ON_TX <= 4249051898) ##1 (PWDATA >= 2100664826) && (PWDATA <= 2179150851)) |-> (PRDATA >= 2447213603) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1416083368) && (WRITE_DATA_ON_TX <= 1911758819)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 1416083368) && (PWDATA <= 1911758819)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1416083368) && (WRITE_DATA_ON_TX <= 1911758819)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 1416083368) && (PWDATA <= 1911758819)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 2631320121) && (PWDATA <= 3148028535)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2631320121) && (WRITE_DATA_ON_TX <= 3148028535)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 2631320121) && (PWDATA <= 3148028535)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2631320121) && (WRITE_DATA_ON_TX <= 3148028535)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 2247036427) && (PWDATA <= 2754953288)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 2247036427) && (PWDATA <= 2754953288)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2247036427) && (WRITE_DATA_ON_TX <= 2754953288)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2247036427) && (WRITE_DATA_ON_TX <= 2754953288)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 2684724800) && (PWDATA <= 3165099641)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2684724800) && (WRITE_DATA_ON_TX <= 3165099641)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 2684724800) && (PWDATA <= 3165099641)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2684724800) && (WRITE_DATA_ON_TX <= 3165099641)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1588230077) && (PADDR <= 2042594291)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PWDATA >= 0) && (PWDATA <= 1821779417) ##2 (PRDATA >= 1705540043) && (PRDATA <= 1955825129) ##2 (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (PWDATA >= 2171160066) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 1821779417) ##2 (PRDATA >= 1705540043) && (PRDATA <= 1955825129) ##2 (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 0) && (PWDATA <= 1821779417) ##2 (PRDATA >= 1705540043) && (PRDATA <= 1955825129) ##2 (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 1821779417) ##2 (PRDATA >= 1705540043) && (PRDATA <= 1955825129) ##2 (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (PWDATA >= 2171160066) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1779824084) && (WRITE_DATA_ON_TX <= 2243803659)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 1779824084) && (PWDATA <= 2243803659)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 1779824084) && (PWDATA <= 2243803659)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1779824084) && (WRITE_DATA_ON_TX <= 2243803659)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 1357918625) && (PWDATA <= 1821779417)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1357918625) && (WRITE_DATA_ON_TX <= 1821779417)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 1357918625) && (PWDATA <= 1821779417)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1357918625) && (WRITE_DATA_ON_TX <= 1821779417)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 0) && (PWDATA <= 1821779417) ##1 (PRDATA >= 1705540043) && (PRDATA <= 1955825129) ##2 (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (PWDATA >= 2171160066) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 1821779417) ##1 (PRDATA >= 1705540043) && (PRDATA <= 1955825129) ##2 (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 0) && (PWDATA <= 1821779417) ##1 (PRDATA >= 1705540043) && (PRDATA <= 1955825129) ##2 (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 1821779417) ##1 (PRDATA >= 1705540043) && (PRDATA <= 1955825129) ##2 (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (PWDATA >= 2171160066) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 2120795644) && (PADDR <= 2478405671)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2106629115) && (WRITE_DATA_ON_TX <= 2493171753)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2106629115) && (WRITE_DATA_ON_TX <= 2493171753)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 2106629115) && (PWDATA <= 2493171753)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 2106629115) && (PWDATA <= 2493171753)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 0) && (PWDATA <= 2148852224) ##2 (PRDATA >= 1705540043) && (PRDATA <= 1955825129) ##2 (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 2148852224) ##2 (PRDATA >= 1705540043) && (PRDATA <= 1955825129) ##2 (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (PWDATA >= 2171160066) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 0) && (PWDATA <= 2148852224) ##2 (PRDATA >= 1705540043) && (PRDATA <= 1955825129) ##2 (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (PWDATA >= 2171160066) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 2148852224) ##2 (PRDATA >= 1705540043) && (PRDATA <= 1955825129) ##2 (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 2148852224) ##1 (PRDATA >= 1705540043) && (PRDATA <= 1955825129) ##2 (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 0) && (PWDATA <= 2148852224) ##1 (PRDATA >= 1705540043) && (PRDATA <= 1955825129) ##2 (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (PWDATA >= 2171160066) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 0) && (PWDATA <= 2148852224) ##1 (PRDATA >= 1705540043) && (PRDATA <= 1955825129) ##2 (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 2148852224) ##1 (PRDATA >= 1705540043) && (PRDATA <= 1955825129) ##2 (PADDR >= 2385531932) && (PADDR <= 2591643700)) |-> (PWDATA >= 2171160066) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) (!PENABLE ##2 (PWDATA >= 1987724780) && (PWDATA <= 2255374348) ##1 (READ_DATA_ON_RX >= 1851633116) && (READ_DATA_ON_RX <= 2021404144)) |-> PENABLE);
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2271383054) && (WRITE_DATA_ON_TX <= 2600926262)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 2271383054) && (PWDATA <= 2600926262)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2271383054) && (WRITE_DATA_ON_TX <= 2600926262)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 2271383054) && (PWDATA <= 2600926262)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 1929808870) && (PWDATA <= 2255374348)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1929808870) && (WRITE_DATA_ON_TX <= 2255374348)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 1929808870) && (PWDATA <= 2255374348)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1929808870) && (WRITE_DATA_ON_TX <= 2255374348)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 2121917436) && (PADDR <= 4289956095) ##2 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PWDATA >= 326412070) && (PWDATA <= 4294534911) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 326412070) && (WRITE_DATA_ON_TX <= 4294534911) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 326412070) && (PWDATA <= 4294534911) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 326412070) && (WRITE_DATA_ON_TX <= 4294534911) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 2165231618) && (PADDR <= 4289956095) ##2 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 55474438) && (PADDR <= 3879324878) ##4 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) (!PWRITE ##1 (PADDR >= 2337751574) && (PADDR <= 2569281586) ##3 (READ_DATA_ON_RX >= 2237942794) && (READ_DATA_ON_RX <= 2361885721)) |-> PWRITE);
assert property(@(posedge PCLK) ((PADDR >= 0) && (PADDR <= 3888363215) ##4 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PWDATA >= 429621043) && (PWDATA <= 4285933822) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 429621043) && (PWDATA <= 4285933822) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 429621043) && (WRITE_DATA_ON_TX <= 4285933822) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 429621043) && (WRITE_DATA_ON_TX <= 4285933822) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 474952504) && (PWDATA <= 4285933822) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 474952504) && (PWDATA <= 4285933822) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 474952504) && (WRITE_DATA_ON_TX <= 4285933822) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 474952504) && (WRITE_DATA_ON_TX <= 4285933822) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 4289956095) ##2 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 2418570272) && (PADDR <= 4289956095) ##2 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 553791298) && (WRITE_DATA_ON_TX <= 4285933822) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 553791298) && (PWDATA <= 4285933822) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 553791298) && (PWDATA <= 4285933822) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 553791298) && (WRITE_DATA_ON_TX <= 4285933822) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) (INT_TX ##1 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) (TX_EMPTY ##1 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) (RX_EMPTY ##4 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) (INT_RX ##4 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2130003453) && (WRITE_DATA_ON_TX <= 4294534911) ##4 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 4294534911) ##4 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911) ##4 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PWDATA >= 2171160066) && (PWDATA <= 4294534911) ##4 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) (!PSLVERR ##3 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) (!ERROR ##3 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PWDATA >= 2171160066) && (PWDATA <= 2396555805)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 2396555805)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 2396555805)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 2171160066) && (PWDATA <= 2396555805)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 2591776308) && (PADDR <= 4289956095) ##2 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) (!RX_EMPTY ##1 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) (!INT_RX ##1 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PWDATA >= 1924134885) && (PWDATA <= 2148852224)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1924134885) && (WRITE_DATA_ON_TX <= 2148852224)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1924134885) && (WRITE_DATA_ON_TX <= 2148852224)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 1924134885) && (PWDATA <= 2148852224)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) (!INT_TX ##3 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) (!TX_EMPTY ##3 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) (!ERROR ##4 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) (!PSLVERR ##4 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PWDATA >= 2002414062) && (PWDATA <= 2298495506) && PWRITE) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) (PWRITE ##4 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PWDATA >= 2428647969) && (PWDATA <= 4294534911) ##4 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2428647969) && (WRITE_DATA_ON_TX <= 4294534911) ##4 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) (PSELx ##2 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PWDATA >= 2449205795) && (PWDATA <= 4294534911) ##4 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) (PWRITE ##3 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2449205795) && (WRITE_DATA_ON_TX <= 4294534911) ##4 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2407570975) && (WRITE_DATA_ON_TX <= 2613965367)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 2407570975) && (PWDATA <= 2613965367)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2407570975) && (WRITE_DATA_ON_TX <= 2613965367)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 2407570975) && (PWDATA <= 2613965367)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) (INT_TX ##4 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) (TX_EMPTY ##4 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) (PENABLE ##4 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1869080542) && (WRITE_DATA_ON_TX <= 2069565430) ##3 1) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1869080542) && (WRITE_DATA_ON_TX <= 2069565430) ##3 1) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 1869080542) && (PWDATA <= 2069565430) ##3 1) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 1869080542) && (PWDATA <= 2069565430) ##3 1) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) (ERROR ##1 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) (PSLVERR ##1 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) (!PWRITE ##1 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PWDATA >= 2002414062) && (PWDATA <= 2298495506) && PENABLE) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PWDATA >= 2604125750) && (PWDATA <= 2825674320)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2604125750) && (WRITE_DATA_ON_TX <= 2825674320)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 2604125750) && (PWDATA <= 2825674320)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2604125750) && (WRITE_DATA_ON_TX <= 2825674320)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) (!INT_TX ##2 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) (!PENABLE ##1 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) (!TX_EMPTY ##2 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PWDATA >= 2171160066) && (PWDATA <= 4294534911) ##1 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911) ##1 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 2177476099) && (PADDR <= 2344480279) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2177476099) && (PADDR <= 2344480279) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) (!PENABLE ##2 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2544280623) ##1 (READ_DATA_ON_RX >= 950241649) && (READ_DATA_ON_RX <= 4257660155) ##3 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2544280623) ##1 (PRDATA >= 950241649) && (PRDATA <= 4257660155) ##3 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) (!PSELx ##4 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) (!PENABLE ##3 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PWDATA >= 2002414062) && (PWDATA <= 2298495506) && TX_EMPTY) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PWDATA >= 2002414062) && (PWDATA <= 2298495506) && INT_TX) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PWDATA >= 2449205795) && (PWDATA <= 4294534911) ##1 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2449205795) && (WRITE_DATA_ON_TX <= 4294534911) ##1 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PWDATA >= 2449205795) && (PWDATA <= 2648508475)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 1869080542) && (PWDATA <= 2064145910)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2449205795) && (WRITE_DATA_ON_TX <= 2648508475)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 2449205795) && (PWDATA <= 2648508475)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1869080542) && (WRITE_DATA_ON_TX <= 2064145910)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 1869080542) && (PWDATA <= 2064145910)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1869080542) && (WRITE_DATA_ON_TX <= 2064145910)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2449205795) && (WRITE_DATA_ON_TX <= 2648508475)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) (!PSLVERR ##2 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) (!ERROR ##2 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PWDATA >= 1714888652) && (PWDATA <= 1926265317)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 1714888652) && (PWDATA <= 1926265317)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1714888652) && (WRITE_DATA_ON_TX <= 1926265317)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1714888652) && (WRITE_DATA_ON_TX <= 1926265317)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2544280623) ##1 (PWDATA >= 116591885) && (PWDATA <= 3703252153) ##3 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2544280623) ##1 (WRITE_DATA_ON_TX >= 116591885) && (WRITE_DATA_ON_TX <= 3703252153) ##3 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((PRDATA >= 32497411) && (PRDATA <= 1987289068) && (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PWDATA >= 2002414062) && (PWDATA <= 2298495506) && (READ_DATA_ON_RX >= 32497411) && (READ_DATA_ON_RX <= 1987289068)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 2113230843) && (PADDR <= 2320081940) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) ((PADDR >= 2113230843) && (PADDR <= 2320081940) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) (!PSELx ##3 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PWDATA >= 2171160066) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PWDATA >= 2002414062) && (PWDATA <= 2298495506) && PSELx) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 389988654) && (PADDR <= 4289956095) ##3 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 389988654) && (PADDR <= 4289956095) ##3 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2179150851) && (WRITE_DATA_ON_TX <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PWDATA >= 2179150851) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2130003453) && (WRITE_DATA_ON_TX <= 4292353279) ##3 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PWDATA >= 2130003453) && (PWDATA <= 4292353279) ##3 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911) ##3 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PWDATA >= 2171160066) && (PWDATA <= 4294534911) ##3 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) (!INT_RX ##2 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) (!RX_EMPTY ##2 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 (PRDATA >= 7595264) && (PRDATA <= 3979331290)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 (PRDATA >= 7595264) && (PRDATA <= 3979331290)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 (READ_DATA_ON_RX >= 7595264) && (READ_DATA_ON_RX <= 3979331290)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 (READ_DATA_ON_RX >= 7595264) && (READ_DATA_ON_RX <= 3979331290)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 440867636) && (PADDR <= 4289956095) ##3 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 440867636) && (PADDR <= 4289956095) ##3 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PRDATA >= 2111679483) && (PRDATA <= 2330484245) ##4 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2111679483) && (READ_DATA_ON_RX <= 2330484245) ##4 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PRDATA >= 2111679483) && (PRDATA <= 2330484245) ##4 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2111679483) && (READ_DATA_ON_RX <= 2330484245) ##4 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PRDATA >= 1615616) && (PRDATA <= 2139694079) ##3 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1615616) && (READ_DATA_ON_RX <= 2139694079) ##3 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PWDATA >= 2002414062) && (PWDATA <= 2298495506) && ERROR) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2651165244) && (WRITE_DATA_ON_TX <= 2825674320)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2651165244) && (WRITE_DATA_ON_TX <= 2825674320)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 2651165244) && (PWDATA <= 2825674320)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 2651165244) && (PWDATA <= 2825674320)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) (!PWRITE ##2 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) && (WRITE_DATA_ON_TX >= 506619708) && (WRITE_DATA_ON_TX <= 4289536767) ##3 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) && (PWDATA >= 506619708) && (PWDATA <= 4289536767) ##3 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) && (WRITE_DATA_ON_TX >= 506619708) && (WRITE_DATA_ON_TX <= 4289536767) ##3 1) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) && (PWDATA >= 506619708) && (PWDATA <= 4289536767) ##3 1) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PRDATA >= 2454185508) && (PRDATA <= 4288916223) ##2 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2454185508) && (READ_DATA_ON_RX <= 4288916223) ##2 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 392812334) && (READ_DATA_ON_RX <= 4288916223) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 392812334) && (READ_DATA_ON_RX <= 4288916223) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PRDATA >= 392812334) && (PRDATA <= 4288916223) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PRDATA >= 392812334) && (PRDATA <= 4288916223) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PRDATA >= 442603828) && (PRDATA <= 4280254718) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 442603828) && (READ_DATA_ON_RX <= 4280254718) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PRDATA >= 442603828) && (PRDATA <= 4280254718) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 442603828) && (READ_DATA_ON_RX <= 4280254718) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 2002414062) && (PWDATA <= 2298495506) && (READ_DATA_ON_RX >= 32497411) && (READ_DATA_ON_RX <= 1659265477)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PRDATA >= 32497411) && (PRDATA <= 1659265477) && (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) && (PRDATA >= 201563416) && (PRDATA <= 3753830591) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) && (PRDATA >= 201563416) && (PRDATA <= 3753830591) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) && (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 3753830591) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) && (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 3753830591) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 2271383054) && (PWDATA <= 2440631330)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2341846039) && (WRITE_DATA_ON_TX <= 2501382698)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2341846039) && (WRITE_DATA_ON_TX <= 2501382698)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 2341846039) && (PWDATA <= 2501382698)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2271383054) && (WRITE_DATA_ON_TX <= 2440631330)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 2069565430) && (PWDATA <= 2255374348)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 2069565430) && (PWDATA <= 2255374348)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 2271383054) && (PWDATA <= 2440631330)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 2341846039) && (PWDATA <= 2501382698)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2069565430) && (WRITE_DATA_ON_TX <= 2255374348)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2069565430) && (WRITE_DATA_ON_TX <= 2255374348)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2271383054) && (WRITE_DATA_ON_TX <= 2440631330)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) (!INT_RX ##3 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) (!RX_EMPTY ##3 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) (!PSELx ##1 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PRDATA >= 531205951) && (PRDATA <= 4232881400) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PRDATA >= 531205951) && (PRDATA <= 4232881400) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 531205951) && (READ_DATA_ON_RX <= 4232881400) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 531205951) && (READ_DATA_ON_RX <= 4232881400) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) (!INT_RX && (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) (!RX_EMPTY && (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PWDATA >= 2476896295) && (PWDATA <= 4292353279) ##3 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2476896295) && (WRITE_DATA_ON_TX <= 4292353279) ##3 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 2148852224) ##2 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PWDATA >= 0) && (PWDATA <= 2148852224) ##2 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PWDATA >= 2171160066) && (PWDATA <= 2333968406)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1987724780) && (WRITE_DATA_ON_TX <= 2148852224)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 2333968406)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1987724780) && (WRITE_DATA_ON_TX <= 2148852224)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 1987724780) && (PWDATA <= 2148852224)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 2171160066) && (PWDATA <= 2333968406)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 2333968406)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 1987724780) && (PWDATA <= 2148852224)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##2 (PADDR >= 1063065982) && (PADDR <= 4070173925) ##1 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##2 (PADDR >= 1063065982) && (PADDR <= 4070173925) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 1942645223) && (PADDR <= 2135382526)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) ((PADDR >= 1942645223) && (PADDR <= 2135382526)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) ((PADDR >= 2833361489) && (PADDR <= 3857904331) ##2 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 (PRDATA >= 7595264) && (PRDATA <= 3577383594)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 (READ_DATA_ON_RX >= 7595264) && (READ_DATA_ON_RX <= 3577383594)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 (READ_DATA_ON_RX >= 7595264) && (READ_DATA_ON_RX <= 3577383594)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 (PRDATA >= 7595264) && (PRDATA <= 3577383594)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2513934379) && (WRITE_DATA_ON_TX <= 2672548926)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 1832756698) && (PWDATA <= 1982421996)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2513934379) && (WRITE_DATA_ON_TX <= 2672548926)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 1832756698) && (PWDATA <= 1982421996)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1832756698) && (WRITE_DATA_ON_TX <= 1982421996)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 2513934379) && (PWDATA <= 2672548926)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1832756698) && (WRITE_DATA_ON_TX <= 1982421996)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 2513934379) && (PWDATA <= 2672548926)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320) ##2 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320) ##2 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) ((PRDATA >= 0) && (PRDATA <= 3895002320) ##2 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) ((PRDATA >= 0) && (PRDATA <= 3895002320) ##2 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) ((PWDATA >= 53864198) && (PWDATA <= 2082337784) ##2 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 53864198) && (WRITE_DATA_ON_TX <= 2082337784) ##2 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1711741900) && (WRITE_DATA_ON_TX <= 1947815400) ##4 !PENABLE) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1711741900) && (WRITE_DATA_ON_TX <= 1947815400) ##4 !PENABLE) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 3016655975) ##2 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 2143974911) && (PADDR <= 2890217560) ##2 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 (PRDATA >= 321232678) && (PRDATA <= 3979331290)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 (READ_DATA_ON_RX >= 321232678) && (READ_DATA_ON_RX <= 3979331290)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 (PRDATA >= 321232678) && (PRDATA <= 3979331290)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 (READ_DATA_ON_RX >= 321232678) && (READ_DATA_ON_RX <= 3979331290)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2544280623) ##1 PSELx ##3 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((PWDATA >= 1695611338) && (PWDATA <= 1863188446)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 1695611338) && (PWDATA <= 1863188446)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1695611338) && (WRITE_DATA_ON_TX <= 1863188446)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1695611338) && (WRITE_DATA_ON_TX <= 1863188446)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 375094060) && (PADDR <= 1494422962) ##3 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2544280623) ##2 TX_EMPTY ##2 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2544280623) ##2 INT_TX ##2 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((PADDR >= 389988654) && (PADDR <= 1464737198) ##2 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 2972849762) ##2 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PWDATA >= 2171160066) && (PWDATA <= 2248036875)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 2248036875)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 2135382526) && (PADDR <= 2888163416) ##1 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 1431793578) && (PADDR <= 2129624573) ##3 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2544280623) ##3 (PRDATA >= 2217319432) && (PRDATA <= 4030340320) ##1 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2544280623) ##3 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 4030340320) ##1 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2544280623) ##2 !ERROR ##2 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2544280623) ##4 !PWRITE) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2544280623) ##2 !PSLVERR ##2 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((PWDATA >= 53864198) && (PWDATA <= 1482210736) ##2 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 53864198) && (WRITE_DATA_ON_TX <= 1482210736) ##2 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PWDATA >= 2205060614) && (PWDATA <= 4285933822) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 2205060614) && (PWDATA <= 4285933822) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 2171160066) && (PWDATA <= 4294534911) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2205060614) && (WRITE_DATA_ON_TX <= 4285933822) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2544280623) ##1 (PRDATA >= 2263846925) && (PRDATA <= 4257660155) ##3 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2544280623) ##1 (READ_DATA_ON_RX >= 2263846925) && (READ_DATA_ON_RX <= 4257660155) ##3 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2544280623) ##2 PWRITE ##2 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((PWDATA >= 2171160066) && (PWDATA <= 4294534911) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2205060614) && (WRITE_DATA_ON_TX <= 4285933822) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1431793578) && (PADDR <= 2129624573) ##1 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2544280623) ##4 (WRITE_DATA_ON_TX >= 2318405652) && (WRITE_DATA_ON_TX <= 4267186940)) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2544280623) ##4 (PWDATA >= 2318405652) && (PWDATA <= 4267186940)) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2544280623) ##2 INT_RX ##2 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2544280623) ##2 RX_EMPTY ##2 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((PADDR >= 2048576500) && (PADDR <= 2209615367) ##4 1) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) ((PADDR >= 2048576500) && (PADDR <= 2209615367) ##4 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 2897594969) ##4 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PWDATA >= 2171160066) && (PWDATA <= 2897594969) ##4 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PWDATA >= 1533076918) && (PWDATA <= 2743366727) ##2 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727) ##2 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2002414062) && (WRITE_DATA_ON_TX <= 2071932918)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PWDATA >= 2002414062) && (PWDATA <= 2071932918)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 55474438) && (PADDR <= 2117771260) ##4 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PRDATA >= 2194609157) && (PRDATA <= 2366274586) ##4 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2194609157) && (READ_DATA_ON_RX <= 2366274586) ##4 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2194609157) && (READ_DATA_ON_RX <= 2366274586) ##4 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PRDATA >= 2194609157) && (PRDATA <= 2366274586) ##4 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2544280623) ##1 (PADDR >= 57793798) && (PADDR <= 1666889158) ##3 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) (INT_RX ##1 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) (INT_RX ##1 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) (RX_EMPTY ##1 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) (RX_EMPTY ##1 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 0) && (PADDR <= 3926906580) ##1 (PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 1) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 0) && (PADDR <= 3926906580) ##1 (PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 1) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2569281586)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2569281586)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 61268743) && (WRITE_DATA_ON_TX <= 2136841726) ##2 PWRITE ##1 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PWDATA >= 61268743) && (PWDATA <= 2136841726) ##2 PWRITE ##1 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 61268743) && (WRITE_DATA_ON_TX <= 2136841726) ##2 PWRITE ##1 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PWDATA >= 61268743) && (PWDATA <= 2136841726) ##2 PWRITE ##1 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PWDATA >= 2453414436) && (PWDATA <= 4285933822) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) (!PSELx && (PADDR >= 2325257237) && (PADDR <= 2544280623) ##4 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2453414436) && (WRITE_DATA_ON_TX <= 4285933822) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2544280623) && TX_EMPTY ##4 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2453414436) && (WRITE_DATA_ON_TX <= 4285933822) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 2453414436) && (PWDATA <= 4285933822) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2544280623) ##3 PSELx ##1 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2544280623) ##3 !PWRITE ##1 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2544280623) ##4 TX_EMPTY) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2544280623) ##4 INT_TX) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((PADDR >= 2135382526) && (PADDR <= 2888163416) ##3 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) (PSLVERR ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) (PSLVERR ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) (ERROR ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) (ERROR ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2544280623) ##1 (READ_DATA_ON_RX >= 2575674419) && (READ_DATA_ON_RX <= 4257660155) ##3 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2544280623) ##1 (PRDATA >= 2575674419) && (PRDATA <= 4257660155) ##3 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2002414062) && (WRITE_DATA_ON_TX <= 2064145910)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PWDATA >= 2002414062) && (PWDATA <= 2064145910)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1898346978) && (READ_DATA_ON_RX <= 2111679483) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 1898346978) && (PRDATA <= 2111679483) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 1898346978) && (PRDATA <= 2111679483) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1898346978) && (READ_DATA_ON_RX <= 2111679483) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2544280623) && PENABLE ##4 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2111679483) && (READ_DATA_ON_RX <= 2257015821) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PRDATA >= 2111679483) && (PRDATA <= 2257015821) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2111679483) && (READ_DATA_ON_RX <= 2257015821) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PRDATA >= 2111679483) && (PRDATA <= 2257015821) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2544280623) ##1 (PADDR >= 57793798) && (PADDR <= 1473333167) ##3 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1551454648) && (WRITE_DATA_ON_TX <= 2684724800) ##2 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PWDATA >= 1551454648) && (PWDATA <= 2684724800) ##2 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PRDATA >= 2038261234) && (PRDATA <= 2157543937) ##3 1) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2038261234) && (READ_DATA_ON_RX <= 2157543937) ##3 1) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2038261234) && (READ_DATA_ON_RX <= 2157543937) ##3 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PRDATA >= 2038261234) && (PRDATA <= 2157543937) ##3 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 2569281586) && (PWDATA >= 2282139664) && (PWDATA <= 4293035775) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 2569281586) && (WRITE_DATA_ON_TX >= 2282139664) && (WRITE_DATA_ON_TX <= 4293035775) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 2569281586) && (WRITE_DATA_ON_TX >= 2282139664) && (WRITE_DATA_ON_TX <= 4293035775) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 2569281586) && (PWDATA >= 2282139664) && (PWDATA <= 4293035775) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 61268743) && (WRITE_DATA_ON_TX <= 1749545424) ##2 PWRITE ##1 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 61268743) && (WRITE_DATA_ON_TX <= 1749545424) ##2 PWRITE ##1 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PWDATA >= 61268743) && (PWDATA <= 1749545424) ##2 PWRITE ##1 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PWDATA >= 61268743) && (PWDATA <= 1749545424) ##2 PWRITE ##1 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 1431793578) && (PADDR <= 2129624573) ##4 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 1870525406) && (PADDR <= 2413729823) ##4 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PRDATA >= 2038261234) && (PRDATA <= 2185435140) ##4 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PRDATA >= 2038261234) && (PRDATA <= 2185435140) ##4 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2038261234) && (READ_DATA_ON_RX <= 2185435140) ##4 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2038261234) && (READ_DATA_ON_RX <= 2185435140) ##4 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1915640804) && (READ_DATA_ON_RX <= 2038261234) ##3 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PRDATA >= 1915640804) && (PRDATA <= 2038261234) ##3 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PRDATA >= 1915640804) && (PRDATA <= 2038261234) ##3 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1915640804) && (READ_DATA_ON_RX <= 2038261234) ##3 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2544280623) ##1 (PADDR >= 57793798) && (PADDR <= 1236541331) ##3 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) && (PWDATA >= 2282139664) && (PWDATA <= 4289536767) ##3 1) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) && (WRITE_DATA_ON_TX >= 2282139664) && (WRITE_DATA_ON_TX <= 4289536767) ##3 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) && (WRITE_DATA_ON_TX >= 2282139664) && (WRITE_DATA_ON_TX <= 4289536767) ##3 1) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) && (PWDATA >= 2282139664) && (PWDATA <= 4289536767) ##3 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) (!INT_TX ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) (!TX_EMPTY ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) (!INT_TX ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) (!TX_EMPTY ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 1870525406) && (PADDR <= 2418686496) ##1 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 1870525406) && (PADDR <= 2413729823) ##2 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 1856012253) && (PADDR <= 2372197914) ##2 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) (ERROR ##1 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) (ERROR ##1 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) (PSLVERR ##1 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) (PSLVERR ##1 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 2569281586) && PWRITE ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 2569281586) && PWRITE ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) (!PENABLE ##3 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) (!PENABLE ##3 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2017040368) && (PADDR <= 2152689152) ##4 1) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) ((PADDR >= 1719008204) && (PADDR <= 1900414946)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) ((PADDR >= 2017040368) && (PADDR <= 2152689152) ##4 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) ((PADDR >= 1719008204) && (PADDR <= 1900414946)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) (!PSELx ##3 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) (!PSELx ##3 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 1789174229) && (PADDR <= 2269851662) ##2 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2544280623) ##2 (PADDR >= 3057707628) && (PADDR <= 4261955324) ##2 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((PWDATA >= 2543570991) && (PWDATA <= 4285933822) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2543570991) && (WRITE_DATA_ON_TX <= 4285933822) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2544280623) ##3 (PADDR >= 2833569873) && (PADDR <= 4174633201) ##1 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2543570991) && (WRITE_DATA_ON_TX <= 4285933822) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 2543570991) && (PWDATA <= 4285933822) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 2135382526) && (PADDR <= 2890217560) ##4 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1540719543) && (WRITE_DATA_ON_TX <= 2724783172) ##4 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PWDATA >= 1540719543) && (PWDATA <= 2724783172) ##4 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PWDATA >= 1540719543) && (PWDATA <= 2724783172) ##4 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1540719543) && (WRITE_DATA_ON_TX <= 2724783172) ##4 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 1870525406) && (PADDR <= 2418686496) ##3 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2544280623) ##1 (WRITE_DATA_ON_TX >= 116591885) && (WRITE_DATA_ON_TX <= 1926265317) ##3 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2544280623) ##1 (PWDATA >= 116591885) && (PWDATA <= 1926265317) ##3 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2544280623) ##2 (READ_DATA_ON_RX >= 10127617) && (READ_DATA_ON_RX <= 1579504060) ##2 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2544280623) ##2 (PRDATA >= 10127617) && (PRDATA <= 1579504060) ##2 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((PRDATA >= 1829910490) && (PRDATA <= 2299985938) && (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PWDATA >= 2002414062) && (PWDATA <= 2298495506) && (READ_DATA_ON_RX >= 1829910490) && (READ_DATA_ON_RX <= 2299985938)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 321232678) && (READ_DATA_ON_RX <= 1955825129) ##1 (PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 1) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 321232678) && (PRDATA <= 1955825129) ##1 (PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 1) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 321232678) && (READ_DATA_ON_RX <= 1955825129) ##1 (PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 1) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 321232678) && (PRDATA <= 1955825129) ##1 (PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 1) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##1 (WRITE_DATA_ON_TX >= 2236078090) && (WRITE_DATA_ON_TX <= 4203274485) ##2 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##1 (PWDATA >= 2236078090) && (PWDATA <= 4203274485) ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##1 (WRITE_DATA_ON_TX >= 2236078090) && (WRITE_DATA_ON_TX <= 4203274485) ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##1 (PWDATA >= 2236078090) && (PWDATA <= 4203274485) ##2 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 RX_EMPTY) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 INT_RX) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 INT_RX) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 RX_EMPTY) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PWDATA >= 2171160066) && (PWDATA <= 2897594969) ##1 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 2897594969) ##1 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2544280623) ##2 (READ_DATA_ON_RX >= 369666860) && (READ_DATA_ON_RX <= 1579504060) ##2 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2544280623) ##2 (PRDATA >= 369666860) && (PRDATA <= 1579504060) ##2 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((PRDATA >= 2134552062) && (PRDATA <= 2841987666) ##2 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666) ##2 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PWDATA >= 2057407477) && (PWDATA <= 2586883636) ##2 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2057407477) && (WRITE_DATA_ON_TX <= 2586883636) ##2 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) (!INT_RX && (PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 1) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) (!INT_RX && (PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) (!RX_EMPTY && (PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) (!RX_EMPTY && (PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 1) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 55474438) && (PADDR <= 1832517082) ##4 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##2 !TX_EMPTY ##1 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##2 !INT_TX ##1 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##2 !INT_TX ##1 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##2 !TX_EMPTY ##1 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 PSLVERR) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 !PENABLE) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 ERROR) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##1 !TX_EMPTY ##2 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) && PWRITE ##3 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 ERROR) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 !PENABLE) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##1 !PENABLE ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) && PWRITE ##3 1) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##1 !TX_EMPTY ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 PSLVERR) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##1 !INT_TX ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##1 !INT_TX ##2 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##1 !PENABLE ##2 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) (PSLVERR ##3 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) (ERROR ##3 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 !ERROR) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 !PSLVERR) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) (ERROR ##3 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) (PSLVERR ##3 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 2464432677) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 !PENABLE) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 !ERROR) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 2464432677) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 !PSLVERR) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 !PENABLE) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 0) && (PADDR <= 2152689152) ##3 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 168192) && (PADDR <= 2135382526) ##3 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911) ##3 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PWDATA >= 2171160066) && (PWDATA <= 4294534911) ##3 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911) ##3 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PWDATA >= 2171160066) && (PWDATA <= 4294534911) ##3 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2544280623) ##1 (WRITE_DATA_ON_TX >= 116591885) && (WRITE_DATA_ON_TX <= 1646027204) ##3 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2544280623) ##1 (PWDATA >= 116591885) && (PWDATA <= 1646027204) ##3 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 PSELx) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 PSELx) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 1835287514) && (PWDATA <= 2440631330) ##4 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1835287514) && (WRITE_DATA_ON_TX <= 2440631330) ##4 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 2569281586) && ERROR ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 2569281586) && PSLVERR ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 2569281586) && ERROR ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 2569281586) && PSLVERR ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) (!RX_EMPTY ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) (!RX_EMPTY ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) (!INT_RX ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) (!INT_RX ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PRDATA >= 1819604440) && (PRDATA <= 2452816420) ##2 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1819604440) && (READ_DATA_ON_RX <= 2452816420) ##2 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 (READ_DATA_ON_RX >= 199934231) && (READ_DATA_ON_RX <= 2217319432)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##2 (PADDR >= 2413729823) && (PADDR <= 4070173925) ##1 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##2 (PADDR >= 2413729823) && (PADDR <= 4070173925) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 (PRDATA >= 199934231) && (PRDATA <= 2217319432)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 (PRDATA >= 199934231) && (PRDATA <= 2217319432)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 (READ_DATA_ON_RX >= 199934231) && (READ_DATA_ON_RX <= 2217319432)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 PWRITE) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 PWRITE) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2693496897) && (PADDR <= 2893556824)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) ((PADDR >= 2693496897) && (PADDR <= 2893556824)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727) ##1 (PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PWDATA >= 1533076918) && (PWDATA <= 2743366727) ##1 (PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PWDATA >= 1533076918) && (PWDATA <= 2743366727) ##1 (PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 1) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727) ##1 (PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 1) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) (!INT_RX ##1 (PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 1) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) (!RX_EMPTY ##1 (PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 1) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) (!RX_EMPTY ##1 (PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) (!INT_RX ##1 (PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PWDATA >= 1416083368) && (PWDATA <= 2148852224) ##1 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1416083368) && (WRITE_DATA_ON_TX <= 2148852224) ##1 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 2418570272) && (PADDR <= 4289956095) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 2418570272) && (PADDR <= 4289956095) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 2253611532) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2253611532) && (WRITE_DATA_ON_TX <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) && PENABLE ##3 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##2 !PSLVERR ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##2 !PSLVERR ##1 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##2 !ERROR ##1 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##2 !ERROR ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##2 (PADDR >= 2621725240) && (PADDR <= 4070173925) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) && PENABLE ##3 1) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##2 (PADDR >= 2621725240) && (PADDR <= 4070173925) ##1 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 0) && (PADDR <= 2152689152) ##1 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 2433799202) ##4 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) (PSELx ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) (PSELx ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2544280623) ##4 !PENABLE) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) (!PSLVERR ##1 (PADDR >= 1846324188) && (PADDR <= 1956066281) ##3 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) (!ERROR ##1 (PADDR >= 1846324188) && (PADDR <= 1956066281) ##3 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##2 !ERROR ##1 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 (PADDR >= 59866375) && (PADDR <= 1925424101)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##2 !ERROR ##1 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##2 PSELx ##1 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##2 PSELx ##1 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 (PADDR >= 59866375) && (PADDR <= 1925424101)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##2 !PSLVERR ##1 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##2 !PSLVERR ##1 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##2 (PWDATA >= 64935175) && (PWDATA <= 1737951695) ##1 1) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##2 (PWDATA >= 64935175) && (PWDATA <= 1737951695) ##1 1) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##2 (WRITE_DATA_ON_TX >= 64935175) && (WRITE_DATA_ON_TX <= 1737951695) ##1 1) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##2 (WRITE_DATA_ON_TX >= 64935175) && (WRITE_DATA_ON_TX <= 1737951695) ##1 1) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 !PSELx) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##1 PSELx ##2 1) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##1 PSELx ##2 1) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 !PSELx) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 0) && (PADDR <= 1832517082) ##4 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 0) && (PADDR <= 1861039069) ##4 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 2165231618) && (PADDR <= 4289956095) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2165231618) && (PADDR <= 4289956095) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##2 PSELx ##1 1) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##2 PSELx ##1 1) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 2569281586) && (PWDATA >= 2864839253) && (PWDATA <= 4293035775) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 2569281586) && (WRITE_DATA_ON_TX >= 2864839253) && (WRITE_DATA_ON_TX <= 4293035775) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 2569281586) && TX_EMPTY ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 2569281586) && (WRITE_DATA_ON_TX >= 2864839253) && (WRITE_DATA_ON_TX <= 4293035775) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 2569281586) && TX_EMPTY ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 2569281586) && (PWDATA >= 2864839253) && (PWDATA <= 4293035775) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2427407905) && (PADDR <= 4289956095) ##3 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2427407905) && (PADDR <= 4289956095) ##3 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PWDATA >= 3312459914) && (PWDATA <= 4294534911) ##1 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PWDATA >= 3312459914) && (PWDATA <= 4294534911) ##1 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 3312459914) && (WRITE_DATA_ON_TX <= 4294534911) ##1 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 3312459914) && (WRITE_DATA_ON_TX <= 4294534911) ##1 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 (PADDR >= 59866375) && (PADDR <= 1749415376)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 (PADDR >= 59866375) && (PADDR <= 1749415376)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2544280623) ##2 (PADDR >= 1918161892) && (PADDR <= 2626010681) ##2 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((PWDATA >= 1416083368) && (PWDATA <= 2148852224) ##4 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1416083368) && (WRITE_DATA_ON_TX <= 2148852224) ##4 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) (TX_EMPTY ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) (!PSELx && (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) (!PSELx && (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) (INT_TX ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) (TX_EMPTY ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) (INT_TX ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##1 !PWRITE ##2 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##1 !PWRITE ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##2 (WRITE_DATA_ON_TX >= 770107739) && (WRITE_DATA_ON_TX <= 2907952218) ##1 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##2 (WRITE_DATA_ON_TX >= 770107739) && (WRITE_DATA_ON_TX <= 2907952218) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##2 (PWDATA >= 770107739) && (PWDATA <= 2907952218) ##1 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##2 (PWDATA >= 770107739) && (PWDATA <= 2907952218) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2165231618) && (PADDR <= 4289956095) ##3 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2418570272) && (PADDR <= 4289956095) ##3 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2418570272) && (PADDR <= 4289956095) ##3 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2165231618) && (PADDR <= 4289956095) ##3 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PWDATA >= 2171160066) && (PWDATA <= 4294534911) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PWDATA >= 2171160066) && (PWDATA <= 4294534911) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##1 PWRITE ##2 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##1 PWRITE ##2 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) (!INT_TX && (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) (!INT_TX && (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) (!TX_EMPTY && (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) (!TX_EMPTY && (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PRDATA >= 2155445248) && (PRDATA <= 4288916223) ##1 (PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 1) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PRDATA >= 2155445248) && (PRDATA <= 4288916223) ##1 (PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2155445248) && (READ_DATA_ON_RX <= 4288916223) ##1 (PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2155445248) && (READ_DATA_ON_RX <= 4288916223) ##1 (PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 1) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 PSELx) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) (PSELx ##1 (PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 1) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) (PSELx ##1 (PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 PSELx) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 2569281586) && (READ_DATA_ON_RX >= 2157543937) && (READ_DATA_ON_RX <= 4075085029) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) (PWRITE ##3 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) (PWRITE ##3 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 2569281586) && (PRDATA >= 2157543937) && (PRDATA <= 4075085029) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 2569281586) && (PRDATA >= 2157543937) && (PRDATA <= 4075085029) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 2569281586) && (READ_DATA_ON_RX >= 2157543937) && (READ_DATA_ON_RX <= 4075085029) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 !PSELx) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 (PADDR >= 2309194771) && (PADDR <= 4277167357)) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 !PSELx) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 (PADDR >= 2309194771) && (PADDR <= 4277167357)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PWDATA >= 1352873889) && (PWDATA <= 1987724780) ##1 (PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 1) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1352873889) && (WRITE_DATA_ON_TX <= 1987724780) ##1 (PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2544280623) ##1 (PADDR >= 2934623325) && (PADDR <= 4185655026) ##3 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1352873889) && (WRITE_DATA_ON_TX <= 1987724780) ##1 (PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 1) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PWDATA >= 1352873889) && (PWDATA <= 1987724780) ##1 (PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2569281586) && (PADDR <= 4289956095) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##2 RX_EMPTY ##1 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 2569281586) && (PADDR <= 4289956095) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##2 INT_RX ##1 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##2 RX_EMPTY ##1 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##2 INT_RX ##1 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) && (WRITE_DATA_ON_TX >= 2864839253) && (WRITE_DATA_ON_TX <= 4289536767) ##3 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1779824084) && (WRITE_DATA_ON_TX <= 1854600669) ##4 1) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) && (WRITE_DATA_ON_TX >= 2864839253) && (WRITE_DATA_ON_TX <= 4289536767) ##3 1) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1779824084) && (WRITE_DATA_ON_TX <= 1854600669) ##4 1) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 1779824084) && (PWDATA <= 1854600669) ##4 1) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 1779824084) && (PWDATA <= 1854600669) ##4 1) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) && (PWDATA >= 2864839253) && (PWDATA <= 4289536767) ##3 1) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) && (PWDATA >= 2864839253) && (PWDATA <= 4289536767) ##3 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 1533076918) && (PWDATA <= 2743366727) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 1533076918) && (PWDATA <= 2743366727) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PRDATA >= 2134552062) && (PRDATA <= 2841987666) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PRDATA >= 2134552062) && (PRDATA <= 2841987666) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##1 (PADDR >= 162622227) && (PADDR <= 2017040368) ##2 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##1 (PADDR >= 162622227) && (PADDR <= 2017040368) ##2 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2544280623) ##2 (PRDATA >= 2452220452) && (PRDATA <= 2917650523) ##2 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2544280623) ##2 (PRDATA >= 2155445248) && (PRDATA <= 2568499250) ##2 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2544280623) ##2 (READ_DATA_ON_RX >= 2155445248) && (READ_DATA_ON_RX <= 2568499250) ##2 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2544280623) ##2 (READ_DATA_ON_RX >= 2452220452) && (READ_DATA_ON_RX <= 2917650523) ##2 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) (!RX_EMPTY && (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) (!RX_EMPTY && (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) (!INT_RX && (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) (!INT_RX && (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 2165231618) && (PADDR <= 2344480279) ##2 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 !INT_RX) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 !RX_EMPTY) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PWDATA >= 2171160066) && (PWDATA <= 4294534911) ##1 (PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 1) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 (PADDR >= 2833569873) && (PADDR <= 4174633201)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911) ##1 (PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 1) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 (PADDR >= 2833569873) && (PADDR <= 4174633201)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 !PWRITE) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 !RX_EMPTY) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 !PWRITE) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911) ##1 (PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 1) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 2171160066) && (PWDATA <= 4294534911) ##1 (PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 1) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 !INT_RX) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##1 (READ_DATA_ON_RX >= 2309310995) && (READ_DATA_ON_RX <= 4250065146) ##2 1) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##1 (READ_DATA_ON_RX >= 2309310995) && (READ_DATA_ON_RX <= 4250065146) ##2 1) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) (!PENABLE ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##1 (PRDATA >= 2309310995) && (PRDATA <= 4250065146) ##2 1) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) (!PENABLE ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##1 (PRDATA >= 2309310995) && (PRDATA <= 4250065146) ##2 1) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1789174229) && (PADDR <= 2040465907) ##2 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 2433799202) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 2433799202) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) (!PWRITE ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) (!PWRITE ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 INT_TX) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 TX_EMPTY) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 TX_EMPTY) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 INT_TX) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2544280623) ##2 (PADDR >= 1599339454) && (PADDR <= 2204174854) ##2 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2544280623) ##1 (READ_DATA_ON_RX >= 1745738704) && (READ_DATA_ON_RX <= 2478465063) ##3 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2544280623) ##1 (PRDATA >= 1745738704) && (PRDATA <= 2478465063) ##3 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2179188739) && (READ_DATA_ON_RX <= 4280254718) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2179188739) && (READ_DATA_ON_RX <= 4280254718) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PRDATA >= 2179188739) && (PRDATA <= 4280254718) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PRDATA >= 2179188739) && (PRDATA <= 4280254718) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##2 (READ_DATA_ON_RX >= 1615616) && (READ_DATA_ON_RX <= 1797228502) ##1 1) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##2 (PRDATA >= 1615616) && (PRDATA <= 1797228502) ##1 1) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##2 (PRDATA >= 1615616) && (PRDATA <= 1797228502) ##1 1) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##2 (READ_DATA_ON_RX >= 1615616) && (READ_DATA_ON_RX <= 1797228502) ##1 1) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2354881048) && (READ_DATA_ON_RX <= 2931808349) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PRDATA >= 2417378848) && (PRDATA <= 2962823777) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PRDATA >= 2354881048) && (PRDATA <= 2931808349) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2417378848) && (READ_DATA_ON_RX <= 2962823777) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PRDATA >= 2354881048) && (PRDATA <= 2931808349) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PRDATA >= 2417378848) && (PRDATA <= 2962823777) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2354881048) && (READ_DATA_ON_RX <= 2931808349) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2417378848) && (READ_DATA_ON_RX <= 2962823777) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##1 !PSELx ##2 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) (!PSLVERR ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) (!ERROR ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) (!PSLVERR ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) (!ERROR ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##2 (PADDR >= 2660618813) && (PADDR <= 4289956095) ##1 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##2 (PADDR >= 2660618813) && (PADDR <= 4289956095) ##1 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##1 !PSELx ##2 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2544280623) ##2 (READ_DATA_ON_RX >= 2547590191) && (READ_DATA_ON_RX <= 2917650523) ##2 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2544280623) ##2 (PRDATA >= 2547590191) && (PRDATA <= 2917650523) ##2 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##2 (WRITE_DATA_ON_TX >= 2318405652) && (WRITE_DATA_ON_TX <= 4173443825) ##1 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##1 PSLVERR ##2 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##2 (WRITE_DATA_ON_TX >= 2318405652) && (WRITE_DATA_ON_TX <= 4173443825) ##1 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##1 !INT_TX ##2 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##1 !TX_EMPTY ##2 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##1 PSLVERR ##2 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##1 !TX_EMPTY ##2 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##2 (PWDATA >= 2318405652) && (PWDATA <= 4173443825) ##1 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##1 ERROR ##2 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##1 !INT_TX ##2 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##2 (PWDATA >= 2318405652) && (PWDATA <= 4173443825) ##1 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##1 ERROR ##2 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) (!PWRITE && (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) (!PWRITE && (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 2271383054) && (PWDATA <= 2407570975) && RX_EMPTY ##3 1) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) && (READ_DATA_ON_RX >= 2157543937) && (READ_DATA_ON_RX <= 4075085029) ##3 1) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) && (PRDATA >= 2157543937) && (PRDATA <= 4075085029) ##3 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PWDATA >= 2271383054) && (PWDATA <= 2407570975) && INT_RX ##3 1) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) && (PRDATA >= 2157543937) && (PRDATA <= 4075085029) ##3 1) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) && (READ_DATA_ON_RX >= 2157543937) && (READ_DATA_ON_RX <= 4075085029) ##3 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PWDATA >= 2271383054) && (PWDATA <= 2407570975) && INT_RX ##3 1) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 2271383054) && (PWDATA <= 2407570975) && RX_EMPTY ##3 1) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##2 !PSLVERR ##1 1) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##2 !ERROR ##1 1) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##2 !PSLVERR ##1 1) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##2 !ERROR ##1 1) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PWDATA >= 1533076918) && (PWDATA <= 2743366727) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PWDATA >= 1533076918) && (PWDATA <= 2743366727) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PWDATA >= 3579559082) && (PWDATA <= 4294534911) ##1 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 3579559082) && (WRITE_DATA_ON_TX <= 4294534911) ##1 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PWDATA >= 3579559082) && (PWDATA <= 4294534911) ##1 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 3579559082) && (WRITE_DATA_ON_TX <= 4294534911) ##1 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2544280623) ##1 (WRITE_DATA_ON_TX >= 1637721539) && (WRITE_DATA_ON_TX <= 2248036875) ##3 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 321232678) && (READ_DATA_ON_RX <= 1439311275) ##1 (PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 1) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 321232678) && (PRDATA <= 1439311275) ##1 (PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 1) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 321232678) && (READ_DATA_ON_RX <= 1439311275) ##1 (PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 1) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 321232678) && (PRDATA <= 1439311275) ##1 (PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 1) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2544280623) ##1 (PWDATA >= 1637721539) && (PWDATA <= 2248036875) ##3 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 PWRITE) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 (READ_DATA_ON_RX >= 7595264) && (READ_DATA_ON_RX <= 1801962454)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 !PENABLE) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 (PRDATA >= 1994288109) && (PRDATA <= 3979331290)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 PSLVERR) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 (READ_DATA_ON_RX >= 1994288109) && (READ_DATA_ON_RX <= 3979331290)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 ERROR) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 (PRDATA >= 1994288109) && (PRDATA <= 3979331290)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 (READ_DATA_ON_RX >= 1994288109) && (READ_DATA_ON_RX <= 3979331290)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 PWRITE) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 ERROR) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 (READ_DATA_ON_RX >= 7595264) && (READ_DATA_ON_RX <= 1801962454)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##2 !PENABLE ##1 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##2 !PENABLE ##1 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 (PRDATA >= 7595264) && (PRDATA <= 1801962454)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 (PRDATA >= 7595264) && (PRDATA <= 1801962454)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 PSLVERR) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 !PENABLE) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2544280623) ##1 (READ_DATA_ON_RX >= 1476334511) && (READ_DATA_ON_RX <= 2070481398) ##3 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2544280623) ##1 (PRDATA >= 1476334511) && (PRDATA <= 2070481398) ##3 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2544280623) ##1 (PADDR >= 1956066281) && (PADDR <= 2405036062) ##3 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2544280623) ##1 (PADDR >= 2309194771) && (PADDR <= 2865875029) ##3 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2449205795) && (WRITE_DATA_ON_TX <= 4294534911) ##1 (PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 1) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 2449205795) && (PWDATA <= 4294534911) ##1 (PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 1) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2449205795) && (WRITE_DATA_ON_TX <= 4294534911) ##1 (PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 1) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 2449205795) && (PWDATA <= 4294534911) ##1 (PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 1) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 0) && (PADDR <= 1861039069) ##3 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 TX_EMPTY) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 PSLVERR) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 TX_EMPTY) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 2555225648) && (PWDATA <= 4294534911) ##1 (PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 1) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2555225648) && (WRITE_DATA_ON_TX <= 4294534911) ##1 (PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 1) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 INT_TX) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 PSLVERR) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 INT_TX) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2555225648) && (WRITE_DATA_ON_TX <= 4294534911) ##1 (PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 1) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 ERROR) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 2555225648) && (PWDATA <= 4294534911) ##1 (PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 1) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 ERROR) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 2569281586) && (PWDATA >= 235416860) && (PWDATA <= 1894725601) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 2569281586) && (WRITE_DATA_ON_TX >= 235416860) && (WRITE_DATA_ON_TX <= 1894725601) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 2569281586) && (PWDATA >= 235416860) && (PWDATA <= 1894725601) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 2569281586) && (WRITE_DATA_ON_TX >= 235416860) && (WRITE_DATA_ON_TX <= 1894725601) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2449205795) && (WRITE_DATA_ON_TX <= 4294534911) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2449205795) && (WRITE_DATA_ON_TX <= 4294534911) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PWDATA >= 2449205795) && (PWDATA <= 4294534911) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PWDATA >= 2449205795) && (PWDATA <= 4294534911) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PWDATA >= 1416083368) && (PWDATA <= 2148852224) ##4 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1416083368) && (WRITE_DATA_ON_TX <= 2148852224) ##4 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1416083368) && (WRITE_DATA_ON_TX <= 2148852224) ##4 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PWDATA >= 1416083368) && (PWDATA <= 2148852224) ##4 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##2 (WRITE_DATA_ON_TX >= 14656257) && (WRITE_DATA_ON_TX <= 1929808870) ##1 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##2 (WRITE_DATA_ON_TX >= 14656257) && (WRITE_DATA_ON_TX <= 1929808870) ##1 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) && (WRITE_DATA_ON_TX >= 72592648) && (WRITE_DATA_ON_TX <= 2036694514) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) && (PWDATA >= 72592648) && (PWDATA <= 2036694514) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) && (WRITE_DATA_ON_TX >= 72592648) && (WRITE_DATA_ON_TX <= 2036694514) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) && (PWDATA >= 72592648) && (PWDATA <= 2036694514) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##2 (PWDATA >= 14656257) && (PWDATA <= 1929808870) ##1 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##2 (PWDATA >= 14656257) && (PWDATA <= 1929808870) ##1 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2057572341) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2057572341) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PRDATA >= 2456952868) && (PRDATA <= 4288916223) ##1 (PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 1) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2456952868) && (READ_DATA_ON_RX <= 4288916223) ##1 (PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PRDATA >= 2456952868) && (PRDATA <= 4288916223) ##1 (PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PRDATA >= 2447213603) && (PRDATA <= 4288916223) ##1 (PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PRDATA >= 2447213603) && (PRDATA <= 4288916223) ##1 (PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 1) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2456952868) && (READ_DATA_ON_RX <= 4288916223) ##1 (PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 1) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223) ##1 (PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 1) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223) ##1 (PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 168192) && (PADDR <= 1832517082) ##3 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 2226575369) && (PADDR <= 2287181328) ##3 1) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 2226575369) && (PADDR <= 2287181328) ##3 1) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 1835287514) && (PWDATA <= 2440631330) ##1 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1835287514) && (WRITE_DATA_ON_TX <= 2440631330) ##1 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 2493026857) && (PADDR <= 2544280623) ##4 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2544280623) ##3 (PWDATA >= 1557269945) && (PWDATA <= 2488943144) ##1 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2544280623) ##4 (PRDATA >= 1428032426) && (PRDATA <= 2555206192)) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((PWDATA >= 61268743) && (PWDATA <= 2136841726) ##1 (PADDR >= 1846324188) && (PADDR <= 1956066281) ##2 !INT_RX ##1 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 61268743) && (WRITE_DATA_ON_TX <= 2136841726) ##1 (PADDR >= 1846324188) && (PADDR <= 1956066281) ##2 !INT_RX ##1 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2544280623) ##3 (WRITE_DATA_ON_TX >= 1557269945) && (WRITE_DATA_ON_TX <= 2488943144) ##1 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2544280623) ##4 (READ_DATA_ON_RX >= 1428032426) && (READ_DATA_ON_RX <= 2555206192)) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 (PRDATA >= 7595264) && (PRDATA <= 1748199376)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 (PRDATA >= 7595264) && (PRDATA <= 1748199376)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 (READ_DATA_ON_RX >= 7595264) && (READ_DATA_ON_RX <= 1748199376)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 !INT_RX) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 !RX_EMPTY) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 !INT_RX) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 !RX_EMPTY) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 (READ_DATA_ON_RX >= 7595264) && (READ_DATA_ON_RX <= 1748199376)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PRDATA >= 1399620006) && (PRDATA <= 2111679483) ##1 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1399620006) && (READ_DATA_ON_RX <= 2111679483) ##1 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PRDATA >= 1399620006) && (PRDATA <= 2111679483) ##1 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1399620006) && (READ_DATA_ON_RX <= 2111679483) ##1 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2544280623) ##2 (PADDR >= 1918161892) && (PADDR <= 2204174854) ##2 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((PWDATA >= 2271383054) && (PWDATA <= 2325583893) ##3 1) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2271383054) && (WRITE_DATA_ON_TX <= 2325583893) ##3 1) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2271383054) && (WRITE_DATA_ON_TX <= 2325583893) ##3 1) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 2271383054) && (PWDATA <= 2325583893) ##3 1) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 2418570272) && (PADDR <= 4289956095) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##1 (PADDR >= 193552663) && (PADDR <= 2128465405) ##2 1) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##1 (PADDR >= 193552663) && (PADDR <= 2128465405) ##2 1) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 2410868767) && (PADDR <= 4289956095) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2418570272) && (PADDR <= 4289956095) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2410868767) && (PADDR <= 4289956095) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##2 !PWRITE ##1 1) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##2 !PWRITE ##1 1) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2544280623) ##1 (WRITE_DATA_ON_TX >= 1436436395) && (WRITE_DATA_ON_TX <= 1926265317) ##3 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2544280623) ##2 (PRDATA >= 2155445248) && (PRDATA <= 2452220452) ##2 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2544280623) ##1 (PWDATA >= 1436436395) && (PWDATA <= 1926265317) ##3 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2544280623) ##2 (READ_DATA_ON_RX >= 2155445248) && (READ_DATA_ON_RX <= 2452220452) ##2 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) (!PENABLE && (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##2 (READ_DATA_ON_RX >= 2179188739) && (READ_DATA_ON_RX <= 4268012284) ##1 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##2 (PRDATA >= 2179188739) && (PRDATA <= 4268012284) ##1 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##2 (PRDATA >= 2179188739) && (PRDATA <= 4268012284) ##1 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##2 (READ_DATA_ON_RX >= 2179188739) && (READ_DATA_ON_RX <= 4268012284) ##1 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) (!PENABLE && (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1891212769) && (READ_DATA_ON_RX <= 2111679483) ##2 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PRDATA >= 1891212769) && (PRDATA <= 2111679483) ##2 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 15884033) && (PADDR <= 1829098458) ##1 (PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 1) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 15884033) && (PADDR <= 1829098458) ##1 (PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 1) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) (!PENABLE && (PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 1) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 (READ_DATA_ON_RX >= 199934231) && (READ_DATA_ON_RX <= 1602471359)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##2 !RX_EMPTY ##1 1) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 (PRDATA >= 199934231) && (PRDATA <= 1602471359)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) (!PENABLE && (PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 1) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##2 !RX_EMPTY ##1 1) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##2 !INT_RX ##1 1) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##2 !INT_RX ##1 1) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 (READ_DATA_ON_RX >= 199934231) && (READ_DATA_ON_RX <= 1602471359)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 (PRDATA >= 199934231) && (PRDATA <= 1602471359)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##1 (WRITE_DATA_ON_TX >= 2130003453) && (WRITE_DATA_ON_TX <= 4292353279) ##2 1) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##1 (PWDATA >= 2130003453) && (PWDATA <= 4292353279) ##2 1) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##1 (WRITE_DATA_ON_TX >= 2130003453) && (WRITE_DATA_ON_TX <= 4292353279) ##2 1) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##1 (PWDATA >= 2130003453) && (PWDATA <= 4292353279) ##2 1) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 3790668483) && (PWDATA <= 4294534911) ##1 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 3790668483) && (WRITE_DATA_ON_TX <= 4294534911) ##1 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 3790668483) && (WRITE_DATA_ON_TX <= 4294534911) ##1 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PWDATA >= 3790668483) && (PWDATA <= 4294534911) ##1 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2493026857) && (PADDR <= 2519284268) ##4 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2544280623) ##1 (PWDATA >= 1854600669) && (PWDATA <= 2248036875) ##3 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2544280623) ##1 (WRITE_DATA_ON_TX >= 1854600669) && (WRITE_DATA_ON_TX <= 2248036875) ##3 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##1 PENABLE ##2 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##1 (PRDATA >= 3045573227) && (PRDATA <= 4272400125) ##2 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##1 INT_RX ##2 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##1 INT_RX ##2 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##1 (READ_DATA_ON_RX >= 3045573227) && (READ_DATA_ON_RX <= 4272400125) ##2 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##1 (PRDATA >= 3045573227) && (PRDATA <= 4272400125) ##2 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 (PADDR >= 59866375) && (PADDR <= 1438258091)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##1 (READ_DATA_ON_RX >= 3045573227) && (READ_DATA_ON_RX <= 4272400125) ##2 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##1 RX_EMPTY ##2 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##1 PENABLE ##2 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 (PADDR >= 59866375) && (PADDR <= 1438258091)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##1 RX_EMPTY ##2 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2544280623) ##1 (PRDATA >= 2263846925) && (PRDATA <= 2596042805) ##3 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2544280623) ##1 (PWDATA >= 2955931744) && (PWDATA <= 3160543352) ##3 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2544280623) ##1 (WRITE_DATA_ON_TX >= 2955931744) && (WRITE_DATA_ON_TX <= 3160543352) ##3 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2544280623) ##1 (READ_DATA_ON_RX >= 2263846925) && (READ_DATA_ON_RX <= 2596042805) ##3 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2544280623) ##1 (PADDR >= 1213794704) && (PADDR <= 1666889158) ##3 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2544280623) ##2 (PADDR >= 2413729823) && (PADDR <= 2888163416) ##2 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((PRDATA >= 1764417490) && (PRDATA <= 2111679483) ##2 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1764417490) && (READ_DATA_ON_RX <= 2111679483) ##2 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 0) && (PADDR <= 1856012253) ##1 (PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 1) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 0) && (PADDR <= 1856012253) ##1 (PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 1) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1962472937) && (PADDR <= 2152689152) ##2 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PRDATA >= 0) && (PRDATA <= 2143363583) ##2 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 2143363583) ##2 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 2143363583) ##2 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) ((PRDATA >= 0) && (PRDATA <= 2143363583) ##2 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) ((PADDR >= 2427407905) && (PADDR <= 2485185064) ##3 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 (PADDR >= 3016655975) && (PADDR <= 4250884858)) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 2427407905) && (PADDR <= 2485185064) ##3 1) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 (PADDR >= 3016655975) && (PADDR <= 4250884858)) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) (PSELx ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 2143363583) ##3 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) ((PRDATA >= 0) && (PRDATA <= 2143363583) ##3 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) ((PRDATA >= 0) && (PRDATA <= 2143363583) ##3 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 2143363583) ##3 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) (PSELx ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 0) && (PADDR <= 1861039069) ##1 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2433799202) ##3 !INT_RX ##1 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((PADDR >= 1314851228) && (PADDR <= 1975988203) ##1 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 1314851228) && (PADDR <= 1975988203) ##1 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1508872115) && (READ_DATA_ON_RX <= 2732671557) ##1 (PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 1) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 1508872115) && (PRDATA <= 2732671557) ##1 (PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 1) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1508872115) && (READ_DATA_ON_RX <= 2732671557) ##1 (PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 1) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 1508872115) && (PRDATA <= 2732671557) ##1 (PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 1) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##1 (PADDR >= 162622227) && (PADDR <= 1576657339) ##2 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##1 (PADDR >= 162622227) && (PADDR <= 1576657339) ##2 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2544280623) ##1 (PWDATA >= 2179150851) && (PWDATA <= 2453414436) ##3 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2544280623) ##2 (PRDATA >= 2155445248) && (PRDATA <= 2378019867) ##2 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2544280623) ##1 (WRITE_DATA_ON_TX >= 2179150851) && (WRITE_DATA_ON_TX <= 2453414436) ##3 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2544280623) ##2 (READ_DATA_ON_RX >= 2155445248) && (READ_DATA_ON_RX <= 2378019867) ##2 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) (!TX_EMPTY ##3 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) (!INT_TX ##3 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) (!INT_TX ##3 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) (!TX_EMPTY ##3 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2739843654) && (PADDR <= 4224635639) && (PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 1) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 2739843654) && (PADDR <= 4224635639) && (PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 1) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##2 (PADDR >= 2309834771) && (PADDR <= 4282973950) ##1 1) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##2 (PADDR >= 2309834771) && (PADDR <= 4282973950) ##1 1) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 (PADDR >= 1473333167) && (PADDR <= 2332673046)) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 (PADDR >= 1473333167) && (PADDR <= 2332673046)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) (RX_EMPTY ##1 (PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 1) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) (INT_RX ##1 (PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 1) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) (RX_EMPTY ##1 (PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 1) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) (INT_RX ##1 (PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 1) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 2143974911) && (PADDR <= 2893556824) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2143974911) && (PADDR <= 2893556824) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2092902393) && (PADDR <= 2179128323)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) ((PADDR >= 2092902393) && (PADDR <= 2179128323)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2544280623) ##2 (PADDR >= 2413729823) && (PADDR <= 2626010681) ##2 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2544280623) ##1 (PWDATA >= 1436436395) && (PWDATA <= 1646027204) ##3 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2544280623) ##1 (WRITE_DATA_ON_TX >= 1436436395) && (WRITE_DATA_ON_TX <= 1646027204) ##3 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2544280623) ##1 (PADDR >= 2309194771) && (PADDR <= 2405036062) ##3 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) && (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 1699024842) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) && (PRDATA >= 201563416) && (PRDATA <= 1699024842) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) && (PRDATA >= 201563416) && (PRDATA <= 1699024842) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) && (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 1699024842) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 0) && (PADDR <= 3936758485) ##1 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) ((PADDR >= 0) && (PADDR <= 3936758485) ##1 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) ((PWDATA >= 323527462) && (PWDATA <= 4294534911) ##2 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666) ##1 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911) ##2 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666) ##1 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PWDATA >= 323527462) && (PWDATA <= 4294534911) ##2 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666) ##1 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911) ##2 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666) ##1 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) (!PWRITE ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) (!PWRITE ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 (READ_DATA_ON_RX >= 199934231) && (READ_DATA_ON_RX <= 1541920695)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 (PRDATA >= 199934231) && (PRDATA <= 1541920695)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 (PRDATA >= 199934231) && (PRDATA <= 1541920695)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 (READ_DATA_ON_RX >= 199934231) && (READ_DATA_ON_RX <= 1541920695)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2497632297) && (PADDR <= 2556093488) ##3 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 2569281586) && (PRDATA >= 2759587400) && (PRDATA <= 4075085029) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 2569281586) && (READ_DATA_ON_RX >= 2759587400) && (READ_DATA_ON_RX <= 4075085029) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2497632297) && (PADDR <= 2556093488) ##3 1) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##2 (PADDR >= 3258023044) && (PADDR <= 4282973950) ##1 1) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##2 (PADDR >= 3258023044) && (PADDR <= 4282973950) ##1 1) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 2569281586) && (READ_DATA_ON_RX >= 2759587400) && (READ_DATA_ON_RX <= 4075085029) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 2569281586) && (PRDATA >= 2759587400) && (PRDATA <= 4075085029) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 2397013533) ##4 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2544280623) ##3 (PADDR >= 1517304244) && (PADDR <= 2146318335) ##1 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) (PENABLE ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) (PENABLE ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 (READ_DATA_ON_RX >= 2309310995) && (READ_DATA_ON_RX <= 3979331290)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 (PRDATA >= 2309310995) && (PRDATA <= 3979331290)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 (READ_DATA_ON_RX >= 2309310995) && (READ_DATA_ON_RX <= 3979331290)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 (PRDATA >= 2309310995) && (PRDATA <= 3979331290)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2544280623) ##1 (PADDR >= 1655073733) && (PADDR <= 1846324188) ##3 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2544280623) ##2 (READ_DATA_ON_RX >= 1264284054) && (READ_DATA_ON_RX <= 1579504060) ##2 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2544280623) ##1 (PADDR >= 1956066281) && (PADDR <= 2019717616) ##3 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2544280623) ##1 (PADDR >= 2661141053) && (PADDR <= 2865875029) ##3 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2544280623) ##2 (PRDATA >= 1264284054) && (PRDATA <= 1579504060) ##2 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((PWDATA >= 326412070) && (PWDATA <= 4294534911) ##2 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666) ##1 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PWDATA >= 326412070) && (PWDATA <= 4294534911) ##2 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666) ##1 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 326412070) && (WRITE_DATA_ON_TX <= 4294534911) ##2 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666) ##1 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 326412070) && (WRITE_DATA_ON_TX <= 4294534911) ##2 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666) ##1 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2544280623) ##1 (PADDR >= 1473333167) && (PADDR <= 1666889158) ##3 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) (!ERROR && (PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 1) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 1533076918) && (PWDATA <= 2743366727) ##3 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) (!PSLVERR && (PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 1) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) (!PSLVERR && (PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 1) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727) ##3 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) (!ERROR && (PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 1) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727) ##3 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PWDATA >= 1533076918) && (PWDATA <= 2743366727) ##3 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2405115422) ##3 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##2 (READ_DATA_ON_RX >= 1775908819) && (READ_DATA_ON_RX <= 2794560077) ##1 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2405115422) ##3 1) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##2 (READ_DATA_ON_RX >= 1775908819) && (READ_DATA_ON_RX <= 2794560077) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##2 (PRDATA >= 1775908819) && (PRDATA <= 2794560077) ##1 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##2 (PRDATA >= 1775908819) && (PRDATA <= 2794560077) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1401740199) && (READ_DATA_ON_RX <= 2111679483) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1401740199) && (READ_DATA_ON_RX <= 2111679483) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PRDATA >= 1401740199) && (PRDATA <= 2111679483) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PRDATA >= 1401740199) && (PRDATA <= 2111679483) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PRDATA >= 2478907943) && (PRDATA <= 4280254718) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PRDATA >= 2456952868) && (PRDATA <= 4288916223) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2478907943) && (READ_DATA_ON_RX <= 4280254718) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2456952868) && (READ_DATA_ON_RX <= 4288916223) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2456952868) && (READ_DATA_ON_RX <= 4288916223) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2478907943) && (READ_DATA_ON_RX <= 4280254718) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PRDATA >= 2456952868) && (PRDATA <= 4288916223) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PRDATA >= 2478907943) && (PRDATA <= 4280254718) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##1 (WRITE_DATA_ON_TX >= 2278569487) && (WRITE_DATA_ON_TX <= 4193273587) ##2 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##1 (PWDATA >= 2278569487) && (PWDATA <= 4193273587) ##2 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##1 (PWDATA >= 2278569487) && (PWDATA <= 4193273587) ##2 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##1 (WRITE_DATA_ON_TX >= 2278569487) && (WRITE_DATA_ON_TX <= 4193273587) ##2 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) (PWRITE ##1 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) (PWRITE ##1 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2413337119) && (PADDR <= 2464432677) ##3 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 (READ_DATA_ON_RX >= 199934231) && (READ_DATA_ON_RX <= 1462994350)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 (PRDATA >= 199934231) && (PRDATA <= 1462994350)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2843107410) && (PADDR <= 4224635639) && (PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 1) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 (PRDATA >= 199934231) && (PRDATA <= 1462994350)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2413337119) && (PADDR <= 2464432677) ##3 1) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 (READ_DATA_ON_RX >= 199934231) && (READ_DATA_ON_RX <= 1462994350)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2843107410) && (PADDR <= 4224635639) && (PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 1) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 1639964611) && (PWDATA <= 2814570575) ##1 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1639964611) && (WRITE_DATA_ON_TX <= 2814570575) ##1 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1639964611) && (WRITE_DATA_ON_TX <= 2814570575) ##1 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PWDATA >= 1639964611) && (PWDATA <= 2814570575) ##1 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 2569281586) && (PRDATA >= 1891212769) && (PRDATA <= 2633515065) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 2569281586) && (READ_DATA_ON_RX >= 1891212769) && (READ_DATA_ON_RX <= 2633515065) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 2569281586) && (READ_DATA_ON_RX >= 1891212769) && (READ_DATA_ON_RX <= 2633515065) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 2569281586) && (PRDATA >= 1891212769) && (PRDATA <= 2633515065) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 253729054) && (PADDR <= 4289956095) ##2 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) ((PADDR >= 253729054) && (PADDR <= 4289956095) ##2 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) ((PRDATA >= 1295565210) && (PRDATA <= 1865910238) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1295565210) && (READ_DATA_ON_RX <= 1852401116) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PRDATA >= 1295565210) && (PRDATA <= 1865910238) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PRDATA >= 1295565210) && (PRDATA <= 1852401116) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1295565210) && (READ_DATA_ON_RX <= 1865910238) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PRDATA >= 1295565210) && (PRDATA <= 1852401116) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1295565210) && (READ_DATA_ON_RX <= 1852401116) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1295565210) && (READ_DATA_ON_RX <= 1865910238) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PRDATA >= 2596042805) && (PRDATA <= 4288916223) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2596042805) && (READ_DATA_ON_RX <= 4288916223) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PRDATA >= 2596042805) && (PRDATA <= 4288916223) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2596042805) && (READ_DATA_ON_RX <= 4288916223) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1436209579) && (PADDR <= 2135382526) ##1 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 1436209579) && (PADDR <= 2135382526) ##1 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 (READ_DATA_ON_RX >= 2613837367) && (READ_DATA_ON_RX <= 3979331290)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 (PRDATA >= 2613837367) && (PRDATA <= 3979331290)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 (READ_DATA_ON_RX >= 2613837367) && (READ_DATA_ON_RX <= 3979331290)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 (PRDATA >= 2613837367) && (PRDATA <= 3979331290)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2544280623) ##1 (PADDR >= 1846324188) && (PADDR <= 1956066281) ##2 ERROR ##1 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666) ##1 (PADDR >= 2363662361) && (PADDR <= 2569281586) && RX_EMPTY ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2544280623) ##1 (PADDR >= 1846324188) && (PADDR <= 1956066281) ##2 (PWDATA >= 605200712) && (PWDATA <= 3492397216) ##1 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2544280623) ##1 (PADDR >= 1846324188) && (PADDR <= 1956066281) ##2 (WRITE_DATA_ON_TX >= 605200712) && (WRITE_DATA_ON_TX <= 3492397216) ##1 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2544280623) ##1 (PADDR >= 2661141053) && (PADDR <= 2810522703) ##3 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2544280623) ##1 (WRITE_DATA_ON_TX >= 2955931744) && (WRITE_DATA_ON_TX <= 3083913839) ##3 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666) ##1 (PADDR >= 2363662361) && (PADDR <= 2569281586) && RX_EMPTY ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666) ##1 (PADDR >= 2363662361) && (PADDR <= 2569281586) && INT_RX ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666) ##1 (PADDR >= 2363662361) && (PADDR <= 2569281586) && INT_RX ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2544280623) ##1 (PADDR >= 1846324188) && (PADDR <= 1956066281) && PWRITE ##3 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2544280623) ##1 (PADDR >= 1962472937) && (PADDR <= 2019717616) ##3 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2544280623) ##1 (PWDATA >= 2955931744) && (PWDATA <= 3083913839) ##3 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2544280623) ##1 (PADDR >= 2810522703) && (PADDR <= 2865875029) ##3 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2544280623) ##1 (PADDR >= 1846324188) && (PADDR <= 1956066281) ##2 PSLVERR ##1 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2544280623) ##1 (PWDATA >= 2453414436) && (PWDATA <= 2955931744) ##3 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2544280623) ##1 (WRITE_DATA_ON_TX >= 2453414436) && (WRITE_DATA_ON_TX <= 2955931744) ##3 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) (PRESETn ##4 1) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) (PRESETn ##3 1) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) (PRESETn ##1 1) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) (PRESETn ##2 1) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1768052690) && (WRITE_DATA_ON_TX <= 1821779417) ##4 1) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1768052690) && (WRITE_DATA_ON_TX <= 1821779417) ##4 1) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 1768052690) && (PWDATA <= 1821779417) ##4 1) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 1768052690) && (PWDATA <= 1821779417) ##4 1) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 168192) && (PADDR <= 1688677833) ##3 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##1 (PRDATA >= 1703652299) && (PRDATA <= 2596042805) ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 (PADDR >= 2146318335) && (PADDR <= 3025845864)) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##1 (READ_DATA_ON_RX >= 1703652299) && (READ_DATA_ON_RX <= 2596042805) ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##1 (PRDATA >= 1703652299) && (PRDATA <= 2596042805) ##2 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 (PADDR >= 2146318335) && (PADDR <= 3025845864)) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 2453870116) && (PADDR <= 2485185064) ##3 1) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##1 (READ_DATA_ON_RX >= 1703652299) && (READ_DATA_ON_RX <= 2596042805) ##2 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2453870116) && (PADDR <= 2485185064) ##3 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727) ##1 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1533076918) && (WRITE_DATA_ON_TX <= 2743366727) ##1 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PWDATA >= 1533076918) && (PWDATA <= 2743366727) ##1 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PWDATA >= 1533076918) && (PWDATA <= 2743366727) ##1 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 3635208881) && (WRITE_DATA_ON_TX <= 3963050200) ##1 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PWDATA >= 3635208881) && (PWDATA <= 3963050200) ##1 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 3635208881) && (WRITE_DATA_ON_TX <= 3963050200) ##1 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PWDATA >= 3635208881) && (PWDATA <= 3963050200) ##1 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 3579559082) && (WRITE_DATA_ON_TX <= 3929220308) ##1 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 3579559082) && (WRITE_DATA_ON_TX <= 3929220308) ##1 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PWDATA >= 3579559082) && (PWDATA <= 3929220308) ##1 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PWDATA >= 3579559082) && (PWDATA <= 3929220308) ##1 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2575674419) && (READ_DATA_ON_RX <= 4288916223) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PRDATA >= 2568499250) && (PRDATA <= 4280254718) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PRDATA >= 2575674419) && (PRDATA <= 4288916223) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PRDATA >= 2568499250) && (PRDATA <= 4280254718) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PRDATA >= 2575674419) && (PRDATA <= 4288916223) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2568499250) && (READ_DATA_ON_RX <= 4280254718) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2575674419) && (READ_DATA_ON_RX <= 4288916223) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2568499250) && (READ_DATA_ON_RX <= 4280254718) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2544280623) ##1 (PWDATA >= 1854600669) && (PWDATA <= 1926265317) ##3 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666) ##1 !PSELx && (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666) ##1 !PENABLE && (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2433799202) ##1 (PADDR >= 1846324188) && (PADDR <= 1956066281) ##3 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666) ##1 !PSELx && (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2544280623) ##1 (WRITE_DATA_ON_TX >= 1854600669) && (WRITE_DATA_ON_TX <= 1926265317) ##3 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666) ##1 !PENABLE && (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2544280623) ##1 (PADDR >= 1846324188) && (PADDR <= 1956066281) ##3 !RX_EMPTY) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2544280623) ##1 (PADDR >= 1846324188) && (PADDR <= 1956066281) ##3 !INT_RX) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2544280623) ##1 (PADDR >= 1846324188) && (PADDR <= 1956066281) ##3 !PSELx) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) && (PWDATA >= 1878971871) && (PWDATA <= 2684724800) ##3 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 2569281586) && (READ_DATA_ON_RX >= 3280419975) && (READ_DATA_ON_RX <= 4075085029) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 2569281586) && (PRDATA >= 3280419975) && (PRDATA <= 4075085029) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##1 (WRITE_DATA_ON_TX >= 1602538943) && (WRITE_DATA_ON_TX <= 2567826482) ##2 1) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##1 (WRITE_DATA_ON_TX >= 1602538943) && (WRITE_DATA_ON_TX <= 2567826482) ##2 1) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) && (WRITE_DATA_ON_TX >= 1878971871) && (WRITE_DATA_ON_TX <= 2684724800) ##3 1) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##1 (PWDATA >= 1602538943) && (PWDATA <= 2567826482) ##2 1) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 2569281586) && (PRDATA >= 3280419975) && (PRDATA <= 4075085029) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##1 (PWDATA >= 1602538943) && (PWDATA <= 2567826482) ##2 1) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) && (WRITE_DATA_ON_TX >= 1878971871) && (WRITE_DATA_ON_TX <= 2684724800) ##3 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 2569281586) && (READ_DATA_ON_RX >= 3280419975) && (READ_DATA_ON_RX <= 4075085029) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) && (PWDATA >= 1878971871) && (PWDATA <= 2684724800) ##3 1) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PRDATA >= 1891212769) && (PRDATA <= 2021404144) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 1891212769) && (PRDATA <= 2021404144) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1891212769) && (READ_DATA_ON_RX <= 2021404144) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1891212769) && (READ_DATA_ON_RX <= 2021404144) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 (WRITE_DATA_ON_TX >= 1637721539) && (WRITE_DATA_ON_TX <= 2593827893)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 (PWDATA >= 1637721539) && (PWDATA <= 2593827893)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 (WRITE_DATA_ON_TX >= 1637721539) && (WRITE_DATA_ON_TX <= 2593827893)) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 (PWDATA >= 1637721539) && (PWDATA <= 2593827893)) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 440867636) && (PADDR <= 4289956095) ##2 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) ((PADDR >= 440867636) && (PADDR <= 4289956095) ##2 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) ((PADDR >= 1884124640) && (PADDR <= 2405115422) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 1884124640) && (PADDR <= 2405115422) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2544280623) ##3 (PADDR >= 1786883029) && (PADDR <= 2146318335) ##1 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) (!RX_EMPTY ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) (!INT_RX ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) (!INT_RX ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) (!RX_EMPTY ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666) ##1 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 INT_TX) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2544280623) ##1 !INT_TX && (PADDR >= 1846324188) && (PADDR <= 1956066281) ##3 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2544280623) ##1 !TX_EMPTY && (PADDR >= 1846324188) && (PADDR <= 1956066281) ##3 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2544280623) ##1 !ERROR && (PADDR >= 1846324188) && (PADDR <= 1956066281) ##3 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2544280623) ##1 (PADDR >= 1846324188) && (PADDR <= 1956066281) ##1 PSELx ##2 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666) ##1 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 INT_TX) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666) ##1 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 TX_EMPTY) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2544280623) ##1 (PADDR >= 1846324188) && (PADDR <= 1956066281) ##2 RX_EMPTY ##1 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2544280623) ##1 (PADDR >= 1846324188) && (PADDR <= 1956066281) ##2 INT_RX ##1 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666) ##1 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 TX_EMPTY) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2544280623) ##1 !PSLVERR && (PADDR >= 1846324188) && (PADDR <= 1956066281) ##3 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2544280623) ##1 (PADDR >= 1846324188) && (PADDR <= 1956066281) && PENABLE ##3 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##2 (PRDATA >= 2452220452) && (PRDATA <= 2917650523) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##2 (PRDATA >= 2452220452) && (PRDATA <= 2917650523) ##1 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##2 (READ_DATA_ON_RX >= 2452220452) && (READ_DATA_ON_RX <= 2917650523) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##2 (READ_DATA_ON_RX >= 2452220452) && (READ_DATA_ON_RX <= 2917650523) ##1 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PRDATA >= 2146706943) && (PRDATA <= 4288916223) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2146706943) && (READ_DATA_ON_RX <= 4288916223) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2146706943) && (READ_DATA_ON_RX <= 4288916223) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2139694079) && (READ_DATA_ON_RX <= 4288916223) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PRDATA >= 2146706943) && (PRDATA <= 4288916223) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2139694079) && (READ_DATA_ON_RX <= 4288916223) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PRDATA >= 2139694079) && (PRDATA <= 4288916223) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PRDATA >= 2139694079) && (PRDATA <= 4288916223) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PWDATA >= 1479615920) && (PWDATA <= 2136841726) ##3 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1479615920) && (WRITE_DATA_ON_TX <= 2136841726) ##3 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1479615920) && (WRITE_DATA_ON_TX <= 2136841726) ##3 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PWDATA >= 1479615920) && (PWDATA <= 2136841726) ##3 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) (!PWRITE && (PADDR >= 2325257237) && (PADDR <= 2544280623) ##1 (PADDR >= 1846324188) && (PADDR <= 1956066281) ##3 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 (READ_DATA_ON_RX >= 1462994350) && (READ_DATA_ON_RX <= 1992671725)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 (PRDATA >= 1462994350) && (PRDATA <= 1992671725)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 (READ_DATA_ON_RX >= 1462994350) && (READ_DATA_ON_RX <= 1992671725)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 (PRDATA >= 1462994350) && (PRDATA <= 1992671725)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1428362154) && (WRITE_DATA_ON_TX <= 2148852224) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 1428362154) && (PWDATA <= 2148852224) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 1428362154) && (PWDATA <= 2148852224) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1428362154) && (WRITE_DATA_ON_TX <= 2148852224) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2038261234) && (READ_DATA_ON_RX <= 2066005494) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PRDATA >= 2038261234) && (PRDATA <= 2066005494) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 2569281586) && (PRDATA >= 2307812883) && (PRDATA <= 2801359437) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 2569281586) && (READ_DATA_ON_RX >= 2307812883) && (READ_DATA_ON_RX <= 2801359437) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2038261234) && (READ_DATA_ON_RX <= 2066005494) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 2569281586) && (READ_DATA_ON_RX >= 2307812883) && (READ_DATA_ON_RX <= 2801359437) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 2569281586) && (PRDATA >= 2307812883) && (PRDATA <= 2801359437) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PRDATA >= 2038261234) && (PRDATA <= 2066005494) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2278569487) && (WRITE_DATA_ON_TX <= 2918007387) ##1 (PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 1) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PWDATA >= 2278569487) && (PWDATA <= 2918007387) ##1 (PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 1) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PWDATA >= 2278569487) && (PWDATA <= 2918007387) ##1 (PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2278569487) && (WRITE_DATA_ON_TX <= 2918007387) ##1 (PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1819604440) && (READ_DATA_ON_RX <= 2447213603) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PRDATA >= 1819604440) && (PRDATA <= 2447213603) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1819604440) && (READ_DATA_ON_RX <= 2447213603) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PRDATA >= 1819604440) && (PRDATA <= 2447213603) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2544280623) ##3 (PADDR >= 1517304244) && (PADDR <= 1709714891) ##1 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2544280623) && (PWDATA >= 61268743) && (PWDATA <= 2136841726) ##1 (PADDR >= 1846324188) && (PADDR <= 1956066281) ##3 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2544280623) && (WRITE_DATA_ON_TX >= 61268743) && (WRITE_DATA_ON_TX <= 2136841726) ##1 (PADDR >= 1846324188) && (PADDR <= 1956066281) ##3 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 (PRDATA >= 7595264) && (PRDATA <= 1300180890)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 (READ_DATA_ON_RX >= 7595264) && (READ_DATA_ON_RX <= 1300180890)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 (READ_DATA_ON_RX >= 7595264) && (READ_DATA_ON_RX <= 1300180890)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 (PRDATA >= 7595264) && (PRDATA <= 1300180890)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PRDATA >= 0) && (PRDATA <= 1804894679) ##2 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679) ##2 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1804894679) ##2 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) ((PRDATA >= 0) && (PRDATA <= 1804894679) ##2 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##2 (PRDATA >= 2155445248) && (PRDATA <= 2568499250) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##2 (READ_DATA_ON_RX >= 2155445248) && (READ_DATA_ON_RX <= 2568499250) ##1 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##2 (PRDATA >= 2155445248) && (PRDATA <= 2568499250) ##1 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##2 (READ_DATA_ON_RX >= 2155445248) && (READ_DATA_ON_RX <= 2568499250) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 2569281586) && (PWDATA >= 2282139664) && (PWDATA <= 2684724800) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 2569281586) && (WRITE_DATA_ON_TX >= 2282139664) && (WRITE_DATA_ON_TX <= 2684724800) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 2569281586) && (PWDATA >= 2282139664) && (PWDATA <= 2684724800) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 2569281586) && (WRITE_DATA_ON_TX >= 2282139664) && (WRITE_DATA_ON_TX <= 2684724800) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 1777496531) && (PADDR <= 2405115422) ##1 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 1777496531) && (PADDR <= 2405115422) ##1 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) (!PSELx && (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666) ##1 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) (!PSELx && (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666) ##1 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2544280623) && INT_RX ##1 (PADDR >= 1846324188) && (PADDR <= 1956066281) ##3 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((PRDATA >= 1356401057) && (PRDATA <= 2111679483) ##2 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666) ##1 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1356401057) && (READ_DATA_ON_RX <= 2111679483) ##2 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666) ##1 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1356401057) && (READ_DATA_ON_RX <= 2111679483) ##2 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666) ##1 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2325257237) && (PADDR <= 2544280623) && RX_EMPTY ##1 (PADDR >= 1846324188) && (PADDR <= 1956066281) ##3 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((PRDATA >= 1356401057) && (PRDATA <= 2111679483) ##2 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666) ##1 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) && (PRDATA >= 1891212769) && (PRDATA <= 2633515065) ##3 1) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PRDATA >= 1664639430) && (PRDATA <= 2672135230) && (PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 1) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 2271383054) && (PWDATA <= 2407570975) && (READ_DATA_ON_RX >= 1664639430) && (READ_DATA_ON_RX <= 2672135230) ##3 1) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) && (READ_DATA_ON_RX >= 1891212769) && (READ_DATA_ON_RX <= 2633515065) ##3 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PWDATA >= 2271383054) && (PWDATA <= 2407570975) && (READ_DATA_ON_RX >= 1664639430) && (READ_DATA_ON_RX <= 2672135230) ##3 1) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 1664639430) && (PRDATA <= 2672135230) && (PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 1) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) && (READ_DATA_ON_RX >= 1891212769) && (READ_DATA_ON_RX <= 2633515065) ##3 1) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) && (PRDATA >= 1891212769) && (PRDATA <= 2633515065) ##3 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) && (WRITE_DATA_ON_TX >= 2493171753) && (WRITE_DATA_ON_TX <= 2955931744) ##3 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1813522904) && (READ_DATA_ON_RX <= 2432785954) ##1 (PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 1) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) && (WRITE_DATA_ON_TX >= 2493171753) && (WRITE_DATA_ON_TX <= 2955931744) ##3 1) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PRDATA >= 1813522904) && (PRDATA <= 2432785954) ##1 (PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) && (PWDATA >= 2493171753) && (PWDATA <= 2955931744) ##3 1) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1813522904) && (READ_DATA_ON_RX <= 2432785954) ##1 (PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) && (PWDATA >= 2493171753) && (PWDATA <= 2955931744) ##3 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PRDATA >= 1813522904) && (PRDATA <= 2432785954) ##1 (PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 1) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 194251031) && (WRITE_DATA_ON_TX <= 3963050200) ##1 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 194251031) && (PWDATA <= 3963050200) ##1 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 194251031) && (PWDATA <= 3963050200) ##1 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 194251031) && (WRITE_DATA_ON_TX <= 3963050200) ##1 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 2569281586) && (READ_DATA_ON_RX >= 2425788449) && (READ_DATA_ON_RX <= 2801359437) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 2569281586) && (READ_DATA_ON_RX >= 1236365203) && (READ_DATA_ON_RX <= 1579504060) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 2569281586) && (READ_DATA_ON_RX >= 2425788449) && (READ_DATA_ON_RX <= 2801359437) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 2569281586) && (PRDATA >= 1557367225) && (PRDATA <= 2157543937) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 2569281586) && (READ_DATA_ON_RX >= 1557367225) && (READ_DATA_ON_RX <= 2157543937) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 2569281586) && (PRDATA >= 1236365203) && (PRDATA <= 1579504060) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 2569281586) && (PRDATA >= 1236365203) && (PRDATA <= 1579504060) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 2569281586) && (READ_DATA_ON_RX >= 1557367225) && (READ_DATA_ON_RX <= 2157543937) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 2569281586) && (PRDATA >= 1557367225) && (PRDATA <= 2157543937) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 2569281586) && (PRDATA >= 2425788449) && (PRDATA <= 2801359437) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 2569281586) && (PRDATA >= 2425788449) && (PRDATA <= 2801359437) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 2569281586) && (READ_DATA_ON_RX >= 1236365203) && (READ_DATA_ON_RX <= 1579504060) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1729450446) && (WRITE_DATA_ON_TX <= 2136841726) ##1 (PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PWDATA >= 1729450446) && (PWDATA <= 2136841726) ##1 (PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 1) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PWDATA >= 1729450446) && (PWDATA <= 2136841726) ##1 (PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1729450446) && (WRITE_DATA_ON_TX <= 2136841726) ##1 (PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 1) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2385531932) ##3 1) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 (WRITE_DATA_ON_TX >= 1987724780) && (WRITE_DATA_ON_TX <= 2769225290)) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 (PWDATA >= 1987724780) && (PWDATA <= 2769225290)) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2385531932) ##3 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 (WRITE_DATA_ON_TX >= 1987724780) && (WRITE_DATA_ON_TX <= 2769225290)) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 (PWDATA >= 1987724780) && (PWDATA <= 2769225290)) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 1835287514) && (PWDATA <= 2440631330) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PWDATA >= 1835287514) && (PWDATA <= 2440631330) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1835287514) && (WRITE_DATA_ON_TX <= 2440631330) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1835287514) && (WRITE_DATA_ON_TX <= 2440631330) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PRDATA >= 2483150376) && (PRDATA <= 2841987666) ##1 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PRDATA >= 2483150376) && (PRDATA <= 2841987666) ##1 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2483150376) && (READ_DATA_ON_RX <= 2841987666) ##1 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2483150376) && (READ_DATA_ON_RX <= 2841987666) ##1 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2033876466) && (PADDR <= 2092902393) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##1 (PWDATA >= 2696946753) && (PWDATA <= 3785736899) ##2 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##1 (PWDATA >= 1472410543) && (PWDATA <= 2421404192) ##2 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##1 (PWDATA >= 2696946753) && (PWDATA <= 3785736899) ##2 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##2 !PWRITE ##1 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##1 (WRITE_DATA_ON_TX >= 2696946753) && (WRITE_DATA_ON_TX <= 3785736899) ##2 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##1 (WRITE_DATA_ON_TX >= 2696946753) && (WRITE_DATA_ON_TX <= 3785736899) ##2 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##1 (PWDATA >= 1472410543) && (PWDATA <= 2421404192) ##2 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##1 (WRITE_DATA_ON_TX >= 1472410543) && (WRITE_DATA_ON_TX <= 2421404192) ##2 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 2033876466) && (PADDR <= 2092902393) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##2 !PWRITE ##1 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##1 (WRITE_DATA_ON_TX >= 1472410543) && (WRITE_DATA_ON_TX <= 2421404192) ##2 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2019717616) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2019717616) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 15884033) && (PADDR <= 1641797059) ##2 (PWDATA >= 2002414062) && (PWDATA <= 2298495506)) |-> (PADDR >= 437176116) && (PADDR <= 4289956095));
assert property(@(posedge PCLK) ((PRDATA >= 2451231780) && (PRDATA <= 4288916223) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PRDATA >= 2451231780) && (PRDATA <= 4288916223) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2451231780) && (READ_DATA_ON_RX <= 4288916223) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2451231780) && (READ_DATA_ON_RX <= 4288916223) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##1 (READ_DATA_ON_RX >= 1723252685) && (READ_DATA_ON_RX <= 2793351756) ##2 1) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##1 (PRDATA >= 1723252685) && (PRDATA <= 2793351756) ##2 1) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 2497632297) && (PADDR <= 2519284268) ##3 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##1 (PRDATA >= 1723252685) && (PRDATA <= 2793351756) ##2 1) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 2497632297) && (PADDR <= 2519284268) ##3 1) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##1 (READ_DATA_ON_RX >= 1723252685) && (READ_DATA_ON_RX <= 2793351756) ##2 1) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 456353590) && (PADDR <= 4289956095) ##1 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 456353590) && (PADDR <= 4289956095) ##1 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 2544280623) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2544280623) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1891212769) && (READ_DATA_ON_RX <= 1994288109) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 1891212769) && (PRDATA <= 1994288109) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 1891212769) && (PRDATA <= 1994288109) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1891212769) && (READ_DATA_ON_RX <= 1994288109) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 2569281586) && (PRDATA >= 1891212769) && (PRDATA <= 2307812883) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 2569281586) && (READ_DATA_ON_RX >= 1891212769) && (READ_DATA_ON_RX <= 2307812883) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 2569281586) && (READ_DATA_ON_RX >= 1891212769) && (READ_DATA_ON_RX <= 2307812883) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 2569281586) && (PRDATA >= 1891212769) && (PRDATA <= 2307812883) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2417378848) && (READ_DATA_ON_RX <= 2575674419) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PRDATA >= 2417378848) && (PRDATA <= 2575674419) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2417378848) && (READ_DATA_ON_RX <= 2575674419) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PRDATA >= 2417378848) && (PRDATA <= 2575674419) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PRDATA >= 2398556701) && (PRDATA <= 2575674419) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PRDATA >= 2398556701) && (PRDATA <= 2575674419) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2398556701) && (READ_DATA_ON_RX <= 2575674419) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2398556701) && (READ_DATA_ON_RX <= 2575674419) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1947286504) && (READ_DATA_ON_RX <= 2309310995) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PRDATA >= 1947286504) && (PRDATA <= 2309310995) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PRDATA >= 1947286504) && (PRDATA <= 2309310995) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1947286504) && (READ_DATA_ON_RX <= 2309310995) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) (!INT_TX && (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666) ##1 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) (!TX_EMPTY && (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666) ##1 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) (!INT_TX && (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666) ##1 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PADDR == 2544280623) ##4 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) (PRESETn) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) (PRESETn ##3 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) (PRESETn ##2 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) (!TX_EMPTY && (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666) ##1 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) (PRESETn ##4 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) (PRESETn ##1 1) |-> (PADDR >= 0) && (PADDR <= 3936758485));
assert property(@(posedge PCLK) ((PWDATA >= 2171160066) && (PWDATA <= 4294534911) ##3 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911) ##3 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911) ##3 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) ((PWDATA >= 2171160066) && (PWDATA <= 4294534911) ##3 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 (READ_DATA_ON_RX >= 1267621783) && (READ_DATA_ON_RX <= 2309310995)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 (READ_DATA_ON_RX >= 1267621783) && (READ_DATA_ON_RX <= 2309310995)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 (PRDATA >= 1267621783) && (PRDATA <= 2309310995)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 (PRDATA >= 1267621783) && (PRDATA <= 2309310995)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) (!ERROR && (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) (!ERROR && (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) (!PSLVERR && (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) (!PSLVERR && (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 2271383054) && (PWDATA <= 2298495506) ##3 1) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2271383054) && (WRITE_DATA_ON_TX <= 2298495506) ##3 1) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 2157934081) && (PRDATA <= 2897522265) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2157934081) && (READ_DATA_ON_RX <= 2897522265) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PRDATA >= 2157934081) && (PRDATA <= 2897522265) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2271383054) && (WRITE_DATA_ON_TX <= 2298495506) ##3 1) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2157934081) && (READ_DATA_ON_RX <= 2897522265) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 2271383054) && (PWDATA <= 2298495506) ##3 1) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##2 (PADDR >= 1918161892) && (PADDR <= 2413729823) ##1 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##2 (READ_DATA_ON_RX >= 2378019867) && (READ_DATA_ON_RX <= 2794560077) ##1 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##2 (PRDATA >= 2378019867) && (PRDATA <= 2794560077) ##1 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) && (PRDATA >= 1557367225) && (PRDATA <= 2157543937) ##3 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##2 (PRDATA >= 1535485367) && (PRDATA <= 2378019867) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) && (READ_DATA_ON_RX >= 1557367225) && (READ_DATA_ON_RX <= 2157543937) ##3 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##2 (READ_DATA_ON_RX >= 2378019867) && (READ_DATA_ON_RX <= 2794560077) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) && (PRDATA >= 1557367225) && (PRDATA <= 2157543937) ##3 1) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##2 (PADDR >= 1918161892) && (PADDR <= 2413729823) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) && (READ_DATA_ON_RX >= 1557367225) && (READ_DATA_ON_RX <= 2157543937) ##3 1) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##2 (READ_DATA_ON_RX >= 1535485367) && (READ_DATA_ON_RX <= 2378019867) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##2 (READ_DATA_ON_RX >= 1535485367) && (READ_DATA_ON_RX <= 2378019867) ##1 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##2 (PRDATA >= 1535485367) && (PRDATA <= 2378019867) ##1 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##2 (PRDATA >= 2378019867) && (PRDATA <= 2794560077) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2146706943) && (READ_DATA_ON_RX <= 4288916223) ##3 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PRDATA >= 2146706943) && (PRDATA <= 4288916223) ##3 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2146706943) && (READ_DATA_ON_RX <= 4288916223) ##3 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PRDATA >= 2146706943) && (PRDATA <= 4288916223) ##3 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2325316629) && (READ_DATA_ON_RX <= 2563440689) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PRDATA >= 2325316629) && (PRDATA <= 2563440689) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2325316629) && (READ_DATA_ON_RX <= 2563440689) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PRDATA >= 2325316629) && (PRDATA <= 2563440689) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666) && (WRITE_DATA_ON_TX >= 147393297) && (WRITE_DATA_ON_TX <= 2238920714) ##1 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PRDATA >= 2613837367) && (PRDATA <= 2841987666) ##1 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PRDATA >= 2613837367) && (PRDATA <= 2841987666) ##1 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2613837367) && (READ_DATA_ON_RX <= 2841987666) ##1 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PWDATA >= 147393297) && (PWDATA <= 2238920714) && (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666) ##1 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2613837367) && (READ_DATA_ON_RX <= 2841987666) ##1 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PWDATA >= 147393297) && (PWDATA <= 2238920714) && (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666) ##1 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666) && (WRITE_DATA_ON_TX >= 147393297) && (WRITE_DATA_ON_TX <= 2238920714) ##1 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) (!RX_EMPTY ##2 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666) ##1 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) (!RX_EMPTY ##2 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666) ##1 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) (!INT_RX ##2 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666) ##1 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) (!INT_RX ##2 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666) ##1 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2781643851) && (READ_DATA_ON_RX <= 3932649684) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PRDATA >= 2781643851) && (PRDATA <= 3932649684) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2781643851) && (READ_DATA_ON_RX <= 3932649684) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##1 (PWDATA >= 2804981326) && (PWDATA <= 3785736899) ##2 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PRDATA >= 2781643851) && (PRDATA <= 3932649684) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##1 (WRITE_DATA_ON_TX >= 2804981326) && (WRITE_DATA_ON_TX <= 3785736899) ##2 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##1 (PWDATA >= 2804981326) && (PWDATA <= 3785736899) ##2 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##1 (WRITE_DATA_ON_TX >= 2804981326) && (WRITE_DATA_ON_TX <= 3785736899) ##2 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2378917915) && (WRITE_DATA_ON_TX <= 2407570975) ##3 1) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2378917915) && (WRITE_DATA_ON_TX <= 2407570975) ##3 1) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 2378917915) && (PWDATA <= 2407570975) ##3 1) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 (PRDATA >= 1573928379) && (PRDATA <= 1924700133)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 (READ_DATA_ON_RX >= 1573928379) && (READ_DATA_ON_RX <= 1924700133)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 (READ_DATA_ON_RX >= 1573928379) && (READ_DATA_ON_RX <= 1924700133)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PWDATA >= 2378917915) && (PWDATA <= 2407570975) ##3 1) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 (PRDATA >= 1573928379) && (PRDATA <= 1924700133)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) && (WRITE_DATA_ON_TX >= 1749545424) && (WRITE_DATA_ON_TX <= 2341846039) ##3 1) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 2397013533) ##3 1) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) && (WRITE_DATA_ON_TX >= 1749545424) && (WRITE_DATA_ON_TX <= 2341846039) ##3 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 2397013533) ##3 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) && (PWDATA >= 1749545424) && (PWDATA <= 2341846039) ##3 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) && (PWDATA >= 1749545424) && (PWDATA <= 2341846039) ##3 1) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##2 (PADDR >= 2040465907) && (PADDR <= 2309834771) ##1 1) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##2 (PADDR >= 2040465907) && (PADDR <= 2309834771) ##1 1) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1870525406) && (PADDR <= 2418686496) ##1 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 1870525406) && (PADDR <= 2418686496) ##1 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) (ERROR ##1 (PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) (PSLVERR ##1 (PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) (ERROR ##1 (PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) (PSLVERR ##1 (PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666) && PENABLE ##1 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666) && PENABLE ##1 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) (INT_RX ##1 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) (RX_EMPTY ##1 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) (INT_RX ##1 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) (RX_EMPTY ##1 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) ((PADDR >= 2011935215) && (PADDR <= 2057572341) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 2011935215) && (PADDR <= 2057572341) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 2074435575) && (PADDR <= 2117771260) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 2074435575) && (PADDR <= 2117771260) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) && (PRDATA >= 201563416) && (PRDATA <= 1234142611) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) && (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 1234142611) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) && (PRDATA >= 201563416) && (PRDATA <= 1234142611) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) && (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 1234142611) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) && (PRDATA >= 2307812883) && (PRDATA <= 2801359437) ##3 1) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) && (READ_DATA_ON_RX >= 2307812883) && (READ_DATA_ON_RX <= 2801359437) ##3 1) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2869000278) ##1 (PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 1) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) && (READ_DATA_ON_RX >= 2307812883) && (READ_DATA_ON_RX <= 2801359437) ##3 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2869000278) ##1 (PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) && (PRDATA >= 2307812883) && (PRDATA <= 2801359437) ##3 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PRDATA >= 2134552062) && (PRDATA <= 2869000278) ##1 (PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PRDATA >= 2134552062) && (PRDATA <= 2869000278) ##1 (PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 1) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##2 (PADDR >= 1721552845) && (PADDR <= 2099987450) ##1 1) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##2 (PADDR >= 1721552845) && (PADDR <= 2099987450) ##1 1) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 2135382526) && (PADDR <= 2888163416) ##4 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2135382526) && (PADDR <= 2888163416) ##4 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1684090312) && (READ_DATA_ON_RX <= 1865910238) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PRDATA >= 1695468490) && (PRDATA <= 1935542758) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PRDATA >= 1695468490) && (PRDATA <= 1935542758) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1695468490) && (READ_DATA_ON_RX <= 1935542758) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1695468490) && (READ_DATA_ON_RX <= 1935542758) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PRDATA >= 1684090312) && (PRDATA <= 1865910238) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1684090312) && (READ_DATA_ON_RX <= 1865910238) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PRDATA >= 1684090312) && (PRDATA <= 1865910238) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2354881048) && (READ_DATA_ON_RX <= 2603911734) ##1 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PRDATA >= 2354881048) && (PRDATA <= 2603911734) ##1 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PRDATA >= 2354881048) && (PRDATA <= 2603911734) ##1 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2354881048) && (READ_DATA_ON_RX <= 2603911734) ##1 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) (!PWRITE ##1 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) (!PWRITE ##1 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) && (READ_DATA_ON_RX >= 2111679483) && (READ_DATA_ON_RX <= 2869858902) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) && (READ_DATA_ON_RX >= 2111679483) && (READ_DATA_ON_RX <= 2869858902) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) && (PRDATA >= 1560606650) && (PRDATA <= 2654200380) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) && (PRDATA >= 2111679483) && (PRDATA <= 2869858902) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##1 (WRITE_DATA_ON_TX >= 3006772838) && (WRITE_DATA_ON_TX <= 3785736899) ##2 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##2 (PRDATA >= 1567726010) && (PRDATA <= 2638049850) ##1 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) && (READ_DATA_ON_RX >= 1560606650) && (READ_DATA_ON_RX <= 2654200380) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##2 (PRDATA >= 1567726010) && (PRDATA <= 2638049850) ##1 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##2 (READ_DATA_ON_RX >= 1567726010) && (READ_DATA_ON_RX <= 2638049850) ##1 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##1 (WRITE_DATA_ON_TX >= 3006772838) && (WRITE_DATA_ON_TX <= 3785736899) ##2 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) && (READ_DATA_ON_RX >= 1560606650) && (READ_DATA_ON_RX <= 2654200380) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) && (PRDATA >= 1560606650) && (PRDATA <= 2654200380) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##1 (PWDATA >= 3006772838) && (PWDATA <= 3785736899) ##2 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) && (PRDATA >= 2111679483) && (PRDATA <= 2869858902) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##1 (PWDATA >= 3006772838) && (PWDATA <= 3785736899) ##2 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##2 (READ_DATA_ON_RX >= 1567726010) && (READ_DATA_ON_RX <= 2638049850) ##1 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1342756768) && (PADDR <= 1391893413) ##4 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1342756768) && (PADDR <= 1391893413) ##4 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 (PRDATA >= 1719032780) && (PRDATA <= 1992671725)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 (READ_DATA_ON_RX >= 1719032780) && (READ_DATA_ON_RX <= 1992671725)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 (READ_DATA_ON_RX >= 1462994350) && (READ_DATA_ON_RX <= 1797362134)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 (PRDATA >= 1462994350) && (PRDATA <= 1797362134)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 (PRDATA >= 1462994350) && (PRDATA <= 1797362134)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 (READ_DATA_ON_RX >= 1462994350) && (READ_DATA_ON_RX <= 1797362134)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 (PADDR >= 1709714891) && (PADDR <= 2269851662)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 (PADDR >= 1709714891) && (PADDR <= 2269851662)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 (PRDATA >= 1719032780) && (PRDATA <= 1992671725)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 (READ_DATA_ON_RX >= 1719032780) && (READ_DATA_ON_RX <= 1992671725)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2544280623) && (PADDR <= 2556093488) ##3 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2544280623) && (PADDR <= 2556093488) ##3 1) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PRDATA >= 369666860) && (PRDATA <= 4288916223) ##1 (PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 369666860) && (READ_DATA_ON_RX <= 4288916223) ##1 (PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 369666860) && (READ_DATA_ON_RX <= 4288916223) ##1 (PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PRDATA >= 369666860) && (PRDATA <= 4288916223) ##1 (PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2325316629) && (READ_DATA_ON_RX <= 4288916223) ##3 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PRDATA >= 2325316629) && (PRDATA <= 4288916223) ##3 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2325316629) && (READ_DATA_ON_RX <= 4288916223) ##3 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PRDATA >= 2325316629) && (PRDATA <= 4288916223) ##3 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 2569281586) && (READ_DATA_ON_RX >= 1557367225) && (READ_DATA_ON_RX <= 1891212769) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 2569281586) && (PRDATA >= 1557367225) && (PRDATA <= 1891212769) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 2569281586) && (PRDATA >= 1557367225) && (PRDATA <= 1891212769) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 2569281586) && (PRDATA >= 1891212769) && (PRDATA <= 2066005494) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 2569281586) && (READ_DATA_ON_RX >= 1891212769) && (READ_DATA_ON_RX <= 2066005494) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 2569281586) && (READ_DATA_ON_RX >= 1891212769) && (READ_DATA_ON_RX <= 2066005494) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 2569281586) && (READ_DATA_ON_RX >= 1557367225) && (READ_DATA_ON_RX <= 1891212769) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 2569281586) && (PRDATA >= 1891212769) && (PRDATA <= 2066005494) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2453870116) && (PADDR <= 4253772539) && (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666) ##1 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PWDATA >= 2148852224) && (PWDATA <= 2543570991) ##1 (PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 1) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PWDATA >= 1416083368) && (PWDATA <= 2148852224) ##1 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666) ##1 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2354881048) && (READ_DATA_ON_RX <= 2485496360) ##1 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2330484245) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1416083368) && (WRITE_DATA_ON_TX <= 2148852224) ##1 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666) ##1 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2383935516) && (READ_DATA_ON_RX <= 2634575930) ##1 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2354881048) && (READ_DATA_ON_RX <= 2485496360) ##1 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PRDATA >= 2134552062) && (PRDATA <= 2330484245) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PRDATA >= 2383935516) && (PRDATA <= 2634575930) ##1 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PWDATA >= 1416083368) && (PWDATA <= 2148852224) ##1 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666) ##1 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PRDATA >= 2354881048) && (PRDATA <= 2485496360) ##1 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2453870116) && (PADDR <= 4253772539) && (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666) ##1 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PWDATA >= 2148852224) && (PWDATA <= 2543570991) ##1 (PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2330484245) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1416083368) && (WRITE_DATA_ON_TX <= 2148852224) ##1 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666) ##1 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2413729823) ##3 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PRDATA >= 2383935516) && (PRDATA <= 2634575930) ##1 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2082751992) && (PADDR <= 4159071471) && (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666) ##1 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PRDATA >= 2134552062) && (PRDATA <= 2330484245) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2082751992) && (PADDR <= 4159071471) && (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2841987666) ##1 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PRDATA >= 2354881048) && (PRDATA <= 2485496360) ##1 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2148852224) && (WRITE_DATA_ON_TX <= 2543570991) ##1 (PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 1) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2383935516) && (READ_DATA_ON_RX <= 2634575930) ##1 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2148852224) && (WRITE_DATA_ON_TX <= 2543570991) ##1 (PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 1875388895) && (PADDR <= 2413729823) ##3 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2287181328) && (PADDR <= 2344480279)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) ((PADDR >= 2002028014) && (PADDR <= 2089100793)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) ((PADDR >= 2287181328) && (PADDR <= 2344480279)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) ((PADDR >= 2002028014) && (PADDR <= 2089100793)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) ((PADDR >= 2109497339) && (PADDR <= 2129624573) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 2109497339) && (PADDR <= 2129624573) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2185435140) && (READ_DATA_ON_RX <= 2767447625) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PRDATA >= 2185435140) && (PRDATA <= 2767447625) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2185435140) && (READ_DATA_ON_RX <= 2767447625) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PRDATA >= 2185435140) && (PRDATA <= 2767447625) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 (WRITE_DATA_ON_TX >= 1749545424) && (WRITE_DATA_ON_TX <= 2436760098)) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##2 (READ_DATA_ON_RX >= 2155445248) && (READ_DATA_ON_RX <= 2378019867) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##2 (PRDATA >= 2155445248) && (PRDATA <= 2378019867) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 (PWDATA >= 1749545424) && (PWDATA <= 2436760098)) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##2 (READ_DATA_ON_RX >= 2155445248) && (READ_DATA_ON_RX <= 2378019867) ##1 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 (WRITE_DATA_ON_TX >= 1749545424) && (WRITE_DATA_ON_TX <= 2436760098)) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 (PWDATA >= 1749545424) && (PWDATA <= 2436760098)) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 (PADDR >= 2244164619) && (PADDR <= 2464432677)) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##2 (PRDATA >= 2155445248) && (PRDATA <= 2378019867) ##1 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 (PADDR >= 2244164619) && (PADDR <= 2464432677)) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) && (WRITE_DATA_ON_TX >= 61268743) && (WRITE_DATA_ON_TX <= 3775518914) ##3 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) && (PWDATA >= 61268743) && (PWDATA <= 3775518914) ##3 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) && (WRITE_DATA_ON_TX >= 61268743) && (WRITE_DATA_ON_TX <= 3775518914) ##3 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) && (PWDATA >= 61268743) && (PWDATA <= 3775518914) ##3 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2143974911) && (PADDR <= 2890217560) ##1 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2143974911) && (PADDR <= 2890217560) ##1 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2002028014) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 3003382374) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 2382711836) && (PADDR <= 3003382374) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2002028014) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PRDATA >= 1356401057) && (PRDATA <= 2179188739) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1356401057) && (READ_DATA_ON_RX <= 2179188739) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PRDATA >= 1356401057) && (PRDATA <= 2179188739) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1356401057) && (READ_DATA_ON_RX <= 2179188739) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1340024223) && (READ_DATA_ON_RX <= 1935542758) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1340024223) && (READ_DATA_ON_RX <= 1935542758) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PRDATA >= 1340024223) && (PRDATA <= 1935542758) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PRDATA >= 1340024223) && (PRDATA <= 1935542758) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 (PRDATA >= 2638049850) && (PRDATA <= 3072202862)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 (PRDATA >= 1797362134) && (PRDATA <= 1992671725)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PRDATA >= 1891212769) && (PRDATA <= 2633515065) ##3 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1891212769) && (READ_DATA_ON_RX <= 2633515065) ##3 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1891212769) && (READ_DATA_ON_RX <= 2633515065) ##3 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 (READ_DATA_ON_RX >= 2638049850) && (READ_DATA_ON_RX <= 3072202862)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 (PRDATA >= 1462994350) && (PRDATA <= 1719032780)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 (READ_DATA_ON_RX >= 1462994350) && (READ_DATA_ON_RX <= 1719032780)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 (PRDATA >= 1797362134) && (PRDATA <= 1992671725)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 (PRDATA >= 2638049850) && (PRDATA <= 3072202862)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 (READ_DATA_ON_RX >= 1797362134) && (READ_DATA_ON_RX <= 1992671725)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PRDATA >= 1891212769) && (PRDATA <= 2633515065) ##3 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 (READ_DATA_ON_RX >= 2638049850) && (READ_DATA_ON_RX <= 3072202862)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 (READ_DATA_ON_RX >= 1797362134) && (READ_DATA_ON_RX <= 1992671725)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 (READ_DATA_ON_RX >= 1462994350) && (READ_DATA_ON_RX <= 1719032780)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 (PRDATA >= 1462994350) && (PRDATA <= 1719032780)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PWDATA >= 1869080542) && (PWDATA <= 2428647969) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) && (PWDATA >= 61268743) && (PWDATA <= 4064898788) ##3 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) && (WRITE_DATA_ON_TX >= 61268743) && (WRITE_DATA_ON_TX <= 4064898788) ##3 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1869080542) && (WRITE_DATA_ON_TX <= 2428647969) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1869080542) && (WRITE_DATA_ON_TX <= 2428647969) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) && (PWDATA >= 61268743) && (PWDATA <= 4064898788) ##3 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) && (WRITE_DATA_ON_TX >= 61268743) && (WRITE_DATA_ON_TX <= 4064898788) ##3 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PWDATA >= 1869080542) && (PWDATA <= 2428647969) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1837610459) && (WRITE_DATA_ON_TX <= 2440631330) ##1 (PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 1) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 1837610459) && (PWDATA <= 2440631330) ##1 (PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 1) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 1837610459) && (PWDATA <= 2440631330) ##1 (PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 1) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1837610459) && (WRITE_DATA_ON_TX <= 2440631330) ##1 (PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 1) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##2 (PADDR >= 2200378886) && (PADDR <= 2309834771) ##1 1) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##2 (PADDR >= 2200378886) && (PADDR <= 2309834771) ##1 1) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2009573871) && (READ_DATA_ON_RX <= 2111679483) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 2009573871) && (PRDATA <= 2111679483) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 2009573871) && (PRDATA <= 2111679483) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2009573871) && (READ_DATA_ON_RX <= 2111679483) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 2569281586) && (READ_DATA_ON_RX >= 2157543937) && (READ_DATA_ON_RX <= 2307812883) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 2569281586) && (READ_DATA_ON_RX >= 1891212769) && (READ_DATA_ON_RX <= 2038261234) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 2569281586) && (READ_DATA_ON_RX >= 1557367225) && (READ_DATA_ON_RX <= 1579504060) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 2569281586) && (PRDATA >= 2157543937) && (PRDATA <= 2307812883) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 2569281586) && (PRDATA >= 1557367225) && (PRDATA <= 1579504060) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 2569281586) && (READ_DATA_ON_RX >= 1891212769) && (READ_DATA_ON_RX <= 2038261234) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 2569281586) && (PRDATA >= 2157543937) && (PRDATA <= 2307812883) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 2569281586) && (READ_DATA_ON_RX >= 1557367225) && (READ_DATA_ON_RX <= 1579504060) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 2569281586) && (READ_DATA_ON_RX >= 2157543937) && (READ_DATA_ON_RX <= 2307812883) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 2569281586) && (PRDATA >= 1557367225) && (PRDATA <= 1579504060) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 2569281586) && (PRDATA >= 1891212769) && (PRDATA <= 2038261234) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 2569281586) && (PRDATA >= 1891212769) && (PRDATA <= 2038261234) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1819604440) && (READ_DATA_ON_RX <= 1900411362) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PRDATA >= 1891212769) && (PRDATA <= 2085957624) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1819604440) && (READ_DATA_ON_RX <= 1900411362) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PRDATA >= 2179188739) && (PRDATA <= 2299985938) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PRDATA >= 1819604440) && (PRDATA <= 1900411362) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1891212769) && (READ_DATA_ON_RX <= 2111679483) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1891212769) && (READ_DATA_ON_RX <= 2111679483) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1865910238) && (READ_DATA_ON_RX <= 1994288109) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1865910238) && (READ_DATA_ON_RX <= 1994288109) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1891212769) && (READ_DATA_ON_RX <= 2085957624) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PRDATA >= 2179188739) && (PRDATA <= 2299985938) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PRDATA >= 1891212769) && (PRDATA <= 2111679483) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PRDATA >= 1865910238) && (PRDATA <= 1994288109) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PRDATA >= 1891212769) && (PRDATA <= 2085957624) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2179188739) && (READ_DATA_ON_RX <= 2299985938) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1891212769) && (READ_DATA_ON_RX <= 2085957624) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PRDATA >= 1865910238) && (PRDATA <= 1994288109) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2179188739) && (READ_DATA_ON_RX <= 2299985938) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PRDATA >= 1819604440) && (PRDATA <= 1900411362) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PRDATA >= 1891212769) && (PRDATA <= 2111679483) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) (INT_TX ##4 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) (TX_EMPTY ##4 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) (INT_TX ##4 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) (TX_EMPTY ##4 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) ((PRDATA >= 1819604440) && (PRDATA <= 2454185508) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PRDATA >= 2575674419) && (PRDATA <= 4288916223) ##1 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2575674419) && (READ_DATA_ON_RX <= 4288916223) ##1 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 1819604440) && (PRDATA <= 2454185508) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1819604440) && (READ_DATA_ON_RX <= 2454185508) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2575674419) && (READ_DATA_ON_RX <= 4288916223) ##1 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1819604440) && (READ_DATA_ON_RX <= 2454185508) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PRDATA >= 2575674419) && (PRDATA <= 4288916223) ##1 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1557367225) && (READ_DATA_ON_RX <= 2157543937) ##3 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PRDATA >= 1557367225) && (PRDATA <= 2157543937) ##3 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 1431793578) && (PADDR <= 2129624573) ##1 (PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 1431793578) && (PADDR <= 2129624573) ##1 (PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 1) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1557367225) && (READ_DATA_ON_RX <= 2157543937) ##3 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PRDATA >= 1557367225) && (PRDATA <= 2157543937) ##3 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2226575369) && (PADDR <= 2646147643) && (PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 1) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 2171160066) && (PWDATA <= 2864839253) ##1 (PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 1) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 2864839253) ##1 (PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 1) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 2864839253) ##1 (PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 1) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 2226575369) && (PADDR <= 2646147643) && (PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 1) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 2171160066) && (PWDATA <= 2864839253) ##1 (PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 1) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##2 (PRDATA >= 2155445248) && (PRDATA <= 2299985938) ##1 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 (PWDATA >= 2488943144) && (PWDATA <= 2769225290)) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 (WRITE_DATA_ON_TX >= 2488943144) && (WRITE_DATA_ON_TX <= 2769225290)) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 (PWDATA >= 2278569487) && (PWDATA <= 2488943144)) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 (PWDATA >= 2278569487) && (PWDATA <= 2488943144)) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 (WRITE_DATA_ON_TX >= 2278569487) && (WRITE_DATA_ON_TX <= 2488943144)) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 (PWDATA >= 2488943144) && (PWDATA <= 2769225290)) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 (WRITE_DATA_ON_TX >= 2278569487) && (WRITE_DATA_ON_TX <= 2488943144)) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##2 (PRDATA >= 2155445248) && (PRDATA <= 2299985938) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 (WRITE_DATA_ON_TX >= 2488943144) && (WRITE_DATA_ON_TX <= 2769225290)) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2344480279) ##3 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##2 (READ_DATA_ON_RX >= 2155445248) && (READ_DATA_ON_RX <= 2299985938) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##2 (READ_DATA_ON_RX >= 2155445248) && (READ_DATA_ON_RX <= 2299985938) ##1 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2344480279) ##3 1) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PWDATA >= 1991044589) && (PWDATA <= 2271383054) ##1 (PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1991044589) && (WRITE_DATA_ON_TX <= 2271383054) ##1 (PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1991044589) && (WRITE_DATA_ON_TX <= 2271383054) ##1 (PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 1) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PWDATA >= 1991044589) && (PWDATA <= 2271383054) ##1 (PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 1) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1668971974) && (READ_DATA_ON_RX <= 1813612504) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1668971974) && (READ_DATA_ON_RX <= 1813612504) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PRDATA >= 1668971974) && (PRDATA <= 1813612504) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PRDATA >= 1668971974) && (PRDATA <= 1813612504) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) (!ERROR ##4 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) (!PSLVERR ##4 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) (!ERROR ##4 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) (!PSLVERR ##4 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) (INT_TX ##2 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) (TX_EMPTY ##2 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) (INT_TX ##2 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) (TX_EMPTY ##2 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 1987839980) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 1987839980) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 (PRDATA >= 2781643851) && (PRDATA <= 3072202862)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PRDATA >= 2222137864) && (PRDATA <= 2485496360) && (PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 1) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) && (PWDATA >= 381102893) && (PWDATA <= 4289536767) ##3 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 (READ_DATA_ON_RX >= 1829910490) && (READ_DATA_ON_RX <= 1992671725)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 (PRDATA >= 1541920695) && (PRDATA <= 1719032780)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 1884124640) && (PADDR <= 2397013533) ##1 (PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 1) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) && (PWDATA >= 337417512) && (PWDATA <= 4289536767) ##3 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PRDATA >= 197097751) && (PRDATA <= 4288916223) ##1 (PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) && (PWDATA >= 61268743) && (PWDATA <= 4289536767) ##3 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) && (READ_DATA_ON_RX >= 507420988) && (READ_DATA_ON_RX <= 4075085029) ##3 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848) && INT_TX) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 1884124640) && (PADDR <= 2397013533) ##1 (PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 (PRDATA >= 1992671725) && (PRDATA <= 2281836048)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 (READ_DATA_ON_RX >= 1541920695) && (READ_DATA_ON_RX <= 1719032780)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 (READ_DATA_ON_RX >= 1541920695) && (READ_DATA_ON_RX <= 1719032780)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 (PADDR >= 1174185867) && (PADDR <= 2972849762) && (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) && (PWDATA >= 61268743) && (PWDATA <= 4289536767) ##3 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 (PRDATA >= 1829910490) && (PRDATA <= 1992671725)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) && (WRITE_DATA_ON_TX >= 61268743) && (WRITE_DATA_ON_TX <= 4289536767) ##3 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PRDATA >= 1664639430) && (PRDATA <= 1987289068) && (PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 1) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 (READ_DATA_ON_RX >= 2781643851) && (READ_DATA_ON_RX <= 3072202862)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PWDATA >= 2271383054) && (PWDATA <= 2407570975) && (READ_DATA_ON_RX >= 2222137864) && (READ_DATA_ON_RX <= 2485496360) ##3 1) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 197097751) && (READ_DATA_ON_RX <= 4288916223) ##1 (PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) && (PWDATA >= 381102893) && (PWDATA <= 4289536767) ##3 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 (READ_DATA_ON_RX >= 1992671725) && (READ_DATA_ON_RX <= 2281836048)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PRDATA >= 2222137864) && (PRDATA <= 2485496360) && (PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 1) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848) && INT_TX) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 (PRDATA >= 1992671725) && (PRDATA <= 2281836048)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 (PRDATA >= 1829910490) && (PRDATA <= 1992671725)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) && (WRITE_DATA_ON_TX >= 337417512) && (WRITE_DATA_ON_TX <= 4289536767) ##3 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PRDATA >= 197097751) && (PRDATA <= 4288916223) ##1 (PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PWDATA >= 2271383054) && (PWDATA <= 2407570975) && (READ_DATA_ON_RX >= 1664639430) && (READ_DATA_ON_RX <= 1987289068) ##3 1) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) && (PRDATA >= 507420988) && (PRDATA <= 4075085029) ##3 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 (PADDR >= 1174185867) && (PADDR <= 2972849762) && (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PWDATA >= 2271383054) && (PWDATA <= 2407570975) && (READ_DATA_ON_RX >= 2222137864) && (READ_DATA_ON_RX <= 2485496360) ##3 1) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 1664639430) && (PRDATA <= 1987289068) && (PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 1) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) && (PWDATA >= 337417512) && (PWDATA <= 4289536767) ##3 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 (PRDATA >= 2781643851) && (PRDATA <= 3072202862)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848) && TX_EMPTY) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 197097751) && (READ_DATA_ON_RX <= 4288916223) ##1 (PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) && (WRITE_DATA_ON_TX >= 337417512) && (WRITE_DATA_ON_TX <= 4289536767) ##3 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 (READ_DATA_ON_RX >= 1829910490) && (READ_DATA_ON_RX <= 1992671725)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) && (READ_DATA_ON_RX >= 507420988) && (READ_DATA_ON_RX <= 4075085029) ##3 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) && (WRITE_DATA_ON_TX >= 381102893) && (WRITE_DATA_ON_TX <= 4289536767) ##3 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) && (WRITE_DATA_ON_TX >= 61268743) && (WRITE_DATA_ON_TX <= 4289536767) ##3 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 (READ_DATA_ON_RX >= 1992671725) && (READ_DATA_ON_RX <= 2281836048)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) && (WRITE_DATA_ON_TX >= 381102893) && (WRITE_DATA_ON_TX <= 4289536767) ##3 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) && (PRDATA >= 507420988) && (PRDATA <= 4075085029) ##3 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PWDATA >= 2271383054) && (PWDATA <= 2407570975) && (READ_DATA_ON_RX >= 1664639430) && (READ_DATA_ON_RX <= 1987289068) ##3 1) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 (READ_DATA_ON_RX >= 2781643851) && (READ_DATA_ON_RX <= 3072202862)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 (PRDATA >= 1541920695) && (PRDATA <= 1719032780)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848) && TX_EMPTY) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##1 !PSLVERR ##2 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2453870116) && (PADDR <= 2556093488) ##3 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##1 !ERROR ##2 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##1 !PSLVERR ##2 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##2 !PWRITE ##1 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##1 !ERROR ##2 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##2 !PWRITE ##1 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2453870116) && (PADDR <= 2556093488) ##3 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PRDATA >= 2307812883) && (PRDATA <= 2432785954) ##3 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1711741900) && (WRITE_DATA_ON_TX <= 1947815400) ##1 (PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 !RX_EMPTY) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) (!TX_EMPTY && (WRITE_DATA_ON_TX >= 1711741900) && (WRITE_DATA_ON_TX <= 1947815400) ##1 (PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 1) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) (!TX_EMPTY && (WRITE_DATA_ON_TX >= 1711741900) && (WRITE_DATA_ON_TX <= 1947815400) ##1 (PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 1) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1711741900) && (WRITE_DATA_ON_TX <= 1947815400) ##1 (PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 !INT_RX) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2307812883) && (READ_DATA_ON_RX <= 2432785954) ##3 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PRDATA >= 2307812883) && (PRDATA <= 2432785954) ##3 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) (!INT_TX && (WRITE_DATA_ON_TX >= 1711741900) && (WRITE_DATA_ON_TX <= 1947815400) ##1 (PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 1) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1711741900) && (WRITE_DATA_ON_TX <= 1947815400) ##1 (PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 !INT_RX) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1711741900) && (WRITE_DATA_ON_TX <= 1947815400) && PWRITE ##1 (PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 1) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2307812883) && (READ_DATA_ON_RX <= 2432785954) ##3 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1711741900) && (WRITE_DATA_ON_TX <= 1947815400) ##1 (PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 !RX_EMPTY) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) (!INT_TX && (WRITE_DATA_ON_TX >= 1711741900) && (WRITE_DATA_ON_TX <= 1947815400) ##1 (PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 1) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1711741900) && (WRITE_DATA_ON_TX <= 1947815400) && PWRITE ##1 (PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 1) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 2257015821) && (PRDATA <= 2392682013) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PRDATA == 2066005494) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PRDATA >= 2261937677) && (PRDATA <= 2408836639) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PRDATA >= 2257015821) && (PRDATA <= 2392682013) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) (PRESETn ##4 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PRDATA == 2307812883) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX == 2307812883) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX == 2066005494) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) (PRESETn ##2 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2257015821) && (READ_DATA_ON_RX <= 2392682013) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PRDATA == 2157543937) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2261937677) && (READ_DATA_ON_RX <= 2408836639) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) (PRESETn ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2261937677) && (READ_DATA_ON_RX <= 2408836639) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) (PRESETn) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) (PRESETn ##4 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX == 2307812883) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PRDATA == 2307812883) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX == 2157543937) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PRDATA == 2066005494) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX == 2066005494) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PRDATA == 2157543937) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) (PRESETn ##2 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2257015821) && (READ_DATA_ON_RX <= 2392682013) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PRDATA >= 2261937677) && (PRDATA <= 2408836639) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX == 2157543937) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) (PRESETn) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) (PRESETn ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) (!TX_EMPTY && (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) (!INT_TX && (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) (!TX_EMPTY && (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) (!INT_TX && (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) ((PADDR >= 2033876466) && (PADDR <= 2057572341) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 2033876466) && (PADDR <= 2057572341) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) && (PRDATA >= 1234142611) && (PRDATA <= 1699024842) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) && (READ_DATA_ON_RX >= 1234142611) && (READ_DATA_ON_RX <= 1699024842) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) && (PRDATA >= 1234142611) && (PRDATA <= 1699024842) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) && (READ_DATA_ON_RX >= 1234142611) && (READ_DATA_ON_RX <= 1699024842) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##1 (PADDR >= 57793798) && (PADDR <= 3960658136) ##2 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##1 (PADDR >= 57793798) && (PADDR <= 3960658136) ##2 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2565733425) && (READ_DATA_ON_RX <= 4288916223) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PRDATA >= 2565733425) && (PRDATA <= 4288916223) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2565733425) && (READ_DATA_ON_RX <= 4288916223) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PRDATA >= 2565733425) && (PRDATA <= 4288916223) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##2 (READ_DATA_ON_RX >= 1264284054) && (READ_DATA_ON_RX <= 1775908819) ##1 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##2 (READ_DATA_ON_RX >= 1141836168) && (READ_DATA_ON_RX <= 1535485367) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##2 (PRDATA >= 1141836168) && (PRDATA <= 1535485367) ##1 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 (PWDATA >= 2604125750) && (PWDATA <= 2769225290)) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##2 (PRDATA >= 1264284054) && (PRDATA <= 1775908819) ##1 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 (WRITE_DATA_ON_TX >= 2604125750) && (WRITE_DATA_ON_TX <= 2769225290)) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##2 (PRDATA >= 1264284054) && (PRDATA <= 1775908819) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 (PWDATA >= 2604125750) && (PWDATA <= 2769225290)) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##2 (READ_DATA_ON_RX >= 1141836168) && (READ_DATA_ON_RX <= 1535485367) ##1 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 (WRITE_DATA_ON_TX >= 2604125750) && (WRITE_DATA_ON_TX <= 2769225290)) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##2 (PRDATA >= 1141836168) && (PRDATA <= 1535485367) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##2 (READ_DATA_ON_RX >= 1264284054) && (READ_DATA_ON_RX <= 1775908819) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1711741900) && (WRITE_DATA_ON_TX <= 1947815400) ##1 (PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##1 TX_EMPTY ##2 1) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1711741900) && (WRITE_DATA_ON_TX <= 1947815400) ##1 (PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##1 PENABLE ##2 1) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1711741900) && (WRITE_DATA_ON_TX <= 1947815400) && PENABLE ##1 (PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 1) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1711741900) && (WRITE_DATA_ON_TX <= 1947815400) ##1 (PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##1 (PADDR >= 3594572972) && (PADDR <= 4076875494) ##2 1) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) (!PSELx && (PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1711741900) && (WRITE_DATA_ON_TX <= 1947815400) ##1 (PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##1 TX_EMPTY ##2 1) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1711741900) && (WRITE_DATA_ON_TX <= 1947815400) ##1 (PWDATA >= 2333968406) && (PWDATA <= 2396555805) ##3 1) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1711741900) && (WRITE_DATA_ON_TX <= 1947815400) && PENABLE ##1 (PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 1) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1711741900) && (WRITE_DATA_ON_TX <= 1947815400) ##1 (WRITE_DATA_ON_TX >= 2333968406) && (WRITE_DATA_ON_TX <= 2396555805) ##3 1) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1711741900) && (WRITE_DATA_ON_TX <= 1947815400) ##1 (PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##1 PENABLE ##2 1) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1711741900) && (WRITE_DATA_ON_TX <= 1947815400) ##1 (PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##1 INT_TX ##2 1) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1711741900) && (WRITE_DATA_ON_TX <= 1947815400) ##1 (PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##1 (PADDR >= 3594572972) && (PADDR <= 4076875494) ##2 1) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1711741900) && (WRITE_DATA_ON_TX <= 1947815400) ##1 (PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##1 INT_TX ##2 1) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1711741900) && (WRITE_DATA_ON_TX <= 1947815400) ##1 (PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##1 PWRITE ##2 1) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1711741900) && (WRITE_DATA_ON_TX <= 1947815400) ##1 (WRITE_DATA_ON_TX >= 2333968406) && (WRITE_DATA_ON_TX <= 2396555805) ##3 1) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1711741900) && (WRITE_DATA_ON_TX <= 1947815400) ##1 (PWDATA >= 2333968406) && (PWDATA <= 2396555805) ##3 1) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) (!PSELx && (PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1711741900) && (WRITE_DATA_ON_TX <= 1947815400) ##1 (PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##1 PWRITE ##2 1) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223) ##3 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223) ##3 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PRDATA >= 2447213603) && (PRDATA <= 4288916223) ##3 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PRDATA >= 2447213603) && (PRDATA <= 4288916223) ##3 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) (!INT_RX ##4 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) (!RX_EMPTY ##4 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) (!INT_RX ##4 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) (!RX_EMPTY ##4 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) ((PADDR >= 1870525406) && (PADDR <= 1934110182) ##4 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) ((PADDR >= 1870525406) && (PADDR <= 1934110182) ##4 1) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) ((PADDR >= 2427407905) && (PADDR <= 4289956095) ##2 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) ((PADDR >= 2427407905) && (PADDR <= 4289956095) ##2 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##1 (PRDATA >= 2143363583) && (PRDATA <= 2977740386) ##2 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##1 (READ_DATA_ON_RX >= 2143363583) && (READ_DATA_ON_RX <= 2977740386) ##2 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##1 (PRDATA >= 2143363583) && (PRDATA <= 2977740386) ##2 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##1 (WRITE_DATA_ON_TX >= 1271880599) && (WRITE_DATA_ON_TX <= 1768052690) ##2 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##1 (READ_DATA_ON_RX >= 2143363583) && (READ_DATA_ON_RX <= 2977740386) ##2 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##1 (PWDATA >= 1271880599) && (PWDATA <= 1768052690) ##2 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##1 (PWDATA >= 1271880599) && (PWDATA <= 1768052690) ##2 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##1 (WRITE_DATA_ON_TX >= 1271880599) && (WRITE_DATA_ON_TX <= 1768052690) ##2 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PRDATA >= 1668971974) && (PRDATA <= 2748751431) ##4 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) ((PADDR >= 2143974911) && (PADDR <= 2893556824) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1668971974) && (READ_DATA_ON_RX <= 2748751431) ##4 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1668971974) && (READ_DATA_ON_RX <= 2748751431) ##4 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) ((PRDATA >= 1668971974) && (PRDATA <= 2748751431) ##4 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) ((PADDR >= 2143974911) && (PADDR <= 2893556824) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1510608820) && (READ_DATA_ON_RX <= 2094833657) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PRDATA >= 1510608820) && (PRDATA <= 2094833657) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PRDATA >= 1510608820) && (PRDATA <= 2094833657) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1510608820) && (READ_DATA_ON_RX <= 2094833657) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1295565210) && (READ_DATA_ON_RX <= 1865910238) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PRDATA >= 1295565210) && (PRDATA <= 1865910238) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PRDATA >= 1295565210) && (PRDATA <= 1865910238) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1295565210) && (READ_DATA_ON_RX <= 1865910238) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2354881048) && (READ_DATA_ON_RX <= 2931808349) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2354881048) && (READ_DATA_ON_RX <= 2931808349) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PRDATA >= 2354881048) && (PRDATA <= 2931808349) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PRDATA >= 2354881048) && (PRDATA <= 2931808349) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PRDATA >= 2581675059) && (PRDATA <= 4288916223) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PRDATA >= 2581675059) && (PRDATA <= 4288916223) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2581675059) && (READ_DATA_ON_RX <= 4288916223) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2581675059) && (READ_DATA_ON_RX <= 4288916223) ##2 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2281836048)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) && (PRDATA >= 759807834) && (PRDATA <= 4075085029) ##3 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2307812883) && (READ_DATA_ON_RX <= 2801359437) ##3 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1813522904) && (READ_DATA_ON_RX <= 2454185508) ##4 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) && (READ_DATA_ON_RX >= 759807834) && (READ_DATA_ON_RX <= 4075085029) ##3 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PRDATA >= 1813522904) && (PRDATA <= 2454185508) ##4 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1813522904) && (READ_DATA_ON_RX <= 2454185508) ##4 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 (PRDATA >= 2217319432) && (PRDATA <= 2281836048)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 (PRDATA >= 2217319432) && (PRDATA <= 2281836048)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2307812883) && (READ_DATA_ON_RX <= 2801359437) ##3 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PRDATA >= 2307812883) && (PRDATA <= 2801359437) ##3 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2281836048)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) && (PRDATA >= 759807834) && (PRDATA <= 4075085029) ##3 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PRDATA >= 1813522904) && (PRDATA <= 2454185508) ##4 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PRDATA >= 2307812883) && (PRDATA <= 2801359437) ##3 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) && (READ_DATA_ON_RX >= 759807834) && (READ_DATA_ON_RX <= 4075085029) ##3 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##1 (WRITE_DATA_ON_TX >= 14656257) && (WRITE_DATA_ON_TX <= 1926265317) ##2 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) (!PSLVERR && (PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##1 (PWDATA >= 14656257) && (PWDATA <= 1926265317) ##2 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##1 (PWDATA >= 14656257) && (PWDATA <= 1926265317) ##2 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) (!PSLVERR && (PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) (!ERROR && (PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) (!ERROR && (PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##1 (WRITE_DATA_ON_TX >= 14656257) && (WRITE_DATA_ON_TX <= 1926265317) ##2 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1711741900) && (WRITE_DATA_ON_TX <= 1947815400) ##1 (PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 PWRITE) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1832756698) && (WRITE_DATA_ON_TX <= 1947815400) ##1 (PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 1) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 1832756698) && (PWDATA <= 1947815400) ##1 (PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 1) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1832756698) && (WRITE_DATA_ON_TX <= 1947815400) ##1 (PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 1) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1711741900) && (WRITE_DATA_ON_TX <= 1947815400) ##1 (PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 PWRITE) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 1832756698) && (PWDATA <= 1947815400) ##1 (PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 1) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 2287181328) && (PADDR <= 2405115422) && RX_EMPTY) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) ((PADDR >= 2287181328) && (PADDR <= 2405115422) && INT_RX) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) ((PADDR >= 2287181328) && (PADDR <= 2405115422) && PWRITE) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) ((PADDR >= 2287181328) && (PADDR <= 2405115422) && INT_RX) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) ((PADDR >= 2287181328) && (PADDR <= 2405115422) && RX_EMPTY) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) ((PADDR >= 2287181328) && (PADDR <= 2405115422) && PWRITE) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) (!PSELx ##2 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) (!PSELx ##2 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 (READ_DATA_ON_RX >= 1120363909) && (READ_DATA_ON_RX <= 1748199376)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 (PRDATA >= 1120363909) && (PRDATA <= 1748199376)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 (READ_DATA_ON_RX >= 1120363909) && (READ_DATA_ON_RX <= 1748199376)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 (PRDATA >= 1120363909) && (PRDATA <= 1748199376)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1508872115) && (READ_DATA_ON_RX <= 2732671557) ##3 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1508872115) && (READ_DATA_ON_RX <= 2732671557) ##3 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) ((PRDATA >= 1508872115) && (PRDATA <= 2732671557) ##3 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) ((PRDATA >= 1508872115) && (PRDATA <= 2732671557) ##3 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) && (PRDATA >= 1313165724) && (PRDATA <= 1699024842) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1419414953) && (PADDR <= 2109497339) ##1 (PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 1) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1407200167) && (READ_DATA_ON_RX <= 2135447550) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 2143974911) && (PADDR <= 2152689152) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) && (READ_DATA_ON_RX >= 1313165724) && (READ_DATA_ON_RX <= 1699024842) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 2143974911) && (PADDR <= 2152689152) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) && (PRDATA >= 1313165724) && (PRDATA <= 1699024842) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PRDATA >= 1407200167) && (PRDATA <= 2135447550) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PRDATA >= 1407200167) && (PRDATA <= 2135447550) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1419414953) && (PADDR <= 2109497339) ##1 (PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 1) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1407200167) && (READ_DATA_ON_RX <= 2135447550) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) && (READ_DATA_ON_RX >= 1313165724) && (READ_DATA_ON_RX <= 1699024842) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2408836639) && (READ_DATA_ON_RX <= 2962823777) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PRDATA >= 2408836639) && (PRDATA <= 2962823777) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PRDATA >= 2408836639) && (PRDATA <= 2962823777) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2408836639) && (READ_DATA_ON_RX <= 2962823777) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##1 INT_RX ##2 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##2 (PRDATA >= 1535485367) && (PRDATA <= 1775908819) ##1 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2113230843) && (PADDR <= 2872418902) ##1 (PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 1) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 0) && (PADDR <= 1832517082) ##1 (PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 0) && (PADDR <= 1861039069) ##1 (PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 0) && (PADDR <= 1861039069) ##1 (PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) && TX_EMPTY ##3 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##1 RX_EMPTY ##2 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##2 (READ_DATA_ON_RX >= 1535485367) && (READ_DATA_ON_RX <= 1775908819) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##1 RX_EMPTY ##2 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##2 (READ_DATA_ON_RX >= 1535485367) && (READ_DATA_ON_RX <= 1775908819) ##1 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2113230843) && (PADDR <= 2872418902) ##1 (PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 1) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##1 INT_RX ##2 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##2 (PRDATA >= 1535485367) && (PRDATA <= 1775908819) ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 0) && (PADDR <= 1832517082) ##1 (PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) && TX_EMPTY ##3 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) && (WRITE_DATA_ON_TX >= 61268743) && (WRITE_DATA_ON_TX <= 1749545424) ##3 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1711741900) && (WRITE_DATA_ON_TX <= 1947815400) ##1 (PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##2 PENABLE ##1 1) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1711741900) && (WRITE_DATA_ON_TX <= 1947815400) ##1 (PWDATA >= 2271383054) && (PWDATA <= 2407570975) && INT_TX ##3 1) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1711741900) && (WRITE_DATA_ON_TX <= 1947815400) ##1 !PWRITE && (PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 1) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1711741900) && (WRITE_DATA_ON_TX <= 1947815400) ##1 (PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##2 PENABLE ##1 1) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) && (PWDATA >= 61268743) && (PWDATA <= 2136841726) ##3 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1711741900) && (WRITE_DATA_ON_TX <= 1947815400) ##1 (PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##2 !TX_EMPTY ##1 1) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1711741900) && (WRITE_DATA_ON_TX <= 1947815400) ##1 (PWDATA >= 2271383054) && (PWDATA <= 2407570975) && INT_TX ##3 1) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) && (WRITE_DATA_ON_TX >= 61268743) && (WRITE_DATA_ON_TX <= 1749545424) ##3 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1711741900) && (WRITE_DATA_ON_TX <= 1947815400) ##1 !PWRITE && (PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 1) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) && (WRITE_DATA_ON_TX >= 61268743) && (WRITE_DATA_ON_TX <= 2136841726) ##3 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) && (PWDATA >= 61268743) && (PWDATA <= 2136841726) ##3 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1711741900) && (WRITE_DATA_ON_TX <= 1947815400) ##1 (PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##2 !INT_TX ##1 1) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) && (WRITE_DATA_ON_TX >= 61268743) && (WRITE_DATA_ON_TX <= 2136841726) ##3 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1711741900) && (WRITE_DATA_ON_TX <= 1947815400) ##1 (PWDATA >= 2271383054) && (PWDATA <= 2407570975) && TX_EMPTY ##3 1) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) && (PWDATA >= 61268743) && (PWDATA <= 1749545424) ##3 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1711741900) && (WRITE_DATA_ON_TX <= 1947815400) ##1 (PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##2 !TX_EMPTY ##1 1) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1711741900) && (WRITE_DATA_ON_TX <= 1947815400) ##1 (PWDATA >= 2271383054) && (PWDATA <= 2407570975) && TX_EMPTY ##3 1) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1711741900) && (WRITE_DATA_ON_TX <= 1947815400) ##1 (PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##2 !INT_TX ##1 1) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) && (PWDATA >= 61268743) && (PWDATA <= 1749545424) ##3 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) (PENABLE ##3 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) (PENABLE ##3 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) (!PSLVERR ##1 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) (INT_RX ##1 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) (INT_RX ##1 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) (!PSLVERR ##1 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) (!ERROR ##1 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) (RX_EMPTY ##1 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) (!ERROR ##1 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) (RX_EMPTY ##1 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) (PSLVERR ##2 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) (ERROR ##2 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) (PSLVERR ##2 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) (ERROR ##2 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) ((PWDATA >= 2449205795) && (PWDATA <= 4294534911) ##3 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) ((PWDATA >= 2449205795) && (PWDATA <= 4294534911) ##3 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2449205795) && (WRITE_DATA_ON_TX <= 4294534911) ##3 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2449205795) && (WRITE_DATA_ON_TX <= 4294534911) ##3 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##1 (WRITE_DATA_ON_TX >= 1290695065) && (WRITE_DATA_ON_TX <= 1768052690) ##2 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##1 (WRITE_DATA_ON_TX >= 1924134885) && (WRITE_DATA_ON_TX <= 2696946753) ##2 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##1 (WRITE_DATA_ON_TX >= 1924134885) && (WRITE_DATA_ON_TX <= 2696946753) ##2 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##1 (PWDATA >= 1924134885) && (PWDATA <= 2696946753) ##2 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##1 (PWDATA >= 1290695065) && (PWDATA <= 1768052690) ##2 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##1 (WRITE_DATA_ON_TX >= 1290695065) && (WRITE_DATA_ON_TX <= 1768052690) ##2 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##1 (PWDATA >= 1924134885) && (PWDATA <= 2696946753) ##2 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##1 (PADDR >= 1419414953) && (PADDR <= 2017040368) ##2 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##1 (PADDR >= 1419414953) && (PADDR <= 2017040368) ##2 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##1 (PWDATA >= 1290695065) && (PWDATA <= 1768052690) ##2 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) && (READ_DATA_ON_RX >= 2547590191) && (READ_DATA_ON_RX <= 2828797009) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1865910238) && (READ_DATA_ON_RX <= 2422775840) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PRDATA >= 1865910238) && (PRDATA <= 2422775840) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) && (READ_DATA_ON_RX >= 2547590191) && (READ_DATA_ON_RX <= 2828797009) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) && (PRDATA >= 2547590191) && (PRDATA <= 2828797009) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1865910238) && (READ_DATA_ON_RX <= 2422775840) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PRDATA >= 1865910238) && (PRDATA <= 2422775840) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) && (PRDATA >= 2547590191) && (PRDATA <= 2828797009) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) (PWRITE ##1 (PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 (READ_DATA_ON_RX >= 2638049850) && (READ_DATA_ON_RX <= 2781643851)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2237942794)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##2 RX_EMPTY ##1 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2237942794)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##2 RX_EMPTY ##1 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##2 INT_RX ##1 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 (PRDATA >= 2638049850) && (PRDATA <= 2781643851)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 (PRDATA >= 2217319432) && (PRDATA <= 2237942794)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##1 PSELx ##2 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##1 PSELx ##2 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 (PRDATA >= 2638049850) && (PRDATA <= 2781643851)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) (PWRITE ##1 (PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##2 INT_RX ##1 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 (READ_DATA_ON_RX >= 2638049850) && (READ_DATA_ON_RX <= 2781643851)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 (PRDATA >= 2217319432) && (PRDATA <= 2237942794)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) (PRESETn ##4 1) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) (PRESETn ##1 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) (PRESETn) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) (PRESETn) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) (PRESETn ##2 1) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) (PRESETn ##4 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) (PRESETn ##3 1) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) (PRESETn ##2 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) (PRESETn ##3 1) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) (PRESETn ##1 1) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##1 PENABLE ##1 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 448190773) && (PADDR <= 2264390669) && (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##1 PENABLE ##1 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 448190773) && (PADDR <= 2264390669) && (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) (!PSLVERR && (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) (!PSLVERR && (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) (!PSELx && (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) (!ERROR && (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) (!PSELx && (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) (!ERROR && (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) (TX_EMPTY ##2 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) (INT_TX ##2 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) (INT_TX ##2 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) (TX_EMPTY ##2 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) (!PSLVERR ##3 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) (!ERROR ##3 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) (!ERROR ##3 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) (RX_EMPTY ##2 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) (INT_RX ##2 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) (!PSLVERR ##3 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) (RX_EMPTY ##2 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) (INT_RX ##2 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) ((PADDR >= 0) && (PADDR <= 1861039069) ##4 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) ((PADDR >= 0) && (PADDR <= 1861039069) ##4 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 (PRDATA >= 1513126324) && (PRDATA <= 1994288109)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 (READ_DATA_ON_RX >= 1513126324) && (READ_DATA_ON_RX <= 1994288109)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 (PRDATA >= 1513126324) && (PRDATA <= 1994288109)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 (READ_DATA_ON_RX >= 1513126324) && (READ_DATA_ON_RX <= 1994288109)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 2074435575) && (PADDR <= 2099987450) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 2074435575) && (PADDR <= 2099987450) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 717406037) && (PADDR <= 1097123714) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 717406037) && (PADDR <= 1097123714) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1891212769) && (READ_DATA_ON_RX <= 2157543937) ##3 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PRDATA >= 1891212769) && (PRDATA <= 2157543937) ##3 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1891212769) && (READ_DATA_ON_RX <= 2157543937) ##3 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PRDATA >= 1891212769) && (PRDATA <= 2157543937) ##3 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PWDATA >= 1832756698) && (PWDATA <= 1891901921) ##1 (PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 1) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1832756698) && (WRITE_DATA_ON_TX <= 1891901921) ##1 (PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 1) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##2 !INT_TX ##1 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1711741900) && (WRITE_DATA_ON_TX <= 1947815400) && PSELx ##1 (PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 1) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##2 !INT_TX ##1 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PWDATA >= 1832756698) && (PWDATA <= 1891901921) ##1 (PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 1) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##2 !TX_EMPTY ##1 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1711741900) && (WRITE_DATA_ON_TX <= 1947815400) && PSELx ##1 (PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 1) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1832756698) && (WRITE_DATA_ON_TX <= 1891901921) ##1 (PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 1) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##2 !TX_EMPTY ##1 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 ERROR) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 PSLVERR) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 PSLVERR) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 ERROR) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 0) && (PWDATA <= 1832756698) ##2 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) ((PWDATA >= 0) && (PWDATA <= 1832756698) ##2 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 1832756698) ##2 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 1832756698) ##2 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) (PWRITE ##4 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) (PWRITE ##4 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##1 (PWDATA >= 1472410543) && (PWDATA <= 1768052690) ##2 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##1 (PADDR >= 1928653797) && (PADDR <= 2340546071) ##2 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##1 (PRDATA >= 2828968017) && (PRDATA <= 3098970225) ##2 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##1 (READ_DATA_ON_RX >= 2828968017) && (READ_DATA_ON_RX <= 3098970225) ##2 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##1 (WRITE_DATA_ON_TX >= 1472410543) && (WRITE_DATA_ON_TX <= 1768052690) ##2 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##1 (READ_DATA_ON_RX >= 2828968017) && (READ_DATA_ON_RX <= 3098970225) ##2 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##1 (WRITE_DATA_ON_TX >= 1472410543) && (WRITE_DATA_ON_TX <= 1768052690) ##2 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##1 (PRDATA >= 2828968017) && (PRDATA <= 3098970225) ##2 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##1 (PWDATA >= 1472410543) && (PWDATA <= 1768052690) ##2 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##1 (PADDR >= 1928653797) && (PADDR <= 2340546071) ##2 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 385117997) && (PADDR <= 916117357) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 385117997) && (PADDR <= 916117357) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1749269968) && (WRITE_DATA_ON_TX <= 1940245991) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 1749269968) && (PWDATA <= 1940245991) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1749269968) && (WRITE_DATA_ON_TX <= 1940245991) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1856012253) && (PADDR <= 2372197914) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1856012253) && (PADDR <= 2372197914) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PWDATA >= 1749269968) && (PWDATA <= 1940245991) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 0) && (PADDR <= 2152689152) ##1 (PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PWDATA >= 1950301672) && (PWDATA <= 2310394899) ##1 (PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 1) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 0) && (PADDR <= 2152689152) ##1 (PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PWDATA >= 1950301672) && (PWDATA <= 2310394899) ##1 (PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 1) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1950301672) && (WRITE_DATA_ON_TX <= 2310394899) ##1 (PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 1) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1950301672) && (WRITE_DATA_ON_TX <= 2310394899) ##1 (PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 1) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR == 1856012253) ##3 1) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2312168979) && (WRITE_DATA_ON_TX <= 2543570991) ##1 (PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 1) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR == 1856012253) ##3 1) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2312168979) && (WRITE_DATA_ON_TX <= 2543570991) ##1 (PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 1) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 2312168979) && (PWDATA <= 2543570991) ##1 (PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 1) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 2312168979) && (PWDATA <= 2543570991) ##1 (PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 1) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##1 PSELx ##1 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##1 PSELx ##1 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##1 PWRITE ##1 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##1 PWRITE ##1 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) (PSELx ##3 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) (PSELx ##3 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 2148852224) ##2 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) ((PADDR >= 2418570272) && (PADDR <= 4289956095) ##4 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 2148852224) ##2 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) ((PADDR >= 2418570272) && (PADDR <= 4289956095) ##4 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) ((PWDATA >= 0) && (PWDATA <= 2148852224) ##2 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) ((PWDATA >= 0) && (PWDATA <= 2148852224) ##2 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 2148852224) ##1 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) ((PWDATA >= 0) && (PWDATA <= 2148852224) ##1 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) ((PWDATA >= 0) && (PWDATA <= 2148852224) ##1 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 2148852224) ##1 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) ((PWDATA >= 2171160066) && (PWDATA <= 4294534911) ##4 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911) ##4 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) (PWRITE ##2 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911) ##4 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) (PWRITE ##2 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) ((PWDATA >= 2171160066) && (PWDATA <= 4294534911) ##4 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 (PADDR >= 1438258091) && (PADDR <= 1925424101)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 (PADDR >= 1438258091) && (PADDR <= 1925424101)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1431793578) && (PADDR <= 2135382526) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1870525406) && (PADDR <= 2413729823) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1431793578) && (PADDR <= 2135382526) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1870525406) && (PADDR <= 2413729823) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) (INT_TX ##1 (PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) (TX_EMPTY ##1 (PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) (TX_EMPTY ##1 (PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) (INT_TX ##1 (PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) (PRESETn ##2 1) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) (PRESETn ##2 1) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) (PRESETn ##3 1) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##2 (PRDATA >= 10127617) && (PRDATA <= 1775908819) ##1 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) (PRESETn ##1 1) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##2 (READ_DATA_ON_RX >= 10127617) && (READ_DATA_ON_RX <= 1775908819) ##1 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) (PRESETn ##3 1) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) (PRESETn ##1 1) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##2 (PRDATA >= 10127617) && (PRDATA <= 1775908819) ##1 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PADDR >= 2337751574) && (PADDR <= 2556093488) ##2 (READ_DATA_ON_RX >= 10127617) && (READ_DATA_ON_RX <= 1775908819) ##1 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 !INT_TX) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 !TX_EMPTY) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 !INT_TX) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 !TX_EMPTY) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) (PENABLE ##1 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) (PENABLE ##1 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##2 (WRITE_DATA_ON_TX >= 1464919470) && (WRITE_DATA_ON_TX <= 1929808870) ##1 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1929580518) && (READ_DATA_ON_RX <= 2325316629) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##2 (PWDATA >= 2318405652) && (PWDATA <= 2534721582) ##1 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##1 (PWDATA >= 1116873605) && (PWDATA <= 1290695065) ##2 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##2 (WRITE_DATA_ON_TX >= 1464919470) && (WRITE_DATA_ON_TX <= 1929808870) ##1 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##2 (WRITE_DATA_ON_TX >= 2318405652) && (WRITE_DATA_ON_TX <= 2534721582) ##1 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1929580518) && (READ_DATA_ON_RX <= 2325316629) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PRDATA >= 1929580518) && (PRDATA <= 2325316629) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##1 (WRITE_DATA_ON_TX >= 1116873605) && (WRITE_DATA_ON_TX <= 1290695065) ##2 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##2 (WRITE_DATA_ON_TX >= 2318405652) && (WRITE_DATA_ON_TX <= 2534721582) ##1 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##2 (PWDATA >= 1464919470) && (PWDATA <= 1929808870) ##1 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##2 (PWDATA >= 1464919470) && (PWDATA <= 1929808870) ##1 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##1 (PWDATA >= 1116873605) && (PWDATA <= 1290695065) ##2 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##2 (PWDATA >= 2318405652) && (PWDATA <= 2534721582) ##1 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##1 (WRITE_DATA_ON_TX >= 1116873605) && (WRITE_DATA_ON_TX <= 1290695065) ##2 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PRDATA >= 1929580518) && (PRDATA <= 2325316629) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1858117597) && (PADDR <= 2418686496) ##1 (PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 1) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1858117597) && (PADDR <= 2418686496) ##1 (PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 1) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 0) && (PADDR <= 2152689152) ##2 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 0) && (PADDR <= 2152689152) ##2 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) (!PENABLE && (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) (!PENABLE && (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) ((PADDR >= 2418570272) && (PADDR <= 4289956095) ##3 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) ((PADDR >= 2418570272) && (PADDR <= 4289956095) ##3 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) ((PWDATA >= 2449205795) && (PWDATA <= 4294534911) ##4 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) ((PWDATA >= 2449205795) && (PWDATA <= 4294534911) ##4 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2449205795) && (WRITE_DATA_ON_TX <= 4294534911) ##4 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2449205795) && (WRITE_DATA_ON_TX <= 4294534911) ##4 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) ((PADDR >= 2002028014) && (PADDR <= 2019717616) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 2002028014) && (PADDR <= 2019717616) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PRDATA >= 1739899343) && (PRDATA <= 1953888232) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PRDATA >= 1739899343) && (PRDATA <= 1953888232) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1739899343) && (READ_DATA_ON_RX <= 1953888232) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1739899343) && (READ_DATA_ON_RX <= 1953888232) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) (PWRITE ##2 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) (PWRITE ##2 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) (!PENABLE ##2 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) (!PENABLE ##2 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) (INT_TX ##1 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) (TX_EMPTY ##1 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) (TX_EMPTY ##1 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) (INT_TX ##1 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) ((PADDR >= 682315089) && (PADDR <= 993243510) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##1 (PADDR >= 2239917579) && (PADDR <= 2769082954) ##2 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 682315089) && (PADDR <= 993243510) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##1 (READ_DATA_ON_RX >= 2828968017) && (READ_DATA_ON_RX <= 2977740386) ##2 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##1 (PWDATA >= 2278569487) && (PWDATA <= 2804981326) ##2 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##1 (PRDATA >= 2828968017) && (PRDATA <= 2977740386) ##2 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##1 (WRITE_DATA_ON_TX >= 2278569487) && (WRITE_DATA_ON_TX <= 2804981326) ##2 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##1 (PWDATA >= 2278569487) && (PWDATA <= 2804981326) ##2 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##1 (PRDATA >= 2828968017) && (PRDATA <= 2977740386) ##2 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 632953675) && (PADDR <= 887803241) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##1 (READ_DATA_ON_RX >= 2828968017) && (READ_DATA_ON_RX <= 2977740386) ##2 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 632953675) && (PADDR <= 887803241) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##1 (PADDR >= 2239917579) && (PADDR <= 2769082954) ##2 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##1 (WRITE_DATA_ON_TX >= 2278569487) && (WRITE_DATA_ON_TX <= 2804981326) ##2 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 385117997) && (PADDR <= 679719249) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1684090312) && (READ_DATA_ON_RX <= 1924700133) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PRDATA >= 1684090312) && (PRDATA <= 1924700133) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1684090312) && (READ_DATA_ON_RX <= 1924700133) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 385117997) && (PADDR <= 679719249) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PRDATA >= 1684090312) && (PRDATA <= 1924700133) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1749415376) && (PADDR <= 1959869417) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1749415376) && (PADDR <= 1959869417) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) (!ERROR && (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) (!PSLVERR && (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) (!ERROR && (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) (!PENABLE && (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) (!PENABLE && (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) (!PSLVERR && (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 0) && (PWDATA <= 1832756698) ##1 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) ((PWDATA >= 0) && (PWDATA <= 1832756698) ##1 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 1832756698) ##1 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 1832756698) ##1 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 !RX_EMPTY) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 !INT_RX) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 PSELx) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 !RX_EMPTY) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 !INT_RX) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 !PWRITE) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 !PWRITE) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 PSELx) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) (PSELx ##1 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) ((PADDR >= 2165231618) && (PADDR <= 4289956095) ##1 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 2165231618) && (PADDR <= 4289956095) ##1 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) (PSELx ##1 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) ((PADDR >= 1918161892) && (PADDR <= 1948893672) ##4 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) ((PADDR >= 1918161892) && (PADDR <= 1948893672) ##4 1) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##1 (PWDATA >= 2278569487) && (PWDATA <= 2696946753) ##2 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##1 (READ_DATA_ON_RX >= 2143363583) && (READ_DATA_ON_RX <= 2538567726) ##2 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##1 (WRITE_DATA_ON_TX >= 1924134885) && (WRITE_DATA_ON_TX <= 2148852224) ##2 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##1 (PWDATA >= 1924134885) && (PWDATA <= 2148852224) ##2 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##1 (WRITE_DATA_ON_TX >= 2148852224) && (WRITE_DATA_ON_TX <= 2421404192) ##2 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##1 (PWDATA >= 1924134885) && (PWDATA <= 2148852224) ##2 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##1 (WRITE_DATA_ON_TX >= 2148852224) && (WRITE_DATA_ON_TX <= 2421404192) ##2 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##1 (WRITE_DATA_ON_TX >= 2278569487) && (WRITE_DATA_ON_TX <= 2696946753) ##2 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##1 (PRDATA >= 2143363583) && (PRDATA <= 2538567726) ##2 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##1 (PRDATA >= 2143363583) && (PRDATA <= 2538567726) ##2 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##1 (WRITE_DATA_ON_TX >= 1924134885) && (WRITE_DATA_ON_TX <= 2148852224) ##2 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##1 (PWDATA >= 2148852224) && (PWDATA <= 2421404192) ##2 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##1 (WRITE_DATA_ON_TX >= 2278569487) && (WRITE_DATA_ON_TX <= 2696946753) ##2 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##1 (READ_DATA_ON_RX >= 2143363583) && (READ_DATA_ON_RX <= 2538567726) ##2 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##1 (PWDATA >= 2278569487) && (PWDATA <= 2696946753) ##2 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##1 (PWDATA >= 2148852224) && (PWDATA <= 2421404192) ##2 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1865910238) && (READ_DATA_ON_RX <= 2021404144) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PRDATA >= 1865910238) && (PRDATA <= 2021404144) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1865910238) && (READ_DATA_ON_RX <= 2021404144) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PRDATA >= 1865910238) && (PRDATA <= 2021404144) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 385117997) && (PADDR <= 710303572) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 385117997) && (PADDR <= 710303572) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 385117997) && (PADDR <= 623895370) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 385117997) && (PADDR <= 623895370) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1684090312) && (READ_DATA_ON_RX <= 1852401116) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1684090312) && (READ_DATA_ON_RX <= 1852401116) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PRDATA >= 1684090312) && (PRDATA <= 1852401116) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PRDATA >= 1684090312) && (PRDATA <= 1852401116) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PRDATA >= 0) && (PRDATA <= 2143363583) ##1 (PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 1) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 2143363583) ##1 (PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 1) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 2143363583) ##1 (PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 1) |-> (READ_DATA_ON_RX >= 345832745) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 0) && (PRDATA <= 2143363583) ##1 (PWDATA >= 2271383054) && (PWDATA <= 2407570975) ##3 1) |-> (PRDATA >= 345832745) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 0) && (PADDR <= 1861039069) ##2 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 0) && (PADDR <= 1861039069) ##2 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) && (WRITE_DATA_ON_TX >= 2662713917) && (WRITE_DATA_ON_TX <= 4294534911) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) (!RX_EMPTY ##3 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) (!INT_RX ##3 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##1 !RX_EMPTY ##1 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##1 (WRITE_DATA_ON_TX >= 2253611532) && (WRITE_DATA_ON_TX <= 4127048427) ##1 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##1 (WRITE_DATA_ON_TX >= 2253611532) && (WRITE_DATA_ON_TX <= 4127048427) ##1 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##1 (PWDATA >= 2253611532) && (PWDATA <= 4127048427) ##1 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) && (WRITE_DATA_ON_TX >= 2662713917) && (WRITE_DATA_ON_TX <= 4294534911) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 2662713917) && (PWDATA <= 4294534911) && (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##1 !INT_RX ##1 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##1 (PWDATA >= 2253611532) && (PWDATA <= 4127048427) ##1 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##1 !INT_RX ##1 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 2662713917) && (PWDATA <= 4294534911) && (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##1 !RX_EMPTY ##1 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) (!RX_EMPTY ##3 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) (!INT_RX ##3 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) (!TX_EMPTY ##1 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) (!TX_EMPTY ##1 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) (!INT_TX ##1 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) (!INT_TX ##1 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 2427407905) && (PADDR <= 4289956095) ##1 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 2427407905) && (PADDR <= 4289956095) ##1 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) (!PENABLE ##4 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) (!PENABLE ##4 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) ((PRDATA >= 1399620006) && (PRDATA <= 2111679483) ##2 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1399620006) && (READ_DATA_ON_RX <= 2111679483) ##2 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) ((PRDATA >= 1399620006) && (PRDATA <= 2111679483) ##2 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1399620006) && (READ_DATA_ON_RX <= 2111679483) ##2 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 (PRDATA >= 2309310995) && (PRDATA <= 2766410313)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 (PRDATA >= 2051981300) && (PRDATA <= 2309310995)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 (READ_DATA_ON_RX >= 2051981300) && (READ_DATA_ON_RX <= 2309310995)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 (PRDATA >= 2309310995) && (PRDATA <= 2766410313)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 (PADDR >= 1536178103) && (PADDR <= 1737895887)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 (READ_DATA_ON_RX >= 2051981300) && (READ_DATA_ON_RX <= 2309310995)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 (READ_DATA_ON_RX >= 2309310995) && (READ_DATA_ON_RX <= 2766410313)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 (PRDATA >= 2051981300) && (PRDATA <= 2309310995)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 (PADDR >= 1536178103) && (PADDR <= 1737895887)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 (READ_DATA_ON_RX >= 2309310995) && (READ_DATA_ON_RX <= 2766410313)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 900076395) && (PADDR <= 1124914054) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1489642929) && (PADDR <= 1850682844) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 2556093488) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1489642929) && (PADDR <= 1850682844) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 900076395) && (PADDR <= 1124914054) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 2556093488) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 2177476099) && (PADDR <= 2344480279) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 2177476099) && (PADDR <= 2344480279) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 0) && (PADDR <= 1737895887) ##2 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 0) && (PADDR <= 1737895887) ##2 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 (PADDR >= 2209615367) && (PADDR <= 4218729718)) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 !PENABLE) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 (PADDR >= 2209615367) && (PADDR <= 4218729718)) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 !PENABLE) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##1 (PADDR >= 2239917579) && (PADDR <= 2340546071) ##2 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1891212769) && (READ_DATA_ON_RX <= 2104315898) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1891212769) && (READ_DATA_ON_RX <= 2104315898) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##1 (PWDATA >= 1924134885) && (PWDATA <= 2043052531) ##2 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##1 (WRITE_DATA_ON_TX >= 1924134885) && (WRITE_DATA_ON_TX <= 2043052531) ##2 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1419414953) && (PADDR <= 2115098108) ##1 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) ((PRDATA >= 1891212769) && (PRDATA <= 2104315898) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##1 (PADDR >= 2239917579) && (PADDR <= 2340546071) ##2 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##1 (PWDATA >= 1924134885) && (PWDATA <= 2043052531) ##2 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1419414953) && (PADDR <= 2115098108) ##1 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) ((PADDR >= 1962472937) && (PADDR <= 2165231618) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1962472937) && (PADDR <= 2165231618) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##1 (WRITE_DATA_ON_TX >= 1924134885) && (WRITE_DATA_ON_TX <= 2043052531) ##2 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PRDATA >= 1891212769) && (PRDATA <= 2104315898) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1022335353) && (PADDR <= 1261050774) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1022335353) && (PADDR <= 1261050774) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PRDATA >= 2538567726) && (PRDATA <= 2568499250) ##3 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2538567726) && (READ_DATA_ON_RX <= 2568499250) ##3 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 2185435140) && (PRDATA <= 2237942794) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) (!PWRITE && (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##1 !TX_EMPTY ##1 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##1 (WRITE_DATA_ON_TX >= 10325249) && (WRITE_DATA_ON_TX <= 1924661221) ##1 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) && INT_RX ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2185435140) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##1 (PWDATA >= 10325249) && (PWDATA <= 1924661221) ##1 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##1 (WRITE_DATA_ON_TX >= 10325249) && (WRITE_DATA_ON_TX <= 1924661221) ##1 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##1 !ERROR ##1 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) && INT_RX ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##1 !TX_EMPTY ##1 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 2185435140) && (PRDATA <= 2237942794) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) && RX_EMPTY ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##1 !PSLVERR ##1 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##1 !INT_TX ##1 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##1 !ERROR ##1 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) && PSELx ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) (!PWRITE && (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##1 (PWDATA >= 10325249) && (PWDATA <= 1924661221) ##1 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##1 !PSLVERR ##1 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2185435140) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 2538567726) && (PRDATA <= 2568499250) ##3 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2538567726) && (READ_DATA_ON_RX <= 2568499250) ##3 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) && RX_EMPTY ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##1 !INT_TX ##1 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) && PSELx ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) (!INT_RX ##2 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) (!INT_RX ##2 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) (!RX_EMPTY ##2 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) (!RX_EMPTY ##2 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 (READ_DATA_ON_RX >= 2051981300) && (READ_DATA_ON_RX <= 2165787138)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 (READ_DATA_ON_RX >= 2051981300) && (READ_DATA_ON_RX <= 2165787138)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 (PADDR >= 2179128323) && (PADDR <= 2627390521)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 (PADDR >= 1925424101) && (PADDR <= 2301924370)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 (PADDR >= 2179128323) && (PADDR <= 2627390521)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 (PADDR >= 1925424101) && (PADDR <= 2301924370)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 (PRDATA >= 2051981300) && (PRDATA <= 2165787138)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 (PRDATA >= 2051981300) && (PRDATA <= 2165787138)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1342756768) && (PADDR <= 1480182704) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1342756768) && (PADDR <= 1480182704) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 2148852224) ##1 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 0) && (PWDATA <= 2148852224) ##1 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) (PWRITE ##1 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 0) && (PWDATA <= 2148852224) ##1 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 2148852224) ##1 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) (PENABLE ##2 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) (PWRITE ##1 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) (PENABLE ##2 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 (PADDR >= 3157410424) && (PADDR <= 4218729718)) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 (PADDR >= 3157410424) && (PADDR <= 4218729718)) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 (PADDR >= 216719641) && (PADDR <= 1489642929)) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 (PADDR >= 216719641) && (PADDR <= 1489642929)) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) (!PWRITE ##3 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) (!PWRITE ##3 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) ((PADDR >= 1436209579) && (PADDR <= 2135382526) ##3 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) ((PADDR >= 1436209579) && (PADDR <= 2135382526) ##3 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##1 (PRDATA >= 2460749349) && (PRDATA <= 2538567726) ##2 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##1 (READ_DATA_ON_RX >= 2460749349) && (READ_DATA_ON_RX <= 2538567726) ##2 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##1 (READ_DATA_ON_RX >= 2460749349) && (READ_DATA_ON_RX <= 2538567726) ##2 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##1 (PRDATA >= 2460749349) && (PRDATA <= 2538567726) ##2 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) (PRESETn ##4 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) (PRESETn ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) (PRESETn ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) (PRESETn ##4 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PRDATA >= 2447213603) && (PRDATA <= 4288916223) ##1 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223) ##1 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((PRDATA >= 2447213603) && (PRDATA <= 4288916223) ##1 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 3895002320));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2447213603) && (READ_DATA_ON_RX <= 4288916223) ##1 (PADDR >= 2363662361) && (PADDR <= 2569281586) ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 3895002320));
assert property(@(posedge PCLK) (!PSELx ##1 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) (!PSELx ##1 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##1 (PRDATA >= 2539830830) && (PRDATA <= 3916992722) ##1 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##1 (READ_DATA_ON_RX >= 2539830830) && (READ_DATA_ON_RX <= 3916992722) ##1 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) (!PSELx ##2 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##1 (PRDATA >= 2539830830) && (PRDATA <= 3916992722) ##1 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##1 (READ_DATA_ON_RX >= 2539830830) && (READ_DATA_ON_RX <= 3916992722) ##1 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 448190773) && (PADDR <= 1569051579) && (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 448190773) && (PADDR <= 1569051579) && (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) (!PSELx ##2 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 0) && (PADDR <= 1861039069) ##1 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) ((PADDR >= 2372197914) && (PADDR <= 2405115422)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) ((PADDR >= 0) && (PADDR <= 1861039069) ##1 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) ((PADDR >= 2372197914) && (PADDR <= 2405115422)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) ((PRDATA >= 1810568663) && (PRDATA <= 2432785954) ##2 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954) ##2 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1810568663) && (READ_DATA_ON_RX <= 2432785954) ##2 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) ((PRDATA >= 1810568663) && (PRDATA <= 2432785954) ##2 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 (PRDATA >= 1801962454) && (PRDATA <= 1994288109)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 (PRDATA >= 1801962454) && (PRDATA <= 1994288109)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 (READ_DATA_ON_RX >= 1801962454) && (READ_DATA_ON_RX <= 1994288109)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 (PADDR >= 2179128323) && (PADDR <= 2301924370)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 (PADDR >= 2179128323) && (PADDR <= 2301924370)) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 (READ_DATA_ON_RX >= 1801962454) && (READ_DATA_ON_RX <= 1994288109)) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1133523335) && (PADDR <= 1325622686) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (WRITE_DATA_ON_TX >= 323527462) && (WRITE_DATA_ON_TX <= 4294534911));
assert property(@(posedge PCLK) ((PADDR >= 1133523335) && (PADDR <= 1325622686) ##1 (PADDR >= 1959869417) && (PADDR <= 2152689152) ##3 1) |-> (PWDATA >= 323527462) && (PWDATA <= 4294534911));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1835287514) && (WRITE_DATA_ON_TX <= 2440631330) ##3 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) ((PWDATA >= 1835287514) && (PWDATA <= 2440631330) ##3 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) ((PWDATA >= 1835287514) && (PWDATA <= 2440631330) ##3 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1835287514) && (WRITE_DATA_ON_TX <= 2440631330) ##3 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2111679483) && (READ_DATA_ON_RX <= 4239156473) ##4 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) ((PRDATA >= 2111679483) && (PRDATA <= 4239156473) ##4 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2111679483) && (READ_DATA_ON_RX <= 4239156473) ##4 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) ((PRDATA >= 2111679483) && (PRDATA <= 4239156473) ##4 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) (!TX_EMPTY ##3 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) (!INT_TX ##3 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) (!TX_EMPTY ##3 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) (!INT_TX ##3 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) ((PADDR >= 381293869) && (PADDR <= 1473333167) ##2 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 381293869) && (PADDR <= 1473333167) ##2 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 2171160066) && (PWDATA <= 2864839253) ##3 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 2864839253) ##3 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) ((PWDATA >= 2171160066) && (PWDATA <= 2864839253) ##3 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 2864839253) ##3 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2833764945) ##2 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2833764945) ##2 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) ((PRDATA >= 2134552062) && (PRDATA <= 2833764945) ##2 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) ((PRDATA >= 2134552062) && (PRDATA <= 2833764945) ##2 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 (PADDR >= 3157410424) && (PADDR <= 3786868931)) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 (PADDR >= 3157410424) && (PADDR <= 3786868931)) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 2116754428) && (PADDR <= 2872418902) ##1 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) ((PADDR >= 1918161892) && (PADDR <= 1934110182) ##4 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) ((PADDR >= 1918161892) && (PADDR <= 1934110182) ##4 1) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) ((PADDR >= 2116754428) && (PADDR <= 2872418902) ##1 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 1821779417) ##1 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 1821779417) ##1 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 0) && (PWDATA <= 1821779417) ##1 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 0) && (PWDATA <= 1821779417) ##1 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##1 (PADDR >= 2177476099) && (PADDR <= 4204474101) ##1 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) && (WRITE_DATA_ON_TX >= 2195572229) && (WRITE_DATA_ON_TX <= 2907952218) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 2207280135) && (PRDATA <= 2237942794) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 2195572229) && (PWDATA <= 2907952218) && (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2207280135) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 2195572229) && (PWDATA <= 2907952218) && (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) && (WRITE_DATA_ON_TX >= 2195572229) && (WRITE_DATA_ON_TX <= 2907952218) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2207280135) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##1 (PADDR >= 2177476099) && (PADDR <= 4204474101) ##1 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 2207280135) && (PRDATA <= 2237942794) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 2287181328) && (PADDR <= 2405115422) && (PWDATA >= 1637721539) && (PWDATA <= 2609515575)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) ((PADDR >= 2287181328) && (PADDR <= 2405115422) && (WRITE_DATA_ON_TX >= 1637721539) && (WRITE_DATA_ON_TX <= 2609515575)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) ((PADDR >= 2287181328) && (PADDR <= 2405115422) && (PWDATA >= 1637721539) && (PWDATA <= 2609515575)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) ((PADDR >= 2287181328) && (PADDR <= 2405115422) && (WRITE_DATA_ON_TX >= 1637721539) && (WRITE_DATA_ON_TX <= 2609515575)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) ((PADDR >= 1436209579) && (PADDR <= 2135382526) ##2 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) ((PADDR >= 1436209579) && (PADDR <= 2135382526) ##2 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) (!ERROR ##1 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) (!PSLVERR ##1 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) (!ERROR ##1 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) (!PSLVERR ##1 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) (!PENABLE ##1 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) (!PENABLE ##1 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) (PSELx ##4 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) (PSELx ##4 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) ((PADDR >= 1870525406) && (PADDR <= 2413729823) ##1 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) ((PADDR >= 1870525406) && (PADDR <= 2413729823) ##1 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1830347226) && (PADDR <= 2762792521) && (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 2217319432) && (PRDATA <= 2237942794) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1830347226) && (PADDR <= 2762792521) && (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 2217319432) && (PRDATA <= 2237942794) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1870525406) && (PADDR <= 2413729823) ##3 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) ((PWDATA >= 1416083368) && (PWDATA <= 2148852224) ##4 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1416083368) && (WRITE_DATA_ON_TX <= 2148852224) ##4 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) ((PWDATA >= 1416083368) && (PWDATA <= 2148852224) ##4 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) ((PADDR >= 1870525406) && (PADDR <= 2413729823) ##3 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1416083368) && (WRITE_DATA_ON_TX <= 2148852224) ##4 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) ((PADDR >= 2143974911) && (PADDR <= 2898595417) ##2 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) ((PADDR >= 2143974911) && (PADDR <= 2898595417) ##2 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) ((PWDATA >= 2171160066) && (PWDATA <= 2864839253) ##4 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1295565210) && (READ_DATA_ON_RX <= 1852401116) ##1 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 2171160066) && (PWDATA <= 2864839253) ##4 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1324233629) && (READ_DATA_ON_RX <= 1974121963) ##1 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1324233629) && (READ_DATA_ON_RX <= 1974121963) ##1 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 2864839253) ##4 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) ((PRDATA >= 1324233629) && (PRDATA <= 1974121963) ##1 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 2864839253) ##4 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) ((PRDATA >= 1324233629) && (PRDATA <= 1974121963) ##1 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 1295565210) && (PRDATA <= 1852401116) ##1 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1295565210) && (READ_DATA_ON_RX <= 1852401116) ##1 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 1295565210) && (PRDATA <= 1852401116) ##1 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 1173093259) && (PWDATA <= 2069565430) && (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) && (WRITE_DATA_ON_TX >= 1173093259) && (WRITE_DATA_ON_TX <= 2069565430) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##1 (PADDR >= 1586373565) && (PADDR <= 2481267239) ##1 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 1173093259) && (PWDATA <= 2069565430) && (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) && (WRITE_DATA_ON_TX >= 1173093259) && (WRITE_DATA_ON_TX <= 2069565430) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##1 (PADDR >= 1586373565) && (PADDR <= 2481267239) ##1 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 1835287514) && (PWDATA <= 2440631330) ##4 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1835287514) && (WRITE_DATA_ON_TX <= 2440631330) ##4 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1835287514) && (WRITE_DATA_ON_TX <= 2440631330) ##4 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) ((PWDATA >= 1835287514) && (PWDATA <= 2440631330) ##4 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) ((PRDATA >= 2111679483) && (PRDATA <= 2499692585) ##2 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2111679483) && (READ_DATA_ON_RX <= 2499692585) ##2 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2111679483) && (READ_DATA_ON_RX <= 2499692585) ##2 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 2111679483) && (PRDATA <= 2499692585) ##2 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 1835287514) && (PWDATA <= 2440631330) ##1 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1835287514) && (WRITE_DATA_ON_TX <= 2440631330) ##1 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1835287514) && (WRITE_DATA_ON_TX <= 2440631330) ##1 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) ((PWDATA >= 1835287514) && (PWDATA <= 2440631330) ##1 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) ((PADDR >= 1870525406) && (PADDR <= 2418686496) ##2 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) ((PADDR >= 1870525406) && (PADDR <= 2418686496) ##2 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) ((PADDR >= 2143974911) && (PADDR <= 2890217560) ##4 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) ((PADDR >= 2143974911) && (PADDR <= 2890217560) ##4 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2146706943) && (READ_DATA_ON_RX <= 4288916223) ##1 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) ((PRDATA >= 2146706943) && (PRDATA <= 4288916223) ##1 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) ((PRDATA >= 2146706943) && (PRDATA <= 4288916223) ##1 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2146706943) && (READ_DATA_ON_RX <= 4288916223) ##1 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) ((PWDATA >= 0) && (PWDATA <= 2148852224) ##2 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 0) && (PWDATA <= 2148852224) ##2 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 2148852224) ##2 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 2148852224) ##2 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) (!TX_EMPTY && (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1830347226) && (PADDR <= 2264390669) && (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1830347226) && (PADDR <= 2264390669) && (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) (!INT_TX && (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) (!TX_EMPTY && (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) (!INT_TX && (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 2143974911) && (PADDR <= 2893556824) ##3 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) ((PADDR >= 2143974911) && (PADDR <= 2893556824) ##3 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) (!PSLVERR ##2 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) (!PSLVERR ##2 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) (!ERROR ##2 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) (!ERROR ##2 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1870525406) && (PADDR <= 2418686496) ##1 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1870525406) && (PADDR <= 2418686496) ##1 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2146706943) && (READ_DATA_ON_RX <= 4288916223) ##4 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) ((PRDATA >= 2146706943) && (PRDATA <= 4288916223) ##4 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) ((PRDATA >= 2146706943) && (PRDATA <= 4288916223) ##4 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2146706943) && (READ_DATA_ON_RX <= 4288916223) ##4 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) ((PRDATA >= 2171008002) && (PRDATA <= 2197186565) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 2171008002) && (PRDATA <= 2197186565) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2171008002) && (READ_DATA_ON_RX <= 2197186565) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2171008002) && (READ_DATA_ON_RX <= 2197186565) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 2040465907) && (PADDR <= 2843107410) ##1 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 2040465907) && (PADDR <= 2843107410) ##1 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) (PRESETn ##4 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) (PRESETn) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) (PRESETn) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) (PRESETn ##1 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) (PRESETn ##2 1) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) (PRESETn ##1 1) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) (PRESETn ##2 1) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) (PRESETn ##4 1) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) ((PRDATA >= 1322167709) && (PRDATA <= 1959617513) ##2 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1295565210) && (READ_DATA_ON_RX <= 1852401116) ##2 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1322167709) && (READ_DATA_ON_RX <= 1959617513) ##2 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 1295565210) && (PRDATA <= 1852401116) ##2 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1322167709) && (READ_DATA_ON_RX <= 1959617513) ##2 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 1322167709) && (PRDATA <= 1959617513) ##2 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1295565210) && (READ_DATA_ON_RX <= 1852401116) ##2 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 1295565210) && (PRDATA <= 1852401116) ##2 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 1835287514) && (PWDATA <= 2437341730) ##2 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1835287514) && (WRITE_DATA_ON_TX <= 2437341730) ##2 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 4053674723));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1835287514) && (WRITE_DATA_ON_TX <= 2437341730) ##2 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) ((PWDATA >= 1835287514) && (PWDATA <= 2437341730) ##2 (PADDR >= 2287181328) && (PADDR <= 2405115422)) |-> (PRDATA >= 0) && (PRDATA <= 4053674723));
assert property(@(posedge PCLK) ((PRDATA >= 2165787138) && (PRDATA <= 2185435140) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2165787138) && (READ_DATA_ON_RX <= 2185435140) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2165787138) && (READ_DATA_ON_RX <= 2185435140) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 2165787138) && (PRDATA <= 2185435140) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 313580837) && (PADDR <= 1536178103) ##1 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 313580837) && (PADDR <= 1536178103) ##1 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1554976185) && (PADDR <= 2036907506) ##1 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1554976185) && (PADDR <= 2036907506) ##1 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 (PADDR >= 1861039069) && (PADDR <= 2209615367)) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 (PADDR >= 1325622686) && (PADDR <= 1489642929)) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 (PADDR >= 1325622686) && (PADDR <= 1489642929)) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 (PADDR >= 1861039069) && (PADDR <= 2209615367)) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2194609157) && (READ_DATA_ON_RX <= 2366274586) ##2 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2194609157) && (READ_DATA_ON_RX <= 2366274586) ##2 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 2194609157) && (PRDATA <= 2366274586) ##2 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 2194609157) && (PRDATA <= 2366274586) ##2 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 2354881048) && (PRDATA <= 2568499250) ##2 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2354881048) && (READ_DATA_ON_RX <= 2568499250) ##2 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 2354881048) && (PRDATA <= 2568499250) ##2 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2354881048) && (READ_DATA_ON_RX <= 2568499250) ##2 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1870525406) && (PADDR <= 2418686496) ##2 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1870525406) && (PADDR <= 2418686496) ##2 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2194609157) && (READ_DATA_ON_RX <= 2207280135) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 2194609157) && (PRDATA <= 2207280135) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2194609157) && (READ_DATA_ON_RX <= 2207280135) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 2194609157) && (PRDATA <= 2207280135) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2330484245) ##2 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 2134552062) && (PRDATA <= 2330484245) ##2 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 2019717616) && (PADDR <= 2301924370) ##1 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2330484245) ##2 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 2019717616) && (PADDR <= 2301924370) ##1 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1684090312) && (READ_DATA_ON_RX <= 1865910238) ##2 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 1684090312) && (PRDATA <= 1865910238) ##2 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 2134552062) && (PRDATA <= 2330484245) ##2 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1974121963) && (READ_DATA_ON_RX <= 2283311632) ##2 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1832756698) && (WRITE_DATA_ON_TX <= 2437341730) ##1 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1974121963) && (READ_DATA_ON_RX <= 2283311632) ##2 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 1832756698) && (PWDATA <= 2437341730) ##1 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 1832756698) && (WRITE_DATA_ON_TX <= 2437341730) ##1 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 1832756698) && (PWDATA <= 2437341730) ##1 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1684090312) && (READ_DATA_ON_RX <= 1865910238) ##2 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 1684090312) && (PRDATA <= 1865910238) ##2 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 1974121963) && (PRDATA <= 2283311632) ##2 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 1974121963) && (PRDATA <= 2283311632) ##2 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 2305933330) && (PADDR <= 2964660833) ##1 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 2305933330) && (PADDR <= 2964660833) ##1 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1388003749) && (PADDR <= 2017040368) ##1 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1388003749) && (PADDR <= 2017040368) ##1 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 2556093488) && (PADDR <= 2762792521) && (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1956066281) && (PADDR <= 2165231618) ##2 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1956066281) && (PADDR <= 2165231618) ##2 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 2556093488) && (PADDR <= 2762792521) && (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 2556093488) ##2 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 2363662361) && (PADDR <= 2556093488) ##2 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 1684090312) && (PRDATA <= 1865910238) ##1 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 1684090312) && (PRDATA <= 1865910238) ##1 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1684090312) && (READ_DATA_ON_RX <= 1865910238) ##1 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1684090312) && (READ_DATA_ON_RX <= 1865910238) ##1 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1745738704) && (READ_DATA_ON_RX <= 2104315898) ##1 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 1745738704) && (PRDATA <= 2104315898) ##1 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 1745738704) && (PRDATA <= 2104315898) ##1 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1745738704) && (READ_DATA_ON_RX <= 2104315898) ##1 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1431793578) && (PADDR <= 2129624573) ##2 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1431793578) && (PADDR <= 2129624573) ##2 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1865910238) && (READ_DATA_ON_RX <= 2021404144) ##1 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1891212769) && (READ_DATA_ON_RX <= 2111679483) ##1 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 1865910238) && (PRDATA <= 2021404144) ##1 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1865910238) && (READ_DATA_ON_RX <= 2021404144) ##1 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 1891212769) && (READ_DATA_ON_RX <= 2111679483) ##1 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 1891212769) && (PRDATA <= 2111679483) ##1 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 1891212769) && (PRDATA <= 2111679483) ##1 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 1865910238) && (PRDATA <= 2021404144) ##1 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1743481807) ##1 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 0) && (PRDATA <= 1743481807) ##1 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1743481807) ##1 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 0) && (PRDATA <= 1743481807) ##1 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1480182704) && (PADDR <= 1846324188) ##2 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1480182704) && (PADDR <= 1846324188) ##2 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1850682844) && (PADDR <= 2363662361) ##2 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1850682844) && (PADDR <= 2363662361) ##2 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 2194609157) && (PRDATA <= 2366274586) ##1 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2194609157) && (READ_DATA_ON_RX <= 2366274586) ##1 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 2111679483) && (PRDATA <= 2499692585) ##1 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2111679483) && (READ_DATA_ON_RX <= 2499692585) ##1 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2111679483) && (READ_DATA_ON_RX <= 2499692585) ##1 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 2111679483) && (PRDATA <= 2499692585) ##1 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 2134552062) && (PRDATA <= 2330484245) ##1 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 2194609157) && (PRDATA <= 2366274586) ##1 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2330484245) ##1 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2330484245) ##1 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 2134552062) && (PRDATA <= 2330484245) ##1 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 2194609157) && (READ_DATA_ON_RX <= 2366274586) ##1 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 0) && (PRDATA <= 1743481807) ##2 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 0) && (PRDATA <= 1743481807) ##2 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1743481807) ##2 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1743481807) ##2 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) (PRESETn ##4 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) (PRESETn ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) (PRESETn ##3 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) (PRESETn ##4 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) (PRESETn ##1 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) (PRESETn ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1742497743) && (PADDR <= 1948893672) ##2 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) (PRESETn ##3 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PADDR >= 1742497743) && (PADDR <= 1948893672) ##2 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) (PRESETn ##1 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 0) && (PRDATA <= 1668971974) ##1 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 0) && (PRDATA <= 1668971974) ##1 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1668971974) ##1 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1668971974) ##1 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1668971974) ##2 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((READ_DATA_ON_RX >= 0) && (READ_DATA_ON_RX <= 1668971974) ##2 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 0) && (PRDATA <= 1668971974) ##2 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (READ_DATA_ON_RX >= 201563416) && (READ_DATA_ON_RX <= 4288916223));
assert property(@(posedge PCLK) ((PRDATA >= 0) && (PRDATA <= 1668971974) ##2 (READ_DATA_ON_RX >= 2134552062) && (READ_DATA_ON_RX <= 2237942794) ##2 1) |-> (PRDATA >= 201563416) && (PRDATA <= 4288916223));
assert property(@(posedge PCLK) ((PWDATA >= 2171160066) && (PWDATA <= 4294534911) ##1 (PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911) ##1 (PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2171160066) && (WRITE_DATA_ON_TX <= 4294534911) ##1 (PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PWDATA >= 2171160066) && (PWDATA <= 4294534911) ##1 (PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2449205795) && (WRITE_DATA_ON_TX <= 4294534911) ##1 (PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((WRITE_DATA_ON_TX >= 2449205795) && (WRITE_DATA_ON_TX <= 4294534911) ##1 (PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
assert property(@(posedge PCLK) ((PWDATA >= 2449205795) && (PWDATA <= 4294534911) ##1 (PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (WRITE_DATA_ON_TX >= 0) && (WRITE_DATA_ON_TX <= 3938980565));
assert property(@(posedge PCLK) ((PWDATA >= 2449205795) && (PWDATA <= 4294534911) ##1 (PADDR >= 2337751574) && (PADDR <= 2556093488) ##3 (READ_DATA_ON_RX >= 2217319432) && (READ_DATA_ON_RX <= 2417378848)) |-> (PWDATA >= 0) && (PWDATA <= 3938980565));
endmodule
