{
  "module_name": "cs47l92.c",
  "hash_id": "e54889023f70bbf1178c6896127123a24aa324de2c72f8c7bc95e6c746ef20e1",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/codecs/cs47l92.c",
  "human_readable_source": "\n\n\n\n\n\n\n\n#include <linux/module.h>\n#include <linux/moduleparam.h>\n#include <linux/device.h>\n#include <linux/delay.h>\n#include <linux/init.h>\n#include <linux/pm.h>\n#include <linux/pm_runtime.h>\n#include <linux/regmap.h>\n#include <sound/core.h>\n#include <sound/pcm.h>\n#include <sound/pcm_params.h>\n#include <sound/soc.h>\n#include <sound/tlv.h>\n\n#include <linux/irqchip/irq-madera.h>\n#include <linux/mfd/madera/core.h>\n#include <linux/mfd/madera/registers.h>\n\n#include \"madera.h\"\n#include \"wm_adsp.h\"\n\n#define CS47L92_NUM_ADSP\t1\n#define CS47L92_MONO_OUTPUTS\t3\n\n#define DRV_NAME \"cs47l92-codec\"\n\nstruct cs47l92 {\n\tstruct madera_priv core;\n\tstruct madera_fll fll[2];\n};\n\nstatic const struct cs_dsp_region cs47l92_dsp1_regions[] = {\n\t{ .type = WMFW_ADSP2_PM, .base = 0x080000 },\n\t{ .type = WMFW_ADSP2_ZM, .base = 0x0e0000 },\n\t{ .type = WMFW_ADSP2_XM, .base = 0x0a0000 },\n\t{ .type = WMFW_ADSP2_YM, .base = 0x0c0000 },\n};\n\nstatic const char * const cs47l92_outdemux_texts[] = {\n\t\"HPOUT3\",\n\t\"HPOUT4\",\n};\n\nstatic int cs47l92_put_demux(struct snd_kcontrol *kcontrol,\n\t\t\t     struct snd_ctl_elem_value *ucontrol)\n{\n\tstruct snd_soc_component *component =\n\t\tsnd_soc_dapm_kcontrol_component(kcontrol);\n\tstruct snd_soc_dapm_context *dapm =\n\t\tsnd_soc_component_get_dapm(component);\n\tstruct cs47l92 *cs47l92 = snd_soc_component_get_drvdata(component);\n\tstruct madera_priv *priv = &cs47l92->core;\n\tstruct madera *madera = priv->madera;\n\tstruct soc_enum *e = (struct soc_enum *)kcontrol->private_value;\n\tunsigned int ep_sel, mux, change, cur;\n\tbool out_mono;\n\tint ret;\n\n\tif (ucontrol->value.enumerated.item[0] > e->items - 1)\n\t\treturn -EINVAL;\n\n\tmux = ucontrol->value.enumerated.item[0];\n\n\tsnd_soc_dapm_mutex_lock(dapm);\n\n\tep_sel = mux << e->shift_l;\n\n\tchange = snd_soc_component_test_bits(component, MADERA_OUTPUT_ENABLES_1,\n\t\t\t\t\t     MADERA_EP_SEL_MASK,\n\t\t\t\t\t     ep_sel);\n\tif (!change)\n\t\tgoto end;\n\n\tret = regmap_read(madera->regmap, MADERA_OUTPUT_ENABLES_1, &cur);\n\tif (ret != 0)\n\t\tdev_warn(madera->dev, \"Failed to read outputs: %d\\n\", ret);\n\n\t \n\tret = regmap_update_bits(madera->regmap, MADERA_OUTPUT_ENABLES_1,\n\t\t\t\t MADERA_OUT3L_ENA | MADERA_OUT3R_ENA, 0);\n\tif (ret)\n\t\tdev_warn(madera->dev, \"Failed to disable outputs: %d\\n\", ret);\n\n\tusleep_range(2000, 3000);  \n\n\tret = regmap_update_bits(madera->regmap, MADERA_OUTPUT_ENABLES_1,\n\t\t\t\t MADERA_EP_SEL, ep_sel);\n\tif (ret) {\n\t\tdev_err(madera->dev, \"Failed to set OUT3 demux: %d\\n\", ret);\n\t} else {\n\t\tout_mono = madera->pdata.codec.out_mono[2 + mux];\n\n\t\tret = madera_set_output_mode(component, 3, out_mono);\n\t\tif (ret < 0)\n\t\t\tdev_warn(madera->dev,\n\t\t\t\t \"Failed to set output mode: %d\\n\", ret);\n\t}\n\n\tret = regmap_update_bits(madera->regmap, MADERA_OUTPUT_ENABLES_1,\n\t\t\t\t MADERA_OUT3L_ENA | MADERA_OUT3R_ENA, cur);\n\tif (ret) {\n\t\tdev_warn(madera->dev, \"Failed to restore outputs: %d\\n\", ret);\n\t} else {\n\t\t \n\t\tif (cur & (MADERA_OUT3L_ENA | MADERA_OUT3R_ENA))\n\t\t\tmsleep(34);  \n\t\telse\n\t\t\tusleep_range(2000, 3000);  \n\t}\n\nend:\n\tsnd_soc_dapm_mutex_unlock(dapm);\n\n\tret = snd_soc_dapm_mux_update_power(dapm, kcontrol, mux, e, NULL);\n\tif (ret < 0) {\n\t\tdev_err(madera->dev, \"Failed to update demux power state: %d\\n\", ret);\n\t\treturn ret;\n\t}\n\n\treturn change;\n}\n\nstatic SOC_ENUM_SINGLE_DECL(cs47l92_outdemux_enum,\n\t\t\t    MADERA_OUTPUT_ENABLES_1,\n\t\t\t    MADERA_EP_SEL_SHIFT,\n\t\t\t    cs47l92_outdemux_texts);\n\nstatic const struct snd_kcontrol_new cs47l92_outdemux =\n\tSOC_DAPM_ENUM_EXT(\"OUT3 Demux\", cs47l92_outdemux_enum,\n\t\t\t  snd_soc_dapm_get_enum_double, cs47l92_put_demux);\n\nstatic int cs47l92_adsp_power_ev(struct snd_soc_dapm_widget *w,\n\t\t\t\t struct snd_kcontrol *kcontrol,\n\t\t\t\t int event)\n{\n\tstruct snd_soc_component *component =\n\t\tsnd_soc_dapm_to_component(w->dapm);\n\tstruct cs47l92 *cs47l92 = snd_soc_component_get_drvdata(component);\n\tstruct madera_priv *priv = &cs47l92->core;\n\tstruct madera *madera = priv->madera;\n\tunsigned int freq;\n\tint ret;\n\n\tret = regmap_read(madera->regmap, MADERA_DSP_CLOCK_2, &freq);\n\tif (ret != 0) {\n\t\tdev_err(madera->dev,\n\t\t\t\"Failed to read MADERA_DSP_CLOCK_2: %d\\n\", ret);\n\t\treturn ret;\n\t}\n\n\tswitch (event) {\n\tcase SND_SOC_DAPM_PRE_PMU:\n\t\tret = madera_set_adsp_clk(&cs47l92->core, w->shift, freq);\n\t\tif (ret)\n\t\t\treturn ret;\n\t\tbreak;\n\tdefault:\n\t\tbreak;\n\t}\n\n\treturn wm_adsp_early_event(w, kcontrol, event);\n}\n\nstatic int cs47l92_outclk_ev(struct snd_soc_dapm_widget *w,\n\t\t\t     struct snd_kcontrol *kcontrol,\n\t\t\t     int event)\n{\n\tstruct snd_soc_component *component =\n\t\tsnd_soc_dapm_to_component(w->dapm);\n\tstruct cs47l92 *cs47l92 = snd_soc_component_get_drvdata(component);\n\tstruct madera_priv *priv = &cs47l92->core;\n\tstruct madera *madera = priv->madera;\n\tunsigned int val;\n\tint ret;\n\n\tret = regmap_read(madera->regmap, MADERA_OUTPUT_RATE_1, &val);\n\tif (ret) {\n\t\tdev_err(madera->dev, \"Failed to read OUTCLK source: %d\\n\", ret);\n\t\treturn ret;\n\t}\n\n\tval &= MADERA_OUT_CLK_SRC_MASK;\n\n\tswitch (val) {\n\tcase MADERA_OUTCLK_MCLK1:\n\tcase MADERA_OUTCLK_MCLK2:\n\tcase MADERA_OUTCLK_MCLK3:\n\t\tval -= (MADERA_OUTCLK_MCLK1 - MADERA_MCLK1);\n\n\t\tswitch (event) {\n\t\tcase SND_SOC_DAPM_PRE_PMU:\n\t\t\tret = clk_prepare_enable(madera->mclk[val].clk);\n\t\t\tif (ret)\n\t\t\t\treturn ret;\n\t\t\tbreak;\n\t\tcase SND_SOC_DAPM_POST_PMD:\n\t\t\tclk_disable_unprepare(madera->mclk[val].clk);\n\t\t\tbreak;\n\t\tdefault:\n\t\t\tbreak;\n\t\t}\n\t\tbreak;\n\tdefault:\n\t\tbreak;\n\t}\n\n\treturn madera_domain_clk_ev(w, kcontrol, event);\n}\n\n#define CS47L92_NG_SRC(name, base) \\\n\tSOC_SINGLE(name \" NG HPOUT1L Switch\",  base,  0, 1, 0), \\\n\tSOC_SINGLE(name \" NG HPOUT1R Switch\",  base,  1, 1, 0), \\\n\tSOC_SINGLE(name \" NG HPOUT2L Switch\",  base,  2, 1, 0), \\\n\tSOC_SINGLE(name \" NG HPOUT2R Switch\",  base,  3, 1, 0), \\\n\tSOC_SINGLE(name \" NG HPOUT3L Switch\",  base,  4, 1, 0), \\\n\tSOC_SINGLE(name \" NG HPOUT3R Switch\",  base,  5, 1, 0), \\\n\tSOC_SINGLE(name \" NG SPKDAT1L Switch\", base,  8, 1, 0), \\\n\tSOC_SINGLE(name \" NG SPKDAT1R Switch\", base,  9, 1, 0)\n\nstatic const struct snd_kcontrol_new cs47l92_snd_controls[] = {\nSOC_ENUM(\"IN1 OSR\", madera_in_dmic_osr[0]),\nSOC_ENUM(\"IN2 OSR\", madera_in_dmic_osr[1]),\nSOC_ENUM(\"IN3 OSR\", madera_in_dmic_osr[2]),\nSOC_ENUM(\"IN4 OSR\", madera_in_dmic_osr[3]),\n\nSOC_SINGLE_RANGE_TLV(\"IN1L Volume\", MADERA_IN1L_CONTROL,\n\t\t     MADERA_IN1L_PGA_VOL_SHIFT, 0x40, 0x5f, 0, madera_ana_tlv),\nSOC_SINGLE_RANGE_TLV(\"IN1R Volume\", MADERA_IN1R_CONTROL,\n\t\t     MADERA_IN1R_PGA_VOL_SHIFT, 0x40, 0x5f, 0, madera_ana_tlv),\nSOC_SINGLE_RANGE_TLV(\"IN2L Volume\", MADERA_IN2L_CONTROL,\n\t\t     MADERA_IN2L_PGA_VOL_SHIFT, 0x40, 0x5f, 0, madera_ana_tlv),\nSOC_SINGLE_RANGE_TLV(\"IN2R Volume\", MADERA_IN2R_CONTROL,\n\t\t     MADERA_IN2R_PGA_VOL_SHIFT, 0x40, 0x5f, 0, madera_ana_tlv),\n\nSOC_ENUM(\"IN HPF Cutoff Frequency\", madera_in_hpf_cut_enum),\n\nSOC_SINGLE_EXT(\"IN1L LP Switch\", MADERA_ADC_DIGITAL_VOLUME_1L,\n\t       MADERA_IN1L_LP_MODE_SHIFT, 1, 0,\n\t       snd_soc_get_volsw, madera_lp_mode_put),\nSOC_SINGLE_EXT(\"IN1R LP Switch\", MADERA_ADC_DIGITAL_VOLUME_1R,\n\t       MADERA_IN1L_LP_MODE_SHIFT, 1, 0,\n\t       snd_soc_get_volsw, madera_lp_mode_put),\nSOC_SINGLE_EXT(\"IN2L LP Switch\", MADERA_ADC_DIGITAL_VOLUME_2L,\n\t       MADERA_IN1L_LP_MODE_SHIFT, 1, 0,\n\t       snd_soc_get_volsw, madera_lp_mode_put),\nSOC_SINGLE_EXT(\"IN2R LP Switch\", MADERA_ADC_DIGITAL_VOLUME_2R,\n\t       MADERA_IN1L_LP_MODE_SHIFT, 1, 0,\n\t       snd_soc_get_volsw, madera_lp_mode_put),\n\nSOC_SINGLE(\"IN1L HPF Switch\", MADERA_IN1L_CONTROL,\n\t   MADERA_IN1L_HPF_SHIFT, 1, 0),\nSOC_SINGLE(\"IN1R HPF Switch\", MADERA_IN1R_CONTROL,\n\t   MADERA_IN1R_HPF_SHIFT, 1, 0),\nSOC_SINGLE(\"IN2L HPF Switch\", MADERA_IN2L_CONTROL,\n\t   MADERA_IN2L_HPF_SHIFT, 1, 0),\nSOC_SINGLE(\"IN2R HPF Switch\", MADERA_IN2R_CONTROL,\n\t   MADERA_IN2R_HPF_SHIFT, 1, 0),\nSOC_SINGLE(\"IN3L HPF Switch\", MADERA_IN3L_CONTROL,\n\t   MADERA_IN3L_HPF_SHIFT, 1, 0),\nSOC_SINGLE(\"IN3R HPF Switch\", MADERA_IN3R_CONTROL,\n\t   MADERA_IN3R_HPF_SHIFT, 1, 0),\nSOC_SINGLE(\"IN4L HPF Switch\", MADERA_IN4L_CONTROL,\n\t   MADERA_IN4L_HPF_SHIFT, 1, 0),\nSOC_SINGLE(\"IN4R HPF Switch\", MADERA_IN4R_CONTROL,\n\t   MADERA_IN4R_HPF_SHIFT, 1, 0),\n\nSOC_SINGLE_TLV(\"IN1L Digital Volume\", MADERA_ADC_DIGITAL_VOLUME_1L,\n\t       MADERA_IN1L_DIG_VOL_SHIFT, 0xbf, 0, madera_digital_tlv),\nSOC_SINGLE_TLV(\"IN1R Digital Volume\", MADERA_ADC_DIGITAL_VOLUME_1R,\n\t       MADERA_IN1R_DIG_VOL_SHIFT, 0xbf, 0, madera_digital_tlv),\nSOC_SINGLE_TLV(\"IN2L Digital Volume\", MADERA_ADC_DIGITAL_VOLUME_2L,\n\t       MADERA_IN2L_DIG_VOL_SHIFT, 0xbf, 0, madera_digital_tlv),\nSOC_SINGLE_TLV(\"IN2R Digital Volume\", MADERA_ADC_DIGITAL_VOLUME_2R,\n\t       MADERA_IN2R_DIG_VOL_SHIFT, 0xbf, 0, madera_digital_tlv),\nSOC_SINGLE_TLV(\"IN3L Digital Volume\", MADERA_ADC_DIGITAL_VOLUME_3L,\n\t       MADERA_IN3L_DIG_VOL_SHIFT, 0xbf, 0, madera_digital_tlv),\nSOC_SINGLE_TLV(\"IN3R Digital Volume\", MADERA_ADC_DIGITAL_VOLUME_3R,\n\t       MADERA_IN3R_DIG_VOL_SHIFT, 0xbf, 0, madera_digital_tlv),\nSOC_SINGLE_TLV(\"IN4L Digital Volume\", MADERA_ADC_DIGITAL_VOLUME_4L,\n\t       MADERA_IN4L_DIG_VOL_SHIFT, 0xbf, 0, madera_digital_tlv),\nSOC_SINGLE_TLV(\"IN4R Digital Volume\", MADERA_ADC_DIGITAL_VOLUME_4R,\n\t       MADERA_IN4R_DIG_VOL_SHIFT, 0xbf, 0, madera_digital_tlv),\n\nSOC_ENUM(\"Input Ramp Up\", madera_in_vi_ramp),\nSOC_ENUM(\"Input Ramp Down\", madera_in_vd_ramp),\n\nMADERA_MIXER_CONTROLS(\"EQ1\", MADERA_EQ1MIX_INPUT_1_SOURCE),\nMADERA_MIXER_CONTROLS(\"EQ2\", MADERA_EQ2MIX_INPUT_1_SOURCE),\nMADERA_MIXER_CONTROLS(\"EQ3\", MADERA_EQ3MIX_INPUT_1_SOURCE),\nMADERA_MIXER_CONTROLS(\"EQ4\", MADERA_EQ4MIX_INPUT_1_SOURCE),\n\nMADERA_EQ_CONTROL(\"EQ1 Coefficients\", MADERA_EQ1_2),\nSOC_SINGLE_TLV(\"EQ1 B1 Volume\", MADERA_EQ1_1, MADERA_EQ1_B1_GAIN_SHIFT,\n\t       24, 0, madera_eq_tlv),\nSOC_SINGLE_TLV(\"EQ1 B2 Volume\", MADERA_EQ1_1, MADERA_EQ1_B2_GAIN_SHIFT,\n\t       24, 0, madera_eq_tlv),\nSOC_SINGLE_TLV(\"EQ1 B3 Volume\", MADERA_EQ1_1, MADERA_EQ1_B3_GAIN_SHIFT,\n\t       24, 0, madera_eq_tlv),\nSOC_SINGLE_TLV(\"EQ1 B4 Volume\", MADERA_EQ1_2, MADERA_EQ1_B4_GAIN_SHIFT,\n\t       24, 0, madera_eq_tlv),\nSOC_SINGLE_TLV(\"EQ1 B5 Volume\", MADERA_EQ1_2, MADERA_EQ1_B5_GAIN_SHIFT,\n\t       24, 0, madera_eq_tlv),\n\nMADERA_EQ_CONTROL(\"EQ2 Coefficients\", MADERA_EQ2_2),\nSOC_SINGLE_TLV(\"EQ2 B1 Volume\", MADERA_EQ2_1, MADERA_EQ2_B1_GAIN_SHIFT,\n\t       24, 0, madera_eq_tlv),\nSOC_SINGLE_TLV(\"EQ2 B2 Volume\", MADERA_EQ2_1, MADERA_EQ2_B2_GAIN_SHIFT,\n\t       24, 0, madera_eq_tlv),\nSOC_SINGLE_TLV(\"EQ2 B3 Volume\", MADERA_EQ2_1, MADERA_EQ2_B3_GAIN_SHIFT,\n\t       24, 0, madera_eq_tlv),\nSOC_SINGLE_TLV(\"EQ2 B4 Volume\", MADERA_EQ2_2, MADERA_EQ2_B4_GAIN_SHIFT,\n\t       24, 0, madera_eq_tlv),\nSOC_SINGLE_TLV(\"EQ2 B5 Volume\", MADERA_EQ2_2, MADERA_EQ2_B5_GAIN_SHIFT,\n\t       24, 0, madera_eq_tlv),\n\nMADERA_EQ_CONTROL(\"EQ3 Coefficients\", MADERA_EQ3_2),\nSOC_SINGLE_TLV(\"EQ3 B1 Volume\", MADERA_EQ3_1, MADERA_EQ3_B1_GAIN_SHIFT,\n\t       24, 0, madera_eq_tlv),\nSOC_SINGLE_TLV(\"EQ3 B2 Volume\", MADERA_EQ3_1, MADERA_EQ3_B2_GAIN_SHIFT,\n\t       24, 0, madera_eq_tlv),\nSOC_SINGLE_TLV(\"EQ3 B3 Volume\", MADERA_EQ3_1, MADERA_EQ3_B3_GAIN_SHIFT,\n\t       24, 0, madera_eq_tlv),\nSOC_SINGLE_TLV(\"EQ3 B4 Volume\", MADERA_EQ3_2, MADERA_EQ3_B4_GAIN_SHIFT,\n\t       24, 0, madera_eq_tlv),\nSOC_SINGLE_TLV(\"EQ3 B5 Volume\", MADERA_EQ3_2, MADERA_EQ3_B5_GAIN_SHIFT,\n\t       24, 0, madera_eq_tlv),\n\nMADERA_EQ_CONTROL(\"EQ4 Coefficients\", MADERA_EQ4_2),\nSOC_SINGLE_TLV(\"EQ4 B1 Volume\", MADERA_EQ4_1, MADERA_EQ4_B1_GAIN_SHIFT,\n\t       24, 0, madera_eq_tlv),\nSOC_SINGLE_TLV(\"EQ4 B2 Volume\", MADERA_EQ4_1, MADERA_EQ4_B2_GAIN_SHIFT,\n\t       24, 0, madera_eq_tlv),\nSOC_SINGLE_TLV(\"EQ4 B3 Volume\", MADERA_EQ4_1, MADERA_EQ4_B3_GAIN_SHIFT,\n\t       24, 0, madera_eq_tlv),\nSOC_SINGLE_TLV(\"EQ4 B4 Volume\", MADERA_EQ4_2, MADERA_EQ4_B4_GAIN_SHIFT,\n\t       24, 0, madera_eq_tlv),\nSOC_SINGLE_TLV(\"EQ4 B5 Volume\", MADERA_EQ4_2, MADERA_EQ4_B5_GAIN_SHIFT,\n\t       24, 0, madera_eq_tlv),\n\nSOC_SINGLE(\"DAC High Performance Mode Switch\", MADERA_OUTPUT_RATE_1,\n\t   MADERA_CP_DAC_MODE_SHIFT, 1, 0),\n\nMADERA_MIXER_CONTROLS(\"DRC1L\", MADERA_DRC1LMIX_INPUT_1_SOURCE),\nMADERA_MIXER_CONTROLS(\"DRC1R\", MADERA_DRC1RMIX_INPUT_1_SOURCE),\nMADERA_MIXER_CONTROLS(\"DRC2L\", MADERA_DRC2LMIX_INPUT_1_SOURCE),\nMADERA_MIXER_CONTROLS(\"DRC2R\", MADERA_DRC2RMIX_INPUT_1_SOURCE),\n\nSND_SOC_BYTES_MASK(\"DRC1\", MADERA_DRC1_CTRL1, 5,\n\t\t   MADERA_DRC1R_ENA | MADERA_DRC1L_ENA),\nSND_SOC_BYTES_MASK(\"DRC2\", MADERA_DRC2_CTRL1, 5,\n\t\t   MADERA_DRC2R_ENA | MADERA_DRC2L_ENA),\n\nMADERA_MIXER_CONTROLS(\"LHPF1\", MADERA_HPLP1MIX_INPUT_1_SOURCE),\nMADERA_MIXER_CONTROLS(\"LHPF2\", MADERA_HPLP2MIX_INPUT_1_SOURCE),\nMADERA_MIXER_CONTROLS(\"LHPF3\", MADERA_HPLP3MIX_INPUT_1_SOURCE),\nMADERA_MIXER_CONTROLS(\"LHPF4\", MADERA_HPLP4MIX_INPUT_1_SOURCE),\n\nMADERA_LHPF_CONTROL(\"LHPF1 Coefficients\", MADERA_HPLPF1_2),\nMADERA_LHPF_CONTROL(\"LHPF2 Coefficients\", MADERA_HPLPF2_2),\nMADERA_LHPF_CONTROL(\"LHPF3 Coefficients\", MADERA_HPLPF3_2),\nMADERA_LHPF_CONTROL(\"LHPF4 Coefficients\", MADERA_HPLPF4_2),\n\nSOC_ENUM(\"LHPF1 Mode\", madera_lhpf1_mode),\nSOC_ENUM(\"LHPF2 Mode\", madera_lhpf2_mode),\nSOC_ENUM(\"LHPF3 Mode\", madera_lhpf3_mode),\nSOC_ENUM(\"LHPF4 Mode\", madera_lhpf4_mode),\n\nMADERA_RATE_ENUM(\"ISRC1 FSL\", madera_isrc_fsl[0]),\nMADERA_RATE_ENUM(\"ISRC2 FSL\", madera_isrc_fsl[1]),\nMADERA_RATE_ENUM(\"ISRC1 FSH\", madera_isrc_fsh[0]),\nMADERA_RATE_ENUM(\"ISRC2 FSH\", madera_isrc_fsh[1]),\nMADERA_RATE_ENUM(\"ASRC1 Rate 1\", madera_asrc1_bidir_rate[0]),\nMADERA_RATE_ENUM(\"ASRC1 Rate 2\", madera_asrc1_bidir_rate[1]),\n\nWM_ADSP2_PRELOAD_SWITCH(\"DSP1\", 1),\n\nMADERA_MIXER_CONTROLS(\"DSP1L\", MADERA_DSP1LMIX_INPUT_1_SOURCE),\nMADERA_MIXER_CONTROLS(\"DSP1R\", MADERA_DSP1RMIX_INPUT_1_SOURCE),\n\nSOC_SINGLE_TLV(\"Noise Generator Volume\", MADERA_COMFORT_NOISE_GENERATOR,\n\t       MADERA_NOISE_GEN_GAIN_SHIFT, 0x16, 0, madera_noise_tlv),\n\nMADERA_MIXER_CONTROLS(\"HPOUT1L\", MADERA_OUT1LMIX_INPUT_1_SOURCE),\nMADERA_MIXER_CONTROLS(\"HPOUT1R\", MADERA_OUT1RMIX_INPUT_1_SOURCE),\nMADERA_MIXER_CONTROLS(\"HPOUT2L\", MADERA_OUT2LMIX_INPUT_1_SOURCE),\nMADERA_MIXER_CONTROLS(\"HPOUT2R\", MADERA_OUT2RMIX_INPUT_1_SOURCE),\nMADERA_MIXER_CONTROLS(\"HPOUT3L\", MADERA_OUT3LMIX_INPUT_1_SOURCE),\nMADERA_MIXER_CONTROLS(\"HPOUT3R\", MADERA_OUT3RMIX_INPUT_1_SOURCE),\nMADERA_MIXER_CONTROLS(\"SPKDAT1L\", MADERA_OUT5LMIX_INPUT_1_SOURCE),\nMADERA_MIXER_CONTROLS(\"SPKDAT1R\", MADERA_OUT5RMIX_INPUT_1_SOURCE),\n\nSOC_SINGLE(\"HPOUT1 SC Protect Switch\", MADERA_HP1_SHORT_CIRCUIT_CTRL,\n\t   MADERA_HP1_SC_ENA_SHIFT, 1, 0),\nSOC_SINGLE(\"HPOUT2 SC Protect Switch\", MADERA_HP2_SHORT_CIRCUIT_CTRL,\n\t   MADERA_HP2_SC_ENA_SHIFT, 1, 0),\nSOC_SINGLE(\"HPOUT3 SC Protect Switch\", MADERA_HP3_SHORT_CIRCUIT_CTRL,\n\t   MADERA_HP3_SC_ENA_SHIFT, 1, 0),\n\nSOC_SINGLE(\"SPKDAT1 High Performance Switch\", MADERA_OUTPUT_PATH_CONFIG_5L,\n\t   MADERA_OUT5_OSR_SHIFT, 1, 0),\n\nSOC_DOUBLE_R(\"HPOUT1 Digital Switch\", MADERA_DAC_DIGITAL_VOLUME_1L,\n\t     MADERA_DAC_DIGITAL_VOLUME_1R, MADERA_OUT1L_MUTE_SHIFT, 1, 1),\nSOC_DOUBLE_R(\"HPOUT2 Digital Switch\", MADERA_DAC_DIGITAL_VOLUME_2L,\n\t     MADERA_DAC_DIGITAL_VOLUME_2R, MADERA_OUT2L_MUTE_SHIFT, 1, 1),\nSOC_DOUBLE_R(\"HPOUT3 Digital Switch\", MADERA_DAC_DIGITAL_VOLUME_3L,\n\t     MADERA_DAC_DIGITAL_VOLUME_3R, MADERA_OUT3L_MUTE_SHIFT, 1, 1),\nSOC_DOUBLE_R(\"SPKDAT1 Digital Switch\", MADERA_DAC_DIGITAL_VOLUME_5L,\n\t     MADERA_DAC_DIGITAL_VOLUME_5R, MADERA_OUT5L_MUTE_SHIFT, 1, 1),\n\nSOC_DOUBLE_R_TLV(\"HPOUT1 Digital Volume\", MADERA_DAC_DIGITAL_VOLUME_1L,\n\t\t MADERA_DAC_DIGITAL_VOLUME_1R, MADERA_OUT1L_VOL_SHIFT,\n\t\t 0xbf, 0, madera_digital_tlv),\nSOC_DOUBLE_R_TLV(\"HPOUT2 Digital Volume\", MADERA_DAC_DIGITAL_VOLUME_2L,\n\t\t MADERA_DAC_DIGITAL_VOLUME_2R, MADERA_OUT2L_VOL_SHIFT,\n\t\t 0xbf, 0, madera_digital_tlv),\nSOC_DOUBLE_R_TLV(\"HPOUT3 Digital Volume\", MADERA_DAC_DIGITAL_VOLUME_3L,\n\t\t MADERA_DAC_DIGITAL_VOLUME_3R, MADERA_OUT3L_VOL_SHIFT,\n\t\t 0xbf, 0, madera_digital_tlv),\nSOC_DOUBLE_R_TLV(\"SPKDAT1 Digital Volume\", MADERA_DAC_DIGITAL_VOLUME_5L,\n\t\t MADERA_DAC_DIGITAL_VOLUME_5R, MADERA_OUT5L_VOL_SHIFT,\n\t\t 0xbf, 0, madera_digital_tlv),\n\nSOC_DOUBLE(\"SPKDAT1 Switch\", MADERA_PDM_SPK1_CTRL_1, MADERA_SPK1L_MUTE_SHIFT,\n\t   MADERA_SPK1R_MUTE_SHIFT, 1, 1),\n\nSOC_ENUM(\"Output Ramp Up\", madera_out_vi_ramp),\nSOC_ENUM(\"Output Ramp Down\", madera_out_vd_ramp),\n\nSOC_SINGLE(\"Noise Gate Switch\", MADERA_NOISE_GATE_CONTROL,\n\t   MADERA_NGATE_ENA_SHIFT, 1, 0),\nSOC_SINGLE_TLV(\"Noise Gate Threshold Volume\", MADERA_NOISE_GATE_CONTROL,\n\t       MADERA_NGATE_THR_SHIFT, 7, 1, madera_ng_tlv),\nSOC_ENUM(\"Noise Gate Hold\", madera_ng_hold),\n\nSOC_ENUM_EXT(\"DFC1RX Width\", madera_dfc_width[0],\n\t     snd_soc_get_enum_double, madera_dfc_put),\nSOC_ENUM_EXT(\"DFC1RX Type\", madera_dfc_type[0],\n\t     snd_soc_get_enum_double, madera_dfc_put),\nSOC_ENUM_EXT(\"DFC1TX Width\", madera_dfc_width[1],\n\t     snd_soc_get_enum_double, madera_dfc_put),\nSOC_ENUM_EXT(\"DFC1TX Type\", madera_dfc_type[1],\n\t     snd_soc_get_enum_double, madera_dfc_put),\nSOC_ENUM_EXT(\"DFC2RX Width\", madera_dfc_width[2],\n\t     snd_soc_get_enum_double, madera_dfc_put),\nSOC_ENUM_EXT(\"DFC2RX Type\", madera_dfc_type[2],\n\t     snd_soc_get_enum_double, madera_dfc_put),\nSOC_ENUM_EXT(\"DFC2TX Width\", madera_dfc_width[3],\n\t     snd_soc_get_enum_double, madera_dfc_put),\nSOC_ENUM_EXT(\"DFC2TX Type\", madera_dfc_type[3],\n\t     snd_soc_get_enum_double, madera_dfc_put),\nSOC_ENUM_EXT(\"DFC3RX Width\", madera_dfc_width[4],\n\t     snd_soc_get_enum_double, madera_dfc_put),\nSOC_ENUM_EXT(\"DFC3RX Type\", madera_dfc_type[4],\n\t     snd_soc_get_enum_double, madera_dfc_put),\nSOC_ENUM_EXT(\"DFC3TX Width\", madera_dfc_width[5],\n\t     snd_soc_get_enum_double, madera_dfc_put),\nSOC_ENUM_EXT(\"DFC3TX Type\", madera_dfc_type[5],\n\t     snd_soc_get_enum_double, madera_dfc_put),\nSOC_ENUM_EXT(\"DFC4RX Width\", madera_dfc_width[6],\n\t     snd_soc_get_enum_double, madera_dfc_put),\nSOC_ENUM_EXT(\"DFC4RX Type\", madera_dfc_type[6],\n\t     snd_soc_get_enum_double, madera_dfc_put),\nSOC_ENUM_EXT(\"DFC4TX Width\", madera_dfc_width[7],\n\t     snd_soc_get_enum_double, madera_dfc_put),\nSOC_ENUM_EXT(\"DFC4TX Type\", madera_dfc_type[7],\n\t     snd_soc_get_enum_double, madera_dfc_put),\nSOC_ENUM_EXT(\"DFC5RX Width\", madera_dfc_width[8],\n\t     snd_soc_get_enum_double, madera_dfc_put),\nSOC_ENUM_EXT(\"DFC5RX Type\", madera_dfc_type[8],\n\t     snd_soc_get_enum_double, madera_dfc_put),\nSOC_ENUM_EXT(\"DFC5TX Width\", madera_dfc_width[9],\n\t     snd_soc_get_enum_double, madera_dfc_put),\nSOC_ENUM_EXT(\"DFC5TX Type\", madera_dfc_type[9],\n\t     snd_soc_get_enum_double, madera_dfc_put),\nSOC_ENUM_EXT(\"DFC6RX Width\", madera_dfc_width[10],\n\t     snd_soc_get_enum_double, madera_dfc_put),\nSOC_ENUM_EXT(\"DFC6RX Type\", madera_dfc_type[10],\n\t     snd_soc_get_enum_double, madera_dfc_put),\nSOC_ENUM_EXT(\"DFC6TX Width\", madera_dfc_width[11],\n\t     snd_soc_get_enum_double, madera_dfc_put),\nSOC_ENUM_EXT(\"DFC6TX Type\", madera_dfc_type[11],\n\t     snd_soc_get_enum_double, madera_dfc_put),\nSOC_ENUM_EXT(\"DFC7RX Width\", madera_dfc_width[12],\n\t     snd_soc_get_enum_double, madera_dfc_put),\nSOC_ENUM_EXT(\"DFC7RX Type\", madera_dfc_type[12],\n\t     snd_soc_get_enum_double, madera_dfc_put),\nSOC_ENUM_EXT(\"DFC7TX Width\", madera_dfc_width[13],\n\t     snd_soc_get_enum_double, madera_dfc_put),\nSOC_ENUM_EXT(\"DFC7TX Type\", madera_dfc_type[13],\n\t     snd_soc_get_enum_double, madera_dfc_put),\nSOC_ENUM_EXT(\"DFC8RX Width\", madera_dfc_width[14],\n\t     snd_soc_get_enum_double, madera_dfc_put),\nSOC_ENUM_EXT(\"DFC8RX Type\", madera_dfc_type[14],\n\t     snd_soc_get_enum_double, madera_dfc_put),\nSOC_ENUM_EXT(\"DFC8TX Width\", madera_dfc_width[15],\n\t     snd_soc_get_enum_double, madera_dfc_put),\nSOC_ENUM_EXT(\"DFC8TX Type\", madera_dfc_type[15],\n\t     snd_soc_get_enum_double, madera_dfc_put),\n\nCS47L92_NG_SRC(\"HPOUT1L\", MADERA_NOISE_GATE_SELECT_1L),\nCS47L92_NG_SRC(\"HPOUT1R\", MADERA_NOISE_GATE_SELECT_1R),\nCS47L92_NG_SRC(\"HPOUT2L\", MADERA_NOISE_GATE_SELECT_2L),\nCS47L92_NG_SRC(\"HPOUT2R\", MADERA_NOISE_GATE_SELECT_2R),\nCS47L92_NG_SRC(\"HPOUT3L\", MADERA_NOISE_GATE_SELECT_3L),\nCS47L92_NG_SRC(\"HPOUT3R\", MADERA_NOISE_GATE_SELECT_3R),\nCS47L92_NG_SRC(\"SPKDAT1L\", MADERA_NOISE_GATE_SELECT_5L),\nCS47L92_NG_SRC(\"SPKDAT1R\", MADERA_NOISE_GATE_SELECT_5R),\n\nMADERA_MIXER_CONTROLS(\"AIF1TX1\", MADERA_AIF1TX1MIX_INPUT_1_SOURCE),\nMADERA_MIXER_CONTROLS(\"AIF1TX2\", MADERA_AIF1TX2MIX_INPUT_1_SOURCE),\nMADERA_MIXER_CONTROLS(\"AIF1TX3\", MADERA_AIF1TX3MIX_INPUT_1_SOURCE),\nMADERA_MIXER_CONTROLS(\"AIF1TX4\", MADERA_AIF1TX4MIX_INPUT_1_SOURCE),\nMADERA_MIXER_CONTROLS(\"AIF1TX5\", MADERA_AIF1TX5MIX_INPUT_1_SOURCE),\nMADERA_MIXER_CONTROLS(\"AIF1TX6\", MADERA_AIF1TX6MIX_INPUT_1_SOURCE),\nMADERA_MIXER_CONTROLS(\"AIF1TX7\", MADERA_AIF1TX7MIX_INPUT_1_SOURCE),\nMADERA_MIXER_CONTROLS(\"AIF1TX8\", MADERA_AIF1TX8MIX_INPUT_1_SOURCE),\n\nMADERA_MIXER_CONTROLS(\"AIF2TX1\", MADERA_AIF2TX1MIX_INPUT_1_SOURCE),\nMADERA_MIXER_CONTROLS(\"AIF2TX2\", MADERA_AIF2TX2MIX_INPUT_1_SOURCE),\nMADERA_MIXER_CONTROLS(\"AIF2TX3\", MADERA_AIF2TX3MIX_INPUT_1_SOURCE),\nMADERA_MIXER_CONTROLS(\"AIF2TX4\", MADERA_AIF2TX4MIX_INPUT_1_SOURCE),\nMADERA_MIXER_CONTROLS(\"AIF2TX5\", MADERA_AIF2TX5MIX_INPUT_1_SOURCE),\nMADERA_MIXER_CONTROLS(\"AIF2TX6\", MADERA_AIF2TX6MIX_INPUT_1_SOURCE),\nMADERA_MIXER_CONTROLS(\"AIF2TX7\", MADERA_AIF2TX7MIX_INPUT_1_SOURCE),\nMADERA_MIXER_CONTROLS(\"AIF2TX8\", MADERA_AIF2TX8MIX_INPUT_1_SOURCE),\n\nMADERA_MIXER_CONTROLS(\"AIF3TX1\", MADERA_AIF3TX1MIX_INPUT_1_SOURCE),\nMADERA_MIXER_CONTROLS(\"AIF3TX2\", MADERA_AIF3TX2MIX_INPUT_1_SOURCE),\nMADERA_MIXER_CONTROLS(\"AIF3TX3\", MADERA_AIF3TX3MIX_INPUT_1_SOURCE),\nMADERA_MIXER_CONTROLS(\"AIF3TX4\", MADERA_AIF3TX4MIX_INPUT_1_SOURCE),\n\nMADERA_MIXER_CONTROLS(\"SLIMTX1\", MADERA_SLIMTX1MIX_INPUT_1_SOURCE),\nMADERA_MIXER_CONTROLS(\"SLIMTX2\", MADERA_SLIMTX2MIX_INPUT_1_SOURCE),\nMADERA_MIXER_CONTROLS(\"SLIMTX3\", MADERA_SLIMTX3MIX_INPUT_1_SOURCE),\nMADERA_MIXER_CONTROLS(\"SLIMTX4\", MADERA_SLIMTX4MIX_INPUT_1_SOURCE),\nMADERA_MIXER_CONTROLS(\"SLIMTX5\", MADERA_SLIMTX5MIX_INPUT_1_SOURCE),\nMADERA_MIXER_CONTROLS(\"SLIMTX6\", MADERA_SLIMTX6MIX_INPUT_1_SOURCE),\nMADERA_MIXER_CONTROLS(\"SLIMTX7\", MADERA_SLIMTX7MIX_INPUT_1_SOURCE),\nMADERA_MIXER_CONTROLS(\"SLIMTX8\", MADERA_SLIMTX8MIX_INPUT_1_SOURCE),\n\nMADERA_GAINMUX_CONTROLS(\"SPDIFTX1\", MADERA_SPDIF1TX1MIX_INPUT_1_SOURCE),\nMADERA_GAINMUX_CONTROLS(\"SPDIFTX2\", MADERA_SPDIF1TX2MIX_INPUT_1_SOURCE),\n\nWM_ADSP_FW_CONTROL(\"DSP1\", 0),\n};\n\nMADERA_MIXER_ENUMS(EQ1, MADERA_EQ1MIX_INPUT_1_SOURCE);\nMADERA_MIXER_ENUMS(EQ2, MADERA_EQ2MIX_INPUT_1_SOURCE);\nMADERA_MIXER_ENUMS(EQ3, MADERA_EQ3MIX_INPUT_1_SOURCE);\nMADERA_MIXER_ENUMS(EQ4, MADERA_EQ4MIX_INPUT_1_SOURCE);\n\nMADERA_MIXER_ENUMS(DRC1L, MADERA_DRC1LMIX_INPUT_1_SOURCE);\nMADERA_MIXER_ENUMS(DRC1R, MADERA_DRC1RMIX_INPUT_1_SOURCE);\nMADERA_MIXER_ENUMS(DRC2L, MADERA_DRC2LMIX_INPUT_1_SOURCE);\nMADERA_MIXER_ENUMS(DRC2R, MADERA_DRC2RMIX_INPUT_1_SOURCE);\n\nMADERA_MIXER_ENUMS(LHPF1, MADERA_HPLP1MIX_INPUT_1_SOURCE);\nMADERA_MIXER_ENUMS(LHPF2, MADERA_HPLP2MIX_INPUT_1_SOURCE);\nMADERA_MIXER_ENUMS(LHPF3, MADERA_HPLP3MIX_INPUT_1_SOURCE);\nMADERA_MIXER_ENUMS(LHPF4, MADERA_HPLP4MIX_INPUT_1_SOURCE);\n\nMADERA_MIXER_ENUMS(DSP1L, MADERA_DSP1LMIX_INPUT_1_SOURCE);\nMADERA_MIXER_ENUMS(DSP1R, MADERA_DSP1RMIX_INPUT_1_SOURCE);\nMADERA_DSP_AUX_ENUMS(DSP1, MADERA_DSP1AUX1MIX_INPUT_1_SOURCE);\n\nMADERA_MIXER_ENUMS(PWM1, MADERA_PWM1MIX_INPUT_1_SOURCE);\nMADERA_MIXER_ENUMS(PWM2, MADERA_PWM2MIX_INPUT_1_SOURCE);\n\nMADERA_MIXER_ENUMS(OUT1L, MADERA_OUT1LMIX_INPUT_1_SOURCE);\nMADERA_MIXER_ENUMS(OUT1R, MADERA_OUT1RMIX_INPUT_1_SOURCE);\nMADERA_MIXER_ENUMS(OUT2L, MADERA_OUT2LMIX_INPUT_1_SOURCE);\nMADERA_MIXER_ENUMS(OUT2R, MADERA_OUT2RMIX_INPUT_1_SOURCE);\nMADERA_MIXER_ENUMS(OUT3L, MADERA_OUT3LMIX_INPUT_1_SOURCE);\nMADERA_MIXER_ENUMS(OUT3R, MADERA_OUT3RMIX_INPUT_1_SOURCE);\nMADERA_MIXER_ENUMS(SPKDAT1L, MADERA_OUT5LMIX_INPUT_1_SOURCE);\nMADERA_MIXER_ENUMS(SPKDAT1R, MADERA_OUT5RMIX_INPUT_1_SOURCE);\n\nMADERA_MIXER_ENUMS(AIF1TX1, MADERA_AIF1TX1MIX_INPUT_1_SOURCE);\nMADERA_MIXER_ENUMS(AIF1TX2, MADERA_AIF1TX2MIX_INPUT_1_SOURCE);\nMADERA_MIXER_ENUMS(AIF1TX3, MADERA_AIF1TX3MIX_INPUT_1_SOURCE);\nMADERA_MIXER_ENUMS(AIF1TX4, MADERA_AIF1TX4MIX_INPUT_1_SOURCE);\nMADERA_MIXER_ENUMS(AIF1TX5, MADERA_AIF1TX5MIX_INPUT_1_SOURCE);\nMADERA_MIXER_ENUMS(AIF1TX6, MADERA_AIF1TX6MIX_INPUT_1_SOURCE);\nMADERA_MIXER_ENUMS(AIF1TX7, MADERA_AIF1TX7MIX_INPUT_1_SOURCE);\nMADERA_MIXER_ENUMS(AIF1TX8, MADERA_AIF1TX8MIX_INPUT_1_SOURCE);\n\nMADERA_MIXER_ENUMS(AIF2TX1, MADERA_AIF2TX1MIX_INPUT_1_SOURCE);\nMADERA_MIXER_ENUMS(AIF2TX2, MADERA_AIF2TX2MIX_INPUT_1_SOURCE);\nMADERA_MIXER_ENUMS(AIF2TX3, MADERA_AIF2TX3MIX_INPUT_1_SOURCE);\nMADERA_MIXER_ENUMS(AIF2TX4, MADERA_AIF2TX4MIX_INPUT_1_SOURCE);\nMADERA_MIXER_ENUMS(AIF2TX5, MADERA_AIF2TX5MIX_INPUT_1_SOURCE);\nMADERA_MIXER_ENUMS(AIF2TX6, MADERA_AIF2TX6MIX_INPUT_1_SOURCE);\nMADERA_MIXER_ENUMS(AIF2TX7, MADERA_AIF2TX7MIX_INPUT_1_SOURCE);\nMADERA_MIXER_ENUMS(AIF2TX8, MADERA_AIF2TX8MIX_INPUT_1_SOURCE);\n\nMADERA_MIXER_ENUMS(AIF3TX1, MADERA_AIF3TX1MIX_INPUT_1_SOURCE);\nMADERA_MIXER_ENUMS(AIF3TX2, MADERA_AIF3TX2MIX_INPUT_1_SOURCE);\nMADERA_MIXER_ENUMS(AIF3TX3, MADERA_AIF3TX3MIX_INPUT_1_SOURCE);\nMADERA_MIXER_ENUMS(AIF3TX4, MADERA_AIF3TX4MIX_INPUT_1_SOURCE);\n\nMADERA_MIXER_ENUMS(SLIMTX1, MADERA_SLIMTX1MIX_INPUT_1_SOURCE);\nMADERA_MIXER_ENUMS(SLIMTX2, MADERA_SLIMTX2MIX_INPUT_1_SOURCE);\nMADERA_MIXER_ENUMS(SLIMTX3, MADERA_SLIMTX3MIX_INPUT_1_SOURCE);\nMADERA_MIXER_ENUMS(SLIMTX4, MADERA_SLIMTX4MIX_INPUT_1_SOURCE);\nMADERA_MIXER_ENUMS(SLIMTX5, MADERA_SLIMTX5MIX_INPUT_1_SOURCE);\nMADERA_MIXER_ENUMS(SLIMTX6, MADERA_SLIMTX6MIX_INPUT_1_SOURCE);\nMADERA_MIXER_ENUMS(SLIMTX7, MADERA_SLIMTX7MIX_INPUT_1_SOURCE);\nMADERA_MIXER_ENUMS(SLIMTX8, MADERA_SLIMTX8MIX_INPUT_1_SOURCE);\n\nMADERA_MUX_ENUMS(SPD1TX1, MADERA_SPDIF1TX1MIX_INPUT_1_SOURCE);\nMADERA_MUX_ENUMS(SPD1TX2, MADERA_SPDIF1TX2MIX_INPUT_1_SOURCE);\n\nMADERA_MUX_ENUMS(ASRC1IN1L, MADERA_ASRC1_1LMIX_INPUT_1_SOURCE);\nMADERA_MUX_ENUMS(ASRC1IN1R, MADERA_ASRC1_1RMIX_INPUT_1_SOURCE);\nMADERA_MUX_ENUMS(ASRC1IN2L, MADERA_ASRC1_2LMIX_INPUT_1_SOURCE);\nMADERA_MUX_ENUMS(ASRC1IN2R, MADERA_ASRC1_2RMIX_INPUT_1_SOURCE);\n\nMADERA_MUX_ENUMS(ISRC1INT1, MADERA_ISRC1INT1MIX_INPUT_1_SOURCE);\nMADERA_MUX_ENUMS(ISRC1INT2, MADERA_ISRC1INT2MIX_INPUT_1_SOURCE);\n\nMADERA_MUX_ENUMS(ISRC1DEC1, MADERA_ISRC1DEC1MIX_INPUT_1_SOURCE);\nMADERA_MUX_ENUMS(ISRC1DEC2, MADERA_ISRC1DEC2MIX_INPUT_1_SOURCE);\n\nMADERA_MUX_ENUMS(ISRC2INT1, MADERA_ISRC2INT1MIX_INPUT_1_SOURCE);\nMADERA_MUX_ENUMS(ISRC2INT2, MADERA_ISRC2INT2MIX_INPUT_1_SOURCE);\n\nMADERA_MUX_ENUMS(ISRC2DEC1, MADERA_ISRC2DEC1MIX_INPUT_1_SOURCE);\nMADERA_MUX_ENUMS(ISRC2DEC2, MADERA_ISRC2DEC2MIX_INPUT_1_SOURCE);\n\nMADERA_MUX_ENUMS(DFC1, MADERA_DFC1MIX_INPUT_1_SOURCE);\nMADERA_MUX_ENUMS(DFC2, MADERA_DFC2MIX_INPUT_1_SOURCE);\nMADERA_MUX_ENUMS(DFC3, MADERA_DFC3MIX_INPUT_1_SOURCE);\nMADERA_MUX_ENUMS(DFC4, MADERA_DFC4MIX_INPUT_1_SOURCE);\nMADERA_MUX_ENUMS(DFC5, MADERA_DFC5MIX_INPUT_1_SOURCE);\nMADERA_MUX_ENUMS(DFC6, MADERA_DFC6MIX_INPUT_1_SOURCE);\nMADERA_MUX_ENUMS(DFC7, MADERA_DFC7MIX_INPUT_1_SOURCE);\nMADERA_MUX_ENUMS(DFC8, MADERA_DFC8MIX_INPUT_1_SOURCE);\n\nstatic const char * const cs47l92_aec_loopback_texts[] = {\n\t\"HPOUT1L\", \"HPOUT1R\", \"HPOUT2L\", \"HPOUT2R\", \"HPOUT3L\", \"HPOUT3R\",\n\t\"SPKDAT1L\", \"SPKDAT1R\",\n};\n\nstatic const unsigned int cs47l92_aec_loopback_values[] = {\n\t0, 1, 2, 3, 4, 5, 8, 9\n};\n\nstatic const struct soc_enum cs47l92_aec_loopback =\n\tSOC_VALUE_ENUM_SINGLE(MADERA_DAC_AEC_CONTROL_1,\n\t\t\t      MADERA_AEC1_LOOPBACK_SRC_SHIFT, 0xf,\n\t\t\t      ARRAY_SIZE(cs47l92_aec_loopback_texts),\n\t\t\t      cs47l92_aec_loopback_texts,\n\t\t\t      cs47l92_aec_loopback_values);\n\nstatic const struct snd_kcontrol_new cs47l92_aec_loopback_mux =\n\tSOC_DAPM_ENUM(\"AEC1 Loopback\", cs47l92_aec_loopback);\n\nstatic const struct snd_soc_dapm_widget cs47l92_dapm_widgets[] = {\nSND_SOC_DAPM_SUPPLY(\"SYSCLK\", MADERA_SYSTEM_CLOCK_1, MADERA_SYSCLK_ENA_SHIFT,\n\t\t    0, madera_sysclk_ev,\n\t\t    SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMU |\n\t\t    SND_SOC_DAPM_PRE_PMD | SND_SOC_DAPM_POST_PMD),\nSND_SOC_DAPM_SUPPLY(\"ASYNCCLK\", MADERA_ASYNC_CLOCK_1,\n\t\t    MADERA_ASYNC_CLK_ENA_SHIFT, 0, madera_clk_ev,\n\t\t    SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),\nSND_SOC_DAPM_SUPPLY(\"OPCLK\", MADERA_OUTPUT_SYSTEM_CLOCK,\n\t\t    MADERA_OPCLK_ENA_SHIFT, 0, NULL, 0),\nSND_SOC_DAPM_SUPPLY(\"ASYNCOPCLK\", MADERA_OUTPUT_ASYNC_CLOCK,\n\t\t    MADERA_OPCLK_ASYNC_ENA_SHIFT, 0, NULL, 0),\nSND_SOC_DAPM_SUPPLY(\"DSPCLK\", MADERA_DSP_CLOCK_1, MADERA_DSP_CLK_ENA_SHIFT,\n\t\t    0, madera_clk_ev,\n\t\t    SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),\n\nSND_SOC_DAPM_REGULATOR_SUPPLY(\"CPVDD1\", 20, 0),\nSND_SOC_DAPM_REGULATOR_SUPPLY(\"CPVDD2\", 20, 0),\nSND_SOC_DAPM_REGULATOR_SUPPLY(\"MICVDD\", 0, SND_SOC_DAPM_REGULATOR_BYPASS),\n\nSND_SOC_DAPM_SUPPLY(\"MICBIAS1\", MADERA_MIC_BIAS_CTRL_1,\n\t\t    MADERA_MICB1_ENA_SHIFT, 0, NULL, 0),\nSND_SOC_DAPM_SUPPLY(\"MICBIAS2\", MADERA_MIC_BIAS_CTRL_2,\n\t\t    MADERA_MICB1_ENA_SHIFT, 0, NULL, 0),\n\nSND_SOC_DAPM_SUPPLY(\"MICBIAS1A\", MADERA_MIC_BIAS_CTRL_5,\n\t\t    MADERA_MICB1A_ENA_SHIFT, 0, NULL, 0),\nSND_SOC_DAPM_SUPPLY(\"MICBIAS1B\", MADERA_MIC_BIAS_CTRL_5,\n\t\t    MADERA_MICB1B_ENA_SHIFT, 0, NULL, 0),\nSND_SOC_DAPM_SUPPLY(\"MICBIAS1C\", MADERA_MIC_BIAS_CTRL_5,\n\t\t    MADERA_MICB1C_ENA_SHIFT, 0, NULL, 0),\nSND_SOC_DAPM_SUPPLY(\"MICBIAS1D\", MADERA_MIC_BIAS_CTRL_5,\n\t\t    MADERA_MICB1D_ENA_SHIFT, 0, NULL, 0),\n\nSND_SOC_DAPM_SUPPLY(\"MICBIAS2A\", MADERA_MIC_BIAS_CTRL_6,\n\t\t    MADERA_MICB2A_ENA_SHIFT, 0, NULL, 0),\nSND_SOC_DAPM_SUPPLY(\"MICBIAS2B\", MADERA_MIC_BIAS_CTRL_6,\n\t\t    MADERA_MICB2B_ENA_SHIFT, 0, NULL, 0),\n\nSND_SOC_DAPM_SUPPLY(\"FXCLK\", SND_SOC_NOPM,\n\t\t    MADERA_DOM_GRP_FX, 0,\n\t\t    madera_domain_clk_ev,\n\t\t    SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),\nSND_SOC_DAPM_SUPPLY(\"ASRC1CLK\", SND_SOC_NOPM,\n\t\t    MADERA_DOM_GRP_ASRC1, 0,\n\t\t    madera_domain_clk_ev,\n\t\t    SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),\nSND_SOC_DAPM_SUPPLY(\"ISRC1CLK\", SND_SOC_NOPM,\n\t\t    MADERA_DOM_GRP_ISRC1, 0,\n\t\t    madera_domain_clk_ev,\n\t\t    SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),\nSND_SOC_DAPM_SUPPLY(\"ISRC2CLK\", SND_SOC_NOPM,\n\t\t    MADERA_DOM_GRP_ISRC2, 0,\n\t\t    madera_domain_clk_ev,\n\t\t    SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),\nSND_SOC_DAPM_SUPPLY(\"OUTCLK\", SND_SOC_NOPM,\n\t\t    MADERA_DOM_GRP_OUT, 0,\n\t\t    cs47l92_outclk_ev,\n\t\t    SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),\nSND_SOC_DAPM_SUPPLY(\"SPDCLK\", SND_SOC_NOPM,\n\t\t    MADERA_DOM_GRP_SPD, 0,\n\t\t    madera_domain_clk_ev,\n\t\t    SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),\nSND_SOC_DAPM_SUPPLY(\"DSP1CLK\", SND_SOC_NOPM,\n\t\t    MADERA_DOM_GRP_DSP1, 0,\n\t\t    madera_domain_clk_ev,\n\t\t    SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),\nSND_SOC_DAPM_SUPPLY(\"AIF1TXCLK\", SND_SOC_NOPM,\n\t\t    MADERA_DOM_GRP_AIF1, 0,\n\t\t    madera_domain_clk_ev,\n\t\t    SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),\nSND_SOC_DAPM_SUPPLY(\"AIF2TXCLK\", SND_SOC_NOPM,\n\t\t    MADERA_DOM_GRP_AIF2, 0,\n\t\t    madera_domain_clk_ev,\n\t\t    SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),\nSND_SOC_DAPM_SUPPLY(\"AIF3TXCLK\", SND_SOC_NOPM,\n\t\t    MADERA_DOM_GRP_AIF3, 0,\n\t\t    madera_domain_clk_ev,\n\t\t    SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),\nSND_SOC_DAPM_SUPPLY(\"SLIMBUSCLK\", SND_SOC_NOPM,\n\t\t    MADERA_DOM_GRP_SLIMBUS, 0,\n\t\t    madera_domain_clk_ev,\n\t\t    SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),\nSND_SOC_DAPM_SUPPLY(\"PWMCLK\", SND_SOC_NOPM,\n\t\t    MADERA_DOM_GRP_PWM, 0,\n\t\t    madera_domain_clk_ev,\n\t\t    SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),\nSND_SOC_DAPM_SUPPLY(\"DFCCLK\", SND_SOC_NOPM,\n\t\t    MADERA_DOM_GRP_DFC, 0,\n\t\t    madera_domain_clk_ev,\n\t\t    SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),\n\nSND_SOC_DAPM_SIGGEN(\"TONE\"),\nSND_SOC_DAPM_SIGGEN(\"NOISE\"),\n\nSND_SOC_DAPM_INPUT(\"IN1ALN\"),\nSND_SOC_DAPM_INPUT(\"IN1ALP\"),\nSND_SOC_DAPM_INPUT(\"IN1BLN\"),\nSND_SOC_DAPM_INPUT(\"IN1BLP\"),\nSND_SOC_DAPM_INPUT(\"IN1ARN\"),\nSND_SOC_DAPM_INPUT(\"IN1ARP\"),\nSND_SOC_DAPM_INPUT(\"IN1BR\"),\nSND_SOC_DAPM_INPUT(\"IN2ALN\"),\nSND_SOC_DAPM_INPUT(\"IN2ALP\"),\nSND_SOC_DAPM_INPUT(\"IN2BL\"),\nSND_SOC_DAPM_INPUT(\"IN2ARN\"),\nSND_SOC_DAPM_INPUT(\"IN2ARP\"),\nSND_SOC_DAPM_INPUT(\"IN2BR\"),\n\nSND_SOC_DAPM_MUX(\"IN1L Analog Mux\", SND_SOC_NOPM, 0, 0, &madera_inmux[0]),\nSND_SOC_DAPM_MUX(\"IN1R Analog Mux\", SND_SOC_NOPM, 0, 0, &madera_inmux[1]),\nSND_SOC_DAPM_MUX(\"IN2L Analog Mux\", SND_SOC_NOPM, 0, 0, &madera_inmux[2]),\nSND_SOC_DAPM_MUX(\"IN2R Analog Mux\", SND_SOC_NOPM, 0, 0, &madera_inmux[3]),\n\nSND_SOC_DAPM_MUX(\"IN1L Mode\", SND_SOC_NOPM, 0, 0, &madera_inmode[0]),\nSND_SOC_DAPM_MUX(\"IN1R Mode\", SND_SOC_NOPM, 0, 0, &madera_inmode[0]),\n\nSND_SOC_DAPM_MUX(\"IN2L Mode\", SND_SOC_NOPM, 0, 0, &madera_inmode[1]),\nSND_SOC_DAPM_MUX(\"IN2R Mode\", SND_SOC_NOPM, 0, 0, &madera_inmode[1]),\n\nSND_SOC_DAPM_DEMUX(\"OUT3 Demux\", SND_SOC_NOPM, 0, 0, &cs47l92_outdemux),\nSND_SOC_DAPM_MUX(\"OUT3 Mono Mux\", SND_SOC_NOPM, 0, 0, &cs47l92_outdemux),\n\nSND_SOC_DAPM_OUTPUT(\"DRC1 Signal Activity\"),\nSND_SOC_DAPM_OUTPUT(\"DRC2 Signal Activity\"),\n\nSND_SOC_DAPM_PGA(\"PWM1 Driver\", MADERA_PWM_DRIVE_1, MADERA_PWM1_ENA_SHIFT,\n\t\t 0, NULL, 0),\nSND_SOC_DAPM_PGA(\"PWM2 Driver\", MADERA_PWM_DRIVE_1, MADERA_PWM2_ENA_SHIFT,\n\t\t 0, NULL, 0),\n\nSND_SOC_DAPM_AIF_OUT(\"AIF1TX1\", NULL, 0,\n\t\t     MADERA_AIF1_TX_ENABLES, MADERA_AIF1TX1_ENA_SHIFT, 0),\nSND_SOC_DAPM_AIF_OUT(\"AIF1TX2\", NULL, 1,\n\t\t     MADERA_AIF1_TX_ENABLES, MADERA_AIF1TX2_ENA_SHIFT, 0),\nSND_SOC_DAPM_AIF_OUT(\"AIF1TX3\", NULL, 2,\n\t\t     MADERA_AIF1_TX_ENABLES, MADERA_AIF1TX3_ENA_SHIFT, 0),\nSND_SOC_DAPM_AIF_OUT(\"AIF1TX4\", NULL, 3,\n\t\t     MADERA_AIF1_TX_ENABLES, MADERA_AIF1TX4_ENA_SHIFT, 0),\nSND_SOC_DAPM_AIF_OUT(\"AIF1TX5\", NULL, 4,\n\t\t     MADERA_AIF1_TX_ENABLES, MADERA_AIF1TX5_ENA_SHIFT, 0),\nSND_SOC_DAPM_AIF_OUT(\"AIF1TX6\", NULL, 5,\n\t\t     MADERA_AIF1_TX_ENABLES, MADERA_AIF1TX6_ENA_SHIFT, 0),\nSND_SOC_DAPM_AIF_OUT(\"AIF1TX7\", NULL, 6,\n\t\t     MADERA_AIF1_TX_ENABLES, MADERA_AIF1TX7_ENA_SHIFT, 0),\nSND_SOC_DAPM_AIF_OUT(\"AIF1TX8\", NULL, 7,\n\t\t     MADERA_AIF1_TX_ENABLES, MADERA_AIF1TX8_ENA_SHIFT, 0),\n\nSND_SOC_DAPM_AIF_OUT(\"AIF2TX1\", NULL, 0,\n\t\t     MADERA_AIF2_TX_ENABLES, MADERA_AIF2TX1_ENA_SHIFT, 0),\nSND_SOC_DAPM_AIF_OUT(\"AIF2TX2\", NULL, 1,\n\t\t     MADERA_AIF2_TX_ENABLES, MADERA_AIF2TX2_ENA_SHIFT, 0),\nSND_SOC_DAPM_AIF_OUT(\"AIF2TX3\", NULL, 2,\n\t\t     MADERA_AIF2_TX_ENABLES, MADERA_AIF2TX3_ENA_SHIFT, 0),\nSND_SOC_DAPM_AIF_OUT(\"AIF2TX4\", NULL, 3,\n\t\t     MADERA_AIF2_TX_ENABLES, MADERA_AIF2TX4_ENA_SHIFT, 0),\nSND_SOC_DAPM_AIF_OUT(\"AIF2TX5\", NULL, 4,\n\t\t     MADERA_AIF2_TX_ENABLES, MADERA_AIF2TX5_ENA_SHIFT, 0),\nSND_SOC_DAPM_AIF_OUT(\"AIF2TX6\", NULL, 5,\n\t\t     MADERA_AIF2_TX_ENABLES, MADERA_AIF2TX6_ENA_SHIFT, 0),\nSND_SOC_DAPM_AIF_OUT(\"AIF2TX7\", NULL, 6,\n\t\t     MADERA_AIF2_TX_ENABLES, MADERA_AIF2TX7_ENA_SHIFT, 0),\nSND_SOC_DAPM_AIF_OUT(\"AIF2TX8\", NULL, 7,\n\t\t     MADERA_AIF2_TX_ENABLES, MADERA_AIF2TX8_ENA_SHIFT, 0),\n\nSND_SOC_DAPM_AIF_OUT(\"SLIMTX1\", NULL, 0,\n\t\t     MADERA_SLIMBUS_TX_CHANNEL_ENABLE,\n\t\t     MADERA_SLIMTX1_ENA_SHIFT, 0),\nSND_SOC_DAPM_AIF_OUT(\"SLIMTX2\", NULL, 1,\n\t\t     MADERA_SLIMBUS_TX_CHANNEL_ENABLE,\n\t\t     MADERA_SLIMTX2_ENA_SHIFT, 0),\nSND_SOC_DAPM_AIF_OUT(\"SLIMTX3\", NULL, 2,\n\t\t     MADERA_SLIMBUS_TX_CHANNEL_ENABLE,\n\t\t     MADERA_SLIMTX3_ENA_SHIFT, 0),\nSND_SOC_DAPM_AIF_OUT(\"SLIMTX4\", NULL, 3,\n\t\t     MADERA_SLIMBUS_TX_CHANNEL_ENABLE,\n\t\t     MADERA_SLIMTX4_ENA_SHIFT, 0),\nSND_SOC_DAPM_AIF_OUT(\"SLIMTX5\", NULL, 4,\n\t\t     MADERA_SLIMBUS_TX_CHANNEL_ENABLE,\n\t\t     MADERA_SLIMTX5_ENA_SHIFT, 0),\nSND_SOC_DAPM_AIF_OUT(\"SLIMTX6\", NULL, 5,\n\t\t     MADERA_SLIMBUS_TX_CHANNEL_ENABLE,\n\t\t     MADERA_SLIMTX6_ENA_SHIFT, 0),\nSND_SOC_DAPM_AIF_OUT(\"SLIMTX7\", NULL, 6,\n\t\t     MADERA_SLIMBUS_TX_CHANNEL_ENABLE,\n\t\t     MADERA_SLIMTX7_ENA_SHIFT, 0),\nSND_SOC_DAPM_AIF_OUT(\"SLIMTX8\", NULL, 7,\n\t\t     MADERA_SLIMBUS_TX_CHANNEL_ENABLE,\n\t\t     MADERA_SLIMTX8_ENA_SHIFT, 0),\n\nSND_SOC_DAPM_AIF_OUT(\"AIF3TX1\", NULL, 0,\n\t\t     MADERA_AIF3_TX_ENABLES, MADERA_AIF3TX1_ENA_SHIFT, 0),\nSND_SOC_DAPM_AIF_OUT(\"AIF3TX2\", NULL, 1,\n\t\t     MADERA_AIF3_TX_ENABLES, MADERA_AIF3TX2_ENA_SHIFT, 0),\nSND_SOC_DAPM_AIF_OUT(\"AIF3TX3\", NULL, 2,\n\t\t     MADERA_AIF3_TX_ENABLES, MADERA_AIF3TX3_ENA_SHIFT, 0),\nSND_SOC_DAPM_AIF_OUT(\"AIF3TX4\", NULL, 3,\n\t\t     MADERA_AIF3_TX_ENABLES, MADERA_AIF3TX4_ENA_SHIFT, 0),\n\nSND_SOC_DAPM_PGA_E(\"OUT1L\", SND_SOC_NOPM,\n\t\t   MADERA_OUT1L_ENA_SHIFT, 0, NULL, 0, madera_hp_ev,\n\t\t   SND_SOC_DAPM_PRE_PMD | SND_SOC_DAPM_POST_PMD |\n\t\t   SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMU),\nSND_SOC_DAPM_PGA_E(\"OUT1R\", SND_SOC_NOPM,\n\t\t   MADERA_OUT1R_ENA_SHIFT, 0, NULL, 0, madera_hp_ev,\n\t\t   SND_SOC_DAPM_PRE_PMD | SND_SOC_DAPM_POST_PMD |\n\t\t   SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMU),\nSND_SOC_DAPM_PGA_E(\"OUT2L\", SND_SOC_NOPM,\n\t\t   MADERA_OUT2L_ENA_SHIFT, 0, NULL, 0, madera_hp_ev,\n\t\t   SND_SOC_DAPM_PRE_PMD | SND_SOC_DAPM_POST_PMD |\n\t\t   SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMU),\nSND_SOC_DAPM_PGA_E(\"OUT2R\", SND_SOC_NOPM,\n\t\t   MADERA_OUT2R_ENA_SHIFT, 0, NULL, 0, madera_hp_ev,\n\t\t   SND_SOC_DAPM_PRE_PMD | SND_SOC_DAPM_POST_PMD |\n\t\t   SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMU),\nSND_SOC_DAPM_PGA_E(\"OUT3L\", MADERA_OUTPUT_ENABLES_1,\n\t\t   MADERA_OUT3L_ENA_SHIFT, 0, NULL, 0, madera_out_ev,\n\t\t   SND_SOC_DAPM_PRE_PMD | SND_SOC_DAPM_POST_PMD |\n\t\t   SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMU),\nSND_SOC_DAPM_PGA_E(\"OUT3R\", MADERA_OUTPUT_ENABLES_1,\n\t\t   MADERA_OUT3R_ENA_SHIFT, 0, NULL, 0, madera_out_ev,\n\t\t   SND_SOC_DAPM_PRE_PMD | SND_SOC_DAPM_POST_PMD |\n\t\t   SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMU),\nSND_SOC_DAPM_PGA_E(\"OUT5L\", MADERA_OUTPUT_ENABLES_1,\n\t\t   MADERA_OUT5L_ENA_SHIFT, 0, NULL, 0, madera_out_ev,\n\t\t   SND_SOC_DAPM_PRE_PMD | SND_SOC_DAPM_POST_PMU),\nSND_SOC_DAPM_PGA_E(\"OUT5R\", MADERA_OUTPUT_ENABLES_1,\n\t\t   MADERA_OUT5R_ENA_SHIFT, 0, NULL, 0, madera_out_ev,\n\t\t   SND_SOC_DAPM_PRE_PMD | SND_SOC_DAPM_POST_PMU),\n\nSND_SOC_DAPM_PGA(\"SPD1TX1\", MADERA_SPD1_TX_CONTROL,\n\t\t MADERA_SPD1_VAL1_SHIFT, 0, NULL, 0),\nSND_SOC_DAPM_PGA(\"SPD1TX2\", MADERA_SPD1_TX_CONTROL,\n\t\t MADERA_SPD1_VAL2_SHIFT, 0, NULL, 0),\nSND_SOC_DAPM_OUT_DRV(\"SPD1\", MADERA_SPD1_TX_CONTROL,\n\t\t     MADERA_SPD1_ENA_SHIFT, 0, NULL, 0),\n\n \n\nSND_SOC_DAPM_PGA(\"Noise Generator\", MADERA_COMFORT_NOISE_GENERATOR,\n\t\t MADERA_NOISE_GEN_ENA_SHIFT, 0, NULL, 0),\n\nSND_SOC_DAPM_PGA(\"Tone Generator 1\", MADERA_TONE_GENERATOR_1,\n\t\t MADERA_TONE1_ENA_SHIFT, 0, NULL, 0),\nSND_SOC_DAPM_PGA(\"Tone Generator 2\", MADERA_TONE_GENERATOR_1,\n\t\t MADERA_TONE2_ENA_SHIFT, 0, NULL, 0),\n\nSND_SOC_DAPM_SIGGEN(\"HAPTICS\"),\n\nSND_SOC_DAPM_MUX(\"AEC1 Loopback\", MADERA_DAC_AEC_CONTROL_1,\n\t\t MADERA_AEC1_LOOPBACK_ENA_SHIFT, 0,\n\t\t &cs47l92_aec_loopback_mux),\n\nSND_SOC_DAPM_PGA_E(\"IN1L\", MADERA_INPUT_ENABLES, MADERA_IN1L_ENA_SHIFT,\n\t\t   0, NULL, 0, madera_in_ev,\n\t\t   SND_SOC_DAPM_PRE_PMD | SND_SOC_DAPM_POST_PMD |\n\t\t   SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMU),\nSND_SOC_DAPM_PGA_E(\"IN1R\", MADERA_INPUT_ENABLES, MADERA_IN1R_ENA_SHIFT,\n\t\t   0, NULL, 0, madera_in_ev,\n\t\t   SND_SOC_DAPM_PRE_PMD | SND_SOC_DAPM_POST_PMD |\n\t\t   SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMU),\nSND_SOC_DAPM_PGA_E(\"IN2L\", MADERA_INPUT_ENABLES, MADERA_IN2L_ENA_SHIFT,\n\t\t   0, NULL, 0, madera_in_ev,\n\t\t   SND_SOC_DAPM_PRE_PMD | SND_SOC_DAPM_POST_PMD |\n\t\t   SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMU),\nSND_SOC_DAPM_PGA_E(\"IN2R\", MADERA_INPUT_ENABLES, MADERA_IN2R_ENA_SHIFT,\n\t\t   0, NULL, 0, madera_in_ev,\n\t\t   SND_SOC_DAPM_PRE_PMD | SND_SOC_DAPM_POST_PMD |\n\t\t   SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMU),\nSND_SOC_DAPM_PGA_E(\"IN3L\", MADERA_INPUT_ENABLES, MADERA_IN3L_ENA_SHIFT,\n\t\t   0, NULL, 0, madera_in_ev,\n\t\t   SND_SOC_DAPM_PRE_PMD | SND_SOC_DAPM_POST_PMD |\n\t\t   SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMU),\nSND_SOC_DAPM_PGA_E(\"IN3R\", MADERA_INPUT_ENABLES, MADERA_IN3R_ENA_SHIFT,\n\t\t   0, NULL, 0, madera_in_ev,\n\t\t   SND_SOC_DAPM_PRE_PMD | SND_SOC_DAPM_POST_PMD |\n\t\t   SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMU),\nSND_SOC_DAPM_PGA_E(\"IN4L\", MADERA_INPUT_ENABLES, MADERA_IN4L_ENA_SHIFT,\n\t\t   0, NULL, 0, madera_in_ev,\n\t\t   SND_SOC_DAPM_PRE_PMD | SND_SOC_DAPM_POST_PMD |\n\t\t   SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMU),\nSND_SOC_DAPM_PGA_E(\"IN4R\", MADERA_INPUT_ENABLES, MADERA_IN4R_ENA_SHIFT,\n\t\t   0, NULL, 0, madera_in_ev,\n\t\t   SND_SOC_DAPM_PRE_PMD | SND_SOC_DAPM_POST_PMD |\n\t\t   SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMU),\n\nSND_SOC_DAPM_AIF_IN(\"AIF1RX1\", NULL, 0,\n\t\t    MADERA_AIF1_RX_ENABLES, MADERA_AIF1RX1_ENA_SHIFT, 0),\nSND_SOC_DAPM_AIF_IN(\"AIF1RX2\", NULL, 1,\n\t\t    MADERA_AIF1_RX_ENABLES, MADERA_AIF1RX2_ENA_SHIFT, 0),\nSND_SOC_DAPM_AIF_IN(\"AIF1RX3\", NULL, 2,\n\t\t    MADERA_AIF1_RX_ENABLES, MADERA_AIF1RX3_ENA_SHIFT, 0),\nSND_SOC_DAPM_AIF_IN(\"AIF1RX4\", NULL, 3,\n\t\t    MADERA_AIF1_RX_ENABLES, MADERA_AIF1RX4_ENA_SHIFT, 0),\nSND_SOC_DAPM_AIF_IN(\"AIF1RX5\", NULL, 4,\n\t\t    MADERA_AIF1_RX_ENABLES, MADERA_AIF1RX5_ENA_SHIFT, 0),\nSND_SOC_DAPM_AIF_IN(\"AIF1RX6\", NULL, 5,\n\t\t    MADERA_AIF1_RX_ENABLES, MADERA_AIF1RX6_ENA_SHIFT, 0),\nSND_SOC_DAPM_AIF_IN(\"AIF1RX7\", NULL, 6,\n\t\t    MADERA_AIF1_RX_ENABLES, MADERA_AIF1RX7_ENA_SHIFT, 0),\nSND_SOC_DAPM_AIF_IN(\"AIF1RX8\", NULL, 7,\n\t\t    MADERA_AIF1_RX_ENABLES, MADERA_AIF1RX8_ENA_SHIFT, 0),\n\nSND_SOC_DAPM_AIF_IN(\"AIF2RX1\", NULL, 0,\n\t\t    MADERA_AIF2_RX_ENABLES, MADERA_AIF2RX1_ENA_SHIFT, 0),\nSND_SOC_DAPM_AIF_IN(\"AIF2RX2\", NULL, 1,\n\t\t    MADERA_AIF2_RX_ENABLES, MADERA_AIF2RX2_ENA_SHIFT, 0),\nSND_SOC_DAPM_AIF_IN(\"AIF2RX3\", NULL, 2,\n\t\t    MADERA_AIF2_RX_ENABLES, MADERA_AIF2RX3_ENA_SHIFT, 0),\nSND_SOC_DAPM_AIF_IN(\"AIF2RX4\", NULL, 3,\n\t\t    MADERA_AIF2_RX_ENABLES, MADERA_AIF2RX4_ENA_SHIFT, 0),\nSND_SOC_DAPM_AIF_IN(\"AIF2RX5\", NULL, 4,\n\t\t    MADERA_AIF2_RX_ENABLES, MADERA_AIF2RX5_ENA_SHIFT, 0),\nSND_SOC_DAPM_AIF_IN(\"AIF2RX6\", NULL, 5,\n\t\t    MADERA_AIF2_RX_ENABLES, MADERA_AIF2RX6_ENA_SHIFT, 0),\nSND_SOC_DAPM_AIF_IN(\"AIF2RX7\", NULL, 6,\n\t\t    MADERA_AIF2_RX_ENABLES, MADERA_AIF2RX7_ENA_SHIFT, 0),\nSND_SOC_DAPM_AIF_IN(\"AIF2RX8\", NULL, 7,\n\t\t    MADERA_AIF2_RX_ENABLES, MADERA_AIF2RX8_ENA_SHIFT, 0),\n\nSND_SOC_DAPM_AIF_IN(\"AIF3RX1\", NULL, 0,\n\t\t    MADERA_AIF3_RX_ENABLES, MADERA_AIF3RX1_ENA_SHIFT, 0),\nSND_SOC_DAPM_AIF_IN(\"AIF3RX2\", NULL, 1,\n\t\t    MADERA_AIF3_RX_ENABLES, MADERA_AIF3RX2_ENA_SHIFT, 0),\nSND_SOC_DAPM_AIF_IN(\"AIF3RX3\", NULL, 2,\n\t\t    MADERA_AIF3_RX_ENABLES, MADERA_AIF3RX3_ENA_SHIFT, 0),\nSND_SOC_DAPM_AIF_IN(\"AIF3RX4\", NULL, 3,\n\t\t    MADERA_AIF3_RX_ENABLES, MADERA_AIF3RX4_ENA_SHIFT, 0),\n\nSND_SOC_DAPM_AIF_IN(\"SLIMRX1\", NULL, 0, MADERA_SLIMBUS_RX_CHANNEL_ENABLE,\n\t\t    MADERA_SLIMRX1_ENA_SHIFT, 0),\nSND_SOC_DAPM_AIF_IN(\"SLIMRX2\", NULL, 1, MADERA_SLIMBUS_RX_CHANNEL_ENABLE,\n\t\t    MADERA_SLIMRX2_ENA_SHIFT, 0),\nSND_SOC_DAPM_AIF_IN(\"SLIMRX3\", NULL, 2, MADERA_SLIMBUS_RX_CHANNEL_ENABLE,\n\t\t    MADERA_SLIMRX3_ENA_SHIFT, 0),\nSND_SOC_DAPM_AIF_IN(\"SLIMRX4\", NULL, 3, MADERA_SLIMBUS_RX_CHANNEL_ENABLE,\n\t\t    MADERA_SLIMRX4_ENA_SHIFT, 0),\nSND_SOC_DAPM_AIF_IN(\"SLIMRX5\", NULL, 4, MADERA_SLIMBUS_RX_CHANNEL_ENABLE,\n\t\t    MADERA_SLIMRX5_ENA_SHIFT, 0),\nSND_SOC_DAPM_AIF_IN(\"SLIMRX6\", NULL, 5, MADERA_SLIMBUS_RX_CHANNEL_ENABLE,\n\t\t    MADERA_SLIMRX6_ENA_SHIFT, 0),\nSND_SOC_DAPM_AIF_IN(\"SLIMRX7\", NULL, 6, MADERA_SLIMBUS_RX_CHANNEL_ENABLE,\n\t\t    MADERA_SLIMRX7_ENA_SHIFT, 0),\nSND_SOC_DAPM_AIF_IN(\"SLIMRX8\", NULL, 7, MADERA_SLIMBUS_RX_CHANNEL_ENABLE,\n\t\t    MADERA_SLIMRX8_ENA_SHIFT, 0),\n\nSND_SOC_DAPM_PGA(\"EQ1\", MADERA_EQ1_1, MADERA_EQ1_ENA_SHIFT, 0, NULL, 0),\nSND_SOC_DAPM_PGA(\"EQ2\", MADERA_EQ2_1, MADERA_EQ2_ENA_SHIFT, 0, NULL, 0),\nSND_SOC_DAPM_PGA(\"EQ3\", MADERA_EQ3_1, MADERA_EQ3_ENA_SHIFT, 0, NULL, 0),\nSND_SOC_DAPM_PGA(\"EQ4\", MADERA_EQ4_1, MADERA_EQ4_ENA_SHIFT, 0, NULL, 0),\n\nSND_SOC_DAPM_PGA(\"DRC1L\", MADERA_DRC1_CTRL1, MADERA_DRC1L_ENA_SHIFT, 0,\n\t\t NULL, 0),\nSND_SOC_DAPM_PGA(\"DRC1R\", MADERA_DRC1_CTRL1, MADERA_DRC1R_ENA_SHIFT, 0,\n\t\t NULL, 0),\nSND_SOC_DAPM_PGA(\"DRC2L\", MADERA_DRC2_CTRL1, MADERA_DRC2L_ENA_SHIFT, 0,\n\t\t NULL, 0),\nSND_SOC_DAPM_PGA(\"DRC2R\", MADERA_DRC2_CTRL1, MADERA_DRC2R_ENA_SHIFT, 0,\n\t\t NULL, 0),\n\nSND_SOC_DAPM_PGA(\"LHPF1\", MADERA_HPLPF1_1, MADERA_LHPF1_ENA_SHIFT, 0,\n\t\t NULL, 0),\nSND_SOC_DAPM_PGA(\"LHPF2\", MADERA_HPLPF2_1, MADERA_LHPF2_ENA_SHIFT, 0,\n\t\t NULL, 0),\nSND_SOC_DAPM_PGA(\"LHPF3\", MADERA_HPLPF3_1, MADERA_LHPF3_ENA_SHIFT, 0,\n\t\t NULL, 0),\nSND_SOC_DAPM_PGA(\"LHPF4\", MADERA_HPLPF4_1, MADERA_LHPF4_ENA_SHIFT, 0,\n\t\t NULL, 0),\n\nSND_SOC_DAPM_PGA(\"ASRC1IN1L\", MADERA_ASRC1_ENABLE,\n\t\t MADERA_ASRC1_IN1L_ENA_SHIFT, 0, NULL, 0),\nSND_SOC_DAPM_PGA(\"ASRC1IN1R\", MADERA_ASRC1_ENABLE,\n\t\t MADERA_ASRC1_IN1R_ENA_SHIFT, 0, NULL, 0),\nSND_SOC_DAPM_PGA(\"ASRC1IN2L\", MADERA_ASRC1_ENABLE,\n\t\t MADERA_ASRC1_IN2L_ENA_SHIFT, 0, NULL, 0),\nSND_SOC_DAPM_PGA(\"ASRC1IN2R\", MADERA_ASRC1_ENABLE,\n\t\t MADERA_ASRC1_IN2R_ENA_SHIFT, 0, NULL, 0),\n\nSND_SOC_DAPM_PGA(\"ISRC1DEC1\", MADERA_ISRC_1_CTRL_3,\n\t\t MADERA_ISRC1_DEC1_ENA_SHIFT, 0, NULL, 0),\nSND_SOC_DAPM_PGA(\"ISRC1DEC2\", MADERA_ISRC_1_CTRL_3,\n\t\t MADERA_ISRC1_DEC2_ENA_SHIFT, 0, NULL, 0),\n\nSND_SOC_DAPM_PGA(\"ISRC1INT1\", MADERA_ISRC_1_CTRL_3,\n\t\t MADERA_ISRC1_INT1_ENA_SHIFT, 0, NULL, 0),\nSND_SOC_DAPM_PGA(\"ISRC1INT2\", MADERA_ISRC_1_CTRL_3,\n\t\t MADERA_ISRC1_INT2_ENA_SHIFT, 0, NULL, 0),\n\nSND_SOC_DAPM_PGA(\"ISRC2DEC1\", MADERA_ISRC_2_CTRL_3,\n\t\t MADERA_ISRC2_DEC1_ENA_SHIFT, 0, NULL, 0),\nSND_SOC_DAPM_PGA(\"ISRC2DEC2\", MADERA_ISRC_2_CTRL_3,\n\t\t MADERA_ISRC2_DEC2_ENA_SHIFT, 0, NULL, 0),\n\nSND_SOC_DAPM_PGA(\"ISRC2INT1\", MADERA_ISRC_2_CTRL_3,\n\t\t MADERA_ISRC2_INT1_ENA_SHIFT, 0, NULL, 0),\nSND_SOC_DAPM_PGA(\"ISRC2INT2\", MADERA_ISRC_2_CTRL_3,\n\t\t MADERA_ISRC2_INT2_ENA_SHIFT, 0, NULL, 0),\n\nWM_ADSP2(\"DSP1\", 0, cs47l92_adsp_power_ev),\n\n \n\nSND_SOC_DAPM_PGA(\"DFC1\", MADERA_DFC1_CTRL, MADERA_DFC1_ENA_SHIFT, 0, NULL, 0),\nSND_SOC_DAPM_PGA(\"DFC2\", MADERA_DFC2_CTRL, MADERA_DFC1_ENA_SHIFT, 0, NULL, 0),\nSND_SOC_DAPM_PGA(\"DFC3\", MADERA_DFC3_CTRL, MADERA_DFC1_ENA_SHIFT, 0, NULL, 0),\nSND_SOC_DAPM_PGA(\"DFC4\", MADERA_DFC4_CTRL, MADERA_DFC1_ENA_SHIFT, 0, NULL, 0),\nSND_SOC_DAPM_PGA(\"DFC5\", MADERA_DFC5_CTRL, MADERA_DFC1_ENA_SHIFT, 0, NULL, 0),\nSND_SOC_DAPM_PGA(\"DFC6\", MADERA_DFC6_CTRL, MADERA_DFC1_ENA_SHIFT, 0, NULL, 0),\nSND_SOC_DAPM_PGA(\"DFC7\", MADERA_DFC7_CTRL, MADERA_DFC1_ENA_SHIFT, 0, NULL, 0),\nSND_SOC_DAPM_PGA(\"DFC8\", MADERA_DFC8_CTRL, MADERA_DFC1_ENA_SHIFT, 0, NULL, 0),\n\nMADERA_MIXER_WIDGETS(EQ1, \"EQ1\"),\nMADERA_MIXER_WIDGETS(EQ2, \"EQ2\"),\nMADERA_MIXER_WIDGETS(EQ3, \"EQ3\"),\nMADERA_MIXER_WIDGETS(EQ4, \"EQ4\"),\n\nMADERA_MIXER_WIDGETS(DRC1L, \"DRC1L\"),\nMADERA_MIXER_WIDGETS(DRC1R, \"DRC1R\"),\nMADERA_MIXER_WIDGETS(DRC2L, \"DRC2L\"),\nMADERA_MIXER_WIDGETS(DRC2R, \"DRC2R\"),\n\nSND_SOC_DAPM_SWITCH(\"DRC1 Activity Output\", SND_SOC_NOPM, 0, 0,\n\t\t    &madera_drc_activity_output_mux[0]),\nSND_SOC_DAPM_SWITCH(\"DRC2 Activity Output\", SND_SOC_NOPM, 0, 0,\n\t\t    &madera_drc_activity_output_mux[1]),\n\nMADERA_MIXER_WIDGETS(LHPF1, \"LHPF1\"),\nMADERA_MIXER_WIDGETS(LHPF2, \"LHPF2\"),\nMADERA_MIXER_WIDGETS(LHPF3, \"LHPF3\"),\nMADERA_MIXER_WIDGETS(LHPF4, \"LHPF4\"),\n\nMADERA_MIXER_WIDGETS(PWM1, \"PWM1\"),\nMADERA_MIXER_WIDGETS(PWM2, \"PWM2\"),\n\nMADERA_MIXER_WIDGETS(OUT1L, \"HPOUT1L\"),\nMADERA_MIXER_WIDGETS(OUT1R, \"HPOUT1R\"),\nMADERA_MIXER_WIDGETS(OUT2L, \"HPOUT2L\"),\nMADERA_MIXER_WIDGETS(OUT2R, \"HPOUT2R\"),\nMADERA_MIXER_WIDGETS(OUT3L, \"HPOUT3L\"),\nMADERA_MIXER_WIDGETS(OUT3R, \"HPOUT3R\"),\nMADERA_MIXER_WIDGETS(SPKDAT1L, \"SPKDAT1L\"),\nMADERA_MIXER_WIDGETS(SPKDAT1R, \"SPKDAT1R\"),\n\nMADERA_MIXER_WIDGETS(AIF1TX1, \"AIF1TX1\"),\nMADERA_MIXER_WIDGETS(AIF1TX2, \"AIF1TX2\"),\nMADERA_MIXER_WIDGETS(AIF1TX3, \"AIF1TX3\"),\nMADERA_MIXER_WIDGETS(AIF1TX4, \"AIF1TX4\"),\nMADERA_MIXER_WIDGETS(AIF1TX5, \"AIF1TX5\"),\nMADERA_MIXER_WIDGETS(AIF1TX6, \"AIF1TX6\"),\nMADERA_MIXER_WIDGETS(AIF1TX7, \"AIF1TX7\"),\nMADERA_MIXER_WIDGETS(AIF1TX8, \"AIF1TX8\"),\n\nMADERA_MIXER_WIDGETS(AIF2TX1, \"AIF2TX1\"),\nMADERA_MIXER_WIDGETS(AIF2TX2, \"AIF2TX2\"),\nMADERA_MIXER_WIDGETS(AIF2TX3, \"AIF2TX3\"),\nMADERA_MIXER_WIDGETS(AIF2TX4, \"AIF2TX4\"),\nMADERA_MIXER_WIDGETS(AIF2TX5, \"AIF2TX5\"),\nMADERA_MIXER_WIDGETS(AIF2TX6, \"AIF2TX6\"),\nMADERA_MIXER_WIDGETS(AIF2TX7, \"AIF2TX7\"),\nMADERA_MIXER_WIDGETS(AIF2TX8, \"AIF2TX8\"),\n\nMADERA_MIXER_WIDGETS(AIF3TX1, \"AIF3TX1\"),\nMADERA_MIXER_WIDGETS(AIF3TX2, \"AIF3TX2\"),\nMADERA_MIXER_WIDGETS(AIF3TX3, \"AIF3TX3\"),\nMADERA_MIXER_WIDGETS(AIF3TX4, \"AIF3TX4\"),\n\nMADERA_MIXER_WIDGETS(SLIMTX1, \"SLIMTX1\"),\nMADERA_MIXER_WIDGETS(SLIMTX2, \"SLIMTX2\"),\nMADERA_MIXER_WIDGETS(SLIMTX3, \"SLIMTX3\"),\nMADERA_MIXER_WIDGETS(SLIMTX4, \"SLIMTX4\"),\nMADERA_MIXER_WIDGETS(SLIMTX5, \"SLIMTX5\"),\nMADERA_MIXER_WIDGETS(SLIMTX6, \"SLIMTX6\"),\nMADERA_MIXER_WIDGETS(SLIMTX7, \"SLIMTX7\"),\nMADERA_MIXER_WIDGETS(SLIMTX8, \"SLIMTX8\"),\n\nMADERA_MUX_WIDGETS(SPD1TX1, \"SPDIFTX1\"),\nMADERA_MUX_WIDGETS(SPD1TX2, \"SPDIFTX2\"),\n\nMADERA_MUX_WIDGETS(ASRC1IN1L, \"ASRC1IN1L\"),\nMADERA_MUX_WIDGETS(ASRC1IN1R, \"ASRC1IN1R\"),\nMADERA_MUX_WIDGETS(ASRC1IN2L, \"ASRC1IN2L\"),\nMADERA_MUX_WIDGETS(ASRC1IN2R, \"ASRC1IN2R\"),\n\nMADERA_DSP_WIDGETS(DSP1, \"DSP1\"),\n\nMADERA_MUX_WIDGETS(ISRC1DEC1, \"ISRC1DEC1\"),\nMADERA_MUX_WIDGETS(ISRC1DEC2, \"ISRC1DEC2\"),\n\nMADERA_MUX_WIDGETS(ISRC1INT1, \"ISRC1INT1\"),\nMADERA_MUX_WIDGETS(ISRC1INT2, \"ISRC1INT2\"),\n\nMADERA_MUX_WIDGETS(ISRC2DEC1, \"ISRC2DEC1\"),\nMADERA_MUX_WIDGETS(ISRC2DEC2, \"ISRC2DEC2\"),\n\nMADERA_MUX_WIDGETS(ISRC2INT1, \"ISRC2INT1\"),\nMADERA_MUX_WIDGETS(ISRC2INT2, \"ISRC2INT2\"),\n\nMADERA_MUX_WIDGETS(DFC1, \"DFC1\"),\nMADERA_MUX_WIDGETS(DFC2, \"DFC2\"),\nMADERA_MUX_WIDGETS(DFC3, \"DFC3\"),\nMADERA_MUX_WIDGETS(DFC4, \"DFC4\"),\nMADERA_MUX_WIDGETS(DFC5, \"DFC5\"),\nMADERA_MUX_WIDGETS(DFC6, \"DFC6\"),\nMADERA_MUX_WIDGETS(DFC7, \"DFC7\"),\nMADERA_MUX_WIDGETS(DFC8, \"DFC8\"),\n\nSND_SOC_DAPM_OUTPUT(\"HPOUT1L\"),\nSND_SOC_DAPM_OUTPUT(\"HPOUT1R\"),\nSND_SOC_DAPM_OUTPUT(\"HPOUT2L\"),\nSND_SOC_DAPM_OUTPUT(\"HPOUT2R\"),\nSND_SOC_DAPM_OUTPUT(\"HPOUT3L\"),\nSND_SOC_DAPM_OUTPUT(\"HPOUT3R\"),\nSND_SOC_DAPM_OUTPUT(\"HPOUT4L\"),\nSND_SOC_DAPM_OUTPUT(\"HPOUT4R\"),\nSND_SOC_DAPM_OUTPUT(\"SPKDAT1L\"),\nSND_SOC_DAPM_OUTPUT(\"SPKDAT1R\"),\nSND_SOC_DAPM_OUTPUT(\"SPDIF1\"),\n\nSND_SOC_DAPM_OUTPUT(\"MICSUPP\"),\n};\n\n#define MADERA_MIXER_INPUT_ROUTES(name)\t\\\n\t{ name, \"Noise Generator\", \"Noise Generator\" }, \\\n\t{ name, \"Tone Generator 1\", \"Tone Generator 1\" }, \\\n\t{ name, \"Tone Generator 2\", \"Tone Generator 2\" }, \\\n\t{ name, \"Haptics\", \"HAPTICS\" }, \\\n\t{ name, \"AEC1\", \"AEC1 Loopback\" }, \\\n\t{ name, \"IN1L\", \"IN1L\" }, \\\n\t{ name, \"IN1R\", \"IN1R\" }, \\\n\t{ name, \"IN2L\", \"IN2L\" }, \\\n\t{ name, \"IN2R\", \"IN2R\" }, \\\n\t{ name, \"IN3L\", \"IN3L\" }, \\\n\t{ name, \"IN3R\", \"IN3R\" }, \\\n\t{ name, \"IN4L\", \"IN4L\" }, \\\n\t{ name, \"IN4R\", \"IN4R\" }, \\\n\t{ name, \"AIF1RX1\", \"AIF1RX1\" }, \\\n\t{ name, \"AIF1RX2\", \"AIF1RX2\" }, \\\n\t{ name, \"AIF1RX3\", \"AIF1RX3\" }, \\\n\t{ name, \"AIF1RX4\", \"AIF1RX4\" }, \\\n\t{ name, \"AIF1RX5\", \"AIF1RX5\" }, \\\n\t{ name, \"AIF1RX6\", \"AIF1RX6\" }, \\\n\t{ name, \"AIF1RX7\", \"AIF1RX7\" }, \\\n\t{ name, \"AIF1RX8\", \"AIF1RX8\" }, \\\n\t{ name, \"AIF2RX1\", \"AIF2RX1\" }, \\\n\t{ name, \"AIF2RX2\", \"AIF2RX2\" }, \\\n\t{ name, \"AIF2RX3\", \"AIF2RX3\" }, \\\n\t{ name, \"AIF2RX4\", \"AIF2RX4\" }, \\\n\t{ name, \"AIF2RX5\", \"AIF2RX5\" }, \\\n\t{ name, \"AIF2RX6\", \"AIF2RX6\" }, \\\n\t{ name, \"AIF2RX7\", \"AIF2RX7\" }, \\\n\t{ name, \"AIF2RX8\", \"AIF2RX8\" }, \\\n\t{ name, \"AIF3RX1\", \"AIF3RX1\" }, \\\n\t{ name, \"AIF3RX2\", \"AIF3RX2\" }, \\\n\t{ name, \"AIF3RX3\", \"AIF3RX3\" }, \\\n\t{ name, \"AIF3RX4\", \"AIF3RX4\" }, \\\n\t{ name, \"SLIMRX1\", \"SLIMRX1\" }, \\\n\t{ name, \"SLIMRX2\", \"SLIMRX2\" }, \\\n\t{ name, \"SLIMRX3\", \"SLIMRX3\" }, \\\n\t{ name, \"SLIMRX4\", \"SLIMRX4\" }, \\\n\t{ name, \"SLIMRX5\", \"SLIMRX5\" }, \\\n\t{ name, \"SLIMRX6\", \"SLIMRX6\" }, \\\n\t{ name, \"SLIMRX7\", \"SLIMRX7\" }, \\\n\t{ name, \"SLIMRX8\", \"SLIMRX8\" }, \\\n\t{ name, \"EQ1\", \"EQ1\" }, \\\n\t{ name, \"EQ2\", \"EQ2\" }, \\\n\t{ name, \"EQ3\", \"EQ3\" }, \\\n\t{ name, \"EQ4\", \"EQ4\" }, \\\n\t{ name, \"DRC1L\", \"DRC1L\" }, \\\n\t{ name, \"DRC1R\", \"DRC1R\" }, \\\n\t{ name, \"DRC2L\", \"DRC2L\" }, \\\n\t{ name, \"DRC2R\", \"DRC2R\" }, \\\n\t{ name, \"LHPF1\", \"LHPF1\" }, \\\n\t{ name, \"LHPF2\", \"LHPF2\" }, \\\n\t{ name, \"LHPF3\", \"LHPF3\" }, \\\n\t{ name, \"LHPF4\", \"LHPF4\" }, \\\n\t{ name, \"ASRC1IN1L\", \"ASRC1IN1L\" }, \\\n\t{ name, \"ASRC1IN1R\", \"ASRC1IN1R\" }, \\\n\t{ name, \"ASRC1IN2L\", \"ASRC1IN2L\" }, \\\n\t{ name, \"ASRC1IN2R\", \"ASRC1IN2R\" }, \\\n\t{ name, \"ISRC1DEC1\", \"ISRC1DEC1\" }, \\\n\t{ name, \"ISRC1DEC2\", \"ISRC1DEC2\" }, \\\n\t{ name, \"ISRC1INT1\", \"ISRC1INT1\" }, \\\n\t{ name, \"ISRC1INT2\", \"ISRC1INT2\" }, \\\n\t{ name, \"ISRC2DEC1\", \"ISRC2DEC1\" }, \\\n\t{ name, \"ISRC2DEC2\", \"ISRC2DEC2\" }, \\\n\t{ name, \"ISRC2INT1\", \"ISRC2INT1\" }, \\\n\t{ name, \"ISRC2INT2\", \"ISRC2INT2\" }, \\\n\t{ name, \"DSP1.1\", \"DSP1\" }, \\\n\t{ name, \"DSP1.2\", \"DSP1\" }, \\\n\t{ name, \"DSP1.3\", \"DSP1\" }, \\\n\t{ name, \"DSP1.4\", \"DSP1\" }, \\\n\t{ name, \"DSP1.5\", \"DSP1\" }, \\\n\t{ name, \"DSP1.6\", \"DSP1\" }, \\\n\t{ name, \"DFC1\", \"DFC1\" }, \\\n\t{ name, \"DFC2\", \"DFC2\" }, \\\n\t{ name, \"DFC3\", \"DFC3\" }, \\\n\t{ name, \"DFC4\", \"DFC4\" }, \\\n\t{ name, \"DFC5\", \"DFC5\" }, \\\n\t{ name, \"DFC6\", \"DFC6\" }, \\\n\t{ name, \"DFC7\", \"DFC7\" }, \\\n\t{ name, \"DFC8\", \"DFC8\" }\n\nstatic const struct snd_soc_dapm_route cs47l92_dapm_routes[] = {\n\t \n\t{ \"EQ1\", NULL, \"FXCLK\" },\n\t{ \"EQ2\", NULL, \"FXCLK\" },\n\t{ \"EQ3\", NULL, \"FXCLK\" },\n\t{ \"EQ4\", NULL, \"FXCLK\" },\n\t{ \"DRC1L\", NULL, \"FXCLK\" },\n\t{ \"DRC1R\", NULL, \"FXCLK\" },\n\t{ \"DRC2L\", NULL, \"FXCLK\" },\n\t{ \"DRC2R\", NULL, \"FXCLK\" },\n\t{ \"LHPF1\", NULL, \"FXCLK\" },\n\t{ \"LHPF2\", NULL, \"FXCLK\" },\n\t{ \"LHPF3\", NULL, \"FXCLK\" },\n\t{ \"LHPF4\", NULL, \"FXCLK\" },\n\t{ \"PWM1 Mixer\", NULL, \"PWMCLK\" },\n\t{ \"PWM2 Mixer\", NULL, \"PWMCLK\" },\n\t{ \"OUT1L\", NULL, \"OUTCLK\" },\n\t{ \"OUT1R\", NULL, \"OUTCLK\" },\n\t{ \"OUT2L\", NULL, \"OUTCLK\" },\n\t{ \"OUT2R\", NULL, \"OUTCLK\" },\n\t{ \"OUT3L\", NULL, \"OUTCLK\" },\n\t{ \"OUT3R\", NULL, \"OUTCLK\" },\n\t{ \"OUT5L\", NULL, \"OUTCLK\" },\n\t{ \"OUT5R\", NULL, \"OUTCLK\" },\n\t{ \"AIF1TX1\", NULL, \"AIF1TXCLK\" },\n\t{ \"AIF1TX2\", NULL, \"AIF1TXCLK\" },\n\t{ \"AIF1TX3\", NULL, \"AIF1TXCLK\" },\n\t{ \"AIF1TX4\", NULL, \"AIF1TXCLK\" },\n\t{ \"AIF1TX5\", NULL, \"AIF1TXCLK\" },\n\t{ \"AIF1TX6\", NULL, \"AIF1TXCLK\" },\n\t{ \"AIF1TX7\", NULL, \"AIF1TXCLK\" },\n\t{ \"AIF1TX8\", NULL, \"AIF1TXCLK\" },\n\t{ \"AIF2TX1\", NULL, \"AIF2TXCLK\" },\n\t{ \"AIF2TX2\", NULL, \"AIF2TXCLK\" },\n\t{ \"AIF2TX3\", NULL, \"AIF2TXCLK\" },\n\t{ \"AIF2TX4\", NULL, \"AIF2TXCLK\" },\n\t{ \"AIF2TX5\", NULL, \"AIF2TXCLK\" },\n\t{ \"AIF2TX6\", NULL, \"AIF2TXCLK\" },\n\t{ \"AIF2TX7\", NULL, \"AIF2TXCLK\" },\n\t{ \"AIF2TX8\", NULL, \"AIF2TXCLK\" },\n\t{ \"AIF3TX1\", NULL, \"AIF3TXCLK\" },\n\t{ \"AIF3TX2\", NULL, \"AIF3TXCLK\" },\n\t{ \"AIF3TX3\", NULL, \"AIF3TXCLK\" },\n\t{ \"AIF3TX4\", NULL, \"AIF3TXCLK\" },\n\t{ \"SLIMTX1\", NULL, \"SLIMBUSCLK\" },\n\t{ \"SLIMTX2\", NULL, \"SLIMBUSCLK\" },\n\t{ \"SLIMTX3\", NULL, \"SLIMBUSCLK\" },\n\t{ \"SLIMTX4\", NULL, \"SLIMBUSCLK\" },\n\t{ \"SLIMTX5\", NULL, \"SLIMBUSCLK\" },\n\t{ \"SLIMTX6\", NULL, \"SLIMBUSCLK\" },\n\t{ \"SLIMTX7\", NULL, \"SLIMBUSCLK\" },\n\t{ \"SLIMTX8\", NULL, \"SLIMBUSCLK\" },\n\t{ \"SPD1TX1\", NULL, \"SPDCLK\" },\n\t{ \"SPD1TX2\", NULL, \"SPDCLK\" },\n\t{ \"DSP1\", NULL, \"DSP1CLK\" },\n\t{ \"ISRC1DEC1\", NULL, \"ISRC1CLK\" },\n\t{ \"ISRC1DEC2\", NULL, \"ISRC1CLK\" },\n\t{ \"ISRC1INT1\", NULL, \"ISRC1CLK\" },\n\t{ \"ISRC1INT2\", NULL, \"ISRC1CLK\" },\n\t{ \"ISRC2DEC1\", NULL, \"ISRC2CLK\" },\n\t{ \"ISRC2DEC2\", NULL, \"ISRC2CLK\" },\n\t{ \"ISRC2INT1\", NULL, \"ISRC2CLK\" },\n\t{ \"ISRC2INT2\", NULL, \"ISRC2CLK\" },\n\t{ \"ASRC1IN1L\", NULL, \"ASRC1CLK\" },\n\t{ \"ASRC1IN1R\", NULL, \"ASRC1CLK\" },\n\t{ \"ASRC1IN2L\", NULL, \"ASRC1CLK\" },\n\t{ \"ASRC1IN2R\", NULL, \"ASRC1CLK\" },\n\t{ \"DFC1\", NULL, \"DFCCLK\" },\n\t{ \"DFC2\", NULL, \"DFCCLK\" },\n\t{ \"DFC3\", NULL, \"DFCCLK\" },\n\t{ \"DFC4\", NULL, \"DFCCLK\" },\n\t{ \"DFC5\", NULL, \"DFCCLK\" },\n\t{ \"DFC6\", NULL, \"DFCCLK\" },\n\t{ \"DFC7\", NULL, \"DFCCLK\" },\n\t{ \"DFC8\", NULL, \"DFCCLK\" },\n\n\t{ \"OUT1L\", NULL, \"CPVDD1\" },\n\t{ \"OUT1L\", NULL, \"CPVDD2\" },\n\t{ \"OUT1R\", NULL, \"CPVDD1\" },\n\t{ \"OUT1R\", NULL, \"CPVDD2\" },\n\t{ \"OUT2L\", NULL, \"CPVDD1\" },\n\t{ \"OUT2L\", NULL, \"CPVDD2\" },\n\t{ \"OUT2R\", NULL, \"CPVDD1\" },\n\t{ \"OUT2R\", NULL, \"CPVDD2\" },\n\t{ \"OUT3L\", NULL, \"CPVDD1\" },\n\t{ \"OUT3L\", NULL, \"CPVDD2\" },\n\t{ \"OUT3R\", NULL, \"CPVDD1\" },\n\t{ \"OUT3R\", NULL, \"CPVDD2\" },\n\n\t{ \"OUT1L\", NULL, \"SYSCLK\" },\n\t{ \"OUT1R\", NULL, \"SYSCLK\" },\n\t{ \"OUT2L\", NULL, \"SYSCLK\" },\n\t{ \"OUT2R\", NULL, \"SYSCLK\" },\n\t{ \"OUT3L\", NULL, \"SYSCLK\" },\n\t{ \"OUT3R\", NULL, \"SYSCLK\" },\n\t{ \"OUT5L\", NULL, \"SYSCLK\" },\n\t{ \"OUT5R\", NULL, \"SYSCLK\" },\n\n\t{ \"SPD1\", NULL, \"SYSCLK\" },\n\t{ \"SPD1\", NULL, \"SPD1TX1\" },\n\t{ \"SPD1\", NULL, \"SPD1TX2\" },\n\n\t{ \"IN1L\", NULL, \"SYSCLK\" },\n\t{ \"IN1R\", NULL, \"SYSCLK\" },\n\t{ \"IN2L\", NULL, \"SYSCLK\" },\n\t{ \"IN2R\", NULL, \"SYSCLK\" },\n\t{ \"IN3L\", NULL, \"SYSCLK\" },\n\t{ \"IN3R\", NULL, \"SYSCLK\" },\n\t{ \"IN4L\", NULL, \"SYSCLK\" },\n\t{ \"IN4R\", NULL, \"SYSCLK\" },\n\n\t{ \"ASRC1IN1L\", NULL, \"SYSCLK\" },\n\t{ \"ASRC1IN1R\", NULL, \"SYSCLK\" },\n\t{ \"ASRC1IN2L\", NULL, \"SYSCLK\" },\n\t{ \"ASRC1IN2R\", NULL, \"SYSCLK\" },\n\n\t{ \"ASRC1IN1L\", NULL, \"ASYNCCLK\" },\n\t{ \"ASRC1IN1R\", NULL, \"ASYNCCLK\" },\n\t{ \"ASRC1IN2L\", NULL, \"ASYNCCLK\" },\n\t{ \"ASRC1IN2R\", NULL, \"ASYNCCLK\" },\n\n\t{ \"MICBIAS1\", NULL, \"MICVDD\" },\n\t{ \"MICBIAS2\", NULL, \"MICVDD\" },\n\n\t{ \"MICBIAS1A\", NULL, \"MICBIAS1\" },\n\t{ \"MICBIAS1B\", NULL, \"MICBIAS1\" },\n\t{ \"MICBIAS1C\", NULL, \"MICBIAS1\" },\n\t{ \"MICBIAS1D\", NULL, \"MICBIAS1\" },\n\n\t{ \"MICBIAS2A\", NULL, \"MICBIAS2\" },\n\t{ \"MICBIAS2B\", NULL, \"MICBIAS2\" },\n\n\t{ \"Noise Generator\", NULL, \"SYSCLK\" },\n\t{ \"Tone Generator 1\", NULL, \"SYSCLK\" },\n\t{ \"Tone Generator 2\", NULL, \"SYSCLK\" },\n\n\t{ \"Noise Generator\", NULL, \"NOISE\" },\n\t{ \"Tone Generator 1\", NULL, \"TONE\" },\n\t{ \"Tone Generator 2\", NULL, \"TONE\" },\n\n\t{ \"AIF1 Capture\", NULL, \"AIF1TX1\" },\n\t{ \"AIF1 Capture\", NULL, \"AIF1TX2\" },\n\t{ \"AIF1 Capture\", NULL, \"AIF1TX3\" },\n\t{ \"AIF1 Capture\", NULL, \"AIF1TX4\" },\n\t{ \"AIF1 Capture\", NULL, \"AIF1TX5\" },\n\t{ \"AIF1 Capture\", NULL, \"AIF1TX6\" },\n\t{ \"AIF1 Capture\", NULL, \"AIF1TX7\" },\n\t{ \"AIF1 Capture\", NULL, \"AIF1TX8\" },\n\n\t{ \"AIF1RX1\", NULL, \"AIF1 Playback\" },\n\t{ \"AIF1RX2\", NULL, \"AIF1 Playback\" },\n\t{ \"AIF1RX3\", NULL, \"AIF1 Playback\" },\n\t{ \"AIF1RX4\", NULL, \"AIF1 Playback\" },\n\t{ \"AIF1RX5\", NULL, \"AIF1 Playback\" },\n\t{ \"AIF1RX6\", NULL, \"AIF1 Playback\" },\n\t{ \"AIF1RX7\", NULL, \"AIF1 Playback\" },\n\t{ \"AIF1RX8\", NULL, \"AIF1 Playback\" },\n\n\t{ \"AIF2 Capture\", NULL, \"AIF2TX1\" },\n\t{ \"AIF2 Capture\", NULL, \"AIF2TX2\" },\n\t{ \"AIF2 Capture\", NULL, \"AIF2TX3\" },\n\t{ \"AIF2 Capture\", NULL, \"AIF2TX4\" },\n\t{ \"AIF2 Capture\", NULL, \"AIF2TX5\" },\n\t{ \"AIF2 Capture\", NULL, \"AIF2TX6\" },\n\t{ \"AIF2 Capture\", NULL, \"AIF2TX7\" },\n\t{ \"AIF2 Capture\", NULL, \"AIF2TX8\" },\n\n\t{ \"AIF2RX1\", NULL, \"AIF2 Playback\" },\n\t{ \"AIF2RX2\", NULL, \"AIF2 Playback\" },\n\t{ \"AIF2RX3\", NULL, \"AIF2 Playback\" },\n\t{ \"AIF2RX4\", NULL, \"AIF2 Playback\" },\n\t{ \"AIF2RX5\", NULL, \"AIF2 Playback\" },\n\t{ \"AIF2RX6\", NULL, \"AIF2 Playback\" },\n\t{ \"AIF2RX7\", NULL, \"AIF2 Playback\" },\n\t{ \"AIF2RX8\", NULL, \"AIF2 Playback\" },\n\n\t{ \"AIF3 Capture\", NULL, \"AIF3TX1\" },\n\t{ \"AIF3 Capture\", NULL, \"AIF3TX2\" },\n\t{ \"AIF3 Capture\", NULL, \"AIF3TX3\" },\n\t{ \"AIF3 Capture\", NULL, \"AIF3TX4\" },\n\n\t{ \"AIF3RX1\", NULL, \"AIF3 Playback\" },\n\t{ \"AIF3RX2\", NULL, \"AIF3 Playback\" },\n\t{ \"AIF3RX3\", NULL, \"AIF3 Playback\" },\n\t{ \"AIF3RX4\", NULL, \"AIF3 Playback\" },\n\n\t{ \"Slim1 Capture\", NULL, \"SLIMTX1\" },\n\t{ \"Slim1 Capture\", NULL, \"SLIMTX2\" },\n\t{ \"Slim1 Capture\", NULL, \"SLIMTX3\" },\n\t{ \"Slim1 Capture\", NULL, \"SLIMTX4\" },\n\n\t{ \"SLIMRX1\", NULL, \"Slim1 Playback\" },\n\t{ \"SLIMRX2\", NULL, \"Slim1 Playback\" },\n\t{ \"SLIMRX3\", NULL, \"Slim1 Playback\" },\n\t{ \"SLIMRX4\", NULL, \"Slim1 Playback\" },\n\n\t{ \"Slim2 Capture\", NULL, \"SLIMTX5\" },\n\t{ \"Slim2 Capture\", NULL, \"SLIMTX6\" },\n\n\t{ \"SLIMRX5\", NULL, \"Slim2 Playback\" },\n\t{ \"SLIMRX6\", NULL, \"Slim2 Playback\" },\n\n\t{ \"Slim3 Capture\", NULL, \"SLIMTX7\" },\n\t{ \"Slim3 Capture\", NULL, \"SLIMTX8\" },\n\n\t{ \"SLIMRX7\", NULL, \"Slim3 Playback\" },\n\t{ \"SLIMRX8\", NULL, \"Slim3 Playback\" },\n\n\t{ \"AIF1 Playback\", NULL, \"SYSCLK\" },\n\t{ \"AIF2 Playback\", NULL, \"SYSCLK\" },\n\t{ \"AIF3 Playback\", NULL, \"SYSCLK\" },\n\t{ \"Slim1 Playback\", NULL, \"SYSCLK\" },\n\t{ \"Slim2 Playback\", NULL, \"SYSCLK\" },\n\t{ \"Slim3 Playback\", NULL, \"SYSCLK\" },\n\n\t{ \"AIF1 Capture\", NULL, \"SYSCLK\" },\n\t{ \"AIF2 Capture\", NULL, \"SYSCLK\" },\n\t{ \"AIF3 Capture\", NULL, \"SYSCLK\" },\n\t{ \"Slim1 Capture\", NULL, \"SYSCLK\" },\n\t{ \"Slim2 Capture\", NULL, \"SYSCLK\" },\n\t{ \"Slim3 Capture\", NULL, \"SYSCLK\" },\n\n\t{ \"Audio Trace DSP\", NULL, \"DSP1\" },\n\n\t{ \"IN1L Analog Mux\", \"A\", \"IN1ALN\" },\n\t{ \"IN1L Analog Mux\", \"A\", \"IN1ALP\" },\n\t{ \"IN1L Analog Mux\", \"B\", \"IN1BLN\" },\n\t{ \"IN1L Analog Mux\", \"B\", \"IN1BLP\" },\n\t{ \"IN1R Analog Mux\", \"A\", \"IN1ARN\" },\n\t{ \"IN1R Analog Mux\", \"A\", \"IN1ARP\" },\n\t{ \"IN1R Analog Mux\", \"B\", \"IN1BR\" },\n\t{ \"IN1R Analog Mux\", \"B\", \"IN1ALN\" },\n\n\t{ \"IN1L Mode\", \"Analog\", \"IN1L Analog Mux\" },\n\t{ \"IN1R Mode\", \"Analog\", \"IN1R Analog Mux\" },\n\n\t{ \"IN1L Mode\", \"Digital\", \"IN1ALN\" },\n\t{ \"IN1L Mode\", \"Digital\", \"IN1ALP\" },\n\t{ \"IN1R Mode\", \"Digital\", \"IN1ALN\" },\n\t{ \"IN1R Mode\", \"Digital\", \"IN1ALP\" },\n\n\t{ \"IN1L\", NULL, \"IN1L Mode\" },\n\t{ \"IN1R\", NULL, \"IN1R Mode\" },\n\n\t{ \"IN2L Analog Mux\", \"A\", \"IN2ALN\" },\n\t{ \"IN2L Analog Mux\", \"A\", \"IN2ALP\" },\n\t{ \"IN2L Analog Mux\", \"B\", \"IN2ALN\" },\n\t{ \"IN2L Analog Mux\", \"B\", \"IN2BL\" },\n\t{ \"IN2R Analog Mux\", \"A\", \"IN2ARN\" },\n\t{ \"IN2R Analog Mux\", \"A\", \"IN2ARP\" },\n\t{ \"IN2R Analog Mux\", \"B\", \"IN2ARN\" },\n\t{ \"IN2R Analog Mux\", \"B\", \"IN2BR\" },\n\n\t{ \"IN2L Mode\", \"Analog\", \"IN2L Analog Mux\" },\n\t{ \"IN2R Mode\", \"Analog\", \"IN2R Analog Mux\" },\n\n\t{ \"IN2L Mode\", \"Digital\", \"IN2ALN\" },\n\t{ \"IN2L Mode\", \"Digital\", \"IN2ALP\" },\n\t{ \"IN2R Mode\", \"Digital\", \"IN2ALN\" },\n\t{ \"IN2R Mode\", \"Digital\", \"IN2ALP\" },\n\n\t{ \"IN2L\", NULL, \"IN2L Mode\" },\n\t{ \"IN2R\", NULL, \"IN2R Mode\" },\n\n\t{ \"IN3L\", NULL, \"IN1ARN\" },\n\t{ \"IN3L\", NULL, \"IN1ARP\" },\n\t{ \"IN3R\", NULL, \"IN1ARN\" },\n\t{ \"IN3R\", NULL, \"IN1ARP\" },\n\n\t{ \"IN4L\", NULL, \"IN2ARN\" },\n\t{ \"IN4L\", NULL, \"IN2ARP\" },\n\t{ \"IN4R\", NULL, \"IN2ARN\" },\n\t{ \"IN4R\", NULL, \"IN2ARP\" },\n\n\tMADERA_MIXER_ROUTES(\"OUT1L\", \"HPOUT1L\"),\n\tMADERA_MIXER_ROUTES(\"OUT1R\", \"HPOUT1R\"),\n\tMADERA_MIXER_ROUTES(\"OUT2L\", \"HPOUT2L\"),\n\tMADERA_MIXER_ROUTES(\"OUT2R\", \"HPOUT2R\"),\n\tMADERA_MIXER_ROUTES(\"OUT3L\", \"HPOUT3L\"),\n\tMADERA_MIXER_ROUTES(\"OUT3R\", \"HPOUT3R\"),\n\n\tMADERA_MIXER_ROUTES(\"OUT5L\", \"SPKDAT1L\"),\n\tMADERA_MIXER_ROUTES(\"OUT5R\", \"SPKDAT1R\"),\n\n\tMADERA_MIXER_ROUTES(\"PWM1 Driver\", \"PWM1\"),\n\tMADERA_MIXER_ROUTES(\"PWM2 Driver\", \"PWM2\"),\n\n\tMADERA_MIXER_ROUTES(\"AIF1TX1\", \"AIF1TX1\"),\n\tMADERA_MIXER_ROUTES(\"AIF1TX2\", \"AIF1TX2\"),\n\tMADERA_MIXER_ROUTES(\"AIF1TX3\", \"AIF1TX3\"),\n\tMADERA_MIXER_ROUTES(\"AIF1TX4\", \"AIF1TX4\"),\n\tMADERA_MIXER_ROUTES(\"AIF1TX5\", \"AIF1TX5\"),\n\tMADERA_MIXER_ROUTES(\"AIF1TX6\", \"AIF1TX6\"),\n\tMADERA_MIXER_ROUTES(\"AIF1TX7\", \"AIF1TX7\"),\n\tMADERA_MIXER_ROUTES(\"AIF1TX8\", \"AIF1TX8\"),\n\n\tMADERA_MIXER_ROUTES(\"AIF2TX1\", \"AIF2TX1\"),\n\tMADERA_MIXER_ROUTES(\"AIF2TX2\", \"AIF2TX2\"),\n\tMADERA_MIXER_ROUTES(\"AIF2TX3\", \"AIF2TX3\"),\n\tMADERA_MIXER_ROUTES(\"AIF2TX4\", \"AIF2TX4\"),\n\tMADERA_MIXER_ROUTES(\"AIF2TX5\", \"AIF2TX5\"),\n\tMADERA_MIXER_ROUTES(\"AIF2TX6\", \"AIF2TX6\"),\n\tMADERA_MIXER_ROUTES(\"AIF2TX7\", \"AIF2TX7\"),\n\tMADERA_MIXER_ROUTES(\"AIF2TX8\", \"AIF2TX8\"),\n\n\tMADERA_MIXER_ROUTES(\"AIF3TX1\", \"AIF3TX1\"),\n\tMADERA_MIXER_ROUTES(\"AIF3TX2\", \"AIF3TX2\"),\n\tMADERA_MIXER_ROUTES(\"AIF3TX3\", \"AIF3TX3\"),\n\tMADERA_MIXER_ROUTES(\"AIF3TX4\", \"AIF3TX4\"),\n\n\tMADERA_MIXER_ROUTES(\"SLIMTX1\", \"SLIMTX1\"),\n\tMADERA_MIXER_ROUTES(\"SLIMTX2\", \"SLIMTX2\"),\n\tMADERA_MIXER_ROUTES(\"SLIMTX3\", \"SLIMTX3\"),\n\tMADERA_MIXER_ROUTES(\"SLIMTX4\", \"SLIMTX4\"),\n\tMADERA_MIXER_ROUTES(\"SLIMTX5\", \"SLIMTX5\"),\n\tMADERA_MIXER_ROUTES(\"SLIMTX6\", \"SLIMTX6\"),\n\tMADERA_MIXER_ROUTES(\"SLIMTX7\", \"SLIMTX7\"),\n\tMADERA_MIXER_ROUTES(\"SLIMTX8\", \"SLIMTX8\"),\n\n\tMADERA_MUX_ROUTES(\"SPD1TX1\", \"SPDIFTX1\"),\n\tMADERA_MUX_ROUTES(\"SPD1TX2\", \"SPDIFTX2\"),\n\n\tMADERA_MIXER_ROUTES(\"EQ1\", \"EQ1\"),\n\tMADERA_MIXER_ROUTES(\"EQ2\", \"EQ2\"),\n\tMADERA_MIXER_ROUTES(\"EQ3\", \"EQ3\"),\n\tMADERA_MIXER_ROUTES(\"EQ4\", \"EQ4\"),\n\n\tMADERA_MIXER_ROUTES(\"DRC1L\", \"DRC1L\"),\n\tMADERA_MIXER_ROUTES(\"DRC1R\", \"DRC1R\"),\n\tMADERA_MIXER_ROUTES(\"DRC2L\", \"DRC2L\"),\n\tMADERA_MIXER_ROUTES(\"DRC2R\", \"DRC2R\"),\n\n\tMADERA_MIXER_ROUTES(\"LHPF1\", \"LHPF1\"),\n\tMADERA_MIXER_ROUTES(\"LHPF2\", \"LHPF2\"),\n\tMADERA_MIXER_ROUTES(\"LHPF3\", \"LHPF3\"),\n\tMADERA_MIXER_ROUTES(\"LHPF4\", \"LHPF4\"),\n\n\tMADERA_MUX_ROUTES(\"ASRC1IN1L\", \"ASRC1IN1L\"),\n\tMADERA_MUX_ROUTES(\"ASRC1IN1R\", \"ASRC1IN1R\"),\n\tMADERA_MUX_ROUTES(\"ASRC1IN2L\", \"ASRC1IN2L\"),\n\tMADERA_MUX_ROUTES(\"ASRC1IN2R\", \"ASRC1IN2R\"),\n\n\tMADERA_DSP_ROUTES(\"DSP1\"),\n\n\tMADERA_MUX_ROUTES(\"ISRC1INT1\", \"ISRC1INT1\"),\n\tMADERA_MUX_ROUTES(\"ISRC1INT2\", \"ISRC1INT2\"),\n\n\tMADERA_MUX_ROUTES(\"ISRC1DEC1\", \"ISRC1DEC1\"),\n\tMADERA_MUX_ROUTES(\"ISRC1DEC2\", \"ISRC1DEC2\"),\n\n\tMADERA_MUX_ROUTES(\"ISRC2INT1\", \"ISRC2INT1\"),\n\tMADERA_MUX_ROUTES(\"ISRC2INT2\", \"ISRC2INT2\"),\n\n\tMADERA_MUX_ROUTES(\"ISRC2DEC1\", \"ISRC2DEC1\"),\n\tMADERA_MUX_ROUTES(\"ISRC2DEC2\", \"ISRC2DEC2\"),\n\n\t{ \"AEC1 Loopback\", \"HPOUT1L\", \"OUT1L\" },\n\t{ \"AEC1 Loopback\", \"HPOUT1R\", \"OUT1R\" },\n\t{ \"HPOUT1L\", NULL, \"OUT1L\" },\n\t{ \"HPOUT1R\", NULL, \"OUT1R\" },\n\n\t{ \"AEC1 Loopback\", \"HPOUT2L\", \"OUT2L\" },\n\t{ \"AEC1 Loopback\", \"HPOUT2R\", \"OUT2R\" },\n\t{ \"HPOUT2L\", NULL, \"OUT2L\" },\n\t{ \"HPOUT2R\", NULL, \"OUT2R\" },\n\n\t{ \"AEC1 Loopback\", \"HPOUT3L\", \"OUT3L\" },\n\t{ \"AEC1 Loopback\", \"HPOUT3R\", \"OUT3R\" },\n\t{ \"OUT3 Demux\", NULL, \"OUT3L\" },\n\t{ \"OUT3 Demux\", NULL, \"OUT3R\" },\n\n\t{ \"OUT3R\", NULL, \"OUT3 Mono Mux\" },\n\n\t{ \"HPOUT3L\", \"HPOUT3\", \"OUT3 Demux\" },\n\t{ \"HPOUT3R\", \"HPOUT3\", \"OUT3 Demux\" },\n\t{ \"HPOUT4L\", \"HPOUT4\", \"OUT3 Demux\" },\n\t{ \"HPOUT4R\", \"HPOUT4\", \"OUT3 Demux\" },\n\n\t{ \"AEC1 Loopback\", \"SPKDAT1L\", \"OUT5L\" },\n\t{ \"AEC1 Loopback\", \"SPKDAT1R\", \"OUT5R\" },\n\t{ \"SPKDAT1L\", NULL, \"OUT5L\" },\n\t{ \"SPKDAT1R\", NULL, \"OUT5R\" },\n\n\t{ \"SPDIF1\", NULL, \"SPD1\" },\n\n\t{ \"MICSUPP\", NULL, \"SYSCLK\" },\n\n\t{ \"DRC1 Signal Activity\", NULL, \"DRC1 Activity Output\" },\n\t{ \"DRC2 Signal Activity\", NULL, \"DRC2 Activity Output\" },\n\t{ \"DRC1 Activity Output\", \"Switch\", \"DRC1L\" },\n\t{ \"DRC1 Activity Output\", \"Switch\", \"DRC1R\" },\n\t{ \"DRC2 Activity Output\", \"Switch\", \"DRC2L\" },\n\t{ \"DRC2 Activity Output\", \"Switch\", \"DRC2R\" },\n\n\tMADERA_MUX_ROUTES(\"DFC1\", \"DFC1\"),\n\tMADERA_MUX_ROUTES(\"DFC2\", \"DFC2\"),\n\tMADERA_MUX_ROUTES(\"DFC3\", \"DFC3\"),\n\tMADERA_MUX_ROUTES(\"DFC4\", \"DFC4\"),\n\tMADERA_MUX_ROUTES(\"DFC5\", \"DFC5\"),\n\tMADERA_MUX_ROUTES(\"DFC6\", \"DFC6\"),\n\tMADERA_MUX_ROUTES(\"DFC7\", \"DFC7\"),\n\tMADERA_MUX_ROUTES(\"DFC8\", \"DFC8\"),\n};\n\nstatic int cs47l92_set_fll(struct snd_soc_component *component, int fll_id,\n\t\t\t   int source, unsigned int fref, unsigned int fout)\n{\n\tstruct cs47l92 *cs47l92 = snd_soc_component_get_drvdata(component);\n\n\tswitch (fll_id) {\n\tcase MADERA_FLL1_REFCLK:\n\t\treturn madera_fllhj_set_refclk(&cs47l92->fll[0], source, fref,\n\t\t\t\t\t       fout);\n\tcase MADERA_FLL2_REFCLK:\n\t\treturn madera_fllhj_set_refclk(&cs47l92->fll[1], source, fref,\n\t\t\t\t\t       fout);\n\tdefault:\n\t\treturn -EINVAL;\n\t}\n}\n\nstatic const struct snd_soc_dai_ops cs47l92_dai_ops = {\n\t.compress_new = snd_soc_new_compress,\n};\n\nstatic struct snd_soc_dai_driver cs47l92_dai[] = {\n\t{\n\t\t.name = \"cs47l92-aif1\",\n\t\t.id = 1,\n\t\t.base = MADERA_AIF1_BCLK_CTRL,\n\t\t.playback = {\n\t\t\t.stream_name = \"AIF1 Playback\",\n\t\t\t.channels_min = 1,\n\t\t\t.channels_max = 8,\n\t\t\t.rates = MADERA_RATES,\n\t\t\t.formats = MADERA_FORMATS,\n\t\t},\n\t\t.capture = {\n\t\t\t.stream_name = \"AIF1 Capture\",\n\t\t\t.channels_min = 1,\n\t\t\t.channels_max = 8,\n\t\t\t.rates = MADERA_RATES,\n\t\t\t.formats = MADERA_FORMATS,\n\t\t },\n\t\t.ops = &madera_dai_ops,\n\t\t.symmetric_rate = 1,\n\t\t.symmetric_sample_bits = 1,\n\t},\n\t{\n\t\t.name = \"cs47l92-aif2\",\n\t\t.id = 2,\n\t\t.base = MADERA_AIF2_BCLK_CTRL,\n\t\t.playback = {\n\t\t\t.stream_name = \"AIF2 Playback\",\n\t\t\t.channels_min = 1,\n\t\t\t.channels_max = 8,\n\t\t\t.rates = MADERA_RATES,\n\t\t\t.formats = MADERA_FORMATS,\n\t\t},\n\t\t.capture = {\n\t\t\t.stream_name = \"AIF2 Capture\",\n\t\t\t.channels_min = 1,\n\t\t\t.channels_max = 8,\n\t\t\t.rates = MADERA_RATES,\n\t\t\t.formats = MADERA_FORMATS,\n\t\t },\n\t\t.ops = &madera_dai_ops,\n\t\t.symmetric_rate = 1,\n\t\t.symmetric_sample_bits = 1,\n\t},\n\t{\n\t\t.name = \"cs47l92-aif3\",\n\t\t.id = 3,\n\t\t.base = MADERA_AIF3_BCLK_CTRL,\n\t\t.playback = {\n\t\t\t.stream_name = \"AIF3 Playback\",\n\t\t\t.channels_min = 1,\n\t\t\t.channels_max = 4,\n\t\t\t.rates = MADERA_RATES,\n\t\t\t.formats = MADERA_FORMATS,\n\t\t},\n\t\t.capture = {\n\t\t\t.stream_name = \"AIF3 Capture\",\n\t\t\t.channels_min = 1,\n\t\t\t.channels_max = 4,\n\t\t\t.rates = MADERA_RATES,\n\t\t\t.formats = MADERA_FORMATS,\n\t\t },\n\t\t.ops = &madera_dai_ops,\n\t\t.symmetric_rate = 1,\n\t\t.symmetric_sample_bits = 1,\n\t},\n\t{\n\t\t.name = \"cs47l92-slim1\",\n\t\t.id = 5,\n\t\t.playback = {\n\t\t\t.stream_name = \"Slim1 Playback\",\n\t\t\t.channels_min = 1,\n\t\t\t.channels_max = 4,\n\t\t\t.rates = MADERA_RATES,\n\t\t\t.formats = MADERA_FORMATS,\n\t\t},\n\t\t.capture = {\n\t\t\t.stream_name = \"Slim1 Capture\",\n\t\t\t.channels_min = 1,\n\t\t\t.channels_max = 4,\n\t\t\t.rates = MADERA_RATES,\n\t\t\t.formats = MADERA_FORMATS,\n\t\t },\n\t\t.ops = &madera_simple_dai_ops,\n\t},\n\t{\n\t\t.name = \"cs47l92-slim2\",\n\t\t.id = 6,\n\t\t.playback = {\n\t\t\t.stream_name = \"Slim2 Playback\",\n\t\t\t.channels_min = 1,\n\t\t\t.channels_max = 2,\n\t\t\t.rates = MADERA_RATES,\n\t\t\t.formats = MADERA_FORMATS,\n\t\t},\n\t\t.capture = {\n\t\t\t.stream_name = \"Slim2 Capture\",\n\t\t\t.channels_min = 1,\n\t\t\t.channels_max = 2,\n\t\t\t.rates = MADERA_RATES,\n\t\t\t.formats = MADERA_FORMATS,\n\t\t },\n\t\t.ops = &madera_simple_dai_ops,\n\t},\n\t{\n\t\t.name = \"cs47l92-slim3\",\n\t\t.id = 7,\n\t\t.playback = {\n\t\t\t.stream_name = \"Slim3 Playback\",\n\t\t\t.channels_min = 1,\n\t\t\t.channels_max = 2,\n\t\t\t.rates = MADERA_RATES,\n\t\t\t.formats = MADERA_FORMATS,\n\t\t},\n\t\t.capture = {\n\t\t\t.stream_name = \"Slim3 Capture\",\n\t\t\t.channels_min = 1,\n\t\t\t.channels_max = 2,\n\t\t\t.rates = MADERA_RATES,\n\t\t\t.formats = MADERA_FORMATS,\n\t\t },\n\t\t.ops = &madera_simple_dai_ops,\n\t},\n\t{\n\t\t.name = \"cs47l92-cpu-trace\",\n\t\t.capture = {\n\t\t\t.stream_name = \"Audio Trace CPU\",\n\t\t\t.channels_min = 1,\n\t\t\t.channels_max = 2,\n\t\t\t.rates = MADERA_RATES,\n\t\t\t.formats = MADERA_FORMATS,\n\t\t},\n\t\t.ops = &cs47l92_dai_ops,\n\t},\n\t{\n\t\t.name = \"cs47l92-dsp-trace\",\n\t\t.capture = {\n\t\t\t.stream_name = \"Audio Trace DSP\",\n\t\t\t.channels_min = 1,\n\t\t\t.channels_max = 2,\n\t\t\t.rates = MADERA_RATES,\n\t\t\t.formats = MADERA_FORMATS,\n\t\t},\n\t},\n};\n\nstatic int cs47l92_open(struct snd_soc_component *component,\n\t\t\tstruct snd_compr_stream *stream)\n{\n\tstruct snd_soc_pcm_runtime *rtd = stream->private_data;\n\tstruct cs47l92 *cs47l92 = snd_soc_component_get_drvdata(component);\n\tstruct madera_priv *priv = &cs47l92->core;\n\tstruct madera *madera = priv->madera;\n\tint n_adsp;\n\n\tif (strcmp(asoc_rtd_to_codec(rtd, 0)->name, \"cs47l92-dsp-trace\") == 0) {\n\t\tn_adsp = 0;\n\t} else {\n\t\tdev_err(madera->dev,\n\t\t\t\"No suitable compressed stream for DAI '%s'\\n\",\n\t\t\tasoc_rtd_to_codec(rtd, 0)->name);\n\t\treturn -EINVAL;\n\t}\n\n\treturn wm_adsp_compr_open(&priv->adsp[n_adsp], stream);\n}\n\nstatic irqreturn_t cs47l92_adsp2_irq(int irq, void *data)\n{\n\tstruct cs47l92 *cs47l92 = data;\n\tstruct madera_priv *priv = &cs47l92->core;\n\tstruct madera *madera = priv->madera;\n\tint ret;\n\n\tret = wm_adsp_compr_handle_irq(&priv->adsp[0]);\n\tif (ret == -ENODEV) {\n\t\tdev_err(madera->dev, \"Spurious compressed data IRQ\\n\");\n\t\treturn IRQ_NONE;\n\t}\n\n\treturn IRQ_HANDLED;\n}\n\nstatic const struct snd_soc_dapm_route cs47l92_mono_routes[] = {\n\t{ \"OUT1R\", NULL, \"OUT1L\" },\n\t{ \"OUT2R\", NULL, \"OUT2L\" },\n\t{ \"OUT3 Mono Mux\", \"HPOUT3\", \"OUT3L\" },\n\t{ \"OUT3 Mono Mux\", \"HPOUT4\", \"OUT3L\" },\n};\n\nstatic int cs47l92_component_probe(struct snd_soc_component *component)\n{\n\tstruct cs47l92 *cs47l92 = snd_soc_component_get_drvdata(component);\n\tstruct madera *madera = cs47l92->core.madera;\n\tint ret;\n\n\tsnd_soc_component_init_regmap(component, madera->regmap);\n\n\tmutex_lock(&madera->dapm_ptr_lock);\n\tmadera->dapm = snd_soc_component_get_dapm(component);\n\tmutex_unlock(&madera->dapm_ptr_lock);\n\n\tret = madera_init_inputs(component);\n\tif (ret)\n\t\treturn ret;\n\n\tret = madera_init_outputs(component, cs47l92_mono_routes,\n\t\t\t\t  ARRAY_SIZE(cs47l92_mono_routes),\n\t\t\t\t  CS47L92_MONO_OUTPUTS);\n\tif (ret)\n\t\treturn ret;\n\n\tsnd_soc_component_disable_pin(component, \"HAPTICS\");\n\n\tret = snd_soc_add_component_controls(component,\n\t\t\t\t\t     madera_adsp_rate_controls,\n\t\t\t\t\t     CS47L92_NUM_ADSP);\n\tif (ret)\n\t\treturn ret;\n\n\treturn wm_adsp2_component_probe(&cs47l92->core.adsp[0], component);\n}\n\nstatic void cs47l92_component_remove(struct snd_soc_component *component)\n{\n\tstruct cs47l92 *cs47l92 = snd_soc_component_get_drvdata(component);\n\tstruct madera *madera = cs47l92->core.madera;\n\n\tmutex_lock(&madera->dapm_ptr_lock);\n\tmadera->dapm = NULL;\n\tmutex_unlock(&madera->dapm_ptr_lock);\n\n\twm_adsp2_component_remove(&cs47l92->core.adsp[0], component);\n}\n\n#define CS47L92_DIG_VU 0x0200\n\nstatic unsigned int cs47l92_digital_vu[] = {\n\tMADERA_DAC_DIGITAL_VOLUME_1L,\n\tMADERA_DAC_DIGITAL_VOLUME_1R,\n\tMADERA_DAC_DIGITAL_VOLUME_2L,\n\tMADERA_DAC_DIGITAL_VOLUME_2R,\n\tMADERA_DAC_DIGITAL_VOLUME_3L,\n\tMADERA_DAC_DIGITAL_VOLUME_3R,\n\tMADERA_DAC_DIGITAL_VOLUME_5L,\n\tMADERA_DAC_DIGITAL_VOLUME_5R,\n};\n\nstatic const struct snd_compress_ops cs47l92_compress_ops = {\n\t.open = &cs47l92_open,\n\t.free = &wm_adsp_compr_free,\n\t.set_params = &wm_adsp_compr_set_params,\n\t.get_caps = &wm_adsp_compr_get_caps,\n\t.trigger = &wm_adsp_compr_trigger,\n\t.pointer = &wm_adsp_compr_pointer,\n\t.copy = &wm_adsp_compr_copy,\n};\n\nstatic const struct snd_soc_component_driver soc_component_dev_cs47l92 = {\n\t.probe\t\t\t= &cs47l92_component_probe,\n\t.remove\t\t\t= &cs47l92_component_remove,\n\t.set_sysclk\t\t= &madera_set_sysclk,\n\t.set_pll\t\t= &cs47l92_set_fll,\n\t.name\t\t\t= DRV_NAME,\n\t.compress_ops\t\t= &cs47l92_compress_ops,\n\t.controls\t\t= cs47l92_snd_controls,\n\t.num_controls\t\t= ARRAY_SIZE(cs47l92_snd_controls),\n\t.dapm_widgets\t\t= cs47l92_dapm_widgets,\n\t.num_dapm_widgets\t= ARRAY_SIZE(cs47l92_dapm_widgets),\n\t.dapm_routes\t\t= cs47l92_dapm_routes,\n\t.num_dapm_routes\t= ARRAY_SIZE(cs47l92_dapm_routes),\n\t.use_pmdown_time\t= 1,\n\t.endianness\t\t= 1,\n};\n\nstatic int cs47l92_probe(struct platform_device *pdev)\n{\n\tstruct madera *madera = dev_get_drvdata(pdev->dev.parent);\n\tstruct cs47l92 *cs47l92;\n\tint i, ret;\n\n\tBUILD_BUG_ON(ARRAY_SIZE(cs47l92_dai) > MADERA_MAX_DAI);\n\n\t \n\tif (!madera->irq_dev) {\n\t\tdev_dbg(&pdev->dev, \"irqchip driver not ready\\n\");\n\t\treturn -EPROBE_DEFER;\n\t}\n\n\tcs47l92 = devm_kzalloc(&pdev->dev, sizeof(struct cs47l92), GFP_KERNEL);\n\tif (!cs47l92)\n\t\treturn -ENOMEM;\n\n\tplatform_set_drvdata(pdev, cs47l92);\n\n\tcs47l92->core.madera = madera;\n\tcs47l92->core.dev = &pdev->dev;\n\tcs47l92->core.num_inputs = 8;\n\n\tret = madera_core_init(&cs47l92->core);\n\tif (ret)\n\t\treturn ret;\n\n\tret = madera_request_irq(madera, MADERA_IRQ_DSP_IRQ1,\n\t\t\t\t \"ADSP2 Compressed IRQ\", cs47l92_adsp2_irq,\n\t\t\t\t cs47l92);\n\tif (ret != 0) {\n\t\tdev_err(&pdev->dev, \"Failed to request DSP IRQ: %d\\n\", ret);\n\t\tgoto error_core;\n\t}\n\n\tret = madera_set_irq_wake(madera, MADERA_IRQ_DSP_IRQ1, 1);\n\tif (ret)\n\t\tdev_warn(&pdev->dev, \"Failed to set DSP IRQ wake: %d\\n\", ret);\n\n\tcs47l92->core.adsp[0].part = \"cs47l92\";\n\tcs47l92->core.adsp[0].cs_dsp.num = 1;\n\tcs47l92->core.adsp[0].cs_dsp.type = WMFW_ADSP2;\n\tcs47l92->core.adsp[0].cs_dsp.rev = 2;\n\tcs47l92->core.adsp[0].cs_dsp.dev = madera->dev;\n\tcs47l92->core.adsp[0].cs_dsp.regmap = madera->regmap_32bit;\n\n\tcs47l92->core.adsp[0].cs_dsp.base = MADERA_DSP1_CONFIG_1;\n\tcs47l92->core.adsp[0].cs_dsp.mem = cs47l92_dsp1_regions;\n\tcs47l92->core.adsp[0].cs_dsp.num_mems = ARRAY_SIZE(cs47l92_dsp1_regions);\n\n\tcs47l92->core.adsp[0].cs_dsp.lock_regions = CS_ADSP2_REGION_1_9;\n\n\tret = wm_adsp2_init(&cs47l92->core.adsp[0]);\n\tif (ret != 0)\n\t\tgoto error_dsp_irq;\n\n\tret = madera_init_bus_error_irq(&cs47l92->core, 0, wm_adsp2_bus_error);\n\tif (ret != 0)\n\t\tgoto error_adsp;\n\n\tmadera_init_fll(madera, 1, MADERA_FLL1_CONTROL_1 - 1,\n\t\t\t&cs47l92->fll[0]);\n\tmadera_init_fll(madera, 2, MADERA_FLL2_CONTROL_1 - 1,\n\t\t\t&cs47l92->fll[1]);\n\n\tfor (i = 0; i < ARRAY_SIZE(cs47l92_dai); i++)\n\t\tmadera_init_dai(&cs47l92->core, i);\n\n\t \n\tfor (i = 0; i < ARRAY_SIZE(cs47l92_digital_vu); i++)\n\t\tregmap_update_bits(madera->regmap, cs47l92_digital_vu[i],\n\t\t\t\t   CS47L92_DIG_VU, CS47L92_DIG_VU);\n\n\tpm_runtime_enable(&pdev->dev);\n\tpm_runtime_idle(&pdev->dev);\n\n\tret = devm_snd_soc_register_component(&pdev->dev,\n\t\t\t\t\t      &soc_component_dev_cs47l92,\n\t\t\t\t\t      cs47l92_dai,\n\t\t\t\t\t      ARRAY_SIZE(cs47l92_dai));\n\tif (ret < 0) {\n\t\tdev_err(&pdev->dev, \"Failed to register component: %d\\n\", ret);\n\t\tgoto error_pm_runtime;\n\t}\n\n\treturn ret;\n\nerror_pm_runtime:\n\tpm_runtime_disable(&pdev->dev);\n\tmadera_free_bus_error_irq(&cs47l92->core, 0);\nerror_adsp:\n\twm_adsp2_remove(&cs47l92->core.adsp[0]);\nerror_dsp_irq:\n\tmadera_set_irq_wake(madera, MADERA_IRQ_DSP_IRQ1, 0);\n\tmadera_free_irq(madera, MADERA_IRQ_DSP_IRQ1, cs47l92);\nerror_core:\n\tmadera_core_free(&cs47l92->core);\n\n\treturn ret;\n}\n\nstatic void cs47l92_remove(struct platform_device *pdev)\n{\n\tstruct cs47l92 *cs47l92 = platform_get_drvdata(pdev);\n\n\tpm_runtime_disable(&pdev->dev);\n\n\tmadera_free_bus_error_irq(&cs47l92->core, 0);\n\twm_adsp2_remove(&cs47l92->core.adsp[0]);\n\n\tmadera_set_irq_wake(cs47l92->core.madera, MADERA_IRQ_DSP_IRQ1, 0);\n\tmadera_free_irq(cs47l92->core.madera, MADERA_IRQ_DSP_IRQ1, cs47l92);\n\n\tmadera_core_free(&cs47l92->core);\n}\n\nstatic struct platform_driver cs47l92_codec_driver = {\n\t.driver = {\n\t\t.name = \"cs47l92-codec\",\n\t},\n\t.probe = &cs47l92_probe,\n\t.remove_new = cs47l92_remove,\n};\n\nmodule_platform_driver(cs47l92_codec_driver);\n\nMODULE_SOFTDEP(\"pre: madera irq-madera arizona-micsupp\");\nMODULE_DESCRIPTION(\"ASoC CS47L92 driver\");\nMODULE_AUTHOR(\"Stuart Henderson <stuarth@opensource.cirrus.com>\");\nMODULE_LICENSE(\"GPL v2\");\nMODULE_ALIAS(\"platform:cs47l92-codec\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}