<html><body><samp><pre>
<!@TC:1638011090>
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-M2TPG58

# Sat Nov 27 13:04:50 2021

#Implementation: tens_Implmnt

<a name=compilerReport18></a>Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1638011090> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

<a name=compilerReport19></a>Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1638011090> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:<a href="@N:CD720:@XP_HELP">CD720</a> : <a href="C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd:123:18:123:22:@N:CD720:@XP_MSG">std.vhd(123)</a><!@TM:1638011090> | Setting time resolution to ps
@N: : <a href="C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Top.vhd:25:7:25:10:@N::@XP_MSG">Top.vhd(25)</a><!@TM:1638011090> | Top entity is set to TOP.
File C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\vccio_en_vh.vhd changed - recompiling
File C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\vccsa_vr_en_vh.vhd changed - recompiling
File C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\vpp_vddq_vh.vhd changed - recompiling
File C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Top.vhd changed - recompiling
VHDL syntax check successful!

Compiler output is up to date.  No re-compile necessary

@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Top.vhd:25:7:25:10:@N:CD630:@XP_MSG">Top.vhd(25)</a><!@TM:1638011090> | Synthesizing work.top.bdf_type.
<font color=#A52A2A>@W:<a href="@W:CD280:@XP_HELP">CD280</a> : <a href="C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Top.vhd:148:11:148:14:@W:CD280:@XP_MSG">Top.vhd(148)</a><!@TM:1638011090> | Unbound component adc mapped to black box</font>
<font color=#A52A2A>@W:<a href="@W:CD280:@XP_HELP">CD280</a> : <a href="C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Top.vhd:191:11:191:26:@W:CD280:@XP_MSG">Top.vhd(191)</a><!@TM:1638011090> | Unbound component voltage_monitor mapped to black box</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Top.vhd:191:11:191:26:@N:CD630:@XP_MSG">Top.vhd(191)</a><!@TM:1638011090> | Synthesizing work.voltage_monitor.syn_black_box.
Post processing for work.voltage_monitor.syn_black_box
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\pch_pwrok_vh.vhd:11:7:11:22:@N:CD630:@XP_MSG">pch_pwrok_vh.vhd(11)</a><!@TM:1638011090> | Synthesizing work.pch_pwrok_block.pch_pwrok_block_arch.
@N:<a href="@N:CD234:@XP_HELP">CD234</a> : <a href="C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\pch_pwrok_vh.vhd:22:17:22:19:@N:CD234:@XP_MSG">pch_pwrok_vh.vhd(22)</a><!@TM:1638011090> | Using user defined encoding for type state_type.
<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\pch_pwrok_vh.vhd:42:1:42:8:@W:CG296:@XP_MSG">pch_pwrok_vh.vhd(42)</a><!@TM:1638011090> | Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\pch_pwrok_vh.vhd:57:9:57:14:@W:CG290:@XP_MSG">pch_pwrok_vh.vhd(57)</a><!@TM:1638011090> | Referenced variable count is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\pch_pwrok_vh.vhd:48:9:48:20:@W:CG290:@XP_MSG">pch_pwrok_vh.vhd(48)</a><!@TM:1638011090> | Referenced variable vr_vccsa_ok is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\pch_pwrok_vh.vhd:45:8:45:18:@W:CG290:@XP_MSG">pch_pwrok_vh.vhd(45)</a><!@TM:1638011090> | Referenced variable curr_state is not in sensitivity list.</font>
Post processing for work.pch_pwrok_block.pch_pwrok_block_arch
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\pch_pwrok_vh.vhd:44:2:44:4:@W:CL117:@XP_MSG">pch_pwrok_vh.vhd(44)</a><!@TM:1638011090> | Latch generated from process for signal count(15 downto 0); possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\pch_pwrok_vh.vhd:44:2:44:4:@W:CL117:@XP_MSG">pch_pwrok_vh.vhd(44)</a><!@TM:1638011090> | Latch generated from process for signal curr_state(1 downto 0); possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\pch_pwrok_vh.vhd:44:2:44:4:@W:CL117:@XP_MSG">pch_pwrok_vh.vhd(44)</a><!@TM:1638011090> | Latch generated from process for signal delayed_vr_vccsa_ok; possible missing assignment in an if or case statement.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\rsmrst_pwrgd_vh.vhd:8:7:8:25:@N:CD630:@XP_MSG">rsmrst_pwrgd_vh.vhd(8)</a><!@TM:1638011090> | Synthesizing work.rsmrst_pwrgd_block.rsmrst_arch.
@N:<a href="@N:CD234:@XP_HELP">CD234</a> : <a href="C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\rsmrst_pwrgd_vh.vhd:22:17:22:19:@N:CD234:@XP_MSG">rsmrst_pwrgd_vh.vhd(22)</a><!@TM:1638011090> | Using user defined encoding for type state_type.
<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\rsmrst_pwrgd_vh.vhd:35:1:35:8:@W:CG296:@XP_MSG">rsmrst_pwrgd_vh.vhd(35)</a><!@TM:1638011090> | Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\rsmrst_pwrgd_vh.vhd:50:9:50:14:@W:CG290:@XP_MSG">rsmrst_pwrgd_vh.vhd(50)</a><!@TM:1638011090> | Referenced variable count is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\rsmrst_pwrgd_vh.vhd:41:9:41:21:@W:CG290:@XP_MSG">rsmrst_pwrgd_vh.vhd(41)</a><!@TM:1638011090> | Referenced variable rsmrst_pwrgd is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\rsmrst_pwrgd_vh.vhd:38:8:38:18:@W:CG290:@XP_MSG">rsmrst_pwrgd_vh.vhd(38)</a><!@TM:1638011090> | Referenced variable curr_state is not in sensitivity list.</font>
Post processing for work.rsmrst_pwrgd_block.rsmrst_arch
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\rsmrst_pwrgd_vh.vhd:37:2:37:4:@W:CL117:@XP_MSG">rsmrst_pwrgd_vh.vhd(37)</a><!@TM:1638011090> | Latch generated from process for signal count(15 downto 0); possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\rsmrst_pwrgd_vh.vhd:37:2:37:4:@W:CL117:@XP_MSG">rsmrst_pwrgd_vh.vhd(37)</a><!@TM:1638011090> | Latch generated from process for signal curr_state(1 downto 0); possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\rsmrst_pwrgd_vh.vhd:37:2:37:4:@W:CL117:@XP_MSG">rsmrst_pwrgd_vh.vhd(37)</a><!@TM:1638011090> | Latch generated from process for signal RSMRSTn; possible missing assignment in an if or case statement.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\dsw_pwrok.vhd:8:7:8:22:@N:CD630:@XP_MSG">dsw_pwrok.vhd(8)</a><!@TM:1638011090> | Synthesizing work.dsw_pwrok_block.dsw_pwrok_arch.
@N:<a href="@N:CD234:@XP_HELP">CD234</a> : <a href="C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\dsw_pwrok.vhd:18:17:18:19:@N:CD234:@XP_MSG">dsw_pwrok.vhd(18)</a><!@TM:1638011090> | Using user defined encoding for type state_type.
<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\dsw_pwrok.vhd:31:1:31:8:@W:CG296:@XP_MSG">dsw_pwrok.vhd(31)</a><!@TM:1638011090> | Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\dsw_pwrok.vhd:46:9:46:14:@W:CG290:@XP_MSG">dsw_pwrok.vhd(46)</a><!@TM:1638011090> | Referenced variable count is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\dsw_pwrok.vhd:37:9:37:14:@W:CG290:@XP_MSG">dsw_pwrok.vhd(37)</a><!@TM:1638011090> | Referenced variable pwrok is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\dsw_pwrok.vhd:34:8:34:18:@W:CG290:@XP_MSG">dsw_pwrok.vhd(34)</a><!@TM:1638011090> | Referenced variable curr_state is not in sensitivity list.</font>
Post processing for work.dsw_pwrok_block.dsw_pwrok_arch
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\dsw_pwrok.vhd:33:2:33:4:@W:CL117:@XP_MSG">dsw_pwrok.vhd(33)</a><!@TM:1638011090> | Latch generated from process for signal count(15 downto 0); possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\dsw_pwrok.vhd:33:2:33:4:@W:CL117:@XP_MSG">dsw_pwrok.vhd(33)</a><!@TM:1638011090> | Latch generated from process for signal curr_state(1 downto 0); possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\dsw_pwrok.vhd:33:2:33:4:@W:CL117:@XP_MSG">dsw_pwrok.vhd(33)</a><!@TM:1638011090> | Latch generated from process for signal DSW_PWROK; possible missing assignment in an if or case statement.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\vccsa_vr_en_vh.vhd:8:7:8:24:@N:CD630:@XP_MSG">vccsa_vr_en_vh.vhd(8)</a><!@TM:1638011090> | Synthesizing work.vccsa_vr_en_block.vccsa_vr_arch.
Post processing for work.vccsa_vr_en_block.vccsa_vr_arch
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Top.vhd:148:11:148:14:@N:CD630:@XP_MSG">Top.vhd(148)</a><!@TM:1638011090> | Synthesizing work.adc.syn_black_box.
Post processing for work.adc.syn_black_box
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\hda_strap_vh.vhd:7:7:7:22:@N:CD630:@XP_MSG">hda_strap_vh.vhd(7)</a><!@TM:1638011090> | Synthesizing work.hda_strap_block.hda_strap_block_arch.
@N:<a href="@N:CD234:@XP_HELP">CD234</a> : <a href="C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\hda_strap_vh.vhd:16:17:16:19:@N:CD234:@XP_MSG">hda_strap_vh.vhd(16)</a><!@TM:1638011090> | Using user defined encoding for type state_type.
<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\hda_strap_vh.vhd:23:1:23:8:@W:CG296:@XP_MSG">hda_strap_vh.vhd(23)</a><!@TM:1638011090> | Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\hda_strap_vh.vhd:37:9:37:14:@W:CG290:@XP_MSG">hda_strap_vh.vhd(37)</a><!@TM:1638011090> | Referenced variable count is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\hda_strap_vh.vhd:26:8:26:18:@W:CG290:@XP_MSG">hda_strap_vh.vhd(26)</a><!@TM:1638011090> | Referenced variable curr_state is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\hda_strap_vh.vhd:46:9:46:17:@W:CG290:@XP_MSG">hda_strap_vh.vhd(46)</a><!@TM:1638011090> | Referenced variable gpio_pch is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\hda_strap_vh.vhd:29:9:29:18:@W:CG290:@XP_MSG">hda_strap_vh.vhd(29)</a><!@TM:1638011090> | Referenced variable pch_pwrok is not in sensitivity list.</font>
Post processing for work.hda_strap_block.hda_strap_block_arch
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\hda_strap_vh.vhd:25:2:25:4:@W:CL117:@XP_MSG">hda_strap_vh.vhd(25)</a><!@TM:1638011090> | Latch generated from process for signal count(17 downto 0); possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\hda_strap_vh.vhd:25:2:25:4:@W:CL117:@XP_MSG">hda_strap_vh.vhd(25)</a><!@TM:1638011090> | Latch generated from process for signal curr_state(2 downto 0); possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\hda_strap_vh.vhd:25:2:25:4:@W:CL117:@XP_MSG">hda_strap_vh.vhd(25)</a><!@TM:1638011090> | Latch generated from process for signal HDA_SDO_FPGA; possible missing assignment in an if or case statement.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Counter.vhd:7:7:7:14:@N:CD630:@XP_MSG">Counter.vhd(7)</a><!@TM:1638011090> | Synthesizing work.counter.counter_arch.
Post processing for work.counter.counter_arch
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Counter.vhd:12:2:12:8:@W:CL240:@XP_MSG">Counter.vhd(12)</a><!@TM:1638011090> | Signal locked is floating; a simulation mismatch is possible.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\vccio_en_vh.vhd:10:7:10:21:@N:CD630:@XP_MSG">vccio_en_vh.vhd(10)</a><!@TM:1638011090> | Synthesizing work.vccio_en_block.vccio_en_block_arch.
Post processing for work.vccio_en_block.vccio_en_block_arch
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\vpp_vddq_vh.vhd:9:7:9:21:@N:CD630:@XP_MSG">vpp_vddq_vh.vhd(9)</a><!@TM:1638011090> | Synthesizing work.vpp_vddq_block.vpp_vddq_arch.
@N:<a href="@N:CD234:@XP_HELP">CD234</a> : <a href="C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\vpp_vddq_vh.vhd:20:17:20:19:@N:CD234:@XP_MSG">vpp_vddq_vh.vhd(20)</a><!@TM:1638011090> | Using user defined encoding for type state_type.
<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\vpp_vddq_vh.vhd:36:1:36:8:@W:CG296:@XP_MSG">vpp_vddq_vh.vhd(36)</a><!@TM:1638011090> | Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\vpp_vddq_vh.vhd:39:8:39:18:@W:CG290:@XP_MSG">vpp_vddq_vh.vhd(39)</a><!@TM:1638011090> | Referenced variable curr_state is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\vpp_vddq_vh.vhd:42:10:42:20:@W:CG290:@XP_MSG">vpp_vddq_vh.vhd(42)</a><!@TM:1638011090> | Referenced variable vddq_pwrgd is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\vpp_vddq_vh.vhd:42:33:42:39:@W:CG290:@XP_MSG">vpp_vddq_vh.vhd(42)</a><!@TM:1638011090> | Referenced variable slp_s4 is not in sensitivity list.</font>
Post processing for work.vpp_vddq_block.vpp_vddq_arch
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\vpp_vddq_vh.vhd:38:2:38:4:@W:CL117:@XP_MSG">vpp_vddq_vh.vhd(38)</a><!@TM:1638011090> | Latch generated from process for signal count(15 downto 0); possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\vpp_vddq_vh.vhd:38:2:38:4:@W:CL117:@XP_MSG">vpp_vddq_vh.vhd(38)</a><!@TM:1638011090> | Latch generated from process for signal curr_state(1 downto 0); possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\vpp_vddq_vh.vhd:38:2:38:4:@W:CL117:@XP_MSG">vpp_vddq_vh.vhd(38)</a><!@TM:1638011090> | Latch generated from process for signal delayed_vddq_pwrgd; possible missing assignment in an if or case statement.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\powerled_vh.vhd:5:7:5:21:@N:CD630:@XP_MSG">powerled_vh.vhd(5)</a><!@TM:1638011090> | Synthesizing work.powerled_block.powerled_arch.
@N:<a href="@N:CD234:@XP_HELP">CD234</a> : <a href="C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\powerled_vh.vhd:16:17:16:19:@N:CD234:@XP_MSG">powerled_vh.vhd(16)</a><!@TM:1638011090> | Using user defined encoding for type state_type.
<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\powerled_vh.vhd:32:1:32:8:@W:CG296:@XP_MSG">powerled_vh.vhd(32)</a><!@TM:1638011090> | Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\powerled_vh.vhd:90:8:90:17:@W:CG290:@XP_MSG">powerled_vh.vhd(90)</a><!@TM:1638011090> | Referenced variable mem_alert is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\powerled_vh.vhd:35:28:35:35:@W:CG290:@XP_MSG">powerled_vh.vhd(35)</a><!@TM:1638011090> | Referenced variable slp_s4n is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\powerled_vh.vhd:35:8:35:15:@W:CG290:@XP_MSG">powerled_vh.vhd(35)</a><!@TM:1638011090> | Referenced variable slp_s3n is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\powerled_vh.vhd:38:10:38:19:@W:CG290:@XP_MSG">powerled_vh.vhd(38)</a><!@TM:1638011090> | Referenced variable dutycycle is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\powerled_vh.vhd:42:11:42:20:@W:CG290:@XP_MSG">powerled_vh.vhd(42)</a><!@TM:1638011090> | Referenced variable count_clk is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\powerled_vh.vhd:36:9:36:19:@W:CG290:@XP_MSG">powerled_vh.vhd(36)</a><!@TM:1638011090> | Referenced variable func_state is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\powerled_vh.vhd:134:1:134:8:@W:CG296:@XP_MSG">powerled_vh.vhd(134)</a><!@TM:1638011090> | Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\powerled_vh.vhd:150:30:150:38:@W:CG290:@XP_MSG">powerled_vh.vhd(150)</a><!@TM:1638011090> | Referenced variable onclocks is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\powerled_vh.vhd:139:9:139:14:@W:CG290:@XP_MSG">powerled_vh.vhd(139)</a><!@TM:1638011090> | Referenced variable count is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\powerled_vh.vhd:137:8:137:18:@W:CG290:@XP_MSG">powerled_vh.vhd(137)</a><!@TM:1638011090> | Referenced variable curr_state is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\powerled_vh.vhd:21:8:21:17:@W:CD638:@XP_MSG">powerled_vh.vhd(21)</a><!@TM:1638011090> | Signal clk_state is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\powerled_vh.vhd:22:8:22:16:@W:CD638:@XP_MSG">powerled_vh.vhd(22)</a><!@TM:1638011090> | Signal clk_slow is undriven. Either assign the signal a value or remove the signal declaration.</font>
Post processing for work.powerled_block.powerled_arch
@A:<a href="@A:CL109:@XP_HELP">CL109</a> : <a href="C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\powerled_vh.vhd:34:2:34:4:@A:CL109:@XP_MSG">powerled_vh.vhd(34)</a><!@TM:1638011090> | Too many clocks (> 8) for set/reset analysis of count_off, try moving enabling expressions outside process
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\powerled_vh.vhd:34:2:34:4:@W:CL117:@XP_MSG">powerled_vh.vhd(34)</a><!@TM:1638011090> | Latch generated from process for signal count_off(15 downto 0); possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\powerled_vh.vhd:136:2:136:4:@W:CL117:@XP_MSG">powerled_vh.vhd(136)</a><!@TM:1638011090> | Latch generated from process for signal pwm_out; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\powerled_vh.vhd:136:2:136:4:@W:CL117:@XP_MSG">powerled_vh.vhd(136)</a><!@TM:1638011090> | Latch generated from process for signal curr_state(1 downto 0); possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\powerled_vh.vhd:34:2:34:4:@W:CL117:@XP_MSG">powerled_vh.vhd(34)</a><!@TM:1638011090> | Latch generated from process for signal dutycycle(15 downto 0); possible missing assignment in an if or case statement.</font>
@A:<a href="@A:CL109:@XP_HELP">CL109</a> : <a href="C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\powerled_vh.vhd:34:2:34:4:@A:CL109:@XP_MSG">powerled_vh.vhd(34)</a><!@TM:1638011090> | Too many clocks (> 8) for set/reset analysis of count_clk, try moving enabling expressions outside process
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\powerled_vh.vhd:34:2:34:4:@W:CL117:@XP_MSG">powerled_vh.vhd(34)</a><!@TM:1638011090> | Latch generated from process for signal count_clk(15 downto 0); possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\powerled_vh.vhd:34:2:34:4:@W:CL117:@XP_MSG">powerled_vh.vhd(34)</a><!@TM:1638011090> | Latch generated from process for signal func_state(1 downto 0); possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\powerled_vh.vhd:136:2:136:4:@W:CL117:@XP_MSG">powerled_vh.vhd(136)</a><!@TM:1638011090> | Latch generated from process for signal count(15 downto 0); possible missing assignment in an if or case statement.</font>
Post processing for work.top.bdf_type
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Top.vhd:90:2:90:10:@W:CL240:@XP_MSG">Top.vhd(90)</a><!@TM:1638011090> | Signal FPGA_TP2 is floating; a simulation mismatch is possible.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\vccio_en_vh.vhd:15:2:15:10:@N:CL159:@XP_MSG">vccio_en_vh.vhd(15)</a><!@TM:1638011090> | Input clk_100k is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\vccsa_vr_en_vh.vhd:16:2:16:10:@N:CL159:@XP_MSG">vccsa_vr_en_vh.vhd(16)</a><!@TM:1638011090> | Input clk_100k is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\dsw_pwrok.vhd:11:2:11:12:@N:CL159:@XP_MSG">dsw_pwrok.vhd(11)</a><!@TM:1638011090> | Input mainpwr_OK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Top.vhd:27:2:27:17:@N:CL159:@XP_MSG">Top.vhd(27)</a><!@TM:1638011090> | Input GPIO_FPGA_HDR_1 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Top.vhd:28:2:28:17:@N:CL159:@XP_MSG">Top.vhd(28)</a><!@TM:1638011090> | Input GPIO_FPGA_HDR_2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Top.vhd:29:2:29:17:@N:CL159:@XP_MSG">Top.vhd(29)</a><!@TM:1638011090> | Input GPIO_FPGA_HDR_3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Top.vhd:31:2:31:17:@N:CL159:@XP_MSG">Top.vhd(31)</a><!@TM:1638011090> | Input GPIO_FPGA_PCH_2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Top.vhd:32:2:32:17:@N:CL159:@XP_MSG">Top.vhd(32)</a><!@TM:1638011090> | Input GPIO_FPGA_PCH_3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Top.vhd:33:2:33:17:@N:CL159:@XP_MSG">Top.vhd(33)</a><!@TM:1638011090> | Input GPIO_FPGA_PCH_4 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Top.vhd:35:2:35:16:@N:CL159:@XP_MSG">Top.vhd(35)</a><!@TM:1638011090> | Input GPIO_FPGA_PM_1 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Top.vhd:36:2:36:16:@N:CL159:@XP_MSG">Top.vhd(36)</a><!@TM:1638011090> | Input GPIO_FPGA_PM_3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Top.vhd:37:2:37:16:@N:CL159:@XP_MSG">Top.vhd(37)</a><!@TM:1638011090> | Input GPIO_FPGA_PM_2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Top.vhd:38:2:38:16:@N:CL159:@XP_MSG">Top.vhd(38)</a><!@TM:1638011090> | Input GPIO_FPGA_PM_4 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Top.vhd:39:2:39:16:@N:CL159:@XP_MSG">Top.vhd(39)</a><!@TM:1638011090> | Input GPIO_FPGA_SV_1 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Top.vhd:40:2:40:16:@N:CL159:@XP_MSG">Top.vhd(40)</a><!@TM:1638011090> | Input GPIO_FPGA_SV_2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Top.vhd:41:2:41:16:@N:CL159:@XP_MSG">Top.vhd(41)</a><!@TM:1638011090> | Input GPIO_FPGA_SV_3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Top.vhd:42:2:42:16:@N:CL159:@XP_MSG">Top.vhd(42)</a><!@TM:1638011090> | Input GPIO_FPGA_SV_4 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Top.vhd:43:2:43:14:@N:CL159:@XP_MSG">Top.vhd(43)</a><!@TM:1638011090> | Input FPGA_GPIO_WD is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Top.vhd:44:2:44:13:@N:CL159:@XP_MSG">Top.vhd(44)</a><!@TM:1638011090> | Input SV_WD_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Top.vhd:45:2:45:10:@N:CL159:@XP_MSG">Top.vhd(45)</a><!@TM:1638011090> | Input TPM_GPIO is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Top.vhd:59:2:59:9:@N:CL159:@XP_MSG">Top.vhd(59)</a><!@TM:1638011090> | Input FP_RSTn is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Top.vhd:60:2:60:9:@N:CL159:@XP_MSG">Top.vhd(60)</a><!@TM:1638011090> | Input PLTRSTn is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Top.vhd:63:2:63:9:@N:CL159:@XP_MSG">Top.vhd(63)</a><!@TM:1638011090> | Input SLP_S5n is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Top.vhd:64:2:64:9:@N:CL159:@XP_MSG">Top.vhd(64)</a><!@TM:1638011090> | Input PWRBTNn is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Top.vhd:65:2:65:14:@N:CL159:@XP_MSG">Top.vhd(65)</a><!@TM:1638011090> | Input RTCRSTn_FPGA is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Top.vhd:67:2:67:10:@N:CL159:@XP_MSG">Top.vhd(67)</a><!@TM:1638011090> | Input SLP_SUSn is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Top.vhd:68:2:68:10:@N:CL159:@XP_MSG">Top.vhd(68)</a><!@TM:1638011090> | Input PM_PWROK is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 27 13:04:50 2021

###########################################################]
<a name=compilerReport20></a>Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1638011090> | Running in 64-bit mode 

Linker output is up to date. No re-linking necessary


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 27 13:04:50 2021

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 27 13:04:50 2021

###########################################################]

@A: : <!@TM:1638011091> | multi_srs_gen output is up to date. No run necessary. 
To force a re-synthesis, select [Resynthesize All] in menu [Run].
Click link to view previous log file.
Multi-srs Generator Report
<a name=compilerReport21_head></a>Linked File: <a href="C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\tens\tens_Implmnt\synlog\tens_multi_srs_gen.srr:@XP_FILE">tens_multi_srs_gen.srr</a>

@A: : <!@TM:1638011091> | premap output is up to date. No run necessary. 
To force a re-synthesis, select [Resynthesize All] in menu [Run].
Click link to view previous log file.
Pre-mapping Report
<a name=mapperReport22_head></a>Linked File: <a href="C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\tens\tens_Implmnt\synlog\tens_premap.srr:@XP_FILE">tens_premap.srr</a>

</pre></samp></body></html>
