-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
-- Date        : Wed Mar 26 17:30:09 2025
-- Host        : DESKTOP-FEDBMRF running 64-bit major release  (build 9200)
-- Command     : write_vhdl -mode funcsim -nolib -force -file
--               C:/Users/danie/w5500StateMachine/w5500StateMachine.sim/sim_1/synth/func/xsim/top_func_synth.vhd
-- Design      : top
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity clk_wiz_0_clk_wiz is
  port (
    clk_out1 : out STD_LOGIC;
    reset : in STD_LOGIC;
    clk_in1 : in STD_LOGIC
  );
end clk_wiz_0_clk_wiz;

architecture STRUCTURE of clk_wiz_0_clk_wiz is
  signal clk_in1_clk_wiz_0 : STD_LOGIC;
  signal clk_out1_clk_wiz_0 : STD_LOGIC;
  signal clkfbout_buf_clk_wiz_0 : STD_LOGIC;
  signal clkfbout_clk_wiz_0 : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKFBOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKFBSTOPPED_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKINSTOPPED_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT0B_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT1_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT1B_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT2_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT2B_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT3_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT3B_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT4_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT5_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT6_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_DRDY_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_LOCKED_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_PSDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_DO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of clkf_buf : label is "PRIMITIVE";
  attribute BOX_TYPE of clkin1_ibufg : label is "PRIMITIVE";
  attribute CAPACITANCE : string;
  attribute CAPACITANCE of clkin1_ibufg : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE : string;
  attribute IBUF_DELAY_VALUE of clkin1_ibufg : label is "0";
  attribute IFD_DELAY_VALUE : string;
  attribute IFD_DELAY_VALUE of clkin1_ibufg : label is "AUTO";
  attribute BOX_TYPE of clkout1_buf : label is "PRIMITIVE";
  attribute BOX_TYPE of mmcm_adv_inst : label is "PRIMITIVE";
begin
clkf_buf: unisim.vcomponents.BUFG
     port map (
      I => clkfbout_clk_wiz_0,
      O => clkfbout_buf_clk_wiz_0
    );
clkin1_ibufg: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => clk_in1,
      O => clk_in1_clk_wiz_0
    );
clkout1_buf: unisim.vcomponents.BUFG
     port map (
      I => clk_out1_clk_wiz_0,
      O => clk_out1
    );
mmcm_adv_inst: unisim.vcomponents.MMCME2_ADV
    generic map(
      BANDWIDTH => "OPTIMIZED",
      CLKFBOUT_MULT_F => 8.000000,
      CLKFBOUT_PHASE => 0.000000,
      CLKFBOUT_USE_FINE_PS => false,
      CLKIN1_PERIOD => 8.000000,
      CLKIN2_PERIOD => 0.000000,
      CLKOUT0_DIVIDE_F => 8.000000,
      CLKOUT0_DUTY_CYCLE => 0.500000,
      CLKOUT0_PHASE => 0.000000,
      CLKOUT0_USE_FINE_PS => false,
      CLKOUT1_DIVIDE => 1,
      CLKOUT1_DUTY_CYCLE => 0.500000,
      CLKOUT1_PHASE => 0.000000,
      CLKOUT1_USE_FINE_PS => false,
      CLKOUT2_DIVIDE => 1,
      CLKOUT2_DUTY_CYCLE => 0.500000,
      CLKOUT2_PHASE => 0.000000,
      CLKOUT2_USE_FINE_PS => false,
      CLKOUT3_DIVIDE => 1,
      CLKOUT3_DUTY_CYCLE => 0.500000,
      CLKOUT3_PHASE => 0.000000,
      CLKOUT3_USE_FINE_PS => false,
      CLKOUT4_CASCADE => false,
      CLKOUT4_DIVIDE => 1,
      CLKOUT4_DUTY_CYCLE => 0.500000,
      CLKOUT4_PHASE => 0.000000,
      CLKOUT4_USE_FINE_PS => false,
      CLKOUT5_DIVIDE => 1,
      CLKOUT5_DUTY_CYCLE => 0.500000,
      CLKOUT5_PHASE => 0.000000,
      CLKOUT5_USE_FINE_PS => false,
      CLKOUT6_DIVIDE => 1,
      CLKOUT6_DUTY_CYCLE => 0.500000,
      CLKOUT6_PHASE => 0.000000,
      CLKOUT6_USE_FINE_PS => false,
      COMPENSATION => "ZHOLD",
      DIVCLK_DIVIDE => 1,
      IS_CLKINSEL_INVERTED => '0',
      IS_PSEN_INVERTED => '0',
      IS_PSINCDEC_INVERTED => '0',
      IS_PWRDWN_INVERTED => '0',
      IS_RST_INVERTED => '0',
      REF_JITTER1 => 0.010000,
      REF_JITTER2 => 0.010000,
      SS_EN => "FALSE",
      SS_MODE => "CENTER_HIGH",
      SS_MOD_PERIOD => 10000,
      STARTUP_WAIT => false
    )
        port map (
      CLKFBIN => clkfbout_buf_clk_wiz_0,
      CLKFBOUT => clkfbout_clk_wiz_0,
      CLKFBOUTB => NLW_mmcm_adv_inst_CLKFBOUTB_UNCONNECTED,
      CLKFBSTOPPED => NLW_mmcm_adv_inst_CLKFBSTOPPED_UNCONNECTED,
      CLKIN1 => clk_in1_clk_wiz_0,
      CLKIN2 => '0',
      CLKINSEL => '1',
      CLKINSTOPPED => NLW_mmcm_adv_inst_CLKINSTOPPED_UNCONNECTED,
      CLKOUT0 => clk_out1_clk_wiz_0,
      CLKOUT0B => NLW_mmcm_adv_inst_CLKOUT0B_UNCONNECTED,
      CLKOUT1 => NLW_mmcm_adv_inst_CLKOUT1_UNCONNECTED,
      CLKOUT1B => NLW_mmcm_adv_inst_CLKOUT1B_UNCONNECTED,
      CLKOUT2 => NLW_mmcm_adv_inst_CLKOUT2_UNCONNECTED,
      CLKOUT2B => NLW_mmcm_adv_inst_CLKOUT2B_UNCONNECTED,
      CLKOUT3 => NLW_mmcm_adv_inst_CLKOUT3_UNCONNECTED,
      CLKOUT3B => NLW_mmcm_adv_inst_CLKOUT3B_UNCONNECTED,
      CLKOUT4 => NLW_mmcm_adv_inst_CLKOUT4_UNCONNECTED,
      CLKOUT5 => NLW_mmcm_adv_inst_CLKOUT5_UNCONNECTED,
      CLKOUT6 => NLW_mmcm_adv_inst_CLKOUT6_UNCONNECTED,
      DADDR(6 downto 0) => B"0000000",
      DCLK => '0',
      DEN => '0',
      DI(15 downto 0) => B"0000000000000000",
      DO(15 downto 0) => NLW_mmcm_adv_inst_DO_UNCONNECTED(15 downto 0),
      DRDY => NLW_mmcm_adv_inst_DRDY_UNCONNECTED,
      DWE => '0',
      LOCKED => NLW_mmcm_adv_inst_LOCKED_UNCONNECTED,
      PSCLK => '0',
      PSDONE => NLW_mmcm_adv_inst_PSDONE_UNCONNECTED,
      PSEN => '0',
      PSINCDEC => '0',
      PWRDWN => '0',
      RST => reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity xpm_cdc_sync_rst is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of xpm_cdc_sync_rst : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of xpm_cdc_sync_rst : entity is 4;
  attribute INIT : string;
  attribute INIT of xpm_cdc_sync_rst : entity is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of xpm_cdc_sync_rst : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of xpm_cdc_sync_rst : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of xpm_cdc_sync_rst : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of xpm_cdc_sync_rst : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of xpm_cdc_sync_rst : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of xpm_cdc_sync_rst : entity is "SYNC_RST";
end xpm_cdc_sync_rst;

architecture STRUCTURE of xpm_cdc_sync_rst is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \xpm_cdc_sync_rst__5\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \xpm_cdc_sync_rst__5\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \xpm_cdc_sync_rst__5\ : entity is 4;
  attribute INIT : string;
  attribute INIT of \xpm_cdc_sync_rst__5\ : entity is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \xpm_cdc_sync_rst__5\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \xpm_cdc_sync_rst__5\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \xpm_cdc_sync_rst__5\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \xpm_cdc_sync_rst__5\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \xpm_cdc_sync_rst__5\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \xpm_cdc_sync_rst__5\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \xpm_cdc_sync_rst__5\ : entity is "SYNC_RST";
end \xpm_cdc_sync_rst__5\;

architecture STRUCTURE of \xpm_cdc_sync_rst__5\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \xpm_cdc_sync_rst__6\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \xpm_cdc_sync_rst__6\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \xpm_cdc_sync_rst__6\ : entity is 4;
  attribute INIT : string;
  attribute INIT of \xpm_cdc_sync_rst__6\ : entity is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \xpm_cdc_sync_rst__6\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \xpm_cdc_sync_rst__6\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \xpm_cdc_sync_rst__6\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \xpm_cdc_sync_rst__6\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \xpm_cdc_sync_rst__6\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \xpm_cdc_sync_rst__6\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \xpm_cdc_sync_rst__6\ : entity is "SYNC_RST";
end \xpm_cdc_sync_rst__6\;

architecture STRUCTURE of \xpm_cdc_sync_rst__6\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \xpm_cdc_sync_rst__7\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \xpm_cdc_sync_rst__7\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \xpm_cdc_sync_rst__7\ : entity is 4;
  attribute INIT : string;
  attribute INIT of \xpm_cdc_sync_rst__7\ : entity is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \xpm_cdc_sync_rst__7\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \xpm_cdc_sync_rst__7\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \xpm_cdc_sync_rst__7\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \xpm_cdc_sync_rst__7\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \xpm_cdc_sync_rst__7\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \xpm_cdc_sync_rst__7\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \xpm_cdc_sync_rst__7\ : entity is "SYNC_RST";
end \xpm_cdc_sync_rst__7\;

architecture STRUCTURE of \xpm_cdc_sync_rst__7\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \xpm_cdc_sync_rst__8\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \xpm_cdc_sync_rst__8\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \xpm_cdc_sync_rst__8\ : entity is 4;
  attribute INIT : string;
  attribute INIT of \xpm_cdc_sync_rst__8\ : entity is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \xpm_cdc_sync_rst__8\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \xpm_cdc_sync_rst__8\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \xpm_cdc_sync_rst__8\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \xpm_cdc_sync_rst__8\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \xpm_cdc_sync_rst__8\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \xpm_cdc_sync_rst__8\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \xpm_cdc_sync_rst__8\ : entity is "SYNC_RST";
end \xpm_cdc_sync_rst__8\;

architecture STRUCTURE of \xpm_cdc_sync_rst__8\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \xpm_counter_updn__parameterized0\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ : out STD_LOGIC;
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : out STD_LOGIC;
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\ : out STD_LOGIC;
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_empty_i : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clr_full : in STD_LOGIC;
    ram_wr_en_i : in STD_LOGIC;
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg\ : in STD_LOGIC;
    \count_value_i_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \xpm_counter_updn__parameterized0\ : entity is "xpm_counter_updn";
end \xpm_counter_updn__parameterized0\;

architecture STRUCTURE of \xpm_counter_updn__parameterized0\ is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \count_value_i[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \count_value_i_reg[10]_i_1__0_n_2\ : STD_LOGIC;
  signal \count_value_i_reg[10]_i_1__0_n_3\ : STD_LOGIC;
  signal \count_value_i_reg[10]_i_1__0_n_5\ : STD_LOGIC;
  signal \count_value_i_reg[10]_i_1__0_n_6\ : STD_LOGIC;
  signal \count_value_i_reg[10]_i_1__0_n_7\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__0_n_1\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__0_n_2\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__0_n_3\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__0_n_4\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__0_n_5\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__0_n_6\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__0_n_7\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__0_n_1\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__0_n_2\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__0_n_3\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__0_n_4\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__0_n_5\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__0_n_6\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__0_n_7\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_10_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_11_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_12_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_5_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_6_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_7_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_8_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_9_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_n_1\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_n_2\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_n_3\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_n_1\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_n_2\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_n_3\ : STD_LOGIC;
  signal going_full1 : STD_LOGIC;
  signal \NLW_count_value_i_reg[10]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_count_value_i_reg[10]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  CO(0) <= \^co\(0);
  \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ <= \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\;
  Q(10 downto 0) <= \^q\(10 downto 0);
\count_value_i[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAA5455"
    )
        port map (
      I0 => ram_empty_i,
      I1 => rd_en,
      I2 => \count_value_i_reg[0]_0\(0),
      I3 => \count_value_i_reg[0]_0\(1),
      I4 => \^q\(0),
      O => \count_value_i[3]_i_2__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i_reg[3]_i_1__0_n_7\,
      Q => \^q\(0),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i_reg[10]_i_1__0_n_5\,
      Q => \^q\(10),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[10]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_value_i_reg[7]_i_1__0_n_0\,
      CO(3 downto 2) => \NLW_count_value_i_reg[10]_i_1__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \count_value_i_reg[10]_i_1__0_n_2\,
      CO(0) => \count_value_i_reg[10]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_count_value_i_reg[10]_i_1__0_O_UNCONNECTED\(3),
      O(2) => \count_value_i_reg[10]_i_1__0_n_5\,
      O(1) => \count_value_i_reg[10]_i_1__0_n_6\,
      O(0) => \count_value_i_reg[10]_i_1__0_n_7\,
      S(3) => '0',
      S(2 downto 0) => \^q\(10 downto 8)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i_reg[3]_i_1__0_n_6\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i_reg[3]_i_1__0_n_5\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i_reg[3]_i_1__0_n_4\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[3]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_value_i_reg[3]_i_1__0_n_0\,
      CO(2) => \count_value_i_reg[3]_i_1__0_n_1\,
      CO(1) => \count_value_i_reg[3]_i_1__0_n_2\,
      CO(0) => \count_value_i_reg[3]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^q\(0),
      O(3) => \count_value_i_reg[3]_i_1__0_n_4\,
      O(2) => \count_value_i_reg[3]_i_1__0_n_5\,
      O(1) => \count_value_i_reg[3]_i_1__0_n_6\,
      O(0) => \count_value_i_reg[3]_i_1__0_n_7\,
      S(3 downto 1) => \^q\(3 downto 1),
      S(0) => \count_value_i[3]_i_2__0_n_0\
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i_reg[7]_i_1__0_n_7\,
      Q => \^q\(4),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i_reg[7]_i_1__0_n_6\,
      Q => \^q\(5),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i_reg[7]_i_1__0_n_5\,
      Q => \^q\(6),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i_reg[7]_i_1__0_n_4\,
      Q => \^q\(7),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[7]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_value_i_reg[3]_i_1__0_n_0\,
      CO(3) => \count_value_i_reg[7]_i_1__0_n_0\,
      CO(2) => \count_value_i_reg[7]_i_1__0_n_1\,
      CO(1) => \count_value_i_reg[7]_i_1__0_n_2\,
      CO(0) => \count_value_i_reg[7]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_value_i_reg[7]_i_1__0_n_4\,
      O(2) => \count_value_i_reg[7]_i_1__0_n_5\,
      O(1) => \count_value_i_reg[7]_i_1__0_n_6\,
      O(0) => \count_value_i_reg[7]_i_1__0_n_7\,
      S(3 downto 0) => \^q\(7 downto 4)
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i_reg[10]_i_1__0_n_7\,
      Q => \^q\(8),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i_reg[10]_i_1__0_n_6\,
      Q => \^q\(9),
      R => \count_value_i_reg[0]_1\(0)
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000003B2A2A2A"
    )
        port map (
      I0 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg\,
      I1 => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      I2 => \^co\(0),
      I3 => going_full1,
      I4 => ram_wr_en_i,
      I5 => clr_full,
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAAAAAFFFFBFBF"
    )
        port map (
      I0 => clr_full,
      I1 => ram_wr_en_i,
      I2 => going_full1,
      I3 => \^co\(0),
      I4 => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      I5 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg\,
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_0\(6),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_0\(8),
      I3 => \^q\(8),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_0\(7),
      I5 => \^q\(7),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_10_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_0\(3),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_0\(5),
      I3 => \^q\(5),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_0\(4),
      I5 => \^q\(4),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_11_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_0\(0),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_12_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(9),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_0\(9),
      I2 => \^q\(10),
      I3 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_0\(10),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_5_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_0\(6),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_0\(8),
      I3 => \^q\(8),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_0\(7),
      I5 => \^q\(7),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_6_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_0\(3),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_0\(5),
      I3 => \^q\(5),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_0\(4),
      I5 => \^q\(4),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_7_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_0\(0),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_8_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(9),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_0\(9),
      I2 => \^q\(10),
      I3 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_0\(10),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_9_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => going_full1,
      CO(2) => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_n_1\,
      CO(1) => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_n_2\,
      CO(0) => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_5_n_0\,
      S(2) => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_6_n_0\,
      S(1) => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_7_n_0\,
      S(0) => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_8_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \^co\(0),
      CO(2) => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_n_1\,
      CO(1) => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_n_2\,
      CO(0) => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_9_n_0\,
      S(2) => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_10_n_0\,
      S(1) => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_11_n_0\,
      S(0) => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_12_n_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \xpm_counter_updn__parameterized0_0\ is
  port (
    ram_empty_i0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \gen_pntr_flags_cc.ram_empty_i_reg\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i : in STD_LOGIC;
    \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[10]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \xpm_counter_updn__parameterized0_0\ : entity is "xpm_counter_updn";
end \xpm_counter_updn__parameterized0_0\;

architecture STRUCTURE of \xpm_counter_updn__parameterized0_0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \count_value_i_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \count_value_i_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \count_value_i_reg[10]_i_1_n_5\ : STD_LOGIC;
  signal \count_value_i_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \count_value_i_reg[10]_i_1_n_7\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_5_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_6_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_reg_i_2_n_1\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_reg_i_2_n_2\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_reg_i_2_n_3\ : STD_LOGIC;
  signal going_empty1 : STD_LOGIC;
  signal \NLW_count_value_i_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_count_value_i_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gen_pntr_flags_cc.ram_empty_i_reg_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  Q(10 downto 0) <= \^q\(10 downto 0);
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[3]_i_1_n_7\,
      Q => \^q\(0),
      R => \count_value_i_reg[10]_0\(0)
    );
\count_value_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[10]_i_1_n_5\,
      Q => \^q\(10),
      R => \count_value_i_reg[10]_0\(0)
    );
\count_value_i_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_value_i_reg[7]_i_1_n_0\,
      CO(3 downto 2) => \NLW_count_value_i_reg[10]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \count_value_i_reg[10]_i_1_n_2\,
      CO(0) => \count_value_i_reg[10]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_count_value_i_reg[10]_i_1_O_UNCONNECTED\(3),
      O(2) => \count_value_i_reg[10]_i_1_n_5\,
      O(1) => \count_value_i_reg[10]_i_1_n_6\,
      O(0) => \count_value_i_reg[10]_i_1_n_7\,
      S(3) => '0',
      S(2 downto 0) => \^q\(10 downto 8)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[3]_i_1_n_6\,
      Q => \^q\(1),
      R => \count_value_i_reg[10]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[3]_i_1_n_5\,
      Q => \^q\(2),
      R => \count_value_i_reg[10]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[3]_i_1_n_4\,
      Q => \^q\(3),
      R => \count_value_i_reg[10]_0\(0)
    );
\count_value_i_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_value_i_reg[3]_i_1_n_0\,
      CO(2) => \count_value_i_reg[3]_i_1_n_1\,
      CO(1) => \count_value_i_reg[3]_i_1_n_2\,
      CO(0) => \count_value_i_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^q\(0),
      O(3) => \count_value_i_reg[3]_i_1_n_4\,
      O(2) => \count_value_i_reg[3]_i_1_n_5\,
      O(1) => \count_value_i_reg[3]_i_1_n_6\,
      O(0) => \count_value_i_reg[3]_i_1_n_7\,
      S(3 downto 1) => \^q\(3 downto 1),
      S(0) => S(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[7]_i_1_n_7\,
      Q => \^q\(4),
      R => \count_value_i_reg[10]_0\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[7]_i_1_n_6\,
      Q => \^q\(5),
      R => \count_value_i_reg[10]_0\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[7]_i_1_n_5\,
      Q => \^q\(6),
      R => \count_value_i_reg[10]_0\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[7]_i_1_n_4\,
      Q => \^q\(7),
      R => \count_value_i_reg[10]_0\(0)
    );
\count_value_i_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_value_i_reg[3]_i_1_n_0\,
      CO(3) => \count_value_i_reg[7]_i_1_n_0\,
      CO(2) => \count_value_i_reg[7]_i_1_n_1\,
      CO(1) => \count_value_i_reg[7]_i_1_n_2\,
      CO(0) => \count_value_i_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_value_i_reg[7]_i_1_n_4\,
      O(2) => \count_value_i_reg[7]_i_1_n_5\,
      O(1) => \count_value_i_reg[7]_i_1_n_6\,
      O(0) => \count_value_i_reg[7]_i_1_n_7\,
      S(3 downto 0) => \^q\(7 downto 4)
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[10]_i_1_n_7\,
      Q => \^q\(8),
      R => \count_value_i_reg[10]_0\(0)
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[10]_i_1_n_6\,
      Q => \^q\(9),
      R => \count_value_i_reg[10]_0\(0)
    );
\gen_pntr_flags_cc.ram_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => \gen_pntr_flags_cc.ram_empty_i_reg\,
      I1 => going_empty1,
      I2 => CO(0),
      I3 => E(0),
      I4 => ram_empty_i,
      O => ram_empty_i0
    );
\gen_pntr_flags_cc.ram_empty_i_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(9),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(9),
      I2 => \^q\(10),
      I3 => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(10),
      O => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\
    );
\gen_pntr_flags_cc.ram_empty_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(6),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(8),
      I3 => \^q\(8),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(7),
      I5 => \^q\(7),
      O => \gen_pntr_flags_cc.ram_empty_i_i_4_n_0\
    );
\gen_pntr_flags_cc.ram_empty_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(3),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(5),
      I3 => \^q\(5),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(4),
      I5 => \^q\(4),
      O => \gen_pntr_flags_cc.ram_empty_i_i_5_n_0\
    );
\gen_pntr_flags_cc.ram_empty_i_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(0),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ram_empty_i_i_6_n_0\
    );
\gen_pntr_flags_cc.ram_empty_i_reg_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => going_empty1,
      CO(2) => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_n_1\,
      CO(1) => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_n_2\,
      CO(0) => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gen_pntr_flags_cc.ram_empty_i_reg_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\,
      S(2) => \gen_pntr_flags_cc.ram_empty_i_i_4_n_0\,
      S(1) => \gen_pntr_flags_cc.ram_empty_i_i_5_n_0\,
      S(0) => \gen_pntr_flags_cc.ram_empty_i_i_6_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \xpm_counter_updn__parameterized0_11\ is
  port (
    ram_empty_i0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \gen_pntr_flags_cc.ram_empty_i_reg\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i : in STD_LOGIC;
    \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[10]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \xpm_counter_updn__parameterized0_11\ : entity is "xpm_counter_updn";
end \xpm_counter_updn__parameterized0_11\;

architecture STRUCTURE of \xpm_counter_updn__parameterized0_11\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \count_value_i_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \count_value_i_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \count_value_i_reg[10]_i_1_n_5\ : STD_LOGIC;
  signal \count_value_i_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \count_value_i_reg[10]_i_1_n_7\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_5_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_6_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_reg_i_2_n_1\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_reg_i_2_n_2\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_reg_i_2_n_3\ : STD_LOGIC;
  signal going_empty1 : STD_LOGIC;
  signal \NLW_count_value_i_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_count_value_i_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gen_pntr_flags_cc.ram_empty_i_reg_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  Q(10 downto 0) <= \^q\(10 downto 0);
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[3]_i_1_n_7\,
      Q => \^q\(0),
      R => \count_value_i_reg[10]_0\(0)
    );
\count_value_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[10]_i_1_n_5\,
      Q => \^q\(10),
      R => \count_value_i_reg[10]_0\(0)
    );
\count_value_i_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_value_i_reg[7]_i_1_n_0\,
      CO(3 downto 2) => \NLW_count_value_i_reg[10]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \count_value_i_reg[10]_i_1_n_2\,
      CO(0) => \count_value_i_reg[10]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_count_value_i_reg[10]_i_1_O_UNCONNECTED\(3),
      O(2) => \count_value_i_reg[10]_i_1_n_5\,
      O(1) => \count_value_i_reg[10]_i_1_n_6\,
      O(0) => \count_value_i_reg[10]_i_1_n_7\,
      S(3) => '0',
      S(2 downto 0) => \^q\(10 downto 8)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[3]_i_1_n_6\,
      Q => \^q\(1),
      R => \count_value_i_reg[10]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[3]_i_1_n_5\,
      Q => \^q\(2),
      R => \count_value_i_reg[10]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[3]_i_1_n_4\,
      Q => \^q\(3),
      R => \count_value_i_reg[10]_0\(0)
    );
\count_value_i_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_value_i_reg[3]_i_1_n_0\,
      CO(2) => \count_value_i_reg[3]_i_1_n_1\,
      CO(1) => \count_value_i_reg[3]_i_1_n_2\,
      CO(0) => \count_value_i_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^q\(0),
      O(3) => \count_value_i_reg[3]_i_1_n_4\,
      O(2) => \count_value_i_reg[3]_i_1_n_5\,
      O(1) => \count_value_i_reg[3]_i_1_n_6\,
      O(0) => \count_value_i_reg[3]_i_1_n_7\,
      S(3 downto 1) => \^q\(3 downto 1),
      S(0) => S(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[7]_i_1_n_7\,
      Q => \^q\(4),
      R => \count_value_i_reg[10]_0\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[7]_i_1_n_6\,
      Q => \^q\(5),
      R => \count_value_i_reg[10]_0\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[7]_i_1_n_5\,
      Q => \^q\(6),
      R => \count_value_i_reg[10]_0\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[7]_i_1_n_4\,
      Q => \^q\(7),
      R => \count_value_i_reg[10]_0\(0)
    );
\count_value_i_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_value_i_reg[3]_i_1_n_0\,
      CO(3) => \count_value_i_reg[7]_i_1_n_0\,
      CO(2) => \count_value_i_reg[7]_i_1_n_1\,
      CO(1) => \count_value_i_reg[7]_i_1_n_2\,
      CO(0) => \count_value_i_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_value_i_reg[7]_i_1_n_4\,
      O(2) => \count_value_i_reg[7]_i_1_n_5\,
      O(1) => \count_value_i_reg[7]_i_1_n_6\,
      O(0) => \count_value_i_reg[7]_i_1_n_7\,
      S(3 downto 0) => \^q\(7 downto 4)
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[10]_i_1_n_7\,
      Q => \^q\(8),
      R => \count_value_i_reg[10]_0\(0)
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[10]_i_1_n_6\,
      Q => \^q\(9),
      R => \count_value_i_reg[10]_0\(0)
    );
\gen_pntr_flags_cc.ram_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => \gen_pntr_flags_cc.ram_empty_i_reg\,
      I1 => going_empty1,
      I2 => CO(0),
      I3 => E(0),
      I4 => ram_empty_i,
      O => ram_empty_i0
    );
\gen_pntr_flags_cc.ram_empty_i_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(9),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(9),
      I2 => \^q\(10),
      I3 => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(10),
      O => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\
    );
\gen_pntr_flags_cc.ram_empty_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(6),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(8),
      I3 => \^q\(8),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(7),
      I5 => \^q\(7),
      O => \gen_pntr_flags_cc.ram_empty_i_i_4_n_0\
    );
\gen_pntr_flags_cc.ram_empty_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(3),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(5),
      I3 => \^q\(5),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(4),
      I5 => \^q\(4),
      O => \gen_pntr_flags_cc.ram_empty_i_i_5_n_0\
    );
\gen_pntr_flags_cc.ram_empty_i_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(0),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ram_empty_i_i_6_n_0\
    );
\gen_pntr_flags_cc.ram_empty_i_reg_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => going_empty1,
      CO(2) => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_n_1\,
      CO(1) => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_n_2\,
      CO(0) => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gen_pntr_flags_cc.ram_empty_i_reg_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\,
      S(2) => \gen_pntr_flags_cc.ram_empty_i_i_4_n_0\,
      S(1) => \gen_pntr_flags_cc.ram_empty_i_i_5_n_0\,
      S(0) => \gen_pntr_flags_cc.ram_empty_i_i_6_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \xpm_counter_updn__parameterized0_14\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ : out STD_LOGIC;
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : out STD_LOGIC;
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\ : out STD_LOGIC;
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_empty_i : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clr_full : in STD_LOGIC;
    ram_wr_en_i : in STD_LOGIC;
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg\ : in STD_LOGIC;
    \count_value_i_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \xpm_counter_updn__parameterized0_14\ : entity is "xpm_counter_updn";
end \xpm_counter_updn__parameterized0_14\;

architecture STRUCTURE of \xpm_counter_updn__parameterized0_14\ is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \count_value_i[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \count_value_i_reg[10]_i_1__0_n_2\ : STD_LOGIC;
  signal \count_value_i_reg[10]_i_1__0_n_3\ : STD_LOGIC;
  signal \count_value_i_reg[10]_i_1__0_n_5\ : STD_LOGIC;
  signal \count_value_i_reg[10]_i_1__0_n_6\ : STD_LOGIC;
  signal \count_value_i_reg[10]_i_1__0_n_7\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__0_n_1\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__0_n_2\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__0_n_3\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__0_n_4\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__0_n_5\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__0_n_6\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__0_n_7\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__0_n_1\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__0_n_2\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__0_n_3\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__0_n_4\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__0_n_5\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__0_n_6\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__0_n_7\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_10_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_11_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_12_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_5_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_6_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_7_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_8_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_9_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_n_1\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_n_2\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_n_3\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_n_1\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_n_2\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_n_3\ : STD_LOGIC;
  signal going_full1 : STD_LOGIC;
  signal \NLW_count_value_i_reg[10]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_count_value_i_reg[10]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  CO(0) <= \^co\(0);
  \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ <= \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\;
  Q(10 downto 0) <= \^q\(10 downto 0);
\count_value_i[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAA5455"
    )
        port map (
      I0 => ram_empty_i,
      I1 => rd_en,
      I2 => \count_value_i_reg[0]_0\(0),
      I3 => \count_value_i_reg[0]_0\(1),
      I4 => \^q\(0),
      O => \count_value_i[3]_i_2__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i_reg[3]_i_1__0_n_7\,
      Q => \^q\(0),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i_reg[10]_i_1__0_n_5\,
      Q => \^q\(10),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[10]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_value_i_reg[7]_i_1__0_n_0\,
      CO(3 downto 2) => \NLW_count_value_i_reg[10]_i_1__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \count_value_i_reg[10]_i_1__0_n_2\,
      CO(0) => \count_value_i_reg[10]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_count_value_i_reg[10]_i_1__0_O_UNCONNECTED\(3),
      O(2) => \count_value_i_reg[10]_i_1__0_n_5\,
      O(1) => \count_value_i_reg[10]_i_1__0_n_6\,
      O(0) => \count_value_i_reg[10]_i_1__0_n_7\,
      S(3) => '0',
      S(2 downto 0) => \^q\(10 downto 8)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i_reg[3]_i_1__0_n_6\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i_reg[3]_i_1__0_n_5\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i_reg[3]_i_1__0_n_4\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[3]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_value_i_reg[3]_i_1__0_n_0\,
      CO(2) => \count_value_i_reg[3]_i_1__0_n_1\,
      CO(1) => \count_value_i_reg[3]_i_1__0_n_2\,
      CO(0) => \count_value_i_reg[3]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^q\(0),
      O(3) => \count_value_i_reg[3]_i_1__0_n_4\,
      O(2) => \count_value_i_reg[3]_i_1__0_n_5\,
      O(1) => \count_value_i_reg[3]_i_1__0_n_6\,
      O(0) => \count_value_i_reg[3]_i_1__0_n_7\,
      S(3 downto 1) => \^q\(3 downto 1),
      S(0) => \count_value_i[3]_i_2__0_n_0\
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i_reg[7]_i_1__0_n_7\,
      Q => \^q\(4),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i_reg[7]_i_1__0_n_6\,
      Q => \^q\(5),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i_reg[7]_i_1__0_n_5\,
      Q => \^q\(6),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i_reg[7]_i_1__0_n_4\,
      Q => \^q\(7),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[7]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_value_i_reg[3]_i_1__0_n_0\,
      CO(3) => \count_value_i_reg[7]_i_1__0_n_0\,
      CO(2) => \count_value_i_reg[7]_i_1__0_n_1\,
      CO(1) => \count_value_i_reg[7]_i_1__0_n_2\,
      CO(0) => \count_value_i_reg[7]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_value_i_reg[7]_i_1__0_n_4\,
      O(2) => \count_value_i_reg[7]_i_1__0_n_5\,
      O(1) => \count_value_i_reg[7]_i_1__0_n_6\,
      O(0) => \count_value_i_reg[7]_i_1__0_n_7\,
      S(3 downto 0) => \^q\(7 downto 4)
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i_reg[10]_i_1__0_n_7\,
      Q => \^q\(8),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i_reg[10]_i_1__0_n_6\,
      Q => \^q\(9),
      R => \count_value_i_reg[0]_1\(0)
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000003B2A2A2A"
    )
        port map (
      I0 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg\,
      I1 => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      I2 => \^co\(0),
      I3 => going_full1,
      I4 => ram_wr_en_i,
      I5 => clr_full,
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAAAAAFFFFBFBF"
    )
        port map (
      I0 => clr_full,
      I1 => ram_wr_en_i,
      I2 => going_full1,
      I3 => \^co\(0),
      I4 => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      I5 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg\,
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_0\(6),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_0\(8),
      I3 => \^q\(8),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_0\(7),
      I5 => \^q\(7),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_10_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_0\(3),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_0\(5),
      I3 => \^q\(5),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_0\(4),
      I5 => \^q\(4),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_11_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_0\(0),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_12_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(9),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_0\(9),
      I2 => \^q\(10),
      I3 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_0\(10),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_5_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_0\(6),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_0\(8),
      I3 => \^q\(8),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_0\(7),
      I5 => \^q\(7),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_6_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_0\(3),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_0\(5),
      I3 => \^q\(5),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_0\(4),
      I5 => \^q\(4),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_7_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_0\(0),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_8_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(9),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_0\(9),
      I2 => \^q\(10),
      I3 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_0\(10),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_9_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => going_full1,
      CO(2) => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_n_1\,
      CO(1) => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_n_2\,
      CO(0) => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_5_n_0\,
      S(2) => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_6_n_0\,
      S(1) => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_7_n_0\,
      S(0) => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_8_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \^co\(0),
      CO(2) => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_n_1\,
      CO(1) => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_n_2\,
      CO(0) => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_9_n_0\,
      S(2) => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_10_n_0\,
      S(1) => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_11_n_0\,
      S(0) => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_12_n_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \xpm_counter_updn__parameterized0_17\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_empty_i0 : out STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.ram_empty_i_reg\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i : in STD_LOGIC;
    \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \count_value_i_reg[10]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \xpm_counter_updn__parameterized0_17\ : entity is "xpm_counter_updn";
end \xpm_counter_updn__parameterized0_17\;

architecture STRUCTURE of \xpm_counter_updn__parameterized0_17\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \count_value_i_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \count_value_i_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \count_value_i_reg[10]_i_1_n_5\ : STD_LOGIC;
  signal \count_value_i_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \count_value_i_reg[10]_i_1_n_7\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_5_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_6_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_reg_i_2_n_1\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_reg_i_2_n_2\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_reg_i_2_n_3\ : STD_LOGIC;
  signal going_empty1 : STD_LOGIC;
  signal \NLW_count_value_i_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_count_value_i_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gen_pntr_flags_cc.ram_empty_i_reg_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  Q(10 downto 0) <= \^q\(10 downto 0);
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[3]_i_1_n_7\,
      Q => \^q\(0),
      R => \count_value_i_reg[10]_0\(0)
    );
\count_value_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[10]_i_1_n_5\,
      Q => \^q\(10),
      R => \count_value_i_reg[10]_0\(0)
    );
\count_value_i_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_value_i_reg[7]_i_1_n_0\,
      CO(3 downto 2) => \NLW_count_value_i_reg[10]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \count_value_i_reg[10]_i_1_n_2\,
      CO(0) => \count_value_i_reg[10]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_count_value_i_reg[10]_i_1_O_UNCONNECTED\(3),
      O(2) => \count_value_i_reg[10]_i_1_n_5\,
      O(1) => \count_value_i_reg[10]_i_1_n_6\,
      O(0) => \count_value_i_reg[10]_i_1_n_7\,
      S(3) => '0',
      S(2 downto 0) => \^q\(10 downto 8)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[3]_i_1_n_6\,
      Q => \^q\(1),
      R => \count_value_i_reg[10]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[3]_i_1_n_5\,
      Q => \^q\(2),
      R => \count_value_i_reg[10]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[3]_i_1_n_4\,
      Q => \^q\(3),
      R => \count_value_i_reg[10]_0\(0)
    );
\count_value_i_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_value_i_reg[3]_i_1_n_0\,
      CO(2) => \count_value_i_reg[3]_i_1_n_1\,
      CO(1) => \count_value_i_reg[3]_i_1_n_2\,
      CO(0) => \count_value_i_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^q\(0),
      O(3) => \count_value_i_reg[3]_i_1_n_4\,
      O(2) => \count_value_i_reg[3]_i_1_n_5\,
      O(1) => \count_value_i_reg[3]_i_1_n_6\,
      O(0) => \count_value_i_reg[3]_i_1_n_7\,
      S(3 downto 1) => \^q\(3 downto 1),
      S(0) => S(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[7]_i_1_n_7\,
      Q => \^q\(4),
      R => \count_value_i_reg[10]_0\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[7]_i_1_n_6\,
      Q => \^q\(5),
      R => \count_value_i_reg[10]_0\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[7]_i_1_n_5\,
      Q => \^q\(6),
      R => \count_value_i_reg[10]_0\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[7]_i_1_n_4\,
      Q => \^q\(7),
      R => \count_value_i_reg[10]_0\(0)
    );
\count_value_i_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_value_i_reg[3]_i_1_n_0\,
      CO(3) => \count_value_i_reg[7]_i_1_n_0\,
      CO(2) => \count_value_i_reg[7]_i_1_n_1\,
      CO(1) => \count_value_i_reg[7]_i_1_n_2\,
      CO(0) => \count_value_i_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_value_i_reg[7]_i_1_n_4\,
      O(2) => \count_value_i_reg[7]_i_1_n_5\,
      O(1) => \count_value_i_reg[7]_i_1_n_6\,
      O(0) => \count_value_i_reg[7]_i_1_n_7\,
      S(3 downto 0) => \^q\(7 downto 4)
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[10]_i_1_n_7\,
      Q => \^q\(8),
      R => \count_value_i_reg[10]_0\(0)
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[10]_i_1_n_6\,
      Q => \^q\(9),
      R => \count_value_i_reg[10]_0\(0)
    );
\gen_pntr_flags_cc.ram_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => \gen_pntr_flags_cc.ram_empty_i_reg\,
      I1 => going_empty1,
      I2 => CO(0),
      I3 => E(0),
      I4 => ram_empty_i,
      O => ram_empty_i0
    );
\gen_pntr_flags_cc.ram_empty_i_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(9),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(9),
      I2 => \^q\(10),
      I3 => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(10),
      O => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\
    );
\gen_pntr_flags_cc.ram_empty_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(6),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(8),
      I3 => \^q\(8),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(7),
      I5 => \^q\(7),
      O => \gen_pntr_flags_cc.ram_empty_i_i_4_n_0\
    );
\gen_pntr_flags_cc.ram_empty_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(3),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(5),
      I3 => \^q\(5),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(4),
      I5 => \^q\(4),
      O => \gen_pntr_flags_cc.ram_empty_i_i_5_n_0\
    );
\gen_pntr_flags_cc.ram_empty_i_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(0),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ram_empty_i_i_6_n_0\
    );
\gen_pntr_flags_cc.ram_empty_i_reg_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => going_empty1,
      CO(2) => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_n_1\,
      CO(1) => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_n_2\,
      CO(0) => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gen_pntr_flags_cc.ram_empty_i_reg_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\,
      S(2) => \gen_pntr_flags_cc.ram_empty_i_i_4_n_0\,
      S(1) => \gen_pntr_flags_cc.ram_empty_i_i_5_n_0\,
      S(0) => \gen_pntr_flags_cc.ram_empty_i_i_6_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \xpm_counter_updn__parameterized0_2\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ : out STD_LOGIC;
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : out STD_LOGIC;
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\ : out STD_LOGIC;
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_empty_i : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clr_full : in STD_LOGIC;
    ram_wr_en_i : in STD_LOGIC;
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg\ : in STD_LOGIC;
    \count_value_i_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \xpm_counter_updn__parameterized0_2\ : entity is "xpm_counter_updn";
end \xpm_counter_updn__parameterized0_2\;

architecture STRUCTURE of \xpm_counter_updn__parameterized0_2\ is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \count_value_i[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \count_value_i_reg[10]_i_1__0_n_2\ : STD_LOGIC;
  signal \count_value_i_reg[10]_i_1__0_n_3\ : STD_LOGIC;
  signal \count_value_i_reg[10]_i_1__0_n_5\ : STD_LOGIC;
  signal \count_value_i_reg[10]_i_1__0_n_6\ : STD_LOGIC;
  signal \count_value_i_reg[10]_i_1__0_n_7\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__0_n_1\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__0_n_2\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__0_n_3\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__0_n_4\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__0_n_5\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__0_n_6\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__0_n_7\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__0_n_1\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__0_n_2\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__0_n_3\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__0_n_4\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__0_n_5\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__0_n_6\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__0_n_7\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_10_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_11_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_12_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_5_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_6_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_7_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_8_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_9_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_n_1\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_n_2\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_n_3\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_n_1\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_n_2\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_n_3\ : STD_LOGIC;
  signal going_full1 : STD_LOGIC;
  signal \NLW_count_value_i_reg[10]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_count_value_i_reg[10]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  CO(0) <= \^co\(0);
  \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ <= \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\;
  Q(10 downto 0) <= \^q\(10 downto 0);
\count_value_i[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAA5455"
    )
        port map (
      I0 => ram_empty_i,
      I1 => rd_en,
      I2 => \count_value_i_reg[0]_0\(0),
      I3 => \count_value_i_reg[0]_0\(1),
      I4 => \^q\(0),
      O => \count_value_i[3]_i_2__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i_reg[3]_i_1__0_n_7\,
      Q => \^q\(0),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i_reg[10]_i_1__0_n_5\,
      Q => \^q\(10),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[10]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_value_i_reg[7]_i_1__0_n_0\,
      CO(3 downto 2) => \NLW_count_value_i_reg[10]_i_1__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \count_value_i_reg[10]_i_1__0_n_2\,
      CO(0) => \count_value_i_reg[10]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_count_value_i_reg[10]_i_1__0_O_UNCONNECTED\(3),
      O(2) => \count_value_i_reg[10]_i_1__0_n_5\,
      O(1) => \count_value_i_reg[10]_i_1__0_n_6\,
      O(0) => \count_value_i_reg[10]_i_1__0_n_7\,
      S(3) => '0',
      S(2 downto 0) => \^q\(10 downto 8)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i_reg[3]_i_1__0_n_6\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i_reg[3]_i_1__0_n_5\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i_reg[3]_i_1__0_n_4\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[3]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_value_i_reg[3]_i_1__0_n_0\,
      CO(2) => \count_value_i_reg[3]_i_1__0_n_1\,
      CO(1) => \count_value_i_reg[3]_i_1__0_n_2\,
      CO(0) => \count_value_i_reg[3]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^q\(0),
      O(3) => \count_value_i_reg[3]_i_1__0_n_4\,
      O(2) => \count_value_i_reg[3]_i_1__0_n_5\,
      O(1) => \count_value_i_reg[3]_i_1__0_n_6\,
      O(0) => \count_value_i_reg[3]_i_1__0_n_7\,
      S(3 downto 1) => \^q\(3 downto 1),
      S(0) => \count_value_i[3]_i_2__0_n_0\
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i_reg[7]_i_1__0_n_7\,
      Q => \^q\(4),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i_reg[7]_i_1__0_n_6\,
      Q => \^q\(5),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i_reg[7]_i_1__0_n_5\,
      Q => \^q\(6),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i_reg[7]_i_1__0_n_4\,
      Q => \^q\(7),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[7]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_value_i_reg[3]_i_1__0_n_0\,
      CO(3) => \count_value_i_reg[7]_i_1__0_n_0\,
      CO(2) => \count_value_i_reg[7]_i_1__0_n_1\,
      CO(1) => \count_value_i_reg[7]_i_1__0_n_2\,
      CO(0) => \count_value_i_reg[7]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_value_i_reg[7]_i_1__0_n_4\,
      O(2) => \count_value_i_reg[7]_i_1__0_n_5\,
      O(1) => \count_value_i_reg[7]_i_1__0_n_6\,
      O(0) => \count_value_i_reg[7]_i_1__0_n_7\,
      S(3 downto 0) => \^q\(7 downto 4)
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i_reg[10]_i_1__0_n_7\,
      Q => \^q\(8),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i_reg[10]_i_1__0_n_6\,
      Q => \^q\(9),
      R => \count_value_i_reg[0]_1\(0)
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000003B2A2A2A"
    )
        port map (
      I0 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg\,
      I1 => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      I2 => \^co\(0),
      I3 => going_full1,
      I4 => ram_wr_en_i,
      I5 => clr_full,
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAAAAAFFFFBFBF"
    )
        port map (
      I0 => clr_full,
      I1 => ram_wr_en_i,
      I2 => going_full1,
      I3 => \^co\(0),
      I4 => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      I5 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg\,
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_0\(6),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_0\(8),
      I3 => \^q\(8),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_0\(7),
      I5 => \^q\(7),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_10_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_0\(3),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_0\(5),
      I3 => \^q\(5),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_0\(4),
      I5 => \^q\(4),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_11_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_0\(0),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_12_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(9),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_0\(9),
      I2 => \^q\(10),
      I3 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_0\(10),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_5_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_0\(6),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_0\(8),
      I3 => \^q\(8),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_0\(7),
      I5 => \^q\(7),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_6_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_0\(3),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_0\(5),
      I3 => \^q\(5),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_0\(4),
      I5 => \^q\(4),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_7_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_0\(0),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_8_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(9),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_0\(9),
      I2 => \^q\(10),
      I3 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_0\(10),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_9_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => going_full1,
      CO(2) => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_n_1\,
      CO(1) => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_n_2\,
      CO(0) => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_5_n_0\,
      S(2) => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_6_n_0\,
      S(1) => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_7_n_0\,
      S(0) => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_8_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \^co\(0),
      CO(2) => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_n_1\,
      CO(1) => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_n_2\,
      CO(0) => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_9_n_0\,
      S(2) => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_10_n_0\,
      S(1) => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_11_n_0\,
      S(0) => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_12_n_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \xpm_counter_updn__parameterized0_20\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ : out STD_LOGIC;
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : out STD_LOGIC;
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\ : out STD_LOGIC;
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_empty_i : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clr_full : in STD_LOGIC;
    ram_wr_en_i : in STD_LOGIC;
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg\ : in STD_LOGIC;
    \count_value_i_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \xpm_counter_updn__parameterized0_20\ : entity is "xpm_counter_updn";
end \xpm_counter_updn__parameterized0_20\;

architecture STRUCTURE of \xpm_counter_updn__parameterized0_20\ is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \count_value_i[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \count_value_i_reg[10]_i_1__0_n_2\ : STD_LOGIC;
  signal \count_value_i_reg[10]_i_1__0_n_3\ : STD_LOGIC;
  signal \count_value_i_reg[10]_i_1__0_n_5\ : STD_LOGIC;
  signal \count_value_i_reg[10]_i_1__0_n_6\ : STD_LOGIC;
  signal \count_value_i_reg[10]_i_1__0_n_7\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__0_n_1\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__0_n_2\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__0_n_3\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__0_n_4\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__0_n_5\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__0_n_6\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__0_n_7\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__0_n_1\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__0_n_2\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__0_n_3\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__0_n_4\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__0_n_5\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__0_n_6\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__0_n_7\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_10_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_11_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_12_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_5_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_6_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_7_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_8_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_9_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_n_1\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_n_2\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_n_3\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_n_1\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_n_2\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_n_3\ : STD_LOGIC;
  signal going_full1 : STD_LOGIC;
  signal \NLW_count_value_i_reg[10]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_count_value_i_reg[10]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  CO(0) <= \^co\(0);
  \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ <= \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\;
  Q(10 downto 0) <= \^q\(10 downto 0);
\count_value_i[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAA5455"
    )
        port map (
      I0 => ram_empty_i,
      I1 => rd_en,
      I2 => \count_value_i_reg[0]_0\(0),
      I3 => \count_value_i_reg[0]_0\(1),
      I4 => \^q\(0),
      O => \count_value_i[3]_i_2__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i_reg[3]_i_1__0_n_7\,
      Q => \^q\(0),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i_reg[10]_i_1__0_n_5\,
      Q => \^q\(10),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[10]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_value_i_reg[7]_i_1__0_n_0\,
      CO(3 downto 2) => \NLW_count_value_i_reg[10]_i_1__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \count_value_i_reg[10]_i_1__0_n_2\,
      CO(0) => \count_value_i_reg[10]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_count_value_i_reg[10]_i_1__0_O_UNCONNECTED\(3),
      O(2) => \count_value_i_reg[10]_i_1__0_n_5\,
      O(1) => \count_value_i_reg[10]_i_1__0_n_6\,
      O(0) => \count_value_i_reg[10]_i_1__0_n_7\,
      S(3) => '0',
      S(2 downto 0) => \^q\(10 downto 8)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i_reg[3]_i_1__0_n_6\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i_reg[3]_i_1__0_n_5\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i_reg[3]_i_1__0_n_4\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[3]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_value_i_reg[3]_i_1__0_n_0\,
      CO(2) => \count_value_i_reg[3]_i_1__0_n_1\,
      CO(1) => \count_value_i_reg[3]_i_1__0_n_2\,
      CO(0) => \count_value_i_reg[3]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^q\(0),
      O(3) => \count_value_i_reg[3]_i_1__0_n_4\,
      O(2) => \count_value_i_reg[3]_i_1__0_n_5\,
      O(1) => \count_value_i_reg[3]_i_1__0_n_6\,
      O(0) => \count_value_i_reg[3]_i_1__0_n_7\,
      S(3 downto 1) => \^q\(3 downto 1),
      S(0) => \count_value_i[3]_i_2__0_n_0\
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i_reg[7]_i_1__0_n_7\,
      Q => \^q\(4),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i_reg[7]_i_1__0_n_6\,
      Q => \^q\(5),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i_reg[7]_i_1__0_n_5\,
      Q => \^q\(6),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i_reg[7]_i_1__0_n_4\,
      Q => \^q\(7),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[7]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_value_i_reg[3]_i_1__0_n_0\,
      CO(3) => \count_value_i_reg[7]_i_1__0_n_0\,
      CO(2) => \count_value_i_reg[7]_i_1__0_n_1\,
      CO(1) => \count_value_i_reg[7]_i_1__0_n_2\,
      CO(0) => \count_value_i_reg[7]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_value_i_reg[7]_i_1__0_n_4\,
      O(2) => \count_value_i_reg[7]_i_1__0_n_5\,
      O(1) => \count_value_i_reg[7]_i_1__0_n_6\,
      O(0) => \count_value_i_reg[7]_i_1__0_n_7\,
      S(3 downto 0) => \^q\(7 downto 4)
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i_reg[10]_i_1__0_n_7\,
      Q => \^q\(8),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i_reg[10]_i_1__0_n_6\,
      Q => \^q\(9),
      R => \count_value_i_reg[0]_1\(0)
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000003B2A2A2A"
    )
        port map (
      I0 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg\,
      I1 => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      I2 => \^co\(0),
      I3 => going_full1,
      I4 => ram_wr_en_i,
      I5 => clr_full,
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAAAAAFFFFBFBF"
    )
        port map (
      I0 => clr_full,
      I1 => ram_wr_en_i,
      I2 => going_full1,
      I3 => \^co\(0),
      I4 => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      I5 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg\,
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_0\(6),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_0\(8),
      I3 => \^q\(8),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_0\(7),
      I5 => \^q\(7),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_10_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_0\(3),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_0\(5),
      I3 => \^q\(5),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_0\(4),
      I5 => \^q\(4),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_11_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_0\(0),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_12_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(9),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_0\(9),
      I2 => \^q\(10),
      I3 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_0\(10),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_5_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_0\(6),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_0\(8),
      I3 => \^q\(8),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_0\(7),
      I5 => \^q\(7),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_6_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_0\(3),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_0\(5),
      I3 => \^q\(5),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_0\(4),
      I5 => \^q\(4),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_7_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_0\(0),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_8_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(9),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_0\(9),
      I2 => \^q\(10),
      I3 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_0\(10),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_9_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => going_full1,
      CO(2) => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_n_1\,
      CO(1) => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_n_2\,
      CO(0) => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_5_n_0\,
      S(2) => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_6_n_0\,
      S(1) => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_7_n_0\,
      S(0) => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_8_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \^co\(0),
      CO(2) => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_n_1\,
      CO(1) => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_n_2\,
      CO(0) => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_9_n_0\,
      S(2) => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_10_n_0\,
      S(1) => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_11_n_0\,
      S(0) => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_12_n_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \xpm_counter_updn__parameterized0_23\ is
  port (
    ram_empty_i0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \gen_pntr_flags_cc.ram_empty_i_reg\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i : in STD_LOGIC;
    \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[10]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \xpm_counter_updn__parameterized0_23\ : entity is "xpm_counter_updn";
end \xpm_counter_updn__parameterized0_23\;

architecture STRUCTURE of \xpm_counter_updn__parameterized0_23\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \count_value_i_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \count_value_i_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \count_value_i_reg[10]_i_1_n_5\ : STD_LOGIC;
  signal \count_value_i_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \count_value_i_reg[10]_i_1_n_7\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_5_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_6_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_reg_i_2_n_1\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_reg_i_2_n_2\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_reg_i_2_n_3\ : STD_LOGIC;
  signal going_empty1 : STD_LOGIC;
  signal \NLW_count_value_i_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_count_value_i_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gen_pntr_flags_cc.ram_empty_i_reg_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  Q(10 downto 0) <= \^q\(10 downto 0);
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[3]_i_1_n_7\,
      Q => \^q\(0),
      R => \count_value_i_reg[10]_0\(0)
    );
\count_value_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[10]_i_1_n_5\,
      Q => \^q\(10),
      R => \count_value_i_reg[10]_0\(0)
    );
\count_value_i_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_value_i_reg[7]_i_1_n_0\,
      CO(3 downto 2) => \NLW_count_value_i_reg[10]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \count_value_i_reg[10]_i_1_n_2\,
      CO(0) => \count_value_i_reg[10]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_count_value_i_reg[10]_i_1_O_UNCONNECTED\(3),
      O(2) => \count_value_i_reg[10]_i_1_n_5\,
      O(1) => \count_value_i_reg[10]_i_1_n_6\,
      O(0) => \count_value_i_reg[10]_i_1_n_7\,
      S(3) => '0',
      S(2 downto 0) => \^q\(10 downto 8)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[3]_i_1_n_6\,
      Q => \^q\(1),
      R => \count_value_i_reg[10]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[3]_i_1_n_5\,
      Q => \^q\(2),
      R => \count_value_i_reg[10]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[3]_i_1_n_4\,
      Q => \^q\(3),
      R => \count_value_i_reg[10]_0\(0)
    );
\count_value_i_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_value_i_reg[3]_i_1_n_0\,
      CO(2) => \count_value_i_reg[3]_i_1_n_1\,
      CO(1) => \count_value_i_reg[3]_i_1_n_2\,
      CO(0) => \count_value_i_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^q\(0),
      O(3) => \count_value_i_reg[3]_i_1_n_4\,
      O(2) => \count_value_i_reg[3]_i_1_n_5\,
      O(1) => \count_value_i_reg[3]_i_1_n_6\,
      O(0) => \count_value_i_reg[3]_i_1_n_7\,
      S(3 downto 1) => \^q\(3 downto 1),
      S(0) => S(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[7]_i_1_n_7\,
      Q => \^q\(4),
      R => \count_value_i_reg[10]_0\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[7]_i_1_n_6\,
      Q => \^q\(5),
      R => \count_value_i_reg[10]_0\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[7]_i_1_n_5\,
      Q => \^q\(6),
      R => \count_value_i_reg[10]_0\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[7]_i_1_n_4\,
      Q => \^q\(7),
      R => \count_value_i_reg[10]_0\(0)
    );
\count_value_i_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_value_i_reg[3]_i_1_n_0\,
      CO(3) => \count_value_i_reg[7]_i_1_n_0\,
      CO(2) => \count_value_i_reg[7]_i_1_n_1\,
      CO(1) => \count_value_i_reg[7]_i_1_n_2\,
      CO(0) => \count_value_i_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_value_i_reg[7]_i_1_n_4\,
      O(2) => \count_value_i_reg[7]_i_1_n_5\,
      O(1) => \count_value_i_reg[7]_i_1_n_6\,
      O(0) => \count_value_i_reg[7]_i_1_n_7\,
      S(3 downto 0) => \^q\(7 downto 4)
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[10]_i_1_n_7\,
      Q => \^q\(8),
      R => \count_value_i_reg[10]_0\(0)
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[10]_i_1_n_6\,
      Q => \^q\(9),
      R => \count_value_i_reg[10]_0\(0)
    );
\gen_pntr_flags_cc.ram_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => \gen_pntr_flags_cc.ram_empty_i_reg\,
      I1 => going_empty1,
      I2 => CO(0),
      I3 => E(0),
      I4 => ram_empty_i,
      O => ram_empty_i0
    );
\gen_pntr_flags_cc.ram_empty_i_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(9),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(9),
      I2 => \^q\(10),
      I3 => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(10),
      O => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\
    );
\gen_pntr_flags_cc.ram_empty_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(6),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(8),
      I3 => \^q\(8),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(7),
      I5 => \^q\(7),
      O => \gen_pntr_flags_cc.ram_empty_i_i_4_n_0\
    );
\gen_pntr_flags_cc.ram_empty_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(3),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(5),
      I3 => \^q\(5),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(4),
      I5 => \^q\(4),
      O => \gen_pntr_flags_cc.ram_empty_i_i_5_n_0\
    );
\gen_pntr_flags_cc.ram_empty_i_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(0),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ram_empty_i_i_6_n_0\
    );
\gen_pntr_flags_cc.ram_empty_i_reg_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => going_empty1,
      CO(2) => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_n_1\,
      CO(1) => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_n_2\,
      CO(0) => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gen_pntr_flags_cc.ram_empty_i_reg_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\,
      S(2) => \gen_pntr_flags_cc.ram_empty_i_i_4_n_0\,
      S(1) => \gen_pntr_flags_cc.ram_empty_i_i_5_n_0\,
      S(0) => \gen_pntr_flags_cc.ram_empty_i_i_6_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \xpm_counter_updn__parameterized0_5\ is
  port (
    ram_empty_i0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \gen_pntr_flags_cc.ram_empty_i_reg\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i : in STD_LOGIC;
    \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[10]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \xpm_counter_updn__parameterized0_5\ : entity is "xpm_counter_updn";
end \xpm_counter_updn__parameterized0_5\;

architecture STRUCTURE of \xpm_counter_updn__parameterized0_5\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \count_value_i_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \count_value_i_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \count_value_i_reg[10]_i_1_n_5\ : STD_LOGIC;
  signal \count_value_i_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \count_value_i_reg[10]_i_1_n_7\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_5_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_6_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_reg_i_2_n_1\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_reg_i_2_n_2\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_reg_i_2_n_3\ : STD_LOGIC;
  signal going_empty1 : STD_LOGIC;
  signal \NLW_count_value_i_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_count_value_i_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gen_pntr_flags_cc.ram_empty_i_reg_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  Q(10 downto 0) <= \^q\(10 downto 0);
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[3]_i_1_n_7\,
      Q => \^q\(0),
      R => \count_value_i_reg[10]_0\(0)
    );
\count_value_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[10]_i_1_n_5\,
      Q => \^q\(10),
      R => \count_value_i_reg[10]_0\(0)
    );
\count_value_i_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_value_i_reg[7]_i_1_n_0\,
      CO(3 downto 2) => \NLW_count_value_i_reg[10]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \count_value_i_reg[10]_i_1_n_2\,
      CO(0) => \count_value_i_reg[10]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_count_value_i_reg[10]_i_1_O_UNCONNECTED\(3),
      O(2) => \count_value_i_reg[10]_i_1_n_5\,
      O(1) => \count_value_i_reg[10]_i_1_n_6\,
      O(0) => \count_value_i_reg[10]_i_1_n_7\,
      S(3) => '0',
      S(2 downto 0) => \^q\(10 downto 8)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[3]_i_1_n_6\,
      Q => \^q\(1),
      R => \count_value_i_reg[10]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[3]_i_1_n_5\,
      Q => \^q\(2),
      R => \count_value_i_reg[10]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[3]_i_1_n_4\,
      Q => \^q\(3),
      R => \count_value_i_reg[10]_0\(0)
    );
\count_value_i_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_value_i_reg[3]_i_1_n_0\,
      CO(2) => \count_value_i_reg[3]_i_1_n_1\,
      CO(1) => \count_value_i_reg[3]_i_1_n_2\,
      CO(0) => \count_value_i_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^q\(0),
      O(3) => \count_value_i_reg[3]_i_1_n_4\,
      O(2) => \count_value_i_reg[3]_i_1_n_5\,
      O(1) => \count_value_i_reg[3]_i_1_n_6\,
      O(0) => \count_value_i_reg[3]_i_1_n_7\,
      S(3 downto 1) => \^q\(3 downto 1),
      S(0) => S(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[7]_i_1_n_7\,
      Q => \^q\(4),
      R => \count_value_i_reg[10]_0\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[7]_i_1_n_6\,
      Q => \^q\(5),
      R => \count_value_i_reg[10]_0\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[7]_i_1_n_5\,
      Q => \^q\(6),
      R => \count_value_i_reg[10]_0\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[7]_i_1_n_4\,
      Q => \^q\(7),
      R => \count_value_i_reg[10]_0\(0)
    );
\count_value_i_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_value_i_reg[3]_i_1_n_0\,
      CO(3) => \count_value_i_reg[7]_i_1_n_0\,
      CO(2) => \count_value_i_reg[7]_i_1_n_1\,
      CO(1) => \count_value_i_reg[7]_i_1_n_2\,
      CO(0) => \count_value_i_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_value_i_reg[7]_i_1_n_4\,
      O(2) => \count_value_i_reg[7]_i_1_n_5\,
      O(1) => \count_value_i_reg[7]_i_1_n_6\,
      O(0) => \count_value_i_reg[7]_i_1_n_7\,
      S(3 downto 0) => \^q\(7 downto 4)
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[10]_i_1_n_7\,
      Q => \^q\(8),
      R => \count_value_i_reg[10]_0\(0)
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[10]_i_1_n_6\,
      Q => \^q\(9),
      R => \count_value_i_reg[10]_0\(0)
    );
\gen_pntr_flags_cc.ram_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => \gen_pntr_flags_cc.ram_empty_i_reg\,
      I1 => going_empty1,
      I2 => CO(0),
      I3 => E(0),
      I4 => ram_empty_i,
      O => ram_empty_i0
    );
\gen_pntr_flags_cc.ram_empty_i_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(9),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(9),
      I2 => \^q\(10),
      I3 => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(10),
      O => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\
    );
\gen_pntr_flags_cc.ram_empty_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(6),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(8),
      I3 => \^q\(8),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(7),
      I5 => \^q\(7),
      O => \gen_pntr_flags_cc.ram_empty_i_i_4_n_0\
    );
\gen_pntr_flags_cc.ram_empty_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(3),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(5),
      I3 => \^q\(5),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(4),
      I5 => \^q\(4),
      O => \gen_pntr_flags_cc.ram_empty_i_i_5_n_0\
    );
\gen_pntr_flags_cc.ram_empty_i_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(0),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ram_empty_i_i_6_n_0\
    );
\gen_pntr_flags_cc.ram_empty_i_reg_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => going_empty1,
      CO(2) => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_n_1\,
      CO(1) => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_n_2\,
      CO(0) => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gen_pntr_flags_cc.ram_empty_i_reg_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\,
      S(2) => \gen_pntr_flags_cc.ram_empty_i_i_4_n_0\,
      S(1) => \gen_pntr_flags_cc.ram_empty_i_i_5_n_0\,
      S(0) => \gen_pntr_flags_cc.ram_empty_i_i_6_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \xpm_counter_updn__parameterized0_8\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ : out STD_LOGIC;
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : out STD_LOGIC;
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\ : out STD_LOGIC;
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_empty_i : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clr_full : in STD_LOGIC;
    ram_wr_en_i : in STD_LOGIC;
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg\ : in STD_LOGIC;
    \count_value_i_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \xpm_counter_updn__parameterized0_8\ : entity is "xpm_counter_updn";
end \xpm_counter_updn__parameterized0_8\;

architecture STRUCTURE of \xpm_counter_updn__parameterized0_8\ is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \count_value_i[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \count_value_i_reg[10]_i_1__0_n_2\ : STD_LOGIC;
  signal \count_value_i_reg[10]_i_1__0_n_3\ : STD_LOGIC;
  signal \count_value_i_reg[10]_i_1__0_n_5\ : STD_LOGIC;
  signal \count_value_i_reg[10]_i_1__0_n_6\ : STD_LOGIC;
  signal \count_value_i_reg[10]_i_1__0_n_7\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__0_n_1\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__0_n_2\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__0_n_3\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__0_n_4\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__0_n_5\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__0_n_6\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__0_n_7\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__0_n_1\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__0_n_2\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__0_n_3\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__0_n_4\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__0_n_5\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__0_n_6\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__0_n_7\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_10_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_11_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_12_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_5_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_6_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_7_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_8_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_9_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_n_1\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_n_2\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_n_3\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_n_1\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_n_2\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_n_3\ : STD_LOGIC;
  signal going_full1 : STD_LOGIC;
  signal \NLW_count_value_i_reg[10]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_count_value_i_reg[10]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  CO(0) <= \^co\(0);
  \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ <= \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\;
  Q(10 downto 0) <= \^q\(10 downto 0);
\count_value_i[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAA5455"
    )
        port map (
      I0 => ram_empty_i,
      I1 => rd_en,
      I2 => \count_value_i_reg[0]_0\(0),
      I3 => \count_value_i_reg[0]_0\(1),
      I4 => \^q\(0),
      O => \count_value_i[3]_i_2__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i_reg[3]_i_1__0_n_7\,
      Q => \^q\(0),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i_reg[10]_i_1__0_n_5\,
      Q => \^q\(10),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[10]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_value_i_reg[7]_i_1__0_n_0\,
      CO(3 downto 2) => \NLW_count_value_i_reg[10]_i_1__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \count_value_i_reg[10]_i_1__0_n_2\,
      CO(0) => \count_value_i_reg[10]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_count_value_i_reg[10]_i_1__0_O_UNCONNECTED\(3),
      O(2) => \count_value_i_reg[10]_i_1__0_n_5\,
      O(1) => \count_value_i_reg[10]_i_1__0_n_6\,
      O(0) => \count_value_i_reg[10]_i_1__0_n_7\,
      S(3) => '0',
      S(2 downto 0) => \^q\(10 downto 8)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i_reg[3]_i_1__0_n_6\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i_reg[3]_i_1__0_n_5\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i_reg[3]_i_1__0_n_4\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[3]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_value_i_reg[3]_i_1__0_n_0\,
      CO(2) => \count_value_i_reg[3]_i_1__0_n_1\,
      CO(1) => \count_value_i_reg[3]_i_1__0_n_2\,
      CO(0) => \count_value_i_reg[3]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^q\(0),
      O(3) => \count_value_i_reg[3]_i_1__0_n_4\,
      O(2) => \count_value_i_reg[3]_i_1__0_n_5\,
      O(1) => \count_value_i_reg[3]_i_1__0_n_6\,
      O(0) => \count_value_i_reg[3]_i_1__0_n_7\,
      S(3 downto 1) => \^q\(3 downto 1),
      S(0) => \count_value_i[3]_i_2__0_n_0\
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i_reg[7]_i_1__0_n_7\,
      Q => \^q\(4),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i_reg[7]_i_1__0_n_6\,
      Q => \^q\(5),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i_reg[7]_i_1__0_n_5\,
      Q => \^q\(6),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i_reg[7]_i_1__0_n_4\,
      Q => \^q\(7),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[7]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_value_i_reg[3]_i_1__0_n_0\,
      CO(3) => \count_value_i_reg[7]_i_1__0_n_0\,
      CO(2) => \count_value_i_reg[7]_i_1__0_n_1\,
      CO(1) => \count_value_i_reg[7]_i_1__0_n_2\,
      CO(0) => \count_value_i_reg[7]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_value_i_reg[7]_i_1__0_n_4\,
      O(2) => \count_value_i_reg[7]_i_1__0_n_5\,
      O(1) => \count_value_i_reg[7]_i_1__0_n_6\,
      O(0) => \count_value_i_reg[7]_i_1__0_n_7\,
      S(3 downto 0) => \^q\(7 downto 4)
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i_reg[10]_i_1__0_n_7\,
      Q => \^q\(8),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i_reg[10]_i_1__0_n_6\,
      Q => \^q\(9),
      R => \count_value_i_reg[0]_1\(0)
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000003B2A2A2A"
    )
        port map (
      I0 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg\,
      I1 => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      I2 => \^co\(0),
      I3 => going_full1,
      I4 => ram_wr_en_i,
      I5 => clr_full,
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAAAAAFFFFBFBF"
    )
        port map (
      I0 => clr_full,
      I1 => ram_wr_en_i,
      I2 => going_full1,
      I3 => \^co\(0),
      I4 => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      I5 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg\,
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_0\(6),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_0\(8),
      I3 => \^q\(8),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_0\(7),
      I5 => \^q\(7),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_10_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_0\(3),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_0\(5),
      I3 => \^q\(5),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_0\(4),
      I5 => \^q\(4),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_11_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_0\(0),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_12_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(9),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_0\(9),
      I2 => \^q\(10),
      I3 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_0\(10),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_5_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_0\(6),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_0\(8),
      I3 => \^q\(8),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_0\(7),
      I5 => \^q\(7),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_6_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_0\(3),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_0\(5),
      I3 => \^q\(5),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_0\(4),
      I5 => \^q\(4),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_7_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_0\(0),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_8_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(9),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_0\(9),
      I2 => \^q\(10),
      I3 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_0\(10),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_9_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => going_full1,
      CO(2) => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_n_1\,
      CO(1) => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_n_2\,
      CO(0) => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_5_n_0\,
      S(2) => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_6_n_0\,
      S(1) => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_7_n_0\,
      S(0) => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_8_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \^co\(0),
      CO(2) => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_n_1\,
      CO(1) => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_n_2\,
      CO(0) => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_9_n_0\,
      S(2) => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_10_n_0\,
      S(1) => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_11_n_0\,
      S(0) => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_12_n_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \xpm_counter_updn__parameterized1\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_empty_i : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \count_value_i_reg[3]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \xpm_counter_updn__parameterized1\ : entity is "xpm_counter_updn";
end \xpm_counter_updn__parameterized1\;

architecture STRUCTURE of \xpm_counter_updn__parameterized1\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \count_value_i[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \count_value_i_reg[10]_i_1__1_n_2\ : STD_LOGIC;
  signal \count_value_i_reg[10]_i_1__1_n_3\ : STD_LOGIC;
  signal \count_value_i_reg[10]_i_1__1_n_5\ : STD_LOGIC;
  signal \count_value_i_reg[10]_i_1__1_n_6\ : STD_LOGIC;
  signal \count_value_i_reg[10]_i_1__1_n_7\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__1_n_1\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__1_n_2\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__1_n_3\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__1_n_4\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__1_n_5\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__1_n_6\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__1_n_7\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__1_n_1\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__1_n_2\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__1_n_3\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__1_n_4\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__1_n_5\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__1_n_6\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__1_n_7\ : STD_LOGIC;
  signal \NLW_count_value_i_reg[10]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_count_value_i_reg[10]_i_1__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \count_value_i_reg[10]_i_1__1\ : label is 35;
  attribute ADDER_THRESHOLD of \count_value_i_reg[3]_i_1__1\ : label is 35;
  attribute ADDER_THRESHOLD of \count_value_i_reg[7]_i_1__1\ : label is 35;
begin
  Q(10 downto 0) <= \^q\(10 downto 0);
\count_value_i[3]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAA5455"
    )
        port map (
      I0 => ram_empty_i,
      I1 => rd_en,
      I2 => \count_value_i_reg[3]_0\(0),
      I3 => \count_value_i_reg[3]_0\(1),
      I4 => \^q\(0),
      O => \count_value_i[3]_i_2__1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[3]_i_1__1_n_7\,
      Q => \^q\(0),
      S => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[10]_i_1__1_n_5\,
      Q => \^q\(10),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[10]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_value_i_reg[7]_i_1__1_n_0\,
      CO(3 downto 2) => \NLW_count_value_i_reg[10]_i_1__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \count_value_i_reg[10]_i_1__1_n_2\,
      CO(0) => \count_value_i_reg[10]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_count_value_i_reg[10]_i_1__1_O_UNCONNECTED\(3),
      O(2) => \count_value_i_reg[10]_i_1__1_n_5\,
      O(1) => \count_value_i_reg[10]_i_1__1_n_6\,
      O(0) => \count_value_i_reg[10]_i_1__1_n_7\,
      S(3) => '0',
      S(2 downto 0) => \^q\(10 downto 8)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[3]_i_1__1_n_6\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[3]_i_1__1_n_5\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[3]_i_1__1_n_4\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_value_i_reg[3]_i_1__1_n_0\,
      CO(2) => \count_value_i_reg[3]_i_1__1_n_1\,
      CO(1) => \count_value_i_reg[3]_i_1__1_n_2\,
      CO(0) => \count_value_i_reg[3]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^q\(0),
      O(3) => \count_value_i_reg[3]_i_1__1_n_4\,
      O(2) => \count_value_i_reg[3]_i_1__1_n_5\,
      O(1) => \count_value_i_reg[3]_i_1__1_n_6\,
      O(0) => \count_value_i_reg[3]_i_1__1_n_7\,
      S(3 downto 1) => \^q\(3 downto 1),
      S(0) => \count_value_i[3]_i_2__1_n_0\
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[7]_i_1__1_n_7\,
      Q => \^q\(4),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[7]_i_1__1_n_6\,
      Q => \^q\(5),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[7]_i_1__1_n_5\,
      Q => \^q\(6),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[7]_i_1__1_n_4\,
      Q => \^q\(7),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[7]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_value_i_reg[3]_i_1__1_n_0\,
      CO(3) => \count_value_i_reg[7]_i_1__1_n_0\,
      CO(2) => \count_value_i_reg[7]_i_1__1_n_1\,
      CO(1) => \count_value_i_reg[7]_i_1__1_n_2\,
      CO(0) => \count_value_i_reg[7]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_value_i_reg[7]_i_1__1_n_4\,
      O(2) => \count_value_i_reg[7]_i_1__1_n_5\,
      O(1) => \count_value_i_reg[7]_i_1__1_n_6\,
      O(0) => \count_value_i_reg[7]_i_1__1_n_7\,
      S(3 downto 0) => \^q\(7 downto 4)
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[10]_i_1__1_n_7\,
      Q => \^q\(8),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[10]_i_1__1_n_6\,
      Q => \^q\(9),
      R => \count_value_i_reg[0]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \xpm_counter_updn__parameterized1_1\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \count_value_i_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \xpm_counter_updn__parameterized1_1\ : entity is "xpm_counter_updn";
end \xpm_counter_updn__parameterized1_1\;

architecture STRUCTURE of \xpm_counter_updn__parameterized1_1\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \count_value_i_reg[10]_i_1__2_n_2\ : STD_LOGIC;
  signal \count_value_i_reg[10]_i_1__2_n_3\ : STD_LOGIC;
  signal \count_value_i_reg[10]_i_1__2_n_5\ : STD_LOGIC;
  signal \count_value_i_reg[10]_i_1__2_n_6\ : STD_LOGIC;
  signal \count_value_i_reg[10]_i_1__2_n_7\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__2_n_1\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__2_n_2\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__2_n_3\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__2_n_4\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__2_n_5\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__2_n_6\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__2_n_7\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__2_n_1\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__2_n_2\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__2_n_3\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__2_n_4\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__2_n_5\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__2_n_6\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__2_n_7\ : STD_LOGIC;
  signal \NLW_count_value_i_reg[10]_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_count_value_i_reg[10]_i_1__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \count_value_i_reg[10]_i_1__2\ : label is 35;
  attribute ADDER_THRESHOLD of \count_value_i_reg[3]_i_1__2\ : label is 35;
  attribute ADDER_THRESHOLD of \count_value_i_reg[7]_i_1__2\ : label is 35;
begin
  Q(10 downto 0) <= \^q\(10 downto 0);
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[3]_i_1__2_n_7\,
      Q => \^q\(0),
      S => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[10]_i_1__2_n_5\,
      Q => \^q\(10),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[10]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_value_i_reg[7]_i_1__2_n_0\,
      CO(3 downto 2) => \NLW_count_value_i_reg[10]_i_1__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \count_value_i_reg[10]_i_1__2_n_2\,
      CO(0) => \count_value_i_reg[10]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_count_value_i_reg[10]_i_1__2_O_UNCONNECTED\(3),
      O(2) => \count_value_i_reg[10]_i_1__2_n_5\,
      O(1) => \count_value_i_reg[10]_i_1__2_n_6\,
      O(0) => \count_value_i_reg[10]_i_1__2_n_7\,
      S(3) => '0',
      S(2 downto 0) => \^q\(10 downto 8)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[3]_i_1__2_n_6\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[3]_i_1__2_n_5\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[3]_i_1__2_n_4\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_value_i_reg[3]_i_1__2_n_0\,
      CO(2) => \count_value_i_reg[3]_i_1__2_n_1\,
      CO(1) => \count_value_i_reg[3]_i_1__2_n_2\,
      CO(0) => \count_value_i_reg[3]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^q\(0),
      O(3) => \count_value_i_reg[3]_i_1__2_n_4\,
      O(2) => \count_value_i_reg[3]_i_1__2_n_5\,
      O(1) => \count_value_i_reg[3]_i_1__2_n_6\,
      O(0) => \count_value_i_reg[3]_i_1__2_n_7\,
      S(3 downto 1) => \^q\(3 downto 1),
      S(0) => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[7]_i_1__2_n_7\,
      Q => \^q\(4),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[7]_i_1__2_n_6\,
      Q => \^q\(5),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[7]_i_1__2_n_5\,
      Q => \^q\(6),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[7]_i_1__2_n_4\,
      Q => \^q\(7),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[7]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_value_i_reg[3]_i_1__2_n_0\,
      CO(3) => \count_value_i_reg[7]_i_1__2_n_0\,
      CO(2) => \count_value_i_reg[7]_i_1__2_n_1\,
      CO(1) => \count_value_i_reg[7]_i_1__2_n_2\,
      CO(0) => \count_value_i_reg[7]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_value_i_reg[7]_i_1__2_n_4\,
      O(2) => \count_value_i_reg[7]_i_1__2_n_5\,
      O(1) => \count_value_i_reg[7]_i_1__2_n_6\,
      O(0) => \count_value_i_reg[7]_i_1__2_n_7\,
      S(3 downto 0) => \^q\(7 downto 4)
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[10]_i_1__2_n_7\,
      Q => \^q\(8),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[10]_i_1__2_n_6\,
      Q => \^q\(9),
      R => \count_value_i_reg[0]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \xpm_counter_updn__parameterized1_12\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \count_value_i_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \xpm_counter_updn__parameterized1_12\ : entity is "xpm_counter_updn";
end \xpm_counter_updn__parameterized1_12\;

architecture STRUCTURE of \xpm_counter_updn__parameterized1_12\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \count_value_i_reg[10]_i_1__2_n_2\ : STD_LOGIC;
  signal \count_value_i_reg[10]_i_1__2_n_3\ : STD_LOGIC;
  signal \count_value_i_reg[10]_i_1__2_n_5\ : STD_LOGIC;
  signal \count_value_i_reg[10]_i_1__2_n_6\ : STD_LOGIC;
  signal \count_value_i_reg[10]_i_1__2_n_7\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__2_n_1\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__2_n_2\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__2_n_3\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__2_n_4\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__2_n_5\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__2_n_6\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__2_n_7\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__2_n_1\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__2_n_2\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__2_n_3\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__2_n_4\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__2_n_5\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__2_n_6\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__2_n_7\ : STD_LOGIC;
  signal \NLW_count_value_i_reg[10]_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_count_value_i_reg[10]_i_1__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \count_value_i_reg[10]_i_1__2\ : label is 35;
  attribute ADDER_THRESHOLD of \count_value_i_reg[3]_i_1__2\ : label is 35;
  attribute ADDER_THRESHOLD of \count_value_i_reg[7]_i_1__2\ : label is 35;
begin
  Q(10 downto 0) <= \^q\(10 downto 0);
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[3]_i_1__2_n_7\,
      Q => \^q\(0),
      S => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[10]_i_1__2_n_5\,
      Q => \^q\(10),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[10]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_value_i_reg[7]_i_1__2_n_0\,
      CO(3 downto 2) => \NLW_count_value_i_reg[10]_i_1__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \count_value_i_reg[10]_i_1__2_n_2\,
      CO(0) => \count_value_i_reg[10]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_count_value_i_reg[10]_i_1__2_O_UNCONNECTED\(3),
      O(2) => \count_value_i_reg[10]_i_1__2_n_5\,
      O(1) => \count_value_i_reg[10]_i_1__2_n_6\,
      O(0) => \count_value_i_reg[10]_i_1__2_n_7\,
      S(3) => '0',
      S(2 downto 0) => \^q\(10 downto 8)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[3]_i_1__2_n_6\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[3]_i_1__2_n_5\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[3]_i_1__2_n_4\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_value_i_reg[3]_i_1__2_n_0\,
      CO(2) => \count_value_i_reg[3]_i_1__2_n_1\,
      CO(1) => \count_value_i_reg[3]_i_1__2_n_2\,
      CO(0) => \count_value_i_reg[3]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^q\(0),
      O(3) => \count_value_i_reg[3]_i_1__2_n_4\,
      O(2) => \count_value_i_reg[3]_i_1__2_n_5\,
      O(1) => \count_value_i_reg[3]_i_1__2_n_6\,
      O(0) => \count_value_i_reg[3]_i_1__2_n_7\,
      S(3 downto 1) => \^q\(3 downto 1),
      S(0) => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[7]_i_1__2_n_7\,
      Q => \^q\(4),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[7]_i_1__2_n_6\,
      Q => \^q\(5),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[7]_i_1__2_n_5\,
      Q => \^q\(6),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[7]_i_1__2_n_4\,
      Q => \^q\(7),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[7]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_value_i_reg[3]_i_1__2_n_0\,
      CO(3) => \count_value_i_reg[7]_i_1__2_n_0\,
      CO(2) => \count_value_i_reg[7]_i_1__2_n_1\,
      CO(1) => \count_value_i_reg[7]_i_1__2_n_2\,
      CO(0) => \count_value_i_reg[7]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_value_i_reg[7]_i_1__2_n_4\,
      O(2) => \count_value_i_reg[7]_i_1__2_n_5\,
      O(1) => \count_value_i_reg[7]_i_1__2_n_6\,
      O(0) => \count_value_i_reg[7]_i_1__2_n_7\,
      S(3 downto 0) => \^q\(7 downto 4)
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[10]_i_1__2_n_7\,
      Q => \^q\(8),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[10]_i_1__2_n_6\,
      Q => \^q\(9),
      R => \count_value_i_reg[0]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \xpm_counter_updn__parameterized1_15\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_empty_i : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \count_value_i_reg[3]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \xpm_counter_updn__parameterized1_15\ : entity is "xpm_counter_updn";
end \xpm_counter_updn__parameterized1_15\;

architecture STRUCTURE of \xpm_counter_updn__parameterized1_15\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \count_value_i[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \count_value_i_reg[10]_i_1__1_n_2\ : STD_LOGIC;
  signal \count_value_i_reg[10]_i_1__1_n_3\ : STD_LOGIC;
  signal \count_value_i_reg[10]_i_1__1_n_5\ : STD_LOGIC;
  signal \count_value_i_reg[10]_i_1__1_n_6\ : STD_LOGIC;
  signal \count_value_i_reg[10]_i_1__1_n_7\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__1_n_1\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__1_n_2\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__1_n_3\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__1_n_4\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__1_n_5\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__1_n_6\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__1_n_7\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__1_n_1\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__1_n_2\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__1_n_3\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__1_n_4\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__1_n_5\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__1_n_6\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__1_n_7\ : STD_LOGIC;
  signal \NLW_count_value_i_reg[10]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_count_value_i_reg[10]_i_1__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \count_value_i_reg[10]_i_1__1\ : label is 35;
  attribute ADDER_THRESHOLD of \count_value_i_reg[3]_i_1__1\ : label is 35;
  attribute ADDER_THRESHOLD of \count_value_i_reg[7]_i_1__1\ : label is 35;
begin
  Q(10 downto 0) <= \^q\(10 downto 0);
\count_value_i[3]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAA5455"
    )
        port map (
      I0 => ram_empty_i,
      I1 => rd_en,
      I2 => \count_value_i_reg[3]_0\(0),
      I3 => \count_value_i_reg[3]_0\(1),
      I4 => \^q\(0),
      O => \count_value_i[3]_i_2__1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[3]_i_1__1_n_7\,
      Q => \^q\(0),
      S => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[10]_i_1__1_n_5\,
      Q => \^q\(10),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[10]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_value_i_reg[7]_i_1__1_n_0\,
      CO(3 downto 2) => \NLW_count_value_i_reg[10]_i_1__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \count_value_i_reg[10]_i_1__1_n_2\,
      CO(0) => \count_value_i_reg[10]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_count_value_i_reg[10]_i_1__1_O_UNCONNECTED\(3),
      O(2) => \count_value_i_reg[10]_i_1__1_n_5\,
      O(1) => \count_value_i_reg[10]_i_1__1_n_6\,
      O(0) => \count_value_i_reg[10]_i_1__1_n_7\,
      S(3) => '0',
      S(2 downto 0) => \^q\(10 downto 8)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[3]_i_1__1_n_6\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[3]_i_1__1_n_5\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[3]_i_1__1_n_4\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_value_i_reg[3]_i_1__1_n_0\,
      CO(2) => \count_value_i_reg[3]_i_1__1_n_1\,
      CO(1) => \count_value_i_reg[3]_i_1__1_n_2\,
      CO(0) => \count_value_i_reg[3]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^q\(0),
      O(3) => \count_value_i_reg[3]_i_1__1_n_4\,
      O(2) => \count_value_i_reg[3]_i_1__1_n_5\,
      O(1) => \count_value_i_reg[3]_i_1__1_n_6\,
      O(0) => \count_value_i_reg[3]_i_1__1_n_7\,
      S(3 downto 1) => \^q\(3 downto 1),
      S(0) => \count_value_i[3]_i_2__1_n_0\
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[7]_i_1__1_n_7\,
      Q => \^q\(4),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[7]_i_1__1_n_6\,
      Q => \^q\(5),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[7]_i_1__1_n_5\,
      Q => \^q\(6),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[7]_i_1__1_n_4\,
      Q => \^q\(7),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[7]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_value_i_reg[3]_i_1__1_n_0\,
      CO(3) => \count_value_i_reg[7]_i_1__1_n_0\,
      CO(2) => \count_value_i_reg[7]_i_1__1_n_1\,
      CO(1) => \count_value_i_reg[7]_i_1__1_n_2\,
      CO(0) => \count_value_i_reg[7]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_value_i_reg[7]_i_1__1_n_4\,
      O(2) => \count_value_i_reg[7]_i_1__1_n_5\,
      O(1) => \count_value_i_reg[7]_i_1__1_n_6\,
      O(0) => \count_value_i_reg[7]_i_1__1_n_7\,
      S(3 downto 0) => \^q\(7 downto 4)
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[10]_i_1__1_n_7\,
      Q => \^q\(8),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[10]_i_1__1_n_6\,
      Q => \^q\(9),
      R => \count_value_i_reg[0]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \xpm_counter_updn__parameterized1_18\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \count_value_i_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \xpm_counter_updn__parameterized1_18\ : entity is "xpm_counter_updn";
end \xpm_counter_updn__parameterized1_18\;

architecture STRUCTURE of \xpm_counter_updn__parameterized1_18\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \count_value_i_reg[10]_i_1__2_n_2\ : STD_LOGIC;
  signal \count_value_i_reg[10]_i_1__2_n_3\ : STD_LOGIC;
  signal \count_value_i_reg[10]_i_1__2_n_5\ : STD_LOGIC;
  signal \count_value_i_reg[10]_i_1__2_n_6\ : STD_LOGIC;
  signal \count_value_i_reg[10]_i_1__2_n_7\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__2_n_1\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__2_n_2\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__2_n_3\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__2_n_4\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__2_n_5\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__2_n_6\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__2_n_7\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__2_n_1\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__2_n_2\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__2_n_3\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__2_n_4\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__2_n_5\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__2_n_6\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__2_n_7\ : STD_LOGIC;
  signal \NLW_count_value_i_reg[10]_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_count_value_i_reg[10]_i_1__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \count_value_i_reg[10]_i_1__2\ : label is 35;
  attribute ADDER_THRESHOLD of \count_value_i_reg[3]_i_1__2\ : label is 35;
  attribute ADDER_THRESHOLD of \count_value_i_reg[7]_i_1__2\ : label is 35;
begin
  Q(10 downto 0) <= \^q\(10 downto 0);
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[3]_i_1__2_n_7\,
      Q => \^q\(0),
      S => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[10]_i_1__2_n_5\,
      Q => \^q\(10),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[10]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_value_i_reg[7]_i_1__2_n_0\,
      CO(3 downto 2) => \NLW_count_value_i_reg[10]_i_1__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \count_value_i_reg[10]_i_1__2_n_2\,
      CO(0) => \count_value_i_reg[10]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_count_value_i_reg[10]_i_1__2_O_UNCONNECTED\(3),
      O(2) => \count_value_i_reg[10]_i_1__2_n_5\,
      O(1) => \count_value_i_reg[10]_i_1__2_n_6\,
      O(0) => \count_value_i_reg[10]_i_1__2_n_7\,
      S(3) => '0',
      S(2 downto 0) => \^q\(10 downto 8)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[3]_i_1__2_n_6\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[3]_i_1__2_n_5\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[3]_i_1__2_n_4\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_value_i_reg[3]_i_1__2_n_0\,
      CO(2) => \count_value_i_reg[3]_i_1__2_n_1\,
      CO(1) => \count_value_i_reg[3]_i_1__2_n_2\,
      CO(0) => \count_value_i_reg[3]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^q\(0),
      O(3) => \count_value_i_reg[3]_i_1__2_n_4\,
      O(2) => \count_value_i_reg[3]_i_1__2_n_5\,
      O(1) => \count_value_i_reg[3]_i_1__2_n_6\,
      O(0) => \count_value_i_reg[3]_i_1__2_n_7\,
      S(3 downto 1) => \^q\(3 downto 1),
      S(0) => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[7]_i_1__2_n_7\,
      Q => \^q\(4),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[7]_i_1__2_n_6\,
      Q => \^q\(5),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[7]_i_1__2_n_5\,
      Q => \^q\(6),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[7]_i_1__2_n_4\,
      Q => \^q\(7),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[7]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_value_i_reg[3]_i_1__2_n_0\,
      CO(3) => \count_value_i_reg[7]_i_1__2_n_0\,
      CO(2) => \count_value_i_reg[7]_i_1__2_n_1\,
      CO(1) => \count_value_i_reg[7]_i_1__2_n_2\,
      CO(0) => \count_value_i_reg[7]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_value_i_reg[7]_i_1__2_n_4\,
      O(2) => \count_value_i_reg[7]_i_1__2_n_5\,
      O(1) => \count_value_i_reg[7]_i_1__2_n_6\,
      O(0) => \count_value_i_reg[7]_i_1__2_n_7\,
      S(3 downto 0) => \^q\(7 downto 4)
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[10]_i_1__2_n_7\,
      Q => \^q\(8),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[10]_i_1__2_n_6\,
      Q => \^q\(9),
      R => \count_value_i_reg[0]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \xpm_counter_updn__parameterized1_21\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_empty_i : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \count_value_i_reg[3]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \xpm_counter_updn__parameterized1_21\ : entity is "xpm_counter_updn";
end \xpm_counter_updn__parameterized1_21\;

architecture STRUCTURE of \xpm_counter_updn__parameterized1_21\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \count_value_i[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \count_value_i_reg[10]_i_1__1_n_2\ : STD_LOGIC;
  signal \count_value_i_reg[10]_i_1__1_n_3\ : STD_LOGIC;
  signal \count_value_i_reg[10]_i_1__1_n_5\ : STD_LOGIC;
  signal \count_value_i_reg[10]_i_1__1_n_6\ : STD_LOGIC;
  signal \count_value_i_reg[10]_i_1__1_n_7\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__1_n_1\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__1_n_2\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__1_n_3\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__1_n_4\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__1_n_5\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__1_n_6\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__1_n_7\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__1_n_1\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__1_n_2\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__1_n_3\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__1_n_4\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__1_n_5\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__1_n_6\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__1_n_7\ : STD_LOGIC;
  signal \NLW_count_value_i_reg[10]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_count_value_i_reg[10]_i_1__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \count_value_i_reg[10]_i_1__1\ : label is 35;
  attribute ADDER_THRESHOLD of \count_value_i_reg[3]_i_1__1\ : label is 35;
  attribute ADDER_THRESHOLD of \count_value_i_reg[7]_i_1__1\ : label is 35;
begin
  Q(10 downto 0) <= \^q\(10 downto 0);
\count_value_i[3]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAA5455"
    )
        port map (
      I0 => ram_empty_i,
      I1 => rd_en,
      I2 => \count_value_i_reg[3]_0\(0),
      I3 => \count_value_i_reg[3]_0\(1),
      I4 => \^q\(0),
      O => \count_value_i[3]_i_2__1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[3]_i_1__1_n_7\,
      Q => \^q\(0),
      S => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[10]_i_1__1_n_5\,
      Q => \^q\(10),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[10]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_value_i_reg[7]_i_1__1_n_0\,
      CO(3 downto 2) => \NLW_count_value_i_reg[10]_i_1__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \count_value_i_reg[10]_i_1__1_n_2\,
      CO(0) => \count_value_i_reg[10]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_count_value_i_reg[10]_i_1__1_O_UNCONNECTED\(3),
      O(2) => \count_value_i_reg[10]_i_1__1_n_5\,
      O(1) => \count_value_i_reg[10]_i_1__1_n_6\,
      O(0) => \count_value_i_reg[10]_i_1__1_n_7\,
      S(3) => '0',
      S(2 downto 0) => \^q\(10 downto 8)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[3]_i_1__1_n_6\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[3]_i_1__1_n_5\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[3]_i_1__1_n_4\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_value_i_reg[3]_i_1__1_n_0\,
      CO(2) => \count_value_i_reg[3]_i_1__1_n_1\,
      CO(1) => \count_value_i_reg[3]_i_1__1_n_2\,
      CO(0) => \count_value_i_reg[3]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^q\(0),
      O(3) => \count_value_i_reg[3]_i_1__1_n_4\,
      O(2) => \count_value_i_reg[3]_i_1__1_n_5\,
      O(1) => \count_value_i_reg[3]_i_1__1_n_6\,
      O(0) => \count_value_i_reg[3]_i_1__1_n_7\,
      S(3 downto 1) => \^q\(3 downto 1),
      S(0) => \count_value_i[3]_i_2__1_n_0\
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[7]_i_1__1_n_7\,
      Q => \^q\(4),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[7]_i_1__1_n_6\,
      Q => \^q\(5),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[7]_i_1__1_n_5\,
      Q => \^q\(6),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[7]_i_1__1_n_4\,
      Q => \^q\(7),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[7]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_value_i_reg[3]_i_1__1_n_0\,
      CO(3) => \count_value_i_reg[7]_i_1__1_n_0\,
      CO(2) => \count_value_i_reg[7]_i_1__1_n_1\,
      CO(1) => \count_value_i_reg[7]_i_1__1_n_2\,
      CO(0) => \count_value_i_reg[7]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_value_i_reg[7]_i_1__1_n_4\,
      O(2) => \count_value_i_reg[7]_i_1__1_n_5\,
      O(1) => \count_value_i_reg[7]_i_1__1_n_6\,
      O(0) => \count_value_i_reg[7]_i_1__1_n_7\,
      S(3 downto 0) => \^q\(7 downto 4)
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[10]_i_1__1_n_7\,
      Q => \^q\(8),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[10]_i_1__1_n_6\,
      Q => \^q\(9),
      R => \count_value_i_reg[0]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \xpm_counter_updn__parameterized1_24\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \count_value_i_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \xpm_counter_updn__parameterized1_24\ : entity is "xpm_counter_updn";
end \xpm_counter_updn__parameterized1_24\;

architecture STRUCTURE of \xpm_counter_updn__parameterized1_24\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \count_value_i_reg[10]_i_1__2_n_2\ : STD_LOGIC;
  signal \count_value_i_reg[10]_i_1__2_n_3\ : STD_LOGIC;
  signal \count_value_i_reg[10]_i_1__2_n_5\ : STD_LOGIC;
  signal \count_value_i_reg[10]_i_1__2_n_6\ : STD_LOGIC;
  signal \count_value_i_reg[10]_i_1__2_n_7\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__2_n_1\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__2_n_2\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__2_n_3\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__2_n_4\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__2_n_5\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__2_n_6\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__2_n_7\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__2_n_1\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__2_n_2\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__2_n_3\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__2_n_4\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__2_n_5\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__2_n_6\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__2_n_7\ : STD_LOGIC;
  signal \NLW_count_value_i_reg[10]_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_count_value_i_reg[10]_i_1__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \count_value_i_reg[10]_i_1__2\ : label is 35;
  attribute ADDER_THRESHOLD of \count_value_i_reg[3]_i_1__2\ : label is 35;
  attribute ADDER_THRESHOLD of \count_value_i_reg[7]_i_1__2\ : label is 35;
begin
  Q(10 downto 0) <= \^q\(10 downto 0);
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[3]_i_1__2_n_7\,
      Q => \^q\(0),
      S => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[10]_i_1__2_n_5\,
      Q => \^q\(10),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[10]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_value_i_reg[7]_i_1__2_n_0\,
      CO(3 downto 2) => \NLW_count_value_i_reg[10]_i_1__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \count_value_i_reg[10]_i_1__2_n_2\,
      CO(0) => \count_value_i_reg[10]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_count_value_i_reg[10]_i_1__2_O_UNCONNECTED\(3),
      O(2) => \count_value_i_reg[10]_i_1__2_n_5\,
      O(1) => \count_value_i_reg[10]_i_1__2_n_6\,
      O(0) => \count_value_i_reg[10]_i_1__2_n_7\,
      S(3) => '0',
      S(2 downto 0) => \^q\(10 downto 8)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[3]_i_1__2_n_6\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[3]_i_1__2_n_5\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[3]_i_1__2_n_4\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_value_i_reg[3]_i_1__2_n_0\,
      CO(2) => \count_value_i_reg[3]_i_1__2_n_1\,
      CO(1) => \count_value_i_reg[3]_i_1__2_n_2\,
      CO(0) => \count_value_i_reg[3]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^q\(0),
      O(3) => \count_value_i_reg[3]_i_1__2_n_4\,
      O(2) => \count_value_i_reg[3]_i_1__2_n_5\,
      O(1) => \count_value_i_reg[3]_i_1__2_n_6\,
      O(0) => \count_value_i_reg[3]_i_1__2_n_7\,
      S(3 downto 1) => \^q\(3 downto 1),
      S(0) => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[7]_i_1__2_n_7\,
      Q => \^q\(4),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[7]_i_1__2_n_6\,
      Q => \^q\(5),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[7]_i_1__2_n_5\,
      Q => \^q\(6),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[7]_i_1__2_n_4\,
      Q => \^q\(7),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[7]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_value_i_reg[3]_i_1__2_n_0\,
      CO(3) => \count_value_i_reg[7]_i_1__2_n_0\,
      CO(2) => \count_value_i_reg[7]_i_1__2_n_1\,
      CO(1) => \count_value_i_reg[7]_i_1__2_n_2\,
      CO(0) => \count_value_i_reg[7]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_value_i_reg[7]_i_1__2_n_4\,
      O(2) => \count_value_i_reg[7]_i_1__2_n_5\,
      O(1) => \count_value_i_reg[7]_i_1__2_n_6\,
      O(0) => \count_value_i_reg[7]_i_1__2_n_7\,
      S(3 downto 0) => \^q\(7 downto 4)
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[10]_i_1__2_n_7\,
      Q => \^q\(8),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[10]_i_1__2_n_6\,
      Q => \^q\(9),
      R => \count_value_i_reg[0]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \xpm_counter_updn__parameterized1_3\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_empty_i : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \count_value_i_reg[3]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \xpm_counter_updn__parameterized1_3\ : entity is "xpm_counter_updn";
end \xpm_counter_updn__parameterized1_3\;

architecture STRUCTURE of \xpm_counter_updn__parameterized1_3\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \count_value_i[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \count_value_i_reg[10]_i_1__1_n_2\ : STD_LOGIC;
  signal \count_value_i_reg[10]_i_1__1_n_3\ : STD_LOGIC;
  signal \count_value_i_reg[10]_i_1__1_n_5\ : STD_LOGIC;
  signal \count_value_i_reg[10]_i_1__1_n_6\ : STD_LOGIC;
  signal \count_value_i_reg[10]_i_1__1_n_7\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__1_n_1\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__1_n_2\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__1_n_3\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__1_n_4\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__1_n_5\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__1_n_6\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__1_n_7\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__1_n_1\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__1_n_2\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__1_n_3\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__1_n_4\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__1_n_5\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__1_n_6\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__1_n_7\ : STD_LOGIC;
  signal \NLW_count_value_i_reg[10]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_count_value_i_reg[10]_i_1__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \count_value_i_reg[10]_i_1__1\ : label is 35;
  attribute ADDER_THRESHOLD of \count_value_i_reg[3]_i_1__1\ : label is 35;
  attribute ADDER_THRESHOLD of \count_value_i_reg[7]_i_1__1\ : label is 35;
begin
  Q(10 downto 0) <= \^q\(10 downto 0);
\count_value_i[3]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAA5455"
    )
        port map (
      I0 => ram_empty_i,
      I1 => rd_en,
      I2 => \count_value_i_reg[3]_0\(0),
      I3 => \count_value_i_reg[3]_0\(1),
      I4 => \^q\(0),
      O => \count_value_i[3]_i_2__1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[3]_i_1__1_n_7\,
      Q => \^q\(0),
      S => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[10]_i_1__1_n_5\,
      Q => \^q\(10),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[10]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_value_i_reg[7]_i_1__1_n_0\,
      CO(3 downto 2) => \NLW_count_value_i_reg[10]_i_1__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \count_value_i_reg[10]_i_1__1_n_2\,
      CO(0) => \count_value_i_reg[10]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_count_value_i_reg[10]_i_1__1_O_UNCONNECTED\(3),
      O(2) => \count_value_i_reg[10]_i_1__1_n_5\,
      O(1) => \count_value_i_reg[10]_i_1__1_n_6\,
      O(0) => \count_value_i_reg[10]_i_1__1_n_7\,
      S(3) => '0',
      S(2 downto 0) => \^q\(10 downto 8)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[3]_i_1__1_n_6\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[3]_i_1__1_n_5\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[3]_i_1__1_n_4\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_value_i_reg[3]_i_1__1_n_0\,
      CO(2) => \count_value_i_reg[3]_i_1__1_n_1\,
      CO(1) => \count_value_i_reg[3]_i_1__1_n_2\,
      CO(0) => \count_value_i_reg[3]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^q\(0),
      O(3) => \count_value_i_reg[3]_i_1__1_n_4\,
      O(2) => \count_value_i_reg[3]_i_1__1_n_5\,
      O(1) => \count_value_i_reg[3]_i_1__1_n_6\,
      O(0) => \count_value_i_reg[3]_i_1__1_n_7\,
      S(3 downto 1) => \^q\(3 downto 1),
      S(0) => \count_value_i[3]_i_2__1_n_0\
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[7]_i_1__1_n_7\,
      Q => \^q\(4),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[7]_i_1__1_n_6\,
      Q => \^q\(5),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[7]_i_1__1_n_5\,
      Q => \^q\(6),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[7]_i_1__1_n_4\,
      Q => \^q\(7),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[7]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_value_i_reg[3]_i_1__1_n_0\,
      CO(3) => \count_value_i_reg[7]_i_1__1_n_0\,
      CO(2) => \count_value_i_reg[7]_i_1__1_n_1\,
      CO(1) => \count_value_i_reg[7]_i_1__1_n_2\,
      CO(0) => \count_value_i_reg[7]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_value_i_reg[7]_i_1__1_n_4\,
      O(2) => \count_value_i_reg[7]_i_1__1_n_5\,
      O(1) => \count_value_i_reg[7]_i_1__1_n_6\,
      O(0) => \count_value_i_reg[7]_i_1__1_n_7\,
      S(3 downto 0) => \^q\(7 downto 4)
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[10]_i_1__1_n_7\,
      Q => \^q\(8),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[10]_i_1__1_n_6\,
      Q => \^q\(9),
      R => \count_value_i_reg[0]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \xpm_counter_updn__parameterized1_6\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \count_value_i_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \xpm_counter_updn__parameterized1_6\ : entity is "xpm_counter_updn";
end \xpm_counter_updn__parameterized1_6\;

architecture STRUCTURE of \xpm_counter_updn__parameterized1_6\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \count_value_i_reg[10]_i_1__2_n_2\ : STD_LOGIC;
  signal \count_value_i_reg[10]_i_1__2_n_3\ : STD_LOGIC;
  signal \count_value_i_reg[10]_i_1__2_n_5\ : STD_LOGIC;
  signal \count_value_i_reg[10]_i_1__2_n_6\ : STD_LOGIC;
  signal \count_value_i_reg[10]_i_1__2_n_7\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__2_n_1\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__2_n_2\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__2_n_3\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__2_n_4\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__2_n_5\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__2_n_6\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__2_n_7\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__2_n_1\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__2_n_2\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__2_n_3\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__2_n_4\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__2_n_5\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__2_n_6\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__2_n_7\ : STD_LOGIC;
  signal \NLW_count_value_i_reg[10]_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_count_value_i_reg[10]_i_1__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \count_value_i_reg[10]_i_1__2\ : label is 35;
  attribute ADDER_THRESHOLD of \count_value_i_reg[3]_i_1__2\ : label is 35;
  attribute ADDER_THRESHOLD of \count_value_i_reg[7]_i_1__2\ : label is 35;
begin
  Q(10 downto 0) <= \^q\(10 downto 0);
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[3]_i_1__2_n_7\,
      Q => \^q\(0),
      S => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[10]_i_1__2_n_5\,
      Q => \^q\(10),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[10]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_value_i_reg[7]_i_1__2_n_0\,
      CO(3 downto 2) => \NLW_count_value_i_reg[10]_i_1__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \count_value_i_reg[10]_i_1__2_n_2\,
      CO(0) => \count_value_i_reg[10]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_count_value_i_reg[10]_i_1__2_O_UNCONNECTED\(3),
      O(2) => \count_value_i_reg[10]_i_1__2_n_5\,
      O(1) => \count_value_i_reg[10]_i_1__2_n_6\,
      O(0) => \count_value_i_reg[10]_i_1__2_n_7\,
      S(3) => '0',
      S(2 downto 0) => \^q\(10 downto 8)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[3]_i_1__2_n_6\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[3]_i_1__2_n_5\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[3]_i_1__2_n_4\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_value_i_reg[3]_i_1__2_n_0\,
      CO(2) => \count_value_i_reg[3]_i_1__2_n_1\,
      CO(1) => \count_value_i_reg[3]_i_1__2_n_2\,
      CO(0) => \count_value_i_reg[3]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^q\(0),
      O(3) => \count_value_i_reg[3]_i_1__2_n_4\,
      O(2) => \count_value_i_reg[3]_i_1__2_n_5\,
      O(1) => \count_value_i_reg[3]_i_1__2_n_6\,
      O(0) => \count_value_i_reg[3]_i_1__2_n_7\,
      S(3 downto 1) => \^q\(3 downto 1),
      S(0) => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[7]_i_1__2_n_7\,
      Q => \^q\(4),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[7]_i_1__2_n_6\,
      Q => \^q\(5),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[7]_i_1__2_n_5\,
      Q => \^q\(6),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[7]_i_1__2_n_4\,
      Q => \^q\(7),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[7]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_value_i_reg[3]_i_1__2_n_0\,
      CO(3) => \count_value_i_reg[7]_i_1__2_n_0\,
      CO(2) => \count_value_i_reg[7]_i_1__2_n_1\,
      CO(1) => \count_value_i_reg[7]_i_1__2_n_2\,
      CO(0) => \count_value_i_reg[7]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_value_i_reg[7]_i_1__2_n_4\,
      O(2) => \count_value_i_reg[7]_i_1__2_n_5\,
      O(1) => \count_value_i_reg[7]_i_1__2_n_6\,
      O(0) => \count_value_i_reg[7]_i_1__2_n_7\,
      S(3 downto 0) => \^q\(7 downto 4)
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[10]_i_1__2_n_7\,
      Q => \^q\(8),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[10]_i_1__2_n_6\,
      Q => \^q\(9),
      R => \count_value_i_reg[0]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \xpm_counter_updn__parameterized1_9\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_empty_i : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \count_value_i_reg[3]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \xpm_counter_updn__parameterized1_9\ : entity is "xpm_counter_updn";
end \xpm_counter_updn__parameterized1_9\;

architecture STRUCTURE of \xpm_counter_updn__parameterized1_9\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \count_value_i[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \count_value_i_reg[10]_i_1__1_n_2\ : STD_LOGIC;
  signal \count_value_i_reg[10]_i_1__1_n_3\ : STD_LOGIC;
  signal \count_value_i_reg[10]_i_1__1_n_5\ : STD_LOGIC;
  signal \count_value_i_reg[10]_i_1__1_n_6\ : STD_LOGIC;
  signal \count_value_i_reg[10]_i_1__1_n_7\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__1_n_1\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__1_n_2\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__1_n_3\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__1_n_4\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__1_n_5\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__1_n_6\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__1_n_7\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__1_n_1\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__1_n_2\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__1_n_3\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__1_n_4\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__1_n_5\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__1_n_6\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__1_n_7\ : STD_LOGIC;
  signal \NLW_count_value_i_reg[10]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_count_value_i_reg[10]_i_1__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \count_value_i_reg[10]_i_1__1\ : label is 35;
  attribute ADDER_THRESHOLD of \count_value_i_reg[3]_i_1__1\ : label is 35;
  attribute ADDER_THRESHOLD of \count_value_i_reg[7]_i_1__1\ : label is 35;
begin
  Q(10 downto 0) <= \^q\(10 downto 0);
\count_value_i[3]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAA5455"
    )
        port map (
      I0 => ram_empty_i,
      I1 => rd_en,
      I2 => \count_value_i_reg[3]_0\(0),
      I3 => \count_value_i_reg[3]_0\(1),
      I4 => \^q\(0),
      O => \count_value_i[3]_i_2__1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[3]_i_1__1_n_7\,
      Q => \^q\(0),
      S => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[10]_i_1__1_n_5\,
      Q => \^q\(10),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[10]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_value_i_reg[7]_i_1__1_n_0\,
      CO(3 downto 2) => \NLW_count_value_i_reg[10]_i_1__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \count_value_i_reg[10]_i_1__1_n_2\,
      CO(0) => \count_value_i_reg[10]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_count_value_i_reg[10]_i_1__1_O_UNCONNECTED\(3),
      O(2) => \count_value_i_reg[10]_i_1__1_n_5\,
      O(1) => \count_value_i_reg[10]_i_1__1_n_6\,
      O(0) => \count_value_i_reg[10]_i_1__1_n_7\,
      S(3) => '0',
      S(2 downto 0) => \^q\(10 downto 8)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[3]_i_1__1_n_6\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[3]_i_1__1_n_5\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[3]_i_1__1_n_4\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_value_i_reg[3]_i_1__1_n_0\,
      CO(2) => \count_value_i_reg[3]_i_1__1_n_1\,
      CO(1) => \count_value_i_reg[3]_i_1__1_n_2\,
      CO(0) => \count_value_i_reg[3]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^q\(0),
      O(3) => \count_value_i_reg[3]_i_1__1_n_4\,
      O(2) => \count_value_i_reg[3]_i_1__1_n_5\,
      O(1) => \count_value_i_reg[3]_i_1__1_n_6\,
      O(0) => \count_value_i_reg[3]_i_1__1_n_7\,
      S(3 downto 1) => \^q\(3 downto 1),
      S(0) => \count_value_i[3]_i_2__1_n_0\
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[7]_i_1__1_n_7\,
      Q => \^q\(4),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[7]_i_1__1_n_6\,
      Q => \^q\(5),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[7]_i_1__1_n_5\,
      Q => \^q\(6),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[7]_i_1__1_n_4\,
      Q => \^q\(7),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[7]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_value_i_reg[3]_i_1__1_n_0\,
      CO(3) => \count_value_i_reg[7]_i_1__1_n_0\,
      CO(2) => \count_value_i_reg[7]_i_1__1_n_1\,
      CO(1) => \count_value_i_reg[7]_i_1__1_n_2\,
      CO(0) => \count_value_i_reg[7]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_value_i_reg[7]_i_1__1_n_4\,
      O(2) => \count_value_i_reg[7]_i_1__1_n_5\,
      O(1) => \count_value_i_reg[7]_i_1__1_n_6\,
      O(0) => \count_value_i_reg[7]_i_1__1_n_7\,
      S(3 downto 0) => \^q\(7 downto 4)
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[10]_i_1__1_n_7\,
      Q => \^q\(8),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[10]_i_1__1_n_6\,
      Q => \^q\(9),
      R => \count_value_i_reg[0]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity xpm_fifo_reg_bit is
  port (
    rst_d1 : out STD_LOGIC;
    clr_full : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    d_out_int_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    \count_value_i_reg[3]\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[3]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end xpm_fifo_reg_bit;

architecture STRUCTURE of xpm_fifo_reg_bit is
  signal \^rst_d1\ : STD_LOGIC;
begin
  rst_d1 <= \^rst_d1\;
\count_value_i[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0100"
    )
        port map (
      I0 => \^rst_d1\,
      I1 => Q(0),
      I2 => \count_value_i_reg[3]\,
      I3 => wr_en,
      I4 => \count_value_i_reg[3]_0\(0),
      O => S(0)
    );
\count_value_i[3]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0100"
    )
        port map (
      I0 => \^rst_d1\,
      I1 => Q(0),
      I2 => \count_value_i_reg[3]\,
      I3 => wr_en,
      I4 => \count_value_i_reg[3]_1\(0),
      O => d_out_int_reg_0(0)
    );
d_out_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => Q(0),
      Q => \^rst_d1\,
      R => '0'
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => rst,
      I1 => \^rst_d1\,
      I2 => Q(0),
      O => clr_full
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity xpm_fifo_reg_bit_10 is
  port (
    rst_d1 : out STD_LOGIC;
    clr_full : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    d_out_int_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    \count_value_i_reg[3]\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[3]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of xpm_fifo_reg_bit_10 : entity is "xpm_fifo_reg_bit";
end xpm_fifo_reg_bit_10;

architecture STRUCTURE of xpm_fifo_reg_bit_10 is
  signal \^rst_d1\ : STD_LOGIC;
begin
  rst_d1 <= \^rst_d1\;
\count_value_i[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0100"
    )
        port map (
      I0 => \^rst_d1\,
      I1 => Q(0),
      I2 => \count_value_i_reg[3]\,
      I3 => wr_en,
      I4 => \count_value_i_reg[3]_0\(0),
      O => S(0)
    );
\count_value_i[3]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0100"
    )
        port map (
      I0 => \^rst_d1\,
      I1 => Q(0),
      I2 => \count_value_i_reg[3]\,
      I3 => wr_en,
      I4 => \count_value_i_reg[3]_1\(0),
      O => d_out_int_reg_0(0)
    );
d_out_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => Q(0),
      Q => \^rst_d1\,
      R => '0'
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => rst,
      I1 => \^rst_d1\,
      I2 => Q(0),
      O => clr_full
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity xpm_fifo_reg_bit_16 is
  port (
    rst_d1 : out STD_LOGIC;
    clr_full : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    d_out_int_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    \count_value_i_reg[3]\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[3]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of xpm_fifo_reg_bit_16 : entity is "xpm_fifo_reg_bit";
end xpm_fifo_reg_bit_16;

architecture STRUCTURE of xpm_fifo_reg_bit_16 is
  signal \^rst_d1\ : STD_LOGIC;
begin
  rst_d1 <= \^rst_d1\;
\count_value_i[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0100"
    )
        port map (
      I0 => \^rst_d1\,
      I1 => Q(0),
      I2 => \count_value_i_reg[3]\,
      I3 => wr_en,
      I4 => \count_value_i_reg[3]_0\(0),
      O => S(0)
    );
\count_value_i[3]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0100"
    )
        port map (
      I0 => \^rst_d1\,
      I1 => Q(0),
      I2 => \count_value_i_reg[3]\,
      I3 => wr_en,
      I4 => \count_value_i_reg[3]_1\(0),
      O => d_out_int_reg_0(0)
    );
d_out_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => Q(0),
      Q => \^rst_d1\,
      R => '0'
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => rst,
      I1 => \^rst_d1\,
      I2 => Q(0),
      O => clr_full
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity xpm_fifo_reg_bit_22 is
  port (
    rst_d1 : out STD_LOGIC;
    clr_full : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    d_out_int_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    \count_value_i_reg[3]\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[3]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of xpm_fifo_reg_bit_22 : entity is "xpm_fifo_reg_bit";
end xpm_fifo_reg_bit_22;

architecture STRUCTURE of xpm_fifo_reg_bit_22 is
  signal \^rst_d1\ : STD_LOGIC;
begin
  rst_d1 <= \^rst_d1\;
\count_value_i[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0100"
    )
        port map (
      I0 => \^rst_d1\,
      I1 => Q(0),
      I2 => \count_value_i_reg[3]\,
      I3 => wr_en,
      I4 => \count_value_i_reg[3]_0\(0),
      O => S(0)
    );
\count_value_i[3]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0100"
    )
        port map (
      I0 => \^rst_d1\,
      I1 => Q(0),
      I2 => \count_value_i_reg[3]\,
      I3 => wr_en,
      I4 => \count_value_i_reg[3]_1\(0),
      O => d_out_int_reg_0(0)
    );
d_out_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => Q(0),
      Q => \^rst_d1\,
      R => '0'
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => rst,
      I1 => \^rst_d1\,
      I2 => Q(0),
      O => clr_full
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity xpm_fifo_reg_bit_4 is
  port (
    rst_d1 : out STD_LOGIC;
    clr_full : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    d_out_int_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    \count_value_i_reg[3]\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[3]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of xpm_fifo_reg_bit_4 : entity is "xpm_fifo_reg_bit";
end xpm_fifo_reg_bit_4;

architecture STRUCTURE of xpm_fifo_reg_bit_4 is
  signal \^rst_d1\ : STD_LOGIC;
begin
  rst_d1 <= \^rst_d1\;
\count_value_i[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0100"
    )
        port map (
      I0 => \^rst_d1\,
      I1 => Q(0),
      I2 => \count_value_i_reg[3]\,
      I3 => wr_en,
      I4 => \count_value_i_reg[3]_0\(0),
      O => S(0)
    );
\count_value_i[3]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0100"
    )
        port map (
      I0 => \^rst_d1\,
      I1 => Q(0),
      I2 => \count_value_i_reg[3]\,
      I3 => wr_en,
      I4 => \count_value_i_reg[3]_1\(0),
      O => d_out_int_reg_0(0)
    );
d_out_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => Q(0),
      Q => \^rst_d1\,
      R => '0'
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => rst,
      I1 => \^rst_d1\,
      I2 => Q(0),
      O => clr_full
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity xpm_fifo_rst is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    rst : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[10]\ : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
end xpm_fifo_rst;

architecture STRUCTURE of xpm_fifo_rst is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_rst_cc.fifo_wr_rst_cc\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal rst_i : STD_LOGIC;
begin
  Q(0) <= \^q\(0);
\gen_rst_cc.fifo_wr_rst_cc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \gen_rst_cc.fifo_wr_rst_cc\(0),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(0),
      Q => \gen_rst_cc.fifo_wr_rst_cc\(1),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(1),
      Q => \^q\(0),
      S => rst_i
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => \count_value_i_reg[10]\,
      I2 => \^q\(0),
      I3 => rst_d1,
      O => E(0)
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity xpm_fifo_rst_13 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    rst : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[10]\ : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of xpm_fifo_rst_13 : entity is "xpm_fifo_rst";
end xpm_fifo_rst_13;

architecture STRUCTURE of xpm_fifo_rst_13 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_rst_cc.fifo_wr_rst_cc\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal rst_i : STD_LOGIC;
begin
  Q(0) <= \^q\(0);
\gen_rst_cc.fifo_wr_rst_cc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \gen_rst_cc.fifo_wr_rst_cc\(0),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(0),
      Q => \gen_rst_cc.fifo_wr_rst_cc\(1),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(1),
      Q => \^q\(0),
      S => rst_i
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => \count_value_i_reg[10]\,
      I2 => \^q\(0),
      I3 => rst_d1,
      O => E(0)
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity xpm_fifo_rst_19 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    rst : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[10]\ : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of xpm_fifo_rst_19 : entity is "xpm_fifo_rst";
end xpm_fifo_rst_19;

architecture STRUCTURE of xpm_fifo_rst_19 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_rst_cc.fifo_wr_rst_cc\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal rst_i : STD_LOGIC;
begin
  Q(0) <= \^q\(0);
\gen_rst_cc.fifo_wr_rst_cc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \gen_rst_cc.fifo_wr_rst_cc\(0),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(0),
      Q => \gen_rst_cc.fifo_wr_rst_cc\(1),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(1),
      Q => \^q\(0),
      S => rst_i
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => \count_value_i_reg[10]\,
      I2 => \^q\(0),
      I3 => rst_d1,
      O => E(0)
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity xpm_fifo_rst_25 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    rst : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[10]\ : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of xpm_fifo_rst_25 : entity is "xpm_fifo_rst";
end xpm_fifo_rst_25;

architecture STRUCTURE of xpm_fifo_rst_25 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_rst_cc.fifo_wr_rst_cc\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal rst_i : STD_LOGIC;
begin
  Q(0) <= \^q\(0);
\gen_rst_cc.fifo_wr_rst_cc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \gen_rst_cc.fifo_wr_rst_cc\(0),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(0),
      Q => \gen_rst_cc.fifo_wr_rst_cc\(1),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(1),
      Q => \^q\(0),
      S => rst_i
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => \count_value_i_reg[10]\,
      I2 => \^q\(0),
      I3 => rst_d1,
      O => E(0)
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity xpm_fifo_rst_7 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    rst : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[10]\ : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of xpm_fifo_rst_7 : entity is "xpm_fifo_rst";
end xpm_fifo_rst_7;

architecture STRUCTURE of xpm_fifo_rst_7 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_rst_cc.fifo_wr_rst_cc\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal rst_i : STD_LOGIC;
begin
  Q(0) <= \^q\(0);
\gen_rst_cc.fifo_wr_rst_cc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \gen_rst_cc.fifo_wr_rst_cc\(0),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(0),
      Q => \gen_rst_cc.fifo_wr_rst_cc\(1),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(1),
      Q => \^q\(0),
      S => rst_i
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => \count_value_i_reg[10]\,
      I2 => \^q\(0),
      I3 => rst_d1,
      O => E(0)
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity xpm_memory_base is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 13 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 13 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 13 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of xpm_memory_base : entity is 11;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of xpm_memory_base : entity is 11;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of xpm_memory_base : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of xpm_memory_base : entity is 14;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of xpm_memory_base : entity is 14;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of xpm_memory_base : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of xpm_memory_base : entity is 0;
  attribute ECC_BIT_RANGE : string;
  attribute ECC_BIT_RANGE of xpm_memory_base : entity is "[7:0]";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of xpm_memory_base : entity is 0;
  attribute ECC_TYPE : string;
  attribute ECC_TYPE of xpm_memory_base : entity is "NONE";
  attribute IGNORE_INIT_SYNTH : integer;
  attribute IGNORE_INIT_SYNTH of xpm_memory_base : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of xpm_memory_base : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of xpm_memory_base : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of xpm_memory_base : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of xpm_memory_base : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of xpm_memory_base : entity is 2;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of xpm_memory_base : entity is 28672;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of xpm_memory_base : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of xpm_memory_base : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of xpm_memory_base : entity is 0;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of xpm_memory_base : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of xpm_memory_base : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of xpm_memory_base : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of xpm_memory_base : entity is 2048;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of xpm_memory_base : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of xpm_memory_base : entity is "block";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of xpm_memory_base : entity is 14;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of xpm_memory_base : entity is 14;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of xpm_memory_base : entity is 14;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of xpm_memory_base : entity is 14;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of xpm_memory_base : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of xpm_memory_base : entity is 14;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of xpm_memory_base : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of xpm_memory_base : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of xpm_memory_base : entity is "no";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of xpm_memory_base : entity is 11;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of xpm_memory_base : entity is 11;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of xpm_memory_base : entity is 11;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of xpm_memory_base : entity is 11;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of xpm_memory_base : entity is 14;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of xpm_memory_base : entity is 14;
  attribute RAM_DECOMP : string;
  attribute RAM_DECOMP of xpm_memory_base : entity is "auto";
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of xpm_memory_base : entity is 14;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of xpm_memory_base : entity is 14;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of xpm_memory_base : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of xpm_memory_base : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of xpm_memory_base : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of xpm_memory_base : entity is "";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of xpm_memory_base : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of xpm_memory_base : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of xpm_memory_base : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of xpm_memory_base : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of xpm_memory_base : entity is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of xpm_memory_base : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of xpm_memory_base : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of xpm_memory_base : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of xpm_memory_base : entity is 14;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of xpm_memory_base : entity is 14;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of xpm_memory_base : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of xpm_memory_base : entity is 2;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of xpm_memory_base : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of xpm_memory_base : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of xpm_memory_base : entity is "soft";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of xpm_memory_base : entity is 16;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of xpm_memory_base : entity is 16;
end xpm_memory_base;

architecture STRUCTURE of xpm_memory_base is
  signal \<const0>\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_n_54\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_n_55\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_n_56\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_n_57\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_n_58\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_n_59\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_n_60\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_n_61\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_n_62\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_n_63\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_n_64\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_n_65\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_n_66\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_n_67\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 14 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ : integer;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 2047;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "p0_d14";
  attribute \MEM.PORTA.DATA_LSB\ : integer;
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTA.DATA_MSB\ : integer;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 13;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ : integer;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 2047;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "p0_d14";
  attribute \MEM.PORTB.DATA_LSB\ : integer;
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTB.DATA_MSB\ : integer;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 13;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 28672;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "extdatahandler/loop_back_buffer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 13;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_n_67\,
      Q => doutb(0),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_n_57\,
      Q => doutb(10),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_n_56\,
      Q => doutb(11),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_n_55\,
      Q => doutb(12),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_n_54\,
      Q => doutb(13),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_n_66\,
      Q => doutb(1),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_n_65\,
      Q => doutb(2),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_n_64\,
      Q => doutb(3),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_n_63\,
      Q => doutb(4),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_n_62\,
      Q => doutb(5),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_n_61\,
      Q => doutb(6),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_n_60\,
      Q => doutb(7),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_n_59\,
      Q => doutb(8),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_n_58\,
      Q => doutb(9),
      R => rstb
    );
\gen_wr_a.gen_word_narrow.mem_reg\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 4) => addra(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 4) => addrb(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_DBITERR_UNCONNECTED\,
      DIADI(31 downto 14) => B"000000000000000000",
      DIADI(13 downto 0) => dina(13 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000011111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 14) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOBDO_UNCONNECTED\(31 downto 14),
      DOBDO(13) => \gen_wr_a.gen_word_narrow.mem_reg_n_54\,
      DOBDO(12) => \gen_wr_a.gen_word_narrow.mem_reg_n_55\,
      DOBDO(11) => \gen_wr_a.gen_word_narrow.mem_reg_n_56\,
      DOBDO(10) => \gen_wr_a.gen_word_narrow.mem_reg_n_57\,
      DOBDO(9) => \gen_wr_a.gen_word_narrow.mem_reg_n_58\,
      DOBDO(8) => \gen_wr_a.gen_word_narrow.mem_reg_n_59\,
      DOBDO(7) => \gen_wr_a.gen_word_narrow.mem_reg_n_60\,
      DOBDO(6) => \gen_wr_a.gen_word_narrow.mem_reg_n_61\,
      DOBDO(5) => \gen_wr_a.gen_word_narrow.mem_reg_n_62\,
      DOBDO(4) => \gen_wr_a.gen_word_narrow.mem_reg_n_63\,
      DOBDO(3) => \gen_wr_a.gen_word_narrow.mem_reg_n_64\,
      DOBDO(2) => \gen_wr_a.gen_word_narrow.mem_reg_n_65\,
      DOBDO(1) => \gen_wr_a.gen_word_narrow.mem_reg_n_66\,
      DOBDO(0) => \gen_wr_a.gen_word_narrow.mem_reg_n_67\,
      DOPADOP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => wea(0),
      ENBWREN => enb,
      INJECTDBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1 downto 0) => B"11",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \xpm_memory_base__5\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 13 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 13 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 13 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \xpm_memory_base__5\ : entity is 11;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \xpm_memory_base__5\ : entity is 11;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \xpm_memory_base__5\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \xpm_memory_base__5\ : entity is 14;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \xpm_memory_base__5\ : entity is 14;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \xpm_memory_base__5\ : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \xpm_memory_base__5\ : entity is 0;
  attribute ECC_BIT_RANGE : string;
  attribute ECC_BIT_RANGE of \xpm_memory_base__5\ : entity is "[7:0]";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \xpm_memory_base__5\ : entity is 0;
  attribute ECC_TYPE : string;
  attribute ECC_TYPE of \xpm_memory_base__5\ : entity is "NONE";
  attribute IGNORE_INIT_SYNTH : integer;
  attribute IGNORE_INIT_SYNTH of \xpm_memory_base__5\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \xpm_memory_base__5\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \xpm_memory_base__5\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \xpm_memory_base__5\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \xpm_memory_base__5\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \xpm_memory_base__5\ : entity is 2;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \xpm_memory_base__5\ : entity is 28672;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \xpm_memory_base__5\ : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \xpm_memory_base__5\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \xpm_memory_base__5\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \xpm_memory_base__5\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \xpm_memory_base__5\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \xpm_memory_base__5\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \xpm_memory_base__5\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \xpm_memory_base__5\ : entity is 2048;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \xpm_memory_base__5\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \xpm_memory_base__5\ : entity is "block";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \xpm_memory_base__5\ : entity is 14;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \xpm_memory_base__5\ : entity is 14;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \xpm_memory_base__5\ : entity is 14;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \xpm_memory_base__5\ : entity is 14;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \xpm_memory_base__5\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \xpm_memory_base__5\ : entity is 14;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \xpm_memory_base__5\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \xpm_memory_base__5\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \xpm_memory_base__5\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \xpm_memory_base__5\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \xpm_memory_base__5\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \xpm_memory_base__5\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \xpm_memory_base__5\ : entity is "no";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \xpm_memory_base__5\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \xpm_memory_base__5\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \xpm_memory_base__5\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \xpm_memory_base__5\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \xpm_memory_base__5\ : entity is 11;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \xpm_memory_base__5\ : entity is 11;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \xpm_memory_base__5\ : entity is 11;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \xpm_memory_base__5\ : entity is 11;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \xpm_memory_base__5\ : entity is 14;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \xpm_memory_base__5\ : entity is 14;
  attribute RAM_DECOMP : string;
  attribute RAM_DECOMP of \xpm_memory_base__5\ : entity is "auto";
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \xpm_memory_base__5\ : entity is 14;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \xpm_memory_base__5\ : entity is 14;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \xpm_memory_base__5\ : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \xpm_memory_base__5\ : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \xpm_memory_base__5\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \xpm_memory_base__5\ : entity is "";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \xpm_memory_base__5\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \xpm_memory_base__5\ : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \xpm_memory_base__5\ : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \xpm_memory_base__5\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \xpm_memory_base__5\ : entity is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \xpm_memory_base__5\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \xpm_memory_base__5\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \xpm_memory_base__5\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \xpm_memory_base__5\ : entity is 14;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \xpm_memory_base__5\ : entity is 14;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \xpm_memory_base__5\ : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \xpm_memory_base__5\ : entity is 2;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \xpm_memory_base__5\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \xpm_memory_base__5\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \xpm_memory_base__5\ : entity is "soft";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \xpm_memory_base__5\ : entity is 16;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \xpm_memory_base__5\ : entity is 16;
end \xpm_memory_base__5\;

architecture STRUCTURE of \xpm_memory_base__5\ is
  signal \<const0>\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 14 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ : integer;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 2047;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "p0_d14";
  attribute \MEM.PORTA.DATA_LSB\ : integer;
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTA.DATA_MSB\ : integer;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 13;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ : integer;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 2047;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "p0_d14";
  attribute \MEM.PORTB.DATA_LSB\ : integer;
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTB.DATA_MSB\ : integer;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 13;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 28672;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 13;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_wr_a.gen_word_narrow.mem_reg\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 4) => addra(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 4) => addrb(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_DBITERR_UNCONNECTED\,
      DIADI(31 downto 14) => B"000000000000000000",
      DIADI(13 downto 0) => dina(13 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000011111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 14) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOBDO_UNCONNECTED\(31 downto 14),
      DOBDO(13 downto 0) => doutb(13 downto 0),
      DOPADOP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => wea(0),
      ENBWREN => enb,
      INJECTDBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => regceb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => rstb,
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1 downto 0) => B"11",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \xpm_memory_base__6\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 13 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 13 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 13 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \xpm_memory_base__6\ : entity is 11;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \xpm_memory_base__6\ : entity is 11;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \xpm_memory_base__6\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \xpm_memory_base__6\ : entity is 14;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \xpm_memory_base__6\ : entity is 14;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \xpm_memory_base__6\ : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \xpm_memory_base__6\ : entity is 0;
  attribute ECC_BIT_RANGE : string;
  attribute ECC_BIT_RANGE of \xpm_memory_base__6\ : entity is "[7:0]";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \xpm_memory_base__6\ : entity is 0;
  attribute ECC_TYPE : string;
  attribute ECC_TYPE of \xpm_memory_base__6\ : entity is "NONE";
  attribute IGNORE_INIT_SYNTH : integer;
  attribute IGNORE_INIT_SYNTH of \xpm_memory_base__6\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \xpm_memory_base__6\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \xpm_memory_base__6\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \xpm_memory_base__6\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \xpm_memory_base__6\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \xpm_memory_base__6\ : entity is 2;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \xpm_memory_base__6\ : entity is 28672;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \xpm_memory_base__6\ : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \xpm_memory_base__6\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \xpm_memory_base__6\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \xpm_memory_base__6\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \xpm_memory_base__6\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \xpm_memory_base__6\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \xpm_memory_base__6\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \xpm_memory_base__6\ : entity is 2048;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \xpm_memory_base__6\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \xpm_memory_base__6\ : entity is "block";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \xpm_memory_base__6\ : entity is 14;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \xpm_memory_base__6\ : entity is 14;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \xpm_memory_base__6\ : entity is 14;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \xpm_memory_base__6\ : entity is 14;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \xpm_memory_base__6\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \xpm_memory_base__6\ : entity is 14;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \xpm_memory_base__6\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \xpm_memory_base__6\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \xpm_memory_base__6\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \xpm_memory_base__6\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \xpm_memory_base__6\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \xpm_memory_base__6\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \xpm_memory_base__6\ : entity is "no";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \xpm_memory_base__6\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \xpm_memory_base__6\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \xpm_memory_base__6\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \xpm_memory_base__6\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \xpm_memory_base__6\ : entity is 11;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \xpm_memory_base__6\ : entity is 11;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \xpm_memory_base__6\ : entity is 11;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \xpm_memory_base__6\ : entity is 11;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \xpm_memory_base__6\ : entity is 14;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \xpm_memory_base__6\ : entity is 14;
  attribute RAM_DECOMP : string;
  attribute RAM_DECOMP of \xpm_memory_base__6\ : entity is "auto";
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \xpm_memory_base__6\ : entity is 14;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \xpm_memory_base__6\ : entity is 14;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \xpm_memory_base__6\ : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \xpm_memory_base__6\ : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \xpm_memory_base__6\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \xpm_memory_base__6\ : entity is "";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \xpm_memory_base__6\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \xpm_memory_base__6\ : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \xpm_memory_base__6\ : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \xpm_memory_base__6\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \xpm_memory_base__6\ : entity is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \xpm_memory_base__6\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \xpm_memory_base__6\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \xpm_memory_base__6\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \xpm_memory_base__6\ : entity is 14;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \xpm_memory_base__6\ : entity is 14;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \xpm_memory_base__6\ : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \xpm_memory_base__6\ : entity is 2;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \xpm_memory_base__6\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \xpm_memory_base__6\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \xpm_memory_base__6\ : entity is "soft";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \xpm_memory_base__6\ : entity is 16;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \xpm_memory_base__6\ : entity is 16;
end \xpm_memory_base__6\;

architecture STRUCTURE of \xpm_memory_base__6\ is
  signal \<const0>\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 14 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ : integer;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 2047;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "p0_d14";
  attribute \MEM.PORTA.DATA_LSB\ : integer;
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTA.DATA_MSB\ : integer;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 13;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ : integer;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 2047;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "p0_d14";
  attribute \MEM.PORTB.DATA_LSB\ : integer;
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTB.DATA_MSB\ : integer;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 13;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 28672;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 13;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_wr_a.gen_word_narrow.mem_reg\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 4) => addra(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 4) => addrb(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_DBITERR_UNCONNECTED\,
      DIADI(31 downto 14) => B"000000000000000000",
      DIADI(13 downto 0) => dina(13 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000011111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 14) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOBDO_UNCONNECTED\(31 downto 14),
      DOBDO(13 downto 0) => doutb(13 downto 0),
      DOPADOP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => wea(0),
      ENBWREN => enb,
      INJECTDBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => regceb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => rstb,
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1 downto 0) => B"11",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \xpm_memory_base__7\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 13 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 13 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 13 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \xpm_memory_base__7\ : entity is 11;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \xpm_memory_base__7\ : entity is 11;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \xpm_memory_base__7\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \xpm_memory_base__7\ : entity is 14;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \xpm_memory_base__7\ : entity is 14;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \xpm_memory_base__7\ : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \xpm_memory_base__7\ : entity is 0;
  attribute ECC_BIT_RANGE : string;
  attribute ECC_BIT_RANGE of \xpm_memory_base__7\ : entity is "[7:0]";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \xpm_memory_base__7\ : entity is 0;
  attribute ECC_TYPE : string;
  attribute ECC_TYPE of \xpm_memory_base__7\ : entity is "NONE";
  attribute IGNORE_INIT_SYNTH : integer;
  attribute IGNORE_INIT_SYNTH of \xpm_memory_base__7\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \xpm_memory_base__7\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \xpm_memory_base__7\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \xpm_memory_base__7\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \xpm_memory_base__7\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \xpm_memory_base__7\ : entity is 2;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \xpm_memory_base__7\ : entity is 28672;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \xpm_memory_base__7\ : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \xpm_memory_base__7\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \xpm_memory_base__7\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \xpm_memory_base__7\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \xpm_memory_base__7\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \xpm_memory_base__7\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \xpm_memory_base__7\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \xpm_memory_base__7\ : entity is 2048;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \xpm_memory_base__7\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \xpm_memory_base__7\ : entity is "block";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \xpm_memory_base__7\ : entity is 14;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \xpm_memory_base__7\ : entity is 14;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \xpm_memory_base__7\ : entity is 14;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \xpm_memory_base__7\ : entity is 14;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \xpm_memory_base__7\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \xpm_memory_base__7\ : entity is 14;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \xpm_memory_base__7\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \xpm_memory_base__7\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \xpm_memory_base__7\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \xpm_memory_base__7\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \xpm_memory_base__7\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \xpm_memory_base__7\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \xpm_memory_base__7\ : entity is "no";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \xpm_memory_base__7\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \xpm_memory_base__7\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \xpm_memory_base__7\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \xpm_memory_base__7\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \xpm_memory_base__7\ : entity is 11;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \xpm_memory_base__7\ : entity is 11;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \xpm_memory_base__7\ : entity is 11;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \xpm_memory_base__7\ : entity is 11;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \xpm_memory_base__7\ : entity is 14;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \xpm_memory_base__7\ : entity is 14;
  attribute RAM_DECOMP : string;
  attribute RAM_DECOMP of \xpm_memory_base__7\ : entity is "auto";
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \xpm_memory_base__7\ : entity is 14;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \xpm_memory_base__7\ : entity is 14;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \xpm_memory_base__7\ : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \xpm_memory_base__7\ : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \xpm_memory_base__7\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \xpm_memory_base__7\ : entity is "";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \xpm_memory_base__7\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \xpm_memory_base__7\ : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \xpm_memory_base__7\ : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \xpm_memory_base__7\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \xpm_memory_base__7\ : entity is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \xpm_memory_base__7\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \xpm_memory_base__7\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \xpm_memory_base__7\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \xpm_memory_base__7\ : entity is 14;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \xpm_memory_base__7\ : entity is 14;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \xpm_memory_base__7\ : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \xpm_memory_base__7\ : entity is 2;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \xpm_memory_base__7\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \xpm_memory_base__7\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \xpm_memory_base__7\ : entity is "soft";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \xpm_memory_base__7\ : entity is 16;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \xpm_memory_base__7\ : entity is 16;
end \xpm_memory_base__7\;

architecture STRUCTURE of \xpm_memory_base__7\ is
  signal \<const0>\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 14 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ : integer;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 2047;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "p0_d14";
  attribute \MEM.PORTA.DATA_LSB\ : integer;
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTA.DATA_MSB\ : integer;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 13;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ : integer;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 2047;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "p0_d14";
  attribute \MEM.PORTB.DATA_LSB\ : integer;
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTB.DATA_MSB\ : integer;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 13;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 28672;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 13;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_wr_a.gen_word_narrow.mem_reg\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 4) => addra(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 4) => addrb(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_DBITERR_UNCONNECTED\,
      DIADI(31 downto 14) => B"000000000000000000",
      DIADI(13 downto 0) => dina(13 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000011111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 14) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOBDO_UNCONNECTED\(31 downto 14),
      DOBDO(13 downto 0) => doutb(13 downto 0),
      DOPADOP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => wea(0),
      ENBWREN => enb,
      INJECTDBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => regceb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => rstb,
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1 downto 0) => B"11",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \xpm_memory_base__8\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 13 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 13 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 13 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \xpm_memory_base__8\ : entity is 11;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \xpm_memory_base__8\ : entity is 11;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \xpm_memory_base__8\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \xpm_memory_base__8\ : entity is 14;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \xpm_memory_base__8\ : entity is 14;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \xpm_memory_base__8\ : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \xpm_memory_base__8\ : entity is 0;
  attribute ECC_BIT_RANGE : string;
  attribute ECC_BIT_RANGE of \xpm_memory_base__8\ : entity is "[7:0]";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \xpm_memory_base__8\ : entity is 0;
  attribute ECC_TYPE : string;
  attribute ECC_TYPE of \xpm_memory_base__8\ : entity is "NONE";
  attribute IGNORE_INIT_SYNTH : integer;
  attribute IGNORE_INIT_SYNTH of \xpm_memory_base__8\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \xpm_memory_base__8\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \xpm_memory_base__8\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \xpm_memory_base__8\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \xpm_memory_base__8\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \xpm_memory_base__8\ : entity is 2;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \xpm_memory_base__8\ : entity is 28672;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \xpm_memory_base__8\ : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \xpm_memory_base__8\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \xpm_memory_base__8\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \xpm_memory_base__8\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \xpm_memory_base__8\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \xpm_memory_base__8\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \xpm_memory_base__8\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \xpm_memory_base__8\ : entity is 2048;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \xpm_memory_base__8\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \xpm_memory_base__8\ : entity is "block";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \xpm_memory_base__8\ : entity is 14;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \xpm_memory_base__8\ : entity is 14;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \xpm_memory_base__8\ : entity is 14;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \xpm_memory_base__8\ : entity is 14;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \xpm_memory_base__8\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \xpm_memory_base__8\ : entity is 14;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \xpm_memory_base__8\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \xpm_memory_base__8\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \xpm_memory_base__8\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \xpm_memory_base__8\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \xpm_memory_base__8\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \xpm_memory_base__8\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \xpm_memory_base__8\ : entity is "no";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \xpm_memory_base__8\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \xpm_memory_base__8\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \xpm_memory_base__8\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \xpm_memory_base__8\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \xpm_memory_base__8\ : entity is 11;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \xpm_memory_base__8\ : entity is 11;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \xpm_memory_base__8\ : entity is 11;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \xpm_memory_base__8\ : entity is 11;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \xpm_memory_base__8\ : entity is 14;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \xpm_memory_base__8\ : entity is 14;
  attribute RAM_DECOMP : string;
  attribute RAM_DECOMP of \xpm_memory_base__8\ : entity is "auto";
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \xpm_memory_base__8\ : entity is 14;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \xpm_memory_base__8\ : entity is 14;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \xpm_memory_base__8\ : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \xpm_memory_base__8\ : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \xpm_memory_base__8\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \xpm_memory_base__8\ : entity is "";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \xpm_memory_base__8\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \xpm_memory_base__8\ : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \xpm_memory_base__8\ : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \xpm_memory_base__8\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \xpm_memory_base__8\ : entity is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \xpm_memory_base__8\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \xpm_memory_base__8\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \xpm_memory_base__8\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \xpm_memory_base__8\ : entity is 14;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \xpm_memory_base__8\ : entity is 14;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \xpm_memory_base__8\ : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \xpm_memory_base__8\ : entity is 2;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \xpm_memory_base__8\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \xpm_memory_base__8\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \xpm_memory_base__8\ : entity is "soft";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \xpm_memory_base__8\ : entity is 16;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \xpm_memory_base__8\ : entity is 16;
end \xpm_memory_base__8\;

architecture STRUCTURE of \xpm_memory_base__8\ is
  signal \<const0>\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 14 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ : integer;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 2047;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "p0_d14";
  attribute \MEM.PORTA.DATA_LSB\ : integer;
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTA.DATA_MSB\ : integer;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 13;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ : integer;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 2047;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "p0_d14";
  attribute \MEM.PORTB.DATA_LSB\ : integer;
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTB.DATA_MSB\ : integer;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 13;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 28672;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 13;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_wr_a.gen_word_narrow.mem_reg\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 4) => addra(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 4) => addrb(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_DBITERR_UNCONNECTED\,
      DIADI(31 downto 14) => B"000000000000000000",
      DIADI(13 downto 0) => dina(13 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000011111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 14) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOBDO_UNCONNECTED\(31 downto 14),
      DOBDO(13 downto 0) => doutb(13 downto 0),
      DOPADOP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => wea(0),
      ENBWREN => enb,
      INJECTDBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => regceb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => rstb,
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1 downto 0) => B"11",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity clk_wiz_0 is
  port (
    clk_out1 : out STD_LOGIC;
    reset : in STD_LOGIC;
    clk_in1 : in STD_LOGIC
  );
end clk_wiz_0;

architecture STRUCTURE of clk_wiz_0 is
begin
inst: entity work.clk_wiz_0_clk_wiz
     port map (
      clk_in1 => clk_in1,
      clk_out1 => clk_out1,
      reset => reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity xpm_fifo_base is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 13 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 11 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 13 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 11 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of xpm_fifo_base : entity is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of xpm_fifo_base : entity is 3;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of xpm_fifo_base : entity is 1;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of xpm_fifo_base : entity is "";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of xpm_fifo_base : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of xpm_fifo_base : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of xpm_fifo_base : entity is "16'b0001000000000000";
  attribute EN_AE : string;
  attribute EN_AE of xpm_fifo_base : entity is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of xpm_fifo_base : entity is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of xpm_fifo_base : entity is "1'b1";
  attribute EN_OF : string;
  attribute EN_OF of xpm_fifo_base : entity is "1'b0";
  attribute EN_PE : string;
  attribute EN_PE of xpm_fifo_base : entity is "1'b0";
  attribute EN_PF : string;
  attribute EN_PF of xpm_fifo_base : entity is "1'b0";
  attribute EN_RDC : string;
  attribute EN_RDC of xpm_fifo_base : entity is "1'b0";
  attribute EN_UF : string;
  attribute EN_UF of xpm_fifo_base : entity is "1'b0";
  attribute EN_WACK : string;
  attribute EN_WACK of xpm_fifo_base : entity is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of xpm_fifo_base : entity is "1'b0";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of xpm_fifo_base : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of xpm_fifo_base : entity is 2;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of xpm_fifo_base : entity is 2;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of xpm_fifo_base : entity is 2048;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of xpm_fifo_base : entity is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of xpm_fifo_base : entity is 28672;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_base : entity is 2048;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of xpm_fifo_base : entity is 1;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of xpm_fifo_base : entity is "1'b1";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of xpm_fifo_base : entity is 3;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of xpm_fifo_base : entity is 2043;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of xpm_fifo_base : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of xpm_fifo_base : entity is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of xpm_fifo_base : entity is 2043;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of xpm_fifo_base : entity is 5;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of xpm_fifo_base : entity is 5;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of xpm_fifo_base : entity is 11;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_base : entity is 12;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of xpm_fifo_base : entity is 12;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of xpm_fifo_base : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of xpm_fifo_base : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of xpm_fifo_base : entity is 11;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of xpm_fifo_base : entity is 14;
  attribute READ_MODE : integer;
  attribute READ_MODE of xpm_fifo_base : entity is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of xpm_fifo_base : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of xpm_fifo_base : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of xpm_fifo_base : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of xpm_fifo_base : entity is 0;
  attribute USE_ADV_FEATURES : integer;
  attribute USE_ADV_FEATURES of xpm_fifo_base : entity is 825241648;
  attribute VERSION : integer;
  attribute VERSION of xpm_fifo_base : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of xpm_fifo_base : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of xpm_fifo_base : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of xpm_fifo_base : entity is 14;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_base : entity is 12;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of xpm_fifo_base : entity is 12;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of xpm_fifo_base : entity is 11;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of xpm_fifo_base : entity is 11;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of xpm_fifo_base : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of xpm_fifo_base : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of xpm_fifo_base : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of xpm_fifo_base : entity is 3;
  attribute invalid : integer;
  attribute invalid of xpm_fifo_base : entity is 0;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of xpm_fifo_base : entity is "soft";
  attribute stage1_valid : integer;
  attribute stage1_valid of xpm_fifo_base : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of xpm_fifo_base : entity is 1;
end xpm_fifo_base;

architecture STRUCTURE of xpm_fifo_base is
  signal \<const0>\ : STD_LOGIC;
  signal clr_full : STD_LOGIC;
  signal \count_value_i__0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal data_valid_fwft1 : STD_LOGIC;
  signal \gen_fwft.empty_fwft_i_reg_n_0\ : STD_LOGIC;
  signal \gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0\ : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_n_0\ : STD_LOGIC;
  signal leaving_empty0 : STD_LOGIC;
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal ram_wr_en_i : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal rdp_inst_n_12 : STD_LOGIC;
  signal rdp_inst_n_13 : STD_LOGIC;
  signal rdp_inst_n_14 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal rst_d1_inst_n_2 : STD_LOGIC;
  signal rst_d1_inst_n_3 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal wrpp1_inst_n_0 : STD_LOGIC;
  signal wrpp1_inst_n_1 : STD_LOGIC;
  signal wrpp1_inst_n_10 : STD_LOGIC;
  signal wrpp1_inst_n_2 : STD_LOGIC;
  signal wrpp1_inst_n_3 : STD_LOGIC;
  signal wrpp1_inst_n_4 : STD_LOGIC;
  signal wrpp1_inst_n_5 : STD_LOGIC;
  signal wrpp1_inst_n_6 : STD_LOGIC;
  signal wrpp1_inst_n_7 : STD_LOGIC;
  signal wrpp1_inst_n_8 : STD_LOGIC;
  signal wrpp1_inst_n_9 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_1 : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\ : label is "soft_lutpair0";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute SOFT_HLUTNM of \gen_fwft.gdvld_fwft.data_valid_fwft_i_1\ : label is "soft_lutpair1";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 11;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 11;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 14;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 14;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_BIT_RANGE : string;
  attribute ECC_BIT_RANGE of \gen_sdpram.xpm_memory_base_inst\ : label is "[7:0]";
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_TYPE : string;
  attribute ECC_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is "NONE";
  attribute IGNORE_INIT_SYNTH : integer;
  attribute IGNORE_INIT_SYNTH of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute KEEP_HIERARCHY of \gen_sdpram.xpm_memory_base_inst\ : label is "soft";
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE\ : boolean;
  attribute \MEM.ADDRESS_SPACE\ of \gen_sdpram.xpm_memory_base_inst\ : label is std.standard.true;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ : integer;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ of \gen_sdpram.xpm_memory_base_inst\ : label is 13;
  attribute \MEM.ADDRESS_SPACE_END\ : integer;
  attribute \MEM.ADDRESS_SPACE_END\ of \gen_sdpram.xpm_memory_base_inst\ : label is 2047;
  attribute \MEM.CORE_MEMORY_WIDTH\ : integer;
  attribute \MEM.CORE_MEMORY_WIDTH\ of \gen_sdpram.xpm_memory_base_inst\ : label is 14;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 28672;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 2048;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "block";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 14;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 14;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 14;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 14;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 14;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 11;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 11;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 11;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 11;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 14;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 14;
  attribute RAM_DECOMP : string;
  attribute RAM_DECOMP of \gen_sdpram.xpm_memory_base_inst\ : label is "auto";
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 14;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 14;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 14;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 14;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 16;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 16;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_3\ : label is "soft_lutpair1";
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  dbiterr <= \<const0>\;
  empty <= \<const0>\;
  full <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(11) <= \<const0>\;
  rd_data_count(10) <= \<const0>\;
  rd_data_count(9) <= \<const0>\;
  rd_data_count(8) <= \<const0>\;
  rd_data_count(7) <= \<const0>\;
  rd_data_count(6) <= \<const0>\;
  rd_data_count(5) <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(11) <= \<const0>\;
  wr_data_count(10) <= \<const0>\;
  wr_data_count(9) <= \<const0>\;
  wr_data_count(8) <= \<const0>\;
  wr_data_count(7) <= \<const0>\;
  wr_data_count(6) <= \<const0>\;
  wr_data_count(5) <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A85"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => ram_empty_i,
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3FF0"
    )
        port map (
      I0 => ram_empty_i,
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => xpm_fifo_rst_inst_n_1
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => xpm_fifo_rst_inst_n_1
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F380"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \gen_fwft.empty_fwft_i_reg_n_0\,
      O => data_valid_fwft1
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => data_valid_fwft1,
      Q => \gen_fwft.empty_fwft_i_reg_n_0\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_fwft.gdvld_fwft.data_valid_fwft_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3575"
    )
        port map (
      I0 => \gen_fwft.empty_fwft_i_reg_n_0\,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => rd_en,
      O => \gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0\
    );
\gen_fwft.gdvld_fwft.data_valid_fwft_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0\,
      Q => data_valid,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rdp_inst_n_14,
      Q => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_n_0\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rdp_inst_n_12,
      Q => full_n,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.xpm_memory_base
     port map (
      addra(10 downto 0) => wr_pntr_ext(10 downto 0),
      addrb(10 downto 0) => rd_pntr_ext(10 downto 0),
      clka => wr_clk,
      clkb => '0',
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(13 downto 0) => din(13 downto 0),
      dinb(13 downto 0) => B"00000000000000",
      douta(13 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(13 downto 0),
      doutb(13 downto 0) => dout(13 downto 0),
      ena => '0',
      enb => rdp_inst_n_13,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => xpm_fifo_rst_inst_n_1,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => ram_wr_en_i,
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"62"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      O => \gen_fwft.ram_regout_en\
    );
rdp_inst: entity work.\xpm_counter_updn__parameterized0_20\
     port map (
      CO(0) => leaving_empty0,
      \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ => rdp_inst_n_13,
      Q(10 downto 0) => rd_pntr_ext(10 downto 0),
      clr_full => clr_full,
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[0]_1\(0) => xpm_fifo_rst_inst_n_1,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ => rdp_inst_n_12,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\ => rdp_inst_n_14,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg\ => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_n_0\,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_0\(10) => wrpp1_inst_n_0,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_0\(9) => wrpp1_inst_n_1,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_0\(8) => wrpp1_inst_n_2,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_0\(7) => wrpp1_inst_n_3,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_0\(6) => wrpp1_inst_n_4,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_0\(5) => wrpp1_inst_n_5,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_0\(4) => wrpp1_inst_n_6,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_0\(3) => wrpp1_inst_n_7,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_0\(2) => wrpp1_inst_n_8,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_0\(1) => wrpp1_inst_n_9,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_0\(0) => wrpp1_inst_n_10,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_0\(10 downto 0) => wr_pntr_ext(10 downto 0),
      ram_empty_i => ram_empty_i,
      ram_wr_en_i => ram_wr_en_i,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rdpp1_inst: entity work.\xpm_counter_updn__parameterized1_21\
     port map (
      E(0) => rdp_inst_n_13,
      Q(10 downto 0) => \count_value_i__0\(10 downto 0),
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      \count_value_i_reg[3]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      ram_empty_i => ram_empty_i,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rst_d1_inst: entity work.xpm_fifo_reg_bit_22
     port map (
      Q(0) => xpm_fifo_rst_inst_n_1,
      S(0) => rst_d1_inst_n_2,
      clr_full => clr_full,
      \count_value_i_reg[3]\ => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_n_0\,
      \count_value_i_reg[3]_0\(0) => wr_pntr_ext(0),
      \count_value_i_reg[3]_1\(0) => wrpp1_inst_n_10,
      d_out_int_reg_0(0) => rst_d1_inst_n_3,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
wrp_inst: entity work.\xpm_counter_updn__parameterized0_23\
     port map (
      CO(0) => leaving_empty0,
      E(0) => ram_wr_en_i,
      Q(10 downto 0) => wr_pntr_ext(10 downto 0),
      S(0) => rst_d1_inst_n_2,
      \count_value_i_reg[10]_0\(0) => xpm_fifo_rst_inst_n_1,
      \gen_pntr_flags_cc.ram_empty_i_reg\ => rdp_inst_n_13,
      \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(10 downto 0) => \count_value_i__0\(10 downto 0),
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      wr_clk => wr_clk
    );
wrpp1_inst: entity work.\xpm_counter_updn__parameterized1_24\
     port map (
      E(0) => ram_wr_en_i,
      Q(10) => wrpp1_inst_n_0,
      Q(9) => wrpp1_inst_n_1,
      Q(8) => wrpp1_inst_n_2,
      Q(7) => wrpp1_inst_n_3,
      Q(6) => wrpp1_inst_n_4,
      Q(5) => wrpp1_inst_n_5,
      Q(4) => wrpp1_inst_n_6,
      Q(3) => wrpp1_inst_n_7,
      Q(2) => wrpp1_inst_n_8,
      Q(1) => wrpp1_inst_n_9,
      Q(0) => wrpp1_inst_n_10,
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      \count_value_i_reg[3]_0\(0) => rst_d1_inst_n_3,
      wr_clk => wr_clk
    );
xpm_fifo_rst_inst: entity work.xpm_fifo_rst_25
     port map (
      E(0) => ram_wr_en_i,
      Q(0) => xpm_fifo_rst_inst_n_1,
      \count_value_i_reg[10]\ => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_n_0\,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \xpm_fifo_base__5\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 13 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 11 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 13 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 11 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \xpm_fifo_base__5\ : entity is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \xpm_fifo_base__5\ : entity is 3;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \xpm_fifo_base__5\ : entity is 1;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \xpm_fifo_base__5\ : entity is "";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \xpm_fifo_base__5\ : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \xpm_fifo_base__5\ : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \xpm_fifo_base__5\ : entity is "16'b0001000000000000";
  attribute EN_AE : string;
  attribute EN_AE of \xpm_fifo_base__5\ : entity is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of \xpm_fifo_base__5\ : entity is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \xpm_fifo_base__5\ : entity is "1'b1";
  attribute EN_OF : string;
  attribute EN_OF of \xpm_fifo_base__5\ : entity is "1'b0";
  attribute EN_PE : string;
  attribute EN_PE of \xpm_fifo_base__5\ : entity is "1'b0";
  attribute EN_PF : string;
  attribute EN_PF of \xpm_fifo_base__5\ : entity is "1'b0";
  attribute EN_RDC : string;
  attribute EN_RDC of \xpm_fifo_base__5\ : entity is "1'b0";
  attribute EN_UF : string;
  attribute EN_UF of \xpm_fifo_base__5\ : entity is "1'b0";
  attribute EN_WACK : string;
  attribute EN_WACK of \xpm_fifo_base__5\ : entity is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of \xpm_fifo_base__5\ : entity is "1'b0";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \xpm_fifo_base__5\ : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of \xpm_fifo_base__5\ : entity is 2;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \xpm_fifo_base__5\ : entity is 2;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \xpm_fifo_base__5\ : entity is 2048;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \xpm_fifo_base__5\ : entity is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \xpm_fifo_base__5\ : entity is 28672;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \xpm_fifo_base__5\ : entity is 2048;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \xpm_fifo_base__5\ : entity is 1;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \xpm_fifo_base__5\ : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \xpm_fifo_base__5\ : entity is "xpm_fifo_base";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \xpm_fifo_base__5\ : entity is 3;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \xpm_fifo_base__5\ : entity is 2043;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \xpm_fifo_base__5\ : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \xpm_fifo_base__5\ : entity is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \xpm_fifo_base__5\ : entity is 2043;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \xpm_fifo_base__5\ : entity is 5;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \xpm_fifo_base__5\ : entity is 5;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \xpm_fifo_base__5\ : entity is 11;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \xpm_fifo_base__5\ : entity is 12;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \xpm_fifo_base__5\ : entity is 12;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \xpm_fifo_base__5\ : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \xpm_fifo_base__5\ : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \xpm_fifo_base__5\ : entity is 11;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \xpm_fifo_base__5\ : entity is 14;
  attribute READ_MODE : integer;
  attribute READ_MODE of \xpm_fifo_base__5\ : entity is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of \xpm_fifo_base__5\ : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \xpm_fifo_base__5\ : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \xpm_fifo_base__5\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \xpm_fifo_base__5\ : entity is 0;
  attribute USE_ADV_FEATURES : integer;
  attribute USE_ADV_FEATURES of \xpm_fifo_base__5\ : entity is 825241648;
  attribute VERSION : integer;
  attribute VERSION of \xpm_fifo_base__5\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \xpm_fifo_base__5\ : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \xpm_fifo_base__5\ : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \xpm_fifo_base__5\ : entity is 14;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \xpm_fifo_base__5\ : entity is 12;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \xpm_fifo_base__5\ : entity is 12;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \xpm_fifo_base__5\ : entity is 11;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \xpm_fifo_base__5\ : entity is 11;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \xpm_fifo_base__5\ : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \xpm_fifo_base__5\ : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \xpm_fifo_base__5\ : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \xpm_fifo_base__5\ : entity is 3;
  attribute invalid : integer;
  attribute invalid of \xpm_fifo_base__5\ : entity is 0;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \xpm_fifo_base__5\ : entity is "soft";
  attribute stage1_valid : integer;
  attribute stage1_valid of \xpm_fifo_base__5\ : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \xpm_fifo_base__5\ : entity is 1;
end \xpm_fifo_base__5\;

architecture STRUCTURE of \xpm_fifo_base__5\ is
  signal \<const0>\ : STD_LOGIC;
  signal clr_full : STD_LOGIC;
  signal \count_value_i__0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal data_valid_fwft1 : STD_LOGIC;
  signal \gen_fwft.empty_fwft_i_reg_n_0\ : STD_LOGIC;
  signal \gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0\ : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_n_0\ : STD_LOGIC;
  signal leaving_empty0 : STD_LOGIC;
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal ram_wr_en_i : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal rdp_inst_n_12 : STD_LOGIC;
  signal rdp_inst_n_13 : STD_LOGIC;
  signal rdp_inst_n_14 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal rst_d1_inst_n_2 : STD_LOGIC;
  signal rst_d1_inst_n_3 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal wrpp1_inst_n_0 : STD_LOGIC;
  signal wrpp1_inst_n_1 : STD_LOGIC;
  signal wrpp1_inst_n_10 : STD_LOGIC;
  signal wrpp1_inst_n_2 : STD_LOGIC;
  signal wrpp1_inst_n_3 : STD_LOGIC;
  signal wrpp1_inst_n_4 : STD_LOGIC;
  signal wrpp1_inst_n_5 : STD_LOGIC;
  signal wrpp1_inst_n_6 : STD_LOGIC;
  signal wrpp1_inst_n_7 : STD_LOGIC;
  signal wrpp1_inst_n_8 : STD_LOGIC;
  signal wrpp1_inst_n_9 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_1 : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\ : label is "soft_lutpair3";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 11;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 11;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 14;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 14;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_BIT_RANGE : string;
  attribute ECC_BIT_RANGE of \gen_sdpram.xpm_memory_base_inst\ : label is "[7:0]";
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_TYPE : string;
  attribute ECC_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is "NONE";
  attribute IGNORE_INIT_SYNTH : integer;
  attribute IGNORE_INIT_SYNTH of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute KEEP_HIERARCHY of \gen_sdpram.xpm_memory_base_inst\ : label is "soft";
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE\ : boolean;
  attribute \MEM.ADDRESS_SPACE\ of \gen_sdpram.xpm_memory_base_inst\ : label is std.standard.true;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ : integer;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ of \gen_sdpram.xpm_memory_base_inst\ : label is 13;
  attribute \MEM.ADDRESS_SPACE_END\ : integer;
  attribute \MEM.ADDRESS_SPACE_END\ of \gen_sdpram.xpm_memory_base_inst\ : label is 2047;
  attribute \MEM.CORE_MEMORY_WIDTH\ : integer;
  attribute \MEM.CORE_MEMORY_WIDTH\ of \gen_sdpram.xpm_memory_base_inst\ : label is 14;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 28672;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 2048;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "block";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 14;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 14;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 14;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 14;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 14;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 11;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 11;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 11;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 11;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 14;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 14;
  attribute RAM_DECOMP : string;
  attribute RAM_DECOMP of \gen_sdpram.xpm_memory_base_inst\ : label is "auto";
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 14;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 14;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 14;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 14;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 16;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 16;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  dbiterr <= \<const0>\;
  empty <= \<const0>\;
  full <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(11) <= \<const0>\;
  rd_data_count(10) <= \<const0>\;
  rd_data_count(9) <= \<const0>\;
  rd_data_count(8) <= \<const0>\;
  rd_data_count(7) <= \<const0>\;
  rd_data_count(6) <= \<const0>\;
  rd_data_count(5) <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(11) <= \<const0>\;
  wr_data_count(10) <= \<const0>\;
  wr_data_count(9) <= \<const0>\;
  wr_data_count(8) <= \<const0>\;
  wr_data_count(7) <= \<const0>\;
  wr_data_count(6) <= \<const0>\;
  wr_data_count(5) <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A85"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => ram_empty_i,
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3FF0"
    )
        port map (
      I0 => ram_empty_i,
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => xpm_fifo_rst_inst_n_1
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => xpm_fifo_rst_inst_n_1
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F380"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \gen_fwft.empty_fwft_i_reg_n_0\,
      O => data_valid_fwft1
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => data_valid_fwft1,
      Q => \gen_fwft.empty_fwft_i_reg_n_0\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_fwft.gdvld_fwft.data_valid_fwft_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3575"
    )
        port map (
      I0 => \gen_fwft.empty_fwft_i_reg_n_0\,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => rd_en,
      O => \gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0\
    );
\gen_fwft.gdvld_fwft.data_valid_fwft_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0\,
      Q => data_valid,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rdp_inst_n_14,
      Q => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_n_0\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rdp_inst_n_12,
      Q => full_n,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.\xpm_memory_base__5\
     port map (
      addra(10 downto 0) => wr_pntr_ext(10 downto 0),
      addrb(10 downto 0) => rd_pntr_ext(10 downto 0),
      clka => wr_clk,
      clkb => '0',
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(13 downto 0) => din(13 downto 0),
      dinb(13 downto 0) => B"00000000000000",
      douta(13 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(13 downto 0),
      doutb(13 downto 0) => dout(13 downto 0),
      ena => '0',
      enb => rdp_inst_n_13,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => xpm_fifo_rst_inst_n_1,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => ram_wr_en_i,
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"62"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      O => \gen_fwft.ram_regout_en\
    );
rdp_inst: entity work.\xpm_counter_updn__parameterized0_14\
     port map (
      CO(0) => leaving_empty0,
      \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ => rdp_inst_n_13,
      Q(10 downto 0) => rd_pntr_ext(10 downto 0),
      clr_full => clr_full,
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[0]_1\(0) => xpm_fifo_rst_inst_n_1,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ => rdp_inst_n_12,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\ => rdp_inst_n_14,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg\ => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_n_0\,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_0\(10) => wrpp1_inst_n_0,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_0\(9) => wrpp1_inst_n_1,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_0\(8) => wrpp1_inst_n_2,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_0\(7) => wrpp1_inst_n_3,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_0\(6) => wrpp1_inst_n_4,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_0\(5) => wrpp1_inst_n_5,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_0\(4) => wrpp1_inst_n_6,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_0\(3) => wrpp1_inst_n_7,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_0\(2) => wrpp1_inst_n_8,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_0\(1) => wrpp1_inst_n_9,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_0\(0) => wrpp1_inst_n_10,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_0\(10 downto 0) => wr_pntr_ext(10 downto 0),
      ram_empty_i => ram_empty_i,
      ram_wr_en_i => ram_wr_en_i,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rdpp1_inst: entity work.\xpm_counter_updn__parameterized1_15\
     port map (
      E(0) => rdp_inst_n_13,
      Q(10 downto 0) => \count_value_i__0\(10 downto 0),
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      \count_value_i_reg[3]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      ram_empty_i => ram_empty_i,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rst_d1_inst: entity work.xpm_fifo_reg_bit_16
     port map (
      Q(0) => xpm_fifo_rst_inst_n_1,
      S(0) => rst_d1_inst_n_2,
      clr_full => clr_full,
      \count_value_i_reg[3]\ => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_n_0\,
      \count_value_i_reg[3]_0\(0) => wr_pntr_ext(0),
      \count_value_i_reg[3]_1\(0) => wrpp1_inst_n_10,
      d_out_int_reg_0(0) => rst_d1_inst_n_3,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
wrp_inst: entity work.\xpm_counter_updn__parameterized0_17\
     port map (
      CO(0) => leaving_empty0,
      E(0) => ram_wr_en_i,
      Q(10 downto 0) => wr_pntr_ext(10 downto 0),
      S(0) => rst_d1_inst_n_2,
      \count_value_i_reg[10]_0\(0) => xpm_fifo_rst_inst_n_1,
      \gen_pntr_flags_cc.ram_empty_i_reg\ => rdp_inst_n_13,
      \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(10 downto 0) => \count_value_i__0\(10 downto 0),
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      wr_clk => wr_clk
    );
wrpp1_inst: entity work.\xpm_counter_updn__parameterized1_18\
     port map (
      E(0) => ram_wr_en_i,
      Q(10) => wrpp1_inst_n_0,
      Q(9) => wrpp1_inst_n_1,
      Q(8) => wrpp1_inst_n_2,
      Q(7) => wrpp1_inst_n_3,
      Q(6) => wrpp1_inst_n_4,
      Q(5) => wrpp1_inst_n_5,
      Q(4) => wrpp1_inst_n_6,
      Q(3) => wrpp1_inst_n_7,
      Q(2) => wrpp1_inst_n_8,
      Q(1) => wrpp1_inst_n_9,
      Q(0) => wrpp1_inst_n_10,
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      \count_value_i_reg[3]_0\(0) => rst_d1_inst_n_3,
      wr_clk => wr_clk
    );
xpm_fifo_rst_inst: entity work.xpm_fifo_rst_19
     port map (
      E(0) => ram_wr_en_i,
      Q(0) => xpm_fifo_rst_inst_n_1,
      \count_value_i_reg[10]\ => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_n_0\,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \xpm_fifo_base__6\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 13 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 11 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 13 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 11 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \xpm_fifo_base__6\ : entity is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \xpm_fifo_base__6\ : entity is 3;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \xpm_fifo_base__6\ : entity is 1;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \xpm_fifo_base__6\ : entity is "";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \xpm_fifo_base__6\ : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \xpm_fifo_base__6\ : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \xpm_fifo_base__6\ : entity is "16'b0001000000000000";
  attribute EN_AE : string;
  attribute EN_AE of \xpm_fifo_base__6\ : entity is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of \xpm_fifo_base__6\ : entity is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \xpm_fifo_base__6\ : entity is "1'b1";
  attribute EN_OF : string;
  attribute EN_OF of \xpm_fifo_base__6\ : entity is "1'b0";
  attribute EN_PE : string;
  attribute EN_PE of \xpm_fifo_base__6\ : entity is "1'b0";
  attribute EN_PF : string;
  attribute EN_PF of \xpm_fifo_base__6\ : entity is "1'b0";
  attribute EN_RDC : string;
  attribute EN_RDC of \xpm_fifo_base__6\ : entity is "1'b0";
  attribute EN_UF : string;
  attribute EN_UF of \xpm_fifo_base__6\ : entity is "1'b0";
  attribute EN_WACK : string;
  attribute EN_WACK of \xpm_fifo_base__6\ : entity is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of \xpm_fifo_base__6\ : entity is "1'b0";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \xpm_fifo_base__6\ : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of \xpm_fifo_base__6\ : entity is 2;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \xpm_fifo_base__6\ : entity is 2;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \xpm_fifo_base__6\ : entity is 2048;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \xpm_fifo_base__6\ : entity is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \xpm_fifo_base__6\ : entity is 28672;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \xpm_fifo_base__6\ : entity is 2048;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \xpm_fifo_base__6\ : entity is 1;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \xpm_fifo_base__6\ : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \xpm_fifo_base__6\ : entity is "xpm_fifo_base";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \xpm_fifo_base__6\ : entity is 3;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \xpm_fifo_base__6\ : entity is 2043;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \xpm_fifo_base__6\ : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \xpm_fifo_base__6\ : entity is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \xpm_fifo_base__6\ : entity is 2043;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \xpm_fifo_base__6\ : entity is 5;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \xpm_fifo_base__6\ : entity is 5;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \xpm_fifo_base__6\ : entity is 11;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \xpm_fifo_base__6\ : entity is 12;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \xpm_fifo_base__6\ : entity is 12;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \xpm_fifo_base__6\ : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \xpm_fifo_base__6\ : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \xpm_fifo_base__6\ : entity is 11;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \xpm_fifo_base__6\ : entity is 14;
  attribute READ_MODE : integer;
  attribute READ_MODE of \xpm_fifo_base__6\ : entity is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of \xpm_fifo_base__6\ : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \xpm_fifo_base__6\ : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \xpm_fifo_base__6\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \xpm_fifo_base__6\ : entity is 0;
  attribute USE_ADV_FEATURES : integer;
  attribute USE_ADV_FEATURES of \xpm_fifo_base__6\ : entity is 825241648;
  attribute VERSION : integer;
  attribute VERSION of \xpm_fifo_base__6\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \xpm_fifo_base__6\ : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \xpm_fifo_base__6\ : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \xpm_fifo_base__6\ : entity is 14;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \xpm_fifo_base__6\ : entity is 12;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \xpm_fifo_base__6\ : entity is 12;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \xpm_fifo_base__6\ : entity is 11;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \xpm_fifo_base__6\ : entity is 11;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \xpm_fifo_base__6\ : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \xpm_fifo_base__6\ : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \xpm_fifo_base__6\ : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \xpm_fifo_base__6\ : entity is 3;
  attribute invalid : integer;
  attribute invalid of \xpm_fifo_base__6\ : entity is 0;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \xpm_fifo_base__6\ : entity is "soft";
  attribute stage1_valid : integer;
  attribute stage1_valid of \xpm_fifo_base__6\ : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \xpm_fifo_base__6\ : entity is 1;
end \xpm_fifo_base__6\;

architecture STRUCTURE of \xpm_fifo_base__6\ is
  signal \<const0>\ : STD_LOGIC;
  signal clr_full : STD_LOGIC;
  signal \count_value_i__0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal data_valid_fwft1 : STD_LOGIC;
  signal \gen_fwft.empty_fwft_i_reg_n_0\ : STD_LOGIC;
  signal \gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0\ : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_n_0\ : STD_LOGIC;
  signal leaving_empty0 : STD_LOGIC;
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal ram_wr_en_i : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal rdp_inst_n_12 : STD_LOGIC;
  signal rdp_inst_n_13 : STD_LOGIC;
  signal rdp_inst_n_14 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal rst_d1_inst_n_2 : STD_LOGIC;
  signal rst_d1_inst_n_3 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal wrpp1_inst_n_0 : STD_LOGIC;
  signal wrpp1_inst_n_1 : STD_LOGIC;
  signal wrpp1_inst_n_10 : STD_LOGIC;
  signal wrpp1_inst_n_2 : STD_LOGIC;
  signal wrpp1_inst_n_3 : STD_LOGIC;
  signal wrpp1_inst_n_4 : STD_LOGIC;
  signal wrpp1_inst_n_5 : STD_LOGIC;
  signal wrpp1_inst_n_6 : STD_LOGIC;
  signal wrpp1_inst_n_7 : STD_LOGIC;
  signal wrpp1_inst_n_8 : STD_LOGIC;
  signal wrpp1_inst_n_9 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_1 : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\ : label is "soft_lutpair4";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 11;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 11;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 14;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 14;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_BIT_RANGE : string;
  attribute ECC_BIT_RANGE of \gen_sdpram.xpm_memory_base_inst\ : label is "[7:0]";
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_TYPE : string;
  attribute ECC_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is "NONE";
  attribute IGNORE_INIT_SYNTH : integer;
  attribute IGNORE_INIT_SYNTH of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute KEEP_HIERARCHY of \gen_sdpram.xpm_memory_base_inst\ : label is "soft";
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE\ : boolean;
  attribute \MEM.ADDRESS_SPACE\ of \gen_sdpram.xpm_memory_base_inst\ : label is std.standard.true;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ : integer;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ of \gen_sdpram.xpm_memory_base_inst\ : label is 13;
  attribute \MEM.ADDRESS_SPACE_END\ : integer;
  attribute \MEM.ADDRESS_SPACE_END\ of \gen_sdpram.xpm_memory_base_inst\ : label is 2047;
  attribute \MEM.CORE_MEMORY_WIDTH\ : integer;
  attribute \MEM.CORE_MEMORY_WIDTH\ of \gen_sdpram.xpm_memory_base_inst\ : label is 14;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 28672;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 2048;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "block";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 14;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 14;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 14;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 14;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 14;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 11;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 11;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 11;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 11;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 14;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 14;
  attribute RAM_DECOMP : string;
  attribute RAM_DECOMP of \gen_sdpram.xpm_memory_base_inst\ : label is "auto";
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 14;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 14;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 14;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 14;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 16;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 16;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  dbiterr <= \<const0>\;
  empty <= \<const0>\;
  full <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(11) <= \<const0>\;
  rd_data_count(10) <= \<const0>\;
  rd_data_count(9) <= \<const0>\;
  rd_data_count(8) <= \<const0>\;
  rd_data_count(7) <= \<const0>\;
  rd_data_count(6) <= \<const0>\;
  rd_data_count(5) <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(11) <= \<const0>\;
  wr_data_count(10) <= \<const0>\;
  wr_data_count(9) <= \<const0>\;
  wr_data_count(8) <= \<const0>\;
  wr_data_count(7) <= \<const0>\;
  wr_data_count(6) <= \<const0>\;
  wr_data_count(5) <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A85"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => ram_empty_i,
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3FF0"
    )
        port map (
      I0 => ram_empty_i,
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => xpm_fifo_rst_inst_n_1
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => xpm_fifo_rst_inst_n_1
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F380"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \gen_fwft.empty_fwft_i_reg_n_0\,
      O => data_valid_fwft1
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => data_valid_fwft1,
      Q => \gen_fwft.empty_fwft_i_reg_n_0\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_fwft.gdvld_fwft.data_valid_fwft_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3575"
    )
        port map (
      I0 => \gen_fwft.empty_fwft_i_reg_n_0\,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => rd_en,
      O => \gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0\
    );
\gen_fwft.gdvld_fwft.data_valid_fwft_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0\,
      Q => data_valid,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rdp_inst_n_14,
      Q => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_n_0\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rdp_inst_n_12,
      Q => full_n,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.\xpm_memory_base__6\
     port map (
      addra(10 downto 0) => wr_pntr_ext(10 downto 0),
      addrb(10 downto 0) => rd_pntr_ext(10 downto 0),
      clka => wr_clk,
      clkb => '0',
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(13 downto 0) => din(13 downto 0),
      dinb(13 downto 0) => B"00000000000000",
      douta(13 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(13 downto 0),
      doutb(13 downto 0) => dout(13 downto 0),
      ena => '0',
      enb => rdp_inst_n_13,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => xpm_fifo_rst_inst_n_1,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => ram_wr_en_i,
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"62"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      O => \gen_fwft.ram_regout_en\
    );
rdp_inst: entity work.\xpm_counter_updn__parameterized0_8\
     port map (
      CO(0) => leaving_empty0,
      \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ => rdp_inst_n_13,
      Q(10 downto 0) => rd_pntr_ext(10 downto 0),
      clr_full => clr_full,
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[0]_1\(0) => xpm_fifo_rst_inst_n_1,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ => rdp_inst_n_12,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\ => rdp_inst_n_14,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg\ => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_n_0\,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_0\(10) => wrpp1_inst_n_0,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_0\(9) => wrpp1_inst_n_1,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_0\(8) => wrpp1_inst_n_2,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_0\(7) => wrpp1_inst_n_3,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_0\(6) => wrpp1_inst_n_4,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_0\(5) => wrpp1_inst_n_5,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_0\(4) => wrpp1_inst_n_6,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_0\(3) => wrpp1_inst_n_7,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_0\(2) => wrpp1_inst_n_8,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_0\(1) => wrpp1_inst_n_9,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_0\(0) => wrpp1_inst_n_10,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_0\(10 downto 0) => wr_pntr_ext(10 downto 0),
      ram_empty_i => ram_empty_i,
      ram_wr_en_i => ram_wr_en_i,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rdpp1_inst: entity work.\xpm_counter_updn__parameterized1_9\
     port map (
      E(0) => rdp_inst_n_13,
      Q(10 downto 0) => \count_value_i__0\(10 downto 0),
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      \count_value_i_reg[3]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      ram_empty_i => ram_empty_i,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rst_d1_inst: entity work.xpm_fifo_reg_bit_10
     port map (
      Q(0) => xpm_fifo_rst_inst_n_1,
      S(0) => rst_d1_inst_n_2,
      clr_full => clr_full,
      \count_value_i_reg[3]\ => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_n_0\,
      \count_value_i_reg[3]_0\(0) => wr_pntr_ext(0),
      \count_value_i_reg[3]_1\(0) => wrpp1_inst_n_10,
      d_out_int_reg_0(0) => rst_d1_inst_n_3,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
wrp_inst: entity work.\xpm_counter_updn__parameterized0_11\
     port map (
      CO(0) => leaving_empty0,
      E(0) => ram_wr_en_i,
      Q(10 downto 0) => wr_pntr_ext(10 downto 0),
      S(0) => rst_d1_inst_n_2,
      \count_value_i_reg[10]_0\(0) => xpm_fifo_rst_inst_n_1,
      \gen_pntr_flags_cc.ram_empty_i_reg\ => rdp_inst_n_13,
      \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(10 downto 0) => \count_value_i__0\(10 downto 0),
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      wr_clk => wr_clk
    );
wrpp1_inst: entity work.\xpm_counter_updn__parameterized1_12\
     port map (
      E(0) => ram_wr_en_i,
      Q(10) => wrpp1_inst_n_0,
      Q(9) => wrpp1_inst_n_1,
      Q(8) => wrpp1_inst_n_2,
      Q(7) => wrpp1_inst_n_3,
      Q(6) => wrpp1_inst_n_4,
      Q(5) => wrpp1_inst_n_5,
      Q(4) => wrpp1_inst_n_6,
      Q(3) => wrpp1_inst_n_7,
      Q(2) => wrpp1_inst_n_8,
      Q(1) => wrpp1_inst_n_9,
      Q(0) => wrpp1_inst_n_10,
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      \count_value_i_reg[3]_0\(0) => rst_d1_inst_n_3,
      wr_clk => wr_clk
    );
xpm_fifo_rst_inst: entity work.xpm_fifo_rst_13
     port map (
      E(0) => ram_wr_en_i,
      Q(0) => xpm_fifo_rst_inst_n_1,
      \count_value_i_reg[10]\ => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_n_0\,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \xpm_fifo_base__7\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 13 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 11 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 13 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 11 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \xpm_fifo_base__7\ : entity is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \xpm_fifo_base__7\ : entity is 3;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \xpm_fifo_base__7\ : entity is 1;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \xpm_fifo_base__7\ : entity is "";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \xpm_fifo_base__7\ : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \xpm_fifo_base__7\ : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \xpm_fifo_base__7\ : entity is "16'b0001000000000000";
  attribute EN_AE : string;
  attribute EN_AE of \xpm_fifo_base__7\ : entity is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of \xpm_fifo_base__7\ : entity is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \xpm_fifo_base__7\ : entity is "1'b1";
  attribute EN_OF : string;
  attribute EN_OF of \xpm_fifo_base__7\ : entity is "1'b0";
  attribute EN_PE : string;
  attribute EN_PE of \xpm_fifo_base__7\ : entity is "1'b0";
  attribute EN_PF : string;
  attribute EN_PF of \xpm_fifo_base__7\ : entity is "1'b0";
  attribute EN_RDC : string;
  attribute EN_RDC of \xpm_fifo_base__7\ : entity is "1'b0";
  attribute EN_UF : string;
  attribute EN_UF of \xpm_fifo_base__7\ : entity is "1'b0";
  attribute EN_WACK : string;
  attribute EN_WACK of \xpm_fifo_base__7\ : entity is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of \xpm_fifo_base__7\ : entity is "1'b0";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \xpm_fifo_base__7\ : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of \xpm_fifo_base__7\ : entity is 2;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \xpm_fifo_base__7\ : entity is 2;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \xpm_fifo_base__7\ : entity is 2048;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \xpm_fifo_base__7\ : entity is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \xpm_fifo_base__7\ : entity is 28672;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \xpm_fifo_base__7\ : entity is 2048;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \xpm_fifo_base__7\ : entity is 1;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \xpm_fifo_base__7\ : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \xpm_fifo_base__7\ : entity is "xpm_fifo_base";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \xpm_fifo_base__7\ : entity is 3;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \xpm_fifo_base__7\ : entity is 2043;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \xpm_fifo_base__7\ : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \xpm_fifo_base__7\ : entity is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \xpm_fifo_base__7\ : entity is 2043;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \xpm_fifo_base__7\ : entity is 5;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \xpm_fifo_base__7\ : entity is 5;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \xpm_fifo_base__7\ : entity is 11;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \xpm_fifo_base__7\ : entity is 12;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \xpm_fifo_base__7\ : entity is 12;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \xpm_fifo_base__7\ : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \xpm_fifo_base__7\ : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \xpm_fifo_base__7\ : entity is 11;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \xpm_fifo_base__7\ : entity is 14;
  attribute READ_MODE : integer;
  attribute READ_MODE of \xpm_fifo_base__7\ : entity is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of \xpm_fifo_base__7\ : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \xpm_fifo_base__7\ : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \xpm_fifo_base__7\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \xpm_fifo_base__7\ : entity is 0;
  attribute USE_ADV_FEATURES : integer;
  attribute USE_ADV_FEATURES of \xpm_fifo_base__7\ : entity is 825241648;
  attribute VERSION : integer;
  attribute VERSION of \xpm_fifo_base__7\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \xpm_fifo_base__7\ : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \xpm_fifo_base__7\ : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \xpm_fifo_base__7\ : entity is 14;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \xpm_fifo_base__7\ : entity is 12;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \xpm_fifo_base__7\ : entity is 12;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \xpm_fifo_base__7\ : entity is 11;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \xpm_fifo_base__7\ : entity is 11;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \xpm_fifo_base__7\ : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \xpm_fifo_base__7\ : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \xpm_fifo_base__7\ : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \xpm_fifo_base__7\ : entity is 3;
  attribute invalid : integer;
  attribute invalid of \xpm_fifo_base__7\ : entity is 0;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \xpm_fifo_base__7\ : entity is "soft";
  attribute stage1_valid : integer;
  attribute stage1_valid of \xpm_fifo_base__7\ : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \xpm_fifo_base__7\ : entity is 1;
end \xpm_fifo_base__7\;

architecture STRUCTURE of \xpm_fifo_base__7\ is
  signal \<const0>\ : STD_LOGIC;
  signal clr_full : STD_LOGIC;
  signal \count_value_i__0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal data_valid_fwft1 : STD_LOGIC;
  signal \gen_fwft.empty_fwft_i_reg_n_0\ : STD_LOGIC;
  signal \gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0\ : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_n_0\ : STD_LOGIC;
  signal leaving_empty0 : STD_LOGIC;
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal ram_wr_en_i : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal rdp_inst_n_12 : STD_LOGIC;
  signal rdp_inst_n_13 : STD_LOGIC;
  signal rdp_inst_n_14 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal rst_d1_inst_n_2 : STD_LOGIC;
  signal rst_d1_inst_n_3 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal wrpp1_inst_n_0 : STD_LOGIC;
  signal wrpp1_inst_n_1 : STD_LOGIC;
  signal wrpp1_inst_n_10 : STD_LOGIC;
  signal wrpp1_inst_n_2 : STD_LOGIC;
  signal wrpp1_inst_n_3 : STD_LOGIC;
  signal wrpp1_inst_n_4 : STD_LOGIC;
  signal wrpp1_inst_n_5 : STD_LOGIC;
  signal wrpp1_inst_n_6 : STD_LOGIC;
  signal wrpp1_inst_n_7 : STD_LOGIC;
  signal wrpp1_inst_n_8 : STD_LOGIC;
  signal wrpp1_inst_n_9 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_1 : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\ : label is "soft_lutpair99";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 11;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 11;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 14;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 14;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_BIT_RANGE : string;
  attribute ECC_BIT_RANGE of \gen_sdpram.xpm_memory_base_inst\ : label is "[7:0]";
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_TYPE : string;
  attribute ECC_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is "NONE";
  attribute IGNORE_INIT_SYNTH : integer;
  attribute IGNORE_INIT_SYNTH of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute KEEP_HIERARCHY of \gen_sdpram.xpm_memory_base_inst\ : label is "soft";
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE\ : boolean;
  attribute \MEM.ADDRESS_SPACE\ of \gen_sdpram.xpm_memory_base_inst\ : label is std.standard.true;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ : integer;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ of \gen_sdpram.xpm_memory_base_inst\ : label is 13;
  attribute \MEM.ADDRESS_SPACE_END\ : integer;
  attribute \MEM.ADDRESS_SPACE_END\ of \gen_sdpram.xpm_memory_base_inst\ : label is 2047;
  attribute \MEM.CORE_MEMORY_WIDTH\ : integer;
  attribute \MEM.CORE_MEMORY_WIDTH\ of \gen_sdpram.xpm_memory_base_inst\ : label is 14;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 28672;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 2048;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "block";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 14;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 14;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 14;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 14;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 14;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 11;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 11;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 11;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 11;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 14;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 14;
  attribute RAM_DECOMP : string;
  attribute RAM_DECOMP of \gen_sdpram.xpm_memory_base_inst\ : label is "auto";
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 14;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 14;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 14;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 14;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 16;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 16;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  dbiterr <= \<const0>\;
  empty <= \<const0>\;
  full <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(11) <= \<const0>\;
  rd_data_count(10) <= \<const0>\;
  rd_data_count(9) <= \<const0>\;
  rd_data_count(8) <= \<const0>\;
  rd_data_count(7) <= \<const0>\;
  rd_data_count(6) <= \<const0>\;
  rd_data_count(5) <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(11) <= \<const0>\;
  wr_data_count(10) <= \<const0>\;
  wr_data_count(9) <= \<const0>\;
  wr_data_count(8) <= \<const0>\;
  wr_data_count(7) <= \<const0>\;
  wr_data_count(6) <= \<const0>\;
  wr_data_count(5) <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A85"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => ram_empty_i,
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3FF0"
    )
        port map (
      I0 => ram_empty_i,
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => xpm_fifo_rst_inst_n_1
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => xpm_fifo_rst_inst_n_1
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F380"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \gen_fwft.empty_fwft_i_reg_n_0\,
      O => data_valid_fwft1
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => data_valid_fwft1,
      Q => \gen_fwft.empty_fwft_i_reg_n_0\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_fwft.gdvld_fwft.data_valid_fwft_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3575"
    )
        port map (
      I0 => \gen_fwft.empty_fwft_i_reg_n_0\,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => rd_en,
      O => \gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0\
    );
\gen_fwft.gdvld_fwft.data_valid_fwft_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0\,
      Q => data_valid,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rdp_inst_n_14,
      Q => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_n_0\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rdp_inst_n_12,
      Q => full_n,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.\xpm_memory_base__7\
     port map (
      addra(10 downto 0) => wr_pntr_ext(10 downto 0),
      addrb(10 downto 0) => rd_pntr_ext(10 downto 0),
      clka => wr_clk,
      clkb => '0',
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(13 downto 0) => din(13 downto 0),
      dinb(13 downto 0) => B"00000000000000",
      douta(13 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(13 downto 0),
      doutb(13 downto 0) => dout(13 downto 0),
      ena => '0',
      enb => rdp_inst_n_13,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => xpm_fifo_rst_inst_n_1,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => ram_wr_en_i,
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"62"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      O => \gen_fwft.ram_regout_en\
    );
rdp_inst: entity work.\xpm_counter_updn__parameterized0_2\
     port map (
      CO(0) => leaving_empty0,
      \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ => rdp_inst_n_13,
      Q(10 downto 0) => rd_pntr_ext(10 downto 0),
      clr_full => clr_full,
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[0]_1\(0) => xpm_fifo_rst_inst_n_1,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ => rdp_inst_n_12,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\ => rdp_inst_n_14,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg\ => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_n_0\,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_0\(10) => wrpp1_inst_n_0,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_0\(9) => wrpp1_inst_n_1,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_0\(8) => wrpp1_inst_n_2,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_0\(7) => wrpp1_inst_n_3,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_0\(6) => wrpp1_inst_n_4,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_0\(5) => wrpp1_inst_n_5,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_0\(4) => wrpp1_inst_n_6,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_0\(3) => wrpp1_inst_n_7,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_0\(2) => wrpp1_inst_n_8,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_0\(1) => wrpp1_inst_n_9,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_0\(0) => wrpp1_inst_n_10,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_0\(10 downto 0) => wr_pntr_ext(10 downto 0),
      ram_empty_i => ram_empty_i,
      ram_wr_en_i => ram_wr_en_i,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rdpp1_inst: entity work.\xpm_counter_updn__parameterized1_3\
     port map (
      E(0) => rdp_inst_n_13,
      Q(10 downto 0) => \count_value_i__0\(10 downto 0),
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      \count_value_i_reg[3]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      ram_empty_i => ram_empty_i,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rst_d1_inst: entity work.xpm_fifo_reg_bit_4
     port map (
      Q(0) => xpm_fifo_rst_inst_n_1,
      S(0) => rst_d1_inst_n_2,
      clr_full => clr_full,
      \count_value_i_reg[3]\ => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_n_0\,
      \count_value_i_reg[3]_0\(0) => wr_pntr_ext(0),
      \count_value_i_reg[3]_1\(0) => wrpp1_inst_n_10,
      d_out_int_reg_0(0) => rst_d1_inst_n_3,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
wrp_inst: entity work.\xpm_counter_updn__parameterized0_5\
     port map (
      CO(0) => leaving_empty0,
      E(0) => ram_wr_en_i,
      Q(10 downto 0) => wr_pntr_ext(10 downto 0),
      S(0) => rst_d1_inst_n_2,
      \count_value_i_reg[10]_0\(0) => xpm_fifo_rst_inst_n_1,
      \gen_pntr_flags_cc.ram_empty_i_reg\ => rdp_inst_n_13,
      \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(10 downto 0) => \count_value_i__0\(10 downto 0),
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      wr_clk => wr_clk
    );
wrpp1_inst: entity work.\xpm_counter_updn__parameterized1_6\
     port map (
      E(0) => ram_wr_en_i,
      Q(10) => wrpp1_inst_n_0,
      Q(9) => wrpp1_inst_n_1,
      Q(8) => wrpp1_inst_n_2,
      Q(7) => wrpp1_inst_n_3,
      Q(6) => wrpp1_inst_n_4,
      Q(5) => wrpp1_inst_n_5,
      Q(4) => wrpp1_inst_n_6,
      Q(3) => wrpp1_inst_n_7,
      Q(2) => wrpp1_inst_n_8,
      Q(1) => wrpp1_inst_n_9,
      Q(0) => wrpp1_inst_n_10,
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      \count_value_i_reg[3]_0\(0) => rst_d1_inst_n_3,
      wr_clk => wr_clk
    );
xpm_fifo_rst_inst: entity work.xpm_fifo_rst_7
     port map (
      E(0) => ram_wr_en_i,
      Q(0) => xpm_fifo_rst_inst_n_1,
      \count_value_i_reg[10]\ => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_n_0\,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \xpm_fifo_base__8\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 13 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 11 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 13 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 11 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \xpm_fifo_base__8\ : entity is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \xpm_fifo_base__8\ : entity is 3;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \xpm_fifo_base__8\ : entity is 1;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \xpm_fifo_base__8\ : entity is "";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \xpm_fifo_base__8\ : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \xpm_fifo_base__8\ : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \xpm_fifo_base__8\ : entity is "16'b0001000000000000";
  attribute EN_AE : string;
  attribute EN_AE of \xpm_fifo_base__8\ : entity is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of \xpm_fifo_base__8\ : entity is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \xpm_fifo_base__8\ : entity is "1'b1";
  attribute EN_OF : string;
  attribute EN_OF of \xpm_fifo_base__8\ : entity is "1'b0";
  attribute EN_PE : string;
  attribute EN_PE of \xpm_fifo_base__8\ : entity is "1'b0";
  attribute EN_PF : string;
  attribute EN_PF of \xpm_fifo_base__8\ : entity is "1'b0";
  attribute EN_RDC : string;
  attribute EN_RDC of \xpm_fifo_base__8\ : entity is "1'b0";
  attribute EN_UF : string;
  attribute EN_UF of \xpm_fifo_base__8\ : entity is "1'b0";
  attribute EN_WACK : string;
  attribute EN_WACK of \xpm_fifo_base__8\ : entity is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of \xpm_fifo_base__8\ : entity is "1'b0";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \xpm_fifo_base__8\ : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of \xpm_fifo_base__8\ : entity is 2;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \xpm_fifo_base__8\ : entity is 2;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \xpm_fifo_base__8\ : entity is 2048;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \xpm_fifo_base__8\ : entity is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \xpm_fifo_base__8\ : entity is 28672;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \xpm_fifo_base__8\ : entity is 2048;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \xpm_fifo_base__8\ : entity is 1;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \xpm_fifo_base__8\ : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \xpm_fifo_base__8\ : entity is "xpm_fifo_base";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \xpm_fifo_base__8\ : entity is 3;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \xpm_fifo_base__8\ : entity is 2043;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \xpm_fifo_base__8\ : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \xpm_fifo_base__8\ : entity is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \xpm_fifo_base__8\ : entity is 2043;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \xpm_fifo_base__8\ : entity is 5;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \xpm_fifo_base__8\ : entity is 5;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \xpm_fifo_base__8\ : entity is 11;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \xpm_fifo_base__8\ : entity is 12;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \xpm_fifo_base__8\ : entity is 12;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \xpm_fifo_base__8\ : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \xpm_fifo_base__8\ : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \xpm_fifo_base__8\ : entity is 11;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \xpm_fifo_base__8\ : entity is 14;
  attribute READ_MODE : integer;
  attribute READ_MODE of \xpm_fifo_base__8\ : entity is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of \xpm_fifo_base__8\ : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \xpm_fifo_base__8\ : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \xpm_fifo_base__8\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \xpm_fifo_base__8\ : entity is 0;
  attribute USE_ADV_FEATURES : integer;
  attribute USE_ADV_FEATURES of \xpm_fifo_base__8\ : entity is 825241648;
  attribute VERSION : integer;
  attribute VERSION of \xpm_fifo_base__8\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \xpm_fifo_base__8\ : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \xpm_fifo_base__8\ : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \xpm_fifo_base__8\ : entity is 14;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \xpm_fifo_base__8\ : entity is 12;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \xpm_fifo_base__8\ : entity is 12;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \xpm_fifo_base__8\ : entity is 11;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \xpm_fifo_base__8\ : entity is 11;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \xpm_fifo_base__8\ : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \xpm_fifo_base__8\ : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \xpm_fifo_base__8\ : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \xpm_fifo_base__8\ : entity is 3;
  attribute invalid : integer;
  attribute invalid of \xpm_fifo_base__8\ : entity is 0;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \xpm_fifo_base__8\ : entity is "soft";
  attribute stage1_valid : integer;
  attribute stage1_valid of \xpm_fifo_base__8\ : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \xpm_fifo_base__8\ : entity is 1;
end \xpm_fifo_base__8\;

architecture STRUCTURE of \xpm_fifo_base__8\ is
  signal \<const0>\ : STD_LOGIC;
  signal clr_full : STD_LOGIC;
  signal \count_value_i__0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal data_valid_fwft1 : STD_LOGIC;
  signal \gen_fwft.empty_fwft_i_reg_n_0\ : STD_LOGIC;
  signal \gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0\ : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_n_0\ : STD_LOGIC;
  signal leaving_empty0 : STD_LOGIC;
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal ram_wr_en_i : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal rdp_inst_n_12 : STD_LOGIC;
  signal rdp_inst_n_13 : STD_LOGIC;
  signal rdp_inst_n_14 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal rst_d1_inst_n_2 : STD_LOGIC;
  signal rst_d1_inst_n_3 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal wrpp1_inst_n_0 : STD_LOGIC;
  signal wrpp1_inst_n_1 : STD_LOGIC;
  signal wrpp1_inst_n_10 : STD_LOGIC;
  signal wrpp1_inst_n_2 : STD_LOGIC;
  signal wrpp1_inst_n_3 : STD_LOGIC;
  signal wrpp1_inst_n_4 : STD_LOGIC;
  signal wrpp1_inst_n_5 : STD_LOGIC;
  signal wrpp1_inst_n_6 : STD_LOGIC;
  signal wrpp1_inst_n_7 : STD_LOGIC;
  signal wrpp1_inst_n_8 : STD_LOGIC;
  signal wrpp1_inst_n_9 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_1 : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\ : label is "soft_lutpair100";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 11;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 11;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 14;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 14;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_BIT_RANGE : string;
  attribute ECC_BIT_RANGE of \gen_sdpram.xpm_memory_base_inst\ : label is "[7:0]";
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_TYPE : string;
  attribute ECC_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is "NONE";
  attribute IGNORE_INIT_SYNTH : integer;
  attribute IGNORE_INIT_SYNTH of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute KEEP_HIERARCHY of \gen_sdpram.xpm_memory_base_inst\ : label is "soft";
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE\ : boolean;
  attribute \MEM.ADDRESS_SPACE\ of \gen_sdpram.xpm_memory_base_inst\ : label is std.standard.true;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ : integer;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ of \gen_sdpram.xpm_memory_base_inst\ : label is 13;
  attribute \MEM.ADDRESS_SPACE_END\ : integer;
  attribute \MEM.ADDRESS_SPACE_END\ of \gen_sdpram.xpm_memory_base_inst\ : label is 2047;
  attribute \MEM.CORE_MEMORY_WIDTH\ : integer;
  attribute \MEM.CORE_MEMORY_WIDTH\ of \gen_sdpram.xpm_memory_base_inst\ : label is 14;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 28672;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 2048;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "block";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 14;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 14;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 14;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 14;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 14;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 11;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 11;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 11;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 11;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 14;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 14;
  attribute RAM_DECOMP : string;
  attribute RAM_DECOMP of \gen_sdpram.xpm_memory_base_inst\ : label is "auto";
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 14;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 14;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 14;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 14;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 16;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 16;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  dbiterr <= \<const0>\;
  empty <= \<const0>\;
  full <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(11) <= \<const0>\;
  rd_data_count(10) <= \<const0>\;
  rd_data_count(9) <= \<const0>\;
  rd_data_count(8) <= \<const0>\;
  rd_data_count(7) <= \<const0>\;
  rd_data_count(6) <= \<const0>\;
  rd_data_count(5) <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(11) <= \<const0>\;
  wr_data_count(10) <= \<const0>\;
  wr_data_count(9) <= \<const0>\;
  wr_data_count(8) <= \<const0>\;
  wr_data_count(7) <= \<const0>\;
  wr_data_count(6) <= \<const0>\;
  wr_data_count(5) <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A85"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => ram_empty_i,
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3FF0"
    )
        port map (
      I0 => ram_empty_i,
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => xpm_fifo_rst_inst_n_1
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => xpm_fifo_rst_inst_n_1
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F380"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \gen_fwft.empty_fwft_i_reg_n_0\,
      O => data_valid_fwft1
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => data_valid_fwft1,
      Q => \gen_fwft.empty_fwft_i_reg_n_0\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_fwft.gdvld_fwft.data_valid_fwft_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3575"
    )
        port map (
      I0 => \gen_fwft.empty_fwft_i_reg_n_0\,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => rd_en,
      O => \gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0\
    );
\gen_fwft.gdvld_fwft.data_valid_fwft_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0\,
      Q => data_valid,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rdp_inst_n_14,
      Q => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_n_0\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rdp_inst_n_12,
      Q => full_n,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.\xpm_memory_base__8\
     port map (
      addra(10 downto 0) => wr_pntr_ext(10 downto 0),
      addrb(10 downto 0) => rd_pntr_ext(10 downto 0),
      clka => wr_clk,
      clkb => '0',
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(13 downto 0) => din(13 downto 0),
      dinb(13 downto 0) => B"00000000000000",
      douta(13 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(13 downto 0),
      doutb(13 downto 0) => dout(13 downto 0),
      ena => '0',
      enb => rdp_inst_n_13,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => xpm_fifo_rst_inst_n_1,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => ram_wr_en_i,
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"62"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      O => \gen_fwft.ram_regout_en\
    );
rdp_inst: entity work.\xpm_counter_updn__parameterized0\
     port map (
      CO(0) => leaving_empty0,
      \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ => rdp_inst_n_13,
      Q(10 downto 0) => rd_pntr_ext(10 downto 0),
      clr_full => clr_full,
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[0]_1\(0) => xpm_fifo_rst_inst_n_1,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ => rdp_inst_n_12,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\ => rdp_inst_n_14,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg\ => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_n_0\,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_0\(10) => wrpp1_inst_n_0,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_0\(9) => wrpp1_inst_n_1,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_0\(8) => wrpp1_inst_n_2,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_0\(7) => wrpp1_inst_n_3,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_0\(6) => wrpp1_inst_n_4,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_0\(5) => wrpp1_inst_n_5,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_0\(4) => wrpp1_inst_n_6,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_0\(3) => wrpp1_inst_n_7,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_0\(2) => wrpp1_inst_n_8,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_0\(1) => wrpp1_inst_n_9,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_0\(0) => wrpp1_inst_n_10,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_0\(10 downto 0) => wr_pntr_ext(10 downto 0),
      ram_empty_i => ram_empty_i,
      ram_wr_en_i => ram_wr_en_i,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rdpp1_inst: entity work.\xpm_counter_updn__parameterized1\
     port map (
      E(0) => rdp_inst_n_13,
      Q(10 downto 0) => \count_value_i__0\(10 downto 0),
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      \count_value_i_reg[3]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      ram_empty_i => ram_empty_i,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rst_d1_inst: entity work.xpm_fifo_reg_bit
     port map (
      Q(0) => xpm_fifo_rst_inst_n_1,
      S(0) => rst_d1_inst_n_2,
      clr_full => clr_full,
      \count_value_i_reg[3]\ => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_n_0\,
      \count_value_i_reg[3]_0\(0) => wr_pntr_ext(0),
      \count_value_i_reg[3]_1\(0) => wrpp1_inst_n_10,
      d_out_int_reg_0(0) => rst_d1_inst_n_3,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
wrp_inst: entity work.\xpm_counter_updn__parameterized0_0\
     port map (
      CO(0) => leaving_empty0,
      E(0) => ram_wr_en_i,
      Q(10 downto 0) => wr_pntr_ext(10 downto 0),
      S(0) => rst_d1_inst_n_2,
      \count_value_i_reg[10]_0\(0) => xpm_fifo_rst_inst_n_1,
      \gen_pntr_flags_cc.ram_empty_i_reg\ => rdp_inst_n_13,
      \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(10 downto 0) => \count_value_i__0\(10 downto 0),
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      wr_clk => wr_clk
    );
wrpp1_inst: entity work.\xpm_counter_updn__parameterized1_1\
     port map (
      E(0) => ram_wr_en_i,
      Q(10) => wrpp1_inst_n_0,
      Q(9) => wrpp1_inst_n_1,
      Q(8) => wrpp1_inst_n_2,
      Q(7) => wrpp1_inst_n_3,
      Q(6) => wrpp1_inst_n_4,
      Q(5) => wrpp1_inst_n_5,
      Q(4) => wrpp1_inst_n_6,
      Q(3) => wrpp1_inst_n_7,
      Q(2) => wrpp1_inst_n_8,
      Q(1) => wrpp1_inst_n_9,
      Q(0) => wrpp1_inst_n_10,
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      \count_value_i_reg[3]_0\(0) => rst_d1_inst_n_3,
      wr_clk => wr_clk
    );
xpm_fifo_rst_inst: entity work.xpm_fifo_rst
     port map (
      E(0) => ram_wr_en_i,
      Q(0) => xpm_fifo_rst_inst_n_1,
      \count_value_i_reg[10]\ => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_n_0\,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity xpm_fifo_axis is
  port (
    s_aresetn : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    prog_full_axis : out STD_LOGIC;
    wr_data_count_axis : out STD_LOGIC_VECTOR ( 11 downto 0 );
    almost_full_axis : out STD_LOGIC;
    prog_empty_axis : out STD_LOGIC;
    rd_data_count_axis : out STD_LOGIC_VECTOR ( 11 downto 0 );
    almost_empty_axis : out STD_LOGIC;
    injectsbiterr_axis : in STD_LOGIC;
    injectdbiterr_axis : in STD_LOGIC;
    sbiterr_axis : out STD_LOGIC;
    dbiterr_axis : out STD_LOGIC
  );
  attribute AXIS_DATA_WIDTH : integer;
  attribute AXIS_DATA_WIDTH of xpm_fifo_axis : entity is 14;
  attribute AXIS_FINAL_DATA_WIDTH : integer;
  attribute AXIS_FINAL_DATA_WIDTH of xpm_fifo_axis : entity is 14;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of xpm_fifo_axis : entity is 0;
  attribute CDC_SYNC_STAGES : integer;
  attribute CDC_SYNC_STAGES of xpm_fifo_axis : entity is 3;
  attribute CLOCKING_MODE : string;
  attribute CLOCKING_MODE of xpm_fifo_axis : entity is "common_clock";
  attribute ECC_MODE : string;
  attribute ECC_MODE of xpm_fifo_axis : entity is "no_ecc";
  attribute EN_ADV_FEATURE_AXIS : string;
  attribute EN_ADV_FEATURE_AXIS of xpm_fifo_axis : entity is "16'b0001000000000000";
  attribute EN_ADV_FEATURE_AXIS_INT : string;
  attribute EN_ADV_FEATURE_AXIS_INT of xpm_fifo_axis : entity is "16'b0001000000000000";
  attribute EN_ALMOST_EMPTY_INT : string;
  attribute EN_ALMOST_EMPTY_INT of xpm_fifo_axis : entity is "1'b0";
  attribute EN_ALMOST_FULL_INT : string;
  attribute EN_ALMOST_FULL_INT of xpm_fifo_axis : entity is "1'b0";
  attribute EN_DATA_VALID_INT : string;
  attribute EN_DATA_VALID_INT of xpm_fifo_axis : entity is "1'b1";
  attribute FIFO_DEPTH : integer;
  attribute FIFO_DEPTH of xpm_fifo_axis : entity is 2048;
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of xpm_fifo_axis : entity is "block";
  attribute LOG_DEPTH_AXIS : integer;
  attribute LOG_DEPTH_AXIS of xpm_fifo_axis : entity is 11;
  attribute PACKET_FIFO : string;
  attribute PACKET_FIFO of xpm_fifo_axis : entity is "false";
  attribute PKT_SIZE_LT8 : string;
  attribute PKT_SIZE_LT8 of xpm_fifo_axis : entity is "1'b0";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of xpm_fifo_axis : entity is 5;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of xpm_fifo_axis : entity is 11;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of xpm_fifo_axis : entity is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of xpm_fifo_axis : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of xpm_fifo_axis : entity is 2;
  attribute P_PKT_MODE : integer;
  attribute P_PKT_MODE of xpm_fifo_axis : entity is 0;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_axis : entity is 12;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of xpm_fifo_axis : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of xpm_fifo_axis : entity is 0;
  attribute TDATA_OFFSET : integer;
  attribute TDATA_OFFSET of xpm_fifo_axis : entity is 8;
  attribute TDATA_WIDTH : integer;
  attribute TDATA_WIDTH of xpm_fifo_axis : entity is 8;
  attribute TDEST_OFFSET : integer;
  attribute TDEST_OFFSET of xpm_fifo_axis : entity is 12;
  attribute TDEST_WIDTH : integer;
  attribute TDEST_WIDTH of xpm_fifo_axis : entity is 1;
  attribute TID_OFFSET : integer;
  attribute TID_OFFSET of xpm_fifo_axis : entity is 11;
  attribute TID_WIDTH : integer;
  attribute TID_WIDTH of xpm_fifo_axis : entity is 1;
  attribute TKEEP_OFFSET : integer;
  attribute TKEEP_OFFSET of xpm_fifo_axis : entity is 10;
  attribute TSTRB_OFFSET : integer;
  attribute TSTRB_OFFSET of xpm_fifo_axis : entity is 9;
  attribute TUSER_MAX_WIDTH : integer;
  attribute TUSER_MAX_WIDTH of xpm_fifo_axis : entity is 4083;
  attribute TUSER_OFFSET : integer;
  attribute TUSER_OFFSET of xpm_fifo_axis : entity is 13;
  attribute TUSER_WIDTH : integer;
  attribute TUSER_WIDTH of xpm_fifo_axis : entity is 1;
  attribute USE_ADV_FEATURES : integer;
  attribute USE_ADV_FEATURES of xpm_fifo_axis : entity is 825241648;
  attribute USE_ADV_FEATURES_INT : integer;
  attribute USE_ADV_FEATURES_INT of xpm_fifo_axis : entity is 825241648;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_axis : entity is 12;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of xpm_fifo_axis : entity is "TRUE";
  attribute dont_touch : string;
  attribute dont_touch of xpm_fifo_axis : entity is "true";
end xpm_fifo_axis;

architecture STRUCTURE of xpm_fifo_axis is
  signal \<const0>\ : STD_LOGIC;
  signal \gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1_n_0\ : STD_LOGIC;
  signal \^m_axis_tvalid\ : STD_LOGIC;
  signal rst_axis : STD_LOGIC;
  signal xpm_fifo_base_inst_i_1_n_0 : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \gaxis_rst_sync.xpm_cdc_sync_rst_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gaxis_rst_sync.xpm_cdc_sync_rst_inst\ : label is 4;
  attribute INIT : string;
  attribute INIT of \gaxis_rst_sync.xpm_cdc_sync_rst_inst\ : label is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \gaxis_rst_sync.xpm_cdc_sync_rst_inst\ : label is 1;
  attribute SIM_ASSERT_CHK of \gaxis_rst_sync.xpm_cdc_sync_rst_inst\ : label is 0;
  attribute VERSION : integer;
  attribute VERSION of \gaxis_rst_sync.xpm_cdc_sync_rst_inst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gaxis_rst_sync.xpm_cdc_sync_rst_inst\ : label is "SYNC_RST";
  attribute XPM_MODULE of \gaxis_rst_sync.xpm_cdc_sync_rst_inst\ : label is "TRUE";
  attribute CASCADE_HEIGHT of xpm_fifo_base_inst : label is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of xpm_fifo_base_inst : label is 3;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of xpm_fifo_base_inst : label is 1;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of xpm_fifo_base_inst : label is "";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_fifo_base_inst : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of xpm_fifo_base_inst : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of xpm_fifo_base_inst : label is "16'b0001000000000000";
  attribute EN_AE : string;
  attribute EN_AE of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_OF : string;
  attribute EN_OF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_PE : string;
  attribute EN_PE of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_PF : string;
  attribute EN_PF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_RDC : string;
  attribute EN_RDC of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_UF : string;
  attribute EN_UF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_WACK : string;
  attribute EN_WACK of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of xpm_fifo_base_inst : label is "1'b0";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of xpm_fifo_base_inst : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of xpm_fifo_base_inst : label is 2;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of xpm_fifo_base_inst : label is 2;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of xpm_fifo_base_inst : label is 2048;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of xpm_fifo_base_inst : label is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of xpm_fifo_base_inst : label is 28672;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_base_inst : label is 2048;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of xpm_fifo_base_inst : label is 1;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of xpm_fifo_base_inst : label is "1'b1";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of xpm_fifo_base_inst : label is "soft";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of xpm_fifo_base_inst : label is 3;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of xpm_fifo_base_inst : label is 2043;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of xpm_fifo_base_inst : label is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of xpm_fifo_base_inst : label is 2043;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PROG_EMPTY_THRESH of xpm_fifo_base_inst : label is 5;
  attribute PROG_FULL_THRESH of xpm_fifo_base_inst : label is 11;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 12;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 12;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of xpm_fifo_base_inst : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of xpm_fifo_base_inst : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of xpm_fifo_base_inst : label is 11;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of xpm_fifo_base_inst : label is 14;
  attribute READ_MODE : integer;
  attribute READ_MODE of xpm_fifo_base_inst : label is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of xpm_fifo_base_inst : label is 1;
  attribute RELATED_CLOCKS of xpm_fifo_base_inst : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of xpm_fifo_base_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_fifo_base_inst : label is 0;
  attribute USE_ADV_FEATURES of xpm_fifo_base_inst : label is 825241648;
  attribute VERSION of xpm_fifo_base_inst : label is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of xpm_fifo_base_inst : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of xpm_fifo_base_inst : label is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of xpm_fifo_base_inst : label is 14;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 12;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 12;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of xpm_fifo_base_inst : label is 11;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of xpm_fifo_base_inst : label is 11;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of xpm_fifo_base_inst : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of xpm_fifo_base_inst : label is 4;
  attribute XPM_MODULE of xpm_fifo_base_inst : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of xpm_fifo_base_inst : label is 3;
  attribute invalid : integer;
  attribute invalid of xpm_fifo_base_inst : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of xpm_fifo_base_inst : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of xpm_fifo_base_inst : label is 1;
begin
  almost_empty_axis <= \<const0>\;
  almost_full_axis <= \<const0>\;
  dbiterr_axis <= \<const0>\;
  m_axis_tvalid <= \^m_axis_tvalid\;
  prog_empty_axis <= \<const0>\;
  prog_full_axis <= \<const0>\;
  rd_data_count_axis(11) <= \<const0>\;
  rd_data_count_axis(10) <= \<const0>\;
  rd_data_count_axis(9) <= \<const0>\;
  rd_data_count_axis(8) <= \<const0>\;
  rd_data_count_axis(7) <= \<const0>\;
  rd_data_count_axis(6) <= \<const0>\;
  rd_data_count_axis(5) <= \<const0>\;
  rd_data_count_axis(4) <= \<const0>\;
  rd_data_count_axis(3) <= \<const0>\;
  rd_data_count_axis(2) <= \<const0>\;
  rd_data_count_axis(1) <= \<const0>\;
  rd_data_count_axis(0) <= \<const0>\;
  sbiterr_axis <= \<const0>\;
  wr_data_count_axis(11) <= \<const0>\;
  wr_data_count_axis(10) <= \<const0>\;
  wr_data_count_axis(9) <= \<const0>\;
  wr_data_count_axis(8) <= \<const0>\;
  wr_data_count_axis(7) <= \<const0>\;
  wr_data_count_axis(6) <= \<const0>\;
  wr_data_count_axis(5) <= \<const0>\;
  wr_data_count_axis(4) <= \<const0>\;
  wr_data_count_axis(3) <= \<const0>\;
  wr_data_count_axis(2) <= \<const0>\;
  wr_data_count_axis(1) <= \<const0>\;
  wr_data_count_axis(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gaxis_rst_sync.xpm_cdc_sync_rst_inst\: entity work.xpm_cdc_sync_rst
     port map (
      dest_clk => s_aclk,
      dest_rst => rst_axis,
      src_rst => \gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1_n_0\
    );
\gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_aresetn,
      O => \gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1_n_0\
    );
xpm_fifo_base_inst: entity work.xpm_fifo_base
     port map (
      almost_empty => NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED,
      data_valid => \^m_axis_tvalid\,
      dbiterr => NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED,
      din(13) => s_axis_tlast,
      din(12) => s_axis_tuser(0),
      din(11) => s_axis_tdest(0),
      din(10) => s_axis_tid(0),
      din(9) => s_axis_tkeep(0),
      din(8) => s_axis_tstrb(0),
      din(7 downto 0) => s_axis_tdata(7 downto 0),
      dout(13) => m_axis_tlast,
      dout(12) => m_axis_tuser(0),
      dout(11) => m_axis_tdest(0),
      dout(10) => m_axis_tid(0),
      dout(9) => m_axis_tkeep(0),
      dout(8) => m_axis_tstrb(0),
      dout(7 downto 0) => m_axis_tdata(7 downto 0),
      empty => NLW_xpm_fifo_base_inst_empty_UNCONNECTED,
      full => NLW_xpm_fifo_base_inst_full_UNCONNECTED,
      full_n => s_axis_tready,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => NLW_xpm_fifo_base_inst_overflow_UNCONNECTED,
      prog_empty => NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED,
      prog_full => NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED,
      rd_clk => '0',
      rd_data_count(11 downto 0) => NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED(11 downto 0),
      rd_en => xpm_fifo_base_inst_i_1_n_0,
      rd_rst_busy => NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED,
      rst => rst_axis,
      sbiterr => NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED,
      sleep => '0',
      underflow => NLW_xpm_fifo_base_inst_underflow_UNCONNECTED,
      wr_ack => NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED,
      wr_clk => s_aclk,
      wr_data_count(11 downto 0) => NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED(11 downto 0),
      wr_en => s_axis_tvalid,
      wr_rst_busy => NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED
    );
xpm_fifo_base_inst_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axis_tvalid\,
      I1 => m_axis_tready,
      O => xpm_fifo_base_inst_i_1_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \xpm_fifo_axis__xdcDup__1\ is
  port (
    s_aresetn : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    prog_full_axis : out STD_LOGIC;
    wr_data_count_axis : out STD_LOGIC_VECTOR ( 11 downto 0 );
    almost_full_axis : out STD_LOGIC;
    prog_empty_axis : out STD_LOGIC;
    rd_data_count_axis : out STD_LOGIC_VECTOR ( 11 downto 0 );
    almost_empty_axis : out STD_LOGIC;
    injectsbiterr_axis : in STD_LOGIC;
    injectdbiterr_axis : in STD_LOGIC;
    sbiterr_axis : out STD_LOGIC;
    dbiterr_axis : out STD_LOGIC
  );
  attribute AXIS_DATA_WIDTH : integer;
  attribute AXIS_DATA_WIDTH of \xpm_fifo_axis__xdcDup__1\ : entity is 14;
  attribute AXIS_FINAL_DATA_WIDTH : integer;
  attribute AXIS_FINAL_DATA_WIDTH of \xpm_fifo_axis__xdcDup__1\ : entity is 14;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \xpm_fifo_axis__xdcDup__1\ : entity is 0;
  attribute CDC_SYNC_STAGES : integer;
  attribute CDC_SYNC_STAGES of \xpm_fifo_axis__xdcDup__1\ : entity is 3;
  attribute CLOCKING_MODE : string;
  attribute CLOCKING_MODE of \xpm_fifo_axis__xdcDup__1\ : entity is "common_clock";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \xpm_fifo_axis__xdcDup__1\ : entity is "no_ecc";
  attribute EN_ADV_FEATURE_AXIS : string;
  attribute EN_ADV_FEATURE_AXIS of \xpm_fifo_axis__xdcDup__1\ : entity is "16'b0001000000000000";
  attribute EN_ADV_FEATURE_AXIS_INT : string;
  attribute EN_ADV_FEATURE_AXIS_INT of \xpm_fifo_axis__xdcDup__1\ : entity is "16'b0001000000000000";
  attribute EN_ALMOST_EMPTY_INT : string;
  attribute EN_ALMOST_EMPTY_INT of \xpm_fifo_axis__xdcDup__1\ : entity is "1'b0";
  attribute EN_ALMOST_FULL_INT : string;
  attribute EN_ALMOST_FULL_INT of \xpm_fifo_axis__xdcDup__1\ : entity is "1'b0";
  attribute EN_DATA_VALID_INT : string;
  attribute EN_DATA_VALID_INT of \xpm_fifo_axis__xdcDup__1\ : entity is "1'b1";
  attribute FIFO_DEPTH : integer;
  attribute FIFO_DEPTH of \xpm_fifo_axis__xdcDup__1\ : entity is 2048;
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of \xpm_fifo_axis__xdcDup__1\ : entity is "block";
  attribute LOG_DEPTH_AXIS : integer;
  attribute LOG_DEPTH_AXIS of \xpm_fifo_axis__xdcDup__1\ : entity is 11;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \xpm_fifo_axis__xdcDup__1\ : entity is "xpm_fifo_axis";
  attribute PACKET_FIFO : string;
  attribute PACKET_FIFO of \xpm_fifo_axis__xdcDup__1\ : entity is "false";
  attribute PKT_SIZE_LT8 : string;
  attribute PKT_SIZE_LT8 of \xpm_fifo_axis__xdcDup__1\ : entity is "1'b0";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \xpm_fifo_axis__xdcDup__1\ : entity is 5;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \xpm_fifo_axis__xdcDup__1\ : entity is 11;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \xpm_fifo_axis__xdcDup__1\ : entity is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \xpm_fifo_axis__xdcDup__1\ : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \xpm_fifo_axis__xdcDup__1\ : entity is 2;
  attribute P_PKT_MODE : integer;
  attribute P_PKT_MODE of \xpm_fifo_axis__xdcDup__1\ : entity is 0;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \xpm_fifo_axis__xdcDup__1\ : entity is 12;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \xpm_fifo_axis__xdcDup__1\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \xpm_fifo_axis__xdcDup__1\ : entity is 0;
  attribute TDATA_OFFSET : integer;
  attribute TDATA_OFFSET of \xpm_fifo_axis__xdcDup__1\ : entity is 8;
  attribute TDATA_WIDTH : integer;
  attribute TDATA_WIDTH of \xpm_fifo_axis__xdcDup__1\ : entity is 8;
  attribute TDEST_OFFSET : integer;
  attribute TDEST_OFFSET of \xpm_fifo_axis__xdcDup__1\ : entity is 12;
  attribute TDEST_WIDTH : integer;
  attribute TDEST_WIDTH of \xpm_fifo_axis__xdcDup__1\ : entity is 1;
  attribute TID_OFFSET : integer;
  attribute TID_OFFSET of \xpm_fifo_axis__xdcDup__1\ : entity is 11;
  attribute TID_WIDTH : integer;
  attribute TID_WIDTH of \xpm_fifo_axis__xdcDup__1\ : entity is 1;
  attribute TKEEP_OFFSET : integer;
  attribute TKEEP_OFFSET of \xpm_fifo_axis__xdcDup__1\ : entity is 10;
  attribute TSTRB_OFFSET : integer;
  attribute TSTRB_OFFSET of \xpm_fifo_axis__xdcDup__1\ : entity is 9;
  attribute TUSER_MAX_WIDTH : integer;
  attribute TUSER_MAX_WIDTH of \xpm_fifo_axis__xdcDup__1\ : entity is 4083;
  attribute TUSER_OFFSET : integer;
  attribute TUSER_OFFSET of \xpm_fifo_axis__xdcDup__1\ : entity is 13;
  attribute TUSER_WIDTH : integer;
  attribute TUSER_WIDTH of \xpm_fifo_axis__xdcDup__1\ : entity is 1;
  attribute USE_ADV_FEATURES : integer;
  attribute USE_ADV_FEATURES of \xpm_fifo_axis__xdcDup__1\ : entity is 825241648;
  attribute USE_ADV_FEATURES_INT : integer;
  attribute USE_ADV_FEATURES_INT of \xpm_fifo_axis__xdcDup__1\ : entity is 825241648;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \xpm_fifo_axis__xdcDup__1\ : entity is 12;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \xpm_fifo_axis__xdcDup__1\ : entity is "TRUE";
  attribute dont_touch : string;
  attribute dont_touch of \xpm_fifo_axis__xdcDup__1\ : entity is "true";
end \xpm_fifo_axis__xdcDup__1\;

architecture STRUCTURE of \xpm_fifo_axis__xdcDup__1\ is
  signal \<const0>\ : STD_LOGIC;
  signal \gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1_n_0\ : STD_LOGIC;
  signal \^m_axis_tvalid\ : STD_LOGIC;
  signal rst_axis : STD_LOGIC;
  signal xpm_fifo_base_inst_i_1_n_0 : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \gaxis_rst_sync.xpm_cdc_sync_rst_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gaxis_rst_sync.xpm_cdc_sync_rst_inst\ : label is 4;
  attribute INIT : string;
  attribute INIT of \gaxis_rst_sync.xpm_cdc_sync_rst_inst\ : label is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \gaxis_rst_sync.xpm_cdc_sync_rst_inst\ : label is 1;
  attribute SIM_ASSERT_CHK of \gaxis_rst_sync.xpm_cdc_sync_rst_inst\ : label is 0;
  attribute VERSION : integer;
  attribute VERSION of \gaxis_rst_sync.xpm_cdc_sync_rst_inst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gaxis_rst_sync.xpm_cdc_sync_rst_inst\ : label is "SYNC_RST";
  attribute XPM_MODULE of \gaxis_rst_sync.xpm_cdc_sync_rst_inst\ : label is "TRUE";
  attribute CASCADE_HEIGHT of xpm_fifo_base_inst : label is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of xpm_fifo_base_inst : label is 3;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of xpm_fifo_base_inst : label is 1;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of xpm_fifo_base_inst : label is "";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_fifo_base_inst : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of xpm_fifo_base_inst : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of xpm_fifo_base_inst : label is "16'b0001000000000000";
  attribute EN_AE : string;
  attribute EN_AE of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_OF : string;
  attribute EN_OF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_PE : string;
  attribute EN_PE of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_PF : string;
  attribute EN_PF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_RDC : string;
  attribute EN_RDC of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_UF : string;
  attribute EN_UF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_WACK : string;
  attribute EN_WACK of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of xpm_fifo_base_inst : label is "1'b0";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of xpm_fifo_base_inst : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of xpm_fifo_base_inst : label is 2;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of xpm_fifo_base_inst : label is 2;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of xpm_fifo_base_inst : label is 2048;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of xpm_fifo_base_inst : label is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of xpm_fifo_base_inst : label is 28672;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_base_inst : label is 2048;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of xpm_fifo_base_inst : label is 1;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of xpm_fifo_base_inst : label is "1'b1";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of xpm_fifo_base_inst : label is "soft";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of xpm_fifo_base_inst : label is 3;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of xpm_fifo_base_inst : label is 2043;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of xpm_fifo_base_inst : label is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of xpm_fifo_base_inst : label is 2043;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PROG_EMPTY_THRESH of xpm_fifo_base_inst : label is 5;
  attribute PROG_FULL_THRESH of xpm_fifo_base_inst : label is 11;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 12;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 12;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of xpm_fifo_base_inst : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of xpm_fifo_base_inst : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of xpm_fifo_base_inst : label is 11;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of xpm_fifo_base_inst : label is 14;
  attribute READ_MODE : integer;
  attribute READ_MODE of xpm_fifo_base_inst : label is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of xpm_fifo_base_inst : label is 1;
  attribute RELATED_CLOCKS of xpm_fifo_base_inst : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of xpm_fifo_base_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_fifo_base_inst : label is 0;
  attribute USE_ADV_FEATURES of xpm_fifo_base_inst : label is 825241648;
  attribute VERSION of xpm_fifo_base_inst : label is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of xpm_fifo_base_inst : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of xpm_fifo_base_inst : label is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of xpm_fifo_base_inst : label is 14;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 12;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 12;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of xpm_fifo_base_inst : label is 11;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of xpm_fifo_base_inst : label is 11;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of xpm_fifo_base_inst : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of xpm_fifo_base_inst : label is 4;
  attribute XPM_MODULE of xpm_fifo_base_inst : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of xpm_fifo_base_inst : label is 3;
  attribute invalid : integer;
  attribute invalid of xpm_fifo_base_inst : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of xpm_fifo_base_inst : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of xpm_fifo_base_inst : label is 1;
begin
  almost_empty_axis <= \<const0>\;
  almost_full_axis <= \<const0>\;
  dbiterr_axis <= \<const0>\;
  m_axis_tvalid <= \^m_axis_tvalid\;
  prog_empty_axis <= \<const0>\;
  prog_full_axis <= \<const0>\;
  rd_data_count_axis(11) <= \<const0>\;
  rd_data_count_axis(10) <= \<const0>\;
  rd_data_count_axis(9) <= \<const0>\;
  rd_data_count_axis(8) <= \<const0>\;
  rd_data_count_axis(7) <= \<const0>\;
  rd_data_count_axis(6) <= \<const0>\;
  rd_data_count_axis(5) <= \<const0>\;
  rd_data_count_axis(4) <= \<const0>\;
  rd_data_count_axis(3) <= \<const0>\;
  rd_data_count_axis(2) <= \<const0>\;
  rd_data_count_axis(1) <= \<const0>\;
  rd_data_count_axis(0) <= \<const0>\;
  sbiterr_axis <= \<const0>\;
  wr_data_count_axis(11) <= \<const0>\;
  wr_data_count_axis(10) <= \<const0>\;
  wr_data_count_axis(9) <= \<const0>\;
  wr_data_count_axis(8) <= \<const0>\;
  wr_data_count_axis(7) <= \<const0>\;
  wr_data_count_axis(6) <= \<const0>\;
  wr_data_count_axis(5) <= \<const0>\;
  wr_data_count_axis(4) <= \<const0>\;
  wr_data_count_axis(3) <= \<const0>\;
  wr_data_count_axis(2) <= \<const0>\;
  wr_data_count_axis(1) <= \<const0>\;
  wr_data_count_axis(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gaxis_rst_sync.xpm_cdc_sync_rst_inst\: entity work.\xpm_cdc_sync_rst__5\
     port map (
      dest_clk => s_aclk,
      dest_rst => rst_axis,
      src_rst => \gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1_n_0\
    );
\gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_aresetn,
      O => \gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1_n_0\
    );
xpm_fifo_base_inst: entity work.\xpm_fifo_base__5\
     port map (
      almost_empty => NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED,
      data_valid => \^m_axis_tvalid\,
      dbiterr => NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED,
      din(13) => s_axis_tlast,
      din(12) => s_axis_tuser(0),
      din(11) => s_axis_tdest(0),
      din(10) => s_axis_tid(0),
      din(9) => s_axis_tkeep(0),
      din(8) => s_axis_tstrb(0),
      din(7 downto 0) => s_axis_tdata(7 downto 0),
      dout(13) => m_axis_tlast,
      dout(12) => m_axis_tuser(0),
      dout(11) => m_axis_tdest(0),
      dout(10) => m_axis_tid(0),
      dout(9) => m_axis_tkeep(0),
      dout(8) => m_axis_tstrb(0),
      dout(7 downto 0) => m_axis_tdata(7 downto 0),
      empty => NLW_xpm_fifo_base_inst_empty_UNCONNECTED,
      full => NLW_xpm_fifo_base_inst_full_UNCONNECTED,
      full_n => s_axis_tready,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => NLW_xpm_fifo_base_inst_overflow_UNCONNECTED,
      prog_empty => NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED,
      prog_full => NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED,
      rd_clk => '0',
      rd_data_count(11 downto 0) => NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED(11 downto 0),
      rd_en => xpm_fifo_base_inst_i_1_n_0,
      rd_rst_busy => NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED,
      rst => rst_axis,
      sbiterr => NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED,
      sleep => '0',
      underflow => NLW_xpm_fifo_base_inst_underflow_UNCONNECTED,
      wr_ack => NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED,
      wr_clk => s_aclk,
      wr_data_count(11 downto 0) => NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED(11 downto 0),
      wr_en => s_axis_tvalid,
      wr_rst_busy => NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED
    );
xpm_fifo_base_inst_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axis_tvalid\,
      I1 => m_axis_tready,
      O => xpm_fifo_base_inst_i_1_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \xpm_fifo_axis__xdcDup__2\ is
  port (
    s_aresetn : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    prog_full_axis : out STD_LOGIC;
    wr_data_count_axis : out STD_LOGIC_VECTOR ( 11 downto 0 );
    almost_full_axis : out STD_LOGIC;
    prog_empty_axis : out STD_LOGIC;
    rd_data_count_axis : out STD_LOGIC_VECTOR ( 11 downto 0 );
    almost_empty_axis : out STD_LOGIC;
    injectsbiterr_axis : in STD_LOGIC;
    injectdbiterr_axis : in STD_LOGIC;
    sbiterr_axis : out STD_LOGIC;
    dbiterr_axis : out STD_LOGIC
  );
  attribute AXIS_DATA_WIDTH : integer;
  attribute AXIS_DATA_WIDTH of \xpm_fifo_axis__xdcDup__2\ : entity is 14;
  attribute AXIS_FINAL_DATA_WIDTH : integer;
  attribute AXIS_FINAL_DATA_WIDTH of \xpm_fifo_axis__xdcDup__2\ : entity is 14;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \xpm_fifo_axis__xdcDup__2\ : entity is 0;
  attribute CDC_SYNC_STAGES : integer;
  attribute CDC_SYNC_STAGES of \xpm_fifo_axis__xdcDup__2\ : entity is 3;
  attribute CLOCKING_MODE : string;
  attribute CLOCKING_MODE of \xpm_fifo_axis__xdcDup__2\ : entity is "common_clock";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \xpm_fifo_axis__xdcDup__2\ : entity is "no_ecc";
  attribute EN_ADV_FEATURE_AXIS : string;
  attribute EN_ADV_FEATURE_AXIS of \xpm_fifo_axis__xdcDup__2\ : entity is "16'b0001000000000000";
  attribute EN_ADV_FEATURE_AXIS_INT : string;
  attribute EN_ADV_FEATURE_AXIS_INT of \xpm_fifo_axis__xdcDup__2\ : entity is "16'b0001000000000000";
  attribute EN_ALMOST_EMPTY_INT : string;
  attribute EN_ALMOST_EMPTY_INT of \xpm_fifo_axis__xdcDup__2\ : entity is "1'b0";
  attribute EN_ALMOST_FULL_INT : string;
  attribute EN_ALMOST_FULL_INT of \xpm_fifo_axis__xdcDup__2\ : entity is "1'b0";
  attribute EN_DATA_VALID_INT : string;
  attribute EN_DATA_VALID_INT of \xpm_fifo_axis__xdcDup__2\ : entity is "1'b1";
  attribute FIFO_DEPTH : integer;
  attribute FIFO_DEPTH of \xpm_fifo_axis__xdcDup__2\ : entity is 2048;
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of \xpm_fifo_axis__xdcDup__2\ : entity is "block";
  attribute LOG_DEPTH_AXIS : integer;
  attribute LOG_DEPTH_AXIS of \xpm_fifo_axis__xdcDup__2\ : entity is 11;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \xpm_fifo_axis__xdcDup__2\ : entity is "xpm_fifo_axis";
  attribute PACKET_FIFO : string;
  attribute PACKET_FIFO of \xpm_fifo_axis__xdcDup__2\ : entity is "false";
  attribute PKT_SIZE_LT8 : string;
  attribute PKT_SIZE_LT8 of \xpm_fifo_axis__xdcDup__2\ : entity is "1'b0";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \xpm_fifo_axis__xdcDup__2\ : entity is 5;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \xpm_fifo_axis__xdcDup__2\ : entity is 11;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \xpm_fifo_axis__xdcDup__2\ : entity is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \xpm_fifo_axis__xdcDup__2\ : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \xpm_fifo_axis__xdcDup__2\ : entity is 2;
  attribute P_PKT_MODE : integer;
  attribute P_PKT_MODE of \xpm_fifo_axis__xdcDup__2\ : entity is 0;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \xpm_fifo_axis__xdcDup__2\ : entity is 12;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \xpm_fifo_axis__xdcDup__2\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \xpm_fifo_axis__xdcDup__2\ : entity is 0;
  attribute TDATA_OFFSET : integer;
  attribute TDATA_OFFSET of \xpm_fifo_axis__xdcDup__2\ : entity is 8;
  attribute TDATA_WIDTH : integer;
  attribute TDATA_WIDTH of \xpm_fifo_axis__xdcDup__2\ : entity is 8;
  attribute TDEST_OFFSET : integer;
  attribute TDEST_OFFSET of \xpm_fifo_axis__xdcDup__2\ : entity is 12;
  attribute TDEST_WIDTH : integer;
  attribute TDEST_WIDTH of \xpm_fifo_axis__xdcDup__2\ : entity is 1;
  attribute TID_OFFSET : integer;
  attribute TID_OFFSET of \xpm_fifo_axis__xdcDup__2\ : entity is 11;
  attribute TID_WIDTH : integer;
  attribute TID_WIDTH of \xpm_fifo_axis__xdcDup__2\ : entity is 1;
  attribute TKEEP_OFFSET : integer;
  attribute TKEEP_OFFSET of \xpm_fifo_axis__xdcDup__2\ : entity is 10;
  attribute TSTRB_OFFSET : integer;
  attribute TSTRB_OFFSET of \xpm_fifo_axis__xdcDup__2\ : entity is 9;
  attribute TUSER_MAX_WIDTH : integer;
  attribute TUSER_MAX_WIDTH of \xpm_fifo_axis__xdcDup__2\ : entity is 4083;
  attribute TUSER_OFFSET : integer;
  attribute TUSER_OFFSET of \xpm_fifo_axis__xdcDup__2\ : entity is 13;
  attribute TUSER_WIDTH : integer;
  attribute TUSER_WIDTH of \xpm_fifo_axis__xdcDup__2\ : entity is 1;
  attribute USE_ADV_FEATURES : integer;
  attribute USE_ADV_FEATURES of \xpm_fifo_axis__xdcDup__2\ : entity is 825241648;
  attribute USE_ADV_FEATURES_INT : integer;
  attribute USE_ADV_FEATURES_INT of \xpm_fifo_axis__xdcDup__2\ : entity is 825241648;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \xpm_fifo_axis__xdcDup__2\ : entity is 12;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \xpm_fifo_axis__xdcDup__2\ : entity is "TRUE";
  attribute dont_touch : string;
  attribute dont_touch of \xpm_fifo_axis__xdcDup__2\ : entity is "true";
end \xpm_fifo_axis__xdcDup__2\;

architecture STRUCTURE of \xpm_fifo_axis__xdcDup__2\ is
  signal \<const0>\ : STD_LOGIC;
  signal \gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1_n_0\ : STD_LOGIC;
  signal \^m_axis_tvalid\ : STD_LOGIC;
  signal rst_axis : STD_LOGIC;
  signal xpm_fifo_base_inst_i_1_n_0 : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \gaxis_rst_sync.xpm_cdc_sync_rst_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gaxis_rst_sync.xpm_cdc_sync_rst_inst\ : label is 4;
  attribute INIT : string;
  attribute INIT of \gaxis_rst_sync.xpm_cdc_sync_rst_inst\ : label is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \gaxis_rst_sync.xpm_cdc_sync_rst_inst\ : label is 1;
  attribute SIM_ASSERT_CHK of \gaxis_rst_sync.xpm_cdc_sync_rst_inst\ : label is 0;
  attribute VERSION : integer;
  attribute VERSION of \gaxis_rst_sync.xpm_cdc_sync_rst_inst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gaxis_rst_sync.xpm_cdc_sync_rst_inst\ : label is "SYNC_RST";
  attribute XPM_MODULE of \gaxis_rst_sync.xpm_cdc_sync_rst_inst\ : label is "TRUE";
  attribute CASCADE_HEIGHT of xpm_fifo_base_inst : label is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of xpm_fifo_base_inst : label is 3;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of xpm_fifo_base_inst : label is 1;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of xpm_fifo_base_inst : label is "";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_fifo_base_inst : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of xpm_fifo_base_inst : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of xpm_fifo_base_inst : label is "16'b0001000000000000";
  attribute EN_AE : string;
  attribute EN_AE of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_OF : string;
  attribute EN_OF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_PE : string;
  attribute EN_PE of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_PF : string;
  attribute EN_PF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_RDC : string;
  attribute EN_RDC of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_UF : string;
  attribute EN_UF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_WACK : string;
  attribute EN_WACK of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of xpm_fifo_base_inst : label is "1'b0";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of xpm_fifo_base_inst : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of xpm_fifo_base_inst : label is 2;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of xpm_fifo_base_inst : label is 2;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of xpm_fifo_base_inst : label is 2048;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of xpm_fifo_base_inst : label is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of xpm_fifo_base_inst : label is 28672;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_base_inst : label is 2048;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of xpm_fifo_base_inst : label is 1;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of xpm_fifo_base_inst : label is "1'b1";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of xpm_fifo_base_inst : label is "soft";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of xpm_fifo_base_inst : label is 3;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of xpm_fifo_base_inst : label is 2043;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of xpm_fifo_base_inst : label is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of xpm_fifo_base_inst : label is 2043;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PROG_EMPTY_THRESH of xpm_fifo_base_inst : label is 5;
  attribute PROG_FULL_THRESH of xpm_fifo_base_inst : label is 11;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 12;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 12;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of xpm_fifo_base_inst : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of xpm_fifo_base_inst : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of xpm_fifo_base_inst : label is 11;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of xpm_fifo_base_inst : label is 14;
  attribute READ_MODE : integer;
  attribute READ_MODE of xpm_fifo_base_inst : label is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of xpm_fifo_base_inst : label is 1;
  attribute RELATED_CLOCKS of xpm_fifo_base_inst : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of xpm_fifo_base_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_fifo_base_inst : label is 0;
  attribute USE_ADV_FEATURES of xpm_fifo_base_inst : label is 825241648;
  attribute VERSION of xpm_fifo_base_inst : label is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of xpm_fifo_base_inst : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of xpm_fifo_base_inst : label is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of xpm_fifo_base_inst : label is 14;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 12;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 12;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of xpm_fifo_base_inst : label is 11;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of xpm_fifo_base_inst : label is 11;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of xpm_fifo_base_inst : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of xpm_fifo_base_inst : label is 4;
  attribute XPM_MODULE of xpm_fifo_base_inst : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of xpm_fifo_base_inst : label is 3;
  attribute invalid : integer;
  attribute invalid of xpm_fifo_base_inst : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of xpm_fifo_base_inst : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of xpm_fifo_base_inst : label is 1;
begin
  almost_empty_axis <= \<const0>\;
  almost_full_axis <= \<const0>\;
  dbiterr_axis <= \<const0>\;
  m_axis_tvalid <= \^m_axis_tvalid\;
  prog_empty_axis <= \<const0>\;
  prog_full_axis <= \<const0>\;
  rd_data_count_axis(11) <= \<const0>\;
  rd_data_count_axis(10) <= \<const0>\;
  rd_data_count_axis(9) <= \<const0>\;
  rd_data_count_axis(8) <= \<const0>\;
  rd_data_count_axis(7) <= \<const0>\;
  rd_data_count_axis(6) <= \<const0>\;
  rd_data_count_axis(5) <= \<const0>\;
  rd_data_count_axis(4) <= \<const0>\;
  rd_data_count_axis(3) <= \<const0>\;
  rd_data_count_axis(2) <= \<const0>\;
  rd_data_count_axis(1) <= \<const0>\;
  rd_data_count_axis(0) <= \<const0>\;
  sbiterr_axis <= \<const0>\;
  wr_data_count_axis(11) <= \<const0>\;
  wr_data_count_axis(10) <= \<const0>\;
  wr_data_count_axis(9) <= \<const0>\;
  wr_data_count_axis(8) <= \<const0>\;
  wr_data_count_axis(7) <= \<const0>\;
  wr_data_count_axis(6) <= \<const0>\;
  wr_data_count_axis(5) <= \<const0>\;
  wr_data_count_axis(4) <= \<const0>\;
  wr_data_count_axis(3) <= \<const0>\;
  wr_data_count_axis(2) <= \<const0>\;
  wr_data_count_axis(1) <= \<const0>\;
  wr_data_count_axis(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gaxis_rst_sync.xpm_cdc_sync_rst_inst\: entity work.\xpm_cdc_sync_rst__6\
     port map (
      dest_clk => s_aclk,
      dest_rst => rst_axis,
      src_rst => \gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1_n_0\
    );
\gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_aresetn,
      O => \gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1_n_0\
    );
xpm_fifo_base_inst: entity work.\xpm_fifo_base__6\
     port map (
      almost_empty => NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED,
      data_valid => \^m_axis_tvalid\,
      dbiterr => NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED,
      din(13) => s_axis_tlast,
      din(12) => s_axis_tuser(0),
      din(11) => s_axis_tdest(0),
      din(10) => s_axis_tid(0),
      din(9) => s_axis_tkeep(0),
      din(8) => s_axis_tstrb(0),
      din(7 downto 0) => s_axis_tdata(7 downto 0),
      dout(13) => m_axis_tlast,
      dout(12) => m_axis_tuser(0),
      dout(11) => m_axis_tdest(0),
      dout(10) => m_axis_tid(0),
      dout(9) => m_axis_tkeep(0),
      dout(8) => m_axis_tstrb(0),
      dout(7 downto 0) => m_axis_tdata(7 downto 0),
      empty => NLW_xpm_fifo_base_inst_empty_UNCONNECTED,
      full => NLW_xpm_fifo_base_inst_full_UNCONNECTED,
      full_n => s_axis_tready,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => NLW_xpm_fifo_base_inst_overflow_UNCONNECTED,
      prog_empty => NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED,
      prog_full => NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED,
      rd_clk => '0',
      rd_data_count(11 downto 0) => NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED(11 downto 0),
      rd_en => xpm_fifo_base_inst_i_1_n_0,
      rd_rst_busy => NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED,
      rst => rst_axis,
      sbiterr => NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED,
      sleep => '0',
      underflow => NLW_xpm_fifo_base_inst_underflow_UNCONNECTED,
      wr_ack => NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED,
      wr_clk => s_aclk,
      wr_data_count(11 downto 0) => NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED(11 downto 0),
      wr_en => s_axis_tvalid,
      wr_rst_busy => NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED
    );
xpm_fifo_base_inst_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axis_tvalid\,
      I1 => m_axis_tready,
      O => xpm_fifo_base_inst_i_1_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \xpm_fifo_axis__xdcDup__3\ is
  port (
    s_aresetn : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    prog_full_axis : out STD_LOGIC;
    wr_data_count_axis : out STD_LOGIC_VECTOR ( 11 downto 0 );
    almost_full_axis : out STD_LOGIC;
    prog_empty_axis : out STD_LOGIC;
    rd_data_count_axis : out STD_LOGIC_VECTOR ( 11 downto 0 );
    almost_empty_axis : out STD_LOGIC;
    injectsbiterr_axis : in STD_LOGIC;
    injectdbiterr_axis : in STD_LOGIC;
    sbiterr_axis : out STD_LOGIC;
    dbiterr_axis : out STD_LOGIC
  );
  attribute AXIS_DATA_WIDTH : integer;
  attribute AXIS_DATA_WIDTH of \xpm_fifo_axis__xdcDup__3\ : entity is 14;
  attribute AXIS_FINAL_DATA_WIDTH : integer;
  attribute AXIS_FINAL_DATA_WIDTH of \xpm_fifo_axis__xdcDup__3\ : entity is 14;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \xpm_fifo_axis__xdcDup__3\ : entity is 0;
  attribute CDC_SYNC_STAGES : integer;
  attribute CDC_SYNC_STAGES of \xpm_fifo_axis__xdcDup__3\ : entity is 3;
  attribute CLOCKING_MODE : string;
  attribute CLOCKING_MODE of \xpm_fifo_axis__xdcDup__3\ : entity is "common_clock";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \xpm_fifo_axis__xdcDup__3\ : entity is "no_ecc";
  attribute EN_ADV_FEATURE_AXIS : string;
  attribute EN_ADV_FEATURE_AXIS of \xpm_fifo_axis__xdcDup__3\ : entity is "16'b0001000000000000";
  attribute EN_ADV_FEATURE_AXIS_INT : string;
  attribute EN_ADV_FEATURE_AXIS_INT of \xpm_fifo_axis__xdcDup__3\ : entity is "16'b0001000000000000";
  attribute EN_ALMOST_EMPTY_INT : string;
  attribute EN_ALMOST_EMPTY_INT of \xpm_fifo_axis__xdcDup__3\ : entity is "1'b0";
  attribute EN_ALMOST_FULL_INT : string;
  attribute EN_ALMOST_FULL_INT of \xpm_fifo_axis__xdcDup__3\ : entity is "1'b0";
  attribute EN_DATA_VALID_INT : string;
  attribute EN_DATA_VALID_INT of \xpm_fifo_axis__xdcDup__3\ : entity is "1'b1";
  attribute FIFO_DEPTH : integer;
  attribute FIFO_DEPTH of \xpm_fifo_axis__xdcDup__3\ : entity is 2048;
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of \xpm_fifo_axis__xdcDup__3\ : entity is "block";
  attribute LOG_DEPTH_AXIS : integer;
  attribute LOG_DEPTH_AXIS of \xpm_fifo_axis__xdcDup__3\ : entity is 11;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \xpm_fifo_axis__xdcDup__3\ : entity is "xpm_fifo_axis";
  attribute PACKET_FIFO : string;
  attribute PACKET_FIFO of \xpm_fifo_axis__xdcDup__3\ : entity is "false";
  attribute PKT_SIZE_LT8 : string;
  attribute PKT_SIZE_LT8 of \xpm_fifo_axis__xdcDup__3\ : entity is "1'b0";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \xpm_fifo_axis__xdcDup__3\ : entity is 5;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \xpm_fifo_axis__xdcDup__3\ : entity is 11;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \xpm_fifo_axis__xdcDup__3\ : entity is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \xpm_fifo_axis__xdcDup__3\ : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \xpm_fifo_axis__xdcDup__3\ : entity is 2;
  attribute P_PKT_MODE : integer;
  attribute P_PKT_MODE of \xpm_fifo_axis__xdcDup__3\ : entity is 0;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \xpm_fifo_axis__xdcDup__3\ : entity is 12;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \xpm_fifo_axis__xdcDup__3\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \xpm_fifo_axis__xdcDup__3\ : entity is 0;
  attribute TDATA_OFFSET : integer;
  attribute TDATA_OFFSET of \xpm_fifo_axis__xdcDup__3\ : entity is 8;
  attribute TDATA_WIDTH : integer;
  attribute TDATA_WIDTH of \xpm_fifo_axis__xdcDup__3\ : entity is 8;
  attribute TDEST_OFFSET : integer;
  attribute TDEST_OFFSET of \xpm_fifo_axis__xdcDup__3\ : entity is 12;
  attribute TDEST_WIDTH : integer;
  attribute TDEST_WIDTH of \xpm_fifo_axis__xdcDup__3\ : entity is 1;
  attribute TID_OFFSET : integer;
  attribute TID_OFFSET of \xpm_fifo_axis__xdcDup__3\ : entity is 11;
  attribute TID_WIDTH : integer;
  attribute TID_WIDTH of \xpm_fifo_axis__xdcDup__3\ : entity is 1;
  attribute TKEEP_OFFSET : integer;
  attribute TKEEP_OFFSET of \xpm_fifo_axis__xdcDup__3\ : entity is 10;
  attribute TSTRB_OFFSET : integer;
  attribute TSTRB_OFFSET of \xpm_fifo_axis__xdcDup__3\ : entity is 9;
  attribute TUSER_MAX_WIDTH : integer;
  attribute TUSER_MAX_WIDTH of \xpm_fifo_axis__xdcDup__3\ : entity is 4083;
  attribute TUSER_OFFSET : integer;
  attribute TUSER_OFFSET of \xpm_fifo_axis__xdcDup__3\ : entity is 13;
  attribute TUSER_WIDTH : integer;
  attribute TUSER_WIDTH of \xpm_fifo_axis__xdcDup__3\ : entity is 1;
  attribute USE_ADV_FEATURES : integer;
  attribute USE_ADV_FEATURES of \xpm_fifo_axis__xdcDup__3\ : entity is 825241648;
  attribute USE_ADV_FEATURES_INT : integer;
  attribute USE_ADV_FEATURES_INT of \xpm_fifo_axis__xdcDup__3\ : entity is 825241648;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \xpm_fifo_axis__xdcDup__3\ : entity is 12;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \xpm_fifo_axis__xdcDup__3\ : entity is "TRUE";
  attribute dont_touch : string;
  attribute dont_touch of \xpm_fifo_axis__xdcDup__3\ : entity is "true";
end \xpm_fifo_axis__xdcDup__3\;

architecture STRUCTURE of \xpm_fifo_axis__xdcDup__3\ is
  signal \<const0>\ : STD_LOGIC;
  signal \gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1_n_0\ : STD_LOGIC;
  signal \^m_axis_tvalid\ : STD_LOGIC;
  signal rst_axis : STD_LOGIC;
  signal xpm_fifo_base_inst_i_1_n_0 : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \gaxis_rst_sync.xpm_cdc_sync_rst_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gaxis_rst_sync.xpm_cdc_sync_rst_inst\ : label is 4;
  attribute INIT : string;
  attribute INIT of \gaxis_rst_sync.xpm_cdc_sync_rst_inst\ : label is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \gaxis_rst_sync.xpm_cdc_sync_rst_inst\ : label is 1;
  attribute SIM_ASSERT_CHK of \gaxis_rst_sync.xpm_cdc_sync_rst_inst\ : label is 0;
  attribute VERSION : integer;
  attribute VERSION of \gaxis_rst_sync.xpm_cdc_sync_rst_inst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gaxis_rst_sync.xpm_cdc_sync_rst_inst\ : label is "SYNC_RST";
  attribute XPM_MODULE of \gaxis_rst_sync.xpm_cdc_sync_rst_inst\ : label is "TRUE";
  attribute CASCADE_HEIGHT of xpm_fifo_base_inst : label is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of xpm_fifo_base_inst : label is 3;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of xpm_fifo_base_inst : label is 1;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of xpm_fifo_base_inst : label is "";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_fifo_base_inst : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of xpm_fifo_base_inst : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of xpm_fifo_base_inst : label is "16'b0001000000000000";
  attribute EN_AE : string;
  attribute EN_AE of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_OF : string;
  attribute EN_OF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_PE : string;
  attribute EN_PE of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_PF : string;
  attribute EN_PF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_RDC : string;
  attribute EN_RDC of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_UF : string;
  attribute EN_UF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_WACK : string;
  attribute EN_WACK of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of xpm_fifo_base_inst : label is "1'b0";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of xpm_fifo_base_inst : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of xpm_fifo_base_inst : label is 2;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of xpm_fifo_base_inst : label is 2;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of xpm_fifo_base_inst : label is 2048;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of xpm_fifo_base_inst : label is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of xpm_fifo_base_inst : label is 28672;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_base_inst : label is 2048;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of xpm_fifo_base_inst : label is 1;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of xpm_fifo_base_inst : label is "1'b1";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of xpm_fifo_base_inst : label is "soft";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of xpm_fifo_base_inst : label is 3;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of xpm_fifo_base_inst : label is 2043;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of xpm_fifo_base_inst : label is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of xpm_fifo_base_inst : label is 2043;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PROG_EMPTY_THRESH of xpm_fifo_base_inst : label is 5;
  attribute PROG_FULL_THRESH of xpm_fifo_base_inst : label is 11;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 12;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 12;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of xpm_fifo_base_inst : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of xpm_fifo_base_inst : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of xpm_fifo_base_inst : label is 11;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of xpm_fifo_base_inst : label is 14;
  attribute READ_MODE : integer;
  attribute READ_MODE of xpm_fifo_base_inst : label is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of xpm_fifo_base_inst : label is 1;
  attribute RELATED_CLOCKS of xpm_fifo_base_inst : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of xpm_fifo_base_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_fifo_base_inst : label is 0;
  attribute USE_ADV_FEATURES of xpm_fifo_base_inst : label is 825241648;
  attribute VERSION of xpm_fifo_base_inst : label is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of xpm_fifo_base_inst : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of xpm_fifo_base_inst : label is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of xpm_fifo_base_inst : label is 14;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 12;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 12;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of xpm_fifo_base_inst : label is 11;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of xpm_fifo_base_inst : label is 11;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of xpm_fifo_base_inst : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of xpm_fifo_base_inst : label is 4;
  attribute XPM_MODULE of xpm_fifo_base_inst : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of xpm_fifo_base_inst : label is 3;
  attribute invalid : integer;
  attribute invalid of xpm_fifo_base_inst : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of xpm_fifo_base_inst : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of xpm_fifo_base_inst : label is 1;
begin
  almost_empty_axis <= \<const0>\;
  almost_full_axis <= \<const0>\;
  dbiterr_axis <= \<const0>\;
  m_axis_tvalid <= \^m_axis_tvalid\;
  prog_empty_axis <= \<const0>\;
  prog_full_axis <= \<const0>\;
  rd_data_count_axis(11) <= \<const0>\;
  rd_data_count_axis(10) <= \<const0>\;
  rd_data_count_axis(9) <= \<const0>\;
  rd_data_count_axis(8) <= \<const0>\;
  rd_data_count_axis(7) <= \<const0>\;
  rd_data_count_axis(6) <= \<const0>\;
  rd_data_count_axis(5) <= \<const0>\;
  rd_data_count_axis(4) <= \<const0>\;
  rd_data_count_axis(3) <= \<const0>\;
  rd_data_count_axis(2) <= \<const0>\;
  rd_data_count_axis(1) <= \<const0>\;
  rd_data_count_axis(0) <= \<const0>\;
  sbiterr_axis <= \<const0>\;
  wr_data_count_axis(11) <= \<const0>\;
  wr_data_count_axis(10) <= \<const0>\;
  wr_data_count_axis(9) <= \<const0>\;
  wr_data_count_axis(8) <= \<const0>\;
  wr_data_count_axis(7) <= \<const0>\;
  wr_data_count_axis(6) <= \<const0>\;
  wr_data_count_axis(5) <= \<const0>\;
  wr_data_count_axis(4) <= \<const0>\;
  wr_data_count_axis(3) <= \<const0>\;
  wr_data_count_axis(2) <= \<const0>\;
  wr_data_count_axis(1) <= \<const0>\;
  wr_data_count_axis(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gaxis_rst_sync.xpm_cdc_sync_rst_inst\: entity work.\xpm_cdc_sync_rst__7\
     port map (
      dest_clk => s_aclk,
      dest_rst => rst_axis,
      src_rst => \gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1_n_0\
    );
\gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_aresetn,
      O => \gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1_n_0\
    );
xpm_fifo_base_inst: entity work.\xpm_fifo_base__7\
     port map (
      almost_empty => NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED,
      data_valid => \^m_axis_tvalid\,
      dbiterr => NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED,
      din(13) => s_axis_tlast,
      din(12) => s_axis_tuser(0),
      din(11) => s_axis_tdest(0),
      din(10) => s_axis_tid(0),
      din(9) => s_axis_tkeep(0),
      din(8) => s_axis_tstrb(0),
      din(7 downto 0) => s_axis_tdata(7 downto 0),
      dout(13) => m_axis_tlast,
      dout(12) => m_axis_tuser(0),
      dout(11) => m_axis_tdest(0),
      dout(10) => m_axis_tid(0),
      dout(9) => m_axis_tkeep(0),
      dout(8) => m_axis_tstrb(0),
      dout(7 downto 0) => m_axis_tdata(7 downto 0),
      empty => NLW_xpm_fifo_base_inst_empty_UNCONNECTED,
      full => NLW_xpm_fifo_base_inst_full_UNCONNECTED,
      full_n => s_axis_tready,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => NLW_xpm_fifo_base_inst_overflow_UNCONNECTED,
      prog_empty => NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED,
      prog_full => NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED,
      rd_clk => '0',
      rd_data_count(11 downto 0) => NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED(11 downto 0),
      rd_en => xpm_fifo_base_inst_i_1_n_0,
      rd_rst_busy => NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED,
      rst => rst_axis,
      sbiterr => NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED,
      sleep => '0',
      underflow => NLW_xpm_fifo_base_inst_underflow_UNCONNECTED,
      wr_ack => NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED,
      wr_clk => s_aclk,
      wr_data_count(11 downto 0) => NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED(11 downto 0),
      wr_en => s_axis_tvalid,
      wr_rst_busy => NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED
    );
xpm_fifo_base_inst_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axis_tvalid\,
      I1 => m_axis_tready,
      O => xpm_fifo_base_inst_i_1_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \xpm_fifo_axis__xdcDup__4\ is
  port (
    s_aresetn : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    prog_full_axis : out STD_LOGIC;
    wr_data_count_axis : out STD_LOGIC_VECTOR ( 11 downto 0 );
    almost_full_axis : out STD_LOGIC;
    prog_empty_axis : out STD_LOGIC;
    rd_data_count_axis : out STD_LOGIC_VECTOR ( 11 downto 0 );
    almost_empty_axis : out STD_LOGIC;
    injectsbiterr_axis : in STD_LOGIC;
    injectdbiterr_axis : in STD_LOGIC;
    sbiterr_axis : out STD_LOGIC;
    dbiterr_axis : out STD_LOGIC
  );
  attribute AXIS_DATA_WIDTH : integer;
  attribute AXIS_DATA_WIDTH of \xpm_fifo_axis__xdcDup__4\ : entity is 14;
  attribute AXIS_FINAL_DATA_WIDTH : integer;
  attribute AXIS_FINAL_DATA_WIDTH of \xpm_fifo_axis__xdcDup__4\ : entity is 14;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \xpm_fifo_axis__xdcDup__4\ : entity is 0;
  attribute CDC_SYNC_STAGES : integer;
  attribute CDC_SYNC_STAGES of \xpm_fifo_axis__xdcDup__4\ : entity is 3;
  attribute CLOCKING_MODE : string;
  attribute CLOCKING_MODE of \xpm_fifo_axis__xdcDup__4\ : entity is "common_clock";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \xpm_fifo_axis__xdcDup__4\ : entity is "no_ecc";
  attribute EN_ADV_FEATURE_AXIS : string;
  attribute EN_ADV_FEATURE_AXIS of \xpm_fifo_axis__xdcDup__4\ : entity is "16'b0001000000000000";
  attribute EN_ADV_FEATURE_AXIS_INT : string;
  attribute EN_ADV_FEATURE_AXIS_INT of \xpm_fifo_axis__xdcDup__4\ : entity is "16'b0001000000000000";
  attribute EN_ALMOST_EMPTY_INT : string;
  attribute EN_ALMOST_EMPTY_INT of \xpm_fifo_axis__xdcDup__4\ : entity is "1'b0";
  attribute EN_ALMOST_FULL_INT : string;
  attribute EN_ALMOST_FULL_INT of \xpm_fifo_axis__xdcDup__4\ : entity is "1'b0";
  attribute EN_DATA_VALID_INT : string;
  attribute EN_DATA_VALID_INT of \xpm_fifo_axis__xdcDup__4\ : entity is "1'b1";
  attribute FIFO_DEPTH : integer;
  attribute FIFO_DEPTH of \xpm_fifo_axis__xdcDup__4\ : entity is 2048;
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of \xpm_fifo_axis__xdcDup__4\ : entity is "block";
  attribute LOG_DEPTH_AXIS : integer;
  attribute LOG_DEPTH_AXIS of \xpm_fifo_axis__xdcDup__4\ : entity is 11;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \xpm_fifo_axis__xdcDup__4\ : entity is "xpm_fifo_axis";
  attribute PACKET_FIFO : string;
  attribute PACKET_FIFO of \xpm_fifo_axis__xdcDup__4\ : entity is "false";
  attribute PKT_SIZE_LT8 : string;
  attribute PKT_SIZE_LT8 of \xpm_fifo_axis__xdcDup__4\ : entity is "1'b0";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \xpm_fifo_axis__xdcDup__4\ : entity is 5;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \xpm_fifo_axis__xdcDup__4\ : entity is 11;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \xpm_fifo_axis__xdcDup__4\ : entity is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \xpm_fifo_axis__xdcDup__4\ : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \xpm_fifo_axis__xdcDup__4\ : entity is 2;
  attribute P_PKT_MODE : integer;
  attribute P_PKT_MODE of \xpm_fifo_axis__xdcDup__4\ : entity is 0;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \xpm_fifo_axis__xdcDup__4\ : entity is 12;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \xpm_fifo_axis__xdcDup__4\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \xpm_fifo_axis__xdcDup__4\ : entity is 0;
  attribute TDATA_OFFSET : integer;
  attribute TDATA_OFFSET of \xpm_fifo_axis__xdcDup__4\ : entity is 8;
  attribute TDATA_WIDTH : integer;
  attribute TDATA_WIDTH of \xpm_fifo_axis__xdcDup__4\ : entity is 8;
  attribute TDEST_OFFSET : integer;
  attribute TDEST_OFFSET of \xpm_fifo_axis__xdcDup__4\ : entity is 12;
  attribute TDEST_WIDTH : integer;
  attribute TDEST_WIDTH of \xpm_fifo_axis__xdcDup__4\ : entity is 1;
  attribute TID_OFFSET : integer;
  attribute TID_OFFSET of \xpm_fifo_axis__xdcDup__4\ : entity is 11;
  attribute TID_WIDTH : integer;
  attribute TID_WIDTH of \xpm_fifo_axis__xdcDup__4\ : entity is 1;
  attribute TKEEP_OFFSET : integer;
  attribute TKEEP_OFFSET of \xpm_fifo_axis__xdcDup__4\ : entity is 10;
  attribute TSTRB_OFFSET : integer;
  attribute TSTRB_OFFSET of \xpm_fifo_axis__xdcDup__4\ : entity is 9;
  attribute TUSER_MAX_WIDTH : integer;
  attribute TUSER_MAX_WIDTH of \xpm_fifo_axis__xdcDup__4\ : entity is 4083;
  attribute TUSER_OFFSET : integer;
  attribute TUSER_OFFSET of \xpm_fifo_axis__xdcDup__4\ : entity is 13;
  attribute TUSER_WIDTH : integer;
  attribute TUSER_WIDTH of \xpm_fifo_axis__xdcDup__4\ : entity is 1;
  attribute USE_ADV_FEATURES : integer;
  attribute USE_ADV_FEATURES of \xpm_fifo_axis__xdcDup__4\ : entity is 825241648;
  attribute USE_ADV_FEATURES_INT : integer;
  attribute USE_ADV_FEATURES_INT of \xpm_fifo_axis__xdcDup__4\ : entity is 825241648;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \xpm_fifo_axis__xdcDup__4\ : entity is 12;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \xpm_fifo_axis__xdcDup__4\ : entity is "TRUE";
  attribute dont_touch : string;
  attribute dont_touch of \xpm_fifo_axis__xdcDup__4\ : entity is "true";
end \xpm_fifo_axis__xdcDup__4\;

architecture STRUCTURE of \xpm_fifo_axis__xdcDup__4\ is
  signal \<const0>\ : STD_LOGIC;
  signal \gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1_n_0\ : STD_LOGIC;
  signal \^m_axis_tvalid\ : STD_LOGIC;
  signal rst_axis : STD_LOGIC;
  signal xpm_fifo_base_inst_i_1_n_0 : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \gaxis_rst_sync.xpm_cdc_sync_rst_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gaxis_rst_sync.xpm_cdc_sync_rst_inst\ : label is 4;
  attribute INIT : string;
  attribute INIT of \gaxis_rst_sync.xpm_cdc_sync_rst_inst\ : label is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \gaxis_rst_sync.xpm_cdc_sync_rst_inst\ : label is 1;
  attribute SIM_ASSERT_CHK of \gaxis_rst_sync.xpm_cdc_sync_rst_inst\ : label is 0;
  attribute VERSION : integer;
  attribute VERSION of \gaxis_rst_sync.xpm_cdc_sync_rst_inst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gaxis_rst_sync.xpm_cdc_sync_rst_inst\ : label is "SYNC_RST";
  attribute XPM_MODULE of \gaxis_rst_sync.xpm_cdc_sync_rst_inst\ : label is "TRUE";
  attribute CASCADE_HEIGHT of xpm_fifo_base_inst : label is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of xpm_fifo_base_inst : label is 3;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of xpm_fifo_base_inst : label is 1;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of xpm_fifo_base_inst : label is "";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_fifo_base_inst : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of xpm_fifo_base_inst : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of xpm_fifo_base_inst : label is "16'b0001000000000000";
  attribute EN_AE : string;
  attribute EN_AE of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_OF : string;
  attribute EN_OF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_PE : string;
  attribute EN_PE of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_PF : string;
  attribute EN_PF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_RDC : string;
  attribute EN_RDC of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_UF : string;
  attribute EN_UF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_WACK : string;
  attribute EN_WACK of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of xpm_fifo_base_inst : label is "1'b0";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of xpm_fifo_base_inst : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of xpm_fifo_base_inst : label is 2;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of xpm_fifo_base_inst : label is 2;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of xpm_fifo_base_inst : label is 2048;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of xpm_fifo_base_inst : label is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of xpm_fifo_base_inst : label is 28672;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_base_inst : label is 2048;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of xpm_fifo_base_inst : label is 1;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of xpm_fifo_base_inst : label is "1'b1";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of xpm_fifo_base_inst : label is "soft";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of xpm_fifo_base_inst : label is 3;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of xpm_fifo_base_inst : label is 2043;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of xpm_fifo_base_inst : label is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of xpm_fifo_base_inst : label is 2043;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PROG_EMPTY_THRESH of xpm_fifo_base_inst : label is 5;
  attribute PROG_FULL_THRESH of xpm_fifo_base_inst : label is 11;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 12;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 12;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of xpm_fifo_base_inst : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of xpm_fifo_base_inst : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of xpm_fifo_base_inst : label is 11;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of xpm_fifo_base_inst : label is 14;
  attribute READ_MODE : integer;
  attribute READ_MODE of xpm_fifo_base_inst : label is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of xpm_fifo_base_inst : label is 1;
  attribute RELATED_CLOCKS of xpm_fifo_base_inst : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of xpm_fifo_base_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_fifo_base_inst : label is 0;
  attribute USE_ADV_FEATURES of xpm_fifo_base_inst : label is 825241648;
  attribute VERSION of xpm_fifo_base_inst : label is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of xpm_fifo_base_inst : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of xpm_fifo_base_inst : label is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of xpm_fifo_base_inst : label is 14;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 12;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 12;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of xpm_fifo_base_inst : label is 11;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of xpm_fifo_base_inst : label is 11;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of xpm_fifo_base_inst : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of xpm_fifo_base_inst : label is 4;
  attribute XPM_MODULE of xpm_fifo_base_inst : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of xpm_fifo_base_inst : label is 3;
  attribute invalid : integer;
  attribute invalid of xpm_fifo_base_inst : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of xpm_fifo_base_inst : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of xpm_fifo_base_inst : label is 1;
begin
  almost_empty_axis <= \<const0>\;
  almost_full_axis <= \<const0>\;
  dbiterr_axis <= \<const0>\;
  m_axis_tvalid <= \^m_axis_tvalid\;
  prog_empty_axis <= \<const0>\;
  prog_full_axis <= \<const0>\;
  rd_data_count_axis(11) <= \<const0>\;
  rd_data_count_axis(10) <= \<const0>\;
  rd_data_count_axis(9) <= \<const0>\;
  rd_data_count_axis(8) <= \<const0>\;
  rd_data_count_axis(7) <= \<const0>\;
  rd_data_count_axis(6) <= \<const0>\;
  rd_data_count_axis(5) <= \<const0>\;
  rd_data_count_axis(4) <= \<const0>\;
  rd_data_count_axis(3) <= \<const0>\;
  rd_data_count_axis(2) <= \<const0>\;
  rd_data_count_axis(1) <= \<const0>\;
  rd_data_count_axis(0) <= \<const0>\;
  sbiterr_axis <= \<const0>\;
  wr_data_count_axis(11) <= \<const0>\;
  wr_data_count_axis(10) <= \<const0>\;
  wr_data_count_axis(9) <= \<const0>\;
  wr_data_count_axis(8) <= \<const0>\;
  wr_data_count_axis(7) <= \<const0>\;
  wr_data_count_axis(6) <= \<const0>\;
  wr_data_count_axis(5) <= \<const0>\;
  wr_data_count_axis(4) <= \<const0>\;
  wr_data_count_axis(3) <= \<const0>\;
  wr_data_count_axis(2) <= \<const0>\;
  wr_data_count_axis(1) <= \<const0>\;
  wr_data_count_axis(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gaxis_rst_sync.xpm_cdc_sync_rst_inst\: entity work.\xpm_cdc_sync_rst__8\
     port map (
      dest_clk => s_aclk,
      dest_rst => rst_axis,
      src_rst => \gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1_n_0\
    );
\gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_aresetn,
      O => \gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1_n_0\
    );
xpm_fifo_base_inst: entity work.\xpm_fifo_base__8\
     port map (
      almost_empty => NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED,
      data_valid => \^m_axis_tvalid\,
      dbiterr => NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED,
      din(13) => s_axis_tlast,
      din(12) => s_axis_tuser(0),
      din(11) => s_axis_tdest(0),
      din(10) => s_axis_tid(0),
      din(9) => s_axis_tkeep(0),
      din(8) => s_axis_tstrb(0),
      din(7 downto 0) => s_axis_tdata(7 downto 0),
      dout(13) => m_axis_tlast,
      dout(12) => m_axis_tuser(0),
      dout(11) => m_axis_tdest(0),
      dout(10) => m_axis_tid(0),
      dout(9) => m_axis_tkeep(0),
      dout(8) => m_axis_tstrb(0),
      dout(7 downto 0) => m_axis_tdata(7 downto 0),
      empty => NLW_xpm_fifo_base_inst_empty_UNCONNECTED,
      full => NLW_xpm_fifo_base_inst_full_UNCONNECTED,
      full_n => s_axis_tready,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => NLW_xpm_fifo_base_inst_overflow_UNCONNECTED,
      prog_empty => NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED,
      prog_full => NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED,
      rd_clk => '0',
      rd_data_count(11 downto 0) => NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED(11 downto 0),
      rd_en => xpm_fifo_base_inst_i_1_n_0,
      rd_rst_busy => NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED,
      rst => rst_axis,
      sbiterr => NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED,
      sleep => '0',
      underflow => NLW_xpm_fifo_base_inst_underflow_UNCONNECTED,
      wr_ack => NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED,
      wr_clk => s_aclk,
      wr_data_count(11 downto 0) => NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED(11 downto 0),
      wr_en => s_axis_tvalid,
      wr_rst_busy => NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED
    );
xpm_fifo_base_inst_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axis_tvalid\,
      I1 => m_axis_tready,
      O => xpm_fifo_base_inst_i_1_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axis_data_fifo_v2_0_11_top is
  port (
    s_axis_aresetn : in STD_LOGIC;
    s_axis_aclk : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    m_axis_tready : in STD_LOGIC
  );
end axis_data_fifo_v2_0_11_top;

architecture STRUCTURE of axis_data_fifo_v2_0_11_top is
  signal \gen_fifo.xpm_fifo_axis_inst_n_0\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_1\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_12\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_16\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_17\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_18\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_19\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_2\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_20\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_21\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_22\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_23\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_24\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_25\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_26\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_27\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_28\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_29\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_3\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_30\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_31\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_32\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_33\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_34\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_35\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_36\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_37\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_38\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_39\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_4\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_40\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_41\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_42\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_43\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_44\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_45\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_5\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_6\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_7\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_8\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_9\ : STD_LOGIC;
  signal \NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tdest_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tid_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tkeep_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tstrb_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tuser_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute AXIS_DATA_WIDTH : integer;
  attribute AXIS_DATA_WIDTH of \gen_fifo.xpm_fifo_axis_inst\ : label is 14;
  attribute AXIS_FINAL_DATA_WIDTH : integer;
  attribute AXIS_FINAL_DATA_WIDTH of \gen_fifo.xpm_fifo_axis_inst\ : label is 14;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \gen_fifo.xpm_fifo_axis_inst\ : label is 0;
  attribute CDC_SYNC_STAGES : integer;
  attribute CDC_SYNC_STAGES of \gen_fifo.xpm_fifo_axis_inst\ : label is 3;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_fifo.xpm_fifo_axis_inst\ : label is 0;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \gen_fifo.xpm_fifo_axis_inst\ : label is 0;
  attribute EN_ADV_FEATURE_AXIS : string;
  attribute EN_ADV_FEATURE_AXIS of \gen_fifo.xpm_fifo_axis_inst\ : label is "16'b0001000000000000";
  attribute EN_ADV_FEATURE_AXIS_INT : string;
  attribute EN_ADV_FEATURE_AXIS_INT of \gen_fifo.xpm_fifo_axis_inst\ : label is "16'b0001000000000000";
  attribute EN_ALMOST_EMPTY_INT : string;
  attribute EN_ALMOST_EMPTY_INT of \gen_fifo.xpm_fifo_axis_inst\ : label is "1'b0";
  attribute EN_ALMOST_FULL_INT : string;
  attribute EN_ALMOST_FULL_INT of \gen_fifo.xpm_fifo_axis_inst\ : label is "1'b0";
  attribute EN_DATA_VALID_INT : string;
  attribute EN_DATA_VALID_INT of \gen_fifo.xpm_fifo_axis_inst\ : label is "1'b1";
  attribute FIFO_DEPTH : integer;
  attribute FIFO_DEPTH of \gen_fifo.xpm_fifo_axis_inst\ : label is 2048;
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of \gen_fifo.xpm_fifo_axis_inst\ : label is 0;
  attribute LOG_DEPTH_AXIS : integer;
  attribute LOG_DEPTH_AXIS of \gen_fifo.xpm_fifo_axis_inst\ : label is 11;
  attribute PACKET_FIFO : string;
  attribute PACKET_FIFO of \gen_fifo.xpm_fifo_axis_inst\ : label is "false";
  attribute PKT_SIZE_LT8 : string;
  attribute PKT_SIZE_LT8 of \gen_fifo.xpm_fifo_axis_inst\ : label is "1'b0";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \gen_fifo.xpm_fifo_axis_inst\ : label is 5;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \gen_fifo.xpm_fifo_axis_inst\ : label is 11;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \gen_fifo.xpm_fifo_axis_inst\ : label is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \gen_fifo.xpm_fifo_axis_inst\ : label is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \gen_fifo.xpm_fifo_axis_inst\ : label is 2;
  attribute P_PKT_MODE : integer;
  attribute P_PKT_MODE of \gen_fifo.xpm_fifo_axis_inst\ : label is 0;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \gen_fifo.xpm_fifo_axis_inst\ : label is 12;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \gen_fifo.xpm_fifo_axis_inst\ : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \gen_fifo.xpm_fifo_axis_inst\ : label is 0;
  attribute TDATA_OFFSET : integer;
  attribute TDATA_OFFSET of \gen_fifo.xpm_fifo_axis_inst\ : label is 8;
  attribute TDATA_WIDTH : integer;
  attribute TDATA_WIDTH of \gen_fifo.xpm_fifo_axis_inst\ : label is 8;
  attribute TDEST_OFFSET : integer;
  attribute TDEST_OFFSET of \gen_fifo.xpm_fifo_axis_inst\ : label is 12;
  attribute TDEST_WIDTH : integer;
  attribute TDEST_WIDTH of \gen_fifo.xpm_fifo_axis_inst\ : label is 1;
  attribute TID_OFFSET : integer;
  attribute TID_OFFSET of \gen_fifo.xpm_fifo_axis_inst\ : label is 11;
  attribute TID_WIDTH : integer;
  attribute TID_WIDTH of \gen_fifo.xpm_fifo_axis_inst\ : label is 1;
  attribute TKEEP_OFFSET : integer;
  attribute TKEEP_OFFSET of \gen_fifo.xpm_fifo_axis_inst\ : label is 10;
  attribute TSTRB_OFFSET : integer;
  attribute TSTRB_OFFSET of \gen_fifo.xpm_fifo_axis_inst\ : label is 9;
  attribute TUSER_MAX_WIDTH : integer;
  attribute TUSER_MAX_WIDTH of \gen_fifo.xpm_fifo_axis_inst\ : label is 4083;
  attribute TUSER_OFFSET : integer;
  attribute TUSER_OFFSET of \gen_fifo.xpm_fifo_axis_inst\ : label is 13;
  attribute TUSER_WIDTH : integer;
  attribute TUSER_WIDTH of \gen_fifo.xpm_fifo_axis_inst\ : label is 1;
  attribute USE_ADV_FEATURES : integer;
  attribute USE_ADV_FEATURES of \gen_fifo.xpm_fifo_axis_inst\ : label is 825241648;
  attribute USE_ADV_FEATURES_INT : integer;
  attribute USE_ADV_FEATURES_INT of \gen_fifo.xpm_fifo_axis_inst\ : label is 825241648;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \gen_fifo.xpm_fifo_axis_inst\ : label is 12;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \gen_fifo.xpm_fifo_axis_inst\ : label is "TRUE";
begin
\gen_fifo.xpm_fifo_axis_inst\: entity work.xpm_fifo_axis
     port map (
      almost_empty_axis => \gen_fifo.xpm_fifo_axis_inst_n_43\,
      almost_full_axis => \gen_fifo.xpm_fifo_axis_inst_n_29\,
      dbiterr_axis => \gen_fifo.xpm_fifo_axis_inst_n_45\,
      injectdbiterr_axis => '0',
      injectsbiterr_axis => '0',
      m_aclk => s_axis_aclk,
      m_axis_tdata(7) => \gen_fifo.xpm_fifo_axis_inst_n_2\,
      m_axis_tdata(6) => \gen_fifo.xpm_fifo_axis_inst_n_3\,
      m_axis_tdata(5) => \gen_fifo.xpm_fifo_axis_inst_n_4\,
      m_axis_tdata(4) => \gen_fifo.xpm_fifo_axis_inst_n_5\,
      m_axis_tdata(3) => \gen_fifo.xpm_fifo_axis_inst_n_6\,
      m_axis_tdata(2) => \gen_fifo.xpm_fifo_axis_inst_n_7\,
      m_axis_tdata(1) => \gen_fifo.xpm_fifo_axis_inst_n_8\,
      m_axis_tdata(0) => \gen_fifo.xpm_fifo_axis_inst_n_9\,
      m_axis_tdest(0) => \NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tdest_UNCONNECTED\(0),
      m_axis_tid(0) => \NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tid_UNCONNECTED\(0),
      m_axis_tkeep(0) => \NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tkeep_UNCONNECTED\(0),
      m_axis_tlast => \gen_fifo.xpm_fifo_axis_inst_n_12\,
      m_axis_tready => m_axis_tready,
      m_axis_tstrb(0) => \NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tstrb_UNCONNECTED\(0),
      m_axis_tuser(0) => \NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tuser_UNCONNECTED\(0),
      m_axis_tvalid => \gen_fifo.xpm_fifo_axis_inst_n_1\,
      prog_empty_axis => \gen_fifo.xpm_fifo_axis_inst_n_30\,
      prog_full_axis => \gen_fifo.xpm_fifo_axis_inst_n_16\,
      rd_data_count_axis(11) => \gen_fifo.xpm_fifo_axis_inst_n_31\,
      rd_data_count_axis(10) => \gen_fifo.xpm_fifo_axis_inst_n_32\,
      rd_data_count_axis(9) => \gen_fifo.xpm_fifo_axis_inst_n_33\,
      rd_data_count_axis(8) => \gen_fifo.xpm_fifo_axis_inst_n_34\,
      rd_data_count_axis(7) => \gen_fifo.xpm_fifo_axis_inst_n_35\,
      rd_data_count_axis(6) => \gen_fifo.xpm_fifo_axis_inst_n_36\,
      rd_data_count_axis(5) => \gen_fifo.xpm_fifo_axis_inst_n_37\,
      rd_data_count_axis(4) => \gen_fifo.xpm_fifo_axis_inst_n_38\,
      rd_data_count_axis(3) => \gen_fifo.xpm_fifo_axis_inst_n_39\,
      rd_data_count_axis(2) => \gen_fifo.xpm_fifo_axis_inst_n_40\,
      rd_data_count_axis(1) => \gen_fifo.xpm_fifo_axis_inst_n_41\,
      rd_data_count_axis(0) => \gen_fifo.xpm_fifo_axis_inst_n_42\,
      s_aclk => s_axis_aclk,
      s_aresetn => s_axis_aresetn,
      s_axis_tdata(7 downto 0) => s_axis_tdata(7 downto 0),
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => s_axis_tlast,
      s_axis_tready => \gen_fifo.xpm_fifo_axis_inst_n_0\,
      s_axis_tstrb(0) => '0',
      s_axis_tuser(0) => '0',
      s_axis_tvalid => s_axis_tvalid,
      sbiterr_axis => \gen_fifo.xpm_fifo_axis_inst_n_44\,
      wr_data_count_axis(11) => \gen_fifo.xpm_fifo_axis_inst_n_17\,
      wr_data_count_axis(10) => \gen_fifo.xpm_fifo_axis_inst_n_18\,
      wr_data_count_axis(9) => \gen_fifo.xpm_fifo_axis_inst_n_19\,
      wr_data_count_axis(8) => \gen_fifo.xpm_fifo_axis_inst_n_20\,
      wr_data_count_axis(7) => \gen_fifo.xpm_fifo_axis_inst_n_21\,
      wr_data_count_axis(6) => \gen_fifo.xpm_fifo_axis_inst_n_22\,
      wr_data_count_axis(5) => \gen_fifo.xpm_fifo_axis_inst_n_23\,
      wr_data_count_axis(4) => \gen_fifo.xpm_fifo_axis_inst_n_24\,
      wr_data_count_axis(3) => \gen_fifo.xpm_fifo_axis_inst_n_25\,
      wr_data_count_axis(2) => \gen_fifo.xpm_fifo_axis_inst_n_26\,
      wr_data_count_axis(1) => \gen_fifo.xpm_fifo_axis_inst_n_27\,
      wr_data_count_axis(0) => \gen_fifo.xpm_fifo_axis_inst_n_28\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axis_data_fifo_v2_0_11_top__xdcDup__1\ is
  port (
    s_axis_tready : out STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    s_axis_aresetn : in STD_LOGIC;
    s_axis_aclk : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    m_axis_tready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axis_data_fifo_v2_0_11_top__xdcDup__1\ : entity is "axis_data_fifo_v2_0_11_top";
end \axis_data_fifo_v2_0_11_top__xdcDup__1\;

architecture STRUCTURE of \axis_data_fifo_v2_0_11_top__xdcDup__1\ is
  signal \gen_fifo.xpm_fifo_axis_inst_n_16\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_17\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_18\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_19\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_20\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_21\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_22\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_23\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_24\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_25\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_26\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_27\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_28\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_29\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_30\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_31\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_32\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_33\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_34\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_35\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_36\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_37\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_38\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_39\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_40\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_41\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_42\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_43\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_44\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_45\ : STD_LOGIC;
  signal \NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tdest_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tid_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tkeep_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tstrb_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tuser_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute AXIS_DATA_WIDTH : integer;
  attribute AXIS_DATA_WIDTH of \gen_fifo.xpm_fifo_axis_inst\ : label is 14;
  attribute AXIS_FINAL_DATA_WIDTH : integer;
  attribute AXIS_FINAL_DATA_WIDTH of \gen_fifo.xpm_fifo_axis_inst\ : label is 14;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \gen_fifo.xpm_fifo_axis_inst\ : label is 0;
  attribute CDC_SYNC_STAGES : integer;
  attribute CDC_SYNC_STAGES of \gen_fifo.xpm_fifo_axis_inst\ : label is 3;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_fifo.xpm_fifo_axis_inst\ : label is 0;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \gen_fifo.xpm_fifo_axis_inst\ : label is 0;
  attribute EN_ADV_FEATURE_AXIS : string;
  attribute EN_ADV_FEATURE_AXIS of \gen_fifo.xpm_fifo_axis_inst\ : label is "16'b0001000000000000";
  attribute EN_ADV_FEATURE_AXIS_INT : string;
  attribute EN_ADV_FEATURE_AXIS_INT of \gen_fifo.xpm_fifo_axis_inst\ : label is "16'b0001000000000000";
  attribute EN_ALMOST_EMPTY_INT : string;
  attribute EN_ALMOST_EMPTY_INT of \gen_fifo.xpm_fifo_axis_inst\ : label is "1'b0";
  attribute EN_ALMOST_FULL_INT : string;
  attribute EN_ALMOST_FULL_INT of \gen_fifo.xpm_fifo_axis_inst\ : label is "1'b0";
  attribute EN_DATA_VALID_INT : string;
  attribute EN_DATA_VALID_INT of \gen_fifo.xpm_fifo_axis_inst\ : label is "1'b1";
  attribute FIFO_DEPTH : integer;
  attribute FIFO_DEPTH of \gen_fifo.xpm_fifo_axis_inst\ : label is 2048;
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of \gen_fifo.xpm_fifo_axis_inst\ : label is 0;
  attribute LOG_DEPTH_AXIS : integer;
  attribute LOG_DEPTH_AXIS of \gen_fifo.xpm_fifo_axis_inst\ : label is 11;
  attribute PACKET_FIFO : string;
  attribute PACKET_FIFO of \gen_fifo.xpm_fifo_axis_inst\ : label is "false";
  attribute PKT_SIZE_LT8 : string;
  attribute PKT_SIZE_LT8 of \gen_fifo.xpm_fifo_axis_inst\ : label is "1'b0";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \gen_fifo.xpm_fifo_axis_inst\ : label is 5;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \gen_fifo.xpm_fifo_axis_inst\ : label is 11;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \gen_fifo.xpm_fifo_axis_inst\ : label is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \gen_fifo.xpm_fifo_axis_inst\ : label is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \gen_fifo.xpm_fifo_axis_inst\ : label is 2;
  attribute P_PKT_MODE : integer;
  attribute P_PKT_MODE of \gen_fifo.xpm_fifo_axis_inst\ : label is 0;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \gen_fifo.xpm_fifo_axis_inst\ : label is 12;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \gen_fifo.xpm_fifo_axis_inst\ : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \gen_fifo.xpm_fifo_axis_inst\ : label is 0;
  attribute TDATA_OFFSET : integer;
  attribute TDATA_OFFSET of \gen_fifo.xpm_fifo_axis_inst\ : label is 8;
  attribute TDATA_WIDTH : integer;
  attribute TDATA_WIDTH of \gen_fifo.xpm_fifo_axis_inst\ : label is 8;
  attribute TDEST_OFFSET : integer;
  attribute TDEST_OFFSET of \gen_fifo.xpm_fifo_axis_inst\ : label is 12;
  attribute TDEST_WIDTH : integer;
  attribute TDEST_WIDTH of \gen_fifo.xpm_fifo_axis_inst\ : label is 1;
  attribute TID_OFFSET : integer;
  attribute TID_OFFSET of \gen_fifo.xpm_fifo_axis_inst\ : label is 11;
  attribute TID_WIDTH : integer;
  attribute TID_WIDTH of \gen_fifo.xpm_fifo_axis_inst\ : label is 1;
  attribute TKEEP_OFFSET : integer;
  attribute TKEEP_OFFSET of \gen_fifo.xpm_fifo_axis_inst\ : label is 10;
  attribute TSTRB_OFFSET : integer;
  attribute TSTRB_OFFSET of \gen_fifo.xpm_fifo_axis_inst\ : label is 9;
  attribute TUSER_MAX_WIDTH : integer;
  attribute TUSER_MAX_WIDTH of \gen_fifo.xpm_fifo_axis_inst\ : label is 4083;
  attribute TUSER_OFFSET : integer;
  attribute TUSER_OFFSET of \gen_fifo.xpm_fifo_axis_inst\ : label is 13;
  attribute TUSER_WIDTH : integer;
  attribute TUSER_WIDTH of \gen_fifo.xpm_fifo_axis_inst\ : label is 1;
  attribute USE_ADV_FEATURES : integer;
  attribute USE_ADV_FEATURES of \gen_fifo.xpm_fifo_axis_inst\ : label is 825241648;
  attribute USE_ADV_FEATURES_INT : integer;
  attribute USE_ADV_FEATURES_INT of \gen_fifo.xpm_fifo_axis_inst\ : label is 825241648;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \gen_fifo.xpm_fifo_axis_inst\ : label is 12;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \gen_fifo.xpm_fifo_axis_inst\ : label is "TRUE";
begin
\gen_fifo.xpm_fifo_axis_inst\: entity work.\xpm_fifo_axis__xdcDup__1\
     port map (
      almost_empty_axis => \gen_fifo.xpm_fifo_axis_inst_n_43\,
      almost_full_axis => \gen_fifo.xpm_fifo_axis_inst_n_29\,
      dbiterr_axis => \gen_fifo.xpm_fifo_axis_inst_n_45\,
      injectdbiterr_axis => '0',
      injectsbiterr_axis => '0',
      m_aclk => s_axis_aclk,
      m_axis_tdata(7 downto 0) => m_axis_tdata(7 downto 0),
      m_axis_tdest(0) => \NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tdest_UNCONNECTED\(0),
      m_axis_tid(0) => \NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tid_UNCONNECTED\(0),
      m_axis_tkeep(0) => \NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tkeep_UNCONNECTED\(0),
      m_axis_tlast => m_axis_tlast,
      m_axis_tready => m_axis_tready,
      m_axis_tstrb(0) => \NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tstrb_UNCONNECTED\(0),
      m_axis_tuser(0) => \NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tuser_UNCONNECTED\(0),
      m_axis_tvalid => m_axis_tvalid,
      prog_empty_axis => \gen_fifo.xpm_fifo_axis_inst_n_30\,
      prog_full_axis => \gen_fifo.xpm_fifo_axis_inst_n_16\,
      rd_data_count_axis(11) => \gen_fifo.xpm_fifo_axis_inst_n_31\,
      rd_data_count_axis(10) => \gen_fifo.xpm_fifo_axis_inst_n_32\,
      rd_data_count_axis(9) => \gen_fifo.xpm_fifo_axis_inst_n_33\,
      rd_data_count_axis(8) => \gen_fifo.xpm_fifo_axis_inst_n_34\,
      rd_data_count_axis(7) => \gen_fifo.xpm_fifo_axis_inst_n_35\,
      rd_data_count_axis(6) => \gen_fifo.xpm_fifo_axis_inst_n_36\,
      rd_data_count_axis(5) => \gen_fifo.xpm_fifo_axis_inst_n_37\,
      rd_data_count_axis(4) => \gen_fifo.xpm_fifo_axis_inst_n_38\,
      rd_data_count_axis(3) => \gen_fifo.xpm_fifo_axis_inst_n_39\,
      rd_data_count_axis(2) => \gen_fifo.xpm_fifo_axis_inst_n_40\,
      rd_data_count_axis(1) => \gen_fifo.xpm_fifo_axis_inst_n_41\,
      rd_data_count_axis(0) => \gen_fifo.xpm_fifo_axis_inst_n_42\,
      s_aclk => s_axis_aclk,
      s_aresetn => s_axis_aresetn,
      s_axis_tdata(7 downto 0) => s_axis_tdata(7 downto 0),
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => s_axis_tlast,
      s_axis_tready => s_axis_tready,
      s_axis_tstrb(0) => '0',
      s_axis_tuser(0) => '0',
      s_axis_tvalid => s_axis_tvalid,
      sbiterr_axis => \gen_fifo.xpm_fifo_axis_inst_n_44\,
      wr_data_count_axis(11) => \gen_fifo.xpm_fifo_axis_inst_n_17\,
      wr_data_count_axis(10) => \gen_fifo.xpm_fifo_axis_inst_n_18\,
      wr_data_count_axis(9) => \gen_fifo.xpm_fifo_axis_inst_n_19\,
      wr_data_count_axis(8) => \gen_fifo.xpm_fifo_axis_inst_n_20\,
      wr_data_count_axis(7) => \gen_fifo.xpm_fifo_axis_inst_n_21\,
      wr_data_count_axis(6) => \gen_fifo.xpm_fifo_axis_inst_n_22\,
      wr_data_count_axis(5) => \gen_fifo.xpm_fifo_axis_inst_n_23\,
      wr_data_count_axis(4) => \gen_fifo.xpm_fifo_axis_inst_n_24\,
      wr_data_count_axis(3) => \gen_fifo.xpm_fifo_axis_inst_n_25\,
      wr_data_count_axis(2) => \gen_fifo.xpm_fifo_axis_inst_n_26\,
      wr_data_count_axis(1) => \gen_fifo.xpm_fifo_axis_inst_n_27\,
      wr_data_count_axis(0) => \gen_fifo.xpm_fifo_axis_inst_n_28\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axis_data_fifo_v2_0_11_top__xdcDup__2\ is
  port (
    s_axis_tready : out STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    s_axis_aresetn : in STD_LOGIC;
    s_axis_aclk : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tlast : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axis_data_fifo_v2_0_11_top__xdcDup__2\ : entity is "axis_data_fifo_v2_0_11_top";
end \axis_data_fifo_v2_0_11_top__xdcDup__2\;

architecture STRUCTURE of \axis_data_fifo_v2_0_11_top__xdcDup__2\ is
  signal \gen_fifo.xpm_fifo_axis_inst_n_16\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_17\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_18\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_19\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_20\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_21\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_22\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_23\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_24\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_25\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_26\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_27\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_28\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_29\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_30\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_31\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_32\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_33\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_34\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_35\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_36\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_37\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_38\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_39\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_40\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_41\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_42\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_43\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_44\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_45\ : STD_LOGIC;
  signal \NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tdest_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tid_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tkeep_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tstrb_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tuser_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute AXIS_DATA_WIDTH : integer;
  attribute AXIS_DATA_WIDTH of \gen_fifo.xpm_fifo_axis_inst\ : label is 14;
  attribute AXIS_FINAL_DATA_WIDTH : integer;
  attribute AXIS_FINAL_DATA_WIDTH of \gen_fifo.xpm_fifo_axis_inst\ : label is 14;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \gen_fifo.xpm_fifo_axis_inst\ : label is 0;
  attribute CDC_SYNC_STAGES : integer;
  attribute CDC_SYNC_STAGES of \gen_fifo.xpm_fifo_axis_inst\ : label is 3;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_fifo.xpm_fifo_axis_inst\ : label is 0;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \gen_fifo.xpm_fifo_axis_inst\ : label is 0;
  attribute EN_ADV_FEATURE_AXIS : string;
  attribute EN_ADV_FEATURE_AXIS of \gen_fifo.xpm_fifo_axis_inst\ : label is "16'b0001000000000000";
  attribute EN_ADV_FEATURE_AXIS_INT : string;
  attribute EN_ADV_FEATURE_AXIS_INT of \gen_fifo.xpm_fifo_axis_inst\ : label is "16'b0001000000000000";
  attribute EN_ALMOST_EMPTY_INT : string;
  attribute EN_ALMOST_EMPTY_INT of \gen_fifo.xpm_fifo_axis_inst\ : label is "1'b0";
  attribute EN_ALMOST_FULL_INT : string;
  attribute EN_ALMOST_FULL_INT of \gen_fifo.xpm_fifo_axis_inst\ : label is "1'b0";
  attribute EN_DATA_VALID_INT : string;
  attribute EN_DATA_VALID_INT of \gen_fifo.xpm_fifo_axis_inst\ : label is "1'b1";
  attribute FIFO_DEPTH : integer;
  attribute FIFO_DEPTH of \gen_fifo.xpm_fifo_axis_inst\ : label is 2048;
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of \gen_fifo.xpm_fifo_axis_inst\ : label is 0;
  attribute LOG_DEPTH_AXIS : integer;
  attribute LOG_DEPTH_AXIS of \gen_fifo.xpm_fifo_axis_inst\ : label is 11;
  attribute PACKET_FIFO : string;
  attribute PACKET_FIFO of \gen_fifo.xpm_fifo_axis_inst\ : label is "false";
  attribute PKT_SIZE_LT8 : string;
  attribute PKT_SIZE_LT8 of \gen_fifo.xpm_fifo_axis_inst\ : label is "1'b0";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \gen_fifo.xpm_fifo_axis_inst\ : label is 5;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \gen_fifo.xpm_fifo_axis_inst\ : label is 11;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \gen_fifo.xpm_fifo_axis_inst\ : label is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \gen_fifo.xpm_fifo_axis_inst\ : label is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \gen_fifo.xpm_fifo_axis_inst\ : label is 2;
  attribute P_PKT_MODE : integer;
  attribute P_PKT_MODE of \gen_fifo.xpm_fifo_axis_inst\ : label is 0;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \gen_fifo.xpm_fifo_axis_inst\ : label is 12;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \gen_fifo.xpm_fifo_axis_inst\ : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \gen_fifo.xpm_fifo_axis_inst\ : label is 0;
  attribute TDATA_OFFSET : integer;
  attribute TDATA_OFFSET of \gen_fifo.xpm_fifo_axis_inst\ : label is 8;
  attribute TDATA_WIDTH : integer;
  attribute TDATA_WIDTH of \gen_fifo.xpm_fifo_axis_inst\ : label is 8;
  attribute TDEST_OFFSET : integer;
  attribute TDEST_OFFSET of \gen_fifo.xpm_fifo_axis_inst\ : label is 12;
  attribute TDEST_WIDTH : integer;
  attribute TDEST_WIDTH of \gen_fifo.xpm_fifo_axis_inst\ : label is 1;
  attribute TID_OFFSET : integer;
  attribute TID_OFFSET of \gen_fifo.xpm_fifo_axis_inst\ : label is 11;
  attribute TID_WIDTH : integer;
  attribute TID_WIDTH of \gen_fifo.xpm_fifo_axis_inst\ : label is 1;
  attribute TKEEP_OFFSET : integer;
  attribute TKEEP_OFFSET of \gen_fifo.xpm_fifo_axis_inst\ : label is 10;
  attribute TSTRB_OFFSET : integer;
  attribute TSTRB_OFFSET of \gen_fifo.xpm_fifo_axis_inst\ : label is 9;
  attribute TUSER_MAX_WIDTH : integer;
  attribute TUSER_MAX_WIDTH of \gen_fifo.xpm_fifo_axis_inst\ : label is 4083;
  attribute TUSER_OFFSET : integer;
  attribute TUSER_OFFSET of \gen_fifo.xpm_fifo_axis_inst\ : label is 13;
  attribute TUSER_WIDTH : integer;
  attribute TUSER_WIDTH of \gen_fifo.xpm_fifo_axis_inst\ : label is 1;
  attribute USE_ADV_FEATURES : integer;
  attribute USE_ADV_FEATURES of \gen_fifo.xpm_fifo_axis_inst\ : label is 825241648;
  attribute USE_ADV_FEATURES_INT : integer;
  attribute USE_ADV_FEATURES_INT of \gen_fifo.xpm_fifo_axis_inst\ : label is 825241648;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \gen_fifo.xpm_fifo_axis_inst\ : label is 12;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \gen_fifo.xpm_fifo_axis_inst\ : label is "TRUE";
begin
\gen_fifo.xpm_fifo_axis_inst\: entity work.\xpm_fifo_axis__xdcDup__2\
     port map (
      almost_empty_axis => \gen_fifo.xpm_fifo_axis_inst_n_43\,
      almost_full_axis => \gen_fifo.xpm_fifo_axis_inst_n_29\,
      dbiterr_axis => \gen_fifo.xpm_fifo_axis_inst_n_45\,
      injectdbiterr_axis => '0',
      injectsbiterr_axis => '0',
      m_aclk => s_axis_aclk,
      m_axis_tdata(7 downto 0) => m_axis_tdata(7 downto 0),
      m_axis_tdest(0) => \NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tdest_UNCONNECTED\(0),
      m_axis_tid(0) => \NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tid_UNCONNECTED\(0),
      m_axis_tkeep(0) => \NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tkeep_UNCONNECTED\(0),
      m_axis_tlast => m_axis_tlast,
      m_axis_tready => '0',
      m_axis_tstrb(0) => \NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tstrb_UNCONNECTED\(0),
      m_axis_tuser(0) => \NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tuser_UNCONNECTED\(0),
      m_axis_tvalid => m_axis_tvalid,
      prog_empty_axis => \gen_fifo.xpm_fifo_axis_inst_n_30\,
      prog_full_axis => \gen_fifo.xpm_fifo_axis_inst_n_16\,
      rd_data_count_axis(11) => \gen_fifo.xpm_fifo_axis_inst_n_31\,
      rd_data_count_axis(10) => \gen_fifo.xpm_fifo_axis_inst_n_32\,
      rd_data_count_axis(9) => \gen_fifo.xpm_fifo_axis_inst_n_33\,
      rd_data_count_axis(8) => \gen_fifo.xpm_fifo_axis_inst_n_34\,
      rd_data_count_axis(7) => \gen_fifo.xpm_fifo_axis_inst_n_35\,
      rd_data_count_axis(6) => \gen_fifo.xpm_fifo_axis_inst_n_36\,
      rd_data_count_axis(5) => \gen_fifo.xpm_fifo_axis_inst_n_37\,
      rd_data_count_axis(4) => \gen_fifo.xpm_fifo_axis_inst_n_38\,
      rd_data_count_axis(3) => \gen_fifo.xpm_fifo_axis_inst_n_39\,
      rd_data_count_axis(2) => \gen_fifo.xpm_fifo_axis_inst_n_40\,
      rd_data_count_axis(1) => \gen_fifo.xpm_fifo_axis_inst_n_41\,
      rd_data_count_axis(0) => \gen_fifo.xpm_fifo_axis_inst_n_42\,
      s_aclk => s_axis_aclk,
      s_aresetn => s_axis_aresetn,
      s_axis_tdata(7 downto 0) => s_axis_tdata(7 downto 0),
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => s_axis_tlast,
      s_axis_tready => s_axis_tready,
      s_axis_tstrb(0) => '0',
      s_axis_tuser(0) => '0',
      s_axis_tvalid => s_axis_tvalid,
      sbiterr_axis => \gen_fifo.xpm_fifo_axis_inst_n_44\,
      wr_data_count_axis(11) => \gen_fifo.xpm_fifo_axis_inst_n_17\,
      wr_data_count_axis(10) => \gen_fifo.xpm_fifo_axis_inst_n_18\,
      wr_data_count_axis(9) => \gen_fifo.xpm_fifo_axis_inst_n_19\,
      wr_data_count_axis(8) => \gen_fifo.xpm_fifo_axis_inst_n_20\,
      wr_data_count_axis(7) => \gen_fifo.xpm_fifo_axis_inst_n_21\,
      wr_data_count_axis(6) => \gen_fifo.xpm_fifo_axis_inst_n_22\,
      wr_data_count_axis(5) => \gen_fifo.xpm_fifo_axis_inst_n_23\,
      wr_data_count_axis(4) => \gen_fifo.xpm_fifo_axis_inst_n_24\,
      wr_data_count_axis(3) => \gen_fifo.xpm_fifo_axis_inst_n_25\,
      wr_data_count_axis(2) => \gen_fifo.xpm_fifo_axis_inst_n_26\,
      wr_data_count_axis(1) => \gen_fifo.xpm_fifo_axis_inst_n_27\,
      wr_data_count_axis(0) => \gen_fifo.xpm_fifo_axis_inst_n_28\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axis_data_fifo_v2_0_11_top__xdcDup__3\ is
  port (
    s_axis_tready : out STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_aresetn : in STD_LOGIC;
    s_axis_aclk : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    m_axis_tready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axis_data_fifo_v2_0_11_top__xdcDup__3\ : entity is "axis_data_fifo_v2_0_11_top";
end \axis_data_fifo_v2_0_11_top__xdcDup__3\;

architecture STRUCTURE of \axis_data_fifo_v2_0_11_top__xdcDup__3\ is
  signal \gen_fifo.xpm_fifo_axis_inst_n_12\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_16\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_17\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_18\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_19\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_20\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_21\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_22\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_23\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_24\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_25\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_26\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_27\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_28\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_29\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_30\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_31\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_32\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_33\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_34\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_35\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_36\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_37\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_38\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_39\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_40\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_41\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_42\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_43\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_44\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_45\ : STD_LOGIC;
  signal \NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tdest_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tid_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tkeep_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tstrb_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tuser_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute AXIS_DATA_WIDTH : integer;
  attribute AXIS_DATA_WIDTH of \gen_fifo.xpm_fifo_axis_inst\ : label is 14;
  attribute AXIS_FINAL_DATA_WIDTH : integer;
  attribute AXIS_FINAL_DATA_WIDTH of \gen_fifo.xpm_fifo_axis_inst\ : label is 14;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \gen_fifo.xpm_fifo_axis_inst\ : label is 0;
  attribute CDC_SYNC_STAGES : integer;
  attribute CDC_SYNC_STAGES of \gen_fifo.xpm_fifo_axis_inst\ : label is 3;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_fifo.xpm_fifo_axis_inst\ : label is 0;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \gen_fifo.xpm_fifo_axis_inst\ : label is 0;
  attribute EN_ADV_FEATURE_AXIS : string;
  attribute EN_ADV_FEATURE_AXIS of \gen_fifo.xpm_fifo_axis_inst\ : label is "16'b0001000000000000";
  attribute EN_ADV_FEATURE_AXIS_INT : string;
  attribute EN_ADV_FEATURE_AXIS_INT of \gen_fifo.xpm_fifo_axis_inst\ : label is "16'b0001000000000000";
  attribute EN_ALMOST_EMPTY_INT : string;
  attribute EN_ALMOST_EMPTY_INT of \gen_fifo.xpm_fifo_axis_inst\ : label is "1'b0";
  attribute EN_ALMOST_FULL_INT : string;
  attribute EN_ALMOST_FULL_INT of \gen_fifo.xpm_fifo_axis_inst\ : label is "1'b0";
  attribute EN_DATA_VALID_INT : string;
  attribute EN_DATA_VALID_INT of \gen_fifo.xpm_fifo_axis_inst\ : label is "1'b1";
  attribute FIFO_DEPTH : integer;
  attribute FIFO_DEPTH of \gen_fifo.xpm_fifo_axis_inst\ : label is 2048;
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of \gen_fifo.xpm_fifo_axis_inst\ : label is 0;
  attribute LOG_DEPTH_AXIS : integer;
  attribute LOG_DEPTH_AXIS of \gen_fifo.xpm_fifo_axis_inst\ : label is 11;
  attribute PACKET_FIFO : string;
  attribute PACKET_FIFO of \gen_fifo.xpm_fifo_axis_inst\ : label is "false";
  attribute PKT_SIZE_LT8 : string;
  attribute PKT_SIZE_LT8 of \gen_fifo.xpm_fifo_axis_inst\ : label is "1'b0";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \gen_fifo.xpm_fifo_axis_inst\ : label is 5;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \gen_fifo.xpm_fifo_axis_inst\ : label is 11;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \gen_fifo.xpm_fifo_axis_inst\ : label is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \gen_fifo.xpm_fifo_axis_inst\ : label is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \gen_fifo.xpm_fifo_axis_inst\ : label is 2;
  attribute P_PKT_MODE : integer;
  attribute P_PKT_MODE of \gen_fifo.xpm_fifo_axis_inst\ : label is 0;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \gen_fifo.xpm_fifo_axis_inst\ : label is 12;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \gen_fifo.xpm_fifo_axis_inst\ : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \gen_fifo.xpm_fifo_axis_inst\ : label is 0;
  attribute TDATA_OFFSET : integer;
  attribute TDATA_OFFSET of \gen_fifo.xpm_fifo_axis_inst\ : label is 8;
  attribute TDATA_WIDTH : integer;
  attribute TDATA_WIDTH of \gen_fifo.xpm_fifo_axis_inst\ : label is 8;
  attribute TDEST_OFFSET : integer;
  attribute TDEST_OFFSET of \gen_fifo.xpm_fifo_axis_inst\ : label is 12;
  attribute TDEST_WIDTH : integer;
  attribute TDEST_WIDTH of \gen_fifo.xpm_fifo_axis_inst\ : label is 1;
  attribute TID_OFFSET : integer;
  attribute TID_OFFSET of \gen_fifo.xpm_fifo_axis_inst\ : label is 11;
  attribute TID_WIDTH : integer;
  attribute TID_WIDTH of \gen_fifo.xpm_fifo_axis_inst\ : label is 1;
  attribute TKEEP_OFFSET : integer;
  attribute TKEEP_OFFSET of \gen_fifo.xpm_fifo_axis_inst\ : label is 10;
  attribute TSTRB_OFFSET : integer;
  attribute TSTRB_OFFSET of \gen_fifo.xpm_fifo_axis_inst\ : label is 9;
  attribute TUSER_MAX_WIDTH : integer;
  attribute TUSER_MAX_WIDTH of \gen_fifo.xpm_fifo_axis_inst\ : label is 4083;
  attribute TUSER_OFFSET : integer;
  attribute TUSER_OFFSET of \gen_fifo.xpm_fifo_axis_inst\ : label is 13;
  attribute TUSER_WIDTH : integer;
  attribute TUSER_WIDTH of \gen_fifo.xpm_fifo_axis_inst\ : label is 1;
  attribute USE_ADV_FEATURES : integer;
  attribute USE_ADV_FEATURES of \gen_fifo.xpm_fifo_axis_inst\ : label is 825241648;
  attribute USE_ADV_FEATURES_INT : integer;
  attribute USE_ADV_FEATURES_INT of \gen_fifo.xpm_fifo_axis_inst\ : label is 825241648;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \gen_fifo.xpm_fifo_axis_inst\ : label is 12;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \gen_fifo.xpm_fifo_axis_inst\ : label is "TRUE";
begin
\gen_fifo.xpm_fifo_axis_inst\: entity work.\xpm_fifo_axis__xdcDup__3\
     port map (
      almost_empty_axis => \gen_fifo.xpm_fifo_axis_inst_n_43\,
      almost_full_axis => \gen_fifo.xpm_fifo_axis_inst_n_29\,
      dbiterr_axis => \gen_fifo.xpm_fifo_axis_inst_n_45\,
      injectdbiterr_axis => '0',
      injectsbiterr_axis => '0',
      m_aclk => s_axis_aclk,
      m_axis_tdata(7 downto 0) => m_axis_tdata(7 downto 0),
      m_axis_tdest(0) => \NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tdest_UNCONNECTED\(0),
      m_axis_tid(0) => \NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tid_UNCONNECTED\(0),
      m_axis_tkeep(0) => \NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tkeep_UNCONNECTED\(0),
      m_axis_tlast => \gen_fifo.xpm_fifo_axis_inst_n_12\,
      m_axis_tready => m_axis_tready,
      m_axis_tstrb(0) => \NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tstrb_UNCONNECTED\(0),
      m_axis_tuser(0) => \NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tuser_UNCONNECTED\(0),
      m_axis_tvalid => m_axis_tvalid,
      prog_empty_axis => \gen_fifo.xpm_fifo_axis_inst_n_30\,
      prog_full_axis => \gen_fifo.xpm_fifo_axis_inst_n_16\,
      rd_data_count_axis(11) => \gen_fifo.xpm_fifo_axis_inst_n_31\,
      rd_data_count_axis(10) => \gen_fifo.xpm_fifo_axis_inst_n_32\,
      rd_data_count_axis(9) => \gen_fifo.xpm_fifo_axis_inst_n_33\,
      rd_data_count_axis(8) => \gen_fifo.xpm_fifo_axis_inst_n_34\,
      rd_data_count_axis(7) => \gen_fifo.xpm_fifo_axis_inst_n_35\,
      rd_data_count_axis(6) => \gen_fifo.xpm_fifo_axis_inst_n_36\,
      rd_data_count_axis(5) => \gen_fifo.xpm_fifo_axis_inst_n_37\,
      rd_data_count_axis(4) => \gen_fifo.xpm_fifo_axis_inst_n_38\,
      rd_data_count_axis(3) => \gen_fifo.xpm_fifo_axis_inst_n_39\,
      rd_data_count_axis(2) => \gen_fifo.xpm_fifo_axis_inst_n_40\,
      rd_data_count_axis(1) => \gen_fifo.xpm_fifo_axis_inst_n_41\,
      rd_data_count_axis(0) => \gen_fifo.xpm_fifo_axis_inst_n_42\,
      s_aclk => s_axis_aclk,
      s_aresetn => s_axis_aresetn,
      s_axis_tdata(7 downto 0) => s_axis_tdata(7 downto 0),
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => s_axis_tlast,
      s_axis_tready => s_axis_tready,
      s_axis_tstrb(0) => '0',
      s_axis_tuser(0) => '0',
      s_axis_tvalid => s_axis_tvalid,
      sbiterr_axis => \gen_fifo.xpm_fifo_axis_inst_n_44\,
      wr_data_count_axis(11) => \gen_fifo.xpm_fifo_axis_inst_n_17\,
      wr_data_count_axis(10) => \gen_fifo.xpm_fifo_axis_inst_n_18\,
      wr_data_count_axis(9) => \gen_fifo.xpm_fifo_axis_inst_n_19\,
      wr_data_count_axis(8) => \gen_fifo.xpm_fifo_axis_inst_n_20\,
      wr_data_count_axis(7) => \gen_fifo.xpm_fifo_axis_inst_n_21\,
      wr_data_count_axis(6) => \gen_fifo.xpm_fifo_axis_inst_n_22\,
      wr_data_count_axis(5) => \gen_fifo.xpm_fifo_axis_inst_n_23\,
      wr_data_count_axis(4) => \gen_fifo.xpm_fifo_axis_inst_n_24\,
      wr_data_count_axis(3) => \gen_fifo.xpm_fifo_axis_inst_n_25\,
      wr_data_count_axis(2) => \gen_fifo.xpm_fifo_axis_inst_n_26\,
      wr_data_count_axis(1) => \gen_fifo.xpm_fifo_axis_inst_n_27\,
      wr_data_count_axis(0) => \gen_fifo.xpm_fifo_axis_inst_n_28\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axis_data_fifo_v2_0_11_top__xdcDup__4\ is
  port (
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    s_axis_aresetn : in STD_LOGIC;
    s_axis_aclk : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    m_axis_tready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axis_data_fifo_v2_0_11_top__xdcDup__4\ : entity is "axis_data_fifo_v2_0_11_top";
end \axis_data_fifo_v2_0_11_top__xdcDup__4\;

architecture STRUCTURE of \axis_data_fifo_v2_0_11_top__xdcDup__4\ is
  signal \gen_fifo.xpm_fifo_axis_inst_n_0\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_16\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_17\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_18\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_19\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_20\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_21\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_22\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_23\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_24\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_25\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_26\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_27\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_28\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_29\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_30\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_31\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_32\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_33\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_34\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_35\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_36\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_37\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_38\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_39\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_40\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_41\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_42\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_43\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_44\ : STD_LOGIC;
  signal \gen_fifo.xpm_fifo_axis_inst_n_45\ : STD_LOGIC;
  signal \NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tdest_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tid_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tkeep_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tstrb_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tuser_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute AXIS_DATA_WIDTH : integer;
  attribute AXIS_DATA_WIDTH of \gen_fifo.xpm_fifo_axis_inst\ : label is 14;
  attribute AXIS_FINAL_DATA_WIDTH : integer;
  attribute AXIS_FINAL_DATA_WIDTH of \gen_fifo.xpm_fifo_axis_inst\ : label is 14;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \gen_fifo.xpm_fifo_axis_inst\ : label is 0;
  attribute CDC_SYNC_STAGES : integer;
  attribute CDC_SYNC_STAGES of \gen_fifo.xpm_fifo_axis_inst\ : label is 3;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_fifo.xpm_fifo_axis_inst\ : label is 0;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \gen_fifo.xpm_fifo_axis_inst\ : label is 0;
  attribute EN_ADV_FEATURE_AXIS : string;
  attribute EN_ADV_FEATURE_AXIS of \gen_fifo.xpm_fifo_axis_inst\ : label is "16'b0001000000000000";
  attribute EN_ADV_FEATURE_AXIS_INT : string;
  attribute EN_ADV_FEATURE_AXIS_INT of \gen_fifo.xpm_fifo_axis_inst\ : label is "16'b0001000000000000";
  attribute EN_ALMOST_EMPTY_INT : string;
  attribute EN_ALMOST_EMPTY_INT of \gen_fifo.xpm_fifo_axis_inst\ : label is "1'b0";
  attribute EN_ALMOST_FULL_INT : string;
  attribute EN_ALMOST_FULL_INT of \gen_fifo.xpm_fifo_axis_inst\ : label is "1'b0";
  attribute EN_DATA_VALID_INT : string;
  attribute EN_DATA_VALID_INT of \gen_fifo.xpm_fifo_axis_inst\ : label is "1'b1";
  attribute FIFO_DEPTH : integer;
  attribute FIFO_DEPTH of \gen_fifo.xpm_fifo_axis_inst\ : label is 2048;
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of \gen_fifo.xpm_fifo_axis_inst\ : label is 0;
  attribute LOG_DEPTH_AXIS : integer;
  attribute LOG_DEPTH_AXIS of \gen_fifo.xpm_fifo_axis_inst\ : label is 11;
  attribute PACKET_FIFO : string;
  attribute PACKET_FIFO of \gen_fifo.xpm_fifo_axis_inst\ : label is "false";
  attribute PKT_SIZE_LT8 : string;
  attribute PKT_SIZE_LT8 of \gen_fifo.xpm_fifo_axis_inst\ : label is "1'b0";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \gen_fifo.xpm_fifo_axis_inst\ : label is 5;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \gen_fifo.xpm_fifo_axis_inst\ : label is 11;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \gen_fifo.xpm_fifo_axis_inst\ : label is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \gen_fifo.xpm_fifo_axis_inst\ : label is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \gen_fifo.xpm_fifo_axis_inst\ : label is 2;
  attribute P_PKT_MODE : integer;
  attribute P_PKT_MODE of \gen_fifo.xpm_fifo_axis_inst\ : label is 0;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \gen_fifo.xpm_fifo_axis_inst\ : label is 12;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \gen_fifo.xpm_fifo_axis_inst\ : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \gen_fifo.xpm_fifo_axis_inst\ : label is 0;
  attribute TDATA_OFFSET : integer;
  attribute TDATA_OFFSET of \gen_fifo.xpm_fifo_axis_inst\ : label is 8;
  attribute TDATA_WIDTH : integer;
  attribute TDATA_WIDTH of \gen_fifo.xpm_fifo_axis_inst\ : label is 8;
  attribute TDEST_OFFSET : integer;
  attribute TDEST_OFFSET of \gen_fifo.xpm_fifo_axis_inst\ : label is 12;
  attribute TDEST_WIDTH : integer;
  attribute TDEST_WIDTH of \gen_fifo.xpm_fifo_axis_inst\ : label is 1;
  attribute TID_OFFSET : integer;
  attribute TID_OFFSET of \gen_fifo.xpm_fifo_axis_inst\ : label is 11;
  attribute TID_WIDTH : integer;
  attribute TID_WIDTH of \gen_fifo.xpm_fifo_axis_inst\ : label is 1;
  attribute TKEEP_OFFSET : integer;
  attribute TKEEP_OFFSET of \gen_fifo.xpm_fifo_axis_inst\ : label is 10;
  attribute TSTRB_OFFSET : integer;
  attribute TSTRB_OFFSET of \gen_fifo.xpm_fifo_axis_inst\ : label is 9;
  attribute TUSER_MAX_WIDTH : integer;
  attribute TUSER_MAX_WIDTH of \gen_fifo.xpm_fifo_axis_inst\ : label is 4083;
  attribute TUSER_OFFSET : integer;
  attribute TUSER_OFFSET of \gen_fifo.xpm_fifo_axis_inst\ : label is 13;
  attribute TUSER_WIDTH : integer;
  attribute TUSER_WIDTH of \gen_fifo.xpm_fifo_axis_inst\ : label is 1;
  attribute USE_ADV_FEATURES : integer;
  attribute USE_ADV_FEATURES of \gen_fifo.xpm_fifo_axis_inst\ : label is 825241648;
  attribute USE_ADV_FEATURES_INT : integer;
  attribute USE_ADV_FEATURES_INT of \gen_fifo.xpm_fifo_axis_inst\ : label is 825241648;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \gen_fifo.xpm_fifo_axis_inst\ : label is 12;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \gen_fifo.xpm_fifo_axis_inst\ : label is "TRUE";
begin
\gen_fifo.xpm_fifo_axis_inst\: entity work.\xpm_fifo_axis__xdcDup__4\
     port map (
      almost_empty_axis => \gen_fifo.xpm_fifo_axis_inst_n_43\,
      almost_full_axis => \gen_fifo.xpm_fifo_axis_inst_n_29\,
      dbiterr_axis => \gen_fifo.xpm_fifo_axis_inst_n_45\,
      injectdbiterr_axis => '0',
      injectsbiterr_axis => '0',
      m_aclk => s_axis_aclk,
      m_axis_tdata(7 downto 0) => m_axis_tdata(7 downto 0),
      m_axis_tdest(0) => \NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tdest_UNCONNECTED\(0),
      m_axis_tid(0) => \NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tid_UNCONNECTED\(0),
      m_axis_tkeep(0) => \NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tkeep_UNCONNECTED\(0),
      m_axis_tlast => m_axis_tlast,
      m_axis_tready => m_axis_tready,
      m_axis_tstrb(0) => \NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tstrb_UNCONNECTED\(0),
      m_axis_tuser(0) => \NLW_gen_fifo.xpm_fifo_axis_inst_m_axis_tuser_UNCONNECTED\(0),
      m_axis_tvalid => m_axis_tvalid,
      prog_empty_axis => \gen_fifo.xpm_fifo_axis_inst_n_30\,
      prog_full_axis => \gen_fifo.xpm_fifo_axis_inst_n_16\,
      rd_data_count_axis(11) => \gen_fifo.xpm_fifo_axis_inst_n_31\,
      rd_data_count_axis(10) => \gen_fifo.xpm_fifo_axis_inst_n_32\,
      rd_data_count_axis(9) => \gen_fifo.xpm_fifo_axis_inst_n_33\,
      rd_data_count_axis(8) => \gen_fifo.xpm_fifo_axis_inst_n_34\,
      rd_data_count_axis(7) => \gen_fifo.xpm_fifo_axis_inst_n_35\,
      rd_data_count_axis(6) => \gen_fifo.xpm_fifo_axis_inst_n_36\,
      rd_data_count_axis(5) => \gen_fifo.xpm_fifo_axis_inst_n_37\,
      rd_data_count_axis(4) => \gen_fifo.xpm_fifo_axis_inst_n_38\,
      rd_data_count_axis(3) => \gen_fifo.xpm_fifo_axis_inst_n_39\,
      rd_data_count_axis(2) => \gen_fifo.xpm_fifo_axis_inst_n_40\,
      rd_data_count_axis(1) => \gen_fifo.xpm_fifo_axis_inst_n_41\,
      rd_data_count_axis(0) => \gen_fifo.xpm_fifo_axis_inst_n_42\,
      s_aclk => s_axis_aclk,
      s_aresetn => s_axis_aresetn,
      s_axis_tdata(7 downto 0) => s_axis_tdata(7 downto 0),
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => s_axis_tlast,
      s_axis_tready => \gen_fifo.xpm_fifo_axis_inst_n_0\,
      s_axis_tstrb(0) => '0',
      s_axis_tuser(0) => '0',
      s_axis_tvalid => s_axis_tvalid,
      sbiterr_axis => \gen_fifo.xpm_fifo_axis_inst_n_44\,
      wr_data_count_axis(11) => \gen_fifo.xpm_fifo_axis_inst_n_17\,
      wr_data_count_axis(10) => \gen_fifo.xpm_fifo_axis_inst_n_18\,
      wr_data_count_axis(9) => \gen_fifo.xpm_fifo_axis_inst_n_19\,
      wr_data_count_axis(8) => \gen_fifo.xpm_fifo_axis_inst_n_20\,
      wr_data_count_axis(7) => \gen_fifo.xpm_fifo_axis_inst_n_21\,
      wr_data_count_axis(6) => \gen_fifo.xpm_fifo_axis_inst_n_22\,
      wr_data_count_axis(5) => \gen_fifo.xpm_fifo_axis_inst_n_23\,
      wr_data_count_axis(4) => \gen_fifo.xpm_fifo_axis_inst_n_24\,
      wr_data_count_axis(3) => \gen_fifo.xpm_fifo_axis_inst_n_25\,
      wr_data_count_axis(2) => \gen_fifo.xpm_fifo_axis_inst_n_26\,
      wr_data_count_axis(1) => \gen_fifo.xpm_fifo_axis_inst_n_27\,
      wr_data_count_axis(0) => \gen_fifo.xpm_fifo_axis_inst_n_28\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axis_data_fifo_16_times_8bit is
  port (
    s_axis_aresetn : in STD_LOGIC;
    s_axis_aclk : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tlast : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of axis_data_fifo_16_times_8bit : entity is "axis_data_fifo_16_times_8bit,axis_data_fifo_v2_0_11_top,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of axis_data_fifo_16_times_8bit : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of axis_data_fifo_16_times_8bit : entity is "axis_data_fifo_v2_0_11_top,Vivado 2023.2";
end axis_data_fifo_16_times_8bit;

architecture STRUCTURE of axis_data_fifo_16_times_8bit is
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of m_axis_tlast : signal is "xilinx.com:interface:axis:1.0 M_AXIS TLAST";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of m_axis_tlast : signal is "XIL_INTERFACENAME M_AXIS, TDATA_NUM_BYTES 1, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axis_tready : signal is "xilinx.com:interface:axis:1.0 M_AXIS TREADY";
  attribute X_INTERFACE_INFO of m_axis_tvalid : signal is "xilinx.com:interface:axis:1.0 M_AXIS TVALID";
  attribute X_INTERFACE_INFO of s_axis_aclk : signal is "xilinx.com:signal:clock:1.0 S_CLKIF CLK";
  attribute X_INTERFACE_PARAMETER of s_axis_aclk : signal is "XIL_INTERFACENAME S_CLKIF, ASSOCIATED_BUSIF S_AXIS, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axis_aresetn : signal is "xilinx.com:signal:reset:1.0 S_RSTIF RST";
  attribute X_INTERFACE_PARAMETER of s_axis_aresetn : signal is "XIL_INTERFACENAME S_RSTIF, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axis_tlast : signal is "xilinx.com:interface:axis:1.0 S_AXIS TLAST";
  attribute X_INTERFACE_PARAMETER of s_axis_tlast : signal is "XIL_INTERFACENAME S_AXIS, TDATA_NUM_BYTES 1, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axis_tready : signal is "xilinx.com:interface:axis:1.0 S_AXIS TREADY";
  attribute X_INTERFACE_INFO of s_axis_tvalid : signal is "xilinx.com:interface:axis:1.0 S_AXIS TVALID";
  attribute X_INTERFACE_INFO of m_axis_tdata : signal is "xilinx.com:interface:axis:1.0 M_AXIS TDATA";
  attribute X_INTERFACE_INFO of s_axis_tdata : signal is "xilinx.com:interface:axis:1.0 S_AXIS TDATA";
begin
inst: entity work.\axis_data_fifo_v2_0_11_top__xdcDup__4\
     port map (
      m_axis_tdata(7 downto 0) => m_axis_tdata(7 downto 0),
      m_axis_tlast => m_axis_tlast,
      m_axis_tready => m_axis_tready,
      m_axis_tvalid => m_axis_tvalid,
      s_axis_aclk => s_axis_aclk,
      s_axis_aresetn => s_axis_aresetn,
      s_axis_tdata(7 downto 0) => s_axis_tdata(7 downto 0),
      s_axis_tlast => s_axis_tlast,
      s_axis_tvalid => s_axis_tvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axis_data_fifo_16_times_8bit__xdcDup__1\ is
  port (
    s_axis_aresetn : in STD_LOGIC;
    s_axis_aclk : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tlast : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \axis_data_fifo_16_times_8bit__xdcDup__1\ : entity is "axis_data_fifo_16_times_8bit,axis_data_fifo_v2_0_11_top,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \axis_data_fifo_16_times_8bit__xdcDup__1\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axis_data_fifo_16_times_8bit__xdcDup__1\ : entity is "axis_data_fifo_16_times_8bit";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \axis_data_fifo_16_times_8bit__xdcDup__1\ : entity is "axis_data_fifo_v2_0_11_top,Vivado 2023.2";
end \axis_data_fifo_16_times_8bit__xdcDup__1\;

architecture STRUCTURE of \axis_data_fifo_16_times_8bit__xdcDup__1\ is
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of m_axis_tlast : signal is "xilinx.com:interface:axis:1.0 M_AXIS TLAST";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of m_axis_tlast : signal is "XIL_INTERFACENAME M_AXIS, TDATA_NUM_BYTES 1, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axis_tready : signal is "xilinx.com:interface:axis:1.0 M_AXIS TREADY";
  attribute X_INTERFACE_INFO of m_axis_tvalid : signal is "xilinx.com:interface:axis:1.0 M_AXIS TVALID";
  attribute X_INTERFACE_INFO of s_axis_aclk : signal is "xilinx.com:signal:clock:1.0 S_CLKIF CLK";
  attribute X_INTERFACE_PARAMETER of s_axis_aclk : signal is "XIL_INTERFACENAME S_CLKIF, ASSOCIATED_BUSIF S_AXIS, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axis_aresetn : signal is "xilinx.com:signal:reset:1.0 S_RSTIF RST";
  attribute X_INTERFACE_PARAMETER of s_axis_aresetn : signal is "XIL_INTERFACENAME S_RSTIF, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axis_tlast : signal is "xilinx.com:interface:axis:1.0 S_AXIS TLAST";
  attribute X_INTERFACE_PARAMETER of s_axis_tlast : signal is "XIL_INTERFACENAME S_AXIS, TDATA_NUM_BYTES 1, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axis_tready : signal is "xilinx.com:interface:axis:1.0 S_AXIS TREADY";
  attribute X_INTERFACE_INFO of s_axis_tvalid : signal is "xilinx.com:interface:axis:1.0 S_AXIS TVALID";
  attribute X_INTERFACE_INFO of m_axis_tdata : signal is "xilinx.com:interface:axis:1.0 M_AXIS TDATA";
  attribute X_INTERFACE_INFO of s_axis_tdata : signal is "xilinx.com:interface:axis:1.0 S_AXIS TDATA";
begin
inst: entity work.\axis_data_fifo_v2_0_11_top__xdcDup__3\
     port map (
      m_axis_tdata(7 downto 0) => m_axis_tdata(7 downto 0),
      m_axis_tready => m_axis_tready,
      m_axis_tvalid => m_axis_tvalid,
      s_axis_aclk => s_axis_aclk,
      s_axis_aresetn => s_axis_aresetn,
      s_axis_tdata(7 downto 0) => s_axis_tdata(7 downto 0),
      s_axis_tlast => s_axis_tlast,
      s_axis_tready => s_axis_tready,
      s_axis_tvalid => s_axis_tvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity axis_data_fifo_8bit is
  port (
    s_axis_aresetn : in STD_LOGIC;
    s_axis_aclk : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tlast : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of axis_data_fifo_8bit : entity is "axis_data_fifo_8bit,axis_data_fifo_v2_0_11_top,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of axis_data_fifo_8bit : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of axis_data_fifo_8bit : entity is "axis_data_fifo_v2_0_11_top,Vivado 2023.2";
end axis_data_fifo_8bit;

architecture STRUCTURE of axis_data_fifo_8bit is
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of m_axis_tlast : signal is "xilinx.com:interface:axis:1.0 M_AXIS TLAST";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of m_axis_tlast : signal is "XIL_INTERFACENAME M_AXIS, TDATA_NUM_BYTES 1, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axis_tready : signal is "xilinx.com:interface:axis:1.0 M_AXIS TREADY";
  attribute X_INTERFACE_INFO of m_axis_tvalid : signal is "xilinx.com:interface:axis:1.0 M_AXIS TVALID";
  attribute X_INTERFACE_INFO of s_axis_aclk : signal is "xilinx.com:signal:clock:1.0 S_CLKIF CLK";
  attribute X_INTERFACE_PARAMETER of s_axis_aclk : signal is "XIL_INTERFACENAME S_CLKIF, ASSOCIATED_BUSIF S_AXIS, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axis_aresetn : signal is "xilinx.com:signal:reset:1.0 S_RSTIF RST";
  attribute X_INTERFACE_PARAMETER of s_axis_aresetn : signal is "XIL_INTERFACENAME S_RSTIF, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axis_tlast : signal is "xilinx.com:interface:axis:1.0 S_AXIS TLAST";
  attribute X_INTERFACE_PARAMETER of s_axis_tlast : signal is "XIL_INTERFACENAME S_AXIS, TDATA_NUM_BYTES 1, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axis_tready : signal is "xilinx.com:interface:axis:1.0 S_AXIS TREADY";
  attribute X_INTERFACE_INFO of s_axis_tvalid : signal is "xilinx.com:interface:axis:1.0 S_AXIS TVALID";
  attribute X_INTERFACE_INFO of m_axis_tdata : signal is "xilinx.com:interface:axis:1.0 M_AXIS TDATA";
  attribute X_INTERFACE_INFO of s_axis_tdata : signal is "xilinx.com:interface:axis:1.0 S_AXIS TDATA";
begin
inst: entity work.axis_data_fifo_v2_0_11_top
     port map (
      m_axis_tready => m_axis_tready,
      s_axis_aclk => s_axis_aclk,
      s_axis_aresetn => s_axis_aresetn,
      s_axis_tdata(7 downto 0) => s_axis_tdata(7 downto 0),
      s_axis_tlast => s_axis_tlast,
      s_axis_tvalid => s_axis_tvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axis_data_fifo_8bit__xdcDup__1\ is
  port (
    s_axis_aresetn : in STD_LOGIC;
    s_axis_aclk : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tlast : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \axis_data_fifo_8bit__xdcDup__1\ : entity is "axis_data_fifo_8bit,axis_data_fifo_v2_0_11_top,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \axis_data_fifo_8bit__xdcDup__1\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axis_data_fifo_8bit__xdcDup__1\ : entity is "axis_data_fifo_8bit";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \axis_data_fifo_8bit__xdcDup__1\ : entity is "axis_data_fifo_v2_0_11_top,Vivado 2023.2";
end \axis_data_fifo_8bit__xdcDup__1\;

architecture STRUCTURE of \axis_data_fifo_8bit__xdcDup__1\ is
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of m_axis_tlast : signal is "xilinx.com:interface:axis:1.0 M_AXIS TLAST";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of m_axis_tlast : signal is "XIL_INTERFACENAME M_AXIS, TDATA_NUM_BYTES 1, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axis_tready : signal is "xilinx.com:interface:axis:1.0 M_AXIS TREADY";
  attribute X_INTERFACE_INFO of m_axis_tvalid : signal is "xilinx.com:interface:axis:1.0 M_AXIS TVALID";
  attribute X_INTERFACE_INFO of s_axis_aclk : signal is "xilinx.com:signal:clock:1.0 S_CLKIF CLK";
  attribute X_INTERFACE_PARAMETER of s_axis_aclk : signal is "XIL_INTERFACENAME S_CLKIF, ASSOCIATED_BUSIF S_AXIS, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axis_aresetn : signal is "xilinx.com:signal:reset:1.0 S_RSTIF RST";
  attribute X_INTERFACE_PARAMETER of s_axis_aresetn : signal is "XIL_INTERFACENAME S_RSTIF, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axis_tlast : signal is "xilinx.com:interface:axis:1.0 S_AXIS TLAST";
  attribute X_INTERFACE_PARAMETER of s_axis_tlast : signal is "XIL_INTERFACENAME S_AXIS, TDATA_NUM_BYTES 1, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axis_tready : signal is "xilinx.com:interface:axis:1.0 S_AXIS TREADY";
  attribute X_INTERFACE_INFO of s_axis_tvalid : signal is "xilinx.com:interface:axis:1.0 S_AXIS TVALID";
  attribute X_INTERFACE_INFO of m_axis_tdata : signal is "xilinx.com:interface:axis:1.0 M_AXIS TDATA";
  attribute X_INTERFACE_INFO of s_axis_tdata : signal is "xilinx.com:interface:axis:1.0 S_AXIS TDATA";
begin
inst: entity work.\axis_data_fifo_v2_0_11_top__xdcDup__1\
     port map (
      m_axis_tdata(7 downto 0) => m_axis_tdata(7 downto 0),
      m_axis_tlast => m_axis_tlast,
      m_axis_tready => m_axis_tready,
      m_axis_tvalid => m_axis_tvalid,
      s_axis_aclk => s_axis_aclk,
      s_axis_aresetn => s_axis_aresetn,
      s_axis_tdata(7 downto 0) => s_axis_tdata(7 downto 0),
      s_axis_tlast => s_axis_tlast,
      s_axis_tready => s_axis_tready,
      s_axis_tvalid => s_axis_tvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \axis_data_fifo_8bit__xdcDup__2\ is
  port (
    s_axis_aresetn : in STD_LOGIC;
    s_axis_aclk : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tlast : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \axis_data_fifo_8bit__xdcDup__2\ : entity is "axis_data_fifo_8bit,axis_data_fifo_v2_0_11_top,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \axis_data_fifo_8bit__xdcDup__2\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axis_data_fifo_8bit__xdcDup__2\ : entity is "axis_data_fifo_8bit";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \axis_data_fifo_8bit__xdcDup__2\ : entity is "axis_data_fifo_v2_0_11_top,Vivado 2023.2";
end \axis_data_fifo_8bit__xdcDup__2\;

architecture STRUCTURE of \axis_data_fifo_8bit__xdcDup__2\ is
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of m_axis_tlast : signal is "xilinx.com:interface:axis:1.0 M_AXIS TLAST";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of m_axis_tlast : signal is "XIL_INTERFACENAME M_AXIS, TDATA_NUM_BYTES 1, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axis_tready : signal is "xilinx.com:interface:axis:1.0 M_AXIS TREADY";
  attribute X_INTERFACE_INFO of m_axis_tvalid : signal is "xilinx.com:interface:axis:1.0 M_AXIS TVALID";
  attribute X_INTERFACE_INFO of s_axis_aclk : signal is "xilinx.com:signal:clock:1.0 S_CLKIF CLK";
  attribute X_INTERFACE_PARAMETER of s_axis_aclk : signal is "XIL_INTERFACENAME S_CLKIF, ASSOCIATED_BUSIF S_AXIS, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axis_aresetn : signal is "xilinx.com:signal:reset:1.0 S_RSTIF RST";
  attribute X_INTERFACE_PARAMETER of s_axis_aresetn : signal is "XIL_INTERFACENAME S_RSTIF, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axis_tlast : signal is "xilinx.com:interface:axis:1.0 S_AXIS TLAST";
  attribute X_INTERFACE_PARAMETER of s_axis_tlast : signal is "XIL_INTERFACENAME S_AXIS, TDATA_NUM_BYTES 1, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axis_tready : signal is "xilinx.com:interface:axis:1.0 S_AXIS TREADY";
  attribute X_INTERFACE_INFO of s_axis_tvalid : signal is "xilinx.com:interface:axis:1.0 S_AXIS TVALID";
  attribute X_INTERFACE_INFO of m_axis_tdata : signal is "xilinx.com:interface:axis:1.0 M_AXIS TDATA";
  attribute X_INTERFACE_INFO of s_axis_tdata : signal is "xilinx.com:interface:axis:1.0 S_AXIS TDATA";
begin
inst: entity work.\axis_data_fifo_v2_0_11_top__xdcDup__2\
     port map (
      m_axis_tdata(7 downto 0) => m_axis_tdata(7 downto 0),
      m_axis_tlast => m_axis_tlast,
      m_axis_tvalid => m_axis_tvalid,
      s_axis_aclk => s_axis_aclk,
      s_axis_aresetn => s_axis_aresetn,
      s_axis_tdata(7 downto 0) => s_axis_tdata(7 downto 0),
      s_axis_tlast => s_axis_tlast,
      s_axis_tready => s_axis_tready,
      s_axis_tvalid => s_axis_tvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ext_data_handler is
  port (
    \GEN_TEST_0.sending_reg_0\ : out STD_LOGIC;
    ext_pl_tlast : out STD_LOGIC;
    \GEN_TEST_0.tvalid_reg_0\ : out STD_LOGIC;
    \GEN_TEST_0.tdata_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_out1 : in STD_LOGIC;
    reset_IBUF : in STD_LOGIC;
    \GEN_TEST_0.byte_index_reg[7]_0\ : in STD_LOGIC;
    s_axis_tready : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end ext_data_handler;

architecture STRUCTURE of ext_data_handler is
  signal \GEN_TEST_0.byte_index[0]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_TEST_0.byte_index_reg\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \GEN_TEST_0.byte_index_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_TEST_0.byte_index_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \GEN_TEST_0.byte_index_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \GEN_TEST_0.byte_index_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \GEN_TEST_0.byte_index_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \GEN_TEST_0.byte_index_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \GEN_TEST_0.byte_index_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \GEN_TEST_0.byte_index_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \GEN_TEST_0.byte_index_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \GEN_TEST_0.byte_index_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \GEN_TEST_0.byte_index_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \GEN_TEST_0.byte_index_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \GEN_TEST_0.byte_index_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \GEN_TEST_0.byte_index_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \GEN_TEST_0.byte_index_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \GEN_TEST_0.counter[31]_i_10_n_0\ : STD_LOGIC;
  signal \GEN_TEST_0.counter[31]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TEST_0.counter[31]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_TEST_0.counter[31]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_TEST_0.counter[31]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_TEST_0.counter[31]_i_6_n_0\ : STD_LOGIC;
  signal \GEN_TEST_0.counter[31]_i_8_n_0\ : STD_LOGIC;
  signal \GEN_TEST_0.counter[31]_i_9_n_0\ : STD_LOGIC;
  signal \GEN_TEST_0.counter_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_TEST_0.counter_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \GEN_TEST_0.counter_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \GEN_TEST_0.counter_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \GEN_TEST_0.counter_reg[12]_i_2_n_4\ : STD_LOGIC;
  signal \GEN_TEST_0.counter_reg[12]_i_2_n_5\ : STD_LOGIC;
  signal \GEN_TEST_0.counter_reg[12]_i_2_n_6\ : STD_LOGIC;
  signal \GEN_TEST_0.counter_reg[12]_i_2_n_7\ : STD_LOGIC;
  signal \GEN_TEST_0.counter_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_TEST_0.counter_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \GEN_TEST_0.counter_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \GEN_TEST_0.counter_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \GEN_TEST_0.counter_reg[16]_i_2_n_4\ : STD_LOGIC;
  signal \GEN_TEST_0.counter_reg[16]_i_2_n_5\ : STD_LOGIC;
  signal \GEN_TEST_0.counter_reg[16]_i_2_n_6\ : STD_LOGIC;
  signal \GEN_TEST_0.counter_reg[16]_i_2_n_7\ : STD_LOGIC;
  signal \GEN_TEST_0.counter_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_TEST_0.counter_reg[20]_i_2_n_1\ : STD_LOGIC;
  signal \GEN_TEST_0.counter_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \GEN_TEST_0.counter_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \GEN_TEST_0.counter_reg[20]_i_2_n_4\ : STD_LOGIC;
  signal \GEN_TEST_0.counter_reg[20]_i_2_n_5\ : STD_LOGIC;
  signal \GEN_TEST_0.counter_reg[20]_i_2_n_6\ : STD_LOGIC;
  signal \GEN_TEST_0.counter_reg[20]_i_2_n_7\ : STD_LOGIC;
  signal \GEN_TEST_0.counter_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_TEST_0.counter_reg[24]_i_2_n_1\ : STD_LOGIC;
  signal \GEN_TEST_0.counter_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \GEN_TEST_0.counter_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \GEN_TEST_0.counter_reg[24]_i_2_n_4\ : STD_LOGIC;
  signal \GEN_TEST_0.counter_reg[24]_i_2_n_5\ : STD_LOGIC;
  signal \GEN_TEST_0.counter_reg[24]_i_2_n_6\ : STD_LOGIC;
  signal \GEN_TEST_0.counter_reg[24]_i_2_n_7\ : STD_LOGIC;
  signal \GEN_TEST_0.counter_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_TEST_0.counter_reg[28]_i_2_n_1\ : STD_LOGIC;
  signal \GEN_TEST_0.counter_reg[28]_i_2_n_2\ : STD_LOGIC;
  signal \GEN_TEST_0.counter_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \GEN_TEST_0.counter_reg[28]_i_2_n_4\ : STD_LOGIC;
  signal \GEN_TEST_0.counter_reg[28]_i_2_n_5\ : STD_LOGIC;
  signal \GEN_TEST_0.counter_reg[28]_i_2_n_6\ : STD_LOGIC;
  signal \GEN_TEST_0.counter_reg[28]_i_2_n_7\ : STD_LOGIC;
  signal \GEN_TEST_0.counter_reg[31]_i_7_n_2\ : STD_LOGIC;
  signal \GEN_TEST_0.counter_reg[31]_i_7_n_3\ : STD_LOGIC;
  signal \GEN_TEST_0.counter_reg[31]_i_7_n_5\ : STD_LOGIC;
  signal \GEN_TEST_0.counter_reg[31]_i_7_n_6\ : STD_LOGIC;
  signal \GEN_TEST_0.counter_reg[31]_i_7_n_7\ : STD_LOGIC;
  signal \GEN_TEST_0.counter_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_TEST_0.counter_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \GEN_TEST_0.counter_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \GEN_TEST_0.counter_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \GEN_TEST_0.counter_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \GEN_TEST_0.counter_reg[4]_i_2_n_5\ : STD_LOGIC;
  signal \GEN_TEST_0.counter_reg[4]_i_2_n_6\ : STD_LOGIC;
  signal \GEN_TEST_0.counter_reg[4]_i_2_n_7\ : STD_LOGIC;
  signal \GEN_TEST_0.counter_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_TEST_0.counter_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \GEN_TEST_0.counter_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \GEN_TEST_0.counter_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \GEN_TEST_0.counter_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \GEN_TEST_0.counter_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \GEN_TEST_0.counter_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \GEN_TEST_0.counter_reg[8]_i_2_n_7\ : STD_LOGIC;
  signal \GEN_TEST_0.sending_i_1_n_0\ : STD_LOGIC;
  signal \GEN_TEST_0.sending_i_2_n_0\ : STD_LOGIC;
  signal \GEN_TEST_0.sending_i_3_n_0\ : STD_LOGIC;
  signal \GEN_TEST_0.sending_i_4_n_0\ : STD_LOGIC;
  signal \^gen_test_0.sending_reg_0\ : STD_LOGIC;
  signal \GEN_TEST_0.tvalid_i_1_n_0\ : STD_LOGIC;
  signal counter : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal counter_0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^ext_pl_tlast\ : STD_LOGIC;
  signal \NLW_GEN_TEST_0.byte_index_reg[4]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_GEN_TEST_0.counter_reg[31]_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_GEN_TEST_0.counter_reg[31]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_loop_back_buffer_fifo_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_loop_back_buffer_fifo_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_loop_back_buffer_fifo_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_loop_back_buffer_fifo_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \GEN_TEST_0.counter_reg[12]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \GEN_TEST_0.counter_reg[16]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \GEN_TEST_0.counter_reg[20]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \GEN_TEST_0.counter_reg[24]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \GEN_TEST_0.counter_reg[28]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \GEN_TEST_0.counter_reg[31]_i_7\ : label is 35;
  attribute ADDER_THRESHOLD of \GEN_TEST_0.counter_reg[4]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \GEN_TEST_0.counter_reg[8]_i_2\ : label is 35;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_TEST_0.sending_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \GEN_TEST_0.tvalid_i_1\ : label is "soft_lutpair2";
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of loop_back_buffer_fifo : label is "axis_data_fifo_8bit,axis_data_fifo_v2_0_11_top,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of loop_back_buffer_fifo : label is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of loop_back_buffer_fifo : label is "axis_data_fifo_v2_0_11_top,Vivado 2023.2";
begin
  \GEN_TEST_0.sending_reg_0\ <= \^gen_test_0.sending_reg_0\;
  ext_pl_tlast <= \^ext_pl_tlast\;
\GEN_TEST_0.byte_index[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \GEN_TEST_0.byte_index_reg\(0),
      O => \GEN_TEST_0.byte_index[0]_i_3_n_0\
    );
\GEN_TEST_0.byte_index_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \GEN_TEST_0.byte_index_reg[7]_0\,
      D => \GEN_TEST_0.byte_index_reg[0]_i_2_n_7\,
      Q => \GEN_TEST_0.byte_index_reg\(0),
      R => reset_IBUF
    );
\GEN_TEST_0.byte_index_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \GEN_TEST_0.byte_index_reg[0]_i_2_n_0\,
      CO(2) => \GEN_TEST_0.byte_index_reg[0]_i_2_n_1\,
      CO(1) => \GEN_TEST_0.byte_index_reg[0]_i_2_n_2\,
      CO(0) => \GEN_TEST_0.byte_index_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \GEN_TEST_0.byte_index_reg[0]_i_2_n_4\,
      O(2) => \GEN_TEST_0.byte_index_reg[0]_i_2_n_5\,
      O(1) => \GEN_TEST_0.byte_index_reg[0]_i_2_n_6\,
      O(0) => \GEN_TEST_0.byte_index_reg[0]_i_2_n_7\,
      S(3 downto 1) => \GEN_TEST_0.byte_index_reg\(3 downto 1),
      S(0) => \GEN_TEST_0.byte_index[0]_i_3_n_0\
    );
\GEN_TEST_0.byte_index_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \GEN_TEST_0.byte_index_reg[7]_0\,
      D => \GEN_TEST_0.byte_index_reg[0]_i_2_n_6\,
      Q => \GEN_TEST_0.byte_index_reg\(1),
      R => reset_IBUF
    );
\GEN_TEST_0.byte_index_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \GEN_TEST_0.byte_index_reg[7]_0\,
      D => \GEN_TEST_0.byte_index_reg[0]_i_2_n_5\,
      Q => \GEN_TEST_0.byte_index_reg\(2),
      R => reset_IBUF
    );
\GEN_TEST_0.byte_index_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \GEN_TEST_0.byte_index_reg[7]_0\,
      D => \GEN_TEST_0.byte_index_reg[0]_i_2_n_4\,
      Q => \GEN_TEST_0.byte_index_reg\(3),
      R => reset_IBUF
    );
\GEN_TEST_0.byte_index_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \GEN_TEST_0.byte_index_reg[7]_0\,
      D => \GEN_TEST_0.byte_index_reg[4]_i_1_n_7\,
      Q => \GEN_TEST_0.byte_index_reg\(4),
      R => reset_IBUF
    );
\GEN_TEST_0.byte_index_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \GEN_TEST_0.byte_index_reg[0]_i_2_n_0\,
      CO(3) => \NLW_GEN_TEST_0.byte_index_reg[4]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \GEN_TEST_0.byte_index_reg[4]_i_1_n_1\,
      CO(1) => \GEN_TEST_0.byte_index_reg[4]_i_1_n_2\,
      CO(0) => \GEN_TEST_0.byte_index_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \GEN_TEST_0.byte_index_reg[4]_i_1_n_4\,
      O(2) => \GEN_TEST_0.byte_index_reg[4]_i_1_n_5\,
      O(1) => \GEN_TEST_0.byte_index_reg[4]_i_1_n_6\,
      O(0) => \GEN_TEST_0.byte_index_reg[4]_i_1_n_7\,
      S(3 downto 0) => \GEN_TEST_0.byte_index_reg\(7 downto 4)
    );
\GEN_TEST_0.byte_index_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \GEN_TEST_0.byte_index_reg[7]_0\,
      D => \GEN_TEST_0.byte_index_reg[4]_i_1_n_6\,
      Q => \GEN_TEST_0.byte_index_reg\(5),
      R => reset_IBUF
    );
\GEN_TEST_0.byte_index_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \GEN_TEST_0.byte_index_reg[7]_0\,
      D => \GEN_TEST_0.byte_index_reg[4]_i_1_n_5\,
      Q => \GEN_TEST_0.byte_index_reg\(6),
      R => reset_IBUF
    );
\GEN_TEST_0.byte_index_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \GEN_TEST_0.byte_index_reg[7]_0\,
      D => \GEN_TEST_0.byte_index_reg[4]_i_1_n_4\,
      Q => \GEN_TEST_0.byte_index_reg\(7),
      R => reset_IBUF
    );
\GEN_TEST_0.counter[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter(0),
      O => counter_0(0)
    );
\GEN_TEST_0.counter[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \GEN_TEST_0.counter[31]_i_3_n_0\,
      I1 => \GEN_TEST_0.counter[31]_i_4_n_0\,
      I2 => \GEN_TEST_0.counter[31]_i_5_n_0\,
      I3 => \GEN_TEST_0.counter[31]_i_6_n_0\,
      I4 => \GEN_TEST_0.counter_reg[12]_i_2_n_6\,
      O => counter_0(10)
    );
\GEN_TEST_0.counter[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \GEN_TEST_0.counter[31]_i_3_n_0\,
      I1 => \GEN_TEST_0.counter[31]_i_4_n_0\,
      I2 => \GEN_TEST_0.counter[31]_i_5_n_0\,
      I3 => \GEN_TEST_0.counter[31]_i_6_n_0\,
      I4 => \GEN_TEST_0.counter_reg[12]_i_2_n_5\,
      O => counter_0(11)
    );
\GEN_TEST_0.counter[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \GEN_TEST_0.counter[31]_i_3_n_0\,
      I1 => \GEN_TEST_0.counter[31]_i_4_n_0\,
      I2 => \GEN_TEST_0.counter[31]_i_5_n_0\,
      I3 => \GEN_TEST_0.counter[31]_i_6_n_0\,
      I4 => \GEN_TEST_0.counter_reg[12]_i_2_n_4\,
      O => counter_0(12)
    );
\GEN_TEST_0.counter[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \GEN_TEST_0.counter[31]_i_3_n_0\,
      I1 => \GEN_TEST_0.counter[31]_i_4_n_0\,
      I2 => \GEN_TEST_0.counter[31]_i_5_n_0\,
      I3 => \GEN_TEST_0.counter[31]_i_6_n_0\,
      I4 => \GEN_TEST_0.counter_reg[16]_i_2_n_7\,
      O => counter_0(13)
    );
\GEN_TEST_0.counter[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \GEN_TEST_0.counter[31]_i_3_n_0\,
      I1 => \GEN_TEST_0.counter[31]_i_4_n_0\,
      I2 => \GEN_TEST_0.counter[31]_i_5_n_0\,
      I3 => \GEN_TEST_0.counter[31]_i_6_n_0\,
      I4 => \GEN_TEST_0.counter_reg[16]_i_2_n_6\,
      O => counter_0(14)
    );
\GEN_TEST_0.counter[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \GEN_TEST_0.counter[31]_i_3_n_0\,
      I1 => \GEN_TEST_0.counter[31]_i_4_n_0\,
      I2 => \GEN_TEST_0.counter[31]_i_5_n_0\,
      I3 => \GEN_TEST_0.counter[31]_i_6_n_0\,
      I4 => \GEN_TEST_0.counter_reg[16]_i_2_n_5\,
      O => counter_0(15)
    );
\GEN_TEST_0.counter[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \GEN_TEST_0.counter[31]_i_3_n_0\,
      I1 => \GEN_TEST_0.counter[31]_i_4_n_0\,
      I2 => \GEN_TEST_0.counter[31]_i_5_n_0\,
      I3 => \GEN_TEST_0.counter[31]_i_6_n_0\,
      I4 => \GEN_TEST_0.counter_reg[16]_i_2_n_4\,
      O => counter_0(16)
    );
\GEN_TEST_0.counter[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \GEN_TEST_0.counter[31]_i_3_n_0\,
      I1 => \GEN_TEST_0.counter[31]_i_4_n_0\,
      I2 => \GEN_TEST_0.counter[31]_i_5_n_0\,
      I3 => \GEN_TEST_0.counter[31]_i_6_n_0\,
      I4 => \GEN_TEST_0.counter_reg[20]_i_2_n_7\,
      O => counter_0(17)
    );
\GEN_TEST_0.counter[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \GEN_TEST_0.counter[31]_i_3_n_0\,
      I1 => \GEN_TEST_0.counter[31]_i_4_n_0\,
      I2 => \GEN_TEST_0.counter[31]_i_5_n_0\,
      I3 => \GEN_TEST_0.counter[31]_i_6_n_0\,
      I4 => \GEN_TEST_0.counter_reg[20]_i_2_n_6\,
      O => counter_0(18)
    );
\GEN_TEST_0.counter[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \GEN_TEST_0.counter[31]_i_3_n_0\,
      I1 => \GEN_TEST_0.counter[31]_i_4_n_0\,
      I2 => \GEN_TEST_0.counter[31]_i_5_n_0\,
      I3 => \GEN_TEST_0.counter[31]_i_6_n_0\,
      I4 => \GEN_TEST_0.counter_reg[20]_i_2_n_5\,
      O => counter_0(19)
    );
\GEN_TEST_0.counter[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \GEN_TEST_0.counter[31]_i_3_n_0\,
      I1 => \GEN_TEST_0.counter[31]_i_4_n_0\,
      I2 => \GEN_TEST_0.counter[31]_i_5_n_0\,
      I3 => \GEN_TEST_0.counter[31]_i_6_n_0\,
      I4 => \GEN_TEST_0.counter_reg[4]_i_2_n_7\,
      O => counter_0(1)
    );
\GEN_TEST_0.counter[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \GEN_TEST_0.counter[31]_i_3_n_0\,
      I1 => \GEN_TEST_0.counter[31]_i_4_n_0\,
      I2 => \GEN_TEST_0.counter[31]_i_5_n_0\,
      I3 => \GEN_TEST_0.counter[31]_i_6_n_0\,
      I4 => \GEN_TEST_0.counter_reg[20]_i_2_n_4\,
      O => counter_0(20)
    );
\GEN_TEST_0.counter[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \GEN_TEST_0.counter[31]_i_3_n_0\,
      I1 => \GEN_TEST_0.counter[31]_i_4_n_0\,
      I2 => \GEN_TEST_0.counter[31]_i_5_n_0\,
      I3 => \GEN_TEST_0.counter[31]_i_6_n_0\,
      I4 => \GEN_TEST_0.counter_reg[24]_i_2_n_7\,
      O => counter_0(21)
    );
\GEN_TEST_0.counter[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \GEN_TEST_0.counter[31]_i_3_n_0\,
      I1 => \GEN_TEST_0.counter[31]_i_4_n_0\,
      I2 => \GEN_TEST_0.counter[31]_i_5_n_0\,
      I3 => \GEN_TEST_0.counter[31]_i_6_n_0\,
      I4 => \GEN_TEST_0.counter_reg[24]_i_2_n_6\,
      O => counter_0(22)
    );
\GEN_TEST_0.counter[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \GEN_TEST_0.counter[31]_i_3_n_0\,
      I1 => \GEN_TEST_0.counter[31]_i_4_n_0\,
      I2 => \GEN_TEST_0.counter[31]_i_5_n_0\,
      I3 => \GEN_TEST_0.counter[31]_i_6_n_0\,
      I4 => \GEN_TEST_0.counter_reg[24]_i_2_n_5\,
      O => counter_0(23)
    );
\GEN_TEST_0.counter[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \GEN_TEST_0.counter[31]_i_3_n_0\,
      I1 => \GEN_TEST_0.counter[31]_i_4_n_0\,
      I2 => \GEN_TEST_0.counter[31]_i_5_n_0\,
      I3 => \GEN_TEST_0.counter[31]_i_6_n_0\,
      I4 => \GEN_TEST_0.counter_reg[24]_i_2_n_4\,
      O => counter_0(24)
    );
\GEN_TEST_0.counter[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \GEN_TEST_0.counter[31]_i_3_n_0\,
      I1 => \GEN_TEST_0.counter[31]_i_4_n_0\,
      I2 => \GEN_TEST_0.counter[31]_i_5_n_0\,
      I3 => \GEN_TEST_0.counter[31]_i_6_n_0\,
      I4 => \GEN_TEST_0.counter_reg[28]_i_2_n_7\,
      O => counter_0(25)
    );
\GEN_TEST_0.counter[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \GEN_TEST_0.counter[31]_i_3_n_0\,
      I1 => \GEN_TEST_0.counter[31]_i_4_n_0\,
      I2 => \GEN_TEST_0.counter[31]_i_5_n_0\,
      I3 => \GEN_TEST_0.counter[31]_i_6_n_0\,
      I4 => \GEN_TEST_0.counter_reg[28]_i_2_n_6\,
      O => counter_0(26)
    );
\GEN_TEST_0.counter[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \GEN_TEST_0.counter[31]_i_3_n_0\,
      I1 => \GEN_TEST_0.counter[31]_i_4_n_0\,
      I2 => \GEN_TEST_0.counter[31]_i_5_n_0\,
      I3 => \GEN_TEST_0.counter[31]_i_6_n_0\,
      I4 => \GEN_TEST_0.counter_reg[28]_i_2_n_5\,
      O => counter_0(27)
    );
\GEN_TEST_0.counter[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \GEN_TEST_0.counter[31]_i_3_n_0\,
      I1 => \GEN_TEST_0.counter[31]_i_4_n_0\,
      I2 => \GEN_TEST_0.counter[31]_i_5_n_0\,
      I3 => \GEN_TEST_0.counter[31]_i_6_n_0\,
      I4 => \GEN_TEST_0.counter_reg[28]_i_2_n_4\,
      O => counter_0(28)
    );
\GEN_TEST_0.counter[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \GEN_TEST_0.counter[31]_i_3_n_0\,
      I1 => \GEN_TEST_0.counter[31]_i_4_n_0\,
      I2 => \GEN_TEST_0.counter[31]_i_5_n_0\,
      I3 => \GEN_TEST_0.counter[31]_i_6_n_0\,
      I4 => \GEN_TEST_0.counter_reg[31]_i_7_n_7\,
      O => counter_0(29)
    );
\GEN_TEST_0.counter[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \GEN_TEST_0.counter[31]_i_3_n_0\,
      I1 => \GEN_TEST_0.counter[31]_i_4_n_0\,
      I2 => \GEN_TEST_0.counter[31]_i_5_n_0\,
      I3 => \GEN_TEST_0.counter[31]_i_6_n_0\,
      I4 => \GEN_TEST_0.counter_reg[4]_i_2_n_6\,
      O => counter_0(2)
    );
\GEN_TEST_0.counter[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \GEN_TEST_0.counter[31]_i_3_n_0\,
      I1 => \GEN_TEST_0.counter[31]_i_4_n_0\,
      I2 => \GEN_TEST_0.counter[31]_i_5_n_0\,
      I3 => \GEN_TEST_0.counter[31]_i_6_n_0\,
      I4 => \GEN_TEST_0.counter_reg[31]_i_7_n_6\,
      O => counter_0(30)
    );
\GEN_TEST_0.counter[31]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gen_test_0.sending_reg_0\,
      O => \GEN_TEST_0.counter[31]_i_1_n_0\
    );
\GEN_TEST_0.counter[31]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => counter(22),
      I1 => counter(23),
      I2 => counter(3),
      I3 => counter(28),
      O => \GEN_TEST_0.counter[31]_i_10_n_0\
    );
\GEN_TEST_0.counter[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \GEN_TEST_0.counter[31]_i_3_n_0\,
      I1 => \GEN_TEST_0.counter[31]_i_4_n_0\,
      I2 => \GEN_TEST_0.counter[31]_i_5_n_0\,
      I3 => \GEN_TEST_0.counter[31]_i_6_n_0\,
      I4 => \GEN_TEST_0.counter_reg[31]_i_7_n_5\,
      O => counter_0(31)
    );
\GEN_TEST_0.counter[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => counter(25),
      I1 => counter(11),
      I2 => counter(20),
      I3 => counter(8),
      I4 => \GEN_TEST_0.counter[31]_i_8_n_0\,
      O => \GEN_TEST_0.counter[31]_i_3_n_0\
    );
\GEN_TEST_0.counter[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => counter(4),
      I1 => counter(15),
      I2 => counter(30),
      I3 => counter(26),
      I4 => \GEN_TEST_0.counter[31]_i_9_n_0\,
      O => \GEN_TEST_0.counter[31]_i_4_n_0\
    );
\GEN_TEST_0.counter[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFBFFFFFFFF"
    )
        port map (
      I0 => counter(13),
      I1 => counter(12),
      I2 => counter(9),
      I3 => counter(18),
      I4 => counter(7),
      I5 => counter(14),
      O => \GEN_TEST_0.counter[31]_i_5_n_0\
    );
\GEN_TEST_0.counter[31]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBFF"
    )
        port map (
      I0 => counter(29),
      I1 => counter(0),
      I2 => counter(2),
      I3 => counter(6),
      I4 => \GEN_TEST_0.counter[31]_i_10_n_0\,
      O => \GEN_TEST_0.counter[31]_i_6_n_0\
    );
\GEN_TEST_0.counter[31]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDFFFFFFFFFF"
    )
        port map (
      I0 => counter(17),
      I1 => counter(19),
      I2 => counter(21),
      I3 => counter(1),
      I4 => counter(24),
      I5 => counter(10),
      O => \GEN_TEST_0.counter[31]_i_8_n_0\
    );
\GEN_TEST_0.counter[31]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => counter(5),
      I1 => counter(16),
      I2 => counter(27),
      I3 => counter(31),
      O => \GEN_TEST_0.counter[31]_i_9_n_0\
    );
\GEN_TEST_0.counter[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \GEN_TEST_0.counter[31]_i_3_n_0\,
      I1 => \GEN_TEST_0.counter[31]_i_4_n_0\,
      I2 => \GEN_TEST_0.counter[31]_i_5_n_0\,
      I3 => \GEN_TEST_0.counter[31]_i_6_n_0\,
      I4 => \GEN_TEST_0.counter_reg[4]_i_2_n_5\,
      O => counter_0(3)
    );
\GEN_TEST_0.counter[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \GEN_TEST_0.counter[31]_i_3_n_0\,
      I1 => \GEN_TEST_0.counter[31]_i_4_n_0\,
      I2 => \GEN_TEST_0.counter[31]_i_5_n_0\,
      I3 => \GEN_TEST_0.counter[31]_i_6_n_0\,
      I4 => \GEN_TEST_0.counter_reg[4]_i_2_n_4\,
      O => counter_0(4)
    );
\GEN_TEST_0.counter[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \GEN_TEST_0.counter[31]_i_3_n_0\,
      I1 => \GEN_TEST_0.counter[31]_i_4_n_0\,
      I2 => \GEN_TEST_0.counter[31]_i_5_n_0\,
      I3 => \GEN_TEST_0.counter[31]_i_6_n_0\,
      I4 => \GEN_TEST_0.counter_reg[8]_i_2_n_7\,
      O => counter_0(5)
    );
\GEN_TEST_0.counter[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \GEN_TEST_0.counter[31]_i_3_n_0\,
      I1 => \GEN_TEST_0.counter[31]_i_4_n_0\,
      I2 => \GEN_TEST_0.counter[31]_i_5_n_0\,
      I3 => \GEN_TEST_0.counter[31]_i_6_n_0\,
      I4 => \GEN_TEST_0.counter_reg[8]_i_2_n_6\,
      O => counter_0(6)
    );
\GEN_TEST_0.counter[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \GEN_TEST_0.counter[31]_i_3_n_0\,
      I1 => \GEN_TEST_0.counter[31]_i_4_n_0\,
      I2 => \GEN_TEST_0.counter[31]_i_5_n_0\,
      I3 => \GEN_TEST_0.counter[31]_i_6_n_0\,
      I4 => \GEN_TEST_0.counter_reg[8]_i_2_n_5\,
      O => counter_0(7)
    );
\GEN_TEST_0.counter[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \GEN_TEST_0.counter[31]_i_3_n_0\,
      I1 => \GEN_TEST_0.counter[31]_i_4_n_0\,
      I2 => \GEN_TEST_0.counter[31]_i_5_n_0\,
      I3 => \GEN_TEST_0.counter[31]_i_6_n_0\,
      I4 => \GEN_TEST_0.counter_reg[8]_i_2_n_4\,
      O => counter_0(8)
    );
\GEN_TEST_0.counter[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \GEN_TEST_0.counter[31]_i_3_n_0\,
      I1 => \GEN_TEST_0.counter[31]_i_4_n_0\,
      I2 => \GEN_TEST_0.counter[31]_i_5_n_0\,
      I3 => \GEN_TEST_0.counter[31]_i_6_n_0\,
      I4 => \GEN_TEST_0.counter_reg[12]_i_2_n_7\,
      O => counter_0(9)
    );
\GEN_TEST_0.counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \GEN_TEST_0.counter[31]_i_1_n_0\,
      D => counter_0(0),
      Q => counter(0),
      R => reset_IBUF
    );
\GEN_TEST_0.counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \GEN_TEST_0.counter[31]_i_1_n_0\,
      D => counter_0(10),
      Q => counter(10),
      R => reset_IBUF
    );
\GEN_TEST_0.counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \GEN_TEST_0.counter[31]_i_1_n_0\,
      D => counter_0(11),
      Q => counter(11),
      R => reset_IBUF
    );
\GEN_TEST_0.counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \GEN_TEST_0.counter[31]_i_1_n_0\,
      D => counter_0(12),
      Q => counter(12),
      R => reset_IBUF
    );
\GEN_TEST_0.counter_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \GEN_TEST_0.counter_reg[8]_i_2_n_0\,
      CO(3) => \GEN_TEST_0.counter_reg[12]_i_2_n_0\,
      CO(2) => \GEN_TEST_0.counter_reg[12]_i_2_n_1\,
      CO(1) => \GEN_TEST_0.counter_reg[12]_i_2_n_2\,
      CO(0) => \GEN_TEST_0.counter_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \GEN_TEST_0.counter_reg[12]_i_2_n_4\,
      O(2) => \GEN_TEST_0.counter_reg[12]_i_2_n_5\,
      O(1) => \GEN_TEST_0.counter_reg[12]_i_2_n_6\,
      O(0) => \GEN_TEST_0.counter_reg[12]_i_2_n_7\,
      S(3 downto 0) => counter(12 downto 9)
    );
\GEN_TEST_0.counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \GEN_TEST_0.counter[31]_i_1_n_0\,
      D => counter_0(13),
      Q => counter(13),
      R => reset_IBUF
    );
\GEN_TEST_0.counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \GEN_TEST_0.counter[31]_i_1_n_0\,
      D => counter_0(14),
      Q => counter(14),
      R => reset_IBUF
    );
\GEN_TEST_0.counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \GEN_TEST_0.counter[31]_i_1_n_0\,
      D => counter_0(15),
      Q => counter(15),
      R => reset_IBUF
    );
\GEN_TEST_0.counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \GEN_TEST_0.counter[31]_i_1_n_0\,
      D => counter_0(16),
      Q => counter(16),
      R => reset_IBUF
    );
\GEN_TEST_0.counter_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \GEN_TEST_0.counter_reg[12]_i_2_n_0\,
      CO(3) => \GEN_TEST_0.counter_reg[16]_i_2_n_0\,
      CO(2) => \GEN_TEST_0.counter_reg[16]_i_2_n_1\,
      CO(1) => \GEN_TEST_0.counter_reg[16]_i_2_n_2\,
      CO(0) => \GEN_TEST_0.counter_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \GEN_TEST_0.counter_reg[16]_i_2_n_4\,
      O(2) => \GEN_TEST_0.counter_reg[16]_i_2_n_5\,
      O(1) => \GEN_TEST_0.counter_reg[16]_i_2_n_6\,
      O(0) => \GEN_TEST_0.counter_reg[16]_i_2_n_7\,
      S(3 downto 0) => counter(16 downto 13)
    );
\GEN_TEST_0.counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \GEN_TEST_0.counter[31]_i_1_n_0\,
      D => counter_0(17),
      Q => counter(17),
      R => reset_IBUF
    );
\GEN_TEST_0.counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \GEN_TEST_0.counter[31]_i_1_n_0\,
      D => counter_0(18),
      Q => counter(18),
      R => reset_IBUF
    );
\GEN_TEST_0.counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \GEN_TEST_0.counter[31]_i_1_n_0\,
      D => counter_0(19),
      Q => counter(19),
      R => reset_IBUF
    );
\GEN_TEST_0.counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \GEN_TEST_0.counter[31]_i_1_n_0\,
      D => counter_0(1),
      Q => counter(1),
      R => reset_IBUF
    );
\GEN_TEST_0.counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \GEN_TEST_0.counter[31]_i_1_n_0\,
      D => counter_0(20),
      Q => counter(20),
      R => reset_IBUF
    );
\GEN_TEST_0.counter_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \GEN_TEST_0.counter_reg[16]_i_2_n_0\,
      CO(3) => \GEN_TEST_0.counter_reg[20]_i_2_n_0\,
      CO(2) => \GEN_TEST_0.counter_reg[20]_i_2_n_1\,
      CO(1) => \GEN_TEST_0.counter_reg[20]_i_2_n_2\,
      CO(0) => \GEN_TEST_0.counter_reg[20]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \GEN_TEST_0.counter_reg[20]_i_2_n_4\,
      O(2) => \GEN_TEST_0.counter_reg[20]_i_2_n_5\,
      O(1) => \GEN_TEST_0.counter_reg[20]_i_2_n_6\,
      O(0) => \GEN_TEST_0.counter_reg[20]_i_2_n_7\,
      S(3 downto 0) => counter(20 downto 17)
    );
\GEN_TEST_0.counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \GEN_TEST_0.counter[31]_i_1_n_0\,
      D => counter_0(21),
      Q => counter(21),
      R => reset_IBUF
    );
\GEN_TEST_0.counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \GEN_TEST_0.counter[31]_i_1_n_0\,
      D => counter_0(22),
      Q => counter(22),
      R => reset_IBUF
    );
\GEN_TEST_0.counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \GEN_TEST_0.counter[31]_i_1_n_0\,
      D => counter_0(23),
      Q => counter(23),
      R => reset_IBUF
    );
\GEN_TEST_0.counter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \GEN_TEST_0.counter[31]_i_1_n_0\,
      D => counter_0(24),
      Q => counter(24),
      R => reset_IBUF
    );
\GEN_TEST_0.counter_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \GEN_TEST_0.counter_reg[20]_i_2_n_0\,
      CO(3) => \GEN_TEST_0.counter_reg[24]_i_2_n_0\,
      CO(2) => \GEN_TEST_0.counter_reg[24]_i_2_n_1\,
      CO(1) => \GEN_TEST_0.counter_reg[24]_i_2_n_2\,
      CO(0) => \GEN_TEST_0.counter_reg[24]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \GEN_TEST_0.counter_reg[24]_i_2_n_4\,
      O(2) => \GEN_TEST_0.counter_reg[24]_i_2_n_5\,
      O(1) => \GEN_TEST_0.counter_reg[24]_i_2_n_6\,
      O(0) => \GEN_TEST_0.counter_reg[24]_i_2_n_7\,
      S(3 downto 0) => counter(24 downto 21)
    );
\GEN_TEST_0.counter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \GEN_TEST_0.counter[31]_i_1_n_0\,
      D => counter_0(25),
      Q => counter(25),
      R => reset_IBUF
    );
\GEN_TEST_0.counter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \GEN_TEST_0.counter[31]_i_1_n_0\,
      D => counter_0(26),
      Q => counter(26),
      R => reset_IBUF
    );
\GEN_TEST_0.counter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \GEN_TEST_0.counter[31]_i_1_n_0\,
      D => counter_0(27),
      Q => counter(27),
      R => reset_IBUF
    );
\GEN_TEST_0.counter_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \GEN_TEST_0.counter[31]_i_1_n_0\,
      D => counter_0(28),
      Q => counter(28),
      R => reset_IBUF
    );
\GEN_TEST_0.counter_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \GEN_TEST_0.counter_reg[24]_i_2_n_0\,
      CO(3) => \GEN_TEST_0.counter_reg[28]_i_2_n_0\,
      CO(2) => \GEN_TEST_0.counter_reg[28]_i_2_n_1\,
      CO(1) => \GEN_TEST_0.counter_reg[28]_i_2_n_2\,
      CO(0) => \GEN_TEST_0.counter_reg[28]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \GEN_TEST_0.counter_reg[28]_i_2_n_4\,
      O(2) => \GEN_TEST_0.counter_reg[28]_i_2_n_5\,
      O(1) => \GEN_TEST_0.counter_reg[28]_i_2_n_6\,
      O(0) => \GEN_TEST_0.counter_reg[28]_i_2_n_7\,
      S(3 downto 0) => counter(28 downto 25)
    );
\GEN_TEST_0.counter_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \GEN_TEST_0.counter[31]_i_1_n_0\,
      D => counter_0(29),
      Q => counter(29),
      R => reset_IBUF
    );
\GEN_TEST_0.counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \GEN_TEST_0.counter[31]_i_1_n_0\,
      D => counter_0(2),
      Q => counter(2),
      R => reset_IBUF
    );
\GEN_TEST_0.counter_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \GEN_TEST_0.counter[31]_i_1_n_0\,
      D => counter_0(30),
      Q => counter(30),
      R => reset_IBUF
    );
\GEN_TEST_0.counter_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \GEN_TEST_0.counter[31]_i_1_n_0\,
      D => counter_0(31),
      Q => counter(31),
      R => reset_IBUF
    );
\GEN_TEST_0.counter_reg[31]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \GEN_TEST_0.counter_reg[28]_i_2_n_0\,
      CO(3 downto 2) => \NLW_GEN_TEST_0.counter_reg[31]_i_7_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \GEN_TEST_0.counter_reg[31]_i_7_n_2\,
      CO(0) => \GEN_TEST_0.counter_reg[31]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_GEN_TEST_0.counter_reg[31]_i_7_O_UNCONNECTED\(3),
      O(2) => \GEN_TEST_0.counter_reg[31]_i_7_n_5\,
      O(1) => \GEN_TEST_0.counter_reg[31]_i_7_n_6\,
      O(0) => \GEN_TEST_0.counter_reg[31]_i_7_n_7\,
      S(3) => '0',
      S(2 downto 0) => counter(31 downto 29)
    );
\GEN_TEST_0.counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \GEN_TEST_0.counter[31]_i_1_n_0\,
      D => counter_0(3),
      Q => counter(3),
      R => reset_IBUF
    );
\GEN_TEST_0.counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \GEN_TEST_0.counter[31]_i_1_n_0\,
      D => counter_0(4),
      Q => counter(4),
      R => reset_IBUF
    );
\GEN_TEST_0.counter_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \GEN_TEST_0.counter_reg[4]_i_2_n_0\,
      CO(2) => \GEN_TEST_0.counter_reg[4]_i_2_n_1\,
      CO(1) => \GEN_TEST_0.counter_reg[4]_i_2_n_2\,
      CO(0) => \GEN_TEST_0.counter_reg[4]_i_2_n_3\,
      CYINIT => counter(0),
      DI(3 downto 0) => B"0000",
      O(3) => \GEN_TEST_0.counter_reg[4]_i_2_n_4\,
      O(2) => \GEN_TEST_0.counter_reg[4]_i_2_n_5\,
      O(1) => \GEN_TEST_0.counter_reg[4]_i_2_n_6\,
      O(0) => \GEN_TEST_0.counter_reg[4]_i_2_n_7\,
      S(3 downto 0) => counter(4 downto 1)
    );
\GEN_TEST_0.counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \GEN_TEST_0.counter[31]_i_1_n_0\,
      D => counter_0(5),
      Q => counter(5),
      R => reset_IBUF
    );
\GEN_TEST_0.counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \GEN_TEST_0.counter[31]_i_1_n_0\,
      D => counter_0(6),
      Q => counter(6),
      R => reset_IBUF
    );
\GEN_TEST_0.counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \GEN_TEST_0.counter[31]_i_1_n_0\,
      D => counter_0(7),
      Q => counter(7),
      R => reset_IBUF
    );
\GEN_TEST_0.counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \GEN_TEST_0.counter[31]_i_1_n_0\,
      D => counter_0(8),
      Q => counter(8),
      R => reset_IBUF
    );
\GEN_TEST_0.counter_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \GEN_TEST_0.counter_reg[4]_i_2_n_0\,
      CO(3) => \GEN_TEST_0.counter_reg[8]_i_2_n_0\,
      CO(2) => \GEN_TEST_0.counter_reg[8]_i_2_n_1\,
      CO(1) => \GEN_TEST_0.counter_reg[8]_i_2_n_2\,
      CO(0) => \GEN_TEST_0.counter_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \GEN_TEST_0.counter_reg[8]_i_2_n_4\,
      O(2) => \GEN_TEST_0.counter_reg[8]_i_2_n_5\,
      O(1) => \GEN_TEST_0.counter_reg[8]_i_2_n_6\,
      O(0) => \GEN_TEST_0.counter_reg[8]_i_2_n_7\,
      S(3 downto 0) => counter(8 downto 5)
    );
\GEN_TEST_0.counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \GEN_TEST_0.counter[31]_i_1_n_0\,
      D => counter_0(9),
      Q => counter(9),
      R => reset_IBUF
    );
\GEN_TEST_0.sending_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000552A"
    )
        port map (
      I0 => \^gen_test_0.sending_reg_0\,
      I1 => Q(0),
      I2 => s_axis_tready,
      I3 => \GEN_TEST_0.sending_i_2_n_0\,
      I4 => reset_IBUF,
      O => \GEN_TEST_0.sending_i_1_n_0\
    );
\GEN_TEST_0.sending_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \GEN_TEST_0.counter[31]_i_3_n_0\,
      I1 => \GEN_TEST_0.counter[31]_i_4_n_0\,
      I2 => \GEN_TEST_0.counter[31]_i_6_n_0\,
      I3 => \GEN_TEST_0.sending_i_3_n_0\,
      O => \GEN_TEST_0.sending_i_2_n_0\
    );
\GEN_TEST_0.sending_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFEFFFFFFFEF"
    )
        port map (
      I0 => \GEN_TEST_0.sending_i_4_n_0\,
      I1 => \^gen_test_0.sending_reg_0\,
      I2 => counter(11),
      I3 => counter(13),
      I4 => counter(14),
      I5 => counter(12),
      O => \GEN_TEST_0.sending_i_3_n_0\
    );
\GEN_TEST_0.sending_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF8FFFFFFF8FF"
    )
        port map (
      I0 => counter(9),
      I1 => counter(10),
      I2 => counter(7),
      I3 => counter(14),
      I4 => counter(18),
      I5 => counter(19),
      O => \GEN_TEST_0.sending_i_4_n_0\
    );
\GEN_TEST_0.sending_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => '1',
      D => \GEN_TEST_0.sending_i_1_n_0\,
      Q => \^gen_test_0.sending_reg_0\,
      R => '0'
    );
\GEN_TEST_0.tdata_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \^gen_test_0.sending_reg_0\,
      D => \GEN_TEST_0.byte_index_reg\(0),
      Q => \GEN_TEST_0.tdata_reg[7]_0\(0),
      R => reset_IBUF
    );
\GEN_TEST_0.tdata_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \^gen_test_0.sending_reg_0\,
      D => \GEN_TEST_0.byte_index_reg\(1),
      Q => \GEN_TEST_0.tdata_reg[7]_0\(1),
      R => reset_IBUF
    );
\GEN_TEST_0.tdata_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \^gen_test_0.sending_reg_0\,
      D => \GEN_TEST_0.byte_index_reg\(2),
      Q => \GEN_TEST_0.tdata_reg[7]_0\(2),
      R => reset_IBUF
    );
\GEN_TEST_0.tdata_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \^gen_test_0.sending_reg_0\,
      D => \GEN_TEST_0.byte_index_reg\(3),
      Q => \GEN_TEST_0.tdata_reg[7]_0\(3),
      R => reset_IBUF
    );
\GEN_TEST_0.tdata_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \^gen_test_0.sending_reg_0\,
      D => \GEN_TEST_0.byte_index_reg\(4),
      Q => \GEN_TEST_0.tdata_reg[7]_0\(4),
      R => reset_IBUF
    );
\GEN_TEST_0.tdata_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \^gen_test_0.sending_reg_0\,
      D => \GEN_TEST_0.byte_index_reg\(5),
      Q => \GEN_TEST_0.tdata_reg[7]_0\(5),
      R => reset_IBUF
    );
\GEN_TEST_0.tdata_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \^gen_test_0.sending_reg_0\,
      D => \GEN_TEST_0.byte_index_reg\(6),
      Q => \GEN_TEST_0.tdata_reg[7]_0\(6),
      R => reset_IBUF
    );
\GEN_TEST_0.tdata_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \^gen_test_0.sending_reg_0\,
      D => \GEN_TEST_0.byte_index_reg\(7),
      Q => \GEN_TEST_0.tdata_reg[7]_0\(7),
      R => reset_IBUF
    );
\GEN_TEST_0.tvalid_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^gen_test_0.sending_reg_0\,
      I1 => reset_IBUF,
      O => \GEN_TEST_0.tvalid_i_1_n_0\
    );
\GEN_TEST_0.tvalid_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => '1',
      D => \GEN_TEST_0.tvalid_i_1_n_0\,
      Q => \^ext_pl_tlast\,
      R => '0'
    );
loop_back_buffer_fifo: entity work.axis_data_fifo_8bit
     port map (
      m_axis_tdata(7 downto 0) => NLW_loop_back_buffer_fifo_m_axis_tdata_UNCONNECTED(7 downto 0),
      m_axis_tlast => NLW_loop_back_buffer_fifo_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '1',
      m_axis_tvalid => NLW_loop_back_buffer_fifo_m_axis_tvalid_UNCONNECTED,
      s_axis_aclk => clk_out1,
      s_axis_aresetn => E(0),
      s_axis_tdata(7 downto 0) => B"00000000",
      s_axis_tlast => '0',
      s_axis_tready => NLW_loop_back_buffer_fifo_s_axis_tready_UNCONNECTED,
      s_axis_tvalid => '0'
    );
\w5500state_next[4]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^ext_pl_tlast\,
      I1 => s_axis_tready,
      O => \GEN_TEST_0.tvalid_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity transceive_unit is
  port (
    s_axis_tready : out STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    cs_OBUF : out STD_LOGIC;
    mosi_OBUF : out STD_LOGIC;
    spi_busy : out STD_LOGIC;
    sclk_OBUF : out STD_LOGIC;
    clear : out STD_LOGIC;
    bytes_received0 : out STD_LOGIC;
    mosi_OBUFT_inst_i_1 : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_out1 : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    reset_IBUF : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    mosi_TRI : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end transceive_unit;

architecture STRUCTURE of transceive_unit is
  signal clk_toggles : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal clk_toggles0 : STD_LOGIC;
  signal \clk_toggles[0]_i_1_n_0\ : STD_LOGIC;
  signal \clk_toggles[1]_i_1_n_0\ : STD_LOGIC;
  signal \clk_toggles[2]_i_1_n_0\ : STD_LOGIC;
  signal \clk_toggles[3]_i_2_n_0\ : STD_LOGIC;
  signal \clk_toggles[3]_i_3_n_0\ : STD_LOGIC;
  signal \^cs_obuf\ : STD_LOGIC;
  signal cs_buffer_i_1_n_0 : STD_LOGIC;
  signal cs_buffer_i_2_n_0 : STD_LOGIC;
  signal first_execute_i_1_n_0 : STD_LOGIC;
  signal first_execute_i_2_n_0 : STD_LOGIC;
  signal first_execute_i_3_n_0 : STD_LOGIC;
  signal first_execute_reg_n_0 : STD_LOGIC;
  signal m_axis_tdata_0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^m_axis_tlast\ : STD_LOGIC;
  signal \^m_axis_tvalid\ : STD_LOGIC;
  signal m_axis_tvalid_1 : STD_LOGIC;
  signal mosi0 : STD_LOGIC;
  signal \^mosi_obuf\ : STD_LOGIC;
  signal mosi_tristate_oe_i_1_n_0 : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal rx_buffer : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rx_buffer0 : STD_LOGIC;
  signal rx_buffer_last_i_1_n_0 : STD_LOGIC;
  signal rx_buffer_last_reg_n_0 : STD_LOGIC;
  signal rx_buffer_valid_i_1_n_0 : STD_LOGIC;
  signal rx_buffer_valid_i_2_n_0 : STD_LOGIC;
  signal rx_buffer_valid_i_3_n_0 : STD_LOGIC;
  signal rx_buffer_valid_reg_n_0 : STD_LOGIC;
  signal \^s_axis_tready\ : STD_LOGIC;
  signal \^sclk_obuf\ : STD_LOGIC;
  signal sclk_buffer_i_1_n_0 : STD_LOGIC;
  signal sclk_buffer_i_2_n_0 : STD_LOGIC;
  signal \^spi_busy\ : STD_LOGIC;
  signal spi_busy_i_1_n_0 : STD_LOGIC;
  signal spistate : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal spistate_next : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \spistate_next[0]_i_1_n_0\ : STD_LOGIC;
  signal \spistate_next[0]_i_2_n_0\ : STD_LOGIC;
  signal \spistate_next[1]_i_1_n_0\ : STD_LOGIC;
  signal \spistate_next[1]_i_2_n_0\ : STD_LOGIC;
  signal tx_buffer0 : STD_LOGIC;
  signal \tx_buffer[0]_i_1_n_0\ : STD_LOGIC;
  signal \tx_buffer[1]_i_1_n_0\ : STD_LOGIC;
  signal \tx_buffer[2]_i_1_n_0\ : STD_LOGIC;
  signal \tx_buffer[3]_i_1_n_0\ : STD_LOGIC;
  signal \tx_buffer[4]_i_1_n_0\ : STD_LOGIC;
  signal \tx_buffer[5]_i_1_n_0\ : STD_LOGIC;
  signal \tx_buffer[6]_i_1_n_0\ : STD_LOGIC;
  signal \tx_buffer[7]_i_2_n_0\ : STD_LOGIC;
  signal \tx_buffer[7]_i_3_n_0\ : STD_LOGIC;
  signal \tx_buffer[7]_i_4_n_0\ : STD_LOGIC;
  signal \tx_buffer_reg_n_0_[0]\ : STD_LOGIC;
  signal \tx_buffer_reg_n_0_[1]\ : STD_LOGIC;
  signal \tx_buffer_reg_n_0_[2]\ : STD_LOGIC;
  signal \tx_buffer_reg_n_0_[3]\ : STD_LOGIC;
  signal \tx_buffer_reg_n_0_[4]\ : STD_LOGIC;
  signal \tx_buffer_reg_n_0_[5]\ : STD_LOGIC;
  signal \tx_buffer_reg_n_0_[6]\ : STD_LOGIC;
  signal tx_payload_ready0 : STD_LOGIC;
  signal tx_payload_ready_i_1_n_0 : STD_LOGIC;
  signal tx_payload_ready_reg_n_0 : STD_LOGIC;
  signal tx_phase_i_1_n_0 : STD_LOGIC;
  signal tx_phase_reg_n_0 : STD_LOGIC;
  signal NLW_u_rx_payload_fifo_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_u_tx_payload_fifo_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bytes_received[0]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \bytes_received[0]_i_2\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \clk_toggles[1]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \clk_toggles[2]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \clk_toggles[3]_i_2\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \clk_toggles[3]_i_3\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of cs_buffer_i_2 : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of first_execute_i_2 : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of first_execute_i_3 : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of mosi_OBUFT_inst_i_2 : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of mosi_tristate_oe_i_2 : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of spi_busy_i_1 : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \tx_buffer[0]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \tx_buffer[1]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of tx_payload_ready_i_2 : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of tx_phase_i_1 : label is "soft_lutpair108";
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of u_rx_payload_fifo : label is "axis_data_fifo_16_times_8bit,axis_data_fifo_v2_0_11_top,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of u_rx_payload_fifo : label is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of u_rx_payload_fifo : label is "axis_data_fifo_v2_0_11_top,Vivado 2023.2";
  attribute CHECK_LICENSE_TYPE of u_tx_payload_fifo : label is "axis_data_fifo_16_times_8bit,axis_data_fifo_v2_0_11_top,{}";
  attribute DowngradeIPIdentifiedWarnings of u_tx_payload_fifo : label is "yes";
  attribute X_CORE_INFO of u_tx_payload_fifo : label is "axis_data_fifo_v2_0_11_top,Vivado 2023.2";
begin
  cs_OBUF <= \^cs_obuf\;
  m_axis_tlast <= \^m_axis_tlast\;
  m_axis_tvalid <= \^m_axis_tvalid\;
  mosi_OBUF <= \^mosi_obuf\;
  s_axis_tready <= \^s_axis_tready\;
  sclk_OBUF <= \^sclk_obuf\;
  spi_busy <= \^spi_busy\;
\bytes_received[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => reset_IBUF,
      I1 => \^m_axis_tvalid\,
      I2 => \^m_axis_tlast\,
      I3 => Q(0),
      O => clear
    );
\bytes_received[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axis_tvalid\,
      I1 => reset_IBUF,
      O => bytes_received0
    );
\clk_toggles[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => spistate(0),
      I1 => clk_toggles(0),
      O => \clk_toggles[0]_i_1_n_0\
    );
\clk_toggles[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"14"
    )
        port map (
      I0 => spistate(0),
      I1 => clk_toggles(1),
      I2 => clk_toggles(0),
      O => \clk_toggles[1]_i_1_n_0\
    );
\clk_toggles[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1540"
    )
        port map (
      I0 => spistate(0),
      I1 => clk_toggles(0),
      I2 => clk_toggles(1),
      I3 => clk_toggles(2),
      O => \clk_toggles[2]_i_1_n_0\
    );
\clk_toggles[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004040444444444"
    )
        port map (
      I0 => reset_IBUF,
      I1 => spistate(1),
      I2 => \^cs_obuf\,
      I3 => spistate_next(0),
      I4 => spistate_next(1),
      I5 => \clk_toggles[3]_i_3_n_0\,
      O => clk_toggles0
    );
\clk_toggles[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"14444444"
    )
        port map (
      I0 => spistate(0),
      I1 => clk_toggles(3),
      I2 => clk_toggles(1),
      I3 => clk_toggles(0),
      I4 => clk_toggles(2),
      O => \clk_toggles[3]_i_2_n_0\
    );
\clk_toggles[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007FFF"
    )
        port map (
      I0 => clk_toggles(3),
      I1 => clk_toggles(2),
      I2 => clk_toggles(1),
      I3 => clk_toggles(0),
      I4 => spistate(0),
      O => \clk_toggles[3]_i_3_n_0\
    );
\clk_toggles_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => clk_toggles0,
      D => \clk_toggles[0]_i_1_n_0\,
      Q => clk_toggles(0),
      R => '0'
    );
\clk_toggles_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => clk_toggles0,
      D => \clk_toggles[1]_i_1_n_0\,
      Q => clk_toggles(1),
      R => '0'
    );
\clk_toggles_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => clk_toggles0,
      D => \clk_toggles[2]_i_1_n_0\,
      Q => clk_toggles(2),
      R => '0'
    );
\clk_toggles_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => clk_toggles0,
      D => \clk_toggles[3]_i_2_n_0\,
      Q => clk_toggles(3),
      R => '0'
    );
cs_buffer_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF80FF"
    )
        port map (
      I0 => spistate_next(1),
      I1 => spistate_next(0),
      I2 => cs_buffer_i_2_n_0,
      I3 => spistate(1),
      I4 => spistate(0),
      O => cs_buffer_i_1_n_0
    );
cs_buffer_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => clk_toggles(0),
      I1 => clk_toggles(1),
      I2 => clk_toggles(2),
      I3 => clk_toggles(3),
      O => cs_buffer_i_2_n_0
    );
cs_buffer_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => E(0),
      D => cs_buffer_i_1_n_0,
      Q => \^cs_obuf\,
      R => '0'
    );
first_execute_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55FF54FF00AA00AA"
    )
        port map (
      I0 => first_execute_i_2_n_0,
      I1 => first_execute_i_3_n_0,
      I2 => reset_IBUF,
      I3 => spistate(1),
      I4 => spistate(0),
      I5 => first_execute_reg_n_0,
      O => first_execute_i_1_n_0
    );
first_execute_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => reset_IBUF,
      I1 => spistate_next(0),
      I2 => spistate(0),
      I3 => spistate_next(1),
      I4 => spistate(1),
      O => first_execute_i_2_n_0
    );
first_execute_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => clk_toggles(3),
      I1 => clk_toggles(2),
      I2 => clk_toggles(1),
      I3 => clk_toggles(0),
      I4 => m_axis_tvalid_1,
      O => first_execute_i_3_n_0
    );
first_execute_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_out1,
      CE => '1',
      D => first_execute_i_1_n_0,
      Q => first_execute_reg_n_0,
      R => '0'
    );
mosi_OBUFT_inst_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAABA8A"
    )
        port map (
      I0 => mosi_TRI,
      I1 => reset_IBUF,
      I2 => spistate(1),
      I3 => spistate(0),
      I4 => \tx_buffer[7]_i_3_n_0\,
      O => mosi_OBUFT_inst_i_1
    );
mosi_tristate_oe_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => p_2_in,
      I1 => \tx_buffer[7]_i_4_n_0\,
      I2 => m_axis_tdata_0(7),
      I3 => mosi0,
      I4 => \^mosi_obuf\,
      O => mosi_tristate_oe_i_1_n_0
    );
mosi_tristate_oe_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4044"
    )
        port map (
      I0 => reset_IBUF,
      I1 => spistate(1),
      I2 => spistate(0),
      I3 => \tx_buffer[7]_i_3_n_0\,
      O => mosi0
    );
mosi_tristate_oe_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => '1',
      D => mosi_tristate_oe_i_1_n_0,
      Q => \^mosi_obuf\,
      R => '0'
    );
\rx_buffer[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => spistate(0),
      I1 => spistate(1),
      I2 => reset_IBUF,
      I3 => tx_phase_reg_n_0,
      I4 => cs_buffer_i_2_n_0,
      O => rx_buffer0
    );
rx_buffer_last_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8FF00000800"
    )
        port map (
      I0 => spistate(0),
      I1 => spistate_next(1),
      I2 => reset_IBUF,
      I3 => spistate(1),
      I4 => rx_buffer_valid_i_2_n_0,
      I5 => rx_buffer_last_reg_n_0,
      O => rx_buffer_last_i_1_n_0
    );
rx_buffer_last_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => '1',
      D => rx_buffer_last_i_1_n_0,
      Q => rx_buffer_last_reg_n_0,
      R => '0'
    );
\rx_buffer_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => rx_buffer0,
      D => D(0),
      Q => rx_buffer(0),
      R => '0'
    );
\rx_buffer_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => rx_buffer0,
      D => rx_buffer(0),
      Q => rx_buffer(1),
      R => '0'
    );
\rx_buffer_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => rx_buffer0,
      D => rx_buffer(1),
      Q => rx_buffer(2),
      R => '0'
    );
\rx_buffer_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => rx_buffer0,
      D => rx_buffer(2),
      Q => rx_buffer(3),
      R => '0'
    );
\rx_buffer_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => rx_buffer0,
      D => rx_buffer(3),
      Q => rx_buffer(4),
      R => '0'
    );
\rx_buffer_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => rx_buffer0,
      D => rx_buffer(4),
      Q => rx_buffer(5),
      R => '0'
    );
\rx_buffer_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => rx_buffer0,
      D => rx_buffer(5),
      Q => rx_buffer(6),
      R => '0'
    );
\rx_buffer_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => rx_buffer0,
      D => rx_buffer(6),
      Q => rx_buffer(7),
      R => '0'
    );
rx_buffer_valid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8FF0000F800"
    )
        port map (
      I0 => spistate_next(1),
      I1 => spistate(0),
      I2 => rx_buffer_valid_i_2_n_0,
      I3 => spistate(1),
      I4 => reset_IBUF,
      I5 => rx_buffer_valid_reg_n_0,
      O => rx_buffer_valid_i_1_n_0
    );
rx_buffer_valid_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000D5555555"
    )
        port map (
      I0 => tx_phase_reg_n_0,
      I1 => clk_toggles(0),
      I2 => clk_toggles(1),
      I3 => clk_toggles(2),
      I4 => clk_toggles(3),
      I5 => rx_buffer_valid_i_3_n_0,
      O => rx_buffer_valid_i_2_n_0
    );
rx_buffer_valid_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => spistate(0),
      I1 => first_execute_reg_n_0,
      I2 => clk_toggles(1),
      I3 => clk_toggles(2),
      I4 => clk_toggles(0),
      I5 => clk_toggles(3),
      O => rx_buffer_valid_i_3_n_0
    );
rx_buffer_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => '1',
      D => rx_buffer_valid_i_1_n_0,
      Q => rx_buffer_valid_reg_n_0,
      R => '0'
    );
sclk_buffer_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ECFC1000"
    )
        port map (
      I0 => spistate(0),
      I1 => reset_IBUF,
      I2 => spistate(1),
      I3 => sclk_buffer_i_2_n_0,
      I4 => \^sclk_obuf\,
      O => sclk_buffer_i_1_n_0
    );
sclk_buffer_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => \^cs_obuf\,
      I1 => spistate_next(0),
      I2 => spistate_next(1),
      O => sclk_buffer_i_2_n_0
    );
sclk_buffer_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => '1',
      D => sclk_buffer_i_1_n_0,
      Q => \^sclk_obuf\,
      R => '0'
    );
spi_busy_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FA10"
    )
        port map (
      I0 => reset_IBUF,
      I1 => spistate(0),
      I2 => spistate(1),
      I3 => \^spi_busy\,
      O => spi_busy_i_1_n_0
    );
spi_busy_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => '1',
      D => spi_busy_i_1_n_0,
      Q => \^spi_busy\,
      R => '0'
    );
\spistate_next[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEEEE20222222"
    )
        port map (
      I0 => \spistate_next[0]_i_2_n_0\,
      I1 => reset_IBUF,
      I2 => spistate(0),
      I3 => spistate(1),
      I4 => \spistate_next[1]_i_2_n_0\,
      I5 => spistate_next(0),
      O => \spistate_next[0]_i_1_n_0\
    );
\spistate_next[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA44AFEE"
    )
        port map (
      I0 => spistate(0),
      I1 => \^s_axis_tready\,
      I2 => cs_buffer_i_2_n_0,
      I3 => spistate(1),
      I4 => m_axis_tvalid_1,
      O => \spistate_next[0]_i_2_n_0\
    );
\spistate_next[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFECCFEC00200320"
    )
        port map (
      I0 => m_axis_tvalid_1,
      I1 => reset_IBUF,
      I2 => spistate(0),
      I3 => spistate(1),
      I4 => \spistate_next[1]_i_2_n_0\,
      I5 => spistate_next(1),
      O => \spistate_next[1]_i_1_n_0\
    );
\spistate_next[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF000000000000"
    )
        port map (
      I0 => clk_toggles(3),
      I1 => clk_toggles(2),
      I2 => clk_toggles(1),
      I3 => clk_toggles(0),
      I4 => spistate_next(0),
      I5 => spistate_next(1),
      O => \spistate_next[1]_i_2_n_0\
    );
\spistate_next_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => '1',
      D => \spistate_next[0]_i_1_n_0\,
      Q => spistate_next(0),
      R => '0'
    );
\spistate_next_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => '1',
      D => \spistate_next[1]_i_1_n_0\,
      Q => spistate_next(1),
      R => '0'
    );
\spistate_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => '1',
      D => spistate_next(0),
      PRE => reset_IBUF,
      Q => spistate(0)
    );
\spistate_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => '1',
      CLR => reset_IBUF,
      D => spistate_next(1),
      Q => spistate(1)
    );
\tx_buffer[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => m_axis_tdata_0(0),
      I1 => spistate(1),
      O => \tx_buffer[0]_i_1_n_0\
    );
\tx_buffer[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFC0C"
    )
        port map (
      I0 => \tx_buffer_reg_n_0_[0]\,
      I1 => m_axis_tdata_0(1),
      I2 => spistate(1),
      I3 => m_axis_tdata_0(0),
      I4 => \tx_buffer[7]_i_4_n_0\,
      O => \tx_buffer[1]_i_1_n_0\
    );
\tx_buffer[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFC0C"
    )
        port map (
      I0 => \tx_buffer_reg_n_0_[1]\,
      I1 => m_axis_tdata_0(2),
      I2 => spistate(1),
      I3 => m_axis_tdata_0(1),
      I4 => \tx_buffer[7]_i_4_n_0\,
      O => \tx_buffer[2]_i_1_n_0\
    );
\tx_buffer[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFC0C"
    )
        port map (
      I0 => \tx_buffer_reg_n_0_[2]\,
      I1 => m_axis_tdata_0(3),
      I2 => spistate(1),
      I3 => m_axis_tdata_0(2),
      I4 => \tx_buffer[7]_i_4_n_0\,
      O => \tx_buffer[3]_i_1_n_0\
    );
\tx_buffer[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC0CACAC"
    )
        port map (
      I0 => m_axis_tdata_0(3),
      I1 => m_axis_tdata_0(4),
      I2 => spistate(1),
      I3 => \tx_buffer_reg_n_0_[3]\,
      I4 => \tx_buffer[7]_i_4_n_0\,
      O => \tx_buffer[4]_i_1_n_0\
    );
\tx_buffer[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFC0C"
    )
        port map (
      I0 => \tx_buffer_reg_n_0_[4]\,
      I1 => m_axis_tdata_0(5),
      I2 => spistate(1),
      I3 => m_axis_tdata_0(4),
      I4 => \tx_buffer[7]_i_4_n_0\,
      O => \tx_buffer[5]_i_1_n_0\
    );
\tx_buffer[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC0CACAC"
    )
        port map (
      I0 => m_axis_tdata_0(5),
      I1 => m_axis_tdata_0(6),
      I2 => spistate(1),
      I3 => \tx_buffer_reg_n_0_[5]\,
      I4 => \tx_buffer[7]_i_4_n_0\,
      O => \tx_buffer[6]_i_1_n_0\
    );
\tx_buffer[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000022000F0000"
    )
        port map (
      I0 => spistate_next(1),
      I1 => spistate_next(0),
      I2 => \tx_buffer[7]_i_3_n_0\,
      I3 => reset_IBUF,
      I4 => spistate(1),
      I5 => spistate(0),
      O => tx_buffer0
    );
\tx_buffer[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC0CACAC"
    )
        port map (
      I0 => m_axis_tdata_0(6),
      I1 => m_axis_tdata_0(7),
      I2 => spistate(1),
      I3 => \tx_buffer_reg_n_0_[6]\,
      I4 => \tx_buffer[7]_i_4_n_0\,
      O => \tx_buffer[7]_i_2_n_0\
    );
\tx_buffer[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77F0F0F0F0F0F0F0"
    )
        port map (
      I0 => m_axis_tvalid_1,
      I1 => clk_toggles(0),
      I2 => tx_phase_reg_n_0,
      I3 => clk_toggles(3),
      I4 => clk_toggles(2),
      I5 => clk_toggles(1),
      O => \tx_buffer[7]_i_3_n_0\
    );
\tx_buffer[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"007F"
    )
        port map (
      I0 => clk_toggles(1),
      I1 => clk_toggles(2),
      I2 => clk_toggles(3),
      I3 => tx_phase_reg_n_0,
      O => \tx_buffer[7]_i_4_n_0\
    );
\tx_buffer_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => tx_buffer0,
      D => \tx_buffer[0]_i_1_n_0\,
      Q => \tx_buffer_reg_n_0_[0]\,
      R => '0'
    );
\tx_buffer_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => tx_buffer0,
      D => \tx_buffer[1]_i_1_n_0\,
      Q => \tx_buffer_reg_n_0_[1]\,
      R => '0'
    );
\tx_buffer_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => tx_buffer0,
      D => \tx_buffer[2]_i_1_n_0\,
      Q => \tx_buffer_reg_n_0_[2]\,
      R => '0'
    );
\tx_buffer_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => tx_buffer0,
      D => \tx_buffer[3]_i_1_n_0\,
      Q => \tx_buffer_reg_n_0_[3]\,
      R => '0'
    );
\tx_buffer_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => tx_buffer0,
      D => \tx_buffer[4]_i_1_n_0\,
      Q => \tx_buffer_reg_n_0_[4]\,
      R => '0'
    );
\tx_buffer_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => tx_buffer0,
      D => \tx_buffer[5]_i_1_n_0\,
      Q => \tx_buffer_reg_n_0_[5]\,
      R => '0'
    );
\tx_buffer_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => tx_buffer0,
      D => \tx_buffer[6]_i_1_n_0\,
      Q => \tx_buffer_reg_n_0_[6]\,
      R => '0'
    );
\tx_buffer_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => tx_buffer0,
      D => \tx_buffer[7]_i_2_n_0\,
      Q => p_2_in,
      R => '0'
    );
tx_payload_ready_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FFFFFF01FF0000"
    )
        port map (
      I0 => first_execute_i_3_n_0,
      I1 => spistate(0),
      I2 => \tx_buffer[7]_i_4_n_0\,
      I3 => spistate(1),
      I4 => tx_payload_ready0,
      I5 => tx_payload_ready_reg_n_0,
      O => tx_payload_ready_i_1_n_0
    );
tx_payload_ready_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"23222222"
    )
        port map (
      I0 => spistate(1),
      I1 => reset_IBUF,
      I2 => spistate_next(0),
      I3 => spistate(0),
      I4 => spistate_next(1),
      O => tx_payload_ready0
    );
tx_payload_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => '1',
      D => tx_payload_ready_i_1_n_0,
      Q => tx_payload_ready_reg_n_0,
      R => '0'
    );
tx_phase_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA10"
    )
        port map (
      I0 => reset_IBUF,
      I1 => spistate(0),
      I2 => spistate(1),
      I3 => tx_phase_reg_n_0,
      O => tx_phase_i_1_n_0
    );
tx_phase_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => '1',
      D => tx_phase_i_1_n_0,
      Q => tx_phase_reg_n_0,
      R => '0'
    );
u_rx_payload_fifo: entity work.axis_data_fifo_16_times_8bit
     port map (
      m_axis_tdata(7 downto 0) => m_axis_tdata(7 downto 0),
      m_axis_tlast => \^m_axis_tlast\,
      m_axis_tready => m_axis_tready,
      m_axis_tvalid => \^m_axis_tvalid\,
      s_axis_aclk => clk_out1,
      s_axis_aresetn => E(0),
      s_axis_tdata(7 downto 0) => rx_buffer(7 downto 0),
      s_axis_tlast => rx_buffer_last_reg_n_0,
      s_axis_tready => NLW_u_rx_payload_fifo_s_axis_tready_UNCONNECTED,
      s_axis_tvalid => rx_buffer_valid_reg_n_0
    );
u_tx_payload_fifo: entity work.\axis_data_fifo_16_times_8bit__xdcDup__1\
     port map (
      m_axis_tdata(7 downto 0) => m_axis_tdata_0(7 downto 0),
      m_axis_tlast => NLW_u_tx_payload_fifo_m_axis_tlast_UNCONNECTED,
      m_axis_tready => tx_payload_ready_reg_n_0,
      m_axis_tvalid => m_axis_tvalid_1,
      s_axis_aclk => clk_out1,
      s_axis_aresetn => E(0),
      s_axis_tdata(7 downto 0) => \gen_wr_a.gen_word_narrow.mem_reg\(7 downto 0),
      s_axis_tlast => s_axis_tlast,
      s_axis_tready => \^s_axis_tready\,
      s_axis_tvalid => s_axis_tvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity w5500_axi_data_streamer is
  port (
    s_axis_tready : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tready : out STD_LOGIC;
    \w5500state_next_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_TEST_0.sending_reg\ : out STD_LOGIC;
    s_axis_tvalid : out STD_LOGIC;
    s_axis_tlast : out STD_LOGIC;
    \gen_fwft.gdvld_fwft.data_valid_fwft_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    streammanager_next_state : out STD_LOGIC;
    rx_received_size_reg_1 : out STD_LOGIC;
    rx_pointer_reg_4 : out STD_LOGIC;
    tx_write_pointer : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gen_wr_a.gen_word_narrow.mem_reg\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clk_out1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    byte_length_buffer_reg : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_tvalid : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_0\ : in STD_LOGIC_VECTOR ( 18 downto 0 );
    reset_IBUF : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rx_shift_payload_buffer_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_sequential_state[2]_i_2_0\ : in STD_LOGIC;
    \ptm_transmitted_byte_counter_reg[0]\ : in STD_LOGIC;
    \ptm_transmitted_byte_counter_reg[0]_0\ : in STD_LOGIC;
    \ptm_transmitted_byte_counter_reg[0]_1\ : in STD_LOGIC;
    \ptm_transmitted_byte_counter_reg[0]_2\ : in STD_LOGIC;
    ext_pl_tlast : in STD_LOGIC;
    \ptm_transmitted_byte_counter_reg[0]_3\ : in STD_LOGIC;
    \GEN_TEST_0.byte_index_reg[7]\ : in STD_LOGIC;
    \FSM_sequential_state[2]_i_2_1\ : in STD_LOGIC;
    \w5500state_next_reg[0]_0\ : in STD_LOGIC;
    \w5500state_next_reg[0]_1\ : in STD_LOGIC;
    \w5500state_next_reg[0]_2\ : in STD_LOGIC;
    \w5500state_next_reg[0]_3\ : in STD_LOGIC;
    \streammanager_next_state_reg[0]\ : in STD_LOGIC;
    \tx_write_pointer_reg[0]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \rx_received_size_reg_reg[0]\ : in STD_LOGIC;
    \rx_received_size_reg_reg[0]_0\ : in STD_LOGIC;
    \rx_received_size_reg_reg[0]_1\ : in STD_LOGIC;
    \rx_received_size_reg_reg[0]_2\ : in STD_LOGIC;
    \tx_write_pointer_reg[0]_0\ : in STD_LOGIC;
    \ptm_transmitted_byte_counter_reg[0]_4\ : in STD_LOGIC;
    \ptm_transmitted_byte_counter_reg[0]_5\ : in STD_LOGIC;
    m_axis_tlast : in STD_LOGIC;
    \streammanager_next_state[1]_i_2_0\ : in STD_LOGIC;
    \rdata_buffer_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clear : in STD_LOGIC;
    bytes_received0 : in STD_LOGIC
  );
end w5500_axi_data_streamer;

architecture STRUCTURE of w5500_axi_data_streamer is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \FSM_sequential_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_5_n_0\ : STD_LOGIC;
  signal \bytes_received[0]_i_4_n_0\ : STD_LOGIC;
  signal bytes_received_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \bytes_received_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \bytes_received_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \bytes_received_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \bytes_received_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \bytes_received_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \bytes_received_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \bytes_received_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \bytes_received_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \bytes_received_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \bytes_received_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \bytes_received_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \bytes_received_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \bytes_received_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \bytes_received_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \bytes_received_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \bytes_received_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \bytes_received_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \bytes_received_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \bytes_received_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \bytes_received_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \bytes_received_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \bytes_received_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \bytes_received_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \bytes_received_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \bytes_received_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \bytes_received_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \bytes_received_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \bytes_received_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \bytes_received_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \bytes_received_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \bytes_received_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \bytes_received_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \bytes_received_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \bytes_received_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \bytes_received_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \bytes_received_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \bytes_received_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \bytes_received_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \bytes_received_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \bytes_received_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \bytes_received_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \bytes_received_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \bytes_received_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \bytes_received_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \bytes_received_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \bytes_received_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \bytes_received_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \bytes_received_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \bytes_received_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \bytes_received_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \bytes_received_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \bytes_received_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \bytes_received_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \bytes_received_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \bytes_received_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \bytes_received_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \bytes_received_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \bytes_received_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \bytes_received_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \bytes_received_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \bytes_received_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \bytes_received_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \bytes_received_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal m_axis_tdata : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m_axis_tlast_0 : STD_LOGIC;
  signal \^m_axis_tready\ : STD_LOGIC;
  signal m_axis_tvalid_1 : STD_LOGIC;
  signal payload_fifo_ready : STD_LOGIC;
  signal \payload_fifo_ready__0\ : STD_LOGIC;
  signal payload_fifo_ready_reg_i_1_n_0 : STD_LOGIC;
  signal \ptm_transmitted_byte_counter[9]_i_4_n_0\ : STD_LOGIC;
  signal rdata_buffer : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rlast_buffer : STD_LOGIC;
  signal rlast_buffer_i_1_n_0 : STD_LOGIC;
  signal \rready1_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \rready1_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \rready1_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \rready1_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \rready1_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \rready1_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \rready1_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \rready1_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \rready1_carry__0_n_0\ : STD_LOGIC;
  signal \rready1_carry__0_n_1\ : STD_LOGIC;
  signal \rready1_carry__0_n_2\ : STD_LOGIC;
  signal \rready1_carry__0_n_3\ : STD_LOGIC;
  signal \rready1_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \rready1_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \rready1_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \rready1_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \rready1_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \rready1_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \rready1_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \rready1_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \rready1_carry__1_n_0\ : STD_LOGIC;
  signal \rready1_carry__1_n_1\ : STD_LOGIC;
  signal \rready1_carry__1_n_2\ : STD_LOGIC;
  signal \rready1_carry__1_n_3\ : STD_LOGIC;
  signal \rready1_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \rready1_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \rready1_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \rready1_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \rready1_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \rready1_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \rready1_carry__2_i_7_n_0\ : STD_LOGIC;
  signal \rready1_carry__2_i_8_n_0\ : STD_LOGIC;
  signal \rready1_carry__2_n_0\ : STD_LOGIC;
  signal \rready1_carry__2_n_1\ : STD_LOGIC;
  signal \rready1_carry__2_n_2\ : STD_LOGIC;
  signal \rready1_carry__2_n_3\ : STD_LOGIC;
  signal rready1_carry_i_1_n_0 : STD_LOGIC;
  signal rready1_carry_i_2_n_0 : STD_LOGIC;
  signal rready1_carry_i_3_n_0 : STD_LOGIC;
  signal rready1_carry_i_4_n_0 : STD_LOGIC;
  signal rready1_carry_i_5_n_0 : STD_LOGIC;
  signal rready1_carry_i_6_n_0 : STD_LOGIC;
  signal rready1_carry_i_7_n_0 : STD_LOGIC;
  signal rready1_carry_i_8_n_0 : STD_LOGIC;
  signal rready1_carry_n_0 : STD_LOGIC;
  signal rready1_carry_n_1 : STD_LOGIC;
  signal rready1_carry_n_2 : STD_LOGIC;
  signal rready1_carry_n_3 : STD_LOGIC;
  signal rready_buffer : STD_LOGIC;
  signal rready_i_1_n_0 : STD_LOGIC;
  signal rvalid_buffer_i_1_n_0 : STD_LOGIC;
  signal rvalid_buffer_reg_n_0 : STD_LOGIC;
  signal rx_payload_valid : STD_LOGIC;
  signal rx_pllast : STD_LOGIC;
  signal \rx_pointer_reg[15]_i_3_n_0\ : STD_LOGIC;
  signal \rx_received_size_reg[15]_i_7_n_0\ : STD_LOGIC;
  signal \^s_axis_tready\ : STD_LOGIC;
  signal spi_header_valid04_in : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \streammanager_next_state[1]_i_3_n_0\ : STD_LOGIC;
  signal \streammanager_next_state[1]_i_4_n_0\ : STD_LOGIC;
  signal \tdata_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \tdata_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \tdata_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \tdata_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \tdata_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \tdata_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \tdata_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \tdata_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \tdata_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal tx_plvalid : STD_LOGIC;
  signal u_payload_fifo_i_10_n_0 : STD_LOGIC;
  signal u_payload_fifo_i_11_n_0 : STD_LOGIC;
  signal u_payload_fifo_i_11_n_1 : STD_LOGIC;
  signal u_payload_fifo_i_11_n_2 : STD_LOGIC;
  signal u_payload_fifo_i_11_n_3 : STD_LOGIC;
  signal u_payload_fifo_i_12_n_0 : STD_LOGIC;
  signal u_payload_fifo_i_13_n_0 : STD_LOGIC;
  signal u_payload_fifo_i_14_n_0 : STD_LOGIC;
  signal u_payload_fifo_i_15_n_0 : STD_LOGIC;
  signal u_payload_fifo_i_16_n_0 : STD_LOGIC;
  signal u_payload_fifo_i_17_n_0 : STD_LOGIC;
  signal u_payload_fifo_i_18_n_0 : STD_LOGIC;
  signal u_payload_fifo_i_19_n_0 : STD_LOGIC;
  signal u_payload_fifo_i_20_n_0 : STD_LOGIC;
  signal u_payload_fifo_i_21_n_0 : STD_LOGIC;
  signal u_payload_fifo_i_22_n_0 : STD_LOGIC;
  signal u_payload_fifo_i_23_n_0 : STD_LOGIC;
  signal u_payload_fifo_i_24_n_0 : STD_LOGIC;
  signal u_payload_fifo_i_25_n_0 : STD_LOGIC;
  signal u_payload_fifo_i_26_n_0 : STD_LOGIC;
  signal u_payload_fifo_i_27_n_0 : STD_LOGIC;
  signal u_payload_fifo_i_28_n_0 : STD_LOGIC;
  signal u_payload_fifo_i_28_n_1 : STD_LOGIC;
  signal u_payload_fifo_i_28_n_2 : STD_LOGIC;
  signal u_payload_fifo_i_28_n_3 : STD_LOGIC;
  signal u_payload_fifo_i_29_n_0 : STD_LOGIC;
  signal u_payload_fifo_i_30_n_0 : STD_LOGIC;
  signal u_payload_fifo_i_31_n_0 : STD_LOGIC;
  signal u_payload_fifo_i_32_n_0 : STD_LOGIC;
  signal u_payload_fifo_i_33_n_0 : STD_LOGIC;
  signal u_payload_fifo_i_34_n_0 : STD_LOGIC;
  signal u_payload_fifo_i_35_n_0 : STD_LOGIC;
  signal u_payload_fifo_i_36_n_0 : STD_LOGIC;
  signal u_payload_fifo_i_37_n_0 : STD_LOGIC;
  signal u_payload_fifo_i_37_n_1 : STD_LOGIC;
  signal u_payload_fifo_i_37_n_2 : STD_LOGIC;
  signal u_payload_fifo_i_37_n_3 : STD_LOGIC;
  signal u_payload_fifo_i_38_n_0 : STD_LOGIC;
  signal u_payload_fifo_i_39_n_0 : STD_LOGIC;
  signal u_payload_fifo_i_3_n_0 : STD_LOGIC;
  signal u_payload_fifo_i_40_n_0 : STD_LOGIC;
  signal u_payload_fifo_i_41_n_0 : STD_LOGIC;
  signal u_payload_fifo_i_42_n_0 : STD_LOGIC;
  signal u_payload_fifo_i_43_n_0 : STD_LOGIC;
  signal u_payload_fifo_i_44_n_0 : STD_LOGIC;
  signal u_payload_fifo_i_45_n_0 : STD_LOGIC;
  signal u_payload_fifo_i_46_n_0 : STD_LOGIC;
  signal u_payload_fifo_i_47_n_0 : STD_LOGIC;
  signal u_payload_fifo_i_48_n_0 : STD_LOGIC;
  signal u_payload_fifo_i_49_n_0 : STD_LOGIC;
  signal u_payload_fifo_i_4_n_1 : STD_LOGIC;
  signal u_payload_fifo_i_4_n_2 : STD_LOGIC;
  signal u_payload_fifo_i_4_n_3 : STD_LOGIC;
  signal u_payload_fifo_i_50_n_0 : STD_LOGIC;
  signal u_payload_fifo_i_51_n_0 : STD_LOGIC;
  signal u_payload_fifo_i_52_n_0 : STD_LOGIC;
  signal u_payload_fifo_i_5_n_0 : STD_LOGIC;
  signal u_payload_fifo_i_6_n_0 : STD_LOGIC;
  signal u_payload_fifo_i_7_n_0 : STD_LOGIC;
  signal u_payload_fifo_i_8_n_0 : STD_LOGIC;
  signal u_payload_fifo_i_9_n_0 : STD_LOGIC;
  signal \NLW_bytes_received_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_rready1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rready1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rready1_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rready1_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_u_payload_fifo_i_11_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_u_payload_fifo_i_28_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_u_payload_fifo_i_37_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_u_payload_fifo_i_4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_3\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_4\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_5\ : label is "soft_lutpair8";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "fifo_init_state:000,idle:001,spi_header_byte_0:010,spi_header_byte_1:011,spi_header_byte_2:100,payload_stream:101,done_state:110";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "fifo_init_state:000,idle:001,spi_header_byte_0:010,spi_header_byte_1:011,spi_header_byte_2:100,payload_stream:101,done_state:110";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[2]\ : label is "fifo_init_state:000,idle:001,spi_header_byte_0:010,spi_header_byte_1:011,spi_header_byte_2:100,payload_stream:101,done_state:110";
  attribute SOFT_HLUTNM of \GEN_TEST_0.byte_index[0]_i_1\ : label is "soft_lutpair10";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \bytes_received_reg[0]_i_3\ : label is 11;
  attribute ADDER_THRESHOLD of \bytes_received_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \bytes_received_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \bytes_received_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \bytes_received_reg[24]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \bytes_received_reg[28]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \bytes_received_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \bytes_received_reg[8]_i_1\ : label is 11;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of payload_fifo_ready_reg : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of payload_fifo_ready_reg : label is "VCC:GE GND:CLR";
  attribute SOFT_HLUTNM of payload_fifo_ready_reg_i_1 : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of payload_fifo_ready_reg_i_2 : label is "soft_lutpair11";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of rready1_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \rready1_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \rready1_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \rready1_carry__2\ : label is 11;
  attribute SOFT_HLUTNM of \rx_shift_payload_buffer[15]_i_1\ : label is "soft_lutpair9";
  attribute XILINX_LEGACY_PRIM of \tdata_reg[0]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \tdata_reg[0]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \tdata_reg[1]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \tdata_reg[1]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \tdata_reg[2]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \tdata_reg[2]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \tdata_reg[3]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \tdata_reg[3]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \tdata_reg[4]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \tdata_reg[4]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \tdata_reg[5]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \tdata_reg[5]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \tdata_reg[6]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \tdata_reg[6]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \tdata_reg[7]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \tdata_reg[7]\ : label is "VCC:GE GND:CLR";
  attribute SOFT_HLUTNM of \tdata_reg[7]_i_2\ : label is "soft_lutpair11";
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of u_payload_fifo : label is "axis_data_fifo_8bit,axis_data_fifo_v2_0_11_top,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of u_payload_fifo : label is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of u_payload_fifo : label is "axis_data_fifo_v2_0_11_top,Vivado 2023.2";
  attribute SOFT_HLUTNM of u_payload_fifo_i_10 : label is "soft_lutpair9";
  attribute COMPARATOR_THRESHOLD of u_payload_fifo_i_11 : label is 11;
  attribute COMPARATOR_THRESHOLD of u_payload_fifo_i_28 : label is 11;
  attribute COMPARATOR_THRESHOLD of u_payload_fifo_i_37 : label is 11;
  attribute COMPARATOR_THRESHOLD of u_payload_fifo_i_4 : label is 11;
  attribute SOFT_HLUTNM of u_payload_fifo_i_5 : label is "soft_lutpair5";
  attribute CHECK_LICENSE_TYPE of u_rx_fifo : label is "axis_data_fifo_8bit,axis_data_fifo_v2_0_11_top,{}";
  attribute DowngradeIPIdentifiedWarnings of u_rx_fifo : label is "yes";
  attribute X_CORE_INFO of u_rx_fifo : label is "axis_data_fifo_v2_0_11_top,Vivado 2023.2";
  attribute SOFT_HLUTNM of u_tx_payload_fifo_i_1 : label is "soft_lutpair7";
begin
  E(0) <= \^e\(0);
  m_axis_tready <= \^m_axis_tready\;
  s_axis_tready <= \^s_axis_tready\;
\FSM_sequential_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FFFF00"
    )
        port map (
      I0 => state(1),
      I1 => state(2),
      I2 => m_axis_tlast_0,
      I3 => \FSM_sequential_state[2]_i_2_n_0\,
      I4 => state(0),
      O => \FSM_sequential_state[0]_i_1_n_0\
    );
\FSM_sequential_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03FFB000"
    )
        port map (
      I0 => m_axis_tlast_0,
      I1 => state(2),
      I2 => state(0),
      I3 => \FSM_sequential_state[2]_i_2_n_0\,
      I4 => state(1),
      O => \FSM_sequential_state[1]_i_1_n_0\
    );
\FSM_sequential_state[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3F80"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => \FSM_sequential_state[2]_i_2_n_0\,
      I3 => state(2),
      O => \FSM_sequential_state[2]_i_1_n_0\
    );
\FSM_sequential_state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF40004055"
    )
        port map (
      I0 => \FSM_sequential_state[2]_i_3_n_0\,
      I1 => tx_plvalid,
      I2 => \FSM_sequential_state[2]_i_4_n_0\,
      I3 => state(0),
      I4 => state(2),
      I5 => \FSM_sequential_state[2]_i_5_n_0\,
      O => \FSM_sequential_state[2]_i_2_n_0\
    );
\FSM_sequential_state[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => state(1),
      I1 => \^s_axis_tready\,
      O => \FSM_sequential_state[2]_i_3_n_0\
    );
\FSM_sequential_state[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0CACFCA"
    )
        port map (
      I0 => CO(0),
      I1 => spi_header_valid04_in,
      I2 => \rx_shift_payload_buffer_reg[0]\(1),
      I3 => \rx_shift_payload_buffer_reg[0]\(0),
      I4 => \FSM_sequential_state[2]_i_2_0\,
      O => \FSM_sequential_state[2]_i_4_n_0\
    );
\FSM_sequential_state[2]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"38E8"
    )
        port map (
      I0 => \FSM_sequential_state[2]_i_2_1\,
      I1 => state(1),
      I2 => state(2),
      I3 => state(0),
      O => \FSM_sequential_state[2]_i_5_n_0\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => '1',
      CLR => reset_IBUF,
      D => \FSM_sequential_state[0]_i_1_n_0\,
      Q => state(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => '1',
      CLR => reset_IBUF,
      D => \FSM_sequential_state[1]_i_1_n_0\,
      Q => state(1)
    );
\FSM_sequential_state_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => '1',
      CLR => reset_IBUF,
      D => \FSM_sequential_state[2]_i_1_n_0\,
      Q => state(2)
    );
\GEN_TEST_0.byte_index[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \GEN_TEST_0.byte_index_reg[7]\,
      I1 => \^s_axis_tready\,
      I2 => \rx_shift_payload_buffer_reg[0]\(0),
      O => \GEN_TEST_0.sending_reg\
    );
\bytes_received[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bytes_received_reg(0),
      O => \bytes_received[0]_i_4_n_0\
    );
\bytes_received_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => bytes_received0,
      D => \bytes_received_reg[0]_i_3_n_7\,
      Q => bytes_received_reg(0),
      R => clear
    );
\bytes_received_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bytes_received_reg[0]_i_3_n_0\,
      CO(2) => \bytes_received_reg[0]_i_3_n_1\,
      CO(1) => \bytes_received_reg[0]_i_3_n_2\,
      CO(0) => \bytes_received_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \bytes_received_reg[0]_i_3_n_4\,
      O(2) => \bytes_received_reg[0]_i_3_n_5\,
      O(1) => \bytes_received_reg[0]_i_3_n_6\,
      O(0) => \bytes_received_reg[0]_i_3_n_7\,
      S(3 downto 1) => bytes_received_reg(3 downto 1),
      S(0) => \bytes_received[0]_i_4_n_0\
    );
\bytes_received_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => bytes_received0,
      D => \bytes_received_reg[8]_i_1_n_5\,
      Q => bytes_received_reg(10),
      R => clear
    );
\bytes_received_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => bytes_received0,
      D => \bytes_received_reg[8]_i_1_n_4\,
      Q => bytes_received_reg(11),
      R => clear
    );
\bytes_received_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => bytes_received0,
      D => \bytes_received_reg[12]_i_1_n_7\,
      Q => bytes_received_reg(12),
      R => clear
    );
\bytes_received_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \bytes_received_reg[8]_i_1_n_0\,
      CO(3) => \bytes_received_reg[12]_i_1_n_0\,
      CO(2) => \bytes_received_reg[12]_i_1_n_1\,
      CO(1) => \bytes_received_reg[12]_i_1_n_2\,
      CO(0) => \bytes_received_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \bytes_received_reg[12]_i_1_n_4\,
      O(2) => \bytes_received_reg[12]_i_1_n_5\,
      O(1) => \bytes_received_reg[12]_i_1_n_6\,
      O(0) => \bytes_received_reg[12]_i_1_n_7\,
      S(3 downto 0) => bytes_received_reg(15 downto 12)
    );
\bytes_received_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => bytes_received0,
      D => \bytes_received_reg[12]_i_1_n_6\,
      Q => bytes_received_reg(13),
      R => clear
    );
\bytes_received_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => bytes_received0,
      D => \bytes_received_reg[12]_i_1_n_5\,
      Q => bytes_received_reg(14),
      R => clear
    );
\bytes_received_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => bytes_received0,
      D => \bytes_received_reg[12]_i_1_n_4\,
      Q => bytes_received_reg(15),
      R => clear
    );
\bytes_received_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => bytes_received0,
      D => \bytes_received_reg[16]_i_1_n_7\,
      Q => bytes_received_reg(16),
      R => clear
    );
\bytes_received_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \bytes_received_reg[12]_i_1_n_0\,
      CO(3) => \bytes_received_reg[16]_i_1_n_0\,
      CO(2) => \bytes_received_reg[16]_i_1_n_1\,
      CO(1) => \bytes_received_reg[16]_i_1_n_2\,
      CO(0) => \bytes_received_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \bytes_received_reg[16]_i_1_n_4\,
      O(2) => \bytes_received_reg[16]_i_1_n_5\,
      O(1) => \bytes_received_reg[16]_i_1_n_6\,
      O(0) => \bytes_received_reg[16]_i_1_n_7\,
      S(3 downto 0) => bytes_received_reg(19 downto 16)
    );
\bytes_received_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => bytes_received0,
      D => \bytes_received_reg[16]_i_1_n_6\,
      Q => bytes_received_reg(17),
      R => clear
    );
\bytes_received_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => bytes_received0,
      D => \bytes_received_reg[16]_i_1_n_5\,
      Q => bytes_received_reg(18),
      R => clear
    );
\bytes_received_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => bytes_received0,
      D => \bytes_received_reg[16]_i_1_n_4\,
      Q => bytes_received_reg(19),
      R => clear
    );
\bytes_received_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => bytes_received0,
      D => \bytes_received_reg[0]_i_3_n_6\,
      Q => bytes_received_reg(1),
      R => clear
    );
\bytes_received_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => bytes_received0,
      D => \bytes_received_reg[20]_i_1_n_7\,
      Q => bytes_received_reg(20),
      R => clear
    );
\bytes_received_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \bytes_received_reg[16]_i_1_n_0\,
      CO(3) => \bytes_received_reg[20]_i_1_n_0\,
      CO(2) => \bytes_received_reg[20]_i_1_n_1\,
      CO(1) => \bytes_received_reg[20]_i_1_n_2\,
      CO(0) => \bytes_received_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \bytes_received_reg[20]_i_1_n_4\,
      O(2) => \bytes_received_reg[20]_i_1_n_5\,
      O(1) => \bytes_received_reg[20]_i_1_n_6\,
      O(0) => \bytes_received_reg[20]_i_1_n_7\,
      S(3 downto 0) => bytes_received_reg(23 downto 20)
    );
\bytes_received_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => bytes_received0,
      D => \bytes_received_reg[20]_i_1_n_6\,
      Q => bytes_received_reg(21),
      R => clear
    );
\bytes_received_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => bytes_received0,
      D => \bytes_received_reg[20]_i_1_n_5\,
      Q => bytes_received_reg(22),
      R => clear
    );
\bytes_received_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => bytes_received0,
      D => \bytes_received_reg[20]_i_1_n_4\,
      Q => bytes_received_reg(23),
      R => clear
    );
\bytes_received_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => bytes_received0,
      D => \bytes_received_reg[24]_i_1_n_7\,
      Q => bytes_received_reg(24),
      R => clear
    );
\bytes_received_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \bytes_received_reg[20]_i_1_n_0\,
      CO(3) => \bytes_received_reg[24]_i_1_n_0\,
      CO(2) => \bytes_received_reg[24]_i_1_n_1\,
      CO(1) => \bytes_received_reg[24]_i_1_n_2\,
      CO(0) => \bytes_received_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \bytes_received_reg[24]_i_1_n_4\,
      O(2) => \bytes_received_reg[24]_i_1_n_5\,
      O(1) => \bytes_received_reg[24]_i_1_n_6\,
      O(0) => \bytes_received_reg[24]_i_1_n_7\,
      S(3 downto 0) => bytes_received_reg(27 downto 24)
    );
\bytes_received_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => bytes_received0,
      D => \bytes_received_reg[24]_i_1_n_6\,
      Q => bytes_received_reg(25),
      R => clear
    );
\bytes_received_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => bytes_received0,
      D => \bytes_received_reg[24]_i_1_n_5\,
      Q => bytes_received_reg(26),
      R => clear
    );
\bytes_received_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => bytes_received0,
      D => \bytes_received_reg[24]_i_1_n_4\,
      Q => bytes_received_reg(27),
      R => clear
    );
\bytes_received_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => bytes_received0,
      D => \bytes_received_reg[28]_i_1_n_7\,
      Q => bytes_received_reg(28),
      R => clear
    );
\bytes_received_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \bytes_received_reg[24]_i_1_n_0\,
      CO(3) => \NLW_bytes_received_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \bytes_received_reg[28]_i_1_n_1\,
      CO(1) => \bytes_received_reg[28]_i_1_n_2\,
      CO(0) => \bytes_received_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \bytes_received_reg[28]_i_1_n_4\,
      O(2) => \bytes_received_reg[28]_i_1_n_5\,
      O(1) => \bytes_received_reg[28]_i_1_n_6\,
      O(0) => \bytes_received_reg[28]_i_1_n_7\,
      S(3 downto 0) => bytes_received_reg(31 downto 28)
    );
\bytes_received_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => bytes_received0,
      D => \bytes_received_reg[28]_i_1_n_6\,
      Q => bytes_received_reg(29),
      R => clear
    );
\bytes_received_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => bytes_received0,
      D => \bytes_received_reg[0]_i_3_n_5\,
      Q => bytes_received_reg(2),
      R => clear
    );
\bytes_received_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => bytes_received0,
      D => \bytes_received_reg[28]_i_1_n_5\,
      Q => bytes_received_reg(30),
      R => clear
    );
\bytes_received_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => bytes_received0,
      D => \bytes_received_reg[28]_i_1_n_4\,
      Q => bytes_received_reg(31),
      R => clear
    );
\bytes_received_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => bytes_received0,
      D => \bytes_received_reg[0]_i_3_n_4\,
      Q => bytes_received_reg(3),
      R => clear
    );
\bytes_received_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => bytes_received0,
      D => \bytes_received_reg[4]_i_1_n_7\,
      Q => bytes_received_reg(4),
      R => clear
    );
\bytes_received_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \bytes_received_reg[0]_i_3_n_0\,
      CO(3) => \bytes_received_reg[4]_i_1_n_0\,
      CO(2) => \bytes_received_reg[4]_i_1_n_1\,
      CO(1) => \bytes_received_reg[4]_i_1_n_2\,
      CO(0) => \bytes_received_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \bytes_received_reg[4]_i_1_n_4\,
      O(2) => \bytes_received_reg[4]_i_1_n_5\,
      O(1) => \bytes_received_reg[4]_i_1_n_6\,
      O(0) => \bytes_received_reg[4]_i_1_n_7\,
      S(3 downto 0) => bytes_received_reg(7 downto 4)
    );
\bytes_received_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => bytes_received0,
      D => \bytes_received_reg[4]_i_1_n_6\,
      Q => bytes_received_reg(5),
      R => clear
    );
\bytes_received_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => bytes_received0,
      D => \bytes_received_reg[4]_i_1_n_5\,
      Q => bytes_received_reg(6),
      R => clear
    );
\bytes_received_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => bytes_received0,
      D => \bytes_received_reg[4]_i_1_n_4\,
      Q => bytes_received_reg(7),
      R => clear
    );
\bytes_received_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => bytes_received0,
      D => \bytes_received_reg[8]_i_1_n_7\,
      Q => bytes_received_reg(8),
      R => clear
    );
\bytes_received_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \bytes_received_reg[4]_i_1_n_0\,
      CO(3) => \bytes_received_reg[8]_i_1_n_0\,
      CO(2) => \bytes_received_reg[8]_i_1_n_1\,
      CO(1) => \bytes_received_reg[8]_i_1_n_2\,
      CO(0) => \bytes_received_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \bytes_received_reg[8]_i_1_n_4\,
      O(2) => \bytes_received_reg[8]_i_1_n_5\,
      O(1) => \bytes_received_reg[8]_i_1_n_6\,
      O(0) => \bytes_received_reg[8]_i_1_n_7\,
      S(3 downto 0) => bytes_received_reg(11 downto 8)
    );
\bytes_received_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => bytes_received0,
      D => \bytes_received_reg[8]_i_1_n_6\,
      Q => bytes_received_reg(9),
      R => clear
    );
payload_fifo_ready_reg: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => payload_fifo_ready_reg_i_1_n_0,
      G => \payload_fifo_ready__0\,
      GE => '1',
      Q => payload_fifo_ready
    );
payload_fifo_ready_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => state(2),
      I1 => state(0),
      I2 => state(1),
      I3 => \FSM_sequential_state[2]_i_2_1\,
      O => payload_fifo_ready_reg_i_1_n_0
    );
payload_fifo_ready_reg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      O => \payload_fifo_ready__0\
    );
\ptm_transmitted_byte_counter[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF10101010101010"
    )
        port map (
      I0 => \ptm_transmitted_byte_counter_reg[0]\,
      I1 => \ptm_transmitted_byte_counter[9]_i_4_n_0\,
      I2 => tx_plvalid,
      I3 => \ptm_transmitted_byte_counter_reg[0]_0\,
      I4 => \ptm_transmitted_byte_counter_reg[0]_1\,
      I5 => \ptm_transmitted_byte_counter_reg[0]_2\,
      O => \w5500state_next_reg[0]\(0)
    );
\ptm_transmitted_byte_counter[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF4FFFFFFFFFF"
    )
        port map (
      I0 => \ptm_transmitted_byte_counter_reg[0]_4\,
      I1 => \tx_write_pointer_reg[0]\(1),
      I2 => \tx_write_pointer_reg[0]\(5),
      I3 => \^s_axis_tready\,
      I4 => \w5500state_next_reg[0]_2\,
      I5 => \ptm_transmitted_byte_counter_reg[0]_5\,
      O => \ptm_transmitted_byte_counter[9]_i_4_n_0\
    );
\rdata_buffer_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \^e\(0),
      D => \rdata_buffer_reg[7]_0\(0),
      Q => rdata_buffer(0),
      R => '0'
    );
\rdata_buffer_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \^e\(0),
      D => \rdata_buffer_reg[7]_0\(1),
      Q => rdata_buffer(1),
      R => '0'
    );
\rdata_buffer_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \^e\(0),
      D => \rdata_buffer_reg[7]_0\(2),
      Q => rdata_buffer(2),
      R => '0'
    );
\rdata_buffer_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \^e\(0),
      D => \rdata_buffer_reg[7]_0\(3),
      Q => rdata_buffer(3),
      R => '0'
    );
\rdata_buffer_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \^e\(0),
      D => \rdata_buffer_reg[7]_0\(4),
      Q => rdata_buffer(4),
      R => '0'
    );
\rdata_buffer_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \^e\(0),
      D => \rdata_buffer_reg[7]_0\(5),
      Q => rdata_buffer(5),
      R => '0'
    );
\rdata_buffer_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \^e\(0),
      D => \rdata_buffer_reg[7]_0\(6),
      Q => rdata_buffer(6),
      R => '0'
    );
\rdata_buffer_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \^e\(0),
      D => \rdata_buffer_reg[7]_0\(7),
      Q => rdata_buffer(7),
      R => '0'
    );
rlast_buffer_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA0CAACC"
    )
        port map (
      I0 => rlast_buffer,
      I1 => m_axis_tlast,
      I2 => m_axis_tvalid,
      I3 => reset_IBUF,
      I4 => \gen_wr_a.gen_word_narrow.mem_reg_0\(0),
      O => rlast_buffer_i_1_n_0
    );
rlast_buffer_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => '1',
      D => rlast_buffer_i_1_n_0,
      Q => rlast_buffer,
      R => '0'
    );
rready1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => rready1_carry_n_0,
      CO(2) => rready1_carry_n_1,
      CO(1) => rready1_carry_n_2,
      CO(0) => rready1_carry_n_3,
      CYINIT => '0',
      DI(3) => rready1_carry_i_1_n_0,
      DI(2) => rready1_carry_i_2_n_0,
      DI(1) => rready1_carry_i_3_n_0,
      DI(0) => rready1_carry_i_4_n_0,
      O(3 downto 0) => NLW_rready1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => rready1_carry_i_5_n_0,
      S(2) => rready1_carry_i_6_n_0,
      S(1) => rready1_carry_i_7_n_0,
      S(0) => rready1_carry_i_8_n_0
    );
\rready1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => rready1_carry_n_0,
      CO(3) => \rready1_carry__0_n_0\,
      CO(2) => \rready1_carry__0_n_1\,
      CO(1) => \rready1_carry__0_n_2\,
      CO(0) => \rready1_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \rready1_carry__0_i_1_n_0\,
      DI(2) => \rready1_carry__0_i_2_n_0\,
      DI(1) => \rready1_carry__0_i_3_n_0\,
      DI(0) => \rready1_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_rready1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \rready1_carry__0_i_5_n_0\,
      S(2) => \rready1_carry__0_i_6_n_0\,
      S(1) => \rready1_carry__0_i_7_n_0\,
      S(0) => \rready1_carry__0_i_8_n_0\
    );
\rready1_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => bytes_received_reg(15),
      I1 => bytes_received_reg(14),
      O => \rready1_carry__0_i_1_n_0\
    );
\rready1_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => bytes_received_reg(13),
      I1 => bytes_received_reg(12),
      O => \rready1_carry__0_i_2_n_0\
    );
\rready1_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => bytes_received_reg(11),
      I1 => bytes_received_reg(10),
      O => \rready1_carry__0_i_3_n_0\
    );
\rready1_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => bytes_received_reg(9),
      I1 => bytes_received_reg(8),
      O => \rready1_carry__0_i_4_n_0\
    );
\rready1_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bytes_received_reg(14),
      I1 => bytes_received_reg(15),
      O => \rready1_carry__0_i_5_n_0\
    );
\rready1_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bytes_received_reg(12),
      I1 => bytes_received_reg(13),
      O => \rready1_carry__0_i_6_n_0\
    );
\rready1_carry__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bytes_received_reg(10),
      I1 => bytes_received_reg(11),
      O => \rready1_carry__0_i_7_n_0\
    );
\rready1_carry__0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bytes_received_reg(8),
      I1 => bytes_received_reg(9),
      O => \rready1_carry__0_i_8_n_0\
    );
\rready1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \rready1_carry__0_n_0\,
      CO(3) => \rready1_carry__1_n_0\,
      CO(2) => \rready1_carry__1_n_1\,
      CO(1) => \rready1_carry__1_n_2\,
      CO(0) => \rready1_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \rready1_carry__1_i_1_n_0\,
      DI(2) => \rready1_carry__1_i_2_n_0\,
      DI(1) => \rready1_carry__1_i_3_n_0\,
      DI(0) => \rready1_carry__1_i_4_n_0\,
      O(3 downto 0) => \NLW_rready1_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \rready1_carry__1_i_5_n_0\,
      S(2) => \rready1_carry__1_i_6_n_0\,
      S(1) => \rready1_carry__1_i_7_n_0\,
      S(0) => \rready1_carry__1_i_8_n_0\
    );
\rready1_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => bytes_received_reg(23),
      I1 => bytes_received_reg(22),
      O => \rready1_carry__1_i_1_n_0\
    );
\rready1_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => bytes_received_reg(21),
      I1 => bytes_received_reg(20),
      O => \rready1_carry__1_i_2_n_0\
    );
\rready1_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => bytes_received_reg(19),
      I1 => bytes_received_reg(18),
      O => \rready1_carry__1_i_3_n_0\
    );
\rready1_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => bytes_received_reg(17),
      I1 => bytes_received_reg(16),
      O => \rready1_carry__1_i_4_n_0\
    );
\rready1_carry__1_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bytes_received_reg(22),
      I1 => bytes_received_reg(23),
      O => \rready1_carry__1_i_5_n_0\
    );
\rready1_carry__1_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bytes_received_reg(20),
      I1 => bytes_received_reg(21),
      O => \rready1_carry__1_i_6_n_0\
    );
\rready1_carry__1_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bytes_received_reg(18),
      I1 => bytes_received_reg(19),
      O => \rready1_carry__1_i_7_n_0\
    );
\rready1_carry__1_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bytes_received_reg(16),
      I1 => bytes_received_reg(17),
      O => \rready1_carry__1_i_8_n_0\
    );
\rready1_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \rready1_carry__1_n_0\,
      CO(3) => \rready1_carry__2_n_0\,
      CO(2) => \rready1_carry__2_n_1\,
      CO(1) => \rready1_carry__2_n_2\,
      CO(0) => \rready1_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \rready1_carry__2_i_1_n_0\,
      DI(2) => \rready1_carry__2_i_2_n_0\,
      DI(1) => \rready1_carry__2_i_3_n_0\,
      DI(0) => \rready1_carry__2_i_4_n_0\,
      O(3 downto 0) => \NLW_rready1_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \rready1_carry__2_i_5_n_0\,
      S(2) => \rready1_carry__2_i_6_n_0\,
      S(1) => \rready1_carry__2_i_7_n_0\,
      S(0) => \rready1_carry__2_i_8_n_0\
    );
\rready1_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => bytes_received_reg(30),
      I1 => bytes_received_reg(31),
      O => \rready1_carry__2_i_1_n_0\
    );
\rready1_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => bytes_received_reg(29),
      I1 => bytes_received_reg(28),
      O => \rready1_carry__2_i_2_n_0\
    );
\rready1_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => bytes_received_reg(27),
      I1 => bytes_received_reg(26),
      O => \rready1_carry__2_i_3_n_0\
    );
\rready1_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => bytes_received_reg(25),
      I1 => bytes_received_reg(24),
      O => \rready1_carry__2_i_4_n_0\
    );
\rready1_carry__2_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bytes_received_reg(31),
      I1 => bytes_received_reg(30),
      O => \rready1_carry__2_i_5_n_0\
    );
\rready1_carry__2_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bytes_received_reg(28),
      I1 => bytes_received_reg(29),
      O => \rready1_carry__2_i_6_n_0\
    );
\rready1_carry__2_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bytes_received_reg(26),
      I1 => bytes_received_reg(27),
      O => \rready1_carry__2_i_7_n_0\
    );
\rready1_carry__2_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bytes_received_reg(24),
      I1 => bytes_received_reg(25),
      O => \rready1_carry__2_i_8_n_0\
    );
rready1_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => bytes_received_reg(7),
      I1 => bytes_received_reg(6),
      O => rready1_carry_i_1_n_0
    );
rready1_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => bytes_received_reg(5),
      I1 => bytes_received_reg(4),
      O => rready1_carry_i_2_n_0
    );
rready1_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => bytes_received_reg(3),
      I1 => bytes_received_reg(2),
      O => rready1_carry_i_3_n_0
    );
rready1_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => bytes_received_reg(1),
      I1 => bytes_received_reg(0),
      O => rready1_carry_i_4_n_0
    );
rready1_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bytes_received_reg(6),
      I1 => bytes_received_reg(7),
      O => rready1_carry_i_5_n_0
    );
rready1_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bytes_received_reg(4),
      I1 => bytes_received_reg(5),
      O => rready1_carry_i_6_n_0
    );
rready1_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bytes_received_reg(2),
      I1 => bytes_received_reg(3),
      O => rready1_carry_i_7_n_0
    );
rready1_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => bytes_received_reg(1),
      I1 => bytes_received_reg(0),
      O => rready1_carry_i_8_n_0
    );
rready_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFF0AAAAF3F0"
    )
        port map (
      I0 => \^m_axis_tready\,
      I1 => \rready1_carry__2_n_0\,
      I2 => rready_buffer,
      I3 => m_axis_tvalid,
      I4 => reset_IBUF,
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_0\(0),
      O => rready_i_1_n_0
    );
rready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => '1',
      D => rready_i_1_n_0,
      Q => \^m_axis_tready\,
      R => '0'
    );
rvalid_buffer_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCC00A0"
    )
        port map (
      I0 => \rready1_carry__2_n_0\,
      I1 => rvalid_buffer_reg_n_0,
      I2 => m_axis_tvalid,
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_0\(0),
      I4 => reset_IBUF,
      O => rvalid_buffer_i_1_n_0
    );
rvalid_buffer_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => '1',
      D => rvalid_buffer_i_1_n_0,
      Q => rvalid_buffer_reg_n_0,
      R => '0'
    );
\rx_pointer_reg[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E000E000E000000E"
    )
        port map (
      I0 => \rx_pointer_reg[15]_i_3_n_0\,
      I1 => \rx_received_size_reg_reg[0]_1\,
      I2 => \tx_write_pointer_reg[0]\(0),
      I3 => \tx_write_pointer_reg[0]\(1),
      I4 => \tx_write_pointer_reg[0]\(3),
      I5 => \tx_write_pointer_reg[0]\(2),
      O => rx_pointer_reg_4
    );
\rx_pointer_reg[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0300000200000002"
    )
        port map (
      I0 => \^s_axis_tready\,
      I1 => \tx_write_pointer_reg[0]\(3),
      I2 => \tx_write_pointer_reg[0]\(4),
      I3 => \tx_write_pointer_reg[0]\(5),
      I4 => \tx_write_pointer_reg[0]\(2),
      I5 => rx_pllast,
      O => \rx_pointer_reg[15]_i_3_n_0\
    );
\rx_received_size_reg[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8F888888"
    )
        port map (
      I0 => \rx_received_size_reg_reg[0]_0\,
      I1 => \rx_received_size_reg_reg[0]_1\,
      I2 => \rx_received_size_reg_reg[0]\,
      I3 => rx_pllast,
      I4 => \rx_received_size_reg_reg[0]_2\,
      I5 => \rx_received_size_reg[15]_i_7_n_0\,
      O => rx_received_size_reg_1
    );
\rx_received_size_reg[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \^s_axis_tready\,
      I1 => \tx_write_pointer_reg[0]\(5),
      I2 => \tx_write_pointer_reg[0]\(4),
      I3 => \tx_write_pointer_reg[0]\(2),
      I4 => \tx_write_pointer_reg[0]\(3),
      I5 => \ptm_transmitted_byte_counter_reg[0]_1\,
      O => \rx_received_size_reg[15]_i_7_n_0\
    );
\rx_shift_payload_buffer[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => rx_payload_valid,
      I1 => \rx_shift_payload_buffer_reg[0]\(1),
      I2 => \rx_shift_payload_buffer_reg[0]\(0),
      O => \gen_fwft.gdvld_fwft.data_valid_fwft_reg\(0)
    );
\spi_header_valid0_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => byte_length_buffer_reg(30),
      I1 => byte_length_buffer_reg(31),
      O => DI(2)
    );
\spi_header_valid0_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => byte_length_buffer_reg(28),
      I1 => byte_length_buffer_reg(29),
      O => DI(1)
    );
\spi_header_valid0_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => byte_length_buffer_reg(26),
      I1 => byte_length_buffer_reg(27),
      O => DI(0)
    );
\spi_header_valid0_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => byte_length_buffer_reg(31),
      I1 => byte_length_buffer_reg(30),
      O => S(2)
    );
\spi_header_valid0_carry__2_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => byte_length_buffer_reg(29),
      I1 => byte_length_buffer_reg(28),
      O => S(1)
    );
\spi_header_valid0_carry__2_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => byte_length_buffer_reg(27),
      I1 => byte_length_buffer_reg(26),
      O => S(0)
    );
\streammanager_next_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEEFEEE"
    )
        port map (
      I0 => \streammanager_next_state[1]_i_3_n_0\,
      I1 => \rx_received_size_reg[15]_i_7_n_0\,
      I2 => \streammanager_next_state_reg[0]\,
      I3 => \w5500state_next_reg[0]_2\,
      I4 => \tx_write_pointer_reg[0]\(5),
      I5 => \streammanager_next_state[1]_i_4_n_0\,
      O => streammanager_next_state
    );
\streammanager_next_state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \streammanager_next_state[1]_i_2_0\,
      I1 => \tx_write_pointer_reg[0]\(5),
      I2 => \tx_write_pointer_reg[0]\(2),
      I3 => rx_pllast,
      I4 => \tx_write_pointer_reg[0]\(0),
      I5 => \tx_write_pointer_reg[0]\(1),
      O => \streammanager_next_state[1]_i_3_n_0\
    );
\streammanager_next_state[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000800"
    )
        port map (
      I0 => rx_pllast,
      I1 => \tx_write_pointer_reg[0]\(3),
      I2 => \rx_received_size_reg_reg[0]\,
      I3 => \tx_write_pointer_reg[0]\(0),
      I4 => \tx_write_pointer_reg[0]\(2),
      I5 => \tx_write_pointer_reg[0]\(1),
      O => \streammanager_next_state[1]_i_4_n_0\
    );
\tdata_reg[0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \tdata_reg[0]_i_1_n_0\,
      G => \tdata_reg[7]_i_2_n_0\,
      GE => '1',
      Q => \gen_wr_a.gen_word_narrow.mem_reg\(0)
    );
\tdata_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AC00AC"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_0\(3),
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_0\(11),
      I2 => state(0),
      I3 => state(2),
      I4 => m_axis_tdata(0),
      O => \tdata_reg[0]_i_1_n_0\
    );
\tdata_reg[1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \tdata_reg[1]_i_1_n_0\,
      G => \tdata_reg[7]_i_2_n_0\,
      GE => '1',
      Q => \gen_wr_a.gen_word_narrow.mem_reg\(1)
    );
\tdata_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC0FAC00"
    )
        port map (
      I0 => m_axis_tdata(1),
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_0\(4),
      I2 => state(2),
      I3 => state(0),
      I4 => \gen_wr_a.gen_word_narrow.mem_reg_0\(12),
      O => \tdata_reg[1]_i_1_n_0\
    );
\tdata_reg[2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \tdata_reg[2]_i_1_n_0\,
      G => \tdata_reg[7]_i_2_n_0\,
      GE => '1',
      Q => \gen_wr_a.gen_word_narrow.mem_reg\(2)
    );
\tdata_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCF0FFAACCF000"
    )
        port map (
      I0 => m_axis_tdata(2),
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_0\(5),
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_0\(0),
      I3 => state(2),
      I4 => state(0),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_0\(13),
      O => \tdata_reg[2]_i_1_n_0\
    );
\tdata_reg[3]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \tdata_reg[3]_i_1_n_0\,
      G => \tdata_reg[7]_i_2_n_0\,
      GE => '1',
      Q => \gen_wr_a.gen_word_narrow.mem_reg\(3)
    );
\tdata_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFCCF0AA00CCF0"
    )
        port map (
      I0 => m_axis_tdata(3),
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_0\(6),
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_0\(14),
      I3 => state(0),
      I4 => state(2),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_0\(1),
      O => \tdata_reg[3]_i_1_n_0\
    );
\tdata_reg[4]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \tdata_reg[4]_i_1_n_0\,
      G => \tdata_reg[7]_i_2_n_0\,
      GE => '1',
      Q => \gen_wr_a.gen_word_narrow.mem_reg\(4)
    );
\tdata_reg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFCCF0AA00CCF0"
    )
        port map (
      I0 => m_axis_tdata(4),
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_0\(7),
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_0\(15),
      I3 => state(0),
      I4 => state(2),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_0\(2),
      O => \tdata_reg[4]_i_1_n_0\
    );
\tdata_reg[5]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \tdata_reg[5]_i_1_n_0\,
      G => \tdata_reg[7]_i_2_n_0\,
      GE => '1',
      Q => \gen_wr_a.gen_word_narrow.mem_reg\(5)
    );
\tdata_reg[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC0FAC00"
    )
        port map (
      I0 => m_axis_tdata(5),
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_0\(8),
      I2 => state(2),
      I3 => state(0),
      I4 => \gen_wr_a.gen_word_narrow.mem_reg_0\(16),
      O => \tdata_reg[5]_i_1_n_0\
    );
\tdata_reg[6]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \tdata_reg[6]_i_1_n_0\,
      G => \tdata_reg[7]_i_2_n_0\,
      GE => '1',
      Q => \gen_wr_a.gen_word_narrow.mem_reg\(6)
    );
\tdata_reg[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC0FAC00"
    )
        port map (
      I0 => m_axis_tdata(6),
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_0\(9),
      I2 => state(2),
      I3 => state(0),
      I4 => \gen_wr_a.gen_word_narrow.mem_reg_0\(17),
      O => \tdata_reg[6]_i_1_n_0\
    );
\tdata_reg[7]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \tdata_reg[7]_i_1_n_0\,
      G => \tdata_reg[7]_i_2_n_0\,
      GE => '1',
      Q => \gen_wr_a.gen_word_narrow.mem_reg\(7)
    );
\tdata_reg[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC0FAC00"
    )
        port map (
      I0 => m_axis_tdata(7),
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_0\(10),
      I2 => state(2),
      I3 => state(0),
      I4 => \gen_wr_a.gen_word_narrow.mem_reg_0\(18),
      O => \tdata_reg[7]_i_1_n_0\
    );
\tdata_reg[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      O => \tdata_reg[7]_i_2_n_0\
    );
\tx_write_pointer[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF3202"
    )
        port map (
      I0 => \^s_axis_tready\,
      I1 => \tx_write_pointer_reg[0]\(5),
      I2 => \tx_write_pointer_reg[0]\(4),
      I3 => rx_pllast,
      I4 => \ptm_transmitted_byte_counter_reg[0]_0\,
      I5 => \tx_write_pointer_reg[0]_0\,
      O => tx_write_pointer
    );
u_payload_fifo: entity work.\axis_data_fifo_8bit__xdcDup__1\
     port map (
      m_axis_tdata(7 downto 0) => m_axis_tdata(7 downto 0),
      m_axis_tlast => m_axis_tlast_0,
      m_axis_tready => payload_fifo_ready,
      m_axis_tvalid => m_axis_tvalid_1,
      s_axis_aclk => clk_out1,
      s_axis_aresetn => \^e\(0),
      s_axis_tdata(7 downto 0) => Q(7 downto 0),
      s_axis_tlast => u_payload_fifo_i_3_n_0,
      s_axis_tready => \^s_axis_tready\,
      s_axis_tvalid => tx_plvalid
    );
u_payload_fifo_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reset_IBUF,
      O => \^e\(0)
    );
u_payload_fifo_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \rx_shift_payload_buffer_reg[0]\(0),
      I1 => \rx_shift_payload_buffer_reg[0]\(1),
      I2 => ext_pl_tlast,
      O => u_payload_fifo_i_10_n_0
    );
u_payload_fifo_i_11: unisim.vcomponents.CARRY4
     port map (
      CI => u_payload_fifo_i_28_n_0,
      CO(3) => u_payload_fifo_i_11_n_0,
      CO(2) => u_payload_fifo_i_11_n_1,
      CO(1) => u_payload_fifo_i_11_n_2,
      CO(0) => u_payload_fifo_i_11_n_3,
      CYINIT => '0',
      DI(3) => u_payload_fifo_i_29_n_0,
      DI(2) => u_payload_fifo_i_30_n_0,
      DI(1) => u_payload_fifo_i_31_n_0,
      DI(0) => u_payload_fifo_i_32_n_0,
      O(3 downto 0) => NLW_u_payload_fifo_i_11_O_UNCONNECTED(3 downto 0),
      S(3) => u_payload_fifo_i_33_n_0,
      S(2) => u_payload_fifo_i_34_n_0,
      S(1) => u_payload_fifo_i_35_n_0,
      S(0) => u_payload_fifo_i_36_n_0
    );
u_payload_fifo_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => byte_length_buffer_reg(30),
      I1 => byte_length_buffer_reg(31),
      O => u_payload_fifo_i_12_n_0
    );
u_payload_fifo_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => byte_length_buffer_reg(28),
      I1 => byte_length_buffer_reg(29),
      O => u_payload_fifo_i_13_n_0
    );
u_payload_fifo_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => byte_length_buffer_reg(26),
      I1 => byte_length_buffer_reg(27),
      O => u_payload_fifo_i_14_n_0
    );
u_payload_fifo_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => byte_length_buffer_reg(24),
      I1 => byte_length_buffer_reg(25),
      O => u_payload_fifo_i_15_n_0
    );
u_payload_fifo_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => byte_length_buffer_reg(31),
      I1 => byte_length_buffer_reg(30),
      O => u_payload_fifo_i_16_n_0
    );
u_payload_fifo_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => byte_length_buffer_reg(29),
      I1 => byte_length_buffer_reg(28),
      O => u_payload_fifo_i_17_n_0
    );
u_payload_fifo_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => byte_length_buffer_reg(27),
      I1 => byte_length_buffer_reg(26),
      O => u_payload_fifo_i_18_n_0
    );
u_payload_fifo_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => byte_length_buffer_reg(25),
      I1 => byte_length_buffer_reg(24),
      O => u_payload_fifo_i_19_n_0
    );
u_payload_fifo_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC0ACC0ACCFACC0A"
    )
        port map (
      I0 => CO(0),
      I1 => spi_header_valid04_in,
      I2 => \rx_shift_payload_buffer_reg[0]\(0),
      I3 => \rx_shift_payload_buffer_reg[0]\(1),
      I4 => ext_pl_tlast,
      I5 => \ptm_transmitted_byte_counter_reg[0]_3\,
      O => tx_plvalid
    );
u_payload_fifo_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => byte_length_buffer_reg(13),
      I1 => byte_length_buffer_reg(12),
      O => u_payload_fifo_i_20_n_0
    );
u_payload_fifo_i_21: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => byte_length_buffer_reg(25),
      I1 => byte_length_buffer_reg(24),
      O => u_payload_fifo_i_21_n_0
    );
u_payload_fifo_i_22: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => byte_length_buffer_reg(10),
      I1 => byte_length_buffer_reg(11),
      O => u_payload_fifo_i_22_n_0
    );
u_payload_fifo_i_23: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => byte_length_buffer_reg(2),
      I1 => byte_length_buffer_reg(3),
      O => u_payload_fifo_i_23_n_0
    );
u_payload_fifo_i_24: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => byte_length_buffer_reg(15),
      I1 => byte_length_buffer_reg(14),
      O => u_payload_fifo_i_24_n_0
    );
u_payload_fifo_i_25: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => byte_length_buffer_reg(21),
      I1 => byte_length_buffer_reg(20),
      O => u_payload_fifo_i_25_n_0
    );
u_payload_fifo_i_26: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => byte_length_buffer_reg(23),
      I1 => byte_length_buffer_reg(22),
      O => u_payload_fifo_i_26_n_0
    );
u_payload_fifo_i_27: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => byte_length_buffer_reg(27),
      I1 => byte_length_buffer_reg(26),
      O => u_payload_fifo_i_27_n_0
    );
u_payload_fifo_i_28: unisim.vcomponents.CARRY4
     port map (
      CI => u_payload_fifo_i_37_n_0,
      CO(3) => u_payload_fifo_i_28_n_0,
      CO(2) => u_payload_fifo_i_28_n_1,
      CO(1) => u_payload_fifo_i_28_n_2,
      CO(0) => u_payload_fifo_i_28_n_3,
      CYINIT => '0',
      DI(3) => u_payload_fifo_i_38_n_0,
      DI(2) => u_payload_fifo_i_39_n_0,
      DI(1) => u_payload_fifo_i_40_n_0,
      DI(0) => u_payload_fifo_i_41_n_0,
      O(3 downto 0) => NLW_u_payload_fifo_i_28_O_UNCONNECTED(3 downto 0),
      S(3) => u_payload_fifo_i_42_n_0,
      S(2) => u_payload_fifo_i_43_n_0,
      S(1) => u_payload_fifo_i_44_n_0,
      S(0) => u_payload_fifo_i_45_n_0
    );
u_payload_fifo_i_29: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => byte_length_buffer_reg(22),
      I1 => byte_length_buffer_reg(23),
      O => u_payload_fifo_i_29_n_0
    );
u_payload_fifo_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000200FFFFFFFF"
    )
        port map (
      I0 => u_payload_fifo_i_5_n_0,
      I1 => u_payload_fifo_i_6_n_0,
      I2 => u_payload_fifo_i_7_n_0,
      I3 => u_payload_fifo_i_8_n_0,
      I4 => u_payload_fifo_i_9_n_0,
      I5 => u_payload_fifo_i_10_n_0,
      O => u_payload_fifo_i_3_n_0
    );
u_payload_fifo_i_30: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => byte_length_buffer_reg(20),
      I1 => byte_length_buffer_reg(21),
      O => u_payload_fifo_i_30_n_0
    );
u_payload_fifo_i_31: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => byte_length_buffer_reg(18),
      I1 => byte_length_buffer_reg(19),
      O => u_payload_fifo_i_31_n_0
    );
u_payload_fifo_i_32: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => byte_length_buffer_reg(16),
      I1 => byte_length_buffer_reg(17),
      O => u_payload_fifo_i_32_n_0
    );
u_payload_fifo_i_33: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => byte_length_buffer_reg(23),
      I1 => byte_length_buffer_reg(22),
      O => u_payload_fifo_i_33_n_0
    );
u_payload_fifo_i_34: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => byte_length_buffer_reg(21),
      I1 => byte_length_buffer_reg(20),
      O => u_payload_fifo_i_34_n_0
    );
u_payload_fifo_i_35: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => byte_length_buffer_reg(19),
      I1 => byte_length_buffer_reg(18),
      O => u_payload_fifo_i_35_n_0
    );
u_payload_fifo_i_36: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => byte_length_buffer_reg(17),
      I1 => byte_length_buffer_reg(16),
      O => u_payload_fifo_i_36_n_0
    );
u_payload_fifo_i_37: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => u_payload_fifo_i_37_n_0,
      CO(2) => u_payload_fifo_i_37_n_1,
      CO(1) => u_payload_fifo_i_37_n_2,
      CO(0) => u_payload_fifo_i_37_n_3,
      CYINIT => '0',
      DI(3) => u_payload_fifo_i_46_n_0,
      DI(2) => u_payload_fifo_i_47_n_0,
      DI(1) => u_payload_fifo_i_48_n_0,
      DI(0) => byte_length_buffer_reg(1),
      O(3 downto 0) => NLW_u_payload_fifo_i_37_O_UNCONNECTED(3 downto 0),
      S(3) => u_payload_fifo_i_49_n_0,
      S(2) => u_payload_fifo_i_50_n_0,
      S(1) => u_payload_fifo_i_51_n_0,
      S(0) => u_payload_fifo_i_52_n_0
    );
u_payload_fifo_i_38: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => byte_length_buffer_reg(14),
      I1 => byte_length_buffer_reg(15),
      O => u_payload_fifo_i_38_n_0
    );
u_payload_fifo_i_39: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => byte_length_buffer_reg(12),
      I1 => byte_length_buffer_reg(13),
      O => u_payload_fifo_i_39_n_0
    );
u_payload_fifo_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => u_payload_fifo_i_11_n_0,
      CO(3) => spi_header_valid04_in,
      CO(2) => u_payload_fifo_i_4_n_1,
      CO(1) => u_payload_fifo_i_4_n_2,
      CO(0) => u_payload_fifo_i_4_n_3,
      CYINIT => '0',
      DI(3) => u_payload_fifo_i_12_n_0,
      DI(2) => u_payload_fifo_i_13_n_0,
      DI(1) => u_payload_fifo_i_14_n_0,
      DI(0) => u_payload_fifo_i_15_n_0,
      O(3 downto 0) => NLW_u_payload_fifo_i_4_O_UNCONNECTED(3 downto 0),
      S(3) => u_payload_fifo_i_16_n_0,
      S(2) => u_payload_fifo_i_17_n_0,
      S(1) => u_payload_fifo_i_18_n_0,
      S(0) => u_payload_fifo_i_19_n_0
    );
u_payload_fifo_i_40: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => byte_length_buffer_reg(11),
      I1 => byte_length_buffer_reg(10),
      O => u_payload_fifo_i_40_n_0
    );
u_payload_fifo_i_41: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => byte_length_buffer_reg(9),
      I1 => byte_length_buffer_reg(8),
      O => u_payload_fifo_i_41_n_0
    );
u_payload_fifo_i_42: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => byte_length_buffer_reg(15),
      I1 => byte_length_buffer_reg(14),
      O => u_payload_fifo_i_42_n_0
    );
u_payload_fifo_i_43: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => byte_length_buffer_reg(13),
      I1 => byte_length_buffer_reg(12),
      O => u_payload_fifo_i_43_n_0
    );
u_payload_fifo_i_44: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => byte_length_buffer_reg(10),
      I1 => byte_length_buffer_reg(11),
      O => u_payload_fifo_i_44_n_0
    );
u_payload_fifo_i_45: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => byte_length_buffer_reg(8),
      I1 => byte_length_buffer_reg(9),
      O => u_payload_fifo_i_45_n_0
    );
u_payload_fifo_i_46: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => byte_length_buffer_reg(7),
      I1 => byte_length_buffer_reg(6),
      O => u_payload_fifo_i_46_n_0
    );
u_payload_fifo_i_47: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => byte_length_buffer_reg(5),
      I1 => byte_length_buffer_reg(4),
      O => u_payload_fifo_i_47_n_0
    );
u_payload_fifo_i_48: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => byte_length_buffer_reg(3),
      I1 => byte_length_buffer_reg(2),
      O => u_payload_fifo_i_48_n_0
    );
u_payload_fifo_i_49: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => byte_length_buffer_reg(6),
      I1 => byte_length_buffer_reg(7),
      O => u_payload_fifo_i_49_n_0
    );
u_payload_fifo_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => spi_header_valid04_in,
      I1 => \rx_shift_payload_buffer_reg[0]\(1),
      I2 => CO(0),
      I3 => \rx_shift_payload_buffer_reg[0]\(0),
      O => u_payload_fifo_i_5_n_0
    );
u_payload_fifo_i_50: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => byte_length_buffer_reg(4),
      I1 => byte_length_buffer_reg(5),
      O => u_payload_fifo_i_50_n_0
    );
u_payload_fifo_i_51: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => byte_length_buffer_reg(2),
      I1 => byte_length_buffer_reg(3),
      O => u_payload_fifo_i_51_n_0
    );
u_payload_fifo_i_52: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => byte_length_buffer_reg(0),
      I1 => byte_length_buffer_reg(1),
      O => u_payload_fifo_i_52_n_0
    );
u_payload_fifo_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFFFFFF"
    )
        port map (
      I0 => byte_length_buffer_reg(4),
      I1 => byte_length_buffer_reg(5),
      I2 => byte_length_buffer_reg(6),
      I3 => byte_length_buffer_reg(7),
      I4 => u_payload_fifo_i_20_n_0,
      I5 => u_payload_fifo_i_21_n_0,
      O => u_payload_fifo_i_6_n_0
    );
u_payload_fifo_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFFFFFFFF"
    )
        port map (
      I0 => byte_length_buffer_reg(8),
      I1 => byte_length_buffer_reg(9),
      I2 => byte_length_buffer_reg(0),
      I3 => byte_length_buffer_reg(1),
      I4 => u_payload_fifo_i_22_n_0,
      I5 => u_payload_fifo_i_23_n_0,
      O => u_payload_fifo_i_7_n_0
    );
u_payload_fifo_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => byte_length_buffer_reg(17),
      I1 => byte_length_buffer_reg(16),
      I2 => byte_length_buffer_reg(19),
      I3 => byte_length_buffer_reg(18),
      I4 => u_payload_fifo_i_24_n_0,
      I5 => u_payload_fifo_i_25_n_0,
      O => u_payload_fifo_i_8_n_0
    );
u_payload_fifo_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFDFF"
    )
        port map (
      I0 => u_payload_fifo_i_26_n_0,
      I1 => byte_length_buffer_reg(29),
      I2 => byte_length_buffer_reg(28),
      I3 => u_payload_fifo_i_27_n_0,
      I4 => byte_length_buffer_reg(31),
      I5 => byte_length_buffer_reg(30),
      O => u_payload_fifo_i_9_n_0
    );
u_rx_fifo: entity work.\axis_data_fifo_8bit__xdcDup__2\
     port map (
      m_axis_tdata(7 downto 0) => D(7 downto 0),
      m_axis_tlast => rx_pllast,
      m_axis_tready => '0',
      m_axis_tvalid => rx_payload_valid,
      s_axis_aclk => clk_out1,
      s_axis_aresetn => \^e\(0),
      s_axis_tdata(7 downto 0) => rdata_buffer(7 downto 0),
      s_axis_tlast => rlast_buffer,
      s_axis_tready => rready_buffer,
      s_axis_tvalid => rvalid_buffer_reg_n_0
    );
u_tx_payload_fifo_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0FB0"
    )
        port map (
      I0 => m_axis_tvalid_1,
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      O => s_axis_tvalid
    );
u_tx_payload_fifo_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => m_axis_tlast_0,
      I1 => state(2),
      I2 => state(0),
      I3 => state(1),
      O => s_axis_tlast
    );
\w5500state_next[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FCF0FC00FA00FA0"
    )
        port map (
      I0 => \^s_axis_tready\,
      I1 => rx_pllast,
      I2 => \w5500state_next_reg[0]_0\,
      I3 => \w5500state_next_reg[0]_1\,
      I4 => \w5500state_next_reg[0]_2\,
      I5 => \w5500state_next_reg[0]_3\,
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity w5500_state_machine is
  port (
    s_axis_tready : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tready : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \streammanager_state_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_TEST_0.sending_reg\ : out STD_LOGIC;
    s_axis_tvalid : out STD_LOGIC;
    s_axis_tlast : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clk_out1 : in STD_LOGIC;
    spi_busy : in STD_LOGIC;
    reset_IBUF : in STD_LOGIC;
    m_axis_tvalid : in STD_LOGIC;
    ext_pl_tlast : in STD_LOGIC;
    \GEN_TEST_0.byte_index_reg[7]\ : in STD_LOGIC;
    \FSM_sequential_state[2]_i_2\ : in STD_LOGIC;
    \w5500state_next_reg[3]_0\ : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tlast : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clear : in STD_LOGIC;
    bytes_received0 : in STD_LOGIC
  );
end w5500_state_machine;

architecture STRUCTURE of w5500_state_machine is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \byte_length_buffer[0]_i_10_n_0\ : STD_LOGIC;
  signal \byte_length_buffer[0]_i_1_n_0\ : STD_LOGIC;
  signal \byte_length_buffer[0]_i_3_n_0\ : STD_LOGIC;
  signal \byte_length_buffer[0]_i_4_n_0\ : STD_LOGIC;
  signal \byte_length_buffer[0]_i_5_n_0\ : STD_LOGIC;
  signal \byte_length_buffer[0]_i_6_n_0\ : STD_LOGIC;
  signal \byte_length_buffer[0]_i_7_n_0\ : STD_LOGIC;
  signal \byte_length_buffer[0]_i_8_n_0\ : STD_LOGIC;
  signal \byte_length_buffer[0]_i_9_n_0\ : STD_LOGIC;
  signal \byte_length_buffer[12]_i_2_n_0\ : STD_LOGIC;
  signal \byte_length_buffer[12]_i_3_n_0\ : STD_LOGIC;
  signal \byte_length_buffer[12]_i_4_n_0\ : STD_LOGIC;
  signal \byte_length_buffer[12]_i_5_n_0\ : STD_LOGIC;
  signal \byte_length_buffer[12]_i_6_n_0\ : STD_LOGIC;
  signal \byte_length_buffer[12]_i_7_n_0\ : STD_LOGIC;
  signal \byte_length_buffer[12]_i_8_n_0\ : STD_LOGIC;
  signal \byte_length_buffer[12]_i_9_n_0\ : STD_LOGIC;
  signal \byte_length_buffer[16]_i_2_n_0\ : STD_LOGIC;
  signal \byte_length_buffer[16]_i_3_n_0\ : STD_LOGIC;
  signal \byte_length_buffer[16]_i_4_n_0\ : STD_LOGIC;
  signal \byte_length_buffer[16]_i_5_n_0\ : STD_LOGIC;
  signal \byte_length_buffer[16]_i_6_n_0\ : STD_LOGIC;
  signal \byte_length_buffer[16]_i_7_n_0\ : STD_LOGIC;
  signal \byte_length_buffer[16]_i_8_n_0\ : STD_LOGIC;
  signal \byte_length_buffer[16]_i_9_n_0\ : STD_LOGIC;
  signal \byte_length_buffer[20]_i_2_n_0\ : STD_LOGIC;
  signal \byte_length_buffer[20]_i_3_n_0\ : STD_LOGIC;
  signal \byte_length_buffer[20]_i_4_n_0\ : STD_LOGIC;
  signal \byte_length_buffer[20]_i_5_n_0\ : STD_LOGIC;
  signal \byte_length_buffer[20]_i_6_n_0\ : STD_LOGIC;
  signal \byte_length_buffer[20]_i_7_n_0\ : STD_LOGIC;
  signal \byte_length_buffer[20]_i_8_n_0\ : STD_LOGIC;
  signal \byte_length_buffer[20]_i_9_n_0\ : STD_LOGIC;
  signal \byte_length_buffer[24]_i_2_n_0\ : STD_LOGIC;
  signal \byte_length_buffer[24]_i_3_n_0\ : STD_LOGIC;
  signal \byte_length_buffer[24]_i_4_n_0\ : STD_LOGIC;
  signal \byte_length_buffer[24]_i_5_n_0\ : STD_LOGIC;
  signal \byte_length_buffer[24]_i_6_n_0\ : STD_LOGIC;
  signal \byte_length_buffer[24]_i_7_n_0\ : STD_LOGIC;
  signal \byte_length_buffer[24]_i_8_n_0\ : STD_LOGIC;
  signal \byte_length_buffer[24]_i_9_n_0\ : STD_LOGIC;
  signal \byte_length_buffer[28]_i_2_n_0\ : STD_LOGIC;
  signal \byte_length_buffer[28]_i_3_n_0\ : STD_LOGIC;
  signal \byte_length_buffer[28]_i_4_n_0\ : STD_LOGIC;
  signal \byte_length_buffer[28]_i_5_n_0\ : STD_LOGIC;
  signal \byte_length_buffer[28]_i_6_n_0\ : STD_LOGIC;
  signal \byte_length_buffer[28]_i_7_n_0\ : STD_LOGIC;
  signal \byte_length_buffer[28]_i_8_n_0\ : STD_LOGIC;
  signal \byte_length_buffer[4]_i_2_n_0\ : STD_LOGIC;
  signal \byte_length_buffer[4]_i_3_n_0\ : STD_LOGIC;
  signal \byte_length_buffer[4]_i_4_n_0\ : STD_LOGIC;
  signal \byte_length_buffer[4]_i_5_n_0\ : STD_LOGIC;
  signal \byte_length_buffer[4]_i_6_n_0\ : STD_LOGIC;
  signal \byte_length_buffer[4]_i_7_n_0\ : STD_LOGIC;
  signal \byte_length_buffer[4]_i_8_n_0\ : STD_LOGIC;
  signal \byte_length_buffer[4]_i_9_n_0\ : STD_LOGIC;
  signal \byte_length_buffer[8]_i_2_n_0\ : STD_LOGIC;
  signal \byte_length_buffer[8]_i_3_n_0\ : STD_LOGIC;
  signal \byte_length_buffer[8]_i_4_n_0\ : STD_LOGIC;
  signal \byte_length_buffer[8]_i_5_n_0\ : STD_LOGIC;
  signal \byte_length_buffer[8]_i_6_n_0\ : STD_LOGIC;
  signal \byte_length_buffer[8]_i_7_n_0\ : STD_LOGIC;
  signal \byte_length_buffer[8]_i_8_n_0\ : STD_LOGIC;
  signal \byte_length_buffer[8]_i_9_n_0\ : STD_LOGIC;
  signal byte_length_buffer_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \byte_length_buffer_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \byte_length_buffer_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \byte_length_buffer_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \byte_length_buffer_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \byte_length_buffer_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \byte_length_buffer_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \byte_length_buffer_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \byte_length_buffer_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \byte_length_buffer_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \byte_length_buffer_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \byte_length_buffer_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \byte_length_buffer_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \byte_length_buffer_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \byte_length_buffer_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \byte_length_buffer_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \byte_length_buffer_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \byte_length_buffer_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \byte_length_buffer_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \byte_length_buffer_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \byte_length_buffer_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \byte_length_buffer_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \byte_length_buffer_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \byte_length_buffer_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \byte_length_buffer_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \byte_length_buffer_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \byte_length_buffer_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \byte_length_buffer_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \byte_length_buffer_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \byte_length_buffer_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \byte_length_buffer_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \byte_length_buffer_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \byte_length_buffer_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \byte_length_buffer_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \byte_length_buffer_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \byte_length_buffer_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \byte_length_buffer_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \byte_length_buffer_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \byte_length_buffer_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \byte_length_buffer_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \byte_length_buffer_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \byte_length_buffer_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \byte_length_buffer_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \byte_length_buffer_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \byte_length_buffer_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \byte_length_buffer_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \byte_length_buffer_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \byte_length_buffer_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \byte_length_buffer_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \byte_length_buffer_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \byte_length_buffer_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \byte_length_buffer_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \byte_length_buffer_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \byte_length_buffer_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \byte_length_buffer_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \byte_length_buffer_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \byte_length_buffer_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \byte_length_buffer_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \byte_length_buffer_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \byte_length_buffer_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \byte_length_buffer_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \byte_length_buffer_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \byte_length_buffer_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \byte_length_buffer_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal data1 : STD_LOGIC_VECTOR ( 23 downto 8 );
  signal data3 : STD_LOGIC_VECTOR ( 31 downto 29 );
  signal ext_pl_tlast_was_received_i_1_n_0 : STD_LOGIC;
  signal ext_pl_tlast_was_received_reg_n_0 : STD_LOGIC;
  signal in3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal in4 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal payload_byte_length : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \payload_byte_length[0]_i_1_n_0\ : STD_LOGIC;
  signal \payload_byte_length[0]_i_2_n_0\ : STD_LOGIC;
  signal \payload_byte_length[0]_i_3_n_0\ : STD_LOGIC;
  signal \payload_byte_length[0]_i_4_n_0\ : STD_LOGIC;
  signal \payload_byte_length[10]_i_10_n_0\ : STD_LOGIC;
  signal \payload_byte_length[10]_i_11_n_0\ : STD_LOGIC;
  signal \payload_byte_length[10]_i_12_n_0\ : STD_LOGIC;
  signal \payload_byte_length[10]_i_13_n_0\ : STD_LOGIC;
  signal \payload_byte_length[10]_i_14_n_0\ : STD_LOGIC;
  signal \payload_byte_length[10]_i_15_n_0\ : STD_LOGIC;
  signal \payload_byte_length[10]_i_16_n_0\ : STD_LOGIC;
  signal \payload_byte_length[10]_i_17_n_0\ : STD_LOGIC;
  signal \payload_byte_length[10]_i_18_n_0\ : STD_LOGIC;
  signal \payload_byte_length[10]_i_19_n_0\ : STD_LOGIC;
  signal \payload_byte_length[10]_i_1_n_0\ : STD_LOGIC;
  signal \payload_byte_length[10]_i_20_n_0\ : STD_LOGIC;
  signal \payload_byte_length[10]_i_21_n_0\ : STD_LOGIC;
  signal \payload_byte_length[10]_i_22_n_0\ : STD_LOGIC;
  signal \payload_byte_length[10]_i_23_n_0\ : STD_LOGIC;
  signal \payload_byte_length[10]_i_24_n_0\ : STD_LOGIC;
  signal \payload_byte_length[10]_i_25_n_0\ : STD_LOGIC;
  signal \payload_byte_length[10]_i_26_n_0\ : STD_LOGIC;
  signal \payload_byte_length[10]_i_27_n_0\ : STD_LOGIC;
  signal \payload_byte_length[10]_i_28_n_0\ : STD_LOGIC;
  signal \payload_byte_length[10]_i_3_n_0\ : STD_LOGIC;
  signal \payload_byte_length[10]_i_4_n_0\ : STD_LOGIC;
  signal \payload_byte_length[10]_i_5_n_0\ : STD_LOGIC;
  signal \payload_byte_length[10]_i_6_n_0\ : STD_LOGIC;
  signal \payload_byte_length[10]_i_7_n_0\ : STD_LOGIC;
  signal \payload_byte_length[10]_i_8_n_0\ : STD_LOGIC;
  signal \payload_byte_length[10]_i_9_n_0\ : STD_LOGIC;
  signal \payload_byte_length[1]_i_1_n_0\ : STD_LOGIC;
  signal \payload_byte_length[1]_i_2_n_0\ : STD_LOGIC;
  signal \payload_byte_length[1]_i_3_n_0\ : STD_LOGIC;
  signal \payload_byte_length[2]_i_1_n_0\ : STD_LOGIC;
  signal \payload_byte_length[2]_i_2_n_0\ : STD_LOGIC;
  signal \payload_byte_length[2]_i_3_n_0\ : STD_LOGIC;
  signal \payload_byte_length[2]_i_4_n_0\ : STD_LOGIC;
  signal \payload_byte_length[2]_i_5_n_0\ : STD_LOGIC;
  signal payload_byte_length_2 : STD_LOGIC;
  signal payload_data : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal payload_data_has_been_set_i_10_n_0 : STD_LOGIC;
  signal payload_data_has_been_set_i_11_n_0 : STD_LOGIC;
  signal payload_data_has_been_set_i_12_n_0 : STD_LOGIC;
  signal payload_data_has_been_set_i_13_n_0 : STD_LOGIC;
  signal payload_data_has_been_set_i_14_n_0 : STD_LOGIC;
  signal payload_data_has_been_set_i_15_n_0 : STD_LOGIC;
  signal payload_data_has_been_set_i_16_n_0 : STD_LOGIC;
  signal payload_data_has_been_set_i_17_n_0 : STD_LOGIC;
  signal payload_data_has_been_set_i_18_n_0 : STD_LOGIC;
  signal payload_data_has_been_set_i_19_n_0 : STD_LOGIC;
  signal payload_data_has_been_set_i_1_n_0 : STD_LOGIC;
  signal payload_data_has_been_set_i_20_n_0 : STD_LOGIC;
  signal payload_data_has_been_set_i_21_n_0 : STD_LOGIC;
  signal payload_data_has_been_set_i_22_n_0 : STD_LOGIC;
  signal payload_data_has_been_set_i_23_n_0 : STD_LOGIC;
  signal payload_data_has_been_set_i_24_n_0 : STD_LOGIC;
  signal payload_data_has_been_set_i_25_n_0 : STD_LOGIC;
  signal payload_data_has_been_set_i_26_n_0 : STD_LOGIC;
  signal payload_data_has_been_set_i_27_n_0 : STD_LOGIC;
  signal payload_data_has_been_set_i_28_n_0 : STD_LOGIC;
  signal payload_data_has_been_set_i_29_n_0 : STD_LOGIC;
  signal payload_data_has_been_set_i_2_n_0 : STD_LOGIC;
  signal payload_data_has_been_set_i_30_n_0 : STD_LOGIC;
  signal payload_data_has_been_set_i_31_n_0 : STD_LOGIC;
  signal payload_data_has_been_set_i_32_n_0 : STD_LOGIC;
  signal payload_data_has_been_set_i_33_n_0 : STD_LOGIC;
  signal payload_data_has_been_set_i_34_n_0 : STD_LOGIC;
  signal payload_data_has_been_set_i_35_n_0 : STD_LOGIC;
  signal payload_data_has_been_set_i_36_n_0 : STD_LOGIC;
  signal payload_data_has_been_set_i_37_n_0 : STD_LOGIC;
  signal payload_data_has_been_set_i_3_n_0 : STD_LOGIC;
  signal payload_data_has_been_set_i_4_n_0 : STD_LOGIC;
  signal payload_data_has_been_set_i_5_n_0 : STD_LOGIC;
  signal payload_data_has_been_set_i_6_n_0 : STD_LOGIC;
  signal payload_data_has_been_set_i_7_n_0 : STD_LOGIC;
  signal payload_data_has_been_set_i_8_n_0 : STD_LOGIC;
  signal payload_data_has_been_set_i_9_n_0 : STD_LOGIC;
  signal payload_data_has_been_set_reg_n_0 : STD_LOGIC;
  signal \payload_data_has_been_set_reg_rep__0_n_0\ : STD_LOGIC;
  signal payload_data_has_been_set_reg_rep_n_0 : STD_LOGIC;
  signal \payload_data_has_been_set_rep__0_i_1_n_0\ : STD_LOGIC;
  signal payload_data_has_been_set_rep_i_1_n_0 : STD_LOGIC;
  signal \payload_data_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \payload_data_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \payload_data_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \payload_data_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \payload_data_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \payload_data_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \payload_data_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \payload_data_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal prev_payload_data_has_been_set : STD_LOGIC;
  signal prev_spi_busy : STD_LOGIC;
  signal ptm_transmitted_byte_counter : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \ptm_transmitted_byte_counter[0]_i_1_n_0\ : STD_LOGIC;
  signal \ptm_transmitted_byte_counter[1]_i_1_n_0\ : STD_LOGIC;
  signal \ptm_transmitted_byte_counter[2]_i_1_n_0\ : STD_LOGIC;
  signal \ptm_transmitted_byte_counter[3]_i_1_n_0\ : STD_LOGIC;
  signal \ptm_transmitted_byte_counter[4]_i_1_n_0\ : STD_LOGIC;
  signal \ptm_transmitted_byte_counter[4]_i_2_n_0\ : STD_LOGIC;
  signal \ptm_transmitted_byte_counter[5]_i_1_n_0\ : STD_LOGIC;
  signal \ptm_transmitted_byte_counter[5]_i_2_n_0\ : STD_LOGIC;
  signal \ptm_transmitted_byte_counter[6]_i_1_n_0\ : STD_LOGIC;
  signal \ptm_transmitted_byte_counter[7]_i_1_n_0\ : STD_LOGIC;
  signal \ptm_transmitted_byte_counter[8]_i_1_n_0\ : STD_LOGIC;
  signal \ptm_transmitted_byte_counter[8]_i_2_n_0\ : STD_LOGIC;
  signal \ptm_transmitted_byte_counter[9]_i_2_n_0\ : STD_LOGIC;
  signal \ptm_transmitted_byte_counter[9]_i_3_n_0\ : STD_LOGIC;
  signal \ptm_transmitted_byte_counter[9]_i_5_n_0\ : STD_LOGIC;
  signal \ptm_transmitted_byte_counter[9]_i_6_n_0\ : STD_LOGIC;
  signal \ptm_transmitted_byte_counter[9]_i_7_n_0\ : STD_LOGIC;
  signal \ptm_transmitted_byte_counter[9]_i_8_n_0\ : STD_LOGIC;
  signal ptm_transmitted_byte_counter_0 : STD_LOGIC;
  signal raw_payload_buffer : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal raw_payload_buffer0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \raw_payload_buffer0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \raw_payload_buffer0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \raw_payload_buffer0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \raw_payload_buffer0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \raw_payload_buffer0_carry__0_n_0\ : STD_LOGIC;
  signal \raw_payload_buffer0_carry__0_n_1\ : STD_LOGIC;
  signal \raw_payload_buffer0_carry__0_n_2\ : STD_LOGIC;
  signal \raw_payload_buffer0_carry__0_n_3\ : STD_LOGIC;
  signal \raw_payload_buffer0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \raw_payload_buffer0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \raw_payload_buffer0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \raw_payload_buffer0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \raw_payload_buffer0_carry__1_n_0\ : STD_LOGIC;
  signal \raw_payload_buffer0_carry__1_n_1\ : STD_LOGIC;
  signal \raw_payload_buffer0_carry__1_n_2\ : STD_LOGIC;
  signal \raw_payload_buffer0_carry__1_n_3\ : STD_LOGIC;
  signal \raw_payload_buffer0_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \raw_payload_buffer0_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \raw_payload_buffer0_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \raw_payload_buffer0_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \raw_payload_buffer0_carry__2_n_1\ : STD_LOGIC;
  signal \raw_payload_buffer0_carry__2_n_2\ : STD_LOGIC;
  signal \raw_payload_buffer0_carry__2_n_3\ : STD_LOGIC;
  signal raw_payload_buffer0_carry_i_1_n_0 : STD_LOGIC;
  signal raw_payload_buffer0_carry_i_2_n_0 : STD_LOGIC;
  signal raw_payload_buffer0_carry_i_3_n_0 : STD_LOGIC;
  signal raw_payload_buffer0_carry_i_4_n_0 : STD_LOGIC;
  signal raw_payload_buffer0_carry_n_0 : STD_LOGIC;
  signal raw_payload_buffer0_carry_n_1 : STD_LOGIC;
  signal raw_payload_buffer0_carry_n_2 : STD_LOGIC;
  signal raw_payload_buffer0_carry_n_3 : STD_LOGIC;
  signal \raw_payload_buffer[0]_i_1_n_0\ : STD_LOGIC;
  signal \raw_payload_buffer[0]_i_2_n_0\ : STD_LOGIC;
  signal \raw_payload_buffer[13]_i_1_n_0\ : STD_LOGIC;
  signal \raw_payload_buffer[13]_i_2_n_0\ : STD_LOGIC;
  signal \raw_payload_buffer[15]_i_1_n_0\ : STD_LOGIC;
  signal \raw_payload_buffer[16]_i_1_n_0\ : STD_LOGIC;
  signal \raw_payload_buffer[17]_i_1_n_0\ : STD_LOGIC;
  signal \raw_payload_buffer[18]_i_1_n_0\ : STD_LOGIC;
  signal \raw_payload_buffer[19]_i_10_n_0\ : STD_LOGIC;
  signal \raw_payload_buffer[19]_i_1_n_0\ : STD_LOGIC;
  signal \raw_payload_buffer[19]_i_2_n_0\ : STD_LOGIC;
  signal \raw_payload_buffer[19]_i_4_n_0\ : STD_LOGIC;
  signal \raw_payload_buffer[19]_i_5_n_0\ : STD_LOGIC;
  signal \raw_payload_buffer[19]_i_6_n_0\ : STD_LOGIC;
  signal \raw_payload_buffer[19]_i_7_n_0\ : STD_LOGIC;
  signal \raw_payload_buffer[19]_i_8_n_0\ : STD_LOGIC;
  signal \raw_payload_buffer[19]_i_9_n_0\ : STD_LOGIC;
  signal \raw_payload_buffer[20]_i_1_n_0\ : STD_LOGIC;
  signal \raw_payload_buffer[20]_i_2_n_0\ : STD_LOGIC;
  signal \raw_payload_buffer[20]_i_3_n_0\ : STD_LOGIC;
  signal \raw_payload_buffer[21]_i_1_n_0\ : STD_LOGIC;
  signal \raw_payload_buffer[21]_i_2_n_0\ : STD_LOGIC;
  signal \raw_payload_buffer[21]_i_3_n_0\ : STD_LOGIC;
  signal \raw_payload_buffer[22]_i_1_n_0\ : STD_LOGIC;
  signal \raw_payload_buffer[22]_i_2_n_0\ : STD_LOGIC;
  signal \raw_payload_buffer[22]_i_3_n_0\ : STD_LOGIC;
  signal \raw_payload_buffer[22]_i_4_n_0\ : STD_LOGIC;
  signal \raw_payload_buffer[23]_i_10_n_0\ : STD_LOGIC;
  signal \raw_payload_buffer[23]_i_11_n_0\ : STD_LOGIC;
  signal \raw_payload_buffer[23]_i_12_n_0\ : STD_LOGIC;
  signal \raw_payload_buffer[23]_i_13_n_0\ : STD_LOGIC;
  signal \raw_payload_buffer[23]_i_1_n_0\ : STD_LOGIC;
  signal \raw_payload_buffer[23]_i_2_n_0\ : STD_LOGIC;
  signal \raw_payload_buffer[23]_i_4_n_0\ : STD_LOGIC;
  signal \raw_payload_buffer[23]_i_5_n_0\ : STD_LOGIC;
  signal \raw_payload_buffer[23]_i_6_n_0\ : STD_LOGIC;
  signal \raw_payload_buffer[23]_i_7_n_0\ : STD_LOGIC;
  signal \raw_payload_buffer[23]_i_8_n_0\ : STD_LOGIC;
  signal \raw_payload_buffer[23]_i_9_n_0\ : STD_LOGIC;
  signal \raw_payload_buffer[24]_i_1_n_0\ : STD_LOGIC;
  signal \raw_payload_buffer[24]_i_3_n_0\ : STD_LOGIC;
  signal \raw_payload_buffer[24]_i_4_n_0\ : STD_LOGIC;
  signal \raw_payload_buffer[24]_i_5_n_0\ : STD_LOGIC;
  signal \raw_payload_buffer[24]_i_6_n_0\ : STD_LOGIC;
  signal \raw_payload_buffer[24]_i_7_n_0\ : STD_LOGIC;
  signal \raw_payload_buffer[24]_i_8_n_0\ : STD_LOGIC;
  signal \raw_payload_buffer[25]_i_1_n_0\ : STD_LOGIC;
  signal \raw_payload_buffer[25]_i_2_n_0\ : STD_LOGIC;
  signal \raw_payload_buffer[25]_i_3_n_0\ : STD_LOGIC;
  signal \raw_payload_buffer[25]_i_4_n_0\ : STD_LOGIC;
  signal \raw_payload_buffer[25]_i_5_n_0\ : STD_LOGIC;
  signal \raw_payload_buffer[26]_i_1_n_0\ : STD_LOGIC;
  signal \raw_payload_buffer[26]_i_2_n_0\ : STD_LOGIC;
  signal \raw_payload_buffer[27]_i_1_n_0\ : STD_LOGIC;
  signal \raw_payload_buffer[27]_i_2_n_0\ : STD_LOGIC;
  signal \raw_payload_buffer[27]_i_3_n_0\ : STD_LOGIC;
  signal \raw_payload_buffer[27]_i_4_n_0\ : STD_LOGIC;
  signal \raw_payload_buffer[28]_i_1_n_0\ : STD_LOGIC;
  signal \raw_payload_buffer[28]_i_2_n_0\ : STD_LOGIC;
  signal \raw_payload_buffer[28]_i_3_n_0\ : STD_LOGIC;
  signal \raw_payload_buffer[28]_i_4_n_0\ : STD_LOGIC;
  signal \raw_payload_buffer[28]_i_5_n_0\ : STD_LOGIC;
  signal \raw_payload_buffer[29]_i_1_n_0\ : STD_LOGIC;
  signal \raw_payload_buffer[29]_i_2_n_0\ : STD_LOGIC;
  signal \raw_payload_buffer[29]_i_3_n_0\ : STD_LOGIC;
  signal \raw_payload_buffer[29]_i_4_n_0\ : STD_LOGIC;
  signal \raw_payload_buffer[29]_i_5_n_0\ : STD_LOGIC;
  signal \raw_payload_buffer[29]_i_6_n_0\ : STD_LOGIC;
  signal \raw_payload_buffer[2]_i_1_n_0\ : STD_LOGIC;
  signal \raw_payload_buffer[30]_i_1_n_0\ : STD_LOGIC;
  signal \raw_payload_buffer[30]_i_2_n_0\ : STD_LOGIC;
  signal \raw_payload_buffer[30]_i_4_n_0\ : STD_LOGIC;
  signal \raw_payload_buffer[30]_i_5_n_0\ : STD_LOGIC;
  signal \raw_payload_buffer[30]_i_6_n_0\ : STD_LOGIC;
  signal \raw_payload_buffer[31]_i_10_n_0\ : STD_LOGIC;
  signal \raw_payload_buffer[31]_i_11_n_0\ : STD_LOGIC;
  signal \raw_payload_buffer[31]_i_12_n_0\ : STD_LOGIC;
  signal \raw_payload_buffer[31]_i_13_n_0\ : STD_LOGIC;
  signal \raw_payload_buffer[31]_i_14_n_0\ : STD_LOGIC;
  signal \raw_payload_buffer[31]_i_15_n_0\ : STD_LOGIC;
  signal \raw_payload_buffer[31]_i_16_n_0\ : STD_LOGIC;
  signal \raw_payload_buffer[31]_i_2_n_0\ : STD_LOGIC;
  signal \raw_payload_buffer[31]_i_3_n_0\ : STD_LOGIC;
  signal \raw_payload_buffer[31]_i_4_n_0\ : STD_LOGIC;
  signal \raw_payload_buffer[31]_i_5_n_0\ : STD_LOGIC;
  signal \raw_payload_buffer[31]_i_6_n_0\ : STD_LOGIC;
  signal \raw_payload_buffer[31]_i_7_n_0\ : STD_LOGIC;
  signal \raw_payload_buffer[31]_i_8_n_0\ : STD_LOGIC;
  signal \raw_payload_buffer[31]_i_9_n_0\ : STD_LOGIC;
  signal \raw_payload_buffer[3]_i_1_n_0\ : STD_LOGIC;
  signal \raw_payload_buffer[4]_i_1_n_0\ : STD_LOGIC;
  signal \raw_payload_buffer[4]_i_2_n_0\ : STD_LOGIC;
  signal \raw_payload_buffer[4]_i_3_n_0\ : STD_LOGIC;
  signal \raw_payload_buffer[4]_i_4_n_0\ : STD_LOGIC;
  signal \raw_payload_buffer[5]_i_1_n_0\ : STD_LOGIC;
  signal \raw_payload_buffer[6]_i_1_n_0\ : STD_LOGIC;
  signal \raw_payload_buffer[7]_i_1_n_0\ : STD_LOGIC;
  signal \raw_payload_buffer[7]_i_2_n_0\ : STD_LOGIC;
  signal \raw_payload_buffer[7]_i_3_n_0\ : STD_LOGIC;
  signal \raw_payload_buffer[9]_i_1_n_0\ : STD_LOGIC;
  signal \raw_payload_buffer[9]_i_2_n_0\ : STD_LOGIC;
  signal raw_payload_buffer_3 : STD_LOGIC;
  signal \raw_payload_buffer_reg[19]_i_3_n_0\ : STD_LOGIC;
  signal \raw_payload_buffer_reg[19]_i_3_n_1\ : STD_LOGIC;
  signal \raw_payload_buffer_reg[19]_i_3_n_2\ : STD_LOGIC;
  signal \raw_payload_buffer_reg[19]_i_3_n_3\ : STD_LOGIC;
  signal \raw_payload_buffer_reg[23]_i_3_n_0\ : STD_LOGIC;
  signal \raw_payload_buffer_reg[23]_i_3_n_1\ : STD_LOGIC;
  signal \raw_payload_buffer_reg[23]_i_3_n_2\ : STD_LOGIC;
  signal \raw_payload_buffer_reg[23]_i_3_n_3\ : STD_LOGIC;
  signal \raw_payload_buffer_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \raw_payload_buffer_reg[24]_i_2_n_1\ : STD_LOGIC;
  signal \raw_payload_buffer_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \raw_payload_buffer_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \raw_payload_buffer_reg[30]_i_3_n_1\ : STD_LOGIC;
  signal \raw_payload_buffer_reg[30]_i_3_n_2\ : STD_LOGIC;
  signal \raw_payload_buffer_reg[30]_i_3_n_3\ : STD_LOGIC;
  signal rx_payload_data : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rx_pointer_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \rx_pointer_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \rx_pointer_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \rx_pointer_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \rx_pointer_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \rx_pointer_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \rx_pointer_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \rx_pointer_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \rx_pointer_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \rx_pointer_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \rx_pointer_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \rx_pointer_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \rx_pointer_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \rx_pointer_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \rx_pointer_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \rx_pointer_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \rx_pointer_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal rx_pointer_reg_4 : STD_LOGIC;
  signal rx_received_size_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \rx_received_size_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \rx_received_size_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \rx_received_size_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \rx_received_size_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \rx_received_size_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \rx_received_size_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \rx_received_size_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \rx_received_size_reg[15]_i_3_n_0\ : STD_LOGIC;
  signal \rx_received_size_reg[15]_i_4_n_0\ : STD_LOGIC;
  signal \rx_received_size_reg[15]_i_5_n_0\ : STD_LOGIC;
  signal \rx_received_size_reg[15]_i_6_n_0\ : STD_LOGIC;
  signal \rx_received_size_reg[15]_i_8_n_0\ : STD_LOGIC;
  signal \rx_received_size_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \rx_received_size_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \rx_received_size_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \rx_received_size_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \rx_received_size_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \rx_received_size_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \rx_received_size_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \rx_received_size_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \rx_received_size_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal rx_received_size_reg_1 : STD_LOGIC;
  signal rx_shift_payload_buffer : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \rx_shift_payload_buffer_reg_n_0_[10]\ : STD_LOGIC;
  signal \rx_shift_payload_buffer_reg_n_0_[11]\ : STD_LOGIC;
  signal \rx_shift_payload_buffer_reg_n_0_[12]\ : STD_LOGIC;
  signal \rx_shift_payload_buffer_reg_n_0_[13]\ : STD_LOGIC;
  signal \rx_shift_payload_buffer_reg_n_0_[14]\ : STD_LOGIC;
  signal \rx_shift_payload_buffer_reg_n_0_[15]\ : STD_LOGIC;
  signal \rx_shift_payload_buffer_reg_n_0_[8]\ : STD_LOGIC;
  signal \rx_shift_payload_buffer_reg_n_0_[9]\ : STD_LOGIC;
  signal shift_payload_buffer : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \shift_payload_buffer[31]_i_1_n_0\ : STD_LOGIC;
  signal spi_header : STD_LOGIC;
  signal spi_header0_in : STD_LOGIC_VECTOR ( 23 downto 2 );
  signal \spi_header[10]_i_2_n_0\ : STD_LOGIC;
  signal \spi_header[10]_i_3_n_0\ : STD_LOGIC;
  signal \spi_header[10]_i_4_n_0\ : STD_LOGIC;
  signal \spi_header[11]_i_2_n_0\ : STD_LOGIC;
  signal \spi_header[11]_i_3_n_0\ : STD_LOGIC;
  signal \spi_header[11]_i_4_n_0\ : STD_LOGIC;
  signal \spi_header[11]_i_5_n_0\ : STD_LOGIC;
  signal \spi_header[12]_i_2_n_0\ : STD_LOGIC;
  signal \spi_header[13]_i_2_n_0\ : STD_LOGIC;
  signal \spi_header[23]_i_10_n_0\ : STD_LOGIC;
  signal \spi_header[23]_i_11_n_0\ : STD_LOGIC;
  signal \spi_header[23]_i_12_n_0\ : STD_LOGIC;
  signal \spi_header[23]_i_13_n_0\ : STD_LOGIC;
  signal \spi_header[23]_i_14_n_0\ : STD_LOGIC;
  signal \spi_header[23]_i_15_n_0\ : STD_LOGIC;
  signal \spi_header[23]_i_16_n_0\ : STD_LOGIC;
  signal \spi_header[23]_i_17_n_0\ : STD_LOGIC;
  signal \spi_header[23]_i_18_n_0\ : STD_LOGIC;
  signal \spi_header[23]_i_19_n_0\ : STD_LOGIC;
  signal \spi_header[23]_i_20_n_0\ : STD_LOGIC;
  signal \spi_header[23]_i_21_n_0\ : STD_LOGIC;
  signal \spi_header[23]_i_3_n_0\ : STD_LOGIC;
  signal \spi_header[23]_i_4_n_0\ : STD_LOGIC;
  signal \spi_header[23]_i_5_n_0\ : STD_LOGIC;
  signal \spi_header[23]_i_6_n_0\ : STD_LOGIC;
  signal \spi_header[23]_i_7_n_0\ : STD_LOGIC;
  signal \spi_header[23]_i_8_n_0\ : STD_LOGIC;
  signal \spi_header[23]_i_9_n_0\ : STD_LOGIC;
  signal \spi_header[8]_i_2_n_0\ : STD_LOGIC;
  signal \spi_header[8]_i_3_n_0\ : STD_LOGIC;
  signal \spi_header[8]_i_4_n_0\ : STD_LOGIC;
  signal \spi_header[9]_i_2_n_0\ : STD_LOGIC;
  signal \spi_header[9]_i_3_n_0\ : STD_LOGIC;
  signal \spi_header[9]_i_4_n_0\ : STD_LOGIC;
  signal \spi_header_reg_n_0_[3]\ : STD_LOGIC;
  signal \spi_header_reg_n_0_[4]\ : STD_LOGIC;
  signal spi_header_valid0 : STD_LOGIC;
  signal \spi_header_valid0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \spi_header_valid0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \spi_header_valid0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \spi_header_valid0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \spi_header_valid0_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \spi_header_valid0_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \spi_header_valid0_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \spi_header_valid0_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \spi_header_valid0_carry__0_n_0\ : STD_LOGIC;
  signal \spi_header_valid0_carry__0_n_1\ : STD_LOGIC;
  signal \spi_header_valid0_carry__0_n_2\ : STD_LOGIC;
  signal \spi_header_valid0_carry__0_n_3\ : STD_LOGIC;
  signal \spi_header_valid0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \spi_header_valid0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \spi_header_valid0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \spi_header_valid0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \spi_header_valid0_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \spi_header_valid0_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \spi_header_valid0_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \spi_header_valid0_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \spi_header_valid0_carry__1_n_0\ : STD_LOGIC;
  signal \spi_header_valid0_carry__1_n_1\ : STD_LOGIC;
  signal \spi_header_valid0_carry__1_n_2\ : STD_LOGIC;
  signal \spi_header_valid0_carry__1_n_3\ : STD_LOGIC;
  signal \spi_header_valid0_carry__2_n_2\ : STD_LOGIC;
  signal \spi_header_valid0_carry__2_n_3\ : STD_LOGIC;
  signal spi_header_valid0_carry_i_1_n_0 : STD_LOGIC;
  signal spi_header_valid0_carry_i_2_n_0 : STD_LOGIC;
  signal spi_header_valid0_carry_i_3_n_0 : STD_LOGIC;
  signal spi_header_valid0_carry_i_4_n_0 : STD_LOGIC;
  signal spi_header_valid0_carry_i_5_n_0 : STD_LOGIC;
  signal spi_header_valid0_carry_i_6_n_0 : STD_LOGIC;
  signal spi_header_valid0_carry_i_7_n_0 : STD_LOGIC;
  signal spi_header_valid0_carry_i_8_n_0 : STD_LOGIC;
  signal spi_header_valid0_carry_i_9_n_0 : STD_LOGIC;
  signal spi_header_valid0_carry_n_0 : STD_LOGIC;
  signal spi_header_valid0_carry_n_1 : STD_LOGIC;
  signal spi_header_valid0_carry_n_2 : STD_LOGIC;
  signal spi_header_valid0_carry_n_3 : STD_LOGIC;
  signal streammanager_next_state : STD_LOGIC;
  signal \streammanager_next_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \streammanager_next_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \streammanager_next_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \streammanager_next_state_reg_n_0_[1]\ : STD_LOGIC;
  signal streammanager_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^streammanager_state_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tx_write_pointer : STD_LOGIC;
  signal \tx_write_pointer[0]_i_1_n_0\ : STD_LOGIC;
  signal \tx_write_pointer[10]_i_1_n_0\ : STD_LOGIC;
  signal \tx_write_pointer[11]_i_1_n_0\ : STD_LOGIC;
  signal \tx_write_pointer[12]_i_1_n_0\ : STD_LOGIC;
  signal \tx_write_pointer[13]_i_1_n_0\ : STD_LOGIC;
  signal \tx_write_pointer[14]_i_1_n_0\ : STD_LOGIC;
  signal \tx_write_pointer[15]_i_2_n_0\ : STD_LOGIC;
  signal \tx_write_pointer[15]_i_3_n_0\ : STD_LOGIC;
  signal \tx_write_pointer[15]_i_4_n_0\ : STD_LOGIC;
  signal \tx_write_pointer[15]_i_5_n_0\ : STD_LOGIC;
  signal \tx_write_pointer[1]_i_1_n_0\ : STD_LOGIC;
  signal \tx_write_pointer[2]_i_1_n_0\ : STD_LOGIC;
  signal \tx_write_pointer[3]_i_1_n_0\ : STD_LOGIC;
  signal \tx_write_pointer[4]_i_1_n_0\ : STD_LOGIC;
  signal \tx_write_pointer[5]_i_1_n_0\ : STD_LOGIC;
  signal \tx_write_pointer[6]_i_1_n_0\ : STD_LOGIC;
  signal \tx_write_pointer[7]_i_1_n_0\ : STD_LOGIC;
  signal \tx_write_pointer[8]_i_1_n_0\ : STD_LOGIC;
  signal \tx_write_pointer[9]_i_1_n_0\ : STD_LOGIC;
  signal u_w5500_axi_data_streamer_n_15 : STD_LOGIC;
  signal u_w5500_axi_data_streamer_n_16 : STD_LOGIC;
  signal u_w5500_axi_data_streamer_n_21 : STD_LOGIC;
  signal u_w5500_axi_data_streamer_n_22 : STD_LOGIC;
  signal u_w5500_axi_data_streamer_n_23 : STD_LOGIC;
  signal u_w5500_axi_data_streamer_n_24 : STD_LOGIC;
  signal u_w5500_axi_data_streamer_n_25 : STD_LOGIC;
  signal u_w5500_axi_data_streamer_n_26 : STD_LOGIC;
  signal w5500state : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \w5500state_next[0]_i_1_n_0\ : STD_LOGIC;
  signal \w5500state_next[1]_i_1_n_0\ : STD_LOGIC;
  signal \w5500state_next[1]_i_2_n_0\ : STD_LOGIC;
  signal \w5500state_next[1]_i_3_n_0\ : STD_LOGIC;
  signal \w5500state_next[1]_i_4_n_0\ : STD_LOGIC;
  signal \w5500state_next[2]_i_1_n_0\ : STD_LOGIC;
  signal \w5500state_next[2]_i_2_n_0\ : STD_LOGIC;
  signal \w5500state_next[2]_i_3_n_0\ : STD_LOGIC;
  signal \w5500state_next[2]_i_4_n_0\ : STD_LOGIC;
  signal \w5500state_next[2]_i_5_n_0\ : STD_LOGIC;
  signal \w5500state_next[2]_i_6_n_0\ : STD_LOGIC;
  signal \w5500state_next[2]_i_7_n_0\ : STD_LOGIC;
  signal \w5500state_next[2]_i_8_n_0\ : STD_LOGIC;
  signal \w5500state_next[2]_i_9_n_0\ : STD_LOGIC;
  signal \w5500state_next[3]_i_10_n_0\ : STD_LOGIC;
  signal \w5500state_next[3]_i_1_n_0\ : STD_LOGIC;
  signal \w5500state_next[3]_i_2_n_0\ : STD_LOGIC;
  signal \w5500state_next[3]_i_3_n_0\ : STD_LOGIC;
  signal \w5500state_next[3]_i_4_n_0\ : STD_LOGIC;
  signal \w5500state_next[3]_i_5_n_0\ : STD_LOGIC;
  signal \w5500state_next[3]_i_6_n_0\ : STD_LOGIC;
  signal \w5500state_next[3]_i_7_n_0\ : STD_LOGIC;
  signal \w5500state_next[3]_i_8_n_0\ : STD_LOGIC;
  signal \w5500state_next[3]_i_9_n_0\ : STD_LOGIC;
  signal \w5500state_next[4]_i_1_n_0\ : STD_LOGIC;
  signal \w5500state_next[4]_i_2_n_0\ : STD_LOGIC;
  signal \w5500state_next[4]_i_3_n_0\ : STD_LOGIC;
  signal \w5500state_next[4]_i_4_n_0\ : STD_LOGIC;
  signal \w5500state_next[4]_i_5_n_0\ : STD_LOGIC;
  signal \w5500state_next[4]_i_6_n_0\ : STD_LOGIC;
  signal \w5500state_next[4]_i_7_n_0\ : STD_LOGIC;
  signal \w5500state_next[4]_i_8_n_0\ : STD_LOGIC;
  signal \w5500state_next[5]_i_10_n_0\ : STD_LOGIC;
  signal \w5500state_next[5]_i_11_n_0\ : STD_LOGIC;
  signal \w5500state_next[5]_i_12_n_0\ : STD_LOGIC;
  signal \w5500state_next[5]_i_13_n_0\ : STD_LOGIC;
  signal \w5500state_next[5]_i_14_n_0\ : STD_LOGIC;
  signal \w5500state_next[5]_i_15_n_0\ : STD_LOGIC;
  signal \w5500state_next[5]_i_16_n_0\ : STD_LOGIC;
  signal \w5500state_next[5]_i_17_n_0\ : STD_LOGIC;
  signal \w5500state_next[5]_i_2_n_0\ : STD_LOGIC;
  signal \w5500state_next[5]_i_3_n_0\ : STD_LOGIC;
  signal \w5500state_next[5]_i_4_n_0\ : STD_LOGIC;
  signal \w5500state_next[5]_i_5_n_0\ : STD_LOGIC;
  signal \w5500state_next[5]_i_6_n_0\ : STD_LOGIC;
  signal \w5500state_next[5]_i_7_n_0\ : STD_LOGIC;
  signal \w5500state_next[5]_i_8_n_0\ : STD_LOGIC;
  signal \w5500state_next[5]_i_9_n_0\ : STD_LOGIC;
  signal \w5500state_next_reg_n_0_[0]\ : STD_LOGIC;
  signal \w5500state_next_reg_n_0_[1]\ : STD_LOGIC;
  signal \w5500state_next_reg_n_0_[2]\ : STD_LOGIC;
  signal \w5500state_next_reg_n_0_[3]\ : STD_LOGIC;
  signal \w5500state_next_reg_n_0_[4]\ : STD_LOGIC;
  signal \w5500state_next_reg_n_0_[5]\ : STD_LOGIC;
  signal \NLW_byte_length_buffer_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_raw_payload_buffer0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_raw_payload_buffer_reg[30]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_spi_header_valid0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_spi_header_valid0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_spi_header_valid0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_spi_header_valid0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_spi_header_valid0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \byte_length_buffer_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \byte_length_buffer_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \byte_length_buffer_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \byte_length_buffer_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \byte_length_buffer_reg[24]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \byte_length_buffer_reg[28]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \byte_length_buffer_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \byte_length_buffer_reg[8]_i_1\ : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ext_pl_tlast_was_received_i_1 : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \payload_byte_length[0]_i_2\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \payload_byte_length[0]_i_3\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \payload_byte_length[0]_i_4\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \payload_byte_length[10]_i_10\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \payload_byte_length[10]_i_13\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \payload_byte_length[10]_i_25\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \payload_byte_length[10]_i_26\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \payload_byte_length[10]_i_7\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \payload_byte_length[1]_i_2\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \payload_byte_length[1]_i_3\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \payload_byte_length[2]_i_2\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \payload_byte_length[2]_i_4\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \payload_byte_length[2]_i_5\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of payload_data_has_been_set_i_16 : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of payload_data_has_been_set_i_18 : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of payload_data_has_been_set_i_20 : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of payload_data_has_been_set_i_22 : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of payload_data_has_been_set_i_23 : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of payload_data_has_been_set_i_26 : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of payload_data_has_been_set_i_33 : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of payload_data_has_been_set_i_34 : label is "soft_lutpair37";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of payload_data_has_been_set_reg : label is "payload_data_has_been_set_reg";
  attribute ORIG_CELL_NAME of payload_data_has_been_set_reg_rep : label is "payload_data_has_been_set_reg";
  attribute ORIG_CELL_NAME of \payload_data_has_been_set_reg_rep__0\ : label is "payload_data_has_been_set_reg";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \payload_data_reg[0]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \payload_data_reg[0]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \payload_data_reg[0]\ : label is "VCC:GE GND:CLR";
  attribute SOFT_HLUTNM of \payload_data_reg[0]_i_1\ : label is "soft_lutpair89";
  attribute OPT_MODIFIED of \payload_data_reg[1]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \payload_data_reg[1]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \payload_data_reg[1]\ : label is "VCC:GE GND:CLR";
  attribute SOFT_HLUTNM of \payload_data_reg[1]_i_1\ : label is "soft_lutpair89";
  attribute OPT_MODIFIED of \payload_data_reg[2]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \payload_data_reg[2]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \payload_data_reg[2]\ : label is "VCC:GE GND:CLR";
  attribute SOFT_HLUTNM of \payload_data_reg[2]_i_1\ : label is "soft_lutpair88";
  attribute OPT_MODIFIED of \payload_data_reg[3]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \payload_data_reg[3]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \payload_data_reg[3]\ : label is "VCC:GE GND:CLR";
  attribute SOFT_HLUTNM of \payload_data_reg[3]_i_1\ : label is "soft_lutpair88";
  attribute OPT_MODIFIED of \payload_data_reg[4]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \payload_data_reg[4]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \payload_data_reg[4]\ : label is "VCC:GE GND:CLR";
  attribute SOFT_HLUTNM of \payload_data_reg[4]_i_1\ : label is "soft_lutpair87";
  attribute OPT_MODIFIED of \payload_data_reg[5]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \payload_data_reg[5]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \payload_data_reg[5]\ : label is "VCC:GE GND:CLR";
  attribute SOFT_HLUTNM of \payload_data_reg[5]_i_1\ : label is "soft_lutpair87";
  attribute OPT_MODIFIED of \payload_data_reg[6]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \payload_data_reg[6]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \payload_data_reg[6]\ : label is "VCC:GE GND:CLR";
  attribute SOFT_HLUTNM of \payload_data_reg[6]_i_1\ : label is "soft_lutpair86";
  attribute OPT_MODIFIED of \payload_data_reg[7]\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \payload_data_reg[7]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \payload_data_reg[7]\ : label is "VCC:GE GND:CLR";
  attribute SOFT_HLUTNM of \payload_data_reg[7]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \ptm_transmitted_byte_counter[0]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \ptm_transmitted_byte_counter[1]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \ptm_transmitted_byte_counter[2]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \ptm_transmitted_byte_counter[4]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \ptm_transmitted_byte_counter[4]_i_2\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \ptm_transmitted_byte_counter[5]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \ptm_transmitted_byte_counter[5]_i_2\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \ptm_transmitted_byte_counter[6]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \ptm_transmitted_byte_counter[7]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \ptm_transmitted_byte_counter[9]_i_5\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \ptm_transmitted_byte_counter[9]_i_7\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \ptm_transmitted_byte_counter[9]_i_8\ : label is "soft_lutpair19";
  attribute ADDER_THRESHOLD of raw_payload_buffer0_carry : label is 35;
  attribute ADDER_THRESHOLD of \raw_payload_buffer0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \raw_payload_buffer0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \raw_payload_buffer0_carry__2\ : label is 35;
  attribute SOFT_HLUTNM of \raw_payload_buffer[0]_i_2\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \raw_payload_buffer[13]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \raw_payload_buffer[19]_i_4\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \raw_payload_buffer[19]_i_5\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \raw_payload_buffer[19]_i_6\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \raw_payload_buffer[22]_i_3\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \raw_payload_buffer[23]_i_11\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \raw_payload_buffer[23]_i_12\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \raw_payload_buffer[23]_i_13\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \raw_payload_buffer[23]_i_2\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \raw_payload_buffer[23]_i_4\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \raw_payload_buffer[23]_i_5\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \raw_payload_buffer[24]_i_6\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \raw_payload_buffer[24]_i_7\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \raw_payload_buffer[25]_i_3\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \raw_payload_buffer[25]_i_4\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \raw_payload_buffer[26]_i_2\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \raw_payload_buffer[27]_i_2\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \raw_payload_buffer[28]_i_4\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \raw_payload_buffer[29]_i_4\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \raw_payload_buffer[29]_i_5\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \raw_payload_buffer[2]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \raw_payload_buffer[30]_i_4\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \raw_payload_buffer[30]_i_6\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \raw_payload_buffer[31]_i_11\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \raw_payload_buffer[31]_i_12\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \raw_payload_buffer[31]_i_14\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \raw_payload_buffer[31]_i_15\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \raw_payload_buffer[31]_i_16\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \raw_payload_buffer[31]_i_5\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \raw_payload_buffer[31]_i_6\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \raw_payload_buffer[4]_i_2\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \raw_payload_buffer[4]_i_3\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \raw_payload_buffer[4]_i_4\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \raw_payload_buffer[7]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \raw_payload_buffer[9]_i_2\ : label is "soft_lutpair27";
  attribute ADDER_THRESHOLD of \raw_payload_buffer_reg[19]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \raw_payload_buffer_reg[23]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \raw_payload_buffer_reg[24]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \raw_payload_buffer_reg[30]_i_3\ : label is 35;
  attribute SOFT_HLUTNM of \rx_pointer_reg[0]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \rx_pointer_reg[10]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \rx_pointer_reg[11]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \rx_pointer_reg[12]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \rx_pointer_reg[13]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \rx_pointer_reg[14]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \rx_pointer_reg[15]_i_2\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \rx_pointer_reg[1]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \rx_pointer_reg[2]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \rx_pointer_reg[3]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \rx_pointer_reg[4]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \rx_pointer_reg[5]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \rx_pointer_reg[6]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \rx_pointer_reg[7]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \rx_pointer_reg[8]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \rx_pointer_reg[9]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \rx_received_size_reg[0]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \rx_received_size_reg[10]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \rx_received_size_reg[11]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \rx_received_size_reg[12]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \rx_received_size_reg[13]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \rx_received_size_reg[14]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \rx_received_size_reg[15]_i_2\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \rx_received_size_reg[15]_i_3\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \rx_received_size_reg[15]_i_5\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \rx_received_size_reg[15]_i_6\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \rx_received_size_reg[1]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \rx_received_size_reg[2]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \rx_received_size_reg[3]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \rx_received_size_reg[4]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \rx_received_size_reg[5]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \rx_received_size_reg[6]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \rx_received_size_reg[7]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \rx_received_size_reg[8]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \rx_received_size_reg[9]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \shift_payload_buffer[0]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \shift_payload_buffer[10]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \shift_payload_buffer[11]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \shift_payload_buffer[12]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \shift_payload_buffer[13]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \shift_payload_buffer[14]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \shift_payload_buffer[15]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \shift_payload_buffer[16]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \shift_payload_buffer[17]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \shift_payload_buffer[18]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \shift_payload_buffer[19]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \shift_payload_buffer[20]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \shift_payload_buffer[2]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \shift_payload_buffer[3]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \shift_payload_buffer[4]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \shift_payload_buffer[5]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \shift_payload_buffer[6]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \shift_payload_buffer[7]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \shift_payload_buffer[8]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \shift_payload_buffer[9]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \spi_header[10]_i_4\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \spi_header[11]_i_3\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \spi_header[11]_i_4\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \spi_header[11]_i_5\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \spi_header[23]_i_17\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \spi_header[23]_i_4\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \spi_header[23]_i_8\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \spi_header[23]_i_9\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \spi_header[8]_i_4\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \spi_header[9]_i_2\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \spi_header[9]_i_4\ : label is "soft_lutpair21";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of spi_header_valid0_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \spi_header_valid0_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \spi_header_valid0_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \spi_header_valid0_carry__2\ : label is 11;
  attribute SOFT_HLUTNM of \streammanager_next_state[0]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \streammanager_next_state[1]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \tx_write_pointer[0]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \tx_write_pointer[10]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \tx_write_pointer[11]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \tx_write_pointer[12]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \tx_write_pointer[13]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \tx_write_pointer[14]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \tx_write_pointer[15]_i_2\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \tx_write_pointer[15]_i_4\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \tx_write_pointer[1]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \tx_write_pointer[2]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \tx_write_pointer[3]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \tx_write_pointer[4]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \tx_write_pointer[5]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \tx_write_pointer[6]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \tx_write_pointer[7]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \tx_write_pointer[8]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \tx_write_pointer[9]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \w5500state_next[2]_i_4\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \w5500state_next[2]_i_6\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \w5500state_next[2]_i_7\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \w5500state_next[3]_i_4\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \w5500state_next[3]_i_5\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \w5500state_next[3]_i_9\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \w5500state_next[4]_i_6\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \w5500state_next[4]_i_8\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \w5500state_next[5]_i_13\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \w5500state_next[5]_i_5\ : label is "soft_lutpair16";
begin
  Q(0) <= \^q\(0);
  \streammanager_state_reg[0]_0\(0) <= \^streammanager_state_reg[0]_0\(0);
\byte_length_buffer[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5504"
    )
        port map (
      I0 => \^streammanager_state_reg[0]_0\(0),
      I1 => \payload_data_has_been_set_reg_rep__0_n_0\,
      I2 => prev_payload_data_has_been_set,
      I3 => spi_header_valid0,
      O => \byte_length_buffer[0]_i_1_n_0\
    );
\byte_length_buffer[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5C55"
    )
        port map (
      I0 => byte_length_buffer_reg(0),
      I1 => payload_byte_length(0),
      I2 => prev_payload_data_has_been_set,
      I3 => payload_data_has_been_set_reg_rep_n_0,
      O => \byte_length_buffer[0]_i_10_n_0\
    );
\byte_length_buffer[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => payload_byte_length(3),
      I1 => \payload_data_has_been_set_reg_rep__0_n_0\,
      I2 => prev_payload_data_has_been_set,
      I3 => byte_length_buffer_reg(3),
      O => \byte_length_buffer[0]_i_3_n_0\
    );
\byte_length_buffer[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => payload_byte_length(2),
      I1 => \payload_data_has_been_set_reg_rep__0_n_0\,
      I2 => prev_payload_data_has_been_set,
      I3 => byte_length_buffer_reg(2),
      O => \byte_length_buffer[0]_i_4_n_0\
    );
\byte_length_buffer[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => payload_byte_length(1),
      I1 => \payload_data_has_been_set_reg_rep__0_n_0\,
      I2 => prev_payload_data_has_been_set,
      I3 => byte_length_buffer_reg(1),
      O => \byte_length_buffer[0]_i_5_n_0\
    );
\byte_length_buffer[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => payload_byte_length(0),
      I1 => \payload_data_has_been_set_reg_rep__0_n_0\,
      I2 => prev_payload_data_has_been_set,
      I3 => byte_length_buffer_reg(0),
      O => \byte_length_buffer[0]_i_6_n_0\
    );
\byte_length_buffer[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5C55"
    )
        port map (
      I0 => byte_length_buffer_reg(3),
      I1 => payload_byte_length(3),
      I2 => prev_payload_data_has_been_set,
      I3 => \payload_data_has_been_set_reg_rep__0_n_0\,
      O => \byte_length_buffer[0]_i_7_n_0\
    );
\byte_length_buffer[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5C55"
    )
        port map (
      I0 => byte_length_buffer_reg(2),
      I1 => payload_byte_length(2),
      I2 => prev_payload_data_has_been_set,
      I3 => \payload_data_has_been_set_reg_rep__0_n_0\,
      O => \byte_length_buffer[0]_i_8_n_0\
    );
\byte_length_buffer[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5C55"
    )
        port map (
      I0 => byte_length_buffer_reg(1),
      I1 => payload_byte_length(1),
      I2 => prev_payload_data_has_been_set,
      I3 => \payload_data_has_been_set_reg_rep__0_n_0\,
      O => \byte_length_buffer[0]_i_9_n_0\
    );
\byte_length_buffer[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => byte_length_buffer_reg(15),
      I1 => prev_payload_data_has_been_set,
      I2 => \payload_data_has_been_set_reg_rep__0_n_0\,
      O => \byte_length_buffer[12]_i_2_n_0\
    );
\byte_length_buffer[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => byte_length_buffer_reg(14),
      I1 => prev_payload_data_has_been_set,
      I2 => \payload_data_has_been_set_reg_rep__0_n_0\,
      O => \byte_length_buffer[12]_i_3_n_0\
    );
\byte_length_buffer[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => byte_length_buffer_reg(13),
      I1 => prev_payload_data_has_been_set,
      I2 => \payload_data_has_been_set_reg_rep__0_n_0\,
      O => \byte_length_buffer[12]_i_4_n_0\
    );
\byte_length_buffer[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => byte_length_buffer_reg(12),
      I1 => prev_payload_data_has_been_set,
      I2 => \payload_data_has_been_set_reg_rep__0_n_0\,
      O => \byte_length_buffer[12]_i_5_n_0\
    );
\byte_length_buffer[12]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => byte_length_buffer_reg(15),
      I1 => prev_payload_data_has_been_set,
      I2 => \payload_data_has_been_set_reg_rep__0_n_0\,
      O => \byte_length_buffer[12]_i_6_n_0\
    );
\byte_length_buffer[12]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => byte_length_buffer_reg(14),
      I1 => prev_payload_data_has_been_set,
      I2 => \payload_data_has_been_set_reg_rep__0_n_0\,
      O => \byte_length_buffer[12]_i_7_n_0\
    );
\byte_length_buffer[12]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => byte_length_buffer_reg(13),
      I1 => prev_payload_data_has_been_set,
      I2 => \payload_data_has_been_set_reg_rep__0_n_0\,
      O => \byte_length_buffer[12]_i_8_n_0\
    );
\byte_length_buffer[12]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => byte_length_buffer_reg(12),
      I1 => prev_payload_data_has_been_set,
      I2 => \payload_data_has_been_set_reg_rep__0_n_0\,
      O => \byte_length_buffer[12]_i_9_n_0\
    );
\byte_length_buffer[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => byte_length_buffer_reg(19),
      I1 => prev_payload_data_has_been_set,
      I2 => \payload_data_has_been_set_reg_rep__0_n_0\,
      O => \byte_length_buffer[16]_i_2_n_0\
    );
\byte_length_buffer[16]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => byte_length_buffer_reg(18),
      I1 => prev_payload_data_has_been_set,
      I2 => \payload_data_has_been_set_reg_rep__0_n_0\,
      O => \byte_length_buffer[16]_i_3_n_0\
    );
\byte_length_buffer[16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => byte_length_buffer_reg(17),
      I1 => prev_payload_data_has_been_set,
      I2 => \payload_data_has_been_set_reg_rep__0_n_0\,
      O => \byte_length_buffer[16]_i_4_n_0\
    );
\byte_length_buffer[16]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => byte_length_buffer_reg(16),
      I1 => prev_payload_data_has_been_set,
      I2 => \payload_data_has_been_set_reg_rep__0_n_0\,
      O => \byte_length_buffer[16]_i_5_n_0\
    );
\byte_length_buffer[16]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => byte_length_buffer_reg(19),
      I1 => prev_payload_data_has_been_set,
      I2 => \payload_data_has_been_set_reg_rep__0_n_0\,
      O => \byte_length_buffer[16]_i_6_n_0\
    );
\byte_length_buffer[16]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => byte_length_buffer_reg(18),
      I1 => prev_payload_data_has_been_set,
      I2 => \payload_data_has_been_set_reg_rep__0_n_0\,
      O => \byte_length_buffer[16]_i_7_n_0\
    );
\byte_length_buffer[16]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => byte_length_buffer_reg(17),
      I1 => prev_payload_data_has_been_set,
      I2 => \payload_data_has_been_set_reg_rep__0_n_0\,
      O => \byte_length_buffer[16]_i_8_n_0\
    );
\byte_length_buffer[16]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => byte_length_buffer_reg(16),
      I1 => prev_payload_data_has_been_set,
      I2 => \payload_data_has_been_set_reg_rep__0_n_0\,
      O => \byte_length_buffer[16]_i_9_n_0\
    );
\byte_length_buffer[20]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => byte_length_buffer_reg(23),
      I1 => prev_payload_data_has_been_set,
      I2 => \payload_data_has_been_set_reg_rep__0_n_0\,
      O => \byte_length_buffer[20]_i_2_n_0\
    );
\byte_length_buffer[20]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => byte_length_buffer_reg(22),
      I1 => prev_payload_data_has_been_set,
      I2 => \payload_data_has_been_set_reg_rep__0_n_0\,
      O => \byte_length_buffer[20]_i_3_n_0\
    );
\byte_length_buffer[20]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => byte_length_buffer_reg(21),
      I1 => prev_payload_data_has_been_set,
      I2 => \payload_data_has_been_set_reg_rep__0_n_0\,
      O => \byte_length_buffer[20]_i_4_n_0\
    );
\byte_length_buffer[20]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => byte_length_buffer_reg(20),
      I1 => prev_payload_data_has_been_set,
      I2 => \payload_data_has_been_set_reg_rep__0_n_0\,
      O => \byte_length_buffer[20]_i_5_n_0\
    );
\byte_length_buffer[20]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => byte_length_buffer_reg(23),
      I1 => prev_payload_data_has_been_set,
      I2 => \payload_data_has_been_set_reg_rep__0_n_0\,
      O => \byte_length_buffer[20]_i_6_n_0\
    );
\byte_length_buffer[20]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => byte_length_buffer_reg(22),
      I1 => prev_payload_data_has_been_set,
      I2 => \payload_data_has_been_set_reg_rep__0_n_0\,
      O => \byte_length_buffer[20]_i_7_n_0\
    );
\byte_length_buffer[20]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => byte_length_buffer_reg(21),
      I1 => prev_payload_data_has_been_set,
      I2 => \payload_data_has_been_set_reg_rep__0_n_0\,
      O => \byte_length_buffer[20]_i_8_n_0\
    );
\byte_length_buffer[20]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => byte_length_buffer_reg(20),
      I1 => prev_payload_data_has_been_set,
      I2 => \payload_data_has_been_set_reg_rep__0_n_0\,
      O => \byte_length_buffer[20]_i_9_n_0\
    );
\byte_length_buffer[24]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => byte_length_buffer_reg(27),
      I1 => prev_payload_data_has_been_set,
      I2 => \payload_data_has_been_set_reg_rep__0_n_0\,
      O => \byte_length_buffer[24]_i_2_n_0\
    );
\byte_length_buffer[24]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => byte_length_buffer_reg(26),
      I1 => prev_payload_data_has_been_set,
      I2 => \payload_data_has_been_set_reg_rep__0_n_0\,
      O => \byte_length_buffer[24]_i_3_n_0\
    );
\byte_length_buffer[24]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => byte_length_buffer_reg(25),
      I1 => prev_payload_data_has_been_set,
      I2 => \payload_data_has_been_set_reg_rep__0_n_0\,
      O => \byte_length_buffer[24]_i_4_n_0\
    );
\byte_length_buffer[24]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => byte_length_buffer_reg(24),
      I1 => prev_payload_data_has_been_set,
      I2 => \payload_data_has_been_set_reg_rep__0_n_0\,
      O => \byte_length_buffer[24]_i_5_n_0\
    );
\byte_length_buffer[24]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => byte_length_buffer_reg(27),
      I1 => prev_payload_data_has_been_set,
      I2 => \payload_data_has_been_set_reg_rep__0_n_0\,
      O => \byte_length_buffer[24]_i_6_n_0\
    );
\byte_length_buffer[24]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => byte_length_buffer_reg(26),
      I1 => prev_payload_data_has_been_set,
      I2 => \payload_data_has_been_set_reg_rep__0_n_0\,
      O => \byte_length_buffer[24]_i_7_n_0\
    );
\byte_length_buffer[24]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => byte_length_buffer_reg(25),
      I1 => prev_payload_data_has_been_set,
      I2 => \payload_data_has_been_set_reg_rep__0_n_0\,
      O => \byte_length_buffer[24]_i_8_n_0\
    );
\byte_length_buffer[24]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => byte_length_buffer_reg(24),
      I1 => prev_payload_data_has_been_set,
      I2 => \payload_data_has_been_set_reg_rep__0_n_0\,
      O => \byte_length_buffer[24]_i_9_n_0\
    );
\byte_length_buffer[28]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => byte_length_buffer_reg(30),
      I1 => prev_payload_data_has_been_set,
      I2 => \payload_data_has_been_set_reg_rep__0_n_0\,
      O => \byte_length_buffer[28]_i_2_n_0\
    );
\byte_length_buffer[28]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => byte_length_buffer_reg(29),
      I1 => prev_payload_data_has_been_set,
      I2 => \payload_data_has_been_set_reg_rep__0_n_0\,
      O => \byte_length_buffer[28]_i_3_n_0\
    );
\byte_length_buffer[28]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => byte_length_buffer_reg(28),
      I1 => prev_payload_data_has_been_set,
      I2 => \payload_data_has_been_set_reg_rep__0_n_0\,
      O => \byte_length_buffer[28]_i_4_n_0\
    );
\byte_length_buffer[28]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => byte_length_buffer_reg(31),
      I1 => prev_payload_data_has_been_set,
      I2 => \payload_data_has_been_set_reg_rep__0_n_0\,
      O => \byte_length_buffer[28]_i_5_n_0\
    );
\byte_length_buffer[28]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => byte_length_buffer_reg(30),
      I1 => prev_payload_data_has_been_set,
      I2 => \payload_data_has_been_set_reg_rep__0_n_0\,
      O => \byte_length_buffer[28]_i_6_n_0\
    );
\byte_length_buffer[28]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => byte_length_buffer_reg(29),
      I1 => prev_payload_data_has_been_set,
      I2 => \payload_data_has_been_set_reg_rep__0_n_0\,
      O => \byte_length_buffer[28]_i_7_n_0\
    );
\byte_length_buffer[28]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => byte_length_buffer_reg(28),
      I1 => prev_payload_data_has_been_set,
      I2 => \payload_data_has_been_set_reg_rep__0_n_0\,
      O => \byte_length_buffer[28]_i_8_n_0\
    );
\byte_length_buffer[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => payload_byte_length(7),
      I1 => \payload_data_has_been_set_reg_rep__0_n_0\,
      I2 => prev_payload_data_has_been_set,
      I3 => byte_length_buffer_reg(7),
      O => \byte_length_buffer[4]_i_2_n_0\
    );
\byte_length_buffer[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => payload_byte_length(6),
      I1 => \payload_data_has_been_set_reg_rep__0_n_0\,
      I2 => prev_payload_data_has_been_set,
      I3 => byte_length_buffer_reg(6),
      O => \byte_length_buffer[4]_i_3_n_0\
    );
\byte_length_buffer[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => payload_byte_length(5),
      I1 => \payload_data_has_been_set_reg_rep__0_n_0\,
      I2 => prev_payload_data_has_been_set,
      I3 => byte_length_buffer_reg(5),
      O => \byte_length_buffer[4]_i_4_n_0\
    );
\byte_length_buffer[4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => payload_byte_length(4),
      I1 => \payload_data_has_been_set_reg_rep__0_n_0\,
      I2 => prev_payload_data_has_been_set,
      I3 => byte_length_buffer_reg(4),
      O => \byte_length_buffer[4]_i_5_n_0\
    );
\byte_length_buffer[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5C55"
    )
        port map (
      I0 => byte_length_buffer_reg(7),
      I1 => payload_byte_length(7),
      I2 => prev_payload_data_has_been_set,
      I3 => \payload_data_has_been_set_reg_rep__0_n_0\,
      O => \byte_length_buffer[4]_i_6_n_0\
    );
\byte_length_buffer[4]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5C55"
    )
        port map (
      I0 => byte_length_buffer_reg(6),
      I1 => payload_byte_length(6),
      I2 => prev_payload_data_has_been_set,
      I3 => \payload_data_has_been_set_reg_rep__0_n_0\,
      O => \byte_length_buffer[4]_i_7_n_0\
    );
\byte_length_buffer[4]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5C55"
    )
        port map (
      I0 => byte_length_buffer_reg(5),
      I1 => payload_byte_length(5),
      I2 => prev_payload_data_has_been_set,
      I3 => \payload_data_has_been_set_reg_rep__0_n_0\,
      O => \byte_length_buffer[4]_i_8_n_0\
    );
\byte_length_buffer[4]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5C55"
    )
        port map (
      I0 => byte_length_buffer_reg(4),
      I1 => payload_byte_length(4),
      I2 => prev_payload_data_has_been_set,
      I3 => \payload_data_has_been_set_reg_rep__0_n_0\,
      O => \byte_length_buffer[4]_i_9_n_0\
    );
\byte_length_buffer[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => byte_length_buffer_reg(11),
      I1 => prev_payload_data_has_been_set,
      I2 => \payload_data_has_been_set_reg_rep__0_n_0\,
      O => \byte_length_buffer[8]_i_2_n_0\
    );
\byte_length_buffer[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => payload_byte_length(10),
      I1 => \payload_data_has_been_set_reg_rep__0_n_0\,
      I2 => prev_payload_data_has_been_set,
      I3 => byte_length_buffer_reg(10),
      O => \byte_length_buffer[8]_i_3_n_0\
    );
\byte_length_buffer[8]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => payload_byte_length(9),
      I1 => \payload_data_has_been_set_reg_rep__0_n_0\,
      I2 => prev_payload_data_has_been_set,
      I3 => byte_length_buffer_reg(9),
      O => \byte_length_buffer[8]_i_4_n_0\
    );
\byte_length_buffer[8]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => payload_byte_length(8),
      I1 => \payload_data_has_been_set_reg_rep__0_n_0\,
      I2 => prev_payload_data_has_been_set,
      I3 => byte_length_buffer_reg(8),
      O => \byte_length_buffer[8]_i_5_n_0\
    );
\byte_length_buffer[8]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => byte_length_buffer_reg(11),
      I1 => prev_payload_data_has_been_set,
      I2 => \payload_data_has_been_set_reg_rep__0_n_0\,
      O => \byte_length_buffer[8]_i_6_n_0\
    );
\byte_length_buffer[8]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5C55"
    )
        port map (
      I0 => byte_length_buffer_reg(10),
      I1 => payload_byte_length(10),
      I2 => prev_payload_data_has_been_set,
      I3 => \payload_data_has_been_set_reg_rep__0_n_0\,
      O => \byte_length_buffer[8]_i_7_n_0\
    );
\byte_length_buffer[8]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5C55"
    )
        port map (
      I0 => byte_length_buffer_reg(9),
      I1 => payload_byte_length(9),
      I2 => prev_payload_data_has_been_set,
      I3 => \payload_data_has_been_set_reg_rep__0_n_0\,
      O => \byte_length_buffer[8]_i_8_n_0\
    );
\byte_length_buffer[8]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5C55"
    )
        port map (
      I0 => byte_length_buffer_reg(8),
      I1 => payload_byte_length(8),
      I2 => prev_payload_data_has_been_set,
      I3 => \payload_data_has_been_set_reg_rep__0_n_0\,
      O => \byte_length_buffer[8]_i_9_n_0\
    );
\byte_length_buffer_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \byte_length_buffer[0]_i_1_n_0\,
      CLR => reset_IBUF,
      D => \byte_length_buffer_reg[0]_i_2_n_7\,
      Q => byte_length_buffer_reg(0)
    );
\byte_length_buffer_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \byte_length_buffer_reg[0]_i_2_n_0\,
      CO(2) => \byte_length_buffer_reg[0]_i_2_n_1\,
      CO(1) => \byte_length_buffer_reg[0]_i_2_n_2\,
      CO(0) => \byte_length_buffer_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \byte_length_buffer[0]_i_3_n_0\,
      DI(2) => \byte_length_buffer[0]_i_4_n_0\,
      DI(1) => \byte_length_buffer[0]_i_5_n_0\,
      DI(0) => \byte_length_buffer[0]_i_6_n_0\,
      O(3) => \byte_length_buffer_reg[0]_i_2_n_4\,
      O(2) => \byte_length_buffer_reg[0]_i_2_n_5\,
      O(1) => \byte_length_buffer_reg[0]_i_2_n_6\,
      O(0) => \byte_length_buffer_reg[0]_i_2_n_7\,
      S(3) => \byte_length_buffer[0]_i_7_n_0\,
      S(2) => \byte_length_buffer[0]_i_8_n_0\,
      S(1) => \byte_length_buffer[0]_i_9_n_0\,
      S(0) => \byte_length_buffer[0]_i_10_n_0\
    );
\byte_length_buffer_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \byte_length_buffer[0]_i_1_n_0\,
      CLR => reset_IBUF,
      D => \byte_length_buffer_reg[8]_i_1_n_5\,
      Q => byte_length_buffer_reg(10)
    );
\byte_length_buffer_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \byte_length_buffer[0]_i_1_n_0\,
      CLR => reset_IBUF,
      D => \byte_length_buffer_reg[8]_i_1_n_4\,
      Q => byte_length_buffer_reg(11)
    );
\byte_length_buffer_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \byte_length_buffer[0]_i_1_n_0\,
      CLR => reset_IBUF,
      D => \byte_length_buffer_reg[12]_i_1_n_7\,
      Q => byte_length_buffer_reg(12)
    );
\byte_length_buffer_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \byte_length_buffer_reg[8]_i_1_n_0\,
      CO(3) => \byte_length_buffer_reg[12]_i_1_n_0\,
      CO(2) => \byte_length_buffer_reg[12]_i_1_n_1\,
      CO(1) => \byte_length_buffer_reg[12]_i_1_n_2\,
      CO(0) => \byte_length_buffer_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \byte_length_buffer[12]_i_2_n_0\,
      DI(2) => \byte_length_buffer[12]_i_3_n_0\,
      DI(1) => \byte_length_buffer[12]_i_4_n_0\,
      DI(0) => \byte_length_buffer[12]_i_5_n_0\,
      O(3) => \byte_length_buffer_reg[12]_i_1_n_4\,
      O(2) => \byte_length_buffer_reg[12]_i_1_n_5\,
      O(1) => \byte_length_buffer_reg[12]_i_1_n_6\,
      O(0) => \byte_length_buffer_reg[12]_i_1_n_7\,
      S(3) => \byte_length_buffer[12]_i_6_n_0\,
      S(2) => \byte_length_buffer[12]_i_7_n_0\,
      S(1) => \byte_length_buffer[12]_i_8_n_0\,
      S(0) => \byte_length_buffer[12]_i_9_n_0\
    );
\byte_length_buffer_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \byte_length_buffer[0]_i_1_n_0\,
      CLR => reset_IBUF,
      D => \byte_length_buffer_reg[12]_i_1_n_6\,
      Q => byte_length_buffer_reg(13)
    );
\byte_length_buffer_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \byte_length_buffer[0]_i_1_n_0\,
      CLR => reset_IBUF,
      D => \byte_length_buffer_reg[12]_i_1_n_5\,
      Q => byte_length_buffer_reg(14)
    );
\byte_length_buffer_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \byte_length_buffer[0]_i_1_n_0\,
      CLR => reset_IBUF,
      D => \byte_length_buffer_reg[12]_i_1_n_4\,
      Q => byte_length_buffer_reg(15)
    );
\byte_length_buffer_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \byte_length_buffer[0]_i_1_n_0\,
      CLR => reset_IBUF,
      D => \byte_length_buffer_reg[16]_i_1_n_7\,
      Q => byte_length_buffer_reg(16)
    );
\byte_length_buffer_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \byte_length_buffer_reg[12]_i_1_n_0\,
      CO(3) => \byte_length_buffer_reg[16]_i_1_n_0\,
      CO(2) => \byte_length_buffer_reg[16]_i_1_n_1\,
      CO(1) => \byte_length_buffer_reg[16]_i_1_n_2\,
      CO(0) => \byte_length_buffer_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \byte_length_buffer[16]_i_2_n_0\,
      DI(2) => \byte_length_buffer[16]_i_3_n_0\,
      DI(1) => \byte_length_buffer[16]_i_4_n_0\,
      DI(0) => \byte_length_buffer[16]_i_5_n_0\,
      O(3) => \byte_length_buffer_reg[16]_i_1_n_4\,
      O(2) => \byte_length_buffer_reg[16]_i_1_n_5\,
      O(1) => \byte_length_buffer_reg[16]_i_1_n_6\,
      O(0) => \byte_length_buffer_reg[16]_i_1_n_7\,
      S(3) => \byte_length_buffer[16]_i_6_n_0\,
      S(2) => \byte_length_buffer[16]_i_7_n_0\,
      S(1) => \byte_length_buffer[16]_i_8_n_0\,
      S(0) => \byte_length_buffer[16]_i_9_n_0\
    );
\byte_length_buffer_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \byte_length_buffer[0]_i_1_n_0\,
      CLR => reset_IBUF,
      D => \byte_length_buffer_reg[16]_i_1_n_6\,
      Q => byte_length_buffer_reg(17)
    );
\byte_length_buffer_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \byte_length_buffer[0]_i_1_n_0\,
      CLR => reset_IBUF,
      D => \byte_length_buffer_reg[16]_i_1_n_5\,
      Q => byte_length_buffer_reg(18)
    );
\byte_length_buffer_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \byte_length_buffer[0]_i_1_n_0\,
      CLR => reset_IBUF,
      D => \byte_length_buffer_reg[16]_i_1_n_4\,
      Q => byte_length_buffer_reg(19)
    );
\byte_length_buffer_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \byte_length_buffer[0]_i_1_n_0\,
      CLR => reset_IBUF,
      D => \byte_length_buffer_reg[0]_i_2_n_6\,
      Q => byte_length_buffer_reg(1)
    );
\byte_length_buffer_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \byte_length_buffer[0]_i_1_n_0\,
      CLR => reset_IBUF,
      D => \byte_length_buffer_reg[20]_i_1_n_7\,
      Q => byte_length_buffer_reg(20)
    );
\byte_length_buffer_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \byte_length_buffer_reg[16]_i_1_n_0\,
      CO(3) => \byte_length_buffer_reg[20]_i_1_n_0\,
      CO(2) => \byte_length_buffer_reg[20]_i_1_n_1\,
      CO(1) => \byte_length_buffer_reg[20]_i_1_n_2\,
      CO(0) => \byte_length_buffer_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \byte_length_buffer[20]_i_2_n_0\,
      DI(2) => \byte_length_buffer[20]_i_3_n_0\,
      DI(1) => \byte_length_buffer[20]_i_4_n_0\,
      DI(0) => \byte_length_buffer[20]_i_5_n_0\,
      O(3) => \byte_length_buffer_reg[20]_i_1_n_4\,
      O(2) => \byte_length_buffer_reg[20]_i_1_n_5\,
      O(1) => \byte_length_buffer_reg[20]_i_1_n_6\,
      O(0) => \byte_length_buffer_reg[20]_i_1_n_7\,
      S(3) => \byte_length_buffer[20]_i_6_n_0\,
      S(2) => \byte_length_buffer[20]_i_7_n_0\,
      S(1) => \byte_length_buffer[20]_i_8_n_0\,
      S(0) => \byte_length_buffer[20]_i_9_n_0\
    );
\byte_length_buffer_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \byte_length_buffer[0]_i_1_n_0\,
      CLR => reset_IBUF,
      D => \byte_length_buffer_reg[20]_i_1_n_6\,
      Q => byte_length_buffer_reg(21)
    );
\byte_length_buffer_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \byte_length_buffer[0]_i_1_n_0\,
      CLR => reset_IBUF,
      D => \byte_length_buffer_reg[20]_i_1_n_5\,
      Q => byte_length_buffer_reg(22)
    );
\byte_length_buffer_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \byte_length_buffer[0]_i_1_n_0\,
      CLR => reset_IBUF,
      D => \byte_length_buffer_reg[20]_i_1_n_4\,
      Q => byte_length_buffer_reg(23)
    );
\byte_length_buffer_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \byte_length_buffer[0]_i_1_n_0\,
      CLR => reset_IBUF,
      D => \byte_length_buffer_reg[24]_i_1_n_7\,
      Q => byte_length_buffer_reg(24)
    );
\byte_length_buffer_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \byte_length_buffer_reg[20]_i_1_n_0\,
      CO(3) => \byte_length_buffer_reg[24]_i_1_n_0\,
      CO(2) => \byte_length_buffer_reg[24]_i_1_n_1\,
      CO(1) => \byte_length_buffer_reg[24]_i_1_n_2\,
      CO(0) => \byte_length_buffer_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \byte_length_buffer[24]_i_2_n_0\,
      DI(2) => \byte_length_buffer[24]_i_3_n_0\,
      DI(1) => \byte_length_buffer[24]_i_4_n_0\,
      DI(0) => \byte_length_buffer[24]_i_5_n_0\,
      O(3) => \byte_length_buffer_reg[24]_i_1_n_4\,
      O(2) => \byte_length_buffer_reg[24]_i_1_n_5\,
      O(1) => \byte_length_buffer_reg[24]_i_1_n_6\,
      O(0) => \byte_length_buffer_reg[24]_i_1_n_7\,
      S(3) => \byte_length_buffer[24]_i_6_n_0\,
      S(2) => \byte_length_buffer[24]_i_7_n_0\,
      S(1) => \byte_length_buffer[24]_i_8_n_0\,
      S(0) => \byte_length_buffer[24]_i_9_n_0\
    );
\byte_length_buffer_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \byte_length_buffer[0]_i_1_n_0\,
      CLR => reset_IBUF,
      D => \byte_length_buffer_reg[24]_i_1_n_6\,
      Q => byte_length_buffer_reg(25)
    );
\byte_length_buffer_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \byte_length_buffer[0]_i_1_n_0\,
      CLR => reset_IBUF,
      D => \byte_length_buffer_reg[24]_i_1_n_5\,
      Q => byte_length_buffer_reg(26)
    );
\byte_length_buffer_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \byte_length_buffer[0]_i_1_n_0\,
      CLR => reset_IBUF,
      D => \byte_length_buffer_reg[24]_i_1_n_4\,
      Q => byte_length_buffer_reg(27)
    );
\byte_length_buffer_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \byte_length_buffer[0]_i_1_n_0\,
      CLR => reset_IBUF,
      D => \byte_length_buffer_reg[28]_i_1_n_7\,
      Q => byte_length_buffer_reg(28)
    );
\byte_length_buffer_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \byte_length_buffer_reg[24]_i_1_n_0\,
      CO(3) => \NLW_byte_length_buffer_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \byte_length_buffer_reg[28]_i_1_n_1\,
      CO(1) => \byte_length_buffer_reg[28]_i_1_n_2\,
      CO(0) => \byte_length_buffer_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \byte_length_buffer[28]_i_2_n_0\,
      DI(1) => \byte_length_buffer[28]_i_3_n_0\,
      DI(0) => \byte_length_buffer[28]_i_4_n_0\,
      O(3) => \byte_length_buffer_reg[28]_i_1_n_4\,
      O(2) => \byte_length_buffer_reg[28]_i_1_n_5\,
      O(1) => \byte_length_buffer_reg[28]_i_1_n_6\,
      O(0) => \byte_length_buffer_reg[28]_i_1_n_7\,
      S(3) => \byte_length_buffer[28]_i_5_n_0\,
      S(2) => \byte_length_buffer[28]_i_6_n_0\,
      S(1) => \byte_length_buffer[28]_i_7_n_0\,
      S(0) => \byte_length_buffer[28]_i_8_n_0\
    );
\byte_length_buffer_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \byte_length_buffer[0]_i_1_n_0\,
      CLR => reset_IBUF,
      D => \byte_length_buffer_reg[28]_i_1_n_6\,
      Q => byte_length_buffer_reg(29)
    );
\byte_length_buffer_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \byte_length_buffer[0]_i_1_n_0\,
      CLR => reset_IBUF,
      D => \byte_length_buffer_reg[0]_i_2_n_5\,
      Q => byte_length_buffer_reg(2)
    );
\byte_length_buffer_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \byte_length_buffer[0]_i_1_n_0\,
      CLR => reset_IBUF,
      D => \byte_length_buffer_reg[28]_i_1_n_5\,
      Q => byte_length_buffer_reg(30)
    );
\byte_length_buffer_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \byte_length_buffer[0]_i_1_n_0\,
      CLR => reset_IBUF,
      D => \byte_length_buffer_reg[28]_i_1_n_4\,
      Q => byte_length_buffer_reg(31)
    );
\byte_length_buffer_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \byte_length_buffer[0]_i_1_n_0\,
      CLR => reset_IBUF,
      D => \byte_length_buffer_reg[0]_i_2_n_4\,
      Q => byte_length_buffer_reg(3)
    );
\byte_length_buffer_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \byte_length_buffer[0]_i_1_n_0\,
      CLR => reset_IBUF,
      D => \byte_length_buffer_reg[4]_i_1_n_7\,
      Q => byte_length_buffer_reg(4)
    );
\byte_length_buffer_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \byte_length_buffer_reg[0]_i_2_n_0\,
      CO(3) => \byte_length_buffer_reg[4]_i_1_n_0\,
      CO(2) => \byte_length_buffer_reg[4]_i_1_n_1\,
      CO(1) => \byte_length_buffer_reg[4]_i_1_n_2\,
      CO(0) => \byte_length_buffer_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \byte_length_buffer[4]_i_2_n_0\,
      DI(2) => \byte_length_buffer[4]_i_3_n_0\,
      DI(1) => \byte_length_buffer[4]_i_4_n_0\,
      DI(0) => \byte_length_buffer[4]_i_5_n_0\,
      O(3) => \byte_length_buffer_reg[4]_i_1_n_4\,
      O(2) => \byte_length_buffer_reg[4]_i_1_n_5\,
      O(1) => \byte_length_buffer_reg[4]_i_1_n_6\,
      O(0) => \byte_length_buffer_reg[4]_i_1_n_7\,
      S(3) => \byte_length_buffer[4]_i_6_n_0\,
      S(2) => \byte_length_buffer[4]_i_7_n_0\,
      S(1) => \byte_length_buffer[4]_i_8_n_0\,
      S(0) => \byte_length_buffer[4]_i_9_n_0\
    );
\byte_length_buffer_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \byte_length_buffer[0]_i_1_n_0\,
      CLR => reset_IBUF,
      D => \byte_length_buffer_reg[4]_i_1_n_6\,
      Q => byte_length_buffer_reg(5)
    );
\byte_length_buffer_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \byte_length_buffer[0]_i_1_n_0\,
      CLR => reset_IBUF,
      D => \byte_length_buffer_reg[4]_i_1_n_5\,
      Q => byte_length_buffer_reg(6)
    );
\byte_length_buffer_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \byte_length_buffer[0]_i_1_n_0\,
      CLR => reset_IBUF,
      D => \byte_length_buffer_reg[4]_i_1_n_4\,
      Q => byte_length_buffer_reg(7)
    );
\byte_length_buffer_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \byte_length_buffer[0]_i_1_n_0\,
      CLR => reset_IBUF,
      D => \byte_length_buffer_reg[8]_i_1_n_7\,
      Q => byte_length_buffer_reg(8)
    );
\byte_length_buffer_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \byte_length_buffer_reg[4]_i_1_n_0\,
      CO(3) => \byte_length_buffer_reg[8]_i_1_n_0\,
      CO(2) => \byte_length_buffer_reg[8]_i_1_n_1\,
      CO(1) => \byte_length_buffer_reg[8]_i_1_n_2\,
      CO(0) => \byte_length_buffer_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \byte_length_buffer[8]_i_2_n_0\,
      DI(2) => \byte_length_buffer[8]_i_3_n_0\,
      DI(1) => \byte_length_buffer[8]_i_4_n_0\,
      DI(0) => \byte_length_buffer[8]_i_5_n_0\,
      O(3) => \byte_length_buffer_reg[8]_i_1_n_4\,
      O(2) => \byte_length_buffer_reg[8]_i_1_n_5\,
      O(1) => \byte_length_buffer_reg[8]_i_1_n_6\,
      O(0) => \byte_length_buffer_reg[8]_i_1_n_7\,
      S(3) => \byte_length_buffer[8]_i_6_n_0\,
      S(2) => \byte_length_buffer[8]_i_7_n_0\,
      S(1) => \byte_length_buffer[8]_i_8_n_0\,
      S(0) => \byte_length_buffer[8]_i_9_n_0\
    );
\byte_length_buffer_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \byte_length_buffer[0]_i_1_n_0\,
      CLR => reset_IBUF,
      D => \byte_length_buffer_reg[8]_i_1_n_6\,
      Q => byte_length_buffer_reg(9)
    );
ext_pl_tlast_was_received_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABA1000"
    )
        port map (
      I0 => reset_IBUF,
      I1 => streammanager_state(1),
      I2 => \^streammanager_state_reg[0]_0\(0),
      I3 => ext_pl_tlast,
      I4 => ext_pl_tlast_was_received_reg_n_0,
      O => ext_pl_tlast_was_received_i_1_n_0
    );
ext_pl_tlast_was_received_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => '1',
      D => ext_pl_tlast_was_received_i_1_n_0,
      Q => ext_pl_tlast_was_received_reg_n_0,
      R => '0'
    );
\payload_byte_length[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAEFFFFFFAE0000"
    )
        port map (
      I0 => \payload_byte_length[0]_i_2_n_0\,
      I1 => \payload_byte_length[0]_i_3_n_0\,
      I2 => w5500state(4),
      I3 => \payload_byte_length[0]_i_4_n_0\,
      I4 => payload_byte_length_2,
      I5 => payload_byte_length(0),
      O => \payload_byte_length[0]_i_1_n_0\
    );
\payload_byte_length[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F888F8F8"
    )
        port map (
      I0 => w5500state(3),
      I1 => w5500state(4),
      I2 => w5500state(5),
      I3 => rx_received_size_reg(0),
      I4 => w5500state(1),
      O => \payload_byte_length[0]_i_2_n_0\
    );
\payload_byte_length[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => w5500state(2),
      I1 => w5500state(1),
      O => \payload_byte_length[0]_i_3_n_0\
    );
\payload_byte_length[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => w5500state(3),
      I1 => w5500state(4),
      I2 => w5500state(0),
      I3 => w5500state(2),
      O => \payload_byte_length[0]_i_4_n_0\
    );
\payload_byte_length[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => payload_byte_length_2,
      I1 => w5500state(5),
      I2 => w5500state(1),
      O => \payload_byte_length[10]_i_1_n_0\
    );
\payload_byte_length[10]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => w5500state(1),
      I1 => w5500state(3),
      O => \payload_byte_length[10]_i_10_n_0\
    );
\payload_byte_length[10]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \w5500state_next_reg_n_0_[3]\,
      I1 => \w5500state_next_reg_n_0_[4]\,
      I2 => \w5500state_next_reg_n_0_[0]\,
      I3 => \w5500state_next_reg_n_0_[2]\,
      I4 => \w5500state_next_reg_n_0_[5]\,
      I5 => \w5500state_next_reg_n_0_[1]\,
      O => \payload_byte_length[10]_i_11_n_0\
    );
\payload_byte_length[10]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => \payload_byte_length[10]_i_24_n_0\,
      I1 => \spi_header[9]_i_2_n_0\,
      I2 => payload_data_has_been_set_reg_rep_n_0,
      I3 => w5500state(2),
      I4 => \w5500state_next[5]_i_5_n_0\,
      I5 => w5500state(3),
      O => \payload_byte_length[10]_i_12_n_0\
    );
\payload_byte_length[10]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFEFFFE"
    )
        port map (
      I0 => w5500state(3),
      I1 => w5500state(2),
      I2 => payload_data_has_been_set_reg_rep_n_0,
      I3 => prev_spi_busy,
      I4 => spi_busy,
      O => \payload_byte_length[10]_i_13_n_0\
    );
\payload_byte_length[10]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3E3E2F2F3F3F3F33"
    )
        port map (
      I0 => \payload_byte_length[10]_i_25_n_0\,
      I1 => w5500state(0),
      I2 => w5500state(1),
      I3 => \payload_byte_length[10]_i_26_n_0\,
      I4 => \w5500state_next_reg_n_0_[2]\,
      I5 => \w5500state_next_reg_n_0_[0]\,
      O => \payload_byte_length[10]_i_14_n_0\
    );
\payload_byte_length[10]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF1DFFFFFFFFFFFF"
    )
        port map (
      I0 => \payload_byte_length[10]_i_27_n_0\,
      I1 => w5500state(3),
      I2 => \rx_received_size_reg[15]_i_8_n_0\,
      I3 => \raw_payload_buffer[31]_i_14_n_0\,
      I4 => w5500state(1),
      I5 => w5500state(0),
      O => \payload_byte_length[10]_i_15_n_0\
    );
\payload_byte_length[10]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \payload_byte_length[10]_i_28_n_0\,
      I1 => w5500state(3),
      I2 => \rx_received_size_reg[15]_i_3_n_0\,
      I3 => \w5500state_next[5]_i_5_n_0\,
      I4 => w5500state(2),
      I5 => payload_data_has_been_set_reg_rep_n_0,
      O => \payload_byte_length[10]_i_16_n_0\
    );
\payload_byte_length[10]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \w5500state_next_reg_n_0_[3]\,
      I1 => \w5500state_next_reg_n_0_[4]\,
      I2 => \w5500state_next_reg_n_0_[0]\,
      I3 => \w5500state_next_reg_n_0_[2]\,
      I4 => \w5500state_next_reg_n_0_[5]\,
      I5 => \w5500state_next_reg_n_0_[1]\,
      O => \payload_byte_length[10]_i_17_n_0\
    );
\payload_byte_length[10]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => \w5500state_next_reg_n_0_[2]\,
      I1 => \w5500state_next_reg_n_0_[0]\,
      I2 => \w5500state_next_reg_n_0_[4]\,
      I3 => \w5500state_next_reg_n_0_[3]\,
      I4 => \w5500state_next_reg_n_0_[5]\,
      I5 => \w5500state_next_reg_n_0_[1]\,
      O => \payload_byte_length[10]_i_18_n_0\
    );
\payload_byte_length[10]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \w5500state_next_reg_n_0_[3]\,
      I1 => \w5500state_next_reg_n_0_[4]\,
      I2 => \w5500state_next_reg_n_0_[2]\,
      I3 => \w5500state_next_reg_n_0_[0]\,
      I4 => \w5500state_next_reg_n_0_[5]\,
      I5 => \w5500state_next_reg_n_0_[1]\,
      O => \payload_byte_length[10]_i_19_n_0\
    );
\payload_byte_length[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF00F2"
    )
        port map (
      I0 => \spi_header[10]_i_4_n_0\,
      I1 => \payload_byte_length[10]_i_3_n_0\,
      I2 => \payload_byte_length[10]_i_4_n_0\,
      I3 => w5500state(5),
      I4 => \payload_byte_length[10]_i_5_n_0\,
      I5 => \payload_byte_length[10]_i_6_n_0\,
      O => payload_byte_length_2
    );
\payload_byte_length[10]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \w5500state_next_reg_n_0_[2]\,
      I1 => \w5500state_next_reg_n_0_[0]\,
      I2 => \w5500state_next_reg_n_0_[4]\,
      I3 => \w5500state_next_reg_n_0_[3]\,
      I4 => \w5500state_next_reg_n_0_[5]\,
      I5 => \w5500state_next_reg_n_0_[1]\,
      O => \payload_byte_length[10]_i_20_n_0\
    );
\payload_byte_length[10]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \w5500state_next_reg_n_0_[3]\,
      I1 => \w5500state_next_reg_n_0_[4]\,
      I2 => \w5500state_next_reg_n_0_[0]\,
      I3 => \w5500state_next_reg_n_0_[2]\,
      I4 => \w5500state_next_reg_n_0_[5]\,
      I5 => \w5500state_next_reg_n_0_[1]\,
      O => \payload_byte_length[10]_i_21_n_0\
    );
\payload_byte_length[10]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => \w5500state_next_reg_n_0_[0]\,
      I1 => \w5500state_next_reg_n_0_[2]\,
      I2 => \w5500state_next_reg_n_0_[4]\,
      I3 => \w5500state_next_reg_n_0_[3]\,
      I4 => \w5500state_next_reg_n_0_[5]\,
      I5 => \w5500state_next_reg_n_0_[1]\,
      O => \payload_byte_length[10]_i_22_n_0\
    );
\payload_byte_length[10]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => \w5500state_next_reg_n_0_[3]\,
      I1 => \w5500state_next_reg_n_0_[4]\,
      I2 => \w5500state_next_reg_n_0_[0]\,
      I3 => \w5500state_next_reg_n_0_[2]\,
      I4 => \w5500state_next_reg_n_0_[5]\,
      I5 => \w5500state_next_reg_n_0_[1]\,
      O => \payload_byte_length[10]_i_23_n_0\
    );
\payload_byte_length[10]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF7FFFFFFFF"
    )
        port map (
      I0 => \w5500state_next_reg_n_0_[1]\,
      I1 => \w5500state_next_reg_n_0_[5]\,
      I2 => \w5500state_next_reg_n_0_[3]\,
      I3 => \w5500state_next_reg_n_0_[4]\,
      I4 => \w5500state_next_reg_n_0_[2]\,
      I5 => \w5500state_next_reg_n_0_[0]\,
      O => \payload_byte_length[10]_i_24_n_0\
    );
\payload_byte_length[10]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => \w5500state_next_reg_n_0_[1]\,
      I1 => \w5500state_next_reg_n_0_[5]\,
      I2 => \w5500state_next_reg_n_0_[3]\,
      I3 => \w5500state_next_reg_n_0_[4]\,
      O => \payload_byte_length[10]_i_25_n_0\
    );
\payload_byte_length[10]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \w5500state_next_reg_n_0_[1]\,
      I1 => \w5500state_next_reg_n_0_[4]\,
      I2 => \w5500state_next_reg_n_0_[3]\,
      I3 => \w5500state_next_reg_n_0_[5]\,
      O => \payload_byte_length[10]_i_26_n_0\
    );
\payload_byte_length[10]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF7FFFF"
    )
        port map (
      I0 => \w5500state_next_reg_n_0_[0]\,
      I1 => \w5500state_next_reg_n_0_[2]\,
      I2 => \w5500state_next_reg_n_0_[5]\,
      I3 => \w5500state_next_reg_n_0_[1]\,
      I4 => \w5500state_next_reg_n_0_[4]\,
      I5 => \w5500state_next_reg_n_0_[3]\,
      O => \payload_byte_length[10]_i_27_n_0\
    );
\payload_byte_length[10]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7FFF"
    )
        port map (
      I0 => \w5500state_next_reg_n_0_[2]\,
      I1 => \w5500state_next_reg_n_0_[0]\,
      I2 => \w5500state_next_reg_n_0_[1]\,
      I3 => \w5500state_next_reg_n_0_[5]\,
      I4 => \w5500state_next_reg_n_0_[3]\,
      I5 => \w5500state_next_reg_n_0_[4]\,
      O => \payload_byte_length[10]_i_28_n_0\
    );
\payload_byte_length[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF30BAFFFFFFBA"
    )
        port map (
      I0 => \payload_byte_length[10]_i_7_n_0\,
      I1 => spi_busy,
      I2 => prev_spi_busy,
      I3 => w5500state(2),
      I4 => payload_data_has_been_set_reg_rep_n_0,
      I5 => \payload_byte_length[10]_i_8_n_0\,
      O => \payload_byte_length[10]_i_3_n_0\
    );
\payload_byte_length[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAAAFFAAEAAAEA"
    )
        port map (
      I0 => \payload_byte_length[10]_i_9_n_0\,
      I1 => \spi_header[23]_i_5_n_0\,
      I2 => \rx_received_size_reg[15]_i_3_n_0\,
      I3 => w5500state(4),
      I4 => \payload_byte_length[10]_i_10_n_0\,
      I5 => \spi_header[23]_i_15_n_0\,
      O => \payload_byte_length[10]_i_4_n_0\
    );
\payload_byte_length[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F1F0010"
    )
        port map (
      I0 => \payload_byte_length[10]_i_11_n_0\,
      I1 => payload_data_has_been_set_reg_rep_n_0,
      I2 => \spi_header[9]_i_2_n_0\,
      I3 => \w5500state_next[5]_i_5_n_0\,
      I4 => \raw_payload_buffer[31]_i_4_n_0\,
      I5 => \spi_header[23]_i_10_n_0\,
      O => \payload_byte_length[10]_i_5_n_0\
    );
\payload_byte_length[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555545445555"
    )
        port map (
      I0 => \rx_received_size_reg[15]_i_5_n_0\,
      I1 => \payload_byte_length[10]_i_12_n_0\,
      I2 => \payload_byte_length[10]_i_13_n_0\,
      I3 => \payload_byte_length[10]_i_14_n_0\,
      I4 => \payload_byte_length[10]_i_15_n_0\,
      I5 => \payload_byte_length[10]_i_16_n_0\,
      O => \payload_byte_length[10]_i_6_n_0\
    );
\payload_byte_length[10]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBCB3B0B"
    )
        port map (
      I0 => \payload_byte_length[10]_i_17_n_0\,
      I1 => w5500state(0),
      I2 => w5500state(1),
      I3 => \payload_byte_length[10]_i_18_n_0\,
      I4 => \payload_byte_length[10]_i_19_n_0\,
      O => \payload_byte_length[10]_i_7_n_0\
    );
\payload_byte_length[10]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30503F50305F3F5F"
    )
        port map (
      I0 => \payload_byte_length[10]_i_20_n_0\,
      I1 => \payload_byte_length[10]_i_21_n_0\,
      I2 => w5500state(1),
      I3 => w5500state(0),
      I4 => \payload_byte_length[10]_i_22_n_0\,
      I5 => \payload_byte_length[10]_i_23_n_0\,
      O => \payload_byte_length[10]_i_8_n_0\
    );
\payload_byte_length[10]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => w5500state(4),
      I1 => w5500state(0),
      I2 => w5500state(3),
      I3 => w5500state(1),
      I4 => \spi_header[23]_i_18_n_0\,
      I5 => \raw_payload_buffer[31]_i_14_n_0\,
      O => \payload_byte_length[10]_i_9_n_0\
    );
\payload_byte_length[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD0FFFFFFD00000"
    )
        port map (
      I0 => w5500state(5),
      I1 => rx_received_size_reg(1),
      I2 => \payload_byte_length[1]_i_2_n_0\,
      I3 => \payload_byte_length[1]_i_3_n_0\,
      I4 => payload_byte_length_2,
      I5 => payload_byte_length(1),
      O => \payload_byte_length[1]_i_1_n_0\
    );
\payload_byte_length[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => w5500state(0),
      I1 => w5500state(1),
      I2 => w5500state(2),
      I3 => w5500state(3),
      O => \payload_byte_length[1]_i_2_n_0\
    );
\payload_byte_length[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FF022F0"
    )
        port map (
      I0 => w5500state(1),
      I1 => w5500state(0),
      I2 => w5500state(4),
      I3 => w5500state(3),
      I4 => w5500state(2),
      O => \payload_byte_length[1]_i_3_n_0\
    );
\payload_byte_length[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF08FFFFFF080000"
    )
        port map (
      I0 => \payload_byte_length[2]_i_2_n_0\,
      I1 => \spi_header[10]_i_4_n_0\,
      I2 => w5500state(5),
      I3 => \payload_byte_length[2]_i_3_n_0\,
      I4 => payload_byte_length_2,
      I5 => payload_byte_length(2),
      O => \payload_byte_length[2]_i_1_n_0\
    );
\payload_byte_length[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => w5500state(1),
      I1 => w5500state(0),
      O => \payload_byte_length[2]_i_2_n_0\
    );
\payload_byte_length[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCFECCEECC"
    )
        port map (
      I0 => \payload_byte_length[2]_i_4_n_0\,
      I1 => \payload_byte_length[2]_i_5_n_0\,
      I2 => w5500state(5),
      I3 => w5500state(1),
      I4 => rx_received_size_reg(2),
      I5 => w5500state(4),
      O => \payload_byte_length[2]_i_3_n_0\
    );
\payload_byte_length[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => w5500state(0),
      I1 => w5500state(2),
      O => \payload_byte_length[2]_i_4_n_0\
    );
\payload_byte_length[2]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => w5500state(3),
      I1 => w5500state(4),
      I2 => w5500state(0),
      I3 => w5500state(2),
      O => \payload_byte_length[2]_i_5_n_0\
    );
\payload_byte_length_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => '1',
      D => \payload_byte_length[0]_i_1_n_0\,
      Q => payload_byte_length(0),
      R => '0'
    );
\payload_byte_length_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => payload_byte_length_2,
      D => rx_received_size_reg(10),
      Q => payload_byte_length(10),
      R => \payload_byte_length[10]_i_1_n_0\
    );
\payload_byte_length_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => '1',
      D => \payload_byte_length[1]_i_1_n_0\,
      Q => payload_byte_length(1),
      R => '0'
    );
\payload_byte_length_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => '1',
      D => \payload_byte_length[2]_i_1_n_0\,
      Q => payload_byte_length(2),
      R => '0'
    );
\payload_byte_length_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => payload_byte_length_2,
      D => rx_received_size_reg(3),
      Q => payload_byte_length(3),
      R => \payload_byte_length[10]_i_1_n_0\
    );
\payload_byte_length_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => payload_byte_length_2,
      D => rx_received_size_reg(4),
      Q => payload_byte_length(4),
      R => \payload_byte_length[10]_i_1_n_0\
    );
\payload_byte_length_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => payload_byte_length_2,
      D => rx_received_size_reg(5),
      Q => payload_byte_length(5),
      R => \payload_byte_length[10]_i_1_n_0\
    );
\payload_byte_length_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => payload_byte_length_2,
      D => rx_received_size_reg(6),
      Q => payload_byte_length(6),
      R => \payload_byte_length[10]_i_1_n_0\
    );
\payload_byte_length_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => payload_byte_length_2,
      D => rx_received_size_reg(7),
      Q => payload_byte_length(7),
      R => \payload_byte_length[10]_i_1_n_0\
    );
\payload_byte_length_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => payload_byte_length_2,
      D => rx_received_size_reg(8),
      Q => payload_byte_length(8),
      R => \payload_byte_length[10]_i_1_n_0\
    );
\payload_byte_length_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => payload_byte_length_2,
      D => rx_received_size_reg(9),
      Q => payload_byte_length(9),
      R => \payload_byte_length[10]_i_1_n_0\
    );
payload_data_has_been_set_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F1F1F1FFF1F1F100"
    )
        port map (
      I0 => payload_data_has_been_set_i_2_n_0,
      I1 => \w5500state_next[5]_i_5_n_0\,
      I2 => payload_data_has_been_set_i_3_n_0,
      I3 => payload_data_has_been_set_i_4_n_0,
      I4 => payload_data_has_been_set_i_5_n_0,
      I5 => payload_data_has_been_set_reg_n_0,
      O => payload_data_has_been_set_i_1_n_0
    );
payload_data_has_been_set_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE2FFFF"
    )
        port map (
      I0 => \payload_byte_length[10]_i_17_n_0\,
      I1 => w5500state(2),
      I2 => \payload_byte_length[10]_i_22_n_0\,
      I3 => \w5500state_next[5]_i_5_n_0\,
      I4 => w5500state(0),
      I5 => w5500state(1),
      O => payload_data_has_been_set_i_10_n_0
    );
payload_data_has_been_set_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000ABBBABFB"
    )
        port map (
      I0 => payload_data_has_been_set_i_25_n_0,
      I1 => w5500state(1),
      I2 => w5500state(0),
      I3 => w5500state(2),
      I4 => \payload_byte_length[10]_i_19_n_0\,
      I5 => payload_data_has_been_set_i_26_n_0,
      O => payload_data_has_been_set_i_11_n_0
    );
payload_data_has_been_set_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF770F33"
    )
        port map (
      I0 => \w5500state_next[3]_i_4_n_0\,
      I1 => payload_data_has_been_set_i_27_n_0,
      I2 => \spi_header[23]_i_11_n_0\,
      I3 => \spi_header[9]_i_2_n_0\,
      I4 => \w5500state_next[5]_i_5_n_0\,
      I5 => \spi_header[23]_i_10_n_0\,
      O => payload_data_has_been_set_i_12_n_0
    );
payload_data_has_been_set_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C00000400000004"
    )
        port map (
      I0 => payload_data_has_been_set_i_28_n_0,
      I1 => w5500state(4),
      I2 => w5500state(5),
      I3 => w5500state(1),
      I4 => w5500state(3),
      I5 => payload_data_has_been_set_i_29_n_0,
      O => payload_data_has_been_set_i_13_n_0
    );
payload_data_has_been_set_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCEECCFCCC"
    )
        port map (
      I0 => \payload_byte_length[10]_i_28_n_0\,
      I1 => payload_data_has_been_set_i_30_n_0,
      I2 => \payload_byte_length[10]_i_27_n_0\,
      I3 => w5500state(0),
      I4 => w5500state(2),
      I5 => payload_data_has_been_set_reg_n_0,
      O => payload_data_has_been_set_i_14_n_0
    );
payload_data_has_been_set_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC50FC5F0C500C5"
    )
        port map (
      I0 => \spi_header[23]_i_20_n_0\,
      I1 => \spi_header[23]_i_21_n_0\,
      I2 => w5500state(0),
      I3 => w5500state(1),
      I4 => \spi_header[23]_i_12_n_0\,
      I5 => \spi_header[23]_i_18_n_0\,
      O => payload_data_has_been_set_i_15_n_0
    );
payload_data_has_been_set_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => w5500state(2),
      I1 => payload_data_has_been_set_reg_n_0,
      O => payload_data_has_been_set_i_16_n_0
    );
payload_data_has_been_set_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEAFAFEFAFAFAFA"
    )
        port map (
      I0 => payload_data_has_been_set_i_31_n_0,
      I1 => w5500state(1),
      I2 => \w5500state_next[5]_i_5_n_0\,
      I3 => \ptm_transmitted_byte_counter[9]_i_3_n_0\,
      I4 => w5500state(0),
      I5 => w5500state(2),
      O => payload_data_has_been_set_i_17_n_0
    );
payload_data_has_been_set_i_18: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => w5500state(3),
      I1 => w5500state(5),
      I2 => w5500state(4),
      O => payload_data_has_been_set_i_18_n_0
    );
payload_data_has_been_set_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0CDFDC0000DFDC"
    )
        port map (
      I0 => \payload_byte_length[10]_i_8_n_0\,
      I1 => payload_data_has_been_set_reg_n_0,
      I2 => w5500state(2),
      I3 => \payload_byte_length[10]_i_7_n_0\,
      I4 => \w5500state_next[5]_i_5_n_0\,
      I5 => \payload_byte_length[2]_i_2_n_0\,
      O => payload_data_has_been_set_i_19_n_0
    );
payload_data_has_been_set_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555554455555055"
    )
        port map (
      I0 => payload_data_has_been_set_i_6_n_0,
      I1 => payload_data_has_been_set_i_7_n_0,
      I2 => payload_data_has_been_set_i_8_n_0,
      I3 => w5500state(3),
      I4 => w5500state(5),
      I5 => w5500state(4),
      O => payload_data_has_been_set_i_2_n_0
    );
payload_data_has_been_set_i_20: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => w5500state(3),
      I1 => w5500state(4),
      I2 => w5500state(5),
      O => payload_data_has_been_set_i_20_n_0
    );
payload_data_has_been_set_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCAF0CAFFFFFFFF"
    )
        port map (
      I0 => \spi_header[23]_i_18_n_0\,
      I1 => \spi_header[23]_i_12_n_0\,
      I2 => w5500state(0),
      I3 => w5500state(2),
      I4 => \ptm_transmitted_byte_counter[9]_i_3_n_0\,
      I5 => w5500state(1),
      O => payload_data_has_been_set_i_21_n_0
    );
payload_data_has_been_set_i_22: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => w5500state(1),
      I1 => w5500state(2),
      I2 => w5500state(0),
      O => payload_data_has_been_set_i_22_n_0
    );
payload_data_has_been_set_i_23: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020302"
    )
        port map (
      I0 => \spi_header[23]_i_20_n_0\,
      I1 => w5500state(0),
      I2 => w5500state(1),
      I3 => w5500state(2),
      I4 => \spi_header[23]_i_19_n_0\,
      O => payload_data_has_been_set_i_23_n_0
    );
payload_data_has_been_set_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEECEEE2EEE"
    )
        port map (
      I0 => w5500state(0),
      I1 => w5500state(1),
      I2 => payload_data_has_been_set_i_32_n_0,
      I3 => \w5500state_next_reg_n_0_[0]\,
      I4 => \w5500state_next_reg_n_0_[2]\,
      I5 => payload_data_has_been_set_i_33_n_0,
      O => payload_data_has_been_set_i_24_n_0
    );
payload_data_has_been_set_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7343737373707373"
    )
        port map (
      I0 => \payload_byte_length[10]_i_21_n_0\,
      I1 => w5500state(0),
      I2 => w5500state(2),
      I3 => payload_data_has_been_set_i_34_n_0,
      I4 => \w5500state_next_reg_n_0_[0]\,
      I5 => \w5500state_next_reg_n_0_[2]\,
      O => payload_data_has_been_set_i_25_n_0
    );
payload_data_has_been_set_i_26: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22FF22F2"
    )
        port map (
      I0 => prev_spi_busy,
      I1 => spi_busy,
      I2 => \payload_byte_length[10]_i_23_n_0\,
      I3 => w5500state(1),
      I4 => w5500state(0),
      O => payload_data_has_been_set_i_26_n_0
    );
payload_data_has_been_set_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF5F5CFC0"
    )
        port map (
      I0 => \rx_received_size_reg[15]_i_8_n_0\,
      I1 => \raw_payload_buffer[31]_i_13_n_0\,
      I2 => w5500state(0),
      I3 => \tx_write_pointer[15]_i_5_n_0\,
      I4 => w5500state(2),
      I5 => payload_data_has_been_set_reg_rep_n_0,
      O => payload_data_has_been_set_i_27_n_0
    );
payload_data_has_been_set_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0FEFFFEFC"
    )
        port map (
      I0 => payload_data_has_been_set_i_35_n_0,
      I1 => payload_data_has_been_set_reg_n_0,
      I2 => w5500state(2),
      I3 => w5500state(0),
      I4 => payload_data_has_been_set_i_36_n_0,
      I5 => \w5500state_next[5]_i_5_n_0\,
      O => payload_data_has_been_set_i_28_n_0
    );
payload_data_has_been_set_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C003C003C2C3C20"
    )
        port map (
      I0 => \payload_byte_length[10]_i_24_n_0\,
      I1 => w5500state(0),
      I2 => w5500state(2),
      I3 => \w5500state_next[5]_i_5_n_0\,
      I4 => \rx_received_size_reg[15]_i_8_n_0\,
      I5 => payload_data_has_been_set_reg_n_0,
      O => payload_data_has_been_set_i_29_n_0
    );
payload_data_has_been_set_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444FF0F0000"
    )
        port map (
      I0 => \w5500state_next[5]_i_5_n_0\,
      I1 => payload_data_has_been_set_i_9_n_0,
      I2 => payload_data_has_been_set_i_10_n_0,
      I3 => payload_data_has_been_set_i_11_n_0,
      I4 => \spi_header[10]_i_4_n_0\,
      I5 => w5500state(5),
      O => payload_data_has_been_set_i_3_n_0
    );
payload_data_has_been_set_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00010001FF0F0001"
    )
        port map (
      I0 => payload_data_has_been_set_i_37_n_0,
      I1 => payload_data_has_been_set_reg_n_0,
      I2 => w5500state(2),
      I3 => w5500state(0),
      I4 => prev_spi_busy,
      I5 => spi_busy,
      O => payload_data_has_been_set_i_30_n_0
    );
payload_data_has_been_set_i_31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000022002"
    )
        port map (
      I0 => w5500state(2),
      I1 => payload_data_has_been_set_reg_n_0,
      I2 => w5500state(0),
      I3 => w5500state(1),
      I4 => \spi_header[23]_i_13_n_0\,
      I5 => \spi_header[23]_i_19_n_0\,
      O => payload_data_has_been_set_i_31_n_0
    );
payload_data_has_been_set_i_32: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \w5500state_next_reg_n_0_[4]\,
      I1 => \w5500state_next_reg_n_0_[3]\,
      O => payload_data_has_been_set_i_32_n_0
    );
payload_data_has_been_set_i_33: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \w5500state_next_reg_n_0_[5]\,
      I1 => \w5500state_next_reg_n_0_[1]\,
      O => payload_data_has_been_set_i_33_n_0
    );
payload_data_has_been_set_i_34: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \w5500state_next_reg_n_0_[1]\,
      I1 => \w5500state_next_reg_n_0_[5]\,
      I2 => \w5500state_next_reg_n_0_[3]\,
      I3 => \w5500state_next_reg_n_0_[4]\,
      O => payload_data_has_been_set_i_34_n_0
    );
payload_data_has_been_set_i_35: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \w5500state_next_reg_n_0_[5]\,
      I1 => \w5500state_next_reg_n_0_[3]\,
      I2 => \w5500state_next_reg_n_0_[4]\,
      I3 => \w5500state_next_reg_n_0_[1]\,
      I4 => \w5500state_next_reg_n_0_[2]\,
      I5 => \w5500state_next_reg_n_0_[0]\,
      O => payload_data_has_been_set_i_35_n_0
    );
payload_data_has_been_set_i_36: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \w5500state_next_reg_n_0_[4]\,
      I1 => \w5500state_next_reg_n_0_[3]\,
      I2 => \w5500state_next_reg_n_0_[5]\,
      I3 => \w5500state_next_reg_n_0_[1]\,
      I4 => \w5500state_next_reg_n_0_[2]\,
      I5 => \w5500state_next_reg_n_0_[0]\,
      O => payload_data_has_been_set_i_36_n_0
    );
payload_data_has_been_set_i_37: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \w5500state_next_reg_n_0_[2]\,
      I1 => \w5500state_next_reg_n_0_[0]\,
      I2 => \w5500state_next_reg_n_0_[4]\,
      I3 => \w5500state_next_reg_n_0_[3]\,
      I4 => \w5500state_next_reg_n_0_[5]\,
      I5 => \w5500state_next_reg_n_0_[1]\,
      O => payload_data_has_been_set_i_37_n_0
    );
payload_data_has_been_set_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEEEEFEEE"
    )
        port map (
      I0 => payload_data_has_been_set_i_12_n_0,
      I1 => payload_data_has_been_set_i_13_n_0,
      I2 => payload_data_has_been_set_i_14_n_0,
      I3 => w5500state(1),
      I4 => w5500state(5),
      I5 => \raw_payload_buffer[29]_i_4_n_0\,
      O => payload_data_has_been_set_i_4_n_0
    );
payload_data_has_been_set_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F1FFFF00F100F1"
    )
        port map (
      I0 => payload_data_has_been_set_i_15_n_0,
      I1 => payload_data_has_been_set_i_16_n_0,
      I2 => payload_data_has_been_set_i_17_n_0,
      I3 => payload_data_has_been_set_i_18_n_0,
      I4 => payload_data_has_been_set_i_19_n_0,
      I5 => payload_data_has_been_set_i_20_n_0,
      O => payload_data_has_been_set_i_5_n_0
    );
payload_data_has_been_set_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000E20000000000"
    )
        port map (
      I0 => \payload_byte_length[10]_i_24_n_0\,
      I1 => w5500state(0),
      I2 => \rx_received_size_reg[15]_i_8_n_0\,
      I3 => w5500state(4),
      I4 => w5500state(5),
      I5 => w5500state(3),
      O => payload_data_has_been_set_i_6_n_0
    );
payload_data_has_been_set_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000073FF7FFF"
    )
        port map (
      I0 => \payload_byte_length[10]_i_28_n_0\,
      I1 => w5500state(0),
      I2 => w5500state(2),
      I3 => w5500state(1),
      I4 => \payload_byte_length[10]_i_27_n_0\,
      I5 => \payload_byte_length[10]_i_14_n_0\,
      O => payload_data_has_been_set_i_7_n_0
    );
payload_data_has_been_set_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A8A8A00"
    )
        port map (
      I0 => payload_data_has_been_set_i_21_n_0,
      I1 => \spi_header[23]_i_21_n_0\,
      I2 => \raw_payload_buffer[24]_i_6_n_0\,
      I3 => payload_data_has_been_set_i_22_n_0,
      I4 => \spi_header[23]_i_13_n_0\,
      I5 => payload_data_has_been_set_i_23_n_0,
      O => payload_data_has_been_set_i_8_n_0
    );
payload_data_has_been_set_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAEFAAAAAAAB"
    )
        port map (
      I0 => payload_data_has_been_set_i_24_n_0,
      I1 => w5500state(2),
      I2 => \tx_write_pointer[15]_i_5_n_0\,
      I3 => w5500state(0),
      I4 => w5500state(1),
      I5 => \rx_received_size_reg[15]_i_8_n_0\,
      O => payload_data_has_been_set_i_9_n_0
    );
payload_data_has_been_set_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => '1',
      D => payload_data_has_been_set_i_1_n_0,
      Q => payload_data_has_been_set_reg_n_0,
      R => '0'
    );
payload_data_has_been_set_reg_rep: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => '1',
      D => payload_data_has_been_set_rep_i_1_n_0,
      Q => payload_data_has_been_set_reg_rep_n_0,
      R => '0'
    );
\payload_data_has_been_set_reg_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => '1',
      D => \payload_data_has_been_set_rep__0_i_1_n_0\,
      Q => \payload_data_has_been_set_reg_rep__0_n_0\,
      R => '0'
    );
\payload_data_has_been_set_rep__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F1F1F1FFF1F1F100"
    )
        port map (
      I0 => payload_data_has_been_set_i_2_n_0,
      I1 => \w5500state_next[5]_i_5_n_0\,
      I2 => payload_data_has_been_set_i_3_n_0,
      I3 => payload_data_has_been_set_i_4_n_0,
      I4 => payload_data_has_been_set_i_5_n_0,
      I5 => payload_data_has_been_set_reg_n_0,
      O => \payload_data_has_been_set_rep__0_i_1_n_0\
    );
payload_data_has_been_set_rep_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F1F1F1FFF1F1F100"
    )
        port map (
      I0 => payload_data_has_been_set_i_2_n_0,
      I1 => \w5500state_next[5]_i_5_n_0\,
      I2 => payload_data_has_been_set_i_3_n_0,
      I3 => payload_data_has_been_set_i_4_n_0,
      I4 => payload_data_has_been_set_i_5_n_0,
      I5 => payload_data_has_been_set_reg_n_0,
      O => payload_data_has_been_set_rep_i_1_n_0
    );
\payload_data_reg[0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \payload_data_reg[0]_i_1_n_0\,
      G => streammanager_state(1),
      GE => '1',
      Q => payload_data(0)
    );
\payload_data_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_0\(0),
      I1 => \^streammanager_state_reg[0]_0\(0),
      I2 => shift_payload_buffer(24),
      O => \payload_data_reg[0]_i_1_n_0\
    );
\payload_data_reg[1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \payload_data_reg[1]_i_1_n_0\,
      G => streammanager_state(1),
      GE => '1',
      Q => payload_data(1)
    );
\payload_data_reg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_0\(1),
      I1 => \^streammanager_state_reg[0]_0\(0),
      I2 => shift_payload_buffer(25),
      O => \payload_data_reg[1]_i_1_n_0\
    );
\payload_data_reg[2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \payload_data_reg[2]_i_1_n_0\,
      G => streammanager_state(1),
      GE => '1',
      Q => payload_data(2)
    );
\payload_data_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_0\(2),
      I1 => \^streammanager_state_reg[0]_0\(0),
      I2 => shift_payload_buffer(26),
      O => \payload_data_reg[2]_i_1_n_0\
    );
\payload_data_reg[3]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \payload_data_reg[3]_i_1_n_0\,
      G => streammanager_state(1),
      GE => '1',
      Q => payload_data(3)
    );
\payload_data_reg[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_0\(3),
      I1 => \^streammanager_state_reg[0]_0\(0),
      I2 => shift_payload_buffer(27),
      O => \payload_data_reg[3]_i_1_n_0\
    );
\payload_data_reg[4]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \payload_data_reg[4]_i_1_n_0\,
      G => streammanager_state(1),
      GE => '1',
      Q => payload_data(4)
    );
\payload_data_reg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_0\(4),
      I1 => \^streammanager_state_reg[0]_0\(0),
      I2 => shift_payload_buffer(28),
      O => \payload_data_reg[4]_i_1_n_0\
    );
\payload_data_reg[5]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \payload_data_reg[5]_i_1_n_0\,
      G => streammanager_state(1),
      GE => '1',
      Q => payload_data(5)
    );
\payload_data_reg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_0\(5),
      I1 => \^streammanager_state_reg[0]_0\(0),
      I2 => shift_payload_buffer(29),
      O => \payload_data_reg[5]_i_1_n_0\
    );
\payload_data_reg[6]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \payload_data_reg[6]_i_1_n_0\,
      G => streammanager_state(1),
      GE => '1',
      Q => payload_data(6)
    );
\payload_data_reg[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_0\(6),
      I1 => \^streammanager_state_reg[0]_0\(0),
      I2 => shift_payload_buffer(30),
      O => \payload_data_reg[6]_i_1_n_0\
    );
\payload_data_reg[7]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \payload_data_reg[7]_i_1_n_0\,
      G => streammanager_state(1),
      GE => '1',
      Q => payload_data(7)
    );
\payload_data_reg[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_0\(7),
      I1 => \^streammanager_state_reg[0]_0\(0),
      I2 => shift_payload_buffer(31),
      O => \payload_data_reg[7]_i_1_n_0\
    );
prev_payload_data_has_been_set_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => '1',
      CLR => reset_IBUF,
      D => payload_data_has_been_set_reg_rep_n_0,
      Q => prev_payload_data_has_been_set
    );
prev_spi_busy_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => '1',
      D => spi_busy,
      Q => prev_spi_busy,
      R => '0'
    );
\ptm_transmitted_byte_counter[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A3"
    )
        port map (
      I0 => payload_data_has_been_set_reg_rep_n_0,
      I1 => ptm_transmitted_byte_counter(0),
      I2 => w5500state(5),
      O => \ptm_transmitted_byte_counter[0]_i_1_n_0\
    );
\ptm_transmitted_byte_counter[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => payload_data_has_been_set_reg_rep_n_0,
      I1 => w5500state(5),
      I2 => ptm_transmitted_byte_counter(0),
      I3 => ptm_transmitted_byte_counter(1),
      O => \ptm_transmitted_byte_counter[1]_i_1_n_0\
    );
\ptm_transmitted_byte_counter[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BB8B8B8"
    )
        port map (
      I0 => payload_data_has_been_set_reg_rep_n_0,
      I1 => w5500state(5),
      I2 => ptm_transmitted_byte_counter(2),
      I3 => ptm_transmitted_byte_counter(0),
      I4 => ptm_transmitted_byte_counter(1),
      O => \ptm_transmitted_byte_counter[2]_i_1_n_0\
    );
\ptm_transmitted_byte_counter[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8B8B8B8B8B8B8"
    )
        port map (
      I0 => payload_data_has_been_set_reg_rep_n_0,
      I1 => w5500state(5),
      I2 => ptm_transmitted_byte_counter(3),
      I3 => ptm_transmitted_byte_counter(1),
      I4 => ptm_transmitted_byte_counter(0),
      I5 => ptm_transmitted_byte_counter(2),
      O => \ptm_transmitted_byte_counter[3]_i_1_n_0\
    );
\ptm_transmitted_byte_counter[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => payload_data_has_been_set_reg_rep_n_0,
      I1 => w5500state(5),
      I2 => ptm_transmitted_byte_counter(4),
      I3 => \ptm_transmitted_byte_counter[4]_i_2_n_0\,
      O => \ptm_transmitted_byte_counter[4]_i_1_n_0\
    );
\ptm_transmitted_byte_counter[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => ptm_transmitted_byte_counter(2),
      I1 => ptm_transmitted_byte_counter(0),
      I2 => ptm_transmitted_byte_counter(1),
      I3 => ptm_transmitted_byte_counter(3),
      O => \ptm_transmitted_byte_counter[4]_i_2_n_0\
    );
\ptm_transmitted_byte_counter[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => payload_data_has_been_set_reg_rep_n_0,
      I1 => w5500state(5),
      I2 => ptm_transmitted_byte_counter(5),
      I3 => \ptm_transmitted_byte_counter[5]_i_2_n_0\,
      O => \ptm_transmitted_byte_counter[5]_i_1_n_0\
    );
\ptm_transmitted_byte_counter[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => ptm_transmitted_byte_counter(3),
      I1 => ptm_transmitted_byte_counter(1),
      I2 => ptm_transmitted_byte_counter(0),
      I3 => ptm_transmitted_byte_counter(2),
      I4 => ptm_transmitted_byte_counter(4),
      O => \ptm_transmitted_byte_counter[5]_i_2_n_0\
    );
\ptm_transmitted_byte_counter[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => payload_data_has_been_set_reg_rep_n_0,
      I1 => w5500state(5),
      I2 => \ptm_transmitted_byte_counter[8]_i_2_n_0\,
      I3 => ptm_transmitted_byte_counter(6),
      O => \ptm_transmitted_byte_counter[6]_i_1_n_0\
    );
\ptm_transmitted_byte_counter[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88BB8B8"
    )
        port map (
      I0 => payload_data_has_been_set_reg_rep_n_0,
      I1 => w5500state(5),
      I2 => ptm_transmitted_byte_counter(7),
      I3 => \ptm_transmitted_byte_counter[8]_i_2_n_0\,
      I4 => ptm_transmitted_byte_counter(6),
      O => \ptm_transmitted_byte_counter[7]_i_1_n_0\
    );
\ptm_transmitted_byte_counter[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B88BB8B8B8B8B8"
    )
        port map (
      I0 => payload_data_has_been_set_reg_rep_n_0,
      I1 => w5500state(5),
      I2 => ptm_transmitted_byte_counter(8),
      I3 => ptm_transmitted_byte_counter(6),
      I4 => \ptm_transmitted_byte_counter[8]_i_2_n_0\,
      I5 => ptm_transmitted_byte_counter(7),
      O => \ptm_transmitted_byte_counter[8]_i_1_n_0\
    );
\ptm_transmitted_byte_counter[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => ptm_transmitted_byte_counter(4),
      I1 => ptm_transmitted_byte_counter(2),
      I2 => ptm_transmitted_byte_counter(0),
      I3 => ptm_transmitted_byte_counter(1),
      I4 => ptm_transmitted_byte_counter(3),
      I5 => ptm_transmitted_byte_counter(5),
      O => \ptm_transmitted_byte_counter[8]_i_2_n_0\
    );
\ptm_transmitted_byte_counter[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8B8B8B8B8B8B8"
    )
        port map (
      I0 => payload_data_has_been_set_reg_rep_n_0,
      I1 => w5500state(5),
      I2 => ptm_transmitted_byte_counter(9),
      I3 => ptm_transmitted_byte_counter(7),
      I4 => \ptm_transmitted_byte_counter[9]_i_6_n_0\,
      I5 => ptm_transmitted_byte_counter(8),
      O => \ptm_transmitted_byte_counter[9]_i_2_n_0\
    );
\ptm_transmitted_byte_counter[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => \w5500state_next_reg_n_0_[0]\,
      I1 => \w5500state_next_reg_n_0_[2]\,
      I2 => \w5500state_next_reg_n_0_[5]\,
      I3 => \w5500state_next_reg_n_0_[1]\,
      I4 => \w5500state_next_reg_n_0_[4]\,
      I5 => \w5500state_next_reg_n_0_[3]\,
      O => \ptm_transmitted_byte_counter[9]_i_3_n_0\
    );
\ptm_transmitted_byte_counter[9]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => w5500state(2),
      I1 => w5500state(3),
      O => \ptm_transmitted_byte_counter[9]_i_5_n_0\
    );
\ptm_transmitted_byte_counter[9]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ptm_transmitted_byte_counter(6),
      I1 => \ptm_transmitted_byte_counter[8]_i_2_n_0\,
      O => \ptm_transmitted_byte_counter[9]_i_6_n_0\
    );
\ptm_transmitted_byte_counter[9]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => w5500state(2),
      I1 => w5500state(0),
      O => \ptm_transmitted_byte_counter[9]_i_7_n_0\
    );
\ptm_transmitted_byte_counter[9]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => w5500state(1),
      I1 => w5500state(3),
      I2 => w5500state(0),
      I3 => w5500state(4),
      O => \ptm_transmitted_byte_counter[9]_i_8_n_0\
    );
\ptm_transmitted_byte_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => ptm_transmitted_byte_counter_0,
      D => \ptm_transmitted_byte_counter[0]_i_1_n_0\,
      Q => ptm_transmitted_byte_counter(0),
      R => '0'
    );
\ptm_transmitted_byte_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => ptm_transmitted_byte_counter_0,
      D => \ptm_transmitted_byte_counter[1]_i_1_n_0\,
      Q => ptm_transmitted_byte_counter(1),
      R => '0'
    );
\ptm_transmitted_byte_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => ptm_transmitted_byte_counter_0,
      D => \ptm_transmitted_byte_counter[2]_i_1_n_0\,
      Q => ptm_transmitted_byte_counter(2),
      R => '0'
    );
\ptm_transmitted_byte_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => ptm_transmitted_byte_counter_0,
      D => \ptm_transmitted_byte_counter[3]_i_1_n_0\,
      Q => ptm_transmitted_byte_counter(3),
      R => '0'
    );
\ptm_transmitted_byte_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => ptm_transmitted_byte_counter_0,
      D => \ptm_transmitted_byte_counter[4]_i_1_n_0\,
      Q => ptm_transmitted_byte_counter(4),
      R => '0'
    );
\ptm_transmitted_byte_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => ptm_transmitted_byte_counter_0,
      D => \ptm_transmitted_byte_counter[5]_i_1_n_0\,
      Q => ptm_transmitted_byte_counter(5),
      R => '0'
    );
\ptm_transmitted_byte_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => ptm_transmitted_byte_counter_0,
      D => \ptm_transmitted_byte_counter[6]_i_1_n_0\,
      Q => ptm_transmitted_byte_counter(6),
      R => '0'
    );
\ptm_transmitted_byte_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => ptm_transmitted_byte_counter_0,
      D => \ptm_transmitted_byte_counter[7]_i_1_n_0\,
      Q => ptm_transmitted_byte_counter(7),
      R => '0'
    );
\ptm_transmitted_byte_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => ptm_transmitted_byte_counter_0,
      D => \ptm_transmitted_byte_counter[8]_i_1_n_0\,
      Q => ptm_transmitted_byte_counter(8),
      R => '0'
    );
\ptm_transmitted_byte_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => ptm_transmitted_byte_counter_0,
      D => \ptm_transmitted_byte_counter[9]_i_2_n_0\,
      Q => ptm_transmitted_byte_counter(9),
      R => '0'
    );
raw_payload_buffer0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => raw_payload_buffer0_carry_n_0,
      CO(2) => raw_payload_buffer0_carry_n_1,
      CO(1) => raw_payload_buffer0_carry_n_2,
      CO(0) => raw_payload_buffer0_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => rx_pointer_reg(3 downto 0),
      O(3 downto 0) => raw_payload_buffer0(3 downto 0),
      S(3) => raw_payload_buffer0_carry_i_1_n_0,
      S(2) => raw_payload_buffer0_carry_i_2_n_0,
      S(1) => raw_payload_buffer0_carry_i_3_n_0,
      S(0) => raw_payload_buffer0_carry_i_4_n_0
    );
\raw_payload_buffer0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => raw_payload_buffer0_carry_n_0,
      CO(3) => \raw_payload_buffer0_carry__0_n_0\,
      CO(2) => \raw_payload_buffer0_carry__0_n_1\,
      CO(1) => \raw_payload_buffer0_carry__0_n_2\,
      CO(0) => \raw_payload_buffer0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => rx_pointer_reg(7 downto 4),
      O(3 downto 0) => raw_payload_buffer0(7 downto 4),
      S(3) => \raw_payload_buffer0_carry__0_i_1_n_0\,
      S(2) => \raw_payload_buffer0_carry__0_i_2_n_0\,
      S(1) => \raw_payload_buffer0_carry__0_i_3_n_0\,
      S(0) => \raw_payload_buffer0_carry__0_i_4_n_0\
    );
\raw_payload_buffer0_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rx_pointer_reg(7),
      I1 => rx_received_size_reg(7),
      O => \raw_payload_buffer0_carry__0_i_1_n_0\
    );
\raw_payload_buffer0_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rx_pointer_reg(6),
      I1 => rx_received_size_reg(6),
      O => \raw_payload_buffer0_carry__0_i_2_n_0\
    );
\raw_payload_buffer0_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rx_pointer_reg(5),
      I1 => rx_received_size_reg(5),
      O => \raw_payload_buffer0_carry__0_i_3_n_0\
    );
\raw_payload_buffer0_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rx_pointer_reg(4),
      I1 => rx_received_size_reg(4),
      O => \raw_payload_buffer0_carry__0_i_4_n_0\
    );
\raw_payload_buffer0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \raw_payload_buffer0_carry__0_n_0\,
      CO(3) => \raw_payload_buffer0_carry__1_n_0\,
      CO(2) => \raw_payload_buffer0_carry__1_n_1\,
      CO(1) => \raw_payload_buffer0_carry__1_n_2\,
      CO(0) => \raw_payload_buffer0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => rx_pointer_reg(11 downto 8),
      O(3 downto 0) => raw_payload_buffer0(11 downto 8),
      S(3) => \raw_payload_buffer0_carry__1_i_1_n_0\,
      S(2) => \raw_payload_buffer0_carry__1_i_2_n_0\,
      S(1) => \raw_payload_buffer0_carry__1_i_3_n_0\,
      S(0) => \raw_payload_buffer0_carry__1_i_4_n_0\
    );
\raw_payload_buffer0_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rx_pointer_reg(11),
      I1 => rx_received_size_reg(11),
      O => \raw_payload_buffer0_carry__1_i_1_n_0\
    );
\raw_payload_buffer0_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rx_pointer_reg(10),
      I1 => rx_received_size_reg(10),
      O => \raw_payload_buffer0_carry__1_i_2_n_0\
    );
\raw_payload_buffer0_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rx_pointer_reg(9),
      I1 => rx_received_size_reg(9),
      O => \raw_payload_buffer0_carry__1_i_3_n_0\
    );
\raw_payload_buffer0_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rx_pointer_reg(8),
      I1 => rx_received_size_reg(8),
      O => \raw_payload_buffer0_carry__1_i_4_n_0\
    );
\raw_payload_buffer0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \raw_payload_buffer0_carry__1_n_0\,
      CO(3) => \NLW_raw_payload_buffer0_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \raw_payload_buffer0_carry__2_n_1\,
      CO(1) => \raw_payload_buffer0_carry__2_n_2\,
      CO(0) => \raw_payload_buffer0_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => rx_pointer_reg(14 downto 12),
      O(3 downto 0) => raw_payload_buffer0(15 downto 12),
      S(3) => \raw_payload_buffer0_carry__2_i_1_n_0\,
      S(2) => \raw_payload_buffer0_carry__2_i_2_n_0\,
      S(1) => \raw_payload_buffer0_carry__2_i_3_n_0\,
      S(0) => \raw_payload_buffer0_carry__2_i_4_n_0\
    );
\raw_payload_buffer0_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rx_pointer_reg(15),
      I1 => rx_received_size_reg(15),
      O => \raw_payload_buffer0_carry__2_i_1_n_0\
    );
\raw_payload_buffer0_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rx_pointer_reg(14),
      I1 => rx_received_size_reg(14),
      O => \raw_payload_buffer0_carry__2_i_2_n_0\
    );
\raw_payload_buffer0_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rx_pointer_reg(13),
      I1 => rx_received_size_reg(13),
      O => \raw_payload_buffer0_carry__2_i_3_n_0\
    );
\raw_payload_buffer0_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rx_pointer_reg(12),
      I1 => rx_received_size_reg(12),
      O => \raw_payload_buffer0_carry__2_i_4_n_0\
    );
raw_payload_buffer0_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rx_pointer_reg(3),
      I1 => rx_received_size_reg(3),
      O => raw_payload_buffer0_carry_i_1_n_0
    );
raw_payload_buffer0_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rx_pointer_reg(2),
      I1 => rx_received_size_reg(2),
      O => raw_payload_buffer0_carry_i_2_n_0
    );
raw_payload_buffer0_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rx_pointer_reg(1),
      I1 => rx_received_size_reg(1),
      O => raw_payload_buffer0_carry_i_3_n_0
    );
raw_payload_buffer0_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rx_pointer_reg(0),
      I1 => rx_received_size_reg(0),
      O => raw_payload_buffer0_carry_i_4_n_0
    );
\raw_payload_buffer[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040404000FFFFFF"
    )
        port map (
      I0 => \spi_header[10]_i_4_n_0\,
      I1 => payload_data_has_been_set_reg_rep_n_0,
      I2 => w5500state(1),
      I3 => \raw_payload_buffer[23]_i_5_n_0\,
      I4 => \raw_payload_buffer[0]_i_2_n_0\,
      I5 => w5500state(2),
      O => \raw_payload_buffer[0]_i_1_n_0\
    );
\raw_payload_buffer[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BDBF"
    )
        port map (
      I0 => w5500state(4),
      I1 => w5500state(0),
      I2 => w5500state(1),
      I3 => payload_data_has_been_set_reg_rep_n_0,
      O => \raw_payload_buffer[0]_i_2_n_0\
    );
\raw_payload_buffer[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF9A"
    )
        port map (
      I0 => w5500state(0),
      I1 => w5500state(1),
      I2 => w5500state(4),
      I3 => w5500state(2),
      I4 => \raw_payload_buffer[13]_i_2_n_0\,
      O => \raw_payload_buffer[13]_i_1_n_0\
    );
\raw_payload_buffer[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"773F773F3233FA3F"
    )
        port map (
      I0 => w5500state(1),
      I1 => payload_data_has_been_set_reg_rep_n_0,
      I2 => w5500state(5),
      I3 => w5500state(2),
      I4 => w5500state(4),
      I5 => w5500state(3),
      O => \raw_payload_buffer[13]_i_2_n_0\
    );
\raw_payload_buffer[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAABAA"
    )
        port map (
      I0 => \raw_payload_buffer[4]_i_1_n_0\,
      I1 => w5500state(5),
      I2 => w5500state(3),
      I3 => w5500state(2),
      I4 => w5500state(1),
      I5 => w5500state(0),
      O => \raw_payload_buffer[15]_i_1_n_0\
    );
\raw_payload_buffer[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAFAEAAAAAAAEAA"
    )
        port map (
      I0 => \raw_payload_buffer[20]_i_2_n_0\,
      I1 => raw_payload_buffer0(0),
      I2 => \raw_payload_buffer[29]_i_4_n_0\,
      I3 => w5500state(1),
      I4 => w5500state(0),
      I5 => plusOp(0),
      O => \raw_payload_buffer[16]_i_1_n_0\
    );
\raw_payload_buffer[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C080000000800"
    )
        port map (
      I0 => raw_payload_buffer0(1),
      I1 => w5500state(4),
      I2 => w5500state(3),
      I3 => w5500state(1),
      I4 => w5500state(0),
      I5 => plusOp(1),
      O => \raw_payload_buffer[17]_i_1_n_0\
    );
\raw_payload_buffer[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000380000000800"
    )
        port map (
      I0 => plusOp(2),
      I1 => w5500state(0),
      I2 => w5500state(1),
      I3 => w5500state(4),
      I4 => w5500state(3),
      I5 => raw_payload_buffer0(2),
      O => \raw_payload_buffer[18]_i_1_n_0\
    );
\raw_payload_buffer[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFAE"
    )
        port map (
      I0 => \raw_payload_buffer[19]_i_2_n_0\,
      I1 => plusOp(3),
      I2 => \raw_payload_buffer[19]_i_4_n_0\,
      I3 => \raw_payload_buffer[19]_i_5_n_0\,
      I4 => \raw_payload_buffer[19]_i_6_n_0\,
      I5 => \raw_payload_buffer[30]_i_6_n_0\,
      O => \raw_payload_buffer[19]_i_1_n_0\
    );
\raw_payload_buffer[19]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data1(8),
      I1 => ptm_transmitted_byte_counter(0),
      O => \raw_payload_buffer[19]_i_10_n_0\
    );
\raw_payload_buffer[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFAAAEAAAEAAAEAA"
    )
        port map (
      I0 => \raw_payload_buffer[23]_i_13_n_0\,
      I1 => w5500state(3),
      I2 => w5500state(2),
      I3 => \spi_header[9]_i_2_n_0\,
      I4 => raw_payload_buffer0(3),
      I5 => w5500state(4),
      O => \raw_payload_buffer[19]_i_2_n_0\
    );
\raw_payload_buffer[19]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => w5500state(0),
      I1 => w5500state(1),
      I2 => w5500state(4),
      O => \raw_payload_buffer[19]_i_4_n_0\
    );
\raw_payload_buffer[19]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => w5500state(5),
      I1 => w5500state(2),
      I2 => w5500state(1),
      O => \raw_payload_buffer[19]_i_5_n_0\
    );
\raw_payload_buffer[19]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07000000"
    )
        port map (
      I0 => w5500state(3),
      I1 => w5500state(2),
      I2 => w5500state(4),
      I3 => w5500state(1),
      I4 => w5500state(0),
      O => \raw_payload_buffer[19]_i_6_n_0\
    );
\raw_payload_buffer[19]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data1(11),
      I1 => ptm_transmitted_byte_counter(3),
      O => \raw_payload_buffer[19]_i_7_n_0\
    );
\raw_payload_buffer[19]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data1(10),
      I1 => ptm_transmitted_byte_counter(2),
      O => \raw_payload_buffer[19]_i_8_n_0\
    );
\raw_payload_buffer[19]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data1(9),
      I1 => ptm_transmitted_byte_counter(1),
      O => \raw_payload_buffer[19]_i_9_n_0\
    );
\raw_payload_buffer[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAFEAAAAAAAEA"
    )
        port map (
      I0 => \raw_payload_buffer[20]_i_2_n_0\,
      I1 => plusOp(4),
      I2 => w5500state(0),
      I3 => w5500state(1),
      I4 => \raw_payload_buffer[29]_i_4_n_0\,
      I5 => raw_payload_buffer0(4),
      O => \raw_payload_buffer[20]_i_1_n_0\
    );
\raw_payload_buffer[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00008000"
    )
        port map (
      I0 => w5500state(4),
      I1 => w5500state(0),
      I2 => w5500state(1),
      I3 => payload_data_has_been_set_reg_rep_n_0,
      I4 => w5500state(3),
      I5 => \raw_payload_buffer[20]_i_3_n_0\,
      O => \raw_payload_buffer[20]_i_2_n_0\
    );
\raw_payload_buffer[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F099110033003390"
    )
        port map (
      I0 => w5500state(0),
      I1 => w5500state(5),
      I2 => payload_data_has_been_set_reg_rep_n_0,
      I3 => w5500state(2),
      I4 => w5500state(3),
      I5 => w5500state(1),
      O => \raw_payload_buffer[20]_i_3_n_0\
    );
\raw_payload_buffer[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCDDDDDDDFDDDD"
    )
        port map (
      I0 => \raw_payload_buffer[21]_i_2_n_0\,
      I1 => \raw_payload_buffer[21]_i_3_n_0\,
      I2 => w5500state(5),
      I3 => w5500state(4),
      I4 => w5500state(2),
      I5 => w5500state(3),
      O => \raw_payload_buffer[21]_i_1_n_0\
    );
\raw_payload_buffer[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F305F3F50FFF0FFF"
    )
        port map (
      I0 => \payload_data_has_been_set_reg_rep__0_n_0\,
      I1 => plusOp(5),
      I2 => w5500state(1),
      I3 => w5500state(0),
      I4 => raw_payload_buffer0(5),
      I5 => w5500state(4),
      O => \raw_payload_buffer[21]_i_2_n_0\
    );
\raw_payload_buffer[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00F0000000C000"
    )
        port map (
      I0 => w5500state(2),
      I1 => w5500state(5),
      I2 => w5500state(0),
      I3 => \payload_data_has_been_set_reg_rep__0_n_0\,
      I4 => w5500state(3),
      I5 => w5500state(1),
      O => \raw_payload_buffer[21]_i_3_n_0\
    );
\raw_payload_buffer[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEEEFEE"
    )
        port map (
      I0 => \raw_payload_buffer[22]_i_2_n_0\,
      I1 => \raw_payload_buffer[22]_i_3_n_0\,
      I2 => w5500state(1),
      I3 => w5500state(2),
      I4 => w5500state(5),
      I5 => \raw_payload_buffer[22]_i_4_n_0\,
      O => \raw_payload_buffer[22]_i_1_n_0\
    );
\raw_payload_buffer[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF000A0C00"
    )
        port map (
      I0 => plusOp(6),
      I1 => raw_payload_buffer0(6),
      I2 => \raw_payload_buffer[29]_i_4_n_0\,
      I3 => w5500state(1),
      I4 => w5500state(0),
      I5 => \raw_payload_buffer[23]_i_13_n_0\,
      O => \raw_payload_buffer[22]_i_2_n_0\
    );
\raw_payload_buffer[22]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => w5500state(3),
      I1 => payload_data_has_been_set_reg_rep_n_0,
      I2 => w5500state(1),
      I3 => w5500state(0),
      I4 => w5500state(4),
      O => \raw_payload_buffer[22]_i_3_n_0\
    );
\raw_payload_buffer[22]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090009000090000"
    )
        port map (
      I0 => w5500state(5),
      I1 => w5500state(0),
      I2 => w5500state(1),
      I3 => w5500state(2),
      I4 => payload_data_has_been_set_reg_rep_n_0,
      I5 => w5500state(3),
      O => \raw_payload_buffer[22]_i_4_n_0\
    );
\raw_payload_buffer[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBAFFFF"
    )
        port map (
      I0 => \raw_payload_buffer[23]_i_2_n_0\,
      I1 => \raw_payload_buffer[30]_i_4_n_0\,
      I2 => plusOp(7),
      I3 => \raw_payload_buffer[23]_i_4_n_0\,
      I4 => \raw_payload_buffer[23]_i_5_n_0\,
      I5 => \raw_payload_buffer[23]_i_6_n_0\,
      O => \raw_payload_buffer[23]_i_1_n_0\
    );
\raw_payload_buffer[23]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data1(12),
      I1 => ptm_transmitted_byte_counter(4),
      O => \raw_payload_buffer[23]_i_10_n_0\
    );
\raw_payload_buffer[23]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => w5500state(0),
      I1 => w5500state(2),
      I2 => w5500state(3),
      O => \raw_payload_buffer[23]_i_11_n_0\
    );
\raw_payload_buffer[23]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => w5500state(3),
      I1 => w5500state(4),
      I2 => payload_data_has_been_set_reg_rep_n_0,
      I3 => w5500state(0),
      I4 => w5500state(1),
      O => \raw_payload_buffer[23]_i_12_n_0\
    );
\raw_payload_buffer[23]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8088"
    )
        port map (
      I0 => w5500state(3),
      I1 => w5500state(2),
      I2 => payload_data_has_been_set_reg_rep_n_0,
      I3 => w5500state(1),
      O => \raw_payload_buffer[23]_i_13_n_0\
    );
\raw_payload_buffer[23]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => w5500state(4),
      I1 => w5500state(1),
      I2 => w5500state(2),
      I3 => w5500state(3),
      O => \raw_payload_buffer[23]_i_2_n_0\
    );
\raw_payload_buffer[23]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => w5500state(3),
      I1 => w5500state(4),
      I2 => w5500state(0),
      I3 => w5500state(1),
      O => \raw_payload_buffer[23]_i_4_n_0\
    );
\raw_payload_buffer[23]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFFFDFFF"
    )
        port map (
      I0 => w5500state(1),
      I1 => w5500state(3),
      I2 => payload_data_has_been_set_reg_rep_n_0,
      I3 => w5500state(0),
      I4 => w5500state(5),
      O => \raw_payload_buffer[23]_i_5_n_0\
    );
\raw_payload_buffer[23]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF8F8F8"
    )
        port map (
      I0 => \raw_payload_buffer[23]_i_11_n_0\,
      I1 => \spi_header[23]_i_4_n_0\,
      I2 => \raw_payload_buffer[23]_i_12_n_0\,
      I3 => raw_payload_buffer0(7),
      I4 => \raw_payload_buffer[31]_i_6_n_0\,
      I5 => \raw_payload_buffer[23]_i_13_n_0\,
      O => \raw_payload_buffer[23]_i_6_n_0\
    );
\raw_payload_buffer[23]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data1(15),
      I1 => ptm_transmitted_byte_counter(7),
      O => \raw_payload_buffer[23]_i_7_n_0\
    );
\raw_payload_buffer[23]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data1(14),
      I1 => ptm_transmitted_byte_counter(6),
      O => \raw_payload_buffer[23]_i_8_n_0\
    );
\raw_payload_buffer[23]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data1(13),
      I1 => ptm_transmitted_byte_counter(5),
      O => \raw_payload_buffer[23]_i_9_n_0\
    );
\raw_payload_buffer[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFD0D0FFD0"
    )
        port map (
      I0 => w5500state(5),
      I1 => rx_shift_payload_buffer(0),
      I2 => \raw_payload_buffer[27]_i_2_n_0\,
      I3 => plusOp(8),
      I4 => \raw_payload_buffer[30]_i_4_n_0\,
      I5 => \raw_payload_buffer[24]_i_3_n_0\,
      O => \raw_payload_buffer[24]_i_1_n_0\
    );
\raw_payload_buffer[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFA8A8A8"
    )
        port map (
      I0 => \raw_payload_buffer[24]_i_6_n_0\,
      I1 => \raw_payload_buffer[24]_i_7_n_0\,
      I2 => w5500state(3),
      I3 => raw_payload_buffer0(8),
      I4 => \raw_payload_buffer[31]_i_6_n_0\,
      I5 => \raw_payload_buffer[24]_i_8_n_0\,
      O => \raw_payload_buffer[24]_i_3_n_0\
    );
\raw_payload_buffer[24]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data1(17),
      I1 => ptm_transmitted_byte_counter(9),
      O => \raw_payload_buffer[24]_i_4_n_0\
    );
\raw_payload_buffer[24]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data1(16),
      I1 => ptm_transmitted_byte_counter(8),
      O => \raw_payload_buffer[24]_i_5_n_0\
    );
\raw_payload_buffer[24]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => w5500state(0),
      I1 => w5500state(1),
      O => \raw_payload_buffer[24]_i_6_n_0\
    );
\raw_payload_buffer[24]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => payload_data_has_been_set_reg_rep_n_0,
      I1 => w5500state(5),
      O => \raw_payload_buffer[24]_i_7_n_0\
    );
\raw_payload_buffer[24]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C0050000"
    )
        port map (
      I0 => w5500state(5),
      I1 => w5500state(4),
      I2 => w5500state(0),
      I3 => w5500state(1),
      I4 => payload_data_has_been_set_reg_rep_n_0,
      I5 => w5500state(3),
      O => \raw_payload_buffer[24]_i_8_n_0\
    );
\raw_payload_buffer[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAEAAAEFFFFAAAE"
    )
        port map (
      I0 => \raw_payload_buffer[25]_i_2_n_0\,
      I1 => rx_shift_payload_buffer(1),
      I2 => \raw_payload_buffer[25]_i_3_n_0\,
      I3 => w5500state(0),
      I4 => \raw_payload_buffer[25]_i_4_n_0\,
      I5 => \raw_payload_buffer[25]_i_5_n_0\,
      O => \raw_payload_buffer[25]_i_1_n_0\
    );
\raw_payload_buffer[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A030A0808833"
    )
        port map (
      I0 => \payload_data_has_been_set_reg_rep__0_n_0\,
      I1 => w5500state(5),
      I2 => w5500state(2),
      I3 => w5500state(0),
      I4 => w5500state(3),
      I5 => w5500state(4),
      O => \raw_payload_buffer[25]_i_2_n_0\
    );
\raw_payload_buffer[25]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => w5500state(3),
      I1 => w5500state(2),
      O => \raw_payload_buffer[25]_i_3_n_0\
    );
\raw_payload_buffer[25]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002E"
    )
        port map (
      I0 => w5500state(4),
      I1 => w5500state(3),
      I2 => w5500state(0),
      I3 => w5500state(2),
      O => \raw_payload_buffer[25]_i_4_n_0\
    );
\raw_payload_buffer[25]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA01BA51BF01BF51"
    )
        port map (
      I0 => w5500state(3),
      I1 => payload_data_has_been_set_reg_n_0,
      I2 => w5500state(0),
      I3 => w5500state(1),
      I4 => plusOp(9),
      I5 => raw_payload_buffer0(9),
      O => \raw_payload_buffer[25]_i_5_n_0\
    );
\raw_payload_buffer[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF444F444F444"
    )
        port map (
      I0 => \raw_payload_buffer[30]_i_4_n_0\,
      I1 => plusOp(10),
      I2 => raw_payload_buffer0(10),
      I3 => \raw_payload_buffer[31]_i_6_n_0\,
      I4 => rx_shift_payload_buffer(2),
      I5 => \raw_payload_buffer[26]_i_2_n_0\,
      O => \raw_payload_buffer[26]_i_1_n_0\
    );
\raw_payload_buffer[26]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => w5500state(2),
      I1 => w5500state(5),
      O => \raw_payload_buffer[26]_i_2_n_0\
    );
\raw_payload_buffer[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFD0"
    )
        port map (
      I0 => w5500state(5),
      I1 => rx_shift_payload_buffer(3),
      I2 => \raw_payload_buffer[27]_i_2_n_0\,
      I3 => \raw_payload_buffer[27]_i_3_n_0\,
      I4 => \raw_payload_buffer[27]_i_4_n_0\,
      O => \raw_payload_buffer[27]_i_1_n_0\
    );
\raw_payload_buffer[27]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0001010"
    )
        port map (
      I0 => w5500state(0),
      I1 => w5500state(1),
      I2 => w5500state(2),
      I3 => payload_data_has_been_set_reg_rep_n_0,
      I4 => w5500state(3),
      O => \raw_payload_buffer[27]_i_2_n_0\
    );
\raw_payload_buffer[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000380000000800"
    )
        port map (
      I0 => plusOp(11),
      I1 => w5500state(0),
      I2 => w5500state(1),
      I3 => w5500state(4),
      I4 => w5500state(3),
      I5 => raw_payload_buffer0(11),
      O => \raw_payload_buffer[27]_i_3_n_0\
    );
\raw_payload_buffer[27]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B0000000800030"
    )
        port map (
      I0 => w5500state(4),
      I1 => w5500state(1),
      I2 => payload_data_has_been_set_reg_rep_n_0,
      I3 => w5500state(3),
      I4 => w5500state(0),
      I5 => w5500state(5),
      O => \raw_payload_buffer[27]_i_4_n_0\
    );
\raw_payload_buffer[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA8A888888"
    )
        port map (
      I0 => \raw_payload_buffer[28]_i_3_n_0\,
      I1 => \payload_byte_length[10]_i_6_n_0\,
      I2 => \raw_payload_buffer[28]_i_4_n_0\,
      I3 => \spi_header[10]_i_4_n_0\,
      I4 => \raw_payload_buffer[31]_i_4_n_0\,
      I5 => \raw_payload_buffer[31]_i_3_n_0\,
      O => \raw_payload_buffer[28]_i_1_n_0\
    );
\raw_payload_buffer[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCEECCFCCCCC"
    )
        port map (
      I0 => plusOp(12),
      I1 => \raw_payload_buffer[28]_i_5_n_0\,
      I2 => raw_payload_buffer0(12),
      I3 => \raw_payload_buffer[29]_i_4_n_0\,
      I4 => w5500state(1),
      I5 => w5500state(0),
      O => \raw_payload_buffer[28]_i_2_n_0\
    );
\raw_payload_buffer[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAEAAABABA"
    )
        port map (
      I0 => \raw_payload_buffer[27]_i_4_n_0\,
      I1 => w5500state(1),
      I2 => w5500state(2),
      I3 => payload_data_has_been_set_reg_rep_n_0,
      I4 => w5500state(3),
      I5 => w5500state(5),
      O => \raw_payload_buffer[28]_i_3_n_0\
    );
\raw_payload_buffer[28]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => w5500state(1),
      I1 => w5500state(5),
      O => \raw_payload_buffer[28]_i_4_n_0\
    );
\raw_payload_buffer[28]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00040004000400"
    )
        port map (
      I0 => w5500state(3),
      I1 => w5500state(1),
      I2 => w5500state(0),
      I3 => w5500state(2),
      I4 => w5500state(5),
      I5 => rx_shift_payload_buffer(4),
      O => \raw_payload_buffer[28]_i_5_n_0\
    );
\raw_payload_buffer[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEEEEFEEE"
    )
        port map (
      I0 => \raw_payload_buffer[29]_i_2_n_0\,
      I1 => \raw_payload_buffer[29]_i_3_n_0\,
      I2 => plusOp(13),
      I3 => w5500state(0),
      I4 => w5500state(1),
      I5 => \raw_payload_buffer[29]_i_4_n_0\,
      O => \raw_payload_buffer[29]_i_1_n_0\
    );
\raw_payload_buffer[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \raw_payload_buffer[22]_i_3_n_0\,
      I1 => \raw_payload_buffer[29]_i_5_n_0\,
      I2 => w5500state(5),
      I3 => raw_payload_buffer0(13),
      I4 => \raw_payload_buffer[31]_i_6_n_0\,
      I5 => \raw_payload_buffer[29]_i_6_n_0\,
      O => \raw_payload_buffer[29]_i_2_n_0\
    );
\raw_payload_buffer[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FF00F0000000"
    )
        port map (
      I0 => w5500state(3),
      I1 => w5500state(1),
      I2 => data3(29),
      I3 => w5500state(5),
      I4 => w5500state(2),
      I5 => payload_data_has_been_set_reg_rep_n_0,
      O => \raw_payload_buffer[29]_i_3_n_0\
    );
\raw_payload_buffer[29]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => w5500state(3),
      I1 => w5500state(4),
      O => \raw_payload_buffer[29]_i_4_n_0\
    );
\raw_payload_buffer[29]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => w5500state(0),
      I1 => w5500state(1),
      I2 => w5500state(3),
      I3 => w5500state(2),
      O => \raw_payload_buffer[29]_i_5_n_0\
    );
\raw_payload_buffer[29]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000000E"
    )
        port map (
      I0 => payload_data_has_been_set_reg_rep_n_0,
      I1 => w5500state(2),
      I2 => w5500state(3),
      I3 => w5500state(1),
      I4 => w5500state(0),
      I5 => w5500state(5),
      O => \raw_payload_buffer[29]_i_6_n_0\
    );
\raw_payload_buffer[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0008"
    )
        port map (
      I0 => w5500state(2),
      I1 => w5500state(0),
      I2 => w5500state(4),
      I3 => w5500state(3),
      I4 => \raw_payload_buffer[4]_i_1_n_0\,
      O => \raw_payload_buffer[2]_i_1_n_0\
    );
\raw_payload_buffer[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFAE"
    )
        port map (
      I0 => \raw_payload_buffer[30]_i_2_n_0\,
      I1 => plusOp(14),
      I2 => \raw_payload_buffer[30]_i_4_n_0\,
      I3 => \raw_payload_buffer[30]_i_5_n_0\,
      I4 => \raw_payload_buffer[30]_i_6_n_0\,
      O => \raw_payload_buffer[30]_i_1_n_0\
    );
\raw_payload_buffer[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4030400040C040C0"
    )
        port map (
      I0 => w5500state(2),
      I1 => w5500state(0),
      I2 => w5500state(1),
      I3 => w5500state(3),
      I4 => raw_payload_buffer0(14),
      I5 => w5500state(4),
      O => \raw_payload_buffer[30]_i_2_n_0\
    );
\raw_payload_buffer[30]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFF"
    )
        port map (
      I0 => w5500state(4),
      I1 => w5500state(3),
      I2 => w5500state(1),
      I3 => w5500state(0),
      O => \raw_payload_buffer[30]_i_4_n_0\
    );
\raw_payload_buffer[30]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00000045004500"
    )
        port map (
      I0 => w5500state(3),
      I1 => data3(30),
      I2 => w5500state(5),
      I3 => w5500state(2),
      I4 => payload_data_has_been_set_reg_rep_n_0,
      I5 => w5500state(1),
      O => \raw_payload_buffer[30]_i_5_n_0\
    );
\raw_payload_buffer[30]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C00090"
    )
        port map (
      I0 => w5500state(5),
      I1 => w5500state(0),
      I2 => payload_data_has_been_set_reg_rep_n_0,
      I3 => w5500state(3),
      I4 => w5500state(1),
      O => \raw_payload_buffer[30]_i_6_n_0\
    );
\raw_payload_buffer[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAEAAAAA"
    )
        port map (
      I0 => \raw_payload_buffer[31]_i_3_n_0\,
      I1 => \raw_payload_buffer[31]_i_4_n_0\,
      I2 => \spi_header[10]_i_4_n_0\,
      I3 => w5500state(1),
      I4 => w5500state(5),
      I5 => \payload_byte_length[10]_i_6_n_0\,
      O => raw_payload_buffer_3
    );
\raw_payload_buffer[31]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"202020FF20202020"
    )
        port map (
      I0 => \rx_received_size_reg[15]_i_3_n_0\,
      I1 => w5500state(4),
      I2 => \spi_header[23]_i_5_n_0\,
      I3 => \raw_payload_buffer[31]_i_14_n_0\,
      I4 => \spi_header[23]_i_18_n_0\,
      I5 => \ptm_transmitted_byte_counter[9]_i_8_n_0\,
      O => \raw_payload_buffer[31]_i_10_n_0\
    );
\raw_payload_buffer[31]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \spi_header[23]_i_15_n_0\,
      I1 => w5500state(1),
      I2 => w5500state(3),
      I3 => w5500state(4),
      O => \raw_payload_buffer[31]_i_11_n_0\
    );
\raw_payload_buffer[31]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => spi_busy,
      I1 => prev_spi_busy,
      I2 => w5500state(2),
      I3 => payload_data_has_been_set_reg_rep_n_0,
      O => \raw_payload_buffer[31]_i_12_n_0\
    );
\raw_payload_buffer[31]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \w5500state_next_reg_n_0_[3]\,
      I1 => \w5500state_next_reg_n_0_[4]\,
      I2 => \w5500state_next_reg_n_0_[0]\,
      I3 => \w5500state_next_reg_n_0_[2]\,
      I4 => \w5500state_next_reg_n_0_[5]\,
      I5 => \w5500state_next_reg_n_0_[1]\,
      O => \raw_payload_buffer[31]_i_13_n_0\
    );
\raw_payload_buffer[31]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF4"
    )
        port map (
      I0 => spi_busy,
      I1 => prev_spi_busy,
      I2 => payload_data_has_been_set_reg_rep_n_0,
      I3 => w5500state(2),
      O => \raw_payload_buffer[31]_i_14_n_0\
    );
\raw_payload_buffer[31]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => payload_data_has_been_set_reg_rep_n_0,
      I1 => w5500state(2),
      I2 => w5500state(1),
      O => \raw_payload_buffer[31]_i_15_n_0\
    );
\raw_payload_buffer[31]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => w5500state(1),
      I1 => w5500state(2),
      I2 => w5500state(0),
      O => \raw_payload_buffer[31]_i_16_n_0\
    );
\raw_payload_buffer[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEA"
    )
        port map (
      I0 => \raw_payload_buffer[31]_i_5_n_0\,
      I1 => \raw_payload_buffer[31]_i_6_n_0\,
      I2 => raw_payload_buffer0(15),
      I3 => \raw_payload_buffer[31]_i_7_n_0\,
      I4 => \raw_payload_buffer[31]_i_8_n_0\,
      I5 => \raw_payload_buffer[31]_i_9_n_0\,
      O => \raw_payload_buffer[31]_i_2_n_0\
    );
\raw_payload_buffer[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5454545454545455"
    )
        port map (
      I0 => w5500state(5),
      I1 => \raw_payload_buffer[31]_i_10_n_0\,
      I2 => \raw_payload_buffer[31]_i_11_n_0\,
      I3 => \payload_byte_length[10]_i_3_n_0\,
      I4 => w5500state(3),
      I5 => w5500state(4),
      O => \raw_payload_buffer[31]_i_3_n_0\
    );
\raw_payload_buffer[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"004400440F440FFF"
    )
        port map (
      I0 => \raw_payload_buffer[31]_i_12_n_0\,
      I1 => \rx_received_size_reg[15]_i_8_n_0\,
      I2 => \raw_payload_buffer[31]_i_13_n_0\,
      I3 => w5500state(0),
      I4 => \tx_write_pointer[15]_i_5_n_0\,
      I5 => \raw_payload_buffer[31]_i_14_n_0\,
      O => \raw_payload_buffer[31]_i_4_n_0\
    );
\raw_payload_buffer[31]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => w5500state(3),
      I1 => w5500state(4),
      I2 => w5500state(1),
      I3 => w5500state(2),
      O => \raw_payload_buffer[31]_i_5_n_0\
    );
\raw_payload_buffer[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => w5500state(0),
      I1 => w5500state(1),
      I2 => w5500state(4),
      I3 => w5500state(3),
      O => \raw_payload_buffer[31]_i_6_n_0\
    );
\raw_payload_buffer[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000100014001511"
    )
        port map (
      I0 => w5500state(3),
      I1 => w5500state(4),
      I2 => w5500state(0),
      I3 => payload_data_has_been_set_reg_rep_n_0,
      I4 => w5500state(5),
      I5 => w5500state(1),
      O => \raw_payload_buffer[31]_i_7_n_0\
    );
\raw_payload_buffer[31]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0080F080"
    )
        port map (
      I0 => w5500state(4),
      I1 => plusOp(15),
      I2 => w5500state(0),
      I3 => w5500state(1),
      I4 => \raw_payload_buffer[4]_i_4_n_0\,
      I5 => \raw_payload_buffer[31]_i_15_n_0\,
      O => \raw_payload_buffer[31]_i_8_n_0\
    );
\raw_payload_buffer[31]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00550055C0D500D5"
    )
        port map (
      I0 => \raw_payload_buffer[31]_i_16_n_0\,
      I1 => w5500state(2),
      I2 => data3(31),
      I3 => w5500state(4),
      I4 => payload_data_has_been_set_reg_rep_n_0,
      I5 => w5500state(3),
      O => \raw_payload_buffer[31]_i_9_n_0\
    );
\raw_payload_buffer[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABABAAAAABAAAAA"
    )
        port map (
      I0 => \raw_payload_buffer[7]_i_2_n_0\,
      I1 => w5500state(4),
      I2 => w5500state(0),
      I3 => w5500state(1),
      I4 => w5500state(2),
      I5 => w5500state(3),
      O => \raw_payload_buffer[3]_i_1_n_0\
    );
\raw_payload_buffer[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAEEAAEFAFEEAAE"
    )
        port map (
      I0 => \raw_payload_buffer[4]_i_2_n_0\,
      I1 => \raw_payload_buffer[4]_i_3_n_0\,
      I2 => w5500state(0),
      I3 => w5500state(1),
      I4 => w5500state(5),
      I5 => \raw_payload_buffer[4]_i_4_n_0\,
      O => \raw_payload_buffer[4]_i_1_n_0\
    );
\raw_payload_buffer[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => w5500state(1),
      I1 => w5500state(2),
      I2 => payload_data_has_been_set_reg_rep_n_0,
      I3 => w5500state(3),
      O => \raw_payload_buffer[4]_i_2_n_0\
    );
\raw_payload_buffer[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => payload_data_has_been_set_reg_rep_n_0,
      I1 => w5500state(4),
      I2 => w5500state(3),
      O => \raw_payload_buffer[4]_i_3_n_0\
    );
\raw_payload_buffer[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => w5500state(3),
      I1 => payload_data_has_been_set_reg_rep_n_0,
      O => \raw_payload_buffer[4]_i_4_n_0\
    );
\raw_payload_buffer[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCFCCCCCCECCCCC"
    )
        port map (
      I0 => w5500state(1),
      I1 => \raw_payload_buffer[4]_i_1_n_0\,
      I2 => w5500state(3),
      I3 => w5500state(4),
      I4 => w5500state(0),
      I5 => w5500state(2),
      O => \raw_payload_buffer[5]_i_1_n_0\
    );
\raw_payload_buffer[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABEAAAAAAAAAAAA"
    )
        port map (
      I0 => \raw_payload_buffer[4]_i_1_n_0\,
      I1 => w5500state(2),
      I2 => w5500state(3),
      I3 => w5500state(4),
      I4 => w5500state(1),
      I5 => w5500state(0),
      O => \raw_payload_buffer[6]_i_1_n_0\
    );
\raw_payload_buffer[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEAA"
    )
        port map (
      I0 => \raw_payload_buffer[7]_i_2_n_0\,
      I1 => w5500state(0),
      I2 => w5500state(1),
      I3 => w5500state(2),
      O => \raw_payload_buffer[7]_i_1_n_0\
    );
\raw_payload_buffer[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAEAAAAEAAEAAAA"
    )
        port map (
      I0 => \raw_payload_buffer[7]_i_3_n_0\,
      I1 => payload_data_has_been_set_reg_rep_n_0,
      I2 => w5500state(1),
      I3 => w5500state(0),
      I4 => w5500state(4),
      I5 => w5500state(3),
      O => \raw_payload_buffer[7]_i_2_n_0\
    );
\raw_payload_buffer[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F00000088008800"
    )
        port map (
      I0 => w5500state(5),
      I1 => w5500state(0),
      I2 => \spi_header[10]_i_4_n_0\,
      I3 => payload_data_has_been_set_reg_rep_n_0,
      I4 => w5500state(2),
      I5 => w5500state(1),
      O => \raw_payload_buffer[7]_i_3_n_0\
    );
\raw_payload_buffer[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFAAEA"
    )
        port map (
      I0 => \raw_payload_buffer[21]_i_3_n_0\,
      I1 => \payload_byte_length[2]_i_2_n_0\,
      I2 => \spi_header[10]_i_4_n_0\,
      I3 => w5500state(5),
      I4 => \raw_payload_buffer[19]_i_6_n_0\,
      I5 => \raw_payload_buffer[9]_i_2_n_0\,
      O => \raw_payload_buffer[9]_i_1_n_0\
    );
\raw_payload_buffer[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \payload_data_has_been_set_reg_rep__0_n_0\,
      I1 => w5500state(3),
      I2 => w5500state(1),
      I3 => w5500state(0),
      I4 => w5500state(5),
      O => \raw_payload_buffer[9]_i_2_n_0\
    );
\raw_payload_buffer_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => raw_payload_buffer_3,
      D => \raw_payload_buffer[0]_i_1_n_0\,
      Q => raw_payload_buffer(0),
      R => '0'
    );
\raw_payload_buffer_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => raw_payload_buffer_3,
      D => \raw_payload_buffer[13]_i_1_n_0\,
      Q => raw_payload_buffer(13),
      R => '0'
    );
\raw_payload_buffer_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => raw_payload_buffer_3,
      D => \raw_payload_buffer[15]_i_1_n_0\,
      Q => raw_payload_buffer(15),
      R => '0'
    );
\raw_payload_buffer_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => raw_payload_buffer_3,
      D => \raw_payload_buffer[16]_i_1_n_0\,
      Q => raw_payload_buffer(16),
      R => '0'
    );
\raw_payload_buffer_reg[17]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => raw_payload_buffer_3,
      D => \raw_payload_buffer[17]_i_1_n_0\,
      Q => raw_payload_buffer(17),
      S => \raw_payload_buffer[28]_i_1_n_0\
    );
\raw_payload_buffer_reg[18]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => raw_payload_buffer_3,
      D => \raw_payload_buffer[18]_i_1_n_0\,
      Q => raw_payload_buffer(18),
      S => \raw_payload_buffer[28]_i_1_n_0\
    );
\raw_payload_buffer_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => raw_payload_buffer_3,
      D => \raw_payload_buffer[19]_i_1_n_0\,
      Q => raw_payload_buffer(19),
      R => '0'
    );
\raw_payload_buffer_reg[19]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \raw_payload_buffer_reg[19]_i_3_n_0\,
      CO(2) => \raw_payload_buffer_reg[19]_i_3_n_1\,
      CO(1) => \raw_payload_buffer_reg[19]_i_3_n_2\,
      CO(0) => \raw_payload_buffer_reg[19]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => data1(11 downto 8),
      O(3 downto 0) => plusOp(3 downto 0),
      S(3) => \raw_payload_buffer[19]_i_7_n_0\,
      S(2) => \raw_payload_buffer[19]_i_8_n_0\,
      S(1) => \raw_payload_buffer[19]_i_9_n_0\,
      S(0) => \raw_payload_buffer[19]_i_10_n_0\
    );
\raw_payload_buffer_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => raw_payload_buffer_3,
      D => \raw_payload_buffer[20]_i_1_n_0\,
      Q => raw_payload_buffer(20),
      R => '0'
    );
\raw_payload_buffer_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => raw_payload_buffer_3,
      D => \raw_payload_buffer[21]_i_1_n_0\,
      Q => raw_payload_buffer(21),
      R => '0'
    );
\raw_payload_buffer_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => raw_payload_buffer_3,
      D => \raw_payload_buffer[22]_i_1_n_0\,
      Q => raw_payload_buffer(22),
      R => '0'
    );
\raw_payload_buffer_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => raw_payload_buffer_3,
      D => \raw_payload_buffer[23]_i_1_n_0\,
      Q => raw_payload_buffer(23),
      R => '0'
    );
\raw_payload_buffer_reg[23]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \raw_payload_buffer_reg[19]_i_3_n_0\,
      CO(3) => \raw_payload_buffer_reg[23]_i_3_n_0\,
      CO(2) => \raw_payload_buffer_reg[23]_i_3_n_1\,
      CO(1) => \raw_payload_buffer_reg[23]_i_3_n_2\,
      CO(0) => \raw_payload_buffer_reg[23]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => data1(15 downto 12),
      O(3 downto 0) => plusOp(7 downto 4),
      S(3) => \raw_payload_buffer[23]_i_7_n_0\,
      S(2) => \raw_payload_buffer[23]_i_8_n_0\,
      S(1) => \raw_payload_buffer[23]_i_9_n_0\,
      S(0) => \raw_payload_buffer[23]_i_10_n_0\
    );
\raw_payload_buffer_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => raw_payload_buffer_3,
      D => \raw_payload_buffer[24]_i_1_n_0\,
      Q => raw_payload_buffer(24),
      R => '0'
    );
\raw_payload_buffer_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \raw_payload_buffer_reg[23]_i_3_n_0\,
      CO(3) => \raw_payload_buffer_reg[24]_i_2_n_0\,
      CO(2) => \raw_payload_buffer_reg[24]_i_2_n_1\,
      CO(1) => \raw_payload_buffer_reg[24]_i_2_n_2\,
      CO(0) => \raw_payload_buffer_reg[24]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => data1(17 downto 16),
      O(3 downto 0) => plusOp(11 downto 8),
      S(3 downto 2) => data1(19 downto 18),
      S(1) => \raw_payload_buffer[24]_i_4_n_0\,
      S(0) => \raw_payload_buffer[24]_i_5_n_0\
    );
\raw_payload_buffer_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => raw_payload_buffer_3,
      D => \raw_payload_buffer[25]_i_1_n_0\,
      Q => raw_payload_buffer(25),
      R => '0'
    );
\raw_payload_buffer_reg[26]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => raw_payload_buffer_3,
      D => \raw_payload_buffer[26]_i_1_n_0\,
      Q => raw_payload_buffer(26),
      S => \raw_payload_buffer[28]_i_1_n_0\
    );
\raw_payload_buffer_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => raw_payload_buffer_3,
      D => \raw_payload_buffer[27]_i_1_n_0\,
      Q => raw_payload_buffer(27),
      R => '0'
    );
\raw_payload_buffer_reg[28]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => raw_payload_buffer_3,
      D => \raw_payload_buffer[28]_i_2_n_0\,
      Q => raw_payload_buffer(28),
      S => \raw_payload_buffer[28]_i_1_n_0\
    );
\raw_payload_buffer_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => raw_payload_buffer_3,
      D => \raw_payload_buffer[29]_i_1_n_0\,
      Q => raw_payload_buffer(29),
      R => '0'
    );
\raw_payload_buffer_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => raw_payload_buffer_3,
      D => \raw_payload_buffer[2]_i_1_n_0\,
      Q => raw_payload_buffer(2),
      R => '0'
    );
\raw_payload_buffer_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => raw_payload_buffer_3,
      D => \raw_payload_buffer[30]_i_1_n_0\,
      Q => raw_payload_buffer(30),
      R => '0'
    );
\raw_payload_buffer_reg[30]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \raw_payload_buffer_reg[24]_i_2_n_0\,
      CO(3) => \NLW_raw_payload_buffer_reg[30]_i_3_CO_UNCONNECTED\(3),
      CO(2) => \raw_payload_buffer_reg[30]_i_3_n_1\,
      CO(1) => \raw_payload_buffer_reg[30]_i_3_n_2\,
      CO(0) => \raw_payload_buffer_reg[30]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(15 downto 12),
      S(3 downto 0) => data1(23 downto 20)
    );
\raw_payload_buffer_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => raw_payload_buffer_3,
      D => \raw_payload_buffer[31]_i_2_n_0\,
      Q => raw_payload_buffer(31),
      R => '0'
    );
\raw_payload_buffer_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => raw_payload_buffer_3,
      D => \raw_payload_buffer[3]_i_1_n_0\,
      Q => raw_payload_buffer(3),
      R => '0'
    );
\raw_payload_buffer_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => raw_payload_buffer_3,
      D => \raw_payload_buffer[4]_i_1_n_0\,
      Q => raw_payload_buffer(4),
      R => '0'
    );
\raw_payload_buffer_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => raw_payload_buffer_3,
      D => \raw_payload_buffer[5]_i_1_n_0\,
      Q => raw_payload_buffer(5),
      R => '0'
    );
\raw_payload_buffer_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => raw_payload_buffer_3,
      D => \raw_payload_buffer[6]_i_1_n_0\,
      Q => raw_payload_buffer(6),
      R => '0'
    );
\raw_payload_buffer_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => raw_payload_buffer_3,
      D => \raw_payload_buffer[7]_i_1_n_0\,
      Q => raw_payload_buffer(7),
      R => '0'
    );
\raw_payload_buffer_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => raw_payload_buffer_3,
      D => \raw_payload_buffer[9]_i_1_n_0\,
      Q => raw_payload_buffer(9),
      R => '0'
    );
\rx_pointer_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA40"
    )
        port map (
      I0 => w5500state(5),
      I1 => w5500state(4),
      I2 => payload_data_has_been_set_reg_rep_n_0,
      I3 => rx_shift_payload_buffer(0),
      O => \rx_pointer_reg[0]_i_1_n_0\
    );
\rx_pointer_reg[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA40"
    )
        port map (
      I0 => w5500state(5),
      I1 => w5500state(4),
      I2 => payload_data_has_been_set_reg_rep_n_0,
      I3 => \rx_shift_payload_buffer_reg_n_0_[10]\,
      O => \rx_pointer_reg[10]_i_1_n_0\
    );
\rx_pointer_reg[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA40"
    )
        port map (
      I0 => w5500state(5),
      I1 => w5500state(4),
      I2 => payload_data_has_been_set_reg_rep_n_0,
      I3 => \rx_shift_payload_buffer_reg_n_0_[11]\,
      O => \rx_pointer_reg[11]_i_1_n_0\
    );
\rx_pointer_reg[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA40"
    )
        port map (
      I0 => w5500state(5),
      I1 => w5500state(4),
      I2 => payload_data_has_been_set_reg_rep_n_0,
      I3 => \rx_shift_payload_buffer_reg_n_0_[12]\,
      O => \rx_pointer_reg[12]_i_1_n_0\
    );
\rx_pointer_reg[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA40"
    )
        port map (
      I0 => w5500state(5),
      I1 => w5500state(4),
      I2 => payload_data_has_been_set_reg_rep_n_0,
      I3 => \rx_shift_payload_buffer_reg_n_0_[13]\,
      O => \rx_pointer_reg[13]_i_1_n_0\
    );
\rx_pointer_reg[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA40"
    )
        port map (
      I0 => w5500state(5),
      I1 => w5500state(4),
      I2 => payload_data_has_been_set_reg_rep_n_0,
      I3 => \rx_shift_payload_buffer_reg_n_0_[14]\,
      O => \rx_pointer_reg[14]_i_1_n_0\
    );
\rx_pointer_reg[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA40"
    )
        port map (
      I0 => w5500state(5),
      I1 => w5500state(4),
      I2 => payload_data_has_been_set_reg_rep_n_0,
      I3 => \rx_shift_payload_buffer_reg_n_0_[15]\,
      O => \rx_pointer_reg[15]_i_2_n_0\
    );
\rx_pointer_reg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA40"
    )
        port map (
      I0 => w5500state(5),
      I1 => w5500state(4),
      I2 => payload_data_has_been_set_reg_rep_n_0,
      I3 => rx_shift_payload_buffer(1),
      O => \rx_pointer_reg[1]_i_1_n_0\
    );
\rx_pointer_reg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA40"
    )
        port map (
      I0 => w5500state(5),
      I1 => w5500state(4),
      I2 => payload_data_has_been_set_reg_rep_n_0,
      I3 => rx_shift_payload_buffer(2),
      O => \rx_pointer_reg[2]_i_1_n_0\
    );
\rx_pointer_reg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA40"
    )
        port map (
      I0 => w5500state(5),
      I1 => w5500state(4),
      I2 => payload_data_has_been_set_reg_rep_n_0,
      I3 => rx_shift_payload_buffer(3),
      O => \rx_pointer_reg[3]_i_1_n_0\
    );
\rx_pointer_reg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA40"
    )
        port map (
      I0 => w5500state(5),
      I1 => w5500state(4),
      I2 => payload_data_has_been_set_reg_rep_n_0,
      I3 => rx_shift_payload_buffer(4),
      O => \rx_pointer_reg[4]_i_1_n_0\
    );
\rx_pointer_reg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA40"
    )
        port map (
      I0 => w5500state(5),
      I1 => w5500state(4),
      I2 => payload_data_has_been_set_reg_rep_n_0,
      I3 => data3(29),
      O => \rx_pointer_reg[5]_i_1_n_0\
    );
\rx_pointer_reg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA40"
    )
        port map (
      I0 => w5500state(5),
      I1 => w5500state(4),
      I2 => payload_data_has_been_set_reg_rep_n_0,
      I3 => data3(30),
      O => \rx_pointer_reg[6]_i_1_n_0\
    );
\rx_pointer_reg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA40"
    )
        port map (
      I0 => w5500state(5),
      I1 => w5500state(4),
      I2 => payload_data_has_been_set_reg_rep_n_0,
      I3 => data3(31),
      O => \rx_pointer_reg[7]_i_1_n_0\
    );
\rx_pointer_reg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA40"
    )
        port map (
      I0 => w5500state(5),
      I1 => w5500state(4),
      I2 => payload_data_has_been_set_reg_rep_n_0,
      I3 => \rx_shift_payload_buffer_reg_n_0_[8]\,
      O => \rx_pointer_reg[8]_i_1_n_0\
    );
\rx_pointer_reg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA40"
    )
        port map (
      I0 => w5500state(5),
      I1 => w5500state(4),
      I2 => payload_data_has_been_set_reg_rep_n_0,
      I3 => \rx_shift_payload_buffer_reg_n_0_[9]\,
      O => \rx_pointer_reg[9]_i_1_n_0\
    );
\rx_pointer_reg_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_out1,
      CE => rx_pointer_reg_4,
      D => \rx_pointer_reg[0]_i_1_n_0\,
      Q => rx_pointer_reg(0),
      S => '0'
    );
\rx_pointer_reg_reg[10]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_out1,
      CE => rx_pointer_reg_4,
      D => \rx_pointer_reg[10]_i_1_n_0\,
      Q => rx_pointer_reg(10),
      S => '0'
    );
\rx_pointer_reg_reg[11]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_out1,
      CE => rx_pointer_reg_4,
      D => \rx_pointer_reg[11]_i_1_n_0\,
      Q => rx_pointer_reg(11),
      S => '0'
    );
\rx_pointer_reg_reg[12]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_out1,
      CE => rx_pointer_reg_4,
      D => \rx_pointer_reg[12]_i_1_n_0\,
      Q => rx_pointer_reg(12),
      S => '0'
    );
\rx_pointer_reg_reg[13]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_out1,
      CE => rx_pointer_reg_4,
      D => \rx_pointer_reg[13]_i_1_n_0\,
      Q => rx_pointer_reg(13),
      S => '0'
    );
\rx_pointer_reg_reg[14]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_out1,
      CE => rx_pointer_reg_4,
      D => \rx_pointer_reg[14]_i_1_n_0\,
      Q => rx_pointer_reg(14),
      S => '0'
    );
\rx_pointer_reg_reg[15]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_out1,
      CE => rx_pointer_reg_4,
      D => \rx_pointer_reg[15]_i_2_n_0\,
      Q => rx_pointer_reg(15),
      S => '0'
    );
\rx_pointer_reg_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_out1,
      CE => rx_pointer_reg_4,
      D => \rx_pointer_reg[1]_i_1_n_0\,
      Q => rx_pointer_reg(1),
      S => '0'
    );
\rx_pointer_reg_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_out1,
      CE => rx_pointer_reg_4,
      D => \rx_pointer_reg[2]_i_1_n_0\,
      Q => rx_pointer_reg(2),
      S => '0'
    );
\rx_pointer_reg_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_out1,
      CE => rx_pointer_reg_4,
      D => \rx_pointer_reg[3]_i_1_n_0\,
      Q => rx_pointer_reg(3),
      S => '0'
    );
\rx_pointer_reg_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_out1,
      CE => rx_pointer_reg_4,
      D => \rx_pointer_reg[4]_i_1_n_0\,
      Q => rx_pointer_reg(4),
      S => '0'
    );
\rx_pointer_reg_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_out1,
      CE => rx_pointer_reg_4,
      D => \rx_pointer_reg[5]_i_1_n_0\,
      Q => rx_pointer_reg(5),
      S => '0'
    );
\rx_pointer_reg_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_out1,
      CE => rx_pointer_reg_4,
      D => \rx_pointer_reg[6]_i_1_n_0\,
      Q => rx_pointer_reg(6),
      S => '0'
    );
\rx_pointer_reg_reg[7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_out1,
      CE => rx_pointer_reg_4,
      D => \rx_pointer_reg[7]_i_1_n_0\,
      Q => rx_pointer_reg(7),
      S => '0'
    );
\rx_pointer_reg_reg[8]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_out1,
      CE => rx_pointer_reg_4,
      D => \rx_pointer_reg[8]_i_1_n_0\,
      Q => rx_pointer_reg(8),
      S => '0'
    );
\rx_pointer_reg_reg[9]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_out1,
      CE => rx_pointer_reg_4,
      D => \rx_pointer_reg[9]_i_1_n_0\,
      Q => rx_pointer_reg(9),
      S => '0'
    );
\rx_received_size_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8C80"
    )
        port map (
      I0 => payload_data_has_been_set_reg_rep_n_0,
      I1 => w5500state(4),
      I2 => w5500state(3),
      I3 => rx_shift_payload_buffer(0),
      O => \rx_received_size_reg[0]_i_1_n_0\
    );
\rx_received_size_reg[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8C80"
    )
        port map (
      I0 => payload_data_has_been_set_reg_rep_n_0,
      I1 => w5500state(4),
      I2 => w5500state(3),
      I3 => \rx_shift_payload_buffer_reg_n_0_[10]\,
      O => \rx_received_size_reg[10]_i_1_n_0\
    );
\rx_received_size_reg[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8C80"
    )
        port map (
      I0 => payload_data_has_been_set_reg_rep_n_0,
      I1 => w5500state(4),
      I2 => w5500state(3),
      I3 => \rx_shift_payload_buffer_reg_n_0_[11]\,
      O => \rx_received_size_reg[11]_i_1_n_0\
    );
\rx_received_size_reg[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8C80"
    )
        port map (
      I0 => payload_data_has_been_set_reg_rep_n_0,
      I1 => w5500state(4),
      I2 => w5500state(3),
      I3 => \rx_shift_payload_buffer_reg_n_0_[12]\,
      O => \rx_received_size_reg[12]_i_1_n_0\
    );
\rx_received_size_reg[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8C80"
    )
        port map (
      I0 => payload_data_has_been_set_reg_rep_n_0,
      I1 => w5500state(4),
      I2 => w5500state(3),
      I3 => \rx_shift_payload_buffer_reg_n_0_[13]\,
      O => \rx_received_size_reg[13]_i_1_n_0\
    );
\rx_received_size_reg[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8C80"
    )
        port map (
      I0 => payload_data_has_been_set_reg_rep_n_0,
      I1 => w5500state(4),
      I2 => w5500state(3),
      I3 => \rx_shift_payload_buffer_reg_n_0_[14]\,
      O => \rx_received_size_reg[14]_i_1_n_0\
    );
\rx_received_size_reg[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8C80"
    )
        port map (
      I0 => payload_data_has_been_set_reg_rep_n_0,
      I1 => w5500state(4),
      I2 => w5500state(3),
      I3 => \rx_shift_payload_buffer_reg_n_0_[15]\,
      O => \rx_received_size_reg[15]_i_2_n_0\
    );
\rx_received_size_reg[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => w5500state(1),
      I1 => w5500state(0),
      O => \rx_received_size_reg[15]_i_3_n_0\
    );
\rx_received_size_reg[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \rx_received_size_reg[15]_i_8_n_0\,
      I1 => \w5500state_next[5]_i_5_n_0\,
      I2 => payload_data_has_been_set_reg_rep_n_0,
      I3 => w5500state(2),
      I4 => \rx_received_size_reg[15]_i_5_n_0\,
      I5 => w5500state(3),
      O => \rx_received_size_reg[15]_i_4_n_0\
    );
\rx_received_size_reg[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => w5500state(5),
      I1 => w5500state(4),
      O => \rx_received_size_reg[15]_i_5_n_0\
    );
\rx_received_size_reg[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => w5500state(0),
      I1 => w5500state(2),
      I2 => w5500state(1),
      I3 => w5500state(3),
      O => \rx_received_size_reg[15]_i_6_n_0\
    );
\rx_received_size_reg[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFDFFFFFFFF"
    )
        port map (
      I0 => \w5500state_next_reg_n_0_[5]\,
      I1 => \w5500state_next_reg_n_0_[3]\,
      I2 => \w5500state_next_reg_n_0_[4]\,
      I3 => \w5500state_next_reg_n_0_[1]\,
      I4 => \w5500state_next_reg_n_0_[2]\,
      I5 => \w5500state_next_reg_n_0_[0]\,
      O => \rx_received_size_reg[15]_i_8_n_0\
    );
\rx_received_size_reg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8C80"
    )
        port map (
      I0 => payload_data_has_been_set_reg_rep_n_0,
      I1 => w5500state(4),
      I2 => w5500state(3),
      I3 => rx_shift_payload_buffer(1),
      O => \rx_received_size_reg[1]_i_1_n_0\
    );
\rx_received_size_reg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8C80"
    )
        port map (
      I0 => payload_data_has_been_set_reg_rep_n_0,
      I1 => w5500state(4),
      I2 => w5500state(3),
      I3 => rx_shift_payload_buffer(2),
      O => \rx_received_size_reg[2]_i_1_n_0\
    );
\rx_received_size_reg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8C80"
    )
        port map (
      I0 => payload_data_has_been_set_reg_rep_n_0,
      I1 => w5500state(4),
      I2 => w5500state(3),
      I3 => rx_shift_payload_buffer(3),
      O => \rx_received_size_reg[3]_i_1_n_0\
    );
\rx_received_size_reg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8C80"
    )
        port map (
      I0 => payload_data_has_been_set_reg_rep_n_0,
      I1 => w5500state(4),
      I2 => w5500state(3),
      I3 => rx_shift_payload_buffer(4),
      O => \rx_received_size_reg[4]_i_1_n_0\
    );
\rx_received_size_reg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8C80"
    )
        port map (
      I0 => payload_data_has_been_set_reg_rep_n_0,
      I1 => w5500state(4),
      I2 => w5500state(3),
      I3 => data3(29),
      O => \rx_received_size_reg[5]_i_1_n_0\
    );
\rx_received_size_reg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8C80"
    )
        port map (
      I0 => payload_data_has_been_set_reg_rep_n_0,
      I1 => w5500state(4),
      I2 => w5500state(3),
      I3 => data3(30),
      O => \rx_received_size_reg[6]_i_1_n_0\
    );
\rx_received_size_reg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8C80"
    )
        port map (
      I0 => payload_data_has_been_set_reg_rep_n_0,
      I1 => w5500state(4),
      I2 => w5500state(3),
      I3 => data3(31),
      O => \rx_received_size_reg[7]_i_1_n_0\
    );
\rx_received_size_reg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8C80"
    )
        port map (
      I0 => payload_data_has_been_set_reg_rep_n_0,
      I1 => w5500state(4),
      I2 => w5500state(3),
      I3 => \rx_shift_payload_buffer_reg_n_0_[8]\,
      O => \rx_received_size_reg[8]_i_1_n_0\
    );
\rx_received_size_reg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8C80"
    )
        port map (
      I0 => payload_data_has_been_set_reg_rep_n_0,
      I1 => w5500state(4),
      I2 => w5500state(3),
      I3 => \rx_shift_payload_buffer_reg_n_0_[9]\,
      O => \rx_received_size_reg[9]_i_1_n_0\
    );
\rx_received_size_reg_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_out1,
      CE => rx_received_size_reg_1,
      D => \rx_received_size_reg[0]_i_1_n_0\,
      Q => rx_received_size_reg(0),
      S => '0'
    );
\rx_received_size_reg_reg[10]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_out1,
      CE => rx_received_size_reg_1,
      D => \rx_received_size_reg[10]_i_1_n_0\,
      Q => rx_received_size_reg(10),
      S => '0'
    );
\rx_received_size_reg_reg[11]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_out1,
      CE => rx_received_size_reg_1,
      D => \rx_received_size_reg[11]_i_1_n_0\,
      Q => rx_received_size_reg(11),
      S => '0'
    );
\rx_received_size_reg_reg[12]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_out1,
      CE => rx_received_size_reg_1,
      D => \rx_received_size_reg[12]_i_1_n_0\,
      Q => rx_received_size_reg(12),
      S => '0'
    );
\rx_received_size_reg_reg[13]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_out1,
      CE => rx_received_size_reg_1,
      D => \rx_received_size_reg[13]_i_1_n_0\,
      Q => rx_received_size_reg(13),
      S => '0'
    );
\rx_received_size_reg_reg[14]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_out1,
      CE => rx_received_size_reg_1,
      D => \rx_received_size_reg[14]_i_1_n_0\,
      Q => rx_received_size_reg(14),
      S => '0'
    );
\rx_received_size_reg_reg[15]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_out1,
      CE => rx_received_size_reg_1,
      D => \rx_received_size_reg[15]_i_2_n_0\,
      Q => rx_received_size_reg(15),
      S => '0'
    );
\rx_received_size_reg_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_out1,
      CE => rx_received_size_reg_1,
      D => \rx_received_size_reg[1]_i_1_n_0\,
      Q => rx_received_size_reg(1),
      S => '0'
    );
\rx_received_size_reg_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_out1,
      CE => rx_received_size_reg_1,
      D => \rx_received_size_reg[2]_i_1_n_0\,
      Q => rx_received_size_reg(2),
      S => '0'
    );
\rx_received_size_reg_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_out1,
      CE => rx_received_size_reg_1,
      D => \rx_received_size_reg[3]_i_1_n_0\,
      Q => rx_received_size_reg(3),
      S => '0'
    );
\rx_received_size_reg_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_out1,
      CE => rx_received_size_reg_1,
      D => \rx_received_size_reg[4]_i_1_n_0\,
      Q => rx_received_size_reg(4),
      S => '0'
    );
\rx_received_size_reg_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_out1,
      CE => rx_received_size_reg_1,
      D => \rx_received_size_reg[5]_i_1_n_0\,
      Q => rx_received_size_reg(5),
      S => '0'
    );
\rx_received_size_reg_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_out1,
      CE => rx_received_size_reg_1,
      D => \rx_received_size_reg[6]_i_1_n_0\,
      Q => rx_received_size_reg(6),
      S => '0'
    );
\rx_received_size_reg_reg[7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_out1,
      CE => rx_received_size_reg_1,
      D => \rx_received_size_reg[7]_i_1_n_0\,
      Q => rx_received_size_reg(7),
      S => '0'
    );
\rx_received_size_reg_reg[8]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_out1,
      CE => rx_received_size_reg_1,
      D => \rx_received_size_reg[8]_i_1_n_0\,
      Q => rx_received_size_reg(8),
      S => '0'
    );
\rx_received_size_reg_reg[9]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_out1,
      CE => rx_received_size_reg_1,
      D => \rx_received_size_reg[9]_i_1_n_0\,
      Q => rx_received_size_reg(9),
      S => '0'
    );
\rx_shift_payload_buffer_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => u_w5500_axi_data_streamer_n_15,
      CLR => reset_IBUF,
      D => rx_payload_data(0),
      Q => rx_shift_payload_buffer(0)
    );
\rx_shift_payload_buffer_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => u_w5500_axi_data_streamer_n_15,
      CLR => reset_IBUF,
      D => rx_shift_payload_buffer(2),
      Q => \rx_shift_payload_buffer_reg_n_0_[10]\
    );
\rx_shift_payload_buffer_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => u_w5500_axi_data_streamer_n_15,
      CLR => reset_IBUF,
      D => rx_shift_payload_buffer(3),
      Q => \rx_shift_payload_buffer_reg_n_0_[11]\
    );
\rx_shift_payload_buffer_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => u_w5500_axi_data_streamer_n_15,
      CLR => reset_IBUF,
      D => rx_shift_payload_buffer(4),
      Q => \rx_shift_payload_buffer_reg_n_0_[12]\
    );
\rx_shift_payload_buffer_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => u_w5500_axi_data_streamer_n_15,
      CLR => reset_IBUF,
      D => data3(29),
      Q => \rx_shift_payload_buffer_reg_n_0_[13]\
    );
\rx_shift_payload_buffer_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => u_w5500_axi_data_streamer_n_15,
      CLR => reset_IBUF,
      D => data3(30),
      Q => \rx_shift_payload_buffer_reg_n_0_[14]\
    );
\rx_shift_payload_buffer_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => u_w5500_axi_data_streamer_n_15,
      CLR => reset_IBUF,
      D => data3(31),
      Q => \rx_shift_payload_buffer_reg_n_0_[15]\
    );
\rx_shift_payload_buffer_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => u_w5500_axi_data_streamer_n_15,
      CLR => reset_IBUF,
      D => rx_payload_data(1),
      Q => rx_shift_payload_buffer(1)
    );
\rx_shift_payload_buffer_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => u_w5500_axi_data_streamer_n_15,
      CLR => reset_IBUF,
      D => rx_payload_data(2),
      Q => rx_shift_payload_buffer(2)
    );
\rx_shift_payload_buffer_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => u_w5500_axi_data_streamer_n_15,
      CLR => reset_IBUF,
      D => rx_payload_data(3),
      Q => rx_shift_payload_buffer(3)
    );
\rx_shift_payload_buffer_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => u_w5500_axi_data_streamer_n_15,
      CLR => reset_IBUF,
      D => rx_payload_data(4),
      Q => rx_shift_payload_buffer(4)
    );
\rx_shift_payload_buffer_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => u_w5500_axi_data_streamer_n_15,
      CLR => reset_IBUF,
      D => rx_payload_data(5),
      Q => data3(29)
    );
\rx_shift_payload_buffer_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => u_w5500_axi_data_streamer_n_15,
      CLR => reset_IBUF,
      D => rx_payload_data(6),
      Q => data3(30)
    );
\rx_shift_payload_buffer_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => u_w5500_axi_data_streamer_n_15,
      CLR => reset_IBUF,
      D => rx_payload_data(7),
      Q => data3(31)
    );
\rx_shift_payload_buffer_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => u_w5500_axi_data_streamer_n_15,
      CLR => reset_IBUF,
      D => rx_shift_payload_buffer(0),
      Q => \rx_shift_payload_buffer_reg_n_0_[8]\
    );
\rx_shift_payload_buffer_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => u_w5500_axi_data_streamer_n_15,
      CLR => reset_IBUF,
      D => rx_shift_payload_buffer(1),
      Q => \rx_shift_payload_buffer_reg_n_0_[9]\
    );
\shift_payload_buffer[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => raw_payload_buffer(0),
      I1 => prev_payload_data_has_been_set,
      I2 => \payload_data_has_been_set_reg_rep__0_n_0\,
      O => p_1_in(0)
    );
\shift_payload_buffer[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => raw_payload_buffer(15),
      I1 => \payload_data_has_been_set_reg_rep__0_n_0\,
      I2 => prev_payload_data_has_been_set,
      I3 => shift_payload_buffer(2),
      O => p_1_in(10)
    );
\shift_payload_buffer[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => raw_payload_buffer(13),
      I1 => \payload_data_has_been_set_reg_rep__0_n_0\,
      I2 => prev_payload_data_has_been_set,
      I3 => shift_payload_buffer(3),
      O => p_1_in(11)
    );
\shift_payload_buffer[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => raw_payload_buffer(13),
      I1 => \payload_data_has_been_set_reg_rep__0_n_0\,
      I2 => prev_payload_data_has_been_set,
      I3 => shift_payload_buffer(4),
      O => p_1_in(12)
    );
\shift_payload_buffer[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => raw_payload_buffer(13),
      I1 => \payload_data_has_been_set_reg_rep__0_n_0\,
      I2 => prev_payload_data_has_been_set,
      I3 => shift_payload_buffer(5),
      O => p_1_in(13)
    );
\shift_payload_buffer[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => raw_payload_buffer(15),
      I1 => \payload_data_has_been_set_reg_rep__0_n_0\,
      I2 => prev_payload_data_has_been_set,
      I3 => shift_payload_buffer(6),
      O => p_1_in(14)
    );
\shift_payload_buffer[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => raw_payload_buffer(15),
      I1 => \payload_data_has_been_set_reg_rep__0_n_0\,
      I2 => prev_payload_data_has_been_set,
      I3 => shift_payload_buffer(7),
      O => p_1_in(15)
    );
\shift_payload_buffer[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => raw_payload_buffer(16),
      I1 => \payload_data_has_been_set_reg_rep__0_n_0\,
      I2 => prev_payload_data_has_been_set,
      I3 => shift_payload_buffer(8),
      O => p_1_in(16)
    );
\shift_payload_buffer[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => raw_payload_buffer(17),
      I1 => \payload_data_has_been_set_reg_rep__0_n_0\,
      I2 => prev_payload_data_has_been_set,
      I3 => shift_payload_buffer(9),
      O => p_1_in(17)
    );
\shift_payload_buffer[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => raw_payload_buffer(18),
      I1 => \payload_data_has_been_set_reg_rep__0_n_0\,
      I2 => prev_payload_data_has_been_set,
      I3 => shift_payload_buffer(10),
      O => p_1_in(18)
    );
\shift_payload_buffer[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => raw_payload_buffer(19),
      I1 => \payload_data_has_been_set_reg_rep__0_n_0\,
      I2 => prev_payload_data_has_been_set,
      I3 => shift_payload_buffer(11),
      O => p_1_in(19)
    );
\shift_payload_buffer[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => raw_payload_buffer(20),
      I1 => \payload_data_has_been_set_reg_rep__0_n_0\,
      I2 => prev_payload_data_has_been_set,
      I3 => shift_payload_buffer(12),
      O => p_1_in(20)
    );
\shift_payload_buffer[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => raw_payload_buffer(21),
      I1 => \payload_data_has_been_set_reg_rep__0_n_0\,
      I2 => prev_payload_data_has_been_set,
      I3 => shift_payload_buffer(13),
      O => p_1_in(21)
    );
\shift_payload_buffer[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => raw_payload_buffer(22),
      I1 => \payload_data_has_been_set_reg_rep__0_n_0\,
      I2 => prev_payload_data_has_been_set,
      I3 => shift_payload_buffer(14),
      O => p_1_in(22)
    );
\shift_payload_buffer[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => raw_payload_buffer(23),
      I1 => \payload_data_has_been_set_reg_rep__0_n_0\,
      I2 => prev_payload_data_has_been_set,
      I3 => shift_payload_buffer(15),
      O => p_1_in(23)
    );
\shift_payload_buffer[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => raw_payload_buffer(24),
      I1 => \payload_data_has_been_set_reg_rep__0_n_0\,
      I2 => prev_payload_data_has_been_set,
      I3 => shift_payload_buffer(16),
      O => p_1_in(24)
    );
\shift_payload_buffer[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => raw_payload_buffer(25),
      I1 => \payload_data_has_been_set_reg_rep__0_n_0\,
      I2 => prev_payload_data_has_been_set,
      I3 => shift_payload_buffer(17),
      O => p_1_in(25)
    );
\shift_payload_buffer[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => raw_payload_buffer(26),
      I1 => \payload_data_has_been_set_reg_rep__0_n_0\,
      I2 => prev_payload_data_has_been_set,
      I3 => shift_payload_buffer(18),
      O => p_1_in(26)
    );
\shift_payload_buffer[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => raw_payload_buffer(27),
      I1 => \payload_data_has_been_set_reg_rep__0_n_0\,
      I2 => prev_payload_data_has_been_set,
      I3 => shift_payload_buffer(19),
      O => p_1_in(27)
    );
\shift_payload_buffer[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => raw_payload_buffer(28),
      I1 => \payload_data_has_been_set_reg_rep__0_n_0\,
      I2 => prev_payload_data_has_been_set,
      I3 => shift_payload_buffer(20),
      O => p_1_in(28)
    );
\shift_payload_buffer[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => raw_payload_buffer(29),
      I1 => \payload_data_has_been_set_reg_rep__0_n_0\,
      I2 => prev_payload_data_has_been_set,
      I3 => shift_payload_buffer(21),
      O => p_1_in(29)
    );
\shift_payload_buffer[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => raw_payload_buffer(2),
      I1 => prev_payload_data_has_been_set,
      I2 => \payload_data_has_been_set_reg_rep__0_n_0\,
      O => p_1_in(2)
    );
\shift_payload_buffer[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => raw_payload_buffer(30),
      I1 => \payload_data_has_been_set_reg_rep__0_n_0\,
      I2 => prev_payload_data_has_been_set,
      I3 => shift_payload_buffer(22),
      O => p_1_in(30)
    );
\shift_payload_buffer[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11110010"
    )
        port map (
      I0 => streammanager_state(1),
      I1 => \^streammanager_state_reg[0]_0\(0),
      I2 => \payload_data_has_been_set_reg_rep__0_n_0\,
      I3 => prev_payload_data_has_been_set,
      I4 => spi_header_valid0,
      O => \shift_payload_buffer[31]_i_1_n_0\
    );
\shift_payload_buffer[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => raw_payload_buffer(31),
      I1 => \payload_data_has_been_set_reg_rep__0_n_0\,
      I2 => prev_payload_data_has_been_set,
      I3 => shift_payload_buffer(23),
      O => p_1_in(31)
    );
\shift_payload_buffer[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => raw_payload_buffer(3),
      I1 => prev_payload_data_has_been_set,
      I2 => \payload_data_has_been_set_reg_rep__0_n_0\,
      O => p_1_in(3)
    );
\shift_payload_buffer[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => raw_payload_buffer(4),
      I1 => prev_payload_data_has_been_set,
      I2 => \payload_data_has_been_set_reg_rep__0_n_0\,
      O => p_1_in(4)
    );
\shift_payload_buffer[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => raw_payload_buffer(5),
      I1 => prev_payload_data_has_been_set,
      I2 => \payload_data_has_been_set_reg_rep__0_n_0\,
      O => p_1_in(5)
    );
\shift_payload_buffer[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => raw_payload_buffer(6),
      I1 => prev_payload_data_has_been_set,
      I2 => \payload_data_has_been_set_reg_rep__0_n_0\,
      O => p_1_in(6)
    );
\shift_payload_buffer[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => raw_payload_buffer(7),
      I1 => prev_payload_data_has_been_set,
      I2 => \payload_data_has_been_set_reg_rep__0_n_0\,
      O => p_1_in(7)
    );
\shift_payload_buffer[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => raw_payload_buffer(13),
      I1 => \payload_data_has_been_set_reg_rep__0_n_0\,
      I2 => prev_payload_data_has_been_set,
      I3 => shift_payload_buffer(0),
      O => p_1_in(8)
    );
\shift_payload_buffer[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => raw_payload_buffer(9),
      I1 => \payload_data_has_been_set_reg_rep__0_n_0\,
      I2 => prev_payload_data_has_been_set,
      I3 => shift_payload_buffer(3),
      O => p_1_in(9)
    );
\shift_payload_buffer_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \shift_payload_buffer[31]_i_1_n_0\,
      CLR => reset_IBUF,
      D => p_1_in(0),
      Q => shift_payload_buffer(0)
    );
\shift_payload_buffer_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \shift_payload_buffer[31]_i_1_n_0\,
      CLR => reset_IBUF,
      D => p_1_in(10),
      Q => shift_payload_buffer(10)
    );
\shift_payload_buffer_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \shift_payload_buffer[31]_i_1_n_0\,
      CLR => reset_IBUF,
      D => p_1_in(11),
      Q => shift_payload_buffer(11)
    );
\shift_payload_buffer_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \shift_payload_buffer[31]_i_1_n_0\,
      CLR => reset_IBUF,
      D => p_1_in(12),
      Q => shift_payload_buffer(12)
    );
\shift_payload_buffer_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \shift_payload_buffer[31]_i_1_n_0\,
      CLR => reset_IBUF,
      D => p_1_in(13),
      Q => shift_payload_buffer(13)
    );
\shift_payload_buffer_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \shift_payload_buffer[31]_i_1_n_0\,
      CLR => reset_IBUF,
      D => p_1_in(14),
      Q => shift_payload_buffer(14)
    );
\shift_payload_buffer_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \shift_payload_buffer[31]_i_1_n_0\,
      CLR => reset_IBUF,
      D => p_1_in(15),
      Q => shift_payload_buffer(15)
    );
\shift_payload_buffer_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \shift_payload_buffer[31]_i_1_n_0\,
      CLR => reset_IBUF,
      D => p_1_in(16),
      Q => shift_payload_buffer(16)
    );
\shift_payload_buffer_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \shift_payload_buffer[31]_i_1_n_0\,
      CLR => reset_IBUF,
      D => p_1_in(17),
      Q => shift_payload_buffer(17)
    );
\shift_payload_buffer_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \shift_payload_buffer[31]_i_1_n_0\,
      CLR => reset_IBUF,
      D => p_1_in(18),
      Q => shift_payload_buffer(18)
    );
\shift_payload_buffer_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \shift_payload_buffer[31]_i_1_n_0\,
      CLR => reset_IBUF,
      D => p_1_in(19),
      Q => shift_payload_buffer(19)
    );
\shift_payload_buffer_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \shift_payload_buffer[31]_i_1_n_0\,
      CLR => reset_IBUF,
      D => p_1_in(20),
      Q => shift_payload_buffer(20)
    );
\shift_payload_buffer_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \shift_payload_buffer[31]_i_1_n_0\,
      CLR => reset_IBUF,
      D => p_1_in(21),
      Q => shift_payload_buffer(21)
    );
\shift_payload_buffer_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \shift_payload_buffer[31]_i_1_n_0\,
      CLR => reset_IBUF,
      D => p_1_in(22),
      Q => shift_payload_buffer(22)
    );
\shift_payload_buffer_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \shift_payload_buffer[31]_i_1_n_0\,
      CLR => reset_IBUF,
      D => p_1_in(23),
      Q => shift_payload_buffer(23)
    );
\shift_payload_buffer_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \shift_payload_buffer[31]_i_1_n_0\,
      CLR => reset_IBUF,
      D => p_1_in(24),
      Q => shift_payload_buffer(24)
    );
\shift_payload_buffer_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \shift_payload_buffer[31]_i_1_n_0\,
      CLR => reset_IBUF,
      D => p_1_in(25),
      Q => shift_payload_buffer(25)
    );
\shift_payload_buffer_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \shift_payload_buffer[31]_i_1_n_0\,
      CLR => reset_IBUF,
      D => p_1_in(26),
      Q => shift_payload_buffer(26)
    );
\shift_payload_buffer_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \shift_payload_buffer[31]_i_1_n_0\,
      CLR => reset_IBUF,
      D => p_1_in(27),
      Q => shift_payload_buffer(27)
    );
\shift_payload_buffer_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \shift_payload_buffer[31]_i_1_n_0\,
      CLR => reset_IBUF,
      D => p_1_in(28),
      Q => shift_payload_buffer(28)
    );
\shift_payload_buffer_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \shift_payload_buffer[31]_i_1_n_0\,
      CLR => reset_IBUF,
      D => p_1_in(29),
      Q => shift_payload_buffer(29)
    );
\shift_payload_buffer_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \shift_payload_buffer[31]_i_1_n_0\,
      CLR => reset_IBUF,
      D => p_1_in(2),
      Q => shift_payload_buffer(2)
    );
\shift_payload_buffer_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \shift_payload_buffer[31]_i_1_n_0\,
      CLR => reset_IBUF,
      D => p_1_in(30),
      Q => shift_payload_buffer(30)
    );
\shift_payload_buffer_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \shift_payload_buffer[31]_i_1_n_0\,
      CLR => reset_IBUF,
      D => p_1_in(31),
      Q => shift_payload_buffer(31)
    );
\shift_payload_buffer_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \shift_payload_buffer[31]_i_1_n_0\,
      CLR => reset_IBUF,
      D => p_1_in(3),
      Q => shift_payload_buffer(3)
    );
\shift_payload_buffer_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \shift_payload_buffer[31]_i_1_n_0\,
      CLR => reset_IBUF,
      D => p_1_in(4),
      Q => shift_payload_buffer(4)
    );
\shift_payload_buffer_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \shift_payload_buffer[31]_i_1_n_0\,
      CLR => reset_IBUF,
      D => p_1_in(5),
      Q => shift_payload_buffer(5)
    );
\shift_payload_buffer_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \shift_payload_buffer[31]_i_1_n_0\,
      CLR => reset_IBUF,
      D => p_1_in(6),
      Q => shift_payload_buffer(6)
    );
\shift_payload_buffer_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \shift_payload_buffer[31]_i_1_n_0\,
      CLR => reset_IBUF,
      D => p_1_in(7),
      Q => shift_payload_buffer(7)
    );
\shift_payload_buffer_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \shift_payload_buffer[31]_i_1_n_0\,
      CLR => reset_IBUF,
      D => p_1_in(8),
      Q => shift_payload_buffer(8)
    );
\shift_payload_buffer_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => \shift_payload_buffer[31]_i_1_n_0\,
      CLR => reset_IBUF,
      D => p_1_in(9),
      Q => shift_payload_buffer(9)
    );
\spi_header[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEEEEEEEEEEEEE"
    )
        port map (
      I0 => \spi_header[10]_i_2_n_0\,
      I1 => \spi_header[10]_i_3_n_0\,
      I2 => rx_pointer_reg(2),
      I3 => w5500state(2),
      I4 => w5500state(1),
      I5 => \spi_header[10]_i_4_n_0\,
      O => spi_header0_in(10)
    );
\spi_header[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0058045800000400"
    )
        port map (
      I0 => w5500state(2),
      I1 => w5500state(0),
      I2 => w5500state(3),
      I3 => w5500state(4),
      I4 => w5500state(5),
      I5 => w5500state(1),
      O => \spi_header[10]_i_2_n_0\
    );
\spi_header[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"333300C533330005"
    )
        port map (
      I0 => w5500state(5),
      I1 => w5500state(1),
      I2 => w5500state(3),
      I3 => w5500state(0),
      I4 => w5500state(4),
      I5 => data1(10),
      O => \spi_header[10]_i_3_n_0\
    );
\spi_header[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => w5500state(4),
      I1 => w5500state(3),
      O => \spi_header[10]_i_4_n_0\
    );
\spi_header[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEAEAEAFFEAEAEA"
    )
        port map (
      I0 => \spi_header[11]_i_2_n_0\,
      I1 => data1(11),
      I2 => \spi_header[23]_i_8_n_0\,
      I3 => \spi_header[11]_i_3_n_0\,
      I4 => w5500state(3),
      I5 => w5500state(2),
      O => spi_header0_in(11)
    );
\spi_header[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FCF8FCF8FFF8FC"
    )
        port map (
      I0 => rx_pointer_reg(3),
      I1 => \spi_header[11]_i_4_n_0\,
      I2 => \raw_payload_buffer[31]_i_6_n_0\,
      I3 => w5500state(5),
      I4 => \spi_header[10]_i_4_n_0\,
      I5 => \spi_header[11]_i_5_n_0\,
      O => \spi_header[11]_i_2_n_0\
    );
\spi_header[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => w5500state(0),
      I1 => w5500state(1),
      I2 => w5500state(4),
      O => \spi_header[11]_i_3_n_0\
    );
\spi_header[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => w5500state(3),
      I1 => w5500state(1),
      I2 => w5500state(2),
      O => \spi_header[11]_i_4_n_0\
    );
\spi_header[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => w5500state(2),
      I1 => w5500state(0),
      O => \spi_header[11]_i_5_n_0\
    );
\spi_header[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF01000101"
    )
        port map (
      I0 => w5500state(4),
      I1 => \w5500state_next[4]_i_6_n_0\,
      I2 => w5500state(0),
      I3 => data1(12),
      I4 => w5500state(1),
      I5 => \spi_header[12]_i_2_n_0\,
      O => spi_header0_in(12)
    );
\spi_header[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F20000002200"
    )
        port map (
      I0 => \spi_header[10]_i_4_n_0\,
      I1 => w5500state(2),
      I2 => w5500state(5),
      I3 => w5500state(1),
      I4 => w5500state(0),
      I5 => rx_pointer_reg(4),
      O => \spi_header[12]_i_2_n_0\
    );
\spi_header[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7D75303075753030"
    )
        port map (
      I0 => \spi_header[13]_i_2_n_0\,
      I1 => w5500state(3),
      I2 => w5500state(4),
      I3 => w5500state(0),
      I4 => w5500state(1),
      I5 => w5500state(2),
      O => spi_header0_in(13)
    );
\spi_header[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F7FFFFF7F7FFFF"
    )
        port map (
      I0 => data1(13),
      I1 => w5500state(3),
      I2 => w5500state(4),
      I3 => w5500state(5),
      I4 => w5500state(2),
      I5 => rx_pointer_reg(5),
      O => \spi_header[13]_i_2_n_0\
    );
\spi_header[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \spi_header[23]_i_8_n_0\,
      I1 => data1(14),
      I2 => \spi_header[23]_i_9_n_0\,
      I3 => rx_pointer_reg(6),
      O => spi_header0_in(14)
    );
\spi_header[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \spi_header[23]_i_8_n_0\,
      I1 => data1(15),
      I2 => \spi_header[23]_i_9_n_0\,
      I3 => rx_pointer_reg(7),
      O => spi_header0_in(15)
    );
\spi_header[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \spi_header[23]_i_8_n_0\,
      I1 => data1(16),
      I2 => \spi_header[23]_i_9_n_0\,
      I3 => rx_pointer_reg(8),
      O => spi_header0_in(16)
    );
\spi_header[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \spi_header[23]_i_8_n_0\,
      I1 => data1(17),
      I2 => \spi_header[23]_i_9_n_0\,
      I3 => rx_pointer_reg(9),
      O => spi_header0_in(17)
    );
\spi_header[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \spi_header[23]_i_8_n_0\,
      I1 => data1(18),
      I2 => \spi_header[23]_i_9_n_0\,
      I3 => rx_pointer_reg(10),
      O => spi_header0_in(18)
    );
\spi_header[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \spi_header[23]_i_8_n_0\,
      I1 => data1(19),
      I2 => \spi_header[23]_i_9_n_0\,
      I3 => rx_pointer_reg(11),
      O => spi_header0_in(19)
    );
\spi_header[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \spi_header[23]_i_8_n_0\,
      I1 => data1(20),
      I2 => \spi_header[23]_i_9_n_0\,
      I3 => rx_pointer_reg(12),
      O => spi_header0_in(20)
    );
\spi_header[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \spi_header[23]_i_8_n_0\,
      I1 => data1(21),
      I2 => \spi_header[23]_i_9_n_0\,
      I3 => rx_pointer_reg(13),
      O => spi_header0_in(21)
    );
\spi_header[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \spi_header[23]_i_8_n_0\,
      I1 => data1(22),
      I2 => \spi_header[23]_i_9_n_0\,
      I3 => rx_pointer_reg(14),
      O => spi_header0_in(22)
    );
\spi_header[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEAAA"
    )
        port map (
      I0 => \spi_header[23]_i_3_n_0\,
      I1 => \spi_header[23]_i_4_n_0\,
      I2 => \rx_received_size_reg[15]_i_3_n_0\,
      I3 => \spi_header[23]_i_5_n_0\,
      I4 => \spi_header[23]_i_6_n_0\,
      I5 => \spi_header[23]_i_7_n_0\,
      O => spi_header
    );
\spi_header[23]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEFEFEFFFFFFFF"
    )
        port map (
      I0 => w5500state(4),
      I1 => w5500state(3),
      I2 => w5500state(1),
      I3 => w5500state(0),
      I4 => w5500state(2),
      I5 => w5500state(5),
      O => \spi_header[23]_i_10_n_0\
    );
\spi_header[23]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAAAAAAAAA"
    )
        port map (
      I0 => payload_data_has_been_set_reg_rep_n_0,
      I1 => \w5500state_next_reg_n_0_[1]\,
      I2 => \w5500state_next_reg_n_0_[5]\,
      I3 => \spi_header[23]_i_16_n_0\,
      I4 => \w5500state_next_reg_n_0_[4]\,
      I5 => \w5500state_next_reg_n_0_[3]\,
      O => \spi_header[23]_i_11_n_0\
    );
\spi_header[23]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \w5500state_next_reg_n_0_[3]\,
      I1 => \w5500state_next_reg_n_0_[4]\,
      I2 => \w5500state_next_reg_n_0_[2]\,
      I3 => \w5500state_next_reg_n_0_[0]\,
      I4 => \w5500state_next_reg_n_0_[5]\,
      I5 => \w5500state_next_reg_n_0_[1]\,
      O => \spi_header[23]_i_12_n_0\
    );
\spi_header[23]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \w5500state_next_reg_n_0_[1]\,
      I1 => \w5500state_next_reg_n_0_[5]\,
      I2 => \w5500state_next_reg_n_0_[3]\,
      I3 => \w5500state_next_reg_n_0_[4]\,
      I4 => \w5500state_next_reg_n_0_[2]\,
      I5 => \w5500state_next_reg_n_0_[0]\,
      O => \spi_header[23]_i_13_n_0\
    );
\spi_header[23]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => w5500state(4),
      I1 => w5500state(0),
      I2 => \spi_header[23]_i_17_n_0\,
      I3 => w5500state(5),
      I4 => \raw_payload_buffer[31]_i_14_n_0\,
      I5 => \spi_header[23]_i_18_n_0\,
      O => \spi_header[23]_i_14_n_0\
    );
\spi_header[23]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00001F110F0F1F11"
    )
        port map (
      I0 => \raw_payload_buffer[31]_i_12_n_0\,
      I1 => \spi_header[23]_i_19_n_0\,
      I2 => \raw_payload_buffer[31]_i_14_n_0\,
      I3 => \spi_header[23]_i_20_n_0\,
      I4 => w5500state(0),
      I5 => \spi_header[23]_i_21_n_0\,
      O => \spi_header[23]_i_15_n_0\
    );
\spi_header[23]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \w5500state_next_reg_n_0_[0]\,
      I1 => \w5500state_next_reg_n_0_[2]\,
      O => \spi_header[23]_i_16_n_0\
    );
\spi_header[23]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => w5500state(3),
      I1 => w5500state(1),
      O => \spi_header[23]_i_17_n_0\
    );
\spi_header[23]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => \w5500state_next_reg_n_0_[0]\,
      I1 => \w5500state_next_reg_n_0_[2]\,
      I2 => \w5500state_next_reg_n_0_[5]\,
      I3 => \w5500state_next_reg_n_0_[1]\,
      I4 => \w5500state_next_reg_n_0_[3]\,
      I5 => \w5500state_next_reg_n_0_[4]\,
      O => \spi_header[23]_i_18_n_0\
    );
\spi_header[23]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \w5500state_next_reg_n_0_[4]\,
      I1 => \w5500state_next_reg_n_0_[3]\,
      I2 => \w5500state_next_reg_n_0_[0]\,
      I3 => \w5500state_next_reg_n_0_[2]\,
      I4 => \w5500state_next_reg_n_0_[5]\,
      I5 => \w5500state_next_reg_n_0_[1]\,
      O => \spi_header[23]_i_19_n_0\
    );
\spi_header[23]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \spi_header[23]_i_8_n_0\,
      I1 => data1(23),
      I2 => \spi_header[23]_i_9_n_0\,
      I3 => rx_pointer_reg(15),
      O => spi_header0_in(23)
    );
\spi_header[23]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFDFFFFFFFF"
    )
        port map (
      I0 => \w5500state_next_reg_n_0_[3]\,
      I1 => \w5500state_next_reg_n_0_[4]\,
      I2 => \w5500state_next_reg_n_0_[0]\,
      I3 => \w5500state_next_reg_n_0_[2]\,
      I4 => \w5500state_next_reg_n_0_[5]\,
      I5 => \w5500state_next_reg_n_0_[1]\,
      O => \spi_header[23]_i_20_n_0\
    );
\spi_header[23]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \w5500state_next_reg_n_0_[5]\,
      I1 => \w5500state_next_reg_n_0_[3]\,
      I2 => \w5500state_next_reg_n_0_[4]\,
      I3 => \w5500state_next_reg_n_0_[1]\,
      I4 => \w5500state_next_reg_n_0_[2]\,
      I5 => \w5500state_next_reg_n_0_[0]\,
      O => \spi_header[23]_i_21_n_0\
    );
\spi_header[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABABAAABBBABA"
    )
        port map (
      I0 => \payload_byte_length[10]_i_6_n_0\,
      I1 => \spi_header[23]_i_10_n_0\,
      I2 => \raw_payload_buffer[31]_i_4_n_0\,
      I3 => \w5500state_next[5]_i_5_n_0\,
      I4 => \spi_header[9]_i_2_n_0\,
      I5 => \spi_header[23]_i_11_n_0\,
      O => \spi_header[23]_i_3_n_0\
    );
\spi_header[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => w5500state(4),
      I1 => w5500state(5),
      O => \spi_header[23]_i_4_n_0\
    );
\spi_header[23]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000310000"
    )
        port map (
      I0 => \spi_header[23]_i_12_n_0\,
      I1 => payload_data_has_been_set_reg_rep_n_0,
      I2 => w5500state(2),
      I3 => \w5500state_next[5]_i_5_n_0\,
      I4 => w5500state(3),
      I5 => \spi_header[23]_i_13_n_0\,
      O => \spi_header[23]_i_5_n_0\
    );
\spi_header[23]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00510000"
    )
        port map (
      I0 => \ptm_transmitted_byte_counter[9]_i_3_n_0\,
      I1 => prev_spi_busy,
      I2 => spi_busy,
      I3 => w5500state(5),
      I4 => \spi_header[23]_i_8_n_0\,
      I5 => \spi_header[23]_i_14_n_0\,
      O => \spi_header[23]_i_6_n_0\
    );
\spi_header[23]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000005000C0005"
    )
        port map (
      I0 => \payload_byte_length[10]_i_3_n_0\,
      I1 => \spi_header[23]_i_15_n_0\,
      I2 => w5500state(5),
      I3 => w5500state(4),
      I4 => w5500state(3),
      I5 => w5500state(1),
      O => \spi_header[23]_i_7_n_0\
    );
\spi_header[23]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => w5500state(0),
      I1 => w5500state(1),
      I2 => w5500state(2),
      I3 => w5500state(3),
      I4 => w5500state(4),
      O => \spi_header[23]_i_8_n_0\
    );
\spi_header[23]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => w5500state(5),
      I1 => w5500state(2),
      I2 => w5500state(1),
      I3 => w5500state(0),
      I4 => w5500state(4),
      O => \spi_header[23]_i_9_n_0\
    );
\spi_header[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"051335D3FFFF35D3"
    )
        port map (
      I0 => w5500state(5),
      I1 => w5500state(4),
      I2 => w5500state(1),
      I3 => w5500state(0),
      I4 => w5500state(3),
      I5 => w5500state(2),
      O => spi_header0_in(2)
    );
\spi_header[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFFFCFFF4FFFF"
    )
        port map (
      I0 => w5500state(1),
      I1 => w5500state(3),
      I2 => w5500state(4),
      I3 => w5500state(5),
      I4 => w5500state(2),
      I5 => w5500state(0),
      O => spi_header0_in(3)
    );
\spi_header[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0300000002000000"
    )
        port map (
      I0 => w5500state(3),
      I1 => w5500state(4),
      I2 => w5500state(0),
      I3 => w5500state(1),
      I4 => w5500state(2),
      I5 => w5500state(5),
      O => spi_header0_in(4)
    );
\spi_header[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEEFEFE"
    )
        port map (
      I0 => \spi_header[8]_i_2_n_0\,
      I1 => \spi_header[8]_i_3_n_0\,
      I2 => data1(8),
      I3 => \spi_header[23]_i_8_n_0\,
      I4 => \spi_header[8]_i_4_n_0\,
      O => spi_header0_in(8)
    );
\spi_header[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E00FEE0D0000EE0D"
    )
        port map (
      I0 => w5500state(0),
      I1 => w5500state(5),
      I2 => w5500state(4),
      I3 => w5500state(3),
      I4 => w5500state(1),
      I5 => rx_pointer_reg(0),
      O => \spi_header[8]_i_2_n_0\
    );
\spi_header[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30033A0A00030003"
    )
        port map (
      I0 => w5500state(2),
      I1 => w5500state(5),
      I2 => w5500state(3),
      I3 => w5500state(4),
      I4 => w5500state(1),
      I5 => w5500state(0),
      O => \spi_header[8]_i_3_n_0\
    );
\spi_header[8]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => w5500state(4),
      I1 => w5500state(0),
      I2 => w5500state(1),
      I3 => w5500state(2),
      O => \spi_header[8]_i_4_n_0\
    );
\spi_header[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF0800000"
    )
        port map (
      I0 => data1(9),
      I1 => w5500state(3),
      I2 => w5500state(2),
      I3 => w5500state(4),
      I4 => \spi_header[9]_i_2_n_0\,
      I5 => \spi_header[9]_i_3_n_0\,
      O => spi_header0_in(9)
    );
\spi_header[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => w5500state(1),
      I1 => w5500state(0),
      O => \spi_header[9]_i_2_n_0\
    );
\spi_header[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABAEBAAAAAAAA"
    )
        port map (
      I0 => \spi_header[9]_i_4_n_0\,
      I1 => w5500state(2),
      I2 => w5500state(0),
      I3 => w5500state(4),
      I4 => w5500state(3),
      I5 => w5500state(1),
      O => \spi_header[9]_i_3_n_0\
    );
\spi_header[9]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0E000E0"
    )
        port map (
      I0 => w5500state(0),
      I1 => w5500state(2),
      I2 => w5500state(5),
      I3 => w5500state(1),
      I4 => rx_pointer_reg(1),
      O => \spi_header[9]_i_4_n_0\
    );
\spi_header_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => spi_header,
      D => spi_header0_in(10),
      Q => in4(2),
      R => '0'
    );
\spi_header_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => spi_header,
      D => spi_header0_in(11),
      Q => in4(3),
      R => '0'
    );
\spi_header_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => spi_header,
      D => spi_header0_in(12),
      Q => in4(4),
      R => '0'
    );
\spi_header_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => spi_header,
      D => spi_header0_in(13),
      Q => in4(5),
      R => '0'
    );
\spi_header_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => spi_header,
      D => spi_header0_in(14),
      Q => in4(6),
      R => '0'
    );
\spi_header_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => spi_header,
      D => spi_header0_in(15),
      Q => in4(7),
      R => '0'
    );
\spi_header_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => spi_header,
      D => spi_header0_in(16),
      Q => in3(0),
      R => '0'
    );
\spi_header_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => spi_header,
      D => spi_header0_in(17),
      Q => in3(1),
      R => '0'
    );
\spi_header_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => spi_header,
      D => spi_header0_in(18),
      Q => in3(2),
      R => '0'
    );
\spi_header_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => spi_header,
      D => spi_header0_in(19),
      Q => in3(3),
      R => '0'
    );
\spi_header_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => spi_header,
      D => spi_header0_in(20),
      Q => in3(4),
      R => '0'
    );
\spi_header_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => spi_header,
      D => spi_header0_in(21),
      Q => in3(5),
      R => '0'
    );
\spi_header_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => spi_header,
      D => spi_header0_in(22),
      Q => in3(6),
      R => '0'
    );
\spi_header_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => spi_header,
      D => spi_header0_in(23),
      Q => in3(7),
      R => '0'
    );
\spi_header_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => spi_header,
      D => spi_header0_in(2),
      Q => \^q\(0),
      R => '0'
    );
\spi_header_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => spi_header,
      D => spi_header0_in(3),
      Q => \spi_header_reg_n_0_[3]\,
      R => '0'
    );
\spi_header_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => spi_header,
      D => spi_header0_in(4),
      Q => \spi_header_reg_n_0_[4]\,
      R => '0'
    );
\spi_header_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => spi_header,
      D => spi_header0_in(8),
      Q => in4(0),
      R => '0'
    );
\spi_header_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => spi_header,
      D => spi_header0_in(9),
      Q => in4(1),
      R => '0'
    );
spi_header_valid0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => spi_header_valid0_carry_n_0,
      CO(2) => spi_header_valid0_carry_n_1,
      CO(1) => spi_header_valid0_carry_n_2,
      CO(0) => spi_header_valid0_carry_n_3,
      CYINIT => spi_header_valid0_carry_i_1_n_0,
      DI(3) => spi_header_valid0_carry_i_2_n_0,
      DI(2) => spi_header_valid0_carry_i_3_n_0,
      DI(1) => spi_header_valid0_carry_i_4_n_0,
      DI(0) => spi_header_valid0_carry_i_5_n_0,
      O(3 downto 0) => NLW_spi_header_valid0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => spi_header_valid0_carry_i_6_n_0,
      S(2) => spi_header_valid0_carry_i_7_n_0,
      S(1) => spi_header_valid0_carry_i_8_n_0,
      S(0) => spi_header_valid0_carry_i_9_n_0
    );
\spi_header_valid0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => spi_header_valid0_carry_n_0,
      CO(3) => \spi_header_valid0_carry__0_n_0\,
      CO(2) => \spi_header_valid0_carry__0_n_1\,
      CO(1) => \spi_header_valid0_carry__0_n_2\,
      CO(0) => \spi_header_valid0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \spi_header_valid0_carry__0_i_1_n_0\,
      DI(2) => \spi_header_valid0_carry__0_i_2_n_0\,
      DI(1) => \spi_header_valid0_carry__0_i_3_n_0\,
      DI(0) => \spi_header_valid0_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_spi_header_valid0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \spi_header_valid0_carry__0_i_5_n_0\,
      S(2) => \spi_header_valid0_carry__0_i_6_n_0\,
      S(1) => \spi_header_valid0_carry__0_i_7_n_0\,
      S(0) => \spi_header_valid0_carry__0_i_8_n_0\
    );
\spi_header_valid0_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => byte_length_buffer_reg(16),
      I1 => byte_length_buffer_reg(17),
      O => \spi_header_valid0_carry__0_i_1_n_0\
    );
\spi_header_valid0_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => byte_length_buffer_reg(14),
      I1 => byte_length_buffer_reg(15),
      O => \spi_header_valid0_carry__0_i_2_n_0\
    );
\spi_header_valid0_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => byte_length_buffer_reg(12),
      I1 => byte_length_buffer_reg(13),
      O => \spi_header_valid0_carry__0_i_3_n_0\
    );
\spi_header_valid0_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => byte_length_buffer_reg(11),
      I1 => byte_length_buffer_reg(10),
      O => \spi_header_valid0_carry__0_i_4_n_0\
    );
\spi_header_valid0_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => byte_length_buffer_reg(17),
      I1 => byte_length_buffer_reg(16),
      O => \spi_header_valid0_carry__0_i_5_n_0\
    );
\spi_header_valid0_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => byte_length_buffer_reg(15),
      I1 => byte_length_buffer_reg(14),
      O => \spi_header_valid0_carry__0_i_6_n_0\
    );
\spi_header_valid0_carry__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => byte_length_buffer_reg(13),
      I1 => byte_length_buffer_reg(12),
      O => \spi_header_valid0_carry__0_i_7_n_0\
    );
\spi_header_valid0_carry__0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => byte_length_buffer_reg(10),
      I1 => byte_length_buffer_reg(11),
      O => \spi_header_valid0_carry__0_i_8_n_0\
    );
\spi_header_valid0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \spi_header_valid0_carry__0_n_0\,
      CO(3) => \spi_header_valid0_carry__1_n_0\,
      CO(2) => \spi_header_valid0_carry__1_n_1\,
      CO(1) => \spi_header_valid0_carry__1_n_2\,
      CO(0) => \spi_header_valid0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \spi_header_valid0_carry__1_i_1_n_0\,
      DI(2) => \spi_header_valid0_carry__1_i_2_n_0\,
      DI(1) => \spi_header_valid0_carry__1_i_3_n_0\,
      DI(0) => \spi_header_valid0_carry__1_i_4_n_0\,
      O(3 downto 0) => \NLW_spi_header_valid0_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \spi_header_valid0_carry__1_i_5_n_0\,
      S(2) => \spi_header_valid0_carry__1_i_6_n_0\,
      S(1) => \spi_header_valid0_carry__1_i_7_n_0\,
      S(0) => \spi_header_valid0_carry__1_i_8_n_0\
    );
\spi_header_valid0_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => byte_length_buffer_reg(24),
      I1 => byte_length_buffer_reg(25),
      O => \spi_header_valid0_carry__1_i_1_n_0\
    );
\spi_header_valid0_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => byte_length_buffer_reg(22),
      I1 => byte_length_buffer_reg(23),
      O => \spi_header_valid0_carry__1_i_2_n_0\
    );
\spi_header_valid0_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => byte_length_buffer_reg(20),
      I1 => byte_length_buffer_reg(21),
      O => \spi_header_valid0_carry__1_i_3_n_0\
    );
\spi_header_valid0_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => byte_length_buffer_reg(18),
      I1 => byte_length_buffer_reg(19),
      O => \spi_header_valid0_carry__1_i_4_n_0\
    );
\spi_header_valid0_carry__1_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => byte_length_buffer_reg(25),
      I1 => byte_length_buffer_reg(24),
      O => \spi_header_valid0_carry__1_i_5_n_0\
    );
\spi_header_valid0_carry__1_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => byte_length_buffer_reg(23),
      I1 => byte_length_buffer_reg(22),
      O => \spi_header_valid0_carry__1_i_6_n_0\
    );
\spi_header_valid0_carry__1_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => byte_length_buffer_reg(21),
      I1 => byte_length_buffer_reg(20),
      O => \spi_header_valid0_carry__1_i_7_n_0\
    );
\spi_header_valid0_carry__1_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => byte_length_buffer_reg(19),
      I1 => byte_length_buffer_reg(18),
      O => \spi_header_valid0_carry__1_i_8_n_0\
    );
\spi_header_valid0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \spi_header_valid0_carry__1_n_0\,
      CO(3) => \NLW_spi_header_valid0_carry__2_CO_UNCONNECTED\(3),
      CO(2) => spi_header_valid0,
      CO(1) => \spi_header_valid0_carry__2_n_2\,
      CO(0) => \spi_header_valid0_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => u_w5500_axi_data_streamer_n_24,
      DI(1) => u_w5500_axi_data_streamer_n_25,
      DI(0) => u_w5500_axi_data_streamer_n_26,
      O(3 downto 0) => \NLW_spi_header_valid0_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => u_w5500_axi_data_streamer_n_21,
      S(1) => u_w5500_axi_data_streamer_n_22,
      S(0) => u_w5500_axi_data_streamer_n_23
    );
spi_header_valid0_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => byte_length_buffer_reg(0),
      I1 => byte_length_buffer_reg(1),
      O => spi_header_valid0_carry_i_1_n_0
    );
spi_header_valid0_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => byte_length_buffer_reg(9),
      I1 => byte_length_buffer_reg(8),
      O => spi_header_valid0_carry_i_2_n_0
    );
spi_header_valid0_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => byte_length_buffer_reg(7),
      I1 => byte_length_buffer_reg(6),
      O => spi_header_valid0_carry_i_3_n_0
    );
spi_header_valid0_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => byte_length_buffer_reg(5),
      I1 => byte_length_buffer_reg(4),
      O => spi_header_valid0_carry_i_4_n_0
    );
spi_header_valid0_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => byte_length_buffer_reg(3),
      I1 => byte_length_buffer_reg(2),
      O => spi_header_valid0_carry_i_5_n_0
    );
spi_header_valid0_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => byte_length_buffer_reg(8),
      I1 => byte_length_buffer_reg(9),
      O => spi_header_valid0_carry_i_6_n_0
    );
spi_header_valid0_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => byte_length_buffer_reg(6),
      I1 => byte_length_buffer_reg(7),
      O => spi_header_valid0_carry_i_7_n_0
    );
spi_header_valid0_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => byte_length_buffer_reg(4),
      I1 => byte_length_buffer_reg(5),
      O => spi_header_valid0_carry_i_8_n_0
    );
spi_header_valid0_carry_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => byte_length_buffer_reg(2),
      I1 => byte_length_buffer_reg(3),
      O => spi_header_valid0_carry_i_9_n_0
    );
\streammanager_next_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => w5500state(4),
      I1 => w5500state(2),
      I2 => streammanager_next_state,
      I3 => \streammanager_next_state_reg_n_0_[0]\,
      O => \streammanager_next_state[0]_i_1_n_0\
    );
\streammanager_next_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => w5500state(5),
      I1 => streammanager_next_state,
      I2 => \streammanager_next_state_reg_n_0_[1]\,
      O => \streammanager_next_state[1]_i_1_n_0\
    );
\streammanager_next_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => '1',
      D => \streammanager_next_state[0]_i_1_n_0\,
      Q => \streammanager_next_state_reg_n_0_[0]\,
      R => '0'
    );
\streammanager_next_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => '1',
      D => \streammanager_next_state[1]_i_1_n_0\,
      Q => \streammanager_next_state_reg_n_0_[1]\,
      R => '0'
    );
\streammanager_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => '1',
      CLR => reset_IBUF,
      D => \streammanager_next_state_reg_n_0_[0]\,
      Q => \^streammanager_state_reg[0]_0\(0)
    );
\streammanager_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => '1',
      CLR => reset_IBUF,
      D => \streammanager_next_state_reg_n_0_[1]\,
      Q => streammanager_state(1)
    );
\tx_write_pointer[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D888"
    )
        port map (
      I0 => w5500state(5),
      I1 => payload_data_has_been_set_reg_rep_n_0,
      I2 => rx_shift_payload_buffer(0),
      I3 => w5500state(4),
      O => \tx_write_pointer[0]_i_1_n_0\
    );
\tx_write_pointer[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D888"
    )
        port map (
      I0 => w5500state(5),
      I1 => payload_data_has_been_set_reg_rep_n_0,
      I2 => \rx_shift_payload_buffer_reg_n_0_[10]\,
      I3 => w5500state(4),
      O => \tx_write_pointer[10]_i_1_n_0\
    );
\tx_write_pointer[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D888"
    )
        port map (
      I0 => w5500state(5),
      I1 => payload_data_has_been_set_reg_rep_n_0,
      I2 => \rx_shift_payload_buffer_reg_n_0_[11]\,
      I3 => w5500state(4),
      O => \tx_write_pointer[11]_i_1_n_0\
    );
\tx_write_pointer[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D888"
    )
        port map (
      I0 => w5500state(5),
      I1 => payload_data_has_been_set_reg_rep_n_0,
      I2 => \rx_shift_payload_buffer_reg_n_0_[12]\,
      I3 => w5500state(4),
      O => \tx_write_pointer[12]_i_1_n_0\
    );
\tx_write_pointer[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D888"
    )
        port map (
      I0 => w5500state(5),
      I1 => payload_data_has_been_set_reg_rep_n_0,
      I2 => \rx_shift_payload_buffer_reg_n_0_[13]\,
      I3 => w5500state(4),
      O => \tx_write_pointer[13]_i_1_n_0\
    );
\tx_write_pointer[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D888"
    )
        port map (
      I0 => w5500state(5),
      I1 => payload_data_has_been_set_reg_rep_n_0,
      I2 => \rx_shift_payload_buffer_reg_n_0_[14]\,
      I3 => w5500state(4),
      O => \tx_write_pointer[14]_i_1_n_0\
    );
\tx_write_pointer[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D888"
    )
        port map (
      I0 => w5500state(5),
      I1 => payload_data_has_been_set_reg_rep_n_0,
      I2 => \rx_shift_payload_buffer_reg_n_0_[15]\,
      I3 => w5500state(4),
      O => \tx_write_pointer[15]_i_2_n_0\
    );
\tx_write_pointer[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100010100000000"
    )
        port map (
      I0 => \tx_write_pointer[15]_i_5_n_0\,
      I1 => w5500state(4),
      I2 => payload_data_has_been_set_reg_rep_n_0,
      I3 => spi_busy,
      I4 => prev_spi_busy,
      I5 => w5500state(5),
      O => \tx_write_pointer[15]_i_3_n_0\
    );
\tx_write_pointer[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFE"
    )
        port map (
      I0 => w5500state(1),
      I1 => w5500state(2),
      I2 => w5500state(0),
      I3 => w5500state(4),
      I4 => w5500state(3),
      O => \tx_write_pointer[15]_i_4_n_0\
    );
\tx_write_pointer[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \w5500state_next_reg_n_0_[0]\,
      I1 => \w5500state_next_reg_n_0_[2]\,
      I2 => \w5500state_next_reg_n_0_[4]\,
      I3 => \w5500state_next_reg_n_0_[3]\,
      I4 => \w5500state_next_reg_n_0_[5]\,
      I5 => \w5500state_next_reg_n_0_[1]\,
      O => \tx_write_pointer[15]_i_5_n_0\
    );
\tx_write_pointer[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D888"
    )
        port map (
      I0 => w5500state(5),
      I1 => payload_data_has_been_set_reg_rep_n_0,
      I2 => rx_shift_payload_buffer(1),
      I3 => w5500state(4),
      O => \tx_write_pointer[1]_i_1_n_0\
    );
\tx_write_pointer[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D888"
    )
        port map (
      I0 => w5500state(5),
      I1 => payload_data_has_been_set_reg_rep_n_0,
      I2 => rx_shift_payload_buffer(2),
      I3 => w5500state(4),
      O => \tx_write_pointer[2]_i_1_n_0\
    );
\tx_write_pointer[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D888"
    )
        port map (
      I0 => w5500state(5),
      I1 => payload_data_has_been_set_reg_rep_n_0,
      I2 => rx_shift_payload_buffer(3),
      I3 => w5500state(4),
      O => \tx_write_pointer[3]_i_1_n_0\
    );
\tx_write_pointer[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D888"
    )
        port map (
      I0 => w5500state(5),
      I1 => payload_data_has_been_set_reg_rep_n_0,
      I2 => rx_shift_payload_buffer(4),
      I3 => w5500state(4),
      O => \tx_write_pointer[4]_i_1_n_0\
    );
\tx_write_pointer[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D888"
    )
        port map (
      I0 => w5500state(5),
      I1 => payload_data_has_been_set_reg_rep_n_0,
      I2 => data3(29),
      I3 => w5500state(4),
      O => \tx_write_pointer[5]_i_1_n_0\
    );
\tx_write_pointer[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D888"
    )
        port map (
      I0 => w5500state(5),
      I1 => payload_data_has_been_set_reg_rep_n_0,
      I2 => data3(30),
      I3 => w5500state(4),
      O => \tx_write_pointer[6]_i_1_n_0\
    );
\tx_write_pointer[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D888"
    )
        port map (
      I0 => w5500state(5),
      I1 => payload_data_has_been_set_reg_rep_n_0,
      I2 => data3(31),
      I3 => w5500state(4),
      O => \tx_write_pointer[7]_i_1_n_0\
    );
\tx_write_pointer[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D888"
    )
        port map (
      I0 => w5500state(5),
      I1 => payload_data_has_been_set_reg_rep_n_0,
      I2 => \rx_shift_payload_buffer_reg_n_0_[8]\,
      I3 => w5500state(4),
      O => \tx_write_pointer[8]_i_1_n_0\
    );
\tx_write_pointer[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D888"
    )
        port map (
      I0 => w5500state(5),
      I1 => payload_data_has_been_set_reg_rep_n_0,
      I2 => \rx_shift_payload_buffer_reg_n_0_[9]\,
      I3 => w5500state(4),
      O => \tx_write_pointer[9]_i_1_n_0\
    );
\tx_write_pointer_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_out1,
      CE => tx_write_pointer,
      D => \tx_write_pointer[0]_i_1_n_0\,
      Q => data1(8),
      S => '0'
    );
\tx_write_pointer_reg[10]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_out1,
      CE => tx_write_pointer,
      D => \tx_write_pointer[10]_i_1_n_0\,
      Q => data1(18),
      S => '0'
    );
\tx_write_pointer_reg[11]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_out1,
      CE => tx_write_pointer,
      D => \tx_write_pointer[11]_i_1_n_0\,
      Q => data1(19),
      S => '0'
    );
\tx_write_pointer_reg[12]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_out1,
      CE => tx_write_pointer,
      D => \tx_write_pointer[12]_i_1_n_0\,
      Q => data1(20),
      S => '0'
    );
\tx_write_pointer_reg[13]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_out1,
      CE => tx_write_pointer,
      D => \tx_write_pointer[13]_i_1_n_0\,
      Q => data1(21),
      S => '0'
    );
\tx_write_pointer_reg[14]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_out1,
      CE => tx_write_pointer,
      D => \tx_write_pointer[14]_i_1_n_0\,
      Q => data1(22),
      S => '0'
    );
\tx_write_pointer_reg[15]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_out1,
      CE => tx_write_pointer,
      D => \tx_write_pointer[15]_i_2_n_0\,
      Q => data1(23),
      S => '0'
    );
\tx_write_pointer_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_out1,
      CE => tx_write_pointer,
      D => \tx_write_pointer[1]_i_1_n_0\,
      Q => data1(9),
      S => '0'
    );
\tx_write_pointer_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_out1,
      CE => tx_write_pointer,
      D => \tx_write_pointer[2]_i_1_n_0\,
      Q => data1(10),
      S => '0'
    );
\tx_write_pointer_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_out1,
      CE => tx_write_pointer,
      D => \tx_write_pointer[3]_i_1_n_0\,
      Q => data1(11),
      S => '0'
    );
\tx_write_pointer_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_out1,
      CE => tx_write_pointer,
      D => \tx_write_pointer[4]_i_1_n_0\,
      Q => data1(12),
      S => '0'
    );
\tx_write_pointer_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_out1,
      CE => tx_write_pointer,
      D => \tx_write_pointer[5]_i_1_n_0\,
      Q => data1(13),
      S => '0'
    );
\tx_write_pointer_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_out1,
      CE => tx_write_pointer,
      D => \tx_write_pointer[6]_i_1_n_0\,
      Q => data1(14),
      S => '0'
    );
\tx_write_pointer_reg[7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_out1,
      CE => tx_write_pointer,
      D => \tx_write_pointer[7]_i_1_n_0\,
      Q => data1(15),
      S => '0'
    );
\tx_write_pointer_reg[8]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_out1,
      CE => tx_write_pointer,
      D => \tx_write_pointer[8]_i_1_n_0\,
      Q => data1(16),
      S => '0'
    );
\tx_write_pointer_reg[9]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_out1,
      CE => tx_write_pointer,
      D => \tx_write_pointer[9]_i_1_n_0\,
      Q => data1(17),
      S => '0'
    );
u_w5500_axi_data_streamer: entity work.w5500_axi_data_streamer
     port map (
      CO(0) => spi_header_valid0,
      D(7 downto 0) => rx_payload_data(7 downto 0),
      DI(2) => u_w5500_axi_data_streamer_n_24,
      DI(1) => u_w5500_axi_data_streamer_n_25,
      DI(0) => u_w5500_axi_data_streamer_n_26,
      E(0) => E(0),
      \FSM_sequential_state[2]_i_2_0\ => payload_data_has_been_set_reg_n_0,
      \FSM_sequential_state[2]_i_2_1\ => \FSM_sequential_state[2]_i_2\,
      \GEN_TEST_0.byte_index_reg[7]\ => \GEN_TEST_0.byte_index_reg[7]\,
      \GEN_TEST_0.sending_reg\ => \GEN_TEST_0.sending_reg\,
      Q(7 downto 0) => payload_data(7 downto 0),
      S(2) => u_w5500_axi_data_streamer_n_21,
      S(1) => u_w5500_axi_data_streamer_n_22,
      S(0) => u_w5500_axi_data_streamer_n_23,
      byte_length_buffer_reg(31 downto 0) => byte_length_buffer_reg(31 downto 0),
      bytes_received0 => bytes_received0,
      clear => clear,
      clk_out1 => clk_out1,
      ext_pl_tlast => ext_pl_tlast,
      \gen_fwft.gdvld_fwft.data_valid_fwft_reg\(0) => u_w5500_axi_data_streamer_n_15,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg\(0) => u_w5500_axi_data_streamer_n_16,
      \gen_wr_a.gen_word_narrow.mem_reg\(7 downto 0) => \gen_wr_a.gen_word_narrow.mem_reg\(7 downto 0),
      \gen_wr_a.gen_word_narrow.mem_reg_0\(18 downto 11) => in3(7 downto 0),
      \gen_wr_a.gen_word_narrow.mem_reg_0\(10 downto 3) => in4(7 downto 0),
      \gen_wr_a.gen_word_narrow.mem_reg_0\(2) => \spi_header_reg_n_0_[4]\,
      \gen_wr_a.gen_word_narrow.mem_reg_0\(1) => \spi_header_reg_n_0_[3]\,
      \gen_wr_a.gen_word_narrow.mem_reg_0\(0) => \^q\(0),
      m_axis_tlast => m_axis_tlast,
      m_axis_tready => m_axis_tready,
      m_axis_tvalid => m_axis_tvalid,
      \ptm_transmitted_byte_counter_reg[0]\ => \ptm_transmitted_byte_counter[9]_i_3_n_0\,
      \ptm_transmitted_byte_counter_reg[0]_0\ => \tx_write_pointer[15]_i_3_n_0\,
      \ptm_transmitted_byte_counter_reg[0]_1\ => \payload_byte_length[2]_i_2_n_0\,
      \ptm_transmitted_byte_counter_reg[0]_2\ => \ptm_transmitted_byte_counter[9]_i_5_n_0\,
      \ptm_transmitted_byte_counter_reg[0]_3\ => ext_pl_tlast_was_received_reg_n_0,
      \ptm_transmitted_byte_counter_reg[0]_4\ => \ptm_transmitted_byte_counter[9]_i_7_n_0\,
      \ptm_transmitted_byte_counter_reg[0]_5\ => \ptm_transmitted_byte_counter[9]_i_8_n_0\,
      \rdata_buffer_reg[7]_0\(7 downto 0) => D(7 downto 0),
      reset_IBUF => reset_IBUF,
      rx_pointer_reg_4 => rx_pointer_reg_4,
      rx_received_size_reg_1 => rx_received_size_reg_1,
      \rx_received_size_reg_reg[0]\ => \rx_received_size_reg[15]_i_5_n_0\,
      \rx_received_size_reg_reg[0]_0\ => \rx_received_size_reg[15]_i_3_n_0\,
      \rx_received_size_reg_reg[0]_1\ => \rx_received_size_reg[15]_i_4_n_0\,
      \rx_received_size_reg_reg[0]_2\ => \rx_received_size_reg[15]_i_6_n_0\,
      \rx_shift_payload_buffer_reg[0]\(1) => streammanager_state(1),
      \rx_shift_payload_buffer_reg[0]\(0) => \^streammanager_state_reg[0]_0\(0),
      s_axis_tlast => s_axis_tlast,
      s_axis_tready => s_axis_tready,
      s_axis_tvalid => s_axis_tvalid,
      streammanager_next_state => streammanager_next_state,
      \streammanager_next_state[1]_i_2_0\ => \spi_header[10]_i_4_n_0\,
      \streammanager_next_state_reg[0]\ => \spi_header[23]_i_8_n_0\,
      tx_write_pointer => tx_write_pointer,
      \tx_write_pointer_reg[0]\(5 downto 0) => w5500state(5 downto 0),
      \tx_write_pointer_reg[0]_0\ => \tx_write_pointer[15]_i_4_n_0\,
      \w5500state_next_reg[0]\(0) => ptm_transmitted_byte_counter_0,
      \w5500state_next_reg[0]_0\ => \w5500state_next[5]_i_3_n_0\,
      \w5500state_next_reg[0]_1\ => \w5500state_next[5]_i_4_n_0\,
      \w5500state_next_reg[0]_2\ => \w5500state_next[5]_i_5_n_0\,
      \w5500state_next_reg[0]_3\ => \w5500state_next[5]_i_6_n_0\
    );
\w5500state_next[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF70FFFFAA8C33"
    )
        port map (
      I0 => w5500state(2),
      I1 => w5500state(3),
      I2 => w5500state(4),
      I3 => w5500state(0),
      I4 => w5500state(5),
      I5 => w5500state(1),
      O => \w5500state_next[0]_i_1_n_0\
    );
\w5500state_next[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \w5500state_next[4]_i_2_n_0\,
      I1 => \w5500state_next[3]_i_7_n_0\,
      I2 => \w5500state_next[1]_i_2_n_0\,
      I3 => \w5500state_next[1]_i_3_n_0\,
      I4 => \w5500state_next[1]_i_4_n_0\,
      O => \w5500state_next[1]_i_1_n_0\
    );
\w5500state_next[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080C08000000000"
    )
        port map (
      I0 => w5500state(0),
      I1 => w5500state(3),
      I2 => w5500state(2),
      I3 => w5500state(4),
      I4 => w5500state(5),
      I5 => w5500state(1),
      O => \w5500state_next[1]_i_2_n_0\
    );
\w5500state_next[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000001100000C"
    )
        port map (
      I0 => \w5500state_next[4]_i_7_n_0\,
      I1 => w5500state(0),
      I2 => w5500state(1),
      I3 => w5500state(3),
      I4 => w5500state(4),
      I5 => w5500state(5),
      O => \w5500state_next[1]_i_3_n_0\
    );
\w5500state_next[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A14EE00AA00AA04E"
    )
        port map (
      I0 => w5500state(5),
      I1 => w5500state(1),
      I2 => w5500state(2),
      I3 => w5500state(0),
      I4 => w5500state(3),
      I5 => w5500state(4),
      O => \w5500state_next[1]_i_4_n_0\
    );
\w5500state_next[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF11111151"
    )
        port map (
      I0 => \w5500state_next[2]_i_2_n_0\,
      I1 => \rx_shift_payload_buffer_reg_n_0_[10]\,
      I2 => \w5500state_next[3]_i_3_n_0\,
      I3 => \rx_shift_payload_buffer_reg_n_0_[9]\,
      I4 => \rx_shift_payload_buffer_reg_n_0_[8]\,
      I5 => \w5500state_next[2]_i_3_n_0\,
      O => \w5500state_next[2]_i_1_n_0\
    );
\w5500state_next[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \rx_shift_payload_buffer_reg_n_0_[13]\,
      I1 => \rx_shift_payload_buffer_reg_n_0_[12]\,
      I2 => \rx_shift_payload_buffer_reg_n_0_[15]\,
      I3 => \rx_shift_payload_buffer_reg_n_0_[14]\,
      I4 => \rx_shift_payload_buffer_reg_n_0_[11]\,
      I5 => \w5500state_next[2]_i_4_n_0\,
      O => \w5500state_next[2]_i_2_n_0\
    );
\w5500state_next[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEEEF"
    )
        port map (
      I0 => \w5500state_next[2]_i_5_n_0\,
      I1 => \w5500state_next[5]_i_11_n_0\,
      I2 => \w5500state_next[2]_i_6_n_0\,
      I3 => \w5500state_next[2]_i_7_n_0\,
      I4 => \w5500state_next[2]_i_8_n_0\,
      I5 => \w5500state_next[2]_i_9_n_0\,
      O => \w5500state_next[2]_i_3_n_0\
    );
\w5500state_next[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => w5500state(2),
      I1 => w5500state(5),
      O => \w5500state_next[2]_i_4_n_0\
    );
\w5500state_next[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F801F10000000000"
    )
        port map (
      I0 => w5500state(3),
      I1 => w5500state(4),
      I2 => w5500state(5),
      I3 => w5500state(0),
      I4 => w5500state(2),
      I5 => w5500state(1),
      O => \w5500state_next[2]_i_5_n_0\
    );
\w5500state_next[2]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF4FF"
    )
        port map (
      I0 => w5500state(1),
      I1 => w5500state(0),
      I2 => w5500state(3),
      I3 => w5500state(4),
      I4 => w5500state(5),
      O => \w5500state_next[2]_i_6_n_0\
    );
\w5500state_next[2]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => w5500state(2),
      I1 => w5500state(0),
      O => \w5500state_next[2]_i_7_n_0\
    );
\w5500state_next[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000C000C055F0F5"
    )
        port map (
      I0 => \w5500state_next[3]_i_5_n_0\,
      I1 => \w5500state_next_reg[3]_0\,
      I2 => w5500state(5),
      I3 => w5500state(0),
      I4 => w5500state(2),
      I5 => w5500state(1),
      O => \w5500state_next[2]_i_8_n_0\
    );
\w5500state_next[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000002020F04"
    )
        port map (
      I0 => w5500state(0),
      I1 => w5500state(4),
      I2 => w5500state(5),
      I3 => w5500state(2),
      I4 => w5500state(3),
      I5 => w5500state(1),
      O => \w5500state_next[2]_i_9_n_0\
    );
\w5500state_next[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFAAEA"
    )
        port map (
      I0 => \w5500state_next[3]_i_2_n_0\,
      I1 => \w5500state_next[3]_i_3_n_0\,
      I2 => \w5500state_next[3]_i_4_n_0\,
      I3 => \w5500state_next[3]_i_5_n_0\,
      I4 => \w5500state_next[3]_i_6_n_0\,
      I5 => \w5500state_next[3]_i_7_n_0\,
      O => \w5500state_next[3]_i_1_n_0\
    );
\w5500state_next[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => rx_shift_payload_buffer(4),
      I1 => rx_shift_payload_buffer(3),
      I2 => w5500state(1),
      I3 => \w5500state_next[4]_i_8_n_0\,
      I4 => w5500state(0),
      I5 => w5500state(5),
      O => \w5500state_next[3]_i_10_n_0\
    );
\w5500state_next[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAEAFFAABAAAFFAA"
    )
        port map (
      I0 => \w5500state_next[3]_i_8_n_0\,
      I1 => w5500state(0),
      I2 => w5500state(1),
      I3 => w5500state(5),
      I4 => w5500state(2),
      I5 => \spi_header[10]_i_4_n_0\,
      O => \w5500state_next[3]_i_2_n_0\
    );
\w5500state_next[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => data3(30),
      I1 => data3(29),
      I2 => data3(31),
      I3 => rx_shift_payload_buffer(2),
      I4 => \w5500state_next[3]_i_9_n_0\,
      O => \w5500state_next[3]_i_3_n_0\
    );
\w5500state_next[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => w5500state(2),
      I1 => w5500state(0),
      O => \w5500state_next[3]_i_4_n_0\
    );
\w5500state_next[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => w5500state(4),
      I1 => w5500state(5),
      I2 => w5500state(3),
      O => \w5500state_next[3]_i_5_n_0\
    );
\w5500state_next[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCECCCECCCCCCCCF"
    )
        port map (
      I0 => \w5500state_next_reg[3]_0\,
      I1 => \raw_payload_buffer[23]_i_2_n_0\,
      I2 => w5500state(0),
      I3 => w5500state(1),
      I4 => \raw_payload_buffer[29]_i_4_n_0\,
      I5 => w5500state(5),
      O => \w5500state_next[3]_i_6_n_0\
    );
\w5500state_next[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000110000011100"
    )
        port map (
      I0 => w5500state(0),
      I1 => w5500state(2),
      I2 => w5500state(5),
      I3 => w5500state(4),
      I4 => w5500state(3),
      I5 => w5500state(1),
      O => \w5500state_next[3]_i_7_n_0\
    );
\w5500state_next[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAAAAAAAAAAAAA"
    )
        port map (
      I0 => \w5500state_next[3]_i_10_n_0\,
      I1 => w5500state(3),
      I2 => w5500state(2),
      I3 => \rx_received_size_reg[15]_i_5_n_0\,
      I4 => w5500state(1),
      I5 => w5500state(0),
      O => \w5500state_next[3]_i_8_n_0\
    );
\w5500state_next[3]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => rx_shift_payload_buffer(3),
      I1 => rx_shift_payload_buffer(4),
      I2 => rx_shift_payload_buffer(0),
      I3 => rx_shift_payload_buffer(1),
      O => \w5500state_next[3]_i_9_n_0\
    );
\w5500state_next[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEFEFEFEFF"
    )
        port map (
      I0 => \w5500state_next[4]_i_2_n_0\,
      I1 => \w5500state_next[4]_i_3_n_0\,
      I2 => \w5500state_next[4]_i_4_n_0\,
      I3 => \w5500state_next[4]_i_5_n_0\,
      I4 => w5500state(5),
      I5 => \w5500state_next[4]_i_6_n_0\,
      O => \w5500state_next[4]_i_1_n_0\
    );
\w5500state_next[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0007000700050007"
    )
        port map (
      I0 => \w5500state_next[5]_i_12_n_0\,
      I1 => w5500state(1),
      I2 => \raw_payload_buffer[29]_i_4_n_0\,
      I3 => w5500state(5),
      I4 => w5500state(0),
      I5 => w5500state(2),
      O => \w5500state_next[4]_i_2_n_0\
    );
\w5500state_next[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C0C3C00001D0000"
    )
        port map (
      I0 => \w5500state_next[4]_i_7_n_0\,
      I1 => w5500state(0),
      I2 => w5500state(2),
      I3 => w5500state(1),
      I4 => \w5500state_next[4]_i_8_n_0\,
      I5 => w5500state(5),
      O => \w5500state_next[4]_i_3_n_0\
    );
\w5500state_next[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"013001F001310131"
    )
        port map (
      I0 => \raw_payload_buffer[29]_i_4_n_0\,
      I1 => w5500state(2),
      I2 => w5500state(5),
      I3 => w5500state(1),
      I4 => \w5500state_next_reg[3]_0\,
      I5 => w5500state(0),
      O => \w5500state_next[4]_i_4_n_0\
    );
\w5500state_next[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => w5500state(4),
      I1 => w5500state(0),
      O => \w5500state_next[4]_i_5_n_0\
    );
\w5500state_next[4]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => w5500state(2),
      I1 => w5500state(3),
      O => \w5500state_next[4]_i_6_n_0\
    );
\w5500state_next[4]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rx_shift_payload_buffer(4),
      I1 => rx_shift_payload_buffer(3),
      O => \w5500state_next[4]_i_7_n_0\
    );
\w5500state_next[4]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => w5500state(4),
      I1 => w5500state(3),
      O => \w5500state_next[4]_i_8_n_0\
    );
\w5500state_next[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00550000100000"
    )
        port map (
      I0 => w5500state(1),
      I1 => w5500state(3),
      I2 => w5500state(4),
      I3 => w5500state(5),
      I4 => w5500state(0),
      I5 => w5500state(2),
      O => \w5500state_next[5]_i_10_n_0\
    );
\w5500state_next[5]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => \w5500state_next[3]_i_3_n_0\,
      I1 => w5500state(4),
      I2 => w5500state(5),
      I3 => w5500state(3),
      I4 => w5500state(1),
      I5 => w5500state(2),
      O => \w5500state_next[5]_i_11_n_0\
    );
\w5500state_next[5]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
        port map (
      I0 => w5500state(0),
      I1 => \w5500state_next[5]_i_14_n_0\,
      I2 => \w5500state_next[5]_i_15_n_0\,
      I3 => \w5500state_next[5]_i_16_n_0\,
      I4 => \w5500state_next[5]_i_17_n_0\,
      O => \w5500state_next[5]_i_12_n_0\
    );
\w5500state_next[5]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => w5500state(1),
      I1 => rx_shift_payload_buffer(3),
      I2 => rx_shift_payload_buffer(4),
      O => \w5500state_next[5]_i_13_n_0\
    );
\w5500state_next[5]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => rx_received_size_reg(7),
      I1 => rx_received_size_reg(9),
      I2 => rx_received_size_reg(15),
      I3 => rx_received_size_reg(8),
      O => \w5500state_next[5]_i_14_n_0\
    );
\w5500state_next[5]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => rx_received_size_reg(0),
      I1 => rx_received_size_reg(11),
      I2 => rx_received_size_reg(3),
      I3 => rx_received_size_reg(6),
      O => \w5500state_next[5]_i_15_n_0\
    );
\w5500state_next[5]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => rx_received_size_reg(1),
      I1 => rx_received_size_reg(10),
      I2 => rx_received_size_reg(2),
      I3 => rx_received_size_reg(13),
      O => \w5500state_next[5]_i_16_n_0\
    );
\w5500state_next[5]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => rx_received_size_reg(4),
      I1 => rx_received_size_reg(5),
      I2 => rx_received_size_reg(14),
      I3 => rx_received_size_reg(12),
      O => \w5500state_next[5]_i_17_n_0\
    );
\w5500state_next[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFFFE"
    )
        port map (
      I0 => \w5500state_next[5]_i_7_n_0\,
      I1 => \w5500state_next[5]_i_8_n_0\,
      I2 => \w5500state_next[5]_i_9_n_0\,
      I3 => \w5500state_next[5]_i_10_n_0\,
      I4 => \w5500state_next[5]_i_11_n_0\,
      I5 => w5500state(0),
      O => \w5500state_next[5]_i_2_n_0\
    );
\w5500state_next[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBEFAAEAAAFA8A01"
    )
        port map (
      I0 => w5500state(5),
      I1 => w5500state(0),
      I2 => w5500state(2),
      I3 => w5500state(1),
      I4 => w5500state(4),
      I5 => w5500state(3),
      O => \w5500state_next[5]_i_3_n_0\
    );
\w5500state_next[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABEFE88E88888"
    )
        port map (
      I0 => w5500state(5),
      I1 => w5500state(3),
      I2 => w5500state(2),
      I3 => w5500state(1),
      I4 => w5500state(0),
      I5 => w5500state(4),
      O => \w5500state_next[5]_i_4_n_0\
    );
\w5500state_next[5]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => prev_spi_busy,
      I1 => spi_busy,
      O => \w5500state_next[5]_i_5_n_0\
    );
\w5500state_next[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0B3B3F090B1B3E"
    )
        port map (
      I0 => w5500state(0),
      I1 => w5500state(4),
      I2 => w5500state(5),
      I3 => w5500state(2),
      I4 => w5500state(3),
      I5 => w5500state(1),
      O => \w5500state_next[5]_i_6_n_0\
    );
\w5500state_next[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \w5500state_next[5]_i_12_n_0\,
      I1 => w5500state(3),
      I2 => w5500state(1),
      I3 => w5500state(2),
      I4 => w5500state(5),
      I5 => w5500state(4),
      O => \w5500state_next[5]_i_7_n_0\
    );
\w5500state_next[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000C0000000088"
    )
        port map (
      I0 => w5500state(0),
      I1 => w5500state(3),
      I2 => w5500state(2),
      I3 => w5500state(1),
      I4 => w5500state(5),
      I5 => w5500state(4),
      O => \w5500state_next[5]_i_8_n_0\
    );
\w5500state_next[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C000008000800"
    )
        port map (
      I0 => \w5500state_next[5]_i_13_n_0\,
      I1 => w5500state(3),
      I2 => w5500state(5),
      I3 => w5500state(4),
      I4 => w5500state(2),
      I5 => w5500state(0),
      O => \w5500state_next[5]_i_9_n_0\
    );
\w5500state_next_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => u_w5500_axi_data_streamer_n_16,
      D => \w5500state_next[0]_i_1_n_0\,
      Q => \w5500state_next_reg_n_0_[0]\,
      R => '0'
    );
\w5500state_next_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => u_w5500_axi_data_streamer_n_16,
      D => \w5500state_next[1]_i_1_n_0\,
      Q => \w5500state_next_reg_n_0_[1]\,
      R => '0'
    );
\w5500state_next_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => u_w5500_axi_data_streamer_n_16,
      D => \w5500state_next[2]_i_1_n_0\,
      Q => \w5500state_next_reg_n_0_[2]\,
      R => '0'
    );
\w5500state_next_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => u_w5500_axi_data_streamer_n_16,
      D => \w5500state_next[3]_i_1_n_0\,
      Q => \w5500state_next_reg_n_0_[3]\,
      R => '0'
    );
\w5500state_next_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => u_w5500_axi_data_streamer_n_16,
      D => \w5500state_next[4]_i_1_n_0\,
      Q => \w5500state_next_reg_n_0_[4]\,
      R => '0'
    );
\w5500state_next_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => u_w5500_axi_data_streamer_n_16,
      D => \w5500state_next[5]_i_2_n_0\,
      Q => \w5500state_next_reg_n_0_[5]\,
      R => '0'
    );
\w5500state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => '1',
      CLR => reset_IBUF,
      D => \w5500state_next_reg_n_0_[0]\,
      Q => w5500state(0)
    );
\w5500state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => '1',
      CLR => reset_IBUF,
      D => \w5500state_next_reg_n_0_[1]\,
      Q => w5500state(1)
    );
\w5500state_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => '1',
      CLR => reset_IBUF,
      D => \w5500state_next_reg_n_0_[2]\,
      Q => w5500state(2)
    );
\w5500state_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => '1',
      CLR => reset_IBUF,
      D => \w5500state_next_reg_n_0_[3]\,
      Q => w5500state(3)
    );
\w5500state_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => '1',
      CLR => reset_IBUF,
      D => \w5500state_next_reg_n_0_[4]\,
      Q => w5500state(4)
    );
\w5500state_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out1,
      CE => '1',
      CLR => reset_IBUF,
      D => \w5500state_next_reg_n_0_[5]\,
      Q => w5500state(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top is
  port (
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    mosi : out STD_LOGIC;
    miso : in STD_LOGIC;
    sclk : out STD_LOGIC;
    cs : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of top : entity is true;
end top;

architecture STRUCTURE of top is
  component dbg_hub_CV is
  port (
    clk : in STD_LOGIC;
    sl_iport0_o : out STD_LOGIC_VECTOR ( 36 downto 0 );
    sl_oport0_i : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  end component dbg_hub_CV;
  component u_ila_0_CV is
  port (
    clk : in STD_LOGIC;
    SL_IPORT_I : in STD_LOGIC_VECTOR ( 36 downto 0 );
    SL_OPORT_O : out STD_LOGIC_VECTOR ( 16 downto 0 );
    probe0 : in STD_LOGIC_VECTOR ( 0 to 7 );
    probe1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe4 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component u_ila_0_CV;
  signal RREADY : STD_LOGIC;
  signal RVALID : STD_LOGIC;
  signal TREADY : STD_LOGIC;
  signal TVALID : STD_LOGIC;
  signal clk_out : STD_LOGIC;
  signal cs_OBUF : STD_LOGIC;
  signal ext_pl_tlast : STD_LOGIC;
  signal extdatahandler_n_0 : STD_LOGIC;
  signal extdatahandler_n_2 : STD_LOGIC;
  signal miso_IBUF : STD_LOGIC;
  signal mosi_OBUF : STD_LOGIC;
  signal mosi_TRI : STD_LOGIC;
  signal not_reset : STD_LOGIC;
  signal payload_ready : STD_LOGIC;
  signal rdata : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal reset_IBUF : STD_LOGIC;
  signal rlast : STD_LOGIC;
  signal sclk_OBUF : STD_LOGIC;
  signal sl_iport0_o_0 : STD_LOGIC_VECTOR ( 36 downto 0 );
  signal sl_oport0_i_0 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal spi_busy : STD_LOGIC;
  signal spi_m_n_3 : STD_LOGIC;
  signal spi_m_n_5 : STD_LOGIC;
  signal streammanager_state : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tdata : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tdata__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tlast : STD_LOGIC;
  signal txrx_unit_n_15 : STD_LOGIC;
  signal txrx_unit_n_17 : STD_LOGIC;
  signal \u_w5500_axi_data_streamer/bytes_received0\ : STD_LOGIC;
  attribute IMPORTED_FROM : string;
  attribute IMPORTED_FROM of clk_wiz : label is "c:/Users/danie/w5500StateMachine/w5500StateMachine.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp";
  attribute IMPORTED_TYPE : string;
  attribute IMPORTED_TYPE of clk_wiz : label is "CHECKPOINT";
  attribute IS_IMPORTED : boolean;
  attribute IS_IMPORTED of clk_wiz : label is std.standard.true;
  attribute syn_black_box : string;
  attribute syn_black_box of clk_wiz : label is "TRUE";
  attribute DEBUG_CORE_INFO : string;
  attribute DEBUG_CORE_INFO of dbg_hub : label is "dbg_hub,labtools_xsdbm_v3_00_a,{C_BSCAN_MODE=false,C_BSCAN_MODE_WITH_CORE=false,C_CLK_INPUT_FREQ_HZ=300000000,C_ENABLE_CLK_DIVIDER=false,C_EN_BSCANID_VEC=false,C_NUM_BSCAN_MASTER_PORTS=0,C_TWO_PRIM_MODE=false,C_USER_SCAN_CHAIN=1,C_USE_EXT_BSCAN=false,C_XSDB_NUM_SLAVES=1,component_name=dbg_hub_CV}";
  attribute DEBUG_PORT_clk : string;
  attribute DEBUG_PORT_clk of dbg_hub : label is "";
  attribute IS_DEBUG_CORE : boolean;
  attribute IS_DEBUG_CORE of dbg_hub : label is std.standard.true;
  attribute DEBUG_CORE_INFO of u_ila_0 : label is "u_ila_0,labtools_ila_v6_00_a,{ALL_PROBE_SAME_MU=true,ALL_PROBE_SAME_MU_CNT=2,C_ADV_TRIGGER=false,C_DATA_DEPTH=1024,C_EN_STRG_QUAL=true,C_INPUT_PIPE_STAGES=0,C_NUM_OF_PROBES=5,C_PROBE0_TYPE=0,C_PROBE0_WIDTH=8,C_PROBE1_TYPE=0,C_PROBE1_WIDTH=1,C_PROBE2_TYPE=0,C_PROBE2_WIDTH=1,C_PROBE3_TYPE=0,C_PROBE3_WIDTH=1,C_PROBE4_TYPE=0,C_PROBE4_WIDTH=1,C_TRIGIN_EN=0,C_TRIGOUT_EN=0,component_name=u_ila_0_CV}";
  attribute DEBUG_PORT_clk of u_ila_0 : label is "n:clk_wiz/inst/clk_out1";
  attribute DEBUG_PORT_probe0 : string;
  attribute DEBUG_PORT_probe0 of u_ila_0 : label is "n:tdata__0[7],n:tdata__0[6],n:tdata__0[5],n:tdata__0[4],n:tdata__0[3],n:tdata__0[2],n:tdata__0[1],n:tdata__0[0]";
  attribute DEBUG_PORT_probe1 : string;
  attribute DEBUG_PORT_probe1 of u_ila_0 : label is "n:payload_ready";
  attribute DEBUG_PORT_probe2 : string;
  attribute DEBUG_PORT_probe2 of u_ila_0 : label is "n:ext_pl_tlast";
  attribute DEBUG_PORT_probe3 : string;
  attribute DEBUG_PORT_probe3 of u_ila_0 : label is "n:extdatahandler_n_2";
  attribute DEBUG_PORT_probe4 : string;
  attribute DEBUG_PORT_probe4 of u_ila_0 : label is "n:extdatahandler_n_0";
  attribute IS_DEBUG_CORE of u_ila_0 : label is std.standard.true;
begin
clk_wiz: entity work.clk_wiz_0
     port map (
      clk_in1 => clk,
      clk_out1 => clk_out,
      reset => reset_IBUF
    );
cs_OBUF_inst: unisim.vcomponents.OBUF
     port map (
      I => cs_OBUF,
      O => cs
    );
dbg_hub: component dbg_hub_CV
     port map (
      clk => clk_out,
      sl_iport0_o(36 downto 0) => sl_iport0_o_0(36 downto 0),
      sl_oport0_i(16 downto 0) => sl_oport0_i_0(16 downto 0)
    );
extdatahandler: entity work.ext_data_handler
     port map (
      E(0) => not_reset,
      \GEN_TEST_0.byte_index_reg[7]_0\ => spi_m_n_5,
      \GEN_TEST_0.sending_reg_0\ => extdatahandler_n_0,
      \GEN_TEST_0.tdata_reg[7]_0\(7 downto 0) => \tdata__0\(7 downto 0),
      \GEN_TEST_0.tvalid_reg_0\ => extdatahandler_n_2,
      Q(0) => streammanager_state(0),
      clk_out1 => clk_out,
      ext_pl_tlast => ext_pl_tlast,
      reset_IBUF => reset_IBUF,
      s_axis_tready => payload_ready
    );
miso_IBUF_inst: unisim.vcomponents.IBUF
     port map (
      I => miso,
      O => miso_IBUF
    );
mosi_OBUFT_inst: unisim.vcomponents.OBUFT
     port map (
      I => mosi_OBUF,
      O => mosi,
      T => mosi_TRI
    );
mosi_OBUFT_inst_i_1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_out,
      CE => '1',
      D => txrx_unit_n_17,
      Q => mosi_TRI,
      R => '0'
    );
reset_IBUF_inst: unisim.vcomponents.IBUF
     port map (
      I => reset,
      O => reset_IBUF
    );
sclk_OBUF_inst: unisim.vcomponents.OBUF
     port map (
      I => sclk_OBUF,
      O => sclk
    );
spi_m: entity work.w5500_state_machine
     port map (
      D(7 downto 0) => rdata(7 downto 0),
      E(0) => not_reset,
      \FSM_sequential_state[2]_i_2\ => TREADY,
      \GEN_TEST_0.byte_index_reg[7]\ => extdatahandler_n_0,
      \GEN_TEST_0.sending_reg\ => spi_m_n_5,
      Q(0) => spi_m_n_3,
      bytes_received0 => \u_w5500_axi_data_streamer/bytes_received0\,
      clear => txrx_unit_n_15,
      clk_out1 => clk_out,
      ext_pl_tlast => ext_pl_tlast,
      \gen_wr_a.gen_word_narrow.mem_reg\(7 downto 0) => tdata(7 downto 0),
      \gen_wr_a.gen_word_narrow.mem_reg_0\(7 downto 0) => \tdata__0\(7 downto 0),
      m_axis_tlast => rlast,
      m_axis_tready => RREADY,
      m_axis_tvalid => RVALID,
      reset_IBUF => reset_IBUF,
      s_axis_tlast => tlast,
      s_axis_tready => payload_ready,
      s_axis_tvalid => TVALID,
      spi_busy => spi_busy,
      \streammanager_state_reg[0]_0\(0) => streammanager_state(0),
      \w5500state_next_reg[3]_0\ => extdatahandler_n_2
    );
txrx_unit: entity work.transceive_unit
     port map (
      D(0) => miso_IBUF,
      E(0) => not_reset,
      Q(0) => spi_m_n_3,
      bytes_received0 => \u_w5500_axi_data_streamer/bytes_received0\,
      clear => txrx_unit_n_15,
      clk_out1 => clk_out,
      cs_OBUF => cs_OBUF,
      \gen_wr_a.gen_word_narrow.mem_reg\(7 downto 0) => tdata(7 downto 0),
      m_axis_tdata(7 downto 0) => rdata(7 downto 0),
      m_axis_tlast => rlast,
      m_axis_tready => RREADY,
      m_axis_tvalid => RVALID,
      mosi_OBUF => mosi_OBUF,
      mosi_OBUFT_inst_i_1 => txrx_unit_n_17,
      mosi_TRI => mosi_TRI,
      reset_IBUF => reset_IBUF,
      s_axis_tlast => tlast,
      s_axis_tready => TREADY,
      s_axis_tvalid => TVALID,
      sclk_OBUF => sclk_OBUF,
      spi_busy => spi_busy
    );
u_ila_0: component u_ila_0_CV
     port map (
      SL_IPORT_I(36 downto 0) => sl_iport0_o_0(36 downto 0),
      SL_OPORT_O(16 downto 0) => sl_oport0_i_0(16 downto 0),
      clk => clk_out,
      probe0(0) => \tdata__0\(0),
      probe0(1) => \tdata__0\(1),
      probe0(2) => \tdata__0\(2),
      probe0(3) => \tdata__0\(3),
      probe0(4) => \tdata__0\(4),
      probe0(5) => \tdata__0\(5),
      probe0(6) => \tdata__0\(6),
      probe0(7) => \tdata__0\(7),
      probe1(0) => payload_ready,
      probe2(0) => ext_pl_tlast,
      probe3(0) => extdatahandler_n_2,
      probe4(0) => extdatahandler_n_0
    );
end STRUCTURE;
