// Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
// Date        : Fri Jul 27 18:21:58 2018
// Host        : apple running 64-bit Ubuntu 16.04.4 LTS
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ pwm_pwm_0_1_sim_netlist.v
// Design      : pwm_pwm_0_1
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* C_S_AXI_CTRL_ADDR_WIDTH = "7" *) (* C_S_AXI_CTRL_DATA_WIDTH = "32" *) (* C_S_AXI_CTRL_WSTRB_WIDTH = "4" *) 
(* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_WSTRB_WIDTH = "4" *) (* ap_ST_fsm_pp0_stage0 = "6'b000001" *) 
(* ap_ST_fsm_pp0_stage1 = "6'b000010" *) (* ap_ST_fsm_pp0_stage2 = "6'b000100" *) (* ap_ST_fsm_pp0_stage3 = "6'b001000" *) 
(* ap_ST_fsm_pp0_stage4 = "6'b010000" *) (* ap_ST_fsm_pp0_stage5 = "6'b100000" *) (* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm
   (ap_clk,
    ap_rst_n,
    out_V,
    s_axi_ctrl_AWVALID,
    s_axi_ctrl_AWREADY,
    s_axi_ctrl_AWADDR,
    s_axi_ctrl_WVALID,
    s_axi_ctrl_WREADY,
    s_axi_ctrl_WDATA,
    s_axi_ctrl_WSTRB,
    s_axi_ctrl_ARVALID,
    s_axi_ctrl_ARREADY,
    s_axi_ctrl_ARADDR,
    s_axi_ctrl_RVALID,
    s_axi_ctrl_RREADY,
    s_axi_ctrl_RDATA,
    s_axi_ctrl_RRESP,
    s_axi_ctrl_BVALID,
    s_axi_ctrl_BREADY,
    s_axi_ctrl_BRESP,
    interrupt);
  input ap_clk;
  input ap_rst_n;
  output [5:0]out_V;
  input s_axi_ctrl_AWVALID;
  output s_axi_ctrl_AWREADY;
  input [6:0]s_axi_ctrl_AWADDR;
  input s_axi_ctrl_WVALID;
  output s_axi_ctrl_WREADY;
  input [31:0]s_axi_ctrl_WDATA;
  input [3:0]s_axi_ctrl_WSTRB;
  input s_axi_ctrl_ARVALID;
  output s_axi_ctrl_ARREADY;
  input [6:0]s_axi_ctrl_ARADDR;
  output s_axi_ctrl_RVALID;
  input s_axi_ctrl_RREADY;
  output [31:0]s_axi_ctrl_RDATA;
  output [1:0]s_axi_ctrl_RRESP;
  output s_axi_ctrl_BVALID;
  input s_axi_ctrl_BREADY;
  output [1:0]s_axi_ctrl_BRESP;
  output interrupt;

  wire \<const0> ;
  wire [32:0]OP1_V_reg_856;
  wire accumulator_V;
  wire accumulator_V0;
  wire [31:0]accumulator_V_load_o_fu_265_p2;
  wire [31:0]accumulator_V_load_o_reg_906;
  wire accumulator_V_load_o_reg_9060;
  wire \accumulator_V_load_o_reg_906_reg[12]_i_1_n_0 ;
  wire \accumulator_V_load_o_reg_906_reg[12]_i_1_n_1 ;
  wire \accumulator_V_load_o_reg_906_reg[12]_i_1_n_2 ;
  wire \accumulator_V_load_o_reg_906_reg[12]_i_1_n_3 ;
  wire \accumulator_V_load_o_reg_906_reg[16]_i_1_n_0 ;
  wire \accumulator_V_load_o_reg_906_reg[16]_i_1_n_1 ;
  wire \accumulator_V_load_o_reg_906_reg[16]_i_1_n_2 ;
  wire \accumulator_V_load_o_reg_906_reg[16]_i_1_n_3 ;
  wire \accumulator_V_load_o_reg_906_reg[20]_i_1_n_0 ;
  wire \accumulator_V_load_o_reg_906_reg[20]_i_1_n_1 ;
  wire \accumulator_V_load_o_reg_906_reg[20]_i_1_n_2 ;
  wire \accumulator_V_load_o_reg_906_reg[20]_i_1_n_3 ;
  wire \accumulator_V_load_o_reg_906_reg[24]_i_1_n_0 ;
  wire \accumulator_V_load_o_reg_906_reg[24]_i_1_n_1 ;
  wire \accumulator_V_load_o_reg_906_reg[24]_i_1_n_2 ;
  wire \accumulator_V_load_o_reg_906_reg[24]_i_1_n_3 ;
  wire \accumulator_V_load_o_reg_906_reg[28]_i_1_n_0 ;
  wire \accumulator_V_load_o_reg_906_reg[28]_i_1_n_1 ;
  wire \accumulator_V_load_o_reg_906_reg[28]_i_1_n_2 ;
  wire \accumulator_V_load_o_reg_906_reg[28]_i_1_n_3 ;
  wire \accumulator_V_load_o_reg_906_reg[31]_i_2_n_2 ;
  wire \accumulator_V_load_o_reg_906_reg[31]_i_2_n_3 ;
  wire \accumulator_V_load_o_reg_906_reg[4]_i_1_n_0 ;
  wire \accumulator_V_load_o_reg_906_reg[4]_i_1_n_1 ;
  wire \accumulator_V_load_o_reg_906_reg[4]_i_1_n_2 ;
  wire \accumulator_V_load_o_reg_906_reg[4]_i_1_n_3 ;
  wire \accumulator_V_load_o_reg_906_reg[8]_i_1_n_0 ;
  wire \accumulator_V_load_o_reg_906_reg[8]_i_1_n_1 ;
  wire \accumulator_V_load_o_reg_906_reg[8]_i_1_n_2 ;
  wire \accumulator_V_load_o_reg_906_reg[8]_i_1_n_3 ;
  wire [31:0]accumulator_V_load_reg_825;
  wire \accumulator_V_reg_n_0_[0] ;
  wire \accumulator_V_reg_n_0_[10] ;
  wire \accumulator_V_reg_n_0_[11] ;
  wire \accumulator_V_reg_n_0_[12] ;
  wire \accumulator_V_reg_n_0_[13] ;
  wire \accumulator_V_reg_n_0_[14] ;
  wire \accumulator_V_reg_n_0_[15] ;
  wire \accumulator_V_reg_n_0_[16] ;
  wire \accumulator_V_reg_n_0_[17] ;
  wire \accumulator_V_reg_n_0_[18] ;
  wire \accumulator_V_reg_n_0_[19] ;
  wire \accumulator_V_reg_n_0_[1] ;
  wire \accumulator_V_reg_n_0_[20] ;
  wire \accumulator_V_reg_n_0_[21] ;
  wire \accumulator_V_reg_n_0_[22] ;
  wire \accumulator_V_reg_n_0_[23] ;
  wire \accumulator_V_reg_n_0_[24] ;
  wire \accumulator_V_reg_n_0_[25] ;
  wire \accumulator_V_reg_n_0_[26] ;
  wire \accumulator_V_reg_n_0_[27] ;
  wire \accumulator_V_reg_n_0_[28] ;
  wire \accumulator_V_reg_n_0_[29] ;
  wire \accumulator_V_reg_n_0_[2] ;
  wire \accumulator_V_reg_n_0_[30] ;
  wire \accumulator_V_reg_n_0_[31] ;
  wire \accumulator_V_reg_n_0_[3] ;
  wire \accumulator_V_reg_n_0_[4] ;
  wire \accumulator_V_reg_n_0_[5] ;
  wire \accumulator_V_reg_n_0_[6] ;
  wire \accumulator_V_reg_n_0_[7] ;
  wire \accumulator_V_reg_n_0_[8] ;
  wire \accumulator_V_reg_n_0_[9] ;
  wire \ap_CS_fsm[1]_i_2_n_0 ;
  wire ap_CS_fsm_pp0_stage1;
  wire ap_CS_fsm_pp0_stage2;
  wire ap_CS_fsm_pp0_stage3;
  wire ap_CS_fsm_pp0_stage4;
  wire ap_CS_fsm_pp0_stage5;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2_i_1_n_0;
  wire ap_enable_reg_pp0_iter2_reg_n_0;
  wire ap_enable_reg_pp0_iter3_i_1_n_0;
  wire ap_enable_reg_pp0_iter3_reg_n_0;
  wire [31:0]ap_reg_pp0_iter1_accumulator_V_load_reg_825;
  wire ap_reg_pp0_iter1_min_duty_V_read_reg_8020;
  wire \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_10_n_0 ;
  wire \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_11_n_0 ;
  wire \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_12_n_0 ;
  wire \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_13_n_0 ;
  wire \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_13_n_1 ;
  wire \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_13_n_2 ;
  wire \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_13_n_3 ;
  wire \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_14_n_0 ;
  wire \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_15_n_0 ;
  wire \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_16_n_0 ;
  wire \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_17_n_0 ;
  wire \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_18_n_0 ;
  wire \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_19_n_0 ;
  wire \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_20_n_0 ;
  wire \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_21_n_0 ;
  wire \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_22_n_0 ;
  wire \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_22_n_1 ;
  wire \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_22_n_2 ;
  wire \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_22_n_3 ;
  wire \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_23_n_0 ;
  wire \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_24_n_0 ;
  wire \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_25_n_0 ;
  wire \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_26_n_0 ;
  wire \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_27_n_0 ;
  wire \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_28_n_0 ;
  wire \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_29_n_0 ;
  wire \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_2_n_1 ;
  wire \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_2_n_2 ;
  wire \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_2_n_3 ;
  wire \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_30_n_0 ;
  wire \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_31_n_0 ;
  wire \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_31_n_1 ;
  wire \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_31_n_2 ;
  wire \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_31_n_3 ;
  wire \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_32_n_0 ;
  wire \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_33_n_0 ;
  wire \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_34_n_0 ;
  wire \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_35_n_0 ;
  wire \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_36_n_0 ;
  wire \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_37_n_0 ;
  wire \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_38_n_0 ;
  wire \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_39_n_0 ;
  wire \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_3_n_1 ;
  wire \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_3_n_2 ;
  wire \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_3_n_3 ;
  wire \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_40_n_0 ;
  wire \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_40_n_1 ;
  wire \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_40_n_2 ;
  wire \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_40_n_3 ;
  wire \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_41_n_0 ;
  wire \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_42_n_0 ;
  wire \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_43_n_0 ;
  wire \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_44_n_0 ;
  wire \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_45_n_0 ;
  wire \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_46_n_0 ;
  wire \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_47_n_0 ;
  wire \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_48_n_0 ;
  wire \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_49_n_0 ;
  wire \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_49_n_1 ;
  wire \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_49_n_2 ;
  wire \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_49_n_3 ;
  wire \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_4_n_0 ;
  wire \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_4_n_1 ;
  wire \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_4_n_2 ;
  wire \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_4_n_3 ;
  wire \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_50_n_0 ;
  wire \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_51_n_0 ;
  wire \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_52_n_0 ;
  wire \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_53_n_0 ;
  wire \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_54_n_0 ;
  wire \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_55_n_0 ;
  wire \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_56_n_0 ;
  wire \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_57_n_0 ;
  wire \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_58_n_0 ;
  wire \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_59_n_0 ;
  wire \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_5_n_0 ;
  wire \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_60_n_0 ;
  wire \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_61_n_0 ;
  wire \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_62_n_0 ;
  wire \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_63_n_0 ;
  wire \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_64_n_0 ;
  wire \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_65_n_0 ;
  wire \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_66_n_0 ;
  wire \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_67_n_0 ;
  wire \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_68_n_0 ;
  wire \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_69_n_0 ;
  wire \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_6_n_0 ;
  wire \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_70_n_0 ;
  wire \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_71_n_0 ;
  wire \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_72_n_0 ;
  wire \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_73_n_0 ;
  wire \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_7_n_0 ;
  wire \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_8_n_0 ;
  wire \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_9_n_0 ;
  wire \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_n_0 ;
  wire ap_reg_pp0_iter1_tmp_3_reg_843;
  wire ap_reg_pp0_iter1_tmp_6_reg_838;
  wire [31:0]ap_reg_pp0_iter2_accumulator_V_load_reg_825;
  wire ap_reg_pp0_iter2_or_cond_reg_967;
  wire ap_reg_pp0_iter2_tmp2_reg_849;
  wire ap_reg_pp0_iter2_tmp_3_reg_843;
  wire ap_reg_pp0_iter2_tmp_reg_961;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [29:0]bin_s1;
  wire [65:31]grp_fu_318_p2;
  wire [65:31]grp_fu_359_p2;
  wire [65:31]grp_fu_391_p2;
  wire [65:31]grp_fu_442_p2;
  wire [65:31]grp_fu_498_p2;
  wire [65:31]grp_fu_554_p2;
  wire interrupt;
  wire m_V_ce0;
  wire [31:0]m_V_q0;
  wire [31:0]max_duty_V;
  wire [31:0]max_duty_V_read_reg_795;
  wire [31:0]min_duty_V;
  wire [31:0]min_duty_V_read_reg_802;
  wire or_cond_fu_341_p2;
  wire or_cond_reg_967;
  wire \or_cond_reg_967[0]_i_10_n_0 ;
  wire \or_cond_reg_967[0]_i_11_n_0 ;
  wire \or_cond_reg_967[0]_i_13_n_0 ;
  wire \or_cond_reg_967[0]_i_14_n_0 ;
  wire \or_cond_reg_967[0]_i_15_n_0 ;
  wire \or_cond_reg_967[0]_i_16_n_0 ;
  wire \or_cond_reg_967[0]_i_17_n_0 ;
  wire \or_cond_reg_967[0]_i_18_n_0 ;
  wire \or_cond_reg_967[0]_i_19_n_0 ;
  wire \or_cond_reg_967[0]_i_20_n_0 ;
  wire \or_cond_reg_967[0]_i_22_n_0 ;
  wire \or_cond_reg_967[0]_i_23_n_0 ;
  wire \or_cond_reg_967[0]_i_24_n_0 ;
  wire \or_cond_reg_967[0]_i_25_n_0 ;
  wire \or_cond_reg_967[0]_i_26_n_0 ;
  wire \or_cond_reg_967[0]_i_27_n_0 ;
  wire \or_cond_reg_967[0]_i_28_n_0 ;
  wire \or_cond_reg_967[0]_i_29_n_0 ;
  wire \or_cond_reg_967[0]_i_30_n_0 ;
  wire \or_cond_reg_967[0]_i_31_n_0 ;
  wire \or_cond_reg_967[0]_i_32_n_0 ;
  wire \or_cond_reg_967[0]_i_33_n_0 ;
  wire \or_cond_reg_967[0]_i_34_n_0 ;
  wire \or_cond_reg_967[0]_i_35_n_0 ;
  wire \or_cond_reg_967[0]_i_36_n_0 ;
  wire \or_cond_reg_967[0]_i_37_n_0 ;
  wire \or_cond_reg_967[0]_i_4_n_0 ;
  wire \or_cond_reg_967[0]_i_5_n_0 ;
  wire \or_cond_reg_967[0]_i_6_n_0 ;
  wire \or_cond_reg_967[0]_i_7_n_0 ;
  wire \or_cond_reg_967[0]_i_8_n_0 ;
  wire \or_cond_reg_967[0]_i_9_n_0 ;
  wire \or_cond_reg_967_reg[0]_i_12_n_0 ;
  wire \or_cond_reg_967_reg[0]_i_12_n_1 ;
  wire \or_cond_reg_967_reg[0]_i_12_n_2 ;
  wire \or_cond_reg_967_reg[0]_i_12_n_3 ;
  wire \or_cond_reg_967_reg[0]_i_21_n_0 ;
  wire \or_cond_reg_967_reg[0]_i_21_n_1 ;
  wire \or_cond_reg_967_reg[0]_i_21_n_2 ;
  wire \or_cond_reg_967_reg[0]_i_21_n_3 ;
  wire \or_cond_reg_967_reg[0]_i_2_n_1 ;
  wire \or_cond_reg_967_reg[0]_i_2_n_2 ;
  wire \or_cond_reg_967_reg[0]_i_2_n_3 ;
  wire \or_cond_reg_967_reg[0]_i_3_n_0 ;
  wire \or_cond_reg_967_reg[0]_i_3_n_1 ;
  wire \or_cond_reg_967_reg[0]_i_3_n_2 ;
  wire \or_cond_reg_967_reg[0]_i_3_n_3 ;
  wire [5:0]out_V;
  wire out_p_V;
  wire out_p_V0;
  wire \out_p_V_reg_n_0_[0] ;
  wire \out_p_V_reg_n_0_[1] ;
  wire \out_p_V_reg_n_0_[2] ;
  wire \out_p_V_reg_n_0_[3] ;
  wire \out_p_V_reg_n_0_[4] ;
  wire \out_p_V_reg_n_0_[5] ;
  wire [64:31]p_Val2_1_reg_951;
  wire [64:31]p_Val2_2_reg_996;
  wire [64:31]p_Val2_3_reg_1033;
  wire [64:31]p_Val2_4_reg_1070;
  wire [64:31]p_Val2_5_reg_1112;
  wire [64:31]p_Val2_s_reg_921;
  wire p_out_p_V_flag_1_fu_676_p2;
  wire p_out_p_V_flag_1_reg_1202;
  wire p_out_p_V_load_reg_1191;
  wire \p_out_p_V_load_reg_1191_reg_n_0_[0] ;
  wire \p_out_p_V_load_reg_1191_reg_n_0_[1] ;
  wire \p_out_p_V_load_reg_1191_reg_n_0_[2] ;
  wire \p_out_p_V_load_reg_1191_reg_n_0_[3] ;
  wire \p_out_p_V_load_reg_1191_reg_n_0_[4] ;
  wire \p_out_p_V_load_reg_1191_reg_n_0_[5] ;
  wire [5:0]p_out_p_V_new_1_4_fu_768_p3;
  wire [31:0]period_V;
  wire [31:0]period_V_read_reg_789;
  wire pwm_ctrl_s_axi_U_n_0;
  wire pwm_ctrl_s_axi_U_n_1;
  wire pwm_ctrl_s_axi_U_n_10;
  wire pwm_ctrl_s_axi_U_n_11;
  wire pwm_ctrl_s_axi_U_n_12;
  wire pwm_ctrl_s_axi_U_n_13;
  wire pwm_ctrl_s_axi_U_n_14;
  wire pwm_ctrl_s_axi_U_n_15;
  wire pwm_ctrl_s_axi_U_n_16;
  wire pwm_ctrl_s_axi_U_n_17;
  wire pwm_ctrl_s_axi_U_n_18;
  wire pwm_ctrl_s_axi_U_n_19;
  wire pwm_ctrl_s_axi_U_n_2;
  wire pwm_ctrl_s_axi_U_n_20;
  wire pwm_ctrl_s_axi_U_n_205;
  wire pwm_ctrl_s_axi_U_n_21;
  wire pwm_ctrl_s_axi_U_n_22;
  wire pwm_ctrl_s_axi_U_n_23;
  wire pwm_ctrl_s_axi_U_n_24;
  wire pwm_ctrl_s_axi_U_n_25;
  wire pwm_ctrl_s_axi_U_n_26;
  wire pwm_ctrl_s_axi_U_n_27;
  wire pwm_ctrl_s_axi_U_n_28;
  wire pwm_ctrl_s_axi_U_n_29;
  wire pwm_ctrl_s_axi_U_n_3;
  wire pwm_ctrl_s_axi_U_n_30;
  wire pwm_ctrl_s_axi_U_n_31;
  wire pwm_ctrl_s_axi_U_n_32;
  wire pwm_ctrl_s_axi_U_n_33;
  wire pwm_ctrl_s_axi_U_n_34;
  wire pwm_ctrl_s_axi_U_n_35;
  wire pwm_ctrl_s_axi_U_n_36;
  wire pwm_ctrl_s_axi_U_n_37;
  wire pwm_ctrl_s_axi_U_n_38;
  wire pwm_ctrl_s_axi_U_n_39;
  wire pwm_ctrl_s_axi_U_n_4;
  wire pwm_ctrl_s_axi_U_n_40;
  wire pwm_ctrl_s_axi_U_n_41;
  wire pwm_ctrl_s_axi_U_n_42;
  wire pwm_ctrl_s_axi_U_n_43;
  wire pwm_ctrl_s_axi_U_n_44;
  wire pwm_ctrl_s_axi_U_n_45;
  wire pwm_ctrl_s_axi_U_n_46;
  wire pwm_ctrl_s_axi_U_n_47;
  wire pwm_ctrl_s_axi_U_n_48;
  wire pwm_ctrl_s_axi_U_n_49;
  wire pwm_ctrl_s_axi_U_n_5;
  wire pwm_ctrl_s_axi_U_n_50;
  wire pwm_ctrl_s_axi_U_n_51;
  wire pwm_ctrl_s_axi_U_n_52;
  wire pwm_ctrl_s_axi_U_n_53;
  wire pwm_ctrl_s_axi_U_n_54;
  wire pwm_ctrl_s_axi_U_n_55;
  wire pwm_ctrl_s_axi_U_n_56;
  wire pwm_ctrl_s_axi_U_n_57;
  wire pwm_ctrl_s_axi_U_n_58;
  wire pwm_ctrl_s_axi_U_n_59;
  wire pwm_ctrl_s_axi_U_n_6;
  wire pwm_ctrl_s_axi_U_n_60;
  wire pwm_ctrl_s_axi_U_n_61;
  wire pwm_ctrl_s_axi_U_n_62;
  wire pwm_ctrl_s_axi_U_n_63;
  wire pwm_ctrl_s_axi_U_n_7;
  wire pwm_ctrl_s_axi_U_n_8;
  wire pwm_ctrl_s_axi_U_n_9;
  wire pwm_ctrl_s_axi_U_n_97;
  wire [64:0]\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg ;
  wire [64:0]\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0 ;
  wire [64:0]\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1 ;
  wire [64:0]\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2 ;
  wire [64:0]\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3 ;
  wire [64:0]\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4 ;
  wire [65:65]r_V_1_1_reg_1011;
  wire [65:65]r_V_1_2_reg_1048;
  wire [65:65]r_V_1_3_reg_1090;
  wire [65:65]r_V_1_4_reg_1132;
  wire [65:65]r_V_1_5_reg_1164;
  wire [65:65]r_V_1_reg_974;
  wire [32:0]r_V_fu_183_p2;
  wire [32:0]r_V_reg_815;
  wire \r_V_reg_815[11]_i_2_n_0 ;
  wire \r_V_reg_815[11]_i_3_n_0 ;
  wire \r_V_reg_815[11]_i_4_n_0 ;
  wire \r_V_reg_815[11]_i_5_n_0 ;
  wire \r_V_reg_815[15]_i_2_n_0 ;
  wire \r_V_reg_815[15]_i_3_n_0 ;
  wire \r_V_reg_815[15]_i_4_n_0 ;
  wire \r_V_reg_815[15]_i_5_n_0 ;
  wire \r_V_reg_815[19]_i_2_n_0 ;
  wire \r_V_reg_815[19]_i_3_n_0 ;
  wire \r_V_reg_815[19]_i_4_n_0 ;
  wire \r_V_reg_815[19]_i_5_n_0 ;
  wire \r_V_reg_815[23]_i_2_n_0 ;
  wire \r_V_reg_815[23]_i_3_n_0 ;
  wire \r_V_reg_815[23]_i_4_n_0 ;
  wire \r_V_reg_815[23]_i_5_n_0 ;
  wire \r_V_reg_815[27]_i_2_n_0 ;
  wire \r_V_reg_815[27]_i_3_n_0 ;
  wire \r_V_reg_815[27]_i_4_n_0 ;
  wire \r_V_reg_815[27]_i_5_n_0 ;
  wire \r_V_reg_815[31]_i_2_n_0 ;
  wire \r_V_reg_815[31]_i_3_n_0 ;
  wire \r_V_reg_815[31]_i_4_n_0 ;
  wire \r_V_reg_815[31]_i_5_n_0 ;
  wire \r_V_reg_815[3]_i_2_n_0 ;
  wire \r_V_reg_815[3]_i_3_n_0 ;
  wire \r_V_reg_815[3]_i_4_n_0 ;
  wire \r_V_reg_815[3]_i_5_n_0 ;
  wire \r_V_reg_815[7]_i_2_n_0 ;
  wire \r_V_reg_815[7]_i_3_n_0 ;
  wire \r_V_reg_815[7]_i_4_n_0 ;
  wire \r_V_reg_815[7]_i_5_n_0 ;
  wire \r_V_reg_815_reg[11]_i_1_n_0 ;
  wire \r_V_reg_815_reg[11]_i_1_n_1 ;
  wire \r_V_reg_815_reg[11]_i_1_n_2 ;
  wire \r_V_reg_815_reg[11]_i_1_n_3 ;
  wire \r_V_reg_815_reg[15]_i_1_n_0 ;
  wire \r_V_reg_815_reg[15]_i_1_n_1 ;
  wire \r_V_reg_815_reg[15]_i_1_n_2 ;
  wire \r_V_reg_815_reg[15]_i_1_n_3 ;
  wire \r_V_reg_815_reg[19]_i_1_n_0 ;
  wire \r_V_reg_815_reg[19]_i_1_n_1 ;
  wire \r_V_reg_815_reg[19]_i_1_n_2 ;
  wire \r_V_reg_815_reg[19]_i_1_n_3 ;
  wire \r_V_reg_815_reg[23]_i_1_n_0 ;
  wire \r_V_reg_815_reg[23]_i_1_n_1 ;
  wire \r_V_reg_815_reg[23]_i_1_n_2 ;
  wire \r_V_reg_815_reg[23]_i_1_n_3 ;
  wire \r_V_reg_815_reg[27]_i_1_n_0 ;
  wire \r_V_reg_815_reg[27]_i_1_n_1 ;
  wire \r_V_reg_815_reg[27]_i_1_n_2 ;
  wire \r_V_reg_815_reg[27]_i_1_n_3 ;
  wire \r_V_reg_815_reg[31]_i_1_n_0 ;
  wire \r_V_reg_815_reg[31]_i_1_n_1 ;
  wire \r_V_reg_815_reg[31]_i_1_n_2 ;
  wire \r_V_reg_815_reg[31]_i_1_n_3 ;
  wire \r_V_reg_815_reg[3]_i_1_n_0 ;
  wire \r_V_reg_815_reg[3]_i_1_n_1 ;
  wire \r_V_reg_815_reg[3]_i_1_n_2 ;
  wire \r_V_reg_815_reg[3]_i_1_n_3 ;
  wire \r_V_reg_815_reg[7]_i_1_n_0 ;
  wire \r_V_reg_815_reg[7]_i_1_n_1 ;
  wire \r_V_reg_815_reg[7]_i_1_n_2 ;
  wire \r_V_reg_815_reg[7]_i_1_n_3 ;
  wire \rdata_reg[0]_i_6_n_0 ;
  wire \rdata_reg[10]_i_2_n_0 ;
  wire \rdata_reg[11]_i_2_n_0 ;
  wire \rdata_reg[12]_i_2_n_0 ;
  wire \rdata_reg[13]_i_2_n_0 ;
  wire \rdata_reg[14]_i_2_n_0 ;
  wire \rdata_reg[15]_i_2_n_0 ;
  wire \rdata_reg[16]_i_2_n_0 ;
  wire \rdata_reg[17]_i_2_n_0 ;
  wire \rdata_reg[18]_i_2_n_0 ;
  wire \rdata_reg[19]_i_2_n_0 ;
  wire \rdata_reg[1]_i_4_n_0 ;
  wire \rdata_reg[20]_i_2_n_0 ;
  wire \rdata_reg[21]_i_2_n_0 ;
  wire \rdata_reg[22]_i_2_n_0 ;
  wire \rdata_reg[23]_i_2_n_0 ;
  wire \rdata_reg[24]_i_2_n_0 ;
  wire \rdata_reg[25]_i_2_n_0 ;
  wire \rdata_reg[26]_i_2_n_0 ;
  wire \rdata_reg[27]_i_2_n_0 ;
  wire \rdata_reg[28]_i_2_n_0 ;
  wire \rdata_reg[29]_i_2_n_0 ;
  wire \rdata_reg[2]_i_4_n_0 ;
  wire \rdata_reg[30]_i_2_n_0 ;
  wire \rdata_reg[31]_i_4_n_0 ;
  wire \rdata_reg[31]_i_5_n_0 ;
  wire \rdata_reg[3]_i_4_n_0 ;
  wire \rdata_reg[4]_i_2_n_0 ;
  wire \rdata_reg[5]_i_2_n_0 ;
  wire \rdata_reg[6]_i_2_n_0 ;
  wire \rdata_reg[7]_i_5_n_0 ;
  wire \rdata_reg[8]_i_2_n_0 ;
  wire \rdata_reg[9]_i_2_n_0 ;
  wire [31:0]reg_173;
  wire reg_1730;
  wire \reg_173_reg[0]_i_2_n_0 ;
  wire \reg_173_reg[10]_i_2_n_0 ;
  wire \reg_173_reg[11]_i_2_n_0 ;
  wire \reg_173_reg[12]_i_2_n_0 ;
  wire \reg_173_reg[13]_i_2_n_0 ;
  wire \reg_173_reg[14]_i_2_n_0 ;
  wire \reg_173_reg[15]_i_2_n_0 ;
  wire \reg_173_reg[16]_i_2_n_0 ;
  wire \reg_173_reg[17]_i_2_n_0 ;
  wire \reg_173_reg[18]_i_2_n_0 ;
  wire \reg_173_reg[19]_i_2_n_0 ;
  wire \reg_173_reg[1]_i_2_n_0 ;
  wire \reg_173_reg[20]_i_2_n_0 ;
  wire \reg_173_reg[21]_i_2_n_0 ;
  wire \reg_173_reg[22]_i_2_n_0 ;
  wire \reg_173_reg[23]_i_2_n_0 ;
  wire \reg_173_reg[24]_i_2_n_0 ;
  wire \reg_173_reg[25]_i_2_n_0 ;
  wire \reg_173_reg[26]_i_2_n_0 ;
  wire \reg_173_reg[27]_i_2_n_0 ;
  wire \reg_173_reg[28]_i_2_n_0 ;
  wire \reg_173_reg[29]_i_2_n_0 ;
  wire \reg_173_reg[2]_i_2_n_0 ;
  wire \reg_173_reg[30]_i_2_n_0 ;
  wire \reg_173_reg[31]_i_3_n_0 ;
  wire \reg_173_reg[31]_i_4_n_0 ;
  wire \reg_173_reg[3]_i_2_n_0 ;
  wire \reg_173_reg[4]_i_2_n_0 ;
  wire \reg_173_reg[5]_i_2_n_0 ;
  wire \reg_173_reg[6]_i_2_n_0 ;
  wire \reg_173_reg[7]_i_2_n_0 ;
  wire \reg_173_reg[8]_i_2_n_0 ;
  wire \reg_173_reg[9]_i_2_n_0 ;
  wire [6:0]s_axi_ctrl_ARADDR;
  wire s_axi_ctrl_ARREADY;
  wire s_axi_ctrl_ARVALID;
  wire [6:0]s_axi_ctrl_AWADDR;
  wire s_axi_ctrl_AWREADY;
  wire s_axi_ctrl_AWVALID;
  wire s_axi_ctrl_BREADY;
  wire s_axi_ctrl_BVALID;
  wire [31:0]s_axi_ctrl_RDATA;
  wire s_axi_ctrl_RREADY;
  wire s_axi_ctrl_RVALID;
  wire [31:0]s_axi_ctrl_WDATA;
  wire s_axi_ctrl_WREADY;
  wire [3:0]s_axi_ctrl_WSTRB;
  wire s_axi_ctrl_WVALID;
  wire tmp2_fu_219_p2;
  wire [4:2]tmp5_demorgan_cast_fu_707_p1;
  wire [5:0]tmp9_demorgan_fu_722_p4;
  wire tmp_10_1_fu_512_p2;
  wire \tmp_10_1_reg_1122[0]_i_10_n_0 ;
  wire \tmp_10_1_reg_1122[0]_i_12_n_0 ;
  wire \tmp_10_1_reg_1122[0]_i_13_n_0 ;
  wire \tmp_10_1_reg_1122[0]_i_14_n_0 ;
  wire \tmp_10_1_reg_1122[0]_i_15_n_0 ;
  wire \tmp_10_1_reg_1122[0]_i_16_n_0 ;
  wire \tmp_10_1_reg_1122[0]_i_17_n_0 ;
  wire \tmp_10_1_reg_1122[0]_i_18_n_0 ;
  wire \tmp_10_1_reg_1122[0]_i_19_n_0 ;
  wire \tmp_10_1_reg_1122[0]_i_20_n_0 ;
  wire \tmp_10_1_reg_1122[0]_i_21_n_0 ;
  wire \tmp_10_1_reg_1122[0]_i_22_n_0 ;
  wire \tmp_10_1_reg_1122[0]_i_23_n_0 ;
  wire \tmp_10_1_reg_1122[0]_i_24_n_0 ;
  wire \tmp_10_1_reg_1122[0]_i_25_n_0 ;
  wire \tmp_10_1_reg_1122[0]_i_26_n_0 ;
  wire \tmp_10_1_reg_1122[0]_i_27_n_0 ;
  wire \tmp_10_1_reg_1122[0]_i_28_n_0 ;
  wire \tmp_10_1_reg_1122[0]_i_30_n_0 ;
  wire \tmp_10_1_reg_1122[0]_i_31_n_0 ;
  wire \tmp_10_1_reg_1122[0]_i_32_n_0 ;
  wire \tmp_10_1_reg_1122[0]_i_33_n_0 ;
  wire \tmp_10_1_reg_1122[0]_i_34_n_0 ;
  wire \tmp_10_1_reg_1122[0]_i_35_n_0 ;
  wire \tmp_10_1_reg_1122[0]_i_36_n_0 ;
  wire \tmp_10_1_reg_1122[0]_i_37_n_0 ;
  wire \tmp_10_1_reg_1122[0]_i_38_n_0 ;
  wire \tmp_10_1_reg_1122[0]_i_39_n_0 ;
  wire \tmp_10_1_reg_1122[0]_i_3_n_0 ;
  wire \tmp_10_1_reg_1122[0]_i_40_n_0 ;
  wire \tmp_10_1_reg_1122[0]_i_41_n_0 ;
  wire \tmp_10_1_reg_1122[0]_i_42_n_0 ;
  wire \tmp_10_1_reg_1122[0]_i_43_n_0 ;
  wire \tmp_10_1_reg_1122[0]_i_44_n_0 ;
  wire \tmp_10_1_reg_1122[0]_i_45_n_0 ;
  wire \tmp_10_1_reg_1122[0]_i_46_n_0 ;
  wire \tmp_10_1_reg_1122[0]_i_47_n_0 ;
  wire \tmp_10_1_reg_1122[0]_i_48_n_0 ;
  wire \tmp_10_1_reg_1122[0]_i_49_n_0 ;
  wire \tmp_10_1_reg_1122[0]_i_4_n_0 ;
  wire \tmp_10_1_reg_1122[0]_i_50_n_0 ;
  wire \tmp_10_1_reg_1122[0]_i_51_n_0 ;
  wire \tmp_10_1_reg_1122[0]_i_52_n_0 ;
  wire \tmp_10_1_reg_1122[0]_i_53_n_0 ;
  wire \tmp_10_1_reg_1122[0]_i_54_n_0 ;
  wire \tmp_10_1_reg_1122[0]_i_55_n_0 ;
  wire \tmp_10_1_reg_1122[0]_i_56_n_0 ;
  wire \tmp_10_1_reg_1122[0]_i_57_n_0 ;
  wire \tmp_10_1_reg_1122[0]_i_58_n_0 ;
  wire \tmp_10_1_reg_1122[0]_i_59_n_0 ;
  wire \tmp_10_1_reg_1122[0]_i_5_n_0 ;
  wire \tmp_10_1_reg_1122[0]_i_60_n_0 ;
  wire \tmp_10_1_reg_1122[0]_i_61_n_0 ;
  wire \tmp_10_1_reg_1122[0]_i_62_n_0 ;
  wire \tmp_10_1_reg_1122[0]_i_63_n_0 ;
  wire \tmp_10_1_reg_1122[0]_i_64_n_0 ;
  wire \tmp_10_1_reg_1122[0]_i_65_n_0 ;
  wire \tmp_10_1_reg_1122[0]_i_66_n_0 ;
  wire \tmp_10_1_reg_1122[0]_i_67_n_0 ;
  wire \tmp_10_1_reg_1122[0]_i_68_n_0 ;
  wire \tmp_10_1_reg_1122[0]_i_69_n_0 ;
  wire \tmp_10_1_reg_1122[0]_i_6_n_0 ;
  wire \tmp_10_1_reg_1122[0]_i_7_n_0 ;
  wire \tmp_10_1_reg_1122[0]_i_8_n_0 ;
  wire \tmp_10_1_reg_1122[0]_i_9_n_0 ;
  wire \tmp_10_1_reg_1122_reg[0]_i_11_n_0 ;
  wire \tmp_10_1_reg_1122_reg[0]_i_11_n_1 ;
  wire \tmp_10_1_reg_1122_reg[0]_i_11_n_2 ;
  wire \tmp_10_1_reg_1122_reg[0]_i_11_n_3 ;
  wire \tmp_10_1_reg_1122_reg[0]_i_1_n_1 ;
  wire \tmp_10_1_reg_1122_reg[0]_i_1_n_2 ;
  wire \tmp_10_1_reg_1122_reg[0]_i_1_n_3 ;
  wire \tmp_10_1_reg_1122_reg[0]_i_29_n_0 ;
  wire \tmp_10_1_reg_1122_reg[0]_i_29_n_1 ;
  wire \tmp_10_1_reg_1122_reg[0]_i_29_n_2 ;
  wire \tmp_10_1_reg_1122_reg[0]_i_29_n_3 ;
  wire \tmp_10_1_reg_1122_reg[0]_i_2_n_0 ;
  wire \tmp_10_1_reg_1122_reg[0]_i_2_n_1 ;
  wire \tmp_10_1_reg_1122_reg[0]_i_2_n_2 ;
  wire \tmp_10_1_reg_1122_reg[0]_i_2_n_3 ;
  wire tmp_10_2_fu_564_p2;
  wire \tmp_10_2_reg_1154[0]_i_10_n_0 ;
  wire \tmp_10_2_reg_1154[0]_i_12_n_0 ;
  wire \tmp_10_2_reg_1154[0]_i_13_n_0 ;
  wire \tmp_10_2_reg_1154[0]_i_14_n_0 ;
  wire \tmp_10_2_reg_1154[0]_i_15_n_0 ;
  wire \tmp_10_2_reg_1154[0]_i_16_n_0 ;
  wire \tmp_10_2_reg_1154[0]_i_17_n_0 ;
  wire \tmp_10_2_reg_1154[0]_i_18_n_0 ;
  wire \tmp_10_2_reg_1154[0]_i_19_n_0 ;
  wire \tmp_10_2_reg_1154[0]_i_20_n_0 ;
  wire \tmp_10_2_reg_1154[0]_i_21_n_0 ;
  wire \tmp_10_2_reg_1154[0]_i_22_n_0 ;
  wire \tmp_10_2_reg_1154[0]_i_23_n_0 ;
  wire \tmp_10_2_reg_1154[0]_i_24_n_0 ;
  wire \tmp_10_2_reg_1154[0]_i_25_n_0 ;
  wire \tmp_10_2_reg_1154[0]_i_26_n_0 ;
  wire \tmp_10_2_reg_1154[0]_i_27_n_0 ;
  wire \tmp_10_2_reg_1154[0]_i_28_n_0 ;
  wire \tmp_10_2_reg_1154[0]_i_30_n_0 ;
  wire \tmp_10_2_reg_1154[0]_i_31_n_0 ;
  wire \tmp_10_2_reg_1154[0]_i_32_n_0 ;
  wire \tmp_10_2_reg_1154[0]_i_33_n_0 ;
  wire \tmp_10_2_reg_1154[0]_i_34_n_0 ;
  wire \tmp_10_2_reg_1154[0]_i_35_n_0 ;
  wire \tmp_10_2_reg_1154[0]_i_36_n_0 ;
  wire \tmp_10_2_reg_1154[0]_i_37_n_0 ;
  wire \tmp_10_2_reg_1154[0]_i_38_n_0 ;
  wire \tmp_10_2_reg_1154[0]_i_39_n_0 ;
  wire \tmp_10_2_reg_1154[0]_i_3_n_0 ;
  wire \tmp_10_2_reg_1154[0]_i_40_n_0 ;
  wire \tmp_10_2_reg_1154[0]_i_41_n_0 ;
  wire \tmp_10_2_reg_1154[0]_i_42_n_0 ;
  wire \tmp_10_2_reg_1154[0]_i_43_n_0 ;
  wire \tmp_10_2_reg_1154[0]_i_44_n_0 ;
  wire \tmp_10_2_reg_1154[0]_i_45_n_0 ;
  wire \tmp_10_2_reg_1154[0]_i_46_n_0 ;
  wire \tmp_10_2_reg_1154[0]_i_47_n_0 ;
  wire \tmp_10_2_reg_1154[0]_i_48_n_0 ;
  wire \tmp_10_2_reg_1154[0]_i_49_n_0 ;
  wire \tmp_10_2_reg_1154[0]_i_4_n_0 ;
  wire \tmp_10_2_reg_1154[0]_i_50_n_0 ;
  wire \tmp_10_2_reg_1154[0]_i_51_n_0 ;
  wire \tmp_10_2_reg_1154[0]_i_52_n_0 ;
  wire \tmp_10_2_reg_1154[0]_i_53_n_0 ;
  wire \tmp_10_2_reg_1154[0]_i_54_n_0 ;
  wire \tmp_10_2_reg_1154[0]_i_55_n_0 ;
  wire \tmp_10_2_reg_1154[0]_i_56_n_0 ;
  wire \tmp_10_2_reg_1154[0]_i_57_n_0 ;
  wire \tmp_10_2_reg_1154[0]_i_58_n_0 ;
  wire \tmp_10_2_reg_1154[0]_i_59_n_0 ;
  wire \tmp_10_2_reg_1154[0]_i_5_n_0 ;
  wire \tmp_10_2_reg_1154[0]_i_60_n_0 ;
  wire \tmp_10_2_reg_1154[0]_i_61_n_0 ;
  wire \tmp_10_2_reg_1154[0]_i_62_n_0 ;
  wire \tmp_10_2_reg_1154[0]_i_63_n_0 ;
  wire \tmp_10_2_reg_1154[0]_i_64_n_0 ;
  wire \tmp_10_2_reg_1154[0]_i_65_n_0 ;
  wire \tmp_10_2_reg_1154[0]_i_66_n_0 ;
  wire \tmp_10_2_reg_1154[0]_i_67_n_0 ;
  wire \tmp_10_2_reg_1154[0]_i_68_n_0 ;
  wire \tmp_10_2_reg_1154[0]_i_69_n_0 ;
  wire \tmp_10_2_reg_1154[0]_i_6_n_0 ;
  wire \tmp_10_2_reg_1154[0]_i_7_n_0 ;
  wire \tmp_10_2_reg_1154[0]_i_8_n_0 ;
  wire \tmp_10_2_reg_1154[0]_i_9_n_0 ;
  wire \tmp_10_2_reg_1154_reg[0]_i_11_n_0 ;
  wire \tmp_10_2_reg_1154_reg[0]_i_11_n_1 ;
  wire \tmp_10_2_reg_1154_reg[0]_i_11_n_2 ;
  wire \tmp_10_2_reg_1154_reg[0]_i_11_n_3 ;
  wire \tmp_10_2_reg_1154_reg[0]_i_1_n_1 ;
  wire \tmp_10_2_reg_1154_reg[0]_i_1_n_2 ;
  wire \tmp_10_2_reg_1154_reg[0]_i_1_n_3 ;
  wire \tmp_10_2_reg_1154_reg[0]_i_29_n_0 ;
  wire \tmp_10_2_reg_1154_reg[0]_i_29_n_1 ;
  wire \tmp_10_2_reg_1154_reg[0]_i_29_n_2 ;
  wire \tmp_10_2_reg_1154_reg[0]_i_29_n_3 ;
  wire \tmp_10_2_reg_1154_reg[0]_i_2_n_0 ;
  wire \tmp_10_2_reg_1154_reg[0]_i_2_n_1 ;
  wire \tmp_10_2_reg_1154_reg[0]_i_2_n_2 ;
  wire \tmp_10_2_reg_1154_reg[0]_i_2_n_3 ;
  wire tmp_10_3_fu_603_p2;
  wire \tmp_10_3_reg_1176[0]_i_10_n_0 ;
  wire \tmp_10_3_reg_1176[0]_i_12_n_0 ;
  wire \tmp_10_3_reg_1176[0]_i_13_n_0 ;
  wire \tmp_10_3_reg_1176[0]_i_14_n_0 ;
  wire \tmp_10_3_reg_1176[0]_i_15_n_0 ;
  wire \tmp_10_3_reg_1176[0]_i_16_n_0 ;
  wire \tmp_10_3_reg_1176[0]_i_17_n_0 ;
  wire \tmp_10_3_reg_1176[0]_i_18_n_0 ;
  wire \tmp_10_3_reg_1176[0]_i_19_n_0 ;
  wire \tmp_10_3_reg_1176[0]_i_20_n_0 ;
  wire \tmp_10_3_reg_1176[0]_i_21_n_0 ;
  wire \tmp_10_3_reg_1176[0]_i_22_n_0 ;
  wire \tmp_10_3_reg_1176[0]_i_23_n_0 ;
  wire \tmp_10_3_reg_1176[0]_i_24_n_0 ;
  wire \tmp_10_3_reg_1176[0]_i_25_n_0 ;
  wire \tmp_10_3_reg_1176[0]_i_26_n_0 ;
  wire \tmp_10_3_reg_1176[0]_i_27_n_0 ;
  wire \tmp_10_3_reg_1176[0]_i_28_n_0 ;
  wire \tmp_10_3_reg_1176[0]_i_30_n_0 ;
  wire \tmp_10_3_reg_1176[0]_i_31_n_0 ;
  wire \tmp_10_3_reg_1176[0]_i_32_n_0 ;
  wire \tmp_10_3_reg_1176[0]_i_33_n_0 ;
  wire \tmp_10_3_reg_1176[0]_i_34_n_0 ;
  wire \tmp_10_3_reg_1176[0]_i_35_n_0 ;
  wire \tmp_10_3_reg_1176[0]_i_36_n_0 ;
  wire \tmp_10_3_reg_1176[0]_i_37_n_0 ;
  wire \tmp_10_3_reg_1176[0]_i_38_n_0 ;
  wire \tmp_10_3_reg_1176[0]_i_39_n_0 ;
  wire \tmp_10_3_reg_1176[0]_i_3_n_0 ;
  wire \tmp_10_3_reg_1176[0]_i_40_n_0 ;
  wire \tmp_10_3_reg_1176[0]_i_41_n_0 ;
  wire \tmp_10_3_reg_1176[0]_i_42_n_0 ;
  wire \tmp_10_3_reg_1176[0]_i_43_n_0 ;
  wire \tmp_10_3_reg_1176[0]_i_44_n_0 ;
  wire \tmp_10_3_reg_1176[0]_i_45_n_0 ;
  wire \tmp_10_3_reg_1176[0]_i_46_n_0 ;
  wire \tmp_10_3_reg_1176[0]_i_47_n_0 ;
  wire \tmp_10_3_reg_1176[0]_i_48_n_0 ;
  wire \tmp_10_3_reg_1176[0]_i_49_n_0 ;
  wire \tmp_10_3_reg_1176[0]_i_4_n_0 ;
  wire \tmp_10_3_reg_1176[0]_i_50_n_0 ;
  wire \tmp_10_3_reg_1176[0]_i_51_n_0 ;
  wire \tmp_10_3_reg_1176[0]_i_52_n_0 ;
  wire \tmp_10_3_reg_1176[0]_i_53_n_0 ;
  wire \tmp_10_3_reg_1176[0]_i_54_n_0 ;
  wire \tmp_10_3_reg_1176[0]_i_55_n_0 ;
  wire \tmp_10_3_reg_1176[0]_i_56_n_0 ;
  wire \tmp_10_3_reg_1176[0]_i_57_n_0 ;
  wire \tmp_10_3_reg_1176[0]_i_58_n_0 ;
  wire \tmp_10_3_reg_1176[0]_i_59_n_0 ;
  wire \tmp_10_3_reg_1176[0]_i_5_n_0 ;
  wire \tmp_10_3_reg_1176[0]_i_60_n_0 ;
  wire \tmp_10_3_reg_1176[0]_i_61_n_0 ;
  wire \tmp_10_3_reg_1176[0]_i_62_n_0 ;
  wire \tmp_10_3_reg_1176[0]_i_63_n_0 ;
  wire \tmp_10_3_reg_1176[0]_i_64_n_0 ;
  wire \tmp_10_3_reg_1176[0]_i_65_n_0 ;
  wire \tmp_10_3_reg_1176[0]_i_66_n_0 ;
  wire \tmp_10_3_reg_1176[0]_i_67_n_0 ;
  wire \tmp_10_3_reg_1176[0]_i_68_n_0 ;
  wire \tmp_10_3_reg_1176[0]_i_69_n_0 ;
  wire \tmp_10_3_reg_1176[0]_i_6_n_0 ;
  wire \tmp_10_3_reg_1176[0]_i_7_n_0 ;
  wire \tmp_10_3_reg_1176[0]_i_8_n_0 ;
  wire \tmp_10_3_reg_1176[0]_i_9_n_0 ;
  wire \tmp_10_3_reg_1176_reg[0]_i_11_n_0 ;
  wire \tmp_10_3_reg_1176_reg[0]_i_11_n_1 ;
  wire \tmp_10_3_reg_1176_reg[0]_i_11_n_2 ;
  wire \tmp_10_3_reg_1176_reg[0]_i_11_n_3 ;
  wire \tmp_10_3_reg_1176_reg[0]_i_1_n_1 ;
  wire \tmp_10_3_reg_1176_reg[0]_i_1_n_2 ;
  wire \tmp_10_3_reg_1176_reg[0]_i_1_n_3 ;
  wire \tmp_10_3_reg_1176_reg[0]_i_29_n_0 ;
  wire \tmp_10_3_reg_1176_reg[0]_i_29_n_1 ;
  wire \tmp_10_3_reg_1176_reg[0]_i_29_n_2 ;
  wire \tmp_10_3_reg_1176_reg[0]_i_29_n_3 ;
  wire \tmp_10_3_reg_1176_reg[0]_i_2_n_0 ;
  wire \tmp_10_3_reg_1176_reg[0]_i_2_n_1 ;
  wire \tmp_10_3_reg_1176_reg[0]_i_2_n_2 ;
  wire \tmp_10_3_reg_1176_reg[0]_i_2_n_3 ;
  wire tmp_10_4_fu_632_p2;
  wire \tmp_10_4_reg_1186[0]_i_10_n_0 ;
  wire \tmp_10_4_reg_1186[0]_i_12_n_0 ;
  wire \tmp_10_4_reg_1186[0]_i_13_n_0 ;
  wire \tmp_10_4_reg_1186[0]_i_14_n_0 ;
  wire \tmp_10_4_reg_1186[0]_i_15_n_0 ;
  wire \tmp_10_4_reg_1186[0]_i_16_n_0 ;
  wire \tmp_10_4_reg_1186[0]_i_17_n_0 ;
  wire \tmp_10_4_reg_1186[0]_i_18_n_0 ;
  wire \tmp_10_4_reg_1186[0]_i_19_n_0 ;
  wire \tmp_10_4_reg_1186[0]_i_20_n_0 ;
  wire \tmp_10_4_reg_1186[0]_i_21_n_0 ;
  wire \tmp_10_4_reg_1186[0]_i_22_n_0 ;
  wire \tmp_10_4_reg_1186[0]_i_23_n_0 ;
  wire \tmp_10_4_reg_1186[0]_i_24_n_0 ;
  wire \tmp_10_4_reg_1186[0]_i_25_n_0 ;
  wire \tmp_10_4_reg_1186[0]_i_26_n_0 ;
  wire \tmp_10_4_reg_1186[0]_i_27_n_0 ;
  wire \tmp_10_4_reg_1186[0]_i_28_n_0 ;
  wire \tmp_10_4_reg_1186[0]_i_30_n_0 ;
  wire \tmp_10_4_reg_1186[0]_i_31_n_0 ;
  wire \tmp_10_4_reg_1186[0]_i_32_n_0 ;
  wire \tmp_10_4_reg_1186[0]_i_33_n_0 ;
  wire \tmp_10_4_reg_1186[0]_i_34_n_0 ;
  wire \tmp_10_4_reg_1186[0]_i_35_n_0 ;
  wire \tmp_10_4_reg_1186[0]_i_36_n_0 ;
  wire \tmp_10_4_reg_1186[0]_i_37_n_0 ;
  wire \tmp_10_4_reg_1186[0]_i_38_n_0 ;
  wire \tmp_10_4_reg_1186[0]_i_39_n_0 ;
  wire \tmp_10_4_reg_1186[0]_i_3_n_0 ;
  wire \tmp_10_4_reg_1186[0]_i_40_n_0 ;
  wire \tmp_10_4_reg_1186[0]_i_41_n_0 ;
  wire \tmp_10_4_reg_1186[0]_i_42_n_0 ;
  wire \tmp_10_4_reg_1186[0]_i_43_n_0 ;
  wire \tmp_10_4_reg_1186[0]_i_44_n_0 ;
  wire \tmp_10_4_reg_1186[0]_i_45_n_0 ;
  wire \tmp_10_4_reg_1186[0]_i_46_n_0 ;
  wire \tmp_10_4_reg_1186[0]_i_47_n_0 ;
  wire \tmp_10_4_reg_1186[0]_i_48_n_0 ;
  wire \tmp_10_4_reg_1186[0]_i_49_n_0 ;
  wire \tmp_10_4_reg_1186[0]_i_4_n_0 ;
  wire \tmp_10_4_reg_1186[0]_i_50_n_0 ;
  wire \tmp_10_4_reg_1186[0]_i_51_n_0 ;
  wire \tmp_10_4_reg_1186[0]_i_52_n_0 ;
  wire \tmp_10_4_reg_1186[0]_i_53_n_0 ;
  wire \tmp_10_4_reg_1186[0]_i_54_n_0 ;
  wire \tmp_10_4_reg_1186[0]_i_55_n_0 ;
  wire \tmp_10_4_reg_1186[0]_i_56_n_0 ;
  wire \tmp_10_4_reg_1186[0]_i_57_n_0 ;
  wire \tmp_10_4_reg_1186[0]_i_58_n_0 ;
  wire \tmp_10_4_reg_1186[0]_i_59_n_0 ;
  wire \tmp_10_4_reg_1186[0]_i_5_n_0 ;
  wire \tmp_10_4_reg_1186[0]_i_60_n_0 ;
  wire \tmp_10_4_reg_1186[0]_i_61_n_0 ;
  wire \tmp_10_4_reg_1186[0]_i_62_n_0 ;
  wire \tmp_10_4_reg_1186[0]_i_63_n_0 ;
  wire \tmp_10_4_reg_1186[0]_i_64_n_0 ;
  wire \tmp_10_4_reg_1186[0]_i_65_n_0 ;
  wire \tmp_10_4_reg_1186[0]_i_66_n_0 ;
  wire \tmp_10_4_reg_1186[0]_i_67_n_0 ;
  wire \tmp_10_4_reg_1186[0]_i_68_n_0 ;
  wire \tmp_10_4_reg_1186[0]_i_69_n_0 ;
  wire \tmp_10_4_reg_1186[0]_i_6_n_0 ;
  wire \tmp_10_4_reg_1186[0]_i_7_n_0 ;
  wire \tmp_10_4_reg_1186[0]_i_8_n_0 ;
  wire \tmp_10_4_reg_1186[0]_i_9_n_0 ;
  wire \tmp_10_4_reg_1186_reg[0]_i_11_n_0 ;
  wire \tmp_10_4_reg_1186_reg[0]_i_11_n_1 ;
  wire \tmp_10_4_reg_1186_reg[0]_i_11_n_2 ;
  wire \tmp_10_4_reg_1186_reg[0]_i_11_n_3 ;
  wire \tmp_10_4_reg_1186_reg[0]_i_1_n_1 ;
  wire \tmp_10_4_reg_1186_reg[0]_i_1_n_2 ;
  wire \tmp_10_4_reg_1186_reg[0]_i_1_n_3 ;
  wire \tmp_10_4_reg_1186_reg[0]_i_29_n_0 ;
  wire \tmp_10_4_reg_1186_reg[0]_i_29_n_1 ;
  wire \tmp_10_4_reg_1186_reg[0]_i_29_n_2 ;
  wire \tmp_10_4_reg_1186_reg[0]_i_29_n_3 ;
  wire \tmp_10_4_reg_1186_reg[0]_i_2_n_0 ;
  wire \tmp_10_4_reg_1186_reg[0]_i_2_n_1 ;
  wire \tmp_10_4_reg_1186_reg[0]_i_2_n_2 ;
  wire \tmp_10_4_reg_1186_reg[0]_i_2_n_3 ;
  wire tmp_10_5_fu_667_p2;
  wire \tmp_10_5_reg_1197[0]_i_10_n_0 ;
  wire \tmp_10_5_reg_1197[0]_i_12_n_0 ;
  wire \tmp_10_5_reg_1197[0]_i_13_n_0 ;
  wire \tmp_10_5_reg_1197[0]_i_14_n_0 ;
  wire \tmp_10_5_reg_1197[0]_i_15_n_0 ;
  wire \tmp_10_5_reg_1197[0]_i_16_n_0 ;
  wire \tmp_10_5_reg_1197[0]_i_17_n_0 ;
  wire \tmp_10_5_reg_1197[0]_i_18_n_0 ;
  wire \tmp_10_5_reg_1197[0]_i_19_n_0 ;
  wire \tmp_10_5_reg_1197[0]_i_20_n_0 ;
  wire \tmp_10_5_reg_1197[0]_i_21_n_0 ;
  wire \tmp_10_5_reg_1197[0]_i_22_n_0 ;
  wire \tmp_10_5_reg_1197[0]_i_23_n_0 ;
  wire \tmp_10_5_reg_1197[0]_i_24_n_0 ;
  wire \tmp_10_5_reg_1197[0]_i_25_n_0 ;
  wire \tmp_10_5_reg_1197[0]_i_26_n_0 ;
  wire \tmp_10_5_reg_1197[0]_i_27_n_0 ;
  wire \tmp_10_5_reg_1197[0]_i_28_n_0 ;
  wire \tmp_10_5_reg_1197[0]_i_30_n_0 ;
  wire \tmp_10_5_reg_1197[0]_i_31_n_0 ;
  wire \tmp_10_5_reg_1197[0]_i_32_n_0 ;
  wire \tmp_10_5_reg_1197[0]_i_33_n_0 ;
  wire \tmp_10_5_reg_1197[0]_i_34_n_0 ;
  wire \tmp_10_5_reg_1197[0]_i_35_n_0 ;
  wire \tmp_10_5_reg_1197[0]_i_36_n_0 ;
  wire \tmp_10_5_reg_1197[0]_i_37_n_0 ;
  wire \tmp_10_5_reg_1197[0]_i_38_n_0 ;
  wire \tmp_10_5_reg_1197[0]_i_39_n_0 ;
  wire \tmp_10_5_reg_1197[0]_i_3_n_0 ;
  wire \tmp_10_5_reg_1197[0]_i_40_n_0 ;
  wire \tmp_10_5_reg_1197[0]_i_41_n_0 ;
  wire \tmp_10_5_reg_1197[0]_i_42_n_0 ;
  wire \tmp_10_5_reg_1197[0]_i_43_n_0 ;
  wire \tmp_10_5_reg_1197[0]_i_44_n_0 ;
  wire \tmp_10_5_reg_1197[0]_i_45_n_0 ;
  wire \tmp_10_5_reg_1197[0]_i_46_n_0 ;
  wire \tmp_10_5_reg_1197[0]_i_47_n_0 ;
  wire \tmp_10_5_reg_1197[0]_i_48_n_0 ;
  wire \tmp_10_5_reg_1197[0]_i_49_n_0 ;
  wire \tmp_10_5_reg_1197[0]_i_4_n_0 ;
  wire \tmp_10_5_reg_1197[0]_i_50_n_0 ;
  wire \tmp_10_5_reg_1197[0]_i_51_n_0 ;
  wire \tmp_10_5_reg_1197[0]_i_52_n_0 ;
  wire \tmp_10_5_reg_1197[0]_i_53_n_0 ;
  wire \tmp_10_5_reg_1197[0]_i_54_n_0 ;
  wire \tmp_10_5_reg_1197[0]_i_55_n_0 ;
  wire \tmp_10_5_reg_1197[0]_i_56_n_0 ;
  wire \tmp_10_5_reg_1197[0]_i_57_n_0 ;
  wire \tmp_10_5_reg_1197[0]_i_58_n_0 ;
  wire \tmp_10_5_reg_1197[0]_i_59_n_0 ;
  wire \tmp_10_5_reg_1197[0]_i_5_n_0 ;
  wire \tmp_10_5_reg_1197[0]_i_60_n_0 ;
  wire \tmp_10_5_reg_1197[0]_i_61_n_0 ;
  wire \tmp_10_5_reg_1197[0]_i_62_n_0 ;
  wire \tmp_10_5_reg_1197[0]_i_63_n_0 ;
  wire \tmp_10_5_reg_1197[0]_i_64_n_0 ;
  wire \tmp_10_5_reg_1197[0]_i_65_n_0 ;
  wire \tmp_10_5_reg_1197[0]_i_66_n_0 ;
  wire \tmp_10_5_reg_1197[0]_i_67_n_0 ;
  wire \tmp_10_5_reg_1197[0]_i_68_n_0 ;
  wire \tmp_10_5_reg_1197[0]_i_69_n_0 ;
  wire \tmp_10_5_reg_1197[0]_i_6_n_0 ;
  wire \tmp_10_5_reg_1197[0]_i_7_n_0 ;
  wire \tmp_10_5_reg_1197[0]_i_8_n_0 ;
  wire \tmp_10_5_reg_1197[0]_i_9_n_0 ;
  wire \tmp_10_5_reg_1197_reg[0]_i_11_n_0 ;
  wire \tmp_10_5_reg_1197_reg[0]_i_11_n_1 ;
  wire \tmp_10_5_reg_1197_reg[0]_i_11_n_2 ;
  wire \tmp_10_5_reg_1197_reg[0]_i_11_n_3 ;
  wire \tmp_10_5_reg_1197_reg[0]_i_1_n_1 ;
  wire \tmp_10_5_reg_1197_reg[0]_i_1_n_2 ;
  wire \tmp_10_5_reg_1197_reg[0]_i_1_n_3 ;
  wire \tmp_10_5_reg_1197_reg[0]_i_29_n_0 ;
  wire \tmp_10_5_reg_1197_reg[0]_i_29_n_1 ;
  wire \tmp_10_5_reg_1197_reg[0]_i_29_n_2 ;
  wire \tmp_10_5_reg_1197_reg[0]_i_29_n_3 ;
  wire \tmp_10_5_reg_1197_reg[0]_i_2_n_0 ;
  wire \tmp_10_5_reg_1197_reg[0]_i_2_n_1 ;
  wire \tmp_10_5_reg_1197_reg[0]_i_2_n_2 ;
  wire \tmp_10_5_reg_1197_reg[0]_i_2_n_3 ;
  wire tmp_10_fu_456_p2;
  wire \tmp_10_reg_1080[0]_i_10_n_0 ;
  wire \tmp_10_reg_1080[0]_i_12_n_0 ;
  wire \tmp_10_reg_1080[0]_i_13_n_0 ;
  wire \tmp_10_reg_1080[0]_i_14_n_0 ;
  wire \tmp_10_reg_1080[0]_i_15_n_0 ;
  wire \tmp_10_reg_1080[0]_i_16_n_0 ;
  wire \tmp_10_reg_1080[0]_i_17_n_0 ;
  wire \tmp_10_reg_1080[0]_i_18_n_0 ;
  wire \tmp_10_reg_1080[0]_i_19_n_0 ;
  wire \tmp_10_reg_1080[0]_i_20_n_0 ;
  wire \tmp_10_reg_1080[0]_i_21_n_0 ;
  wire \tmp_10_reg_1080[0]_i_22_n_0 ;
  wire \tmp_10_reg_1080[0]_i_23_n_0 ;
  wire \tmp_10_reg_1080[0]_i_24_n_0 ;
  wire \tmp_10_reg_1080[0]_i_25_n_0 ;
  wire \tmp_10_reg_1080[0]_i_26_n_0 ;
  wire \tmp_10_reg_1080[0]_i_27_n_0 ;
  wire \tmp_10_reg_1080[0]_i_28_n_0 ;
  wire \tmp_10_reg_1080[0]_i_30_n_0 ;
  wire \tmp_10_reg_1080[0]_i_31_n_0 ;
  wire \tmp_10_reg_1080[0]_i_32_n_0 ;
  wire \tmp_10_reg_1080[0]_i_33_n_0 ;
  wire \tmp_10_reg_1080[0]_i_34_n_0 ;
  wire \tmp_10_reg_1080[0]_i_35_n_0 ;
  wire \tmp_10_reg_1080[0]_i_36_n_0 ;
  wire \tmp_10_reg_1080[0]_i_37_n_0 ;
  wire \tmp_10_reg_1080[0]_i_38_n_0 ;
  wire \tmp_10_reg_1080[0]_i_39_n_0 ;
  wire \tmp_10_reg_1080[0]_i_3_n_0 ;
  wire \tmp_10_reg_1080[0]_i_40_n_0 ;
  wire \tmp_10_reg_1080[0]_i_41_n_0 ;
  wire \tmp_10_reg_1080[0]_i_42_n_0 ;
  wire \tmp_10_reg_1080[0]_i_43_n_0 ;
  wire \tmp_10_reg_1080[0]_i_44_n_0 ;
  wire \tmp_10_reg_1080[0]_i_45_n_0 ;
  wire \tmp_10_reg_1080[0]_i_46_n_0 ;
  wire \tmp_10_reg_1080[0]_i_47_n_0 ;
  wire \tmp_10_reg_1080[0]_i_48_n_0 ;
  wire \tmp_10_reg_1080[0]_i_49_n_0 ;
  wire \tmp_10_reg_1080[0]_i_4_n_0 ;
  wire \tmp_10_reg_1080[0]_i_50_n_0 ;
  wire \tmp_10_reg_1080[0]_i_51_n_0 ;
  wire \tmp_10_reg_1080[0]_i_52_n_0 ;
  wire \tmp_10_reg_1080[0]_i_53_n_0 ;
  wire \tmp_10_reg_1080[0]_i_54_n_0 ;
  wire \tmp_10_reg_1080[0]_i_55_n_0 ;
  wire \tmp_10_reg_1080[0]_i_56_n_0 ;
  wire \tmp_10_reg_1080[0]_i_57_n_0 ;
  wire \tmp_10_reg_1080[0]_i_58_n_0 ;
  wire \tmp_10_reg_1080[0]_i_59_n_0 ;
  wire \tmp_10_reg_1080[0]_i_5_n_0 ;
  wire \tmp_10_reg_1080[0]_i_60_n_0 ;
  wire \tmp_10_reg_1080[0]_i_61_n_0 ;
  wire \tmp_10_reg_1080[0]_i_62_n_0 ;
  wire \tmp_10_reg_1080[0]_i_63_n_0 ;
  wire \tmp_10_reg_1080[0]_i_64_n_0 ;
  wire \tmp_10_reg_1080[0]_i_65_n_0 ;
  wire \tmp_10_reg_1080[0]_i_66_n_0 ;
  wire \tmp_10_reg_1080[0]_i_67_n_0 ;
  wire \tmp_10_reg_1080[0]_i_68_n_0 ;
  wire \tmp_10_reg_1080[0]_i_69_n_0 ;
  wire \tmp_10_reg_1080[0]_i_6_n_0 ;
  wire \tmp_10_reg_1080[0]_i_7_n_0 ;
  wire \tmp_10_reg_1080[0]_i_8_n_0 ;
  wire \tmp_10_reg_1080[0]_i_9_n_0 ;
  wire \tmp_10_reg_1080_reg[0]_i_11_n_0 ;
  wire \tmp_10_reg_1080_reg[0]_i_11_n_1 ;
  wire \tmp_10_reg_1080_reg[0]_i_11_n_2 ;
  wire \tmp_10_reg_1080_reg[0]_i_11_n_3 ;
  wire \tmp_10_reg_1080_reg[0]_i_1_n_1 ;
  wire \tmp_10_reg_1080_reg[0]_i_1_n_2 ;
  wire \tmp_10_reg_1080_reg[0]_i_1_n_3 ;
  wire \tmp_10_reg_1080_reg[0]_i_29_n_0 ;
  wire \tmp_10_reg_1080_reg[0]_i_29_n_1 ;
  wire \tmp_10_reg_1080_reg[0]_i_29_n_2 ;
  wire \tmp_10_reg_1080_reg[0]_i_29_n_3 ;
  wire \tmp_10_reg_1080_reg[0]_i_2_n_0 ;
  wire \tmp_10_reg_1080_reg[0]_i_2_n_1 ;
  wire \tmp_10_reg_1080_reg[0]_i_2_n_2 ;
  wire \tmp_10_reg_1080_reg[0]_i_2_n_3 ;
  wire [31:0]tmp_11_fu_373_p2;
  wire [31:0]tmp_11_reg_1006;
  wire tmp_11_reg_10060;
  wire \tmp_11_reg_1006_reg[12]_i_1_n_0 ;
  wire \tmp_11_reg_1006_reg[12]_i_1_n_1 ;
  wire \tmp_11_reg_1006_reg[12]_i_1_n_2 ;
  wire \tmp_11_reg_1006_reg[12]_i_1_n_3 ;
  wire \tmp_11_reg_1006_reg[16]_i_1_n_0 ;
  wire \tmp_11_reg_1006_reg[16]_i_1_n_1 ;
  wire \tmp_11_reg_1006_reg[16]_i_1_n_2 ;
  wire \tmp_11_reg_1006_reg[16]_i_1_n_3 ;
  wire \tmp_11_reg_1006_reg[20]_i_1_n_0 ;
  wire \tmp_11_reg_1006_reg[20]_i_1_n_1 ;
  wire \tmp_11_reg_1006_reg[20]_i_1_n_2 ;
  wire \tmp_11_reg_1006_reg[20]_i_1_n_3 ;
  wire \tmp_11_reg_1006_reg[24]_i_1_n_0 ;
  wire \tmp_11_reg_1006_reg[24]_i_1_n_1 ;
  wire \tmp_11_reg_1006_reg[24]_i_1_n_2 ;
  wire \tmp_11_reg_1006_reg[24]_i_1_n_3 ;
  wire \tmp_11_reg_1006_reg[28]_i_1_n_0 ;
  wire \tmp_11_reg_1006_reg[28]_i_1_n_1 ;
  wire \tmp_11_reg_1006_reg[28]_i_1_n_2 ;
  wire \tmp_11_reg_1006_reg[28]_i_1_n_3 ;
  wire \tmp_11_reg_1006_reg[31]_i_2_n_2 ;
  wire \tmp_11_reg_1006_reg[31]_i_2_n_3 ;
  wire \tmp_11_reg_1006_reg[4]_i_1_n_0 ;
  wire \tmp_11_reg_1006_reg[4]_i_1_n_1 ;
  wire \tmp_11_reg_1006_reg[4]_i_1_n_2 ;
  wire \tmp_11_reg_1006_reg[4]_i_1_n_3 ;
  wire \tmp_11_reg_1006_reg[8]_i_1_n_0 ;
  wire \tmp_11_reg_1006_reg[8]_i_1_n_1 ;
  wire \tmp_11_reg_1006_reg[8]_i_1_n_2 ;
  wire \tmp_11_reg_1006_reg[8]_i_1_n_3 ;
  wire [1:1]tmp_12_1_cast_fu_688_p1;
  wire [31:0]tmp_14_reg_1016;
  wire [31:0]tmp_15_fu_424_p2;
  wire [31:0]tmp_15_reg_1043;
  wire tmp_15_reg_10430;
  wire \tmp_15_reg_1043_reg[12]_i_1_n_0 ;
  wire \tmp_15_reg_1043_reg[12]_i_1_n_1 ;
  wire \tmp_15_reg_1043_reg[12]_i_1_n_2 ;
  wire \tmp_15_reg_1043_reg[12]_i_1_n_3 ;
  wire \tmp_15_reg_1043_reg[16]_i_1_n_0 ;
  wire \tmp_15_reg_1043_reg[16]_i_1_n_1 ;
  wire \tmp_15_reg_1043_reg[16]_i_1_n_2 ;
  wire \tmp_15_reg_1043_reg[16]_i_1_n_3 ;
  wire \tmp_15_reg_1043_reg[20]_i_1_n_0 ;
  wire \tmp_15_reg_1043_reg[20]_i_1_n_1 ;
  wire \tmp_15_reg_1043_reg[20]_i_1_n_2 ;
  wire \tmp_15_reg_1043_reg[20]_i_1_n_3 ;
  wire \tmp_15_reg_1043_reg[24]_i_1_n_0 ;
  wire \tmp_15_reg_1043_reg[24]_i_1_n_1 ;
  wire \tmp_15_reg_1043_reg[24]_i_1_n_2 ;
  wire \tmp_15_reg_1043_reg[24]_i_1_n_3 ;
  wire \tmp_15_reg_1043_reg[28]_i_1_n_0 ;
  wire \tmp_15_reg_1043_reg[28]_i_1_n_1 ;
  wire \tmp_15_reg_1043_reg[28]_i_1_n_2 ;
  wire \tmp_15_reg_1043_reg[28]_i_1_n_3 ;
  wire \tmp_15_reg_1043_reg[31]_i_2_n_2 ;
  wire \tmp_15_reg_1043_reg[31]_i_2_n_3 ;
  wire \tmp_15_reg_1043_reg[4]_i_1_n_0 ;
  wire \tmp_15_reg_1043_reg[4]_i_1_n_1 ;
  wire \tmp_15_reg_1043_reg[4]_i_1_n_2 ;
  wire \tmp_15_reg_1043_reg[4]_i_1_n_3 ;
  wire \tmp_15_reg_1043_reg[8]_i_1_n_0 ;
  wire \tmp_15_reg_1043_reg[8]_i_1_n_1 ;
  wire \tmp_15_reg_1043_reg[8]_i_1_n_2 ;
  wire \tmp_15_reg_1043_reg[8]_i_1_n_3 ;
  wire [31:0]tmp_18_reg_1053;
  wire [31:0]tmp_19_fu_480_p2;
  wire [31:0]tmp_19_reg_1085;
  wire tmp_19_reg_10850;
  wire \tmp_19_reg_1085_reg[12]_i_1_n_0 ;
  wire \tmp_19_reg_1085_reg[12]_i_1_n_1 ;
  wire \tmp_19_reg_1085_reg[12]_i_1_n_2 ;
  wire \tmp_19_reg_1085_reg[12]_i_1_n_3 ;
  wire \tmp_19_reg_1085_reg[16]_i_1_n_0 ;
  wire \tmp_19_reg_1085_reg[16]_i_1_n_1 ;
  wire \tmp_19_reg_1085_reg[16]_i_1_n_2 ;
  wire \tmp_19_reg_1085_reg[16]_i_1_n_3 ;
  wire \tmp_19_reg_1085_reg[20]_i_1_n_0 ;
  wire \tmp_19_reg_1085_reg[20]_i_1_n_1 ;
  wire \tmp_19_reg_1085_reg[20]_i_1_n_2 ;
  wire \tmp_19_reg_1085_reg[20]_i_1_n_3 ;
  wire \tmp_19_reg_1085_reg[24]_i_1_n_0 ;
  wire \tmp_19_reg_1085_reg[24]_i_1_n_1 ;
  wire \tmp_19_reg_1085_reg[24]_i_1_n_2 ;
  wire \tmp_19_reg_1085_reg[24]_i_1_n_3 ;
  wire \tmp_19_reg_1085_reg[28]_i_1_n_0 ;
  wire \tmp_19_reg_1085_reg[28]_i_1_n_1 ;
  wire \tmp_19_reg_1085_reg[28]_i_1_n_2 ;
  wire \tmp_19_reg_1085_reg[28]_i_1_n_3 ;
  wire \tmp_19_reg_1085_reg[31]_i_2_n_2 ;
  wire \tmp_19_reg_1085_reg[31]_i_2_n_3 ;
  wire \tmp_19_reg_1085_reg[4]_i_1_n_0 ;
  wire \tmp_19_reg_1085_reg[4]_i_1_n_1 ;
  wire \tmp_19_reg_1085_reg[4]_i_1_n_2 ;
  wire \tmp_19_reg_1085_reg[4]_i_1_n_3 ;
  wire \tmp_19_reg_1085_reg[8]_i_1_n_0 ;
  wire \tmp_19_reg_1085_reg[8]_i_1_n_1 ;
  wire \tmp_19_reg_1085_reg[8]_i_1_n_2 ;
  wire \tmp_19_reg_1085_reg[8]_i_1_n_3 ;
  wire tmp_1_fu_198_p2;
  wire [31:0]tmp_22_reg_1095;
  wire [31:0]tmp_23_fu_536_p2;
  wire [31:0]tmp_23_reg_1127;
  wire tmp_23_reg_11270;
  wire \tmp_23_reg_1127_reg[12]_i_1_n_0 ;
  wire \tmp_23_reg_1127_reg[12]_i_1_n_1 ;
  wire \tmp_23_reg_1127_reg[12]_i_1_n_2 ;
  wire \tmp_23_reg_1127_reg[12]_i_1_n_3 ;
  wire \tmp_23_reg_1127_reg[16]_i_1_n_0 ;
  wire \tmp_23_reg_1127_reg[16]_i_1_n_1 ;
  wire \tmp_23_reg_1127_reg[16]_i_1_n_2 ;
  wire \tmp_23_reg_1127_reg[16]_i_1_n_3 ;
  wire \tmp_23_reg_1127_reg[20]_i_1_n_0 ;
  wire \tmp_23_reg_1127_reg[20]_i_1_n_1 ;
  wire \tmp_23_reg_1127_reg[20]_i_1_n_2 ;
  wire \tmp_23_reg_1127_reg[20]_i_1_n_3 ;
  wire \tmp_23_reg_1127_reg[24]_i_1_n_0 ;
  wire \tmp_23_reg_1127_reg[24]_i_1_n_1 ;
  wire \tmp_23_reg_1127_reg[24]_i_1_n_2 ;
  wire \tmp_23_reg_1127_reg[24]_i_1_n_3 ;
  wire \tmp_23_reg_1127_reg[28]_i_1_n_0 ;
  wire \tmp_23_reg_1127_reg[28]_i_1_n_1 ;
  wire \tmp_23_reg_1127_reg[28]_i_1_n_2 ;
  wire \tmp_23_reg_1127_reg[28]_i_1_n_3 ;
  wire \tmp_23_reg_1127_reg[31]_i_2_n_2 ;
  wire \tmp_23_reg_1127_reg[31]_i_2_n_3 ;
  wire \tmp_23_reg_1127_reg[4]_i_1_n_0 ;
  wire \tmp_23_reg_1127_reg[4]_i_1_n_1 ;
  wire \tmp_23_reg_1127_reg[4]_i_1_n_2 ;
  wire \tmp_23_reg_1127_reg[4]_i_1_n_3 ;
  wire \tmp_23_reg_1127_reg[8]_i_1_n_0 ;
  wire \tmp_23_reg_1127_reg[8]_i_1_n_1 ;
  wire \tmp_23_reg_1127_reg[8]_i_1_n_2 ;
  wire \tmp_23_reg_1127_reg[8]_i_1_n_3 ;
  wire [31:0]tmp_26_reg_1137;
  wire [31:0]tmp_27_fu_588_p2;
  wire [31:0]tmp_27_reg_1159;
  wire tmp_27_reg_11590;
  wire \tmp_27_reg_1159_reg[12]_i_1_n_0 ;
  wire \tmp_27_reg_1159_reg[12]_i_1_n_1 ;
  wire \tmp_27_reg_1159_reg[12]_i_1_n_2 ;
  wire \tmp_27_reg_1159_reg[12]_i_1_n_3 ;
  wire \tmp_27_reg_1159_reg[16]_i_1_n_0 ;
  wire \tmp_27_reg_1159_reg[16]_i_1_n_1 ;
  wire \tmp_27_reg_1159_reg[16]_i_1_n_2 ;
  wire \tmp_27_reg_1159_reg[16]_i_1_n_3 ;
  wire \tmp_27_reg_1159_reg[20]_i_1_n_0 ;
  wire \tmp_27_reg_1159_reg[20]_i_1_n_1 ;
  wire \tmp_27_reg_1159_reg[20]_i_1_n_2 ;
  wire \tmp_27_reg_1159_reg[20]_i_1_n_3 ;
  wire \tmp_27_reg_1159_reg[24]_i_1_n_0 ;
  wire \tmp_27_reg_1159_reg[24]_i_1_n_1 ;
  wire \tmp_27_reg_1159_reg[24]_i_1_n_2 ;
  wire \tmp_27_reg_1159_reg[24]_i_1_n_3 ;
  wire \tmp_27_reg_1159_reg[28]_i_1_n_0 ;
  wire \tmp_27_reg_1159_reg[28]_i_1_n_1 ;
  wire \tmp_27_reg_1159_reg[28]_i_1_n_2 ;
  wire \tmp_27_reg_1159_reg[28]_i_1_n_3 ;
  wire \tmp_27_reg_1159_reg[31]_i_2_n_2 ;
  wire \tmp_27_reg_1159_reg[31]_i_2_n_3 ;
  wire \tmp_27_reg_1159_reg[4]_i_1_n_0 ;
  wire \tmp_27_reg_1159_reg[4]_i_1_n_1 ;
  wire \tmp_27_reg_1159_reg[4]_i_1_n_2 ;
  wire \tmp_27_reg_1159_reg[4]_i_1_n_3 ;
  wire \tmp_27_reg_1159_reg[8]_i_1_n_0 ;
  wire \tmp_27_reg_1159_reg[8]_i_1_n_1 ;
  wire \tmp_27_reg_1159_reg[8]_i_1_n_2 ;
  wire \tmp_27_reg_1159_reg[8]_i_1_n_3 ;
  wire tmp_2_fu_203_p2;
  wire [31:0]tmp_30_reg_1169;
  wire [31:0]tmp_31_fu_627_p2;
  wire [31:0]tmp_31_reg_1181;
  wire tmp_31_reg_11810;
  wire \tmp_31_reg_1181_reg[12]_i_1_n_0 ;
  wire \tmp_31_reg_1181_reg[12]_i_1_n_1 ;
  wire \tmp_31_reg_1181_reg[12]_i_1_n_2 ;
  wire \tmp_31_reg_1181_reg[12]_i_1_n_3 ;
  wire \tmp_31_reg_1181_reg[16]_i_1_n_0 ;
  wire \tmp_31_reg_1181_reg[16]_i_1_n_1 ;
  wire \tmp_31_reg_1181_reg[16]_i_1_n_2 ;
  wire \tmp_31_reg_1181_reg[16]_i_1_n_3 ;
  wire \tmp_31_reg_1181_reg[20]_i_1_n_0 ;
  wire \tmp_31_reg_1181_reg[20]_i_1_n_1 ;
  wire \tmp_31_reg_1181_reg[20]_i_1_n_2 ;
  wire \tmp_31_reg_1181_reg[20]_i_1_n_3 ;
  wire \tmp_31_reg_1181_reg[24]_i_1_n_0 ;
  wire \tmp_31_reg_1181_reg[24]_i_1_n_1 ;
  wire \tmp_31_reg_1181_reg[24]_i_1_n_2 ;
  wire \tmp_31_reg_1181_reg[24]_i_1_n_3 ;
  wire \tmp_31_reg_1181_reg[28]_i_1_n_0 ;
  wire \tmp_31_reg_1181_reg[28]_i_1_n_1 ;
  wire \tmp_31_reg_1181_reg[28]_i_1_n_2 ;
  wire \tmp_31_reg_1181_reg[28]_i_1_n_3 ;
  wire \tmp_31_reg_1181_reg[31]_i_2_n_2 ;
  wire \tmp_31_reg_1181_reg[31]_i_2_n_3 ;
  wire \tmp_31_reg_1181_reg[4]_i_1_n_0 ;
  wire \tmp_31_reg_1181_reg[4]_i_1_n_1 ;
  wire \tmp_31_reg_1181_reg[4]_i_1_n_2 ;
  wire \tmp_31_reg_1181_reg[4]_i_1_n_3 ;
  wire \tmp_31_reg_1181_reg[8]_i_1_n_0 ;
  wire \tmp_31_reg_1181_reg[8]_i_1_n_1 ;
  wire \tmp_31_reg_1181_reg[8]_i_1_n_2 ;
  wire \tmp_31_reg_1181_reg[8]_i_1_n_3 ;
  wire [30:0]tmp_35_reg_926;
  wire [30:0]tmp_37_reg_956;
  wire [30:0]tmp_39_reg_1001;
  wire tmp_3_fu_214_p2;
  wire tmp_3_reg_843;
  wire \tmp_3_reg_843[0]_i_10_n_0 ;
  wire \tmp_3_reg_843[0]_i_12_n_0 ;
  wire \tmp_3_reg_843[0]_i_13_n_0 ;
  wire \tmp_3_reg_843[0]_i_14_n_0 ;
  wire \tmp_3_reg_843[0]_i_15_n_0 ;
  wire \tmp_3_reg_843[0]_i_16_n_0 ;
  wire \tmp_3_reg_843[0]_i_17_n_0 ;
  wire \tmp_3_reg_843[0]_i_18_n_0 ;
  wire \tmp_3_reg_843[0]_i_19_n_0 ;
  wire \tmp_3_reg_843[0]_i_21_n_0 ;
  wire \tmp_3_reg_843[0]_i_22_n_0 ;
  wire \tmp_3_reg_843[0]_i_23_n_0 ;
  wire \tmp_3_reg_843[0]_i_24_n_0 ;
  wire \tmp_3_reg_843[0]_i_25_n_0 ;
  wire \tmp_3_reg_843[0]_i_26_n_0 ;
  wire \tmp_3_reg_843[0]_i_27_n_0 ;
  wire \tmp_3_reg_843[0]_i_28_n_0 ;
  wire \tmp_3_reg_843[0]_i_29_n_0 ;
  wire \tmp_3_reg_843[0]_i_30_n_0 ;
  wire \tmp_3_reg_843[0]_i_31_n_0 ;
  wire \tmp_3_reg_843[0]_i_32_n_0 ;
  wire \tmp_3_reg_843[0]_i_33_n_0 ;
  wire \tmp_3_reg_843[0]_i_34_n_0 ;
  wire \tmp_3_reg_843[0]_i_35_n_0 ;
  wire \tmp_3_reg_843[0]_i_36_n_0 ;
  wire \tmp_3_reg_843[0]_i_3_n_0 ;
  wire \tmp_3_reg_843[0]_i_4_n_0 ;
  wire \tmp_3_reg_843[0]_i_5_n_0 ;
  wire \tmp_3_reg_843[0]_i_6_n_0 ;
  wire \tmp_3_reg_843[0]_i_7_n_0 ;
  wire \tmp_3_reg_843[0]_i_8_n_0 ;
  wire \tmp_3_reg_843[0]_i_9_n_0 ;
  wire \tmp_3_reg_843_reg[0]_i_11_n_0 ;
  wire \tmp_3_reg_843_reg[0]_i_11_n_1 ;
  wire \tmp_3_reg_843_reg[0]_i_11_n_2 ;
  wire \tmp_3_reg_843_reg[0]_i_11_n_3 ;
  wire \tmp_3_reg_843_reg[0]_i_1_n_1 ;
  wire \tmp_3_reg_843_reg[0]_i_1_n_2 ;
  wire \tmp_3_reg_843_reg[0]_i_1_n_3 ;
  wire \tmp_3_reg_843_reg[0]_i_20_n_0 ;
  wire \tmp_3_reg_843_reg[0]_i_20_n_1 ;
  wire \tmp_3_reg_843_reg[0]_i_20_n_2 ;
  wire \tmp_3_reg_843_reg[0]_i_20_n_3 ;
  wire \tmp_3_reg_843_reg[0]_i_2_n_0 ;
  wire \tmp_3_reg_843_reg[0]_i_2_n_1 ;
  wire \tmp_3_reg_843_reg[0]_i_2_n_2 ;
  wire \tmp_3_reg_843_reg[0]_i_2_n_3 ;
  wire [30:0]tmp_41_reg_1038;
  wire [30:0]tmp_43_reg_1075;
  wire [30:0]tmp_45_reg_1117;
  wire tmp_4_fu_337_p2;
  wire \tmp_5_1_reg_991[0]_i_1_n_0 ;
  wire \tmp_5_1_reg_991[0]_i_2_n_0 ;
  wire \tmp_5_1_reg_991[0]_i_3_n_0 ;
  wire \tmp_5_1_reg_991[0]_i_4_n_0 ;
  wire \tmp_5_1_reg_991[0]_i_5_n_0 ;
  wire \tmp_5_1_reg_991[0]_i_6_n_0 ;
  wire \tmp_5_1_reg_991[0]_i_7_n_0 ;
  wire \tmp_5_1_reg_991[0]_i_8_n_0 ;
  wire \tmp_5_1_reg_991[0]_i_9_n_0 ;
  wire \tmp_5_1_reg_991_reg_n_0_[0] ;
  wire \tmp_5_2_reg_1028[0]_i_1_n_0 ;
  wire \tmp_5_2_reg_1028[0]_i_2_n_0 ;
  wire \tmp_5_2_reg_1028[0]_i_3_n_0 ;
  wire \tmp_5_2_reg_1028[0]_i_4_n_0 ;
  wire \tmp_5_2_reg_1028[0]_i_5_n_0 ;
  wire \tmp_5_2_reg_1028[0]_i_6_n_0 ;
  wire \tmp_5_2_reg_1028[0]_i_7_n_0 ;
  wire \tmp_5_2_reg_1028[0]_i_8_n_0 ;
  wire \tmp_5_2_reg_1028[0]_i_9_n_0 ;
  wire \tmp_5_2_reg_1028_reg_n_0_[0] ;
  wire \tmp_5_3_reg_1065[0]_i_1_n_0 ;
  wire \tmp_5_3_reg_1065[0]_i_2_n_0 ;
  wire \tmp_5_3_reg_1065[0]_i_3_n_0 ;
  wire \tmp_5_3_reg_1065[0]_i_4_n_0 ;
  wire \tmp_5_3_reg_1065[0]_i_5_n_0 ;
  wire \tmp_5_3_reg_1065[0]_i_6_n_0 ;
  wire \tmp_5_3_reg_1065[0]_i_7_n_0 ;
  wire \tmp_5_3_reg_1065[0]_i_8_n_0 ;
  wire \tmp_5_3_reg_1065[0]_i_9_n_0 ;
  wire \tmp_5_3_reg_1065_reg_n_0_[0] ;
  wire \tmp_5_4_reg_1107[0]_i_1_n_0 ;
  wire \tmp_5_4_reg_1107[0]_i_2_n_0 ;
  wire \tmp_5_4_reg_1107[0]_i_3_n_0 ;
  wire \tmp_5_4_reg_1107[0]_i_4_n_0 ;
  wire \tmp_5_4_reg_1107[0]_i_5_n_0 ;
  wire \tmp_5_4_reg_1107[0]_i_6_n_0 ;
  wire \tmp_5_4_reg_1107[0]_i_7_n_0 ;
  wire \tmp_5_4_reg_1107[0]_i_8_n_0 ;
  wire \tmp_5_4_reg_1107[0]_i_9_n_0 ;
  wire \tmp_5_4_reg_1107_reg_n_0_[0] ;
  wire \tmp_5_5_reg_1149[0]_i_1_n_0 ;
  wire \tmp_5_5_reg_1149[0]_i_2_n_0 ;
  wire \tmp_5_5_reg_1149[0]_i_3_n_0 ;
  wire \tmp_5_5_reg_1149[0]_i_4_n_0 ;
  wire \tmp_5_5_reg_1149[0]_i_5_n_0 ;
  wire \tmp_5_5_reg_1149[0]_i_6_n_0 ;
  wire \tmp_5_5_reg_1149[0]_i_7_n_0 ;
  wire \tmp_5_5_reg_1149[0]_i_8_n_0 ;
  wire \tmp_5_5_reg_1149[0]_i_9_n_0 ;
  wire \tmp_5_5_reg_1149_reg_n_0_[0] ;
  wire \tmp_5_reg_946[0]_i_1_n_0 ;
  wire \tmp_5_reg_946[0]_i_2_n_0 ;
  wire \tmp_5_reg_946[0]_i_3_n_0 ;
  wire \tmp_5_reg_946[0]_i_4_n_0 ;
  wire \tmp_5_reg_946[0]_i_5_n_0 ;
  wire \tmp_5_reg_946[0]_i_6_n_0 ;
  wire \tmp_5_reg_946[0]_i_7_n_0 ;
  wire \tmp_5_reg_946[0]_i_8_n_0 ;
  wire \tmp_5_reg_946[0]_i_9_n_0 ;
  wire \tmp_5_reg_946_reg_n_0_[0] ;
  wire tmp_6_fu_193_p2;
  wire tmp_6_reg_838;
  wire \tmp_6_reg_838[0]_i_10_n_0 ;
  wire \tmp_6_reg_838[0]_i_12_n_0 ;
  wire \tmp_6_reg_838[0]_i_13_n_0 ;
  wire \tmp_6_reg_838[0]_i_14_n_0 ;
  wire \tmp_6_reg_838[0]_i_15_n_0 ;
  wire \tmp_6_reg_838[0]_i_16_n_0 ;
  wire \tmp_6_reg_838[0]_i_17_n_0 ;
  wire \tmp_6_reg_838[0]_i_18_n_0 ;
  wire \tmp_6_reg_838[0]_i_19_n_0 ;
  wire \tmp_6_reg_838[0]_i_21_n_0 ;
  wire \tmp_6_reg_838[0]_i_22_n_0 ;
  wire \tmp_6_reg_838[0]_i_23_n_0 ;
  wire \tmp_6_reg_838[0]_i_24_n_0 ;
  wire \tmp_6_reg_838[0]_i_25_n_0 ;
  wire \tmp_6_reg_838[0]_i_26_n_0 ;
  wire \tmp_6_reg_838[0]_i_27_n_0 ;
  wire \tmp_6_reg_838[0]_i_28_n_0 ;
  wire \tmp_6_reg_838[0]_i_29_n_0 ;
  wire \tmp_6_reg_838[0]_i_30_n_0 ;
  wire \tmp_6_reg_838[0]_i_31_n_0 ;
  wire \tmp_6_reg_838[0]_i_32_n_0 ;
  wire \tmp_6_reg_838[0]_i_33_n_0 ;
  wire \tmp_6_reg_838[0]_i_34_n_0 ;
  wire \tmp_6_reg_838[0]_i_35_n_0 ;
  wire \tmp_6_reg_838[0]_i_36_n_0 ;
  wire \tmp_6_reg_838[0]_i_3_n_0 ;
  wire \tmp_6_reg_838[0]_i_4_n_0 ;
  wire \tmp_6_reg_838[0]_i_5_n_0 ;
  wire \tmp_6_reg_838[0]_i_6_n_0 ;
  wire \tmp_6_reg_838[0]_i_7_n_0 ;
  wire \tmp_6_reg_838[0]_i_8_n_0 ;
  wire \tmp_6_reg_838[0]_i_9_n_0 ;
  wire \tmp_6_reg_838_reg[0]_i_11_n_0 ;
  wire \tmp_6_reg_838_reg[0]_i_11_n_1 ;
  wire \tmp_6_reg_838_reg[0]_i_11_n_2 ;
  wire \tmp_6_reg_838_reg[0]_i_11_n_3 ;
  wire \tmp_6_reg_838_reg[0]_i_1_n_1 ;
  wire \tmp_6_reg_838_reg[0]_i_1_n_2 ;
  wire \tmp_6_reg_838_reg[0]_i_1_n_3 ;
  wire \tmp_6_reg_838_reg[0]_i_20_n_0 ;
  wire \tmp_6_reg_838_reg[0]_i_20_n_1 ;
  wire \tmp_6_reg_838_reg[0]_i_20_n_2 ;
  wire \tmp_6_reg_838_reg[0]_i_20_n_3 ;
  wire \tmp_6_reg_838_reg[0]_i_2_n_0 ;
  wire \tmp_6_reg_838_reg[0]_i_2_n_1 ;
  wire \tmp_6_reg_838_reg[0]_i_2_n_2 ;
  wire \tmp_6_reg_838_reg[0]_i_2_n_3 ;
  wire [31:0]tmp_9_reg_979;
  wire [62:31]tmp_cast_reg_936;
  wire tmp_fu_333_p2;
  wire tmp_reg_961;
  wire \tmp_reg_961[0]_i_10_n_0 ;
  wire \tmp_reg_961[0]_i_12_n_0 ;
  wire \tmp_reg_961[0]_i_13_n_0 ;
  wire \tmp_reg_961[0]_i_14_n_0 ;
  wire \tmp_reg_961[0]_i_15_n_0 ;
  wire \tmp_reg_961[0]_i_16_n_0 ;
  wire \tmp_reg_961[0]_i_17_n_0 ;
  wire \tmp_reg_961[0]_i_18_n_0 ;
  wire \tmp_reg_961[0]_i_19_n_0 ;
  wire \tmp_reg_961[0]_i_21_n_0 ;
  wire \tmp_reg_961[0]_i_22_n_0 ;
  wire \tmp_reg_961[0]_i_23_n_0 ;
  wire \tmp_reg_961[0]_i_24_n_0 ;
  wire \tmp_reg_961[0]_i_25_n_0 ;
  wire \tmp_reg_961[0]_i_26_n_0 ;
  wire \tmp_reg_961[0]_i_27_n_0 ;
  wire \tmp_reg_961[0]_i_28_n_0 ;
  wire \tmp_reg_961[0]_i_29_n_0 ;
  wire \tmp_reg_961[0]_i_30_n_0 ;
  wire \tmp_reg_961[0]_i_31_n_0 ;
  wire \tmp_reg_961[0]_i_32_n_0 ;
  wire \tmp_reg_961[0]_i_33_n_0 ;
  wire \tmp_reg_961[0]_i_34_n_0 ;
  wire \tmp_reg_961[0]_i_35_n_0 ;
  wire \tmp_reg_961[0]_i_36_n_0 ;
  wire \tmp_reg_961[0]_i_3_n_0 ;
  wire \tmp_reg_961[0]_i_4_n_0 ;
  wire \tmp_reg_961[0]_i_5_n_0 ;
  wire \tmp_reg_961[0]_i_6_n_0 ;
  wire \tmp_reg_961[0]_i_7_n_0 ;
  wire \tmp_reg_961[0]_i_8_n_0 ;
  wire \tmp_reg_961[0]_i_9_n_0 ;
  wire \tmp_reg_961_reg[0]_i_11_n_0 ;
  wire \tmp_reg_961_reg[0]_i_11_n_1 ;
  wire \tmp_reg_961_reg[0]_i_11_n_2 ;
  wire \tmp_reg_961_reg[0]_i_11_n_3 ;
  wire \tmp_reg_961_reg[0]_i_1_n_1 ;
  wire \tmp_reg_961_reg[0]_i_1_n_2 ;
  wire \tmp_reg_961_reg[0]_i_1_n_3 ;
  wire \tmp_reg_961_reg[0]_i_20_n_0 ;
  wire \tmp_reg_961_reg[0]_i_20_n_1 ;
  wire \tmp_reg_961_reg[0]_i_20_n_2 ;
  wire \tmp_reg_961_reg[0]_i_20_n_3 ;
  wire \tmp_reg_961_reg[0]_i_2_n_0 ;
  wire \tmp_reg_961_reg[0]_i_2_n_1 ;
  wire \tmp_reg_961_reg[0]_i_2_n_2 ;
  wire \tmp_reg_961_reg[0]_i_2_n_3 ;
  wire [62:31]tmp_s_fu_307_p3;
  wire [3:2]\NLW_accumulator_V_load_o_reg_906_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_accumulator_V_load_o_reg_906_reg[31]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_13_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_22_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_31_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_40_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_49_O_UNCONNECTED ;
  wire [3:0]\NLW_or_cond_reg_967_reg[0]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_or_cond_reg_967_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_or_cond_reg_967_reg[0]_i_21_O_UNCONNECTED ;
  wire [3:0]\NLW_or_cond_reg_967_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_r_V_reg_815_reg[32]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_r_V_reg_815_reg[32]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_10_1_reg_1122_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_10_1_reg_1122_reg[0]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_10_1_reg_1122_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_10_1_reg_1122_reg[0]_i_29_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_10_2_reg_1154_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_10_2_reg_1154_reg[0]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_10_2_reg_1154_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_10_2_reg_1154_reg[0]_i_29_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_10_3_reg_1176_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_10_3_reg_1176_reg[0]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_10_3_reg_1176_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_10_3_reg_1176_reg[0]_i_29_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_10_4_reg_1186_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_10_4_reg_1186_reg[0]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_10_4_reg_1186_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_10_4_reg_1186_reg[0]_i_29_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_10_5_reg_1197_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_10_5_reg_1197_reg[0]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_10_5_reg_1197_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_10_5_reg_1197_reg[0]_i_29_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_10_reg_1080_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_10_reg_1080_reg[0]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_10_reg_1080_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_10_reg_1080_reg[0]_i_29_O_UNCONNECTED ;
  wire [3:2]\NLW_tmp_11_reg_1006_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp_11_reg_1006_reg[31]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_tmp_15_reg_1043_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp_15_reg_1043_reg[31]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_tmp_19_reg_1085_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp_19_reg_1085_reg[31]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_tmp_23_reg_1127_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp_23_reg_1127_reg[31]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_tmp_27_reg_1159_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp_27_reg_1159_reg[31]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_tmp_31_reg_1181_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp_31_reg_1181_reg[31]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_3_reg_843_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_3_reg_843_reg[0]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_3_reg_843_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_3_reg_843_reg[0]_i_20_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_6_reg_838_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_6_reg_838_reg[0]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_6_reg_838_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_6_reg_838_reg[0]_i_20_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_reg_961_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_reg_961_reg[0]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_reg_961_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_reg_961_reg[0]_i_20_O_UNCONNECTED ;

  assign s_axi_ctrl_BRESP[1] = \<const0> ;
  assign s_axi_ctrl_BRESP[0] = \<const0> ;
  assign s_axi_ctrl_RRESP[1] = \<const0> ;
  assign s_axi_ctrl_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  FDRE \OP1_V_reg_856_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(r_V_reg_815[0]),
        .Q(OP1_V_reg_856[0]),
        .R(1'b0));
  FDRE \OP1_V_reg_856_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(r_V_reg_815[10]),
        .Q(OP1_V_reg_856[10]),
        .R(1'b0));
  FDRE \OP1_V_reg_856_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(r_V_reg_815[11]),
        .Q(OP1_V_reg_856[11]),
        .R(1'b0));
  FDRE \OP1_V_reg_856_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(r_V_reg_815[12]),
        .Q(OP1_V_reg_856[12]),
        .R(1'b0));
  FDRE \OP1_V_reg_856_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(r_V_reg_815[13]),
        .Q(OP1_V_reg_856[13]),
        .R(1'b0));
  FDRE \OP1_V_reg_856_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(r_V_reg_815[14]),
        .Q(OP1_V_reg_856[14]),
        .R(1'b0));
  FDRE \OP1_V_reg_856_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(r_V_reg_815[15]),
        .Q(OP1_V_reg_856[15]),
        .R(1'b0));
  FDRE \OP1_V_reg_856_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(r_V_reg_815[16]),
        .Q(OP1_V_reg_856[16]),
        .R(1'b0));
  FDRE \OP1_V_reg_856_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(r_V_reg_815[17]),
        .Q(OP1_V_reg_856[17]),
        .R(1'b0));
  FDRE \OP1_V_reg_856_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(r_V_reg_815[18]),
        .Q(OP1_V_reg_856[18]),
        .R(1'b0));
  FDRE \OP1_V_reg_856_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(r_V_reg_815[19]),
        .Q(OP1_V_reg_856[19]),
        .R(1'b0));
  FDRE \OP1_V_reg_856_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(r_V_reg_815[1]),
        .Q(OP1_V_reg_856[1]),
        .R(1'b0));
  FDRE \OP1_V_reg_856_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(r_V_reg_815[20]),
        .Q(OP1_V_reg_856[20]),
        .R(1'b0));
  FDRE \OP1_V_reg_856_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(r_V_reg_815[21]),
        .Q(OP1_V_reg_856[21]),
        .R(1'b0));
  FDRE \OP1_V_reg_856_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(r_V_reg_815[22]),
        .Q(OP1_V_reg_856[22]),
        .R(1'b0));
  FDRE \OP1_V_reg_856_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(r_V_reg_815[23]),
        .Q(OP1_V_reg_856[23]),
        .R(1'b0));
  FDRE \OP1_V_reg_856_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(r_V_reg_815[24]),
        .Q(OP1_V_reg_856[24]),
        .R(1'b0));
  FDRE \OP1_V_reg_856_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(r_V_reg_815[25]),
        .Q(OP1_V_reg_856[25]),
        .R(1'b0));
  FDRE \OP1_V_reg_856_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(r_V_reg_815[26]),
        .Q(OP1_V_reg_856[26]),
        .R(1'b0));
  FDRE \OP1_V_reg_856_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(r_V_reg_815[27]),
        .Q(OP1_V_reg_856[27]),
        .R(1'b0));
  FDRE \OP1_V_reg_856_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(r_V_reg_815[28]),
        .Q(OP1_V_reg_856[28]),
        .R(1'b0));
  FDRE \OP1_V_reg_856_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(r_V_reg_815[29]),
        .Q(OP1_V_reg_856[29]),
        .R(1'b0));
  FDRE \OP1_V_reg_856_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(r_V_reg_815[2]),
        .Q(OP1_V_reg_856[2]),
        .R(1'b0));
  FDRE \OP1_V_reg_856_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(r_V_reg_815[30]),
        .Q(OP1_V_reg_856[30]),
        .R(1'b0));
  FDRE \OP1_V_reg_856_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(r_V_reg_815[31]),
        .Q(OP1_V_reg_856[31]),
        .R(1'b0));
  FDRE \OP1_V_reg_856_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(r_V_reg_815[32]),
        .Q(OP1_V_reg_856[32]),
        .R(1'b0));
  FDRE \OP1_V_reg_856_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(r_V_reg_815[3]),
        .Q(OP1_V_reg_856[3]),
        .R(1'b0));
  FDRE \OP1_V_reg_856_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(r_V_reg_815[4]),
        .Q(OP1_V_reg_856[4]),
        .R(1'b0));
  FDRE \OP1_V_reg_856_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(r_V_reg_815[5]),
        .Q(OP1_V_reg_856[5]),
        .R(1'b0));
  FDRE \OP1_V_reg_856_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(r_V_reg_815[6]),
        .Q(OP1_V_reg_856[6]),
        .R(1'b0));
  FDRE \OP1_V_reg_856_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(r_V_reg_815[7]),
        .Q(OP1_V_reg_856[7]),
        .R(1'b0));
  FDRE \OP1_V_reg_856_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(r_V_reg_815[8]),
        .Q(OP1_V_reg_856[8]),
        .R(1'b0));
  FDRE \OP1_V_reg_856_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(r_V_reg_815[9]),
        .Q(OP1_V_reg_856[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h80)) 
    \accumulator_V[31]_i_1 
       (.I0(tmp_3_reg_843),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .O(accumulator_V));
  LUT2 #(
    .INIT(4'h8)) 
    \accumulator_V[31]_i_2 
       (.I0(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .I1(ap_enable_reg_pp0_iter1),
        .O(accumulator_V0));
  LUT1 #(
    .INIT(2'h1)) 
    \accumulator_V_load_o_reg_906[0]_i_1 
       (.I0(accumulator_V_load_reg_825[0]),
        .O(accumulator_V_load_o_fu_265_p2[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \accumulator_V_load_o_reg_906[31]_i_1 
       (.I0(ap_CS_fsm_pp0_stage5),
        .I1(tmp_3_reg_843),
        .O(accumulator_V_load_o_reg_9060));
  FDRE \accumulator_V_load_o_reg_906_reg[0] 
       (.C(ap_clk),
        .CE(accumulator_V_load_o_reg_9060),
        .D(accumulator_V_load_o_fu_265_p2[0]),
        .Q(accumulator_V_load_o_reg_906[0]),
        .R(1'b0));
  FDRE \accumulator_V_load_o_reg_906_reg[10] 
       (.C(ap_clk),
        .CE(accumulator_V_load_o_reg_9060),
        .D(accumulator_V_load_o_fu_265_p2[10]),
        .Q(accumulator_V_load_o_reg_906[10]),
        .R(1'b0));
  FDRE \accumulator_V_load_o_reg_906_reg[11] 
       (.C(ap_clk),
        .CE(accumulator_V_load_o_reg_9060),
        .D(accumulator_V_load_o_fu_265_p2[11]),
        .Q(accumulator_V_load_o_reg_906[11]),
        .R(1'b0));
  FDRE \accumulator_V_load_o_reg_906_reg[12] 
       (.C(ap_clk),
        .CE(accumulator_V_load_o_reg_9060),
        .D(accumulator_V_load_o_fu_265_p2[12]),
        .Q(accumulator_V_load_o_reg_906[12]),
        .R(1'b0));
  CARRY4 \accumulator_V_load_o_reg_906_reg[12]_i_1 
       (.CI(\accumulator_V_load_o_reg_906_reg[8]_i_1_n_0 ),
        .CO({\accumulator_V_load_o_reg_906_reg[12]_i_1_n_0 ,\accumulator_V_load_o_reg_906_reg[12]_i_1_n_1 ,\accumulator_V_load_o_reg_906_reg[12]_i_1_n_2 ,\accumulator_V_load_o_reg_906_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(accumulator_V_load_o_fu_265_p2[12:9]),
        .S(accumulator_V_load_reg_825[12:9]));
  FDRE \accumulator_V_load_o_reg_906_reg[13] 
       (.C(ap_clk),
        .CE(accumulator_V_load_o_reg_9060),
        .D(accumulator_V_load_o_fu_265_p2[13]),
        .Q(accumulator_V_load_o_reg_906[13]),
        .R(1'b0));
  FDRE \accumulator_V_load_o_reg_906_reg[14] 
       (.C(ap_clk),
        .CE(accumulator_V_load_o_reg_9060),
        .D(accumulator_V_load_o_fu_265_p2[14]),
        .Q(accumulator_V_load_o_reg_906[14]),
        .R(1'b0));
  FDRE \accumulator_V_load_o_reg_906_reg[15] 
       (.C(ap_clk),
        .CE(accumulator_V_load_o_reg_9060),
        .D(accumulator_V_load_o_fu_265_p2[15]),
        .Q(accumulator_V_load_o_reg_906[15]),
        .R(1'b0));
  FDRE \accumulator_V_load_o_reg_906_reg[16] 
       (.C(ap_clk),
        .CE(accumulator_V_load_o_reg_9060),
        .D(accumulator_V_load_o_fu_265_p2[16]),
        .Q(accumulator_V_load_o_reg_906[16]),
        .R(1'b0));
  CARRY4 \accumulator_V_load_o_reg_906_reg[16]_i_1 
       (.CI(\accumulator_V_load_o_reg_906_reg[12]_i_1_n_0 ),
        .CO({\accumulator_V_load_o_reg_906_reg[16]_i_1_n_0 ,\accumulator_V_load_o_reg_906_reg[16]_i_1_n_1 ,\accumulator_V_load_o_reg_906_reg[16]_i_1_n_2 ,\accumulator_V_load_o_reg_906_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(accumulator_V_load_o_fu_265_p2[16:13]),
        .S(accumulator_V_load_reg_825[16:13]));
  FDRE \accumulator_V_load_o_reg_906_reg[17] 
       (.C(ap_clk),
        .CE(accumulator_V_load_o_reg_9060),
        .D(accumulator_V_load_o_fu_265_p2[17]),
        .Q(accumulator_V_load_o_reg_906[17]),
        .R(1'b0));
  FDRE \accumulator_V_load_o_reg_906_reg[18] 
       (.C(ap_clk),
        .CE(accumulator_V_load_o_reg_9060),
        .D(accumulator_V_load_o_fu_265_p2[18]),
        .Q(accumulator_V_load_o_reg_906[18]),
        .R(1'b0));
  FDRE \accumulator_V_load_o_reg_906_reg[19] 
       (.C(ap_clk),
        .CE(accumulator_V_load_o_reg_9060),
        .D(accumulator_V_load_o_fu_265_p2[19]),
        .Q(accumulator_V_load_o_reg_906[19]),
        .R(1'b0));
  FDRE \accumulator_V_load_o_reg_906_reg[1] 
       (.C(ap_clk),
        .CE(accumulator_V_load_o_reg_9060),
        .D(accumulator_V_load_o_fu_265_p2[1]),
        .Q(accumulator_V_load_o_reg_906[1]),
        .R(1'b0));
  FDRE \accumulator_V_load_o_reg_906_reg[20] 
       (.C(ap_clk),
        .CE(accumulator_V_load_o_reg_9060),
        .D(accumulator_V_load_o_fu_265_p2[20]),
        .Q(accumulator_V_load_o_reg_906[20]),
        .R(1'b0));
  CARRY4 \accumulator_V_load_o_reg_906_reg[20]_i_1 
       (.CI(\accumulator_V_load_o_reg_906_reg[16]_i_1_n_0 ),
        .CO({\accumulator_V_load_o_reg_906_reg[20]_i_1_n_0 ,\accumulator_V_load_o_reg_906_reg[20]_i_1_n_1 ,\accumulator_V_load_o_reg_906_reg[20]_i_1_n_2 ,\accumulator_V_load_o_reg_906_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(accumulator_V_load_o_fu_265_p2[20:17]),
        .S(accumulator_V_load_reg_825[20:17]));
  FDRE \accumulator_V_load_o_reg_906_reg[21] 
       (.C(ap_clk),
        .CE(accumulator_V_load_o_reg_9060),
        .D(accumulator_V_load_o_fu_265_p2[21]),
        .Q(accumulator_V_load_o_reg_906[21]),
        .R(1'b0));
  FDRE \accumulator_V_load_o_reg_906_reg[22] 
       (.C(ap_clk),
        .CE(accumulator_V_load_o_reg_9060),
        .D(accumulator_V_load_o_fu_265_p2[22]),
        .Q(accumulator_V_load_o_reg_906[22]),
        .R(1'b0));
  FDRE \accumulator_V_load_o_reg_906_reg[23] 
       (.C(ap_clk),
        .CE(accumulator_V_load_o_reg_9060),
        .D(accumulator_V_load_o_fu_265_p2[23]),
        .Q(accumulator_V_load_o_reg_906[23]),
        .R(1'b0));
  FDRE \accumulator_V_load_o_reg_906_reg[24] 
       (.C(ap_clk),
        .CE(accumulator_V_load_o_reg_9060),
        .D(accumulator_V_load_o_fu_265_p2[24]),
        .Q(accumulator_V_load_o_reg_906[24]),
        .R(1'b0));
  CARRY4 \accumulator_V_load_o_reg_906_reg[24]_i_1 
       (.CI(\accumulator_V_load_o_reg_906_reg[20]_i_1_n_0 ),
        .CO({\accumulator_V_load_o_reg_906_reg[24]_i_1_n_0 ,\accumulator_V_load_o_reg_906_reg[24]_i_1_n_1 ,\accumulator_V_load_o_reg_906_reg[24]_i_1_n_2 ,\accumulator_V_load_o_reg_906_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(accumulator_V_load_o_fu_265_p2[24:21]),
        .S(accumulator_V_load_reg_825[24:21]));
  FDRE \accumulator_V_load_o_reg_906_reg[25] 
       (.C(ap_clk),
        .CE(accumulator_V_load_o_reg_9060),
        .D(accumulator_V_load_o_fu_265_p2[25]),
        .Q(accumulator_V_load_o_reg_906[25]),
        .R(1'b0));
  FDRE \accumulator_V_load_o_reg_906_reg[26] 
       (.C(ap_clk),
        .CE(accumulator_V_load_o_reg_9060),
        .D(accumulator_V_load_o_fu_265_p2[26]),
        .Q(accumulator_V_load_o_reg_906[26]),
        .R(1'b0));
  FDRE \accumulator_V_load_o_reg_906_reg[27] 
       (.C(ap_clk),
        .CE(accumulator_V_load_o_reg_9060),
        .D(accumulator_V_load_o_fu_265_p2[27]),
        .Q(accumulator_V_load_o_reg_906[27]),
        .R(1'b0));
  FDRE \accumulator_V_load_o_reg_906_reg[28] 
       (.C(ap_clk),
        .CE(accumulator_V_load_o_reg_9060),
        .D(accumulator_V_load_o_fu_265_p2[28]),
        .Q(accumulator_V_load_o_reg_906[28]),
        .R(1'b0));
  CARRY4 \accumulator_V_load_o_reg_906_reg[28]_i_1 
       (.CI(\accumulator_V_load_o_reg_906_reg[24]_i_1_n_0 ),
        .CO({\accumulator_V_load_o_reg_906_reg[28]_i_1_n_0 ,\accumulator_V_load_o_reg_906_reg[28]_i_1_n_1 ,\accumulator_V_load_o_reg_906_reg[28]_i_1_n_2 ,\accumulator_V_load_o_reg_906_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(accumulator_V_load_o_fu_265_p2[28:25]),
        .S(accumulator_V_load_reg_825[28:25]));
  FDRE \accumulator_V_load_o_reg_906_reg[29] 
       (.C(ap_clk),
        .CE(accumulator_V_load_o_reg_9060),
        .D(accumulator_V_load_o_fu_265_p2[29]),
        .Q(accumulator_V_load_o_reg_906[29]),
        .R(1'b0));
  FDRE \accumulator_V_load_o_reg_906_reg[2] 
       (.C(ap_clk),
        .CE(accumulator_V_load_o_reg_9060),
        .D(accumulator_V_load_o_fu_265_p2[2]),
        .Q(accumulator_V_load_o_reg_906[2]),
        .R(1'b0));
  FDRE \accumulator_V_load_o_reg_906_reg[30] 
       (.C(ap_clk),
        .CE(accumulator_V_load_o_reg_9060),
        .D(accumulator_V_load_o_fu_265_p2[30]),
        .Q(accumulator_V_load_o_reg_906[30]),
        .R(1'b0));
  FDRE \accumulator_V_load_o_reg_906_reg[31] 
       (.C(ap_clk),
        .CE(accumulator_V_load_o_reg_9060),
        .D(accumulator_V_load_o_fu_265_p2[31]),
        .Q(accumulator_V_load_o_reg_906[31]),
        .R(1'b0));
  CARRY4 \accumulator_V_load_o_reg_906_reg[31]_i_2 
       (.CI(\accumulator_V_load_o_reg_906_reg[28]_i_1_n_0 ),
        .CO({\NLW_accumulator_V_load_o_reg_906_reg[31]_i_2_CO_UNCONNECTED [3:2],\accumulator_V_load_o_reg_906_reg[31]_i_2_n_2 ,\accumulator_V_load_o_reg_906_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_accumulator_V_load_o_reg_906_reg[31]_i_2_O_UNCONNECTED [3],accumulator_V_load_o_fu_265_p2[31:29]}),
        .S({1'b0,accumulator_V_load_reg_825[31:29]}));
  FDRE \accumulator_V_load_o_reg_906_reg[3] 
       (.C(ap_clk),
        .CE(accumulator_V_load_o_reg_9060),
        .D(accumulator_V_load_o_fu_265_p2[3]),
        .Q(accumulator_V_load_o_reg_906[3]),
        .R(1'b0));
  FDRE \accumulator_V_load_o_reg_906_reg[4] 
       (.C(ap_clk),
        .CE(accumulator_V_load_o_reg_9060),
        .D(accumulator_V_load_o_fu_265_p2[4]),
        .Q(accumulator_V_load_o_reg_906[4]),
        .R(1'b0));
  CARRY4 \accumulator_V_load_o_reg_906_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\accumulator_V_load_o_reg_906_reg[4]_i_1_n_0 ,\accumulator_V_load_o_reg_906_reg[4]_i_1_n_1 ,\accumulator_V_load_o_reg_906_reg[4]_i_1_n_2 ,\accumulator_V_load_o_reg_906_reg[4]_i_1_n_3 }),
        .CYINIT(accumulator_V_load_reg_825[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(accumulator_V_load_o_fu_265_p2[4:1]),
        .S(accumulator_V_load_reg_825[4:1]));
  FDRE \accumulator_V_load_o_reg_906_reg[5] 
       (.C(ap_clk),
        .CE(accumulator_V_load_o_reg_9060),
        .D(accumulator_V_load_o_fu_265_p2[5]),
        .Q(accumulator_V_load_o_reg_906[5]),
        .R(1'b0));
  FDRE \accumulator_V_load_o_reg_906_reg[6] 
       (.C(ap_clk),
        .CE(accumulator_V_load_o_reg_9060),
        .D(accumulator_V_load_o_fu_265_p2[6]),
        .Q(accumulator_V_load_o_reg_906[6]),
        .R(1'b0));
  FDRE \accumulator_V_load_o_reg_906_reg[7] 
       (.C(ap_clk),
        .CE(accumulator_V_load_o_reg_9060),
        .D(accumulator_V_load_o_fu_265_p2[7]),
        .Q(accumulator_V_load_o_reg_906[7]),
        .R(1'b0));
  FDRE \accumulator_V_load_o_reg_906_reg[8] 
       (.C(ap_clk),
        .CE(accumulator_V_load_o_reg_9060),
        .D(accumulator_V_load_o_fu_265_p2[8]),
        .Q(accumulator_V_load_o_reg_906[8]),
        .R(1'b0));
  CARRY4 \accumulator_V_load_o_reg_906_reg[8]_i_1 
       (.CI(\accumulator_V_load_o_reg_906_reg[4]_i_1_n_0 ),
        .CO({\accumulator_V_load_o_reg_906_reg[8]_i_1_n_0 ,\accumulator_V_load_o_reg_906_reg[8]_i_1_n_1 ,\accumulator_V_load_o_reg_906_reg[8]_i_1_n_2 ,\accumulator_V_load_o_reg_906_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(accumulator_V_load_o_fu_265_p2[8:5]),
        .S(accumulator_V_load_reg_825[8:5]));
  FDRE \accumulator_V_load_o_reg_906_reg[9] 
       (.C(ap_clk),
        .CE(accumulator_V_load_o_reg_9060),
        .D(accumulator_V_load_o_fu_265_p2[9]),
        .Q(accumulator_V_load_o_reg_906[9]),
        .R(1'b0));
  FDRE \accumulator_V_load_reg_825_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\accumulator_V_reg_n_0_[0] ),
        .Q(accumulator_V_load_reg_825[0]),
        .R(1'b0));
  FDRE \accumulator_V_load_reg_825_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\accumulator_V_reg_n_0_[10] ),
        .Q(accumulator_V_load_reg_825[10]),
        .R(1'b0));
  FDRE \accumulator_V_load_reg_825_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\accumulator_V_reg_n_0_[11] ),
        .Q(accumulator_V_load_reg_825[11]),
        .R(1'b0));
  FDRE \accumulator_V_load_reg_825_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\accumulator_V_reg_n_0_[12] ),
        .Q(accumulator_V_load_reg_825[12]),
        .R(1'b0));
  FDRE \accumulator_V_load_reg_825_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\accumulator_V_reg_n_0_[13] ),
        .Q(accumulator_V_load_reg_825[13]),
        .R(1'b0));
  FDRE \accumulator_V_load_reg_825_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\accumulator_V_reg_n_0_[14] ),
        .Q(accumulator_V_load_reg_825[14]),
        .R(1'b0));
  FDRE \accumulator_V_load_reg_825_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\accumulator_V_reg_n_0_[15] ),
        .Q(accumulator_V_load_reg_825[15]),
        .R(1'b0));
  FDRE \accumulator_V_load_reg_825_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\accumulator_V_reg_n_0_[16] ),
        .Q(accumulator_V_load_reg_825[16]),
        .R(1'b0));
  FDRE \accumulator_V_load_reg_825_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\accumulator_V_reg_n_0_[17] ),
        .Q(accumulator_V_load_reg_825[17]),
        .R(1'b0));
  FDRE \accumulator_V_load_reg_825_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\accumulator_V_reg_n_0_[18] ),
        .Q(accumulator_V_load_reg_825[18]),
        .R(1'b0));
  FDRE \accumulator_V_load_reg_825_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\accumulator_V_reg_n_0_[19] ),
        .Q(accumulator_V_load_reg_825[19]),
        .R(1'b0));
  FDRE \accumulator_V_load_reg_825_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\accumulator_V_reg_n_0_[1] ),
        .Q(accumulator_V_load_reg_825[1]),
        .R(1'b0));
  FDRE \accumulator_V_load_reg_825_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\accumulator_V_reg_n_0_[20] ),
        .Q(accumulator_V_load_reg_825[20]),
        .R(1'b0));
  FDRE \accumulator_V_load_reg_825_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\accumulator_V_reg_n_0_[21] ),
        .Q(accumulator_V_load_reg_825[21]),
        .R(1'b0));
  FDRE \accumulator_V_load_reg_825_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\accumulator_V_reg_n_0_[22] ),
        .Q(accumulator_V_load_reg_825[22]),
        .R(1'b0));
  FDRE \accumulator_V_load_reg_825_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\accumulator_V_reg_n_0_[23] ),
        .Q(accumulator_V_load_reg_825[23]),
        .R(1'b0));
  FDRE \accumulator_V_load_reg_825_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\accumulator_V_reg_n_0_[24] ),
        .Q(accumulator_V_load_reg_825[24]),
        .R(1'b0));
  FDRE \accumulator_V_load_reg_825_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\accumulator_V_reg_n_0_[25] ),
        .Q(accumulator_V_load_reg_825[25]),
        .R(1'b0));
  FDRE \accumulator_V_load_reg_825_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\accumulator_V_reg_n_0_[26] ),
        .Q(accumulator_V_load_reg_825[26]),
        .R(1'b0));
  FDRE \accumulator_V_load_reg_825_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\accumulator_V_reg_n_0_[27] ),
        .Q(accumulator_V_load_reg_825[27]),
        .R(1'b0));
  FDRE \accumulator_V_load_reg_825_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\accumulator_V_reg_n_0_[28] ),
        .Q(accumulator_V_load_reg_825[28]),
        .R(1'b0));
  FDRE \accumulator_V_load_reg_825_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\accumulator_V_reg_n_0_[29] ),
        .Q(accumulator_V_load_reg_825[29]),
        .R(1'b0));
  FDRE \accumulator_V_load_reg_825_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\accumulator_V_reg_n_0_[2] ),
        .Q(accumulator_V_load_reg_825[2]),
        .R(1'b0));
  FDRE \accumulator_V_load_reg_825_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\accumulator_V_reg_n_0_[30] ),
        .Q(accumulator_V_load_reg_825[30]),
        .R(1'b0));
  FDRE \accumulator_V_load_reg_825_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\accumulator_V_reg_n_0_[31] ),
        .Q(accumulator_V_load_reg_825[31]),
        .R(1'b0));
  FDRE \accumulator_V_load_reg_825_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\accumulator_V_reg_n_0_[3] ),
        .Q(accumulator_V_load_reg_825[3]),
        .R(1'b0));
  FDRE \accumulator_V_load_reg_825_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\accumulator_V_reg_n_0_[4] ),
        .Q(accumulator_V_load_reg_825[4]),
        .R(1'b0));
  FDRE \accumulator_V_load_reg_825_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\accumulator_V_reg_n_0_[5] ),
        .Q(accumulator_V_load_reg_825[5]),
        .R(1'b0));
  FDRE \accumulator_V_load_reg_825_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\accumulator_V_reg_n_0_[6] ),
        .Q(accumulator_V_load_reg_825[6]),
        .R(1'b0));
  FDRE \accumulator_V_load_reg_825_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\accumulator_V_reg_n_0_[7] ),
        .Q(accumulator_V_load_reg_825[7]),
        .R(1'b0));
  FDRE \accumulator_V_load_reg_825_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\accumulator_V_reg_n_0_[8] ),
        .Q(accumulator_V_load_reg_825[8]),
        .R(1'b0));
  FDRE \accumulator_V_load_reg_825_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\accumulator_V_reg_n_0_[9] ),
        .Q(accumulator_V_load_reg_825[9]),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \accumulator_V_reg[0] 
       (.C(ap_clk),
        .CE(accumulator_V0),
        .D(accumulator_V_load_o_reg_906[0]),
        .Q(\accumulator_V_reg_n_0_[0] ),
        .S(accumulator_V));
  FDRE #(
    .INIT(1'b0)) 
    \accumulator_V_reg[10] 
       (.C(ap_clk),
        .CE(accumulator_V0),
        .D(accumulator_V_load_o_reg_906[10]),
        .Q(\accumulator_V_reg_n_0_[10] ),
        .R(accumulator_V));
  FDRE #(
    .INIT(1'b0)) 
    \accumulator_V_reg[11] 
       (.C(ap_clk),
        .CE(accumulator_V0),
        .D(accumulator_V_load_o_reg_906[11]),
        .Q(\accumulator_V_reg_n_0_[11] ),
        .R(accumulator_V));
  FDRE #(
    .INIT(1'b0)) 
    \accumulator_V_reg[12] 
       (.C(ap_clk),
        .CE(accumulator_V0),
        .D(accumulator_V_load_o_reg_906[12]),
        .Q(\accumulator_V_reg_n_0_[12] ),
        .R(accumulator_V));
  FDRE #(
    .INIT(1'b0)) 
    \accumulator_V_reg[13] 
       (.C(ap_clk),
        .CE(accumulator_V0),
        .D(accumulator_V_load_o_reg_906[13]),
        .Q(\accumulator_V_reg_n_0_[13] ),
        .R(accumulator_V));
  FDRE #(
    .INIT(1'b0)) 
    \accumulator_V_reg[14] 
       (.C(ap_clk),
        .CE(accumulator_V0),
        .D(accumulator_V_load_o_reg_906[14]),
        .Q(\accumulator_V_reg_n_0_[14] ),
        .R(accumulator_V));
  FDRE #(
    .INIT(1'b0)) 
    \accumulator_V_reg[15] 
       (.C(ap_clk),
        .CE(accumulator_V0),
        .D(accumulator_V_load_o_reg_906[15]),
        .Q(\accumulator_V_reg_n_0_[15] ),
        .R(accumulator_V));
  FDRE #(
    .INIT(1'b0)) 
    \accumulator_V_reg[16] 
       (.C(ap_clk),
        .CE(accumulator_V0),
        .D(accumulator_V_load_o_reg_906[16]),
        .Q(\accumulator_V_reg_n_0_[16] ),
        .R(accumulator_V));
  FDRE #(
    .INIT(1'b0)) 
    \accumulator_V_reg[17] 
       (.C(ap_clk),
        .CE(accumulator_V0),
        .D(accumulator_V_load_o_reg_906[17]),
        .Q(\accumulator_V_reg_n_0_[17] ),
        .R(accumulator_V));
  FDRE #(
    .INIT(1'b0)) 
    \accumulator_V_reg[18] 
       (.C(ap_clk),
        .CE(accumulator_V0),
        .D(accumulator_V_load_o_reg_906[18]),
        .Q(\accumulator_V_reg_n_0_[18] ),
        .R(accumulator_V));
  FDRE #(
    .INIT(1'b0)) 
    \accumulator_V_reg[19] 
       (.C(ap_clk),
        .CE(accumulator_V0),
        .D(accumulator_V_load_o_reg_906[19]),
        .Q(\accumulator_V_reg_n_0_[19] ),
        .R(accumulator_V));
  FDRE #(
    .INIT(1'b0)) 
    \accumulator_V_reg[1] 
       (.C(ap_clk),
        .CE(accumulator_V0),
        .D(accumulator_V_load_o_reg_906[1]),
        .Q(\accumulator_V_reg_n_0_[1] ),
        .R(accumulator_V));
  FDRE #(
    .INIT(1'b0)) 
    \accumulator_V_reg[20] 
       (.C(ap_clk),
        .CE(accumulator_V0),
        .D(accumulator_V_load_o_reg_906[20]),
        .Q(\accumulator_V_reg_n_0_[20] ),
        .R(accumulator_V));
  FDRE #(
    .INIT(1'b0)) 
    \accumulator_V_reg[21] 
       (.C(ap_clk),
        .CE(accumulator_V0),
        .D(accumulator_V_load_o_reg_906[21]),
        .Q(\accumulator_V_reg_n_0_[21] ),
        .R(accumulator_V));
  FDRE #(
    .INIT(1'b0)) 
    \accumulator_V_reg[22] 
       (.C(ap_clk),
        .CE(accumulator_V0),
        .D(accumulator_V_load_o_reg_906[22]),
        .Q(\accumulator_V_reg_n_0_[22] ),
        .R(accumulator_V));
  FDRE #(
    .INIT(1'b0)) 
    \accumulator_V_reg[23] 
       (.C(ap_clk),
        .CE(accumulator_V0),
        .D(accumulator_V_load_o_reg_906[23]),
        .Q(\accumulator_V_reg_n_0_[23] ),
        .R(accumulator_V));
  FDRE #(
    .INIT(1'b0)) 
    \accumulator_V_reg[24] 
       (.C(ap_clk),
        .CE(accumulator_V0),
        .D(accumulator_V_load_o_reg_906[24]),
        .Q(\accumulator_V_reg_n_0_[24] ),
        .R(accumulator_V));
  FDRE #(
    .INIT(1'b0)) 
    \accumulator_V_reg[25] 
       (.C(ap_clk),
        .CE(accumulator_V0),
        .D(accumulator_V_load_o_reg_906[25]),
        .Q(\accumulator_V_reg_n_0_[25] ),
        .R(accumulator_V));
  FDRE #(
    .INIT(1'b0)) 
    \accumulator_V_reg[26] 
       (.C(ap_clk),
        .CE(accumulator_V0),
        .D(accumulator_V_load_o_reg_906[26]),
        .Q(\accumulator_V_reg_n_0_[26] ),
        .R(accumulator_V));
  FDRE #(
    .INIT(1'b0)) 
    \accumulator_V_reg[27] 
       (.C(ap_clk),
        .CE(accumulator_V0),
        .D(accumulator_V_load_o_reg_906[27]),
        .Q(\accumulator_V_reg_n_0_[27] ),
        .R(accumulator_V));
  FDRE #(
    .INIT(1'b0)) 
    \accumulator_V_reg[28] 
       (.C(ap_clk),
        .CE(accumulator_V0),
        .D(accumulator_V_load_o_reg_906[28]),
        .Q(\accumulator_V_reg_n_0_[28] ),
        .R(accumulator_V));
  FDRE #(
    .INIT(1'b0)) 
    \accumulator_V_reg[29] 
       (.C(ap_clk),
        .CE(accumulator_V0),
        .D(accumulator_V_load_o_reg_906[29]),
        .Q(\accumulator_V_reg_n_0_[29] ),
        .R(accumulator_V));
  FDRE #(
    .INIT(1'b0)) 
    \accumulator_V_reg[2] 
       (.C(ap_clk),
        .CE(accumulator_V0),
        .D(accumulator_V_load_o_reg_906[2]),
        .Q(\accumulator_V_reg_n_0_[2] ),
        .R(accumulator_V));
  FDRE #(
    .INIT(1'b0)) 
    \accumulator_V_reg[30] 
       (.C(ap_clk),
        .CE(accumulator_V0),
        .D(accumulator_V_load_o_reg_906[30]),
        .Q(\accumulator_V_reg_n_0_[30] ),
        .R(accumulator_V));
  FDRE #(
    .INIT(1'b0)) 
    \accumulator_V_reg[31] 
       (.C(ap_clk),
        .CE(accumulator_V0),
        .D(accumulator_V_load_o_reg_906[31]),
        .Q(\accumulator_V_reg_n_0_[31] ),
        .R(accumulator_V));
  FDRE #(
    .INIT(1'b0)) 
    \accumulator_V_reg[3] 
       (.C(ap_clk),
        .CE(accumulator_V0),
        .D(accumulator_V_load_o_reg_906[3]),
        .Q(\accumulator_V_reg_n_0_[3] ),
        .R(accumulator_V));
  FDRE #(
    .INIT(1'b0)) 
    \accumulator_V_reg[4] 
       (.C(ap_clk),
        .CE(accumulator_V0),
        .D(accumulator_V_load_o_reg_906[4]),
        .Q(\accumulator_V_reg_n_0_[4] ),
        .R(accumulator_V));
  FDRE #(
    .INIT(1'b0)) 
    \accumulator_V_reg[5] 
       (.C(ap_clk),
        .CE(accumulator_V0),
        .D(accumulator_V_load_o_reg_906[5]),
        .Q(\accumulator_V_reg_n_0_[5] ),
        .R(accumulator_V));
  FDRE #(
    .INIT(1'b0)) 
    \accumulator_V_reg[6] 
       (.C(ap_clk),
        .CE(accumulator_V0),
        .D(accumulator_V_load_o_reg_906[6]),
        .Q(\accumulator_V_reg_n_0_[6] ),
        .R(accumulator_V));
  FDRE #(
    .INIT(1'b0)) 
    \accumulator_V_reg[7] 
       (.C(ap_clk),
        .CE(accumulator_V0),
        .D(accumulator_V_load_o_reg_906[7]),
        .Q(\accumulator_V_reg_n_0_[7] ),
        .R(accumulator_V));
  FDRE #(
    .INIT(1'b0)) 
    \accumulator_V_reg[8] 
       (.C(ap_clk),
        .CE(accumulator_V0),
        .D(accumulator_V_load_o_reg_906[8]),
        .Q(\accumulator_V_reg_n_0_[8] ),
        .R(accumulator_V));
  FDRE #(
    .INIT(1'b0)) 
    \accumulator_V_reg[9] 
       (.C(ap_clk),
        .CE(accumulator_V0),
        .D(accumulator_V_load_o_reg_906[9]),
        .Q(\accumulator_V_reg_n_0_[9] ),
        .R(accumulator_V));
  LUT5 #(
    .INIT(32'h00000001)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(ap_CS_fsm_pp0_stage4),
        .I1(ap_CS_fsm_pp0_stage5),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_CS_fsm_pp0_stage1),
        .O(\ap_CS_fsm[1]_i_2_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage1),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage1),
        .Q(ap_CS_fsm_pp0_stage2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage2),
        .Q(ap_CS_fsm_pp0_stage3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage3),
        .Q(ap_CS_fsm_pp0_stage4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage4),
        .Q(ap_CS_fsm_pp0_stage5),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0),
        .Q(ap_enable_reg_pp0_iter0_reg),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(pwm_ctrl_s_axi_U_n_205),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_CS_fsm_pp0_stage5),
        .I2(ap_enable_reg_pp0_iter2_reg_n_0),
        .O(ap_enable_reg_pp0_iter2_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter2_reg_n_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hCDC00000)) 
    ap_enable_reg_pp0_iter3_i_1
       (.I0(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .I1(ap_enable_reg_pp0_iter2_reg_n_0),
        .I2(ap_CS_fsm_pp0_stage5),
        .I3(ap_enable_reg_pp0_iter3_reg_n_0),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter3_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter3_reg_n_0),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_accumulator_V_load_reg_825_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(accumulator_V_load_reg_825[0]),
        .Q(ap_reg_pp0_iter1_accumulator_V_load_reg_825[0]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_accumulator_V_load_reg_825_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(accumulator_V_load_reg_825[10]),
        .Q(ap_reg_pp0_iter1_accumulator_V_load_reg_825[10]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_accumulator_V_load_reg_825_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(accumulator_V_load_reg_825[11]),
        .Q(ap_reg_pp0_iter1_accumulator_V_load_reg_825[11]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_accumulator_V_load_reg_825_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(accumulator_V_load_reg_825[12]),
        .Q(ap_reg_pp0_iter1_accumulator_V_load_reg_825[12]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_accumulator_V_load_reg_825_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(accumulator_V_load_reg_825[13]),
        .Q(ap_reg_pp0_iter1_accumulator_V_load_reg_825[13]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_accumulator_V_load_reg_825_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(accumulator_V_load_reg_825[14]),
        .Q(ap_reg_pp0_iter1_accumulator_V_load_reg_825[14]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_accumulator_V_load_reg_825_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(accumulator_V_load_reg_825[15]),
        .Q(ap_reg_pp0_iter1_accumulator_V_load_reg_825[15]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_accumulator_V_load_reg_825_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(accumulator_V_load_reg_825[16]),
        .Q(ap_reg_pp0_iter1_accumulator_V_load_reg_825[16]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_accumulator_V_load_reg_825_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(accumulator_V_load_reg_825[17]),
        .Q(ap_reg_pp0_iter1_accumulator_V_load_reg_825[17]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_accumulator_V_load_reg_825_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(accumulator_V_load_reg_825[18]),
        .Q(ap_reg_pp0_iter1_accumulator_V_load_reg_825[18]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_accumulator_V_load_reg_825_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(accumulator_V_load_reg_825[19]),
        .Q(ap_reg_pp0_iter1_accumulator_V_load_reg_825[19]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_accumulator_V_load_reg_825_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(accumulator_V_load_reg_825[1]),
        .Q(ap_reg_pp0_iter1_accumulator_V_load_reg_825[1]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_accumulator_V_load_reg_825_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(accumulator_V_load_reg_825[20]),
        .Q(ap_reg_pp0_iter1_accumulator_V_load_reg_825[20]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_accumulator_V_load_reg_825_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(accumulator_V_load_reg_825[21]),
        .Q(ap_reg_pp0_iter1_accumulator_V_load_reg_825[21]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_accumulator_V_load_reg_825_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(accumulator_V_load_reg_825[22]),
        .Q(ap_reg_pp0_iter1_accumulator_V_load_reg_825[22]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_accumulator_V_load_reg_825_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(accumulator_V_load_reg_825[23]),
        .Q(ap_reg_pp0_iter1_accumulator_V_load_reg_825[23]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_accumulator_V_load_reg_825_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(accumulator_V_load_reg_825[24]),
        .Q(ap_reg_pp0_iter1_accumulator_V_load_reg_825[24]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_accumulator_V_load_reg_825_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(accumulator_V_load_reg_825[25]),
        .Q(ap_reg_pp0_iter1_accumulator_V_load_reg_825[25]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_accumulator_V_load_reg_825_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(accumulator_V_load_reg_825[26]),
        .Q(ap_reg_pp0_iter1_accumulator_V_load_reg_825[26]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_accumulator_V_load_reg_825_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(accumulator_V_load_reg_825[27]),
        .Q(ap_reg_pp0_iter1_accumulator_V_load_reg_825[27]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_accumulator_V_load_reg_825_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(accumulator_V_load_reg_825[28]),
        .Q(ap_reg_pp0_iter1_accumulator_V_load_reg_825[28]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_accumulator_V_load_reg_825_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(accumulator_V_load_reg_825[29]),
        .Q(ap_reg_pp0_iter1_accumulator_V_load_reg_825[29]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_accumulator_V_load_reg_825_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(accumulator_V_load_reg_825[2]),
        .Q(ap_reg_pp0_iter1_accumulator_V_load_reg_825[2]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_accumulator_V_load_reg_825_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(accumulator_V_load_reg_825[30]),
        .Q(ap_reg_pp0_iter1_accumulator_V_load_reg_825[30]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_accumulator_V_load_reg_825_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(accumulator_V_load_reg_825[31]),
        .Q(ap_reg_pp0_iter1_accumulator_V_load_reg_825[31]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_accumulator_V_load_reg_825_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(accumulator_V_load_reg_825[3]),
        .Q(ap_reg_pp0_iter1_accumulator_V_load_reg_825[3]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_accumulator_V_load_reg_825_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(accumulator_V_load_reg_825[4]),
        .Q(ap_reg_pp0_iter1_accumulator_V_load_reg_825[4]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_accumulator_V_load_reg_825_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(accumulator_V_load_reg_825[5]),
        .Q(ap_reg_pp0_iter1_accumulator_V_load_reg_825[5]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_accumulator_V_load_reg_825_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(accumulator_V_load_reg_825[6]),
        .Q(ap_reg_pp0_iter1_accumulator_V_load_reg_825[6]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_accumulator_V_load_reg_825_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(accumulator_V_load_reg_825[7]),
        .Q(ap_reg_pp0_iter1_accumulator_V_load_reg_825[7]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_accumulator_V_load_reg_825_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(accumulator_V_load_reg_825[8]),
        .Q(ap_reg_pp0_iter1_accumulator_V_load_reg_825[8]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_accumulator_V_load_reg_825_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(accumulator_V_load_reg_825[9]),
        .Q(ap_reg_pp0_iter1_accumulator_V_load_reg_825[9]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[0] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(min_duty_V_read_reg_802[0]),
        .Q(tmp_s_fu_307_p3[31]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[10] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(min_duty_V_read_reg_802[10]),
        .Q(tmp_s_fu_307_p3[41]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[11] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(min_duty_V_read_reg_802[11]),
        .Q(tmp_s_fu_307_p3[42]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[12] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(min_duty_V_read_reg_802[12]),
        .Q(tmp_s_fu_307_p3[43]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[13] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(min_duty_V_read_reg_802[13]),
        .Q(tmp_s_fu_307_p3[44]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[14] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(min_duty_V_read_reg_802[14]),
        .Q(tmp_s_fu_307_p3[45]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[15] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(min_duty_V_read_reg_802[15]),
        .Q(tmp_s_fu_307_p3[46]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[16] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(min_duty_V_read_reg_802[16]),
        .Q(tmp_s_fu_307_p3[47]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[17] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(min_duty_V_read_reg_802[17]),
        .Q(tmp_s_fu_307_p3[48]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[18] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(min_duty_V_read_reg_802[18]),
        .Q(tmp_s_fu_307_p3[49]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[19] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(min_duty_V_read_reg_802[19]),
        .Q(tmp_s_fu_307_p3[50]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[1] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(min_duty_V_read_reg_802[1]),
        .Q(tmp_s_fu_307_p3[32]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[20] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(min_duty_V_read_reg_802[20]),
        .Q(tmp_s_fu_307_p3[51]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[21] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(min_duty_V_read_reg_802[21]),
        .Q(tmp_s_fu_307_p3[52]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[22] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(min_duty_V_read_reg_802[22]),
        .Q(tmp_s_fu_307_p3[53]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[23] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(min_duty_V_read_reg_802[23]),
        .Q(tmp_s_fu_307_p3[54]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[24] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(min_duty_V_read_reg_802[24]),
        .Q(tmp_s_fu_307_p3[55]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[25] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(min_duty_V_read_reg_802[25]),
        .Q(tmp_s_fu_307_p3[56]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[26] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(min_duty_V_read_reg_802[26]),
        .Q(tmp_s_fu_307_p3[57]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[27] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(min_duty_V_read_reg_802[27]),
        .Q(tmp_s_fu_307_p3[58]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[28] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(min_duty_V_read_reg_802[28]),
        .Q(tmp_s_fu_307_p3[59]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[29] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(min_duty_V_read_reg_802[29]),
        .Q(tmp_s_fu_307_p3[60]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[2] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(min_duty_V_read_reg_802[2]),
        .Q(tmp_s_fu_307_p3[33]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[30] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(min_duty_V_read_reg_802[30]),
        .Q(tmp_s_fu_307_p3[61]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[31] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(min_duty_V_read_reg_802[31]),
        .Q(tmp_s_fu_307_p3[62]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[3] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(min_duty_V_read_reg_802[3]),
        .Q(tmp_s_fu_307_p3[34]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[4] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(min_duty_V_read_reg_802[4]),
        .Q(tmp_s_fu_307_p3[35]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[5] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(min_duty_V_read_reg_802[5]),
        .Q(tmp_s_fu_307_p3[36]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[6] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(min_duty_V_read_reg_802[6]),
        .Q(tmp_s_fu_307_p3[37]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[7] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(min_duty_V_read_reg_802[7]),
        .Q(tmp_s_fu_307_p3[38]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[8] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(min_duty_V_read_reg_802[8]),
        .Q(tmp_s_fu_307_p3[39]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[9] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(min_duty_V_read_reg_802[9]),
        .Q(tmp_s_fu_307_p3[40]),
        .R(1'b0));
  (* srl_bus_name = "inst/\ap_reg_pp0_iter1_tmp2_reg_849_reg " *) 
  (* srl_name = "inst/\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2 " *) 
  SRL16E \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage1),
        .CLK(ap_clk),
        .D(tmp2_fu_219_p2),
        .Q(\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_1 
       (.I0(tmp_3_fu_214_p2),
        .I1(tmp_1_fu_198_p2),
        .I2(tmp_2_fu_203_p2),
        .O(tmp2_fu_219_p2));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_10 
       (.I0(\accumulator_V_reg_n_0_[28] ),
        .I1(max_duty_V_read_reg_795[28]),
        .I2(\accumulator_V_reg_n_0_[29] ),
        .I3(max_duty_V_read_reg_795[29]),
        .O(\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_11 
       (.I0(\accumulator_V_reg_n_0_[26] ),
        .I1(max_duty_V_read_reg_795[26]),
        .I2(\accumulator_V_reg_n_0_[27] ),
        .I3(max_duty_V_read_reg_795[27]),
        .O(\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_12 
       (.I0(\accumulator_V_reg_n_0_[24] ),
        .I1(max_duty_V_read_reg_795[24]),
        .I2(\accumulator_V_reg_n_0_[25] ),
        .I3(max_duty_V_read_reg_795[25]),
        .O(\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_12_n_0 ));
  CARRY4 \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_13 
       (.CI(\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_31_n_0 ),
        .CO({\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_13_n_0 ,\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_13_n_1 ,\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_13_n_2 ,\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_32_n_0 ,\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_33_n_0 ,\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_34_n_0 ,\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_35_n_0 }),
        .O(\NLW_ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_13_O_UNCONNECTED [3:0]),
        .S({\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_36_n_0 ,\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_37_n_0 ,\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_38_n_0 ,\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_39_n_0 }));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_14 
       (.I0(period_V_read_reg_789[30]),
        .I1(\accumulator_V_reg_n_0_[30] ),
        .I2(\accumulator_V_reg_n_0_[31] ),
        .I3(period_V_read_reg_789[31]),
        .O(\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_15 
       (.I0(period_V_read_reg_789[28]),
        .I1(\accumulator_V_reg_n_0_[28] ),
        .I2(\accumulator_V_reg_n_0_[29] ),
        .I3(period_V_read_reg_789[29]),
        .O(\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_16 
       (.I0(period_V_read_reg_789[26]),
        .I1(\accumulator_V_reg_n_0_[26] ),
        .I2(\accumulator_V_reg_n_0_[27] ),
        .I3(period_V_read_reg_789[27]),
        .O(\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_17 
       (.I0(period_V_read_reg_789[24]),
        .I1(\accumulator_V_reg_n_0_[24] ),
        .I2(\accumulator_V_reg_n_0_[25] ),
        .I3(period_V_read_reg_789[25]),
        .O(\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_18 
       (.I0(period_V_read_reg_789[30]),
        .I1(\accumulator_V_reg_n_0_[30] ),
        .I2(period_V_read_reg_789[31]),
        .I3(\accumulator_V_reg_n_0_[31] ),
        .O(\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_19 
       (.I0(period_V_read_reg_789[28]),
        .I1(\accumulator_V_reg_n_0_[28] ),
        .I2(period_V_read_reg_789[29]),
        .I3(\accumulator_V_reg_n_0_[29] ),
        .O(\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_19_n_0 ));
  CARRY4 \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_2 
       (.CI(\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_4_n_0 ),
        .CO({tmp_1_fu_198_p2,\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_2_n_1 ,\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_2_n_2 ,\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_5_n_0 ,\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_6_n_0 ,\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_7_n_0 ,\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_8_n_0 }),
        .O(\NLW_ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_2_O_UNCONNECTED [3:0]),
        .S({\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_9_n_0 ,\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_10_n_0 ,\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_11_n_0 ,\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_12_n_0 }));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_20 
       (.I0(period_V_read_reg_789[26]),
        .I1(\accumulator_V_reg_n_0_[26] ),
        .I2(period_V_read_reg_789[27]),
        .I3(\accumulator_V_reg_n_0_[27] ),
        .O(\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_21 
       (.I0(period_V_read_reg_789[24]),
        .I1(\accumulator_V_reg_n_0_[24] ),
        .I2(period_V_read_reg_789[25]),
        .I3(\accumulator_V_reg_n_0_[25] ),
        .O(\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_21_n_0 ));
  CARRY4 \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_22 
       (.CI(\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_40_n_0 ),
        .CO({\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_22_n_0 ,\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_22_n_1 ,\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_22_n_2 ,\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_22_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_41_n_0 ,\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_42_n_0 ,\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_43_n_0 ,\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_44_n_0 }),
        .O(\NLW_ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_22_O_UNCONNECTED [3:0]),
        .S({\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_45_n_0 ,\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_46_n_0 ,\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_47_n_0 ,\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_48_n_0 }));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_23 
       (.I0(\accumulator_V_reg_n_0_[22] ),
        .I1(max_duty_V_read_reg_795[22]),
        .I2(max_duty_V_read_reg_795[23]),
        .I3(\accumulator_V_reg_n_0_[23] ),
        .O(\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_24 
       (.I0(\accumulator_V_reg_n_0_[20] ),
        .I1(max_duty_V_read_reg_795[20]),
        .I2(max_duty_V_read_reg_795[21]),
        .I3(\accumulator_V_reg_n_0_[21] ),
        .O(\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_25 
       (.I0(\accumulator_V_reg_n_0_[18] ),
        .I1(max_duty_V_read_reg_795[18]),
        .I2(max_duty_V_read_reg_795[19]),
        .I3(\accumulator_V_reg_n_0_[19] ),
        .O(\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_26 
       (.I0(\accumulator_V_reg_n_0_[16] ),
        .I1(max_duty_V_read_reg_795[16]),
        .I2(max_duty_V_read_reg_795[17]),
        .I3(\accumulator_V_reg_n_0_[17] ),
        .O(\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_27 
       (.I0(\accumulator_V_reg_n_0_[22] ),
        .I1(max_duty_V_read_reg_795[22]),
        .I2(\accumulator_V_reg_n_0_[23] ),
        .I3(max_duty_V_read_reg_795[23]),
        .O(\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_28 
       (.I0(\accumulator_V_reg_n_0_[20] ),
        .I1(max_duty_V_read_reg_795[20]),
        .I2(\accumulator_V_reg_n_0_[21] ),
        .I3(max_duty_V_read_reg_795[21]),
        .O(\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_29 
       (.I0(\accumulator_V_reg_n_0_[18] ),
        .I1(max_duty_V_read_reg_795[18]),
        .I2(\accumulator_V_reg_n_0_[19] ),
        .I3(max_duty_V_read_reg_795[19]),
        .O(\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_29_n_0 ));
  CARRY4 \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_3 
       (.CI(\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_13_n_0 ),
        .CO({tmp_2_fu_203_p2,\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_3_n_1 ,\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_3_n_2 ,\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_14_n_0 ,\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_15_n_0 ,\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_16_n_0 ,\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_17_n_0 }),
        .O(\NLW_ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_3_O_UNCONNECTED [3:0]),
        .S({\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_18_n_0 ,\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_19_n_0 ,\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_20_n_0 ,\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_21_n_0 }));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_30 
       (.I0(\accumulator_V_reg_n_0_[16] ),
        .I1(max_duty_V_read_reg_795[16]),
        .I2(\accumulator_V_reg_n_0_[17] ),
        .I3(max_duty_V_read_reg_795[17]),
        .O(\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_30_n_0 ));
  CARRY4 \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_31 
       (.CI(\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_49_n_0 ),
        .CO({\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_31_n_0 ,\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_31_n_1 ,\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_31_n_2 ,\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_31_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_50_n_0 ,\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_51_n_0 ,\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_52_n_0 ,\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_53_n_0 }),
        .O(\NLW_ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_31_O_UNCONNECTED [3:0]),
        .S({\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_54_n_0 ,\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_55_n_0 ,\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_56_n_0 ,\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_57_n_0 }));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_32 
       (.I0(period_V_read_reg_789[22]),
        .I1(\accumulator_V_reg_n_0_[22] ),
        .I2(\accumulator_V_reg_n_0_[23] ),
        .I3(period_V_read_reg_789[23]),
        .O(\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_33 
       (.I0(period_V_read_reg_789[20]),
        .I1(\accumulator_V_reg_n_0_[20] ),
        .I2(\accumulator_V_reg_n_0_[21] ),
        .I3(period_V_read_reg_789[21]),
        .O(\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_34 
       (.I0(period_V_read_reg_789[18]),
        .I1(\accumulator_V_reg_n_0_[18] ),
        .I2(\accumulator_V_reg_n_0_[19] ),
        .I3(period_V_read_reg_789[19]),
        .O(\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_35 
       (.I0(period_V_read_reg_789[16]),
        .I1(\accumulator_V_reg_n_0_[16] ),
        .I2(\accumulator_V_reg_n_0_[17] ),
        .I3(period_V_read_reg_789[17]),
        .O(\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_36 
       (.I0(period_V_read_reg_789[22]),
        .I1(\accumulator_V_reg_n_0_[22] ),
        .I2(period_V_read_reg_789[23]),
        .I3(\accumulator_V_reg_n_0_[23] ),
        .O(\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_37 
       (.I0(period_V_read_reg_789[20]),
        .I1(\accumulator_V_reg_n_0_[20] ),
        .I2(period_V_read_reg_789[21]),
        .I3(\accumulator_V_reg_n_0_[21] ),
        .O(\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_38 
       (.I0(period_V_read_reg_789[18]),
        .I1(\accumulator_V_reg_n_0_[18] ),
        .I2(period_V_read_reg_789[19]),
        .I3(\accumulator_V_reg_n_0_[19] ),
        .O(\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_38_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_39 
       (.I0(period_V_read_reg_789[16]),
        .I1(\accumulator_V_reg_n_0_[16] ),
        .I2(period_V_read_reg_789[17]),
        .I3(\accumulator_V_reg_n_0_[17] ),
        .O(\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_39_n_0 ));
  CARRY4 \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_4 
       (.CI(\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_22_n_0 ),
        .CO({\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_4_n_0 ,\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_4_n_1 ,\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_4_n_2 ,\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_23_n_0 ,\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_24_n_0 ,\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_25_n_0 ,\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_26_n_0 }),
        .O(\NLW_ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_4_O_UNCONNECTED [3:0]),
        .S({\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_27_n_0 ,\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_28_n_0 ,\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_29_n_0 ,\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_30_n_0 }));
  CARRY4 \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_40 
       (.CI(1'b0),
        .CO({\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_40_n_0 ,\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_40_n_1 ,\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_40_n_2 ,\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_40_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_58_n_0 ,\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_59_n_0 ,\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_60_n_0 ,\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_61_n_0 }),
        .O(\NLW_ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_40_O_UNCONNECTED [3:0]),
        .S({\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_62_n_0 ,\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_63_n_0 ,\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_64_n_0 ,\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_65_n_0 }));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_41 
       (.I0(\accumulator_V_reg_n_0_[14] ),
        .I1(max_duty_V_read_reg_795[14]),
        .I2(max_duty_V_read_reg_795[15]),
        .I3(\accumulator_V_reg_n_0_[15] ),
        .O(\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_41_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_42 
       (.I0(\accumulator_V_reg_n_0_[12] ),
        .I1(max_duty_V_read_reg_795[12]),
        .I2(max_duty_V_read_reg_795[13]),
        .I3(\accumulator_V_reg_n_0_[13] ),
        .O(\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_42_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_43 
       (.I0(\accumulator_V_reg_n_0_[10] ),
        .I1(max_duty_V_read_reg_795[10]),
        .I2(max_duty_V_read_reg_795[11]),
        .I3(\accumulator_V_reg_n_0_[11] ),
        .O(\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_43_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_44 
       (.I0(\accumulator_V_reg_n_0_[8] ),
        .I1(max_duty_V_read_reg_795[8]),
        .I2(max_duty_V_read_reg_795[9]),
        .I3(\accumulator_V_reg_n_0_[9] ),
        .O(\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_44_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_45 
       (.I0(\accumulator_V_reg_n_0_[14] ),
        .I1(max_duty_V_read_reg_795[14]),
        .I2(\accumulator_V_reg_n_0_[15] ),
        .I3(max_duty_V_read_reg_795[15]),
        .O(\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_45_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_46 
       (.I0(\accumulator_V_reg_n_0_[12] ),
        .I1(max_duty_V_read_reg_795[12]),
        .I2(\accumulator_V_reg_n_0_[13] ),
        .I3(max_duty_V_read_reg_795[13]),
        .O(\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_46_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_47 
       (.I0(\accumulator_V_reg_n_0_[10] ),
        .I1(max_duty_V_read_reg_795[10]),
        .I2(\accumulator_V_reg_n_0_[11] ),
        .I3(max_duty_V_read_reg_795[11]),
        .O(\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_47_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_48 
       (.I0(\accumulator_V_reg_n_0_[8] ),
        .I1(max_duty_V_read_reg_795[8]),
        .I2(\accumulator_V_reg_n_0_[9] ),
        .I3(max_duty_V_read_reg_795[9]),
        .O(\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_48_n_0 ));
  CARRY4 \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_49 
       (.CI(1'b0),
        .CO({\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_49_n_0 ,\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_49_n_1 ,\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_49_n_2 ,\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_49_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_66_n_0 ,\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_67_n_0 ,\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_68_n_0 ,\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_69_n_0 }),
        .O(\NLW_ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_49_O_UNCONNECTED [3:0]),
        .S({\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_70_n_0 ,\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_71_n_0 ,\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_72_n_0 ,\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_73_n_0 }));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_5 
       (.I0(\accumulator_V_reg_n_0_[30] ),
        .I1(max_duty_V_read_reg_795[30]),
        .I2(max_duty_V_read_reg_795[31]),
        .I3(\accumulator_V_reg_n_0_[31] ),
        .O(\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_50 
       (.I0(period_V_read_reg_789[14]),
        .I1(\accumulator_V_reg_n_0_[14] ),
        .I2(\accumulator_V_reg_n_0_[15] ),
        .I3(period_V_read_reg_789[15]),
        .O(\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_50_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_51 
       (.I0(period_V_read_reg_789[12]),
        .I1(\accumulator_V_reg_n_0_[12] ),
        .I2(\accumulator_V_reg_n_0_[13] ),
        .I3(period_V_read_reg_789[13]),
        .O(\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_51_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_52 
       (.I0(period_V_read_reg_789[10]),
        .I1(\accumulator_V_reg_n_0_[10] ),
        .I2(\accumulator_V_reg_n_0_[11] ),
        .I3(period_V_read_reg_789[11]),
        .O(\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_52_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_53 
       (.I0(period_V_read_reg_789[8]),
        .I1(\accumulator_V_reg_n_0_[8] ),
        .I2(\accumulator_V_reg_n_0_[9] ),
        .I3(period_V_read_reg_789[9]),
        .O(\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_53_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_54 
       (.I0(period_V_read_reg_789[14]),
        .I1(\accumulator_V_reg_n_0_[14] ),
        .I2(period_V_read_reg_789[15]),
        .I3(\accumulator_V_reg_n_0_[15] ),
        .O(\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_54_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_55 
       (.I0(period_V_read_reg_789[12]),
        .I1(\accumulator_V_reg_n_0_[12] ),
        .I2(period_V_read_reg_789[13]),
        .I3(\accumulator_V_reg_n_0_[13] ),
        .O(\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_55_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_56 
       (.I0(period_V_read_reg_789[10]),
        .I1(\accumulator_V_reg_n_0_[10] ),
        .I2(period_V_read_reg_789[11]),
        .I3(\accumulator_V_reg_n_0_[11] ),
        .O(\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_56_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_57 
       (.I0(period_V_read_reg_789[8]),
        .I1(\accumulator_V_reg_n_0_[8] ),
        .I2(period_V_read_reg_789[9]),
        .I3(\accumulator_V_reg_n_0_[9] ),
        .O(\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_57_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_58 
       (.I0(\accumulator_V_reg_n_0_[6] ),
        .I1(max_duty_V_read_reg_795[6]),
        .I2(max_duty_V_read_reg_795[7]),
        .I3(\accumulator_V_reg_n_0_[7] ),
        .O(\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_58_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_59 
       (.I0(\accumulator_V_reg_n_0_[4] ),
        .I1(max_duty_V_read_reg_795[4]),
        .I2(max_duty_V_read_reg_795[5]),
        .I3(\accumulator_V_reg_n_0_[5] ),
        .O(\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_59_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_6 
       (.I0(\accumulator_V_reg_n_0_[28] ),
        .I1(max_duty_V_read_reg_795[28]),
        .I2(max_duty_V_read_reg_795[29]),
        .I3(\accumulator_V_reg_n_0_[29] ),
        .O(\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_60 
       (.I0(\accumulator_V_reg_n_0_[2] ),
        .I1(max_duty_V_read_reg_795[2]),
        .I2(max_duty_V_read_reg_795[3]),
        .I3(\accumulator_V_reg_n_0_[3] ),
        .O(\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_60_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_61 
       (.I0(\accumulator_V_reg_n_0_[0] ),
        .I1(max_duty_V_read_reg_795[0]),
        .I2(max_duty_V_read_reg_795[1]),
        .I3(\accumulator_V_reg_n_0_[1] ),
        .O(\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_61_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_62 
       (.I0(\accumulator_V_reg_n_0_[6] ),
        .I1(max_duty_V_read_reg_795[6]),
        .I2(\accumulator_V_reg_n_0_[7] ),
        .I3(max_duty_V_read_reg_795[7]),
        .O(\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_62_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_63 
       (.I0(\accumulator_V_reg_n_0_[4] ),
        .I1(max_duty_V_read_reg_795[4]),
        .I2(\accumulator_V_reg_n_0_[5] ),
        .I3(max_duty_V_read_reg_795[5]),
        .O(\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_63_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_64 
       (.I0(\accumulator_V_reg_n_0_[2] ),
        .I1(max_duty_V_read_reg_795[2]),
        .I2(\accumulator_V_reg_n_0_[3] ),
        .I3(max_duty_V_read_reg_795[3]),
        .O(\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_64_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_65 
       (.I0(\accumulator_V_reg_n_0_[0] ),
        .I1(max_duty_V_read_reg_795[0]),
        .I2(\accumulator_V_reg_n_0_[1] ),
        .I3(max_duty_V_read_reg_795[1]),
        .O(\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_65_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_66 
       (.I0(period_V_read_reg_789[6]),
        .I1(\accumulator_V_reg_n_0_[6] ),
        .I2(\accumulator_V_reg_n_0_[7] ),
        .I3(period_V_read_reg_789[7]),
        .O(\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_66_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_67 
       (.I0(period_V_read_reg_789[4]),
        .I1(\accumulator_V_reg_n_0_[4] ),
        .I2(\accumulator_V_reg_n_0_[5] ),
        .I3(period_V_read_reg_789[5]),
        .O(\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_67_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_68 
       (.I0(period_V_read_reg_789[2]),
        .I1(\accumulator_V_reg_n_0_[2] ),
        .I2(\accumulator_V_reg_n_0_[3] ),
        .I3(period_V_read_reg_789[3]),
        .O(\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_68_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_69 
       (.I0(period_V_read_reg_789[0]),
        .I1(\accumulator_V_reg_n_0_[0] ),
        .I2(\accumulator_V_reg_n_0_[1] ),
        .I3(period_V_read_reg_789[1]),
        .O(\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_69_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_7 
       (.I0(\accumulator_V_reg_n_0_[26] ),
        .I1(max_duty_V_read_reg_795[26]),
        .I2(max_duty_V_read_reg_795[27]),
        .I3(\accumulator_V_reg_n_0_[27] ),
        .O(\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_70 
       (.I0(period_V_read_reg_789[6]),
        .I1(\accumulator_V_reg_n_0_[6] ),
        .I2(period_V_read_reg_789[7]),
        .I3(\accumulator_V_reg_n_0_[7] ),
        .O(\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_70_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_71 
       (.I0(period_V_read_reg_789[4]),
        .I1(\accumulator_V_reg_n_0_[4] ),
        .I2(period_V_read_reg_789[5]),
        .I3(\accumulator_V_reg_n_0_[5] ),
        .O(\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_71_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_72 
       (.I0(period_V_read_reg_789[2]),
        .I1(\accumulator_V_reg_n_0_[2] ),
        .I2(period_V_read_reg_789[3]),
        .I3(\accumulator_V_reg_n_0_[3] ),
        .O(\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_72_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_73 
       (.I0(period_V_read_reg_789[0]),
        .I1(\accumulator_V_reg_n_0_[0] ),
        .I2(period_V_read_reg_789[1]),
        .I3(\accumulator_V_reg_n_0_[1] ),
        .O(\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_73_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_8 
       (.I0(\accumulator_V_reg_n_0_[24] ),
        .I1(max_duty_V_read_reg_795[24]),
        .I2(max_duty_V_read_reg_795[25]),
        .I3(\accumulator_V_reg_n_0_[25] ),
        .O(\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_9 
       (.I0(\accumulator_V_reg_n_0_[30] ),
        .I1(max_duty_V_read_reg_795[30]),
        .I2(\accumulator_V_reg_n_0_[31] ),
        .I3(max_duty_V_read_reg_795[31]),
        .O(\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_i_9_n_0 ));
  FDRE \ap_reg_pp0_iter1_tmp_3_reg_843_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(tmp_3_reg_843),
        .Q(ap_reg_pp0_iter1_tmp_3_reg_843),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_tmp_6_reg_838_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(tmp_6_reg_838),
        .Q(ap_reg_pp0_iter1_tmp_6_reg_838),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_accumulator_V_load_reg_825_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ap_reg_pp0_iter1_accumulator_V_load_reg_825[0]),
        .Q(ap_reg_pp0_iter2_accumulator_V_load_reg_825[0]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_accumulator_V_load_reg_825_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ap_reg_pp0_iter1_accumulator_V_load_reg_825[10]),
        .Q(ap_reg_pp0_iter2_accumulator_V_load_reg_825[10]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_accumulator_V_load_reg_825_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ap_reg_pp0_iter1_accumulator_V_load_reg_825[11]),
        .Q(ap_reg_pp0_iter2_accumulator_V_load_reg_825[11]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_accumulator_V_load_reg_825_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ap_reg_pp0_iter1_accumulator_V_load_reg_825[12]),
        .Q(ap_reg_pp0_iter2_accumulator_V_load_reg_825[12]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_accumulator_V_load_reg_825_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ap_reg_pp0_iter1_accumulator_V_load_reg_825[13]),
        .Q(ap_reg_pp0_iter2_accumulator_V_load_reg_825[13]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_accumulator_V_load_reg_825_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ap_reg_pp0_iter1_accumulator_V_load_reg_825[14]),
        .Q(ap_reg_pp0_iter2_accumulator_V_load_reg_825[14]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_accumulator_V_load_reg_825_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ap_reg_pp0_iter1_accumulator_V_load_reg_825[15]),
        .Q(ap_reg_pp0_iter2_accumulator_V_load_reg_825[15]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_accumulator_V_load_reg_825_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ap_reg_pp0_iter1_accumulator_V_load_reg_825[16]),
        .Q(ap_reg_pp0_iter2_accumulator_V_load_reg_825[16]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_accumulator_V_load_reg_825_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ap_reg_pp0_iter1_accumulator_V_load_reg_825[17]),
        .Q(ap_reg_pp0_iter2_accumulator_V_load_reg_825[17]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_accumulator_V_load_reg_825_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ap_reg_pp0_iter1_accumulator_V_load_reg_825[18]),
        .Q(ap_reg_pp0_iter2_accumulator_V_load_reg_825[18]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_accumulator_V_load_reg_825_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ap_reg_pp0_iter1_accumulator_V_load_reg_825[19]),
        .Q(ap_reg_pp0_iter2_accumulator_V_load_reg_825[19]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_accumulator_V_load_reg_825_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ap_reg_pp0_iter1_accumulator_V_load_reg_825[1]),
        .Q(ap_reg_pp0_iter2_accumulator_V_load_reg_825[1]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_accumulator_V_load_reg_825_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ap_reg_pp0_iter1_accumulator_V_load_reg_825[20]),
        .Q(ap_reg_pp0_iter2_accumulator_V_load_reg_825[20]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_accumulator_V_load_reg_825_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ap_reg_pp0_iter1_accumulator_V_load_reg_825[21]),
        .Q(ap_reg_pp0_iter2_accumulator_V_load_reg_825[21]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_accumulator_V_load_reg_825_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ap_reg_pp0_iter1_accumulator_V_load_reg_825[22]),
        .Q(ap_reg_pp0_iter2_accumulator_V_load_reg_825[22]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_accumulator_V_load_reg_825_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ap_reg_pp0_iter1_accumulator_V_load_reg_825[23]),
        .Q(ap_reg_pp0_iter2_accumulator_V_load_reg_825[23]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_accumulator_V_load_reg_825_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ap_reg_pp0_iter1_accumulator_V_load_reg_825[24]),
        .Q(ap_reg_pp0_iter2_accumulator_V_load_reg_825[24]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_accumulator_V_load_reg_825_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ap_reg_pp0_iter1_accumulator_V_load_reg_825[25]),
        .Q(ap_reg_pp0_iter2_accumulator_V_load_reg_825[25]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_accumulator_V_load_reg_825_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ap_reg_pp0_iter1_accumulator_V_load_reg_825[26]),
        .Q(ap_reg_pp0_iter2_accumulator_V_load_reg_825[26]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_accumulator_V_load_reg_825_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ap_reg_pp0_iter1_accumulator_V_load_reg_825[27]),
        .Q(ap_reg_pp0_iter2_accumulator_V_load_reg_825[27]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_accumulator_V_load_reg_825_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ap_reg_pp0_iter1_accumulator_V_load_reg_825[28]),
        .Q(ap_reg_pp0_iter2_accumulator_V_load_reg_825[28]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_accumulator_V_load_reg_825_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ap_reg_pp0_iter1_accumulator_V_load_reg_825[29]),
        .Q(ap_reg_pp0_iter2_accumulator_V_load_reg_825[29]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_accumulator_V_load_reg_825_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ap_reg_pp0_iter1_accumulator_V_load_reg_825[2]),
        .Q(ap_reg_pp0_iter2_accumulator_V_load_reg_825[2]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_accumulator_V_load_reg_825_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ap_reg_pp0_iter1_accumulator_V_load_reg_825[30]),
        .Q(ap_reg_pp0_iter2_accumulator_V_load_reg_825[30]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_accumulator_V_load_reg_825_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ap_reg_pp0_iter1_accumulator_V_load_reg_825[31]),
        .Q(ap_reg_pp0_iter2_accumulator_V_load_reg_825[31]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_accumulator_V_load_reg_825_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ap_reg_pp0_iter1_accumulator_V_load_reg_825[3]),
        .Q(ap_reg_pp0_iter2_accumulator_V_load_reg_825[3]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_accumulator_V_load_reg_825_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ap_reg_pp0_iter1_accumulator_V_load_reg_825[4]),
        .Q(ap_reg_pp0_iter2_accumulator_V_load_reg_825[4]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_accumulator_V_load_reg_825_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ap_reg_pp0_iter1_accumulator_V_load_reg_825[5]),
        .Q(ap_reg_pp0_iter2_accumulator_V_load_reg_825[5]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_accumulator_V_load_reg_825_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ap_reg_pp0_iter1_accumulator_V_load_reg_825[6]),
        .Q(ap_reg_pp0_iter2_accumulator_V_load_reg_825[6]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_accumulator_V_load_reg_825_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ap_reg_pp0_iter1_accumulator_V_load_reg_825[7]),
        .Q(ap_reg_pp0_iter2_accumulator_V_load_reg_825[7]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_accumulator_V_load_reg_825_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ap_reg_pp0_iter1_accumulator_V_load_reg_825[8]),
        .Q(ap_reg_pp0_iter2_accumulator_V_load_reg_825[8]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_accumulator_V_load_reg_825_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ap_reg_pp0_iter1_accumulator_V_load_reg_825[9]),
        .Q(ap_reg_pp0_iter2_accumulator_V_load_reg_825[9]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_or_cond_reg_967_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(or_cond_reg_967),
        .Q(ap_reg_pp0_iter2_or_cond_reg_967),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_tmp2_reg_849_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\ap_reg_pp0_iter1_tmp2_reg_849_reg[0]_srl2_n_0 ),
        .Q(ap_reg_pp0_iter2_tmp2_reg_849),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_tmp_3_reg_843_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(ap_reg_pp0_iter1_tmp_3_reg_843),
        .Q(ap_reg_pp0_iter2_tmp_3_reg_843),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_tmp_reg_961_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(tmp_reg_961),
        .Q(ap_reg_pp0_iter2_tmp_reg_961),
        .R(1'b0));
  FDRE \max_duty_V_read_reg_795_reg[0] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(max_duty_V[0]),
        .Q(max_duty_V_read_reg_795[0]),
        .R(1'b0));
  FDRE \max_duty_V_read_reg_795_reg[10] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(max_duty_V[10]),
        .Q(max_duty_V_read_reg_795[10]),
        .R(1'b0));
  FDRE \max_duty_V_read_reg_795_reg[11] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(max_duty_V[11]),
        .Q(max_duty_V_read_reg_795[11]),
        .R(1'b0));
  FDRE \max_duty_V_read_reg_795_reg[12] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(max_duty_V[12]),
        .Q(max_duty_V_read_reg_795[12]),
        .R(1'b0));
  FDRE \max_duty_V_read_reg_795_reg[13] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(max_duty_V[13]),
        .Q(max_duty_V_read_reg_795[13]),
        .R(1'b0));
  FDRE \max_duty_V_read_reg_795_reg[14] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(max_duty_V[14]),
        .Q(max_duty_V_read_reg_795[14]),
        .R(1'b0));
  FDRE \max_duty_V_read_reg_795_reg[15] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(max_duty_V[15]),
        .Q(max_duty_V_read_reg_795[15]),
        .R(1'b0));
  FDRE \max_duty_V_read_reg_795_reg[16] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(max_duty_V[16]),
        .Q(max_duty_V_read_reg_795[16]),
        .R(1'b0));
  FDRE \max_duty_V_read_reg_795_reg[17] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(max_duty_V[17]),
        .Q(max_duty_V_read_reg_795[17]),
        .R(1'b0));
  FDRE \max_duty_V_read_reg_795_reg[18] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(max_duty_V[18]),
        .Q(max_duty_V_read_reg_795[18]),
        .R(1'b0));
  FDRE \max_duty_V_read_reg_795_reg[19] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(max_duty_V[19]),
        .Q(max_duty_V_read_reg_795[19]),
        .R(1'b0));
  FDRE \max_duty_V_read_reg_795_reg[1] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(max_duty_V[1]),
        .Q(max_duty_V_read_reg_795[1]),
        .R(1'b0));
  FDRE \max_duty_V_read_reg_795_reg[20] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(max_duty_V[20]),
        .Q(max_duty_V_read_reg_795[20]),
        .R(1'b0));
  FDRE \max_duty_V_read_reg_795_reg[21] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(max_duty_V[21]),
        .Q(max_duty_V_read_reg_795[21]),
        .R(1'b0));
  FDRE \max_duty_V_read_reg_795_reg[22] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(max_duty_V[22]),
        .Q(max_duty_V_read_reg_795[22]),
        .R(1'b0));
  FDRE \max_duty_V_read_reg_795_reg[23] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(max_duty_V[23]),
        .Q(max_duty_V_read_reg_795[23]),
        .R(1'b0));
  FDRE \max_duty_V_read_reg_795_reg[24] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(max_duty_V[24]),
        .Q(max_duty_V_read_reg_795[24]),
        .R(1'b0));
  FDRE \max_duty_V_read_reg_795_reg[25] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(max_duty_V[25]),
        .Q(max_duty_V_read_reg_795[25]),
        .R(1'b0));
  FDRE \max_duty_V_read_reg_795_reg[26] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(max_duty_V[26]),
        .Q(max_duty_V_read_reg_795[26]),
        .R(1'b0));
  FDRE \max_duty_V_read_reg_795_reg[27] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(max_duty_V[27]),
        .Q(max_duty_V_read_reg_795[27]),
        .R(1'b0));
  FDRE \max_duty_V_read_reg_795_reg[28] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(max_duty_V[28]),
        .Q(max_duty_V_read_reg_795[28]),
        .R(1'b0));
  FDRE \max_duty_V_read_reg_795_reg[29] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(max_duty_V[29]),
        .Q(max_duty_V_read_reg_795[29]),
        .R(1'b0));
  FDRE \max_duty_V_read_reg_795_reg[2] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(max_duty_V[2]),
        .Q(max_duty_V_read_reg_795[2]),
        .R(1'b0));
  FDRE \max_duty_V_read_reg_795_reg[30] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(max_duty_V[30]),
        .Q(max_duty_V_read_reg_795[30]),
        .R(1'b0));
  FDRE \max_duty_V_read_reg_795_reg[31] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(max_duty_V[31]),
        .Q(max_duty_V_read_reg_795[31]),
        .R(1'b0));
  FDRE \max_duty_V_read_reg_795_reg[3] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(max_duty_V[3]),
        .Q(max_duty_V_read_reg_795[3]),
        .R(1'b0));
  FDRE \max_duty_V_read_reg_795_reg[4] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(max_duty_V[4]),
        .Q(max_duty_V_read_reg_795[4]),
        .R(1'b0));
  FDRE \max_duty_V_read_reg_795_reg[5] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(max_duty_V[5]),
        .Q(max_duty_V_read_reg_795[5]),
        .R(1'b0));
  FDRE \max_duty_V_read_reg_795_reg[6] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(max_duty_V[6]),
        .Q(max_duty_V_read_reg_795[6]),
        .R(1'b0));
  FDRE \max_duty_V_read_reg_795_reg[7] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(max_duty_V[7]),
        .Q(max_duty_V_read_reg_795[7]),
        .R(1'b0));
  FDRE \max_duty_V_read_reg_795_reg[8] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(max_duty_V[8]),
        .Q(max_duty_V_read_reg_795[8]),
        .R(1'b0));
  FDRE \max_duty_V_read_reg_795_reg[9] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(max_duty_V[9]),
        .Q(max_duty_V_read_reg_795[9]),
        .R(1'b0));
  FDRE \min_duty_V_read_reg_802_reg[0] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(min_duty_V[0]),
        .Q(min_duty_V_read_reg_802[0]),
        .R(1'b0));
  FDRE \min_duty_V_read_reg_802_reg[10] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(min_duty_V[10]),
        .Q(min_duty_V_read_reg_802[10]),
        .R(1'b0));
  FDRE \min_duty_V_read_reg_802_reg[11] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(min_duty_V[11]),
        .Q(min_duty_V_read_reg_802[11]),
        .R(1'b0));
  FDRE \min_duty_V_read_reg_802_reg[12] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(min_duty_V[12]),
        .Q(min_duty_V_read_reg_802[12]),
        .R(1'b0));
  FDRE \min_duty_V_read_reg_802_reg[13] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(min_duty_V[13]),
        .Q(min_duty_V_read_reg_802[13]),
        .R(1'b0));
  FDRE \min_duty_V_read_reg_802_reg[14] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(min_duty_V[14]),
        .Q(min_duty_V_read_reg_802[14]),
        .R(1'b0));
  FDRE \min_duty_V_read_reg_802_reg[15] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(min_duty_V[15]),
        .Q(min_duty_V_read_reg_802[15]),
        .R(1'b0));
  FDRE \min_duty_V_read_reg_802_reg[16] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(min_duty_V[16]),
        .Q(min_duty_V_read_reg_802[16]),
        .R(1'b0));
  FDRE \min_duty_V_read_reg_802_reg[17] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(min_duty_V[17]),
        .Q(min_duty_V_read_reg_802[17]),
        .R(1'b0));
  FDRE \min_duty_V_read_reg_802_reg[18] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(min_duty_V[18]),
        .Q(min_duty_V_read_reg_802[18]),
        .R(1'b0));
  FDRE \min_duty_V_read_reg_802_reg[19] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(min_duty_V[19]),
        .Q(min_duty_V_read_reg_802[19]),
        .R(1'b0));
  FDRE \min_duty_V_read_reg_802_reg[1] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(min_duty_V[1]),
        .Q(min_duty_V_read_reg_802[1]),
        .R(1'b0));
  FDRE \min_duty_V_read_reg_802_reg[20] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(min_duty_V[20]),
        .Q(min_duty_V_read_reg_802[20]),
        .R(1'b0));
  FDRE \min_duty_V_read_reg_802_reg[21] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(min_duty_V[21]),
        .Q(min_duty_V_read_reg_802[21]),
        .R(1'b0));
  FDRE \min_duty_V_read_reg_802_reg[22] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(min_duty_V[22]),
        .Q(min_duty_V_read_reg_802[22]),
        .R(1'b0));
  FDRE \min_duty_V_read_reg_802_reg[23] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(min_duty_V[23]),
        .Q(min_duty_V_read_reg_802[23]),
        .R(1'b0));
  FDRE \min_duty_V_read_reg_802_reg[24] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(min_duty_V[24]),
        .Q(min_duty_V_read_reg_802[24]),
        .R(1'b0));
  FDRE \min_duty_V_read_reg_802_reg[25] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(min_duty_V[25]),
        .Q(min_duty_V_read_reg_802[25]),
        .R(1'b0));
  FDRE \min_duty_V_read_reg_802_reg[26] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(min_duty_V[26]),
        .Q(min_duty_V_read_reg_802[26]),
        .R(1'b0));
  FDRE \min_duty_V_read_reg_802_reg[27] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(min_duty_V[27]),
        .Q(min_duty_V_read_reg_802[27]),
        .R(1'b0));
  FDRE \min_duty_V_read_reg_802_reg[28] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(min_duty_V[28]),
        .Q(min_duty_V_read_reg_802[28]),
        .R(1'b0));
  FDRE \min_duty_V_read_reg_802_reg[29] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(min_duty_V[29]),
        .Q(min_duty_V_read_reg_802[29]),
        .R(1'b0));
  FDRE \min_duty_V_read_reg_802_reg[2] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(min_duty_V[2]),
        .Q(min_duty_V_read_reg_802[2]),
        .R(1'b0));
  FDRE \min_duty_V_read_reg_802_reg[30] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(min_duty_V[30]),
        .Q(min_duty_V_read_reg_802[30]),
        .R(1'b0));
  FDRE \min_duty_V_read_reg_802_reg[31] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(min_duty_V[31]),
        .Q(min_duty_V_read_reg_802[31]),
        .R(1'b0));
  FDRE \min_duty_V_read_reg_802_reg[3] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(min_duty_V[3]),
        .Q(min_duty_V_read_reg_802[3]),
        .R(1'b0));
  FDRE \min_duty_V_read_reg_802_reg[4] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(min_duty_V[4]),
        .Q(min_duty_V_read_reg_802[4]),
        .R(1'b0));
  FDRE \min_duty_V_read_reg_802_reg[5] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(min_duty_V[5]),
        .Q(min_duty_V_read_reg_802[5]),
        .R(1'b0));
  FDRE \min_duty_V_read_reg_802_reg[6] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(min_duty_V[6]),
        .Q(min_duty_V_read_reg_802[6]),
        .R(1'b0));
  FDRE \min_duty_V_read_reg_802_reg[7] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(min_duty_V[7]),
        .Q(min_duty_V_read_reg_802[7]),
        .R(1'b0));
  FDRE \min_duty_V_read_reg_802_reg[8] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(min_duty_V[8]),
        .Q(min_duty_V_read_reg_802[8]),
        .R(1'b0));
  FDRE \min_duty_V_read_reg_802_reg[9] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(min_duty_V[9]),
        .Q(min_duty_V_read_reg_802[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \or_cond_reg_967[0]_i_1 
       (.I0(tmp_4_fu_337_p2),
        .I1(ap_reg_pp0_iter1_tmp_6_reg_838),
        .O(or_cond_fu_341_p2));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond_reg_967[0]_i_10 
       (.I0(tmp_s_fu_307_p3[57]),
        .I1(ap_reg_pp0_iter1_accumulator_V_load_reg_825[26]),
        .I2(tmp_s_fu_307_p3[58]),
        .I3(ap_reg_pp0_iter1_accumulator_V_load_reg_825[27]),
        .O(\or_cond_reg_967[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond_reg_967[0]_i_11 
       (.I0(tmp_s_fu_307_p3[55]),
        .I1(ap_reg_pp0_iter1_accumulator_V_load_reg_825[24]),
        .I2(tmp_s_fu_307_p3[56]),
        .I3(ap_reg_pp0_iter1_accumulator_V_load_reg_825[25]),
        .O(\or_cond_reg_967[0]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h20F2)) 
    \or_cond_reg_967[0]_i_13 
       (.I0(ap_reg_pp0_iter1_accumulator_V_load_reg_825[22]),
        .I1(tmp_s_fu_307_p3[53]),
        .I2(ap_reg_pp0_iter1_accumulator_V_load_reg_825[23]),
        .I3(tmp_s_fu_307_p3[54]),
        .O(\or_cond_reg_967[0]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h20F2)) 
    \or_cond_reg_967[0]_i_14 
       (.I0(ap_reg_pp0_iter1_accumulator_V_load_reg_825[20]),
        .I1(tmp_s_fu_307_p3[51]),
        .I2(ap_reg_pp0_iter1_accumulator_V_load_reg_825[21]),
        .I3(tmp_s_fu_307_p3[52]),
        .O(\or_cond_reg_967[0]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h20F2)) 
    \or_cond_reg_967[0]_i_15 
       (.I0(ap_reg_pp0_iter1_accumulator_V_load_reg_825[18]),
        .I1(tmp_s_fu_307_p3[49]),
        .I2(ap_reg_pp0_iter1_accumulator_V_load_reg_825[19]),
        .I3(tmp_s_fu_307_p3[50]),
        .O(\or_cond_reg_967[0]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h20F2)) 
    \or_cond_reg_967[0]_i_16 
       (.I0(ap_reg_pp0_iter1_accumulator_V_load_reg_825[16]),
        .I1(tmp_s_fu_307_p3[47]),
        .I2(ap_reg_pp0_iter1_accumulator_V_load_reg_825[17]),
        .I3(tmp_s_fu_307_p3[48]),
        .O(\or_cond_reg_967[0]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond_reg_967[0]_i_17 
       (.I0(tmp_s_fu_307_p3[53]),
        .I1(ap_reg_pp0_iter1_accumulator_V_load_reg_825[22]),
        .I2(tmp_s_fu_307_p3[54]),
        .I3(ap_reg_pp0_iter1_accumulator_V_load_reg_825[23]),
        .O(\or_cond_reg_967[0]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond_reg_967[0]_i_18 
       (.I0(tmp_s_fu_307_p3[51]),
        .I1(ap_reg_pp0_iter1_accumulator_V_load_reg_825[20]),
        .I2(tmp_s_fu_307_p3[52]),
        .I3(ap_reg_pp0_iter1_accumulator_V_load_reg_825[21]),
        .O(\or_cond_reg_967[0]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond_reg_967[0]_i_19 
       (.I0(tmp_s_fu_307_p3[49]),
        .I1(ap_reg_pp0_iter1_accumulator_V_load_reg_825[18]),
        .I2(tmp_s_fu_307_p3[50]),
        .I3(ap_reg_pp0_iter1_accumulator_V_load_reg_825[19]),
        .O(\or_cond_reg_967[0]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond_reg_967[0]_i_20 
       (.I0(tmp_s_fu_307_p3[47]),
        .I1(ap_reg_pp0_iter1_accumulator_V_load_reg_825[16]),
        .I2(tmp_s_fu_307_p3[48]),
        .I3(ap_reg_pp0_iter1_accumulator_V_load_reg_825[17]),
        .O(\or_cond_reg_967[0]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h20F2)) 
    \or_cond_reg_967[0]_i_22 
       (.I0(ap_reg_pp0_iter1_accumulator_V_load_reg_825[14]),
        .I1(tmp_s_fu_307_p3[45]),
        .I2(ap_reg_pp0_iter1_accumulator_V_load_reg_825[15]),
        .I3(tmp_s_fu_307_p3[46]),
        .O(\or_cond_reg_967[0]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h20F2)) 
    \or_cond_reg_967[0]_i_23 
       (.I0(ap_reg_pp0_iter1_accumulator_V_load_reg_825[12]),
        .I1(tmp_s_fu_307_p3[43]),
        .I2(ap_reg_pp0_iter1_accumulator_V_load_reg_825[13]),
        .I3(tmp_s_fu_307_p3[44]),
        .O(\or_cond_reg_967[0]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h20F2)) 
    \or_cond_reg_967[0]_i_24 
       (.I0(ap_reg_pp0_iter1_accumulator_V_load_reg_825[10]),
        .I1(tmp_s_fu_307_p3[41]),
        .I2(ap_reg_pp0_iter1_accumulator_V_load_reg_825[11]),
        .I3(tmp_s_fu_307_p3[42]),
        .O(\or_cond_reg_967[0]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h20F2)) 
    \or_cond_reg_967[0]_i_25 
       (.I0(ap_reg_pp0_iter1_accumulator_V_load_reg_825[8]),
        .I1(tmp_s_fu_307_p3[39]),
        .I2(ap_reg_pp0_iter1_accumulator_V_load_reg_825[9]),
        .I3(tmp_s_fu_307_p3[40]),
        .O(\or_cond_reg_967[0]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond_reg_967[0]_i_26 
       (.I0(tmp_s_fu_307_p3[45]),
        .I1(ap_reg_pp0_iter1_accumulator_V_load_reg_825[14]),
        .I2(tmp_s_fu_307_p3[46]),
        .I3(ap_reg_pp0_iter1_accumulator_V_load_reg_825[15]),
        .O(\or_cond_reg_967[0]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond_reg_967[0]_i_27 
       (.I0(tmp_s_fu_307_p3[43]),
        .I1(ap_reg_pp0_iter1_accumulator_V_load_reg_825[12]),
        .I2(tmp_s_fu_307_p3[44]),
        .I3(ap_reg_pp0_iter1_accumulator_V_load_reg_825[13]),
        .O(\or_cond_reg_967[0]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond_reg_967[0]_i_28 
       (.I0(tmp_s_fu_307_p3[41]),
        .I1(ap_reg_pp0_iter1_accumulator_V_load_reg_825[10]),
        .I2(tmp_s_fu_307_p3[42]),
        .I3(ap_reg_pp0_iter1_accumulator_V_load_reg_825[11]),
        .O(\or_cond_reg_967[0]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond_reg_967[0]_i_29 
       (.I0(tmp_s_fu_307_p3[39]),
        .I1(ap_reg_pp0_iter1_accumulator_V_load_reg_825[8]),
        .I2(tmp_s_fu_307_p3[40]),
        .I3(ap_reg_pp0_iter1_accumulator_V_load_reg_825[9]),
        .O(\or_cond_reg_967[0]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h20F2)) 
    \or_cond_reg_967[0]_i_30 
       (.I0(ap_reg_pp0_iter1_accumulator_V_load_reg_825[6]),
        .I1(tmp_s_fu_307_p3[37]),
        .I2(ap_reg_pp0_iter1_accumulator_V_load_reg_825[7]),
        .I3(tmp_s_fu_307_p3[38]),
        .O(\or_cond_reg_967[0]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h20F2)) 
    \or_cond_reg_967[0]_i_31 
       (.I0(ap_reg_pp0_iter1_accumulator_V_load_reg_825[4]),
        .I1(tmp_s_fu_307_p3[35]),
        .I2(ap_reg_pp0_iter1_accumulator_V_load_reg_825[5]),
        .I3(tmp_s_fu_307_p3[36]),
        .O(\or_cond_reg_967[0]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h20F2)) 
    \or_cond_reg_967[0]_i_32 
       (.I0(ap_reg_pp0_iter1_accumulator_V_load_reg_825[2]),
        .I1(tmp_s_fu_307_p3[33]),
        .I2(ap_reg_pp0_iter1_accumulator_V_load_reg_825[3]),
        .I3(tmp_s_fu_307_p3[34]),
        .O(\or_cond_reg_967[0]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h20F2)) 
    \or_cond_reg_967[0]_i_33 
       (.I0(ap_reg_pp0_iter1_accumulator_V_load_reg_825[0]),
        .I1(tmp_s_fu_307_p3[31]),
        .I2(ap_reg_pp0_iter1_accumulator_V_load_reg_825[1]),
        .I3(tmp_s_fu_307_p3[32]),
        .O(\or_cond_reg_967[0]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond_reg_967[0]_i_34 
       (.I0(tmp_s_fu_307_p3[37]),
        .I1(ap_reg_pp0_iter1_accumulator_V_load_reg_825[6]),
        .I2(tmp_s_fu_307_p3[38]),
        .I3(ap_reg_pp0_iter1_accumulator_V_load_reg_825[7]),
        .O(\or_cond_reg_967[0]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond_reg_967[0]_i_35 
       (.I0(tmp_s_fu_307_p3[35]),
        .I1(ap_reg_pp0_iter1_accumulator_V_load_reg_825[4]),
        .I2(tmp_s_fu_307_p3[36]),
        .I3(ap_reg_pp0_iter1_accumulator_V_load_reg_825[5]),
        .O(\or_cond_reg_967[0]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond_reg_967[0]_i_36 
       (.I0(tmp_s_fu_307_p3[33]),
        .I1(ap_reg_pp0_iter1_accumulator_V_load_reg_825[2]),
        .I2(tmp_s_fu_307_p3[34]),
        .I3(ap_reg_pp0_iter1_accumulator_V_load_reg_825[3]),
        .O(\or_cond_reg_967[0]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond_reg_967[0]_i_37 
       (.I0(tmp_s_fu_307_p3[31]),
        .I1(ap_reg_pp0_iter1_accumulator_V_load_reg_825[0]),
        .I2(tmp_s_fu_307_p3[32]),
        .I3(ap_reg_pp0_iter1_accumulator_V_load_reg_825[1]),
        .O(\or_cond_reg_967[0]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h20F2)) 
    \or_cond_reg_967[0]_i_4 
       (.I0(ap_reg_pp0_iter1_accumulator_V_load_reg_825[30]),
        .I1(tmp_s_fu_307_p3[61]),
        .I2(ap_reg_pp0_iter1_accumulator_V_load_reg_825[31]),
        .I3(tmp_s_fu_307_p3[62]),
        .O(\or_cond_reg_967[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h20F2)) 
    \or_cond_reg_967[0]_i_5 
       (.I0(ap_reg_pp0_iter1_accumulator_V_load_reg_825[28]),
        .I1(tmp_s_fu_307_p3[59]),
        .I2(ap_reg_pp0_iter1_accumulator_V_load_reg_825[29]),
        .I3(tmp_s_fu_307_p3[60]),
        .O(\or_cond_reg_967[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h20F2)) 
    \or_cond_reg_967[0]_i_6 
       (.I0(ap_reg_pp0_iter1_accumulator_V_load_reg_825[26]),
        .I1(tmp_s_fu_307_p3[57]),
        .I2(ap_reg_pp0_iter1_accumulator_V_load_reg_825[27]),
        .I3(tmp_s_fu_307_p3[58]),
        .O(\or_cond_reg_967[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h20F2)) 
    \or_cond_reg_967[0]_i_7 
       (.I0(ap_reg_pp0_iter1_accumulator_V_load_reg_825[24]),
        .I1(tmp_s_fu_307_p3[55]),
        .I2(ap_reg_pp0_iter1_accumulator_V_load_reg_825[25]),
        .I3(tmp_s_fu_307_p3[56]),
        .O(\or_cond_reg_967[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond_reg_967[0]_i_8 
       (.I0(tmp_s_fu_307_p3[61]),
        .I1(ap_reg_pp0_iter1_accumulator_V_load_reg_825[30]),
        .I2(tmp_s_fu_307_p3[62]),
        .I3(ap_reg_pp0_iter1_accumulator_V_load_reg_825[31]),
        .O(\or_cond_reg_967[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond_reg_967[0]_i_9 
       (.I0(tmp_s_fu_307_p3[59]),
        .I1(ap_reg_pp0_iter1_accumulator_V_load_reg_825[28]),
        .I2(tmp_s_fu_307_p3[60]),
        .I3(ap_reg_pp0_iter1_accumulator_V_load_reg_825[29]),
        .O(\or_cond_reg_967[0]_i_9_n_0 ));
  FDRE \or_cond_reg_967_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(or_cond_fu_341_p2),
        .Q(or_cond_reg_967),
        .R(1'b0));
  CARRY4 \or_cond_reg_967_reg[0]_i_12 
       (.CI(\or_cond_reg_967_reg[0]_i_21_n_0 ),
        .CO({\or_cond_reg_967_reg[0]_i_12_n_0 ,\or_cond_reg_967_reg[0]_i_12_n_1 ,\or_cond_reg_967_reg[0]_i_12_n_2 ,\or_cond_reg_967_reg[0]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\or_cond_reg_967[0]_i_22_n_0 ,\or_cond_reg_967[0]_i_23_n_0 ,\or_cond_reg_967[0]_i_24_n_0 ,\or_cond_reg_967[0]_i_25_n_0 }),
        .O(\NLW_or_cond_reg_967_reg[0]_i_12_O_UNCONNECTED [3:0]),
        .S({\or_cond_reg_967[0]_i_26_n_0 ,\or_cond_reg_967[0]_i_27_n_0 ,\or_cond_reg_967[0]_i_28_n_0 ,\or_cond_reg_967[0]_i_29_n_0 }));
  CARRY4 \or_cond_reg_967_reg[0]_i_2 
       (.CI(\or_cond_reg_967_reg[0]_i_3_n_0 ),
        .CO({tmp_4_fu_337_p2,\or_cond_reg_967_reg[0]_i_2_n_1 ,\or_cond_reg_967_reg[0]_i_2_n_2 ,\or_cond_reg_967_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\or_cond_reg_967[0]_i_4_n_0 ,\or_cond_reg_967[0]_i_5_n_0 ,\or_cond_reg_967[0]_i_6_n_0 ,\or_cond_reg_967[0]_i_7_n_0 }),
        .O(\NLW_or_cond_reg_967_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\or_cond_reg_967[0]_i_8_n_0 ,\or_cond_reg_967[0]_i_9_n_0 ,\or_cond_reg_967[0]_i_10_n_0 ,\or_cond_reg_967[0]_i_11_n_0 }));
  CARRY4 \or_cond_reg_967_reg[0]_i_21 
       (.CI(1'b0),
        .CO({\or_cond_reg_967_reg[0]_i_21_n_0 ,\or_cond_reg_967_reg[0]_i_21_n_1 ,\or_cond_reg_967_reg[0]_i_21_n_2 ,\or_cond_reg_967_reg[0]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({\or_cond_reg_967[0]_i_30_n_0 ,\or_cond_reg_967[0]_i_31_n_0 ,\or_cond_reg_967[0]_i_32_n_0 ,\or_cond_reg_967[0]_i_33_n_0 }),
        .O(\NLW_or_cond_reg_967_reg[0]_i_21_O_UNCONNECTED [3:0]),
        .S({\or_cond_reg_967[0]_i_34_n_0 ,\or_cond_reg_967[0]_i_35_n_0 ,\or_cond_reg_967[0]_i_36_n_0 ,\or_cond_reg_967[0]_i_37_n_0 }));
  CARRY4 \or_cond_reg_967_reg[0]_i_3 
       (.CI(\or_cond_reg_967_reg[0]_i_12_n_0 ),
        .CO({\or_cond_reg_967_reg[0]_i_3_n_0 ,\or_cond_reg_967_reg[0]_i_3_n_1 ,\or_cond_reg_967_reg[0]_i_3_n_2 ,\or_cond_reg_967_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\or_cond_reg_967[0]_i_13_n_0 ,\or_cond_reg_967[0]_i_14_n_0 ,\or_cond_reg_967[0]_i_15_n_0 ,\or_cond_reg_967[0]_i_16_n_0 }),
        .O(\NLW_or_cond_reg_967_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\or_cond_reg_967[0]_i_17_n_0 ,\or_cond_reg_967[0]_i_18_n_0 ,\or_cond_reg_967[0]_i_19_n_0 ,\or_cond_reg_967[0]_i_20_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT5 #(
    .INIT(32'hC5C0CFC0)) 
    \out_V[0]_INST_0 
       (.I0(tmp9_demorgan_fu_722_p4[0]),
        .I1(ap_reg_pp0_iter2_tmp_3_reg_843),
        .I2(ap_reg_pp0_iter2_tmp2_reg_849),
        .I3(\p_out_p_V_load_reg_1191_reg_n_0_[0] ),
        .I4(ap_reg_pp0_iter2_or_cond_reg_967),
        .O(out_V[0]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'hC5C0CFC0)) 
    \out_V[1]_INST_0 
       (.I0(tmp_12_1_cast_fu_688_p1),
        .I1(ap_reg_pp0_iter2_tmp_3_reg_843),
        .I2(ap_reg_pp0_iter2_tmp2_reg_849),
        .I3(\p_out_p_V_load_reg_1191_reg_n_0_[1] ),
        .I4(ap_reg_pp0_iter2_or_cond_reg_967),
        .O(out_V[1]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'hC5C0CFC0)) 
    \out_V[2]_INST_0 
       (.I0(tmp5_demorgan_cast_fu_707_p1[2]),
        .I1(ap_reg_pp0_iter2_tmp_3_reg_843),
        .I2(ap_reg_pp0_iter2_tmp2_reg_849),
        .I3(\p_out_p_V_load_reg_1191_reg_n_0_[2] ),
        .I4(ap_reg_pp0_iter2_or_cond_reg_967),
        .O(out_V[2]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'hC5C0CFC0)) 
    \out_V[3]_INST_0 
       (.I0(tmp5_demorgan_cast_fu_707_p1[3]),
        .I1(ap_reg_pp0_iter2_tmp_3_reg_843),
        .I2(ap_reg_pp0_iter2_tmp2_reg_849),
        .I3(\p_out_p_V_load_reg_1191_reg_n_0_[3] ),
        .I4(ap_reg_pp0_iter2_or_cond_reg_967),
        .O(out_V[3]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'hC5C0CFC0)) 
    \out_V[4]_INST_0 
       (.I0(tmp5_demorgan_cast_fu_707_p1[4]),
        .I1(ap_reg_pp0_iter2_tmp_3_reg_843),
        .I2(ap_reg_pp0_iter2_tmp2_reg_849),
        .I3(\p_out_p_V_load_reg_1191_reg_n_0_[4] ),
        .I4(ap_reg_pp0_iter2_or_cond_reg_967),
        .O(out_V[4]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'hC5C0CFC0)) 
    \out_V[5]_INST_0 
       (.I0(tmp9_demorgan_fu_722_p4[5]),
        .I1(ap_reg_pp0_iter2_tmp_3_reg_843),
        .I2(ap_reg_pp0_iter2_tmp2_reg_849),
        .I3(\p_out_p_V_load_reg_1191_reg_n_0_[5] ),
        .I4(ap_reg_pp0_iter2_or_cond_reg_967),
        .O(out_V[5]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'h88B8)) 
    \out_p_V[0]_i_1 
       (.I0(ap_reg_pp0_iter2_tmp_3_reg_843),
        .I1(ap_reg_pp0_iter2_tmp2_reg_849),
        .I2(\p_out_p_V_load_reg_1191_reg_n_0_[0] ),
        .I3(tmp9_demorgan_fu_722_p4[0]),
        .O(p_out_p_V_new_1_4_fu_768_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'h88B8)) 
    \out_p_V[1]_i_1 
       (.I0(ap_reg_pp0_iter2_tmp_3_reg_843),
        .I1(ap_reg_pp0_iter2_tmp2_reg_849),
        .I2(\p_out_p_V_load_reg_1191_reg_n_0_[1] ),
        .I3(tmp_12_1_cast_fu_688_p1),
        .O(p_out_p_V_new_1_4_fu_768_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'h88B8)) 
    \out_p_V[2]_i_1 
       (.I0(ap_reg_pp0_iter2_tmp_3_reg_843),
        .I1(ap_reg_pp0_iter2_tmp2_reg_849),
        .I2(\p_out_p_V_load_reg_1191_reg_n_0_[2] ),
        .I3(tmp5_demorgan_cast_fu_707_p1[2]),
        .O(p_out_p_V_new_1_4_fu_768_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'h88B8)) 
    \out_p_V[3]_i_1 
       (.I0(ap_reg_pp0_iter2_tmp_3_reg_843),
        .I1(ap_reg_pp0_iter2_tmp2_reg_849),
        .I2(\p_out_p_V_load_reg_1191_reg_n_0_[3] ),
        .I3(tmp5_demorgan_cast_fu_707_p1[3]),
        .O(p_out_p_V_new_1_4_fu_768_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'h88B8)) 
    \out_p_V[4]_i_1 
       (.I0(ap_reg_pp0_iter2_tmp_3_reg_843),
        .I1(ap_reg_pp0_iter2_tmp2_reg_849),
        .I2(\p_out_p_V_load_reg_1191_reg_n_0_[4] ),
        .I3(tmp5_demorgan_cast_fu_707_p1[4]),
        .O(p_out_p_V_new_1_4_fu_768_p3[4]));
  LUT5 #(
    .INIT(32'h10000000)) 
    \out_p_V[5]_i_1 
       (.I0(ap_reg_pp0_iter2_or_cond_reg_967),
        .I1(ap_reg_pp0_iter2_tmp2_reg_849),
        .I2(ap_enable_reg_pp0_iter3_reg_n_0),
        .I3(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .I4(p_out_p_V_flag_1_reg_1202),
        .O(out_p_V));
  LUT3 #(
    .INIT(8'h80)) 
    \out_p_V[5]_i_2 
       (.I0(p_out_p_V_flag_1_reg_1202),
        .I1(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .I2(ap_enable_reg_pp0_iter3_reg_n_0),
        .O(out_p_V0));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'h88B8)) 
    \out_p_V[5]_i_3 
       (.I0(ap_reg_pp0_iter2_tmp_3_reg_843),
        .I1(ap_reg_pp0_iter2_tmp2_reg_849),
        .I2(\p_out_p_V_load_reg_1191_reg_n_0_[5] ),
        .I3(tmp9_demorgan_fu_722_p4[5]),
        .O(p_out_p_V_new_1_4_fu_768_p3[5]));
  FDSE #(
    .INIT(1'b1)) 
    \out_p_V_reg[0] 
       (.C(ap_clk),
        .CE(out_p_V0),
        .D(p_out_p_V_new_1_4_fu_768_p3[0]),
        .Q(\out_p_V_reg_n_0_[0] ),
        .S(out_p_V));
  FDSE #(
    .INIT(1'b1)) 
    \out_p_V_reg[1] 
       (.C(ap_clk),
        .CE(out_p_V0),
        .D(p_out_p_V_new_1_4_fu_768_p3[1]),
        .Q(\out_p_V_reg_n_0_[1] ),
        .S(out_p_V));
  FDSE #(
    .INIT(1'b1)) 
    \out_p_V_reg[2] 
       (.C(ap_clk),
        .CE(out_p_V0),
        .D(p_out_p_V_new_1_4_fu_768_p3[2]),
        .Q(\out_p_V_reg_n_0_[2] ),
        .S(out_p_V));
  FDSE #(
    .INIT(1'b1)) 
    \out_p_V_reg[3] 
       (.C(ap_clk),
        .CE(out_p_V0),
        .D(p_out_p_V_new_1_4_fu_768_p3[3]),
        .Q(\out_p_V_reg_n_0_[3] ),
        .S(out_p_V));
  FDSE #(
    .INIT(1'b1)) 
    \out_p_V_reg[4] 
       (.C(ap_clk),
        .CE(out_p_V0),
        .D(p_out_p_V_new_1_4_fu_768_p3[4]),
        .Q(\out_p_V_reg_n_0_[4] ),
        .S(out_p_V));
  FDSE #(
    .INIT(1'b1)) 
    \out_p_V_reg[5] 
       (.C(ap_clk),
        .CE(out_p_V0),
        .D(p_out_p_V_new_1_4_fu_768_p3[5]),
        .Q(\out_p_V_reg_n_0_[5] ),
        .S(out_p_V));
  FDRE \p_Val2_1_reg_951_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0 [31]),
        .Q(p_Val2_1_reg_951[31]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_951_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0 [32]),
        .Q(p_Val2_1_reg_951[32]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_951_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0 [33]),
        .Q(p_Val2_1_reg_951[33]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_951_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0 [34]),
        .Q(p_Val2_1_reg_951[34]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_951_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0 [35]),
        .Q(p_Val2_1_reg_951[35]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_951_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0 [36]),
        .Q(p_Val2_1_reg_951[36]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_951_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0 [37]),
        .Q(p_Val2_1_reg_951[37]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_951_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0 [38]),
        .Q(p_Val2_1_reg_951[38]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_951_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0 [39]),
        .Q(p_Val2_1_reg_951[39]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_951_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0 [40]),
        .Q(p_Val2_1_reg_951[40]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_951_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0 [41]),
        .Q(p_Val2_1_reg_951[41]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_951_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0 [42]),
        .Q(p_Val2_1_reg_951[42]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_951_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0 [43]),
        .Q(p_Val2_1_reg_951[43]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_951_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0 [44]),
        .Q(p_Val2_1_reg_951[44]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_951_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0 [45]),
        .Q(p_Val2_1_reg_951[45]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_951_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0 [46]),
        .Q(p_Val2_1_reg_951[46]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_951_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0 [47]),
        .Q(p_Val2_1_reg_951[47]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_951_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0 [48]),
        .Q(p_Val2_1_reg_951[48]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_951_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0 [49]),
        .Q(p_Val2_1_reg_951[49]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_951_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0 [50]),
        .Q(p_Val2_1_reg_951[50]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_951_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0 [51]),
        .Q(p_Val2_1_reg_951[51]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_951_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0 [52]),
        .Q(p_Val2_1_reg_951[52]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_951_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0 [53]),
        .Q(p_Val2_1_reg_951[53]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_951_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0 [54]),
        .Q(p_Val2_1_reg_951[54]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_951_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0 [55]),
        .Q(p_Val2_1_reg_951[55]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_951_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0 [56]),
        .Q(p_Val2_1_reg_951[56]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_951_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0 [57]),
        .Q(p_Val2_1_reg_951[57]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_951_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0 [58]),
        .Q(p_Val2_1_reg_951[58]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_951_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0 [59]),
        .Q(p_Val2_1_reg_951[59]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_951_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0 [60]),
        .Q(p_Val2_1_reg_951[60]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_951_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0 [61]),
        .Q(p_Val2_1_reg_951[61]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_951_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0 [62]),
        .Q(p_Val2_1_reg_951[62]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_951_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0 [63]),
        .Q(p_Val2_1_reg_951[63]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_951_reg[64] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0 [64]),
        .Q(p_Val2_1_reg_951[64]),
        .R(1'b0));
  FDRE \p_Val2_2_reg_996_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1 [31]),
        .Q(p_Val2_2_reg_996[31]),
        .R(1'b0));
  FDRE \p_Val2_2_reg_996_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1 [32]),
        .Q(p_Val2_2_reg_996[32]),
        .R(1'b0));
  FDRE \p_Val2_2_reg_996_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1 [33]),
        .Q(p_Val2_2_reg_996[33]),
        .R(1'b0));
  FDRE \p_Val2_2_reg_996_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1 [34]),
        .Q(p_Val2_2_reg_996[34]),
        .R(1'b0));
  FDRE \p_Val2_2_reg_996_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1 [35]),
        .Q(p_Val2_2_reg_996[35]),
        .R(1'b0));
  FDRE \p_Val2_2_reg_996_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1 [36]),
        .Q(p_Val2_2_reg_996[36]),
        .R(1'b0));
  FDRE \p_Val2_2_reg_996_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1 [37]),
        .Q(p_Val2_2_reg_996[37]),
        .R(1'b0));
  FDRE \p_Val2_2_reg_996_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1 [38]),
        .Q(p_Val2_2_reg_996[38]),
        .R(1'b0));
  FDRE \p_Val2_2_reg_996_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1 [39]),
        .Q(p_Val2_2_reg_996[39]),
        .R(1'b0));
  FDRE \p_Val2_2_reg_996_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1 [40]),
        .Q(p_Val2_2_reg_996[40]),
        .R(1'b0));
  FDRE \p_Val2_2_reg_996_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1 [41]),
        .Q(p_Val2_2_reg_996[41]),
        .R(1'b0));
  FDRE \p_Val2_2_reg_996_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1 [42]),
        .Q(p_Val2_2_reg_996[42]),
        .R(1'b0));
  FDRE \p_Val2_2_reg_996_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1 [43]),
        .Q(p_Val2_2_reg_996[43]),
        .R(1'b0));
  FDRE \p_Val2_2_reg_996_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1 [44]),
        .Q(p_Val2_2_reg_996[44]),
        .R(1'b0));
  FDRE \p_Val2_2_reg_996_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1 [45]),
        .Q(p_Val2_2_reg_996[45]),
        .R(1'b0));
  FDRE \p_Val2_2_reg_996_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1 [46]),
        .Q(p_Val2_2_reg_996[46]),
        .R(1'b0));
  FDRE \p_Val2_2_reg_996_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1 [47]),
        .Q(p_Val2_2_reg_996[47]),
        .R(1'b0));
  FDRE \p_Val2_2_reg_996_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1 [48]),
        .Q(p_Val2_2_reg_996[48]),
        .R(1'b0));
  FDRE \p_Val2_2_reg_996_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1 [49]),
        .Q(p_Val2_2_reg_996[49]),
        .R(1'b0));
  FDRE \p_Val2_2_reg_996_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1 [50]),
        .Q(p_Val2_2_reg_996[50]),
        .R(1'b0));
  FDRE \p_Val2_2_reg_996_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1 [51]),
        .Q(p_Val2_2_reg_996[51]),
        .R(1'b0));
  FDRE \p_Val2_2_reg_996_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1 [52]),
        .Q(p_Val2_2_reg_996[52]),
        .R(1'b0));
  FDRE \p_Val2_2_reg_996_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1 [53]),
        .Q(p_Val2_2_reg_996[53]),
        .R(1'b0));
  FDRE \p_Val2_2_reg_996_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1 [54]),
        .Q(p_Val2_2_reg_996[54]),
        .R(1'b0));
  FDRE \p_Val2_2_reg_996_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1 [55]),
        .Q(p_Val2_2_reg_996[55]),
        .R(1'b0));
  FDRE \p_Val2_2_reg_996_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1 [56]),
        .Q(p_Val2_2_reg_996[56]),
        .R(1'b0));
  FDRE \p_Val2_2_reg_996_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1 [57]),
        .Q(p_Val2_2_reg_996[57]),
        .R(1'b0));
  FDRE \p_Val2_2_reg_996_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1 [58]),
        .Q(p_Val2_2_reg_996[58]),
        .R(1'b0));
  FDRE \p_Val2_2_reg_996_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1 [59]),
        .Q(p_Val2_2_reg_996[59]),
        .R(1'b0));
  FDRE \p_Val2_2_reg_996_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1 [60]),
        .Q(p_Val2_2_reg_996[60]),
        .R(1'b0));
  FDRE \p_Val2_2_reg_996_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1 [61]),
        .Q(p_Val2_2_reg_996[61]),
        .R(1'b0));
  FDRE \p_Val2_2_reg_996_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1 [62]),
        .Q(p_Val2_2_reg_996[62]),
        .R(1'b0));
  FDRE \p_Val2_2_reg_996_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1 [63]),
        .Q(p_Val2_2_reg_996[63]),
        .R(1'b0));
  FDRE \p_Val2_2_reg_996_reg[64] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1 [64]),
        .Q(p_Val2_2_reg_996[64]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_1033_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2 [31]),
        .Q(p_Val2_3_reg_1033[31]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_1033_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2 [32]),
        .Q(p_Val2_3_reg_1033[32]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_1033_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2 [33]),
        .Q(p_Val2_3_reg_1033[33]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_1033_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2 [34]),
        .Q(p_Val2_3_reg_1033[34]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_1033_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2 [35]),
        .Q(p_Val2_3_reg_1033[35]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_1033_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2 [36]),
        .Q(p_Val2_3_reg_1033[36]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_1033_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2 [37]),
        .Q(p_Val2_3_reg_1033[37]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_1033_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2 [38]),
        .Q(p_Val2_3_reg_1033[38]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_1033_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2 [39]),
        .Q(p_Val2_3_reg_1033[39]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_1033_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2 [40]),
        .Q(p_Val2_3_reg_1033[40]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_1033_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2 [41]),
        .Q(p_Val2_3_reg_1033[41]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_1033_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2 [42]),
        .Q(p_Val2_3_reg_1033[42]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_1033_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2 [43]),
        .Q(p_Val2_3_reg_1033[43]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_1033_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2 [44]),
        .Q(p_Val2_3_reg_1033[44]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_1033_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2 [45]),
        .Q(p_Val2_3_reg_1033[45]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_1033_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2 [46]),
        .Q(p_Val2_3_reg_1033[46]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_1033_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2 [47]),
        .Q(p_Val2_3_reg_1033[47]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_1033_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2 [48]),
        .Q(p_Val2_3_reg_1033[48]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_1033_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2 [49]),
        .Q(p_Val2_3_reg_1033[49]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_1033_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2 [50]),
        .Q(p_Val2_3_reg_1033[50]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_1033_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2 [51]),
        .Q(p_Val2_3_reg_1033[51]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_1033_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2 [52]),
        .Q(p_Val2_3_reg_1033[52]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_1033_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2 [53]),
        .Q(p_Val2_3_reg_1033[53]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_1033_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2 [54]),
        .Q(p_Val2_3_reg_1033[54]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_1033_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2 [55]),
        .Q(p_Val2_3_reg_1033[55]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_1033_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2 [56]),
        .Q(p_Val2_3_reg_1033[56]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_1033_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2 [57]),
        .Q(p_Val2_3_reg_1033[57]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_1033_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2 [58]),
        .Q(p_Val2_3_reg_1033[58]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_1033_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2 [59]),
        .Q(p_Val2_3_reg_1033[59]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_1033_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2 [60]),
        .Q(p_Val2_3_reg_1033[60]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_1033_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2 [61]),
        .Q(p_Val2_3_reg_1033[61]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_1033_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2 [62]),
        .Q(p_Val2_3_reg_1033[62]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_1033_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2 [63]),
        .Q(p_Val2_3_reg_1033[63]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_1033_reg[64] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2 [64]),
        .Q(p_Val2_3_reg_1033[64]),
        .R(1'b0));
  FDRE \p_Val2_4_reg_1070_reg[31] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3 [31]),
        .Q(p_Val2_4_reg_1070[31]),
        .R(1'b0));
  FDRE \p_Val2_4_reg_1070_reg[32] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3 [32]),
        .Q(p_Val2_4_reg_1070[32]),
        .R(1'b0));
  FDRE \p_Val2_4_reg_1070_reg[33] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3 [33]),
        .Q(p_Val2_4_reg_1070[33]),
        .R(1'b0));
  FDRE \p_Val2_4_reg_1070_reg[34] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3 [34]),
        .Q(p_Val2_4_reg_1070[34]),
        .R(1'b0));
  FDRE \p_Val2_4_reg_1070_reg[35] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3 [35]),
        .Q(p_Val2_4_reg_1070[35]),
        .R(1'b0));
  FDRE \p_Val2_4_reg_1070_reg[36] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3 [36]),
        .Q(p_Val2_4_reg_1070[36]),
        .R(1'b0));
  FDRE \p_Val2_4_reg_1070_reg[37] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3 [37]),
        .Q(p_Val2_4_reg_1070[37]),
        .R(1'b0));
  FDRE \p_Val2_4_reg_1070_reg[38] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3 [38]),
        .Q(p_Val2_4_reg_1070[38]),
        .R(1'b0));
  FDRE \p_Val2_4_reg_1070_reg[39] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3 [39]),
        .Q(p_Val2_4_reg_1070[39]),
        .R(1'b0));
  FDRE \p_Val2_4_reg_1070_reg[40] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3 [40]),
        .Q(p_Val2_4_reg_1070[40]),
        .R(1'b0));
  FDRE \p_Val2_4_reg_1070_reg[41] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3 [41]),
        .Q(p_Val2_4_reg_1070[41]),
        .R(1'b0));
  FDRE \p_Val2_4_reg_1070_reg[42] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3 [42]),
        .Q(p_Val2_4_reg_1070[42]),
        .R(1'b0));
  FDRE \p_Val2_4_reg_1070_reg[43] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3 [43]),
        .Q(p_Val2_4_reg_1070[43]),
        .R(1'b0));
  FDRE \p_Val2_4_reg_1070_reg[44] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3 [44]),
        .Q(p_Val2_4_reg_1070[44]),
        .R(1'b0));
  FDRE \p_Val2_4_reg_1070_reg[45] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3 [45]),
        .Q(p_Val2_4_reg_1070[45]),
        .R(1'b0));
  FDRE \p_Val2_4_reg_1070_reg[46] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3 [46]),
        .Q(p_Val2_4_reg_1070[46]),
        .R(1'b0));
  FDRE \p_Val2_4_reg_1070_reg[47] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3 [47]),
        .Q(p_Val2_4_reg_1070[47]),
        .R(1'b0));
  FDRE \p_Val2_4_reg_1070_reg[48] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3 [48]),
        .Q(p_Val2_4_reg_1070[48]),
        .R(1'b0));
  FDRE \p_Val2_4_reg_1070_reg[49] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3 [49]),
        .Q(p_Val2_4_reg_1070[49]),
        .R(1'b0));
  FDRE \p_Val2_4_reg_1070_reg[50] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3 [50]),
        .Q(p_Val2_4_reg_1070[50]),
        .R(1'b0));
  FDRE \p_Val2_4_reg_1070_reg[51] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3 [51]),
        .Q(p_Val2_4_reg_1070[51]),
        .R(1'b0));
  FDRE \p_Val2_4_reg_1070_reg[52] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3 [52]),
        .Q(p_Val2_4_reg_1070[52]),
        .R(1'b0));
  FDRE \p_Val2_4_reg_1070_reg[53] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3 [53]),
        .Q(p_Val2_4_reg_1070[53]),
        .R(1'b0));
  FDRE \p_Val2_4_reg_1070_reg[54] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3 [54]),
        .Q(p_Val2_4_reg_1070[54]),
        .R(1'b0));
  FDRE \p_Val2_4_reg_1070_reg[55] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3 [55]),
        .Q(p_Val2_4_reg_1070[55]),
        .R(1'b0));
  FDRE \p_Val2_4_reg_1070_reg[56] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3 [56]),
        .Q(p_Val2_4_reg_1070[56]),
        .R(1'b0));
  FDRE \p_Val2_4_reg_1070_reg[57] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3 [57]),
        .Q(p_Val2_4_reg_1070[57]),
        .R(1'b0));
  FDRE \p_Val2_4_reg_1070_reg[58] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3 [58]),
        .Q(p_Val2_4_reg_1070[58]),
        .R(1'b0));
  FDRE \p_Val2_4_reg_1070_reg[59] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3 [59]),
        .Q(p_Val2_4_reg_1070[59]),
        .R(1'b0));
  FDRE \p_Val2_4_reg_1070_reg[60] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3 [60]),
        .Q(p_Val2_4_reg_1070[60]),
        .R(1'b0));
  FDRE \p_Val2_4_reg_1070_reg[61] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3 [61]),
        .Q(p_Val2_4_reg_1070[61]),
        .R(1'b0));
  FDRE \p_Val2_4_reg_1070_reg[62] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3 [62]),
        .Q(p_Val2_4_reg_1070[62]),
        .R(1'b0));
  FDRE \p_Val2_4_reg_1070_reg[63] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3 [63]),
        .Q(p_Val2_4_reg_1070[63]),
        .R(1'b0));
  FDRE \p_Val2_4_reg_1070_reg[64] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3 [64]),
        .Q(p_Val2_4_reg_1070[64]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_1112_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4 [31]),
        .Q(p_Val2_5_reg_1112[31]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_1112_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4 [32]),
        .Q(p_Val2_5_reg_1112[32]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_1112_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4 [33]),
        .Q(p_Val2_5_reg_1112[33]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_1112_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4 [34]),
        .Q(p_Val2_5_reg_1112[34]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_1112_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4 [35]),
        .Q(p_Val2_5_reg_1112[35]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_1112_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4 [36]),
        .Q(p_Val2_5_reg_1112[36]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_1112_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4 [37]),
        .Q(p_Val2_5_reg_1112[37]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_1112_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4 [38]),
        .Q(p_Val2_5_reg_1112[38]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_1112_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4 [39]),
        .Q(p_Val2_5_reg_1112[39]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_1112_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4 [40]),
        .Q(p_Val2_5_reg_1112[40]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_1112_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4 [41]),
        .Q(p_Val2_5_reg_1112[41]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_1112_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4 [42]),
        .Q(p_Val2_5_reg_1112[42]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_1112_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4 [43]),
        .Q(p_Val2_5_reg_1112[43]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_1112_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4 [44]),
        .Q(p_Val2_5_reg_1112[44]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_1112_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4 [45]),
        .Q(p_Val2_5_reg_1112[45]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_1112_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4 [46]),
        .Q(p_Val2_5_reg_1112[46]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_1112_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4 [47]),
        .Q(p_Val2_5_reg_1112[47]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_1112_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4 [48]),
        .Q(p_Val2_5_reg_1112[48]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_1112_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4 [49]),
        .Q(p_Val2_5_reg_1112[49]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_1112_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4 [50]),
        .Q(p_Val2_5_reg_1112[50]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_1112_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4 [51]),
        .Q(p_Val2_5_reg_1112[51]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_1112_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4 [52]),
        .Q(p_Val2_5_reg_1112[52]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_1112_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4 [53]),
        .Q(p_Val2_5_reg_1112[53]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_1112_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4 [54]),
        .Q(p_Val2_5_reg_1112[54]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_1112_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4 [55]),
        .Q(p_Val2_5_reg_1112[55]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_1112_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4 [56]),
        .Q(p_Val2_5_reg_1112[56]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_1112_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4 [57]),
        .Q(p_Val2_5_reg_1112[57]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_1112_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4 [58]),
        .Q(p_Val2_5_reg_1112[58]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_1112_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4 [59]),
        .Q(p_Val2_5_reg_1112[59]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_1112_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4 [60]),
        .Q(p_Val2_5_reg_1112[60]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_1112_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4 [61]),
        .Q(p_Val2_5_reg_1112[61]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_1112_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4 [62]),
        .Q(p_Val2_5_reg_1112[62]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_1112_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4 [63]),
        .Q(p_Val2_5_reg_1112[63]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_1112_reg[64] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4 [64]),
        .Q(p_Val2_5_reg_1112[64]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_921_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg [31]),
        .Q(p_Val2_s_reg_921[31]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_921_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg [32]),
        .Q(p_Val2_s_reg_921[32]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_921_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg [33]),
        .Q(p_Val2_s_reg_921[33]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_921_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg [34]),
        .Q(p_Val2_s_reg_921[34]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_921_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg [35]),
        .Q(p_Val2_s_reg_921[35]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_921_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg [36]),
        .Q(p_Val2_s_reg_921[36]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_921_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg [37]),
        .Q(p_Val2_s_reg_921[37]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_921_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg [38]),
        .Q(p_Val2_s_reg_921[38]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_921_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg [39]),
        .Q(p_Val2_s_reg_921[39]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_921_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg [40]),
        .Q(p_Val2_s_reg_921[40]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_921_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg [41]),
        .Q(p_Val2_s_reg_921[41]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_921_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg [42]),
        .Q(p_Val2_s_reg_921[42]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_921_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg [43]),
        .Q(p_Val2_s_reg_921[43]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_921_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg [44]),
        .Q(p_Val2_s_reg_921[44]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_921_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg [45]),
        .Q(p_Val2_s_reg_921[45]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_921_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg [46]),
        .Q(p_Val2_s_reg_921[46]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_921_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg [47]),
        .Q(p_Val2_s_reg_921[47]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_921_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg [48]),
        .Q(p_Val2_s_reg_921[48]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_921_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg [49]),
        .Q(p_Val2_s_reg_921[49]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_921_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg [50]),
        .Q(p_Val2_s_reg_921[50]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_921_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg [51]),
        .Q(p_Val2_s_reg_921[51]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_921_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg [52]),
        .Q(p_Val2_s_reg_921[52]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_921_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg [53]),
        .Q(p_Val2_s_reg_921[53]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_921_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg [54]),
        .Q(p_Val2_s_reg_921[54]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_921_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg [55]),
        .Q(p_Val2_s_reg_921[55]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_921_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg [56]),
        .Q(p_Val2_s_reg_921[56]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_921_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg [57]),
        .Q(p_Val2_s_reg_921[57]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_921_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg [58]),
        .Q(p_Val2_s_reg_921[58]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_921_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg [59]),
        .Q(p_Val2_s_reg_921[59]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_921_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg [60]),
        .Q(p_Val2_s_reg_921[60]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_921_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg [61]),
        .Q(p_Val2_s_reg_921[61]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_921_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg [62]),
        .Q(p_Val2_s_reg_921[62]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_921_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg [63]),
        .Q(p_Val2_s_reg_921[63]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_921_reg[64] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg [64]),
        .Q(p_Val2_s_reg_921[64]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hFE)) 
    \p_out_p_V_flag_1_reg_1202[0]_i_1 
       (.I0(ap_reg_pp0_iter2_tmp_reg_961),
        .I1(ap_reg_pp0_iter2_or_cond_reg_967),
        .I2(ap_reg_pp0_iter2_tmp2_reg_849),
        .O(p_out_p_V_flag_1_fu_676_p2));
  FDRE \p_out_p_V_flag_1_reg_1202_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(p_out_p_V_flag_1_fu_676_p2),
        .Q(p_out_p_V_flag_1_reg_1202),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \p_out_p_V_load_reg_1191[5]_i_1 
       (.I0(ap_CS_fsm_pp0_stage5),
        .I1(ap_reg_pp0_iter2_tmp_reg_961),
        .O(p_out_p_V_load_reg_1191));
  FDSE \p_out_p_V_load_reg_1191_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(\out_p_V_reg_n_0_[0] ),
        .Q(\p_out_p_V_load_reg_1191_reg_n_0_[0] ),
        .S(p_out_p_V_load_reg_1191));
  FDSE \p_out_p_V_load_reg_1191_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(\out_p_V_reg_n_0_[1] ),
        .Q(\p_out_p_V_load_reg_1191_reg_n_0_[1] ),
        .S(p_out_p_V_load_reg_1191));
  FDSE \p_out_p_V_load_reg_1191_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(\out_p_V_reg_n_0_[2] ),
        .Q(\p_out_p_V_load_reg_1191_reg_n_0_[2] ),
        .S(p_out_p_V_load_reg_1191));
  FDSE \p_out_p_V_load_reg_1191_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(\out_p_V_reg_n_0_[3] ),
        .Q(\p_out_p_V_load_reg_1191_reg_n_0_[3] ),
        .S(p_out_p_V_load_reg_1191));
  FDSE \p_out_p_V_load_reg_1191_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(\out_p_V_reg_n_0_[4] ),
        .Q(\p_out_p_V_load_reg_1191_reg_n_0_[4] ),
        .S(p_out_p_V_load_reg_1191));
  FDSE \p_out_p_V_load_reg_1191_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(\out_p_V_reg_n_0_[5] ),
        .Q(\p_out_p_V_load_reg_1191_reg_n_0_[5] ),
        .S(p_out_p_V_load_reg_1191));
  FDRE \period_V_read_reg_789_reg[0] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(period_V[0]),
        .Q(period_V_read_reg_789[0]),
        .R(1'b0));
  FDRE \period_V_read_reg_789_reg[10] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(period_V[10]),
        .Q(period_V_read_reg_789[10]),
        .R(1'b0));
  FDRE \period_V_read_reg_789_reg[11] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(period_V[11]),
        .Q(period_V_read_reg_789[11]),
        .R(1'b0));
  FDRE \period_V_read_reg_789_reg[12] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(period_V[12]),
        .Q(period_V_read_reg_789[12]),
        .R(1'b0));
  FDRE \period_V_read_reg_789_reg[13] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(period_V[13]),
        .Q(period_V_read_reg_789[13]),
        .R(1'b0));
  FDRE \period_V_read_reg_789_reg[14] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(period_V[14]),
        .Q(period_V_read_reg_789[14]),
        .R(1'b0));
  FDRE \period_V_read_reg_789_reg[15] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(period_V[15]),
        .Q(period_V_read_reg_789[15]),
        .R(1'b0));
  FDRE \period_V_read_reg_789_reg[16] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(period_V[16]),
        .Q(period_V_read_reg_789[16]),
        .R(1'b0));
  FDRE \period_V_read_reg_789_reg[17] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(period_V[17]),
        .Q(period_V_read_reg_789[17]),
        .R(1'b0));
  FDRE \period_V_read_reg_789_reg[18] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(period_V[18]),
        .Q(period_V_read_reg_789[18]),
        .R(1'b0));
  FDRE \period_V_read_reg_789_reg[19] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(period_V[19]),
        .Q(period_V_read_reg_789[19]),
        .R(1'b0));
  FDRE \period_V_read_reg_789_reg[1] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(period_V[1]),
        .Q(period_V_read_reg_789[1]),
        .R(1'b0));
  FDRE \period_V_read_reg_789_reg[20] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(period_V[20]),
        .Q(period_V_read_reg_789[20]),
        .R(1'b0));
  FDRE \period_V_read_reg_789_reg[21] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(period_V[21]),
        .Q(period_V_read_reg_789[21]),
        .R(1'b0));
  FDRE \period_V_read_reg_789_reg[22] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(period_V[22]),
        .Q(period_V_read_reg_789[22]),
        .R(1'b0));
  FDRE \period_V_read_reg_789_reg[23] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(period_V[23]),
        .Q(period_V_read_reg_789[23]),
        .R(1'b0));
  FDRE \period_V_read_reg_789_reg[24] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(period_V[24]),
        .Q(period_V_read_reg_789[24]),
        .R(1'b0));
  FDRE \period_V_read_reg_789_reg[25] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(period_V[25]),
        .Q(period_V_read_reg_789[25]),
        .R(1'b0));
  FDRE \period_V_read_reg_789_reg[26] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(period_V[26]),
        .Q(period_V_read_reg_789[26]),
        .R(1'b0));
  FDRE \period_V_read_reg_789_reg[27] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(period_V[27]),
        .Q(period_V_read_reg_789[27]),
        .R(1'b0));
  FDRE \period_V_read_reg_789_reg[28] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(period_V[28]),
        .Q(period_V_read_reg_789[28]),
        .R(1'b0));
  FDRE \period_V_read_reg_789_reg[29] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(period_V[29]),
        .Q(period_V_read_reg_789[29]),
        .R(1'b0));
  FDRE \period_V_read_reg_789_reg[2] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(period_V[2]),
        .Q(period_V_read_reg_789[2]),
        .R(1'b0));
  FDRE \period_V_read_reg_789_reg[30] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(period_V[30]),
        .Q(period_V_read_reg_789[30]),
        .R(1'b0));
  FDRE \period_V_read_reg_789_reg[31] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(period_V[31]),
        .Q(period_V_read_reg_789[31]),
        .R(1'b0));
  FDRE \period_V_read_reg_789_reg[3] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(period_V[3]),
        .Q(period_V_read_reg_789[3]),
        .R(1'b0));
  FDRE \period_V_read_reg_789_reg[4] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(period_V[4]),
        .Q(period_V_read_reg_789[4]),
        .R(1'b0));
  FDRE \period_V_read_reg_789_reg[5] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(period_V[5]),
        .Q(period_V_read_reg_789[5]),
        .R(1'b0));
  FDRE \period_V_read_reg_789_reg[6] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(period_V[6]),
        .Q(period_V_read_reg_789[6]),
        .R(1'b0));
  FDRE \period_V_read_reg_789_reg[7] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(period_V[7]),
        .Q(period_V_read_reg_789[7]),
        .R(1'b0));
  FDRE \period_V_read_reg_789_reg[8] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(period_V[8]),
        .Q(period_V_read_reg_789[8]),
        .R(1'b0));
  FDRE \period_V_read_reg_789_reg[9] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(period_V[9]),
        .Q(period_V_read_reg_789[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud pwm_add_66s_66ns_cud_U10
       (.Q(p_Val2_3_reg_1033),
        .ap_clk(ap_clk),
        .bin_s1(bin_s1),
        .grp_fu_442_p2({grp_fu_442_p2[65],grp_fu_442_p2[62:31]}),
        .\tmp_cast_reg_936_reg[32] (tmp_cast_reg_936[32:31]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_0 pwm_add_66s_66ns_cud_U11
       (.Q(p_Val2_4_reg_1070),
        .ap_clk(ap_clk),
        .bin_s1(bin_s1),
        .grp_fu_498_p2({grp_fu_498_p2[65],grp_fu_498_p2[62:31]}),
        .\tmp_cast_reg_936_reg[32] (tmp_cast_reg_936[32:31]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_1 pwm_add_66s_66ns_cud_U12
       (.Q(tmp_cast_reg_936),
        .ap_clk(ap_clk),
        .bin_s1(bin_s1),
        .grp_fu_554_p2({grp_fu_554_p2[65],grp_fu_554_p2[62:31]}),
        .\p_Val2_5_reg_1112_reg[64] (p_Val2_5_reg_1112));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_2 pwm_add_66s_66ns_cud_U7
       (.Q(p_Val2_s_reg_921),
        .ap_clk(ap_clk),
        .\ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[31] (tmp_s_fu_307_p3),
        .grp_fu_318_p2({grp_fu_318_p2[65],grp_fu_318_p2[62:31]}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_3 pwm_add_66s_66ns_cud_U8
       (.Q(p_Val2_1_reg_951),
        .ap_clk(ap_clk),
        .bin_s1(bin_s1),
        .grp_fu_359_p2({grp_fu_359_p2[65],grp_fu_359_p2[62:31]}),
        .\tmp_cast_reg_936_reg[32] (tmp_cast_reg_936[32:31]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_4 pwm_add_66s_66ns_cud_U9
       (.Q(p_Val2_2_reg_996),
        .ap_clk(ap_clk),
        .bin_s1(bin_s1),
        .grp_fu_391_p2({grp_fu_391_p2[65],grp_fu_391_p2[62:31]}),
        .\tmp_cast_reg_936_reg[32] (tmp_cast_reg_936[32:31]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_ctrl_s_axi pwm_ctrl_s_axi_U
       (.D(m_V_q0),
        .DOADO({pwm_ctrl_s_axi_U_n_0,pwm_ctrl_s_axi_U_n_1,pwm_ctrl_s_axi_U_n_2,pwm_ctrl_s_axi_U_n_3,pwm_ctrl_s_axi_U_n_4,pwm_ctrl_s_axi_U_n_5,pwm_ctrl_s_axi_U_n_6,pwm_ctrl_s_axi_U_n_7,pwm_ctrl_s_axi_U_n_8,pwm_ctrl_s_axi_U_n_9,pwm_ctrl_s_axi_U_n_10,pwm_ctrl_s_axi_U_n_11,pwm_ctrl_s_axi_U_n_12,pwm_ctrl_s_axi_U_n_13,pwm_ctrl_s_axi_U_n_14,pwm_ctrl_s_axi_U_n_15,pwm_ctrl_s_axi_U_n_16,pwm_ctrl_s_axi_U_n_17,pwm_ctrl_s_axi_U_n_18,pwm_ctrl_s_axi_U_n_19,pwm_ctrl_s_axi_U_n_20,pwm_ctrl_s_axi_U_n_21,pwm_ctrl_s_axi_U_n_22,pwm_ctrl_s_axi_U_n_23,pwm_ctrl_s_axi_U_n_24,pwm_ctrl_s_axi_U_n_25,pwm_ctrl_s_axi_U_n_26,pwm_ctrl_s_axi_U_n_27,pwm_ctrl_s_axi_U_n_28,pwm_ctrl_s_axi_U_n_29,pwm_ctrl_s_axi_U_n_30,pwm_ctrl_s_axi_U_n_31}),
        .DOBDO({pwm_ctrl_s_axi_U_n_32,pwm_ctrl_s_axi_U_n_33,pwm_ctrl_s_axi_U_n_34,pwm_ctrl_s_axi_U_n_35,pwm_ctrl_s_axi_U_n_36,pwm_ctrl_s_axi_U_n_37,pwm_ctrl_s_axi_U_n_38,pwm_ctrl_s_axi_U_n_39,pwm_ctrl_s_axi_U_n_40,pwm_ctrl_s_axi_U_n_41,pwm_ctrl_s_axi_U_n_42,pwm_ctrl_s_axi_U_n_43,pwm_ctrl_s_axi_U_n_44,pwm_ctrl_s_axi_U_n_45,pwm_ctrl_s_axi_U_n_46,pwm_ctrl_s_axi_U_n_47,pwm_ctrl_s_axi_U_n_48,pwm_ctrl_s_axi_U_n_49,pwm_ctrl_s_axi_U_n_50,pwm_ctrl_s_axi_U_n_51,pwm_ctrl_s_axi_U_n_52,pwm_ctrl_s_axi_U_n_53,pwm_ctrl_s_axi_U_n_54,pwm_ctrl_s_axi_U_n_55,pwm_ctrl_s_axi_U_n_56,pwm_ctrl_s_axi_U_n_57,pwm_ctrl_s_axi_U_n_58,pwm_ctrl_s_axi_U_n_59,pwm_ctrl_s_axi_U_n_60,pwm_ctrl_s_axi_U_n_61,pwm_ctrl_s_axi_U_n_62,pwm_ctrl_s_axi_U_n_63}),
        .E(reg_1730),
        .Q(period_V),
        .\ap_CS_fsm_reg[1] (ap_NS_fsm),
        .\ap_CS_fsm_reg[4] (\ap_CS_fsm[1]_i_2_n_0 ),
        .\ap_CS_fsm_reg[5] ({ap_CS_fsm_pp0_stage5,ap_CS_fsm_pp0_stage4,ap_CS_fsm_pp0_stage3,ap_CS_fsm_pp0_stage2,ap_CS_fsm_pp0_stage1,ap_reg_pp0_iter1_min_duty_V_read_reg_8020}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg(pwm_ctrl_s_axi_U_n_205),
        .ap_enable_reg_pp0_iter2_reg(ap_enable_reg_pp0_iter2_reg_n_0),
        .ap_enable_reg_pp0_iter3_reg(ap_enable_reg_pp0_iter3_reg_n_0),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .interrupt(interrupt),
        .m_V_ce0(m_V_ce0),
        .\max_duty_V_read_reg_795_reg[31] (max_duty_V),
        .\min_duty_V_read_reg_802_reg[31] (min_duty_V),
        .out({s_axi_ctrl_BVALID,s_axi_ctrl_WREADY,s_axi_ctrl_AWREADY}),
        .\rdata_reg[0]_i_6 (\rdata_reg[0]_i_6_n_0 ),
        .\rdata_reg[10]_i_2 (\rdata_reg[10]_i_2_n_0 ),
        .\rdata_reg[11]_i_2 (\rdata_reg[11]_i_2_n_0 ),
        .\rdata_reg[12]_i_2 (\rdata_reg[12]_i_2_n_0 ),
        .\rdata_reg[13]_i_2 (\rdata_reg[13]_i_2_n_0 ),
        .\rdata_reg[14]_i_2 (\rdata_reg[14]_i_2_n_0 ),
        .\rdata_reg[15]_i_2 (\rdata_reg[15]_i_2_n_0 ),
        .\rdata_reg[16]_i_2 (\rdata_reg[16]_i_2_n_0 ),
        .\rdata_reg[17]_i_2 (\rdata_reg[17]_i_2_n_0 ),
        .\rdata_reg[18]_i_2 (\rdata_reg[18]_i_2_n_0 ),
        .\rdata_reg[19]_i_2 (\rdata_reg[19]_i_2_n_0 ),
        .\rdata_reg[1]_i_4 (\rdata_reg[1]_i_4_n_0 ),
        .\rdata_reg[20]_i_2 (\rdata_reg[20]_i_2_n_0 ),
        .\rdata_reg[21]_i_2 (\rdata_reg[21]_i_2_n_0 ),
        .\rdata_reg[22]_i_2 (\rdata_reg[22]_i_2_n_0 ),
        .\rdata_reg[23]_i_2 (\rdata_reg[23]_i_2_n_0 ),
        .\rdata_reg[24]_i_2 (\rdata_reg[24]_i_2_n_0 ),
        .\rdata_reg[25]_i_2 (\rdata_reg[25]_i_2_n_0 ),
        .\rdata_reg[26]_i_2 (\rdata_reg[26]_i_2_n_0 ),
        .\rdata_reg[27]_i_2 (\rdata_reg[27]_i_2_n_0 ),
        .\rdata_reg[28]_i_2 (\rdata_reg[28]_i_2_n_0 ),
        .\rdata_reg[29]_i_2 (\rdata_reg[29]_i_2_n_0 ),
        .\rdata_reg[2]_i_4 (\rdata_reg[2]_i_4_n_0 ),
        .\rdata_reg[30]_i_2 (\rdata_reg[30]_i_2_n_0 ),
        .\rdata_reg[31]_i_4 (pwm_ctrl_s_axi_U_n_97),
        .\rdata_reg[31]_i_4_0 (\rdata_reg[31]_i_4_n_0 ),
        .\rdata_reg[31]_i_5 (\rdata_reg[31]_i_5_n_0 ),
        .\rdata_reg[3]_i_4 (\rdata_reg[3]_i_4_n_0 ),
        .\rdata_reg[4]_i_2 (\rdata_reg[4]_i_2_n_0 ),
        .\rdata_reg[5]_i_2 (\rdata_reg[5]_i_2_n_0 ),
        .\rdata_reg[6]_i_2 (\rdata_reg[6]_i_2_n_0 ),
        .\rdata_reg[7]_i_5 (\rdata_reg[7]_i_5_n_0 ),
        .\rdata_reg[8]_i_2 (\rdata_reg[8]_i_2_n_0 ),
        .\rdata_reg[9]_i_2 (\rdata_reg[9]_i_2_n_0 ),
        .\reg_173_reg[0]_i_2 (\reg_173_reg[0]_i_2_n_0 ),
        .\reg_173_reg[10]_i_2 (\reg_173_reg[10]_i_2_n_0 ),
        .\reg_173_reg[11]_i_2 (\reg_173_reg[11]_i_2_n_0 ),
        .\reg_173_reg[12]_i_2 (\reg_173_reg[12]_i_2_n_0 ),
        .\reg_173_reg[13]_i_2 (\reg_173_reg[13]_i_2_n_0 ),
        .\reg_173_reg[14]_i_2 (\reg_173_reg[14]_i_2_n_0 ),
        .\reg_173_reg[15]_i_2 (\reg_173_reg[15]_i_2_n_0 ),
        .\reg_173_reg[16]_i_2 (\reg_173_reg[16]_i_2_n_0 ),
        .\reg_173_reg[17]_i_2 (\reg_173_reg[17]_i_2_n_0 ),
        .\reg_173_reg[18]_i_2 (\reg_173_reg[18]_i_2_n_0 ),
        .\reg_173_reg[19]_i_2 (\reg_173_reg[19]_i_2_n_0 ),
        .\reg_173_reg[1]_i_2 (\reg_173_reg[1]_i_2_n_0 ),
        .\reg_173_reg[20]_i_2 (\reg_173_reg[20]_i_2_n_0 ),
        .\reg_173_reg[21]_i_2 (\reg_173_reg[21]_i_2_n_0 ),
        .\reg_173_reg[22]_i_2 (\reg_173_reg[22]_i_2_n_0 ),
        .\reg_173_reg[23]_i_2 (\reg_173_reg[23]_i_2_n_0 ),
        .\reg_173_reg[24]_i_2 (\reg_173_reg[24]_i_2_n_0 ),
        .\reg_173_reg[25]_i_2 (\reg_173_reg[25]_i_2_n_0 ),
        .\reg_173_reg[26]_i_2 (\reg_173_reg[26]_i_2_n_0 ),
        .\reg_173_reg[27]_i_2 (\reg_173_reg[27]_i_2_n_0 ),
        .\reg_173_reg[28]_i_2 (\reg_173_reg[28]_i_2_n_0 ),
        .\reg_173_reg[29]_i_2 (\reg_173_reg[29]_i_2_n_0 ),
        .\reg_173_reg[2]_i_2 (\reg_173_reg[2]_i_2_n_0 ),
        .\reg_173_reg[30]_i_2 (\reg_173_reg[30]_i_2_n_0 ),
        .\reg_173_reg[31]_i_3 (\reg_173_reg[31]_i_3_n_0 ),
        .\reg_173_reg[31]_i_4 (\reg_173_reg[31]_i_4_n_0 ),
        .\reg_173_reg[3]_i_2 (\reg_173_reg[3]_i_2_n_0 ),
        .\reg_173_reg[4]_i_2 (\reg_173_reg[4]_i_2_n_0 ),
        .\reg_173_reg[5]_i_2 (\reg_173_reg[5]_i_2_n_0 ),
        .\reg_173_reg[6]_i_2 (\reg_173_reg[6]_i_2_n_0 ),
        .\reg_173_reg[7]_i_2 (\reg_173_reg[7]_i_2_n_0 ),
        .\reg_173_reg[8]_i_2 (\reg_173_reg[8]_i_2_n_0 ),
        .\reg_173_reg[9]_i_2 (\reg_173_reg[9]_i_2_n_0 ),
        .s_axi_ctrl_ARADDR(s_axi_ctrl_ARADDR),
        .s_axi_ctrl_ARREADY(s_axi_ctrl_ARREADY),
        .s_axi_ctrl_ARVALID(s_axi_ctrl_ARVALID),
        .s_axi_ctrl_AWADDR(s_axi_ctrl_AWADDR),
        .s_axi_ctrl_AWVALID(s_axi_ctrl_AWVALID),
        .s_axi_ctrl_BREADY(s_axi_ctrl_BREADY),
        .s_axi_ctrl_RDATA(s_axi_ctrl_RDATA),
        .s_axi_ctrl_RREADY(s_axi_ctrl_RREADY),
        .s_axi_ctrl_RVALID(s_axi_ctrl_RVALID),
        .s_axi_ctrl_WDATA(s_axi_ctrl_WDATA),
        .s_axi_ctrl_WSTRB(s_axi_ctrl_WSTRB),
        .s_axi_ctrl_WVALID(s_axi_ctrl_WVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_32ns_33s_bkb pwm_mul_32ns_33s_bkb_U1
       (.Q(r_V_reg_815),
        .ap_clk(ap_clk),
        .buff4_reg(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg ),
        .\reg_173_reg[31] (reg_173));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_32ns_33s_bkb_5 pwm_mul_32ns_33s_bkb_U2
       (.Q(OP1_V_reg_856),
        .ap_clk(ap_clk),
        .buff4_reg(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0 ),
        .\reg_173_reg[31] (reg_173));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_32ns_33s_bkb_6 pwm_mul_32ns_33s_bkb_U3
       (.Q(OP1_V_reg_856),
        .ap_clk(ap_clk),
        .buff4_reg(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1 ),
        .\reg_173_reg[31] (reg_173));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_32ns_33s_bkb_7 pwm_mul_32ns_33s_bkb_U4
       (.Q(OP1_V_reg_856),
        .ap_clk(ap_clk),
        .buff4_reg(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2 ),
        .\reg_173_reg[31] (reg_173));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_32ns_33s_bkb_8 pwm_mul_32ns_33s_bkb_U5
       (.Q(OP1_V_reg_856),
        .ap_clk(ap_clk),
        .buff4_reg(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3 ),
        .\reg_173_reg[31] (reg_173));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_32ns_33s_bkb_9 pwm_mul_32ns_33s_bkb_U6
       (.Q(OP1_V_reg_856),
        .ap_clk(ap_clk),
        .buff4_reg(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4 ),
        .\reg_173_reg[31] (reg_173));
  FDRE \r_V_1_1_reg_1011_reg[65] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(grp_fu_359_p2[65]),
        .Q(r_V_1_1_reg_1011),
        .R(1'b0));
  FDRE \r_V_1_2_reg_1048_reg[65] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(grp_fu_391_p2[65]),
        .Q(r_V_1_2_reg_1048),
        .R(1'b0));
  FDRE \r_V_1_3_reg_1090_reg[65] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(grp_fu_442_p2[65]),
        .Q(r_V_1_3_reg_1090),
        .R(1'b0));
  FDRE \r_V_1_4_reg_1132_reg[65] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(grp_fu_498_p2[65]),
        .Q(r_V_1_4_reg_1132),
        .R(1'b0));
  FDRE \r_V_1_5_reg_1164_reg[65] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(grp_fu_554_p2[65]),
        .Q(r_V_1_5_reg_1164),
        .R(1'b0));
  FDRE \r_V_1_reg_974_reg[65] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(grp_fu_318_p2[65]),
        .Q(r_V_1_reg_974),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_reg_815[11]_i_2 
       (.I0(max_duty_V_read_reg_795[11]),
        .I1(min_duty_V_read_reg_802[11]),
        .O(\r_V_reg_815[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_reg_815[11]_i_3 
       (.I0(max_duty_V_read_reg_795[10]),
        .I1(min_duty_V_read_reg_802[10]),
        .O(\r_V_reg_815[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_reg_815[11]_i_4 
       (.I0(max_duty_V_read_reg_795[9]),
        .I1(min_duty_V_read_reg_802[9]),
        .O(\r_V_reg_815[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_reg_815[11]_i_5 
       (.I0(max_duty_V_read_reg_795[8]),
        .I1(min_duty_V_read_reg_802[8]),
        .O(\r_V_reg_815[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_reg_815[15]_i_2 
       (.I0(max_duty_V_read_reg_795[15]),
        .I1(min_duty_V_read_reg_802[15]),
        .O(\r_V_reg_815[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_reg_815[15]_i_3 
       (.I0(max_duty_V_read_reg_795[14]),
        .I1(min_duty_V_read_reg_802[14]),
        .O(\r_V_reg_815[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_reg_815[15]_i_4 
       (.I0(max_duty_V_read_reg_795[13]),
        .I1(min_duty_V_read_reg_802[13]),
        .O(\r_V_reg_815[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_reg_815[15]_i_5 
       (.I0(max_duty_V_read_reg_795[12]),
        .I1(min_duty_V_read_reg_802[12]),
        .O(\r_V_reg_815[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_reg_815[19]_i_2 
       (.I0(max_duty_V_read_reg_795[19]),
        .I1(min_duty_V_read_reg_802[19]),
        .O(\r_V_reg_815[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_reg_815[19]_i_3 
       (.I0(max_duty_V_read_reg_795[18]),
        .I1(min_duty_V_read_reg_802[18]),
        .O(\r_V_reg_815[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_reg_815[19]_i_4 
       (.I0(max_duty_V_read_reg_795[17]),
        .I1(min_duty_V_read_reg_802[17]),
        .O(\r_V_reg_815[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_reg_815[19]_i_5 
       (.I0(max_duty_V_read_reg_795[16]),
        .I1(min_duty_V_read_reg_802[16]),
        .O(\r_V_reg_815[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_reg_815[23]_i_2 
       (.I0(max_duty_V_read_reg_795[23]),
        .I1(min_duty_V_read_reg_802[23]),
        .O(\r_V_reg_815[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_reg_815[23]_i_3 
       (.I0(max_duty_V_read_reg_795[22]),
        .I1(min_duty_V_read_reg_802[22]),
        .O(\r_V_reg_815[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_reg_815[23]_i_4 
       (.I0(max_duty_V_read_reg_795[21]),
        .I1(min_duty_V_read_reg_802[21]),
        .O(\r_V_reg_815[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_reg_815[23]_i_5 
       (.I0(max_duty_V_read_reg_795[20]),
        .I1(min_duty_V_read_reg_802[20]),
        .O(\r_V_reg_815[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_reg_815[27]_i_2 
       (.I0(max_duty_V_read_reg_795[27]),
        .I1(min_duty_V_read_reg_802[27]),
        .O(\r_V_reg_815[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_reg_815[27]_i_3 
       (.I0(max_duty_V_read_reg_795[26]),
        .I1(min_duty_V_read_reg_802[26]),
        .O(\r_V_reg_815[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_reg_815[27]_i_4 
       (.I0(max_duty_V_read_reg_795[25]),
        .I1(min_duty_V_read_reg_802[25]),
        .O(\r_V_reg_815[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_reg_815[27]_i_5 
       (.I0(max_duty_V_read_reg_795[24]),
        .I1(min_duty_V_read_reg_802[24]),
        .O(\r_V_reg_815[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_reg_815[31]_i_2 
       (.I0(max_duty_V_read_reg_795[31]),
        .I1(min_duty_V_read_reg_802[31]),
        .O(\r_V_reg_815[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_reg_815[31]_i_3 
       (.I0(max_duty_V_read_reg_795[30]),
        .I1(min_duty_V_read_reg_802[30]),
        .O(\r_V_reg_815[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_reg_815[31]_i_4 
       (.I0(max_duty_V_read_reg_795[29]),
        .I1(min_duty_V_read_reg_802[29]),
        .O(\r_V_reg_815[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_reg_815[31]_i_5 
       (.I0(max_duty_V_read_reg_795[28]),
        .I1(min_duty_V_read_reg_802[28]),
        .O(\r_V_reg_815[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_reg_815[3]_i_2 
       (.I0(max_duty_V_read_reg_795[3]),
        .I1(min_duty_V_read_reg_802[3]),
        .O(\r_V_reg_815[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_reg_815[3]_i_3 
       (.I0(max_duty_V_read_reg_795[2]),
        .I1(min_duty_V_read_reg_802[2]),
        .O(\r_V_reg_815[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_reg_815[3]_i_4 
       (.I0(max_duty_V_read_reg_795[1]),
        .I1(min_duty_V_read_reg_802[1]),
        .O(\r_V_reg_815[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_reg_815[3]_i_5 
       (.I0(max_duty_V_read_reg_795[0]),
        .I1(min_duty_V_read_reg_802[0]),
        .O(\r_V_reg_815[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_reg_815[7]_i_2 
       (.I0(max_duty_V_read_reg_795[7]),
        .I1(min_duty_V_read_reg_802[7]),
        .O(\r_V_reg_815[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_reg_815[7]_i_3 
       (.I0(max_duty_V_read_reg_795[6]),
        .I1(min_duty_V_read_reg_802[6]),
        .O(\r_V_reg_815[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_reg_815[7]_i_4 
       (.I0(max_duty_V_read_reg_795[5]),
        .I1(min_duty_V_read_reg_802[5]),
        .O(\r_V_reg_815[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_reg_815[7]_i_5 
       (.I0(max_duty_V_read_reg_795[4]),
        .I1(min_duty_V_read_reg_802[4]),
        .O(\r_V_reg_815[7]_i_5_n_0 ));
  FDRE \r_V_reg_815_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(r_V_fu_183_p2[0]),
        .Q(r_V_reg_815[0]),
        .R(1'b0));
  FDRE \r_V_reg_815_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(r_V_fu_183_p2[10]),
        .Q(r_V_reg_815[10]),
        .R(1'b0));
  FDRE \r_V_reg_815_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(r_V_fu_183_p2[11]),
        .Q(r_V_reg_815[11]),
        .R(1'b0));
  CARRY4 \r_V_reg_815_reg[11]_i_1 
       (.CI(\r_V_reg_815_reg[7]_i_1_n_0 ),
        .CO({\r_V_reg_815_reg[11]_i_1_n_0 ,\r_V_reg_815_reg[11]_i_1_n_1 ,\r_V_reg_815_reg[11]_i_1_n_2 ,\r_V_reg_815_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(max_duty_V_read_reg_795[11:8]),
        .O(r_V_fu_183_p2[11:8]),
        .S({\r_V_reg_815[11]_i_2_n_0 ,\r_V_reg_815[11]_i_3_n_0 ,\r_V_reg_815[11]_i_4_n_0 ,\r_V_reg_815[11]_i_5_n_0 }));
  FDRE \r_V_reg_815_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(r_V_fu_183_p2[12]),
        .Q(r_V_reg_815[12]),
        .R(1'b0));
  FDRE \r_V_reg_815_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(r_V_fu_183_p2[13]),
        .Q(r_V_reg_815[13]),
        .R(1'b0));
  FDRE \r_V_reg_815_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(r_V_fu_183_p2[14]),
        .Q(r_V_reg_815[14]),
        .R(1'b0));
  FDRE \r_V_reg_815_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(r_V_fu_183_p2[15]),
        .Q(r_V_reg_815[15]),
        .R(1'b0));
  CARRY4 \r_V_reg_815_reg[15]_i_1 
       (.CI(\r_V_reg_815_reg[11]_i_1_n_0 ),
        .CO({\r_V_reg_815_reg[15]_i_1_n_0 ,\r_V_reg_815_reg[15]_i_1_n_1 ,\r_V_reg_815_reg[15]_i_1_n_2 ,\r_V_reg_815_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(max_duty_V_read_reg_795[15:12]),
        .O(r_V_fu_183_p2[15:12]),
        .S({\r_V_reg_815[15]_i_2_n_0 ,\r_V_reg_815[15]_i_3_n_0 ,\r_V_reg_815[15]_i_4_n_0 ,\r_V_reg_815[15]_i_5_n_0 }));
  FDRE \r_V_reg_815_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(r_V_fu_183_p2[16]),
        .Q(r_V_reg_815[16]),
        .R(1'b0));
  FDRE \r_V_reg_815_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(r_V_fu_183_p2[17]),
        .Q(r_V_reg_815[17]),
        .R(1'b0));
  FDRE \r_V_reg_815_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(r_V_fu_183_p2[18]),
        .Q(r_V_reg_815[18]),
        .R(1'b0));
  FDRE \r_V_reg_815_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(r_V_fu_183_p2[19]),
        .Q(r_V_reg_815[19]),
        .R(1'b0));
  CARRY4 \r_V_reg_815_reg[19]_i_1 
       (.CI(\r_V_reg_815_reg[15]_i_1_n_0 ),
        .CO({\r_V_reg_815_reg[19]_i_1_n_0 ,\r_V_reg_815_reg[19]_i_1_n_1 ,\r_V_reg_815_reg[19]_i_1_n_2 ,\r_V_reg_815_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(max_duty_V_read_reg_795[19:16]),
        .O(r_V_fu_183_p2[19:16]),
        .S({\r_V_reg_815[19]_i_2_n_0 ,\r_V_reg_815[19]_i_3_n_0 ,\r_V_reg_815[19]_i_4_n_0 ,\r_V_reg_815[19]_i_5_n_0 }));
  FDRE \r_V_reg_815_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(r_V_fu_183_p2[1]),
        .Q(r_V_reg_815[1]),
        .R(1'b0));
  FDRE \r_V_reg_815_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(r_V_fu_183_p2[20]),
        .Q(r_V_reg_815[20]),
        .R(1'b0));
  FDRE \r_V_reg_815_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(r_V_fu_183_p2[21]),
        .Q(r_V_reg_815[21]),
        .R(1'b0));
  FDRE \r_V_reg_815_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(r_V_fu_183_p2[22]),
        .Q(r_V_reg_815[22]),
        .R(1'b0));
  FDRE \r_V_reg_815_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(r_V_fu_183_p2[23]),
        .Q(r_V_reg_815[23]),
        .R(1'b0));
  CARRY4 \r_V_reg_815_reg[23]_i_1 
       (.CI(\r_V_reg_815_reg[19]_i_1_n_0 ),
        .CO({\r_V_reg_815_reg[23]_i_1_n_0 ,\r_V_reg_815_reg[23]_i_1_n_1 ,\r_V_reg_815_reg[23]_i_1_n_2 ,\r_V_reg_815_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(max_duty_V_read_reg_795[23:20]),
        .O(r_V_fu_183_p2[23:20]),
        .S({\r_V_reg_815[23]_i_2_n_0 ,\r_V_reg_815[23]_i_3_n_0 ,\r_V_reg_815[23]_i_4_n_0 ,\r_V_reg_815[23]_i_5_n_0 }));
  FDRE \r_V_reg_815_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(r_V_fu_183_p2[24]),
        .Q(r_V_reg_815[24]),
        .R(1'b0));
  FDRE \r_V_reg_815_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(r_V_fu_183_p2[25]),
        .Q(r_V_reg_815[25]),
        .R(1'b0));
  FDRE \r_V_reg_815_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(r_V_fu_183_p2[26]),
        .Q(r_V_reg_815[26]),
        .R(1'b0));
  FDRE \r_V_reg_815_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(r_V_fu_183_p2[27]),
        .Q(r_V_reg_815[27]),
        .R(1'b0));
  CARRY4 \r_V_reg_815_reg[27]_i_1 
       (.CI(\r_V_reg_815_reg[23]_i_1_n_0 ),
        .CO({\r_V_reg_815_reg[27]_i_1_n_0 ,\r_V_reg_815_reg[27]_i_1_n_1 ,\r_V_reg_815_reg[27]_i_1_n_2 ,\r_V_reg_815_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(max_duty_V_read_reg_795[27:24]),
        .O(r_V_fu_183_p2[27:24]),
        .S({\r_V_reg_815[27]_i_2_n_0 ,\r_V_reg_815[27]_i_3_n_0 ,\r_V_reg_815[27]_i_4_n_0 ,\r_V_reg_815[27]_i_5_n_0 }));
  FDRE \r_V_reg_815_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(r_V_fu_183_p2[28]),
        .Q(r_V_reg_815[28]),
        .R(1'b0));
  FDRE \r_V_reg_815_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(r_V_fu_183_p2[29]),
        .Q(r_V_reg_815[29]),
        .R(1'b0));
  FDRE \r_V_reg_815_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(r_V_fu_183_p2[2]),
        .Q(r_V_reg_815[2]),
        .R(1'b0));
  FDRE \r_V_reg_815_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(r_V_fu_183_p2[30]),
        .Q(r_V_reg_815[30]),
        .R(1'b0));
  FDRE \r_V_reg_815_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(r_V_fu_183_p2[31]),
        .Q(r_V_reg_815[31]),
        .R(1'b0));
  CARRY4 \r_V_reg_815_reg[31]_i_1 
       (.CI(\r_V_reg_815_reg[27]_i_1_n_0 ),
        .CO({\r_V_reg_815_reg[31]_i_1_n_0 ,\r_V_reg_815_reg[31]_i_1_n_1 ,\r_V_reg_815_reg[31]_i_1_n_2 ,\r_V_reg_815_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(max_duty_V_read_reg_795[31:28]),
        .O(r_V_fu_183_p2[31:28]),
        .S({\r_V_reg_815[31]_i_2_n_0 ,\r_V_reg_815[31]_i_3_n_0 ,\r_V_reg_815[31]_i_4_n_0 ,\r_V_reg_815[31]_i_5_n_0 }));
  FDRE \r_V_reg_815_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(r_V_fu_183_p2[32]),
        .Q(r_V_reg_815[32]),
        .R(1'b0));
  CARRY4 \r_V_reg_815_reg[32]_i_1 
       (.CI(\r_V_reg_815_reg[31]_i_1_n_0 ),
        .CO(\NLW_r_V_reg_815_reg[32]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_r_V_reg_815_reg[32]_i_1_O_UNCONNECTED [3:1],r_V_fu_183_p2[32]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \r_V_reg_815_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(r_V_fu_183_p2[3]),
        .Q(r_V_reg_815[3]),
        .R(1'b0));
  CARRY4 \r_V_reg_815_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\r_V_reg_815_reg[3]_i_1_n_0 ,\r_V_reg_815_reg[3]_i_1_n_1 ,\r_V_reg_815_reg[3]_i_1_n_2 ,\r_V_reg_815_reg[3]_i_1_n_3 }),
        .CYINIT(1'b1),
        .DI(max_duty_V_read_reg_795[3:0]),
        .O(r_V_fu_183_p2[3:0]),
        .S({\r_V_reg_815[3]_i_2_n_0 ,\r_V_reg_815[3]_i_3_n_0 ,\r_V_reg_815[3]_i_4_n_0 ,\r_V_reg_815[3]_i_5_n_0 }));
  FDRE \r_V_reg_815_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(r_V_fu_183_p2[4]),
        .Q(r_V_reg_815[4]),
        .R(1'b0));
  FDRE \r_V_reg_815_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(r_V_fu_183_p2[5]),
        .Q(r_V_reg_815[5]),
        .R(1'b0));
  FDRE \r_V_reg_815_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(r_V_fu_183_p2[6]),
        .Q(r_V_reg_815[6]),
        .R(1'b0));
  FDRE \r_V_reg_815_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(r_V_fu_183_p2[7]),
        .Q(r_V_reg_815[7]),
        .R(1'b0));
  CARRY4 \r_V_reg_815_reg[7]_i_1 
       (.CI(\r_V_reg_815_reg[3]_i_1_n_0 ),
        .CO({\r_V_reg_815_reg[7]_i_1_n_0 ,\r_V_reg_815_reg[7]_i_1_n_1 ,\r_V_reg_815_reg[7]_i_1_n_2 ,\r_V_reg_815_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(max_duty_V_read_reg_795[7:4]),
        .O(r_V_fu_183_p2[7:4]),
        .S({\r_V_reg_815[7]_i_2_n_0 ,\r_V_reg_815[7]_i_3_n_0 ,\r_V_reg_815[7]_i_4_n_0 ,\r_V_reg_815[7]_i_5_n_0 }));
  FDRE \r_V_reg_815_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(r_V_fu_183_p2[8]),
        .Q(r_V_reg_815[8]),
        .R(1'b0));
  FDRE \r_V_reg_815_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(r_V_fu_183_p2[9]),
        .Q(r_V_reg_815[9]),
        .R(1'b0));
  FDRE \rdata_reg[0]_i_6 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_63),
        .Q(\rdata_reg[0]_i_6_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[10]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_53),
        .Q(\rdata_reg[10]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[11]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_52),
        .Q(\rdata_reg[11]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[12]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_51),
        .Q(\rdata_reg[12]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[13]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_50),
        .Q(\rdata_reg[13]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[14]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_49),
        .Q(\rdata_reg[14]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[15]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_48),
        .Q(\rdata_reg[15]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[16]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_47),
        .Q(\rdata_reg[16]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[17]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_46),
        .Q(\rdata_reg[17]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[18]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_45),
        .Q(\rdata_reg[18]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[19]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_44),
        .Q(\rdata_reg[19]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[1]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_62),
        .Q(\rdata_reg[1]_i_4_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[20]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_43),
        .Q(\rdata_reg[20]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[21]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_42),
        .Q(\rdata_reg[21]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[22]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_41),
        .Q(\rdata_reg[22]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[23]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_40),
        .Q(\rdata_reg[23]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[24]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_39),
        .Q(\rdata_reg[24]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[25]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_38),
        .Q(\rdata_reg[25]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[26]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_37),
        .Q(\rdata_reg[26]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[27]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_36),
        .Q(\rdata_reg[27]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[28]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_35),
        .Q(\rdata_reg[28]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[29]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_34),
        .Q(\rdata_reg[29]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[2]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_61),
        .Q(\rdata_reg[2]_i_4_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[30]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_33),
        .Q(\rdata_reg[30]_i_2_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rdata_reg[31]_i_4 
       (.C(ap_clk),
        .CE(1'b1),
        .D(pwm_ctrl_s_axi_U_n_97),
        .Q(\rdata_reg[31]_i_4_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[31]_i_5 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_32),
        .Q(\rdata_reg[31]_i_5_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[3]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_60),
        .Q(\rdata_reg[3]_i_4_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[4]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_59),
        .Q(\rdata_reg[4]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[5]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_58),
        .Q(\rdata_reg[5]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[6]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_57),
        .Q(\rdata_reg[6]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[7]_i_5 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_56),
        .Q(\rdata_reg[7]_i_5_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[8]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_55),
        .Q(\rdata_reg[8]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[9]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_54),
        .Q(\rdata_reg[9]_i_2_n_0 ),
        .R(1'b0));
  FDRE \reg_173_reg[0] 
       (.C(ap_clk),
        .CE(reg_1730),
        .D(m_V_q0[0]),
        .Q(reg_173[0]),
        .R(1'b0));
  FDRE \reg_173_reg[0]_i_2 
       (.C(ap_clk),
        .CE(\reg_173_reg[31]_i_3_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_31),
        .Q(\reg_173_reg[0]_i_2_n_0 ),
        .R(1'b0));
  FDRE \reg_173_reg[10] 
       (.C(ap_clk),
        .CE(reg_1730),
        .D(m_V_q0[10]),
        .Q(reg_173[10]),
        .R(1'b0));
  FDRE \reg_173_reg[10]_i_2 
       (.C(ap_clk),
        .CE(\reg_173_reg[31]_i_3_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_21),
        .Q(\reg_173_reg[10]_i_2_n_0 ),
        .R(1'b0));
  FDRE \reg_173_reg[11] 
       (.C(ap_clk),
        .CE(reg_1730),
        .D(m_V_q0[11]),
        .Q(reg_173[11]),
        .R(1'b0));
  FDRE \reg_173_reg[11]_i_2 
       (.C(ap_clk),
        .CE(\reg_173_reg[31]_i_3_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_20),
        .Q(\reg_173_reg[11]_i_2_n_0 ),
        .R(1'b0));
  FDRE \reg_173_reg[12] 
       (.C(ap_clk),
        .CE(reg_1730),
        .D(m_V_q0[12]),
        .Q(reg_173[12]),
        .R(1'b0));
  FDRE \reg_173_reg[12]_i_2 
       (.C(ap_clk),
        .CE(\reg_173_reg[31]_i_3_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_19),
        .Q(\reg_173_reg[12]_i_2_n_0 ),
        .R(1'b0));
  FDRE \reg_173_reg[13] 
       (.C(ap_clk),
        .CE(reg_1730),
        .D(m_V_q0[13]),
        .Q(reg_173[13]),
        .R(1'b0));
  FDRE \reg_173_reg[13]_i_2 
       (.C(ap_clk),
        .CE(\reg_173_reg[31]_i_3_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_18),
        .Q(\reg_173_reg[13]_i_2_n_0 ),
        .R(1'b0));
  FDRE \reg_173_reg[14] 
       (.C(ap_clk),
        .CE(reg_1730),
        .D(m_V_q0[14]),
        .Q(reg_173[14]),
        .R(1'b0));
  FDRE \reg_173_reg[14]_i_2 
       (.C(ap_clk),
        .CE(\reg_173_reg[31]_i_3_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_17),
        .Q(\reg_173_reg[14]_i_2_n_0 ),
        .R(1'b0));
  FDRE \reg_173_reg[15] 
       (.C(ap_clk),
        .CE(reg_1730),
        .D(m_V_q0[15]),
        .Q(reg_173[15]),
        .R(1'b0));
  FDRE \reg_173_reg[15]_i_2 
       (.C(ap_clk),
        .CE(\reg_173_reg[31]_i_3_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_16),
        .Q(\reg_173_reg[15]_i_2_n_0 ),
        .R(1'b0));
  FDRE \reg_173_reg[16] 
       (.C(ap_clk),
        .CE(reg_1730),
        .D(m_V_q0[16]),
        .Q(reg_173[16]),
        .R(1'b0));
  FDRE \reg_173_reg[16]_i_2 
       (.C(ap_clk),
        .CE(\reg_173_reg[31]_i_3_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_15),
        .Q(\reg_173_reg[16]_i_2_n_0 ),
        .R(1'b0));
  FDRE \reg_173_reg[17] 
       (.C(ap_clk),
        .CE(reg_1730),
        .D(m_V_q0[17]),
        .Q(reg_173[17]),
        .R(1'b0));
  FDRE \reg_173_reg[17]_i_2 
       (.C(ap_clk),
        .CE(\reg_173_reg[31]_i_3_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_14),
        .Q(\reg_173_reg[17]_i_2_n_0 ),
        .R(1'b0));
  FDRE \reg_173_reg[18] 
       (.C(ap_clk),
        .CE(reg_1730),
        .D(m_V_q0[18]),
        .Q(reg_173[18]),
        .R(1'b0));
  FDRE \reg_173_reg[18]_i_2 
       (.C(ap_clk),
        .CE(\reg_173_reg[31]_i_3_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_13),
        .Q(\reg_173_reg[18]_i_2_n_0 ),
        .R(1'b0));
  FDRE \reg_173_reg[19] 
       (.C(ap_clk),
        .CE(reg_1730),
        .D(m_V_q0[19]),
        .Q(reg_173[19]),
        .R(1'b0));
  FDRE \reg_173_reg[19]_i_2 
       (.C(ap_clk),
        .CE(\reg_173_reg[31]_i_3_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_12),
        .Q(\reg_173_reg[19]_i_2_n_0 ),
        .R(1'b0));
  FDRE \reg_173_reg[1] 
       (.C(ap_clk),
        .CE(reg_1730),
        .D(m_V_q0[1]),
        .Q(reg_173[1]),
        .R(1'b0));
  FDRE \reg_173_reg[1]_i_2 
       (.C(ap_clk),
        .CE(\reg_173_reg[31]_i_3_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_30),
        .Q(\reg_173_reg[1]_i_2_n_0 ),
        .R(1'b0));
  FDRE \reg_173_reg[20] 
       (.C(ap_clk),
        .CE(reg_1730),
        .D(m_V_q0[20]),
        .Q(reg_173[20]),
        .R(1'b0));
  FDRE \reg_173_reg[20]_i_2 
       (.C(ap_clk),
        .CE(\reg_173_reg[31]_i_3_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_11),
        .Q(\reg_173_reg[20]_i_2_n_0 ),
        .R(1'b0));
  FDRE \reg_173_reg[21] 
       (.C(ap_clk),
        .CE(reg_1730),
        .D(m_V_q0[21]),
        .Q(reg_173[21]),
        .R(1'b0));
  FDRE \reg_173_reg[21]_i_2 
       (.C(ap_clk),
        .CE(\reg_173_reg[31]_i_3_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_10),
        .Q(\reg_173_reg[21]_i_2_n_0 ),
        .R(1'b0));
  FDRE \reg_173_reg[22] 
       (.C(ap_clk),
        .CE(reg_1730),
        .D(m_V_q0[22]),
        .Q(reg_173[22]),
        .R(1'b0));
  FDRE \reg_173_reg[22]_i_2 
       (.C(ap_clk),
        .CE(\reg_173_reg[31]_i_3_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_9),
        .Q(\reg_173_reg[22]_i_2_n_0 ),
        .R(1'b0));
  FDRE \reg_173_reg[23] 
       (.C(ap_clk),
        .CE(reg_1730),
        .D(m_V_q0[23]),
        .Q(reg_173[23]),
        .R(1'b0));
  FDRE \reg_173_reg[23]_i_2 
       (.C(ap_clk),
        .CE(\reg_173_reg[31]_i_3_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_8),
        .Q(\reg_173_reg[23]_i_2_n_0 ),
        .R(1'b0));
  FDRE \reg_173_reg[24] 
       (.C(ap_clk),
        .CE(reg_1730),
        .D(m_V_q0[24]),
        .Q(reg_173[24]),
        .R(1'b0));
  FDRE \reg_173_reg[24]_i_2 
       (.C(ap_clk),
        .CE(\reg_173_reg[31]_i_3_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_7),
        .Q(\reg_173_reg[24]_i_2_n_0 ),
        .R(1'b0));
  FDRE \reg_173_reg[25] 
       (.C(ap_clk),
        .CE(reg_1730),
        .D(m_V_q0[25]),
        .Q(reg_173[25]),
        .R(1'b0));
  FDRE \reg_173_reg[25]_i_2 
       (.C(ap_clk),
        .CE(\reg_173_reg[31]_i_3_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_6),
        .Q(\reg_173_reg[25]_i_2_n_0 ),
        .R(1'b0));
  FDRE \reg_173_reg[26] 
       (.C(ap_clk),
        .CE(reg_1730),
        .D(m_V_q0[26]),
        .Q(reg_173[26]),
        .R(1'b0));
  FDRE \reg_173_reg[26]_i_2 
       (.C(ap_clk),
        .CE(\reg_173_reg[31]_i_3_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_5),
        .Q(\reg_173_reg[26]_i_2_n_0 ),
        .R(1'b0));
  FDRE \reg_173_reg[27] 
       (.C(ap_clk),
        .CE(reg_1730),
        .D(m_V_q0[27]),
        .Q(reg_173[27]),
        .R(1'b0));
  FDRE \reg_173_reg[27]_i_2 
       (.C(ap_clk),
        .CE(\reg_173_reg[31]_i_3_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_4),
        .Q(\reg_173_reg[27]_i_2_n_0 ),
        .R(1'b0));
  FDRE \reg_173_reg[28] 
       (.C(ap_clk),
        .CE(reg_1730),
        .D(m_V_q0[28]),
        .Q(reg_173[28]),
        .R(1'b0));
  FDRE \reg_173_reg[28]_i_2 
       (.C(ap_clk),
        .CE(\reg_173_reg[31]_i_3_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_3),
        .Q(\reg_173_reg[28]_i_2_n_0 ),
        .R(1'b0));
  FDRE \reg_173_reg[29] 
       (.C(ap_clk),
        .CE(reg_1730),
        .D(m_V_q0[29]),
        .Q(reg_173[29]),
        .R(1'b0));
  FDRE \reg_173_reg[29]_i_2 
       (.C(ap_clk),
        .CE(\reg_173_reg[31]_i_3_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_2),
        .Q(\reg_173_reg[29]_i_2_n_0 ),
        .R(1'b0));
  FDRE \reg_173_reg[2] 
       (.C(ap_clk),
        .CE(reg_1730),
        .D(m_V_q0[2]),
        .Q(reg_173[2]),
        .R(1'b0));
  FDRE \reg_173_reg[2]_i_2 
       (.C(ap_clk),
        .CE(\reg_173_reg[31]_i_3_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_29),
        .Q(\reg_173_reg[2]_i_2_n_0 ),
        .R(1'b0));
  FDRE \reg_173_reg[30] 
       (.C(ap_clk),
        .CE(reg_1730),
        .D(m_V_q0[30]),
        .Q(reg_173[30]),
        .R(1'b0));
  FDRE \reg_173_reg[30]_i_2 
       (.C(ap_clk),
        .CE(\reg_173_reg[31]_i_3_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_1),
        .Q(\reg_173_reg[30]_i_2_n_0 ),
        .R(1'b0));
  FDRE \reg_173_reg[31] 
       (.C(ap_clk),
        .CE(reg_1730),
        .D(m_V_q0[31]),
        .Q(reg_173[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \reg_173_reg[31]_i_3 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m_V_ce0),
        .Q(\reg_173_reg[31]_i_3_n_0 ),
        .R(1'b0));
  FDRE \reg_173_reg[31]_i_4 
       (.C(ap_clk),
        .CE(\reg_173_reg[31]_i_3_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_0),
        .Q(\reg_173_reg[31]_i_4_n_0 ),
        .R(1'b0));
  FDRE \reg_173_reg[3] 
       (.C(ap_clk),
        .CE(reg_1730),
        .D(m_V_q0[3]),
        .Q(reg_173[3]),
        .R(1'b0));
  FDRE \reg_173_reg[3]_i_2 
       (.C(ap_clk),
        .CE(\reg_173_reg[31]_i_3_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_28),
        .Q(\reg_173_reg[3]_i_2_n_0 ),
        .R(1'b0));
  FDRE \reg_173_reg[4] 
       (.C(ap_clk),
        .CE(reg_1730),
        .D(m_V_q0[4]),
        .Q(reg_173[4]),
        .R(1'b0));
  FDRE \reg_173_reg[4]_i_2 
       (.C(ap_clk),
        .CE(\reg_173_reg[31]_i_3_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_27),
        .Q(\reg_173_reg[4]_i_2_n_0 ),
        .R(1'b0));
  FDRE \reg_173_reg[5] 
       (.C(ap_clk),
        .CE(reg_1730),
        .D(m_V_q0[5]),
        .Q(reg_173[5]),
        .R(1'b0));
  FDRE \reg_173_reg[5]_i_2 
       (.C(ap_clk),
        .CE(\reg_173_reg[31]_i_3_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_26),
        .Q(\reg_173_reg[5]_i_2_n_0 ),
        .R(1'b0));
  FDRE \reg_173_reg[6] 
       (.C(ap_clk),
        .CE(reg_1730),
        .D(m_V_q0[6]),
        .Q(reg_173[6]),
        .R(1'b0));
  FDRE \reg_173_reg[6]_i_2 
       (.C(ap_clk),
        .CE(\reg_173_reg[31]_i_3_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_25),
        .Q(\reg_173_reg[6]_i_2_n_0 ),
        .R(1'b0));
  FDRE \reg_173_reg[7] 
       (.C(ap_clk),
        .CE(reg_1730),
        .D(m_V_q0[7]),
        .Q(reg_173[7]),
        .R(1'b0));
  FDRE \reg_173_reg[7]_i_2 
       (.C(ap_clk),
        .CE(\reg_173_reg[31]_i_3_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_24),
        .Q(\reg_173_reg[7]_i_2_n_0 ),
        .R(1'b0));
  FDRE \reg_173_reg[8] 
       (.C(ap_clk),
        .CE(reg_1730),
        .D(m_V_q0[8]),
        .Q(reg_173[8]),
        .R(1'b0));
  FDRE \reg_173_reg[8]_i_2 
       (.C(ap_clk),
        .CE(\reg_173_reg[31]_i_3_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_23),
        .Q(\reg_173_reg[8]_i_2_n_0 ),
        .R(1'b0));
  FDRE \reg_173_reg[9] 
       (.C(ap_clk),
        .CE(reg_1730),
        .D(m_V_q0[9]),
        .Q(reg_173[9]),
        .R(1'b0));
  FDRE \reg_173_reg[9]_i_2 
       (.C(ap_clk),
        .CE(\reg_173_reg[31]_i_3_n_0 ),
        .D(pwm_ctrl_s_axi_U_n_22),
        .Q(\reg_173_reg[9]_i_2_n_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    \tmp_10_1_reg_1122[0]_i_10 
       (.I0(\tmp_10_1_reg_1122[0]_i_28_n_0 ),
        .I1(tmp_14_reg_1016[24]),
        .I2(\tmp_5_1_reg_991_reg_n_0_[0] ),
        .I3(r_V_1_1_reg_1011),
        .I4(tmp_15_reg_1043[24]),
        .I5(ap_reg_pp0_iter1_accumulator_V_load_reg_825[24]),
        .O(\tmp_10_1_reg_1122[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_10_1_reg_1122[0]_i_12 
       (.I0(ap_reg_pp0_iter1_accumulator_V_load_reg_825[23]),
        .I1(\tmp_10_1_reg_1122[0]_i_38_n_0 ),
        .I2(ap_reg_pp0_iter1_accumulator_V_load_reg_825[22]),
        .I3(tmp_15_reg_1043[22]),
        .I4(\tmp_10_1_reg_1122[0]_i_21_n_0 ),
        .I5(tmp_14_reg_1016[22]),
        .O(\tmp_10_1_reg_1122[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_10_1_reg_1122[0]_i_13 
       (.I0(ap_reg_pp0_iter1_accumulator_V_load_reg_825[21]),
        .I1(\tmp_10_1_reg_1122[0]_i_39_n_0 ),
        .I2(ap_reg_pp0_iter1_accumulator_V_load_reg_825[20]),
        .I3(tmp_15_reg_1043[20]),
        .I4(\tmp_10_1_reg_1122[0]_i_21_n_0 ),
        .I5(tmp_14_reg_1016[20]),
        .O(\tmp_10_1_reg_1122[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_10_1_reg_1122[0]_i_14 
       (.I0(ap_reg_pp0_iter1_accumulator_V_load_reg_825[19]),
        .I1(\tmp_10_1_reg_1122[0]_i_40_n_0 ),
        .I2(ap_reg_pp0_iter1_accumulator_V_load_reg_825[18]),
        .I3(tmp_15_reg_1043[18]),
        .I4(\tmp_10_1_reg_1122[0]_i_21_n_0 ),
        .I5(tmp_14_reg_1016[18]),
        .O(\tmp_10_1_reg_1122[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_10_1_reg_1122[0]_i_15 
       (.I0(ap_reg_pp0_iter1_accumulator_V_load_reg_825[17]),
        .I1(\tmp_10_1_reg_1122[0]_i_41_n_0 ),
        .I2(ap_reg_pp0_iter1_accumulator_V_load_reg_825[16]),
        .I3(tmp_15_reg_1043[16]),
        .I4(\tmp_10_1_reg_1122[0]_i_21_n_0 ),
        .I5(tmp_14_reg_1016[16]),
        .O(\tmp_10_1_reg_1122[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    \tmp_10_1_reg_1122[0]_i_16 
       (.I0(\tmp_10_1_reg_1122[0]_i_42_n_0 ),
        .I1(tmp_14_reg_1016[22]),
        .I2(\tmp_5_1_reg_991_reg_n_0_[0] ),
        .I3(r_V_1_1_reg_1011),
        .I4(tmp_15_reg_1043[22]),
        .I5(ap_reg_pp0_iter1_accumulator_V_load_reg_825[22]),
        .O(\tmp_10_1_reg_1122[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    \tmp_10_1_reg_1122[0]_i_17 
       (.I0(\tmp_10_1_reg_1122[0]_i_43_n_0 ),
        .I1(tmp_14_reg_1016[20]),
        .I2(\tmp_5_1_reg_991_reg_n_0_[0] ),
        .I3(r_V_1_1_reg_1011),
        .I4(tmp_15_reg_1043[20]),
        .I5(ap_reg_pp0_iter1_accumulator_V_load_reg_825[20]),
        .O(\tmp_10_1_reg_1122[0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    \tmp_10_1_reg_1122[0]_i_18 
       (.I0(\tmp_10_1_reg_1122[0]_i_44_n_0 ),
        .I1(tmp_14_reg_1016[18]),
        .I2(\tmp_5_1_reg_991_reg_n_0_[0] ),
        .I3(r_V_1_1_reg_1011),
        .I4(tmp_15_reg_1043[18]),
        .I5(ap_reg_pp0_iter1_accumulator_V_load_reg_825[18]),
        .O(\tmp_10_1_reg_1122[0]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    \tmp_10_1_reg_1122[0]_i_19 
       (.I0(\tmp_10_1_reg_1122[0]_i_45_n_0 ),
        .I1(tmp_14_reg_1016[16]),
        .I2(\tmp_5_1_reg_991_reg_n_0_[0] ),
        .I3(r_V_1_1_reg_1011),
        .I4(tmp_15_reg_1043[16]),
        .I5(ap_reg_pp0_iter1_accumulator_V_load_reg_825[16]),
        .O(\tmp_10_1_reg_1122[0]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_10_1_reg_1122[0]_i_20 
       (.I0(tmp_14_reg_1016[31]),
        .I1(\tmp_5_1_reg_991_reg_n_0_[0] ),
        .I2(r_V_1_1_reg_1011),
        .I3(tmp_15_reg_1043[31]),
        .O(\tmp_10_1_reg_1122[0]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_10_1_reg_1122[0]_i_21 
       (.I0(\tmp_5_1_reg_991_reg_n_0_[0] ),
        .I1(r_V_1_1_reg_1011),
        .O(\tmp_10_1_reg_1122[0]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_10_1_reg_1122[0]_i_22 
       (.I0(tmp_14_reg_1016[29]),
        .I1(\tmp_5_1_reg_991_reg_n_0_[0] ),
        .I2(r_V_1_1_reg_1011),
        .I3(tmp_15_reg_1043[29]),
        .O(\tmp_10_1_reg_1122[0]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_10_1_reg_1122[0]_i_23 
       (.I0(tmp_14_reg_1016[27]),
        .I1(\tmp_5_1_reg_991_reg_n_0_[0] ),
        .I2(r_V_1_1_reg_1011),
        .I3(tmp_15_reg_1043[27]),
        .O(\tmp_10_1_reg_1122[0]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_10_1_reg_1122[0]_i_24 
       (.I0(tmp_14_reg_1016[25]),
        .I1(\tmp_5_1_reg_991_reg_n_0_[0] ),
        .I2(r_V_1_1_reg_1011),
        .I3(tmp_15_reg_1043[25]),
        .O(\tmp_10_1_reg_1122[0]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \tmp_10_1_reg_1122[0]_i_25 
       (.I0(ap_reg_pp0_iter1_accumulator_V_load_reg_825[31]),
        .I1(tmp_15_reg_1043[31]),
        .I2(r_V_1_1_reg_1011),
        .I3(\tmp_5_1_reg_991_reg_n_0_[0] ),
        .I4(tmp_14_reg_1016[31]),
        .O(\tmp_10_1_reg_1122[0]_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \tmp_10_1_reg_1122[0]_i_26 
       (.I0(ap_reg_pp0_iter1_accumulator_V_load_reg_825[29]),
        .I1(tmp_15_reg_1043[29]),
        .I2(r_V_1_1_reg_1011),
        .I3(\tmp_5_1_reg_991_reg_n_0_[0] ),
        .I4(tmp_14_reg_1016[29]),
        .O(\tmp_10_1_reg_1122[0]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \tmp_10_1_reg_1122[0]_i_27 
       (.I0(ap_reg_pp0_iter1_accumulator_V_load_reg_825[27]),
        .I1(tmp_15_reg_1043[27]),
        .I2(r_V_1_1_reg_1011),
        .I3(\tmp_5_1_reg_991_reg_n_0_[0] ),
        .I4(tmp_14_reg_1016[27]),
        .O(\tmp_10_1_reg_1122[0]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \tmp_10_1_reg_1122[0]_i_28 
       (.I0(ap_reg_pp0_iter1_accumulator_V_load_reg_825[25]),
        .I1(tmp_15_reg_1043[25]),
        .I2(r_V_1_1_reg_1011),
        .I3(\tmp_5_1_reg_991_reg_n_0_[0] ),
        .I4(tmp_14_reg_1016[25]),
        .O(\tmp_10_1_reg_1122[0]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_10_1_reg_1122[0]_i_3 
       (.I0(ap_reg_pp0_iter1_accumulator_V_load_reg_825[31]),
        .I1(\tmp_10_1_reg_1122[0]_i_20_n_0 ),
        .I2(ap_reg_pp0_iter1_accumulator_V_load_reg_825[30]),
        .I3(tmp_15_reg_1043[30]),
        .I4(\tmp_10_1_reg_1122[0]_i_21_n_0 ),
        .I5(tmp_14_reg_1016[30]),
        .O(\tmp_10_1_reg_1122[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_10_1_reg_1122[0]_i_30 
       (.I0(ap_reg_pp0_iter1_accumulator_V_load_reg_825[15]),
        .I1(\tmp_10_1_reg_1122[0]_i_54_n_0 ),
        .I2(ap_reg_pp0_iter1_accumulator_V_load_reg_825[14]),
        .I3(tmp_15_reg_1043[14]),
        .I4(\tmp_10_1_reg_1122[0]_i_21_n_0 ),
        .I5(tmp_14_reg_1016[14]),
        .O(\tmp_10_1_reg_1122[0]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_10_1_reg_1122[0]_i_31 
       (.I0(ap_reg_pp0_iter1_accumulator_V_load_reg_825[13]),
        .I1(\tmp_10_1_reg_1122[0]_i_55_n_0 ),
        .I2(ap_reg_pp0_iter1_accumulator_V_load_reg_825[12]),
        .I3(tmp_15_reg_1043[12]),
        .I4(\tmp_10_1_reg_1122[0]_i_21_n_0 ),
        .I5(tmp_14_reg_1016[12]),
        .O(\tmp_10_1_reg_1122[0]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_10_1_reg_1122[0]_i_32 
       (.I0(ap_reg_pp0_iter1_accumulator_V_load_reg_825[11]),
        .I1(\tmp_10_1_reg_1122[0]_i_56_n_0 ),
        .I2(ap_reg_pp0_iter1_accumulator_V_load_reg_825[10]),
        .I3(tmp_15_reg_1043[10]),
        .I4(\tmp_10_1_reg_1122[0]_i_21_n_0 ),
        .I5(tmp_14_reg_1016[10]),
        .O(\tmp_10_1_reg_1122[0]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_10_1_reg_1122[0]_i_33 
       (.I0(ap_reg_pp0_iter1_accumulator_V_load_reg_825[9]),
        .I1(\tmp_10_1_reg_1122[0]_i_57_n_0 ),
        .I2(ap_reg_pp0_iter1_accumulator_V_load_reg_825[8]),
        .I3(tmp_15_reg_1043[8]),
        .I4(\tmp_10_1_reg_1122[0]_i_21_n_0 ),
        .I5(tmp_14_reg_1016[8]),
        .O(\tmp_10_1_reg_1122[0]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    \tmp_10_1_reg_1122[0]_i_34 
       (.I0(\tmp_10_1_reg_1122[0]_i_58_n_0 ),
        .I1(tmp_14_reg_1016[14]),
        .I2(\tmp_5_1_reg_991_reg_n_0_[0] ),
        .I3(r_V_1_1_reg_1011),
        .I4(tmp_15_reg_1043[14]),
        .I5(ap_reg_pp0_iter1_accumulator_V_load_reg_825[14]),
        .O(\tmp_10_1_reg_1122[0]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    \tmp_10_1_reg_1122[0]_i_35 
       (.I0(\tmp_10_1_reg_1122[0]_i_59_n_0 ),
        .I1(tmp_14_reg_1016[12]),
        .I2(\tmp_5_1_reg_991_reg_n_0_[0] ),
        .I3(r_V_1_1_reg_1011),
        .I4(tmp_15_reg_1043[12]),
        .I5(ap_reg_pp0_iter1_accumulator_V_load_reg_825[12]),
        .O(\tmp_10_1_reg_1122[0]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    \tmp_10_1_reg_1122[0]_i_36 
       (.I0(\tmp_10_1_reg_1122[0]_i_60_n_0 ),
        .I1(tmp_14_reg_1016[10]),
        .I2(\tmp_5_1_reg_991_reg_n_0_[0] ),
        .I3(r_V_1_1_reg_1011),
        .I4(tmp_15_reg_1043[10]),
        .I5(ap_reg_pp0_iter1_accumulator_V_load_reg_825[10]),
        .O(\tmp_10_1_reg_1122[0]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    \tmp_10_1_reg_1122[0]_i_37 
       (.I0(\tmp_10_1_reg_1122[0]_i_61_n_0 ),
        .I1(tmp_14_reg_1016[8]),
        .I2(\tmp_5_1_reg_991_reg_n_0_[0] ),
        .I3(r_V_1_1_reg_1011),
        .I4(tmp_15_reg_1043[8]),
        .I5(ap_reg_pp0_iter1_accumulator_V_load_reg_825[8]),
        .O(\tmp_10_1_reg_1122[0]_i_37_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_10_1_reg_1122[0]_i_38 
       (.I0(tmp_14_reg_1016[23]),
        .I1(\tmp_5_1_reg_991_reg_n_0_[0] ),
        .I2(r_V_1_1_reg_1011),
        .I3(tmp_15_reg_1043[23]),
        .O(\tmp_10_1_reg_1122[0]_i_38_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_10_1_reg_1122[0]_i_39 
       (.I0(tmp_14_reg_1016[21]),
        .I1(\tmp_5_1_reg_991_reg_n_0_[0] ),
        .I2(r_V_1_1_reg_1011),
        .I3(tmp_15_reg_1043[21]),
        .O(\tmp_10_1_reg_1122[0]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_10_1_reg_1122[0]_i_4 
       (.I0(ap_reg_pp0_iter1_accumulator_V_load_reg_825[29]),
        .I1(\tmp_10_1_reg_1122[0]_i_22_n_0 ),
        .I2(ap_reg_pp0_iter1_accumulator_V_load_reg_825[28]),
        .I3(tmp_15_reg_1043[28]),
        .I4(\tmp_10_1_reg_1122[0]_i_21_n_0 ),
        .I5(tmp_14_reg_1016[28]),
        .O(\tmp_10_1_reg_1122[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_10_1_reg_1122[0]_i_40 
       (.I0(tmp_14_reg_1016[19]),
        .I1(\tmp_5_1_reg_991_reg_n_0_[0] ),
        .I2(r_V_1_1_reg_1011),
        .I3(tmp_15_reg_1043[19]),
        .O(\tmp_10_1_reg_1122[0]_i_40_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_10_1_reg_1122[0]_i_41 
       (.I0(tmp_14_reg_1016[17]),
        .I1(\tmp_5_1_reg_991_reg_n_0_[0] ),
        .I2(r_V_1_1_reg_1011),
        .I3(tmp_15_reg_1043[17]),
        .O(\tmp_10_1_reg_1122[0]_i_41_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \tmp_10_1_reg_1122[0]_i_42 
       (.I0(ap_reg_pp0_iter1_accumulator_V_load_reg_825[23]),
        .I1(tmp_15_reg_1043[23]),
        .I2(r_V_1_1_reg_1011),
        .I3(\tmp_5_1_reg_991_reg_n_0_[0] ),
        .I4(tmp_14_reg_1016[23]),
        .O(\tmp_10_1_reg_1122[0]_i_42_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \tmp_10_1_reg_1122[0]_i_43 
       (.I0(ap_reg_pp0_iter1_accumulator_V_load_reg_825[21]),
        .I1(tmp_15_reg_1043[21]),
        .I2(r_V_1_1_reg_1011),
        .I3(\tmp_5_1_reg_991_reg_n_0_[0] ),
        .I4(tmp_14_reg_1016[21]),
        .O(\tmp_10_1_reg_1122[0]_i_43_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \tmp_10_1_reg_1122[0]_i_44 
       (.I0(ap_reg_pp0_iter1_accumulator_V_load_reg_825[19]),
        .I1(tmp_15_reg_1043[19]),
        .I2(r_V_1_1_reg_1011),
        .I3(\tmp_5_1_reg_991_reg_n_0_[0] ),
        .I4(tmp_14_reg_1016[19]),
        .O(\tmp_10_1_reg_1122[0]_i_44_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \tmp_10_1_reg_1122[0]_i_45 
       (.I0(ap_reg_pp0_iter1_accumulator_V_load_reg_825[17]),
        .I1(tmp_15_reg_1043[17]),
        .I2(r_V_1_1_reg_1011),
        .I3(\tmp_5_1_reg_991_reg_n_0_[0] ),
        .I4(tmp_14_reg_1016[17]),
        .O(\tmp_10_1_reg_1122[0]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_10_1_reg_1122[0]_i_46 
       (.I0(ap_reg_pp0_iter1_accumulator_V_load_reg_825[7]),
        .I1(\tmp_10_1_reg_1122[0]_i_62_n_0 ),
        .I2(ap_reg_pp0_iter1_accumulator_V_load_reg_825[6]),
        .I3(tmp_15_reg_1043[6]),
        .I4(\tmp_10_1_reg_1122[0]_i_21_n_0 ),
        .I5(tmp_14_reg_1016[6]),
        .O(\tmp_10_1_reg_1122[0]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_10_1_reg_1122[0]_i_47 
       (.I0(ap_reg_pp0_iter1_accumulator_V_load_reg_825[5]),
        .I1(\tmp_10_1_reg_1122[0]_i_63_n_0 ),
        .I2(ap_reg_pp0_iter1_accumulator_V_load_reg_825[4]),
        .I3(tmp_15_reg_1043[4]),
        .I4(\tmp_10_1_reg_1122[0]_i_21_n_0 ),
        .I5(tmp_14_reg_1016[4]),
        .O(\tmp_10_1_reg_1122[0]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_10_1_reg_1122[0]_i_48 
       (.I0(ap_reg_pp0_iter1_accumulator_V_load_reg_825[3]),
        .I1(\tmp_10_1_reg_1122[0]_i_64_n_0 ),
        .I2(ap_reg_pp0_iter1_accumulator_V_load_reg_825[2]),
        .I3(tmp_15_reg_1043[2]),
        .I4(\tmp_10_1_reg_1122[0]_i_21_n_0 ),
        .I5(tmp_14_reg_1016[2]),
        .O(\tmp_10_1_reg_1122[0]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_10_1_reg_1122[0]_i_49 
       (.I0(ap_reg_pp0_iter1_accumulator_V_load_reg_825[1]),
        .I1(\tmp_10_1_reg_1122[0]_i_65_n_0 ),
        .I2(ap_reg_pp0_iter1_accumulator_V_load_reg_825[0]),
        .I3(tmp_15_reg_1043[0]),
        .I4(\tmp_10_1_reg_1122[0]_i_21_n_0 ),
        .I5(tmp_14_reg_1016[0]),
        .O(\tmp_10_1_reg_1122[0]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_10_1_reg_1122[0]_i_5 
       (.I0(ap_reg_pp0_iter1_accumulator_V_load_reg_825[27]),
        .I1(\tmp_10_1_reg_1122[0]_i_23_n_0 ),
        .I2(ap_reg_pp0_iter1_accumulator_V_load_reg_825[26]),
        .I3(tmp_15_reg_1043[26]),
        .I4(\tmp_10_1_reg_1122[0]_i_21_n_0 ),
        .I5(tmp_14_reg_1016[26]),
        .O(\tmp_10_1_reg_1122[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    \tmp_10_1_reg_1122[0]_i_50 
       (.I0(\tmp_10_1_reg_1122[0]_i_66_n_0 ),
        .I1(tmp_14_reg_1016[6]),
        .I2(\tmp_5_1_reg_991_reg_n_0_[0] ),
        .I3(r_V_1_1_reg_1011),
        .I4(tmp_15_reg_1043[6]),
        .I5(ap_reg_pp0_iter1_accumulator_V_load_reg_825[6]),
        .O(\tmp_10_1_reg_1122[0]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    \tmp_10_1_reg_1122[0]_i_51 
       (.I0(\tmp_10_1_reg_1122[0]_i_67_n_0 ),
        .I1(tmp_14_reg_1016[4]),
        .I2(\tmp_5_1_reg_991_reg_n_0_[0] ),
        .I3(r_V_1_1_reg_1011),
        .I4(tmp_15_reg_1043[4]),
        .I5(ap_reg_pp0_iter1_accumulator_V_load_reg_825[4]),
        .O(\tmp_10_1_reg_1122[0]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    \tmp_10_1_reg_1122[0]_i_52 
       (.I0(\tmp_10_1_reg_1122[0]_i_68_n_0 ),
        .I1(tmp_14_reg_1016[2]),
        .I2(\tmp_5_1_reg_991_reg_n_0_[0] ),
        .I3(r_V_1_1_reg_1011),
        .I4(tmp_15_reg_1043[2]),
        .I5(ap_reg_pp0_iter1_accumulator_V_load_reg_825[2]),
        .O(\tmp_10_1_reg_1122[0]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    \tmp_10_1_reg_1122[0]_i_53 
       (.I0(\tmp_10_1_reg_1122[0]_i_69_n_0 ),
        .I1(tmp_14_reg_1016[0]),
        .I2(\tmp_5_1_reg_991_reg_n_0_[0] ),
        .I3(r_V_1_1_reg_1011),
        .I4(tmp_15_reg_1043[0]),
        .I5(ap_reg_pp0_iter1_accumulator_V_load_reg_825[0]),
        .O(\tmp_10_1_reg_1122[0]_i_53_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_10_1_reg_1122[0]_i_54 
       (.I0(tmp_14_reg_1016[15]),
        .I1(\tmp_5_1_reg_991_reg_n_0_[0] ),
        .I2(r_V_1_1_reg_1011),
        .I3(tmp_15_reg_1043[15]),
        .O(\tmp_10_1_reg_1122[0]_i_54_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_10_1_reg_1122[0]_i_55 
       (.I0(tmp_14_reg_1016[13]),
        .I1(\tmp_5_1_reg_991_reg_n_0_[0] ),
        .I2(r_V_1_1_reg_1011),
        .I3(tmp_15_reg_1043[13]),
        .O(\tmp_10_1_reg_1122[0]_i_55_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_10_1_reg_1122[0]_i_56 
       (.I0(tmp_14_reg_1016[11]),
        .I1(\tmp_5_1_reg_991_reg_n_0_[0] ),
        .I2(r_V_1_1_reg_1011),
        .I3(tmp_15_reg_1043[11]),
        .O(\tmp_10_1_reg_1122[0]_i_56_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_10_1_reg_1122[0]_i_57 
       (.I0(tmp_14_reg_1016[9]),
        .I1(\tmp_5_1_reg_991_reg_n_0_[0] ),
        .I2(r_V_1_1_reg_1011),
        .I3(tmp_15_reg_1043[9]),
        .O(\tmp_10_1_reg_1122[0]_i_57_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \tmp_10_1_reg_1122[0]_i_58 
       (.I0(ap_reg_pp0_iter1_accumulator_V_load_reg_825[15]),
        .I1(tmp_15_reg_1043[15]),
        .I2(r_V_1_1_reg_1011),
        .I3(\tmp_5_1_reg_991_reg_n_0_[0] ),
        .I4(tmp_14_reg_1016[15]),
        .O(\tmp_10_1_reg_1122[0]_i_58_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \tmp_10_1_reg_1122[0]_i_59 
       (.I0(ap_reg_pp0_iter1_accumulator_V_load_reg_825[13]),
        .I1(tmp_15_reg_1043[13]),
        .I2(r_V_1_1_reg_1011),
        .I3(\tmp_5_1_reg_991_reg_n_0_[0] ),
        .I4(tmp_14_reg_1016[13]),
        .O(\tmp_10_1_reg_1122[0]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_10_1_reg_1122[0]_i_6 
       (.I0(ap_reg_pp0_iter1_accumulator_V_load_reg_825[25]),
        .I1(\tmp_10_1_reg_1122[0]_i_24_n_0 ),
        .I2(ap_reg_pp0_iter1_accumulator_V_load_reg_825[24]),
        .I3(tmp_15_reg_1043[24]),
        .I4(\tmp_10_1_reg_1122[0]_i_21_n_0 ),
        .I5(tmp_14_reg_1016[24]),
        .O(\tmp_10_1_reg_1122[0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \tmp_10_1_reg_1122[0]_i_60 
       (.I0(ap_reg_pp0_iter1_accumulator_V_load_reg_825[11]),
        .I1(tmp_15_reg_1043[11]),
        .I2(r_V_1_1_reg_1011),
        .I3(\tmp_5_1_reg_991_reg_n_0_[0] ),
        .I4(tmp_14_reg_1016[11]),
        .O(\tmp_10_1_reg_1122[0]_i_60_n_0 ));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \tmp_10_1_reg_1122[0]_i_61 
       (.I0(ap_reg_pp0_iter1_accumulator_V_load_reg_825[9]),
        .I1(tmp_15_reg_1043[9]),
        .I2(r_V_1_1_reg_1011),
        .I3(\tmp_5_1_reg_991_reg_n_0_[0] ),
        .I4(tmp_14_reg_1016[9]),
        .O(\tmp_10_1_reg_1122[0]_i_61_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_10_1_reg_1122[0]_i_62 
       (.I0(tmp_14_reg_1016[7]),
        .I1(\tmp_5_1_reg_991_reg_n_0_[0] ),
        .I2(r_V_1_1_reg_1011),
        .I3(tmp_15_reg_1043[7]),
        .O(\tmp_10_1_reg_1122[0]_i_62_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_10_1_reg_1122[0]_i_63 
       (.I0(tmp_14_reg_1016[5]),
        .I1(\tmp_5_1_reg_991_reg_n_0_[0] ),
        .I2(r_V_1_1_reg_1011),
        .I3(tmp_15_reg_1043[5]),
        .O(\tmp_10_1_reg_1122[0]_i_63_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_10_1_reg_1122[0]_i_64 
       (.I0(tmp_14_reg_1016[3]),
        .I1(\tmp_5_1_reg_991_reg_n_0_[0] ),
        .I2(r_V_1_1_reg_1011),
        .I3(tmp_15_reg_1043[3]),
        .O(\tmp_10_1_reg_1122[0]_i_64_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_10_1_reg_1122[0]_i_65 
       (.I0(tmp_14_reg_1016[1]),
        .I1(\tmp_5_1_reg_991_reg_n_0_[0] ),
        .I2(r_V_1_1_reg_1011),
        .I3(tmp_15_reg_1043[1]),
        .O(\tmp_10_1_reg_1122[0]_i_65_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \tmp_10_1_reg_1122[0]_i_66 
       (.I0(ap_reg_pp0_iter1_accumulator_V_load_reg_825[7]),
        .I1(tmp_15_reg_1043[7]),
        .I2(r_V_1_1_reg_1011),
        .I3(\tmp_5_1_reg_991_reg_n_0_[0] ),
        .I4(tmp_14_reg_1016[7]),
        .O(\tmp_10_1_reg_1122[0]_i_66_n_0 ));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \tmp_10_1_reg_1122[0]_i_67 
       (.I0(ap_reg_pp0_iter1_accumulator_V_load_reg_825[5]),
        .I1(tmp_15_reg_1043[5]),
        .I2(r_V_1_1_reg_1011),
        .I3(\tmp_5_1_reg_991_reg_n_0_[0] ),
        .I4(tmp_14_reg_1016[5]),
        .O(\tmp_10_1_reg_1122[0]_i_67_n_0 ));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \tmp_10_1_reg_1122[0]_i_68 
       (.I0(ap_reg_pp0_iter1_accumulator_V_load_reg_825[3]),
        .I1(tmp_15_reg_1043[3]),
        .I2(r_V_1_1_reg_1011),
        .I3(\tmp_5_1_reg_991_reg_n_0_[0] ),
        .I4(tmp_14_reg_1016[3]),
        .O(\tmp_10_1_reg_1122[0]_i_68_n_0 ));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \tmp_10_1_reg_1122[0]_i_69 
       (.I0(ap_reg_pp0_iter1_accumulator_V_load_reg_825[1]),
        .I1(tmp_15_reg_1043[1]),
        .I2(r_V_1_1_reg_1011),
        .I3(\tmp_5_1_reg_991_reg_n_0_[0] ),
        .I4(tmp_14_reg_1016[1]),
        .O(\tmp_10_1_reg_1122[0]_i_69_n_0 ));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    \tmp_10_1_reg_1122[0]_i_7 
       (.I0(\tmp_10_1_reg_1122[0]_i_25_n_0 ),
        .I1(tmp_14_reg_1016[30]),
        .I2(\tmp_5_1_reg_991_reg_n_0_[0] ),
        .I3(r_V_1_1_reg_1011),
        .I4(tmp_15_reg_1043[30]),
        .I5(ap_reg_pp0_iter1_accumulator_V_load_reg_825[30]),
        .O(\tmp_10_1_reg_1122[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    \tmp_10_1_reg_1122[0]_i_8 
       (.I0(\tmp_10_1_reg_1122[0]_i_26_n_0 ),
        .I1(tmp_14_reg_1016[28]),
        .I2(\tmp_5_1_reg_991_reg_n_0_[0] ),
        .I3(r_V_1_1_reg_1011),
        .I4(tmp_15_reg_1043[28]),
        .I5(ap_reg_pp0_iter1_accumulator_V_load_reg_825[28]),
        .O(\tmp_10_1_reg_1122[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    \tmp_10_1_reg_1122[0]_i_9 
       (.I0(\tmp_10_1_reg_1122[0]_i_27_n_0 ),
        .I1(tmp_14_reg_1016[26]),
        .I2(\tmp_5_1_reg_991_reg_n_0_[0] ),
        .I3(r_V_1_1_reg_1011),
        .I4(tmp_15_reg_1043[26]),
        .I5(ap_reg_pp0_iter1_accumulator_V_load_reg_825[26]),
        .O(\tmp_10_1_reg_1122[0]_i_9_n_0 ));
  FDRE \tmp_10_1_reg_1122_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(tmp_10_1_fu_512_p2),
        .Q(tmp_12_1_cast_fu_688_p1),
        .R(1'b0));
  CARRY4 \tmp_10_1_reg_1122_reg[0]_i_1 
       (.CI(\tmp_10_1_reg_1122_reg[0]_i_2_n_0 ),
        .CO({tmp_10_1_fu_512_p2,\tmp_10_1_reg_1122_reg[0]_i_1_n_1 ,\tmp_10_1_reg_1122_reg[0]_i_1_n_2 ,\tmp_10_1_reg_1122_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_10_1_reg_1122[0]_i_3_n_0 ,\tmp_10_1_reg_1122[0]_i_4_n_0 ,\tmp_10_1_reg_1122[0]_i_5_n_0 ,\tmp_10_1_reg_1122[0]_i_6_n_0 }),
        .O(\NLW_tmp_10_1_reg_1122_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\tmp_10_1_reg_1122[0]_i_7_n_0 ,\tmp_10_1_reg_1122[0]_i_8_n_0 ,\tmp_10_1_reg_1122[0]_i_9_n_0 ,\tmp_10_1_reg_1122[0]_i_10_n_0 }));
  CARRY4 \tmp_10_1_reg_1122_reg[0]_i_11 
       (.CI(\tmp_10_1_reg_1122_reg[0]_i_29_n_0 ),
        .CO({\tmp_10_1_reg_1122_reg[0]_i_11_n_0 ,\tmp_10_1_reg_1122_reg[0]_i_11_n_1 ,\tmp_10_1_reg_1122_reg[0]_i_11_n_2 ,\tmp_10_1_reg_1122_reg[0]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_10_1_reg_1122[0]_i_30_n_0 ,\tmp_10_1_reg_1122[0]_i_31_n_0 ,\tmp_10_1_reg_1122[0]_i_32_n_0 ,\tmp_10_1_reg_1122[0]_i_33_n_0 }),
        .O(\NLW_tmp_10_1_reg_1122_reg[0]_i_11_O_UNCONNECTED [3:0]),
        .S({\tmp_10_1_reg_1122[0]_i_34_n_0 ,\tmp_10_1_reg_1122[0]_i_35_n_0 ,\tmp_10_1_reg_1122[0]_i_36_n_0 ,\tmp_10_1_reg_1122[0]_i_37_n_0 }));
  CARRY4 \tmp_10_1_reg_1122_reg[0]_i_2 
       (.CI(\tmp_10_1_reg_1122_reg[0]_i_11_n_0 ),
        .CO({\tmp_10_1_reg_1122_reg[0]_i_2_n_0 ,\tmp_10_1_reg_1122_reg[0]_i_2_n_1 ,\tmp_10_1_reg_1122_reg[0]_i_2_n_2 ,\tmp_10_1_reg_1122_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_10_1_reg_1122[0]_i_12_n_0 ,\tmp_10_1_reg_1122[0]_i_13_n_0 ,\tmp_10_1_reg_1122[0]_i_14_n_0 ,\tmp_10_1_reg_1122[0]_i_15_n_0 }),
        .O(\NLW_tmp_10_1_reg_1122_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_10_1_reg_1122[0]_i_16_n_0 ,\tmp_10_1_reg_1122[0]_i_17_n_0 ,\tmp_10_1_reg_1122[0]_i_18_n_0 ,\tmp_10_1_reg_1122[0]_i_19_n_0 }));
  CARRY4 \tmp_10_1_reg_1122_reg[0]_i_29 
       (.CI(1'b0),
        .CO({\tmp_10_1_reg_1122_reg[0]_i_29_n_0 ,\tmp_10_1_reg_1122_reg[0]_i_29_n_1 ,\tmp_10_1_reg_1122_reg[0]_i_29_n_2 ,\tmp_10_1_reg_1122_reg[0]_i_29_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_10_1_reg_1122[0]_i_46_n_0 ,\tmp_10_1_reg_1122[0]_i_47_n_0 ,\tmp_10_1_reg_1122[0]_i_48_n_0 ,\tmp_10_1_reg_1122[0]_i_49_n_0 }),
        .O(\NLW_tmp_10_1_reg_1122_reg[0]_i_29_O_UNCONNECTED [3:0]),
        .S({\tmp_10_1_reg_1122[0]_i_50_n_0 ,\tmp_10_1_reg_1122[0]_i_51_n_0 ,\tmp_10_1_reg_1122[0]_i_52_n_0 ,\tmp_10_1_reg_1122[0]_i_53_n_0 }));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    \tmp_10_2_reg_1154[0]_i_10 
       (.I0(\tmp_10_2_reg_1154[0]_i_28_n_0 ),
        .I1(tmp_18_reg_1053[24]),
        .I2(\tmp_5_2_reg_1028_reg_n_0_[0] ),
        .I3(r_V_1_2_reg_1048),
        .I4(tmp_19_reg_1085[24]),
        .I5(ap_reg_pp0_iter2_accumulator_V_load_reg_825[24]),
        .O(\tmp_10_2_reg_1154[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_10_2_reg_1154[0]_i_12 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[23]),
        .I1(\tmp_10_2_reg_1154[0]_i_38_n_0 ),
        .I2(ap_reg_pp0_iter2_accumulator_V_load_reg_825[22]),
        .I3(tmp_19_reg_1085[22]),
        .I4(\tmp_10_2_reg_1154[0]_i_21_n_0 ),
        .I5(tmp_18_reg_1053[22]),
        .O(\tmp_10_2_reg_1154[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_10_2_reg_1154[0]_i_13 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[21]),
        .I1(\tmp_10_2_reg_1154[0]_i_39_n_0 ),
        .I2(ap_reg_pp0_iter2_accumulator_V_load_reg_825[20]),
        .I3(tmp_19_reg_1085[20]),
        .I4(\tmp_10_2_reg_1154[0]_i_21_n_0 ),
        .I5(tmp_18_reg_1053[20]),
        .O(\tmp_10_2_reg_1154[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_10_2_reg_1154[0]_i_14 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[19]),
        .I1(\tmp_10_2_reg_1154[0]_i_40_n_0 ),
        .I2(ap_reg_pp0_iter2_accumulator_V_load_reg_825[18]),
        .I3(tmp_19_reg_1085[18]),
        .I4(\tmp_10_2_reg_1154[0]_i_21_n_0 ),
        .I5(tmp_18_reg_1053[18]),
        .O(\tmp_10_2_reg_1154[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_10_2_reg_1154[0]_i_15 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[17]),
        .I1(\tmp_10_2_reg_1154[0]_i_41_n_0 ),
        .I2(ap_reg_pp0_iter2_accumulator_V_load_reg_825[16]),
        .I3(tmp_19_reg_1085[16]),
        .I4(\tmp_10_2_reg_1154[0]_i_21_n_0 ),
        .I5(tmp_18_reg_1053[16]),
        .O(\tmp_10_2_reg_1154[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    \tmp_10_2_reg_1154[0]_i_16 
       (.I0(\tmp_10_2_reg_1154[0]_i_42_n_0 ),
        .I1(tmp_18_reg_1053[22]),
        .I2(\tmp_5_2_reg_1028_reg_n_0_[0] ),
        .I3(r_V_1_2_reg_1048),
        .I4(tmp_19_reg_1085[22]),
        .I5(ap_reg_pp0_iter2_accumulator_V_load_reg_825[22]),
        .O(\tmp_10_2_reg_1154[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    \tmp_10_2_reg_1154[0]_i_17 
       (.I0(\tmp_10_2_reg_1154[0]_i_43_n_0 ),
        .I1(tmp_18_reg_1053[20]),
        .I2(\tmp_5_2_reg_1028_reg_n_0_[0] ),
        .I3(r_V_1_2_reg_1048),
        .I4(tmp_19_reg_1085[20]),
        .I5(ap_reg_pp0_iter2_accumulator_V_load_reg_825[20]),
        .O(\tmp_10_2_reg_1154[0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    \tmp_10_2_reg_1154[0]_i_18 
       (.I0(\tmp_10_2_reg_1154[0]_i_44_n_0 ),
        .I1(tmp_18_reg_1053[18]),
        .I2(\tmp_5_2_reg_1028_reg_n_0_[0] ),
        .I3(r_V_1_2_reg_1048),
        .I4(tmp_19_reg_1085[18]),
        .I5(ap_reg_pp0_iter2_accumulator_V_load_reg_825[18]),
        .O(\tmp_10_2_reg_1154[0]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    \tmp_10_2_reg_1154[0]_i_19 
       (.I0(\tmp_10_2_reg_1154[0]_i_45_n_0 ),
        .I1(tmp_18_reg_1053[16]),
        .I2(\tmp_5_2_reg_1028_reg_n_0_[0] ),
        .I3(r_V_1_2_reg_1048),
        .I4(tmp_19_reg_1085[16]),
        .I5(ap_reg_pp0_iter2_accumulator_V_load_reg_825[16]),
        .O(\tmp_10_2_reg_1154[0]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_10_2_reg_1154[0]_i_20 
       (.I0(tmp_18_reg_1053[31]),
        .I1(\tmp_5_2_reg_1028_reg_n_0_[0] ),
        .I2(r_V_1_2_reg_1048),
        .I3(tmp_19_reg_1085[31]),
        .O(\tmp_10_2_reg_1154[0]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_10_2_reg_1154[0]_i_21 
       (.I0(\tmp_5_2_reg_1028_reg_n_0_[0] ),
        .I1(r_V_1_2_reg_1048),
        .O(\tmp_10_2_reg_1154[0]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_10_2_reg_1154[0]_i_22 
       (.I0(tmp_18_reg_1053[29]),
        .I1(\tmp_5_2_reg_1028_reg_n_0_[0] ),
        .I2(r_V_1_2_reg_1048),
        .I3(tmp_19_reg_1085[29]),
        .O(\tmp_10_2_reg_1154[0]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_10_2_reg_1154[0]_i_23 
       (.I0(tmp_18_reg_1053[27]),
        .I1(\tmp_5_2_reg_1028_reg_n_0_[0] ),
        .I2(r_V_1_2_reg_1048),
        .I3(tmp_19_reg_1085[27]),
        .O(\tmp_10_2_reg_1154[0]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_10_2_reg_1154[0]_i_24 
       (.I0(tmp_18_reg_1053[25]),
        .I1(\tmp_5_2_reg_1028_reg_n_0_[0] ),
        .I2(r_V_1_2_reg_1048),
        .I3(tmp_19_reg_1085[25]),
        .O(\tmp_10_2_reg_1154[0]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \tmp_10_2_reg_1154[0]_i_25 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[31]),
        .I1(tmp_19_reg_1085[31]),
        .I2(r_V_1_2_reg_1048),
        .I3(\tmp_5_2_reg_1028_reg_n_0_[0] ),
        .I4(tmp_18_reg_1053[31]),
        .O(\tmp_10_2_reg_1154[0]_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \tmp_10_2_reg_1154[0]_i_26 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[29]),
        .I1(tmp_19_reg_1085[29]),
        .I2(r_V_1_2_reg_1048),
        .I3(\tmp_5_2_reg_1028_reg_n_0_[0] ),
        .I4(tmp_18_reg_1053[29]),
        .O(\tmp_10_2_reg_1154[0]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \tmp_10_2_reg_1154[0]_i_27 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[27]),
        .I1(tmp_19_reg_1085[27]),
        .I2(r_V_1_2_reg_1048),
        .I3(\tmp_5_2_reg_1028_reg_n_0_[0] ),
        .I4(tmp_18_reg_1053[27]),
        .O(\tmp_10_2_reg_1154[0]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \tmp_10_2_reg_1154[0]_i_28 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[25]),
        .I1(tmp_19_reg_1085[25]),
        .I2(r_V_1_2_reg_1048),
        .I3(\tmp_5_2_reg_1028_reg_n_0_[0] ),
        .I4(tmp_18_reg_1053[25]),
        .O(\tmp_10_2_reg_1154[0]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_10_2_reg_1154[0]_i_3 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[31]),
        .I1(\tmp_10_2_reg_1154[0]_i_20_n_0 ),
        .I2(ap_reg_pp0_iter2_accumulator_V_load_reg_825[30]),
        .I3(tmp_19_reg_1085[30]),
        .I4(\tmp_10_2_reg_1154[0]_i_21_n_0 ),
        .I5(tmp_18_reg_1053[30]),
        .O(\tmp_10_2_reg_1154[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_10_2_reg_1154[0]_i_30 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[15]),
        .I1(\tmp_10_2_reg_1154[0]_i_54_n_0 ),
        .I2(ap_reg_pp0_iter2_accumulator_V_load_reg_825[14]),
        .I3(tmp_19_reg_1085[14]),
        .I4(\tmp_10_2_reg_1154[0]_i_21_n_0 ),
        .I5(tmp_18_reg_1053[14]),
        .O(\tmp_10_2_reg_1154[0]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_10_2_reg_1154[0]_i_31 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[13]),
        .I1(\tmp_10_2_reg_1154[0]_i_55_n_0 ),
        .I2(ap_reg_pp0_iter2_accumulator_V_load_reg_825[12]),
        .I3(tmp_19_reg_1085[12]),
        .I4(\tmp_10_2_reg_1154[0]_i_21_n_0 ),
        .I5(tmp_18_reg_1053[12]),
        .O(\tmp_10_2_reg_1154[0]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_10_2_reg_1154[0]_i_32 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[11]),
        .I1(\tmp_10_2_reg_1154[0]_i_56_n_0 ),
        .I2(ap_reg_pp0_iter2_accumulator_V_load_reg_825[10]),
        .I3(tmp_19_reg_1085[10]),
        .I4(\tmp_10_2_reg_1154[0]_i_21_n_0 ),
        .I5(tmp_18_reg_1053[10]),
        .O(\tmp_10_2_reg_1154[0]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_10_2_reg_1154[0]_i_33 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[9]),
        .I1(\tmp_10_2_reg_1154[0]_i_57_n_0 ),
        .I2(ap_reg_pp0_iter2_accumulator_V_load_reg_825[8]),
        .I3(tmp_19_reg_1085[8]),
        .I4(\tmp_10_2_reg_1154[0]_i_21_n_0 ),
        .I5(tmp_18_reg_1053[8]),
        .O(\tmp_10_2_reg_1154[0]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    \tmp_10_2_reg_1154[0]_i_34 
       (.I0(\tmp_10_2_reg_1154[0]_i_58_n_0 ),
        .I1(tmp_18_reg_1053[14]),
        .I2(\tmp_5_2_reg_1028_reg_n_0_[0] ),
        .I3(r_V_1_2_reg_1048),
        .I4(tmp_19_reg_1085[14]),
        .I5(ap_reg_pp0_iter2_accumulator_V_load_reg_825[14]),
        .O(\tmp_10_2_reg_1154[0]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    \tmp_10_2_reg_1154[0]_i_35 
       (.I0(\tmp_10_2_reg_1154[0]_i_59_n_0 ),
        .I1(tmp_18_reg_1053[12]),
        .I2(\tmp_5_2_reg_1028_reg_n_0_[0] ),
        .I3(r_V_1_2_reg_1048),
        .I4(tmp_19_reg_1085[12]),
        .I5(ap_reg_pp0_iter2_accumulator_V_load_reg_825[12]),
        .O(\tmp_10_2_reg_1154[0]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    \tmp_10_2_reg_1154[0]_i_36 
       (.I0(\tmp_10_2_reg_1154[0]_i_60_n_0 ),
        .I1(tmp_18_reg_1053[10]),
        .I2(\tmp_5_2_reg_1028_reg_n_0_[0] ),
        .I3(r_V_1_2_reg_1048),
        .I4(tmp_19_reg_1085[10]),
        .I5(ap_reg_pp0_iter2_accumulator_V_load_reg_825[10]),
        .O(\tmp_10_2_reg_1154[0]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    \tmp_10_2_reg_1154[0]_i_37 
       (.I0(\tmp_10_2_reg_1154[0]_i_61_n_0 ),
        .I1(tmp_18_reg_1053[8]),
        .I2(\tmp_5_2_reg_1028_reg_n_0_[0] ),
        .I3(r_V_1_2_reg_1048),
        .I4(tmp_19_reg_1085[8]),
        .I5(ap_reg_pp0_iter2_accumulator_V_load_reg_825[8]),
        .O(\tmp_10_2_reg_1154[0]_i_37_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_10_2_reg_1154[0]_i_38 
       (.I0(tmp_18_reg_1053[23]),
        .I1(\tmp_5_2_reg_1028_reg_n_0_[0] ),
        .I2(r_V_1_2_reg_1048),
        .I3(tmp_19_reg_1085[23]),
        .O(\tmp_10_2_reg_1154[0]_i_38_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_10_2_reg_1154[0]_i_39 
       (.I0(tmp_18_reg_1053[21]),
        .I1(\tmp_5_2_reg_1028_reg_n_0_[0] ),
        .I2(r_V_1_2_reg_1048),
        .I3(tmp_19_reg_1085[21]),
        .O(\tmp_10_2_reg_1154[0]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_10_2_reg_1154[0]_i_4 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[29]),
        .I1(\tmp_10_2_reg_1154[0]_i_22_n_0 ),
        .I2(ap_reg_pp0_iter2_accumulator_V_load_reg_825[28]),
        .I3(tmp_19_reg_1085[28]),
        .I4(\tmp_10_2_reg_1154[0]_i_21_n_0 ),
        .I5(tmp_18_reg_1053[28]),
        .O(\tmp_10_2_reg_1154[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_10_2_reg_1154[0]_i_40 
       (.I0(tmp_18_reg_1053[19]),
        .I1(\tmp_5_2_reg_1028_reg_n_0_[0] ),
        .I2(r_V_1_2_reg_1048),
        .I3(tmp_19_reg_1085[19]),
        .O(\tmp_10_2_reg_1154[0]_i_40_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_10_2_reg_1154[0]_i_41 
       (.I0(tmp_18_reg_1053[17]),
        .I1(\tmp_5_2_reg_1028_reg_n_0_[0] ),
        .I2(r_V_1_2_reg_1048),
        .I3(tmp_19_reg_1085[17]),
        .O(\tmp_10_2_reg_1154[0]_i_41_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \tmp_10_2_reg_1154[0]_i_42 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[23]),
        .I1(tmp_19_reg_1085[23]),
        .I2(r_V_1_2_reg_1048),
        .I3(\tmp_5_2_reg_1028_reg_n_0_[0] ),
        .I4(tmp_18_reg_1053[23]),
        .O(\tmp_10_2_reg_1154[0]_i_42_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \tmp_10_2_reg_1154[0]_i_43 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[21]),
        .I1(tmp_19_reg_1085[21]),
        .I2(r_V_1_2_reg_1048),
        .I3(\tmp_5_2_reg_1028_reg_n_0_[0] ),
        .I4(tmp_18_reg_1053[21]),
        .O(\tmp_10_2_reg_1154[0]_i_43_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \tmp_10_2_reg_1154[0]_i_44 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[19]),
        .I1(tmp_19_reg_1085[19]),
        .I2(r_V_1_2_reg_1048),
        .I3(\tmp_5_2_reg_1028_reg_n_0_[0] ),
        .I4(tmp_18_reg_1053[19]),
        .O(\tmp_10_2_reg_1154[0]_i_44_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \tmp_10_2_reg_1154[0]_i_45 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[17]),
        .I1(tmp_19_reg_1085[17]),
        .I2(r_V_1_2_reg_1048),
        .I3(\tmp_5_2_reg_1028_reg_n_0_[0] ),
        .I4(tmp_18_reg_1053[17]),
        .O(\tmp_10_2_reg_1154[0]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_10_2_reg_1154[0]_i_46 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[7]),
        .I1(\tmp_10_2_reg_1154[0]_i_62_n_0 ),
        .I2(ap_reg_pp0_iter2_accumulator_V_load_reg_825[6]),
        .I3(tmp_19_reg_1085[6]),
        .I4(\tmp_10_2_reg_1154[0]_i_21_n_0 ),
        .I5(tmp_18_reg_1053[6]),
        .O(\tmp_10_2_reg_1154[0]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_10_2_reg_1154[0]_i_47 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[5]),
        .I1(\tmp_10_2_reg_1154[0]_i_63_n_0 ),
        .I2(ap_reg_pp0_iter2_accumulator_V_load_reg_825[4]),
        .I3(tmp_19_reg_1085[4]),
        .I4(\tmp_10_2_reg_1154[0]_i_21_n_0 ),
        .I5(tmp_18_reg_1053[4]),
        .O(\tmp_10_2_reg_1154[0]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_10_2_reg_1154[0]_i_48 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[3]),
        .I1(\tmp_10_2_reg_1154[0]_i_64_n_0 ),
        .I2(ap_reg_pp0_iter2_accumulator_V_load_reg_825[2]),
        .I3(tmp_19_reg_1085[2]),
        .I4(\tmp_10_2_reg_1154[0]_i_21_n_0 ),
        .I5(tmp_18_reg_1053[2]),
        .O(\tmp_10_2_reg_1154[0]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_10_2_reg_1154[0]_i_49 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[1]),
        .I1(\tmp_10_2_reg_1154[0]_i_65_n_0 ),
        .I2(ap_reg_pp0_iter2_accumulator_V_load_reg_825[0]),
        .I3(tmp_19_reg_1085[0]),
        .I4(\tmp_10_2_reg_1154[0]_i_21_n_0 ),
        .I5(tmp_18_reg_1053[0]),
        .O(\tmp_10_2_reg_1154[0]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_10_2_reg_1154[0]_i_5 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[27]),
        .I1(\tmp_10_2_reg_1154[0]_i_23_n_0 ),
        .I2(ap_reg_pp0_iter2_accumulator_V_load_reg_825[26]),
        .I3(tmp_19_reg_1085[26]),
        .I4(\tmp_10_2_reg_1154[0]_i_21_n_0 ),
        .I5(tmp_18_reg_1053[26]),
        .O(\tmp_10_2_reg_1154[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    \tmp_10_2_reg_1154[0]_i_50 
       (.I0(\tmp_10_2_reg_1154[0]_i_66_n_0 ),
        .I1(tmp_18_reg_1053[6]),
        .I2(\tmp_5_2_reg_1028_reg_n_0_[0] ),
        .I3(r_V_1_2_reg_1048),
        .I4(tmp_19_reg_1085[6]),
        .I5(ap_reg_pp0_iter2_accumulator_V_load_reg_825[6]),
        .O(\tmp_10_2_reg_1154[0]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    \tmp_10_2_reg_1154[0]_i_51 
       (.I0(\tmp_10_2_reg_1154[0]_i_67_n_0 ),
        .I1(tmp_18_reg_1053[4]),
        .I2(\tmp_5_2_reg_1028_reg_n_0_[0] ),
        .I3(r_V_1_2_reg_1048),
        .I4(tmp_19_reg_1085[4]),
        .I5(ap_reg_pp0_iter2_accumulator_V_load_reg_825[4]),
        .O(\tmp_10_2_reg_1154[0]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    \tmp_10_2_reg_1154[0]_i_52 
       (.I0(\tmp_10_2_reg_1154[0]_i_68_n_0 ),
        .I1(tmp_18_reg_1053[2]),
        .I2(\tmp_5_2_reg_1028_reg_n_0_[0] ),
        .I3(r_V_1_2_reg_1048),
        .I4(tmp_19_reg_1085[2]),
        .I5(ap_reg_pp0_iter2_accumulator_V_load_reg_825[2]),
        .O(\tmp_10_2_reg_1154[0]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    \tmp_10_2_reg_1154[0]_i_53 
       (.I0(\tmp_10_2_reg_1154[0]_i_69_n_0 ),
        .I1(tmp_18_reg_1053[0]),
        .I2(\tmp_5_2_reg_1028_reg_n_0_[0] ),
        .I3(r_V_1_2_reg_1048),
        .I4(tmp_19_reg_1085[0]),
        .I5(ap_reg_pp0_iter2_accumulator_V_load_reg_825[0]),
        .O(\tmp_10_2_reg_1154[0]_i_53_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_10_2_reg_1154[0]_i_54 
       (.I0(tmp_18_reg_1053[15]),
        .I1(\tmp_5_2_reg_1028_reg_n_0_[0] ),
        .I2(r_V_1_2_reg_1048),
        .I3(tmp_19_reg_1085[15]),
        .O(\tmp_10_2_reg_1154[0]_i_54_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_10_2_reg_1154[0]_i_55 
       (.I0(tmp_18_reg_1053[13]),
        .I1(\tmp_5_2_reg_1028_reg_n_0_[0] ),
        .I2(r_V_1_2_reg_1048),
        .I3(tmp_19_reg_1085[13]),
        .O(\tmp_10_2_reg_1154[0]_i_55_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_10_2_reg_1154[0]_i_56 
       (.I0(tmp_18_reg_1053[11]),
        .I1(\tmp_5_2_reg_1028_reg_n_0_[0] ),
        .I2(r_V_1_2_reg_1048),
        .I3(tmp_19_reg_1085[11]),
        .O(\tmp_10_2_reg_1154[0]_i_56_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_10_2_reg_1154[0]_i_57 
       (.I0(tmp_18_reg_1053[9]),
        .I1(\tmp_5_2_reg_1028_reg_n_0_[0] ),
        .I2(r_V_1_2_reg_1048),
        .I3(tmp_19_reg_1085[9]),
        .O(\tmp_10_2_reg_1154[0]_i_57_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \tmp_10_2_reg_1154[0]_i_58 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[15]),
        .I1(tmp_19_reg_1085[15]),
        .I2(r_V_1_2_reg_1048),
        .I3(\tmp_5_2_reg_1028_reg_n_0_[0] ),
        .I4(tmp_18_reg_1053[15]),
        .O(\tmp_10_2_reg_1154[0]_i_58_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \tmp_10_2_reg_1154[0]_i_59 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[13]),
        .I1(tmp_19_reg_1085[13]),
        .I2(r_V_1_2_reg_1048),
        .I3(\tmp_5_2_reg_1028_reg_n_0_[0] ),
        .I4(tmp_18_reg_1053[13]),
        .O(\tmp_10_2_reg_1154[0]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_10_2_reg_1154[0]_i_6 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[25]),
        .I1(\tmp_10_2_reg_1154[0]_i_24_n_0 ),
        .I2(ap_reg_pp0_iter2_accumulator_V_load_reg_825[24]),
        .I3(tmp_19_reg_1085[24]),
        .I4(\tmp_10_2_reg_1154[0]_i_21_n_0 ),
        .I5(tmp_18_reg_1053[24]),
        .O(\tmp_10_2_reg_1154[0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \tmp_10_2_reg_1154[0]_i_60 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[11]),
        .I1(tmp_19_reg_1085[11]),
        .I2(r_V_1_2_reg_1048),
        .I3(\tmp_5_2_reg_1028_reg_n_0_[0] ),
        .I4(tmp_18_reg_1053[11]),
        .O(\tmp_10_2_reg_1154[0]_i_60_n_0 ));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \tmp_10_2_reg_1154[0]_i_61 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[9]),
        .I1(tmp_19_reg_1085[9]),
        .I2(r_V_1_2_reg_1048),
        .I3(\tmp_5_2_reg_1028_reg_n_0_[0] ),
        .I4(tmp_18_reg_1053[9]),
        .O(\tmp_10_2_reg_1154[0]_i_61_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_10_2_reg_1154[0]_i_62 
       (.I0(tmp_18_reg_1053[7]),
        .I1(\tmp_5_2_reg_1028_reg_n_0_[0] ),
        .I2(r_V_1_2_reg_1048),
        .I3(tmp_19_reg_1085[7]),
        .O(\tmp_10_2_reg_1154[0]_i_62_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_10_2_reg_1154[0]_i_63 
       (.I0(tmp_18_reg_1053[5]),
        .I1(\tmp_5_2_reg_1028_reg_n_0_[0] ),
        .I2(r_V_1_2_reg_1048),
        .I3(tmp_19_reg_1085[5]),
        .O(\tmp_10_2_reg_1154[0]_i_63_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_10_2_reg_1154[0]_i_64 
       (.I0(tmp_18_reg_1053[3]),
        .I1(\tmp_5_2_reg_1028_reg_n_0_[0] ),
        .I2(r_V_1_2_reg_1048),
        .I3(tmp_19_reg_1085[3]),
        .O(\tmp_10_2_reg_1154[0]_i_64_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_10_2_reg_1154[0]_i_65 
       (.I0(tmp_18_reg_1053[1]),
        .I1(\tmp_5_2_reg_1028_reg_n_0_[0] ),
        .I2(r_V_1_2_reg_1048),
        .I3(tmp_19_reg_1085[1]),
        .O(\tmp_10_2_reg_1154[0]_i_65_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \tmp_10_2_reg_1154[0]_i_66 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[7]),
        .I1(tmp_19_reg_1085[7]),
        .I2(r_V_1_2_reg_1048),
        .I3(\tmp_5_2_reg_1028_reg_n_0_[0] ),
        .I4(tmp_18_reg_1053[7]),
        .O(\tmp_10_2_reg_1154[0]_i_66_n_0 ));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \tmp_10_2_reg_1154[0]_i_67 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[5]),
        .I1(tmp_19_reg_1085[5]),
        .I2(r_V_1_2_reg_1048),
        .I3(\tmp_5_2_reg_1028_reg_n_0_[0] ),
        .I4(tmp_18_reg_1053[5]),
        .O(\tmp_10_2_reg_1154[0]_i_67_n_0 ));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \tmp_10_2_reg_1154[0]_i_68 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[3]),
        .I1(tmp_19_reg_1085[3]),
        .I2(r_V_1_2_reg_1048),
        .I3(\tmp_5_2_reg_1028_reg_n_0_[0] ),
        .I4(tmp_18_reg_1053[3]),
        .O(\tmp_10_2_reg_1154[0]_i_68_n_0 ));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \tmp_10_2_reg_1154[0]_i_69 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[1]),
        .I1(tmp_19_reg_1085[1]),
        .I2(r_V_1_2_reg_1048),
        .I3(\tmp_5_2_reg_1028_reg_n_0_[0] ),
        .I4(tmp_18_reg_1053[1]),
        .O(\tmp_10_2_reg_1154[0]_i_69_n_0 ));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    \tmp_10_2_reg_1154[0]_i_7 
       (.I0(\tmp_10_2_reg_1154[0]_i_25_n_0 ),
        .I1(tmp_18_reg_1053[30]),
        .I2(\tmp_5_2_reg_1028_reg_n_0_[0] ),
        .I3(r_V_1_2_reg_1048),
        .I4(tmp_19_reg_1085[30]),
        .I5(ap_reg_pp0_iter2_accumulator_V_load_reg_825[30]),
        .O(\tmp_10_2_reg_1154[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    \tmp_10_2_reg_1154[0]_i_8 
       (.I0(\tmp_10_2_reg_1154[0]_i_26_n_0 ),
        .I1(tmp_18_reg_1053[28]),
        .I2(\tmp_5_2_reg_1028_reg_n_0_[0] ),
        .I3(r_V_1_2_reg_1048),
        .I4(tmp_19_reg_1085[28]),
        .I5(ap_reg_pp0_iter2_accumulator_V_load_reg_825[28]),
        .O(\tmp_10_2_reg_1154[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    \tmp_10_2_reg_1154[0]_i_9 
       (.I0(\tmp_10_2_reg_1154[0]_i_27_n_0 ),
        .I1(tmp_18_reg_1053[26]),
        .I2(\tmp_5_2_reg_1028_reg_n_0_[0] ),
        .I3(r_V_1_2_reg_1048),
        .I4(tmp_19_reg_1085[26]),
        .I5(ap_reg_pp0_iter2_accumulator_V_load_reg_825[26]),
        .O(\tmp_10_2_reg_1154[0]_i_9_n_0 ));
  FDRE \tmp_10_2_reg_1154_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(tmp_10_2_fu_564_p2),
        .Q(tmp5_demorgan_cast_fu_707_p1[2]),
        .R(1'b0));
  CARRY4 \tmp_10_2_reg_1154_reg[0]_i_1 
       (.CI(\tmp_10_2_reg_1154_reg[0]_i_2_n_0 ),
        .CO({tmp_10_2_fu_564_p2,\tmp_10_2_reg_1154_reg[0]_i_1_n_1 ,\tmp_10_2_reg_1154_reg[0]_i_1_n_2 ,\tmp_10_2_reg_1154_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_10_2_reg_1154[0]_i_3_n_0 ,\tmp_10_2_reg_1154[0]_i_4_n_0 ,\tmp_10_2_reg_1154[0]_i_5_n_0 ,\tmp_10_2_reg_1154[0]_i_6_n_0 }),
        .O(\NLW_tmp_10_2_reg_1154_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\tmp_10_2_reg_1154[0]_i_7_n_0 ,\tmp_10_2_reg_1154[0]_i_8_n_0 ,\tmp_10_2_reg_1154[0]_i_9_n_0 ,\tmp_10_2_reg_1154[0]_i_10_n_0 }));
  CARRY4 \tmp_10_2_reg_1154_reg[0]_i_11 
       (.CI(\tmp_10_2_reg_1154_reg[0]_i_29_n_0 ),
        .CO({\tmp_10_2_reg_1154_reg[0]_i_11_n_0 ,\tmp_10_2_reg_1154_reg[0]_i_11_n_1 ,\tmp_10_2_reg_1154_reg[0]_i_11_n_2 ,\tmp_10_2_reg_1154_reg[0]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_10_2_reg_1154[0]_i_30_n_0 ,\tmp_10_2_reg_1154[0]_i_31_n_0 ,\tmp_10_2_reg_1154[0]_i_32_n_0 ,\tmp_10_2_reg_1154[0]_i_33_n_0 }),
        .O(\NLW_tmp_10_2_reg_1154_reg[0]_i_11_O_UNCONNECTED [3:0]),
        .S({\tmp_10_2_reg_1154[0]_i_34_n_0 ,\tmp_10_2_reg_1154[0]_i_35_n_0 ,\tmp_10_2_reg_1154[0]_i_36_n_0 ,\tmp_10_2_reg_1154[0]_i_37_n_0 }));
  CARRY4 \tmp_10_2_reg_1154_reg[0]_i_2 
       (.CI(\tmp_10_2_reg_1154_reg[0]_i_11_n_0 ),
        .CO({\tmp_10_2_reg_1154_reg[0]_i_2_n_0 ,\tmp_10_2_reg_1154_reg[0]_i_2_n_1 ,\tmp_10_2_reg_1154_reg[0]_i_2_n_2 ,\tmp_10_2_reg_1154_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_10_2_reg_1154[0]_i_12_n_0 ,\tmp_10_2_reg_1154[0]_i_13_n_0 ,\tmp_10_2_reg_1154[0]_i_14_n_0 ,\tmp_10_2_reg_1154[0]_i_15_n_0 }),
        .O(\NLW_tmp_10_2_reg_1154_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_10_2_reg_1154[0]_i_16_n_0 ,\tmp_10_2_reg_1154[0]_i_17_n_0 ,\tmp_10_2_reg_1154[0]_i_18_n_0 ,\tmp_10_2_reg_1154[0]_i_19_n_0 }));
  CARRY4 \tmp_10_2_reg_1154_reg[0]_i_29 
       (.CI(1'b0),
        .CO({\tmp_10_2_reg_1154_reg[0]_i_29_n_0 ,\tmp_10_2_reg_1154_reg[0]_i_29_n_1 ,\tmp_10_2_reg_1154_reg[0]_i_29_n_2 ,\tmp_10_2_reg_1154_reg[0]_i_29_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_10_2_reg_1154[0]_i_46_n_0 ,\tmp_10_2_reg_1154[0]_i_47_n_0 ,\tmp_10_2_reg_1154[0]_i_48_n_0 ,\tmp_10_2_reg_1154[0]_i_49_n_0 }),
        .O(\NLW_tmp_10_2_reg_1154_reg[0]_i_29_O_UNCONNECTED [3:0]),
        .S({\tmp_10_2_reg_1154[0]_i_50_n_0 ,\tmp_10_2_reg_1154[0]_i_51_n_0 ,\tmp_10_2_reg_1154[0]_i_52_n_0 ,\tmp_10_2_reg_1154[0]_i_53_n_0 }));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    \tmp_10_3_reg_1176[0]_i_10 
       (.I0(\tmp_10_3_reg_1176[0]_i_28_n_0 ),
        .I1(tmp_22_reg_1095[24]),
        .I2(\tmp_5_3_reg_1065_reg_n_0_[0] ),
        .I3(r_V_1_3_reg_1090),
        .I4(tmp_23_reg_1127[24]),
        .I5(ap_reg_pp0_iter2_accumulator_V_load_reg_825[24]),
        .O(\tmp_10_3_reg_1176[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_10_3_reg_1176[0]_i_12 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[23]),
        .I1(\tmp_10_3_reg_1176[0]_i_38_n_0 ),
        .I2(ap_reg_pp0_iter2_accumulator_V_load_reg_825[22]),
        .I3(tmp_23_reg_1127[22]),
        .I4(\tmp_10_3_reg_1176[0]_i_21_n_0 ),
        .I5(tmp_22_reg_1095[22]),
        .O(\tmp_10_3_reg_1176[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_10_3_reg_1176[0]_i_13 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[21]),
        .I1(\tmp_10_3_reg_1176[0]_i_39_n_0 ),
        .I2(ap_reg_pp0_iter2_accumulator_V_load_reg_825[20]),
        .I3(tmp_23_reg_1127[20]),
        .I4(\tmp_10_3_reg_1176[0]_i_21_n_0 ),
        .I5(tmp_22_reg_1095[20]),
        .O(\tmp_10_3_reg_1176[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_10_3_reg_1176[0]_i_14 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[19]),
        .I1(\tmp_10_3_reg_1176[0]_i_40_n_0 ),
        .I2(ap_reg_pp0_iter2_accumulator_V_load_reg_825[18]),
        .I3(tmp_23_reg_1127[18]),
        .I4(\tmp_10_3_reg_1176[0]_i_21_n_0 ),
        .I5(tmp_22_reg_1095[18]),
        .O(\tmp_10_3_reg_1176[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_10_3_reg_1176[0]_i_15 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[17]),
        .I1(\tmp_10_3_reg_1176[0]_i_41_n_0 ),
        .I2(ap_reg_pp0_iter2_accumulator_V_load_reg_825[16]),
        .I3(tmp_23_reg_1127[16]),
        .I4(\tmp_10_3_reg_1176[0]_i_21_n_0 ),
        .I5(tmp_22_reg_1095[16]),
        .O(\tmp_10_3_reg_1176[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    \tmp_10_3_reg_1176[0]_i_16 
       (.I0(\tmp_10_3_reg_1176[0]_i_42_n_0 ),
        .I1(tmp_22_reg_1095[22]),
        .I2(\tmp_5_3_reg_1065_reg_n_0_[0] ),
        .I3(r_V_1_3_reg_1090),
        .I4(tmp_23_reg_1127[22]),
        .I5(ap_reg_pp0_iter2_accumulator_V_load_reg_825[22]),
        .O(\tmp_10_3_reg_1176[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    \tmp_10_3_reg_1176[0]_i_17 
       (.I0(\tmp_10_3_reg_1176[0]_i_43_n_0 ),
        .I1(tmp_22_reg_1095[20]),
        .I2(\tmp_5_3_reg_1065_reg_n_0_[0] ),
        .I3(r_V_1_3_reg_1090),
        .I4(tmp_23_reg_1127[20]),
        .I5(ap_reg_pp0_iter2_accumulator_V_load_reg_825[20]),
        .O(\tmp_10_3_reg_1176[0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    \tmp_10_3_reg_1176[0]_i_18 
       (.I0(\tmp_10_3_reg_1176[0]_i_44_n_0 ),
        .I1(tmp_22_reg_1095[18]),
        .I2(\tmp_5_3_reg_1065_reg_n_0_[0] ),
        .I3(r_V_1_3_reg_1090),
        .I4(tmp_23_reg_1127[18]),
        .I5(ap_reg_pp0_iter2_accumulator_V_load_reg_825[18]),
        .O(\tmp_10_3_reg_1176[0]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    \tmp_10_3_reg_1176[0]_i_19 
       (.I0(\tmp_10_3_reg_1176[0]_i_45_n_0 ),
        .I1(tmp_22_reg_1095[16]),
        .I2(\tmp_5_3_reg_1065_reg_n_0_[0] ),
        .I3(r_V_1_3_reg_1090),
        .I4(tmp_23_reg_1127[16]),
        .I5(ap_reg_pp0_iter2_accumulator_V_load_reg_825[16]),
        .O(\tmp_10_3_reg_1176[0]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_10_3_reg_1176[0]_i_20 
       (.I0(tmp_22_reg_1095[31]),
        .I1(\tmp_5_3_reg_1065_reg_n_0_[0] ),
        .I2(r_V_1_3_reg_1090),
        .I3(tmp_23_reg_1127[31]),
        .O(\tmp_10_3_reg_1176[0]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_10_3_reg_1176[0]_i_21 
       (.I0(\tmp_5_3_reg_1065_reg_n_0_[0] ),
        .I1(r_V_1_3_reg_1090),
        .O(\tmp_10_3_reg_1176[0]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_10_3_reg_1176[0]_i_22 
       (.I0(tmp_22_reg_1095[29]),
        .I1(\tmp_5_3_reg_1065_reg_n_0_[0] ),
        .I2(r_V_1_3_reg_1090),
        .I3(tmp_23_reg_1127[29]),
        .O(\tmp_10_3_reg_1176[0]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_10_3_reg_1176[0]_i_23 
       (.I0(tmp_22_reg_1095[27]),
        .I1(\tmp_5_3_reg_1065_reg_n_0_[0] ),
        .I2(r_V_1_3_reg_1090),
        .I3(tmp_23_reg_1127[27]),
        .O(\tmp_10_3_reg_1176[0]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_10_3_reg_1176[0]_i_24 
       (.I0(tmp_22_reg_1095[25]),
        .I1(\tmp_5_3_reg_1065_reg_n_0_[0] ),
        .I2(r_V_1_3_reg_1090),
        .I3(tmp_23_reg_1127[25]),
        .O(\tmp_10_3_reg_1176[0]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \tmp_10_3_reg_1176[0]_i_25 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[31]),
        .I1(tmp_23_reg_1127[31]),
        .I2(r_V_1_3_reg_1090),
        .I3(\tmp_5_3_reg_1065_reg_n_0_[0] ),
        .I4(tmp_22_reg_1095[31]),
        .O(\tmp_10_3_reg_1176[0]_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \tmp_10_3_reg_1176[0]_i_26 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[29]),
        .I1(tmp_23_reg_1127[29]),
        .I2(r_V_1_3_reg_1090),
        .I3(\tmp_5_3_reg_1065_reg_n_0_[0] ),
        .I4(tmp_22_reg_1095[29]),
        .O(\tmp_10_3_reg_1176[0]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \tmp_10_3_reg_1176[0]_i_27 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[27]),
        .I1(tmp_23_reg_1127[27]),
        .I2(r_V_1_3_reg_1090),
        .I3(\tmp_5_3_reg_1065_reg_n_0_[0] ),
        .I4(tmp_22_reg_1095[27]),
        .O(\tmp_10_3_reg_1176[0]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \tmp_10_3_reg_1176[0]_i_28 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[25]),
        .I1(tmp_23_reg_1127[25]),
        .I2(r_V_1_3_reg_1090),
        .I3(\tmp_5_3_reg_1065_reg_n_0_[0] ),
        .I4(tmp_22_reg_1095[25]),
        .O(\tmp_10_3_reg_1176[0]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_10_3_reg_1176[0]_i_3 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[31]),
        .I1(\tmp_10_3_reg_1176[0]_i_20_n_0 ),
        .I2(ap_reg_pp0_iter2_accumulator_V_load_reg_825[30]),
        .I3(tmp_23_reg_1127[30]),
        .I4(\tmp_10_3_reg_1176[0]_i_21_n_0 ),
        .I5(tmp_22_reg_1095[30]),
        .O(\tmp_10_3_reg_1176[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_10_3_reg_1176[0]_i_30 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[15]),
        .I1(\tmp_10_3_reg_1176[0]_i_54_n_0 ),
        .I2(ap_reg_pp0_iter2_accumulator_V_load_reg_825[14]),
        .I3(tmp_23_reg_1127[14]),
        .I4(\tmp_10_3_reg_1176[0]_i_21_n_0 ),
        .I5(tmp_22_reg_1095[14]),
        .O(\tmp_10_3_reg_1176[0]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_10_3_reg_1176[0]_i_31 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[13]),
        .I1(\tmp_10_3_reg_1176[0]_i_55_n_0 ),
        .I2(ap_reg_pp0_iter2_accumulator_V_load_reg_825[12]),
        .I3(tmp_23_reg_1127[12]),
        .I4(\tmp_10_3_reg_1176[0]_i_21_n_0 ),
        .I5(tmp_22_reg_1095[12]),
        .O(\tmp_10_3_reg_1176[0]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_10_3_reg_1176[0]_i_32 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[11]),
        .I1(\tmp_10_3_reg_1176[0]_i_56_n_0 ),
        .I2(ap_reg_pp0_iter2_accumulator_V_load_reg_825[10]),
        .I3(tmp_23_reg_1127[10]),
        .I4(\tmp_10_3_reg_1176[0]_i_21_n_0 ),
        .I5(tmp_22_reg_1095[10]),
        .O(\tmp_10_3_reg_1176[0]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_10_3_reg_1176[0]_i_33 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[9]),
        .I1(\tmp_10_3_reg_1176[0]_i_57_n_0 ),
        .I2(ap_reg_pp0_iter2_accumulator_V_load_reg_825[8]),
        .I3(tmp_23_reg_1127[8]),
        .I4(\tmp_10_3_reg_1176[0]_i_21_n_0 ),
        .I5(tmp_22_reg_1095[8]),
        .O(\tmp_10_3_reg_1176[0]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    \tmp_10_3_reg_1176[0]_i_34 
       (.I0(\tmp_10_3_reg_1176[0]_i_58_n_0 ),
        .I1(tmp_22_reg_1095[14]),
        .I2(\tmp_5_3_reg_1065_reg_n_0_[0] ),
        .I3(r_V_1_3_reg_1090),
        .I4(tmp_23_reg_1127[14]),
        .I5(ap_reg_pp0_iter2_accumulator_V_load_reg_825[14]),
        .O(\tmp_10_3_reg_1176[0]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    \tmp_10_3_reg_1176[0]_i_35 
       (.I0(\tmp_10_3_reg_1176[0]_i_59_n_0 ),
        .I1(tmp_22_reg_1095[12]),
        .I2(\tmp_5_3_reg_1065_reg_n_0_[0] ),
        .I3(r_V_1_3_reg_1090),
        .I4(tmp_23_reg_1127[12]),
        .I5(ap_reg_pp0_iter2_accumulator_V_load_reg_825[12]),
        .O(\tmp_10_3_reg_1176[0]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    \tmp_10_3_reg_1176[0]_i_36 
       (.I0(\tmp_10_3_reg_1176[0]_i_60_n_0 ),
        .I1(tmp_22_reg_1095[10]),
        .I2(\tmp_5_3_reg_1065_reg_n_0_[0] ),
        .I3(r_V_1_3_reg_1090),
        .I4(tmp_23_reg_1127[10]),
        .I5(ap_reg_pp0_iter2_accumulator_V_load_reg_825[10]),
        .O(\tmp_10_3_reg_1176[0]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    \tmp_10_3_reg_1176[0]_i_37 
       (.I0(\tmp_10_3_reg_1176[0]_i_61_n_0 ),
        .I1(tmp_22_reg_1095[8]),
        .I2(\tmp_5_3_reg_1065_reg_n_0_[0] ),
        .I3(r_V_1_3_reg_1090),
        .I4(tmp_23_reg_1127[8]),
        .I5(ap_reg_pp0_iter2_accumulator_V_load_reg_825[8]),
        .O(\tmp_10_3_reg_1176[0]_i_37_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_10_3_reg_1176[0]_i_38 
       (.I0(tmp_22_reg_1095[23]),
        .I1(\tmp_5_3_reg_1065_reg_n_0_[0] ),
        .I2(r_V_1_3_reg_1090),
        .I3(tmp_23_reg_1127[23]),
        .O(\tmp_10_3_reg_1176[0]_i_38_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_10_3_reg_1176[0]_i_39 
       (.I0(tmp_22_reg_1095[21]),
        .I1(\tmp_5_3_reg_1065_reg_n_0_[0] ),
        .I2(r_V_1_3_reg_1090),
        .I3(tmp_23_reg_1127[21]),
        .O(\tmp_10_3_reg_1176[0]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_10_3_reg_1176[0]_i_4 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[29]),
        .I1(\tmp_10_3_reg_1176[0]_i_22_n_0 ),
        .I2(ap_reg_pp0_iter2_accumulator_V_load_reg_825[28]),
        .I3(tmp_23_reg_1127[28]),
        .I4(\tmp_10_3_reg_1176[0]_i_21_n_0 ),
        .I5(tmp_22_reg_1095[28]),
        .O(\tmp_10_3_reg_1176[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_10_3_reg_1176[0]_i_40 
       (.I0(tmp_22_reg_1095[19]),
        .I1(\tmp_5_3_reg_1065_reg_n_0_[0] ),
        .I2(r_V_1_3_reg_1090),
        .I3(tmp_23_reg_1127[19]),
        .O(\tmp_10_3_reg_1176[0]_i_40_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_10_3_reg_1176[0]_i_41 
       (.I0(tmp_22_reg_1095[17]),
        .I1(\tmp_5_3_reg_1065_reg_n_0_[0] ),
        .I2(r_V_1_3_reg_1090),
        .I3(tmp_23_reg_1127[17]),
        .O(\tmp_10_3_reg_1176[0]_i_41_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \tmp_10_3_reg_1176[0]_i_42 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[23]),
        .I1(tmp_23_reg_1127[23]),
        .I2(r_V_1_3_reg_1090),
        .I3(\tmp_5_3_reg_1065_reg_n_0_[0] ),
        .I4(tmp_22_reg_1095[23]),
        .O(\tmp_10_3_reg_1176[0]_i_42_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \tmp_10_3_reg_1176[0]_i_43 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[21]),
        .I1(tmp_23_reg_1127[21]),
        .I2(r_V_1_3_reg_1090),
        .I3(\tmp_5_3_reg_1065_reg_n_0_[0] ),
        .I4(tmp_22_reg_1095[21]),
        .O(\tmp_10_3_reg_1176[0]_i_43_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \tmp_10_3_reg_1176[0]_i_44 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[19]),
        .I1(tmp_23_reg_1127[19]),
        .I2(r_V_1_3_reg_1090),
        .I3(\tmp_5_3_reg_1065_reg_n_0_[0] ),
        .I4(tmp_22_reg_1095[19]),
        .O(\tmp_10_3_reg_1176[0]_i_44_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \tmp_10_3_reg_1176[0]_i_45 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[17]),
        .I1(tmp_23_reg_1127[17]),
        .I2(r_V_1_3_reg_1090),
        .I3(\tmp_5_3_reg_1065_reg_n_0_[0] ),
        .I4(tmp_22_reg_1095[17]),
        .O(\tmp_10_3_reg_1176[0]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_10_3_reg_1176[0]_i_46 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[7]),
        .I1(\tmp_10_3_reg_1176[0]_i_62_n_0 ),
        .I2(ap_reg_pp0_iter2_accumulator_V_load_reg_825[6]),
        .I3(tmp_23_reg_1127[6]),
        .I4(\tmp_10_3_reg_1176[0]_i_21_n_0 ),
        .I5(tmp_22_reg_1095[6]),
        .O(\tmp_10_3_reg_1176[0]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_10_3_reg_1176[0]_i_47 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[5]),
        .I1(\tmp_10_3_reg_1176[0]_i_63_n_0 ),
        .I2(ap_reg_pp0_iter2_accumulator_V_load_reg_825[4]),
        .I3(tmp_23_reg_1127[4]),
        .I4(\tmp_10_3_reg_1176[0]_i_21_n_0 ),
        .I5(tmp_22_reg_1095[4]),
        .O(\tmp_10_3_reg_1176[0]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_10_3_reg_1176[0]_i_48 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[3]),
        .I1(\tmp_10_3_reg_1176[0]_i_64_n_0 ),
        .I2(ap_reg_pp0_iter2_accumulator_V_load_reg_825[2]),
        .I3(tmp_23_reg_1127[2]),
        .I4(\tmp_10_3_reg_1176[0]_i_21_n_0 ),
        .I5(tmp_22_reg_1095[2]),
        .O(\tmp_10_3_reg_1176[0]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_10_3_reg_1176[0]_i_49 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[1]),
        .I1(\tmp_10_3_reg_1176[0]_i_65_n_0 ),
        .I2(ap_reg_pp0_iter2_accumulator_V_load_reg_825[0]),
        .I3(tmp_23_reg_1127[0]),
        .I4(\tmp_10_3_reg_1176[0]_i_21_n_0 ),
        .I5(tmp_22_reg_1095[0]),
        .O(\tmp_10_3_reg_1176[0]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_10_3_reg_1176[0]_i_5 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[27]),
        .I1(\tmp_10_3_reg_1176[0]_i_23_n_0 ),
        .I2(ap_reg_pp0_iter2_accumulator_V_load_reg_825[26]),
        .I3(tmp_23_reg_1127[26]),
        .I4(\tmp_10_3_reg_1176[0]_i_21_n_0 ),
        .I5(tmp_22_reg_1095[26]),
        .O(\tmp_10_3_reg_1176[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    \tmp_10_3_reg_1176[0]_i_50 
       (.I0(\tmp_10_3_reg_1176[0]_i_66_n_0 ),
        .I1(tmp_22_reg_1095[6]),
        .I2(\tmp_5_3_reg_1065_reg_n_0_[0] ),
        .I3(r_V_1_3_reg_1090),
        .I4(tmp_23_reg_1127[6]),
        .I5(ap_reg_pp0_iter2_accumulator_V_load_reg_825[6]),
        .O(\tmp_10_3_reg_1176[0]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    \tmp_10_3_reg_1176[0]_i_51 
       (.I0(\tmp_10_3_reg_1176[0]_i_67_n_0 ),
        .I1(tmp_22_reg_1095[4]),
        .I2(\tmp_5_3_reg_1065_reg_n_0_[0] ),
        .I3(r_V_1_3_reg_1090),
        .I4(tmp_23_reg_1127[4]),
        .I5(ap_reg_pp0_iter2_accumulator_V_load_reg_825[4]),
        .O(\tmp_10_3_reg_1176[0]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    \tmp_10_3_reg_1176[0]_i_52 
       (.I0(\tmp_10_3_reg_1176[0]_i_68_n_0 ),
        .I1(tmp_22_reg_1095[2]),
        .I2(\tmp_5_3_reg_1065_reg_n_0_[0] ),
        .I3(r_V_1_3_reg_1090),
        .I4(tmp_23_reg_1127[2]),
        .I5(ap_reg_pp0_iter2_accumulator_V_load_reg_825[2]),
        .O(\tmp_10_3_reg_1176[0]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    \tmp_10_3_reg_1176[0]_i_53 
       (.I0(\tmp_10_3_reg_1176[0]_i_69_n_0 ),
        .I1(tmp_22_reg_1095[0]),
        .I2(\tmp_5_3_reg_1065_reg_n_0_[0] ),
        .I3(r_V_1_3_reg_1090),
        .I4(tmp_23_reg_1127[0]),
        .I5(ap_reg_pp0_iter2_accumulator_V_load_reg_825[0]),
        .O(\tmp_10_3_reg_1176[0]_i_53_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_10_3_reg_1176[0]_i_54 
       (.I0(tmp_22_reg_1095[15]),
        .I1(\tmp_5_3_reg_1065_reg_n_0_[0] ),
        .I2(r_V_1_3_reg_1090),
        .I3(tmp_23_reg_1127[15]),
        .O(\tmp_10_3_reg_1176[0]_i_54_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_10_3_reg_1176[0]_i_55 
       (.I0(tmp_22_reg_1095[13]),
        .I1(\tmp_5_3_reg_1065_reg_n_0_[0] ),
        .I2(r_V_1_3_reg_1090),
        .I3(tmp_23_reg_1127[13]),
        .O(\tmp_10_3_reg_1176[0]_i_55_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_10_3_reg_1176[0]_i_56 
       (.I0(tmp_22_reg_1095[11]),
        .I1(\tmp_5_3_reg_1065_reg_n_0_[0] ),
        .I2(r_V_1_3_reg_1090),
        .I3(tmp_23_reg_1127[11]),
        .O(\tmp_10_3_reg_1176[0]_i_56_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_10_3_reg_1176[0]_i_57 
       (.I0(tmp_22_reg_1095[9]),
        .I1(\tmp_5_3_reg_1065_reg_n_0_[0] ),
        .I2(r_V_1_3_reg_1090),
        .I3(tmp_23_reg_1127[9]),
        .O(\tmp_10_3_reg_1176[0]_i_57_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \tmp_10_3_reg_1176[0]_i_58 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[15]),
        .I1(tmp_23_reg_1127[15]),
        .I2(r_V_1_3_reg_1090),
        .I3(\tmp_5_3_reg_1065_reg_n_0_[0] ),
        .I4(tmp_22_reg_1095[15]),
        .O(\tmp_10_3_reg_1176[0]_i_58_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \tmp_10_3_reg_1176[0]_i_59 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[13]),
        .I1(tmp_23_reg_1127[13]),
        .I2(r_V_1_3_reg_1090),
        .I3(\tmp_5_3_reg_1065_reg_n_0_[0] ),
        .I4(tmp_22_reg_1095[13]),
        .O(\tmp_10_3_reg_1176[0]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_10_3_reg_1176[0]_i_6 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[25]),
        .I1(\tmp_10_3_reg_1176[0]_i_24_n_0 ),
        .I2(ap_reg_pp0_iter2_accumulator_V_load_reg_825[24]),
        .I3(tmp_23_reg_1127[24]),
        .I4(\tmp_10_3_reg_1176[0]_i_21_n_0 ),
        .I5(tmp_22_reg_1095[24]),
        .O(\tmp_10_3_reg_1176[0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \tmp_10_3_reg_1176[0]_i_60 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[11]),
        .I1(tmp_23_reg_1127[11]),
        .I2(r_V_1_3_reg_1090),
        .I3(\tmp_5_3_reg_1065_reg_n_0_[0] ),
        .I4(tmp_22_reg_1095[11]),
        .O(\tmp_10_3_reg_1176[0]_i_60_n_0 ));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \tmp_10_3_reg_1176[0]_i_61 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[9]),
        .I1(tmp_23_reg_1127[9]),
        .I2(r_V_1_3_reg_1090),
        .I3(\tmp_5_3_reg_1065_reg_n_0_[0] ),
        .I4(tmp_22_reg_1095[9]),
        .O(\tmp_10_3_reg_1176[0]_i_61_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_10_3_reg_1176[0]_i_62 
       (.I0(tmp_22_reg_1095[7]),
        .I1(\tmp_5_3_reg_1065_reg_n_0_[0] ),
        .I2(r_V_1_3_reg_1090),
        .I3(tmp_23_reg_1127[7]),
        .O(\tmp_10_3_reg_1176[0]_i_62_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_10_3_reg_1176[0]_i_63 
       (.I0(tmp_22_reg_1095[5]),
        .I1(\tmp_5_3_reg_1065_reg_n_0_[0] ),
        .I2(r_V_1_3_reg_1090),
        .I3(tmp_23_reg_1127[5]),
        .O(\tmp_10_3_reg_1176[0]_i_63_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_10_3_reg_1176[0]_i_64 
       (.I0(tmp_22_reg_1095[3]),
        .I1(\tmp_5_3_reg_1065_reg_n_0_[0] ),
        .I2(r_V_1_3_reg_1090),
        .I3(tmp_23_reg_1127[3]),
        .O(\tmp_10_3_reg_1176[0]_i_64_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_10_3_reg_1176[0]_i_65 
       (.I0(tmp_22_reg_1095[1]),
        .I1(\tmp_5_3_reg_1065_reg_n_0_[0] ),
        .I2(r_V_1_3_reg_1090),
        .I3(tmp_23_reg_1127[1]),
        .O(\tmp_10_3_reg_1176[0]_i_65_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \tmp_10_3_reg_1176[0]_i_66 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[7]),
        .I1(tmp_23_reg_1127[7]),
        .I2(r_V_1_3_reg_1090),
        .I3(\tmp_5_3_reg_1065_reg_n_0_[0] ),
        .I4(tmp_22_reg_1095[7]),
        .O(\tmp_10_3_reg_1176[0]_i_66_n_0 ));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \tmp_10_3_reg_1176[0]_i_67 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[5]),
        .I1(tmp_23_reg_1127[5]),
        .I2(r_V_1_3_reg_1090),
        .I3(\tmp_5_3_reg_1065_reg_n_0_[0] ),
        .I4(tmp_22_reg_1095[5]),
        .O(\tmp_10_3_reg_1176[0]_i_67_n_0 ));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \tmp_10_3_reg_1176[0]_i_68 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[3]),
        .I1(tmp_23_reg_1127[3]),
        .I2(r_V_1_3_reg_1090),
        .I3(\tmp_5_3_reg_1065_reg_n_0_[0] ),
        .I4(tmp_22_reg_1095[3]),
        .O(\tmp_10_3_reg_1176[0]_i_68_n_0 ));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \tmp_10_3_reg_1176[0]_i_69 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[1]),
        .I1(tmp_23_reg_1127[1]),
        .I2(r_V_1_3_reg_1090),
        .I3(\tmp_5_3_reg_1065_reg_n_0_[0] ),
        .I4(tmp_22_reg_1095[1]),
        .O(\tmp_10_3_reg_1176[0]_i_69_n_0 ));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    \tmp_10_3_reg_1176[0]_i_7 
       (.I0(\tmp_10_3_reg_1176[0]_i_25_n_0 ),
        .I1(tmp_22_reg_1095[30]),
        .I2(\tmp_5_3_reg_1065_reg_n_0_[0] ),
        .I3(r_V_1_3_reg_1090),
        .I4(tmp_23_reg_1127[30]),
        .I5(ap_reg_pp0_iter2_accumulator_V_load_reg_825[30]),
        .O(\tmp_10_3_reg_1176[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    \tmp_10_3_reg_1176[0]_i_8 
       (.I0(\tmp_10_3_reg_1176[0]_i_26_n_0 ),
        .I1(tmp_22_reg_1095[28]),
        .I2(\tmp_5_3_reg_1065_reg_n_0_[0] ),
        .I3(r_V_1_3_reg_1090),
        .I4(tmp_23_reg_1127[28]),
        .I5(ap_reg_pp0_iter2_accumulator_V_load_reg_825[28]),
        .O(\tmp_10_3_reg_1176[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    \tmp_10_3_reg_1176[0]_i_9 
       (.I0(\tmp_10_3_reg_1176[0]_i_27_n_0 ),
        .I1(tmp_22_reg_1095[26]),
        .I2(\tmp_5_3_reg_1065_reg_n_0_[0] ),
        .I3(r_V_1_3_reg_1090),
        .I4(tmp_23_reg_1127[26]),
        .I5(ap_reg_pp0_iter2_accumulator_V_load_reg_825[26]),
        .O(\tmp_10_3_reg_1176[0]_i_9_n_0 ));
  FDRE \tmp_10_3_reg_1176_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(tmp_10_3_fu_603_p2),
        .Q(tmp5_demorgan_cast_fu_707_p1[3]),
        .R(1'b0));
  CARRY4 \tmp_10_3_reg_1176_reg[0]_i_1 
       (.CI(\tmp_10_3_reg_1176_reg[0]_i_2_n_0 ),
        .CO({tmp_10_3_fu_603_p2,\tmp_10_3_reg_1176_reg[0]_i_1_n_1 ,\tmp_10_3_reg_1176_reg[0]_i_1_n_2 ,\tmp_10_3_reg_1176_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_10_3_reg_1176[0]_i_3_n_0 ,\tmp_10_3_reg_1176[0]_i_4_n_0 ,\tmp_10_3_reg_1176[0]_i_5_n_0 ,\tmp_10_3_reg_1176[0]_i_6_n_0 }),
        .O(\NLW_tmp_10_3_reg_1176_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\tmp_10_3_reg_1176[0]_i_7_n_0 ,\tmp_10_3_reg_1176[0]_i_8_n_0 ,\tmp_10_3_reg_1176[0]_i_9_n_0 ,\tmp_10_3_reg_1176[0]_i_10_n_0 }));
  CARRY4 \tmp_10_3_reg_1176_reg[0]_i_11 
       (.CI(\tmp_10_3_reg_1176_reg[0]_i_29_n_0 ),
        .CO({\tmp_10_3_reg_1176_reg[0]_i_11_n_0 ,\tmp_10_3_reg_1176_reg[0]_i_11_n_1 ,\tmp_10_3_reg_1176_reg[0]_i_11_n_2 ,\tmp_10_3_reg_1176_reg[0]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_10_3_reg_1176[0]_i_30_n_0 ,\tmp_10_3_reg_1176[0]_i_31_n_0 ,\tmp_10_3_reg_1176[0]_i_32_n_0 ,\tmp_10_3_reg_1176[0]_i_33_n_0 }),
        .O(\NLW_tmp_10_3_reg_1176_reg[0]_i_11_O_UNCONNECTED [3:0]),
        .S({\tmp_10_3_reg_1176[0]_i_34_n_0 ,\tmp_10_3_reg_1176[0]_i_35_n_0 ,\tmp_10_3_reg_1176[0]_i_36_n_0 ,\tmp_10_3_reg_1176[0]_i_37_n_0 }));
  CARRY4 \tmp_10_3_reg_1176_reg[0]_i_2 
       (.CI(\tmp_10_3_reg_1176_reg[0]_i_11_n_0 ),
        .CO({\tmp_10_3_reg_1176_reg[0]_i_2_n_0 ,\tmp_10_3_reg_1176_reg[0]_i_2_n_1 ,\tmp_10_3_reg_1176_reg[0]_i_2_n_2 ,\tmp_10_3_reg_1176_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_10_3_reg_1176[0]_i_12_n_0 ,\tmp_10_3_reg_1176[0]_i_13_n_0 ,\tmp_10_3_reg_1176[0]_i_14_n_0 ,\tmp_10_3_reg_1176[0]_i_15_n_0 }),
        .O(\NLW_tmp_10_3_reg_1176_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_10_3_reg_1176[0]_i_16_n_0 ,\tmp_10_3_reg_1176[0]_i_17_n_0 ,\tmp_10_3_reg_1176[0]_i_18_n_0 ,\tmp_10_3_reg_1176[0]_i_19_n_0 }));
  CARRY4 \tmp_10_3_reg_1176_reg[0]_i_29 
       (.CI(1'b0),
        .CO({\tmp_10_3_reg_1176_reg[0]_i_29_n_0 ,\tmp_10_3_reg_1176_reg[0]_i_29_n_1 ,\tmp_10_3_reg_1176_reg[0]_i_29_n_2 ,\tmp_10_3_reg_1176_reg[0]_i_29_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_10_3_reg_1176[0]_i_46_n_0 ,\tmp_10_3_reg_1176[0]_i_47_n_0 ,\tmp_10_3_reg_1176[0]_i_48_n_0 ,\tmp_10_3_reg_1176[0]_i_49_n_0 }),
        .O(\NLW_tmp_10_3_reg_1176_reg[0]_i_29_O_UNCONNECTED [3:0]),
        .S({\tmp_10_3_reg_1176[0]_i_50_n_0 ,\tmp_10_3_reg_1176[0]_i_51_n_0 ,\tmp_10_3_reg_1176[0]_i_52_n_0 ,\tmp_10_3_reg_1176[0]_i_53_n_0 }));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    \tmp_10_4_reg_1186[0]_i_10 
       (.I0(\tmp_10_4_reg_1186[0]_i_28_n_0 ),
        .I1(tmp_26_reg_1137[24]),
        .I2(\tmp_5_4_reg_1107_reg_n_0_[0] ),
        .I3(r_V_1_4_reg_1132),
        .I4(tmp_27_reg_1159[24]),
        .I5(ap_reg_pp0_iter2_accumulator_V_load_reg_825[24]),
        .O(\tmp_10_4_reg_1186[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_10_4_reg_1186[0]_i_12 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[23]),
        .I1(\tmp_10_4_reg_1186[0]_i_38_n_0 ),
        .I2(ap_reg_pp0_iter2_accumulator_V_load_reg_825[22]),
        .I3(tmp_27_reg_1159[22]),
        .I4(\tmp_10_4_reg_1186[0]_i_21_n_0 ),
        .I5(tmp_26_reg_1137[22]),
        .O(\tmp_10_4_reg_1186[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_10_4_reg_1186[0]_i_13 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[21]),
        .I1(\tmp_10_4_reg_1186[0]_i_39_n_0 ),
        .I2(ap_reg_pp0_iter2_accumulator_V_load_reg_825[20]),
        .I3(tmp_27_reg_1159[20]),
        .I4(\tmp_10_4_reg_1186[0]_i_21_n_0 ),
        .I5(tmp_26_reg_1137[20]),
        .O(\tmp_10_4_reg_1186[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_10_4_reg_1186[0]_i_14 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[19]),
        .I1(\tmp_10_4_reg_1186[0]_i_40_n_0 ),
        .I2(ap_reg_pp0_iter2_accumulator_V_load_reg_825[18]),
        .I3(tmp_27_reg_1159[18]),
        .I4(\tmp_10_4_reg_1186[0]_i_21_n_0 ),
        .I5(tmp_26_reg_1137[18]),
        .O(\tmp_10_4_reg_1186[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_10_4_reg_1186[0]_i_15 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[17]),
        .I1(\tmp_10_4_reg_1186[0]_i_41_n_0 ),
        .I2(ap_reg_pp0_iter2_accumulator_V_load_reg_825[16]),
        .I3(tmp_27_reg_1159[16]),
        .I4(\tmp_10_4_reg_1186[0]_i_21_n_0 ),
        .I5(tmp_26_reg_1137[16]),
        .O(\tmp_10_4_reg_1186[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    \tmp_10_4_reg_1186[0]_i_16 
       (.I0(\tmp_10_4_reg_1186[0]_i_42_n_0 ),
        .I1(tmp_26_reg_1137[22]),
        .I2(\tmp_5_4_reg_1107_reg_n_0_[0] ),
        .I3(r_V_1_4_reg_1132),
        .I4(tmp_27_reg_1159[22]),
        .I5(ap_reg_pp0_iter2_accumulator_V_load_reg_825[22]),
        .O(\tmp_10_4_reg_1186[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    \tmp_10_4_reg_1186[0]_i_17 
       (.I0(\tmp_10_4_reg_1186[0]_i_43_n_0 ),
        .I1(tmp_26_reg_1137[20]),
        .I2(\tmp_5_4_reg_1107_reg_n_0_[0] ),
        .I3(r_V_1_4_reg_1132),
        .I4(tmp_27_reg_1159[20]),
        .I5(ap_reg_pp0_iter2_accumulator_V_load_reg_825[20]),
        .O(\tmp_10_4_reg_1186[0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    \tmp_10_4_reg_1186[0]_i_18 
       (.I0(\tmp_10_4_reg_1186[0]_i_44_n_0 ),
        .I1(tmp_26_reg_1137[18]),
        .I2(\tmp_5_4_reg_1107_reg_n_0_[0] ),
        .I3(r_V_1_4_reg_1132),
        .I4(tmp_27_reg_1159[18]),
        .I5(ap_reg_pp0_iter2_accumulator_V_load_reg_825[18]),
        .O(\tmp_10_4_reg_1186[0]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    \tmp_10_4_reg_1186[0]_i_19 
       (.I0(\tmp_10_4_reg_1186[0]_i_45_n_0 ),
        .I1(tmp_26_reg_1137[16]),
        .I2(\tmp_5_4_reg_1107_reg_n_0_[0] ),
        .I3(r_V_1_4_reg_1132),
        .I4(tmp_27_reg_1159[16]),
        .I5(ap_reg_pp0_iter2_accumulator_V_load_reg_825[16]),
        .O(\tmp_10_4_reg_1186[0]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_10_4_reg_1186[0]_i_20 
       (.I0(tmp_26_reg_1137[31]),
        .I1(\tmp_5_4_reg_1107_reg_n_0_[0] ),
        .I2(r_V_1_4_reg_1132),
        .I3(tmp_27_reg_1159[31]),
        .O(\tmp_10_4_reg_1186[0]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_10_4_reg_1186[0]_i_21 
       (.I0(\tmp_5_4_reg_1107_reg_n_0_[0] ),
        .I1(r_V_1_4_reg_1132),
        .O(\tmp_10_4_reg_1186[0]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_10_4_reg_1186[0]_i_22 
       (.I0(tmp_26_reg_1137[29]),
        .I1(\tmp_5_4_reg_1107_reg_n_0_[0] ),
        .I2(r_V_1_4_reg_1132),
        .I3(tmp_27_reg_1159[29]),
        .O(\tmp_10_4_reg_1186[0]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_10_4_reg_1186[0]_i_23 
       (.I0(tmp_26_reg_1137[27]),
        .I1(\tmp_5_4_reg_1107_reg_n_0_[0] ),
        .I2(r_V_1_4_reg_1132),
        .I3(tmp_27_reg_1159[27]),
        .O(\tmp_10_4_reg_1186[0]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_10_4_reg_1186[0]_i_24 
       (.I0(tmp_26_reg_1137[25]),
        .I1(\tmp_5_4_reg_1107_reg_n_0_[0] ),
        .I2(r_V_1_4_reg_1132),
        .I3(tmp_27_reg_1159[25]),
        .O(\tmp_10_4_reg_1186[0]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \tmp_10_4_reg_1186[0]_i_25 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[31]),
        .I1(tmp_27_reg_1159[31]),
        .I2(r_V_1_4_reg_1132),
        .I3(\tmp_5_4_reg_1107_reg_n_0_[0] ),
        .I4(tmp_26_reg_1137[31]),
        .O(\tmp_10_4_reg_1186[0]_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \tmp_10_4_reg_1186[0]_i_26 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[29]),
        .I1(tmp_27_reg_1159[29]),
        .I2(r_V_1_4_reg_1132),
        .I3(\tmp_5_4_reg_1107_reg_n_0_[0] ),
        .I4(tmp_26_reg_1137[29]),
        .O(\tmp_10_4_reg_1186[0]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \tmp_10_4_reg_1186[0]_i_27 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[27]),
        .I1(tmp_27_reg_1159[27]),
        .I2(r_V_1_4_reg_1132),
        .I3(\tmp_5_4_reg_1107_reg_n_0_[0] ),
        .I4(tmp_26_reg_1137[27]),
        .O(\tmp_10_4_reg_1186[0]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \tmp_10_4_reg_1186[0]_i_28 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[25]),
        .I1(tmp_27_reg_1159[25]),
        .I2(r_V_1_4_reg_1132),
        .I3(\tmp_5_4_reg_1107_reg_n_0_[0] ),
        .I4(tmp_26_reg_1137[25]),
        .O(\tmp_10_4_reg_1186[0]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_10_4_reg_1186[0]_i_3 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[31]),
        .I1(\tmp_10_4_reg_1186[0]_i_20_n_0 ),
        .I2(ap_reg_pp0_iter2_accumulator_V_load_reg_825[30]),
        .I3(tmp_27_reg_1159[30]),
        .I4(\tmp_10_4_reg_1186[0]_i_21_n_0 ),
        .I5(tmp_26_reg_1137[30]),
        .O(\tmp_10_4_reg_1186[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_10_4_reg_1186[0]_i_30 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[15]),
        .I1(\tmp_10_4_reg_1186[0]_i_54_n_0 ),
        .I2(ap_reg_pp0_iter2_accumulator_V_load_reg_825[14]),
        .I3(tmp_27_reg_1159[14]),
        .I4(\tmp_10_4_reg_1186[0]_i_21_n_0 ),
        .I5(tmp_26_reg_1137[14]),
        .O(\tmp_10_4_reg_1186[0]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_10_4_reg_1186[0]_i_31 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[13]),
        .I1(\tmp_10_4_reg_1186[0]_i_55_n_0 ),
        .I2(ap_reg_pp0_iter2_accumulator_V_load_reg_825[12]),
        .I3(tmp_27_reg_1159[12]),
        .I4(\tmp_10_4_reg_1186[0]_i_21_n_0 ),
        .I5(tmp_26_reg_1137[12]),
        .O(\tmp_10_4_reg_1186[0]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_10_4_reg_1186[0]_i_32 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[11]),
        .I1(\tmp_10_4_reg_1186[0]_i_56_n_0 ),
        .I2(ap_reg_pp0_iter2_accumulator_V_load_reg_825[10]),
        .I3(tmp_27_reg_1159[10]),
        .I4(\tmp_10_4_reg_1186[0]_i_21_n_0 ),
        .I5(tmp_26_reg_1137[10]),
        .O(\tmp_10_4_reg_1186[0]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_10_4_reg_1186[0]_i_33 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[9]),
        .I1(\tmp_10_4_reg_1186[0]_i_57_n_0 ),
        .I2(ap_reg_pp0_iter2_accumulator_V_load_reg_825[8]),
        .I3(tmp_27_reg_1159[8]),
        .I4(\tmp_10_4_reg_1186[0]_i_21_n_0 ),
        .I5(tmp_26_reg_1137[8]),
        .O(\tmp_10_4_reg_1186[0]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    \tmp_10_4_reg_1186[0]_i_34 
       (.I0(\tmp_10_4_reg_1186[0]_i_58_n_0 ),
        .I1(tmp_26_reg_1137[14]),
        .I2(\tmp_5_4_reg_1107_reg_n_0_[0] ),
        .I3(r_V_1_4_reg_1132),
        .I4(tmp_27_reg_1159[14]),
        .I5(ap_reg_pp0_iter2_accumulator_V_load_reg_825[14]),
        .O(\tmp_10_4_reg_1186[0]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    \tmp_10_4_reg_1186[0]_i_35 
       (.I0(\tmp_10_4_reg_1186[0]_i_59_n_0 ),
        .I1(tmp_26_reg_1137[12]),
        .I2(\tmp_5_4_reg_1107_reg_n_0_[0] ),
        .I3(r_V_1_4_reg_1132),
        .I4(tmp_27_reg_1159[12]),
        .I5(ap_reg_pp0_iter2_accumulator_V_load_reg_825[12]),
        .O(\tmp_10_4_reg_1186[0]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    \tmp_10_4_reg_1186[0]_i_36 
       (.I0(\tmp_10_4_reg_1186[0]_i_60_n_0 ),
        .I1(tmp_26_reg_1137[10]),
        .I2(\tmp_5_4_reg_1107_reg_n_0_[0] ),
        .I3(r_V_1_4_reg_1132),
        .I4(tmp_27_reg_1159[10]),
        .I5(ap_reg_pp0_iter2_accumulator_V_load_reg_825[10]),
        .O(\tmp_10_4_reg_1186[0]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    \tmp_10_4_reg_1186[0]_i_37 
       (.I0(\tmp_10_4_reg_1186[0]_i_61_n_0 ),
        .I1(tmp_26_reg_1137[8]),
        .I2(\tmp_5_4_reg_1107_reg_n_0_[0] ),
        .I3(r_V_1_4_reg_1132),
        .I4(tmp_27_reg_1159[8]),
        .I5(ap_reg_pp0_iter2_accumulator_V_load_reg_825[8]),
        .O(\tmp_10_4_reg_1186[0]_i_37_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_10_4_reg_1186[0]_i_38 
       (.I0(tmp_26_reg_1137[23]),
        .I1(\tmp_5_4_reg_1107_reg_n_0_[0] ),
        .I2(r_V_1_4_reg_1132),
        .I3(tmp_27_reg_1159[23]),
        .O(\tmp_10_4_reg_1186[0]_i_38_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_10_4_reg_1186[0]_i_39 
       (.I0(tmp_26_reg_1137[21]),
        .I1(\tmp_5_4_reg_1107_reg_n_0_[0] ),
        .I2(r_V_1_4_reg_1132),
        .I3(tmp_27_reg_1159[21]),
        .O(\tmp_10_4_reg_1186[0]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_10_4_reg_1186[0]_i_4 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[29]),
        .I1(\tmp_10_4_reg_1186[0]_i_22_n_0 ),
        .I2(ap_reg_pp0_iter2_accumulator_V_load_reg_825[28]),
        .I3(tmp_27_reg_1159[28]),
        .I4(\tmp_10_4_reg_1186[0]_i_21_n_0 ),
        .I5(tmp_26_reg_1137[28]),
        .O(\tmp_10_4_reg_1186[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_10_4_reg_1186[0]_i_40 
       (.I0(tmp_26_reg_1137[19]),
        .I1(\tmp_5_4_reg_1107_reg_n_0_[0] ),
        .I2(r_V_1_4_reg_1132),
        .I3(tmp_27_reg_1159[19]),
        .O(\tmp_10_4_reg_1186[0]_i_40_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_10_4_reg_1186[0]_i_41 
       (.I0(tmp_26_reg_1137[17]),
        .I1(\tmp_5_4_reg_1107_reg_n_0_[0] ),
        .I2(r_V_1_4_reg_1132),
        .I3(tmp_27_reg_1159[17]),
        .O(\tmp_10_4_reg_1186[0]_i_41_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \tmp_10_4_reg_1186[0]_i_42 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[23]),
        .I1(tmp_27_reg_1159[23]),
        .I2(r_V_1_4_reg_1132),
        .I3(\tmp_5_4_reg_1107_reg_n_0_[0] ),
        .I4(tmp_26_reg_1137[23]),
        .O(\tmp_10_4_reg_1186[0]_i_42_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \tmp_10_4_reg_1186[0]_i_43 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[21]),
        .I1(tmp_27_reg_1159[21]),
        .I2(r_V_1_4_reg_1132),
        .I3(\tmp_5_4_reg_1107_reg_n_0_[0] ),
        .I4(tmp_26_reg_1137[21]),
        .O(\tmp_10_4_reg_1186[0]_i_43_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \tmp_10_4_reg_1186[0]_i_44 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[19]),
        .I1(tmp_27_reg_1159[19]),
        .I2(r_V_1_4_reg_1132),
        .I3(\tmp_5_4_reg_1107_reg_n_0_[0] ),
        .I4(tmp_26_reg_1137[19]),
        .O(\tmp_10_4_reg_1186[0]_i_44_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \tmp_10_4_reg_1186[0]_i_45 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[17]),
        .I1(tmp_27_reg_1159[17]),
        .I2(r_V_1_4_reg_1132),
        .I3(\tmp_5_4_reg_1107_reg_n_0_[0] ),
        .I4(tmp_26_reg_1137[17]),
        .O(\tmp_10_4_reg_1186[0]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_10_4_reg_1186[0]_i_46 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[7]),
        .I1(\tmp_10_4_reg_1186[0]_i_62_n_0 ),
        .I2(ap_reg_pp0_iter2_accumulator_V_load_reg_825[6]),
        .I3(tmp_27_reg_1159[6]),
        .I4(\tmp_10_4_reg_1186[0]_i_21_n_0 ),
        .I5(tmp_26_reg_1137[6]),
        .O(\tmp_10_4_reg_1186[0]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_10_4_reg_1186[0]_i_47 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[5]),
        .I1(\tmp_10_4_reg_1186[0]_i_63_n_0 ),
        .I2(ap_reg_pp0_iter2_accumulator_V_load_reg_825[4]),
        .I3(tmp_27_reg_1159[4]),
        .I4(\tmp_10_4_reg_1186[0]_i_21_n_0 ),
        .I5(tmp_26_reg_1137[4]),
        .O(\tmp_10_4_reg_1186[0]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_10_4_reg_1186[0]_i_48 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[3]),
        .I1(\tmp_10_4_reg_1186[0]_i_64_n_0 ),
        .I2(ap_reg_pp0_iter2_accumulator_V_load_reg_825[2]),
        .I3(tmp_27_reg_1159[2]),
        .I4(\tmp_10_4_reg_1186[0]_i_21_n_0 ),
        .I5(tmp_26_reg_1137[2]),
        .O(\tmp_10_4_reg_1186[0]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_10_4_reg_1186[0]_i_49 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[1]),
        .I1(\tmp_10_4_reg_1186[0]_i_65_n_0 ),
        .I2(ap_reg_pp0_iter2_accumulator_V_load_reg_825[0]),
        .I3(tmp_27_reg_1159[0]),
        .I4(\tmp_10_4_reg_1186[0]_i_21_n_0 ),
        .I5(tmp_26_reg_1137[0]),
        .O(\tmp_10_4_reg_1186[0]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_10_4_reg_1186[0]_i_5 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[27]),
        .I1(\tmp_10_4_reg_1186[0]_i_23_n_0 ),
        .I2(ap_reg_pp0_iter2_accumulator_V_load_reg_825[26]),
        .I3(tmp_27_reg_1159[26]),
        .I4(\tmp_10_4_reg_1186[0]_i_21_n_0 ),
        .I5(tmp_26_reg_1137[26]),
        .O(\tmp_10_4_reg_1186[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    \tmp_10_4_reg_1186[0]_i_50 
       (.I0(\tmp_10_4_reg_1186[0]_i_66_n_0 ),
        .I1(tmp_26_reg_1137[6]),
        .I2(\tmp_5_4_reg_1107_reg_n_0_[0] ),
        .I3(r_V_1_4_reg_1132),
        .I4(tmp_27_reg_1159[6]),
        .I5(ap_reg_pp0_iter2_accumulator_V_load_reg_825[6]),
        .O(\tmp_10_4_reg_1186[0]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    \tmp_10_4_reg_1186[0]_i_51 
       (.I0(\tmp_10_4_reg_1186[0]_i_67_n_0 ),
        .I1(tmp_26_reg_1137[4]),
        .I2(\tmp_5_4_reg_1107_reg_n_0_[0] ),
        .I3(r_V_1_4_reg_1132),
        .I4(tmp_27_reg_1159[4]),
        .I5(ap_reg_pp0_iter2_accumulator_V_load_reg_825[4]),
        .O(\tmp_10_4_reg_1186[0]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    \tmp_10_4_reg_1186[0]_i_52 
       (.I0(\tmp_10_4_reg_1186[0]_i_68_n_0 ),
        .I1(tmp_26_reg_1137[2]),
        .I2(\tmp_5_4_reg_1107_reg_n_0_[0] ),
        .I3(r_V_1_4_reg_1132),
        .I4(tmp_27_reg_1159[2]),
        .I5(ap_reg_pp0_iter2_accumulator_V_load_reg_825[2]),
        .O(\tmp_10_4_reg_1186[0]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    \tmp_10_4_reg_1186[0]_i_53 
       (.I0(\tmp_10_4_reg_1186[0]_i_69_n_0 ),
        .I1(tmp_26_reg_1137[0]),
        .I2(\tmp_5_4_reg_1107_reg_n_0_[0] ),
        .I3(r_V_1_4_reg_1132),
        .I4(tmp_27_reg_1159[0]),
        .I5(ap_reg_pp0_iter2_accumulator_V_load_reg_825[0]),
        .O(\tmp_10_4_reg_1186[0]_i_53_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_10_4_reg_1186[0]_i_54 
       (.I0(tmp_26_reg_1137[15]),
        .I1(\tmp_5_4_reg_1107_reg_n_0_[0] ),
        .I2(r_V_1_4_reg_1132),
        .I3(tmp_27_reg_1159[15]),
        .O(\tmp_10_4_reg_1186[0]_i_54_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_10_4_reg_1186[0]_i_55 
       (.I0(tmp_26_reg_1137[13]),
        .I1(\tmp_5_4_reg_1107_reg_n_0_[0] ),
        .I2(r_V_1_4_reg_1132),
        .I3(tmp_27_reg_1159[13]),
        .O(\tmp_10_4_reg_1186[0]_i_55_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_10_4_reg_1186[0]_i_56 
       (.I0(tmp_26_reg_1137[11]),
        .I1(\tmp_5_4_reg_1107_reg_n_0_[0] ),
        .I2(r_V_1_4_reg_1132),
        .I3(tmp_27_reg_1159[11]),
        .O(\tmp_10_4_reg_1186[0]_i_56_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_10_4_reg_1186[0]_i_57 
       (.I0(tmp_26_reg_1137[9]),
        .I1(\tmp_5_4_reg_1107_reg_n_0_[0] ),
        .I2(r_V_1_4_reg_1132),
        .I3(tmp_27_reg_1159[9]),
        .O(\tmp_10_4_reg_1186[0]_i_57_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \tmp_10_4_reg_1186[0]_i_58 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[15]),
        .I1(tmp_27_reg_1159[15]),
        .I2(r_V_1_4_reg_1132),
        .I3(\tmp_5_4_reg_1107_reg_n_0_[0] ),
        .I4(tmp_26_reg_1137[15]),
        .O(\tmp_10_4_reg_1186[0]_i_58_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \tmp_10_4_reg_1186[0]_i_59 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[13]),
        .I1(tmp_27_reg_1159[13]),
        .I2(r_V_1_4_reg_1132),
        .I3(\tmp_5_4_reg_1107_reg_n_0_[0] ),
        .I4(tmp_26_reg_1137[13]),
        .O(\tmp_10_4_reg_1186[0]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_10_4_reg_1186[0]_i_6 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[25]),
        .I1(\tmp_10_4_reg_1186[0]_i_24_n_0 ),
        .I2(ap_reg_pp0_iter2_accumulator_V_load_reg_825[24]),
        .I3(tmp_27_reg_1159[24]),
        .I4(\tmp_10_4_reg_1186[0]_i_21_n_0 ),
        .I5(tmp_26_reg_1137[24]),
        .O(\tmp_10_4_reg_1186[0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \tmp_10_4_reg_1186[0]_i_60 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[11]),
        .I1(tmp_27_reg_1159[11]),
        .I2(r_V_1_4_reg_1132),
        .I3(\tmp_5_4_reg_1107_reg_n_0_[0] ),
        .I4(tmp_26_reg_1137[11]),
        .O(\tmp_10_4_reg_1186[0]_i_60_n_0 ));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \tmp_10_4_reg_1186[0]_i_61 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[9]),
        .I1(tmp_27_reg_1159[9]),
        .I2(r_V_1_4_reg_1132),
        .I3(\tmp_5_4_reg_1107_reg_n_0_[0] ),
        .I4(tmp_26_reg_1137[9]),
        .O(\tmp_10_4_reg_1186[0]_i_61_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_10_4_reg_1186[0]_i_62 
       (.I0(tmp_26_reg_1137[7]),
        .I1(\tmp_5_4_reg_1107_reg_n_0_[0] ),
        .I2(r_V_1_4_reg_1132),
        .I3(tmp_27_reg_1159[7]),
        .O(\tmp_10_4_reg_1186[0]_i_62_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_10_4_reg_1186[0]_i_63 
       (.I0(tmp_26_reg_1137[5]),
        .I1(\tmp_5_4_reg_1107_reg_n_0_[0] ),
        .I2(r_V_1_4_reg_1132),
        .I3(tmp_27_reg_1159[5]),
        .O(\tmp_10_4_reg_1186[0]_i_63_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_10_4_reg_1186[0]_i_64 
       (.I0(tmp_26_reg_1137[3]),
        .I1(\tmp_5_4_reg_1107_reg_n_0_[0] ),
        .I2(r_V_1_4_reg_1132),
        .I3(tmp_27_reg_1159[3]),
        .O(\tmp_10_4_reg_1186[0]_i_64_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_10_4_reg_1186[0]_i_65 
       (.I0(tmp_26_reg_1137[1]),
        .I1(\tmp_5_4_reg_1107_reg_n_0_[0] ),
        .I2(r_V_1_4_reg_1132),
        .I3(tmp_27_reg_1159[1]),
        .O(\tmp_10_4_reg_1186[0]_i_65_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \tmp_10_4_reg_1186[0]_i_66 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[7]),
        .I1(tmp_27_reg_1159[7]),
        .I2(r_V_1_4_reg_1132),
        .I3(\tmp_5_4_reg_1107_reg_n_0_[0] ),
        .I4(tmp_26_reg_1137[7]),
        .O(\tmp_10_4_reg_1186[0]_i_66_n_0 ));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \tmp_10_4_reg_1186[0]_i_67 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[5]),
        .I1(tmp_27_reg_1159[5]),
        .I2(r_V_1_4_reg_1132),
        .I3(\tmp_5_4_reg_1107_reg_n_0_[0] ),
        .I4(tmp_26_reg_1137[5]),
        .O(\tmp_10_4_reg_1186[0]_i_67_n_0 ));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \tmp_10_4_reg_1186[0]_i_68 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[3]),
        .I1(tmp_27_reg_1159[3]),
        .I2(r_V_1_4_reg_1132),
        .I3(\tmp_5_4_reg_1107_reg_n_0_[0] ),
        .I4(tmp_26_reg_1137[3]),
        .O(\tmp_10_4_reg_1186[0]_i_68_n_0 ));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \tmp_10_4_reg_1186[0]_i_69 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[1]),
        .I1(tmp_27_reg_1159[1]),
        .I2(r_V_1_4_reg_1132),
        .I3(\tmp_5_4_reg_1107_reg_n_0_[0] ),
        .I4(tmp_26_reg_1137[1]),
        .O(\tmp_10_4_reg_1186[0]_i_69_n_0 ));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    \tmp_10_4_reg_1186[0]_i_7 
       (.I0(\tmp_10_4_reg_1186[0]_i_25_n_0 ),
        .I1(tmp_26_reg_1137[30]),
        .I2(\tmp_5_4_reg_1107_reg_n_0_[0] ),
        .I3(r_V_1_4_reg_1132),
        .I4(tmp_27_reg_1159[30]),
        .I5(ap_reg_pp0_iter2_accumulator_V_load_reg_825[30]),
        .O(\tmp_10_4_reg_1186[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    \tmp_10_4_reg_1186[0]_i_8 
       (.I0(\tmp_10_4_reg_1186[0]_i_26_n_0 ),
        .I1(tmp_26_reg_1137[28]),
        .I2(\tmp_5_4_reg_1107_reg_n_0_[0] ),
        .I3(r_V_1_4_reg_1132),
        .I4(tmp_27_reg_1159[28]),
        .I5(ap_reg_pp0_iter2_accumulator_V_load_reg_825[28]),
        .O(\tmp_10_4_reg_1186[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    \tmp_10_4_reg_1186[0]_i_9 
       (.I0(\tmp_10_4_reg_1186[0]_i_27_n_0 ),
        .I1(tmp_26_reg_1137[26]),
        .I2(\tmp_5_4_reg_1107_reg_n_0_[0] ),
        .I3(r_V_1_4_reg_1132),
        .I4(tmp_27_reg_1159[26]),
        .I5(ap_reg_pp0_iter2_accumulator_V_load_reg_825[26]),
        .O(\tmp_10_4_reg_1186[0]_i_9_n_0 ));
  FDRE \tmp_10_4_reg_1186_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(tmp_10_4_fu_632_p2),
        .Q(tmp5_demorgan_cast_fu_707_p1[4]),
        .R(1'b0));
  CARRY4 \tmp_10_4_reg_1186_reg[0]_i_1 
       (.CI(\tmp_10_4_reg_1186_reg[0]_i_2_n_0 ),
        .CO({tmp_10_4_fu_632_p2,\tmp_10_4_reg_1186_reg[0]_i_1_n_1 ,\tmp_10_4_reg_1186_reg[0]_i_1_n_2 ,\tmp_10_4_reg_1186_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_10_4_reg_1186[0]_i_3_n_0 ,\tmp_10_4_reg_1186[0]_i_4_n_0 ,\tmp_10_4_reg_1186[0]_i_5_n_0 ,\tmp_10_4_reg_1186[0]_i_6_n_0 }),
        .O(\NLW_tmp_10_4_reg_1186_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\tmp_10_4_reg_1186[0]_i_7_n_0 ,\tmp_10_4_reg_1186[0]_i_8_n_0 ,\tmp_10_4_reg_1186[0]_i_9_n_0 ,\tmp_10_4_reg_1186[0]_i_10_n_0 }));
  CARRY4 \tmp_10_4_reg_1186_reg[0]_i_11 
       (.CI(\tmp_10_4_reg_1186_reg[0]_i_29_n_0 ),
        .CO({\tmp_10_4_reg_1186_reg[0]_i_11_n_0 ,\tmp_10_4_reg_1186_reg[0]_i_11_n_1 ,\tmp_10_4_reg_1186_reg[0]_i_11_n_2 ,\tmp_10_4_reg_1186_reg[0]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_10_4_reg_1186[0]_i_30_n_0 ,\tmp_10_4_reg_1186[0]_i_31_n_0 ,\tmp_10_4_reg_1186[0]_i_32_n_0 ,\tmp_10_4_reg_1186[0]_i_33_n_0 }),
        .O(\NLW_tmp_10_4_reg_1186_reg[0]_i_11_O_UNCONNECTED [3:0]),
        .S({\tmp_10_4_reg_1186[0]_i_34_n_0 ,\tmp_10_4_reg_1186[0]_i_35_n_0 ,\tmp_10_4_reg_1186[0]_i_36_n_0 ,\tmp_10_4_reg_1186[0]_i_37_n_0 }));
  CARRY4 \tmp_10_4_reg_1186_reg[0]_i_2 
       (.CI(\tmp_10_4_reg_1186_reg[0]_i_11_n_0 ),
        .CO({\tmp_10_4_reg_1186_reg[0]_i_2_n_0 ,\tmp_10_4_reg_1186_reg[0]_i_2_n_1 ,\tmp_10_4_reg_1186_reg[0]_i_2_n_2 ,\tmp_10_4_reg_1186_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_10_4_reg_1186[0]_i_12_n_0 ,\tmp_10_4_reg_1186[0]_i_13_n_0 ,\tmp_10_4_reg_1186[0]_i_14_n_0 ,\tmp_10_4_reg_1186[0]_i_15_n_0 }),
        .O(\NLW_tmp_10_4_reg_1186_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_10_4_reg_1186[0]_i_16_n_0 ,\tmp_10_4_reg_1186[0]_i_17_n_0 ,\tmp_10_4_reg_1186[0]_i_18_n_0 ,\tmp_10_4_reg_1186[0]_i_19_n_0 }));
  CARRY4 \tmp_10_4_reg_1186_reg[0]_i_29 
       (.CI(1'b0),
        .CO({\tmp_10_4_reg_1186_reg[0]_i_29_n_0 ,\tmp_10_4_reg_1186_reg[0]_i_29_n_1 ,\tmp_10_4_reg_1186_reg[0]_i_29_n_2 ,\tmp_10_4_reg_1186_reg[0]_i_29_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_10_4_reg_1186[0]_i_46_n_0 ,\tmp_10_4_reg_1186[0]_i_47_n_0 ,\tmp_10_4_reg_1186[0]_i_48_n_0 ,\tmp_10_4_reg_1186[0]_i_49_n_0 }),
        .O(\NLW_tmp_10_4_reg_1186_reg[0]_i_29_O_UNCONNECTED [3:0]),
        .S({\tmp_10_4_reg_1186[0]_i_50_n_0 ,\tmp_10_4_reg_1186[0]_i_51_n_0 ,\tmp_10_4_reg_1186[0]_i_52_n_0 ,\tmp_10_4_reg_1186[0]_i_53_n_0 }));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    \tmp_10_5_reg_1197[0]_i_10 
       (.I0(\tmp_10_5_reg_1197[0]_i_28_n_0 ),
        .I1(tmp_30_reg_1169[24]),
        .I2(\tmp_5_5_reg_1149_reg_n_0_[0] ),
        .I3(r_V_1_5_reg_1164),
        .I4(tmp_31_reg_1181[24]),
        .I5(ap_reg_pp0_iter2_accumulator_V_load_reg_825[24]),
        .O(\tmp_10_5_reg_1197[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_10_5_reg_1197[0]_i_12 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[23]),
        .I1(\tmp_10_5_reg_1197[0]_i_38_n_0 ),
        .I2(ap_reg_pp0_iter2_accumulator_V_load_reg_825[22]),
        .I3(tmp_31_reg_1181[22]),
        .I4(\tmp_10_5_reg_1197[0]_i_21_n_0 ),
        .I5(tmp_30_reg_1169[22]),
        .O(\tmp_10_5_reg_1197[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_10_5_reg_1197[0]_i_13 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[21]),
        .I1(\tmp_10_5_reg_1197[0]_i_39_n_0 ),
        .I2(ap_reg_pp0_iter2_accumulator_V_load_reg_825[20]),
        .I3(tmp_31_reg_1181[20]),
        .I4(\tmp_10_5_reg_1197[0]_i_21_n_0 ),
        .I5(tmp_30_reg_1169[20]),
        .O(\tmp_10_5_reg_1197[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_10_5_reg_1197[0]_i_14 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[19]),
        .I1(\tmp_10_5_reg_1197[0]_i_40_n_0 ),
        .I2(ap_reg_pp0_iter2_accumulator_V_load_reg_825[18]),
        .I3(tmp_31_reg_1181[18]),
        .I4(\tmp_10_5_reg_1197[0]_i_21_n_0 ),
        .I5(tmp_30_reg_1169[18]),
        .O(\tmp_10_5_reg_1197[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_10_5_reg_1197[0]_i_15 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[17]),
        .I1(\tmp_10_5_reg_1197[0]_i_41_n_0 ),
        .I2(ap_reg_pp0_iter2_accumulator_V_load_reg_825[16]),
        .I3(tmp_31_reg_1181[16]),
        .I4(\tmp_10_5_reg_1197[0]_i_21_n_0 ),
        .I5(tmp_30_reg_1169[16]),
        .O(\tmp_10_5_reg_1197[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    \tmp_10_5_reg_1197[0]_i_16 
       (.I0(\tmp_10_5_reg_1197[0]_i_42_n_0 ),
        .I1(tmp_30_reg_1169[22]),
        .I2(\tmp_5_5_reg_1149_reg_n_0_[0] ),
        .I3(r_V_1_5_reg_1164),
        .I4(tmp_31_reg_1181[22]),
        .I5(ap_reg_pp0_iter2_accumulator_V_load_reg_825[22]),
        .O(\tmp_10_5_reg_1197[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    \tmp_10_5_reg_1197[0]_i_17 
       (.I0(\tmp_10_5_reg_1197[0]_i_43_n_0 ),
        .I1(tmp_30_reg_1169[20]),
        .I2(\tmp_5_5_reg_1149_reg_n_0_[0] ),
        .I3(r_V_1_5_reg_1164),
        .I4(tmp_31_reg_1181[20]),
        .I5(ap_reg_pp0_iter2_accumulator_V_load_reg_825[20]),
        .O(\tmp_10_5_reg_1197[0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    \tmp_10_5_reg_1197[0]_i_18 
       (.I0(\tmp_10_5_reg_1197[0]_i_44_n_0 ),
        .I1(tmp_30_reg_1169[18]),
        .I2(\tmp_5_5_reg_1149_reg_n_0_[0] ),
        .I3(r_V_1_5_reg_1164),
        .I4(tmp_31_reg_1181[18]),
        .I5(ap_reg_pp0_iter2_accumulator_V_load_reg_825[18]),
        .O(\tmp_10_5_reg_1197[0]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    \tmp_10_5_reg_1197[0]_i_19 
       (.I0(\tmp_10_5_reg_1197[0]_i_45_n_0 ),
        .I1(tmp_30_reg_1169[16]),
        .I2(\tmp_5_5_reg_1149_reg_n_0_[0] ),
        .I3(r_V_1_5_reg_1164),
        .I4(tmp_31_reg_1181[16]),
        .I5(ap_reg_pp0_iter2_accumulator_V_load_reg_825[16]),
        .O(\tmp_10_5_reg_1197[0]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_10_5_reg_1197[0]_i_20 
       (.I0(tmp_30_reg_1169[31]),
        .I1(\tmp_5_5_reg_1149_reg_n_0_[0] ),
        .I2(r_V_1_5_reg_1164),
        .I3(tmp_31_reg_1181[31]),
        .O(\tmp_10_5_reg_1197[0]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_10_5_reg_1197[0]_i_21 
       (.I0(\tmp_5_5_reg_1149_reg_n_0_[0] ),
        .I1(r_V_1_5_reg_1164),
        .O(\tmp_10_5_reg_1197[0]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_10_5_reg_1197[0]_i_22 
       (.I0(tmp_30_reg_1169[29]),
        .I1(\tmp_5_5_reg_1149_reg_n_0_[0] ),
        .I2(r_V_1_5_reg_1164),
        .I3(tmp_31_reg_1181[29]),
        .O(\tmp_10_5_reg_1197[0]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_10_5_reg_1197[0]_i_23 
       (.I0(tmp_30_reg_1169[27]),
        .I1(\tmp_5_5_reg_1149_reg_n_0_[0] ),
        .I2(r_V_1_5_reg_1164),
        .I3(tmp_31_reg_1181[27]),
        .O(\tmp_10_5_reg_1197[0]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_10_5_reg_1197[0]_i_24 
       (.I0(tmp_30_reg_1169[25]),
        .I1(\tmp_5_5_reg_1149_reg_n_0_[0] ),
        .I2(r_V_1_5_reg_1164),
        .I3(tmp_31_reg_1181[25]),
        .O(\tmp_10_5_reg_1197[0]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \tmp_10_5_reg_1197[0]_i_25 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[31]),
        .I1(tmp_31_reg_1181[31]),
        .I2(r_V_1_5_reg_1164),
        .I3(\tmp_5_5_reg_1149_reg_n_0_[0] ),
        .I4(tmp_30_reg_1169[31]),
        .O(\tmp_10_5_reg_1197[0]_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \tmp_10_5_reg_1197[0]_i_26 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[29]),
        .I1(tmp_31_reg_1181[29]),
        .I2(r_V_1_5_reg_1164),
        .I3(\tmp_5_5_reg_1149_reg_n_0_[0] ),
        .I4(tmp_30_reg_1169[29]),
        .O(\tmp_10_5_reg_1197[0]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \tmp_10_5_reg_1197[0]_i_27 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[27]),
        .I1(tmp_31_reg_1181[27]),
        .I2(r_V_1_5_reg_1164),
        .I3(\tmp_5_5_reg_1149_reg_n_0_[0] ),
        .I4(tmp_30_reg_1169[27]),
        .O(\tmp_10_5_reg_1197[0]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \tmp_10_5_reg_1197[0]_i_28 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[25]),
        .I1(tmp_31_reg_1181[25]),
        .I2(r_V_1_5_reg_1164),
        .I3(\tmp_5_5_reg_1149_reg_n_0_[0] ),
        .I4(tmp_30_reg_1169[25]),
        .O(\tmp_10_5_reg_1197[0]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_10_5_reg_1197[0]_i_3 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[31]),
        .I1(\tmp_10_5_reg_1197[0]_i_20_n_0 ),
        .I2(ap_reg_pp0_iter2_accumulator_V_load_reg_825[30]),
        .I3(tmp_31_reg_1181[30]),
        .I4(\tmp_10_5_reg_1197[0]_i_21_n_0 ),
        .I5(tmp_30_reg_1169[30]),
        .O(\tmp_10_5_reg_1197[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_10_5_reg_1197[0]_i_30 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[15]),
        .I1(\tmp_10_5_reg_1197[0]_i_54_n_0 ),
        .I2(ap_reg_pp0_iter2_accumulator_V_load_reg_825[14]),
        .I3(tmp_31_reg_1181[14]),
        .I4(\tmp_10_5_reg_1197[0]_i_21_n_0 ),
        .I5(tmp_30_reg_1169[14]),
        .O(\tmp_10_5_reg_1197[0]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_10_5_reg_1197[0]_i_31 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[13]),
        .I1(\tmp_10_5_reg_1197[0]_i_55_n_0 ),
        .I2(ap_reg_pp0_iter2_accumulator_V_load_reg_825[12]),
        .I3(tmp_31_reg_1181[12]),
        .I4(\tmp_10_5_reg_1197[0]_i_21_n_0 ),
        .I5(tmp_30_reg_1169[12]),
        .O(\tmp_10_5_reg_1197[0]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_10_5_reg_1197[0]_i_32 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[11]),
        .I1(\tmp_10_5_reg_1197[0]_i_56_n_0 ),
        .I2(ap_reg_pp0_iter2_accumulator_V_load_reg_825[10]),
        .I3(tmp_31_reg_1181[10]),
        .I4(\tmp_10_5_reg_1197[0]_i_21_n_0 ),
        .I5(tmp_30_reg_1169[10]),
        .O(\tmp_10_5_reg_1197[0]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_10_5_reg_1197[0]_i_33 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[9]),
        .I1(\tmp_10_5_reg_1197[0]_i_57_n_0 ),
        .I2(ap_reg_pp0_iter2_accumulator_V_load_reg_825[8]),
        .I3(tmp_31_reg_1181[8]),
        .I4(\tmp_10_5_reg_1197[0]_i_21_n_0 ),
        .I5(tmp_30_reg_1169[8]),
        .O(\tmp_10_5_reg_1197[0]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    \tmp_10_5_reg_1197[0]_i_34 
       (.I0(\tmp_10_5_reg_1197[0]_i_58_n_0 ),
        .I1(tmp_30_reg_1169[14]),
        .I2(\tmp_5_5_reg_1149_reg_n_0_[0] ),
        .I3(r_V_1_5_reg_1164),
        .I4(tmp_31_reg_1181[14]),
        .I5(ap_reg_pp0_iter2_accumulator_V_load_reg_825[14]),
        .O(\tmp_10_5_reg_1197[0]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    \tmp_10_5_reg_1197[0]_i_35 
       (.I0(\tmp_10_5_reg_1197[0]_i_59_n_0 ),
        .I1(tmp_30_reg_1169[12]),
        .I2(\tmp_5_5_reg_1149_reg_n_0_[0] ),
        .I3(r_V_1_5_reg_1164),
        .I4(tmp_31_reg_1181[12]),
        .I5(ap_reg_pp0_iter2_accumulator_V_load_reg_825[12]),
        .O(\tmp_10_5_reg_1197[0]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    \tmp_10_5_reg_1197[0]_i_36 
       (.I0(\tmp_10_5_reg_1197[0]_i_60_n_0 ),
        .I1(tmp_30_reg_1169[10]),
        .I2(\tmp_5_5_reg_1149_reg_n_0_[0] ),
        .I3(r_V_1_5_reg_1164),
        .I4(tmp_31_reg_1181[10]),
        .I5(ap_reg_pp0_iter2_accumulator_V_load_reg_825[10]),
        .O(\tmp_10_5_reg_1197[0]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    \tmp_10_5_reg_1197[0]_i_37 
       (.I0(\tmp_10_5_reg_1197[0]_i_61_n_0 ),
        .I1(tmp_30_reg_1169[8]),
        .I2(\tmp_5_5_reg_1149_reg_n_0_[0] ),
        .I3(r_V_1_5_reg_1164),
        .I4(tmp_31_reg_1181[8]),
        .I5(ap_reg_pp0_iter2_accumulator_V_load_reg_825[8]),
        .O(\tmp_10_5_reg_1197[0]_i_37_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_10_5_reg_1197[0]_i_38 
       (.I0(tmp_30_reg_1169[23]),
        .I1(\tmp_5_5_reg_1149_reg_n_0_[0] ),
        .I2(r_V_1_5_reg_1164),
        .I3(tmp_31_reg_1181[23]),
        .O(\tmp_10_5_reg_1197[0]_i_38_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_10_5_reg_1197[0]_i_39 
       (.I0(tmp_30_reg_1169[21]),
        .I1(\tmp_5_5_reg_1149_reg_n_0_[0] ),
        .I2(r_V_1_5_reg_1164),
        .I3(tmp_31_reg_1181[21]),
        .O(\tmp_10_5_reg_1197[0]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_10_5_reg_1197[0]_i_4 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[29]),
        .I1(\tmp_10_5_reg_1197[0]_i_22_n_0 ),
        .I2(ap_reg_pp0_iter2_accumulator_V_load_reg_825[28]),
        .I3(tmp_31_reg_1181[28]),
        .I4(\tmp_10_5_reg_1197[0]_i_21_n_0 ),
        .I5(tmp_30_reg_1169[28]),
        .O(\tmp_10_5_reg_1197[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_10_5_reg_1197[0]_i_40 
       (.I0(tmp_30_reg_1169[19]),
        .I1(\tmp_5_5_reg_1149_reg_n_0_[0] ),
        .I2(r_V_1_5_reg_1164),
        .I3(tmp_31_reg_1181[19]),
        .O(\tmp_10_5_reg_1197[0]_i_40_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_10_5_reg_1197[0]_i_41 
       (.I0(tmp_30_reg_1169[17]),
        .I1(\tmp_5_5_reg_1149_reg_n_0_[0] ),
        .I2(r_V_1_5_reg_1164),
        .I3(tmp_31_reg_1181[17]),
        .O(\tmp_10_5_reg_1197[0]_i_41_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \tmp_10_5_reg_1197[0]_i_42 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[23]),
        .I1(tmp_31_reg_1181[23]),
        .I2(r_V_1_5_reg_1164),
        .I3(\tmp_5_5_reg_1149_reg_n_0_[0] ),
        .I4(tmp_30_reg_1169[23]),
        .O(\tmp_10_5_reg_1197[0]_i_42_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \tmp_10_5_reg_1197[0]_i_43 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[21]),
        .I1(tmp_31_reg_1181[21]),
        .I2(r_V_1_5_reg_1164),
        .I3(\tmp_5_5_reg_1149_reg_n_0_[0] ),
        .I4(tmp_30_reg_1169[21]),
        .O(\tmp_10_5_reg_1197[0]_i_43_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \tmp_10_5_reg_1197[0]_i_44 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[19]),
        .I1(tmp_31_reg_1181[19]),
        .I2(r_V_1_5_reg_1164),
        .I3(\tmp_5_5_reg_1149_reg_n_0_[0] ),
        .I4(tmp_30_reg_1169[19]),
        .O(\tmp_10_5_reg_1197[0]_i_44_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \tmp_10_5_reg_1197[0]_i_45 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[17]),
        .I1(tmp_31_reg_1181[17]),
        .I2(r_V_1_5_reg_1164),
        .I3(\tmp_5_5_reg_1149_reg_n_0_[0] ),
        .I4(tmp_30_reg_1169[17]),
        .O(\tmp_10_5_reg_1197[0]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_10_5_reg_1197[0]_i_46 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[7]),
        .I1(\tmp_10_5_reg_1197[0]_i_62_n_0 ),
        .I2(ap_reg_pp0_iter2_accumulator_V_load_reg_825[6]),
        .I3(tmp_31_reg_1181[6]),
        .I4(\tmp_10_5_reg_1197[0]_i_21_n_0 ),
        .I5(tmp_30_reg_1169[6]),
        .O(\tmp_10_5_reg_1197[0]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_10_5_reg_1197[0]_i_47 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[5]),
        .I1(\tmp_10_5_reg_1197[0]_i_63_n_0 ),
        .I2(ap_reg_pp0_iter2_accumulator_V_load_reg_825[4]),
        .I3(tmp_31_reg_1181[4]),
        .I4(\tmp_10_5_reg_1197[0]_i_21_n_0 ),
        .I5(tmp_30_reg_1169[4]),
        .O(\tmp_10_5_reg_1197[0]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_10_5_reg_1197[0]_i_48 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[3]),
        .I1(\tmp_10_5_reg_1197[0]_i_64_n_0 ),
        .I2(ap_reg_pp0_iter2_accumulator_V_load_reg_825[2]),
        .I3(tmp_31_reg_1181[2]),
        .I4(\tmp_10_5_reg_1197[0]_i_21_n_0 ),
        .I5(tmp_30_reg_1169[2]),
        .O(\tmp_10_5_reg_1197[0]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_10_5_reg_1197[0]_i_49 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[1]),
        .I1(\tmp_10_5_reg_1197[0]_i_65_n_0 ),
        .I2(ap_reg_pp0_iter2_accumulator_V_load_reg_825[0]),
        .I3(tmp_31_reg_1181[0]),
        .I4(\tmp_10_5_reg_1197[0]_i_21_n_0 ),
        .I5(tmp_30_reg_1169[0]),
        .O(\tmp_10_5_reg_1197[0]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_10_5_reg_1197[0]_i_5 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[27]),
        .I1(\tmp_10_5_reg_1197[0]_i_23_n_0 ),
        .I2(ap_reg_pp0_iter2_accumulator_V_load_reg_825[26]),
        .I3(tmp_31_reg_1181[26]),
        .I4(\tmp_10_5_reg_1197[0]_i_21_n_0 ),
        .I5(tmp_30_reg_1169[26]),
        .O(\tmp_10_5_reg_1197[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    \tmp_10_5_reg_1197[0]_i_50 
       (.I0(\tmp_10_5_reg_1197[0]_i_66_n_0 ),
        .I1(tmp_30_reg_1169[6]),
        .I2(\tmp_5_5_reg_1149_reg_n_0_[0] ),
        .I3(r_V_1_5_reg_1164),
        .I4(tmp_31_reg_1181[6]),
        .I5(ap_reg_pp0_iter2_accumulator_V_load_reg_825[6]),
        .O(\tmp_10_5_reg_1197[0]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    \tmp_10_5_reg_1197[0]_i_51 
       (.I0(\tmp_10_5_reg_1197[0]_i_67_n_0 ),
        .I1(tmp_30_reg_1169[4]),
        .I2(\tmp_5_5_reg_1149_reg_n_0_[0] ),
        .I3(r_V_1_5_reg_1164),
        .I4(tmp_31_reg_1181[4]),
        .I5(ap_reg_pp0_iter2_accumulator_V_load_reg_825[4]),
        .O(\tmp_10_5_reg_1197[0]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    \tmp_10_5_reg_1197[0]_i_52 
       (.I0(\tmp_10_5_reg_1197[0]_i_68_n_0 ),
        .I1(tmp_30_reg_1169[2]),
        .I2(\tmp_5_5_reg_1149_reg_n_0_[0] ),
        .I3(r_V_1_5_reg_1164),
        .I4(tmp_31_reg_1181[2]),
        .I5(ap_reg_pp0_iter2_accumulator_V_load_reg_825[2]),
        .O(\tmp_10_5_reg_1197[0]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    \tmp_10_5_reg_1197[0]_i_53 
       (.I0(\tmp_10_5_reg_1197[0]_i_69_n_0 ),
        .I1(tmp_30_reg_1169[0]),
        .I2(\tmp_5_5_reg_1149_reg_n_0_[0] ),
        .I3(r_V_1_5_reg_1164),
        .I4(tmp_31_reg_1181[0]),
        .I5(ap_reg_pp0_iter2_accumulator_V_load_reg_825[0]),
        .O(\tmp_10_5_reg_1197[0]_i_53_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_10_5_reg_1197[0]_i_54 
       (.I0(tmp_30_reg_1169[15]),
        .I1(\tmp_5_5_reg_1149_reg_n_0_[0] ),
        .I2(r_V_1_5_reg_1164),
        .I3(tmp_31_reg_1181[15]),
        .O(\tmp_10_5_reg_1197[0]_i_54_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_10_5_reg_1197[0]_i_55 
       (.I0(tmp_30_reg_1169[13]),
        .I1(\tmp_5_5_reg_1149_reg_n_0_[0] ),
        .I2(r_V_1_5_reg_1164),
        .I3(tmp_31_reg_1181[13]),
        .O(\tmp_10_5_reg_1197[0]_i_55_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_10_5_reg_1197[0]_i_56 
       (.I0(tmp_30_reg_1169[11]),
        .I1(\tmp_5_5_reg_1149_reg_n_0_[0] ),
        .I2(r_V_1_5_reg_1164),
        .I3(tmp_31_reg_1181[11]),
        .O(\tmp_10_5_reg_1197[0]_i_56_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_10_5_reg_1197[0]_i_57 
       (.I0(tmp_30_reg_1169[9]),
        .I1(\tmp_5_5_reg_1149_reg_n_0_[0] ),
        .I2(r_V_1_5_reg_1164),
        .I3(tmp_31_reg_1181[9]),
        .O(\tmp_10_5_reg_1197[0]_i_57_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \tmp_10_5_reg_1197[0]_i_58 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[15]),
        .I1(tmp_31_reg_1181[15]),
        .I2(r_V_1_5_reg_1164),
        .I3(\tmp_5_5_reg_1149_reg_n_0_[0] ),
        .I4(tmp_30_reg_1169[15]),
        .O(\tmp_10_5_reg_1197[0]_i_58_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \tmp_10_5_reg_1197[0]_i_59 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[13]),
        .I1(tmp_31_reg_1181[13]),
        .I2(r_V_1_5_reg_1164),
        .I3(\tmp_5_5_reg_1149_reg_n_0_[0] ),
        .I4(tmp_30_reg_1169[13]),
        .O(\tmp_10_5_reg_1197[0]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_10_5_reg_1197[0]_i_6 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[25]),
        .I1(\tmp_10_5_reg_1197[0]_i_24_n_0 ),
        .I2(ap_reg_pp0_iter2_accumulator_V_load_reg_825[24]),
        .I3(tmp_31_reg_1181[24]),
        .I4(\tmp_10_5_reg_1197[0]_i_21_n_0 ),
        .I5(tmp_30_reg_1169[24]),
        .O(\tmp_10_5_reg_1197[0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \tmp_10_5_reg_1197[0]_i_60 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[11]),
        .I1(tmp_31_reg_1181[11]),
        .I2(r_V_1_5_reg_1164),
        .I3(\tmp_5_5_reg_1149_reg_n_0_[0] ),
        .I4(tmp_30_reg_1169[11]),
        .O(\tmp_10_5_reg_1197[0]_i_60_n_0 ));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \tmp_10_5_reg_1197[0]_i_61 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[9]),
        .I1(tmp_31_reg_1181[9]),
        .I2(r_V_1_5_reg_1164),
        .I3(\tmp_5_5_reg_1149_reg_n_0_[0] ),
        .I4(tmp_30_reg_1169[9]),
        .O(\tmp_10_5_reg_1197[0]_i_61_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_10_5_reg_1197[0]_i_62 
       (.I0(tmp_30_reg_1169[7]),
        .I1(\tmp_5_5_reg_1149_reg_n_0_[0] ),
        .I2(r_V_1_5_reg_1164),
        .I3(tmp_31_reg_1181[7]),
        .O(\tmp_10_5_reg_1197[0]_i_62_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_10_5_reg_1197[0]_i_63 
       (.I0(tmp_30_reg_1169[5]),
        .I1(\tmp_5_5_reg_1149_reg_n_0_[0] ),
        .I2(r_V_1_5_reg_1164),
        .I3(tmp_31_reg_1181[5]),
        .O(\tmp_10_5_reg_1197[0]_i_63_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_10_5_reg_1197[0]_i_64 
       (.I0(tmp_30_reg_1169[3]),
        .I1(\tmp_5_5_reg_1149_reg_n_0_[0] ),
        .I2(r_V_1_5_reg_1164),
        .I3(tmp_31_reg_1181[3]),
        .O(\tmp_10_5_reg_1197[0]_i_64_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_10_5_reg_1197[0]_i_65 
       (.I0(tmp_30_reg_1169[1]),
        .I1(\tmp_5_5_reg_1149_reg_n_0_[0] ),
        .I2(r_V_1_5_reg_1164),
        .I3(tmp_31_reg_1181[1]),
        .O(\tmp_10_5_reg_1197[0]_i_65_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \tmp_10_5_reg_1197[0]_i_66 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[7]),
        .I1(tmp_31_reg_1181[7]),
        .I2(r_V_1_5_reg_1164),
        .I3(\tmp_5_5_reg_1149_reg_n_0_[0] ),
        .I4(tmp_30_reg_1169[7]),
        .O(\tmp_10_5_reg_1197[0]_i_66_n_0 ));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \tmp_10_5_reg_1197[0]_i_67 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[5]),
        .I1(tmp_31_reg_1181[5]),
        .I2(r_V_1_5_reg_1164),
        .I3(\tmp_5_5_reg_1149_reg_n_0_[0] ),
        .I4(tmp_30_reg_1169[5]),
        .O(\tmp_10_5_reg_1197[0]_i_67_n_0 ));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \tmp_10_5_reg_1197[0]_i_68 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[3]),
        .I1(tmp_31_reg_1181[3]),
        .I2(r_V_1_5_reg_1164),
        .I3(\tmp_5_5_reg_1149_reg_n_0_[0] ),
        .I4(tmp_30_reg_1169[3]),
        .O(\tmp_10_5_reg_1197[0]_i_68_n_0 ));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \tmp_10_5_reg_1197[0]_i_69 
       (.I0(ap_reg_pp0_iter2_accumulator_V_load_reg_825[1]),
        .I1(tmp_31_reg_1181[1]),
        .I2(r_V_1_5_reg_1164),
        .I3(\tmp_5_5_reg_1149_reg_n_0_[0] ),
        .I4(tmp_30_reg_1169[1]),
        .O(\tmp_10_5_reg_1197[0]_i_69_n_0 ));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    \tmp_10_5_reg_1197[0]_i_7 
       (.I0(\tmp_10_5_reg_1197[0]_i_25_n_0 ),
        .I1(tmp_30_reg_1169[30]),
        .I2(\tmp_5_5_reg_1149_reg_n_0_[0] ),
        .I3(r_V_1_5_reg_1164),
        .I4(tmp_31_reg_1181[30]),
        .I5(ap_reg_pp0_iter2_accumulator_V_load_reg_825[30]),
        .O(\tmp_10_5_reg_1197[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    \tmp_10_5_reg_1197[0]_i_8 
       (.I0(\tmp_10_5_reg_1197[0]_i_26_n_0 ),
        .I1(tmp_30_reg_1169[28]),
        .I2(\tmp_5_5_reg_1149_reg_n_0_[0] ),
        .I3(r_V_1_5_reg_1164),
        .I4(tmp_31_reg_1181[28]),
        .I5(ap_reg_pp0_iter2_accumulator_V_load_reg_825[28]),
        .O(\tmp_10_5_reg_1197[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    \tmp_10_5_reg_1197[0]_i_9 
       (.I0(\tmp_10_5_reg_1197[0]_i_27_n_0 ),
        .I1(tmp_30_reg_1169[26]),
        .I2(\tmp_5_5_reg_1149_reg_n_0_[0] ),
        .I3(r_V_1_5_reg_1164),
        .I4(tmp_31_reg_1181[26]),
        .I5(ap_reg_pp0_iter2_accumulator_V_load_reg_825[26]),
        .O(\tmp_10_5_reg_1197[0]_i_9_n_0 ));
  FDRE \tmp_10_5_reg_1197_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(tmp_10_5_fu_667_p2),
        .Q(tmp9_demorgan_fu_722_p4[5]),
        .R(1'b0));
  CARRY4 \tmp_10_5_reg_1197_reg[0]_i_1 
       (.CI(\tmp_10_5_reg_1197_reg[0]_i_2_n_0 ),
        .CO({tmp_10_5_fu_667_p2,\tmp_10_5_reg_1197_reg[0]_i_1_n_1 ,\tmp_10_5_reg_1197_reg[0]_i_1_n_2 ,\tmp_10_5_reg_1197_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_10_5_reg_1197[0]_i_3_n_0 ,\tmp_10_5_reg_1197[0]_i_4_n_0 ,\tmp_10_5_reg_1197[0]_i_5_n_0 ,\tmp_10_5_reg_1197[0]_i_6_n_0 }),
        .O(\NLW_tmp_10_5_reg_1197_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\tmp_10_5_reg_1197[0]_i_7_n_0 ,\tmp_10_5_reg_1197[0]_i_8_n_0 ,\tmp_10_5_reg_1197[0]_i_9_n_0 ,\tmp_10_5_reg_1197[0]_i_10_n_0 }));
  CARRY4 \tmp_10_5_reg_1197_reg[0]_i_11 
       (.CI(\tmp_10_5_reg_1197_reg[0]_i_29_n_0 ),
        .CO({\tmp_10_5_reg_1197_reg[0]_i_11_n_0 ,\tmp_10_5_reg_1197_reg[0]_i_11_n_1 ,\tmp_10_5_reg_1197_reg[0]_i_11_n_2 ,\tmp_10_5_reg_1197_reg[0]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_10_5_reg_1197[0]_i_30_n_0 ,\tmp_10_5_reg_1197[0]_i_31_n_0 ,\tmp_10_5_reg_1197[0]_i_32_n_0 ,\tmp_10_5_reg_1197[0]_i_33_n_0 }),
        .O(\NLW_tmp_10_5_reg_1197_reg[0]_i_11_O_UNCONNECTED [3:0]),
        .S({\tmp_10_5_reg_1197[0]_i_34_n_0 ,\tmp_10_5_reg_1197[0]_i_35_n_0 ,\tmp_10_5_reg_1197[0]_i_36_n_0 ,\tmp_10_5_reg_1197[0]_i_37_n_0 }));
  CARRY4 \tmp_10_5_reg_1197_reg[0]_i_2 
       (.CI(\tmp_10_5_reg_1197_reg[0]_i_11_n_0 ),
        .CO({\tmp_10_5_reg_1197_reg[0]_i_2_n_0 ,\tmp_10_5_reg_1197_reg[0]_i_2_n_1 ,\tmp_10_5_reg_1197_reg[0]_i_2_n_2 ,\tmp_10_5_reg_1197_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_10_5_reg_1197[0]_i_12_n_0 ,\tmp_10_5_reg_1197[0]_i_13_n_0 ,\tmp_10_5_reg_1197[0]_i_14_n_0 ,\tmp_10_5_reg_1197[0]_i_15_n_0 }),
        .O(\NLW_tmp_10_5_reg_1197_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_10_5_reg_1197[0]_i_16_n_0 ,\tmp_10_5_reg_1197[0]_i_17_n_0 ,\tmp_10_5_reg_1197[0]_i_18_n_0 ,\tmp_10_5_reg_1197[0]_i_19_n_0 }));
  CARRY4 \tmp_10_5_reg_1197_reg[0]_i_29 
       (.CI(1'b0),
        .CO({\tmp_10_5_reg_1197_reg[0]_i_29_n_0 ,\tmp_10_5_reg_1197_reg[0]_i_29_n_1 ,\tmp_10_5_reg_1197_reg[0]_i_29_n_2 ,\tmp_10_5_reg_1197_reg[0]_i_29_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_10_5_reg_1197[0]_i_46_n_0 ,\tmp_10_5_reg_1197[0]_i_47_n_0 ,\tmp_10_5_reg_1197[0]_i_48_n_0 ,\tmp_10_5_reg_1197[0]_i_49_n_0 }),
        .O(\NLW_tmp_10_5_reg_1197_reg[0]_i_29_O_UNCONNECTED [3:0]),
        .S({\tmp_10_5_reg_1197[0]_i_50_n_0 ,\tmp_10_5_reg_1197[0]_i_51_n_0 ,\tmp_10_5_reg_1197[0]_i_52_n_0 ,\tmp_10_5_reg_1197[0]_i_53_n_0 }));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    \tmp_10_reg_1080[0]_i_10 
       (.I0(\tmp_10_reg_1080[0]_i_28_n_0 ),
        .I1(tmp_9_reg_979[24]),
        .I2(\tmp_5_reg_946_reg_n_0_[0] ),
        .I3(r_V_1_reg_974),
        .I4(tmp_11_reg_1006[24]),
        .I5(ap_reg_pp0_iter1_accumulator_V_load_reg_825[24]),
        .O(\tmp_10_reg_1080[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_10_reg_1080[0]_i_12 
       (.I0(ap_reg_pp0_iter1_accumulator_V_load_reg_825[23]),
        .I1(\tmp_10_reg_1080[0]_i_38_n_0 ),
        .I2(ap_reg_pp0_iter1_accumulator_V_load_reg_825[22]),
        .I3(tmp_11_reg_1006[22]),
        .I4(\tmp_10_reg_1080[0]_i_21_n_0 ),
        .I5(tmp_9_reg_979[22]),
        .O(\tmp_10_reg_1080[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_10_reg_1080[0]_i_13 
       (.I0(ap_reg_pp0_iter1_accumulator_V_load_reg_825[21]),
        .I1(\tmp_10_reg_1080[0]_i_39_n_0 ),
        .I2(ap_reg_pp0_iter1_accumulator_V_load_reg_825[20]),
        .I3(tmp_11_reg_1006[20]),
        .I4(\tmp_10_reg_1080[0]_i_21_n_0 ),
        .I5(tmp_9_reg_979[20]),
        .O(\tmp_10_reg_1080[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_10_reg_1080[0]_i_14 
       (.I0(ap_reg_pp0_iter1_accumulator_V_load_reg_825[19]),
        .I1(\tmp_10_reg_1080[0]_i_40_n_0 ),
        .I2(ap_reg_pp0_iter1_accumulator_V_load_reg_825[18]),
        .I3(tmp_11_reg_1006[18]),
        .I4(\tmp_10_reg_1080[0]_i_21_n_0 ),
        .I5(tmp_9_reg_979[18]),
        .O(\tmp_10_reg_1080[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_10_reg_1080[0]_i_15 
       (.I0(ap_reg_pp0_iter1_accumulator_V_load_reg_825[17]),
        .I1(\tmp_10_reg_1080[0]_i_41_n_0 ),
        .I2(ap_reg_pp0_iter1_accumulator_V_load_reg_825[16]),
        .I3(tmp_11_reg_1006[16]),
        .I4(\tmp_10_reg_1080[0]_i_21_n_0 ),
        .I5(tmp_9_reg_979[16]),
        .O(\tmp_10_reg_1080[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    \tmp_10_reg_1080[0]_i_16 
       (.I0(\tmp_10_reg_1080[0]_i_42_n_0 ),
        .I1(tmp_9_reg_979[22]),
        .I2(\tmp_5_reg_946_reg_n_0_[0] ),
        .I3(r_V_1_reg_974),
        .I4(tmp_11_reg_1006[22]),
        .I5(ap_reg_pp0_iter1_accumulator_V_load_reg_825[22]),
        .O(\tmp_10_reg_1080[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    \tmp_10_reg_1080[0]_i_17 
       (.I0(\tmp_10_reg_1080[0]_i_43_n_0 ),
        .I1(tmp_9_reg_979[20]),
        .I2(\tmp_5_reg_946_reg_n_0_[0] ),
        .I3(r_V_1_reg_974),
        .I4(tmp_11_reg_1006[20]),
        .I5(ap_reg_pp0_iter1_accumulator_V_load_reg_825[20]),
        .O(\tmp_10_reg_1080[0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    \tmp_10_reg_1080[0]_i_18 
       (.I0(\tmp_10_reg_1080[0]_i_44_n_0 ),
        .I1(tmp_9_reg_979[18]),
        .I2(\tmp_5_reg_946_reg_n_0_[0] ),
        .I3(r_V_1_reg_974),
        .I4(tmp_11_reg_1006[18]),
        .I5(ap_reg_pp0_iter1_accumulator_V_load_reg_825[18]),
        .O(\tmp_10_reg_1080[0]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    \tmp_10_reg_1080[0]_i_19 
       (.I0(\tmp_10_reg_1080[0]_i_45_n_0 ),
        .I1(tmp_9_reg_979[16]),
        .I2(\tmp_5_reg_946_reg_n_0_[0] ),
        .I3(r_V_1_reg_974),
        .I4(tmp_11_reg_1006[16]),
        .I5(ap_reg_pp0_iter1_accumulator_V_load_reg_825[16]),
        .O(\tmp_10_reg_1080[0]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_10_reg_1080[0]_i_20 
       (.I0(tmp_9_reg_979[31]),
        .I1(\tmp_5_reg_946_reg_n_0_[0] ),
        .I2(r_V_1_reg_974),
        .I3(tmp_11_reg_1006[31]),
        .O(\tmp_10_reg_1080[0]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_10_reg_1080[0]_i_21 
       (.I0(\tmp_5_reg_946_reg_n_0_[0] ),
        .I1(r_V_1_reg_974),
        .O(\tmp_10_reg_1080[0]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_10_reg_1080[0]_i_22 
       (.I0(tmp_9_reg_979[29]),
        .I1(\tmp_5_reg_946_reg_n_0_[0] ),
        .I2(r_V_1_reg_974),
        .I3(tmp_11_reg_1006[29]),
        .O(\tmp_10_reg_1080[0]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_10_reg_1080[0]_i_23 
       (.I0(tmp_9_reg_979[27]),
        .I1(\tmp_5_reg_946_reg_n_0_[0] ),
        .I2(r_V_1_reg_974),
        .I3(tmp_11_reg_1006[27]),
        .O(\tmp_10_reg_1080[0]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_10_reg_1080[0]_i_24 
       (.I0(tmp_9_reg_979[25]),
        .I1(\tmp_5_reg_946_reg_n_0_[0] ),
        .I2(r_V_1_reg_974),
        .I3(tmp_11_reg_1006[25]),
        .O(\tmp_10_reg_1080[0]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \tmp_10_reg_1080[0]_i_25 
       (.I0(ap_reg_pp0_iter1_accumulator_V_load_reg_825[31]),
        .I1(tmp_11_reg_1006[31]),
        .I2(r_V_1_reg_974),
        .I3(\tmp_5_reg_946_reg_n_0_[0] ),
        .I4(tmp_9_reg_979[31]),
        .O(\tmp_10_reg_1080[0]_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \tmp_10_reg_1080[0]_i_26 
       (.I0(ap_reg_pp0_iter1_accumulator_V_load_reg_825[29]),
        .I1(tmp_11_reg_1006[29]),
        .I2(r_V_1_reg_974),
        .I3(\tmp_5_reg_946_reg_n_0_[0] ),
        .I4(tmp_9_reg_979[29]),
        .O(\tmp_10_reg_1080[0]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \tmp_10_reg_1080[0]_i_27 
       (.I0(ap_reg_pp0_iter1_accumulator_V_load_reg_825[27]),
        .I1(tmp_11_reg_1006[27]),
        .I2(r_V_1_reg_974),
        .I3(\tmp_5_reg_946_reg_n_0_[0] ),
        .I4(tmp_9_reg_979[27]),
        .O(\tmp_10_reg_1080[0]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \tmp_10_reg_1080[0]_i_28 
       (.I0(ap_reg_pp0_iter1_accumulator_V_load_reg_825[25]),
        .I1(tmp_11_reg_1006[25]),
        .I2(r_V_1_reg_974),
        .I3(\tmp_5_reg_946_reg_n_0_[0] ),
        .I4(tmp_9_reg_979[25]),
        .O(\tmp_10_reg_1080[0]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_10_reg_1080[0]_i_3 
       (.I0(ap_reg_pp0_iter1_accumulator_V_load_reg_825[31]),
        .I1(\tmp_10_reg_1080[0]_i_20_n_0 ),
        .I2(ap_reg_pp0_iter1_accumulator_V_load_reg_825[30]),
        .I3(tmp_11_reg_1006[30]),
        .I4(\tmp_10_reg_1080[0]_i_21_n_0 ),
        .I5(tmp_9_reg_979[30]),
        .O(\tmp_10_reg_1080[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_10_reg_1080[0]_i_30 
       (.I0(ap_reg_pp0_iter1_accumulator_V_load_reg_825[15]),
        .I1(\tmp_10_reg_1080[0]_i_54_n_0 ),
        .I2(ap_reg_pp0_iter1_accumulator_V_load_reg_825[14]),
        .I3(tmp_11_reg_1006[14]),
        .I4(\tmp_10_reg_1080[0]_i_21_n_0 ),
        .I5(tmp_9_reg_979[14]),
        .O(\tmp_10_reg_1080[0]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_10_reg_1080[0]_i_31 
       (.I0(ap_reg_pp0_iter1_accumulator_V_load_reg_825[13]),
        .I1(\tmp_10_reg_1080[0]_i_55_n_0 ),
        .I2(ap_reg_pp0_iter1_accumulator_V_load_reg_825[12]),
        .I3(tmp_11_reg_1006[12]),
        .I4(\tmp_10_reg_1080[0]_i_21_n_0 ),
        .I5(tmp_9_reg_979[12]),
        .O(\tmp_10_reg_1080[0]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_10_reg_1080[0]_i_32 
       (.I0(ap_reg_pp0_iter1_accumulator_V_load_reg_825[11]),
        .I1(\tmp_10_reg_1080[0]_i_56_n_0 ),
        .I2(ap_reg_pp0_iter1_accumulator_V_load_reg_825[10]),
        .I3(tmp_11_reg_1006[10]),
        .I4(\tmp_10_reg_1080[0]_i_21_n_0 ),
        .I5(tmp_9_reg_979[10]),
        .O(\tmp_10_reg_1080[0]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_10_reg_1080[0]_i_33 
       (.I0(ap_reg_pp0_iter1_accumulator_V_load_reg_825[9]),
        .I1(\tmp_10_reg_1080[0]_i_57_n_0 ),
        .I2(ap_reg_pp0_iter1_accumulator_V_load_reg_825[8]),
        .I3(tmp_11_reg_1006[8]),
        .I4(\tmp_10_reg_1080[0]_i_21_n_0 ),
        .I5(tmp_9_reg_979[8]),
        .O(\tmp_10_reg_1080[0]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    \tmp_10_reg_1080[0]_i_34 
       (.I0(\tmp_10_reg_1080[0]_i_58_n_0 ),
        .I1(tmp_9_reg_979[14]),
        .I2(\tmp_5_reg_946_reg_n_0_[0] ),
        .I3(r_V_1_reg_974),
        .I4(tmp_11_reg_1006[14]),
        .I5(ap_reg_pp0_iter1_accumulator_V_load_reg_825[14]),
        .O(\tmp_10_reg_1080[0]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    \tmp_10_reg_1080[0]_i_35 
       (.I0(\tmp_10_reg_1080[0]_i_59_n_0 ),
        .I1(tmp_9_reg_979[12]),
        .I2(\tmp_5_reg_946_reg_n_0_[0] ),
        .I3(r_V_1_reg_974),
        .I4(tmp_11_reg_1006[12]),
        .I5(ap_reg_pp0_iter1_accumulator_V_load_reg_825[12]),
        .O(\tmp_10_reg_1080[0]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    \tmp_10_reg_1080[0]_i_36 
       (.I0(\tmp_10_reg_1080[0]_i_60_n_0 ),
        .I1(tmp_9_reg_979[10]),
        .I2(\tmp_5_reg_946_reg_n_0_[0] ),
        .I3(r_V_1_reg_974),
        .I4(tmp_11_reg_1006[10]),
        .I5(ap_reg_pp0_iter1_accumulator_V_load_reg_825[10]),
        .O(\tmp_10_reg_1080[0]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    \tmp_10_reg_1080[0]_i_37 
       (.I0(\tmp_10_reg_1080[0]_i_61_n_0 ),
        .I1(tmp_9_reg_979[8]),
        .I2(\tmp_5_reg_946_reg_n_0_[0] ),
        .I3(r_V_1_reg_974),
        .I4(tmp_11_reg_1006[8]),
        .I5(ap_reg_pp0_iter1_accumulator_V_load_reg_825[8]),
        .O(\tmp_10_reg_1080[0]_i_37_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_10_reg_1080[0]_i_38 
       (.I0(tmp_9_reg_979[23]),
        .I1(\tmp_5_reg_946_reg_n_0_[0] ),
        .I2(r_V_1_reg_974),
        .I3(tmp_11_reg_1006[23]),
        .O(\tmp_10_reg_1080[0]_i_38_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_10_reg_1080[0]_i_39 
       (.I0(tmp_9_reg_979[21]),
        .I1(\tmp_5_reg_946_reg_n_0_[0] ),
        .I2(r_V_1_reg_974),
        .I3(tmp_11_reg_1006[21]),
        .O(\tmp_10_reg_1080[0]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_10_reg_1080[0]_i_4 
       (.I0(ap_reg_pp0_iter1_accumulator_V_load_reg_825[29]),
        .I1(\tmp_10_reg_1080[0]_i_22_n_0 ),
        .I2(ap_reg_pp0_iter1_accumulator_V_load_reg_825[28]),
        .I3(tmp_11_reg_1006[28]),
        .I4(\tmp_10_reg_1080[0]_i_21_n_0 ),
        .I5(tmp_9_reg_979[28]),
        .O(\tmp_10_reg_1080[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_10_reg_1080[0]_i_40 
       (.I0(tmp_9_reg_979[19]),
        .I1(\tmp_5_reg_946_reg_n_0_[0] ),
        .I2(r_V_1_reg_974),
        .I3(tmp_11_reg_1006[19]),
        .O(\tmp_10_reg_1080[0]_i_40_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_10_reg_1080[0]_i_41 
       (.I0(tmp_9_reg_979[17]),
        .I1(\tmp_5_reg_946_reg_n_0_[0] ),
        .I2(r_V_1_reg_974),
        .I3(tmp_11_reg_1006[17]),
        .O(\tmp_10_reg_1080[0]_i_41_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \tmp_10_reg_1080[0]_i_42 
       (.I0(ap_reg_pp0_iter1_accumulator_V_load_reg_825[23]),
        .I1(tmp_11_reg_1006[23]),
        .I2(r_V_1_reg_974),
        .I3(\tmp_5_reg_946_reg_n_0_[0] ),
        .I4(tmp_9_reg_979[23]),
        .O(\tmp_10_reg_1080[0]_i_42_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \tmp_10_reg_1080[0]_i_43 
       (.I0(ap_reg_pp0_iter1_accumulator_V_load_reg_825[21]),
        .I1(tmp_11_reg_1006[21]),
        .I2(r_V_1_reg_974),
        .I3(\tmp_5_reg_946_reg_n_0_[0] ),
        .I4(tmp_9_reg_979[21]),
        .O(\tmp_10_reg_1080[0]_i_43_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \tmp_10_reg_1080[0]_i_44 
       (.I0(ap_reg_pp0_iter1_accumulator_V_load_reg_825[19]),
        .I1(tmp_11_reg_1006[19]),
        .I2(r_V_1_reg_974),
        .I3(\tmp_5_reg_946_reg_n_0_[0] ),
        .I4(tmp_9_reg_979[19]),
        .O(\tmp_10_reg_1080[0]_i_44_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \tmp_10_reg_1080[0]_i_45 
       (.I0(ap_reg_pp0_iter1_accumulator_V_load_reg_825[17]),
        .I1(tmp_11_reg_1006[17]),
        .I2(r_V_1_reg_974),
        .I3(\tmp_5_reg_946_reg_n_0_[0] ),
        .I4(tmp_9_reg_979[17]),
        .O(\tmp_10_reg_1080[0]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_10_reg_1080[0]_i_46 
       (.I0(ap_reg_pp0_iter1_accumulator_V_load_reg_825[7]),
        .I1(\tmp_10_reg_1080[0]_i_62_n_0 ),
        .I2(ap_reg_pp0_iter1_accumulator_V_load_reg_825[6]),
        .I3(tmp_11_reg_1006[6]),
        .I4(\tmp_10_reg_1080[0]_i_21_n_0 ),
        .I5(tmp_9_reg_979[6]),
        .O(\tmp_10_reg_1080[0]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_10_reg_1080[0]_i_47 
       (.I0(ap_reg_pp0_iter1_accumulator_V_load_reg_825[5]),
        .I1(\tmp_10_reg_1080[0]_i_63_n_0 ),
        .I2(ap_reg_pp0_iter1_accumulator_V_load_reg_825[4]),
        .I3(tmp_11_reg_1006[4]),
        .I4(\tmp_10_reg_1080[0]_i_21_n_0 ),
        .I5(tmp_9_reg_979[4]),
        .O(\tmp_10_reg_1080[0]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_10_reg_1080[0]_i_48 
       (.I0(ap_reg_pp0_iter1_accumulator_V_load_reg_825[3]),
        .I1(\tmp_10_reg_1080[0]_i_64_n_0 ),
        .I2(ap_reg_pp0_iter1_accumulator_V_load_reg_825[2]),
        .I3(tmp_11_reg_1006[2]),
        .I4(\tmp_10_reg_1080[0]_i_21_n_0 ),
        .I5(tmp_9_reg_979[2]),
        .O(\tmp_10_reg_1080[0]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_10_reg_1080[0]_i_49 
       (.I0(ap_reg_pp0_iter1_accumulator_V_load_reg_825[1]),
        .I1(\tmp_10_reg_1080[0]_i_65_n_0 ),
        .I2(ap_reg_pp0_iter1_accumulator_V_load_reg_825[0]),
        .I3(tmp_11_reg_1006[0]),
        .I4(\tmp_10_reg_1080[0]_i_21_n_0 ),
        .I5(tmp_9_reg_979[0]),
        .O(\tmp_10_reg_1080[0]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_10_reg_1080[0]_i_5 
       (.I0(ap_reg_pp0_iter1_accumulator_V_load_reg_825[27]),
        .I1(\tmp_10_reg_1080[0]_i_23_n_0 ),
        .I2(ap_reg_pp0_iter1_accumulator_V_load_reg_825[26]),
        .I3(tmp_11_reg_1006[26]),
        .I4(\tmp_10_reg_1080[0]_i_21_n_0 ),
        .I5(tmp_9_reg_979[26]),
        .O(\tmp_10_reg_1080[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    \tmp_10_reg_1080[0]_i_50 
       (.I0(\tmp_10_reg_1080[0]_i_66_n_0 ),
        .I1(tmp_9_reg_979[6]),
        .I2(\tmp_5_reg_946_reg_n_0_[0] ),
        .I3(r_V_1_reg_974),
        .I4(tmp_11_reg_1006[6]),
        .I5(ap_reg_pp0_iter1_accumulator_V_load_reg_825[6]),
        .O(\tmp_10_reg_1080[0]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    \tmp_10_reg_1080[0]_i_51 
       (.I0(\tmp_10_reg_1080[0]_i_67_n_0 ),
        .I1(tmp_9_reg_979[4]),
        .I2(\tmp_5_reg_946_reg_n_0_[0] ),
        .I3(r_V_1_reg_974),
        .I4(tmp_11_reg_1006[4]),
        .I5(ap_reg_pp0_iter1_accumulator_V_load_reg_825[4]),
        .O(\tmp_10_reg_1080[0]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    \tmp_10_reg_1080[0]_i_52 
       (.I0(\tmp_10_reg_1080[0]_i_68_n_0 ),
        .I1(tmp_9_reg_979[2]),
        .I2(\tmp_5_reg_946_reg_n_0_[0] ),
        .I3(r_V_1_reg_974),
        .I4(tmp_11_reg_1006[2]),
        .I5(ap_reg_pp0_iter1_accumulator_V_load_reg_825[2]),
        .O(\tmp_10_reg_1080[0]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    \tmp_10_reg_1080[0]_i_53 
       (.I0(\tmp_10_reg_1080[0]_i_69_n_0 ),
        .I1(tmp_9_reg_979[0]),
        .I2(\tmp_5_reg_946_reg_n_0_[0] ),
        .I3(r_V_1_reg_974),
        .I4(tmp_11_reg_1006[0]),
        .I5(ap_reg_pp0_iter1_accumulator_V_load_reg_825[0]),
        .O(\tmp_10_reg_1080[0]_i_53_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_10_reg_1080[0]_i_54 
       (.I0(tmp_9_reg_979[15]),
        .I1(\tmp_5_reg_946_reg_n_0_[0] ),
        .I2(r_V_1_reg_974),
        .I3(tmp_11_reg_1006[15]),
        .O(\tmp_10_reg_1080[0]_i_54_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_10_reg_1080[0]_i_55 
       (.I0(tmp_9_reg_979[13]),
        .I1(\tmp_5_reg_946_reg_n_0_[0] ),
        .I2(r_V_1_reg_974),
        .I3(tmp_11_reg_1006[13]),
        .O(\tmp_10_reg_1080[0]_i_55_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_10_reg_1080[0]_i_56 
       (.I0(tmp_9_reg_979[11]),
        .I1(\tmp_5_reg_946_reg_n_0_[0] ),
        .I2(r_V_1_reg_974),
        .I3(tmp_11_reg_1006[11]),
        .O(\tmp_10_reg_1080[0]_i_56_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_10_reg_1080[0]_i_57 
       (.I0(tmp_9_reg_979[9]),
        .I1(\tmp_5_reg_946_reg_n_0_[0] ),
        .I2(r_V_1_reg_974),
        .I3(tmp_11_reg_1006[9]),
        .O(\tmp_10_reg_1080[0]_i_57_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \tmp_10_reg_1080[0]_i_58 
       (.I0(ap_reg_pp0_iter1_accumulator_V_load_reg_825[15]),
        .I1(tmp_11_reg_1006[15]),
        .I2(r_V_1_reg_974),
        .I3(\tmp_5_reg_946_reg_n_0_[0] ),
        .I4(tmp_9_reg_979[15]),
        .O(\tmp_10_reg_1080[0]_i_58_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \tmp_10_reg_1080[0]_i_59 
       (.I0(ap_reg_pp0_iter1_accumulator_V_load_reg_825[13]),
        .I1(tmp_11_reg_1006[13]),
        .I2(r_V_1_reg_974),
        .I3(\tmp_5_reg_946_reg_n_0_[0] ),
        .I4(tmp_9_reg_979[13]),
        .O(\tmp_10_reg_1080[0]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_10_reg_1080[0]_i_6 
       (.I0(ap_reg_pp0_iter1_accumulator_V_load_reg_825[25]),
        .I1(\tmp_10_reg_1080[0]_i_24_n_0 ),
        .I2(ap_reg_pp0_iter1_accumulator_V_load_reg_825[24]),
        .I3(tmp_11_reg_1006[24]),
        .I4(\tmp_10_reg_1080[0]_i_21_n_0 ),
        .I5(tmp_9_reg_979[24]),
        .O(\tmp_10_reg_1080[0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \tmp_10_reg_1080[0]_i_60 
       (.I0(ap_reg_pp0_iter1_accumulator_V_load_reg_825[11]),
        .I1(tmp_11_reg_1006[11]),
        .I2(r_V_1_reg_974),
        .I3(\tmp_5_reg_946_reg_n_0_[0] ),
        .I4(tmp_9_reg_979[11]),
        .O(\tmp_10_reg_1080[0]_i_60_n_0 ));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \tmp_10_reg_1080[0]_i_61 
       (.I0(ap_reg_pp0_iter1_accumulator_V_load_reg_825[9]),
        .I1(tmp_11_reg_1006[9]),
        .I2(r_V_1_reg_974),
        .I3(\tmp_5_reg_946_reg_n_0_[0] ),
        .I4(tmp_9_reg_979[9]),
        .O(\tmp_10_reg_1080[0]_i_61_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_10_reg_1080[0]_i_62 
       (.I0(tmp_9_reg_979[7]),
        .I1(\tmp_5_reg_946_reg_n_0_[0] ),
        .I2(r_V_1_reg_974),
        .I3(tmp_11_reg_1006[7]),
        .O(\tmp_10_reg_1080[0]_i_62_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_10_reg_1080[0]_i_63 
       (.I0(tmp_9_reg_979[5]),
        .I1(\tmp_5_reg_946_reg_n_0_[0] ),
        .I2(r_V_1_reg_974),
        .I3(tmp_11_reg_1006[5]),
        .O(\tmp_10_reg_1080[0]_i_63_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_10_reg_1080[0]_i_64 
       (.I0(tmp_9_reg_979[3]),
        .I1(\tmp_5_reg_946_reg_n_0_[0] ),
        .I2(r_V_1_reg_974),
        .I3(tmp_11_reg_1006[3]),
        .O(\tmp_10_reg_1080[0]_i_64_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_10_reg_1080[0]_i_65 
       (.I0(tmp_9_reg_979[1]),
        .I1(\tmp_5_reg_946_reg_n_0_[0] ),
        .I2(r_V_1_reg_974),
        .I3(tmp_11_reg_1006[1]),
        .O(\tmp_10_reg_1080[0]_i_65_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \tmp_10_reg_1080[0]_i_66 
       (.I0(ap_reg_pp0_iter1_accumulator_V_load_reg_825[7]),
        .I1(tmp_11_reg_1006[7]),
        .I2(r_V_1_reg_974),
        .I3(\tmp_5_reg_946_reg_n_0_[0] ),
        .I4(tmp_9_reg_979[7]),
        .O(\tmp_10_reg_1080[0]_i_66_n_0 ));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \tmp_10_reg_1080[0]_i_67 
       (.I0(ap_reg_pp0_iter1_accumulator_V_load_reg_825[5]),
        .I1(tmp_11_reg_1006[5]),
        .I2(r_V_1_reg_974),
        .I3(\tmp_5_reg_946_reg_n_0_[0] ),
        .I4(tmp_9_reg_979[5]),
        .O(\tmp_10_reg_1080[0]_i_67_n_0 ));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \tmp_10_reg_1080[0]_i_68 
       (.I0(ap_reg_pp0_iter1_accumulator_V_load_reg_825[3]),
        .I1(tmp_11_reg_1006[3]),
        .I2(r_V_1_reg_974),
        .I3(\tmp_5_reg_946_reg_n_0_[0] ),
        .I4(tmp_9_reg_979[3]),
        .O(\tmp_10_reg_1080[0]_i_68_n_0 ));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \tmp_10_reg_1080[0]_i_69 
       (.I0(ap_reg_pp0_iter1_accumulator_V_load_reg_825[1]),
        .I1(tmp_11_reg_1006[1]),
        .I2(r_V_1_reg_974),
        .I3(\tmp_5_reg_946_reg_n_0_[0] ),
        .I4(tmp_9_reg_979[1]),
        .O(\tmp_10_reg_1080[0]_i_69_n_0 ));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    \tmp_10_reg_1080[0]_i_7 
       (.I0(\tmp_10_reg_1080[0]_i_25_n_0 ),
        .I1(tmp_9_reg_979[30]),
        .I2(\tmp_5_reg_946_reg_n_0_[0] ),
        .I3(r_V_1_reg_974),
        .I4(tmp_11_reg_1006[30]),
        .I5(ap_reg_pp0_iter1_accumulator_V_load_reg_825[30]),
        .O(\tmp_10_reg_1080[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    \tmp_10_reg_1080[0]_i_8 
       (.I0(\tmp_10_reg_1080[0]_i_26_n_0 ),
        .I1(tmp_9_reg_979[28]),
        .I2(\tmp_5_reg_946_reg_n_0_[0] ),
        .I3(r_V_1_reg_974),
        .I4(tmp_11_reg_1006[28]),
        .I5(ap_reg_pp0_iter1_accumulator_V_load_reg_825[28]),
        .O(\tmp_10_reg_1080[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h8A88808820222A22)) 
    \tmp_10_reg_1080[0]_i_9 
       (.I0(\tmp_10_reg_1080[0]_i_27_n_0 ),
        .I1(tmp_9_reg_979[26]),
        .I2(\tmp_5_reg_946_reg_n_0_[0] ),
        .I3(r_V_1_reg_974),
        .I4(tmp_11_reg_1006[26]),
        .I5(ap_reg_pp0_iter1_accumulator_V_load_reg_825[26]),
        .O(\tmp_10_reg_1080[0]_i_9_n_0 ));
  FDRE \tmp_10_reg_1080_reg[0] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(tmp_10_fu_456_p2),
        .Q(tmp9_demorgan_fu_722_p4[0]),
        .R(1'b0));
  CARRY4 \tmp_10_reg_1080_reg[0]_i_1 
       (.CI(\tmp_10_reg_1080_reg[0]_i_2_n_0 ),
        .CO({tmp_10_fu_456_p2,\tmp_10_reg_1080_reg[0]_i_1_n_1 ,\tmp_10_reg_1080_reg[0]_i_1_n_2 ,\tmp_10_reg_1080_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_10_reg_1080[0]_i_3_n_0 ,\tmp_10_reg_1080[0]_i_4_n_0 ,\tmp_10_reg_1080[0]_i_5_n_0 ,\tmp_10_reg_1080[0]_i_6_n_0 }),
        .O(\NLW_tmp_10_reg_1080_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\tmp_10_reg_1080[0]_i_7_n_0 ,\tmp_10_reg_1080[0]_i_8_n_0 ,\tmp_10_reg_1080[0]_i_9_n_0 ,\tmp_10_reg_1080[0]_i_10_n_0 }));
  CARRY4 \tmp_10_reg_1080_reg[0]_i_11 
       (.CI(\tmp_10_reg_1080_reg[0]_i_29_n_0 ),
        .CO({\tmp_10_reg_1080_reg[0]_i_11_n_0 ,\tmp_10_reg_1080_reg[0]_i_11_n_1 ,\tmp_10_reg_1080_reg[0]_i_11_n_2 ,\tmp_10_reg_1080_reg[0]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_10_reg_1080[0]_i_30_n_0 ,\tmp_10_reg_1080[0]_i_31_n_0 ,\tmp_10_reg_1080[0]_i_32_n_0 ,\tmp_10_reg_1080[0]_i_33_n_0 }),
        .O(\NLW_tmp_10_reg_1080_reg[0]_i_11_O_UNCONNECTED [3:0]),
        .S({\tmp_10_reg_1080[0]_i_34_n_0 ,\tmp_10_reg_1080[0]_i_35_n_0 ,\tmp_10_reg_1080[0]_i_36_n_0 ,\tmp_10_reg_1080[0]_i_37_n_0 }));
  CARRY4 \tmp_10_reg_1080_reg[0]_i_2 
       (.CI(\tmp_10_reg_1080_reg[0]_i_11_n_0 ),
        .CO({\tmp_10_reg_1080_reg[0]_i_2_n_0 ,\tmp_10_reg_1080_reg[0]_i_2_n_1 ,\tmp_10_reg_1080_reg[0]_i_2_n_2 ,\tmp_10_reg_1080_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_10_reg_1080[0]_i_12_n_0 ,\tmp_10_reg_1080[0]_i_13_n_0 ,\tmp_10_reg_1080[0]_i_14_n_0 ,\tmp_10_reg_1080[0]_i_15_n_0 }),
        .O(\NLW_tmp_10_reg_1080_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_10_reg_1080[0]_i_16_n_0 ,\tmp_10_reg_1080[0]_i_17_n_0 ,\tmp_10_reg_1080[0]_i_18_n_0 ,\tmp_10_reg_1080[0]_i_19_n_0 }));
  CARRY4 \tmp_10_reg_1080_reg[0]_i_29 
       (.CI(1'b0),
        .CO({\tmp_10_reg_1080_reg[0]_i_29_n_0 ,\tmp_10_reg_1080_reg[0]_i_29_n_1 ,\tmp_10_reg_1080_reg[0]_i_29_n_2 ,\tmp_10_reg_1080_reg[0]_i_29_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_10_reg_1080[0]_i_46_n_0 ,\tmp_10_reg_1080[0]_i_47_n_0 ,\tmp_10_reg_1080[0]_i_48_n_0 ,\tmp_10_reg_1080[0]_i_49_n_0 }),
        .O(\NLW_tmp_10_reg_1080_reg[0]_i_29_O_UNCONNECTED [3:0]),
        .S({\tmp_10_reg_1080[0]_i_50_n_0 ,\tmp_10_reg_1080[0]_i_51_n_0 ,\tmp_10_reg_1080[0]_i_52_n_0 ,\tmp_10_reg_1080[0]_i_53_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_11_reg_1006[0]_i_1 
       (.I0(tmp_9_reg_979[0]),
        .O(tmp_11_fu_373_p2[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_11_reg_1006[31]_i_1 
       (.I0(ap_CS_fsm_pp0_stage5),
        .I1(\tmp_5_reg_946_reg_n_0_[0] ),
        .O(tmp_11_reg_10060));
  FDRE \tmp_11_reg_1006_reg[0] 
       (.C(ap_clk),
        .CE(tmp_11_reg_10060),
        .D(tmp_11_fu_373_p2[0]),
        .Q(tmp_11_reg_1006[0]),
        .R(1'b0));
  FDRE \tmp_11_reg_1006_reg[10] 
       (.C(ap_clk),
        .CE(tmp_11_reg_10060),
        .D(tmp_11_fu_373_p2[10]),
        .Q(tmp_11_reg_1006[10]),
        .R(1'b0));
  FDRE \tmp_11_reg_1006_reg[11] 
       (.C(ap_clk),
        .CE(tmp_11_reg_10060),
        .D(tmp_11_fu_373_p2[11]),
        .Q(tmp_11_reg_1006[11]),
        .R(1'b0));
  FDRE \tmp_11_reg_1006_reg[12] 
       (.C(ap_clk),
        .CE(tmp_11_reg_10060),
        .D(tmp_11_fu_373_p2[12]),
        .Q(tmp_11_reg_1006[12]),
        .R(1'b0));
  CARRY4 \tmp_11_reg_1006_reg[12]_i_1 
       (.CI(\tmp_11_reg_1006_reg[8]_i_1_n_0 ),
        .CO({\tmp_11_reg_1006_reg[12]_i_1_n_0 ,\tmp_11_reg_1006_reg[12]_i_1_n_1 ,\tmp_11_reg_1006_reg[12]_i_1_n_2 ,\tmp_11_reg_1006_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_11_fu_373_p2[12:9]),
        .S(tmp_9_reg_979[12:9]));
  FDRE \tmp_11_reg_1006_reg[13] 
       (.C(ap_clk),
        .CE(tmp_11_reg_10060),
        .D(tmp_11_fu_373_p2[13]),
        .Q(tmp_11_reg_1006[13]),
        .R(1'b0));
  FDRE \tmp_11_reg_1006_reg[14] 
       (.C(ap_clk),
        .CE(tmp_11_reg_10060),
        .D(tmp_11_fu_373_p2[14]),
        .Q(tmp_11_reg_1006[14]),
        .R(1'b0));
  FDRE \tmp_11_reg_1006_reg[15] 
       (.C(ap_clk),
        .CE(tmp_11_reg_10060),
        .D(tmp_11_fu_373_p2[15]),
        .Q(tmp_11_reg_1006[15]),
        .R(1'b0));
  FDRE \tmp_11_reg_1006_reg[16] 
       (.C(ap_clk),
        .CE(tmp_11_reg_10060),
        .D(tmp_11_fu_373_p2[16]),
        .Q(tmp_11_reg_1006[16]),
        .R(1'b0));
  CARRY4 \tmp_11_reg_1006_reg[16]_i_1 
       (.CI(\tmp_11_reg_1006_reg[12]_i_1_n_0 ),
        .CO({\tmp_11_reg_1006_reg[16]_i_1_n_0 ,\tmp_11_reg_1006_reg[16]_i_1_n_1 ,\tmp_11_reg_1006_reg[16]_i_1_n_2 ,\tmp_11_reg_1006_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_11_fu_373_p2[16:13]),
        .S(tmp_9_reg_979[16:13]));
  FDRE \tmp_11_reg_1006_reg[17] 
       (.C(ap_clk),
        .CE(tmp_11_reg_10060),
        .D(tmp_11_fu_373_p2[17]),
        .Q(tmp_11_reg_1006[17]),
        .R(1'b0));
  FDRE \tmp_11_reg_1006_reg[18] 
       (.C(ap_clk),
        .CE(tmp_11_reg_10060),
        .D(tmp_11_fu_373_p2[18]),
        .Q(tmp_11_reg_1006[18]),
        .R(1'b0));
  FDRE \tmp_11_reg_1006_reg[19] 
       (.C(ap_clk),
        .CE(tmp_11_reg_10060),
        .D(tmp_11_fu_373_p2[19]),
        .Q(tmp_11_reg_1006[19]),
        .R(1'b0));
  FDRE \tmp_11_reg_1006_reg[1] 
       (.C(ap_clk),
        .CE(tmp_11_reg_10060),
        .D(tmp_11_fu_373_p2[1]),
        .Q(tmp_11_reg_1006[1]),
        .R(1'b0));
  FDRE \tmp_11_reg_1006_reg[20] 
       (.C(ap_clk),
        .CE(tmp_11_reg_10060),
        .D(tmp_11_fu_373_p2[20]),
        .Q(tmp_11_reg_1006[20]),
        .R(1'b0));
  CARRY4 \tmp_11_reg_1006_reg[20]_i_1 
       (.CI(\tmp_11_reg_1006_reg[16]_i_1_n_0 ),
        .CO({\tmp_11_reg_1006_reg[20]_i_1_n_0 ,\tmp_11_reg_1006_reg[20]_i_1_n_1 ,\tmp_11_reg_1006_reg[20]_i_1_n_2 ,\tmp_11_reg_1006_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_11_fu_373_p2[20:17]),
        .S(tmp_9_reg_979[20:17]));
  FDRE \tmp_11_reg_1006_reg[21] 
       (.C(ap_clk),
        .CE(tmp_11_reg_10060),
        .D(tmp_11_fu_373_p2[21]),
        .Q(tmp_11_reg_1006[21]),
        .R(1'b0));
  FDRE \tmp_11_reg_1006_reg[22] 
       (.C(ap_clk),
        .CE(tmp_11_reg_10060),
        .D(tmp_11_fu_373_p2[22]),
        .Q(tmp_11_reg_1006[22]),
        .R(1'b0));
  FDRE \tmp_11_reg_1006_reg[23] 
       (.C(ap_clk),
        .CE(tmp_11_reg_10060),
        .D(tmp_11_fu_373_p2[23]),
        .Q(tmp_11_reg_1006[23]),
        .R(1'b0));
  FDRE \tmp_11_reg_1006_reg[24] 
       (.C(ap_clk),
        .CE(tmp_11_reg_10060),
        .D(tmp_11_fu_373_p2[24]),
        .Q(tmp_11_reg_1006[24]),
        .R(1'b0));
  CARRY4 \tmp_11_reg_1006_reg[24]_i_1 
       (.CI(\tmp_11_reg_1006_reg[20]_i_1_n_0 ),
        .CO({\tmp_11_reg_1006_reg[24]_i_1_n_0 ,\tmp_11_reg_1006_reg[24]_i_1_n_1 ,\tmp_11_reg_1006_reg[24]_i_1_n_2 ,\tmp_11_reg_1006_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_11_fu_373_p2[24:21]),
        .S(tmp_9_reg_979[24:21]));
  FDRE \tmp_11_reg_1006_reg[25] 
       (.C(ap_clk),
        .CE(tmp_11_reg_10060),
        .D(tmp_11_fu_373_p2[25]),
        .Q(tmp_11_reg_1006[25]),
        .R(1'b0));
  FDRE \tmp_11_reg_1006_reg[26] 
       (.C(ap_clk),
        .CE(tmp_11_reg_10060),
        .D(tmp_11_fu_373_p2[26]),
        .Q(tmp_11_reg_1006[26]),
        .R(1'b0));
  FDRE \tmp_11_reg_1006_reg[27] 
       (.C(ap_clk),
        .CE(tmp_11_reg_10060),
        .D(tmp_11_fu_373_p2[27]),
        .Q(tmp_11_reg_1006[27]),
        .R(1'b0));
  FDRE \tmp_11_reg_1006_reg[28] 
       (.C(ap_clk),
        .CE(tmp_11_reg_10060),
        .D(tmp_11_fu_373_p2[28]),
        .Q(tmp_11_reg_1006[28]),
        .R(1'b0));
  CARRY4 \tmp_11_reg_1006_reg[28]_i_1 
       (.CI(\tmp_11_reg_1006_reg[24]_i_1_n_0 ),
        .CO({\tmp_11_reg_1006_reg[28]_i_1_n_0 ,\tmp_11_reg_1006_reg[28]_i_1_n_1 ,\tmp_11_reg_1006_reg[28]_i_1_n_2 ,\tmp_11_reg_1006_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_11_fu_373_p2[28:25]),
        .S(tmp_9_reg_979[28:25]));
  FDRE \tmp_11_reg_1006_reg[29] 
       (.C(ap_clk),
        .CE(tmp_11_reg_10060),
        .D(tmp_11_fu_373_p2[29]),
        .Q(tmp_11_reg_1006[29]),
        .R(1'b0));
  FDRE \tmp_11_reg_1006_reg[2] 
       (.C(ap_clk),
        .CE(tmp_11_reg_10060),
        .D(tmp_11_fu_373_p2[2]),
        .Q(tmp_11_reg_1006[2]),
        .R(1'b0));
  FDRE \tmp_11_reg_1006_reg[30] 
       (.C(ap_clk),
        .CE(tmp_11_reg_10060),
        .D(tmp_11_fu_373_p2[30]),
        .Q(tmp_11_reg_1006[30]),
        .R(1'b0));
  FDRE \tmp_11_reg_1006_reg[31] 
       (.C(ap_clk),
        .CE(tmp_11_reg_10060),
        .D(tmp_11_fu_373_p2[31]),
        .Q(tmp_11_reg_1006[31]),
        .R(1'b0));
  CARRY4 \tmp_11_reg_1006_reg[31]_i_2 
       (.CI(\tmp_11_reg_1006_reg[28]_i_1_n_0 ),
        .CO({\NLW_tmp_11_reg_1006_reg[31]_i_2_CO_UNCONNECTED [3:2],\tmp_11_reg_1006_reg[31]_i_2_n_2 ,\tmp_11_reg_1006_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_11_reg_1006_reg[31]_i_2_O_UNCONNECTED [3],tmp_11_fu_373_p2[31:29]}),
        .S({1'b0,tmp_9_reg_979[31:29]}));
  FDRE \tmp_11_reg_1006_reg[3] 
       (.C(ap_clk),
        .CE(tmp_11_reg_10060),
        .D(tmp_11_fu_373_p2[3]),
        .Q(tmp_11_reg_1006[3]),
        .R(1'b0));
  FDRE \tmp_11_reg_1006_reg[4] 
       (.C(ap_clk),
        .CE(tmp_11_reg_10060),
        .D(tmp_11_fu_373_p2[4]),
        .Q(tmp_11_reg_1006[4]),
        .R(1'b0));
  CARRY4 \tmp_11_reg_1006_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\tmp_11_reg_1006_reg[4]_i_1_n_0 ,\tmp_11_reg_1006_reg[4]_i_1_n_1 ,\tmp_11_reg_1006_reg[4]_i_1_n_2 ,\tmp_11_reg_1006_reg[4]_i_1_n_3 }),
        .CYINIT(tmp_9_reg_979[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_11_fu_373_p2[4:1]),
        .S(tmp_9_reg_979[4:1]));
  FDRE \tmp_11_reg_1006_reg[5] 
       (.C(ap_clk),
        .CE(tmp_11_reg_10060),
        .D(tmp_11_fu_373_p2[5]),
        .Q(tmp_11_reg_1006[5]),
        .R(1'b0));
  FDRE \tmp_11_reg_1006_reg[6] 
       (.C(ap_clk),
        .CE(tmp_11_reg_10060),
        .D(tmp_11_fu_373_p2[6]),
        .Q(tmp_11_reg_1006[6]),
        .R(1'b0));
  FDRE \tmp_11_reg_1006_reg[7] 
       (.C(ap_clk),
        .CE(tmp_11_reg_10060),
        .D(tmp_11_fu_373_p2[7]),
        .Q(tmp_11_reg_1006[7]),
        .R(1'b0));
  FDRE \tmp_11_reg_1006_reg[8] 
       (.C(ap_clk),
        .CE(tmp_11_reg_10060),
        .D(tmp_11_fu_373_p2[8]),
        .Q(tmp_11_reg_1006[8]),
        .R(1'b0));
  CARRY4 \tmp_11_reg_1006_reg[8]_i_1 
       (.CI(\tmp_11_reg_1006_reg[4]_i_1_n_0 ),
        .CO({\tmp_11_reg_1006_reg[8]_i_1_n_0 ,\tmp_11_reg_1006_reg[8]_i_1_n_1 ,\tmp_11_reg_1006_reg[8]_i_1_n_2 ,\tmp_11_reg_1006_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_11_fu_373_p2[8:5]),
        .S(tmp_9_reg_979[8:5]));
  FDRE \tmp_11_reg_1006_reg[9] 
       (.C(ap_clk),
        .CE(tmp_11_reg_10060),
        .D(tmp_11_fu_373_p2[9]),
        .Q(tmp_11_reg_1006[9]),
        .R(1'b0));
  FDRE \tmp_14_reg_1016_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(grp_fu_359_p2[31]),
        .Q(tmp_14_reg_1016[0]),
        .R(1'b0));
  FDRE \tmp_14_reg_1016_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(grp_fu_359_p2[41]),
        .Q(tmp_14_reg_1016[10]),
        .R(1'b0));
  FDRE \tmp_14_reg_1016_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(grp_fu_359_p2[42]),
        .Q(tmp_14_reg_1016[11]),
        .R(1'b0));
  FDRE \tmp_14_reg_1016_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(grp_fu_359_p2[43]),
        .Q(tmp_14_reg_1016[12]),
        .R(1'b0));
  FDRE \tmp_14_reg_1016_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(grp_fu_359_p2[44]),
        .Q(tmp_14_reg_1016[13]),
        .R(1'b0));
  FDRE \tmp_14_reg_1016_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(grp_fu_359_p2[45]),
        .Q(tmp_14_reg_1016[14]),
        .R(1'b0));
  FDRE \tmp_14_reg_1016_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(grp_fu_359_p2[46]),
        .Q(tmp_14_reg_1016[15]),
        .R(1'b0));
  FDRE \tmp_14_reg_1016_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(grp_fu_359_p2[47]),
        .Q(tmp_14_reg_1016[16]),
        .R(1'b0));
  FDRE \tmp_14_reg_1016_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(grp_fu_359_p2[48]),
        .Q(tmp_14_reg_1016[17]),
        .R(1'b0));
  FDRE \tmp_14_reg_1016_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(grp_fu_359_p2[49]),
        .Q(tmp_14_reg_1016[18]),
        .R(1'b0));
  FDRE \tmp_14_reg_1016_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(grp_fu_359_p2[50]),
        .Q(tmp_14_reg_1016[19]),
        .R(1'b0));
  FDRE \tmp_14_reg_1016_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(grp_fu_359_p2[32]),
        .Q(tmp_14_reg_1016[1]),
        .R(1'b0));
  FDRE \tmp_14_reg_1016_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(grp_fu_359_p2[51]),
        .Q(tmp_14_reg_1016[20]),
        .R(1'b0));
  FDRE \tmp_14_reg_1016_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(grp_fu_359_p2[52]),
        .Q(tmp_14_reg_1016[21]),
        .R(1'b0));
  FDRE \tmp_14_reg_1016_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(grp_fu_359_p2[53]),
        .Q(tmp_14_reg_1016[22]),
        .R(1'b0));
  FDRE \tmp_14_reg_1016_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(grp_fu_359_p2[54]),
        .Q(tmp_14_reg_1016[23]),
        .R(1'b0));
  FDRE \tmp_14_reg_1016_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(grp_fu_359_p2[55]),
        .Q(tmp_14_reg_1016[24]),
        .R(1'b0));
  FDRE \tmp_14_reg_1016_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(grp_fu_359_p2[56]),
        .Q(tmp_14_reg_1016[25]),
        .R(1'b0));
  FDRE \tmp_14_reg_1016_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(grp_fu_359_p2[57]),
        .Q(tmp_14_reg_1016[26]),
        .R(1'b0));
  FDRE \tmp_14_reg_1016_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(grp_fu_359_p2[58]),
        .Q(tmp_14_reg_1016[27]),
        .R(1'b0));
  FDRE \tmp_14_reg_1016_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(grp_fu_359_p2[59]),
        .Q(tmp_14_reg_1016[28]),
        .R(1'b0));
  FDRE \tmp_14_reg_1016_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(grp_fu_359_p2[60]),
        .Q(tmp_14_reg_1016[29]),
        .R(1'b0));
  FDRE \tmp_14_reg_1016_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(grp_fu_359_p2[33]),
        .Q(tmp_14_reg_1016[2]),
        .R(1'b0));
  FDRE \tmp_14_reg_1016_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(grp_fu_359_p2[61]),
        .Q(tmp_14_reg_1016[30]),
        .R(1'b0));
  FDRE \tmp_14_reg_1016_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(grp_fu_359_p2[62]),
        .Q(tmp_14_reg_1016[31]),
        .R(1'b0));
  FDRE \tmp_14_reg_1016_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(grp_fu_359_p2[34]),
        .Q(tmp_14_reg_1016[3]),
        .R(1'b0));
  FDRE \tmp_14_reg_1016_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(grp_fu_359_p2[35]),
        .Q(tmp_14_reg_1016[4]),
        .R(1'b0));
  FDRE \tmp_14_reg_1016_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(grp_fu_359_p2[36]),
        .Q(tmp_14_reg_1016[5]),
        .R(1'b0));
  FDRE \tmp_14_reg_1016_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(grp_fu_359_p2[37]),
        .Q(tmp_14_reg_1016[6]),
        .R(1'b0));
  FDRE \tmp_14_reg_1016_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(grp_fu_359_p2[38]),
        .Q(tmp_14_reg_1016[7]),
        .R(1'b0));
  FDRE \tmp_14_reg_1016_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(grp_fu_359_p2[39]),
        .Q(tmp_14_reg_1016[8]),
        .R(1'b0));
  FDRE \tmp_14_reg_1016_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(grp_fu_359_p2[40]),
        .Q(tmp_14_reg_1016[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_15_reg_1043[0]_i_1 
       (.I0(tmp_14_reg_1016[0]),
        .O(tmp_15_fu_424_p2[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_15_reg_1043[31]_i_1 
       (.I0(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .I1(\tmp_5_1_reg_991_reg_n_0_[0] ),
        .O(tmp_15_reg_10430));
  FDRE \tmp_15_reg_1043_reg[0] 
       (.C(ap_clk),
        .CE(tmp_15_reg_10430),
        .D(tmp_15_fu_424_p2[0]),
        .Q(tmp_15_reg_1043[0]),
        .R(1'b0));
  FDRE \tmp_15_reg_1043_reg[10] 
       (.C(ap_clk),
        .CE(tmp_15_reg_10430),
        .D(tmp_15_fu_424_p2[10]),
        .Q(tmp_15_reg_1043[10]),
        .R(1'b0));
  FDRE \tmp_15_reg_1043_reg[11] 
       (.C(ap_clk),
        .CE(tmp_15_reg_10430),
        .D(tmp_15_fu_424_p2[11]),
        .Q(tmp_15_reg_1043[11]),
        .R(1'b0));
  FDRE \tmp_15_reg_1043_reg[12] 
       (.C(ap_clk),
        .CE(tmp_15_reg_10430),
        .D(tmp_15_fu_424_p2[12]),
        .Q(tmp_15_reg_1043[12]),
        .R(1'b0));
  CARRY4 \tmp_15_reg_1043_reg[12]_i_1 
       (.CI(\tmp_15_reg_1043_reg[8]_i_1_n_0 ),
        .CO({\tmp_15_reg_1043_reg[12]_i_1_n_0 ,\tmp_15_reg_1043_reg[12]_i_1_n_1 ,\tmp_15_reg_1043_reg[12]_i_1_n_2 ,\tmp_15_reg_1043_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_15_fu_424_p2[12:9]),
        .S(tmp_14_reg_1016[12:9]));
  FDRE \tmp_15_reg_1043_reg[13] 
       (.C(ap_clk),
        .CE(tmp_15_reg_10430),
        .D(tmp_15_fu_424_p2[13]),
        .Q(tmp_15_reg_1043[13]),
        .R(1'b0));
  FDRE \tmp_15_reg_1043_reg[14] 
       (.C(ap_clk),
        .CE(tmp_15_reg_10430),
        .D(tmp_15_fu_424_p2[14]),
        .Q(tmp_15_reg_1043[14]),
        .R(1'b0));
  FDRE \tmp_15_reg_1043_reg[15] 
       (.C(ap_clk),
        .CE(tmp_15_reg_10430),
        .D(tmp_15_fu_424_p2[15]),
        .Q(tmp_15_reg_1043[15]),
        .R(1'b0));
  FDRE \tmp_15_reg_1043_reg[16] 
       (.C(ap_clk),
        .CE(tmp_15_reg_10430),
        .D(tmp_15_fu_424_p2[16]),
        .Q(tmp_15_reg_1043[16]),
        .R(1'b0));
  CARRY4 \tmp_15_reg_1043_reg[16]_i_1 
       (.CI(\tmp_15_reg_1043_reg[12]_i_1_n_0 ),
        .CO({\tmp_15_reg_1043_reg[16]_i_1_n_0 ,\tmp_15_reg_1043_reg[16]_i_1_n_1 ,\tmp_15_reg_1043_reg[16]_i_1_n_2 ,\tmp_15_reg_1043_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_15_fu_424_p2[16:13]),
        .S(tmp_14_reg_1016[16:13]));
  FDRE \tmp_15_reg_1043_reg[17] 
       (.C(ap_clk),
        .CE(tmp_15_reg_10430),
        .D(tmp_15_fu_424_p2[17]),
        .Q(tmp_15_reg_1043[17]),
        .R(1'b0));
  FDRE \tmp_15_reg_1043_reg[18] 
       (.C(ap_clk),
        .CE(tmp_15_reg_10430),
        .D(tmp_15_fu_424_p2[18]),
        .Q(tmp_15_reg_1043[18]),
        .R(1'b0));
  FDRE \tmp_15_reg_1043_reg[19] 
       (.C(ap_clk),
        .CE(tmp_15_reg_10430),
        .D(tmp_15_fu_424_p2[19]),
        .Q(tmp_15_reg_1043[19]),
        .R(1'b0));
  FDRE \tmp_15_reg_1043_reg[1] 
       (.C(ap_clk),
        .CE(tmp_15_reg_10430),
        .D(tmp_15_fu_424_p2[1]),
        .Q(tmp_15_reg_1043[1]),
        .R(1'b0));
  FDRE \tmp_15_reg_1043_reg[20] 
       (.C(ap_clk),
        .CE(tmp_15_reg_10430),
        .D(tmp_15_fu_424_p2[20]),
        .Q(tmp_15_reg_1043[20]),
        .R(1'b0));
  CARRY4 \tmp_15_reg_1043_reg[20]_i_1 
       (.CI(\tmp_15_reg_1043_reg[16]_i_1_n_0 ),
        .CO({\tmp_15_reg_1043_reg[20]_i_1_n_0 ,\tmp_15_reg_1043_reg[20]_i_1_n_1 ,\tmp_15_reg_1043_reg[20]_i_1_n_2 ,\tmp_15_reg_1043_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_15_fu_424_p2[20:17]),
        .S(tmp_14_reg_1016[20:17]));
  FDRE \tmp_15_reg_1043_reg[21] 
       (.C(ap_clk),
        .CE(tmp_15_reg_10430),
        .D(tmp_15_fu_424_p2[21]),
        .Q(tmp_15_reg_1043[21]),
        .R(1'b0));
  FDRE \tmp_15_reg_1043_reg[22] 
       (.C(ap_clk),
        .CE(tmp_15_reg_10430),
        .D(tmp_15_fu_424_p2[22]),
        .Q(tmp_15_reg_1043[22]),
        .R(1'b0));
  FDRE \tmp_15_reg_1043_reg[23] 
       (.C(ap_clk),
        .CE(tmp_15_reg_10430),
        .D(tmp_15_fu_424_p2[23]),
        .Q(tmp_15_reg_1043[23]),
        .R(1'b0));
  FDRE \tmp_15_reg_1043_reg[24] 
       (.C(ap_clk),
        .CE(tmp_15_reg_10430),
        .D(tmp_15_fu_424_p2[24]),
        .Q(tmp_15_reg_1043[24]),
        .R(1'b0));
  CARRY4 \tmp_15_reg_1043_reg[24]_i_1 
       (.CI(\tmp_15_reg_1043_reg[20]_i_1_n_0 ),
        .CO({\tmp_15_reg_1043_reg[24]_i_1_n_0 ,\tmp_15_reg_1043_reg[24]_i_1_n_1 ,\tmp_15_reg_1043_reg[24]_i_1_n_2 ,\tmp_15_reg_1043_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_15_fu_424_p2[24:21]),
        .S(tmp_14_reg_1016[24:21]));
  FDRE \tmp_15_reg_1043_reg[25] 
       (.C(ap_clk),
        .CE(tmp_15_reg_10430),
        .D(tmp_15_fu_424_p2[25]),
        .Q(tmp_15_reg_1043[25]),
        .R(1'b0));
  FDRE \tmp_15_reg_1043_reg[26] 
       (.C(ap_clk),
        .CE(tmp_15_reg_10430),
        .D(tmp_15_fu_424_p2[26]),
        .Q(tmp_15_reg_1043[26]),
        .R(1'b0));
  FDRE \tmp_15_reg_1043_reg[27] 
       (.C(ap_clk),
        .CE(tmp_15_reg_10430),
        .D(tmp_15_fu_424_p2[27]),
        .Q(tmp_15_reg_1043[27]),
        .R(1'b0));
  FDRE \tmp_15_reg_1043_reg[28] 
       (.C(ap_clk),
        .CE(tmp_15_reg_10430),
        .D(tmp_15_fu_424_p2[28]),
        .Q(tmp_15_reg_1043[28]),
        .R(1'b0));
  CARRY4 \tmp_15_reg_1043_reg[28]_i_1 
       (.CI(\tmp_15_reg_1043_reg[24]_i_1_n_0 ),
        .CO({\tmp_15_reg_1043_reg[28]_i_1_n_0 ,\tmp_15_reg_1043_reg[28]_i_1_n_1 ,\tmp_15_reg_1043_reg[28]_i_1_n_2 ,\tmp_15_reg_1043_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_15_fu_424_p2[28:25]),
        .S(tmp_14_reg_1016[28:25]));
  FDRE \tmp_15_reg_1043_reg[29] 
       (.C(ap_clk),
        .CE(tmp_15_reg_10430),
        .D(tmp_15_fu_424_p2[29]),
        .Q(tmp_15_reg_1043[29]),
        .R(1'b0));
  FDRE \tmp_15_reg_1043_reg[2] 
       (.C(ap_clk),
        .CE(tmp_15_reg_10430),
        .D(tmp_15_fu_424_p2[2]),
        .Q(tmp_15_reg_1043[2]),
        .R(1'b0));
  FDRE \tmp_15_reg_1043_reg[30] 
       (.C(ap_clk),
        .CE(tmp_15_reg_10430),
        .D(tmp_15_fu_424_p2[30]),
        .Q(tmp_15_reg_1043[30]),
        .R(1'b0));
  FDRE \tmp_15_reg_1043_reg[31] 
       (.C(ap_clk),
        .CE(tmp_15_reg_10430),
        .D(tmp_15_fu_424_p2[31]),
        .Q(tmp_15_reg_1043[31]),
        .R(1'b0));
  CARRY4 \tmp_15_reg_1043_reg[31]_i_2 
       (.CI(\tmp_15_reg_1043_reg[28]_i_1_n_0 ),
        .CO({\NLW_tmp_15_reg_1043_reg[31]_i_2_CO_UNCONNECTED [3:2],\tmp_15_reg_1043_reg[31]_i_2_n_2 ,\tmp_15_reg_1043_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_15_reg_1043_reg[31]_i_2_O_UNCONNECTED [3],tmp_15_fu_424_p2[31:29]}),
        .S({1'b0,tmp_14_reg_1016[31:29]}));
  FDRE \tmp_15_reg_1043_reg[3] 
       (.C(ap_clk),
        .CE(tmp_15_reg_10430),
        .D(tmp_15_fu_424_p2[3]),
        .Q(tmp_15_reg_1043[3]),
        .R(1'b0));
  FDRE \tmp_15_reg_1043_reg[4] 
       (.C(ap_clk),
        .CE(tmp_15_reg_10430),
        .D(tmp_15_fu_424_p2[4]),
        .Q(tmp_15_reg_1043[4]),
        .R(1'b0));
  CARRY4 \tmp_15_reg_1043_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\tmp_15_reg_1043_reg[4]_i_1_n_0 ,\tmp_15_reg_1043_reg[4]_i_1_n_1 ,\tmp_15_reg_1043_reg[4]_i_1_n_2 ,\tmp_15_reg_1043_reg[4]_i_1_n_3 }),
        .CYINIT(tmp_14_reg_1016[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_15_fu_424_p2[4:1]),
        .S(tmp_14_reg_1016[4:1]));
  FDRE \tmp_15_reg_1043_reg[5] 
       (.C(ap_clk),
        .CE(tmp_15_reg_10430),
        .D(tmp_15_fu_424_p2[5]),
        .Q(tmp_15_reg_1043[5]),
        .R(1'b0));
  FDRE \tmp_15_reg_1043_reg[6] 
       (.C(ap_clk),
        .CE(tmp_15_reg_10430),
        .D(tmp_15_fu_424_p2[6]),
        .Q(tmp_15_reg_1043[6]),
        .R(1'b0));
  FDRE \tmp_15_reg_1043_reg[7] 
       (.C(ap_clk),
        .CE(tmp_15_reg_10430),
        .D(tmp_15_fu_424_p2[7]),
        .Q(tmp_15_reg_1043[7]),
        .R(1'b0));
  FDRE \tmp_15_reg_1043_reg[8] 
       (.C(ap_clk),
        .CE(tmp_15_reg_10430),
        .D(tmp_15_fu_424_p2[8]),
        .Q(tmp_15_reg_1043[8]),
        .R(1'b0));
  CARRY4 \tmp_15_reg_1043_reg[8]_i_1 
       (.CI(\tmp_15_reg_1043_reg[4]_i_1_n_0 ),
        .CO({\tmp_15_reg_1043_reg[8]_i_1_n_0 ,\tmp_15_reg_1043_reg[8]_i_1_n_1 ,\tmp_15_reg_1043_reg[8]_i_1_n_2 ,\tmp_15_reg_1043_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_15_fu_424_p2[8:5]),
        .S(tmp_14_reg_1016[8:5]));
  FDRE \tmp_15_reg_1043_reg[9] 
       (.C(ap_clk),
        .CE(tmp_15_reg_10430),
        .D(tmp_15_fu_424_p2[9]),
        .Q(tmp_15_reg_1043[9]),
        .R(1'b0));
  FDRE \tmp_18_reg_1053_reg[0] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(grp_fu_391_p2[31]),
        .Q(tmp_18_reg_1053[0]),
        .R(1'b0));
  FDRE \tmp_18_reg_1053_reg[10] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(grp_fu_391_p2[41]),
        .Q(tmp_18_reg_1053[10]),
        .R(1'b0));
  FDRE \tmp_18_reg_1053_reg[11] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(grp_fu_391_p2[42]),
        .Q(tmp_18_reg_1053[11]),
        .R(1'b0));
  FDRE \tmp_18_reg_1053_reg[12] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(grp_fu_391_p2[43]),
        .Q(tmp_18_reg_1053[12]),
        .R(1'b0));
  FDRE \tmp_18_reg_1053_reg[13] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(grp_fu_391_p2[44]),
        .Q(tmp_18_reg_1053[13]),
        .R(1'b0));
  FDRE \tmp_18_reg_1053_reg[14] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(grp_fu_391_p2[45]),
        .Q(tmp_18_reg_1053[14]),
        .R(1'b0));
  FDRE \tmp_18_reg_1053_reg[15] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(grp_fu_391_p2[46]),
        .Q(tmp_18_reg_1053[15]),
        .R(1'b0));
  FDRE \tmp_18_reg_1053_reg[16] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(grp_fu_391_p2[47]),
        .Q(tmp_18_reg_1053[16]),
        .R(1'b0));
  FDRE \tmp_18_reg_1053_reg[17] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(grp_fu_391_p2[48]),
        .Q(tmp_18_reg_1053[17]),
        .R(1'b0));
  FDRE \tmp_18_reg_1053_reg[18] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(grp_fu_391_p2[49]),
        .Q(tmp_18_reg_1053[18]),
        .R(1'b0));
  FDRE \tmp_18_reg_1053_reg[19] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(grp_fu_391_p2[50]),
        .Q(tmp_18_reg_1053[19]),
        .R(1'b0));
  FDRE \tmp_18_reg_1053_reg[1] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(grp_fu_391_p2[32]),
        .Q(tmp_18_reg_1053[1]),
        .R(1'b0));
  FDRE \tmp_18_reg_1053_reg[20] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(grp_fu_391_p2[51]),
        .Q(tmp_18_reg_1053[20]),
        .R(1'b0));
  FDRE \tmp_18_reg_1053_reg[21] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(grp_fu_391_p2[52]),
        .Q(tmp_18_reg_1053[21]),
        .R(1'b0));
  FDRE \tmp_18_reg_1053_reg[22] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(grp_fu_391_p2[53]),
        .Q(tmp_18_reg_1053[22]),
        .R(1'b0));
  FDRE \tmp_18_reg_1053_reg[23] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(grp_fu_391_p2[54]),
        .Q(tmp_18_reg_1053[23]),
        .R(1'b0));
  FDRE \tmp_18_reg_1053_reg[24] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(grp_fu_391_p2[55]),
        .Q(tmp_18_reg_1053[24]),
        .R(1'b0));
  FDRE \tmp_18_reg_1053_reg[25] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(grp_fu_391_p2[56]),
        .Q(tmp_18_reg_1053[25]),
        .R(1'b0));
  FDRE \tmp_18_reg_1053_reg[26] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(grp_fu_391_p2[57]),
        .Q(tmp_18_reg_1053[26]),
        .R(1'b0));
  FDRE \tmp_18_reg_1053_reg[27] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(grp_fu_391_p2[58]),
        .Q(tmp_18_reg_1053[27]),
        .R(1'b0));
  FDRE \tmp_18_reg_1053_reg[28] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(grp_fu_391_p2[59]),
        .Q(tmp_18_reg_1053[28]),
        .R(1'b0));
  FDRE \tmp_18_reg_1053_reg[29] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(grp_fu_391_p2[60]),
        .Q(tmp_18_reg_1053[29]),
        .R(1'b0));
  FDRE \tmp_18_reg_1053_reg[2] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(grp_fu_391_p2[33]),
        .Q(tmp_18_reg_1053[2]),
        .R(1'b0));
  FDRE \tmp_18_reg_1053_reg[30] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(grp_fu_391_p2[61]),
        .Q(tmp_18_reg_1053[30]),
        .R(1'b0));
  FDRE \tmp_18_reg_1053_reg[31] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(grp_fu_391_p2[62]),
        .Q(tmp_18_reg_1053[31]),
        .R(1'b0));
  FDRE \tmp_18_reg_1053_reg[3] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(grp_fu_391_p2[34]),
        .Q(tmp_18_reg_1053[3]),
        .R(1'b0));
  FDRE \tmp_18_reg_1053_reg[4] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(grp_fu_391_p2[35]),
        .Q(tmp_18_reg_1053[4]),
        .R(1'b0));
  FDRE \tmp_18_reg_1053_reg[5] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(grp_fu_391_p2[36]),
        .Q(tmp_18_reg_1053[5]),
        .R(1'b0));
  FDRE \tmp_18_reg_1053_reg[6] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(grp_fu_391_p2[37]),
        .Q(tmp_18_reg_1053[6]),
        .R(1'b0));
  FDRE \tmp_18_reg_1053_reg[7] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(grp_fu_391_p2[38]),
        .Q(tmp_18_reg_1053[7]),
        .R(1'b0));
  FDRE \tmp_18_reg_1053_reg[8] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(grp_fu_391_p2[39]),
        .Q(tmp_18_reg_1053[8]),
        .R(1'b0));
  FDRE \tmp_18_reg_1053_reg[9] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(grp_fu_391_p2[40]),
        .Q(tmp_18_reg_1053[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_19_reg_1085[0]_i_1 
       (.I0(tmp_18_reg_1053[0]),
        .O(tmp_19_fu_480_p2[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_19_reg_1085[31]_i_1 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(\tmp_5_2_reg_1028_reg_n_0_[0] ),
        .O(tmp_19_reg_10850));
  FDRE \tmp_19_reg_1085_reg[0] 
       (.C(ap_clk),
        .CE(tmp_19_reg_10850),
        .D(tmp_19_fu_480_p2[0]),
        .Q(tmp_19_reg_1085[0]),
        .R(1'b0));
  FDRE \tmp_19_reg_1085_reg[10] 
       (.C(ap_clk),
        .CE(tmp_19_reg_10850),
        .D(tmp_19_fu_480_p2[10]),
        .Q(tmp_19_reg_1085[10]),
        .R(1'b0));
  FDRE \tmp_19_reg_1085_reg[11] 
       (.C(ap_clk),
        .CE(tmp_19_reg_10850),
        .D(tmp_19_fu_480_p2[11]),
        .Q(tmp_19_reg_1085[11]),
        .R(1'b0));
  FDRE \tmp_19_reg_1085_reg[12] 
       (.C(ap_clk),
        .CE(tmp_19_reg_10850),
        .D(tmp_19_fu_480_p2[12]),
        .Q(tmp_19_reg_1085[12]),
        .R(1'b0));
  CARRY4 \tmp_19_reg_1085_reg[12]_i_1 
       (.CI(\tmp_19_reg_1085_reg[8]_i_1_n_0 ),
        .CO({\tmp_19_reg_1085_reg[12]_i_1_n_0 ,\tmp_19_reg_1085_reg[12]_i_1_n_1 ,\tmp_19_reg_1085_reg[12]_i_1_n_2 ,\tmp_19_reg_1085_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_19_fu_480_p2[12:9]),
        .S(tmp_18_reg_1053[12:9]));
  FDRE \tmp_19_reg_1085_reg[13] 
       (.C(ap_clk),
        .CE(tmp_19_reg_10850),
        .D(tmp_19_fu_480_p2[13]),
        .Q(tmp_19_reg_1085[13]),
        .R(1'b0));
  FDRE \tmp_19_reg_1085_reg[14] 
       (.C(ap_clk),
        .CE(tmp_19_reg_10850),
        .D(tmp_19_fu_480_p2[14]),
        .Q(tmp_19_reg_1085[14]),
        .R(1'b0));
  FDRE \tmp_19_reg_1085_reg[15] 
       (.C(ap_clk),
        .CE(tmp_19_reg_10850),
        .D(tmp_19_fu_480_p2[15]),
        .Q(tmp_19_reg_1085[15]),
        .R(1'b0));
  FDRE \tmp_19_reg_1085_reg[16] 
       (.C(ap_clk),
        .CE(tmp_19_reg_10850),
        .D(tmp_19_fu_480_p2[16]),
        .Q(tmp_19_reg_1085[16]),
        .R(1'b0));
  CARRY4 \tmp_19_reg_1085_reg[16]_i_1 
       (.CI(\tmp_19_reg_1085_reg[12]_i_1_n_0 ),
        .CO({\tmp_19_reg_1085_reg[16]_i_1_n_0 ,\tmp_19_reg_1085_reg[16]_i_1_n_1 ,\tmp_19_reg_1085_reg[16]_i_1_n_2 ,\tmp_19_reg_1085_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_19_fu_480_p2[16:13]),
        .S(tmp_18_reg_1053[16:13]));
  FDRE \tmp_19_reg_1085_reg[17] 
       (.C(ap_clk),
        .CE(tmp_19_reg_10850),
        .D(tmp_19_fu_480_p2[17]),
        .Q(tmp_19_reg_1085[17]),
        .R(1'b0));
  FDRE \tmp_19_reg_1085_reg[18] 
       (.C(ap_clk),
        .CE(tmp_19_reg_10850),
        .D(tmp_19_fu_480_p2[18]),
        .Q(tmp_19_reg_1085[18]),
        .R(1'b0));
  FDRE \tmp_19_reg_1085_reg[19] 
       (.C(ap_clk),
        .CE(tmp_19_reg_10850),
        .D(tmp_19_fu_480_p2[19]),
        .Q(tmp_19_reg_1085[19]),
        .R(1'b0));
  FDRE \tmp_19_reg_1085_reg[1] 
       (.C(ap_clk),
        .CE(tmp_19_reg_10850),
        .D(tmp_19_fu_480_p2[1]),
        .Q(tmp_19_reg_1085[1]),
        .R(1'b0));
  FDRE \tmp_19_reg_1085_reg[20] 
       (.C(ap_clk),
        .CE(tmp_19_reg_10850),
        .D(tmp_19_fu_480_p2[20]),
        .Q(tmp_19_reg_1085[20]),
        .R(1'b0));
  CARRY4 \tmp_19_reg_1085_reg[20]_i_1 
       (.CI(\tmp_19_reg_1085_reg[16]_i_1_n_0 ),
        .CO({\tmp_19_reg_1085_reg[20]_i_1_n_0 ,\tmp_19_reg_1085_reg[20]_i_1_n_1 ,\tmp_19_reg_1085_reg[20]_i_1_n_2 ,\tmp_19_reg_1085_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_19_fu_480_p2[20:17]),
        .S(tmp_18_reg_1053[20:17]));
  FDRE \tmp_19_reg_1085_reg[21] 
       (.C(ap_clk),
        .CE(tmp_19_reg_10850),
        .D(tmp_19_fu_480_p2[21]),
        .Q(tmp_19_reg_1085[21]),
        .R(1'b0));
  FDRE \tmp_19_reg_1085_reg[22] 
       (.C(ap_clk),
        .CE(tmp_19_reg_10850),
        .D(tmp_19_fu_480_p2[22]),
        .Q(tmp_19_reg_1085[22]),
        .R(1'b0));
  FDRE \tmp_19_reg_1085_reg[23] 
       (.C(ap_clk),
        .CE(tmp_19_reg_10850),
        .D(tmp_19_fu_480_p2[23]),
        .Q(tmp_19_reg_1085[23]),
        .R(1'b0));
  FDRE \tmp_19_reg_1085_reg[24] 
       (.C(ap_clk),
        .CE(tmp_19_reg_10850),
        .D(tmp_19_fu_480_p2[24]),
        .Q(tmp_19_reg_1085[24]),
        .R(1'b0));
  CARRY4 \tmp_19_reg_1085_reg[24]_i_1 
       (.CI(\tmp_19_reg_1085_reg[20]_i_1_n_0 ),
        .CO({\tmp_19_reg_1085_reg[24]_i_1_n_0 ,\tmp_19_reg_1085_reg[24]_i_1_n_1 ,\tmp_19_reg_1085_reg[24]_i_1_n_2 ,\tmp_19_reg_1085_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_19_fu_480_p2[24:21]),
        .S(tmp_18_reg_1053[24:21]));
  FDRE \tmp_19_reg_1085_reg[25] 
       (.C(ap_clk),
        .CE(tmp_19_reg_10850),
        .D(tmp_19_fu_480_p2[25]),
        .Q(tmp_19_reg_1085[25]),
        .R(1'b0));
  FDRE \tmp_19_reg_1085_reg[26] 
       (.C(ap_clk),
        .CE(tmp_19_reg_10850),
        .D(tmp_19_fu_480_p2[26]),
        .Q(tmp_19_reg_1085[26]),
        .R(1'b0));
  FDRE \tmp_19_reg_1085_reg[27] 
       (.C(ap_clk),
        .CE(tmp_19_reg_10850),
        .D(tmp_19_fu_480_p2[27]),
        .Q(tmp_19_reg_1085[27]),
        .R(1'b0));
  FDRE \tmp_19_reg_1085_reg[28] 
       (.C(ap_clk),
        .CE(tmp_19_reg_10850),
        .D(tmp_19_fu_480_p2[28]),
        .Q(tmp_19_reg_1085[28]),
        .R(1'b0));
  CARRY4 \tmp_19_reg_1085_reg[28]_i_1 
       (.CI(\tmp_19_reg_1085_reg[24]_i_1_n_0 ),
        .CO({\tmp_19_reg_1085_reg[28]_i_1_n_0 ,\tmp_19_reg_1085_reg[28]_i_1_n_1 ,\tmp_19_reg_1085_reg[28]_i_1_n_2 ,\tmp_19_reg_1085_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_19_fu_480_p2[28:25]),
        .S(tmp_18_reg_1053[28:25]));
  FDRE \tmp_19_reg_1085_reg[29] 
       (.C(ap_clk),
        .CE(tmp_19_reg_10850),
        .D(tmp_19_fu_480_p2[29]),
        .Q(tmp_19_reg_1085[29]),
        .R(1'b0));
  FDRE \tmp_19_reg_1085_reg[2] 
       (.C(ap_clk),
        .CE(tmp_19_reg_10850),
        .D(tmp_19_fu_480_p2[2]),
        .Q(tmp_19_reg_1085[2]),
        .R(1'b0));
  FDRE \tmp_19_reg_1085_reg[30] 
       (.C(ap_clk),
        .CE(tmp_19_reg_10850),
        .D(tmp_19_fu_480_p2[30]),
        .Q(tmp_19_reg_1085[30]),
        .R(1'b0));
  FDRE \tmp_19_reg_1085_reg[31] 
       (.C(ap_clk),
        .CE(tmp_19_reg_10850),
        .D(tmp_19_fu_480_p2[31]),
        .Q(tmp_19_reg_1085[31]),
        .R(1'b0));
  CARRY4 \tmp_19_reg_1085_reg[31]_i_2 
       (.CI(\tmp_19_reg_1085_reg[28]_i_1_n_0 ),
        .CO({\NLW_tmp_19_reg_1085_reg[31]_i_2_CO_UNCONNECTED [3:2],\tmp_19_reg_1085_reg[31]_i_2_n_2 ,\tmp_19_reg_1085_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_19_reg_1085_reg[31]_i_2_O_UNCONNECTED [3],tmp_19_fu_480_p2[31:29]}),
        .S({1'b0,tmp_18_reg_1053[31:29]}));
  FDRE \tmp_19_reg_1085_reg[3] 
       (.C(ap_clk),
        .CE(tmp_19_reg_10850),
        .D(tmp_19_fu_480_p2[3]),
        .Q(tmp_19_reg_1085[3]),
        .R(1'b0));
  FDRE \tmp_19_reg_1085_reg[4] 
       (.C(ap_clk),
        .CE(tmp_19_reg_10850),
        .D(tmp_19_fu_480_p2[4]),
        .Q(tmp_19_reg_1085[4]),
        .R(1'b0));
  CARRY4 \tmp_19_reg_1085_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\tmp_19_reg_1085_reg[4]_i_1_n_0 ,\tmp_19_reg_1085_reg[4]_i_1_n_1 ,\tmp_19_reg_1085_reg[4]_i_1_n_2 ,\tmp_19_reg_1085_reg[4]_i_1_n_3 }),
        .CYINIT(tmp_18_reg_1053[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_19_fu_480_p2[4:1]),
        .S(tmp_18_reg_1053[4:1]));
  FDRE \tmp_19_reg_1085_reg[5] 
       (.C(ap_clk),
        .CE(tmp_19_reg_10850),
        .D(tmp_19_fu_480_p2[5]),
        .Q(tmp_19_reg_1085[5]),
        .R(1'b0));
  FDRE \tmp_19_reg_1085_reg[6] 
       (.C(ap_clk),
        .CE(tmp_19_reg_10850),
        .D(tmp_19_fu_480_p2[6]),
        .Q(tmp_19_reg_1085[6]),
        .R(1'b0));
  FDRE \tmp_19_reg_1085_reg[7] 
       (.C(ap_clk),
        .CE(tmp_19_reg_10850),
        .D(tmp_19_fu_480_p2[7]),
        .Q(tmp_19_reg_1085[7]),
        .R(1'b0));
  FDRE \tmp_19_reg_1085_reg[8] 
       (.C(ap_clk),
        .CE(tmp_19_reg_10850),
        .D(tmp_19_fu_480_p2[8]),
        .Q(tmp_19_reg_1085[8]),
        .R(1'b0));
  CARRY4 \tmp_19_reg_1085_reg[8]_i_1 
       (.CI(\tmp_19_reg_1085_reg[4]_i_1_n_0 ),
        .CO({\tmp_19_reg_1085_reg[8]_i_1_n_0 ,\tmp_19_reg_1085_reg[8]_i_1_n_1 ,\tmp_19_reg_1085_reg[8]_i_1_n_2 ,\tmp_19_reg_1085_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_19_fu_480_p2[8:5]),
        .S(tmp_18_reg_1053[8:5]));
  FDRE \tmp_19_reg_1085_reg[9] 
       (.C(ap_clk),
        .CE(tmp_19_reg_10850),
        .D(tmp_19_fu_480_p2[9]),
        .Q(tmp_19_reg_1085[9]),
        .R(1'b0));
  FDRE \tmp_22_reg_1095_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(grp_fu_442_p2[31]),
        .Q(tmp_22_reg_1095[0]),
        .R(1'b0));
  FDRE \tmp_22_reg_1095_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(grp_fu_442_p2[41]),
        .Q(tmp_22_reg_1095[10]),
        .R(1'b0));
  FDRE \tmp_22_reg_1095_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(grp_fu_442_p2[42]),
        .Q(tmp_22_reg_1095[11]),
        .R(1'b0));
  FDRE \tmp_22_reg_1095_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(grp_fu_442_p2[43]),
        .Q(tmp_22_reg_1095[12]),
        .R(1'b0));
  FDRE \tmp_22_reg_1095_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(grp_fu_442_p2[44]),
        .Q(tmp_22_reg_1095[13]),
        .R(1'b0));
  FDRE \tmp_22_reg_1095_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(grp_fu_442_p2[45]),
        .Q(tmp_22_reg_1095[14]),
        .R(1'b0));
  FDRE \tmp_22_reg_1095_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(grp_fu_442_p2[46]),
        .Q(tmp_22_reg_1095[15]),
        .R(1'b0));
  FDRE \tmp_22_reg_1095_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(grp_fu_442_p2[47]),
        .Q(tmp_22_reg_1095[16]),
        .R(1'b0));
  FDRE \tmp_22_reg_1095_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(grp_fu_442_p2[48]),
        .Q(tmp_22_reg_1095[17]),
        .R(1'b0));
  FDRE \tmp_22_reg_1095_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(grp_fu_442_p2[49]),
        .Q(tmp_22_reg_1095[18]),
        .R(1'b0));
  FDRE \tmp_22_reg_1095_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(grp_fu_442_p2[50]),
        .Q(tmp_22_reg_1095[19]),
        .R(1'b0));
  FDRE \tmp_22_reg_1095_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(grp_fu_442_p2[32]),
        .Q(tmp_22_reg_1095[1]),
        .R(1'b0));
  FDRE \tmp_22_reg_1095_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(grp_fu_442_p2[51]),
        .Q(tmp_22_reg_1095[20]),
        .R(1'b0));
  FDRE \tmp_22_reg_1095_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(grp_fu_442_p2[52]),
        .Q(tmp_22_reg_1095[21]),
        .R(1'b0));
  FDRE \tmp_22_reg_1095_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(grp_fu_442_p2[53]),
        .Q(tmp_22_reg_1095[22]),
        .R(1'b0));
  FDRE \tmp_22_reg_1095_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(grp_fu_442_p2[54]),
        .Q(tmp_22_reg_1095[23]),
        .R(1'b0));
  FDRE \tmp_22_reg_1095_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(grp_fu_442_p2[55]),
        .Q(tmp_22_reg_1095[24]),
        .R(1'b0));
  FDRE \tmp_22_reg_1095_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(grp_fu_442_p2[56]),
        .Q(tmp_22_reg_1095[25]),
        .R(1'b0));
  FDRE \tmp_22_reg_1095_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(grp_fu_442_p2[57]),
        .Q(tmp_22_reg_1095[26]),
        .R(1'b0));
  FDRE \tmp_22_reg_1095_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(grp_fu_442_p2[58]),
        .Q(tmp_22_reg_1095[27]),
        .R(1'b0));
  FDRE \tmp_22_reg_1095_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(grp_fu_442_p2[59]),
        .Q(tmp_22_reg_1095[28]),
        .R(1'b0));
  FDRE \tmp_22_reg_1095_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(grp_fu_442_p2[60]),
        .Q(tmp_22_reg_1095[29]),
        .R(1'b0));
  FDRE \tmp_22_reg_1095_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(grp_fu_442_p2[33]),
        .Q(tmp_22_reg_1095[2]),
        .R(1'b0));
  FDRE \tmp_22_reg_1095_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(grp_fu_442_p2[61]),
        .Q(tmp_22_reg_1095[30]),
        .R(1'b0));
  FDRE \tmp_22_reg_1095_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(grp_fu_442_p2[62]),
        .Q(tmp_22_reg_1095[31]),
        .R(1'b0));
  FDRE \tmp_22_reg_1095_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(grp_fu_442_p2[34]),
        .Q(tmp_22_reg_1095[3]),
        .R(1'b0));
  FDRE \tmp_22_reg_1095_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(grp_fu_442_p2[35]),
        .Q(tmp_22_reg_1095[4]),
        .R(1'b0));
  FDRE \tmp_22_reg_1095_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(grp_fu_442_p2[36]),
        .Q(tmp_22_reg_1095[5]),
        .R(1'b0));
  FDRE \tmp_22_reg_1095_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(grp_fu_442_p2[37]),
        .Q(tmp_22_reg_1095[6]),
        .R(1'b0));
  FDRE \tmp_22_reg_1095_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(grp_fu_442_p2[38]),
        .Q(tmp_22_reg_1095[7]),
        .R(1'b0));
  FDRE \tmp_22_reg_1095_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(grp_fu_442_p2[39]),
        .Q(tmp_22_reg_1095[8]),
        .R(1'b0));
  FDRE \tmp_22_reg_1095_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(grp_fu_442_p2[40]),
        .Q(tmp_22_reg_1095[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_23_reg_1127[0]_i_1 
       (.I0(tmp_22_reg_1095[0]),
        .O(tmp_23_fu_536_p2[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_23_reg_1127[31]_i_1 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(\tmp_5_3_reg_1065_reg_n_0_[0] ),
        .O(tmp_23_reg_11270));
  FDRE \tmp_23_reg_1127_reg[0] 
       (.C(ap_clk),
        .CE(tmp_23_reg_11270),
        .D(tmp_23_fu_536_p2[0]),
        .Q(tmp_23_reg_1127[0]),
        .R(1'b0));
  FDRE \tmp_23_reg_1127_reg[10] 
       (.C(ap_clk),
        .CE(tmp_23_reg_11270),
        .D(tmp_23_fu_536_p2[10]),
        .Q(tmp_23_reg_1127[10]),
        .R(1'b0));
  FDRE \tmp_23_reg_1127_reg[11] 
       (.C(ap_clk),
        .CE(tmp_23_reg_11270),
        .D(tmp_23_fu_536_p2[11]),
        .Q(tmp_23_reg_1127[11]),
        .R(1'b0));
  FDRE \tmp_23_reg_1127_reg[12] 
       (.C(ap_clk),
        .CE(tmp_23_reg_11270),
        .D(tmp_23_fu_536_p2[12]),
        .Q(tmp_23_reg_1127[12]),
        .R(1'b0));
  CARRY4 \tmp_23_reg_1127_reg[12]_i_1 
       (.CI(\tmp_23_reg_1127_reg[8]_i_1_n_0 ),
        .CO({\tmp_23_reg_1127_reg[12]_i_1_n_0 ,\tmp_23_reg_1127_reg[12]_i_1_n_1 ,\tmp_23_reg_1127_reg[12]_i_1_n_2 ,\tmp_23_reg_1127_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_23_fu_536_p2[12:9]),
        .S(tmp_22_reg_1095[12:9]));
  FDRE \tmp_23_reg_1127_reg[13] 
       (.C(ap_clk),
        .CE(tmp_23_reg_11270),
        .D(tmp_23_fu_536_p2[13]),
        .Q(tmp_23_reg_1127[13]),
        .R(1'b0));
  FDRE \tmp_23_reg_1127_reg[14] 
       (.C(ap_clk),
        .CE(tmp_23_reg_11270),
        .D(tmp_23_fu_536_p2[14]),
        .Q(tmp_23_reg_1127[14]),
        .R(1'b0));
  FDRE \tmp_23_reg_1127_reg[15] 
       (.C(ap_clk),
        .CE(tmp_23_reg_11270),
        .D(tmp_23_fu_536_p2[15]),
        .Q(tmp_23_reg_1127[15]),
        .R(1'b0));
  FDRE \tmp_23_reg_1127_reg[16] 
       (.C(ap_clk),
        .CE(tmp_23_reg_11270),
        .D(tmp_23_fu_536_p2[16]),
        .Q(tmp_23_reg_1127[16]),
        .R(1'b0));
  CARRY4 \tmp_23_reg_1127_reg[16]_i_1 
       (.CI(\tmp_23_reg_1127_reg[12]_i_1_n_0 ),
        .CO({\tmp_23_reg_1127_reg[16]_i_1_n_0 ,\tmp_23_reg_1127_reg[16]_i_1_n_1 ,\tmp_23_reg_1127_reg[16]_i_1_n_2 ,\tmp_23_reg_1127_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_23_fu_536_p2[16:13]),
        .S(tmp_22_reg_1095[16:13]));
  FDRE \tmp_23_reg_1127_reg[17] 
       (.C(ap_clk),
        .CE(tmp_23_reg_11270),
        .D(tmp_23_fu_536_p2[17]),
        .Q(tmp_23_reg_1127[17]),
        .R(1'b0));
  FDRE \tmp_23_reg_1127_reg[18] 
       (.C(ap_clk),
        .CE(tmp_23_reg_11270),
        .D(tmp_23_fu_536_p2[18]),
        .Q(tmp_23_reg_1127[18]),
        .R(1'b0));
  FDRE \tmp_23_reg_1127_reg[19] 
       (.C(ap_clk),
        .CE(tmp_23_reg_11270),
        .D(tmp_23_fu_536_p2[19]),
        .Q(tmp_23_reg_1127[19]),
        .R(1'b0));
  FDRE \tmp_23_reg_1127_reg[1] 
       (.C(ap_clk),
        .CE(tmp_23_reg_11270),
        .D(tmp_23_fu_536_p2[1]),
        .Q(tmp_23_reg_1127[1]),
        .R(1'b0));
  FDRE \tmp_23_reg_1127_reg[20] 
       (.C(ap_clk),
        .CE(tmp_23_reg_11270),
        .D(tmp_23_fu_536_p2[20]),
        .Q(tmp_23_reg_1127[20]),
        .R(1'b0));
  CARRY4 \tmp_23_reg_1127_reg[20]_i_1 
       (.CI(\tmp_23_reg_1127_reg[16]_i_1_n_0 ),
        .CO({\tmp_23_reg_1127_reg[20]_i_1_n_0 ,\tmp_23_reg_1127_reg[20]_i_1_n_1 ,\tmp_23_reg_1127_reg[20]_i_1_n_2 ,\tmp_23_reg_1127_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_23_fu_536_p2[20:17]),
        .S(tmp_22_reg_1095[20:17]));
  FDRE \tmp_23_reg_1127_reg[21] 
       (.C(ap_clk),
        .CE(tmp_23_reg_11270),
        .D(tmp_23_fu_536_p2[21]),
        .Q(tmp_23_reg_1127[21]),
        .R(1'b0));
  FDRE \tmp_23_reg_1127_reg[22] 
       (.C(ap_clk),
        .CE(tmp_23_reg_11270),
        .D(tmp_23_fu_536_p2[22]),
        .Q(tmp_23_reg_1127[22]),
        .R(1'b0));
  FDRE \tmp_23_reg_1127_reg[23] 
       (.C(ap_clk),
        .CE(tmp_23_reg_11270),
        .D(tmp_23_fu_536_p2[23]),
        .Q(tmp_23_reg_1127[23]),
        .R(1'b0));
  FDRE \tmp_23_reg_1127_reg[24] 
       (.C(ap_clk),
        .CE(tmp_23_reg_11270),
        .D(tmp_23_fu_536_p2[24]),
        .Q(tmp_23_reg_1127[24]),
        .R(1'b0));
  CARRY4 \tmp_23_reg_1127_reg[24]_i_1 
       (.CI(\tmp_23_reg_1127_reg[20]_i_1_n_0 ),
        .CO({\tmp_23_reg_1127_reg[24]_i_1_n_0 ,\tmp_23_reg_1127_reg[24]_i_1_n_1 ,\tmp_23_reg_1127_reg[24]_i_1_n_2 ,\tmp_23_reg_1127_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_23_fu_536_p2[24:21]),
        .S(tmp_22_reg_1095[24:21]));
  FDRE \tmp_23_reg_1127_reg[25] 
       (.C(ap_clk),
        .CE(tmp_23_reg_11270),
        .D(tmp_23_fu_536_p2[25]),
        .Q(tmp_23_reg_1127[25]),
        .R(1'b0));
  FDRE \tmp_23_reg_1127_reg[26] 
       (.C(ap_clk),
        .CE(tmp_23_reg_11270),
        .D(tmp_23_fu_536_p2[26]),
        .Q(tmp_23_reg_1127[26]),
        .R(1'b0));
  FDRE \tmp_23_reg_1127_reg[27] 
       (.C(ap_clk),
        .CE(tmp_23_reg_11270),
        .D(tmp_23_fu_536_p2[27]),
        .Q(tmp_23_reg_1127[27]),
        .R(1'b0));
  FDRE \tmp_23_reg_1127_reg[28] 
       (.C(ap_clk),
        .CE(tmp_23_reg_11270),
        .D(tmp_23_fu_536_p2[28]),
        .Q(tmp_23_reg_1127[28]),
        .R(1'b0));
  CARRY4 \tmp_23_reg_1127_reg[28]_i_1 
       (.CI(\tmp_23_reg_1127_reg[24]_i_1_n_0 ),
        .CO({\tmp_23_reg_1127_reg[28]_i_1_n_0 ,\tmp_23_reg_1127_reg[28]_i_1_n_1 ,\tmp_23_reg_1127_reg[28]_i_1_n_2 ,\tmp_23_reg_1127_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_23_fu_536_p2[28:25]),
        .S(tmp_22_reg_1095[28:25]));
  FDRE \tmp_23_reg_1127_reg[29] 
       (.C(ap_clk),
        .CE(tmp_23_reg_11270),
        .D(tmp_23_fu_536_p2[29]),
        .Q(tmp_23_reg_1127[29]),
        .R(1'b0));
  FDRE \tmp_23_reg_1127_reg[2] 
       (.C(ap_clk),
        .CE(tmp_23_reg_11270),
        .D(tmp_23_fu_536_p2[2]),
        .Q(tmp_23_reg_1127[2]),
        .R(1'b0));
  FDRE \tmp_23_reg_1127_reg[30] 
       (.C(ap_clk),
        .CE(tmp_23_reg_11270),
        .D(tmp_23_fu_536_p2[30]),
        .Q(tmp_23_reg_1127[30]),
        .R(1'b0));
  FDRE \tmp_23_reg_1127_reg[31] 
       (.C(ap_clk),
        .CE(tmp_23_reg_11270),
        .D(tmp_23_fu_536_p2[31]),
        .Q(tmp_23_reg_1127[31]),
        .R(1'b0));
  CARRY4 \tmp_23_reg_1127_reg[31]_i_2 
       (.CI(\tmp_23_reg_1127_reg[28]_i_1_n_0 ),
        .CO({\NLW_tmp_23_reg_1127_reg[31]_i_2_CO_UNCONNECTED [3:2],\tmp_23_reg_1127_reg[31]_i_2_n_2 ,\tmp_23_reg_1127_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_23_reg_1127_reg[31]_i_2_O_UNCONNECTED [3],tmp_23_fu_536_p2[31:29]}),
        .S({1'b0,tmp_22_reg_1095[31:29]}));
  FDRE \tmp_23_reg_1127_reg[3] 
       (.C(ap_clk),
        .CE(tmp_23_reg_11270),
        .D(tmp_23_fu_536_p2[3]),
        .Q(tmp_23_reg_1127[3]),
        .R(1'b0));
  FDRE \tmp_23_reg_1127_reg[4] 
       (.C(ap_clk),
        .CE(tmp_23_reg_11270),
        .D(tmp_23_fu_536_p2[4]),
        .Q(tmp_23_reg_1127[4]),
        .R(1'b0));
  CARRY4 \tmp_23_reg_1127_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\tmp_23_reg_1127_reg[4]_i_1_n_0 ,\tmp_23_reg_1127_reg[4]_i_1_n_1 ,\tmp_23_reg_1127_reg[4]_i_1_n_2 ,\tmp_23_reg_1127_reg[4]_i_1_n_3 }),
        .CYINIT(tmp_22_reg_1095[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_23_fu_536_p2[4:1]),
        .S(tmp_22_reg_1095[4:1]));
  FDRE \tmp_23_reg_1127_reg[5] 
       (.C(ap_clk),
        .CE(tmp_23_reg_11270),
        .D(tmp_23_fu_536_p2[5]),
        .Q(tmp_23_reg_1127[5]),
        .R(1'b0));
  FDRE \tmp_23_reg_1127_reg[6] 
       (.C(ap_clk),
        .CE(tmp_23_reg_11270),
        .D(tmp_23_fu_536_p2[6]),
        .Q(tmp_23_reg_1127[6]),
        .R(1'b0));
  FDRE \tmp_23_reg_1127_reg[7] 
       (.C(ap_clk),
        .CE(tmp_23_reg_11270),
        .D(tmp_23_fu_536_p2[7]),
        .Q(tmp_23_reg_1127[7]),
        .R(1'b0));
  FDRE \tmp_23_reg_1127_reg[8] 
       (.C(ap_clk),
        .CE(tmp_23_reg_11270),
        .D(tmp_23_fu_536_p2[8]),
        .Q(tmp_23_reg_1127[8]),
        .R(1'b0));
  CARRY4 \tmp_23_reg_1127_reg[8]_i_1 
       (.CI(\tmp_23_reg_1127_reg[4]_i_1_n_0 ),
        .CO({\tmp_23_reg_1127_reg[8]_i_1_n_0 ,\tmp_23_reg_1127_reg[8]_i_1_n_1 ,\tmp_23_reg_1127_reg[8]_i_1_n_2 ,\tmp_23_reg_1127_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_23_fu_536_p2[8:5]),
        .S(tmp_22_reg_1095[8:5]));
  FDRE \tmp_23_reg_1127_reg[9] 
       (.C(ap_clk),
        .CE(tmp_23_reg_11270),
        .D(tmp_23_fu_536_p2[9]),
        .Q(tmp_23_reg_1127[9]),
        .R(1'b0));
  FDRE \tmp_26_reg_1137_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(grp_fu_498_p2[31]),
        .Q(tmp_26_reg_1137[0]),
        .R(1'b0));
  FDRE \tmp_26_reg_1137_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(grp_fu_498_p2[41]),
        .Q(tmp_26_reg_1137[10]),
        .R(1'b0));
  FDRE \tmp_26_reg_1137_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(grp_fu_498_p2[42]),
        .Q(tmp_26_reg_1137[11]),
        .R(1'b0));
  FDRE \tmp_26_reg_1137_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(grp_fu_498_p2[43]),
        .Q(tmp_26_reg_1137[12]),
        .R(1'b0));
  FDRE \tmp_26_reg_1137_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(grp_fu_498_p2[44]),
        .Q(tmp_26_reg_1137[13]),
        .R(1'b0));
  FDRE \tmp_26_reg_1137_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(grp_fu_498_p2[45]),
        .Q(tmp_26_reg_1137[14]),
        .R(1'b0));
  FDRE \tmp_26_reg_1137_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(grp_fu_498_p2[46]),
        .Q(tmp_26_reg_1137[15]),
        .R(1'b0));
  FDRE \tmp_26_reg_1137_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(grp_fu_498_p2[47]),
        .Q(tmp_26_reg_1137[16]),
        .R(1'b0));
  FDRE \tmp_26_reg_1137_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(grp_fu_498_p2[48]),
        .Q(tmp_26_reg_1137[17]),
        .R(1'b0));
  FDRE \tmp_26_reg_1137_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(grp_fu_498_p2[49]),
        .Q(tmp_26_reg_1137[18]),
        .R(1'b0));
  FDRE \tmp_26_reg_1137_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(grp_fu_498_p2[50]),
        .Q(tmp_26_reg_1137[19]),
        .R(1'b0));
  FDRE \tmp_26_reg_1137_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(grp_fu_498_p2[32]),
        .Q(tmp_26_reg_1137[1]),
        .R(1'b0));
  FDRE \tmp_26_reg_1137_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(grp_fu_498_p2[51]),
        .Q(tmp_26_reg_1137[20]),
        .R(1'b0));
  FDRE \tmp_26_reg_1137_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(grp_fu_498_p2[52]),
        .Q(tmp_26_reg_1137[21]),
        .R(1'b0));
  FDRE \tmp_26_reg_1137_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(grp_fu_498_p2[53]),
        .Q(tmp_26_reg_1137[22]),
        .R(1'b0));
  FDRE \tmp_26_reg_1137_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(grp_fu_498_p2[54]),
        .Q(tmp_26_reg_1137[23]),
        .R(1'b0));
  FDRE \tmp_26_reg_1137_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(grp_fu_498_p2[55]),
        .Q(tmp_26_reg_1137[24]),
        .R(1'b0));
  FDRE \tmp_26_reg_1137_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(grp_fu_498_p2[56]),
        .Q(tmp_26_reg_1137[25]),
        .R(1'b0));
  FDRE \tmp_26_reg_1137_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(grp_fu_498_p2[57]),
        .Q(tmp_26_reg_1137[26]),
        .R(1'b0));
  FDRE \tmp_26_reg_1137_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(grp_fu_498_p2[58]),
        .Q(tmp_26_reg_1137[27]),
        .R(1'b0));
  FDRE \tmp_26_reg_1137_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(grp_fu_498_p2[59]),
        .Q(tmp_26_reg_1137[28]),
        .R(1'b0));
  FDRE \tmp_26_reg_1137_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(grp_fu_498_p2[60]),
        .Q(tmp_26_reg_1137[29]),
        .R(1'b0));
  FDRE \tmp_26_reg_1137_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(grp_fu_498_p2[33]),
        .Q(tmp_26_reg_1137[2]),
        .R(1'b0));
  FDRE \tmp_26_reg_1137_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(grp_fu_498_p2[61]),
        .Q(tmp_26_reg_1137[30]),
        .R(1'b0));
  FDRE \tmp_26_reg_1137_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(grp_fu_498_p2[62]),
        .Q(tmp_26_reg_1137[31]),
        .R(1'b0));
  FDRE \tmp_26_reg_1137_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(grp_fu_498_p2[34]),
        .Q(tmp_26_reg_1137[3]),
        .R(1'b0));
  FDRE \tmp_26_reg_1137_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(grp_fu_498_p2[35]),
        .Q(tmp_26_reg_1137[4]),
        .R(1'b0));
  FDRE \tmp_26_reg_1137_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(grp_fu_498_p2[36]),
        .Q(tmp_26_reg_1137[5]),
        .R(1'b0));
  FDRE \tmp_26_reg_1137_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(grp_fu_498_p2[37]),
        .Q(tmp_26_reg_1137[6]),
        .R(1'b0));
  FDRE \tmp_26_reg_1137_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(grp_fu_498_p2[38]),
        .Q(tmp_26_reg_1137[7]),
        .R(1'b0));
  FDRE \tmp_26_reg_1137_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(grp_fu_498_p2[39]),
        .Q(tmp_26_reg_1137[8]),
        .R(1'b0));
  FDRE \tmp_26_reg_1137_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(grp_fu_498_p2[40]),
        .Q(tmp_26_reg_1137[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_27_reg_1159[0]_i_1 
       (.I0(tmp_26_reg_1137[0]),
        .O(tmp_27_fu_588_p2[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_27_reg_1159[31]_i_1 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(\tmp_5_4_reg_1107_reg_n_0_[0] ),
        .O(tmp_27_reg_11590));
  FDRE \tmp_27_reg_1159_reg[0] 
       (.C(ap_clk),
        .CE(tmp_27_reg_11590),
        .D(tmp_27_fu_588_p2[0]),
        .Q(tmp_27_reg_1159[0]),
        .R(1'b0));
  FDRE \tmp_27_reg_1159_reg[10] 
       (.C(ap_clk),
        .CE(tmp_27_reg_11590),
        .D(tmp_27_fu_588_p2[10]),
        .Q(tmp_27_reg_1159[10]),
        .R(1'b0));
  FDRE \tmp_27_reg_1159_reg[11] 
       (.C(ap_clk),
        .CE(tmp_27_reg_11590),
        .D(tmp_27_fu_588_p2[11]),
        .Q(tmp_27_reg_1159[11]),
        .R(1'b0));
  FDRE \tmp_27_reg_1159_reg[12] 
       (.C(ap_clk),
        .CE(tmp_27_reg_11590),
        .D(tmp_27_fu_588_p2[12]),
        .Q(tmp_27_reg_1159[12]),
        .R(1'b0));
  CARRY4 \tmp_27_reg_1159_reg[12]_i_1 
       (.CI(\tmp_27_reg_1159_reg[8]_i_1_n_0 ),
        .CO({\tmp_27_reg_1159_reg[12]_i_1_n_0 ,\tmp_27_reg_1159_reg[12]_i_1_n_1 ,\tmp_27_reg_1159_reg[12]_i_1_n_2 ,\tmp_27_reg_1159_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_27_fu_588_p2[12:9]),
        .S(tmp_26_reg_1137[12:9]));
  FDRE \tmp_27_reg_1159_reg[13] 
       (.C(ap_clk),
        .CE(tmp_27_reg_11590),
        .D(tmp_27_fu_588_p2[13]),
        .Q(tmp_27_reg_1159[13]),
        .R(1'b0));
  FDRE \tmp_27_reg_1159_reg[14] 
       (.C(ap_clk),
        .CE(tmp_27_reg_11590),
        .D(tmp_27_fu_588_p2[14]),
        .Q(tmp_27_reg_1159[14]),
        .R(1'b0));
  FDRE \tmp_27_reg_1159_reg[15] 
       (.C(ap_clk),
        .CE(tmp_27_reg_11590),
        .D(tmp_27_fu_588_p2[15]),
        .Q(tmp_27_reg_1159[15]),
        .R(1'b0));
  FDRE \tmp_27_reg_1159_reg[16] 
       (.C(ap_clk),
        .CE(tmp_27_reg_11590),
        .D(tmp_27_fu_588_p2[16]),
        .Q(tmp_27_reg_1159[16]),
        .R(1'b0));
  CARRY4 \tmp_27_reg_1159_reg[16]_i_1 
       (.CI(\tmp_27_reg_1159_reg[12]_i_1_n_0 ),
        .CO({\tmp_27_reg_1159_reg[16]_i_1_n_0 ,\tmp_27_reg_1159_reg[16]_i_1_n_1 ,\tmp_27_reg_1159_reg[16]_i_1_n_2 ,\tmp_27_reg_1159_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_27_fu_588_p2[16:13]),
        .S(tmp_26_reg_1137[16:13]));
  FDRE \tmp_27_reg_1159_reg[17] 
       (.C(ap_clk),
        .CE(tmp_27_reg_11590),
        .D(tmp_27_fu_588_p2[17]),
        .Q(tmp_27_reg_1159[17]),
        .R(1'b0));
  FDRE \tmp_27_reg_1159_reg[18] 
       (.C(ap_clk),
        .CE(tmp_27_reg_11590),
        .D(tmp_27_fu_588_p2[18]),
        .Q(tmp_27_reg_1159[18]),
        .R(1'b0));
  FDRE \tmp_27_reg_1159_reg[19] 
       (.C(ap_clk),
        .CE(tmp_27_reg_11590),
        .D(tmp_27_fu_588_p2[19]),
        .Q(tmp_27_reg_1159[19]),
        .R(1'b0));
  FDRE \tmp_27_reg_1159_reg[1] 
       (.C(ap_clk),
        .CE(tmp_27_reg_11590),
        .D(tmp_27_fu_588_p2[1]),
        .Q(tmp_27_reg_1159[1]),
        .R(1'b0));
  FDRE \tmp_27_reg_1159_reg[20] 
       (.C(ap_clk),
        .CE(tmp_27_reg_11590),
        .D(tmp_27_fu_588_p2[20]),
        .Q(tmp_27_reg_1159[20]),
        .R(1'b0));
  CARRY4 \tmp_27_reg_1159_reg[20]_i_1 
       (.CI(\tmp_27_reg_1159_reg[16]_i_1_n_0 ),
        .CO({\tmp_27_reg_1159_reg[20]_i_1_n_0 ,\tmp_27_reg_1159_reg[20]_i_1_n_1 ,\tmp_27_reg_1159_reg[20]_i_1_n_2 ,\tmp_27_reg_1159_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_27_fu_588_p2[20:17]),
        .S(tmp_26_reg_1137[20:17]));
  FDRE \tmp_27_reg_1159_reg[21] 
       (.C(ap_clk),
        .CE(tmp_27_reg_11590),
        .D(tmp_27_fu_588_p2[21]),
        .Q(tmp_27_reg_1159[21]),
        .R(1'b0));
  FDRE \tmp_27_reg_1159_reg[22] 
       (.C(ap_clk),
        .CE(tmp_27_reg_11590),
        .D(tmp_27_fu_588_p2[22]),
        .Q(tmp_27_reg_1159[22]),
        .R(1'b0));
  FDRE \tmp_27_reg_1159_reg[23] 
       (.C(ap_clk),
        .CE(tmp_27_reg_11590),
        .D(tmp_27_fu_588_p2[23]),
        .Q(tmp_27_reg_1159[23]),
        .R(1'b0));
  FDRE \tmp_27_reg_1159_reg[24] 
       (.C(ap_clk),
        .CE(tmp_27_reg_11590),
        .D(tmp_27_fu_588_p2[24]),
        .Q(tmp_27_reg_1159[24]),
        .R(1'b0));
  CARRY4 \tmp_27_reg_1159_reg[24]_i_1 
       (.CI(\tmp_27_reg_1159_reg[20]_i_1_n_0 ),
        .CO({\tmp_27_reg_1159_reg[24]_i_1_n_0 ,\tmp_27_reg_1159_reg[24]_i_1_n_1 ,\tmp_27_reg_1159_reg[24]_i_1_n_2 ,\tmp_27_reg_1159_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_27_fu_588_p2[24:21]),
        .S(tmp_26_reg_1137[24:21]));
  FDRE \tmp_27_reg_1159_reg[25] 
       (.C(ap_clk),
        .CE(tmp_27_reg_11590),
        .D(tmp_27_fu_588_p2[25]),
        .Q(tmp_27_reg_1159[25]),
        .R(1'b0));
  FDRE \tmp_27_reg_1159_reg[26] 
       (.C(ap_clk),
        .CE(tmp_27_reg_11590),
        .D(tmp_27_fu_588_p2[26]),
        .Q(tmp_27_reg_1159[26]),
        .R(1'b0));
  FDRE \tmp_27_reg_1159_reg[27] 
       (.C(ap_clk),
        .CE(tmp_27_reg_11590),
        .D(tmp_27_fu_588_p2[27]),
        .Q(tmp_27_reg_1159[27]),
        .R(1'b0));
  FDRE \tmp_27_reg_1159_reg[28] 
       (.C(ap_clk),
        .CE(tmp_27_reg_11590),
        .D(tmp_27_fu_588_p2[28]),
        .Q(tmp_27_reg_1159[28]),
        .R(1'b0));
  CARRY4 \tmp_27_reg_1159_reg[28]_i_1 
       (.CI(\tmp_27_reg_1159_reg[24]_i_1_n_0 ),
        .CO({\tmp_27_reg_1159_reg[28]_i_1_n_0 ,\tmp_27_reg_1159_reg[28]_i_1_n_1 ,\tmp_27_reg_1159_reg[28]_i_1_n_2 ,\tmp_27_reg_1159_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_27_fu_588_p2[28:25]),
        .S(tmp_26_reg_1137[28:25]));
  FDRE \tmp_27_reg_1159_reg[29] 
       (.C(ap_clk),
        .CE(tmp_27_reg_11590),
        .D(tmp_27_fu_588_p2[29]),
        .Q(tmp_27_reg_1159[29]),
        .R(1'b0));
  FDRE \tmp_27_reg_1159_reg[2] 
       (.C(ap_clk),
        .CE(tmp_27_reg_11590),
        .D(tmp_27_fu_588_p2[2]),
        .Q(tmp_27_reg_1159[2]),
        .R(1'b0));
  FDRE \tmp_27_reg_1159_reg[30] 
       (.C(ap_clk),
        .CE(tmp_27_reg_11590),
        .D(tmp_27_fu_588_p2[30]),
        .Q(tmp_27_reg_1159[30]),
        .R(1'b0));
  FDRE \tmp_27_reg_1159_reg[31] 
       (.C(ap_clk),
        .CE(tmp_27_reg_11590),
        .D(tmp_27_fu_588_p2[31]),
        .Q(tmp_27_reg_1159[31]),
        .R(1'b0));
  CARRY4 \tmp_27_reg_1159_reg[31]_i_2 
       (.CI(\tmp_27_reg_1159_reg[28]_i_1_n_0 ),
        .CO({\NLW_tmp_27_reg_1159_reg[31]_i_2_CO_UNCONNECTED [3:2],\tmp_27_reg_1159_reg[31]_i_2_n_2 ,\tmp_27_reg_1159_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_27_reg_1159_reg[31]_i_2_O_UNCONNECTED [3],tmp_27_fu_588_p2[31:29]}),
        .S({1'b0,tmp_26_reg_1137[31:29]}));
  FDRE \tmp_27_reg_1159_reg[3] 
       (.C(ap_clk),
        .CE(tmp_27_reg_11590),
        .D(tmp_27_fu_588_p2[3]),
        .Q(tmp_27_reg_1159[3]),
        .R(1'b0));
  FDRE \tmp_27_reg_1159_reg[4] 
       (.C(ap_clk),
        .CE(tmp_27_reg_11590),
        .D(tmp_27_fu_588_p2[4]),
        .Q(tmp_27_reg_1159[4]),
        .R(1'b0));
  CARRY4 \tmp_27_reg_1159_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\tmp_27_reg_1159_reg[4]_i_1_n_0 ,\tmp_27_reg_1159_reg[4]_i_1_n_1 ,\tmp_27_reg_1159_reg[4]_i_1_n_2 ,\tmp_27_reg_1159_reg[4]_i_1_n_3 }),
        .CYINIT(tmp_26_reg_1137[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_27_fu_588_p2[4:1]),
        .S(tmp_26_reg_1137[4:1]));
  FDRE \tmp_27_reg_1159_reg[5] 
       (.C(ap_clk),
        .CE(tmp_27_reg_11590),
        .D(tmp_27_fu_588_p2[5]),
        .Q(tmp_27_reg_1159[5]),
        .R(1'b0));
  FDRE \tmp_27_reg_1159_reg[6] 
       (.C(ap_clk),
        .CE(tmp_27_reg_11590),
        .D(tmp_27_fu_588_p2[6]),
        .Q(tmp_27_reg_1159[6]),
        .R(1'b0));
  FDRE \tmp_27_reg_1159_reg[7] 
       (.C(ap_clk),
        .CE(tmp_27_reg_11590),
        .D(tmp_27_fu_588_p2[7]),
        .Q(tmp_27_reg_1159[7]),
        .R(1'b0));
  FDRE \tmp_27_reg_1159_reg[8] 
       (.C(ap_clk),
        .CE(tmp_27_reg_11590),
        .D(tmp_27_fu_588_p2[8]),
        .Q(tmp_27_reg_1159[8]),
        .R(1'b0));
  CARRY4 \tmp_27_reg_1159_reg[8]_i_1 
       (.CI(\tmp_27_reg_1159_reg[4]_i_1_n_0 ),
        .CO({\tmp_27_reg_1159_reg[8]_i_1_n_0 ,\tmp_27_reg_1159_reg[8]_i_1_n_1 ,\tmp_27_reg_1159_reg[8]_i_1_n_2 ,\tmp_27_reg_1159_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_27_fu_588_p2[8:5]),
        .S(tmp_26_reg_1137[8:5]));
  FDRE \tmp_27_reg_1159_reg[9] 
       (.C(ap_clk),
        .CE(tmp_27_reg_11590),
        .D(tmp_27_fu_588_p2[9]),
        .Q(tmp_27_reg_1159[9]),
        .R(1'b0));
  FDRE \tmp_30_reg_1169_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(grp_fu_554_p2[31]),
        .Q(tmp_30_reg_1169[0]),
        .R(1'b0));
  FDRE \tmp_30_reg_1169_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(grp_fu_554_p2[41]),
        .Q(tmp_30_reg_1169[10]),
        .R(1'b0));
  FDRE \tmp_30_reg_1169_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(grp_fu_554_p2[42]),
        .Q(tmp_30_reg_1169[11]),
        .R(1'b0));
  FDRE \tmp_30_reg_1169_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(grp_fu_554_p2[43]),
        .Q(tmp_30_reg_1169[12]),
        .R(1'b0));
  FDRE \tmp_30_reg_1169_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(grp_fu_554_p2[44]),
        .Q(tmp_30_reg_1169[13]),
        .R(1'b0));
  FDRE \tmp_30_reg_1169_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(grp_fu_554_p2[45]),
        .Q(tmp_30_reg_1169[14]),
        .R(1'b0));
  FDRE \tmp_30_reg_1169_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(grp_fu_554_p2[46]),
        .Q(tmp_30_reg_1169[15]),
        .R(1'b0));
  FDRE \tmp_30_reg_1169_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(grp_fu_554_p2[47]),
        .Q(tmp_30_reg_1169[16]),
        .R(1'b0));
  FDRE \tmp_30_reg_1169_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(grp_fu_554_p2[48]),
        .Q(tmp_30_reg_1169[17]),
        .R(1'b0));
  FDRE \tmp_30_reg_1169_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(grp_fu_554_p2[49]),
        .Q(tmp_30_reg_1169[18]),
        .R(1'b0));
  FDRE \tmp_30_reg_1169_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(grp_fu_554_p2[50]),
        .Q(tmp_30_reg_1169[19]),
        .R(1'b0));
  FDRE \tmp_30_reg_1169_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(grp_fu_554_p2[32]),
        .Q(tmp_30_reg_1169[1]),
        .R(1'b0));
  FDRE \tmp_30_reg_1169_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(grp_fu_554_p2[51]),
        .Q(tmp_30_reg_1169[20]),
        .R(1'b0));
  FDRE \tmp_30_reg_1169_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(grp_fu_554_p2[52]),
        .Q(tmp_30_reg_1169[21]),
        .R(1'b0));
  FDRE \tmp_30_reg_1169_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(grp_fu_554_p2[53]),
        .Q(tmp_30_reg_1169[22]),
        .R(1'b0));
  FDRE \tmp_30_reg_1169_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(grp_fu_554_p2[54]),
        .Q(tmp_30_reg_1169[23]),
        .R(1'b0));
  FDRE \tmp_30_reg_1169_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(grp_fu_554_p2[55]),
        .Q(tmp_30_reg_1169[24]),
        .R(1'b0));
  FDRE \tmp_30_reg_1169_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(grp_fu_554_p2[56]),
        .Q(tmp_30_reg_1169[25]),
        .R(1'b0));
  FDRE \tmp_30_reg_1169_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(grp_fu_554_p2[57]),
        .Q(tmp_30_reg_1169[26]),
        .R(1'b0));
  FDRE \tmp_30_reg_1169_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(grp_fu_554_p2[58]),
        .Q(tmp_30_reg_1169[27]),
        .R(1'b0));
  FDRE \tmp_30_reg_1169_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(grp_fu_554_p2[59]),
        .Q(tmp_30_reg_1169[28]),
        .R(1'b0));
  FDRE \tmp_30_reg_1169_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(grp_fu_554_p2[60]),
        .Q(tmp_30_reg_1169[29]),
        .R(1'b0));
  FDRE \tmp_30_reg_1169_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(grp_fu_554_p2[33]),
        .Q(tmp_30_reg_1169[2]),
        .R(1'b0));
  FDRE \tmp_30_reg_1169_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(grp_fu_554_p2[61]),
        .Q(tmp_30_reg_1169[30]),
        .R(1'b0));
  FDRE \tmp_30_reg_1169_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(grp_fu_554_p2[62]),
        .Q(tmp_30_reg_1169[31]),
        .R(1'b0));
  FDRE \tmp_30_reg_1169_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(grp_fu_554_p2[34]),
        .Q(tmp_30_reg_1169[3]),
        .R(1'b0));
  FDRE \tmp_30_reg_1169_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(grp_fu_554_p2[35]),
        .Q(tmp_30_reg_1169[4]),
        .R(1'b0));
  FDRE \tmp_30_reg_1169_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(grp_fu_554_p2[36]),
        .Q(tmp_30_reg_1169[5]),
        .R(1'b0));
  FDRE \tmp_30_reg_1169_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(grp_fu_554_p2[37]),
        .Q(tmp_30_reg_1169[6]),
        .R(1'b0));
  FDRE \tmp_30_reg_1169_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(grp_fu_554_p2[38]),
        .Q(tmp_30_reg_1169[7]),
        .R(1'b0));
  FDRE \tmp_30_reg_1169_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(grp_fu_554_p2[39]),
        .Q(tmp_30_reg_1169[8]),
        .R(1'b0));
  FDRE \tmp_30_reg_1169_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(grp_fu_554_p2[40]),
        .Q(tmp_30_reg_1169[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_31_reg_1181[0]_i_1 
       (.I0(tmp_30_reg_1169[0]),
        .O(tmp_31_fu_627_p2[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_31_reg_1181[31]_i_1 
       (.I0(ap_CS_fsm_pp0_stage4),
        .I1(\tmp_5_5_reg_1149_reg_n_0_[0] ),
        .O(tmp_31_reg_11810));
  FDRE \tmp_31_reg_1181_reg[0] 
       (.C(ap_clk),
        .CE(tmp_31_reg_11810),
        .D(tmp_31_fu_627_p2[0]),
        .Q(tmp_31_reg_1181[0]),
        .R(1'b0));
  FDRE \tmp_31_reg_1181_reg[10] 
       (.C(ap_clk),
        .CE(tmp_31_reg_11810),
        .D(tmp_31_fu_627_p2[10]),
        .Q(tmp_31_reg_1181[10]),
        .R(1'b0));
  FDRE \tmp_31_reg_1181_reg[11] 
       (.C(ap_clk),
        .CE(tmp_31_reg_11810),
        .D(tmp_31_fu_627_p2[11]),
        .Q(tmp_31_reg_1181[11]),
        .R(1'b0));
  FDRE \tmp_31_reg_1181_reg[12] 
       (.C(ap_clk),
        .CE(tmp_31_reg_11810),
        .D(tmp_31_fu_627_p2[12]),
        .Q(tmp_31_reg_1181[12]),
        .R(1'b0));
  CARRY4 \tmp_31_reg_1181_reg[12]_i_1 
       (.CI(\tmp_31_reg_1181_reg[8]_i_1_n_0 ),
        .CO({\tmp_31_reg_1181_reg[12]_i_1_n_0 ,\tmp_31_reg_1181_reg[12]_i_1_n_1 ,\tmp_31_reg_1181_reg[12]_i_1_n_2 ,\tmp_31_reg_1181_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_31_fu_627_p2[12:9]),
        .S(tmp_30_reg_1169[12:9]));
  FDRE \tmp_31_reg_1181_reg[13] 
       (.C(ap_clk),
        .CE(tmp_31_reg_11810),
        .D(tmp_31_fu_627_p2[13]),
        .Q(tmp_31_reg_1181[13]),
        .R(1'b0));
  FDRE \tmp_31_reg_1181_reg[14] 
       (.C(ap_clk),
        .CE(tmp_31_reg_11810),
        .D(tmp_31_fu_627_p2[14]),
        .Q(tmp_31_reg_1181[14]),
        .R(1'b0));
  FDRE \tmp_31_reg_1181_reg[15] 
       (.C(ap_clk),
        .CE(tmp_31_reg_11810),
        .D(tmp_31_fu_627_p2[15]),
        .Q(tmp_31_reg_1181[15]),
        .R(1'b0));
  FDRE \tmp_31_reg_1181_reg[16] 
       (.C(ap_clk),
        .CE(tmp_31_reg_11810),
        .D(tmp_31_fu_627_p2[16]),
        .Q(tmp_31_reg_1181[16]),
        .R(1'b0));
  CARRY4 \tmp_31_reg_1181_reg[16]_i_1 
       (.CI(\tmp_31_reg_1181_reg[12]_i_1_n_0 ),
        .CO({\tmp_31_reg_1181_reg[16]_i_1_n_0 ,\tmp_31_reg_1181_reg[16]_i_1_n_1 ,\tmp_31_reg_1181_reg[16]_i_1_n_2 ,\tmp_31_reg_1181_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_31_fu_627_p2[16:13]),
        .S(tmp_30_reg_1169[16:13]));
  FDRE \tmp_31_reg_1181_reg[17] 
       (.C(ap_clk),
        .CE(tmp_31_reg_11810),
        .D(tmp_31_fu_627_p2[17]),
        .Q(tmp_31_reg_1181[17]),
        .R(1'b0));
  FDRE \tmp_31_reg_1181_reg[18] 
       (.C(ap_clk),
        .CE(tmp_31_reg_11810),
        .D(tmp_31_fu_627_p2[18]),
        .Q(tmp_31_reg_1181[18]),
        .R(1'b0));
  FDRE \tmp_31_reg_1181_reg[19] 
       (.C(ap_clk),
        .CE(tmp_31_reg_11810),
        .D(tmp_31_fu_627_p2[19]),
        .Q(tmp_31_reg_1181[19]),
        .R(1'b0));
  FDRE \tmp_31_reg_1181_reg[1] 
       (.C(ap_clk),
        .CE(tmp_31_reg_11810),
        .D(tmp_31_fu_627_p2[1]),
        .Q(tmp_31_reg_1181[1]),
        .R(1'b0));
  FDRE \tmp_31_reg_1181_reg[20] 
       (.C(ap_clk),
        .CE(tmp_31_reg_11810),
        .D(tmp_31_fu_627_p2[20]),
        .Q(tmp_31_reg_1181[20]),
        .R(1'b0));
  CARRY4 \tmp_31_reg_1181_reg[20]_i_1 
       (.CI(\tmp_31_reg_1181_reg[16]_i_1_n_0 ),
        .CO({\tmp_31_reg_1181_reg[20]_i_1_n_0 ,\tmp_31_reg_1181_reg[20]_i_1_n_1 ,\tmp_31_reg_1181_reg[20]_i_1_n_2 ,\tmp_31_reg_1181_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_31_fu_627_p2[20:17]),
        .S(tmp_30_reg_1169[20:17]));
  FDRE \tmp_31_reg_1181_reg[21] 
       (.C(ap_clk),
        .CE(tmp_31_reg_11810),
        .D(tmp_31_fu_627_p2[21]),
        .Q(tmp_31_reg_1181[21]),
        .R(1'b0));
  FDRE \tmp_31_reg_1181_reg[22] 
       (.C(ap_clk),
        .CE(tmp_31_reg_11810),
        .D(tmp_31_fu_627_p2[22]),
        .Q(tmp_31_reg_1181[22]),
        .R(1'b0));
  FDRE \tmp_31_reg_1181_reg[23] 
       (.C(ap_clk),
        .CE(tmp_31_reg_11810),
        .D(tmp_31_fu_627_p2[23]),
        .Q(tmp_31_reg_1181[23]),
        .R(1'b0));
  FDRE \tmp_31_reg_1181_reg[24] 
       (.C(ap_clk),
        .CE(tmp_31_reg_11810),
        .D(tmp_31_fu_627_p2[24]),
        .Q(tmp_31_reg_1181[24]),
        .R(1'b0));
  CARRY4 \tmp_31_reg_1181_reg[24]_i_1 
       (.CI(\tmp_31_reg_1181_reg[20]_i_1_n_0 ),
        .CO({\tmp_31_reg_1181_reg[24]_i_1_n_0 ,\tmp_31_reg_1181_reg[24]_i_1_n_1 ,\tmp_31_reg_1181_reg[24]_i_1_n_2 ,\tmp_31_reg_1181_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_31_fu_627_p2[24:21]),
        .S(tmp_30_reg_1169[24:21]));
  FDRE \tmp_31_reg_1181_reg[25] 
       (.C(ap_clk),
        .CE(tmp_31_reg_11810),
        .D(tmp_31_fu_627_p2[25]),
        .Q(tmp_31_reg_1181[25]),
        .R(1'b0));
  FDRE \tmp_31_reg_1181_reg[26] 
       (.C(ap_clk),
        .CE(tmp_31_reg_11810),
        .D(tmp_31_fu_627_p2[26]),
        .Q(tmp_31_reg_1181[26]),
        .R(1'b0));
  FDRE \tmp_31_reg_1181_reg[27] 
       (.C(ap_clk),
        .CE(tmp_31_reg_11810),
        .D(tmp_31_fu_627_p2[27]),
        .Q(tmp_31_reg_1181[27]),
        .R(1'b0));
  FDRE \tmp_31_reg_1181_reg[28] 
       (.C(ap_clk),
        .CE(tmp_31_reg_11810),
        .D(tmp_31_fu_627_p2[28]),
        .Q(tmp_31_reg_1181[28]),
        .R(1'b0));
  CARRY4 \tmp_31_reg_1181_reg[28]_i_1 
       (.CI(\tmp_31_reg_1181_reg[24]_i_1_n_0 ),
        .CO({\tmp_31_reg_1181_reg[28]_i_1_n_0 ,\tmp_31_reg_1181_reg[28]_i_1_n_1 ,\tmp_31_reg_1181_reg[28]_i_1_n_2 ,\tmp_31_reg_1181_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_31_fu_627_p2[28:25]),
        .S(tmp_30_reg_1169[28:25]));
  FDRE \tmp_31_reg_1181_reg[29] 
       (.C(ap_clk),
        .CE(tmp_31_reg_11810),
        .D(tmp_31_fu_627_p2[29]),
        .Q(tmp_31_reg_1181[29]),
        .R(1'b0));
  FDRE \tmp_31_reg_1181_reg[2] 
       (.C(ap_clk),
        .CE(tmp_31_reg_11810),
        .D(tmp_31_fu_627_p2[2]),
        .Q(tmp_31_reg_1181[2]),
        .R(1'b0));
  FDRE \tmp_31_reg_1181_reg[30] 
       (.C(ap_clk),
        .CE(tmp_31_reg_11810),
        .D(tmp_31_fu_627_p2[30]),
        .Q(tmp_31_reg_1181[30]),
        .R(1'b0));
  FDRE \tmp_31_reg_1181_reg[31] 
       (.C(ap_clk),
        .CE(tmp_31_reg_11810),
        .D(tmp_31_fu_627_p2[31]),
        .Q(tmp_31_reg_1181[31]),
        .R(1'b0));
  CARRY4 \tmp_31_reg_1181_reg[31]_i_2 
       (.CI(\tmp_31_reg_1181_reg[28]_i_1_n_0 ),
        .CO({\NLW_tmp_31_reg_1181_reg[31]_i_2_CO_UNCONNECTED [3:2],\tmp_31_reg_1181_reg[31]_i_2_n_2 ,\tmp_31_reg_1181_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_31_reg_1181_reg[31]_i_2_O_UNCONNECTED [3],tmp_31_fu_627_p2[31:29]}),
        .S({1'b0,tmp_30_reg_1169[31:29]}));
  FDRE \tmp_31_reg_1181_reg[3] 
       (.C(ap_clk),
        .CE(tmp_31_reg_11810),
        .D(tmp_31_fu_627_p2[3]),
        .Q(tmp_31_reg_1181[3]),
        .R(1'b0));
  FDRE \tmp_31_reg_1181_reg[4] 
       (.C(ap_clk),
        .CE(tmp_31_reg_11810),
        .D(tmp_31_fu_627_p2[4]),
        .Q(tmp_31_reg_1181[4]),
        .R(1'b0));
  CARRY4 \tmp_31_reg_1181_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\tmp_31_reg_1181_reg[4]_i_1_n_0 ,\tmp_31_reg_1181_reg[4]_i_1_n_1 ,\tmp_31_reg_1181_reg[4]_i_1_n_2 ,\tmp_31_reg_1181_reg[4]_i_1_n_3 }),
        .CYINIT(tmp_30_reg_1169[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_31_fu_627_p2[4:1]),
        .S(tmp_30_reg_1169[4:1]));
  FDRE \tmp_31_reg_1181_reg[5] 
       (.C(ap_clk),
        .CE(tmp_31_reg_11810),
        .D(tmp_31_fu_627_p2[5]),
        .Q(tmp_31_reg_1181[5]),
        .R(1'b0));
  FDRE \tmp_31_reg_1181_reg[6] 
       (.C(ap_clk),
        .CE(tmp_31_reg_11810),
        .D(tmp_31_fu_627_p2[6]),
        .Q(tmp_31_reg_1181[6]),
        .R(1'b0));
  FDRE \tmp_31_reg_1181_reg[7] 
       (.C(ap_clk),
        .CE(tmp_31_reg_11810),
        .D(tmp_31_fu_627_p2[7]),
        .Q(tmp_31_reg_1181[7]),
        .R(1'b0));
  FDRE \tmp_31_reg_1181_reg[8] 
       (.C(ap_clk),
        .CE(tmp_31_reg_11810),
        .D(tmp_31_fu_627_p2[8]),
        .Q(tmp_31_reg_1181[8]),
        .R(1'b0));
  CARRY4 \tmp_31_reg_1181_reg[8]_i_1 
       (.CI(\tmp_31_reg_1181_reg[4]_i_1_n_0 ),
        .CO({\tmp_31_reg_1181_reg[8]_i_1_n_0 ,\tmp_31_reg_1181_reg[8]_i_1_n_1 ,\tmp_31_reg_1181_reg[8]_i_1_n_2 ,\tmp_31_reg_1181_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_31_fu_627_p2[8:5]),
        .S(tmp_30_reg_1169[8:5]));
  FDRE \tmp_31_reg_1181_reg[9] 
       (.C(ap_clk),
        .CE(tmp_31_reg_11810),
        .D(tmp_31_fu_627_p2[9]),
        .Q(tmp_31_reg_1181[9]),
        .R(1'b0));
  FDRE \tmp_35_reg_926_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg [0]),
        .Q(tmp_35_reg_926[0]),
        .R(1'b0));
  FDRE \tmp_35_reg_926_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg [10]),
        .Q(tmp_35_reg_926[10]),
        .R(1'b0));
  FDRE \tmp_35_reg_926_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg [11]),
        .Q(tmp_35_reg_926[11]),
        .R(1'b0));
  FDRE \tmp_35_reg_926_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg [12]),
        .Q(tmp_35_reg_926[12]),
        .R(1'b0));
  FDRE \tmp_35_reg_926_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg [13]),
        .Q(tmp_35_reg_926[13]),
        .R(1'b0));
  FDRE \tmp_35_reg_926_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg [14]),
        .Q(tmp_35_reg_926[14]),
        .R(1'b0));
  FDRE \tmp_35_reg_926_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg [15]),
        .Q(tmp_35_reg_926[15]),
        .R(1'b0));
  FDRE \tmp_35_reg_926_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg [16]),
        .Q(tmp_35_reg_926[16]),
        .R(1'b0));
  FDRE \tmp_35_reg_926_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg [17]),
        .Q(tmp_35_reg_926[17]),
        .R(1'b0));
  FDRE \tmp_35_reg_926_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg [18]),
        .Q(tmp_35_reg_926[18]),
        .R(1'b0));
  FDRE \tmp_35_reg_926_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg [19]),
        .Q(tmp_35_reg_926[19]),
        .R(1'b0));
  FDRE \tmp_35_reg_926_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg [1]),
        .Q(tmp_35_reg_926[1]),
        .R(1'b0));
  FDRE \tmp_35_reg_926_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg [20]),
        .Q(tmp_35_reg_926[20]),
        .R(1'b0));
  FDRE \tmp_35_reg_926_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg [21]),
        .Q(tmp_35_reg_926[21]),
        .R(1'b0));
  FDRE \tmp_35_reg_926_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg [22]),
        .Q(tmp_35_reg_926[22]),
        .R(1'b0));
  FDRE \tmp_35_reg_926_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg [23]),
        .Q(tmp_35_reg_926[23]),
        .R(1'b0));
  FDRE \tmp_35_reg_926_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg [24]),
        .Q(tmp_35_reg_926[24]),
        .R(1'b0));
  FDRE \tmp_35_reg_926_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg [25]),
        .Q(tmp_35_reg_926[25]),
        .R(1'b0));
  FDRE \tmp_35_reg_926_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg [26]),
        .Q(tmp_35_reg_926[26]),
        .R(1'b0));
  FDRE \tmp_35_reg_926_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg [27]),
        .Q(tmp_35_reg_926[27]),
        .R(1'b0));
  FDRE \tmp_35_reg_926_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg [28]),
        .Q(tmp_35_reg_926[28]),
        .R(1'b0));
  FDRE \tmp_35_reg_926_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg [29]),
        .Q(tmp_35_reg_926[29]),
        .R(1'b0));
  FDRE \tmp_35_reg_926_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg [2]),
        .Q(tmp_35_reg_926[2]),
        .R(1'b0));
  FDRE \tmp_35_reg_926_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg [30]),
        .Q(tmp_35_reg_926[30]),
        .R(1'b0));
  FDRE \tmp_35_reg_926_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg [3]),
        .Q(tmp_35_reg_926[3]),
        .R(1'b0));
  FDRE \tmp_35_reg_926_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg [4]),
        .Q(tmp_35_reg_926[4]),
        .R(1'b0));
  FDRE \tmp_35_reg_926_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg [5]),
        .Q(tmp_35_reg_926[5]),
        .R(1'b0));
  FDRE \tmp_35_reg_926_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg [6]),
        .Q(tmp_35_reg_926[6]),
        .R(1'b0));
  FDRE \tmp_35_reg_926_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg [7]),
        .Q(tmp_35_reg_926[7]),
        .R(1'b0));
  FDRE \tmp_35_reg_926_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg [8]),
        .Q(tmp_35_reg_926[8]),
        .R(1'b0));
  FDRE \tmp_35_reg_926_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg [9]),
        .Q(tmp_35_reg_926[9]),
        .R(1'b0));
  FDRE \tmp_37_reg_956_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0 [0]),
        .Q(tmp_37_reg_956[0]),
        .R(1'b0));
  FDRE \tmp_37_reg_956_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0 [10]),
        .Q(tmp_37_reg_956[10]),
        .R(1'b0));
  FDRE \tmp_37_reg_956_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0 [11]),
        .Q(tmp_37_reg_956[11]),
        .R(1'b0));
  FDRE \tmp_37_reg_956_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0 [12]),
        .Q(tmp_37_reg_956[12]),
        .R(1'b0));
  FDRE \tmp_37_reg_956_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0 [13]),
        .Q(tmp_37_reg_956[13]),
        .R(1'b0));
  FDRE \tmp_37_reg_956_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0 [14]),
        .Q(tmp_37_reg_956[14]),
        .R(1'b0));
  FDRE \tmp_37_reg_956_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0 [15]),
        .Q(tmp_37_reg_956[15]),
        .R(1'b0));
  FDRE \tmp_37_reg_956_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0 [16]),
        .Q(tmp_37_reg_956[16]),
        .R(1'b0));
  FDRE \tmp_37_reg_956_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0 [17]),
        .Q(tmp_37_reg_956[17]),
        .R(1'b0));
  FDRE \tmp_37_reg_956_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0 [18]),
        .Q(tmp_37_reg_956[18]),
        .R(1'b0));
  FDRE \tmp_37_reg_956_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0 [19]),
        .Q(tmp_37_reg_956[19]),
        .R(1'b0));
  FDRE \tmp_37_reg_956_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0 [1]),
        .Q(tmp_37_reg_956[1]),
        .R(1'b0));
  FDRE \tmp_37_reg_956_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0 [20]),
        .Q(tmp_37_reg_956[20]),
        .R(1'b0));
  FDRE \tmp_37_reg_956_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0 [21]),
        .Q(tmp_37_reg_956[21]),
        .R(1'b0));
  FDRE \tmp_37_reg_956_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0 [22]),
        .Q(tmp_37_reg_956[22]),
        .R(1'b0));
  FDRE \tmp_37_reg_956_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0 [23]),
        .Q(tmp_37_reg_956[23]),
        .R(1'b0));
  FDRE \tmp_37_reg_956_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0 [24]),
        .Q(tmp_37_reg_956[24]),
        .R(1'b0));
  FDRE \tmp_37_reg_956_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0 [25]),
        .Q(tmp_37_reg_956[25]),
        .R(1'b0));
  FDRE \tmp_37_reg_956_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0 [26]),
        .Q(tmp_37_reg_956[26]),
        .R(1'b0));
  FDRE \tmp_37_reg_956_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0 [27]),
        .Q(tmp_37_reg_956[27]),
        .R(1'b0));
  FDRE \tmp_37_reg_956_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0 [28]),
        .Q(tmp_37_reg_956[28]),
        .R(1'b0));
  FDRE \tmp_37_reg_956_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0 [29]),
        .Q(tmp_37_reg_956[29]),
        .R(1'b0));
  FDRE \tmp_37_reg_956_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0 [2]),
        .Q(tmp_37_reg_956[2]),
        .R(1'b0));
  FDRE \tmp_37_reg_956_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0 [30]),
        .Q(tmp_37_reg_956[30]),
        .R(1'b0));
  FDRE \tmp_37_reg_956_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0 [3]),
        .Q(tmp_37_reg_956[3]),
        .R(1'b0));
  FDRE \tmp_37_reg_956_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0 [4]),
        .Q(tmp_37_reg_956[4]),
        .R(1'b0));
  FDRE \tmp_37_reg_956_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0 [5]),
        .Q(tmp_37_reg_956[5]),
        .R(1'b0));
  FDRE \tmp_37_reg_956_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0 [6]),
        .Q(tmp_37_reg_956[6]),
        .R(1'b0));
  FDRE \tmp_37_reg_956_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0 [7]),
        .Q(tmp_37_reg_956[7]),
        .R(1'b0));
  FDRE \tmp_37_reg_956_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0 [8]),
        .Q(tmp_37_reg_956[8]),
        .R(1'b0));
  FDRE \tmp_37_reg_956_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_0 [9]),
        .Q(tmp_37_reg_956[9]),
        .R(1'b0));
  FDRE \tmp_39_reg_1001_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1 [0]),
        .Q(tmp_39_reg_1001[0]),
        .R(1'b0));
  FDRE \tmp_39_reg_1001_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1 [10]),
        .Q(tmp_39_reg_1001[10]),
        .R(1'b0));
  FDRE \tmp_39_reg_1001_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1 [11]),
        .Q(tmp_39_reg_1001[11]),
        .R(1'b0));
  FDRE \tmp_39_reg_1001_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1 [12]),
        .Q(tmp_39_reg_1001[12]),
        .R(1'b0));
  FDRE \tmp_39_reg_1001_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1 [13]),
        .Q(tmp_39_reg_1001[13]),
        .R(1'b0));
  FDRE \tmp_39_reg_1001_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1 [14]),
        .Q(tmp_39_reg_1001[14]),
        .R(1'b0));
  FDRE \tmp_39_reg_1001_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1 [15]),
        .Q(tmp_39_reg_1001[15]),
        .R(1'b0));
  FDRE \tmp_39_reg_1001_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1 [16]),
        .Q(tmp_39_reg_1001[16]),
        .R(1'b0));
  FDRE \tmp_39_reg_1001_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1 [17]),
        .Q(tmp_39_reg_1001[17]),
        .R(1'b0));
  FDRE \tmp_39_reg_1001_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1 [18]),
        .Q(tmp_39_reg_1001[18]),
        .R(1'b0));
  FDRE \tmp_39_reg_1001_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1 [19]),
        .Q(tmp_39_reg_1001[19]),
        .R(1'b0));
  FDRE \tmp_39_reg_1001_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1 [1]),
        .Q(tmp_39_reg_1001[1]),
        .R(1'b0));
  FDRE \tmp_39_reg_1001_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1 [20]),
        .Q(tmp_39_reg_1001[20]),
        .R(1'b0));
  FDRE \tmp_39_reg_1001_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1 [21]),
        .Q(tmp_39_reg_1001[21]),
        .R(1'b0));
  FDRE \tmp_39_reg_1001_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1 [22]),
        .Q(tmp_39_reg_1001[22]),
        .R(1'b0));
  FDRE \tmp_39_reg_1001_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1 [23]),
        .Q(tmp_39_reg_1001[23]),
        .R(1'b0));
  FDRE \tmp_39_reg_1001_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1 [24]),
        .Q(tmp_39_reg_1001[24]),
        .R(1'b0));
  FDRE \tmp_39_reg_1001_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1 [25]),
        .Q(tmp_39_reg_1001[25]),
        .R(1'b0));
  FDRE \tmp_39_reg_1001_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1 [26]),
        .Q(tmp_39_reg_1001[26]),
        .R(1'b0));
  FDRE \tmp_39_reg_1001_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1 [27]),
        .Q(tmp_39_reg_1001[27]),
        .R(1'b0));
  FDRE \tmp_39_reg_1001_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1 [28]),
        .Q(tmp_39_reg_1001[28]),
        .R(1'b0));
  FDRE \tmp_39_reg_1001_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1 [29]),
        .Q(tmp_39_reg_1001[29]),
        .R(1'b0));
  FDRE \tmp_39_reg_1001_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1 [2]),
        .Q(tmp_39_reg_1001[2]),
        .R(1'b0));
  FDRE \tmp_39_reg_1001_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1 [30]),
        .Q(tmp_39_reg_1001[30]),
        .R(1'b0));
  FDRE \tmp_39_reg_1001_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1 [3]),
        .Q(tmp_39_reg_1001[3]),
        .R(1'b0));
  FDRE \tmp_39_reg_1001_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1 [4]),
        .Q(tmp_39_reg_1001[4]),
        .R(1'b0));
  FDRE \tmp_39_reg_1001_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1 [5]),
        .Q(tmp_39_reg_1001[5]),
        .R(1'b0));
  FDRE \tmp_39_reg_1001_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1 [6]),
        .Q(tmp_39_reg_1001[6]),
        .R(1'b0));
  FDRE \tmp_39_reg_1001_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1 [7]),
        .Q(tmp_39_reg_1001[7]),
        .R(1'b0));
  FDRE \tmp_39_reg_1001_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1 [8]),
        .Q(tmp_39_reg_1001[8]),
        .R(1'b0));
  FDRE \tmp_39_reg_1001_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_1 [9]),
        .Q(tmp_39_reg_1001[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_3_reg_843[0]_i_10 
       (.I0(\accumulator_V_reg_n_0_[24] ),
        .I1(period_V_read_reg_789[24]),
        .I2(\accumulator_V_reg_n_0_[25] ),
        .I3(period_V_read_reg_789[25]),
        .O(\tmp_3_reg_843[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_3_reg_843[0]_i_12 
       (.I0(\accumulator_V_reg_n_0_[22] ),
        .I1(period_V_read_reg_789[22]),
        .I2(period_V_read_reg_789[23]),
        .I3(\accumulator_V_reg_n_0_[23] ),
        .O(\tmp_3_reg_843[0]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_3_reg_843[0]_i_13 
       (.I0(\accumulator_V_reg_n_0_[20] ),
        .I1(period_V_read_reg_789[20]),
        .I2(period_V_read_reg_789[21]),
        .I3(\accumulator_V_reg_n_0_[21] ),
        .O(\tmp_3_reg_843[0]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_3_reg_843[0]_i_14 
       (.I0(\accumulator_V_reg_n_0_[18] ),
        .I1(period_V_read_reg_789[18]),
        .I2(period_V_read_reg_789[19]),
        .I3(\accumulator_V_reg_n_0_[19] ),
        .O(\tmp_3_reg_843[0]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_3_reg_843[0]_i_15 
       (.I0(\accumulator_V_reg_n_0_[16] ),
        .I1(period_V_read_reg_789[16]),
        .I2(period_V_read_reg_789[17]),
        .I3(\accumulator_V_reg_n_0_[17] ),
        .O(\tmp_3_reg_843[0]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_3_reg_843[0]_i_16 
       (.I0(\accumulator_V_reg_n_0_[22] ),
        .I1(period_V_read_reg_789[22]),
        .I2(\accumulator_V_reg_n_0_[23] ),
        .I3(period_V_read_reg_789[23]),
        .O(\tmp_3_reg_843[0]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_3_reg_843[0]_i_17 
       (.I0(\accumulator_V_reg_n_0_[20] ),
        .I1(period_V_read_reg_789[20]),
        .I2(\accumulator_V_reg_n_0_[21] ),
        .I3(period_V_read_reg_789[21]),
        .O(\tmp_3_reg_843[0]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_3_reg_843[0]_i_18 
       (.I0(\accumulator_V_reg_n_0_[18] ),
        .I1(period_V_read_reg_789[18]),
        .I2(\accumulator_V_reg_n_0_[19] ),
        .I3(period_V_read_reg_789[19]),
        .O(\tmp_3_reg_843[0]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_3_reg_843[0]_i_19 
       (.I0(\accumulator_V_reg_n_0_[16] ),
        .I1(period_V_read_reg_789[16]),
        .I2(\accumulator_V_reg_n_0_[17] ),
        .I3(period_V_read_reg_789[17]),
        .O(\tmp_3_reg_843[0]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_3_reg_843[0]_i_21 
       (.I0(\accumulator_V_reg_n_0_[14] ),
        .I1(period_V_read_reg_789[14]),
        .I2(period_V_read_reg_789[15]),
        .I3(\accumulator_V_reg_n_0_[15] ),
        .O(\tmp_3_reg_843[0]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_3_reg_843[0]_i_22 
       (.I0(\accumulator_V_reg_n_0_[12] ),
        .I1(period_V_read_reg_789[12]),
        .I2(period_V_read_reg_789[13]),
        .I3(\accumulator_V_reg_n_0_[13] ),
        .O(\tmp_3_reg_843[0]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_3_reg_843[0]_i_23 
       (.I0(\accumulator_V_reg_n_0_[10] ),
        .I1(period_V_read_reg_789[10]),
        .I2(period_V_read_reg_789[11]),
        .I3(\accumulator_V_reg_n_0_[11] ),
        .O(\tmp_3_reg_843[0]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_3_reg_843[0]_i_24 
       (.I0(\accumulator_V_reg_n_0_[8] ),
        .I1(period_V_read_reg_789[8]),
        .I2(period_V_read_reg_789[9]),
        .I3(\accumulator_V_reg_n_0_[9] ),
        .O(\tmp_3_reg_843[0]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_3_reg_843[0]_i_25 
       (.I0(\accumulator_V_reg_n_0_[14] ),
        .I1(period_V_read_reg_789[14]),
        .I2(\accumulator_V_reg_n_0_[15] ),
        .I3(period_V_read_reg_789[15]),
        .O(\tmp_3_reg_843[0]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_3_reg_843[0]_i_26 
       (.I0(\accumulator_V_reg_n_0_[12] ),
        .I1(period_V_read_reg_789[12]),
        .I2(\accumulator_V_reg_n_0_[13] ),
        .I3(period_V_read_reg_789[13]),
        .O(\tmp_3_reg_843[0]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_3_reg_843[0]_i_27 
       (.I0(\accumulator_V_reg_n_0_[10] ),
        .I1(period_V_read_reg_789[10]),
        .I2(\accumulator_V_reg_n_0_[11] ),
        .I3(period_V_read_reg_789[11]),
        .O(\tmp_3_reg_843[0]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_3_reg_843[0]_i_28 
       (.I0(\accumulator_V_reg_n_0_[8] ),
        .I1(period_V_read_reg_789[8]),
        .I2(\accumulator_V_reg_n_0_[9] ),
        .I3(period_V_read_reg_789[9]),
        .O(\tmp_3_reg_843[0]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_3_reg_843[0]_i_29 
       (.I0(\accumulator_V_reg_n_0_[6] ),
        .I1(period_V_read_reg_789[6]),
        .I2(period_V_read_reg_789[7]),
        .I3(\accumulator_V_reg_n_0_[7] ),
        .O(\tmp_3_reg_843[0]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_3_reg_843[0]_i_3 
       (.I0(\accumulator_V_reg_n_0_[30] ),
        .I1(period_V_read_reg_789[30]),
        .I2(period_V_read_reg_789[31]),
        .I3(\accumulator_V_reg_n_0_[31] ),
        .O(\tmp_3_reg_843[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_3_reg_843[0]_i_30 
       (.I0(\accumulator_V_reg_n_0_[4] ),
        .I1(period_V_read_reg_789[4]),
        .I2(period_V_read_reg_789[5]),
        .I3(\accumulator_V_reg_n_0_[5] ),
        .O(\tmp_3_reg_843[0]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_3_reg_843[0]_i_31 
       (.I0(\accumulator_V_reg_n_0_[2] ),
        .I1(period_V_read_reg_789[2]),
        .I2(period_V_read_reg_789[3]),
        .I3(\accumulator_V_reg_n_0_[3] ),
        .O(\tmp_3_reg_843[0]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_3_reg_843[0]_i_32 
       (.I0(\accumulator_V_reg_n_0_[0] ),
        .I1(period_V_read_reg_789[0]),
        .I2(period_V_read_reg_789[1]),
        .I3(\accumulator_V_reg_n_0_[1] ),
        .O(\tmp_3_reg_843[0]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_3_reg_843[0]_i_33 
       (.I0(\accumulator_V_reg_n_0_[6] ),
        .I1(period_V_read_reg_789[6]),
        .I2(\accumulator_V_reg_n_0_[7] ),
        .I3(period_V_read_reg_789[7]),
        .O(\tmp_3_reg_843[0]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_3_reg_843[0]_i_34 
       (.I0(\accumulator_V_reg_n_0_[4] ),
        .I1(period_V_read_reg_789[4]),
        .I2(\accumulator_V_reg_n_0_[5] ),
        .I3(period_V_read_reg_789[5]),
        .O(\tmp_3_reg_843[0]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_3_reg_843[0]_i_35 
       (.I0(\accumulator_V_reg_n_0_[2] ),
        .I1(period_V_read_reg_789[2]),
        .I2(\accumulator_V_reg_n_0_[3] ),
        .I3(period_V_read_reg_789[3]),
        .O(\tmp_3_reg_843[0]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_3_reg_843[0]_i_36 
       (.I0(\accumulator_V_reg_n_0_[0] ),
        .I1(period_V_read_reg_789[0]),
        .I2(\accumulator_V_reg_n_0_[1] ),
        .I3(period_V_read_reg_789[1]),
        .O(\tmp_3_reg_843[0]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_3_reg_843[0]_i_4 
       (.I0(\accumulator_V_reg_n_0_[28] ),
        .I1(period_V_read_reg_789[28]),
        .I2(period_V_read_reg_789[29]),
        .I3(\accumulator_V_reg_n_0_[29] ),
        .O(\tmp_3_reg_843[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_3_reg_843[0]_i_5 
       (.I0(\accumulator_V_reg_n_0_[26] ),
        .I1(period_V_read_reg_789[26]),
        .I2(period_V_read_reg_789[27]),
        .I3(\accumulator_V_reg_n_0_[27] ),
        .O(\tmp_3_reg_843[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_3_reg_843[0]_i_6 
       (.I0(\accumulator_V_reg_n_0_[24] ),
        .I1(period_V_read_reg_789[24]),
        .I2(period_V_read_reg_789[25]),
        .I3(\accumulator_V_reg_n_0_[25] ),
        .O(\tmp_3_reg_843[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_3_reg_843[0]_i_7 
       (.I0(\accumulator_V_reg_n_0_[30] ),
        .I1(period_V_read_reg_789[30]),
        .I2(\accumulator_V_reg_n_0_[31] ),
        .I3(period_V_read_reg_789[31]),
        .O(\tmp_3_reg_843[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_3_reg_843[0]_i_8 
       (.I0(\accumulator_V_reg_n_0_[28] ),
        .I1(period_V_read_reg_789[28]),
        .I2(\accumulator_V_reg_n_0_[29] ),
        .I3(period_V_read_reg_789[29]),
        .O(\tmp_3_reg_843[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_3_reg_843[0]_i_9 
       (.I0(\accumulator_V_reg_n_0_[26] ),
        .I1(period_V_read_reg_789[26]),
        .I2(\accumulator_V_reg_n_0_[27] ),
        .I3(period_V_read_reg_789[27]),
        .O(\tmp_3_reg_843[0]_i_9_n_0 ));
  FDRE \tmp_3_reg_843_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(tmp_3_fu_214_p2),
        .Q(tmp_3_reg_843),
        .R(1'b0));
  CARRY4 \tmp_3_reg_843_reg[0]_i_1 
       (.CI(\tmp_3_reg_843_reg[0]_i_2_n_0 ),
        .CO({tmp_3_fu_214_p2,\tmp_3_reg_843_reg[0]_i_1_n_1 ,\tmp_3_reg_843_reg[0]_i_1_n_2 ,\tmp_3_reg_843_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_3_reg_843[0]_i_3_n_0 ,\tmp_3_reg_843[0]_i_4_n_0 ,\tmp_3_reg_843[0]_i_5_n_0 ,\tmp_3_reg_843[0]_i_6_n_0 }),
        .O(\NLW_tmp_3_reg_843_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\tmp_3_reg_843[0]_i_7_n_0 ,\tmp_3_reg_843[0]_i_8_n_0 ,\tmp_3_reg_843[0]_i_9_n_0 ,\tmp_3_reg_843[0]_i_10_n_0 }));
  CARRY4 \tmp_3_reg_843_reg[0]_i_11 
       (.CI(\tmp_3_reg_843_reg[0]_i_20_n_0 ),
        .CO({\tmp_3_reg_843_reg[0]_i_11_n_0 ,\tmp_3_reg_843_reg[0]_i_11_n_1 ,\tmp_3_reg_843_reg[0]_i_11_n_2 ,\tmp_3_reg_843_reg[0]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_3_reg_843[0]_i_21_n_0 ,\tmp_3_reg_843[0]_i_22_n_0 ,\tmp_3_reg_843[0]_i_23_n_0 ,\tmp_3_reg_843[0]_i_24_n_0 }),
        .O(\NLW_tmp_3_reg_843_reg[0]_i_11_O_UNCONNECTED [3:0]),
        .S({\tmp_3_reg_843[0]_i_25_n_0 ,\tmp_3_reg_843[0]_i_26_n_0 ,\tmp_3_reg_843[0]_i_27_n_0 ,\tmp_3_reg_843[0]_i_28_n_0 }));
  CARRY4 \tmp_3_reg_843_reg[0]_i_2 
       (.CI(\tmp_3_reg_843_reg[0]_i_11_n_0 ),
        .CO({\tmp_3_reg_843_reg[0]_i_2_n_0 ,\tmp_3_reg_843_reg[0]_i_2_n_1 ,\tmp_3_reg_843_reg[0]_i_2_n_2 ,\tmp_3_reg_843_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_3_reg_843[0]_i_12_n_0 ,\tmp_3_reg_843[0]_i_13_n_0 ,\tmp_3_reg_843[0]_i_14_n_0 ,\tmp_3_reg_843[0]_i_15_n_0 }),
        .O(\NLW_tmp_3_reg_843_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_3_reg_843[0]_i_16_n_0 ,\tmp_3_reg_843[0]_i_17_n_0 ,\tmp_3_reg_843[0]_i_18_n_0 ,\tmp_3_reg_843[0]_i_19_n_0 }));
  CARRY4 \tmp_3_reg_843_reg[0]_i_20 
       (.CI(1'b0),
        .CO({\tmp_3_reg_843_reg[0]_i_20_n_0 ,\tmp_3_reg_843_reg[0]_i_20_n_1 ,\tmp_3_reg_843_reg[0]_i_20_n_2 ,\tmp_3_reg_843_reg[0]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_3_reg_843[0]_i_29_n_0 ,\tmp_3_reg_843[0]_i_30_n_0 ,\tmp_3_reg_843[0]_i_31_n_0 ,\tmp_3_reg_843[0]_i_32_n_0 }),
        .O(\NLW_tmp_3_reg_843_reg[0]_i_20_O_UNCONNECTED [3:0]),
        .S({\tmp_3_reg_843[0]_i_33_n_0 ,\tmp_3_reg_843[0]_i_34_n_0 ,\tmp_3_reg_843[0]_i_35_n_0 ,\tmp_3_reg_843[0]_i_36_n_0 }));
  FDRE \tmp_41_reg_1038_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2 [0]),
        .Q(tmp_41_reg_1038[0]),
        .R(1'b0));
  FDRE \tmp_41_reg_1038_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2 [10]),
        .Q(tmp_41_reg_1038[10]),
        .R(1'b0));
  FDRE \tmp_41_reg_1038_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2 [11]),
        .Q(tmp_41_reg_1038[11]),
        .R(1'b0));
  FDRE \tmp_41_reg_1038_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2 [12]),
        .Q(tmp_41_reg_1038[12]),
        .R(1'b0));
  FDRE \tmp_41_reg_1038_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2 [13]),
        .Q(tmp_41_reg_1038[13]),
        .R(1'b0));
  FDRE \tmp_41_reg_1038_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2 [14]),
        .Q(tmp_41_reg_1038[14]),
        .R(1'b0));
  FDRE \tmp_41_reg_1038_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2 [15]),
        .Q(tmp_41_reg_1038[15]),
        .R(1'b0));
  FDRE \tmp_41_reg_1038_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2 [16]),
        .Q(tmp_41_reg_1038[16]),
        .R(1'b0));
  FDRE \tmp_41_reg_1038_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2 [17]),
        .Q(tmp_41_reg_1038[17]),
        .R(1'b0));
  FDRE \tmp_41_reg_1038_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2 [18]),
        .Q(tmp_41_reg_1038[18]),
        .R(1'b0));
  FDRE \tmp_41_reg_1038_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2 [19]),
        .Q(tmp_41_reg_1038[19]),
        .R(1'b0));
  FDRE \tmp_41_reg_1038_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2 [1]),
        .Q(tmp_41_reg_1038[1]),
        .R(1'b0));
  FDRE \tmp_41_reg_1038_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2 [20]),
        .Q(tmp_41_reg_1038[20]),
        .R(1'b0));
  FDRE \tmp_41_reg_1038_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2 [21]),
        .Q(tmp_41_reg_1038[21]),
        .R(1'b0));
  FDRE \tmp_41_reg_1038_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2 [22]),
        .Q(tmp_41_reg_1038[22]),
        .R(1'b0));
  FDRE \tmp_41_reg_1038_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2 [23]),
        .Q(tmp_41_reg_1038[23]),
        .R(1'b0));
  FDRE \tmp_41_reg_1038_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2 [24]),
        .Q(tmp_41_reg_1038[24]),
        .R(1'b0));
  FDRE \tmp_41_reg_1038_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2 [25]),
        .Q(tmp_41_reg_1038[25]),
        .R(1'b0));
  FDRE \tmp_41_reg_1038_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2 [26]),
        .Q(tmp_41_reg_1038[26]),
        .R(1'b0));
  FDRE \tmp_41_reg_1038_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2 [27]),
        .Q(tmp_41_reg_1038[27]),
        .R(1'b0));
  FDRE \tmp_41_reg_1038_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2 [28]),
        .Q(tmp_41_reg_1038[28]),
        .R(1'b0));
  FDRE \tmp_41_reg_1038_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2 [29]),
        .Q(tmp_41_reg_1038[29]),
        .R(1'b0));
  FDRE \tmp_41_reg_1038_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2 [2]),
        .Q(tmp_41_reg_1038[2]),
        .R(1'b0));
  FDRE \tmp_41_reg_1038_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2 [30]),
        .Q(tmp_41_reg_1038[30]),
        .R(1'b0));
  FDRE \tmp_41_reg_1038_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2 [3]),
        .Q(tmp_41_reg_1038[3]),
        .R(1'b0));
  FDRE \tmp_41_reg_1038_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2 [4]),
        .Q(tmp_41_reg_1038[4]),
        .R(1'b0));
  FDRE \tmp_41_reg_1038_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2 [5]),
        .Q(tmp_41_reg_1038[5]),
        .R(1'b0));
  FDRE \tmp_41_reg_1038_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2 [6]),
        .Q(tmp_41_reg_1038[6]),
        .R(1'b0));
  FDRE \tmp_41_reg_1038_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2 [7]),
        .Q(tmp_41_reg_1038[7]),
        .R(1'b0));
  FDRE \tmp_41_reg_1038_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2 [8]),
        .Q(tmp_41_reg_1038[8]),
        .R(1'b0));
  FDRE \tmp_41_reg_1038_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage5),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_2 [9]),
        .Q(tmp_41_reg_1038[9]),
        .R(1'b0));
  FDRE \tmp_43_reg_1075_reg[0] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3 [0]),
        .Q(tmp_43_reg_1075[0]),
        .R(1'b0));
  FDRE \tmp_43_reg_1075_reg[10] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3 [10]),
        .Q(tmp_43_reg_1075[10]),
        .R(1'b0));
  FDRE \tmp_43_reg_1075_reg[11] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3 [11]),
        .Q(tmp_43_reg_1075[11]),
        .R(1'b0));
  FDRE \tmp_43_reg_1075_reg[12] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3 [12]),
        .Q(tmp_43_reg_1075[12]),
        .R(1'b0));
  FDRE \tmp_43_reg_1075_reg[13] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3 [13]),
        .Q(tmp_43_reg_1075[13]),
        .R(1'b0));
  FDRE \tmp_43_reg_1075_reg[14] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3 [14]),
        .Q(tmp_43_reg_1075[14]),
        .R(1'b0));
  FDRE \tmp_43_reg_1075_reg[15] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3 [15]),
        .Q(tmp_43_reg_1075[15]),
        .R(1'b0));
  FDRE \tmp_43_reg_1075_reg[16] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3 [16]),
        .Q(tmp_43_reg_1075[16]),
        .R(1'b0));
  FDRE \tmp_43_reg_1075_reg[17] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3 [17]),
        .Q(tmp_43_reg_1075[17]),
        .R(1'b0));
  FDRE \tmp_43_reg_1075_reg[18] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3 [18]),
        .Q(tmp_43_reg_1075[18]),
        .R(1'b0));
  FDRE \tmp_43_reg_1075_reg[19] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3 [19]),
        .Q(tmp_43_reg_1075[19]),
        .R(1'b0));
  FDRE \tmp_43_reg_1075_reg[1] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3 [1]),
        .Q(tmp_43_reg_1075[1]),
        .R(1'b0));
  FDRE \tmp_43_reg_1075_reg[20] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3 [20]),
        .Q(tmp_43_reg_1075[20]),
        .R(1'b0));
  FDRE \tmp_43_reg_1075_reg[21] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3 [21]),
        .Q(tmp_43_reg_1075[21]),
        .R(1'b0));
  FDRE \tmp_43_reg_1075_reg[22] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3 [22]),
        .Q(tmp_43_reg_1075[22]),
        .R(1'b0));
  FDRE \tmp_43_reg_1075_reg[23] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3 [23]),
        .Q(tmp_43_reg_1075[23]),
        .R(1'b0));
  FDRE \tmp_43_reg_1075_reg[24] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3 [24]),
        .Q(tmp_43_reg_1075[24]),
        .R(1'b0));
  FDRE \tmp_43_reg_1075_reg[25] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3 [25]),
        .Q(tmp_43_reg_1075[25]),
        .R(1'b0));
  FDRE \tmp_43_reg_1075_reg[26] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3 [26]),
        .Q(tmp_43_reg_1075[26]),
        .R(1'b0));
  FDRE \tmp_43_reg_1075_reg[27] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3 [27]),
        .Q(tmp_43_reg_1075[27]),
        .R(1'b0));
  FDRE \tmp_43_reg_1075_reg[28] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3 [28]),
        .Q(tmp_43_reg_1075[28]),
        .R(1'b0));
  FDRE \tmp_43_reg_1075_reg[29] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3 [29]),
        .Q(tmp_43_reg_1075[29]),
        .R(1'b0));
  FDRE \tmp_43_reg_1075_reg[2] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3 [2]),
        .Q(tmp_43_reg_1075[2]),
        .R(1'b0));
  FDRE \tmp_43_reg_1075_reg[30] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3 [30]),
        .Q(tmp_43_reg_1075[30]),
        .R(1'b0));
  FDRE \tmp_43_reg_1075_reg[3] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3 [3]),
        .Q(tmp_43_reg_1075[3]),
        .R(1'b0));
  FDRE \tmp_43_reg_1075_reg[4] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3 [4]),
        .Q(tmp_43_reg_1075[4]),
        .R(1'b0));
  FDRE \tmp_43_reg_1075_reg[5] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3 [5]),
        .Q(tmp_43_reg_1075[5]),
        .R(1'b0));
  FDRE \tmp_43_reg_1075_reg[6] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3 [6]),
        .Q(tmp_43_reg_1075[6]),
        .R(1'b0));
  FDRE \tmp_43_reg_1075_reg[7] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3 [7]),
        .Q(tmp_43_reg_1075[7]),
        .R(1'b0));
  FDRE \tmp_43_reg_1075_reg[8] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3 [8]),
        .Q(tmp_43_reg_1075[8]),
        .R(1'b0));
  FDRE \tmp_43_reg_1075_reg[9] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_3 [9]),
        .Q(tmp_43_reg_1075[9]),
        .R(1'b0));
  FDRE \tmp_45_reg_1117_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4 [0]),
        .Q(tmp_45_reg_1117[0]),
        .R(1'b0));
  FDRE \tmp_45_reg_1117_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4 [10]),
        .Q(tmp_45_reg_1117[10]),
        .R(1'b0));
  FDRE \tmp_45_reg_1117_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4 [11]),
        .Q(tmp_45_reg_1117[11]),
        .R(1'b0));
  FDRE \tmp_45_reg_1117_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4 [12]),
        .Q(tmp_45_reg_1117[12]),
        .R(1'b0));
  FDRE \tmp_45_reg_1117_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4 [13]),
        .Q(tmp_45_reg_1117[13]),
        .R(1'b0));
  FDRE \tmp_45_reg_1117_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4 [14]),
        .Q(tmp_45_reg_1117[14]),
        .R(1'b0));
  FDRE \tmp_45_reg_1117_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4 [15]),
        .Q(tmp_45_reg_1117[15]),
        .R(1'b0));
  FDRE \tmp_45_reg_1117_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4 [16]),
        .Q(tmp_45_reg_1117[16]),
        .R(1'b0));
  FDRE \tmp_45_reg_1117_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4 [17]),
        .Q(tmp_45_reg_1117[17]),
        .R(1'b0));
  FDRE \tmp_45_reg_1117_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4 [18]),
        .Q(tmp_45_reg_1117[18]),
        .R(1'b0));
  FDRE \tmp_45_reg_1117_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4 [19]),
        .Q(tmp_45_reg_1117[19]),
        .R(1'b0));
  FDRE \tmp_45_reg_1117_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4 [1]),
        .Q(tmp_45_reg_1117[1]),
        .R(1'b0));
  FDRE \tmp_45_reg_1117_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4 [20]),
        .Q(tmp_45_reg_1117[20]),
        .R(1'b0));
  FDRE \tmp_45_reg_1117_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4 [21]),
        .Q(tmp_45_reg_1117[21]),
        .R(1'b0));
  FDRE \tmp_45_reg_1117_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4 [22]),
        .Q(tmp_45_reg_1117[22]),
        .R(1'b0));
  FDRE \tmp_45_reg_1117_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4 [23]),
        .Q(tmp_45_reg_1117[23]),
        .R(1'b0));
  FDRE \tmp_45_reg_1117_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4 [24]),
        .Q(tmp_45_reg_1117[24]),
        .R(1'b0));
  FDRE \tmp_45_reg_1117_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4 [25]),
        .Q(tmp_45_reg_1117[25]),
        .R(1'b0));
  FDRE \tmp_45_reg_1117_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4 [26]),
        .Q(tmp_45_reg_1117[26]),
        .R(1'b0));
  FDRE \tmp_45_reg_1117_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4 [27]),
        .Q(tmp_45_reg_1117[27]),
        .R(1'b0));
  FDRE \tmp_45_reg_1117_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4 [28]),
        .Q(tmp_45_reg_1117[28]),
        .R(1'b0));
  FDRE \tmp_45_reg_1117_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4 [29]),
        .Q(tmp_45_reg_1117[29]),
        .R(1'b0));
  FDRE \tmp_45_reg_1117_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4 [2]),
        .Q(tmp_45_reg_1117[2]),
        .R(1'b0));
  FDRE \tmp_45_reg_1117_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4 [30]),
        .Q(tmp_45_reg_1117[30]),
        .R(1'b0));
  FDRE \tmp_45_reg_1117_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4 [3]),
        .Q(tmp_45_reg_1117[3]),
        .R(1'b0));
  FDRE \tmp_45_reg_1117_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4 [4]),
        .Q(tmp_45_reg_1117[4]),
        .R(1'b0));
  FDRE \tmp_45_reg_1117_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4 [5]),
        .Q(tmp_45_reg_1117[5]),
        .R(1'b0));
  FDRE \tmp_45_reg_1117_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4 [6]),
        .Q(tmp_45_reg_1117[6]),
        .R(1'b0));
  FDRE \tmp_45_reg_1117_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4 [7]),
        .Q(tmp_45_reg_1117[7]),
        .R(1'b0));
  FDRE \tmp_45_reg_1117_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4 [8]),
        .Q(tmp_45_reg_1117[8]),
        .R(1'b0));
  FDRE \tmp_45_reg_1117_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg_4 [9]),
        .Q(tmp_45_reg_1117[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h44444444444F4444)) 
    \tmp_5_1_reg_991[0]_i_1 
       (.I0(ap_CS_fsm_pp0_stage4),
        .I1(\tmp_5_1_reg_991_reg_n_0_[0] ),
        .I2(\tmp_5_1_reg_991[0]_i_2_n_0 ),
        .I3(\tmp_5_1_reg_991[0]_i_3_n_0 ),
        .I4(\tmp_5_1_reg_991[0]_i_4_n_0 ),
        .I5(\tmp_5_1_reg_991[0]_i_5_n_0 ),
        .O(\tmp_5_1_reg_991[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \tmp_5_1_reg_991[0]_i_2 
       (.I0(tmp_37_reg_956[13]),
        .I1(tmp_37_reg_956[17]),
        .I2(tmp_37_reg_956[26]),
        .I3(tmp_37_reg_956[24]),
        .I4(\tmp_5_1_reg_991[0]_i_6_n_0 ),
        .O(\tmp_5_1_reg_991[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \tmp_5_1_reg_991[0]_i_3 
       (.I0(tmp_37_reg_956[25]),
        .I1(tmp_37_reg_956[22]),
        .I2(tmp_37_reg_956[12]),
        .I3(tmp_37_reg_956[29]),
        .I4(\tmp_5_1_reg_991[0]_i_7_n_0 ),
        .O(\tmp_5_1_reg_991[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \tmp_5_1_reg_991[0]_i_4 
       (.I0(tmp_37_reg_956[4]),
        .I1(tmp_37_reg_956[11]),
        .I2(tmp_37_reg_956[30]),
        .I3(tmp_37_reg_956[27]),
        .I4(\tmp_5_1_reg_991[0]_i_8_n_0 ),
        .O(\tmp_5_1_reg_991[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \tmp_5_1_reg_991[0]_i_5 
       (.I0(tmp_37_reg_956[6]),
        .I1(tmp_37_reg_956[16]),
        .I2(tmp_37_reg_956[14]),
        .I3(tmp_37_reg_956[18]),
        .I4(\tmp_5_1_reg_991[0]_i_9_n_0 ),
        .O(\tmp_5_1_reg_991[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_5_1_reg_991[0]_i_6 
       (.I0(tmp_37_reg_956[21]),
        .I1(tmp_37_reg_956[19]),
        .I2(tmp_37_reg_956[28]),
        .I3(tmp_37_reg_956[23]),
        .O(\tmp_5_1_reg_991[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_5_1_reg_991[0]_i_7 
       (.I0(tmp_37_reg_956[9]),
        .I1(tmp_37_reg_956[3]),
        .I2(tmp_37_reg_956[7]),
        .I3(tmp_37_reg_956[1]),
        .O(\tmp_5_1_reg_991[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \tmp_5_1_reg_991[0]_i_8 
       (.I0(ap_CS_fsm_pp0_stage4),
        .I1(tmp_37_reg_956[10]),
        .I2(tmp_37_reg_956[0]),
        .I3(tmp_37_reg_956[2]),
        .O(\tmp_5_1_reg_991[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_5_1_reg_991[0]_i_9 
       (.I0(tmp_37_reg_956[20]),
        .I1(tmp_37_reg_956[8]),
        .I2(tmp_37_reg_956[15]),
        .I3(tmp_37_reg_956[5]),
        .O(\tmp_5_1_reg_991[0]_i_9_n_0 ));
  FDRE \tmp_5_1_reg_991_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_5_1_reg_991[0]_i_1_n_0 ),
        .Q(\tmp_5_1_reg_991_reg_n_0_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h44444444444F4444)) 
    \tmp_5_2_reg_1028[0]_i_1 
       (.I0(ap_CS_fsm_pp0_stage5),
        .I1(\tmp_5_2_reg_1028_reg_n_0_[0] ),
        .I2(\tmp_5_2_reg_1028[0]_i_2_n_0 ),
        .I3(\tmp_5_2_reg_1028[0]_i_3_n_0 ),
        .I4(\tmp_5_2_reg_1028[0]_i_4_n_0 ),
        .I5(\tmp_5_2_reg_1028[0]_i_5_n_0 ),
        .O(\tmp_5_2_reg_1028[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \tmp_5_2_reg_1028[0]_i_2 
       (.I0(tmp_39_reg_1001[13]),
        .I1(tmp_39_reg_1001[17]),
        .I2(tmp_39_reg_1001[26]),
        .I3(tmp_39_reg_1001[24]),
        .I4(\tmp_5_2_reg_1028[0]_i_6_n_0 ),
        .O(\tmp_5_2_reg_1028[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \tmp_5_2_reg_1028[0]_i_3 
       (.I0(tmp_39_reg_1001[25]),
        .I1(tmp_39_reg_1001[22]),
        .I2(tmp_39_reg_1001[12]),
        .I3(tmp_39_reg_1001[29]),
        .I4(\tmp_5_2_reg_1028[0]_i_7_n_0 ),
        .O(\tmp_5_2_reg_1028[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \tmp_5_2_reg_1028[0]_i_4 
       (.I0(tmp_39_reg_1001[4]),
        .I1(tmp_39_reg_1001[11]),
        .I2(tmp_39_reg_1001[30]),
        .I3(tmp_39_reg_1001[27]),
        .I4(\tmp_5_2_reg_1028[0]_i_8_n_0 ),
        .O(\tmp_5_2_reg_1028[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \tmp_5_2_reg_1028[0]_i_5 
       (.I0(tmp_39_reg_1001[6]),
        .I1(tmp_39_reg_1001[16]),
        .I2(tmp_39_reg_1001[14]),
        .I3(tmp_39_reg_1001[18]),
        .I4(\tmp_5_2_reg_1028[0]_i_9_n_0 ),
        .O(\tmp_5_2_reg_1028[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_5_2_reg_1028[0]_i_6 
       (.I0(tmp_39_reg_1001[21]),
        .I1(tmp_39_reg_1001[19]),
        .I2(tmp_39_reg_1001[28]),
        .I3(tmp_39_reg_1001[23]),
        .O(\tmp_5_2_reg_1028[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_5_2_reg_1028[0]_i_7 
       (.I0(tmp_39_reg_1001[9]),
        .I1(tmp_39_reg_1001[3]),
        .I2(tmp_39_reg_1001[7]),
        .I3(tmp_39_reg_1001[1]),
        .O(\tmp_5_2_reg_1028[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \tmp_5_2_reg_1028[0]_i_8 
       (.I0(ap_CS_fsm_pp0_stage5),
        .I1(tmp_39_reg_1001[10]),
        .I2(tmp_39_reg_1001[0]),
        .I3(tmp_39_reg_1001[2]),
        .O(\tmp_5_2_reg_1028[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_5_2_reg_1028[0]_i_9 
       (.I0(tmp_39_reg_1001[20]),
        .I1(tmp_39_reg_1001[8]),
        .I2(tmp_39_reg_1001[15]),
        .I3(tmp_39_reg_1001[5]),
        .O(\tmp_5_2_reg_1028[0]_i_9_n_0 ));
  FDRE \tmp_5_2_reg_1028_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_5_2_reg_1028[0]_i_1_n_0 ),
        .Q(\tmp_5_2_reg_1028_reg_n_0_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h44444444444F4444)) 
    \tmp_5_3_reg_1065[0]_i_1 
       (.I0(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .I1(\tmp_5_3_reg_1065_reg_n_0_[0] ),
        .I2(\tmp_5_3_reg_1065[0]_i_2_n_0 ),
        .I3(\tmp_5_3_reg_1065[0]_i_3_n_0 ),
        .I4(\tmp_5_3_reg_1065[0]_i_4_n_0 ),
        .I5(\tmp_5_3_reg_1065[0]_i_5_n_0 ),
        .O(\tmp_5_3_reg_1065[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \tmp_5_3_reg_1065[0]_i_2 
       (.I0(tmp_41_reg_1038[13]),
        .I1(tmp_41_reg_1038[17]),
        .I2(tmp_41_reg_1038[26]),
        .I3(tmp_41_reg_1038[24]),
        .I4(\tmp_5_3_reg_1065[0]_i_6_n_0 ),
        .O(\tmp_5_3_reg_1065[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \tmp_5_3_reg_1065[0]_i_3 
       (.I0(tmp_41_reg_1038[25]),
        .I1(tmp_41_reg_1038[22]),
        .I2(tmp_41_reg_1038[12]),
        .I3(tmp_41_reg_1038[29]),
        .I4(\tmp_5_3_reg_1065[0]_i_7_n_0 ),
        .O(\tmp_5_3_reg_1065[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \tmp_5_3_reg_1065[0]_i_4 
       (.I0(tmp_41_reg_1038[4]),
        .I1(tmp_41_reg_1038[11]),
        .I2(tmp_41_reg_1038[30]),
        .I3(tmp_41_reg_1038[27]),
        .I4(\tmp_5_3_reg_1065[0]_i_8_n_0 ),
        .O(\tmp_5_3_reg_1065[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \tmp_5_3_reg_1065[0]_i_5 
       (.I0(tmp_41_reg_1038[6]),
        .I1(tmp_41_reg_1038[16]),
        .I2(tmp_41_reg_1038[14]),
        .I3(tmp_41_reg_1038[18]),
        .I4(\tmp_5_3_reg_1065[0]_i_9_n_0 ),
        .O(\tmp_5_3_reg_1065[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_5_3_reg_1065[0]_i_6 
       (.I0(tmp_41_reg_1038[21]),
        .I1(tmp_41_reg_1038[19]),
        .I2(tmp_41_reg_1038[28]),
        .I3(tmp_41_reg_1038[23]),
        .O(\tmp_5_3_reg_1065[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_5_3_reg_1065[0]_i_7 
       (.I0(tmp_41_reg_1038[9]),
        .I1(tmp_41_reg_1038[3]),
        .I2(tmp_41_reg_1038[7]),
        .I3(tmp_41_reg_1038[1]),
        .O(\tmp_5_3_reg_1065[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \tmp_5_3_reg_1065[0]_i_8 
       (.I0(ap_reg_pp0_iter1_min_duty_V_read_reg_8020),
        .I1(tmp_41_reg_1038[10]),
        .I2(tmp_41_reg_1038[0]),
        .I3(tmp_41_reg_1038[2]),
        .O(\tmp_5_3_reg_1065[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_5_3_reg_1065[0]_i_9 
       (.I0(tmp_41_reg_1038[20]),
        .I1(tmp_41_reg_1038[8]),
        .I2(tmp_41_reg_1038[15]),
        .I3(tmp_41_reg_1038[5]),
        .O(\tmp_5_3_reg_1065[0]_i_9_n_0 ));
  FDRE \tmp_5_3_reg_1065_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_5_3_reg_1065[0]_i_1_n_0 ),
        .Q(\tmp_5_3_reg_1065_reg_n_0_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h44444444444F4444)) 
    \tmp_5_4_reg_1107[0]_i_1 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(\tmp_5_4_reg_1107_reg_n_0_[0] ),
        .I2(\tmp_5_4_reg_1107[0]_i_2_n_0 ),
        .I3(\tmp_5_4_reg_1107[0]_i_3_n_0 ),
        .I4(\tmp_5_4_reg_1107[0]_i_4_n_0 ),
        .I5(\tmp_5_4_reg_1107[0]_i_5_n_0 ),
        .O(\tmp_5_4_reg_1107[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \tmp_5_4_reg_1107[0]_i_2 
       (.I0(tmp_43_reg_1075[13]),
        .I1(tmp_43_reg_1075[17]),
        .I2(tmp_43_reg_1075[26]),
        .I3(tmp_43_reg_1075[24]),
        .I4(\tmp_5_4_reg_1107[0]_i_6_n_0 ),
        .O(\tmp_5_4_reg_1107[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \tmp_5_4_reg_1107[0]_i_3 
       (.I0(tmp_43_reg_1075[25]),
        .I1(tmp_43_reg_1075[22]),
        .I2(tmp_43_reg_1075[12]),
        .I3(tmp_43_reg_1075[29]),
        .I4(\tmp_5_4_reg_1107[0]_i_7_n_0 ),
        .O(\tmp_5_4_reg_1107[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \tmp_5_4_reg_1107[0]_i_4 
       (.I0(tmp_43_reg_1075[4]),
        .I1(tmp_43_reg_1075[11]),
        .I2(tmp_43_reg_1075[30]),
        .I3(tmp_43_reg_1075[27]),
        .I4(\tmp_5_4_reg_1107[0]_i_8_n_0 ),
        .O(\tmp_5_4_reg_1107[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \tmp_5_4_reg_1107[0]_i_5 
       (.I0(tmp_43_reg_1075[6]),
        .I1(tmp_43_reg_1075[16]),
        .I2(tmp_43_reg_1075[14]),
        .I3(tmp_43_reg_1075[18]),
        .I4(\tmp_5_4_reg_1107[0]_i_9_n_0 ),
        .O(\tmp_5_4_reg_1107[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_5_4_reg_1107[0]_i_6 
       (.I0(tmp_43_reg_1075[21]),
        .I1(tmp_43_reg_1075[19]),
        .I2(tmp_43_reg_1075[28]),
        .I3(tmp_43_reg_1075[23]),
        .O(\tmp_5_4_reg_1107[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_5_4_reg_1107[0]_i_7 
       (.I0(tmp_43_reg_1075[9]),
        .I1(tmp_43_reg_1075[3]),
        .I2(tmp_43_reg_1075[7]),
        .I3(tmp_43_reg_1075[1]),
        .O(\tmp_5_4_reg_1107[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \tmp_5_4_reg_1107[0]_i_8 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(tmp_43_reg_1075[10]),
        .I2(tmp_43_reg_1075[0]),
        .I3(tmp_43_reg_1075[2]),
        .O(\tmp_5_4_reg_1107[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_5_4_reg_1107[0]_i_9 
       (.I0(tmp_43_reg_1075[20]),
        .I1(tmp_43_reg_1075[8]),
        .I2(tmp_43_reg_1075[15]),
        .I3(tmp_43_reg_1075[5]),
        .O(\tmp_5_4_reg_1107[0]_i_9_n_0 ));
  FDRE \tmp_5_4_reg_1107_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_5_4_reg_1107[0]_i_1_n_0 ),
        .Q(\tmp_5_4_reg_1107_reg_n_0_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h44444444444F4444)) 
    \tmp_5_5_reg_1149[0]_i_1 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(\tmp_5_5_reg_1149_reg_n_0_[0] ),
        .I2(\tmp_5_5_reg_1149[0]_i_2_n_0 ),
        .I3(\tmp_5_5_reg_1149[0]_i_3_n_0 ),
        .I4(\tmp_5_5_reg_1149[0]_i_4_n_0 ),
        .I5(\tmp_5_5_reg_1149[0]_i_5_n_0 ),
        .O(\tmp_5_5_reg_1149[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \tmp_5_5_reg_1149[0]_i_2 
       (.I0(tmp_45_reg_1117[13]),
        .I1(tmp_45_reg_1117[17]),
        .I2(tmp_45_reg_1117[26]),
        .I3(tmp_45_reg_1117[24]),
        .I4(\tmp_5_5_reg_1149[0]_i_6_n_0 ),
        .O(\tmp_5_5_reg_1149[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \tmp_5_5_reg_1149[0]_i_3 
       (.I0(tmp_45_reg_1117[25]),
        .I1(tmp_45_reg_1117[22]),
        .I2(tmp_45_reg_1117[12]),
        .I3(tmp_45_reg_1117[29]),
        .I4(\tmp_5_5_reg_1149[0]_i_7_n_0 ),
        .O(\tmp_5_5_reg_1149[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \tmp_5_5_reg_1149[0]_i_4 
       (.I0(tmp_45_reg_1117[4]),
        .I1(tmp_45_reg_1117[11]),
        .I2(tmp_45_reg_1117[30]),
        .I3(tmp_45_reg_1117[27]),
        .I4(\tmp_5_5_reg_1149[0]_i_8_n_0 ),
        .O(\tmp_5_5_reg_1149[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \tmp_5_5_reg_1149[0]_i_5 
       (.I0(tmp_45_reg_1117[6]),
        .I1(tmp_45_reg_1117[16]),
        .I2(tmp_45_reg_1117[14]),
        .I3(tmp_45_reg_1117[18]),
        .I4(\tmp_5_5_reg_1149[0]_i_9_n_0 ),
        .O(\tmp_5_5_reg_1149[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_5_5_reg_1149[0]_i_6 
       (.I0(tmp_45_reg_1117[21]),
        .I1(tmp_45_reg_1117[19]),
        .I2(tmp_45_reg_1117[28]),
        .I3(tmp_45_reg_1117[23]),
        .O(\tmp_5_5_reg_1149[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_5_5_reg_1149[0]_i_7 
       (.I0(tmp_45_reg_1117[9]),
        .I1(tmp_45_reg_1117[3]),
        .I2(tmp_45_reg_1117[7]),
        .I3(tmp_45_reg_1117[1]),
        .O(\tmp_5_5_reg_1149[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \tmp_5_5_reg_1149[0]_i_8 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(tmp_45_reg_1117[10]),
        .I2(tmp_45_reg_1117[0]),
        .I3(tmp_45_reg_1117[2]),
        .O(\tmp_5_5_reg_1149[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_5_5_reg_1149[0]_i_9 
       (.I0(tmp_45_reg_1117[20]),
        .I1(tmp_45_reg_1117[8]),
        .I2(tmp_45_reg_1117[15]),
        .I3(tmp_45_reg_1117[5]),
        .O(\tmp_5_5_reg_1149[0]_i_9_n_0 ));
  FDRE \tmp_5_5_reg_1149_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_5_5_reg_1149[0]_i_1_n_0 ),
        .Q(\tmp_5_5_reg_1149_reg_n_0_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h44444444444F4444)) 
    \tmp_5_reg_946[0]_i_1 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(\tmp_5_reg_946_reg_n_0_[0] ),
        .I2(\tmp_5_reg_946[0]_i_2_n_0 ),
        .I3(\tmp_5_reg_946[0]_i_3_n_0 ),
        .I4(\tmp_5_reg_946[0]_i_4_n_0 ),
        .I5(\tmp_5_reg_946[0]_i_5_n_0 ),
        .O(\tmp_5_reg_946[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \tmp_5_reg_946[0]_i_2 
       (.I0(tmp_35_reg_926[13]),
        .I1(tmp_35_reg_926[17]),
        .I2(tmp_35_reg_926[26]),
        .I3(tmp_35_reg_926[24]),
        .I4(\tmp_5_reg_946[0]_i_6_n_0 ),
        .O(\tmp_5_reg_946[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \tmp_5_reg_946[0]_i_3 
       (.I0(tmp_35_reg_926[25]),
        .I1(tmp_35_reg_926[22]),
        .I2(tmp_35_reg_926[12]),
        .I3(tmp_35_reg_926[29]),
        .I4(\tmp_5_reg_946[0]_i_7_n_0 ),
        .O(\tmp_5_reg_946[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \tmp_5_reg_946[0]_i_4 
       (.I0(tmp_35_reg_926[4]),
        .I1(tmp_35_reg_926[11]),
        .I2(tmp_35_reg_926[30]),
        .I3(tmp_35_reg_926[27]),
        .I4(\tmp_5_reg_946[0]_i_8_n_0 ),
        .O(\tmp_5_reg_946[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \tmp_5_reg_946[0]_i_5 
       (.I0(tmp_35_reg_926[6]),
        .I1(tmp_35_reg_926[16]),
        .I2(tmp_35_reg_926[14]),
        .I3(tmp_35_reg_926[18]),
        .I4(\tmp_5_reg_946[0]_i_9_n_0 ),
        .O(\tmp_5_reg_946[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_5_reg_946[0]_i_6 
       (.I0(tmp_35_reg_926[21]),
        .I1(tmp_35_reg_926[19]),
        .I2(tmp_35_reg_926[28]),
        .I3(tmp_35_reg_926[23]),
        .O(\tmp_5_reg_946[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_5_reg_946[0]_i_7 
       (.I0(tmp_35_reg_926[9]),
        .I1(tmp_35_reg_926[3]),
        .I2(tmp_35_reg_926[7]),
        .I3(tmp_35_reg_926[1]),
        .O(\tmp_5_reg_946[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \tmp_5_reg_946[0]_i_8 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(tmp_35_reg_926[10]),
        .I2(tmp_35_reg_926[0]),
        .I3(tmp_35_reg_926[2]),
        .O(\tmp_5_reg_946[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_5_reg_946[0]_i_9 
       (.I0(tmp_35_reg_926[20]),
        .I1(tmp_35_reg_926[8]),
        .I2(tmp_35_reg_926[15]),
        .I3(tmp_35_reg_926[5]),
        .O(\tmp_5_reg_946[0]_i_9_n_0 ));
  FDRE \tmp_5_reg_946_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_5_reg_946[0]_i_1_n_0 ),
        .Q(\tmp_5_reg_946_reg_n_0_[0] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_6_reg_838[0]_i_10 
       (.I0(max_duty_V_read_reg_795[24]),
        .I1(\accumulator_V_reg_n_0_[24] ),
        .I2(max_duty_V_read_reg_795[25]),
        .I3(\accumulator_V_reg_n_0_[25] ),
        .O(\tmp_6_reg_838[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_6_reg_838[0]_i_12 
       (.I0(max_duty_V_read_reg_795[22]),
        .I1(\accumulator_V_reg_n_0_[22] ),
        .I2(\accumulator_V_reg_n_0_[23] ),
        .I3(max_duty_V_read_reg_795[23]),
        .O(\tmp_6_reg_838[0]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_6_reg_838[0]_i_13 
       (.I0(max_duty_V_read_reg_795[20]),
        .I1(\accumulator_V_reg_n_0_[20] ),
        .I2(\accumulator_V_reg_n_0_[21] ),
        .I3(max_duty_V_read_reg_795[21]),
        .O(\tmp_6_reg_838[0]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_6_reg_838[0]_i_14 
       (.I0(max_duty_V_read_reg_795[18]),
        .I1(\accumulator_V_reg_n_0_[18] ),
        .I2(\accumulator_V_reg_n_0_[19] ),
        .I3(max_duty_V_read_reg_795[19]),
        .O(\tmp_6_reg_838[0]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_6_reg_838[0]_i_15 
       (.I0(max_duty_V_read_reg_795[16]),
        .I1(\accumulator_V_reg_n_0_[16] ),
        .I2(\accumulator_V_reg_n_0_[17] ),
        .I3(max_duty_V_read_reg_795[17]),
        .O(\tmp_6_reg_838[0]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_6_reg_838[0]_i_16 
       (.I0(max_duty_V_read_reg_795[22]),
        .I1(\accumulator_V_reg_n_0_[22] ),
        .I2(max_duty_V_read_reg_795[23]),
        .I3(\accumulator_V_reg_n_0_[23] ),
        .O(\tmp_6_reg_838[0]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_6_reg_838[0]_i_17 
       (.I0(max_duty_V_read_reg_795[20]),
        .I1(\accumulator_V_reg_n_0_[20] ),
        .I2(max_duty_V_read_reg_795[21]),
        .I3(\accumulator_V_reg_n_0_[21] ),
        .O(\tmp_6_reg_838[0]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_6_reg_838[0]_i_18 
       (.I0(max_duty_V_read_reg_795[18]),
        .I1(\accumulator_V_reg_n_0_[18] ),
        .I2(max_duty_V_read_reg_795[19]),
        .I3(\accumulator_V_reg_n_0_[19] ),
        .O(\tmp_6_reg_838[0]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_6_reg_838[0]_i_19 
       (.I0(max_duty_V_read_reg_795[16]),
        .I1(\accumulator_V_reg_n_0_[16] ),
        .I2(max_duty_V_read_reg_795[17]),
        .I3(\accumulator_V_reg_n_0_[17] ),
        .O(\tmp_6_reg_838[0]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_6_reg_838[0]_i_21 
       (.I0(max_duty_V_read_reg_795[14]),
        .I1(\accumulator_V_reg_n_0_[14] ),
        .I2(\accumulator_V_reg_n_0_[15] ),
        .I3(max_duty_V_read_reg_795[15]),
        .O(\tmp_6_reg_838[0]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_6_reg_838[0]_i_22 
       (.I0(max_duty_V_read_reg_795[12]),
        .I1(\accumulator_V_reg_n_0_[12] ),
        .I2(\accumulator_V_reg_n_0_[13] ),
        .I3(max_duty_V_read_reg_795[13]),
        .O(\tmp_6_reg_838[0]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_6_reg_838[0]_i_23 
       (.I0(max_duty_V_read_reg_795[10]),
        .I1(\accumulator_V_reg_n_0_[10] ),
        .I2(\accumulator_V_reg_n_0_[11] ),
        .I3(max_duty_V_read_reg_795[11]),
        .O(\tmp_6_reg_838[0]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_6_reg_838[0]_i_24 
       (.I0(max_duty_V_read_reg_795[8]),
        .I1(\accumulator_V_reg_n_0_[8] ),
        .I2(\accumulator_V_reg_n_0_[9] ),
        .I3(max_duty_V_read_reg_795[9]),
        .O(\tmp_6_reg_838[0]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_6_reg_838[0]_i_25 
       (.I0(max_duty_V_read_reg_795[14]),
        .I1(\accumulator_V_reg_n_0_[14] ),
        .I2(max_duty_V_read_reg_795[15]),
        .I3(\accumulator_V_reg_n_0_[15] ),
        .O(\tmp_6_reg_838[0]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_6_reg_838[0]_i_26 
       (.I0(max_duty_V_read_reg_795[12]),
        .I1(\accumulator_V_reg_n_0_[12] ),
        .I2(max_duty_V_read_reg_795[13]),
        .I3(\accumulator_V_reg_n_0_[13] ),
        .O(\tmp_6_reg_838[0]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_6_reg_838[0]_i_27 
       (.I0(max_duty_V_read_reg_795[10]),
        .I1(\accumulator_V_reg_n_0_[10] ),
        .I2(max_duty_V_read_reg_795[11]),
        .I3(\accumulator_V_reg_n_0_[11] ),
        .O(\tmp_6_reg_838[0]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_6_reg_838[0]_i_28 
       (.I0(max_duty_V_read_reg_795[8]),
        .I1(\accumulator_V_reg_n_0_[8] ),
        .I2(max_duty_V_read_reg_795[9]),
        .I3(\accumulator_V_reg_n_0_[9] ),
        .O(\tmp_6_reg_838[0]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_6_reg_838[0]_i_29 
       (.I0(max_duty_V_read_reg_795[6]),
        .I1(\accumulator_V_reg_n_0_[6] ),
        .I2(\accumulator_V_reg_n_0_[7] ),
        .I3(max_duty_V_read_reg_795[7]),
        .O(\tmp_6_reg_838[0]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_6_reg_838[0]_i_3 
       (.I0(max_duty_V_read_reg_795[30]),
        .I1(\accumulator_V_reg_n_0_[30] ),
        .I2(\accumulator_V_reg_n_0_[31] ),
        .I3(max_duty_V_read_reg_795[31]),
        .O(\tmp_6_reg_838[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_6_reg_838[0]_i_30 
       (.I0(max_duty_V_read_reg_795[4]),
        .I1(\accumulator_V_reg_n_0_[4] ),
        .I2(\accumulator_V_reg_n_0_[5] ),
        .I3(max_duty_V_read_reg_795[5]),
        .O(\tmp_6_reg_838[0]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_6_reg_838[0]_i_31 
       (.I0(max_duty_V_read_reg_795[2]),
        .I1(\accumulator_V_reg_n_0_[2] ),
        .I2(\accumulator_V_reg_n_0_[3] ),
        .I3(max_duty_V_read_reg_795[3]),
        .O(\tmp_6_reg_838[0]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_6_reg_838[0]_i_32 
       (.I0(max_duty_V_read_reg_795[0]),
        .I1(\accumulator_V_reg_n_0_[0] ),
        .I2(\accumulator_V_reg_n_0_[1] ),
        .I3(max_duty_V_read_reg_795[1]),
        .O(\tmp_6_reg_838[0]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_6_reg_838[0]_i_33 
       (.I0(max_duty_V_read_reg_795[6]),
        .I1(\accumulator_V_reg_n_0_[6] ),
        .I2(max_duty_V_read_reg_795[7]),
        .I3(\accumulator_V_reg_n_0_[7] ),
        .O(\tmp_6_reg_838[0]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_6_reg_838[0]_i_34 
       (.I0(max_duty_V_read_reg_795[4]),
        .I1(\accumulator_V_reg_n_0_[4] ),
        .I2(max_duty_V_read_reg_795[5]),
        .I3(\accumulator_V_reg_n_0_[5] ),
        .O(\tmp_6_reg_838[0]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_6_reg_838[0]_i_35 
       (.I0(max_duty_V_read_reg_795[2]),
        .I1(\accumulator_V_reg_n_0_[2] ),
        .I2(max_duty_V_read_reg_795[3]),
        .I3(\accumulator_V_reg_n_0_[3] ),
        .O(\tmp_6_reg_838[0]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_6_reg_838[0]_i_36 
       (.I0(max_duty_V_read_reg_795[0]),
        .I1(\accumulator_V_reg_n_0_[0] ),
        .I2(max_duty_V_read_reg_795[1]),
        .I3(\accumulator_V_reg_n_0_[1] ),
        .O(\tmp_6_reg_838[0]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_6_reg_838[0]_i_4 
       (.I0(max_duty_V_read_reg_795[28]),
        .I1(\accumulator_V_reg_n_0_[28] ),
        .I2(\accumulator_V_reg_n_0_[29] ),
        .I3(max_duty_V_read_reg_795[29]),
        .O(\tmp_6_reg_838[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_6_reg_838[0]_i_5 
       (.I0(max_duty_V_read_reg_795[26]),
        .I1(\accumulator_V_reg_n_0_[26] ),
        .I2(\accumulator_V_reg_n_0_[27] ),
        .I3(max_duty_V_read_reg_795[27]),
        .O(\tmp_6_reg_838[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_6_reg_838[0]_i_6 
       (.I0(max_duty_V_read_reg_795[24]),
        .I1(\accumulator_V_reg_n_0_[24] ),
        .I2(\accumulator_V_reg_n_0_[25] ),
        .I3(max_duty_V_read_reg_795[25]),
        .O(\tmp_6_reg_838[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_6_reg_838[0]_i_7 
       (.I0(max_duty_V_read_reg_795[30]),
        .I1(\accumulator_V_reg_n_0_[30] ),
        .I2(max_duty_V_read_reg_795[31]),
        .I3(\accumulator_V_reg_n_0_[31] ),
        .O(\tmp_6_reg_838[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_6_reg_838[0]_i_8 
       (.I0(max_duty_V_read_reg_795[28]),
        .I1(\accumulator_V_reg_n_0_[28] ),
        .I2(max_duty_V_read_reg_795[29]),
        .I3(\accumulator_V_reg_n_0_[29] ),
        .O(\tmp_6_reg_838[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_6_reg_838[0]_i_9 
       (.I0(max_duty_V_read_reg_795[26]),
        .I1(\accumulator_V_reg_n_0_[26] ),
        .I2(max_duty_V_read_reg_795[27]),
        .I3(\accumulator_V_reg_n_0_[27] ),
        .O(\tmp_6_reg_838[0]_i_9_n_0 ));
  FDRE \tmp_6_reg_838_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(tmp_6_fu_193_p2),
        .Q(tmp_6_reg_838),
        .R(1'b0));
  CARRY4 \tmp_6_reg_838_reg[0]_i_1 
       (.CI(\tmp_6_reg_838_reg[0]_i_2_n_0 ),
        .CO({tmp_6_fu_193_p2,\tmp_6_reg_838_reg[0]_i_1_n_1 ,\tmp_6_reg_838_reg[0]_i_1_n_2 ,\tmp_6_reg_838_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_6_reg_838[0]_i_3_n_0 ,\tmp_6_reg_838[0]_i_4_n_0 ,\tmp_6_reg_838[0]_i_5_n_0 ,\tmp_6_reg_838[0]_i_6_n_0 }),
        .O(\NLW_tmp_6_reg_838_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\tmp_6_reg_838[0]_i_7_n_0 ,\tmp_6_reg_838[0]_i_8_n_0 ,\tmp_6_reg_838[0]_i_9_n_0 ,\tmp_6_reg_838[0]_i_10_n_0 }));
  CARRY4 \tmp_6_reg_838_reg[0]_i_11 
       (.CI(\tmp_6_reg_838_reg[0]_i_20_n_0 ),
        .CO({\tmp_6_reg_838_reg[0]_i_11_n_0 ,\tmp_6_reg_838_reg[0]_i_11_n_1 ,\tmp_6_reg_838_reg[0]_i_11_n_2 ,\tmp_6_reg_838_reg[0]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_6_reg_838[0]_i_21_n_0 ,\tmp_6_reg_838[0]_i_22_n_0 ,\tmp_6_reg_838[0]_i_23_n_0 ,\tmp_6_reg_838[0]_i_24_n_0 }),
        .O(\NLW_tmp_6_reg_838_reg[0]_i_11_O_UNCONNECTED [3:0]),
        .S({\tmp_6_reg_838[0]_i_25_n_0 ,\tmp_6_reg_838[0]_i_26_n_0 ,\tmp_6_reg_838[0]_i_27_n_0 ,\tmp_6_reg_838[0]_i_28_n_0 }));
  CARRY4 \tmp_6_reg_838_reg[0]_i_2 
       (.CI(\tmp_6_reg_838_reg[0]_i_11_n_0 ),
        .CO({\tmp_6_reg_838_reg[0]_i_2_n_0 ,\tmp_6_reg_838_reg[0]_i_2_n_1 ,\tmp_6_reg_838_reg[0]_i_2_n_2 ,\tmp_6_reg_838_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_6_reg_838[0]_i_12_n_0 ,\tmp_6_reg_838[0]_i_13_n_0 ,\tmp_6_reg_838[0]_i_14_n_0 ,\tmp_6_reg_838[0]_i_15_n_0 }),
        .O(\NLW_tmp_6_reg_838_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_6_reg_838[0]_i_16_n_0 ,\tmp_6_reg_838[0]_i_17_n_0 ,\tmp_6_reg_838[0]_i_18_n_0 ,\tmp_6_reg_838[0]_i_19_n_0 }));
  CARRY4 \tmp_6_reg_838_reg[0]_i_20 
       (.CI(1'b0),
        .CO({\tmp_6_reg_838_reg[0]_i_20_n_0 ,\tmp_6_reg_838_reg[0]_i_20_n_1 ,\tmp_6_reg_838_reg[0]_i_20_n_2 ,\tmp_6_reg_838_reg[0]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_6_reg_838[0]_i_29_n_0 ,\tmp_6_reg_838[0]_i_30_n_0 ,\tmp_6_reg_838[0]_i_31_n_0 ,\tmp_6_reg_838[0]_i_32_n_0 }),
        .O(\NLW_tmp_6_reg_838_reg[0]_i_20_O_UNCONNECTED [3:0]),
        .S({\tmp_6_reg_838[0]_i_33_n_0 ,\tmp_6_reg_838[0]_i_34_n_0 ,\tmp_6_reg_838[0]_i_35_n_0 ,\tmp_6_reg_838[0]_i_36_n_0 }));
  FDRE \tmp_9_reg_979_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(grp_fu_318_p2[31]),
        .Q(tmp_9_reg_979[0]),
        .R(1'b0));
  FDRE \tmp_9_reg_979_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(grp_fu_318_p2[41]),
        .Q(tmp_9_reg_979[10]),
        .R(1'b0));
  FDRE \tmp_9_reg_979_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(grp_fu_318_p2[42]),
        .Q(tmp_9_reg_979[11]),
        .R(1'b0));
  FDRE \tmp_9_reg_979_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(grp_fu_318_p2[43]),
        .Q(tmp_9_reg_979[12]),
        .R(1'b0));
  FDRE \tmp_9_reg_979_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(grp_fu_318_p2[44]),
        .Q(tmp_9_reg_979[13]),
        .R(1'b0));
  FDRE \tmp_9_reg_979_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(grp_fu_318_p2[45]),
        .Q(tmp_9_reg_979[14]),
        .R(1'b0));
  FDRE \tmp_9_reg_979_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(grp_fu_318_p2[46]),
        .Q(tmp_9_reg_979[15]),
        .R(1'b0));
  FDRE \tmp_9_reg_979_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(grp_fu_318_p2[47]),
        .Q(tmp_9_reg_979[16]),
        .R(1'b0));
  FDRE \tmp_9_reg_979_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(grp_fu_318_p2[48]),
        .Q(tmp_9_reg_979[17]),
        .R(1'b0));
  FDRE \tmp_9_reg_979_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(grp_fu_318_p2[49]),
        .Q(tmp_9_reg_979[18]),
        .R(1'b0));
  FDRE \tmp_9_reg_979_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(grp_fu_318_p2[50]),
        .Q(tmp_9_reg_979[19]),
        .R(1'b0));
  FDRE \tmp_9_reg_979_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(grp_fu_318_p2[32]),
        .Q(tmp_9_reg_979[1]),
        .R(1'b0));
  FDRE \tmp_9_reg_979_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(grp_fu_318_p2[51]),
        .Q(tmp_9_reg_979[20]),
        .R(1'b0));
  FDRE \tmp_9_reg_979_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(grp_fu_318_p2[52]),
        .Q(tmp_9_reg_979[21]),
        .R(1'b0));
  FDRE \tmp_9_reg_979_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(grp_fu_318_p2[53]),
        .Q(tmp_9_reg_979[22]),
        .R(1'b0));
  FDRE \tmp_9_reg_979_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(grp_fu_318_p2[54]),
        .Q(tmp_9_reg_979[23]),
        .R(1'b0));
  FDRE \tmp_9_reg_979_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(grp_fu_318_p2[55]),
        .Q(tmp_9_reg_979[24]),
        .R(1'b0));
  FDRE \tmp_9_reg_979_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(grp_fu_318_p2[56]),
        .Q(tmp_9_reg_979[25]),
        .R(1'b0));
  FDRE \tmp_9_reg_979_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(grp_fu_318_p2[57]),
        .Q(tmp_9_reg_979[26]),
        .R(1'b0));
  FDRE \tmp_9_reg_979_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(grp_fu_318_p2[58]),
        .Q(tmp_9_reg_979[27]),
        .R(1'b0));
  FDRE \tmp_9_reg_979_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(grp_fu_318_p2[59]),
        .Q(tmp_9_reg_979[28]),
        .R(1'b0));
  FDRE \tmp_9_reg_979_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(grp_fu_318_p2[60]),
        .Q(tmp_9_reg_979[29]),
        .R(1'b0));
  FDRE \tmp_9_reg_979_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(grp_fu_318_p2[33]),
        .Q(tmp_9_reg_979[2]),
        .R(1'b0));
  FDRE \tmp_9_reg_979_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(grp_fu_318_p2[61]),
        .Q(tmp_9_reg_979[30]),
        .R(1'b0));
  FDRE \tmp_9_reg_979_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(grp_fu_318_p2[62]),
        .Q(tmp_9_reg_979[31]),
        .R(1'b0));
  FDRE \tmp_9_reg_979_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(grp_fu_318_p2[34]),
        .Q(tmp_9_reg_979[3]),
        .R(1'b0));
  FDRE \tmp_9_reg_979_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(grp_fu_318_p2[35]),
        .Q(tmp_9_reg_979[4]),
        .R(1'b0));
  FDRE \tmp_9_reg_979_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(grp_fu_318_p2[36]),
        .Q(tmp_9_reg_979[5]),
        .R(1'b0));
  FDRE \tmp_9_reg_979_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(grp_fu_318_p2[37]),
        .Q(tmp_9_reg_979[6]),
        .R(1'b0));
  FDRE \tmp_9_reg_979_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(grp_fu_318_p2[38]),
        .Q(tmp_9_reg_979[7]),
        .R(1'b0));
  FDRE \tmp_9_reg_979_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(grp_fu_318_p2[39]),
        .Q(tmp_9_reg_979[8]),
        .R(1'b0));
  FDRE \tmp_9_reg_979_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage4),
        .D(grp_fu_318_p2[40]),
        .Q(tmp_9_reg_979[9]),
        .R(1'b0));
  FDRE \tmp_cast_reg_936_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(tmp_s_fu_307_p3[31]),
        .Q(tmp_cast_reg_936[31]),
        .R(1'b0));
  FDRE \tmp_cast_reg_936_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(tmp_s_fu_307_p3[32]),
        .Q(tmp_cast_reg_936[32]),
        .R(1'b0));
  FDRE \tmp_cast_reg_936_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(tmp_s_fu_307_p3[33]),
        .Q(tmp_cast_reg_936[33]),
        .R(1'b0));
  FDRE \tmp_cast_reg_936_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(tmp_s_fu_307_p3[34]),
        .Q(tmp_cast_reg_936[34]),
        .R(1'b0));
  FDRE \tmp_cast_reg_936_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(tmp_s_fu_307_p3[35]),
        .Q(tmp_cast_reg_936[35]),
        .R(1'b0));
  FDRE \tmp_cast_reg_936_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(tmp_s_fu_307_p3[36]),
        .Q(tmp_cast_reg_936[36]),
        .R(1'b0));
  FDRE \tmp_cast_reg_936_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(tmp_s_fu_307_p3[37]),
        .Q(tmp_cast_reg_936[37]),
        .R(1'b0));
  FDRE \tmp_cast_reg_936_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(tmp_s_fu_307_p3[38]),
        .Q(tmp_cast_reg_936[38]),
        .R(1'b0));
  FDRE \tmp_cast_reg_936_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(tmp_s_fu_307_p3[39]),
        .Q(tmp_cast_reg_936[39]),
        .R(1'b0));
  FDRE \tmp_cast_reg_936_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(tmp_s_fu_307_p3[40]),
        .Q(tmp_cast_reg_936[40]),
        .R(1'b0));
  FDRE \tmp_cast_reg_936_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(tmp_s_fu_307_p3[41]),
        .Q(tmp_cast_reg_936[41]),
        .R(1'b0));
  FDRE \tmp_cast_reg_936_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(tmp_s_fu_307_p3[42]),
        .Q(tmp_cast_reg_936[42]),
        .R(1'b0));
  FDRE \tmp_cast_reg_936_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(tmp_s_fu_307_p3[43]),
        .Q(tmp_cast_reg_936[43]),
        .R(1'b0));
  FDRE \tmp_cast_reg_936_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(tmp_s_fu_307_p3[44]),
        .Q(tmp_cast_reg_936[44]),
        .R(1'b0));
  FDRE \tmp_cast_reg_936_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(tmp_s_fu_307_p3[45]),
        .Q(tmp_cast_reg_936[45]),
        .R(1'b0));
  FDRE \tmp_cast_reg_936_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(tmp_s_fu_307_p3[46]),
        .Q(tmp_cast_reg_936[46]),
        .R(1'b0));
  FDRE \tmp_cast_reg_936_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(tmp_s_fu_307_p3[47]),
        .Q(tmp_cast_reg_936[47]),
        .R(1'b0));
  FDRE \tmp_cast_reg_936_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(tmp_s_fu_307_p3[48]),
        .Q(tmp_cast_reg_936[48]),
        .R(1'b0));
  FDRE \tmp_cast_reg_936_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(tmp_s_fu_307_p3[49]),
        .Q(tmp_cast_reg_936[49]),
        .R(1'b0));
  FDRE \tmp_cast_reg_936_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(tmp_s_fu_307_p3[50]),
        .Q(tmp_cast_reg_936[50]),
        .R(1'b0));
  FDRE \tmp_cast_reg_936_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(tmp_s_fu_307_p3[51]),
        .Q(tmp_cast_reg_936[51]),
        .R(1'b0));
  FDRE \tmp_cast_reg_936_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(tmp_s_fu_307_p3[52]),
        .Q(tmp_cast_reg_936[52]),
        .R(1'b0));
  FDRE \tmp_cast_reg_936_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(tmp_s_fu_307_p3[53]),
        .Q(tmp_cast_reg_936[53]),
        .R(1'b0));
  FDRE \tmp_cast_reg_936_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(tmp_s_fu_307_p3[54]),
        .Q(tmp_cast_reg_936[54]),
        .R(1'b0));
  FDRE \tmp_cast_reg_936_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(tmp_s_fu_307_p3[55]),
        .Q(tmp_cast_reg_936[55]),
        .R(1'b0));
  FDRE \tmp_cast_reg_936_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(tmp_s_fu_307_p3[56]),
        .Q(tmp_cast_reg_936[56]),
        .R(1'b0));
  FDRE \tmp_cast_reg_936_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(tmp_s_fu_307_p3[57]),
        .Q(tmp_cast_reg_936[57]),
        .R(1'b0));
  FDRE \tmp_cast_reg_936_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(tmp_s_fu_307_p3[58]),
        .Q(tmp_cast_reg_936[58]),
        .R(1'b0));
  FDRE \tmp_cast_reg_936_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(tmp_s_fu_307_p3[59]),
        .Q(tmp_cast_reg_936[59]),
        .R(1'b0));
  FDRE \tmp_cast_reg_936_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(tmp_s_fu_307_p3[60]),
        .Q(tmp_cast_reg_936[60]),
        .R(1'b0));
  FDRE \tmp_cast_reg_936_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(tmp_s_fu_307_p3[61]),
        .Q(tmp_cast_reg_936[61]),
        .R(1'b0));
  FDRE \tmp_cast_reg_936_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(tmp_s_fu_307_p3[62]),
        .Q(tmp_cast_reg_936[62]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_reg_961[0]_i_10 
       (.I0(tmp_s_fu_307_p3[55]),
        .I1(ap_reg_pp0_iter1_accumulator_V_load_reg_825[24]),
        .I2(tmp_s_fu_307_p3[56]),
        .I3(ap_reg_pp0_iter1_accumulator_V_load_reg_825[25]),
        .O(\tmp_reg_961[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h20F2)) 
    \tmp_reg_961[0]_i_12 
       (.I0(tmp_s_fu_307_p3[53]),
        .I1(ap_reg_pp0_iter1_accumulator_V_load_reg_825[22]),
        .I2(tmp_s_fu_307_p3[54]),
        .I3(ap_reg_pp0_iter1_accumulator_V_load_reg_825[23]),
        .O(\tmp_reg_961[0]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h20F2)) 
    \tmp_reg_961[0]_i_13 
       (.I0(tmp_s_fu_307_p3[51]),
        .I1(ap_reg_pp0_iter1_accumulator_V_load_reg_825[20]),
        .I2(tmp_s_fu_307_p3[52]),
        .I3(ap_reg_pp0_iter1_accumulator_V_load_reg_825[21]),
        .O(\tmp_reg_961[0]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h20F2)) 
    \tmp_reg_961[0]_i_14 
       (.I0(tmp_s_fu_307_p3[49]),
        .I1(ap_reg_pp0_iter1_accumulator_V_load_reg_825[18]),
        .I2(tmp_s_fu_307_p3[50]),
        .I3(ap_reg_pp0_iter1_accumulator_V_load_reg_825[19]),
        .O(\tmp_reg_961[0]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h20F2)) 
    \tmp_reg_961[0]_i_15 
       (.I0(tmp_s_fu_307_p3[47]),
        .I1(ap_reg_pp0_iter1_accumulator_V_load_reg_825[16]),
        .I2(tmp_s_fu_307_p3[48]),
        .I3(ap_reg_pp0_iter1_accumulator_V_load_reg_825[17]),
        .O(\tmp_reg_961[0]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_reg_961[0]_i_16 
       (.I0(tmp_s_fu_307_p3[53]),
        .I1(ap_reg_pp0_iter1_accumulator_V_load_reg_825[22]),
        .I2(tmp_s_fu_307_p3[54]),
        .I3(ap_reg_pp0_iter1_accumulator_V_load_reg_825[23]),
        .O(\tmp_reg_961[0]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_reg_961[0]_i_17 
       (.I0(tmp_s_fu_307_p3[51]),
        .I1(ap_reg_pp0_iter1_accumulator_V_load_reg_825[20]),
        .I2(tmp_s_fu_307_p3[52]),
        .I3(ap_reg_pp0_iter1_accumulator_V_load_reg_825[21]),
        .O(\tmp_reg_961[0]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_reg_961[0]_i_18 
       (.I0(tmp_s_fu_307_p3[49]),
        .I1(ap_reg_pp0_iter1_accumulator_V_load_reg_825[18]),
        .I2(tmp_s_fu_307_p3[50]),
        .I3(ap_reg_pp0_iter1_accumulator_V_load_reg_825[19]),
        .O(\tmp_reg_961[0]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_reg_961[0]_i_19 
       (.I0(tmp_s_fu_307_p3[47]),
        .I1(ap_reg_pp0_iter1_accumulator_V_load_reg_825[16]),
        .I2(tmp_s_fu_307_p3[48]),
        .I3(ap_reg_pp0_iter1_accumulator_V_load_reg_825[17]),
        .O(\tmp_reg_961[0]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h20F2)) 
    \tmp_reg_961[0]_i_21 
       (.I0(tmp_s_fu_307_p3[45]),
        .I1(ap_reg_pp0_iter1_accumulator_V_load_reg_825[14]),
        .I2(tmp_s_fu_307_p3[46]),
        .I3(ap_reg_pp0_iter1_accumulator_V_load_reg_825[15]),
        .O(\tmp_reg_961[0]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h20F2)) 
    \tmp_reg_961[0]_i_22 
       (.I0(tmp_s_fu_307_p3[43]),
        .I1(ap_reg_pp0_iter1_accumulator_V_load_reg_825[12]),
        .I2(tmp_s_fu_307_p3[44]),
        .I3(ap_reg_pp0_iter1_accumulator_V_load_reg_825[13]),
        .O(\tmp_reg_961[0]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h20F2)) 
    \tmp_reg_961[0]_i_23 
       (.I0(tmp_s_fu_307_p3[41]),
        .I1(ap_reg_pp0_iter1_accumulator_V_load_reg_825[10]),
        .I2(tmp_s_fu_307_p3[42]),
        .I3(ap_reg_pp0_iter1_accumulator_V_load_reg_825[11]),
        .O(\tmp_reg_961[0]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h20F2)) 
    \tmp_reg_961[0]_i_24 
       (.I0(tmp_s_fu_307_p3[39]),
        .I1(ap_reg_pp0_iter1_accumulator_V_load_reg_825[8]),
        .I2(tmp_s_fu_307_p3[40]),
        .I3(ap_reg_pp0_iter1_accumulator_V_load_reg_825[9]),
        .O(\tmp_reg_961[0]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_reg_961[0]_i_25 
       (.I0(tmp_s_fu_307_p3[45]),
        .I1(ap_reg_pp0_iter1_accumulator_V_load_reg_825[14]),
        .I2(tmp_s_fu_307_p3[46]),
        .I3(ap_reg_pp0_iter1_accumulator_V_load_reg_825[15]),
        .O(\tmp_reg_961[0]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_reg_961[0]_i_26 
       (.I0(tmp_s_fu_307_p3[43]),
        .I1(ap_reg_pp0_iter1_accumulator_V_load_reg_825[12]),
        .I2(tmp_s_fu_307_p3[44]),
        .I3(ap_reg_pp0_iter1_accumulator_V_load_reg_825[13]),
        .O(\tmp_reg_961[0]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_reg_961[0]_i_27 
       (.I0(tmp_s_fu_307_p3[41]),
        .I1(ap_reg_pp0_iter1_accumulator_V_load_reg_825[10]),
        .I2(tmp_s_fu_307_p3[42]),
        .I3(ap_reg_pp0_iter1_accumulator_V_load_reg_825[11]),
        .O(\tmp_reg_961[0]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_reg_961[0]_i_28 
       (.I0(tmp_s_fu_307_p3[39]),
        .I1(ap_reg_pp0_iter1_accumulator_V_load_reg_825[8]),
        .I2(tmp_s_fu_307_p3[40]),
        .I3(ap_reg_pp0_iter1_accumulator_V_load_reg_825[9]),
        .O(\tmp_reg_961[0]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h20F2)) 
    \tmp_reg_961[0]_i_29 
       (.I0(tmp_s_fu_307_p3[37]),
        .I1(ap_reg_pp0_iter1_accumulator_V_load_reg_825[6]),
        .I2(tmp_s_fu_307_p3[38]),
        .I3(ap_reg_pp0_iter1_accumulator_V_load_reg_825[7]),
        .O(\tmp_reg_961[0]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h20F2)) 
    \tmp_reg_961[0]_i_3 
       (.I0(tmp_s_fu_307_p3[61]),
        .I1(ap_reg_pp0_iter1_accumulator_V_load_reg_825[30]),
        .I2(tmp_s_fu_307_p3[62]),
        .I3(ap_reg_pp0_iter1_accumulator_V_load_reg_825[31]),
        .O(\tmp_reg_961[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h20F2)) 
    \tmp_reg_961[0]_i_30 
       (.I0(tmp_s_fu_307_p3[35]),
        .I1(ap_reg_pp0_iter1_accumulator_V_load_reg_825[4]),
        .I2(tmp_s_fu_307_p3[36]),
        .I3(ap_reg_pp0_iter1_accumulator_V_load_reg_825[5]),
        .O(\tmp_reg_961[0]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h20F2)) 
    \tmp_reg_961[0]_i_31 
       (.I0(tmp_s_fu_307_p3[33]),
        .I1(ap_reg_pp0_iter1_accumulator_V_load_reg_825[2]),
        .I2(tmp_s_fu_307_p3[34]),
        .I3(ap_reg_pp0_iter1_accumulator_V_load_reg_825[3]),
        .O(\tmp_reg_961[0]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h20F2)) 
    \tmp_reg_961[0]_i_32 
       (.I0(tmp_s_fu_307_p3[31]),
        .I1(ap_reg_pp0_iter1_accumulator_V_load_reg_825[0]),
        .I2(tmp_s_fu_307_p3[32]),
        .I3(ap_reg_pp0_iter1_accumulator_V_load_reg_825[1]),
        .O(\tmp_reg_961[0]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_reg_961[0]_i_33 
       (.I0(tmp_s_fu_307_p3[37]),
        .I1(ap_reg_pp0_iter1_accumulator_V_load_reg_825[6]),
        .I2(tmp_s_fu_307_p3[38]),
        .I3(ap_reg_pp0_iter1_accumulator_V_load_reg_825[7]),
        .O(\tmp_reg_961[0]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_reg_961[0]_i_34 
       (.I0(tmp_s_fu_307_p3[35]),
        .I1(ap_reg_pp0_iter1_accumulator_V_load_reg_825[4]),
        .I2(tmp_s_fu_307_p3[36]),
        .I3(ap_reg_pp0_iter1_accumulator_V_load_reg_825[5]),
        .O(\tmp_reg_961[0]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_reg_961[0]_i_35 
       (.I0(tmp_s_fu_307_p3[33]),
        .I1(ap_reg_pp0_iter1_accumulator_V_load_reg_825[2]),
        .I2(tmp_s_fu_307_p3[34]),
        .I3(ap_reg_pp0_iter1_accumulator_V_load_reg_825[3]),
        .O(\tmp_reg_961[0]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_reg_961[0]_i_36 
       (.I0(tmp_s_fu_307_p3[31]),
        .I1(ap_reg_pp0_iter1_accumulator_V_load_reg_825[0]),
        .I2(tmp_s_fu_307_p3[32]),
        .I3(ap_reg_pp0_iter1_accumulator_V_load_reg_825[1]),
        .O(\tmp_reg_961[0]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h20F2)) 
    \tmp_reg_961[0]_i_4 
       (.I0(tmp_s_fu_307_p3[59]),
        .I1(ap_reg_pp0_iter1_accumulator_V_load_reg_825[28]),
        .I2(tmp_s_fu_307_p3[60]),
        .I3(ap_reg_pp0_iter1_accumulator_V_load_reg_825[29]),
        .O(\tmp_reg_961[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h20F2)) 
    \tmp_reg_961[0]_i_5 
       (.I0(tmp_s_fu_307_p3[57]),
        .I1(ap_reg_pp0_iter1_accumulator_V_load_reg_825[26]),
        .I2(tmp_s_fu_307_p3[58]),
        .I3(ap_reg_pp0_iter1_accumulator_V_load_reg_825[27]),
        .O(\tmp_reg_961[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h20F2)) 
    \tmp_reg_961[0]_i_6 
       (.I0(tmp_s_fu_307_p3[55]),
        .I1(ap_reg_pp0_iter1_accumulator_V_load_reg_825[24]),
        .I2(tmp_s_fu_307_p3[56]),
        .I3(ap_reg_pp0_iter1_accumulator_V_load_reg_825[25]),
        .O(\tmp_reg_961[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_reg_961[0]_i_7 
       (.I0(tmp_s_fu_307_p3[61]),
        .I1(ap_reg_pp0_iter1_accumulator_V_load_reg_825[30]),
        .I2(tmp_s_fu_307_p3[62]),
        .I3(ap_reg_pp0_iter1_accumulator_V_load_reg_825[31]),
        .O(\tmp_reg_961[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_reg_961[0]_i_8 
       (.I0(tmp_s_fu_307_p3[59]),
        .I1(ap_reg_pp0_iter1_accumulator_V_load_reg_825[28]),
        .I2(tmp_s_fu_307_p3[60]),
        .I3(ap_reg_pp0_iter1_accumulator_V_load_reg_825[29]),
        .O(\tmp_reg_961[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_reg_961[0]_i_9 
       (.I0(tmp_s_fu_307_p3[57]),
        .I1(ap_reg_pp0_iter1_accumulator_V_load_reg_825[26]),
        .I2(tmp_s_fu_307_p3[58]),
        .I3(ap_reg_pp0_iter1_accumulator_V_load_reg_825[27]),
        .O(\tmp_reg_961[0]_i_9_n_0 ));
  FDRE \tmp_reg_961_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(tmp_fu_333_p2),
        .Q(tmp_reg_961),
        .R(1'b0));
  CARRY4 \tmp_reg_961_reg[0]_i_1 
       (.CI(\tmp_reg_961_reg[0]_i_2_n_0 ),
        .CO({tmp_fu_333_p2,\tmp_reg_961_reg[0]_i_1_n_1 ,\tmp_reg_961_reg[0]_i_1_n_2 ,\tmp_reg_961_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_reg_961[0]_i_3_n_0 ,\tmp_reg_961[0]_i_4_n_0 ,\tmp_reg_961[0]_i_5_n_0 ,\tmp_reg_961[0]_i_6_n_0 }),
        .O(\NLW_tmp_reg_961_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\tmp_reg_961[0]_i_7_n_0 ,\tmp_reg_961[0]_i_8_n_0 ,\tmp_reg_961[0]_i_9_n_0 ,\tmp_reg_961[0]_i_10_n_0 }));
  CARRY4 \tmp_reg_961_reg[0]_i_11 
       (.CI(\tmp_reg_961_reg[0]_i_20_n_0 ),
        .CO({\tmp_reg_961_reg[0]_i_11_n_0 ,\tmp_reg_961_reg[0]_i_11_n_1 ,\tmp_reg_961_reg[0]_i_11_n_2 ,\tmp_reg_961_reg[0]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_reg_961[0]_i_21_n_0 ,\tmp_reg_961[0]_i_22_n_0 ,\tmp_reg_961[0]_i_23_n_0 ,\tmp_reg_961[0]_i_24_n_0 }),
        .O(\NLW_tmp_reg_961_reg[0]_i_11_O_UNCONNECTED [3:0]),
        .S({\tmp_reg_961[0]_i_25_n_0 ,\tmp_reg_961[0]_i_26_n_0 ,\tmp_reg_961[0]_i_27_n_0 ,\tmp_reg_961[0]_i_28_n_0 }));
  CARRY4 \tmp_reg_961_reg[0]_i_2 
       (.CI(\tmp_reg_961_reg[0]_i_11_n_0 ),
        .CO({\tmp_reg_961_reg[0]_i_2_n_0 ,\tmp_reg_961_reg[0]_i_2_n_1 ,\tmp_reg_961_reg[0]_i_2_n_2 ,\tmp_reg_961_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_reg_961[0]_i_12_n_0 ,\tmp_reg_961[0]_i_13_n_0 ,\tmp_reg_961[0]_i_14_n_0 ,\tmp_reg_961[0]_i_15_n_0 }),
        .O(\NLW_tmp_reg_961_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_reg_961[0]_i_16_n_0 ,\tmp_reg_961[0]_i_17_n_0 ,\tmp_reg_961[0]_i_18_n_0 ,\tmp_reg_961[0]_i_19_n_0 }));
  CARRY4 \tmp_reg_961_reg[0]_i_20 
       (.CI(1'b0),
        .CO({\tmp_reg_961_reg[0]_i_20_n_0 ,\tmp_reg_961_reg[0]_i_20_n_1 ,\tmp_reg_961_reg[0]_i_20_n_2 ,\tmp_reg_961_reg[0]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_reg_961[0]_i_29_n_0 ,\tmp_reg_961[0]_i_30_n_0 ,\tmp_reg_961[0]_i_31_n_0 ,\tmp_reg_961[0]_i_32_n_0 }),
        .O(\NLW_tmp_reg_961_reg[0]_i_20_O_UNCONNECTED [3:0]),
        .S({\tmp_reg_961[0]_i_33_n_0 ,\tmp_reg_961[0]_i_34_n_0 ,\tmp_reg_961[0]_i_35_n_0 ,\tmp_reg_961[0]_i_36_n_0 }));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud
   (grp_fu_442_p2,
    ap_clk,
    Q,
    bin_s1,
    \tmp_cast_reg_936_reg[32] );
  output [32:0]grp_fu_442_p2;
  input ap_clk;
  input [33:0]Q;
  input [29:0]bin_s1;
  input [1:0]\tmp_cast_reg_936_reg[32] ;

  wire [33:0]Q;
  wire ap_clk;
  wire [29:0]bin_s1;
  wire [32:0]grp_fu_442_p2;
  wire [1:0]\tmp_cast_reg_936_reg[32] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0_28 pwm_add_66s_66ns_cud_AddSubnS_0_U
       (.Q(Q),
        .ap_clk(ap_clk),
        .bin_s1(bin_s1),
        .grp_fu_442_p2(grp_fu_442_p2),
        .\tmp_cast_reg_936_reg[32] (\tmp_cast_reg_936_reg[32] ));
endmodule

(* ORIG_REF_NAME = "pwm_add_66s_66ns_cud" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_0
   (grp_fu_498_p2,
    ap_clk,
    Q,
    bin_s1,
    \tmp_cast_reg_936_reg[32] );
  output [32:0]grp_fu_498_p2;
  input ap_clk;
  input [33:0]Q;
  input [29:0]bin_s1;
  input [1:0]\tmp_cast_reg_936_reg[32] ;

  wire [33:0]Q;
  wire ap_clk;
  wire [29:0]bin_s1;
  wire [32:0]grp_fu_498_p2;
  wire [1:0]\tmp_cast_reg_936_reg[32] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0_25 pwm_add_66s_66ns_cud_AddSubnS_0_U
       (.Q(Q),
        .ap_clk(ap_clk),
        .bin_s1(bin_s1),
        .grp_fu_498_p2(grp_fu_498_p2),
        .\tmp_cast_reg_936_reg[32] (\tmp_cast_reg_936_reg[32] ));
endmodule

(* ORIG_REF_NAME = "pwm_add_66s_66ns_cud" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_1
   (bin_s1,
    grp_fu_554_p2,
    ap_clk,
    Q,
    \p_Val2_5_reg_1112_reg[64] );
  output [29:0]bin_s1;
  output [32:0]grp_fu_554_p2;
  input ap_clk;
  input [31:0]Q;
  input [33:0]\p_Val2_5_reg_1112_reg[64] ;

  wire [31:0]Q;
  wire ap_clk;
  wire [29:0]bin_s1;
  wire [32:0]grp_fu_554_p2;
  wire [33:0]\p_Val2_5_reg_1112_reg[64] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0_22 pwm_add_66s_66ns_cud_AddSubnS_0_U
       (.Q(Q),
        .ap_clk(ap_clk),
        .bin_s1(bin_s1),
        .grp_fu_554_p2(grp_fu_554_p2),
        .\p_Val2_5_reg_1112_reg[64] (\p_Val2_5_reg_1112_reg[64] ));
endmodule

(* ORIG_REF_NAME = "pwm_add_66s_66ns_cud" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_2
   (grp_fu_318_p2,
    ap_clk,
    Q,
    \ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[31] );
  output [32:0]grp_fu_318_p2;
  input ap_clk;
  input [33:0]Q;
  input [31:0]\ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[31] ;

  wire [33:0]Q;
  wire ap_clk;
  wire [31:0]\ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[31] ;
  wire [32:0]grp_fu_318_p2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0_19 pwm_add_66s_66ns_cud_AddSubnS_0_U
       (.Q(Q),
        .ap_clk(ap_clk),
        .\ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[31] (\ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[31] ),
        .grp_fu_318_p2(grp_fu_318_p2));
endmodule

(* ORIG_REF_NAME = "pwm_add_66s_66ns_cud" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_3
   (grp_fu_359_p2,
    ap_clk,
    Q,
    bin_s1,
    \tmp_cast_reg_936_reg[32] );
  output [32:0]grp_fu_359_p2;
  input ap_clk;
  input [33:0]Q;
  input [29:0]bin_s1;
  input [1:0]\tmp_cast_reg_936_reg[32] ;

  wire [33:0]Q;
  wire ap_clk;
  wire [29:0]bin_s1;
  wire [32:0]grp_fu_359_p2;
  wire [1:0]\tmp_cast_reg_936_reg[32] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0_16 pwm_add_66s_66ns_cud_AddSubnS_0_U
       (.Q(Q),
        .ap_clk(ap_clk),
        .bin_s1(bin_s1),
        .grp_fu_359_p2(grp_fu_359_p2),
        .\tmp_cast_reg_936_reg[32] (\tmp_cast_reg_936_reg[32] ));
endmodule

(* ORIG_REF_NAME = "pwm_add_66s_66ns_cud" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_4
   (grp_fu_391_p2,
    ap_clk,
    Q,
    bin_s1,
    \tmp_cast_reg_936_reg[32] );
  output [32:0]grp_fu_391_p2;
  input ap_clk;
  input [33:0]Q;
  input [29:0]bin_s1;
  input [1:0]\tmp_cast_reg_936_reg[32] ;

  wire [33:0]Q;
  wire ap_clk;
  wire [29:0]bin_s1;
  wire [32:0]grp_fu_391_p2;
  wire [1:0]\tmp_cast_reg_936_reg[32] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0 pwm_add_66s_66ns_cud_AddSubnS_0_U
       (.Q(Q),
        .ap_clk(ap_clk),
        .bin_s1(bin_s1),
        .grp_fu_391_p2(grp_fu_391_p2),
        .\tmp_cast_reg_936_reg[32] (\tmp_cast_reg_936_reg[32] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0
   (grp_fu_391_p2,
    ap_clk,
    Q,
    bin_s1,
    \tmp_cast_reg_936_reg[32] );
  output [32:0]grp_fu_391_p2;
  input ap_clk;
  input [33:0]Q;
  input [29:0]bin_s1;
  input [1:0]\tmp_cast_reg_936_reg[32] ;

  wire [33:0]Q;
  wire [32:0]ain_s1;
  wire ap_clk;
  wire [29:0]bin_s1;
  wire carry_s1;
  wire facout_s1;
  wire [32:0]grp_fu_391_p2;
  wire \tmp_18_reg_1053_reg[10]_i_1_n_0 ;
  wire \tmp_18_reg_1053_reg[10]_i_1_n_1 ;
  wire \tmp_18_reg_1053_reg[10]_i_1_n_2 ;
  wire \tmp_18_reg_1053_reg[10]_i_1_n_3 ;
  wire \tmp_18_reg_1053_reg[14]_i_1_n_0 ;
  wire \tmp_18_reg_1053_reg[14]_i_1_n_1 ;
  wire \tmp_18_reg_1053_reg[14]_i_1_n_2 ;
  wire \tmp_18_reg_1053_reg[14]_i_1_n_3 ;
  wire \tmp_18_reg_1053_reg[18]_i_1_n_0 ;
  wire \tmp_18_reg_1053_reg[18]_i_1_n_1 ;
  wire \tmp_18_reg_1053_reg[18]_i_1_n_2 ;
  wire \tmp_18_reg_1053_reg[18]_i_1_n_3 ;
  wire \tmp_18_reg_1053_reg[22]_i_1_n_0 ;
  wire \tmp_18_reg_1053_reg[22]_i_1_n_1 ;
  wire \tmp_18_reg_1053_reg[22]_i_1_n_2 ;
  wire \tmp_18_reg_1053_reg[22]_i_1_n_3 ;
  wire \tmp_18_reg_1053_reg[26]_i_1_n_0 ;
  wire \tmp_18_reg_1053_reg[26]_i_1_n_1 ;
  wire \tmp_18_reg_1053_reg[26]_i_1_n_2 ;
  wire \tmp_18_reg_1053_reg[26]_i_1_n_3 ;
  wire \tmp_18_reg_1053_reg[2]_i_1_n_0 ;
  wire \tmp_18_reg_1053_reg[2]_i_1_n_1 ;
  wire \tmp_18_reg_1053_reg[2]_i_1_n_2 ;
  wire \tmp_18_reg_1053_reg[2]_i_1_n_3 ;
  wire \tmp_18_reg_1053_reg[30]_i_1_n_0 ;
  wire \tmp_18_reg_1053_reg[30]_i_1_n_1 ;
  wire \tmp_18_reg_1053_reg[30]_i_1_n_2 ;
  wire \tmp_18_reg_1053_reg[30]_i_1_n_3 ;
  wire \tmp_18_reg_1053_reg[6]_i_1_n_0 ;
  wire \tmp_18_reg_1053_reg[6]_i_1_n_1 ;
  wire \tmp_18_reg_1053_reg[6]_i_1_n_2 ;
  wire \tmp_18_reg_1053_reg[6]_i_1_n_3 ;
  wire [1:0]\tmp_cast_reg_936_reg[32] ;
  wire u1_n_1;
  wire u1_n_2;
  wire u2_n_0;
  wire u2_n_1;
  wire u2_n_10;
  wire u2_n_11;
  wire u2_n_12;
  wire u2_n_13;
  wire u2_n_14;
  wire u2_n_15;
  wire u2_n_16;
  wire u2_n_17;
  wire u2_n_18;
  wire u2_n_19;
  wire u2_n_2;
  wire u2_n_20;
  wire u2_n_21;
  wire u2_n_22;
  wire u2_n_23;
  wire u2_n_24;
  wire u2_n_25;
  wire u2_n_26;
  wire u2_n_27;
  wire u2_n_28;
  wire u2_n_29;
  wire u2_n_3;
  wire u2_n_4;
  wire u2_n_5;
  wire u2_n_6;
  wire u2_n_7;
  wire u2_n_8;
  wire u2_n_9;
  wire [3:0]\NLW_r_V_1_2_reg_1048_reg[65]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_r_V_1_2_reg_1048_reg[65]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_tmp_18_reg_1053_reg[30]_i_1_O_UNCONNECTED ;

  FDRE \ain_s1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(ain_s1[0]),
        .R(1'b0));
  FDRE \ain_s1_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[12]),
        .Q(ain_s1[10]),
        .R(1'b0));
  FDRE \ain_s1_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[13]),
        .Q(ain_s1[11]),
        .R(1'b0));
  FDRE \ain_s1_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[14]),
        .Q(ain_s1[12]),
        .R(1'b0));
  FDRE \ain_s1_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[15]),
        .Q(ain_s1[13]),
        .R(1'b0));
  FDRE \ain_s1_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[16]),
        .Q(ain_s1[14]),
        .R(1'b0));
  FDRE \ain_s1_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[17]),
        .Q(ain_s1[15]),
        .R(1'b0));
  FDRE \ain_s1_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[18]),
        .Q(ain_s1[16]),
        .R(1'b0));
  FDRE \ain_s1_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[19]),
        .Q(ain_s1[17]),
        .R(1'b0));
  FDRE \ain_s1_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[20]),
        .Q(ain_s1[18]),
        .R(1'b0));
  FDRE \ain_s1_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[21]),
        .Q(ain_s1[19]),
        .R(1'b0));
  FDRE \ain_s1_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(ain_s1[1]),
        .R(1'b0));
  FDRE \ain_s1_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[22]),
        .Q(ain_s1[20]),
        .R(1'b0));
  FDRE \ain_s1_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[23]),
        .Q(ain_s1[21]),
        .R(1'b0));
  FDRE \ain_s1_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[24]),
        .Q(ain_s1[22]),
        .R(1'b0));
  FDRE \ain_s1_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[25]),
        .Q(ain_s1[23]),
        .R(1'b0));
  FDRE \ain_s1_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[26]),
        .Q(ain_s1[24]),
        .R(1'b0));
  FDRE \ain_s1_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[27]),
        .Q(ain_s1[25]),
        .R(1'b0));
  FDRE \ain_s1_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[28]),
        .Q(ain_s1[26]),
        .R(1'b0));
  FDRE \ain_s1_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[29]),
        .Q(ain_s1[27]),
        .R(1'b0));
  FDRE \ain_s1_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[30]),
        .Q(ain_s1[28]),
        .R(1'b0));
  FDRE \ain_s1_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[31]),
        .Q(ain_s1[29]),
        .R(1'b0));
  FDRE \ain_s1_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(ain_s1[2]),
        .R(1'b0));
  FDRE \ain_s1_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[32]),
        .Q(ain_s1[30]),
        .R(1'b0));
  FDRE \ain_s1_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[33]),
        .Q(ain_s1[32]),
        .R(1'b0));
  FDRE \ain_s1_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[5]),
        .Q(ain_s1[3]),
        .R(1'b0));
  FDRE \ain_s1_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[6]),
        .Q(ain_s1[4]),
        .R(1'b0));
  FDRE \ain_s1_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[7]),
        .Q(ain_s1[5]),
        .R(1'b0));
  FDRE \ain_s1_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[8]),
        .Q(ain_s1[6]),
        .R(1'b0));
  FDRE \ain_s1_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[9]),
        .Q(ain_s1[7]),
        .R(1'b0));
  FDRE \ain_s1_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[10]),
        .Q(ain_s1[8]),
        .R(1'b0));
  FDRE \ain_s1_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[11]),
        .Q(ain_s1[9]),
        .R(1'b0));
  FDRE carry_s1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(facout_s1),
        .Q(carry_s1),
        .R(1'b0));
  CARRY4 \r_V_1_2_reg_1048_reg[65]_i_1 
       (.CI(\tmp_18_reg_1053_reg[30]_i_1_n_0 ),
        .CO(\NLW_r_V_1_2_reg_1048_reg[65]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_r_V_1_2_reg_1048_reg[65]_i_1_O_UNCONNECTED [3:1],grp_fu_391_p2[32]}),
        .S({1'b0,1'b0,1'b0,ain_s1[32]}));
  FDRE \sum_s1_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(u1_n_2),
        .Q(grp_fu_391_p2[0]),
        .R(1'b0));
  FDRE \sum_s1_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(u1_n_1),
        .Q(grp_fu_391_p2[1]),
        .R(1'b0));
  CARRY4 \tmp_18_reg_1053_reg[10]_i_1 
       (.CI(\tmp_18_reg_1053_reg[6]_i_1_n_0 ),
        .CO({\tmp_18_reg_1053_reg[10]_i_1_n_0 ,\tmp_18_reg_1053_reg[10]_i_1_n_1 ,\tmp_18_reg_1053_reg[10]_i_1_n_2 ,\tmp_18_reg_1053_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(ain_s1[11:8]),
        .O(grp_fu_391_p2[13:10]),
        .S({u2_n_8,u2_n_9,u2_n_10,u2_n_11}));
  CARRY4 \tmp_18_reg_1053_reg[14]_i_1 
       (.CI(\tmp_18_reg_1053_reg[10]_i_1_n_0 ),
        .CO({\tmp_18_reg_1053_reg[14]_i_1_n_0 ,\tmp_18_reg_1053_reg[14]_i_1_n_1 ,\tmp_18_reg_1053_reg[14]_i_1_n_2 ,\tmp_18_reg_1053_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(ain_s1[15:12]),
        .O(grp_fu_391_p2[17:14]),
        .S({u2_n_12,u2_n_13,u2_n_14,u2_n_15}));
  CARRY4 \tmp_18_reg_1053_reg[18]_i_1 
       (.CI(\tmp_18_reg_1053_reg[14]_i_1_n_0 ),
        .CO({\tmp_18_reg_1053_reg[18]_i_1_n_0 ,\tmp_18_reg_1053_reg[18]_i_1_n_1 ,\tmp_18_reg_1053_reg[18]_i_1_n_2 ,\tmp_18_reg_1053_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(ain_s1[19:16]),
        .O(grp_fu_391_p2[21:18]),
        .S({u2_n_16,u2_n_17,u2_n_18,u2_n_19}));
  CARRY4 \tmp_18_reg_1053_reg[22]_i_1 
       (.CI(\tmp_18_reg_1053_reg[18]_i_1_n_0 ),
        .CO({\tmp_18_reg_1053_reg[22]_i_1_n_0 ,\tmp_18_reg_1053_reg[22]_i_1_n_1 ,\tmp_18_reg_1053_reg[22]_i_1_n_2 ,\tmp_18_reg_1053_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(ain_s1[23:20]),
        .O(grp_fu_391_p2[25:22]),
        .S({u2_n_20,u2_n_21,u2_n_22,u2_n_23}));
  CARRY4 \tmp_18_reg_1053_reg[26]_i_1 
       (.CI(\tmp_18_reg_1053_reg[22]_i_1_n_0 ),
        .CO({\tmp_18_reg_1053_reg[26]_i_1_n_0 ,\tmp_18_reg_1053_reg[26]_i_1_n_1 ,\tmp_18_reg_1053_reg[26]_i_1_n_2 ,\tmp_18_reg_1053_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(ain_s1[27:24]),
        .O(grp_fu_391_p2[29:26]),
        .S({u2_n_24,u2_n_25,u2_n_26,u2_n_27}));
  CARRY4 \tmp_18_reg_1053_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\tmp_18_reg_1053_reg[2]_i_1_n_0 ,\tmp_18_reg_1053_reg[2]_i_1_n_1 ,\tmp_18_reg_1053_reg[2]_i_1_n_2 ,\tmp_18_reg_1053_reg[2]_i_1_n_3 }),
        .CYINIT(bin_s1[0]),
        .DI(ain_s1[3:0]),
        .O(grp_fu_391_p2[5:2]),
        .S({u2_n_0,u2_n_1,u2_n_2,u2_n_3}));
  CARRY4 \tmp_18_reg_1053_reg[30]_i_1 
       (.CI(\tmp_18_reg_1053_reg[26]_i_1_n_0 ),
        .CO({\tmp_18_reg_1053_reg[30]_i_1_n_0 ,\tmp_18_reg_1053_reg[30]_i_1_n_1 ,\tmp_18_reg_1053_reg[30]_i_1_n_2 ,\tmp_18_reg_1053_reg[30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({ain_s1[32],ain_s1[30:28]}),
        .O({\NLW_tmp_18_reg_1053_reg[30]_i_1_O_UNCONNECTED [3:2],grp_fu_391_p2[31:30]}),
        .S({ain_s1[32],ain_s1[30],u2_n_28,u2_n_29}));
  CARRY4 \tmp_18_reg_1053_reg[6]_i_1 
       (.CI(\tmp_18_reg_1053_reg[2]_i_1_n_0 ),
        .CO({\tmp_18_reg_1053_reg[6]_i_1_n_0 ,\tmp_18_reg_1053_reg[6]_i_1_n_1 ,\tmp_18_reg_1053_reg[6]_i_1_n_2 ,\tmp_18_reg_1053_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(ain_s1[7:4]),
        .O(grp_fu_391_p2[9:6]),
        .S({u2_n_4,u2_n_5,u2_n_6,u2_n_7}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0_comb_adder u1
       (.CO(facout_s1),
        .O(u1_n_1),
        .Q(Q[1:0]),
        .\sum_s1_reg[31] (u1_n_2),
        .\tmp_cast_reg_936_reg[32] (\tmp_cast_reg_936_reg[32] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0_comb_adder_15 u2
       (.S({u2_n_0,u2_n_1,u2_n_2,u2_n_3}),
        .ain_s1(ain_s1[29:0]),
        .bin_s1(bin_s1[29:1]),
        .carry_s1(carry_s1),
        .\tmp_18_reg_1053_reg[13] ({u2_n_8,u2_n_9,u2_n_10,u2_n_11}),
        .\tmp_18_reg_1053_reg[17] ({u2_n_12,u2_n_13,u2_n_14,u2_n_15}),
        .\tmp_18_reg_1053_reg[21] ({u2_n_16,u2_n_17,u2_n_18,u2_n_19}),
        .\tmp_18_reg_1053_reg[25] ({u2_n_20,u2_n_21,u2_n_22,u2_n_23}),
        .\tmp_18_reg_1053_reg[29] ({u2_n_24,u2_n_25,u2_n_26,u2_n_27}),
        .\tmp_18_reg_1053_reg[31] ({u2_n_28,u2_n_29}),
        .\tmp_18_reg_1053_reg[9] ({u2_n_4,u2_n_5,u2_n_6,u2_n_7}));
endmodule

(* ORIG_REF_NAME = "pwm_add_66s_66ns_cud_AddSubnS_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0_16
   (grp_fu_359_p2,
    ap_clk,
    Q,
    bin_s1,
    \tmp_cast_reg_936_reg[32] );
  output [32:0]grp_fu_359_p2;
  input ap_clk;
  input [33:0]Q;
  input [29:0]bin_s1;
  input [1:0]\tmp_cast_reg_936_reg[32] ;

  wire [33:0]Q;
  wire [32:0]ain_s1;
  wire ap_clk;
  wire [29:0]bin_s1;
  wire carry_s1;
  wire facout_s1;
  wire [32:0]grp_fu_359_p2;
  wire \tmp_14_reg_1016_reg[10]_i_1_n_0 ;
  wire \tmp_14_reg_1016_reg[10]_i_1_n_1 ;
  wire \tmp_14_reg_1016_reg[10]_i_1_n_2 ;
  wire \tmp_14_reg_1016_reg[10]_i_1_n_3 ;
  wire \tmp_14_reg_1016_reg[14]_i_1_n_0 ;
  wire \tmp_14_reg_1016_reg[14]_i_1_n_1 ;
  wire \tmp_14_reg_1016_reg[14]_i_1_n_2 ;
  wire \tmp_14_reg_1016_reg[14]_i_1_n_3 ;
  wire \tmp_14_reg_1016_reg[18]_i_1_n_0 ;
  wire \tmp_14_reg_1016_reg[18]_i_1_n_1 ;
  wire \tmp_14_reg_1016_reg[18]_i_1_n_2 ;
  wire \tmp_14_reg_1016_reg[18]_i_1_n_3 ;
  wire \tmp_14_reg_1016_reg[22]_i_1_n_0 ;
  wire \tmp_14_reg_1016_reg[22]_i_1_n_1 ;
  wire \tmp_14_reg_1016_reg[22]_i_1_n_2 ;
  wire \tmp_14_reg_1016_reg[22]_i_1_n_3 ;
  wire \tmp_14_reg_1016_reg[26]_i_1_n_0 ;
  wire \tmp_14_reg_1016_reg[26]_i_1_n_1 ;
  wire \tmp_14_reg_1016_reg[26]_i_1_n_2 ;
  wire \tmp_14_reg_1016_reg[26]_i_1_n_3 ;
  wire \tmp_14_reg_1016_reg[2]_i_1_n_0 ;
  wire \tmp_14_reg_1016_reg[2]_i_1_n_1 ;
  wire \tmp_14_reg_1016_reg[2]_i_1_n_2 ;
  wire \tmp_14_reg_1016_reg[2]_i_1_n_3 ;
  wire \tmp_14_reg_1016_reg[30]_i_1_n_0 ;
  wire \tmp_14_reg_1016_reg[30]_i_1_n_1 ;
  wire \tmp_14_reg_1016_reg[30]_i_1_n_2 ;
  wire \tmp_14_reg_1016_reg[30]_i_1_n_3 ;
  wire \tmp_14_reg_1016_reg[6]_i_1_n_0 ;
  wire \tmp_14_reg_1016_reg[6]_i_1_n_1 ;
  wire \tmp_14_reg_1016_reg[6]_i_1_n_2 ;
  wire \tmp_14_reg_1016_reg[6]_i_1_n_3 ;
  wire [1:0]\tmp_cast_reg_936_reg[32] ;
  wire u1_n_1;
  wire u1_n_2;
  wire u2_n_0;
  wire u2_n_1;
  wire u2_n_10;
  wire u2_n_11;
  wire u2_n_12;
  wire u2_n_13;
  wire u2_n_14;
  wire u2_n_15;
  wire u2_n_16;
  wire u2_n_17;
  wire u2_n_18;
  wire u2_n_19;
  wire u2_n_2;
  wire u2_n_20;
  wire u2_n_21;
  wire u2_n_22;
  wire u2_n_23;
  wire u2_n_24;
  wire u2_n_25;
  wire u2_n_26;
  wire u2_n_27;
  wire u2_n_28;
  wire u2_n_29;
  wire u2_n_3;
  wire u2_n_4;
  wire u2_n_5;
  wire u2_n_6;
  wire u2_n_7;
  wire u2_n_8;
  wire u2_n_9;
  wire [3:0]\NLW_r_V_1_1_reg_1011_reg[65]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_r_V_1_1_reg_1011_reg[65]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_tmp_14_reg_1016_reg[30]_i_1_O_UNCONNECTED ;

  FDRE \ain_s1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(ain_s1[0]),
        .R(1'b0));
  FDRE \ain_s1_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[12]),
        .Q(ain_s1[10]),
        .R(1'b0));
  FDRE \ain_s1_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[13]),
        .Q(ain_s1[11]),
        .R(1'b0));
  FDRE \ain_s1_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[14]),
        .Q(ain_s1[12]),
        .R(1'b0));
  FDRE \ain_s1_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[15]),
        .Q(ain_s1[13]),
        .R(1'b0));
  FDRE \ain_s1_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[16]),
        .Q(ain_s1[14]),
        .R(1'b0));
  FDRE \ain_s1_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[17]),
        .Q(ain_s1[15]),
        .R(1'b0));
  FDRE \ain_s1_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[18]),
        .Q(ain_s1[16]),
        .R(1'b0));
  FDRE \ain_s1_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[19]),
        .Q(ain_s1[17]),
        .R(1'b0));
  FDRE \ain_s1_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[20]),
        .Q(ain_s1[18]),
        .R(1'b0));
  FDRE \ain_s1_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[21]),
        .Q(ain_s1[19]),
        .R(1'b0));
  FDRE \ain_s1_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(ain_s1[1]),
        .R(1'b0));
  FDRE \ain_s1_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[22]),
        .Q(ain_s1[20]),
        .R(1'b0));
  FDRE \ain_s1_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[23]),
        .Q(ain_s1[21]),
        .R(1'b0));
  FDRE \ain_s1_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[24]),
        .Q(ain_s1[22]),
        .R(1'b0));
  FDRE \ain_s1_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[25]),
        .Q(ain_s1[23]),
        .R(1'b0));
  FDRE \ain_s1_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[26]),
        .Q(ain_s1[24]),
        .R(1'b0));
  FDRE \ain_s1_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[27]),
        .Q(ain_s1[25]),
        .R(1'b0));
  FDRE \ain_s1_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[28]),
        .Q(ain_s1[26]),
        .R(1'b0));
  FDRE \ain_s1_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[29]),
        .Q(ain_s1[27]),
        .R(1'b0));
  FDRE \ain_s1_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[30]),
        .Q(ain_s1[28]),
        .R(1'b0));
  FDRE \ain_s1_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[31]),
        .Q(ain_s1[29]),
        .R(1'b0));
  FDRE \ain_s1_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(ain_s1[2]),
        .R(1'b0));
  FDRE \ain_s1_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[32]),
        .Q(ain_s1[30]),
        .R(1'b0));
  FDRE \ain_s1_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[33]),
        .Q(ain_s1[32]),
        .R(1'b0));
  FDRE \ain_s1_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[5]),
        .Q(ain_s1[3]),
        .R(1'b0));
  FDRE \ain_s1_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[6]),
        .Q(ain_s1[4]),
        .R(1'b0));
  FDRE \ain_s1_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[7]),
        .Q(ain_s1[5]),
        .R(1'b0));
  FDRE \ain_s1_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[8]),
        .Q(ain_s1[6]),
        .R(1'b0));
  FDRE \ain_s1_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[9]),
        .Q(ain_s1[7]),
        .R(1'b0));
  FDRE \ain_s1_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[10]),
        .Q(ain_s1[8]),
        .R(1'b0));
  FDRE \ain_s1_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[11]),
        .Q(ain_s1[9]),
        .R(1'b0));
  FDRE carry_s1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(facout_s1),
        .Q(carry_s1),
        .R(1'b0));
  CARRY4 \r_V_1_1_reg_1011_reg[65]_i_1 
       (.CI(\tmp_14_reg_1016_reg[30]_i_1_n_0 ),
        .CO(\NLW_r_V_1_1_reg_1011_reg[65]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_r_V_1_1_reg_1011_reg[65]_i_1_O_UNCONNECTED [3:1],grp_fu_359_p2[32]}),
        .S({1'b0,1'b0,1'b0,ain_s1[32]}));
  FDRE \sum_s1_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(u1_n_2),
        .Q(grp_fu_359_p2[0]),
        .R(1'b0));
  FDRE \sum_s1_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(u1_n_1),
        .Q(grp_fu_359_p2[1]),
        .R(1'b0));
  CARRY4 \tmp_14_reg_1016_reg[10]_i_1 
       (.CI(\tmp_14_reg_1016_reg[6]_i_1_n_0 ),
        .CO({\tmp_14_reg_1016_reg[10]_i_1_n_0 ,\tmp_14_reg_1016_reg[10]_i_1_n_1 ,\tmp_14_reg_1016_reg[10]_i_1_n_2 ,\tmp_14_reg_1016_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(ain_s1[11:8]),
        .O(grp_fu_359_p2[13:10]),
        .S({u2_n_8,u2_n_9,u2_n_10,u2_n_11}));
  CARRY4 \tmp_14_reg_1016_reg[14]_i_1 
       (.CI(\tmp_14_reg_1016_reg[10]_i_1_n_0 ),
        .CO({\tmp_14_reg_1016_reg[14]_i_1_n_0 ,\tmp_14_reg_1016_reg[14]_i_1_n_1 ,\tmp_14_reg_1016_reg[14]_i_1_n_2 ,\tmp_14_reg_1016_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(ain_s1[15:12]),
        .O(grp_fu_359_p2[17:14]),
        .S({u2_n_12,u2_n_13,u2_n_14,u2_n_15}));
  CARRY4 \tmp_14_reg_1016_reg[18]_i_1 
       (.CI(\tmp_14_reg_1016_reg[14]_i_1_n_0 ),
        .CO({\tmp_14_reg_1016_reg[18]_i_1_n_0 ,\tmp_14_reg_1016_reg[18]_i_1_n_1 ,\tmp_14_reg_1016_reg[18]_i_1_n_2 ,\tmp_14_reg_1016_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(ain_s1[19:16]),
        .O(grp_fu_359_p2[21:18]),
        .S({u2_n_16,u2_n_17,u2_n_18,u2_n_19}));
  CARRY4 \tmp_14_reg_1016_reg[22]_i_1 
       (.CI(\tmp_14_reg_1016_reg[18]_i_1_n_0 ),
        .CO({\tmp_14_reg_1016_reg[22]_i_1_n_0 ,\tmp_14_reg_1016_reg[22]_i_1_n_1 ,\tmp_14_reg_1016_reg[22]_i_1_n_2 ,\tmp_14_reg_1016_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(ain_s1[23:20]),
        .O(grp_fu_359_p2[25:22]),
        .S({u2_n_20,u2_n_21,u2_n_22,u2_n_23}));
  CARRY4 \tmp_14_reg_1016_reg[26]_i_1 
       (.CI(\tmp_14_reg_1016_reg[22]_i_1_n_0 ),
        .CO({\tmp_14_reg_1016_reg[26]_i_1_n_0 ,\tmp_14_reg_1016_reg[26]_i_1_n_1 ,\tmp_14_reg_1016_reg[26]_i_1_n_2 ,\tmp_14_reg_1016_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(ain_s1[27:24]),
        .O(grp_fu_359_p2[29:26]),
        .S({u2_n_24,u2_n_25,u2_n_26,u2_n_27}));
  CARRY4 \tmp_14_reg_1016_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\tmp_14_reg_1016_reg[2]_i_1_n_0 ,\tmp_14_reg_1016_reg[2]_i_1_n_1 ,\tmp_14_reg_1016_reg[2]_i_1_n_2 ,\tmp_14_reg_1016_reg[2]_i_1_n_3 }),
        .CYINIT(bin_s1[0]),
        .DI(ain_s1[3:0]),
        .O(grp_fu_359_p2[5:2]),
        .S({u2_n_0,u2_n_1,u2_n_2,u2_n_3}));
  CARRY4 \tmp_14_reg_1016_reg[30]_i_1 
       (.CI(\tmp_14_reg_1016_reg[26]_i_1_n_0 ),
        .CO({\tmp_14_reg_1016_reg[30]_i_1_n_0 ,\tmp_14_reg_1016_reg[30]_i_1_n_1 ,\tmp_14_reg_1016_reg[30]_i_1_n_2 ,\tmp_14_reg_1016_reg[30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({ain_s1[32],ain_s1[30:28]}),
        .O({\NLW_tmp_14_reg_1016_reg[30]_i_1_O_UNCONNECTED [3:2],grp_fu_359_p2[31:30]}),
        .S({ain_s1[32],ain_s1[30],u2_n_28,u2_n_29}));
  CARRY4 \tmp_14_reg_1016_reg[6]_i_1 
       (.CI(\tmp_14_reg_1016_reg[2]_i_1_n_0 ),
        .CO({\tmp_14_reg_1016_reg[6]_i_1_n_0 ,\tmp_14_reg_1016_reg[6]_i_1_n_1 ,\tmp_14_reg_1016_reg[6]_i_1_n_2 ,\tmp_14_reg_1016_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(ain_s1[7:4]),
        .O(grp_fu_359_p2[9:6]),
        .S({u2_n_4,u2_n_5,u2_n_6,u2_n_7}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0_comb_adder_17 u1
       (.CO(facout_s1),
        .O(u1_n_1),
        .Q(Q[1:0]),
        .\sum_s1_reg[31] (u1_n_2),
        .\tmp_cast_reg_936_reg[32] (\tmp_cast_reg_936_reg[32] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0_comb_adder_18 u2
       (.S({u2_n_0,u2_n_1,u2_n_2,u2_n_3}),
        .ain_s1(ain_s1[29:0]),
        .bin_s1(bin_s1[29:1]),
        .carry_s1(carry_s1),
        .\tmp_14_reg_1016_reg[13] ({u2_n_8,u2_n_9,u2_n_10,u2_n_11}),
        .\tmp_14_reg_1016_reg[17] ({u2_n_12,u2_n_13,u2_n_14,u2_n_15}),
        .\tmp_14_reg_1016_reg[21] ({u2_n_16,u2_n_17,u2_n_18,u2_n_19}),
        .\tmp_14_reg_1016_reg[25] ({u2_n_20,u2_n_21,u2_n_22,u2_n_23}),
        .\tmp_14_reg_1016_reg[29] ({u2_n_24,u2_n_25,u2_n_26,u2_n_27}),
        .\tmp_14_reg_1016_reg[31] ({u2_n_28,u2_n_29}),
        .\tmp_14_reg_1016_reg[9] ({u2_n_4,u2_n_5,u2_n_6,u2_n_7}));
endmodule

(* ORIG_REF_NAME = "pwm_add_66s_66ns_cud_AddSubnS_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0_19
   (grp_fu_318_p2,
    ap_clk,
    Q,
    \ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[31] );
  output [32:0]grp_fu_318_p2;
  input ap_clk;
  input [33:0]Q;
  input [31:0]\ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[31] ;

  wire [33:0]Q;
  wire [32:0]ain_s1;
  wire ap_clk;
  wire [31:0]\ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[31] ;
  wire [29:0]bin_s1;
  wire carry_s1;
  wire facout_s1;
  wire [32:0]grp_fu_318_p2;
  wire u1_n_1;
  wire u1_n_2;

  FDRE \ain_s1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(ain_s1[0]),
        .R(1'b0));
  FDRE \ain_s1_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[12]),
        .Q(ain_s1[10]),
        .R(1'b0));
  FDRE \ain_s1_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[13]),
        .Q(ain_s1[11]),
        .R(1'b0));
  FDRE \ain_s1_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[14]),
        .Q(ain_s1[12]),
        .R(1'b0));
  FDRE \ain_s1_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[15]),
        .Q(ain_s1[13]),
        .R(1'b0));
  FDRE \ain_s1_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[16]),
        .Q(ain_s1[14]),
        .R(1'b0));
  FDRE \ain_s1_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[17]),
        .Q(ain_s1[15]),
        .R(1'b0));
  FDRE \ain_s1_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[18]),
        .Q(ain_s1[16]),
        .R(1'b0));
  FDRE \ain_s1_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[19]),
        .Q(ain_s1[17]),
        .R(1'b0));
  FDRE \ain_s1_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[20]),
        .Q(ain_s1[18]),
        .R(1'b0));
  FDRE \ain_s1_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[21]),
        .Q(ain_s1[19]),
        .R(1'b0));
  FDRE \ain_s1_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(ain_s1[1]),
        .R(1'b0));
  FDRE \ain_s1_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[22]),
        .Q(ain_s1[20]),
        .R(1'b0));
  FDRE \ain_s1_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[23]),
        .Q(ain_s1[21]),
        .R(1'b0));
  FDRE \ain_s1_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[24]),
        .Q(ain_s1[22]),
        .R(1'b0));
  FDRE \ain_s1_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[25]),
        .Q(ain_s1[23]),
        .R(1'b0));
  FDRE \ain_s1_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[26]),
        .Q(ain_s1[24]),
        .R(1'b0));
  FDRE \ain_s1_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[27]),
        .Q(ain_s1[25]),
        .R(1'b0));
  FDRE \ain_s1_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[28]),
        .Q(ain_s1[26]),
        .R(1'b0));
  FDRE \ain_s1_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[29]),
        .Q(ain_s1[27]),
        .R(1'b0));
  FDRE \ain_s1_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[30]),
        .Q(ain_s1[28]),
        .R(1'b0));
  FDRE \ain_s1_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[31]),
        .Q(ain_s1[29]),
        .R(1'b0));
  FDRE \ain_s1_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(ain_s1[2]),
        .R(1'b0));
  FDRE \ain_s1_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[32]),
        .Q(ain_s1[30]),
        .R(1'b0));
  FDRE \ain_s1_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[33]),
        .Q(ain_s1[32]),
        .R(1'b0));
  FDRE \ain_s1_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[5]),
        .Q(ain_s1[3]),
        .R(1'b0));
  FDRE \ain_s1_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[6]),
        .Q(ain_s1[4]),
        .R(1'b0));
  FDRE \ain_s1_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[7]),
        .Q(ain_s1[5]),
        .R(1'b0));
  FDRE \ain_s1_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[8]),
        .Q(ain_s1[6]),
        .R(1'b0));
  FDRE \ain_s1_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[9]),
        .Q(ain_s1[7]),
        .R(1'b0));
  FDRE \ain_s1_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[10]),
        .Q(ain_s1[8]),
        .R(1'b0));
  FDRE \ain_s1_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[11]),
        .Q(ain_s1[9]),
        .R(1'b0));
  FDRE \bin_s1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[31] [2]),
        .Q(bin_s1[0]),
        .R(1'b0));
  FDRE \bin_s1_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[31] [12]),
        .Q(bin_s1[10]),
        .R(1'b0));
  FDRE \bin_s1_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[31] [13]),
        .Q(bin_s1[11]),
        .R(1'b0));
  FDRE \bin_s1_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[31] [14]),
        .Q(bin_s1[12]),
        .R(1'b0));
  FDRE \bin_s1_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[31] [15]),
        .Q(bin_s1[13]),
        .R(1'b0));
  FDRE \bin_s1_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[31] [16]),
        .Q(bin_s1[14]),
        .R(1'b0));
  FDRE \bin_s1_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[31] [17]),
        .Q(bin_s1[15]),
        .R(1'b0));
  FDRE \bin_s1_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[31] [18]),
        .Q(bin_s1[16]),
        .R(1'b0));
  FDRE \bin_s1_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[31] [19]),
        .Q(bin_s1[17]),
        .R(1'b0));
  FDRE \bin_s1_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[31] [20]),
        .Q(bin_s1[18]),
        .R(1'b0));
  FDRE \bin_s1_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[31] [21]),
        .Q(bin_s1[19]),
        .R(1'b0));
  FDRE \bin_s1_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[31] [3]),
        .Q(bin_s1[1]),
        .R(1'b0));
  FDRE \bin_s1_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[31] [22]),
        .Q(bin_s1[20]),
        .R(1'b0));
  FDRE \bin_s1_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[31] [23]),
        .Q(bin_s1[21]),
        .R(1'b0));
  FDRE \bin_s1_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[31] [24]),
        .Q(bin_s1[22]),
        .R(1'b0));
  FDRE \bin_s1_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[31] [25]),
        .Q(bin_s1[23]),
        .R(1'b0));
  FDRE \bin_s1_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[31] [26]),
        .Q(bin_s1[24]),
        .R(1'b0));
  FDRE \bin_s1_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[31] [27]),
        .Q(bin_s1[25]),
        .R(1'b0));
  FDRE \bin_s1_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[31] [28]),
        .Q(bin_s1[26]),
        .R(1'b0));
  FDRE \bin_s1_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[31] [29]),
        .Q(bin_s1[27]),
        .R(1'b0));
  FDRE \bin_s1_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[31] [30]),
        .Q(bin_s1[28]),
        .R(1'b0));
  FDRE \bin_s1_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[31] [31]),
        .Q(bin_s1[29]),
        .R(1'b0));
  FDRE \bin_s1_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[31] [4]),
        .Q(bin_s1[2]),
        .R(1'b0));
  FDRE \bin_s1_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[31] [5]),
        .Q(bin_s1[3]),
        .R(1'b0));
  FDRE \bin_s1_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[31] [6]),
        .Q(bin_s1[4]),
        .R(1'b0));
  FDRE \bin_s1_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[31] [7]),
        .Q(bin_s1[5]),
        .R(1'b0));
  FDRE \bin_s1_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[31] [8]),
        .Q(bin_s1[6]),
        .R(1'b0));
  FDRE \bin_s1_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[31] [9]),
        .Q(bin_s1[7]),
        .R(1'b0));
  FDRE \bin_s1_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[31] [10]),
        .Q(bin_s1[8]),
        .R(1'b0));
  FDRE \bin_s1_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[31] [11]),
        .Q(bin_s1[9]),
        .R(1'b0));
  FDRE carry_s1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(facout_s1),
        .Q(carry_s1),
        .R(1'b0));
  FDRE \sum_s1_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(u1_n_2),
        .Q(grp_fu_318_p2[0]),
        .R(1'b0));
  FDRE \sum_s1_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(u1_n_1),
        .Q(grp_fu_318_p2[1]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0_comb_adder_20 u1
       (.CO(facout_s1),
        .O(u1_n_1),
        .Q(Q[1:0]),
        .\ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[1] (\ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[31] [1:0]),
        .\sum_s1_reg[31] (u1_n_2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0_comb_adder_21 u2
       (.ain_s1({ain_s1[32],ain_s1[30:0]}),
        .bin_s1(bin_s1),
        .carry_s1(carry_s1),
        .grp_fu_318_p2(grp_fu_318_p2[32:2]));
endmodule

(* ORIG_REF_NAME = "pwm_add_66s_66ns_cud_AddSubnS_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0_22
   (bin_s1,
    grp_fu_554_p2,
    ap_clk,
    Q,
    \p_Val2_5_reg_1112_reg[64] );
  output [29:0]bin_s1;
  output [32:0]grp_fu_554_p2;
  input ap_clk;
  input [31:0]Q;
  input [33:0]\p_Val2_5_reg_1112_reg[64] ;

  wire [31:0]Q;
  wire [32:0]ain_s1;
  wire ap_clk;
  wire [29:0]bin_s1;
  wire carry_s1;
  wire facout_s1;
  wire [32:0]grp_fu_554_p2;
  wire [33:0]\p_Val2_5_reg_1112_reg[64] ;
  wire \tmp_30_reg_1169_reg[10]_i_1_n_0 ;
  wire \tmp_30_reg_1169_reg[10]_i_1_n_1 ;
  wire \tmp_30_reg_1169_reg[10]_i_1_n_2 ;
  wire \tmp_30_reg_1169_reg[10]_i_1_n_3 ;
  wire \tmp_30_reg_1169_reg[14]_i_1_n_0 ;
  wire \tmp_30_reg_1169_reg[14]_i_1_n_1 ;
  wire \tmp_30_reg_1169_reg[14]_i_1_n_2 ;
  wire \tmp_30_reg_1169_reg[14]_i_1_n_3 ;
  wire \tmp_30_reg_1169_reg[18]_i_1_n_0 ;
  wire \tmp_30_reg_1169_reg[18]_i_1_n_1 ;
  wire \tmp_30_reg_1169_reg[18]_i_1_n_2 ;
  wire \tmp_30_reg_1169_reg[18]_i_1_n_3 ;
  wire \tmp_30_reg_1169_reg[22]_i_1_n_0 ;
  wire \tmp_30_reg_1169_reg[22]_i_1_n_1 ;
  wire \tmp_30_reg_1169_reg[22]_i_1_n_2 ;
  wire \tmp_30_reg_1169_reg[22]_i_1_n_3 ;
  wire \tmp_30_reg_1169_reg[26]_i_1_n_0 ;
  wire \tmp_30_reg_1169_reg[26]_i_1_n_1 ;
  wire \tmp_30_reg_1169_reg[26]_i_1_n_2 ;
  wire \tmp_30_reg_1169_reg[26]_i_1_n_3 ;
  wire \tmp_30_reg_1169_reg[2]_i_1_n_0 ;
  wire \tmp_30_reg_1169_reg[2]_i_1_n_1 ;
  wire \tmp_30_reg_1169_reg[2]_i_1_n_2 ;
  wire \tmp_30_reg_1169_reg[2]_i_1_n_3 ;
  wire \tmp_30_reg_1169_reg[30]_i_1_n_0 ;
  wire \tmp_30_reg_1169_reg[30]_i_1_n_1 ;
  wire \tmp_30_reg_1169_reg[30]_i_1_n_2 ;
  wire \tmp_30_reg_1169_reg[30]_i_1_n_3 ;
  wire \tmp_30_reg_1169_reg[6]_i_1_n_0 ;
  wire \tmp_30_reg_1169_reg[6]_i_1_n_1 ;
  wire \tmp_30_reg_1169_reg[6]_i_1_n_2 ;
  wire \tmp_30_reg_1169_reg[6]_i_1_n_3 ;
  wire u1_n_1;
  wire u1_n_2;
  wire u2_n_0;
  wire u2_n_1;
  wire u2_n_10;
  wire u2_n_11;
  wire u2_n_12;
  wire u2_n_13;
  wire u2_n_14;
  wire u2_n_15;
  wire u2_n_16;
  wire u2_n_17;
  wire u2_n_18;
  wire u2_n_19;
  wire u2_n_2;
  wire u2_n_20;
  wire u2_n_21;
  wire u2_n_22;
  wire u2_n_23;
  wire u2_n_24;
  wire u2_n_25;
  wire u2_n_26;
  wire u2_n_27;
  wire u2_n_28;
  wire u2_n_29;
  wire u2_n_3;
  wire u2_n_4;
  wire u2_n_5;
  wire u2_n_6;
  wire u2_n_7;
  wire u2_n_8;
  wire u2_n_9;
  wire [3:0]\NLW_r_V_1_5_reg_1164_reg[65]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_r_V_1_5_reg_1164_reg[65]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_tmp_30_reg_1169_reg[30]_i_1_O_UNCONNECTED ;

  FDRE \ain_s1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_5_reg_1112_reg[64] [2]),
        .Q(ain_s1[0]),
        .R(1'b0));
  FDRE \ain_s1_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_5_reg_1112_reg[64] [12]),
        .Q(ain_s1[10]),
        .R(1'b0));
  FDRE \ain_s1_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_5_reg_1112_reg[64] [13]),
        .Q(ain_s1[11]),
        .R(1'b0));
  FDRE \ain_s1_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_5_reg_1112_reg[64] [14]),
        .Q(ain_s1[12]),
        .R(1'b0));
  FDRE \ain_s1_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_5_reg_1112_reg[64] [15]),
        .Q(ain_s1[13]),
        .R(1'b0));
  FDRE \ain_s1_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_5_reg_1112_reg[64] [16]),
        .Q(ain_s1[14]),
        .R(1'b0));
  FDRE \ain_s1_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_5_reg_1112_reg[64] [17]),
        .Q(ain_s1[15]),
        .R(1'b0));
  FDRE \ain_s1_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_5_reg_1112_reg[64] [18]),
        .Q(ain_s1[16]),
        .R(1'b0));
  FDRE \ain_s1_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_5_reg_1112_reg[64] [19]),
        .Q(ain_s1[17]),
        .R(1'b0));
  FDRE \ain_s1_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_5_reg_1112_reg[64] [20]),
        .Q(ain_s1[18]),
        .R(1'b0));
  FDRE \ain_s1_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_5_reg_1112_reg[64] [21]),
        .Q(ain_s1[19]),
        .R(1'b0));
  FDRE \ain_s1_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_5_reg_1112_reg[64] [3]),
        .Q(ain_s1[1]),
        .R(1'b0));
  FDRE \ain_s1_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_5_reg_1112_reg[64] [22]),
        .Q(ain_s1[20]),
        .R(1'b0));
  FDRE \ain_s1_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_5_reg_1112_reg[64] [23]),
        .Q(ain_s1[21]),
        .R(1'b0));
  FDRE \ain_s1_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_5_reg_1112_reg[64] [24]),
        .Q(ain_s1[22]),
        .R(1'b0));
  FDRE \ain_s1_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_5_reg_1112_reg[64] [25]),
        .Q(ain_s1[23]),
        .R(1'b0));
  FDRE \ain_s1_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_5_reg_1112_reg[64] [26]),
        .Q(ain_s1[24]),
        .R(1'b0));
  FDRE \ain_s1_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_5_reg_1112_reg[64] [27]),
        .Q(ain_s1[25]),
        .R(1'b0));
  FDRE \ain_s1_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_5_reg_1112_reg[64] [28]),
        .Q(ain_s1[26]),
        .R(1'b0));
  FDRE \ain_s1_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_5_reg_1112_reg[64] [29]),
        .Q(ain_s1[27]),
        .R(1'b0));
  FDRE \ain_s1_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_5_reg_1112_reg[64] [30]),
        .Q(ain_s1[28]),
        .R(1'b0));
  FDRE \ain_s1_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_5_reg_1112_reg[64] [31]),
        .Q(ain_s1[29]),
        .R(1'b0));
  FDRE \ain_s1_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_5_reg_1112_reg[64] [4]),
        .Q(ain_s1[2]),
        .R(1'b0));
  FDRE \ain_s1_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_5_reg_1112_reg[64] [32]),
        .Q(ain_s1[30]),
        .R(1'b0));
  FDRE \ain_s1_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_5_reg_1112_reg[64] [33]),
        .Q(ain_s1[32]),
        .R(1'b0));
  FDRE \ain_s1_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_5_reg_1112_reg[64] [5]),
        .Q(ain_s1[3]),
        .R(1'b0));
  FDRE \ain_s1_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_5_reg_1112_reg[64] [6]),
        .Q(ain_s1[4]),
        .R(1'b0));
  FDRE \ain_s1_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_5_reg_1112_reg[64] [7]),
        .Q(ain_s1[5]),
        .R(1'b0));
  FDRE \ain_s1_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_5_reg_1112_reg[64] [8]),
        .Q(ain_s1[6]),
        .R(1'b0));
  FDRE \ain_s1_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_5_reg_1112_reg[64] [9]),
        .Q(ain_s1[7]),
        .R(1'b0));
  FDRE \ain_s1_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_5_reg_1112_reg[64] [10]),
        .Q(ain_s1[8]),
        .R(1'b0));
  FDRE \ain_s1_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_Val2_5_reg_1112_reg[64] [11]),
        .Q(ain_s1[9]),
        .R(1'b0));
  FDRE \bin_s1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(bin_s1[0]),
        .R(1'b0));
  FDRE \bin_s1_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[12]),
        .Q(bin_s1[10]),
        .R(1'b0));
  FDRE \bin_s1_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[13]),
        .Q(bin_s1[11]),
        .R(1'b0));
  FDRE \bin_s1_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[14]),
        .Q(bin_s1[12]),
        .R(1'b0));
  FDRE \bin_s1_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[15]),
        .Q(bin_s1[13]),
        .R(1'b0));
  FDRE \bin_s1_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[16]),
        .Q(bin_s1[14]),
        .R(1'b0));
  FDRE \bin_s1_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[17]),
        .Q(bin_s1[15]),
        .R(1'b0));
  FDRE \bin_s1_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[18]),
        .Q(bin_s1[16]),
        .R(1'b0));
  FDRE \bin_s1_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[19]),
        .Q(bin_s1[17]),
        .R(1'b0));
  FDRE \bin_s1_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[20]),
        .Q(bin_s1[18]),
        .R(1'b0));
  FDRE \bin_s1_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[21]),
        .Q(bin_s1[19]),
        .R(1'b0));
  FDRE \bin_s1_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(bin_s1[1]),
        .R(1'b0));
  FDRE \bin_s1_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[22]),
        .Q(bin_s1[20]),
        .R(1'b0));
  FDRE \bin_s1_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[23]),
        .Q(bin_s1[21]),
        .R(1'b0));
  FDRE \bin_s1_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[24]),
        .Q(bin_s1[22]),
        .R(1'b0));
  FDRE \bin_s1_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[25]),
        .Q(bin_s1[23]),
        .R(1'b0));
  FDRE \bin_s1_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[26]),
        .Q(bin_s1[24]),
        .R(1'b0));
  FDRE \bin_s1_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[27]),
        .Q(bin_s1[25]),
        .R(1'b0));
  FDRE \bin_s1_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[28]),
        .Q(bin_s1[26]),
        .R(1'b0));
  FDRE \bin_s1_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[29]),
        .Q(bin_s1[27]),
        .R(1'b0));
  FDRE \bin_s1_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[30]),
        .Q(bin_s1[28]),
        .R(1'b0));
  FDRE \bin_s1_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[31]),
        .Q(bin_s1[29]),
        .R(1'b0));
  FDRE \bin_s1_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(bin_s1[2]),
        .R(1'b0));
  FDRE \bin_s1_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[5]),
        .Q(bin_s1[3]),
        .R(1'b0));
  FDRE \bin_s1_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[6]),
        .Q(bin_s1[4]),
        .R(1'b0));
  FDRE \bin_s1_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[7]),
        .Q(bin_s1[5]),
        .R(1'b0));
  FDRE \bin_s1_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[8]),
        .Q(bin_s1[6]),
        .R(1'b0));
  FDRE \bin_s1_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[9]),
        .Q(bin_s1[7]),
        .R(1'b0));
  FDRE \bin_s1_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[10]),
        .Q(bin_s1[8]),
        .R(1'b0));
  FDRE \bin_s1_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[11]),
        .Q(bin_s1[9]),
        .R(1'b0));
  FDRE carry_s1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(facout_s1),
        .Q(carry_s1),
        .R(1'b0));
  CARRY4 \r_V_1_5_reg_1164_reg[65]_i_1 
       (.CI(\tmp_30_reg_1169_reg[30]_i_1_n_0 ),
        .CO(\NLW_r_V_1_5_reg_1164_reg[65]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_r_V_1_5_reg_1164_reg[65]_i_1_O_UNCONNECTED [3:1],grp_fu_554_p2[32]}),
        .S({1'b0,1'b0,1'b0,ain_s1[32]}));
  FDRE \sum_s1_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(u1_n_2),
        .Q(grp_fu_554_p2[0]),
        .R(1'b0));
  FDRE \sum_s1_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(u1_n_1),
        .Q(grp_fu_554_p2[1]),
        .R(1'b0));
  CARRY4 \tmp_30_reg_1169_reg[10]_i_1 
       (.CI(\tmp_30_reg_1169_reg[6]_i_1_n_0 ),
        .CO({\tmp_30_reg_1169_reg[10]_i_1_n_0 ,\tmp_30_reg_1169_reg[10]_i_1_n_1 ,\tmp_30_reg_1169_reg[10]_i_1_n_2 ,\tmp_30_reg_1169_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(ain_s1[11:8]),
        .O(grp_fu_554_p2[13:10]),
        .S({u2_n_8,u2_n_9,u2_n_10,u2_n_11}));
  CARRY4 \tmp_30_reg_1169_reg[14]_i_1 
       (.CI(\tmp_30_reg_1169_reg[10]_i_1_n_0 ),
        .CO({\tmp_30_reg_1169_reg[14]_i_1_n_0 ,\tmp_30_reg_1169_reg[14]_i_1_n_1 ,\tmp_30_reg_1169_reg[14]_i_1_n_2 ,\tmp_30_reg_1169_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(ain_s1[15:12]),
        .O(grp_fu_554_p2[17:14]),
        .S({u2_n_12,u2_n_13,u2_n_14,u2_n_15}));
  CARRY4 \tmp_30_reg_1169_reg[18]_i_1 
       (.CI(\tmp_30_reg_1169_reg[14]_i_1_n_0 ),
        .CO({\tmp_30_reg_1169_reg[18]_i_1_n_0 ,\tmp_30_reg_1169_reg[18]_i_1_n_1 ,\tmp_30_reg_1169_reg[18]_i_1_n_2 ,\tmp_30_reg_1169_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(ain_s1[19:16]),
        .O(grp_fu_554_p2[21:18]),
        .S({u2_n_16,u2_n_17,u2_n_18,u2_n_19}));
  CARRY4 \tmp_30_reg_1169_reg[22]_i_1 
       (.CI(\tmp_30_reg_1169_reg[18]_i_1_n_0 ),
        .CO({\tmp_30_reg_1169_reg[22]_i_1_n_0 ,\tmp_30_reg_1169_reg[22]_i_1_n_1 ,\tmp_30_reg_1169_reg[22]_i_1_n_2 ,\tmp_30_reg_1169_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(ain_s1[23:20]),
        .O(grp_fu_554_p2[25:22]),
        .S({u2_n_20,u2_n_21,u2_n_22,u2_n_23}));
  CARRY4 \tmp_30_reg_1169_reg[26]_i_1 
       (.CI(\tmp_30_reg_1169_reg[22]_i_1_n_0 ),
        .CO({\tmp_30_reg_1169_reg[26]_i_1_n_0 ,\tmp_30_reg_1169_reg[26]_i_1_n_1 ,\tmp_30_reg_1169_reg[26]_i_1_n_2 ,\tmp_30_reg_1169_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(ain_s1[27:24]),
        .O(grp_fu_554_p2[29:26]),
        .S({u2_n_24,u2_n_25,u2_n_26,u2_n_27}));
  CARRY4 \tmp_30_reg_1169_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\tmp_30_reg_1169_reg[2]_i_1_n_0 ,\tmp_30_reg_1169_reg[2]_i_1_n_1 ,\tmp_30_reg_1169_reg[2]_i_1_n_2 ,\tmp_30_reg_1169_reg[2]_i_1_n_3 }),
        .CYINIT(bin_s1[0]),
        .DI(ain_s1[3:0]),
        .O(grp_fu_554_p2[5:2]),
        .S({u2_n_0,u2_n_1,u2_n_2,u2_n_3}));
  CARRY4 \tmp_30_reg_1169_reg[30]_i_1 
       (.CI(\tmp_30_reg_1169_reg[26]_i_1_n_0 ),
        .CO({\tmp_30_reg_1169_reg[30]_i_1_n_0 ,\tmp_30_reg_1169_reg[30]_i_1_n_1 ,\tmp_30_reg_1169_reg[30]_i_1_n_2 ,\tmp_30_reg_1169_reg[30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({ain_s1[32],ain_s1[30:28]}),
        .O({\NLW_tmp_30_reg_1169_reg[30]_i_1_O_UNCONNECTED [3:2],grp_fu_554_p2[31:30]}),
        .S({ain_s1[32],ain_s1[30],u2_n_28,u2_n_29}));
  CARRY4 \tmp_30_reg_1169_reg[6]_i_1 
       (.CI(\tmp_30_reg_1169_reg[2]_i_1_n_0 ),
        .CO({\tmp_30_reg_1169_reg[6]_i_1_n_0 ,\tmp_30_reg_1169_reg[6]_i_1_n_1 ,\tmp_30_reg_1169_reg[6]_i_1_n_2 ,\tmp_30_reg_1169_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(ain_s1[7:4]),
        .O(grp_fu_554_p2[9:6]),
        .S({u2_n_4,u2_n_5,u2_n_6,u2_n_7}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0_comb_adder_23 u1
       (.CO(facout_s1),
        .O(u1_n_1),
        .Q(Q[1:0]),
        .\p_Val2_5_reg_1112_reg[32] (\p_Val2_5_reg_1112_reg[64] [1:0]),
        .\sum_s1_reg[31] (u1_n_2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0_comb_adder_24 u2
       (.S({u2_n_0,u2_n_1,u2_n_2,u2_n_3}),
        .ain_s1(ain_s1[29:0]),
        .bin_s1(bin_s1[29:1]),
        .carry_s1(carry_s1),
        .\tmp_30_reg_1169_reg[13] ({u2_n_8,u2_n_9,u2_n_10,u2_n_11}),
        .\tmp_30_reg_1169_reg[17] ({u2_n_12,u2_n_13,u2_n_14,u2_n_15}),
        .\tmp_30_reg_1169_reg[21] ({u2_n_16,u2_n_17,u2_n_18,u2_n_19}),
        .\tmp_30_reg_1169_reg[25] ({u2_n_20,u2_n_21,u2_n_22,u2_n_23}),
        .\tmp_30_reg_1169_reg[29] ({u2_n_24,u2_n_25,u2_n_26,u2_n_27}),
        .\tmp_30_reg_1169_reg[31] ({u2_n_28,u2_n_29}),
        .\tmp_30_reg_1169_reg[9] ({u2_n_4,u2_n_5,u2_n_6,u2_n_7}));
endmodule

(* ORIG_REF_NAME = "pwm_add_66s_66ns_cud_AddSubnS_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0_25
   (grp_fu_498_p2,
    ap_clk,
    Q,
    bin_s1,
    \tmp_cast_reg_936_reg[32] );
  output [32:0]grp_fu_498_p2;
  input ap_clk;
  input [33:0]Q;
  input [29:0]bin_s1;
  input [1:0]\tmp_cast_reg_936_reg[32] ;

  wire [33:0]Q;
  wire [32:0]ain_s1;
  wire ap_clk;
  wire [29:0]bin_s1;
  wire carry_s1;
  wire facout_s1;
  wire [32:0]grp_fu_498_p2;
  wire \tmp_26_reg_1137_reg[10]_i_1_n_0 ;
  wire \tmp_26_reg_1137_reg[10]_i_1_n_1 ;
  wire \tmp_26_reg_1137_reg[10]_i_1_n_2 ;
  wire \tmp_26_reg_1137_reg[10]_i_1_n_3 ;
  wire \tmp_26_reg_1137_reg[14]_i_1_n_0 ;
  wire \tmp_26_reg_1137_reg[14]_i_1_n_1 ;
  wire \tmp_26_reg_1137_reg[14]_i_1_n_2 ;
  wire \tmp_26_reg_1137_reg[14]_i_1_n_3 ;
  wire \tmp_26_reg_1137_reg[18]_i_1_n_0 ;
  wire \tmp_26_reg_1137_reg[18]_i_1_n_1 ;
  wire \tmp_26_reg_1137_reg[18]_i_1_n_2 ;
  wire \tmp_26_reg_1137_reg[18]_i_1_n_3 ;
  wire \tmp_26_reg_1137_reg[22]_i_1_n_0 ;
  wire \tmp_26_reg_1137_reg[22]_i_1_n_1 ;
  wire \tmp_26_reg_1137_reg[22]_i_1_n_2 ;
  wire \tmp_26_reg_1137_reg[22]_i_1_n_3 ;
  wire \tmp_26_reg_1137_reg[26]_i_1_n_0 ;
  wire \tmp_26_reg_1137_reg[26]_i_1_n_1 ;
  wire \tmp_26_reg_1137_reg[26]_i_1_n_2 ;
  wire \tmp_26_reg_1137_reg[26]_i_1_n_3 ;
  wire \tmp_26_reg_1137_reg[2]_i_1_n_0 ;
  wire \tmp_26_reg_1137_reg[2]_i_1_n_1 ;
  wire \tmp_26_reg_1137_reg[2]_i_1_n_2 ;
  wire \tmp_26_reg_1137_reg[2]_i_1_n_3 ;
  wire \tmp_26_reg_1137_reg[30]_i_1_n_0 ;
  wire \tmp_26_reg_1137_reg[30]_i_1_n_1 ;
  wire \tmp_26_reg_1137_reg[30]_i_1_n_2 ;
  wire \tmp_26_reg_1137_reg[30]_i_1_n_3 ;
  wire \tmp_26_reg_1137_reg[6]_i_1_n_0 ;
  wire \tmp_26_reg_1137_reg[6]_i_1_n_1 ;
  wire \tmp_26_reg_1137_reg[6]_i_1_n_2 ;
  wire \tmp_26_reg_1137_reg[6]_i_1_n_3 ;
  wire [1:0]\tmp_cast_reg_936_reg[32] ;
  wire u1_n_1;
  wire u1_n_2;
  wire u2_n_0;
  wire u2_n_1;
  wire u2_n_10;
  wire u2_n_11;
  wire u2_n_12;
  wire u2_n_13;
  wire u2_n_14;
  wire u2_n_15;
  wire u2_n_16;
  wire u2_n_17;
  wire u2_n_18;
  wire u2_n_19;
  wire u2_n_2;
  wire u2_n_20;
  wire u2_n_21;
  wire u2_n_22;
  wire u2_n_23;
  wire u2_n_24;
  wire u2_n_25;
  wire u2_n_26;
  wire u2_n_27;
  wire u2_n_28;
  wire u2_n_29;
  wire u2_n_3;
  wire u2_n_4;
  wire u2_n_5;
  wire u2_n_6;
  wire u2_n_7;
  wire u2_n_8;
  wire u2_n_9;
  wire [3:0]\NLW_r_V_1_4_reg_1132_reg[65]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_r_V_1_4_reg_1132_reg[65]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_tmp_26_reg_1137_reg[30]_i_1_O_UNCONNECTED ;

  FDRE \ain_s1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(ain_s1[0]),
        .R(1'b0));
  FDRE \ain_s1_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[12]),
        .Q(ain_s1[10]),
        .R(1'b0));
  FDRE \ain_s1_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[13]),
        .Q(ain_s1[11]),
        .R(1'b0));
  FDRE \ain_s1_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[14]),
        .Q(ain_s1[12]),
        .R(1'b0));
  FDRE \ain_s1_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[15]),
        .Q(ain_s1[13]),
        .R(1'b0));
  FDRE \ain_s1_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[16]),
        .Q(ain_s1[14]),
        .R(1'b0));
  FDRE \ain_s1_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[17]),
        .Q(ain_s1[15]),
        .R(1'b0));
  FDRE \ain_s1_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[18]),
        .Q(ain_s1[16]),
        .R(1'b0));
  FDRE \ain_s1_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[19]),
        .Q(ain_s1[17]),
        .R(1'b0));
  FDRE \ain_s1_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[20]),
        .Q(ain_s1[18]),
        .R(1'b0));
  FDRE \ain_s1_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[21]),
        .Q(ain_s1[19]),
        .R(1'b0));
  FDRE \ain_s1_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(ain_s1[1]),
        .R(1'b0));
  FDRE \ain_s1_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[22]),
        .Q(ain_s1[20]),
        .R(1'b0));
  FDRE \ain_s1_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[23]),
        .Q(ain_s1[21]),
        .R(1'b0));
  FDRE \ain_s1_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[24]),
        .Q(ain_s1[22]),
        .R(1'b0));
  FDRE \ain_s1_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[25]),
        .Q(ain_s1[23]),
        .R(1'b0));
  FDRE \ain_s1_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[26]),
        .Q(ain_s1[24]),
        .R(1'b0));
  FDRE \ain_s1_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[27]),
        .Q(ain_s1[25]),
        .R(1'b0));
  FDRE \ain_s1_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[28]),
        .Q(ain_s1[26]),
        .R(1'b0));
  FDRE \ain_s1_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[29]),
        .Q(ain_s1[27]),
        .R(1'b0));
  FDRE \ain_s1_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[30]),
        .Q(ain_s1[28]),
        .R(1'b0));
  FDRE \ain_s1_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[31]),
        .Q(ain_s1[29]),
        .R(1'b0));
  FDRE \ain_s1_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(ain_s1[2]),
        .R(1'b0));
  FDRE \ain_s1_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[32]),
        .Q(ain_s1[30]),
        .R(1'b0));
  FDRE \ain_s1_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[33]),
        .Q(ain_s1[32]),
        .R(1'b0));
  FDRE \ain_s1_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[5]),
        .Q(ain_s1[3]),
        .R(1'b0));
  FDRE \ain_s1_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[6]),
        .Q(ain_s1[4]),
        .R(1'b0));
  FDRE \ain_s1_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[7]),
        .Q(ain_s1[5]),
        .R(1'b0));
  FDRE \ain_s1_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[8]),
        .Q(ain_s1[6]),
        .R(1'b0));
  FDRE \ain_s1_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[9]),
        .Q(ain_s1[7]),
        .R(1'b0));
  FDRE \ain_s1_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[10]),
        .Q(ain_s1[8]),
        .R(1'b0));
  FDRE \ain_s1_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[11]),
        .Q(ain_s1[9]),
        .R(1'b0));
  FDRE carry_s1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(facout_s1),
        .Q(carry_s1),
        .R(1'b0));
  CARRY4 \r_V_1_4_reg_1132_reg[65]_i_1 
       (.CI(\tmp_26_reg_1137_reg[30]_i_1_n_0 ),
        .CO(\NLW_r_V_1_4_reg_1132_reg[65]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_r_V_1_4_reg_1132_reg[65]_i_1_O_UNCONNECTED [3:1],grp_fu_498_p2[32]}),
        .S({1'b0,1'b0,1'b0,ain_s1[32]}));
  FDRE \sum_s1_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(u1_n_2),
        .Q(grp_fu_498_p2[0]),
        .R(1'b0));
  FDRE \sum_s1_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(u1_n_1),
        .Q(grp_fu_498_p2[1]),
        .R(1'b0));
  CARRY4 \tmp_26_reg_1137_reg[10]_i_1 
       (.CI(\tmp_26_reg_1137_reg[6]_i_1_n_0 ),
        .CO({\tmp_26_reg_1137_reg[10]_i_1_n_0 ,\tmp_26_reg_1137_reg[10]_i_1_n_1 ,\tmp_26_reg_1137_reg[10]_i_1_n_2 ,\tmp_26_reg_1137_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(ain_s1[11:8]),
        .O(grp_fu_498_p2[13:10]),
        .S({u2_n_8,u2_n_9,u2_n_10,u2_n_11}));
  CARRY4 \tmp_26_reg_1137_reg[14]_i_1 
       (.CI(\tmp_26_reg_1137_reg[10]_i_1_n_0 ),
        .CO({\tmp_26_reg_1137_reg[14]_i_1_n_0 ,\tmp_26_reg_1137_reg[14]_i_1_n_1 ,\tmp_26_reg_1137_reg[14]_i_1_n_2 ,\tmp_26_reg_1137_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(ain_s1[15:12]),
        .O(grp_fu_498_p2[17:14]),
        .S({u2_n_12,u2_n_13,u2_n_14,u2_n_15}));
  CARRY4 \tmp_26_reg_1137_reg[18]_i_1 
       (.CI(\tmp_26_reg_1137_reg[14]_i_1_n_0 ),
        .CO({\tmp_26_reg_1137_reg[18]_i_1_n_0 ,\tmp_26_reg_1137_reg[18]_i_1_n_1 ,\tmp_26_reg_1137_reg[18]_i_1_n_2 ,\tmp_26_reg_1137_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(ain_s1[19:16]),
        .O(grp_fu_498_p2[21:18]),
        .S({u2_n_16,u2_n_17,u2_n_18,u2_n_19}));
  CARRY4 \tmp_26_reg_1137_reg[22]_i_1 
       (.CI(\tmp_26_reg_1137_reg[18]_i_1_n_0 ),
        .CO({\tmp_26_reg_1137_reg[22]_i_1_n_0 ,\tmp_26_reg_1137_reg[22]_i_1_n_1 ,\tmp_26_reg_1137_reg[22]_i_1_n_2 ,\tmp_26_reg_1137_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(ain_s1[23:20]),
        .O(grp_fu_498_p2[25:22]),
        .S({u2_n_20,u2_n_21,u2_n_22,u2_n_23}));
  CARRY4 \tmp_26_reg_1137_reg[26]_i_1 
       (.CI(\tmp_26_reg_1137_reg[22]_i_1_n_0 ),
        .CO({\tmp_26_reg_1137_reg[26]_i_1_n_0 ,\tmp_26_reg_1137_reg[26]_i_1_n_1 ,\tmp_26_reg_1137_reg[26]_i_1_n_2 ,\tmp_26_reg_1137_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(ain_s1[27:24]),
        .O(grp_fu_498_p2[29:26]),
        .S({u2_n_24,u2_n_25,u2_n_26,u2_n_27}));
  CARRY4 \tmp_26_reg_1137_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\tmp_26_reg_1137_reg[2]_i_1_n_0 ,\tmp_26_reg_1137_reg[2]_i_1_n_1 ,\tmp_26_reg_1137_reg[2]_i_1_n_2 ,\tmp_26_reg_1137_reg[2]_i_1_n_3 }),
        .CYINIT(bin_s1[0]),
        .DI(ain_s1[3:0]),
        .O(grp_fu_498_p2[5:2]),
        .S({u2_n_0,u2_n_1,u2_n_2,u2_n_3}));
  CARRY4 \tmp_26_reg_1137_reg[30]_i_1 
       (.CI(\tmp_26_reg_1137_reg[26]_i_1_n_0 ),
        .CO({\tmp_26_reg_1137_reg[30]_i_1_n_0 ,\tmp_26_reg_1137_reg[30]_i_1_n_1 ,\tmp_26_reg_1137_reg[30]_i_1_n_2 ,\tmp_26_reg_1137_reg[30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({ain_s1[32],ain_s1[30:28]}),
        .O({\NLW_tmp_26_reg_1137_reg[30]_i_1_O_UNCONNECTED [3:2],grp_fu_498_p2[31:30]}),
        .S({ain_s1[32],ain_s1[30],u2_n_28,u2_n_29}));
  CARRY4 \tmp_26_reg_1137_reg[6]_i_1 
       (.CI(\tmp_26_reg_1137_reg[2]_i_1_n_0 ),
        .CO({\tmp_26_reg_1137_reg[6]_i_1_n_0 ,\tmp_26_reg_1137_reg[6]_i_1_n_1 ,\tmp_26_reg_1137_reg[6]_i_1_n_2 ,\tmp_26_reg_1137_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(ain_s1[7:4]),
        .O(grp_fu_498_p2[9:6]),
        .S({u2_n_4,u2_n_5,u2_n_6,u2_n_7}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0_comb_adder_26 u1
       (.CO(facout_s1),
        .O(u1_n_1),
        .Q(Q[1:0]),
        .\sum_s1_reg[31] (u1_n_2),
        .\tmp_cast_reg_936_reg[32] (\tmp_cast_reg_936_reg[32] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0_comb_adder_27 u2
       (.S({u2_n_0,u2_n_1,u2_n_2,u2_n_3}),
        .ain_s1(ain_s1[29:0]),
        .bin_s1(bin_s1[29:1]),
        .carry_s1(carry_s1),
        .\tmp_26_reg_1137_reg[13] ({u2_n_8,u2_n_9,u2_n_10,u2_n_11}),
        .\tmp_26_reg_1137_reg[17] ({u2_n_12,u2_n_13,u2_n_14,u2_n_15}),
        .\tmp_26_reg_1137_reg[21] ({u2_n_16,u2_n_17,u2_n_18,u2_n_19}),
        .\tmp_26_reg_1137_reg[25] ({u2_n_20,u2_n_21,u2_n_22,u2_n_23}),
        .\tmp_26_reg_1137_reg[29] ({u2_n_24,u2_n_25,u2_n_26,u2_n_27}),
        .\tmp_26_reg_1137_reg[31] ({u2_n_28,u2_n_29}),
        .\tmp_26_reg_1137_reg[9] ({u2_n_4,u2_n_5,u2_n_6,u2_n_7}));
endmodule

(* ORIG_REF_NAME = "pwm_add_66s_66ns_cud_AddSubnS_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0_28
   (grp_fu_442_p2,
    ap_clk,
    Q,
    bin_s1,
    \tmp_cast_reg_936_reg[32] );
  output [32:0]grp_fu_442_p2;
  input ap_clk;
  input [33:0]Q;
  input [29:0]bin_s1;
  input [1:0]\tmp_cast_reg_936_reg[32] ;

  wire [33:0]Q;
  wire [32:0]ain_s1;
  wire ap_clk;
  wire [29:0]bin_s1;
  wire carry_s1;
  wire facout_s1;
  wire [32:0]grp_fu_442_p2;
  wire \tmp_22_reg_1095_reg[10]_i_1_n_0 ;
  wire \tmp_22_reg_1095_reg[10]_i_1_n_1 ;
  wire \tmp_22_reg_1095_reg[10]_i_1_n_2 ;
  wire \tmp_22_reg_1095_reg[10]_i_1_n_3 ;
  wire \tmp_22_reg_1095_reg[14]_i_1_n_0 ;
  wire \tmp_22_reg_1095_reg[14]_i_1_n_1 ;
  wire \tmp_22_reg_1095_reg[14]_i_1_n_2 ;
  wire \tmp_22_reg_1095_reg[14]_i_1_n_3 ;
  wire \tmp_22_reg_1095_reg[18]_i_1_n_0 ;
  wire \tmp_22_reg_1095_reg[18]_i_1_n_1 ;
  wire \tmp_22_reg_1095_reg[18]_i_1_n_2 ;
  wire \tmp_22_reg_1095_reg[18]_i_1_n_3 ;
  wire \tmp_22_reg_1095_reg[22]_i_1_n_0 ;
  wire \tmp_22_reg_1095_reg[22]_i_1_n_1 ;
  wire \tmp_22_reg_1095_reg[22]_i_1_n_2 ;
  wire \tmp_22_reg_1095_reg[22]_i_1_n_3 ;
  wire \tmp_22_reg_1095_reg[26]_i_1_n_0 ;
  wire \tmp_22_reg_1095_reg[26]_i_1_n_1 ;
  wire \tmp_22_reg_1095_reg[26]_i_1_n_2 ;
  wire \tmp_22_reg_1095_reg[26]_i_1_n_3 ;
  wire \tmp_22_reg_1095_reg[2]_i_1_n_0 ;
  wire \tmp_22_reg_1095_reg[2]_i_1_n_1 ;
  wire \tmp_22_reg_1095_reg[2]_i_1_n_2 ;
  wire \tmp_22_reg_1095_reg[2]_i_1_n_3 ;
  wire \tmp_22_reg_1095_reg[30]_i_1_n_0 ;
  wire \tmp_22_reg_1095_reg[30]_i_1_n_1 ;
  wire \tmp_22_reg_1095_reg[30]_i_1_n_2 ;
  wire \tmp_22_reg_1095_reg[30]_i_1_n_3 ;
  wire \tmp_22_reg_1095_reg[6]_i_1_n_0 ;
  wire \tmp_22_reg_1095_reg[6]_i_1_n_1 ;
  wire \tmp_22_reg_1095_reg[6]_i_1_n_2 ;
  wire \tmp_22_reg_1095_reg[6]_i_1_n_3 ;
  wire [1:0]\tmp_cast_reg_936_reg[32] ;
  wire u1_n_1;
  wire u1_n_2;
  wire u2_n_0;
  wire u2_n_1;
  wire u2_n_10;
  wire u2_n_11;
  wire u2_n_12;
  wire u2_n_13;
  wire u2_n_14;
  wire u2_n_15;
  wire u2_n_16;
  wire u2_n_17;
  wire u2_n_18;
  wire u2_n_19;
  wire u2_n_2;
  wire u2_n_20;
  wire u2_n_21;
  wire u2_n_22;
  wire u2_n_23;
  wire u2_n_24;
  wire u2_n_25;
  wire u2_n_26;
  wire u2_n_27;
  wire u2_n_28;
  wire u2_n_29;
  wire u2_n_3;
  wire u2_n_4;
  wire u2_n_5;
  wire u2_n_6;
  wire u2_n_7;
  wire u2_n_8;
  wire u2_n_9;
  wire [3:0]\NLW_r_V_1_3_reg_1090_reg[65]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_r_V_1_3_reg_1090_reg[65]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_tmp_22_reg_1095_reg[30]_i_1_O_UNCONNECTED ;

  FDRE \ain_s1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(ain_s1[0]),
        .R(1'b0));
  FDRE \ain_s1_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[12]),
        .Q(ain_s1[10]),
        .R(1'b0));
  FDRE \ain_s1_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[13]),
        .Q(ain_s1[11]),
        .R(1'b0));
  FDRE \ain_s1_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[14]),
        .Q(ain_s1[12]),
        .R(1'b0));
  FDRE \ain_s1_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[15]),
        .Q(ain_s1[13]),
        .R(1'b0));
  FDRE \ain_s1_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[16]),
        .Q(ain_s1[14]),
        .R(1'b0));
  FDRE \ain_s1_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[17]),
        .Q(ain_s1[15]),
        .R(1'b0));
  FDRE \ain_s1_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[18]),
        .Q(ain_s1[16]),
        .R(1'b0));
  FDRE \ain_s1_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[19]),
        .Q(ain_s1[17]),
        .R(1'b0));
  FDRE \ain_s1_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[20]),
        .Q(ain_s1[18]),
        .R(1'b0));
  FDRE \ain_s1_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[21]),
        .Q(ain_s1[19]),
        .R(1'b0));
  FDRE \ain_s1_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(ain_s1[1]),
        .R(1'b0));
  FDRE \ain_s1_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[22]),
        .Q(ain_s1[20]),
        .R(1'b0));
  FDRE \ain_s1_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[23]),
        .Q(ain_s1[21]),
        .R(1'b0));
  FDRE \ain_s1_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[24]),
        .Q(ain_s1[22]),
        .R(1'b0));
  FDRE \ain_s1_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[25]),
        .Q(ain_s1[23]),
        .R(1'b0));
  FDRE \ain_s1_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[26]),
        .Q(ain_s1[24]),
        .R(1'b0));
  FDRE \ain_s1_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[27]),
        .Q(ain_s1[25]),
        .R(1'b0));
  FDRE \ain_s1_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[28]),
        .Q(ain_s1[26]),
        .R(1'b0));
  FDRE \ain_s1_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[29]),
        .Q(ain_s1[27]),
        .R(1'b0));
  FDRE \ain_s1_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[30]),
        .Q(ain_s1[28]),
        .R(1'b0));
  FDRE \ain_s1_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[31]),
        .Q(ain_s1[29]),
        .R(1'b0));
  FDRE \ain_s1_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(ain_s1[2]),
        .R(1'b0));
  FDRE \ain_s1_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[32]),
        .Q(ain_s1[30]),
        .R(1'b0));
  FDRE \ain_s1_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[33]),
        .Q(ain_s1[32]),
        .R(1'b0));
  FDRE \ain_s1_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[5]),
        .Q(ain_s1[3]),
        .R(1'b0));
  FDRE \ain_s1_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[6]),
        .Q(ain_s1[4]),
        .R(1'b0));
  FDRE \ain_s1_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[7]),
        .Q(ain_s1[5]),
        .R(1'b0));
  FDRE \ain_s1_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[8]),
        .Q(ain_s1[6]),
        .R(1'b0));
  FDRE \ain_s1_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[9]),
        .Q(ain_s1[7]),
        .R(1'b0));
  FDRE \ain_s1_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[10]),
        .Q(ain_s1[8]),
        .R(1'b0));
  FDRE \ain_s1_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[11]),
        .Q(ain_s1[9]),
        .R(1'b0));
  FDRE carry_s1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(facout_s1),
        .Q(carry_s1),
        .R(1'b0));
  CARRY4 \r_V_1_3_reg_1090_reg[65]_i_1 
       (.CI(\tmp_22_reg_1095_reg[30]_i_1_n_0 ),
        .CO(\NLW_r_V_1_3_reg_1090_reg[65]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_r_V_1_3_reg_1090_reg[65]_i_1_O_UNCONNECTED [3:1],grp_fu_442_p2[32]}),
        .S({1'b0,1'b0,1'b0,ain_s1[32]}));
  FDRE \sum_s1_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(u1_n_2),
        .Q(grp_fu_442_p2[0]),
        .R(1'b0));
  FDRE \sum_s1_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(u1_n_1),
        .Q(grp_fu_442_p2[1]),
        .R(1'b0));
  CARRY4 \tmp_22_reg_1095_reg[10]_i_1 
       (.CI(\tmp_22_reg_1095_reg[6]_i_1_n_0 ),
        .CO({\tmp_22_reg_1095_reg[10]_i_1_n_0 ,\tmp_22_reg_1095_reg[10]_i_1_n_1 ,\tmp_22_reg_1095_reg[10]_i_1_n_2 ,\tmp_22_reg_1095_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(ain_s1[11:8]),
        .O(grp_fu_442_p2[13:10]),
        .S({u2_n_8,u2_n_9,u2_n_10,u2_n_11}));
  CARRY4 \tmp_22_reg_1095_reg[14]_i_1 
       (.CI(\tmp_22_reg_1095_reg[10]_i_1_n_0 ),
        .CO({\tmp_22_reg_1095_reg[14]_i_1_n_0 ,\tmp_22_reg_1095_reg[14]_i_1_n_1 ,\tmp_22_reg_1095_reg[14]_i_1_n_2 ,\tmp_22_reg_1095_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(ain_s1[15:12]),
        .O(grp_fu_442_p2[17:14]),
        .S({u2_n_12,u2_n_13,u2_n_14,u2_n_15}));
  CARRY4 \tmp_22_reg_1095_reg[18]_i_1 
       (.CI(\tmp_22_reg_1095_reg[14]_i_1_n_0 ),
        .CO({\tmp_22_reg_1095_reg[18]_i_1_n_0 ,\tmp_22_reg_1095_reg[18]_i_1_n_1 ,\tmp_22_reg_1095_reg[18]_i_1_n_2 ,\tmp_22_reg_1095_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(ain_s1[19:16]),
        .O(grp_fu_442_p2[21:18]),
        .S({u2_n_16,u2_n_17,u2_n_18,u2_n_19}));
  CARRY4 \tmp_22_reg_1095_reg[22]_i_1 
       (.CI(\tmp_22_reg_1095_reg[18]_i_1_n_0 ),
        .CO({\tmp_22_reg_1095_reg[22]_i_1_n_0 ,\tmp_22_reg_1095_reg[22]_i_1_n_1 ,\tmp_22_reg_1095_reg[22]_i_1_n_2 ,\tmp_22_reg_1095_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(ain_s1[23:20]),
        .O(grp_fu_442_p2[25:22]),
        .S({u2_n_20,u2_n_21,u2_n_22,u2_n_23}));
  CARRY4 \tmp_22_reg_1095_reg[26]_i_1 
       (.CI(\tmp_22_reg_1095_reg[22]_i_1_n_0 ),
        .CO({\tmp_22_reg_1095_reg[26]_i_1_n_0 ,\tmp_22_reg_1095_reg[26]_i_1_n_1 ,\tmp_22_reg_1095_reg[26]_i_1_n_2 ,\tmp_22_reg_1095_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(ain_s1[27:24]),
        .O(grp_fu_442_p2[29:26]),
        .S({u2_n_24,u2_n_25,u2_n_26,u2_n_27}));
  CARRY4 \tmp_22_reg_1095_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\tmp_22_reg_1095_reg[2]_i_1_n_0 ,\tmp_22_reg_1095_reg[2]_i_1_n_1 ,\tmp_22_reg_1095_reg[2]_i_1_n_2 ,\tmp_22_reg_1095_reg[2]_i_1_n_3 }),
        .CYINIT(bin_s1[0]),
        .DI(ain_s1[3:0]),
        .O(grp_fu_442_p2[5:2]),
        .S({u2_n_0,u2_n_1,u2_n_2,u2_n_3}));
  CARRY4 \tmp_22_reg_1095_reg[30]_i_1 
       (.CI(\tmp_22_reg_1095_reg[26]_i_1_n_0 ),
        .CO({\tmp_22_reg_1095_reg[30]_i_1_n_0 ,\tmp_22_reg_1095_reg[30]_i_1_n_1 ,\tmp_22_reg_1095_reg[30]_i_1_n_2 ,\tmp_22_reg_1095_reg[30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({ain_s1[32],ain_s1[30:28]}),
        .O({\NLW_tmp_22_reg_1095_reg[30]_i_1_O_UNCONNECTED [3:2],grp_fu_442_p2[31:30]}),
        .S({ain_s1[32],ain_s1[30],u2_n_28,u2_n_29}));
  CARRY4 \tmp_22_reg_1095_reg[6]_i_1 
       (.CI(\tmp_22_reg_1095_reg[2]_i_1_n_0 ),
        .CO({\tmp_22_reg_1095_reg[6]_i_1_n_0 ,\tmp_22_reg_1095_reg[6]_i_1_n_1 ,\tmp_22_reg_1095_reg[6]_i_1_n_2 ,\tmp_22_reg_1095_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(ain_s1[7:4]),
        .O(grp_fu_442_p2[9:6]),
        .S({u2_n_4,u2_n_5,u2_n_6,u2_n_7}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0_comb_adder_29 u1
       (.CO(facout_s1),
        .O(u1_n_1),
        .Q(Q[1:0]),
        .\sum_s1_reg[31] (u1_n_2),
        .\tmp_cast_reg_936_reg[32] (\tmp_cast_reg_936_reg[32] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0_comb_adder_30 u2
       (.S({u2_n_0,u2_n_1,u2_n_2,u2_n_3}),
        .ain_s1(ain_s1[29:0]),
        .bin_s1(bin_s1[29:1]),
        .carry_s1(carry_s1),
        .\tmp_22_reg_1095_reg[13] ({u2_n_8,u2_n_9,u2_n_10,u2_n_11}),
        .\tmp_22_reg_1095_reg[17] ({u2_n_12,u2_n_13,u2_n_14,u2_n_15}),
        .\tmp_22_reg_1095_reg[21] ({u2_n_16,u2_n_17,u2_n_18,u2_n_19}),
        .\tmp_22_reg_1095_reg[25] ({u2_n_20,u2_n_21,u2_n_22,u2_n_23}),
        .\tmp_22_reg_1095_reg[29] ({u2_n_24,u2_n_25,u2_n_26,u2_n_27}),
        .\tmp_22_reg_1095_reg[31] ({u2_n_28,u2_n_29}),
        .\tmp_22_reg_1095_reg[9] ({u2_n_4,u2_n_5,u2_n_6,u2_n_7}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0_comb_adder
   (CO,
    O,
    \sum_s1_reg[31] ,
    Q,
    \tmp_cast_reg_936_reg[32] );
  output [0:0]CO;
  output [0:0]O;
  output \sum_s1_reg[31] ;
  input [1:0]Q;
  input [1:0]\tmp_cast_reg_936_reg[32] ;

  wire [0:0]CO;
  wire [0:0]O;
  wire [1:0]Q;
  wire \sum_s1[32]_i_2_n_0 ;
  wire \sum_s1[32]_i_3_n_0 ;
  wire \sum_s1_reg[31] ;
  wire \sum_s1_reg[32]_i_1__1_n_3 ;
  wire [1:0]\tmp_cast_reg_936_reg[32] ;
  wire [3:1]\NLW_sum_s1_reg[32]_i_1__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_sum_s1_reg[32]_i_1__1_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h6)) 
    \sum_s1[31]_i_1 
       (.I0(Q[0]),
        .I1(\tmp_cast_reg_936_reg[32] [0]),
        .O(\sum_s1_reg[31] ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_s1[32]_i_2 
       (.I0(Q[1]),
        .I1(\tmp_cast_reg_936_reg[32] [1]),
        .O(\sum_s1[32]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_s1[32]_i_3 
       (.I0(Q[0]),
        .I1(\tmp_cast_reg_936_reg[32] [0]),
        .O(\sum_s1[32]_i_3_n_0 ));
  CARRY4 \sum_s1_reg[32]_i_1__1 
       (.CI(1'b0),
        .CO({\NLW_sum_s1_reg[32]_i_1__1_CO_UNCONNECTED [3],CO,\NLW_sum_s1_reg[32]_i_1__1_CO_UNCONNECTED [1],\sum_s1_reg[32]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Q}),
        .O({\NLW_sum_s1_reg[32]_i_1__1_O_UNCONNECTED [3:2],O,\NLW_sum_s1_reg[32]_i_1__1_O_UNCONNECTED [0]}),
        .S({1'b0,1'b1,\sum_s1[32]_i_2_n_0 ,\sum_s1[32]_i_3_n_0 }));
endmodule

(* ORIG_REF_NAME = "pwm_add_66s_66ns_cud_AddSubnS_0_comb_adder" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0_comb_adder_15
   (S,
    \tmp_18_reg_1053_reg[9] ,
    \tmp_18_reg_1053_reg[13] ,
    \tmp_18_reg_1053_reg[17] ,
    \tmp_18_reg_1053_reg[21] ,
    \tmp_18_reg_1053_reg[25] ,
    \tmp_18_reg_1053_reg[29] ,
    \tmp_18_reg_1053_reg[31] ,
    ain_s1,
    carry_s1,
    bin_s1);
  output [3:0]S;
  output [3:0]\tmp_18_reg_1053_reg[9] ;
  output [3:0]\tmp_18_reg_1053_reg[13] ;
  output [3:0]\tmp_18_reg_1053_reg[17] ;
  output [3:0]\tmp_18_reg_1053_reg[21] ;
  output [3:0]\tmp_18_reg_1053_reg[25] ;
  output [3:0]\tmp_18_reg_1053_reg[29] ;
  output [1:0]\tmp_18_reg_1053_reg[31] ;
  input [29:0]ain_s1;
  input carry_s1;
  input [28:0]bin_s1;

  wire [3:0]S;
  wire [29:0]ain_s1;
  wire [28:0]bin_s1;
  wire carry_s1;
  wire [3:0]\tmp_18_reg_1053_reg[13] ;
  wire [3:0]\tmp_18_reg_1053_reg[17] ;
  wire [3:0]\tmp_18_reg_1053_reg[21] ;
  wire [3:0]\tmp_18_reg_1053_reg[25] ;
  wire [3:0]\tmp_18_reg_1053_reg[29] ;
  wire [1:0]\tmp_18_reg_1053_reg[31] ;
  wire [3:0]\tmp_18_reg_1053_reg[9] ;

  LUT2 #(
    .INIT(4'h6)) 
    \tmp_18_reg_1053[10]_i_2 
       (.I0(ain_s1[11]),
        .I1(bin_s1[10]),
        .O(\tmp_18_reg_1053_reg[13] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_18_reg_1053[10]_i_3 
       (.I0(ain_s1[10]),
        .I1(bin_s1[9]),
        .O(\tmp_18_reg_1053_reg[13] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_18_reg_1053[10]_i_4 
       (.I0(ain_s1[9]),
        .I1(bin_s1[8]),
        .O(\tmp_18_reg_1053_reg[13] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_18_reg_1053[10]_i_5 
       (.I0(ain_s1[8]),
        .I1(bin_s1[7]),
        .O(\tmp_18_reg_1053_reg[13] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_18_reg_1053[14]_i_2 
       (.I0(ain_s1[15]),
        .I1(bin_s1[14]),
        .O(\tmp_18_reg_1053_reg[17] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_18_reg_1053[14]_i_3 
       (.I0(ain_s1[14]),
        .I1(bin_s1[13]),
        .O(\tmp_18_reg_1053_reg[17] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_18_reg_1053[14]_i_4 
       (.I0(ain_s1[13]),
        .I1(bin_s1[12]),
        .O(\tmp_18_reg_1053_reg[17] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_18_reg_1053[14]_i_5 
       (.I0(ain_s1[12]),
        .I1(bin_s1[11]),
        .O(\tmp_18_reg_1053_reg[17] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_18_reg_1053[18]_i_2 
       (.I0(ain_s1[19]),
        .I1(bin_s1[18]),
        .O(\tmp_18_reg_1053_reg[21] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_18_reg_1053[18]_i_3 
       (.I0(ain_s1[18]),
        .I1(bin_s1[17]),
        .O(\tmp_18_reg_1053_reg[21] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_18_reg_1053[18]_i_4 
       (.I0(ain_s1[17]),
        .I1(bin_s1[16]),
        .O(\tmp_18_reg_1053_reg[21] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_18_reg_1053[18]_i_5 
       (.I0(ain_s1[16]),
        .I1(bin_s1[15]),
        .O(\tmp_18_reg_1053_reg[21] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_18_reg_1053[22]_i_2 
       (.I0(ain_s1[23]),
        .I1(bin_s1[22]),
        .O(\tmp_18_reg_1053_reg[25] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_18_reg_1053[22]_i_3 
       (.I0(ain_s1[22]),
        .I1(bin_s1[21]),
        .O(\tmp_18_reg_1053_reg[25] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_18_reg_1053[22]_i_4 
       (.I0(ain_s1[21]),
        .I1(bin_s1[20]),
        .O(\tmp_18_reg_1053_reg[25] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_18_reg_1053[22]_i_5 
       (.I0(ain_s1[20]),
        .I1(bin_s1[19]),
        .O(\tmp_18_reg_1053_reg[25] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_18_reg_1053[26]_i_2 
       (.I0(ain_s1[27]),
        .I1(bin_s1[26]),
        .O(\tmp_18_reg_1053_reg[29] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_18_reg_1053[26]_i_3 
       (.I0(ain_s1[26]),
        .I1(bin_s1[25]),
        .O(\tmp_18_reg_1053_reg[29] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_18_reg_1053[26]_i_4 
       (.I0(ain_s1[25]),
        .I1(bin_s1[24]),
        .O(\tmp_18_reg_1053_reg[29] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_18_reg_1053[26]_i_5 
       (.I0(ain_s1[24]),
        .I1(bin_s1[23]),
        .O(\tmp_18_reg_1053_reg[29] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_18_reg_1053[2]_i_2 
       (.I0(ain_s1[3]),
        .I1(bin_s1[2]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_18_reg_1053[2]_i_3 
       (.I0(ain_s1[2]),
        .I1(bin_s1[1]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_18_reg_1053[2]_i_4 
       (.I0(ain_s1[1]),
        .I1(bin_s1[0]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_18_reg_1053[2]_i_5 
       (.I0(ain_s1[0]),
        .I1(carry_s1),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_18_reg_1053[30]_i_2 
       (.I0(ain_s1[29]),
        .I1(bin_s1[28]),
        .O(\tmp_18_reg_1053_reg[31] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_18_reg_1053[30]_i_3 
       (.I0(ain_s1[28]),
        .I1(bin_s1[27]),
        .O(\tmp_18_reg_1053_reg[31] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_18_reg_1053[6]_i_2 
       (.I0(ain_s1[7]),
        .I1(bin_s1[6]),
        .O(\tmp_18_reg_1053_reg[9] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_18_reg_1053[6]_i_3 
       (.I0(ain_s1[6]),
        .I1(bin_s1[5]),
        .O(\tmp_18_reg_1053_reg[9] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_18_reg_1053[6]_i_4 
       (.I0(ain_s1[5]),
        .I1(bin_s1[4]),
        .O(\tmp_18_reg_1053_reg[9] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_18_reg_1053[6]_i_5 
       (.I0(ain_s1[4]),
        .I1(bin_s1[3]),
        .O(\tmp_18_reg_1053_reg[9] [0]));
endmodule

(* ORIG_REF_NAME = "pwm_add_66s_66ns_cud_AddSubnS_0_comb_adder" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0_comb_adder_17
   (CO,
    O,
    \sum_s1_reg[31] ,
    Q,
    \tmp_cast_reg_936_reg[32] );
  output [0:0]CO;
  output [0:0]O;
  output \sum_s1_reg[31] ;
  input [1:0]Q;
  input [1:0]\tmp_cast_reg_936_reg[32] ;

  wire [0:0]CO;
  wire [0:0]O;
  wire [1:0]Q;
  wire \sum_s1[32]_i_2_n_0 ;
  wire \sum_s1[32]_i_3_n_0 ;
  wire \sum_s1_reg[31] ;
  wire \sum_s1_reg[32]_i_1__0_n_3 ;
  wire [1:0]\tmp_cast_reg_936_reg[32] ;
  wire [3:1]\NLW_sum_s1_reg[32]_i_1__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_sum_s1_reg[32]_i_1__0_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h6)) 
    \sum_s1[31]_i_1 
       (.I0(Q[0]),
        .I1(\tmp_cast_reg_936_reg[32] [0]),
        .O(\sum_s1_reg[31] ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_s1[32]_i_2 
       (.I0(Q[1]),
        .I1(\tmp_cast_reg_936_reg[32] [1]),
        .O(\sum_s1[32]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_s1[32]_i_3 
       (.I0(Q[0]),
        .I1(\tmp_cast_reg_936_reg[32] [0]),
        .O(\sum_s1[32]_i_3_n_0 ));
  CARRY4 \sum_s1_reg[32]_i_1__0 
       (.CI(1'b0),
        .CO({\NLW_sum_s1_reg[32]_i_1__0_CO_UNCONNECTED [3],CO,\NLW_sum_s1_reg[32]_i_1__0_CO_UNCONNECTED [1],\sum_s1_reg[32]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Q}),
        .O({\NLW_sum_s1_reg[32]_i_1__0_O_UNCONNECTED [3:2],O,\NLW_sum_s1_reg[32]_i_1__0_O_UNCONNECTED [0]}),
        .S({1'b0,1'b1,\sum_s1[32]_i_2_n_0 ,\sum_s1[32]_i_3_n_0 }));
endmodule

(* ORIG_REF_NAME = "pwm_add_66s_66ns_cud_AddSubnS_0_comb_adder" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0_comb_adder_18
   (S,
    \tmp_14_reg_1016_reg[9] ,
    \tmp_14_reg_1016_reg[13] ,
    \tmp_14_reg_1016_reg[17] ,
    \tmp_14_reg_1016_reg[21] ,
    \tmp_14_reg_1016_reg[25] ,
    \tmp_14_reg_1016_reg[29] ,
    \tmp_14_reg_1016_reg[31] ,
    ain_s1,
    carry_s1,
    bin_s1);
  output [3:0]S;
  output [3:0]\tmp_14_reg_1016_reg[9] ;
  output [3:0]\tmp_14_reg_1016_reg[13] ;
  output [3:0]\tmp_14_reg_1016_reg[17] ;
  output [3:0]\tmp_14_reg_1016_reg[21] ;
  output [3:0]\tmp_14_reg_1016_reg[25] ;
  output [3:0]\tmp_14_reg_1016_reg[29] ;
  output [1:0]\tmp_14_reg_1016_reg[31] ;
  input [29:0]ain_s1;
  input carry_s1;
  input [28:0]bin_s1;

  wire [3:0]S;
  wire [29:0]ain_s1;
  wire [28:0]bin_s1;
  wire carry_s1;
  wire [3:0]\tmp_14_reg_1016_reg[13] ;
  wire [3:0]\tmp_14_reg_1016_reg[17] ;
  wire [3:0]\tmp_14_reg_1016_reg[21] ;
  wire [3:0]\tmp_14_reg_1016_reg[25] ;
  wire [3:0]\tmp_14_reg_1016_reg[29] ;
  wire [1:0]\tmp_14_reg_1016_reg[31] ;
  wire [3:0]\tmp_14_reg_1016_reg[9] ;

  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_1016[10]_i_2 
       (.I0(ain_s1[11]),
        .I1(bin_s1[10]),
        .O(\tmp_14_reg_1016_reg[13] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_1016[10]_i_3 
       (.I0(ain_s1[10]),
        .I1(bin_s1[9]),
        .O(\tmp_14_reg_1016_reg[13] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_1016[10]_i_4 
       (.I0(ain_s1[9]),
        .I1(bin_s1[8]),
        .O(\tmp_14_reg_1016_reg[13] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_1016[10]_i_5 
       (.I0(ain_s1[8]),
        .I1(bin_s1[7]),
        .O(\tmp_14_reg_1016_reg[13] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_1016[14]_i_2 
       (.I0(ain_s1[15]),
        .I1(bin_s1[14]),
        .O(\tmp_14_reg_1016_reg[17] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_1016[14]_i_3 
       (.I0(ain_s1[14]),
        .I1(bin_s1[13]),
        .O(\tmp_14_reg_1016_reg[17] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_1016[14]_i_4 
       (.I0(ain_s1[13]),
        .I1(bin_s1[12]),
        .O(\tmp_14_reg_1016_reg[17] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_1016[14]_i_5 
       (.I0(ain_s1[12]),
        .I1(bin_s1[11]),
        .O(\tmp_14_reg_1016_reg[17] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_1016[18]_i_2 
       (.I0(ain_s1[19]),
        .I1(bin_s1[18]),
        .O(\tmp_14_reg_1016_reg[21] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_1016[18]_i_3 
       (.I0(ain_s1[18]),
        .I1(bin_s1[17]),
        .O(\tmp_14_reg_1016_reg[21] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_1016[18]_i_4 
       (.I0(ain_s1[17]),
        .I1(bin_s1[16]),
        .O(\tmp_14_reg_1016_reg[21] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_1016[18]_i_5 
       (.I0(ain_s1[16]),
        .I1(bin_s1[15]),
        .O(\tmp_14_reg_1016_reg[21] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_1016[22]_i_2 
       (.I0(ain_s1[23]),
        .I1(bin_s1[22]),
        .O(\tmp_14_reg_1016_reg[25] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_1016[22]_i_3 
       (.I0(ain_s1[22]),
        .I1(bin_s1[21]),
        .O(\tmp_14_reg_1016_reg[25] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_1016[22]_i_4 
       (.I0(ain_s1[21]),
        .I1(bin_s1[20]),
        .O(\tmp_14_reg_1016_reg[25] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_1016[22]_i_5 
       (.I0(ain_s1[20]),
        .I1(bin_s1[19]),
        .O(\tmp_14_reg_1016_reg[25] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_1016[26]_i_2 
       (.I0(ain_s1[27]),
        .I1(bin_s1[26]),
        .O(\tmp_14_reg_1016_reg[29] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_1016[26]_i_3 
       (.I0(ain_s1[26]),
        .I1(bin_s1[25]),
        .O(\tmp_14_reg_1016_reg[29] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_1016[26]_i_4 
       (.I0(ain_s1[25]),
        .I1(bin_s1[24]),
        .O(\tmp_14_reg_1016_reg[29] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_1016[26]_i_5 
       (.I0(ain_s1[24]),
        .I1(bin_s1[23]),
        .O(\tmp_14_reg_1016_reg[29] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_1016[2]_i_2 
       (.I0(ain_s1[3]),
        .I1(bin_s1[2]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_1016[2]_i_3 
       (.I0(ain_s1[2]),
        .I1(bin_s1[1]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_1016[2]_i_4 
       (.I0(ain_s1[1]),
        .I1(bin_s1[0]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_1016[2]_i_5 
       (.I0(ain_s1[0]),
        .I1(carry_s1),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_1016[30]_i_2 
       (.I0(ain_s1[29]),
        .I1(bin_s1[28]),
        .O(\tmp_14_reg_1016_reg[31] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_1016[30]_i_3 
       (.I0(ain_s1[28]),
        .I1(bin_s1[27]),
        .O(\tmp_14_reg_1016_reg[31] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_1016[6]_i_2 
       (.I0(ain_s1[7]),
        .I1(bin_s1[6]),
        .O(\tmp_14_reg_1016_reg[9] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_1016[6]_i_3 
       (.I0(ain_s1[6]),
        .I1(bin_s1[5]),
        .O(\tmp_14_reg_1016_reg[9] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_1016[6]_i_4 
       (.I0(ain_s1[5]),
        .I1(bin_s1[4]),
        .O(\tmp_14_reg_1016_reg[9] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_1016[6]_i_5 
       (.I0(ain_s1[4]),
        .I1(bin_s1[3]),
        .O(\tmp_14_reg_1016_reg[9] [0]));
endmodule

(* ORIG_REF_NAME = "pwm_add_66s_66ns_cud_AddSubnS_0_comb_adder" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0_comb_adder_20
   (CO,
    O,
    \sum_s1_reg[31] ,
    Q,
    \ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[1] );
  output [0:0]CO;
  output [0:0]O;
  output \sum_s1_reg[31] ;
  input [1:0]Q;
  input [1:0]\ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[1] ;

  wire [0:0]CO;
  wire [0:0]O;
  wire [1:0]Q;
  wire [1:0]\ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[1] ;
  wire \sum_s1[32]_i_2_n_0 ;
  wire \sum_s1[32]_i_3_n_0 ;
  wire \sum_s1_reg[31] ;
  wire \sum_s1_reg[32]_i_1_n_3 ;
  wire [3:1]\NLW_sum_s1_reg[32]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_sum_s1_reg[32]_i_1_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h6)) 
    \sum_s1[31]_i_1 
       (.I0(Q[0]),
        .I1(\ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[1] [0]),
        .O(\sum_s1_reg[31] ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_s1[32]_i_2 
       (.I0(Q[1]),
        .I1(\ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[1] [1]),
        .O(\sum_s1[32]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_s1[32]_i_3 
       (.I0(Q[0]),
        .I1(\ap_reg_pp0_iter1_min_duty_V_read_reg_802_reg[1] [0]),
        .O(\sum_s1[32]_i_3_n_0 ));
  CARRY4 \sum_s1_reg[32]_i_1 
       (.CI(1'b0),
        .CO({\NLW_sum_s1_reg[32]_i_1_CO_UNCONNECTED [3],CO,\NLW_sum_s1_reg[32]_i_1_CO_UNCONNECTED [1],\sum_s1_reg[32]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Q}),
        .O({\NLW_sum_s1_reg[32]_i_1_O_UNCONNECTED [3:2],O,\NLW_sum_s1_reg[32]_i_1_O_UNCONNECTED [0]}),
        .S({1'b0,1'b1,\sum_s1[32]_i_2_n_0 ,\sum_s1[32]_i_3_n_0 }));
endmodule

(* ORIG_REF_NAME = "pwm_add_66s_66ns_cud_AddSubnS_0_comb_adder" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0_comb_adder_21
   (grp_fu_318_p2,
    bin_s1,
    ain_s1,
    carry_s1);
  output [30:0]grp_fu_318_p2;
  input [29:0]bin_s1;
  input [31:0]ain_s1;
  input carry_s1;

  wire [31:0]ain_s1;
  wire [29:0]bin_s1;
  wire carry_s1;
  wire [30:0]grp_fu_318_p2;
  wire \tmp_9_reg_979[10]_i_2_n_0 ;
  wire \tmp_9_reg_979[10]_i_3_n_0 ;
  wire \tmp_9_reg_979[10]_i_4_n_0 ;
  wire \tmp_9_reg_979[10]_i_5_n_0 ;
  wire \tmp_9_reg_979[14]_i_2_n_0 ;
  wire \tmp_9_reg_979[14]_i_3_n_0 ;
  wire \tmp_9_reg_979[14]_i_4_n_0 ;
  wire \tmp_9_reg_979[14]_i_5_n_0 ;
  wire \tmp_9_reg_979[18]_i_2_n_0 ;
  wire \tmp_9_reg_979[18]_i_3_n_0 ;
  wire \tmp_9_reg_979[18]_i_4_n_0 ;
  wire \tmp_9_reg_979[18]_i_5_n_0 ;
  wire \tmp_9_reg_979[22]_i_2_n_0 ;
  wire \tmp_9_reg_979[22]_i_3_n_0 ;
  wire \tmp_9_reg_979[22]_i_4_n_0 ;
  wire \tmp_9_reg_979[22]_i_5_n_0 ;
  wire \tmp_9_reg_979[26]_i_2_n_0 ;
  wire \tmp_9_reg_979[26]_i_3_n_0 ;
  wire \tmp_9_reg_979[26]_i_4_n_0 ;
  wire \tmp_9_reg_979[26]_i_5_n_0 ;
  wire \tmp_9_reg_979[2]_i_2_n_0 ;
  wire \tmp_9_reg_979[2]_i_3_n_0 ;
  wire \tmp_9_reg_979[2]_i_4_n_0 ;
  wire \tmp_9_reg_979[2]_i_5_n_0 ;
  wire \tmp_9_reg_979[30]_i_2_n_0 ;
  wire \tmp_9_reg_979[30]_i_3_n_0 ;
  wire \tmp_9_reg_979[6]_i_2_n_0 ;
  wire \tmp_9_reg_979[6]_i_3_n_0 ;
  wire \tmp_9_reg_979[6]_i_4_n_0 ;
  wire \tmp_9_reg_979[6]_i_5_n_0 ;
  wire \tmp_9_reg_979_reg[10]_i_1_n_0 ;
  wire \tmp_9_reg_979_reg[10]_i_1_n_1 ;
  wire \tmp_9_reg_979_reg[10]_i_1_n_2 ;
  wire \tmp_9_reg_979_reg[10]_i_1_n_3 ;
  wire \tmp_9_reg_979_reg[14]_i_1_n_0 ;
  wire \tmp_9_reg_979_reg[14]_i_1_n_1 ;
  wire \tmp_9_reg_979_reg[14]_i_1_n_2 ;
  wire \tmp_9_reg_979_reg[14]_i_1_n_3 ;
  wire \tmp_9_reg_979_reg[18]_i_1_n_0 ;
  wire \tmp_9_reg_979_reg[18]_i_1_n_1 ;
  wire \tmp_9_reg_979_reg[18]_i_1_n_2 ;
  wire \tmp_9_reg_979_reg[18]_i_1_n_3 ;
  wire \tmp_9_reg_979_reg[22]_i_1_n_0 ;
  wire \tmp_9_reg_979_reg[22]_i_1_n_1 ;
  wire \tmp_9_reg_979_reg[22]_i_1_n_2 ;
  wire \tmp_9_reg_979_reg[22]_i_1_n_3 ;
  wire \tmp_9_reg_979_reg[26]_i_1_n_0 ;
  wire \tmp_9_reg_979_reg[26]_i_1_n_1 ;
  wire \tmp_9_reg_979_reg[26]_i_1_n_2 ;
  wire \tmp_9_reg_979_reg[26]_i_1_n_3 ;
  wire \tmp_9_reg_979_reg[2]_i_1_n_0 ;
  wire \tmp_9_reg_979_reg[2]_i_1_n_1 ;
  wire \tmp_9_reg_979_reg[2]_i_1_n_2 ;
  wire \tmp_9_reg_979_reg[2]_i_1_n_3 ;
  wire \tmp_9_reg_979_reg[30]_i_1_n_0 ;
  wire \tmp_9_reg_979_reg[30]_i_1_n_1 ;
  wire \tmp_9_reg_979_reg[30]_i_1_n_2 ;
  wire \tmp_9_reg_979_reg[30]_i_1_n_3 ;
  wire \tmp_9_reg_979_reg[6]_i_1_n_0 ;
  wire \tmp_9_reg_979_reg[6]_i_1_n_1 ;
  wire \tmp_9_reg_979_reg[6]_i_1_n_2 ;
  wire \tmp_9_reg_979_reg[6]_i_1_n_3 ;
  wire [3:0]\NLW_r_V_1_reg_974_reg[65]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_r_V_1_reg_974_reg[65]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_tmp_9_reg_979_reg[30]_i_1_O_UNCONNECTED ;

  CARRY4 \r_V_1_reg_974_reg[65]_i_1 
       (.CI(\tmp_9_reg_979_reg[30]_i_1_n_0 ),
        .CO(\NLW_r_V_1_reg_974_reg[65]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_r_V_1_reg_974_reg[65]_i_1_O_UNCONNECTED [3:1],grp_fu_318_p2[30]}),
        .S({1'b0,1'b0,1'b0,ain_s1[31]}));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_979[10]_i_2 
       (.I0(ain_s1[11]),
        .I1(bin_s1[11]),
        .O(\tmp_9_reg_979[10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_979[10]_i_3 
       (.I0(ain_s1[10]),
        .I1(bin_s1[10]),
        .O(\tmp_9_reg_979[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_979[10]_i_4 
       (.I0(ain_s1[9]),
        .I1(bin_s1[9]),
        .O(\tmp_9_reg_979[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_979[10]_i_5 
       (.I0(ain_s1[8]),
        .I1(bin_s1[8]),
        .O(\tmp_9_reg_979[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_979[14]_i_2 
       (.I0(ain_s1[15]),
        .I1(bin_s1[15]),
        .O(\tmp_9_reg_979[14]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_979[14]_i_3 
       (.I0(ain_s1[14]),
        .I1(bin_s1[14]),
        .O(\tmp_9_reg_979[14]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_979[14]_i_4 
       (.I0(ain_s1[13]),
        .I1(bin_s1[13]),
        .O(\tmp_9_reg_979[14]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_979[14]_i_5 
       (.I0(ain_s1[12]),
        .I1(bin_s1[12]),
        .O(\tmp_9_reg_979[14]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_979[18]_i_2 
       (.I0(ain_s1[19]),
        .I1(bin_s1[19]),
        .O(\tmp_9_reg_979[18]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_979[18]_i_3 
       (.I0(ain_s1[18]),
        .I1(bin_s1[18]),
        .O(\tmp_9_reg_979[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_979[18]_i_4 
       (.I0(ain_s1[17]),
        .I1(bin_s1[17]),
        .O(\tmp_9_reg_979[18]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_979[18]_i_5 
       (.I0(ain_s1[16]),
        .I1(bin_s1[16]),
        .O(\tmp_9_reg_979[18]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_979[22]_i_2 
       (.I0(ain_s1[23]),
        .I1(bin_s1[23]),
        .O(\tmp_9_reg_979[22]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_979[22]_i_3 
       (.I0(ain_s1[22]),
        .I1(bin_s1[22]),
        .O(\tmp_9_reg_979[22]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_979[22]_i_4 
       (.I0(ain_s1[21]),
        .I1(bin_s1[21]),
        .O(\tmp_9_reg_979[22]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_979[22]_i_5 
       (.I0(ain_s1[20]),
        .I1(bin_s1[20]),
        .O(\tmp_9_reg_979[22]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_979[26]_i_2 
       (.I0(ain_s1[27]),
        .I1(bin_s1[27]),
        .O(\tmp_9_reg_979[26]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_979[26]_i_3 
       (.I0(ain_s1[26]),
        .I1(bin_s1[26]),
        .O(\tmp_9_reg_979[26]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_979[26]_i_4 
       (.I0(ain_s1[25]),
        .I1(bin_s1[25]),
        .O(\tmp_9_reg_979[26]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_979[26]_i_5 
       (.I0(ain_s1[24]),
        .I1(bin_s1[24]),
        .O(\tmp_9_reg_979[26]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_979[2]_i_2 
       (.I0(ain_s1[3]),
        .I1(bin_s1[3]),
        .O(\tmp_9_reg_979[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_979[2]_i_3 
       (.I0(ain_s1[2]),
        .I1(bin_s1[2]),
        .O(\tmp_9_reg_979[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_979[2]_i_4 
       (.I0(ain_s1[1]),
        .I1(bin_s1[1]),
        .O(\tmp_9_reg_979[2]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_979[2]_i_5 
       (.I0(ain_s1[0]),
        .I1(carry_s1),
        .O(\tmp_9_reg_979[2]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_979[30]_i_2 
       (.I0(ain_s1[29]),
        .I1(bin_s1[29]),
        .O(\tmp_9_reg_979[30]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_979[30]_i_3 
       (.I0(ain_s1[28]),
        .I1(bin_s1[28]),
        .O(\tmp_9_reg_979[30]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_979[6]_i_2 
       (.I0(ain_s1[7]),
        .I1(bin_s1[7]),
        .O(\tmp_9_reg_979[6]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_979[6]_i_3 
       (.I0(ain_s1[6]),
        .I1(bin_s1[6]),
        .O(\tmp_9_reg_979[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_979[6]_i_4 
       (.I0(ain_s1[5]),
        .I1(bin_s1[5]),
        .O(\tmp_9_reg_979[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_979[6]_i_5 
       (.I0(ain_s1[4]),
        .I1(bin_s1[4]),
        .O(\tmp_9_reg_979[6]_i_5_n_0 ));
  CARRY4 \tmp_9_reg_979_reg[10]_i_1 
       (.CI(\tmp_9_reg_979_reg[6]_i_1_n_0 ),
        .CO({\tmp_9_reg_979_reg[10]_i_1_n_0 ,\tmp_9_reg_979_reg[10]_i_1_n_1 ,\tmp_9_reg_979_reg[10]_i_1_n_2 ,\tmp_9_reg_979_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(ain_s1[11:8]),
        .O(grp_fu_318_p2[11:8]),
        .S({\tmp_9_reg_979[10]_i_2_n_0 ,\tmp_9_reg_979[10]_i_3_n_0 ,\tmp_9_reg_979[10]_i_4_n_0 ,\tmp_9_reg_979[10]_i_5_n_0 }));
  CARRY4 \tmp_9_reg_979_reg[14]_i_1 
       (.CI(\tmp_9_reg_979_reg[10]_i_1_n_0 ),
        .CO({\tmp_9_reg_979_reg[14]_i_1_n_0 ,\tmp_9_reg_979_reg[14]_i_1_n_1 ,\tmp_9_reg_979_reg[14]_i_1_n_2 ,\tmp_9_reg_979_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(ain_s1[15:12]),
        .O(grp_fu_318_p2[15:12]),
        .S({\tmp_9_reg_979[14]_i_2_n_0 ,\tmp_9_reg_979[14]_i_3_n_0 ,\tmp_9_reg_979[14]_i_4_n_0 ,\tmp_9_reg_979[14]_i_5_n_0 }));
  CARRY4 \tmp_9_reg_979_reg[18]_i_1 
       (.CI(\tmp_9_reg_979_reg[14]_i_1_n_0 ),
        .CO({\tmp_9_reg_979_reg[18]_i_1_n_0 ,\tmp_9_reg_979_reg[18]_i_1_n_1 ,\tmp_9_reg_979_reg[18]_i_1_n_2 ,\tmp_9_reg_979_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(ain_s1[19:16]),
        .O(grp_fu_318_p2[19:16]),
        .S({\tmp_9_reg_979[18]_i_2_n_0 ,\tmp_9_reg_979[18]_i_3_n_0 ,\tmp_9_reg_979[18]_i_4_n_0 ,\tmp_9_reg_979[18]_i_5_n_0 }));
  CARRY4 \tmp_9_reg_979_reg[22]_i_1 
       (.CI(\tmp_9_reg_979_reg[18]_i_1_n_0 ),
        .CO({\tmp_9_reg_979_reg[22]_i_1_n_0 ,\tmp_9_reg_979_reg[22]_i_1_n_1 ,\tmp_9_reg_979_reg[22]_i_1_n_2 ,\tmp_9_reg_979_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(ain_s1[23:20]),
        .O(grp_fu_318_p2[23:20]),
        .S({\tmp_9_reg_979[22]_i_2_n_0 ,\tmp_9_reg_979[22]_i_3_n_0 ,\tmp_9_reg_979[22]_i_4_n_0 ,\tmp_9_reg_979[22]_i_5_n_0 }));
  CARRY4 \tmp_9_reg_979_reg[26]_i_1 
       (.CI(\tmp_9_reg_979_reg[22]_i_1_n_0 ),
        .CO({\tmp_9_reg_979_reg[26]_i_1_n_0 ,\tmp_9_reg_979_reg[26]_i_1_n_1 ,\tmp_9_reg_979_reg[26]_i_1_n_2 ,\tmp_9_reg_979_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(ain_s1[27:24]),
        .O(grp_fu_318_p2[27:24]),
        .S({\tmp_9_reg_979[26]_i_2_n_0 ,\tmp_9_reg_979[26]_i_3_n_0 ,\tmp_9_reg_979[26]_i_4_n_0 ,\tmp_9_reg_979[26]_i_5_n_0 }));
  CARRY4 \tmp_9_reg_979_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\tmp_9_reg_979_reg[2]_i_1_n_0 ,\tmp_9_reg_979_reg[2]_i_1_n_1 ,\tmp_9_reg_979_reg[2]_i_1_n_2 ,\tmp_9_reg_979_reg[2]_i_1_n_3 }),
        .CYINIT(bin_s1[0]),
        .DI(ain_s1[3:0]),
        .O(grp_fu_318_p2[3:0]),
        .S({\tmp_9_reg_979[2]_i_2_n_0 ,\tmp_9_reg_979[2]_i_3_n_0 ,\tmp_9_reg_979[2]_i_4_n_0 ,\tmp_9_reg_979[2]_i_5_n_0 }));
  CARRY4 \tmp_9_reg_979_reg[30]_i_1 
       (.CI(\tmp_9_reg_979_reg[26]_i_1_n_0 ),
        .CO({\tmp_9_reg_979_reg[30]_i_1_n_0 ,\tmp_9_reg_979_reg[30]_i_1_n_1 ,\tmp_9_reg_979_reg[30]_i_1_n_2 ,\tmp_9_reg_979_reg[30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(ain_s1[31:28]),
        .O({\NLW_tmp_9_reg_979_reg[30]_i_1_O_UNCONNECTED [3:2],grp_fu_318_p2[29:28]}),
        .S({ain_s1[31:30],\tmp_9_reg_979[30]_i_2_n_0 ,\tmp_9_reg_979[30]_i_3_n_0 }));
  CARRY4 \tmp_9_reg_979_reg[6]_i_1 
       (.CI(\tmp_9_reg_979_reg[2]_i_1_n_0 ),
        .CO({\tmp_9_reg_979_reg[6]_i_1_n_0 ,\tmp_9_reg_979_reg[6]_i_1_n_1 ,\tmp_9_reg_979_reg[6]_i_1_n_2 ,\tmp_9_reg_979_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(ain_s1[7:4]),
        .O(grp_fu_318_p2[7:4]),
        .S({\tmp_9_reg_979[6]_i_2_n_0 ,\tmp_9_reg_979[6]_i_3_n_0 ,\tmp_9_reg_979[6]_i_4_n_0 ,\tmp_9_reg_979[6]_i_5_n_0 }));
endmodule

(* ORIG_REF_NAME = "pwm_add_66s_66ns_cud_AddSubnS_0_comb_adder" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0_comb_adder_23
   (CO,
    O,
    \sum_s1_reg[31] ,
    \p_Val2_5_reg_1112_reg[32] ,
    Q);
  output [0:0]CO;
  output [0:0]O;
  output \sum_s1_reg[31] ;
  input [1:0]\p_Val2_5_reg_1112_reg[32] ;
  input [1:0]Q;

  wire [0:0]CO;
  wire [0:0]O;
  wire [1:0]Q;
  wire [1:0]\p_Val2_5_reg_1112_reg[32] ;
  wire \sum_s1[32]_i_2_n_0 ;
  wire \sum_s1[32]_i_3_n_0 ;
  wire \sum_s1_reg[31] ;
  wire \sum_s1_reg[32]_i_1__4_n_3 ;
  wire [3:1]\NLW_sum_s1_reg[32]_i_1__4_CO_UNCONNECTED ;
  wire [3:0]\NLW_sum_s1_reg[32]_i_1__4_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h6)) 
    \sum_s1[31]_i_1 
       (.I0(\p_Val2_5_reg_1112_reg[32] [0]),
        .I1(Q[0]),
        .O(\sum_s1_reg[31] ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_s1[32]_i_2 
       (.I0(\p_Val2_5_reg_1112_reg[32] [1]),
        .I1(Q[1]),
        .O(\sum_s1[32]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_s1[32]_i_3 
       (.I0(\p_Val2_5_reg_1112_reg[32] [0]),
        .I1(Q[0]),
        .O(\sum_s1[32]_i_3_n_0 ));
  CARRY4 \sum_s1_reg[32]_i_1__4 
       (.CI(1'b0),
        .CO({\NLW_sum_s1_reg[32]_i_1__4_CO_UNCONNECTED [3],CO,\NLW_sum_s1_reg[32]_i_1__4_CO_UNCONNECTED [1],\sum_s1_reg[32]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\p_Val2_5_reg_1112_reg[32] }),
        .O({\NLW_sum_s1_reg[32]_i_1__4_O_UNCONNECTED [3:2],O,\NLW_sum_s1_reg[32]_i_1__4_O_UNCONNECTED [0]}),
        .S({1'b0,1'b1,\sum_s1[32]_i_2_n_0 ,\sum_s1[32]_i_3_n_0 }));
endmodule

(* ORIG_REF_NAME = "pwm_add_66s_66ns_cud_AddSubnS_0_comb_adder" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0_comb_adder_24
   (S,
    \tmp_30_reg_1169_reg[9] ,
    \tmp_30_reg_1169_reg[13] ,
    \tmp_30_reg_1169_reg[17] ,
    \tmp_30_reg_1169_reg[21] ,
    \tmp_30_reg_1169_reg[25] ,
    \tmp_30_reg_1169_reg[29] ,
    \tmp_30_reg_1169_reg[31] ,
    ain_s1,
    carry_s1,
    bin_s1);
  output [3:0]S;
  output [3:0]\tmp_30_reg_1169_reg[9] ;
  output [3:0]\tmp_30_reg_1169_reg[13] ;
  output [3:0]\tmp_30_reg_1169_reg[17] ;
  output [3:0]\tmp_30_reg_1169_reg[21] ;
  output [3:0]\tmp_30_reg_1169_reg[25] ;
  output [3:0]\tmp_30_reg_1169_reg[29] ;
  output [1:0]\tmp_30_reg_1169_reg[31] ;
  input [29:0]ain_s1;
  input carry_s1;
  input [28:0]bin_s1;

  wire [3:0]S;
  wire [29:0]ain_s1;
  wire [28:0]bin_s1;
  wire carry_s1;
  wire [3:0]\tmp_30_reg_1169_reg[13] ;
  wire [3:0]\tmp_30_reg_1169_reg[17] ;
  wire [3:0]\tmp_30_reg_1169_reg[21] ;
  wire [3:0]\tmp_30_reg_1169_reg[25] ;
  wire [3:0]\tmp_30_reg_1169_reg[29] ;
  wire [1:0]\tmp_30_reg_1169_reg[31] ;
  wire [3:0]\tmp_30_reg_1169_reg[9] ;

  LUT2 #(
    .INIT(4'h6)) 
    \tmp_30_reg_1169[10]_i_2 
       (.I0(ain_s1[11]),
        .I1(bin_s1[10]),
        .O(\tmp_30_reg_1169_reg[13] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_30_reg_1169[10]_i_3 
       (.I0(ain_s1[10]),
        .I1(bin_s1[9]),
        .O(\tmp_30_reg_1169_reg[13] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_30_reg_1169[10]_i_4 
       (.I0(ain_s1[9]),
        .I1(bin_s1[8]),
        .O(\tmp_30_reg_1169_reg[13] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_30_reg_1169[10]_i_5 
       (.I0(ain_s1[8]),
        .I1(bin_s1[7]),
        .O(\tmp_30_reg_1169_reg[13] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_30_reg_1169[14]_i_2 
       (.I0(ain_s1[15]),
        .I1(bin_s1[14]),
        .O(\tmp_30_reg_1169_reg[17] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_30_reg_1169[14]_i_3 
       (.I0(ain_s1[14]),
        .I1(bin_s1[13]),
        .O(\tmp_30_reg_1169_reg[17] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_30_reg_1169[14]_i_4 
       (.I0(ain_s1[13]),
        .I1(bin_s1[12]),
        .O(\tmp_30_reg_1169_reg[17] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_30_reg_1169[14]_i_5 
       (.I0(ain_s1[12]),
        .I1(bin_s1[11]),
        .O(\tmp_30_reg_1169_reg[17] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_30_reg_1169[18]_i_2 
       (.I0(ain_s1[19]),
        .I1(bin_s1[18]),
        .O(\tmp_30_reg_1169_reg[21] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_30_reg_1169[18]_i_3 
       (.I0(ain_s1[18]),
        .I1(bin_s1[17]),
        .O(\tmp_30_reg_1169_reg[21] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_30_reg_1169[18]_i_4 
       (.I0(ain_s1[17]),
        .I1(bin_s1[16]),
        .O(\tmp_30_reg_1169_reg[21] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_30_reg_1169[18]_i_5 
       (.I0(ain_s1[16]),
        .I1(bin_s1[15]),
        .O(\tmp_30_reg_1169_reg[21] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_30_reg_1169[22]_i_2 
       (.I0(ain_s1[23]),
        .I1(bin_s1[22]),
        .O(\tmp_30_reg_1169_reg[25] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_30_reg_1169[22]_i_3 
       (.I0(ain_s1[22]),
        .I1(bin_s1[21]),
        .O(\tmp_30_reg_1169_reg[25] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_30_reg_1169[22]_i_4 
       (.I0(ain_s1[21]),
        .I1(bin_s1[20]),
        .O(\tmp_30_reg_1169_reg[25] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_30_reg_1169[22]_i_5 
       (.I0(ain_s1[20]),
        .I1(bin_s1[19]),
        .O(\tmp_30_reg_1169_reg[25] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_30_reg_1169[26]_i_2 
       (.I0(ain_s1[27]),
        .I1(bin_s1[26]),
        .O(\tmp_30_reg_1169_reg[29] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_30_reg_1169[26]_i_3 
       (.I0(ain_s1[26]),
        .I1(bin_s1[25]),
        .O(\tmp_30_reg_1169_reg[29] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_30_reg_1169[26]_i_4 
       (.I0(ain_s1[25]),
        .I1(bin_s1[24]),
        .O(\tmp_30_reg_1169_reg[29] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_30_reg_1169[26]_i_5 
       (.I0(ain_s1[24]),
        .I1(bin_s1[23]),
        .O(\tmp_30_reg_1169_reg[29] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_30_reg_1169[2]_i_2 
       (.I0(ain_s1[3]),
        .I1(bin_s1[2]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_30_reg_1169[2]_i_3 
       (.I0(ain_s1[2]),
        .I1(bin_s1[1]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_30_reg_1169[2]_i_4 
       (.I0(ain_s1[1]),
        .I1(bin_s1[0]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_30_reg_1169[2]_i_5 
       (.I0(ain_s1[0]),
        .I1(carry_s1),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_30_reg_1169[30]_i_2 
       (.I0(ain_s1[29]),
        .I1(bin_s1[28]),
        .O(\tmp_30_reg_1169_reg[31] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_30_reg_1169[30]_i_3 
       (.I0(ain_s1[28]),
        .I1(bin_s1[27]),
        .O(\tmp_30_reg_1169_reg[31] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_30_reg_1169[6]_i_2 
       (.I0(ain_s1[7]),
        .I1(bin_s1[6]),
        .O(\tmp_30_reg_1169_reg[9] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_30_reg_1169[6]_i_3 
       (.I0(ain_s1[6]),
        .I1(bin_s1[5]),
        .O(\tmp_30_reg_1169_reg[9] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_30_reg_1169[6]_i_4 
       (.I0(ain_s1[5]),
        .I1(bin_s1[4]),
        .O(\tmp_30_reg_1169_reg[9] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_30_reg_1169[6]_i_5 
       (.I0(ain_s1[4]),
        .I1(bin_s1[3]),
        .O(\tmp_30_reg_1169_reg[9] [0]));
endmodule

(* ORIG_REF_NAME = "pwm_add_66s_66ns_cud_AddSubnS_0_comb_adder" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0_comb_adder_26
   (CO,
    O,
    \sum_s1_reg[31] ,
    Q,
    \tmp_cast_reg_936_reg[32] );
  output [0:0]CO;
  output [0:0]O;
  output \sum_s1_reg[31] ;
  input [1:0]Q;
  input [1:0]\tmp_cast_reg_936_reg[32] ;

  wire [0:0]CO;
  wire [0:0]O;
  wire [1:0]Q;
  wire \sum_s1[32]_i_2_n_0 ;
  wire \sum_s1[32]_i_3_n_0 ;
  wire \sum_s1_reg[31] ;
  wire \sum_s1_reg[32]_i_1__3_n_3 ;
  wire [1:0]\tmp_cast_reg_936_reg[32] ;
  wire [3:1]\NLW_sum_s1_reg[32]_i_1__3_CO_UNCONNECTED ;
  wire [3:0]\NLW_sum_s1_reg[32]_i_1__3_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h6)) 
    \sum_s1[31]_i_1 
       (.I0(Q[0]),
        .I1(\tmp_cast_reg_936_reg[32] [0]),
        .O(\sum_s1_reg[31] ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_s1[32]_i_2 
       (.I0(Q[1]),
        .I1(\tmp_cast_reg_936_reg[32] [1]),
        .O(\sum_s1[32]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_s1[32]_i_3 
       (.I0(Q[0]),
        .I1(\tmp_cast_reg_936_reg[32] [0]),
        .O(\sum_s1[32]_i_3_n_0 ));
  CARRY4 \sum_s1_reg[32]_i_1__3 
       (.CI(1'b0),
        .CO({\NLW_sum_s1_reg[32]_i_1__3_CO_UNCONNECTED [3],CO,\NLW_sum_s1_reg[32]_i_1__3_CO_UNCONNECTED [1],\sum_s1_reg[32]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Q}),
        .O({\NLW_sum_s1_reg[32]_i_1__3_O_UNCONNECTED [3:2],O,\NLW_sum_s1_reg[32]_i_1__3_O_UNCONNECTED [0]}),
        .S({1'b0,1'b1,\sum_s1[32]_i_2_n_0 ,\sum_s1[32]_i_3_n_0 }));
endmodule

(* ORIG_REF_NAME = "pwm_add_66s_66ns_cud_AddSubnS_0_comb_adder" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0_comb_adder_27
   (S,
    \tmp_26_reg_1137_reg[9] ,
    \tmp_26_reg_1137_reg[13] ,
    \tmp_26_reg_1137_reg[17] ,
    \tmp_26_reg_1137_reg[21] ,
    \tmp_26_reg_1137_reg[25] ,
    \tmp_26_reg_1137_reg[29] ,
    \tmp_26_reg_1137_reg[31] ,
    ain_s1,
    carry_s1,
    bin_s1);
  output [3:0]S;
  output [3:0]\tmp_26_reg_1137_reg[9] ;
  output [3:0]\tmp_26_reg_1137_reg[13] ;
  output [3:0]\tmp_26_reg_1137_reg[17] ;
  output [3:0]\tmp_26_reg_1137_reg[21] ;
  output [3:0]\tmp_26_reg_1137_reg[25] ;
  output [3:0]\tmp_26_reg_1137_reg[29] ;
  output [1:0]\tmp_26_reg_1137_reg[31] ;
  input [29:0]ain_s1;
  input carry_s1;
  input [28:0]bin_s1;

  wire [3:0]S;
  wire [29:0]ain_s1;
  wire [28:0]bin_s1;
  wire carry_s1;
  wire [3:0]\tmp_26_reg_1137_reg[13] ;
  wire [3:0]\tmp_26_reg_1137_reg[17] ;
  wire [3:0]\tmp_26_reg_1137_reg[21] ;
  wire [3:0]\tmp_26_reg_1137_reg[25] ;
  wire [3:0]\tmp_26_reg_1137_reg[29] ;
  wire [1:0]\tmp_26_reg_1137_reg[31] ;
  wire [3:0]\tmp_26_reg_1137_reg[9] ;

  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_1137[10]_i_2 
       (.I0(ain_s1[11]),
        .I1(bin_s1[10]),
        .O(\tmp_26_reg_1137_reg[13] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_1137[10]_i_3 
       (.I0(ain_s1[10]),
        .I1(bin_s1[9]),
        .O(\tmp_26_reg_1137_reg[13] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_1137[10]_i_4 
       (.I0(ain_s1[9]),
        .I1(bin_s1[8]),
        .O(\tmp_26_reg_1137_reg[13] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_1137[10]_i_5 
       (.I0(ain_s1[8]),
        .I1(bin_s1[7]),
        .O(\tmp_26_reg_1137_reg[13] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_1137[14]_i_2 
       (.I0(ain_s1[15]),
        .I1(bin_s1[14]),
        .O(\tmp_26_reg_1137_reg[17] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_1137[14]_i_3 
       (.I0(ain_s1[14]),
        .I1(bin_s1[13]),
        .O(\tmp_26_reg_1137_reg[17] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_1137[14]_i_4 
       (.I0(ain_s1[13]),
        .I1(bin_s1[12]),
        .O(\tmp_26_reg_1137_reg[17] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_1137[14]_i_5 
       (.I0(ain_s1[12]),
        .I1(bin_s1[11]),
        .O(\tmp_26_reg_1137_reg[17] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_1137[18]_i_2 
       (.I0(ain_s1[19]),
        .I1(bin_s1[18]),
        .O(\tmp_26_reg_1137_reg[21] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_1137[18]_i_3 
       (.I0(ain_s1[18]),
        .I1(bin_s1[17]),
        .O(\tmp_26_reg_1137_reg[21] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_1137[18]_i_4 
       (.I0(ain_s1[17]),
        .I1(bin_s1[16]),
        .O(\tmp_26_reg_1137_reg[21] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_1137[18]_i_5 
       (.I0(ain_s1[16]),
        .I1(bin_s1[15]),
        .O(\tmp_26_reg_1137_reg[21] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_1137[22]_i_2 
       (.I0(ain_s1[23]),
        .I1(bin_s1[22]),
        .O(\tmp_26_reg_1137_reg[25] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_1137[22]_i_3 
       (.I0(ain_s1[22]),
        .I1(bin_s1[21]),
        .O(\tmp_26_reg_1137_reg[25] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_1137[22]_i_4 
       (.I0(ain_s1[21]),
        .I1(bin_s1[20]),
        .O(\tmp_26_reg_1137_reg[25] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_1137[22]_i_5 
       (.I0(ain_s1[20]),
        .I1(bin_s1[19]),
        .O(\tmp_26_reg_1137_reg[25] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_1137[26]_i_2 
       (.I0(ain_s1[27]),
        .I1(bin_s1[26]),
        .O(\tmp_26_reg_1137_reg[29] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_1137[26]_i_3 
       (.I0(ain_s1[26]),
        .I1(bin_s1[25]),
        .O(\tmp_26_reg_1137_reg[29] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_1137[26]_i_4 
       (.I0(ain_s1[25]),
        .I1(bin_s1[24]),
        .O(\tmp_26_reg_1137_reg[29] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_1137[26]_i_5 
       (.I0(ain_s1[24]),
        .I1(bin_s1[23]),
        .O(\tmp_26_reg_1137_reg[29] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_1137[2]_i_2 
       (.I0(ain_s1[3]),
        .I1(bin_s1[2]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_1137[2]_i_3 
       (.I0(ain_s1[2]),
        .I1(bin_s1[1]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_1137[2]_i_4 
       (.I0(ain_s1[1]),
        .I1(bin_s1[0]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_1137[2]_i_5 
       (.I0(ain_s1[0]),
        .I1(carry_s1),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_1137[30]_i_2 
       (.I0(ain_s1[29]),
        .I1(bin_s1[28]),
        .O(\tmp_26_reg_1137_reg[31] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_1137[30]_i_3 
       (.I0(ain_s1[28]),
        .I1(bin_s1[27]),
        .O(\tmp_26_reg_1137_reg[31] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_1137[6]_i_2 
       (.I0(ain_s1[7]),
        .I1(bin_s1[6]),
        .O(\tmp_26_reg_1137_reg[9] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_1137[6]_i_3 
       (.I0(ain_s1[6]),
        .I1(bin_s1[5]),
        .O(\tmp_26_reg_1137_reg[9] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_1137[6]_i_4 
       (.I0(ain_s1[5]),
        .I1(bin_s1[4]),
        .O(\tmp_26_reg_1137_reg[9] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_1137[6]_i_5 
       (.I0(ain_s1[4]),
        .I1(bin_s1[3]),
        .O(\tmp_26_reg_1137_reg[9] [0]));
endmodule

(* ORIG_REF_NAME = "pwm_add_66s_66ns_cud_AddSubnS_0_comb_adder" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0_comb_adder_29
   (CO,
    O,
    \sum_s1_reg[31] ,
    Q,
    \tmp_cast_reg_936_reg[32] );
  output [0:0]CO;
  output [0:0]O;
  output \sum_s1_reg[31] ;
  input [1:0]Q;
  input [1:0]\tmp_cast_reg_936_reg[32] ;

  wire [0:0]CO;
  wire [0:0]O;
  wire [1:0]Q;
  wire \sum_s1[32]_i_2_n_0 ;
  wire \sum_s1[32]_i_3_n_0 ;
  wire \sum_s1_reg[31] ;
  wire \sum_s1_reg[32]_i_1__2_n_3 ;
  wire [1:0]\tmp_cast_reg_936_reg[32] ;
  wire [3:1]\NLW_sum_s1_reg[32]_i_1__2_CO_UNCONNECTED ;
  wire [3:0]\NLW_sum_s1_reg[32]_i_1__2_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h6)) 
    \sum_s1[31]_i_1 
       (.I0(Q[0]),
        .I1(\tmp_cast_reg_936_reg[32] [0]),
        .O(\sum_s1_reg[31] ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_s1[32]_i_2 
       (.I0(Q[1]),
        .I1(\tmp_cast_reg_936_reg[32] [1]),
        .O(\sum_s1[32]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_s1[32]_i_3 
       (.I0(Q[0]),
        .I1(\tmp_cast_reg_936_reg[32] [0]),
        .O(\sum_s1[32]_i_3_n_0 ));
  CARRY4 \sum_s1_reg[32]_i_1__2 
       (.CI(1'b0),
        .CO({\NLW_sum_s1_reg[32]_i_1__2_CO_UNCONNECTED [3],CO,\NLW_sum_s1_reg[32]_i_1__2_CO_UNCONNECTED [1],\sum_s1_reg[32]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Q}),
        .O({\NLW_sum_s1_reg[32]_i_1__2_O_UNCONNECTED [3:2],O,\NLW_sum_s1_reg[32]_i_1__2_O_UNCONNECTED [0]}),
        .S({1'b0,1'b1,\sum_s1[32]_i_2_n_0 ,\sum_s1[32]_i_3_n_0 }));
endmodule

(* ORIG_REF_NAME = "pwm_add_66s_66ns_cud_AddSubnS_0_comb_adder" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_add_66s_66ns_cud_AddSubnS_0_comb_adder_30
   (S,
    \tmp_22_reg_1095_reg[9] ,
    \tmp_22_reg_1095_reg[13] ,
    \tmp_22_reg_1095_reg[17] ,
    \tmp_22_reg_1095_reg[21] ,
    \tmp_22_reg_1095_reg[25] ,
    \tmp_22_reg_1095_reg[29] ,
    \tmp_22_reg_1095_reg[31] ,
    ain_s1,
    carry_s1,
    bin_s1);
  output [3:0]S;
  output [3:0]\tmp_22_reg_1095_reg[9] ;
  output [3:0]\tmp_22_reg_1095_reg[13] ;
  output [3:0]\tmp_22_reg_1095_reg[17] ;
  output [3:0]\tmp_22_reg_1095_reg[21] ;
  output [3:0]\tmp_22_reg_1095_reg[25] ;
  output [3:0]\tmp_22_reg_1095_reg[29] ;
  output [1:0]\tmp_22_reg_1095_reg[31] ;
  input [29:0]ain_s1;
  input carry_s1;
  input [28:0]bin_s1;

  wire [3:0]S;
  wire [29:0]ain_s1;
  wire [28:0]bin_s1;
  wire carry_s1;
  wire [3:0]\tmp_22_reg_1095_reg[13] ;
  wire [3:0]\tmp_22_reg_1095_reg[17] ;
  wire [3:0]\tmp_22_reg_1095_reg[21] ;
  wire [3:0]\tmp_22_reg_1095_reg[25] ;
  wire [3:0]\tmp_22_reg_1095_reg[29] ;
  wire [1:0]\tmp_22_reg_1095_reg[31] ;
  wire [3:0]\tmp_22_reg_1095_reg[9] ;

  LUT2 #(
    .INIT(4'h6)) 
    \tmp_22_reg_1095[10]_i_2 
       (.I0(ain_s1[11]),
        .I1(bin_s1[10]),
        .O(\tmp_22_reg_1095_reg[13] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_22_reg_1095[10]_i_3 
       (.I0(ain_s1[10]),
        .I1(bin_s1[9]),
        .O(\tmp_22_reg_1095_reg[13] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_22_reg_1095[10]_i_4 
       (.I0(ain_s1[9]),
        .I1(bin_s1[8]),
        .O(\tmp_22_reg_1095_reg[13] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_22_reg_1095[10]_i_5 
       (.I0(ain_s1[8]),
        .I1(bin_s1[7]),
        .O(\tmp_22_reg_1095_reg[13] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_22_reg_1095[14]_i_2 
       (.I0(ain_s1[15]),
        .I1(bin_s1[14]),
        .O(\tmp_22_reg_1095_reg[17] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_22_reg_1095[14]_i_3 
       (.I0(ain_s1[14]),
        .I1(bin_s1[13]),
        .O(\tmp_22_reg_1095_reg[17] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_22_reg_1095[14]_i_4 
       (.I0(ain_s1[13]),
        .I1(bin_s1[12]),
        .O(\tmp_22_reg_1095_reg[17] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_22_reg_1095[14]_i_5 
       (.I0(ain_s1[12]),
        .I1(bin_s1[11]),
        .O(\tmp_22_reg_1095_reg[17] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_22_reg_1095[18]_i_2 
       (.I0(ain_s1[19]),
        .I1(bin_s1[18]),
        .O(\tmp_22_reg_1095_reg[21] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_22_reg_1095[18]_i_3 
       (.I0(ain_s1[18]),
        .I1(bin_s1[17]),
        .O(\tmp_22_reg_1095_reg[21] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_22_reg_1095[18]_i_4 
       (.I0(ain_s1[17]),
        .I1(bin_s1[16]),
        .O(\tmp_22_reg_1095_reg[21] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_22_reg_1095[18]_i_5 
       (.I0(ain_s1[16]),
        .I1(bin_s1[15]),
        .O(\tmp_22_reg_1095_reg[21] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_22_reg_1095[22]_i_2 
       (.I0(ain_s1[23]),
        .I1(bin_s1[22]),
        .O(\tmp_22_reg_1095_reg[25] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_22_reg_1095[22]_i_3 
       (.I0(ain_s1[22]),
        .I1(bin_s1[21]),
        .O(\tmp_22_reg_1095_reg[25] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_22_reg_1095[22]_i_4 
       (.I0(ain_s1[21]),
        .I1(bin_s1[20]),
        .O(\tmp_22_reg_1095_reg[25] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_22_reg_1095[22]_i_5 
       (.I0(ain_s1[20]),
        .I1(bin_s1[19]),
        .O(\tmp_22_reg_1095_reg[25] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_22_reg_1095[26]_i_2 
       (.I0(ain_s1[27]),
        .I1(bin_s1[26]),
        .O(\tmp_22_reg_1095_reg[29] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_22_reg_1095[26]_i_3 
       (.I0(ain_s1[26]),
        .I1(bin_s1[25]),
        .O(\tmp_22_reg_1095_reg[29] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_22_reg_1095[26]_i_4 
       (.I0(ain_s1[25]),
        .I1(bin_s1[24]),
        .O(\tmp_22_reg_1095_reg[29] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_22_reg_1095[26]_i_5 
       (.I0(ain_s1[24]),
        .I1(bin_s1[23]),
        .O(\tmp_22_reg_1095_reg[29] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_22_reg_1095[2]_i_2 
       (.I0(ain_s1[3]),
        .I1(bin_s1[2]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_22_reg_1095[2]_i_3 
       (.I0(ain_s1[2]),
        .I1(bin_s1[1]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_22_reg_1095[2]_i_4 
       (.I0(ain_s1[1]),
        .I1(bin_s1[0]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_22_reg_1095[2]_i_5 
       (.I0(ain_s1[0]),
        .I1(carry_s1),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_22_reg_1095[30]_i_2 
       (.I0(ain_s1[29]),
        .I1(bin_s1[28]),
        .O(\tmp_22_reg_1095_reg[31] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_22_reg_1095[30]_i_3 
       (.I0(ain_s1[28]),
        .I1(bin_s1[27]),
        .O(\tmp_22_reg_1095_reg[31] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_22_reg_1095[6]_i_2 
       (.I0(ain_s1[7]),
        .I1(bin_s1[6]),
        .O(\tmp_22_reg_1095_reg[9] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_22_reg_1095[6]_i_3 
       (.I0(ain_s1[6]),
        .I1(bin_s1[5]),
        .O(\tmp_22_reg_1095_reg[9] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_22_reg_1095[6]_i_4 
       (.I0(ain_s1[5]),
        .I1(bin_s1[4]),
        .O(\tmp_22_reg_1095_reg[9] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_22_reg_1095[6]_i_5 
       (.I0(ain_s1[4]),
        .I1(bin_s1[3]),
        .O(\tmp_22_reg_1095_reg[9] [0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_ctrl_s_axi
   (DOADO,
    DOBDO,
    ap_rst_n_inv,
    D,
    \rdata_reg[31]_i_4 ,
    s_axi_ctrl_ARREADY,
    Q,
    \min_duty_V_read_reg_802_reg[31] ,
    \max_duty_V_read_reg_795_reg[31] ,
    s_axi_ctrl_RVALID,
    out,
    m_V_ce0,
    E,
    ap_enable_reg_pp0_iter0,
    \ap_CS_fsm_reg[1] ,
    interrupt,
    ap_enable_reg_pp0_iter1_reg,
    s_axi_ctrl_RDATA,
    ap_clk,
    s_axi_ctrl_WDATA,
    \reg_173_reg[31]_i_3 ,
    \reg_173_reg[0]_i_2 ,
    \reg_173_reg[1]_i_2 ,
    \reg_173_reg[2]_i_2 ,
    \reg_173_reg[3]_i_2 ,
    \reg_173_reg[4]_i_2 ,
    \reg_173_reg[5]_i_2 ,
    \reg_173_reg[6]_i_2 ,
    \reg_173_reg[7]_i_2 ,
    \reg_173_reg[8]_i_2 ,
    \reg_173_reg[9]_i_2 ,
    \reg_173_reg[10]_i_2 ,
    \reg_173_reg[11]_i_2 ,
    \reg_173_reg[12]_i_2 ,
    \reg_173_reg[13]_i_2 ,
    \reg_173_reg[14]_i_2 ,
    \reg_173_reg[15]_i_2 ,
    \reg_173_reg[16]_i_2 ,
    \reg_173_reg[17]_i_2 ,
    \reg_173_reg[18]_i_2 ,
    \reg_173_reg[19]_i_2 ,
    \reg_173_reg[20]_i_2 ,
    \reg_173_reg[21]_i_2 ,
    \reg_173_reg[22]_i_2 ,
    \reg_173_reg[23]_i_2 ,
    \reg_173_reg[24]_i_2 ,
    \reg_173_reg[25]_i_2 ,
    \reg_173_reg[26]_i_2 ,
    \reg_173_reg[27]_i_2 ,
    \reg_173_reg[28]_i_2 ,
    \reg_173_reg[29]_i_2 ,
    \reg_173_reg[30]_i_2 ,
    \reg_173_reg[31]_i_4 ,
    s_axi_ctrl_WVALID,
    s_axi_ctrl_ARVALID,
    s_axi_ctrl_ARADDR,
    \rdata_reg[0]_i_6 ,
    \rdata_reg[31]_i_4_0 ,
    \rdata_reg[1]_i_4 ,
    \rdata_reg[2]_i_4 ,
    \rdata_reg[3]_i_4 ,
    \rdata_reg[4]_i_2 ,
    \rdata_reg[5]_i_2 ,
    \rdata_reg[6]_i_2 ,
    \rdata_reg[7]_i_5 ,
    \rdata_reg[8]_i_2 ,
    \rdata_reg[9]_i_2 ,
    \rdata_reg[10]_i_2 ,
    \rdata_reg[11]_i_2 ,
    \rdata_reg[12]_i_2 ,
    \rdata_reg[13]_i_2 ,
    \rdata_reg[14]_i_2 ,
    \rdata_reg[15]_i_2 ,
    \rdata_reg[16]_i_2 ,
    \rdata_reg[17]_i_2 ,
    \rdata_reg[18]_i_2 ,
    \rdata_reg[19]_i_2 ,
    \rdata_reg[20]_i_2 ,
    \rdata_reg[21]_i_2 ,
    \rdata_reg[22]_i_2 ,
    \rdata_reg[23]_i_2 ,
    \rdata_reg[24]_i_2 ,
    \rdata_reg[25]_i_2 ,
    \rdata_reg[26]_i_2 ,
    \rdata_reg[27]_i_2 ,
    \rdata_reg[28]_i_2 ,
    \rdata_reg[29]_i_2 ,
    \rdata_reg[30]_i_2 ,
    \rdata_reg[31]_i_5 ,
    s_axi_ctrl_WSTRB,
    s_axi_ctrl_RREADY,
    s_axi_ctrl_AWVALID,
    \ap_CS_fsm_reg[4] ,
    ap_enable_reg_pp0_iter0_reg,
    \ap_CS_fsm_reg[5] ,
    ap_enable_reg_pp0_iter1,
    ap_enable_reg_pp0_iter2_reg,
    ap_rst_n,
    ap_enable_reg_pp0_iter3_reg,
    s_axi_ctrl_BREADY,
    s_axi_ctrl_AWADDR);
  output [31:0]DOADO;
  output [31:0]DOBDO;
  output ap_rst_n_inv;
  output [31:0]D;
  output \rdata_reg[31]_i_4 ;
  output s_axi_ctrl_ARREADY;
  output [31:0]Q;
  output [31:0]\min_duty_V_read_reg_802_reg[31] ;
  output [31:0]\max_duty_V_read_reg_795_reg[31] ;
  output s_axi_ctrl_RVALID;
  output [2:0]out;
  output m_V_ce0;
  output [0:0]E;
  output ap_enable_reg_pp0_iter0;
  output [1:0]\ap_CS_fsm_reg[1] ;
  output interrupt;
  output ap_enable_reg_pp0_iter1_reg;
  output [31:0]s_axi_ctrl_RDATA;
  input ap_clk;
  input [31:0]s_axi_ctrl_WDATA;
  input \reg_173_reg[31]_i_3 ;
  input \reg_173_reg[0]_i_2 ;
  input \reg_173_reg[1]_i_2 ;
  input \reg_173_reg[2]_i_2 ;
  input \reg_173_reg[3]_i_2 ;
  input \reg_173_reg[4]_i_2 ;
  input \reg_173_reg[5]_i_2 ;
  input \reg_173_reg[6]_i_2 ;
  input \reg_173_reg[7]_i_2 ;
  input \reg_173_reg[8]_i_2 ;
  input \reg_173_reg[9]_i_2 ;
  input \reg_173_reg[10]_i_2 ;
  input \reg_173_reg[11]_i_2 ;
  input \reg_173_reg[12]_i_2 ;
  input \reg_173_reg[13]_i_2 ;
  input \reg_173_reg[14]_i_2 ;
  input \reg_173_reg[15]_i_2 ;
  input \reg_173_reg[16]_i_2 ;
  input \reg_173_reg[17]_i_2 ;
  input \reg_173_reg[18]_i_2 ;
  input \reg_173_reg[19]_i_2 ;
  input \reg_173_reg[20]_i_2 ;
  input \reg_173_reg[21]_i_2 ;
  input \reg_173_reg[22]_i_2 ;
  input \reg_173_reg[23]_i_2 ;
  input \reg_173_reg[24]_i_2 ;
  input \reg_173_reg[25]_i_2 ;
  input \reg_173_reg[26]_i_2 ;
  input \reg_173_reg[27]_i_2 ;
  input \reg_173_reg[28]_i_2 ;
  input \reg_173_reg[29]_i_2 ;
  input \reg_173_reg[30]_i_2 ;
  input \reg_173_reg[31]_i_4 ;
  input s_axi_ctrl_WVALID;
  input s_axi_ctrl_ARVALID;
  input [6:0]s_axi_ctrl_ARADDR;
  input \rdata_reg[0]_i_6 ;
  input \rdata_reg[31]_i_4_0 ;
  input \rdata_reg[1]_i_4 ;
  input \rdata_reg[2]_i_4 ;
  input \rdata_reg[3]_i_4 ;
  input \rdata_reg[4]_i_2 ;
  input \rdata_reg[5]_i_2 ;
  input \rdata_reg[6]_i_2 ;
  input \rdata_reg[7]_i_5 ;
  input \rdata_reg[8]_i_2 ;
  input \rdata_reg[9]_i_2 ;
  input \rdata_reg[10]_i_2 ;
  input \rdata_reg[11]_i_2 ;
  input \rdata_reg[12]_i_2 ;
  input \rdata_reg[13]_i_2 ;
  input \rdata_reg[14]_i_2 ;
  input \rdata_reg[15]_i_2 ;
  input \rdata_reg[16]_i_2 ;
  input \rdata_reg[17]_i_2 ;
  input \rdata_reg[18]_i_2 ;
  input \rdata_reg[19]_i_2 ;
  input \rdata_reg[20]_i_2 ;
  input \rdata_reg[21]_i_2 ;
  input \rdata_reg[22]_i_2 ;
  input \rdata_reg[23]_i_2 ;
  input \rdata_reg[24]_i_2 ;
  input \rdata_reg[25]_i_2 ;
  input \rdata_reg[26]_i_2 ;
  input \rdata_reg[27]_i_2 ;
  input \rdata_reg[28]_i_2 ;
  input \rdata_reg[29]_i_2 ;
  input \rdata_reg[30]_i_2 ;
  input \rdata_reg[31]_i_5 ;
  input [3:0]s_axi_ctrl_WSTRB;
  input s_axi_ctrl_RREADY;
  input s_axi_ctrl_AWVALID;
  input \ap_CS_fsm_reg[4] ;
  input ap_enable_reg_pp0_iter0_reg;
  input [5:0]\ap_CS_fsm_reg[5] ;
  input ap_enable_reg_pp0_iter1;
  input ap_enable_reg_pp0_iter2_reg;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter3_reg;
  input s_axi_ctrl_BREADY;
  input [6:0]s_axi_ctrl_AWADDR;

  wire \/FSM_onehot_wstate[1]_i_1_n_0 ;
  wire \/FSM_onehot_wstate[2]_i_1_n_0 ;
  wire [31:0]D;
  wire [31:0]DOADO;
  wire [31:0]DOBDO;
  wire [0:0]E;
  wire \FSM_onehot_wstate[3]_i_2_n_0 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_wstate_reg_n_0_[0] ;
  wire [31:0]Q;
  wire [1:0]\ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[4] ;
  wire [5:0]\ap_CS_fsm_reg[5] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter2_reg;
  wire ap_enable_reg_pp0_iter3_reg;
  wire ap_idle;
  wire ap_ready;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire aw_hs;
  wire [7:7]data0;
  wire int_ap_done;
  wire int_ap_done_i_1_n_0;
  wire int_ap_done_i_2_n_0;
  wire int_ap_idle;
  wire int_ap_ready;
  wire int_ap_start1;
  wire int_ap_start3_out;
  wire int_ap_start_i_1_n_0;
  wire int_auto_restart_i_1_n_0;
  wire int_gie_i_1_n_0;
  wire int_gie_i_2_n_0;
  wire int_gie_reg_n_0;
  wire int_ier9_out;
  wire \int_ier[0]_i_1_n_0 ;
  wire \int_ier[1]_i_1_n_0 ;
  wire \int_ier_reg_n_0_[0] ;
  wire \int_ier_reg_n_0_[1] ;
  wire int_isr6_out;
  wire \int_isr[0]_i_1_n_0 ;
  wire \int_isr[1]_i_1_n_0 ;
  wire \int_isr_reg_n_0_[0] ;
  wire int_m_V_n_100;
  wire int_m_V_n_101;
  wire int_m_V_n_102;
  wire int_m_V_n_103;
  wire int_m_V_n_104;
  wire int_m_V_n_105;
  wire int_m_V_n_106;
  wire int_m_V_n_107;
  wire int_m_V_n_108;
  wire int_m_V_n_109;
  wire int_m_V_n_110;
  wire int_m_V_n_111;
  wire int_m_V_n_112;
  wire int_m_V_n_113;
  wire int_m_V_n_114;
  wire int_m_V_n_115;
  wire int_m_V_n_116;
  wire int_m_V_n_117;
  wire int_m_V_n_118;
  wire int_m_V_n_119;
  wire int_m_V_n_120;
  wire int_m_V_n_121;
  wire int_m_V_n_122;
  wire int_m_V_n_123;
  wire int_m_V_n_124;
  wire int_m_V_n_125;
  wire int_m_V_n_126;
  wire int_m_V_n_127;
  wire int_m_V_n_96;
  wire int_m_V_n_97;
  wire int_m_V_n_98;
  wire int_m_V_n_99;
  wire int_m_V_read;
  wire int_m_V_read0;
  wire int_m_V_write_i_1_n_0;
  wire int_m_V_write_reg_n_0;
  wire [31:0]int_max_duty_V0;
  wire \int_max_duty_V[31]_i_1_n_0 ;
  wire [31:0]int_min_duty_V0;
  wire \int_min_duty_V[31]_i_1_n_0 ;
  wire \int_min_duty_V[31]_i_3_n_0 ;
  wire [31:0]int_period_V0;
  wire \int_period_V[31]_i_1_n_0 ;
  wire \int_period_V[31]_i_3_n_0 ;
  wire interrupt;
  wire m_V_ce0;
  wire [31:0]\max_duty_V_read_reg_795_reg[31] ;
  wire [31:0]\min_duty_V_read_reg_802_reg[31] ;
  (* RTL_KEEP = "yes" *) wire [2:0]out;
  wire [2:0]p_0_in;
  wire p_1_in;
  wire \rdata[0]_i_2_n_0 ;
  wire \rdata[0]_i_3_n_0 ;
  wire \rdata[0]_i_4_n_0 ;
  wire \rdata[10]_i_3_n_0 ;
  wire \rdata[11]_i_3_n_0 ;
  wire \rdata[12]_i_3_n_0 ;
  wire \rdata[13]_i_3_n_0 ;
  wire \rdata[14]_i_3_n_0 ;
  wire \rdata[15]_i_3_n_0 ;
  wire \rdata[16]_i_3_n_0 ;
  wire \rdata[17]_i_3_n_0 ;
  wire \rdata[18]_i_3_n_0 ;
  wire \rdata[19]_i_3_n_0 ;
  wire \rdata[1]_i_2_n_0 ;
  wire \rdata[1]_i_3_n_0 ;
  wire \rdata[1]_i_5_n_0 ;
  wire \rdata[20]_i_3_n_0 ;
  wire \rdata[21]_i_3_n_0 ;
  wire \rdata[22]_i_3_n_0 ;
  wire \rdata[23]_i_3_n_0 ;
  wire \rdata[24]_i_3_n_0 ;
  wire \rdata[25]_i_3_n_0 ;
  wire \rdata[26]_i_3_n_0 ;
  wire \rdata[27]_i_3_n_0 ;
  wire \rdata[28]_i_3_n_0 ;
  wire \rdata[29]_i_3_n_0 ;
  wire \rdata[2]_i_3_n_0 ;
  wire \rdata[30]_i_3_n_0 ;
  wire \rdata[31]_i_10_n_0 ;
  wire \rdata[31]_i_1_n_0 ;
  wire \rdata[31]_i_3_n_0 ;
  wire \rdata[31]_i_6_n_0 ;
  wire \rdata[31]_i_7_n_0 ;
  wire \rdata[31]_i_9_n_0 ;
  wire \rdata[3]_i_3_n_0 ;
  wire \rdata[4]_i_3_n_0 ;
  wire \rdata[5]_i_3_n_0 ;
  wire \rdata[6]_i_3_n_0 ;
  wire \rdata[7]_i_3_n_0 ;
  wire \rdata[7]_i_4_n_0 ;
  wire \rdata[8]_i_3_n_0 ;
  wire \rdata[9]_i_3_n_0 ;
  wire \rdata_reg[0]_i_6 ;
  wire \rdata_reg[10]_i_2 ;
  wire \rdata_reg[11]_i_2 ;
  wire \rdata_reg[12]_i_2 ;
  wire \rdata_reg[13]_i_2 ;
  wire \rdata_reg[14]_i_2 ;
  wire \rdata_reg[15]_i_2 ;
  wire \rdata_reg[16]_i_2 ;
  wire \rdata_reg[17]_i_2 ;
  wire \rdata_reg[18]_i_2 ;
  wire \rdata_reg[19]_i_2 ;
  wire \rdata_reg[1]_i_4 ;
  wire \rdata_reg[20]_i_2 ;
  wire \rdata_reg[21]_i_2 ;
  wire \rdata_reg[22]_i_2 ;
  wire \rdata_reg[23]_i_2 ;
  wire \rdata_reg[24]_i_2 ;
  wire \rdata_reg[25]_i_2 ;
  wire \rdata_reg[26]_i_2 ;
  wire \rdata_reg[27]_i_2 ;
  wire \rdata_reg[28]_i_2 ;
  wire \rdata_reg[29]_i_2 ;
  wire \rdata_reg[2]_i_4 ;
  wire \rdata_reg[30]_i_2 ;
  wire \rdata_reg[31]_i_4 ;
  wire \rdata_reg[31]_i_4_0 ;
  wire \rdata_reg[31]_i_5 ;
  wire \rdata_reg[3]_i_4 ;
  wire \rdata_reg[4]_i_2 ;
  wire \rdata_reg[5]_i_2 ;
  wire \rdata_reg[6]_i_2 ;
  wire \rdata_reg[7]_i_5 ;
  wire \rdata_reg[8]_i_2 ;
  wire \rdata_reg[9]_i_2 ;
  wire \reg_173_reg[0]_i_2 ;
  wire \reg_173_reg[10]_i_2 ;
  wire \reg_173_reg[11]_i_2 ;
  wire \reg_173_reg[12]_i_2 ;
  wire \reg_173_reg[13]_i_2 ;
  wire \reg_173_reg[14]_i_2 ;
  wire \reg_173_reg[15]_i_2 ;
  wire \reg_173_reg[16]_i_2 ;
  wire \reg_173_reg[17]_i_2 ;
  wire \reg_173_reg[18]_i_2 ;
  wire \reg_173_reg[19]_i_2 ;
  wire \reg_173_reg[1]_i_2 ;
  wire \reg_173_reg[20]_i_2 ;
  wire \reg_173_reg[21]_i_2 ;
  wire \reg_173_reg[22]_i_2 ;
  wire \reg_173_reg[23]_i_2 ;
  wire \reg_173_reg[24]_i_2 ;
  wire \reg_173_reg[25]_i_2 ;
  wire \reg_173_reg[26]_i_2 ;
  wire \reg_173_reg[27]_i_2 ;
  wire \reg_173_reg[28]_i_2 ;
  wire \reg_173_reg[29]_i_2 ;
  wire \reg_173_reg[2]_i_2 ;
  wire \reg_173_reg[30]_i_2 ;
  wire \reg_173_reg[31]_i_3 ;
  wire \reg_173_reg[31]_i_4 ;
  wire \reg_173_reg[3]_i_2 ;
  wire \reg_173_reg[4]_i_2 ;
  wire \reg_173_reg[5]_i_2 ;
  wire \reg_173_reg[6]_i_2 ;
  wire \reg_173_reg[7]_i_2 ;
  wire \reg_173_reg[8]_i_2 ;
  wire \reg_173_reg[9]_i_2 ;
  wire [1:0]rstate;
  wire \rstate[0]_i_1_n_0 ;
  wire [6:0]s_axi_ctrl_ARADDR;
  wire s_axi_ctrl_ARREADY;
  wire s_axi_ctrl_ARVALID;
  wire [6:0]s_axi_ctrl_AWADDR;
  wire s_axi_ctrl_AWVALID;
  wire s_axi_ctrl_BREADY;
  wire [31:0]s_axi_ctrl_RDATA;
  wire s_axi_ctrl_RREADY;
  wire s_axi_ctrl_RVALID;
  wire [31:0]s_axi_ctrl_WDATA;
  wire [3:0]s_axi_ctrl_WSTRB;
  wire s_axi_ctrl_WVALID;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[5] ;
  wire \waddr_reg_n_0_[6] ;

  LUT5 #(
    .INIT(32'h000BFF0B)) 
    \/FSM_onehot_wstate[1]_i_1 
       (.I0(s_axi_ctrl_BREADY),
        .I1(out[2]),
        .I2(out[1]),
        .I3(out[0]),
        .I4(s_axi_ctrl_AWVALID),
        .O(\/FSM_onehot_wstate[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \/FSM_onehot_wstate[2]_i_1 
       (.I0(s_axi_ctrl_AWVALID),
        .I1(out[0]),
        .I2(out[1]),
        .I3(s_axi_ctrl_WVALID),
        .O(\/FSM_onehot_wstate[2]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(ap_rst_n),
        .O(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h0000F404)) 
    \FSM_onehot_wstate[3]_i_2 
       (.I0(s_axi_ctrl_BREADY),
        .I1(out[2]),
        .I2(out[1]),
        .I3(s_axi_ctrl_WVALID),
        .I4(out[0]),
        .O(\FSM_onehot_wstate[3]_i_2_n_0 ));
  (* FSM_ENCODED_STATES = "WRIDLE:0010,WRDATA:0100,WRRESP:1000,iSTATE:0001" *) 
  (* KEEP = "yes" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_wstate_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\FSM_onehot_wstate_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRIDLE:0010,WRDATA:0100,WRRESP:1000,iSTATE:0001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\/FSM_onehot_wstate[1]_i_1_n_0 ),
        .Q(out[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRIDLE:0010,WRDATA:0100,WRRESP:1000,iSTATE:0001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\/FSM_onehot_wstate[2]_i_1_n_0 ),
        .Q(out[1]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRIDLE:0010,WRDATA:0100,WRRESP:1000,iSTATE:0001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_2_n_0 ),
        .Q(out[2]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hAAABAAAA)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(\ap_CS_fsm_reg[5] [5]),
        .I1(ap_enable_reg_pp0_iter2_reg),
        .I2(ap_start),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .O(\ap_CS_fsm_reg[1] [0]));
  LUT6 #(
    .INIT(64'hAA8AAA8AAA8AAA00)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(\ap_CS_fsm_reg[4] ),
        .I1(\ap_CS_fsm_reg[5] [0]),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_start),
        .I4(ap_enable_reg_pp0_iter2_reg),
        .I5(ap_enable_reg_pp0_iter1),
        .O(\ap_CS_fsm_reg[1] [1]));
  LUT3 #(
    .INIT(8'hD8)) 
    ap_enable_reg_pp0_iter0_reg_i_1
       (.I0(\ap_CS_fsm_reg[5] [0]),
        .I1(ap_start),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .O(ap_enable_reg_pp0_iter0));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'hD8FFD800)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(\ap_CS_fsm_reg[5] [0]),
        .I1(ap_start),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg[5] [5]),
        .I4(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter1_reg));
  LUT6 #(
    .INIT(64'hFFFFFFF888888888)) 
    int_ap_done_i_1
       (.I0(\ap_CS_fsm_reg[5] [0]),
        .I1(ap_enable_reg_pp0_iter3_reg),
        .I2(int_ap_done_i_2_n_0),
        .I3(s_axi_ctrl_ARADDR[3]),
        .I4(\rdata[31]_i_3_n_0 ),
        .I5(int_ap_done),
        .O(int_ap_done_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    int_ap_done_i_2
       (.I0(s_axi_ctrl_ARADDR[0]),
        .I1(s_axi_ctrl_ARADDR[1]),
        .I2(s_axi_ctrl_ARADDR[4]),
        .I3(s_axi_ctrl_ARADDR[5]),
        .I4(s_axi_ctrl_ARADDR[6]),
        .I5(s_axi_ctrl_ARADDR[2]),
        .O(int_ap_done_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_done_i_1_n_0),
        .Q(int_ap_done),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h00000100)) 
    int_ap_idle_i_1
       (.I0(ap_enable_reg_pp0_iter2_reg),
        .I1(ap_start),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\ap_CS_fsm_reg[5] [0]),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .O(ap_idle));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(int_ap_idle),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hA280)) 
    int_ap_ready_i_1
       (.I0(\ap_CS_fsm_reg[5] [5]),
        .I1(\ap_CS_fsm_reg[5] [0]),
        .I2(ap_start),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .O(ap_ready));
  FDRE int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_ready),
        .Q(int_ap_ready),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFFA0B8F0F0)) 
    int_ap_start_i_1
       (.I0(data0),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(ap_start),
        .I3(\ap_CS_fsm_reg[5] [0]),
        .I4(\ap_CS_fsm_reg[5] [5]),
        .I5(int_ap_start3_out),
        .O(int_ap_start_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    int_ap_start_i_2
       (.I0(s_axi_ctrl_WDATA[0]),
        .I1(p_0_in[1]),
        .I2(\int_period_V[31]_i_3_n_0 ),
        .I3(\waddr_reg_n_0_[5] ),
        .I4(s_axi_ctrl_WSTRB[0]),
        .I5(p_0_in[0]),
        .O(int_ap_start3_out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_0),
        .Q(ap_start),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hB8)) 
    int_auto_restart_i_1
       (.I0(s_axi_ctrl_WDATA[7]),
        .I1(int_ap_start1),
        .I2(data0),
        .O(int_auto_restart_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    int_auto_restart_i_2
       (.I0(p_0_in[0]),
        .I1(s_axi_ctrl_WSTRB[0]),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\int_period_V[31]_i_3_n_0 ),
        .I4(p_0_in[1]),
        .O(int_ap_start1));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_0),
        .Q(data0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    int_gie_i_1
       (.I0(s_axi_ctrl_WDATA[0]),
        .I1(p_0_in[0]),
        .I2(s_axi_ctrl_WSTRB[0]),
        .I3(int_gie_i_2_n_0),
        .I4(int_gie_reg_n_0),
        .O(int_gie_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    int_gie_i_2
       (.I0(p_0_in[1]),
        .I1(\int_period_V[31]_i_3_n_0 ),
        .I2(\waddr_reg_n_0_[5] ),
        .O(int_gie_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_0),
        .Q(int_gie_reg_n_0),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_ctrl_WDATA[0]),
        .I1(int_ier9_out),
        .I2(\int_ier_reg_n_0_[0] ),
        .O(\int_ier[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_ctrl_WDATA[1]),
        .I1(int_ier9_out),
        .I2(\int_ier_reg_n_0_[1] ),
        .O(\int_ier[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \int_ier[1]_i_2 
       (.I0(p_0_in[0]),
        .I1(s_axi_ctrl_WSTRB[0]),
        .I2(p_0_in[1]),
        .I3(\waddr_reg_n_0_[5] ),
        .I4(\int_period_V[31]_i_3_n_0 ),
        .O(int_ier9_out));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_0 ),
        .Q(\int_ier_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_0 ),
        .Q(\int_ier_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hF7777777F8888888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_ctrl_WDATA[0]),
        .I1(int_isr6_out),
        .I2(\int_ier_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter3_reg),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(\int_isr_reg_n_0_[0] ),
        .O(\int_isr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    \int_isr[0]_i_2 
       (.I0(p_0_in[0]),
        .I1(s_axi_ctrl_WSTRB[0]),
        .I2(p_0_in[1]),
        .I3(\waddr_reg_n_0_[5] ),
        .I4(\int_period_V[31]_i_3_n_0 ),
        .O(int_isr6_out));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_ctrl_WDATA[1]),
        .I1(int_isr6_out),
        .I2(ap_ready),
        .I3(\int_ier_reg_n_0_[1] ),
        .I4(p_1_in),
        .O(\int_isr[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_0 ),
        .Q(\int_isr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_0 ),
        .Q(p_1_in),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_ctrl_s_axi_ram int_m_V
       (.D(D),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .Q(p_0_in),
        .\ap_CS_fsm_reg[5] (\ap_CS_fsm_reg[5] [5:1]),
        .ap_clk(ap_clk),
        .data0(data0),
        .int_ap_idle(int_ap_idle),
        .int_ap_ready(int_ap_ready),
        .int_gie_reg(\rdata[0]_i_4_n_0 ),
        .\int_ier_reg[1] (\rdata[1]_i_3_n_0 ),
        .int_m_V_write_reg(int_m_V_write_reg_n_0),
        .\int_max_duty_V_reg[0] (\rdata[0]_i_2_n_0 ),
        .\int_max_duty_V_reg[10] (\rdata[10]_i_3_n_0 ),
        .\int_max_duty_V_reg[11] (\rdata[11]_i_3_n_0 ),
        .\int_max_duty_V_reg[12] (\rdata[12]_i_3_n_0 ),
        .\int_max_duty_V_reg[13] (\rdata[13]_i_3_n_0 ),
        .\int_max_duty_V_reg[14] (\rdata[14]_i_3_n_0 ),
        .\int_max_duty_V_reg[15] (\rdata[15]_i_3_n_0 ),
        .\int_max_duty_V_reg[16] (\rdata[16]_i_3_n_0 ),
        .\int_max_duty_V_reg[17] (\rdata[17]_i_3_n_0 ),
        .\int_max_duty_V_reg[18] (\rdata[18]_i_3_n_0 ),
        .\int_max_duty_V_reg[19] (\rdata[19]_i_3_n_0 ),
        .\int_max_duty_V_reg[20] (\rdata[20]_i_3_n_0 ),
        .\int_max_duty_V_reg[21] (\rdata[21]_i_3_n_0 ),
        .\int_max_duty_V_reg[22] (\rdata[22]_i_3_n_0 ),
        .\int_max_duty_V_reg[23] (\rdata[23]_i_3_n_0 ),
        .\int_max_duty_V_reg[24] (\rdata[24]_i_3_n_0 ),
        .\int_max_duty_V_reg[25] (\rdata[25]_i_3_n_0 ),
        .\int_max_duty_V_reg[26] (\rdata[26]_i_3_n_0 ),
        .\int_max_duty_V_reg[27] (\rdata[27]_i_3_n_0 ),
        .\int_max_duty_V_reg[28] (\rdata[28]_i_3_n_0 ),
        .\int_max_duty_V_reg[29] (\rdata[29]_i_3_n_0 ),
        .\int_max_duty_V_reg[2] (\rdata[2]_i_3_n_0 ),
        .\int_max_duty_V_reg[30] (\rdata[30]_i_3_n_0 ),
        .\int_max_duty_V_reg[31] (\rdata[31]_i_6_n_0 ),
        .\int_max_duty_V_reg[3] (\rdata[3]_i_3_n_0 ),
        .\int_max_duty_V_reg[4] (\rdata[4]_i_3_n_0 ),
        .\int_max_duty_V_reg[5] (\rdata[5]_i_3_n_0 ),
        .\int_max_duty_V_reg[6] (\rdata[6]_i_3_n_0 ),
        .\int_max_duty_V_reg[7] (\rdata[7]_i_3_n_0 ),
        .\int_max_duty_V_reg[8] (\rdata[8]_i_3_n_0 ),
        .\int_max_duty_V_reg[9] (\rdata[9]_i_3_n_0 ),
        .\int_period_V_reg[1] (\rdata[1]_i_2_n_0 ),
        .\rdata_reg[0]_i_6 (\rdata_reg[0]_i_6 ),
        .\rdata_reg[10]_i_2 (\rdata_reg[10]_i_2 ),
        .\rdata_reg[11]_i_2 (\rdata_reg[11]_i_2 ),
        .\rdata_reg[12]_i_2 (\rdata_reg[12]_i_2 ),
        .\rdata_reg[13]_i_2 (\rdata_reg[13]_i_2 ),
        .\rdata_reg[14]_i_2 (\rdata_reg[14]_i_2 ),
        .\rdata_reg[15]_i_2 (\rdata_reg[15]_i_2 ),
        .\rdata_reg[16]_i_2 (\rdata_reg[16]_i_2 ),
        .\rdata_reg[17]_i_2 (\rdata_reg[17]_i_2 ),
        .\rdata_reg[18]_i_2 (\rdata_reg[18]_i_2 ),
        .\rdata_reg[19]_i_2 (\rdata_reg[19]_i_2 ),
        .\rdata_reg[1]_i_4 (\rdata_reg[1]_i_4 ),
        .\rdata_reg[20]_i_2 (\rdata_reg[20]_i_2 ),
        .\rdata_reg[21]_i_2 (\rdata_reg[21]_i_2 ),
        .\rdata_reg[22]_i_2 (\rdata_reg[22]_i_2 ),
        .\rdata_reg[23]_i_2 (\rdata_reg[23]_i_2 ),
        .\rdata_reg[24]_i_2 (\rdata_reg[24]_i_2 ),
        .\rdata_reg[25]_i_2 (\rdata_reg[25]_i_2 ),
        .\rdata_reg[26]_i_2 (\rdata_reg[26]_i_2 ),
        .\rdata_reg[27]_i_2 (\rdata_reg[27]_i_2 ),
        .\rdata_reg[28]_i_2 (\rdata_reg[28]_i_2 ),
        .\rdata_reg[29]_i_2 (\rdata_reg[29]_i_2 ),
        .\rdata_reg[2]_i_4 (\rdata_reg[2]_i_4 ),
        .\rdata_reg[30]_i_2 (\rdata_reg[30]_i_2 ),
        .\rdata_reg[31] ({int_m_V_n_96,int_m_V_n_97,int_m_V_n_98,int_m_V_n_99,int_m_V_n_100,int_m_V_n_101,int_m_V_n_102,int_m_V_n_103,int_m_V_n_104,int_m_V_n_105,int_m_V_n_106,int_m_V_n_107,int_m_V_n_108,int_m_V_n_109,int_m_V_n_110,int_m_V_n_111,int_m_V_n_112,int_m_V_n_113,int_m_V_n_114,int_m_V_n_115,int_m_V_n_116,int_m_V_n_117,int_m_V_n_118,int_m_V_n_119,int_m_V_n_120,int_m_V_n_121,int_m_V_n_122,int_m_V_n_123,int_m_V_n_124,int_m_V_n_125,int_m_V_n_126,int_m_V_n_127}),
        .\rdata_reg[31]_i_4 (\rdata_reg[31]_i_4_0 ),
        .\rdata_reg[31]_i_5 (\rdata_reg[31]_i_5 ),
        .\rdata_reg[3]_i_4 (\rdata_reg[3]_i_4 ),
        .\rdata_reg[4]_i_2 (\rdata_reg[4]_i_2 ),
        .\rdata_reg[5]_i_2 (\rdata_reg[5]_i_2 ),
        .\rdata_reg[6]_i_2 (\rdata_reg[6]_i_2 ),
        .\rdata_reg[7]_i_5 (\rdata_reg[7]_i_5 ),
        .\rdata_reg[8]_i_2 (\rdata_reg[8]_i_2 ),
        .\rdata_reg[9]_i_2 (\rdata_reg[9]_i_2 ),
        .\reg_173_reg[0]_i_2 (\reg_173_reg[0]_i_2 ),
        .\reg_173_reg[10]_i_2 (\reg_173_reg[10]_i_2 ),
        .\reg_173_reg[11]_i_2 (\reg_173_reg[11]_i_2 ),
        .\reg_173_reg[12]_i_2 (\reg_173_reg[12]_i_2 ),
        .\reg_173_reg[13]_i_2 (\reg_173_reg[13]_i_2 ),
        .\reg_173_reg[14]_i_2 (\reg_173_reg[14]_i_2 ),
        .\reg_173_reg[15]_i_2 (\reg_173_reg[15]_i_2 ),
        .\reg_173_reg[16]_i_2 (\reg_173_reg[16]_i_2 ),
        .\reg_173_reg[17]_i_2 (\reg_173_reg[17]_i_2 ),
        .\reg_173_reg[18]_i_2 (\reg_173_reg[18]_i_2 ),
        .\reg_173_reg[19]_i_2 (\reg_173_reg[19]_i_2 ),
        .\reg_173_reg[1]_i_2 (\reg_173_reg[1]_i_2 ),
        .\reg_173_reg[20]_i_2 (\reg_173_reg[20]_i_2 ),
        .\reg_173_reg[21]_i_2 (\reg_173_reg[21]_i_2 ),
        .\reg_173_reg[22]_i_2 (\reg_173_reg[22]_i_2 ),
        .\reg_173_reg[23]_i_2 (\reg_173_reg[23]_i_2 ),
        .\reg_173_reg[24]_i_2 (\reg_173_reg[24]_i_2 ),
        .\reg_173_reg[25]_i_2 (\reg_173_reg[25]_i_2 ),
        .\reg_173_reg[26]_i_2 (\reg_173_reg[26]_i_2 ),
        .\reg_173_reg[27]_i_2 (\reg_173_reg[27]_i_2 ),
        .\reg_173_reg[28]_i_2 (\reg_173_reg[28]_i_2 ),
        .\reg_173_reg[29]_i_2 (\reg_173_reg[29]_i_2 ),
        .\reg_173_reg[2]_i_2 (\reg_173_reg[2]_i_2 ),
        .\reg_173_reg[30]_i_2 (\reg_173_reg[30]_i_2 ),
        .\reg_173_reg[31]_i_3 (\reg_173_reg[31]_i_3 ),
        .\reg_173_reg[31]_i_4 (\reg_173_reg[31]_i_4 ),
        .\reg_173_reg[3]_i_2 (\reg_173_reg[3]_i_2 ),
        .\reg_173_reg[4]_i_2 (\reg_173_reg[4]_i_2 ),
        .\reg_173_reg[5]_i_2 (\reg_173_reg[5]_i_2 ),
        .\reg_173_reg[6]_i_2 (\reg_173_reg[6]_i_2 ),
        .\reg_173_reg[7]_i_2 (\reg_173_reg[7]_i_2 ),
        .\reg_173_reg[8]_i_2 (\reg_173_reg[8]_i_2 ),
        .\reg_173_reg[9]_i_2 (\reg_173_reg[9]_i_2 ),
        .rstate(rstate),
        .\rstate_reg[0] (\rdata[31]_i_3_n_0 ),
        .\rstate_reg[0]_0 (\rdata[31]_i_7_n_0 ),
        .\rstate_reg[0]_1 (\rdata[7]_i_4_n_0 ),
        .s_axi_ctrl_ARADDR({s_axi_ctrl_ARADDR[6],s_axi_ctrl_ARADDR[4:2]}),
        .s_axi_ctrl_ARADDR_0_sp_1(\rdata[0]_i_3_n_0 ),
        .s_axi_ctrl_ARVALID(s_axi_ctrl_ARVALID),
        .s_axi_ctrl_WDATA(s_axi_ctrl_WDATA),
        .s_axi_ctrl_WSTRB(s_axi_ctrl_WSTRB),
        .s_axi_ctrl_WVALID(s_axi_ctrl_WVALID));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    int_m_V_read_i_1
       (.I0(s_axi_ctrl_ARADDR[5]),
        .I1(s_axi_ctrl_ARADDR[6]),
        .I2(s_axi_ctrl_ARVALID),
        .I3(rstate[1]),
        .I4(rstate[0]),
        .O(int_m_V_read0));
  FDRE int_m_V_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_m_V_read0),
        .Q(int_m_V_read),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h7555555530000000)) 
    int_m_V_write_i_1
       (.I0(s_axi_ctrl_WVALID),
        .I1(s_axi_ctrl_AWADDR[5]),
        .I2(s_axi_ctrl_AWADDR[6]),
        .I3(out[0]),
        .I4(s_axi_ctrl_AWVALID),
        .I5(int_m_V_write_reg_n_0),
        .O(int_m_V_write_i_1_n_0));
  FDRE int_m_V_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_m_V_write_i_1_n_0),
        .Q(int_m_V_write_reg_n_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max_duty_V[0]_i_1 
       (.I0(s_axi_ctrl_WDATA[0]),
        .I1(s_axi_ctrl_WSTRB[0]),
        .I2(\max_duty_V_read_reg_795_reg[31] [0]),
        .O(int_max_duty_V0[0]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max_duty_V[10]_i_1 
       (.I0(s_axi_ctrl_WDATA[10]),
        .I1(s_axi_ctrl_WSTRB[1]),
        .I2(\max_duty_V_read_reg_795_reg[31] [10]),
        .O(int_max_duty_V0[10]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max_duty_V[11]_i_1 
       (.I0(s_axi_ctrl_WDATA[11]),
        .I1(s_axi_ctrl_WSTRB[1]),
        .I2(\max_duty_V_read_reg_795_reg[31] [11]),
        .O(int_max_duty_V0[11]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max_duty_V[12]_i_1 
       (.I0(s_axi_ctrl_WDATA[12]),
        .I1(s_axi_ctrl_WSTRB[1]),
        .I2(\max_duty_V_read_reg_795_reg[31] [12]),
        .O(int_max_duty_V0[12]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max_duty_V[13]_i_1 
       (.I0(s_axi_ctrl_WDATA[13]),
        .I1(s_axi_ctrl_WSTRB[1]),
        .I2(\max_duty_V_read_reg_795_reg[31] [13]),
        .O(int_max_duty_V0[13]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max_duty_V[14]_i_1 
       (.I0(s_axi_ctrl_WDATA[14]),
        .I1(s_axi_ctrl_WSTRB[1]),
        .I2(\max_duty_V_read_reg_795_reg[31] [14]),
        .O(int_max_duty_V0[14]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max_duty_V[15]_i_1 
       (.I0(s_axi_ctrl_WDATA[15]),
        .I1(s_axi_ctrl_WSTRB[1]),
        .I2(\max_duty_V_read_reg_795_reg[31] [15]),
        .O(int_max_duty_V0[15]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max_duty_V[16]_i_1 
       (.I0(s_axi_ctrl_WDATA[16]),
        .I1(s_axi_ctrl_WSTRB[2]),
        .I2(\max_duty_V_read_reg_795_reg[31] [16]),
        .O(int_max_duty_V0[16]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max_duty_V[17]_i_1 
       (.I0(s_axi_ctrl_WDATA[17]),
        .I1(s_axi_ctrl_WSTRB[2]),
        .I2(\max_duty_V_read_reg_795_reg[31] [17]),
        .O(int_max_duty_V0[17]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max_duty_V[18]_i_1 
       (.I0(s_axi_ctrl_WDATA[18]),
        .I1(s_axi_ctrl_WSTRB[2]),
        .I2(\max_duty_V_read_reg_795_reg[31] [18]),
        .O(int_max_duty_V0[18]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max_duty_V[19]_i_1 
       (.I0(s_axi_ctrl_WDATA[19]),
        .I1(s_axi_ctrl_WSTRB[2]),
        .I2(\max_duty_V_read_reg_795_reg[31] [19]),
        .O(int_max_duty_V0[19]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max_duty_V[1]_i_1 
       (.I0(s_axi_ctrl_WDATA[1]),
        .I1(s_axi_ctrl_WSTRB[0]),
        .I2(\max_duty_V_read_reg_795_reg[31] [1]),
        .O(int_max_duty_V0[1]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max_duty_V[20]_i_1 
       (.I0(s_axi_ctrl_WDATA[20]),
        .I1(s_axi_ctrl_WSTRB[2]),
        .I2(\max_duty_V_read_reg_795_reg[31] [20]),
        .O(int_max_duty_V0[20]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max_duty_V[21]_i_1 
       (.I0(s_axi_ctrl_WDATA[21]),
        .I1(s_axi_ctrl_WSTRB[2]),
        .I2(\max_duty_V_read_reg_795_reg[31] [21]),
        .O(int_max_duty_V0[21]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max_duty_V[22]_i_1 
       (.I0(s_axi_ctrl_WDATA[22]),
        .I1(s_axi_ctrl_WSTRB[2]),
        .I2(\max_duty_V_read_reg_795_reg[31] [22]),
        .O(int_max_duty_V0[22]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max_duty_V[23]_i_1 
       (.I0(s_axi_ctrl_WDATA[23]),
        .I1(s_axi_ctrl_WSTRB[2]),
        .I2(\max_duty_V_read_reg_795_reg[31] [23]),
        .O(int_max_duty_V0[23]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max_duty_V[24]_i_1 
       (.I0(s_axi_ctrl_WDATA[24]),
        .I1(s_axi_ctrl_WSTRB[3]),
        .I2(\max_duty_V_read_reg_795_reg[31] [24]),
        .O(int_max_duty_V0[24]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max_duty_V[25]_i_1 
       (.I0(s_axi_ctrl_WDATA[25]),
        .I1(s_axi_ctrl_WSTRB[3]),
        .I2(\max_duty_V_read_reg_795_reg[31] [25]),
        .O(int_max_duty_V0[25]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max_duty_V[26]_i_1 
       (.I0(s_axi_ctrl_WDATA[26]),
        .I1(s_axi_ctrl_WSTRB[3]),
        .I2(\max_duty_V_read_reg_795_reg[31] [26]),
        .O(int_max_duty_V0[26]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max_duty_V[27]_i_1 
       (.I0(s_axi_ctrl_WDATA[27]),
        .I1(s_axi_ctrl_WSTRB[3]),
        .I2(\max_duty_V_read_reg_795_reg[31] [27]),
        .O(int_max_duty_V0[27]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max_duty_V[28]_i_1 
       (.I0(s_axi_ctrl_WDATA[28]),
        .I1(s_axi_ctrl_WSTRB[3]),
        .I2(\max_duty_V_read_reg_795_reg[31] [28]),
        .O(int_max_duty_V0[28]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max_duty_V[29]_i_1 
       (.I0(s_axi_ctrl_WDATA[29]),
        .I1(s_axi_ctrl_WSTRB[3]),
        .I2(\max_duty_V_read_reg_795_reg[31] [29]),
        .O(int_max_duty_V0[29]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max_duty_V[2]_i_1 
       (.I0(s_axi_ctrl_WDATA[2]),
        .I1(s_axi_ctrl_WSTRB[0]),
        .I2(\max_duty_V_read_reg_795_reg[31] [2]),
        .O(int_max_duty_V0[2]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max_duty_V[30]_i_1 
       (.I0(s_axi_ctrl_WDATA[30]),
        .I1(s_axi_ctrl_WSTRB[3]),
        .I2(\max_duty_V_read_reg_795_reg[31] [30]),
        .O(int_max_duty_V0[30]));
  LUT5 #(
    .INIT(32'h00000400)) 
    \int_max_duty_V[31]_i_1 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(p_0_in[2]),
        .I2(\int_min_duty_V[31]_i_3_n_0 ),
        .I3(p_0_in[1]),
        .I4(p_0_in[0]),
        .O(\int_max_duty_V[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max_duty_V[31]_i_2 
       (.I0(s_axi_ctrl_WDATA[31]),
        .I1(s_axi_ctrl_WSTRB[3]),
        .I2(\max_duty_V_read_reg_795_reg[31] [31]),
        .O(int_max_duty_V0[31]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max_duty_V[3]_i_1 
       (.I0(s_axi_ctrl_WDATA[3]),
        .I1(s_axi_ctrl_WSTRB[0]),
        .I2(\max_duty_V_read_reg_795_reg[31] [3]),
        .O(int_max_duty_V0[3]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max_duty_V[4]_i_1 
       (.I0(s_axi_ctrl_WDATA[4]),
        .I1(s_axi_ctrl_WSTRB[0]),
        .I2(\max_duty_V_read_reg_795_reg[31] [4]),
        .O(int_max_duty_V0[4]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max_duty_V[5]_i_1 
       (.I0(s_axi_ctrl_WDATA[5]),
        .I1(s_axi_ctrl_WSTRB[0]),
        .I2(\max_duty_V_read_reg_795_reg[31] [5]),
        .O(int_max_duty_V0[5]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max_duty_V[6]_i_1 
       (.I0(s_axi_ctrl_WDATA[6]),
        .I1(s_axi_ctrl_WSTRB[0]),
        .I2(\max_duty_V_read_reg_795_reg[31] [6]),
        .O(int_max_duty_V0[6]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max_duty_V[7]_i_1 
       (.I0(s_axi_ctrl_WDATA[7]),
        .I1(s_axi_ctrl_WSTRB[0]),
        .I2(\max_duty_V_read_reg_795_reg[31] [7]),
        .O(int_max_duty_V0[7]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max_duty_V[8]_i_1 
       (.I0(s_axi_ctrl_WDATA[8]),
        .I1(s_axi_ctrl_WSTRB[1]),
        .I2(\max_duty_V_read_reg_795_reg[31] [8]),
        .O(int_max_duty_V0[8]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max_duty_V[9]_i_1 
       (.I0(s_axi_ctrl_WDATA[9]),
        .I1(s_axi_ctrl_WSTRB[1]),
        .I2(\max_duty_V_read_reg_795_reg[31] [9]),
        .O(int_max_duty_V0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_duty_V_reg[0] 
       (.C(ap_clk),
        .CE(\int_max_duty_V[31]_i_1_n_0 ),
        .D(int_max_duty_V0[0]),
        .Q(\max_duty_V_read_reg_795_reg[31] [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_duty_V_reg[10] 
       (.C(ap_clk),
        .CE(\int_max_duty_V[31]_i_1_n_0 ),
        .D(int_max_duty_V0[10]),
        .Q(\max_duty_V_read_reg_795_reg[31] [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_duty_V_reg[11] 
       (.C(ap_clk),
        .CE(\int_max_duty_V[31]_i_1_n_0 ),
        .D(int_max_duty_V0[11]),
        .Q(\max_duty_V_read_reg_795_reg[31] [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_duty_V_reg[12] 
       (.C(ap_clk),
        .CE(\int_max_duty_V[31]_i_1_n_0 ),
        .D(int_max_duty_V0[12]),
        .Q(\max_duty_V_read_reg_795_reg[31] [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_duty_V_reg[13] 
       (.C(ap_clk),
        .CE(\int_max_duty_V[31]_i_1_n_0 ),
        .D(int_max_duty_V0[13]),
        .Q(\max_duty_V_read_reg_795_reg[31] [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_duty_V_reg[14] 
       (.C(ap_clk),
        .CE(\int_max_duty_V[31]_i_1_n_0 ),
        .D(int_max_duty_V0[14]),
        .Q(\max_duty_V_read_reg_795_reg[31] [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_duty_V_reg[15] 
       (.C(ap_clk),
        .CE(\int_max_duty_V[31]_i_1_n_0 ),
        .D(int_max_duty_V0[15]),
        .Q(\max_duty_V_read_reg_795_reg[31] [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_duty_V_reg[16] 
       (.C(ap_clk),
        .CE(\int_max_duty_V[31]_i_1_n_0 ),
        .D(int_max_duty_V0[16]),
        .Q(\max_duty_V_read_reg_795_reg[31] [16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_duty_V_reg[17] 
       (.C(ap_clk),
        .CE(\int_max_duty_V[31]_i_1_n_0 ),
        .D(int_max_duty_V0[17]),
        .Q(\max_duty_V_read_reg_795_reg[31] [17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_duty_V_reg[18] 
       (.C(ap_clk),
        .CE(\int_max_duty_V[31]_i_1_n_0 ),
        .D(int_max_duty_V0[18]),
        .Q(\max_duty_V_read_reg_795_reg[31] [18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_duty_V_reg[19] 
       (.C(ap_clk),
        .CE(\int_max_duty_V[31]_i_1_n_0 ),
        .D(int_max_duty_V0[19]),
        .Q(\max_duty_V_read_reg_795_reg[31] [19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_duty_V_reg[1] 
       (.C(ap_clk),
        .CE(\int_max_duty_V[31]_i_1_n_0 ),
        .D(int_max_duty_V0[1]),
        .Q(\max_duty_V_read_reg_795_reg[31] [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_duty_V_reg[20] 
       (.C(ap_clk),
        .CE(\int_max_duty_V[31]_i_1_n_0 ),
        .D(int_max_duty_V0[20]),
        .Q(\max_duty_V_read_reg_795_reg[31] [20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_duty_V_reg[21] 
       (.C(ap_clk),
        .CE(\int_max_duty_V[31]_i_1_n_0 ),
        .D(int_max_duty_V0[21]),
        .Q(\max_duty_V_read_reg_795_reg[31] [21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_duty_V_reg[22] 
       (.C(ap_clk),
        .CE(\int_max_duty_V[31]_i_1_n_0 ),
        .D(int_max_duty_V0[22]),
        .Q(\max_duty_V_read_reg_795_reg[31] [22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_duty_V_reg[23] 
       (.C(ap_clk),
        .CE(\int_max_duty_V[31]_i_1_n_0 ),
        .D(int_max_duty_V0[23]),
        .Q(\max_duty_V_read_reg_795_reg[31] [23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_duty_V_reg[24] 
       (.C(ap_clk),
        .CE(\int_max_duty_V[31]_i_1_n_0 ),
        .D(int_max_duty_V0[24]),
        .Q(\max_duty_V_read_reg_795_reg[31] [24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_duty_V_reg[25] 
       (.C(ap_clk),
        .CE(\int_max_duty_V[31]_i_1_n_0 ),
        .D(int_max_duty_V0[25]),
        .Q(\max_duty_V_read_reg_795_reg[31] [25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_duty_V_reg[26] 
       (.C(ap_clk),
        .CE(\int_max_duty_V[31]_i_1_n_0 ),
        .D(int_max_duty_V0[26]),
        .Q(\max_duty_V_read_reg_795_reg[31] [26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_duty_V_reg[27] 
       (.C(ap_clk),
        .CE(\int_max_duty_V[31]_i_1_n_0 ),
        .D(int_max_duty_V0[27]),
        .Q(\max_duty_V_read_reg_795_reg[31] [27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_duty_V_reg[28] 
       (.C(ap_clk),
        .CE(\int_max_duty_V[31]_i_1_n_0 ),
        .D(int_max_duty_V0[28]),
        .Q(\max_duty_V_read_reg_795_reg[31] [28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_duty_V_reg[29] 
       (.C(ap_clk),
        .CE(\int_max_duty_V[31]_i_1_n_0 ),
        .D(int_max_duty_V0[29]),
        .Q(\max_duty_V_read_reg_795_reg[31] [29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_duty_V_reg[2] 
       (.C(ap_clk),
        .CE(\int_max_duty_V[31]_i_1_n_0 ),
        .D(int_max_duty_V0[2]),
        .Q(\max_duty_V_read_reg_795_reg[31] [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_duty_V_reg[30] 
       (.C(ap_clk),
        .CE(\int_max_duty_V[31]_i_1_n_0 ),
        .D(int_max_duty_V0[30]),
        .Q(\max_duty_V_read_reg_795_reg[31] [30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_duty_V_reg[31] 
       (.C(ap_clk),
        .CE(\int_max_duty_V[31]_i_1_n_0 ),
        .D(int_max_duty_V0[31]),
        .Q(\max_duty_V_read_reg_795_reg[31] [31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_duty_V_reg[3] 
       (.C(ap_clk),
        .CE(\int_max_duty_V[31]_i_1_n_0 ),
        .D(int_max_duty_V0[3]),
        .Q(\max_duty_V_read_reg_795_reg[31] [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_duty_V_reg[4] 
       (.C(ap_clk),
        .CE(\int_max_duty_V[31]_i_1_n_0 ),
        .D(int_max_duty_V0[4]),
        .Q(\max_duty_V_read_reg_795_reg[31] [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_duty_V_reg[5] 
       (.C(ap_clk),
        .CE(\int_max_duty_V[31]_i_1_n_0 ),
        .D(int_max_duty_V0[5]),
        .Q(\max_duty_V_read_reg_795_reg[31] [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_duty_V_reg[6] 
       (.C(ap_clk),
        .CE(\int_max_duty_V[31]_i_1_n_0 ),
        .D(int_max_duty_V0[6]),
        .Q(\max_duty_V_read_reg_795_reg[31] [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_duty_V_reg[7] 
       (.C(ap_clk),
        .CE(\int_max_duty_V[31]_i_1_n_0 ),
        .D(int_max_duty_V0[7]),
        .Q(\max_duty_V_read_reg_795_reg[31] [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_duty_V_reg[8] 
       (.C(ap_clk),
        .CE(\int_max_duty_V[31]_i_1_n_0 ),
        .D(int_max_duty_V0[8]),
        .Q(\max_duty_V_read_reg_795_reg[31] [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_duty_V_reg[9] 
       (.C(ap_clk),
        .CE(\int_max_duty_V[31]_i_1_n_0 ),
        .D(int_max_duty_V0[9]),
        .Q(\max_duty_V_read_reg_795_reg[31] [9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min_duty_V[0]_i_1 
       (.I0(s_axi_ctrl_WDATA[0]),
        .I1(s_axi_ctrl_WSTRB[0]),
        .I2(\min_duty_V_read_reg_802_reg[31] [0]),
        .O(int_min_duty_V0[0]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min_duty_V[10]_i_1 
       (.I0(s_axi_ctrl_WDATA[10]),
        .I1(s_axi_ctrl_WSTRB[1]),
        .I2(\min_duty_V_read_reg_802_reg[31] [10]),
        .O(int_min_duty_V0[10]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min_duty_V[11]_i_1 
       (.I0(s_axi_ctrl_WDATA[11]),
        .I1(s_axi_ctrl_WSTRB[1]),
        .I2(\min_duty_V_read_reg_802_reg[31] [11]),
        .O(int_min_duty_V0[11]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min_duty_V[12]_i_1 
       (.I0(s_axi_ctrl_WDATA[12]),
        .I1(s_axi_ctrl_WSTRB[1]),
        .I2(\min_duty_V_read_reg_802_reg[31] [12]),
        .O(int_min_duty_V0[12]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min_duty_V[13]_i_1 
       (.I0(s_axi_ctrl_WDATA[13]),
        .I1(s_axi_ctrl_WSTRB[1]),
        .I2(\min_duty_V_read_reg_802_reg[31] [13]),
        .O(int_min_duty_V0[13]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min_duty_V[14]_i_1 
       (.I0(s_axi_ctrl_WDATA[14]),
        .I1(s_axi_ctrl_WSTRB[1]),
        .I2(\min_duty_V_read_reg_802_reg[31] [14]),
        .O(int_min_duty_V0[14]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min_duty_V[15]_i_1 
       (.I0(s_axi_ctrl_WDATA[15]),
        .I1(s_axi_ctrl_WSTRB[1]),
        .I2(\min_duty_V_read_reg_802_reg[31] [15]),
        .O(int_min_duty_V0[15]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min_duty_V[16]_i_1 
       (.I0(s_axi_ctrl_WDATA[16]),
        .I1(s_axi_ctrl_WSTRB[2]),
        .I2(\min_duty_V_read_reg_802_reg[31] [16]),
        .O(int_min_duty_V0[16]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min_duty_V[17]_i_1 
       (.I0(s_axi_ctrl_WDATA[17]),
        .I1(s_axi_ctrl_WSTRB[2]),
        .I2(\min_duty_V_read_reg_802_reg[31] [17]),
        .O(int_min_duty_V0[17]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min_duty_V[18]_i_1 
       (.I0(s_axi_ctrl_WDATA[18]),
        .I1(s_axi_ctrl_WSTRB[2]),
        .I2(\min_duty_V_read_reg_802_reg[31] [18]),
        .O(int_min_duty_V0[18]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min_duty_V[19]_i_1 
       (.I0(s_axi_ctrl_WDATA[19]),
        .I1(s_axi_ctrl_WSTRB[2]),
        .I2(\min_duty_V_read_reg_802_reg[31] [19]),
        .O(int_min_duty_V0[19]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min_duty_V[1]_i_1 
       (.I0(s_axi_ctrl_WDATA[1]),
        .I1(s_axi_ctrl_WSTRB[0]),
        .I2(\min_duty_V_read_reg_802_reg[31] [1]),
        .O(int_min_duty_V0[1]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min_duty_V[20]_i_1 
       (.I0(s_axi_ctrl_WDATA[20]),
        .I1(s_axi_ctrl_WSTRB[2]),
        .I2(\min_duty_V_read_reg_802_reg[31] [20]),
        .O(int_min_duty_V0[20]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min_duty_V[21]_i_1 
       (.I0(s_axi_ctrl_WDATA[21]),
        .I1(s_axi_ctrl_WSTRB[2]),
        .I2(\min_duty_V_read_reg_802_reg[31] [21]),
        .O(int_min_duty_V0[21]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min_duty_V[22]_i_1 
       (.I0(s_axi_ctrl_WDATA[22]),
        .I1(s_axi_ctrl_WSTRB[2]),
        .I2(\min_duty_V_read_reg_802_reg[31] [22]),
        .O(int_min_duty_V0[22]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min_duty_V[23]_i_1 
       (.I0(s_axi_ctrl_WDATA[23]),
        .I1(s_axi_ctrl_WSTRB[2]),
        .I2(\min_duty_V_read_reg_802_reg[31] [23]),
        .O(int_min_duty_V0[23]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min_duty_V[24]_i_1 
       (.I0(s_axi_ctrl_WDATA[24]),
        .I1(s_axi_ctrl_WSTRB[3]),
        .I2(\min_duty_V_read_reg_802_reg[31] [24]),
        .O(int_min_duty_V0[24]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min_duty_V[25]_i_1 
       (.I0(s_axi_ctrl_WDATA[25]),
        .I1(s_axi_ctrl_WSTRB[3]),
        .I2(\min_duty_V_read_reg_802_reg[31] [25]),
        .O(int_min_duty_V0[25]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min_duty_V[26]_i_1 
       (.I0(s_axi_ctrl_WDATA[26]),
        .I1(s_axi_ctrl_WSTRB[3]),
        .I2(\min_duty_V_read_reg_802_reg[31] [26]),
        .O(int_min_duty_V0[26]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min_duty_V[27]_i_1 
       (.I0(s_axi_ctrl_WDATA[27]),
        .I1(s_axi_ctrl_WSTRB[3]),
        .I2(\min_duty_V_read_reg_802_reg[31] [27]),
        .O(int_min_duty_V0[27]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min_duty_V[28]_i_1 
       (.I0(s_axi_ctrl_WDATA[28]),
        .I1(s_axi_ctrl_WSTRB[3]),
        .I2(\min_duty_V_read_reg_802_reg[31] [28]),
        .O(int_min_duty_V0[28]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min_duty_V[29]_i_1 
       (.I0(s_axi_ctrl_WDATA[29]),
        .I1(s_axi_ctrl_WSTRB[3]),
        .I2(\min_duty_V_read_reg_802_reg[31] [29]),
        .O(int_min_duty_V0[29]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min_duty_V[2]_i_1 
       (.I0(s_axi_ctrl_WDATA[2]),
        .I1(s_axi_ctrl_WSTRB[0]),
        .I2(\min_duty_V_read_reg_802_reg[31] [2]),
        .O(int_min_duty_V0[2]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min_duty_V[30]_i_1 
       (.I0(s_axi_ctrl_WDATA[30]),
        .I1(s_axi_ctrl_WSTRB[3]),
        .I2(\min_duty_V_read_reg_802_reg[31] [30]),
        .O(int_min_duty_V0[30]));
  LUT5 #(
    .INIT(32'h00000100)) 
    \int_min_duty_V[31]_i_1 
       (.I0(p_0_in[1]),
        .I1(p_0_in[0]),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(p_0_in[2]),
        .I4(\int_min_duty_V[31]_i_3_n_0 ),
        .O(\int_min_duty_V[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min_duty_V[31]_i_2 
       (.I0(s_axi_ctrl_WDATA[31]),
        .I1(s_axi_ctrl_WSTRB[3]),
        .I2(\min_duty_V_read_reg_802_reg[31] [31]),
        .O(int_min_duty_V0[31]));
  LUT5 #(
    .INIT(32'hFFEFFFFF)) 
    \int_min_duty_V[31]_i_3 
       (.I0(\waddr_reg_n_0_[0] ),
        .I1(\waddr_reg_n_0_[6] ),
        .I2(out[1]),
        .I3(\waddr_reg_n_0_[1] ),
        .I4(s_axi_ctrl_WVALID),
        .O(\int_min_duty_V[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min_duty_V[3]_i_1 
       (.I0(s_axi_ctrl_WDATA[3]),
        .I1(s_axi_ctrl_WSTRB[0]),
        .I2(\min_duty_V_read_reg_802_reg[31] [3]),
        .O(int_min_duty_V0[3]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min_duty_V[4]_i_1 
       (.I0(s_axi_ctrl_WDATA[4]),
        .I1(s_axi_ctrl_WSTRB[0]),
        .I2(\min_duty_V_read_reg_802_reg[31] [4]),
        .O(int_min_duty_V0[4]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min_duty_V[5]_i_1 
       (.I0(s_axi_ctrl_WDATA[5]),
        .I1(s_axi_ctrl_WSTRB[0]),
        .I2(\min_duty_V_read_reg_802_reg[31] [5]),
        .O(int_min_duty_V0[5]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min_duty_V[6]_i_1 
       (.I0(s_axi_ctrl_WDATA[6]),
        .I1(s_axi_ctrl_WSTRB[0]),
        .I2(\min_duty_V_read_reg_802_reg[31] [6]),
        .O(int_min_duty_V0[6]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min_duty_V[7]_i_1 
       (.I0(s_axi_ctrl_WDATA[7]),
        .I1(s_axi_ctrl_WSTRB[0]),
        .I2(\min_duty_V_read_reg_802_reg[31] [7]),
        .O(int_min_duty_V0[7]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min_duty_V[8]_i_1 
       (.I0(s_axi_ctrl_WDATA[8]),
        .I1(s_axi_ctrl_WSTRB[1]),
        .I2(\min_duty_V_read_reg_802_reg[31] [8]),
        .O(int_min_duty_V0[8]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min_duty_V[9]_i_1 
       (.I0(s_axi_ctrl_WDATA[9]),
        .I1(s_axi_ctrl_WSTRB[1]),
        .I2(\min_duty_V_read_reg_802_reg[31] [9]),
        .O(int_min_duty_V0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_duty_V_reg[0] 
       (.C(ap_clk),
        .CE(\int_min_duty_V[31]_i_1_n_0 ),
        .D(int_min_duty_V0[0]),
        .Q(\min_duty_V_read_reg_802_reg[31] [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_duty_V_reg[10] 
       (.C(ap_clk),
        .CE(\int_min_duty_V[31]_i_1_n_0 ),
        .D(int_min_duty_V0[10]),
        .Q(\min_duty_V_read_reg_802_reg[31] [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_duty_V_reg[11] 
       (.C(ap_clk),
        .CE(\int_min_duty_V[31]_i_1_n_0 ),
        .D(int_min_duty_V0[11]),
        .Q(\min_duty_V_read_reg_802_reg[31] [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_duty_V_reg[12] 
       (.C(ap_clk),
        .CE(\int_min_duty_V[31]_i_1_n_0 ),
        .D(int_min_duty_V0[12]),
        .Q(\min_duty_V_read_reg_802_reg[31] [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_duty_V_reg[13] 
       (.C(ap_clk),
        .CE(\int_min_duty_V[31]_i_1_n_0 ),
        .D(int_min_duty_V0[13]),
        .Q(\min_duty_V_read_reg_802_reg[31] [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_duty_V_reg[14] 
       (.C(ap_clk),
        .CE(\int_min_duty_V[31]_i_1_n_0 ),
        .D(int_min_duty_V0[14]),
        .Q(\min_duty_V_read_reg_802_reg[31] [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_duty_V_reg[15] 
       (.C(ap_clk),
        .CE(\int_min_duty_V[31]_i_1_n_0 ),
        .D(int_min_duty_V0[15]),
        .Q(\min_duty_V_read_reg_802_reg[31] [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_duty_V_reg[16] 
       (.C(ap_clk),
        .CE(\int_min_duty_V[31]_i_1_n_0 ),
        .D(int_min_duty_V0[16]),
        .Q(\min_duty_V_read_reg_802_reg[31] [16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_duty_V_reg[17] 
       (.C(ap_clk),
        .CE(\int_min_duty_V[31]_i_1_n_0 ),
        .D(int_min_duty_V0[17]),
        .Q(\min_duty_V_read_reg_802_reg[31] [17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_duty_V_reg[18] 
       (.C(ap_clk),
        .CE(\int_min_duty_V[31]_i_1_n_0 ),
        .D(int_min_duty_V0[18]),
        .Q(\min_duty_V_read_reg_802_reg[31] [18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_duty_V_reg[19] 
       (.C(ap_clk),
        .CE(\int_min_duty_V[31]_i_1_n_0 ),
        .D(int_min_duty_V0[19]),
        .Q(\min_duty_V_read_reg_802_reg[31] [19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_duty_V_reg[1] 
       (.C(ap_clk),
        .CE(\int_min_duty_V[31]_i_1_n_0 ),
        .D(int_min_duty_V0[1]),
        .Q(\min_duty_V_read_reg_802_reg[31] [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_duty_V_reg[20] 
       (.C(ap_clk),
        .CE(\int_min_duty_V[31]_i_1_n_0 ),
        .D(int_min_duty_V0[20]),
        .Q(\min_duty_V_read_reg_802_reg[31] [20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_duty_V_reg[21] 
       (.C(ap_clk),
        .CE(\int_min_duty_V[31]_i_1_n_0 ),
        .D(int_min_duty_V0[21]),
        .Q(\min_duty_V_read_reg_802_reg[31] [21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_duty_V_reg[22] 
       (.C(ap_clk),
        .CE(\int_min_duty_V[31]_i_1_n_0 ),
        .D(int_min_duty_V0[22]),
        .Q(\min_duty_V_read_reg_802_reg[31] [22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_duty_V_reg[23] 
       (.C(ap_clk),
        .CE(\int_min_duty_V[31]_i_1_n_0 ),
        .D(int_min_duty_V0[23]),
        .Q(\min_duty_V_read_reg_802_reg[31] [23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_duty_V_reg[24] 
       (.C(ap_clk),
        .CE(\int_min_duty_V[31]_i_1_n_0 ),
        .D(int_min_duty_V0[24]),
        .Q(\min_duty_V_read_reg_802_reg[31] [24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_duty_V_reg[25] 
       (.C(ap_clk),
        .CE(\int_min_duty_V[31]_i_1_n_0 ),
        .D(int_min_duty_V0[25]),
        .Q(\min_duty_V_read_reg_802_reg[31] [25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_duty_V_reg[26] 
       (.C(ap_clk),
        .CE(\int_min_duty_V[31]_i_1_n_0 ),
        .D(int_min_duty_V0[26]),
        .Q(\min_duty_V_read_reg_802_reg[31] [26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_duty_V_reg[27] 
       (.C(ap_clk),
        .CE(\int_min_duty_V[31]_i_1_n_0 ),
        .D(int_min_duty_V0[27]),
        .Q(\min_duty_V_read_reg_802_reg[31] [27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_duty_V_reg[28] 
       (.C(ap_clk),
        .CE(\int_min_duty_V[31]_i_1_n_0 ),
        .D(int_min_duty_V0[28]),
        .Q(\min_duty_V_read_reg_802_reg[31] [28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_duty_V_reg[29] 
       (.C(ap_clk),
        .CE(\int_min_duty_V[31]_i_1_n_0 ),
        .D(int_min_duty_V0[29]),
        .Q(\min_duty_V_read_reg_802_reg[31] [29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_duty_V_reg[2] 
       (.C(ap_clk),
        .CE(\int_min_duty_V[31]_i_1_n_0 ),
        .D(int_min_duty_V0[2]),
        .Q(\min_duty_V_read_reg_802_reg[31] [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_duty_V_reg[30] 
       (.C(ap_clk),
        .CE(\int_min_duty_V[31]_i_1_n_0 ),
        .D(int_min_duty_V0[30]),
        .Q(\min_duty_V_read_reg_802_reg[31] [30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_duty_V_reg[31] 
       (.C(ap_clk),
        .CE(\int_min_duty_V[31]_i_1_n_0 ),
        .D(int_min_duty_V0[31]),
        .Q(\min_duty_V_read_reg_802_reg[31] [31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_duty_V_reg[3] 
       (.C(ap_clk),
        .CE(\int_min_duty_V[31]_i_1_n_0 ),
        .D(int_min_duty_V0[3]),
        .Q(\min_duty_V_read_reg_802_reg[31] [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_duty_V_reg[4] 
       (.C(ap_clk),
        .CE(\int_min_duty_V[31]_i_1_n_0 ),
        .D(int_min_duty_V0[4]),
        .Q(\min_duty_V_read_reg_802_reg[31] [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_duty_V_reg[5] 
       (.C(ap_clk),
        .CE(\int_min_duty_V[31]_i_1_n_0 ),
        .D(int_min_duty_V0[5]),
        .Q(\min_duty_V_read_reg_802_reg[31] [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_duty_V_reg[6] 
       (.C(ap_clk),
        .CE(\int_min_duty_V[31]_i_1_n_0 ),
        .D(int_min_duty_V0[6]),
        .Q(\min_duty_V_read_reg_802_reg[31] [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_duty_V_reg[7] 
       (.C(ap_clk),
        .CE(\int_min_duty_V[31]_i_1_n_0 ),
        .D(int_min_duty_V0[7]),
        .Q(\min_duty_V_read_reg_802_reg[31] [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_duty_V_reg[8] 
       (.C(ap_clk),
        .CE(\int_min_duty_V[31]_i_1_n_0 ),
        .D(int_min_duty_V0[8]),
        .Q(\min_duty_V_read_reg_802_reg[31] [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_duty_V_reg[9] 
       (.C(ap_clk),
        .CE(\int_min_duty_V[31]_i_1_n_0 ),
        .D(int_min_duty_V0[9]),
        .Q(\min_duty_V_read_reg_802_reg[31] [9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_period_V[0]_i_1 
       (.I0(s_axi_ctrl_WDATA[0]),
        .I1(s_axi_ctrl_WSTRB[0]),
        .I2(Q[0]),
        .O(int_period_V0[0]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_period_V[10]_i_1 
       (.I0(s_axi_ctrl_WDATA[10]),
        .I1(s_axi_ctrl_WSTRB[1]),
        .I2(Q[10]),
        .O(int_period_V0[10]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_period_V[11]_i_1 
       (.I0(s_axi_ctrl_WDATA[11]),
        .I1(s_axi_ctrl_WSTRB[1]),
        .I2(Q[11]),
        .O(int_period_V0[11]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_period_V[12]_i_1 
       (.I0(s_axi_ctrl_WDATA[12]),
        .I1(s_axi_ctrl_WSTRB[1]),
        .I2(Q[12]),
        .O(int_period_V0[12]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_period_V[13]_i_1 
       (.I0(s_axi_ctrl_WDATA[13]),
        .I1(s_axi_ctrl_WSTRB[1]),
        .I2(Q[13]),
        .O(int_period_V0[13]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_period_V[14]_i_1 
       (.I0(s_axi_ctrl_WDATA[14]),
        .I1(s_axi_ctrl_WSTRB[1]),
        .I2(Q[14]),
        .O(int_period_V0[14]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_period_V[15]_i_1 
       (.I0(s_axi_ctrl_WDATA[15]),
        .I1(s_axi_ctrl_WSTRB[1]),
        .I2(Q[15]),
        .O(int_period_V0[15]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_period_V[16]_i_1 
       (.I0(s_axi_ctrl_WDATA[16]),
        .I1(s_axi_ctrl_WSTRB[2]),
        .I2(Q[16]),
        .O(int_period_V0[16]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_period_V[17]_i_1 
       (.I0(s_axi_ctrl_WDATA[17]),
        .I1(s_axi_ctrl_WSTRB[2]),
        .I2(Q[17]),
        .O(int_period_V0[17]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_period_V[18]_i_1 
       (.I0(s_axi_ctrl_WDATA[18]),
        .I1(s_axi_ctrl_WSTRB[2]),
        .I2(Q[18]),
        .O(int_period_V0[18]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_period_V[19]_i_1 
       (.I0(s_axi_ctrl_WDATA[19]),
        .I1(s_axi_ctrl_WSTRB[2]),
        .I2(Q[19]),
        .O(int_period_V0[19]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_period_V[1]_i_1 
       (.I0(s_axi_ctrl_WDATA[1]),
        .I1(s_axi_ctrl_WSTRB[0]),
        .I2(Q[1]),
        .O(int_period_V0[1]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_period_V[20]_i_1 
       (.I0(s_axi_ctrl_WDATA[20]),
        .I1(s_axi_ctrl_WSTRB[2]),
        .I2(Q[20]),
        .O(int_period_V0[20]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_period_V[21]_i_1 
       (.I0(s_axi_ctrl_WDATA[21]),
        .I1(s_axi_ctrl_WSTRB[2]),
        .I2(Q[21]),
        .O(int_period_V0[21]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_period_V[22]_i_1 
       (.I0(s_axi_ctrl_WDATA[22]),
        .I1(s_axi_ctrl_WSTRB[2]),
        .I2(Q[22]),
        .O(int_period_V0[22]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_period_V[23]_i_1 
       (.I0(s_axi_ctrl_WDATA[23]),
        .I1(s_axi_ctrl_WSTRB[2]),
        .I2(Q[23]),
        .O(int_period_V0[23]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_period_V[24]_i_1 
       (.I0(s_axi_ctrl_WDATA[24]),
        .I1(s_axi_ctrl_WSTRB[3]),
        .I2(Q[24]),
        .O(int_period_V0[24]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_period_V[25]_i_1 
       (.I0(s_axi_ctrl_WDATA[25]),
        .I1(s_axi_ctrl_WSTRB[3]),
        .I2(Q[25]),
        .O(int_period_V0[25]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_period_V[26]_i_1 
       (.I0(s_axi_ctrl_WDATA[26]),
        .I1(s_axi_ctrl_WSTRB[3]),
        .I2(Q[26]),
        .O(int_period_V0[26]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_period_V[27]_i_1 
       (.I0(s_axi_ctrl_WDATA[27]),
        .I1(s_axi_ctrl_WSTRB[3]),
        .I2(Q[27]),
        .O(int_period_V0[27]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_period_V[28]_i_1 
       (.I0(s_axi_ctrl_WDATA[28]),
        .I1(s_axi_ctrl_WSTRB[3]),
        .I2(Q[28]),
        .O(int_period_V0[28]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_period_V[29]_i_1 
       (.I0(s_axi_ctrl_WDATA[29]),
        .I1(s_axi_ctrl_WSTRB[3]),
        .I2(Q[29]),
        .O(int_period_V0[29]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_period_V[2]_i_1 
       (.I0(s_axi_ctrl_WDATA[2]),
        .I1(s_axi_ctrl_WSTRB[0]),
        .I2(Q[2]),
        .O(int_period_V0[2]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_period_V[30]_i_1 
       (.I0(s_axi_ctrl_WDATA[30]),
        .I1(s_axi_ctrl_WSTRB[3]),
        .I2(Q[30]),
        .O(int_period_V0[30]));
  LUT4 #(
    .INIT(16'h0010)) 
    \int_period_V[31]_i_1 
       (.I0(p_0_in[0]),
        .I1(p_0_in[1]),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\int_period_V[31]_i_3_n_0 ),
        .O(\int_period_V[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_period_V[31]_i_2 
       (.I0(s_axi_ctrl_WDATA[31]),
        .I1(s_axi_ctrl_WSTRB[3]),
        .I2(Q[31]),
        .O(int_period_V0[31]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFBFF)) 
    \int_period_V[31]_i_3 
       (.I0(p_0_in[2]),
        .I1(s_axi_ctrl_WVALID),
        .I2(\waddr_reg_n_0_[1] ),
        .I3(out[1]),
        .I4(\waddr_reg_n_0_[6] ),
        .I5(\waddr_reg_n_0_[0] ),
        .O(\int_period_V[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_period_V[3]_i_1 
       (.I0(s_axi_ctrl_WDATA[3]),
        .I1(s_axi_ctrl_WSTRB[0]),
        .I2(Q[3]),
        .O(int_period_V0[3]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_period_V[4]_i_1 
       (.I0(s_axi_ctrl_WDATA[4]),
        .I1(s_axi_ctrl_WSTRB[0]),
        .I2(Q[4]),
        .O(int_period_V0[4]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_period_V[5]_i_1 
       (.I0(s_axi_ctrl_WDATA[5]),
        .I1(s_axi_ctrl_WSTRB[0]),
        .I2(Q[5]),
        .O(int_period_V0[5]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_period_V[6]_i_1 
       (.I0(s_axi_ctrl_WDATA[6]),
        .I1(s_axi_ctrl_WSTRB[0]),
        .I2(Q[6]),
        .O(int_period_V0[6]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_period_V[7]_i_1 
       (.I0(s_axi_ctrl_WDATA[7]),
        .I1(s_axi_ctrl_WSTRB[0]),
        .I2(Q[7]),
        .O(int_period_V0[7]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_period_V[8]_i_1 
       (.I0(s_axi_ctrl_WDATA[8]),
        .I1(s_axi_ctrl_WSTRB[1]),
        .I2(Q[8]),
        .O(int_period_V0[8]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_period_V[9]_i_1 
       (.I0(s_axi_ctrl_WDATA[9]),
        .I1(s_axi_ctrl_WSTRB[1]),
        .I2(Q[9]),
        .O(int_period_V0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_period_V_reg[0] 
       (.C(ap_clk),
        .CE(\int_period_V[31]_i_1_n_0 ),
        .D(int_period_V0[0]),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_period_V_reg[10] 
       (.C(ap_clk),
        .CE(\int_period_V[31]_i_1_n_0 ),
        .D(int_period_V0[10]),
        .Q(Q[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_period_V_reg[11] 
       (.C(ap_clk),
        .CE(\int_period_V[31]_i_1_n_0 ),
        .D(int_period_V0[11]),
        .Q(Q[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_period_V_reg[12] 
       (.C(ap_clk),
        .CE(\int_period_V[31]_i_1_n_0 ),
        .D(int_period_V0[12]),
        .Q(Q[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_period_V_reg[13] 
       (.C(ap_clk),
        .CE(\int_period_V[31]_i_1_n_0 ),
        .D(int_period_V0[13]),
        .Q(Q[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_period_V_reg[14] 
       (.C(ap_clk),
        .CE(\int_period_V[31]_i_1_n_0 ),
        .D(int_period_V0[14]),
        .Q(Q[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_period_V_reg[15] 
       (.C(ap_clk),
        .CE(\int_period_V[31]_i_1_n_0 ),
        .D(int_period_V0[15]),
        .Q(Q[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_period_V_reg[16] 
       (.C(ap_clk),
        .CE(\int_period_V[31]_i_1_n_0 ),
        .D(int_period_V0[16]),
        .Q(Q[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_period_V_reg[17] 
       (.C(ap_clk),
        .CE(\int_period_V[31]_i_1_n_0 ),
        .D(int_period_V0[17]),
        .Q(Q[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_period_V_reg[18] 
       (.C(ap_clk),
        .CE(\int_period_V[31]_i_1_n_0 ),
        .D(int_period_V0[18]),
        .Q(Q[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_period_V_reg[19] 
       (.C(ap_clk),
        .CE(\int_period_V[31]_i_1_n_0 ),
        .D(int_period_V0[19]),
        .Q(Q[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_period_V_reg[1] 
       (.C(ap_clk),
        .CE(\int_period_V[31]_i_1_n_0 ),
        .D(int_period_V0[1]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_period_V_reg[20] 
       (.C(ap_clk),
        .CE(\int_period_V[31]_i_1_n_0 ),
        .D(int_period_V0[20]),
        .Q(Q[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_period_V_reg[21] 
       (.C(ap_clk),
        .CE(\int_period_V[31]_i_1_n_0 ),
        .D(int_period_V0[21]),
        .Q(Q[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_period_V_reg[22] 
       (.C(ap_clk),
        .CE(\int_period_V[31]_i_1_n_0 ),
        .D(int_period_V0[22]),
        .Q(Q[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_period_V_reg[23] 
       (.C(ap_clk),
        .CE(\int_period_V[31]_i_1_n_0 ),
        .D(int_period_V0[23]),
        .Q(Q[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_period_V_reg[24] 
       (.C(ap_clk),
        .CE(\int_period_V[31]_i_1_n_0 ),
        .D(int_period_V0[24]),
        .Q(Q[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_period_V_reg[25] 
       (.C(ap_clk),
        .CE(\int_period_V[31]_i_1_n_0 ),
        .D(int_period_V0[25]),
        .Q(Q[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_period_V_reg[26] 
       (.C(ap_clk),
        .CE(\int_period_V[31]_i_1_n_0 ),
        .D(int_period_V0[26]),
        .Q(Q[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_period_V_reg[27] 
       (.C(ap_clk),
        .CE(\int_period_V[31]_i_1_n_0 ),
        .D(int_period_V0[27]),
        .Q(Q[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_period_V_reg[28] 
       (.C(ap_clk),
        .CE(\int_period_V[31]_i_1_n_0 ),
        .D(int_period_V0[28]),
        .Q(Q[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_period_V_reg[29] 
       (.C(ap_clk),
        .CE(\int_period_V[31]_i_1_n_0 ),
        .D(int_period_V0[29]),
        .Q(Q[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_period_V_reg[2] 
       (.C(ap_clk),
        .CE(\int_period_V[31]_i_1_n_0 ),
        .D(int_period_V0[2]),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_period_V_reg[30] 
       (.C(ap_clk),
        .CE(\int_period_V[31]_i_1_n_0 ),
        .D(int_period_V0[30]),
        .Q(Q[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_period_V_reg[31] 
       (.C(ap_clk),
        .CE(\int_period_V[31]_i_1_n_0 ),
        .D(int_period_V0[31]),
        .Q(Q[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_period_V_reg[3] 
       (.C(ap_clk),
        .CE(\int_period_V[31]_i_1_n_0 ),
        .D(int_period_V0[3]),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_period_V_reg[4] 
       (.C(ap_clk),
        .CE(\int_period_V[31]_i_1_n_0 ),
        .D(int_period_V0[4]),
        .Q(Q[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_period_V_reg[5] 
       (.C(ap_clk),
        .CE(\int_period_V[31]_i_1_n_0 ),
        .D(int_period_V0[5]),
        .Q(Q[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_period_V_reg[6] 
       (.C(ap_clk),
        .CE(\int_period_V[31]_i_1_n_0 ),
        .D(int_period_V0[6]),
        .Q(Q[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_period_V_reg[7] 
       (.C(ap_clk),
        .CE(\int_period_V[31]_i_1_n_0 ),
        .D(int_period_V0[7]),
        .Q(Q[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_period_V_reg[8] 
       (.C(ap_clk),
        .CE(\int_period_V[31]_i_1_n_0 ),
        .D(int_period_V0[8]),
        .Q(Q[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_period_V_reg[9] 
       (.C(ap_clk),
        .CE(\int_period_V[31]_i_1_n_0 ),
        .D(int_period_V0[9]),
        .Q(Q[9]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hA8)) 
    interrupt_INST_0
       (.I0(int_gie_reg_n_0),
        .I1(p_1_in),
        .I2(\int_isr_reg_n_0_[0] ),
        .O(interrupt));
  LUT5 #(
    .INIT(32'h5F305F3F)) 
    \rdata[0]_i_2 
       (.I0(\max_duty_V_read_reg_795_reg[31] [0]),
        .I1(\min_duty_V_read_reg_802_reg[31] [0]),
        .I2(\rdata[31]_i_9_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(Q[0]),
        .O(\rdata[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \rdata[0]_i_3 
       (.I0(s_axi_ctrl_ARADDR[5]),
        .I1(s_axi_ctrl_ARADDR[4]),
        .I2(s_axi_ctrl_ARADDR[1]),
        .I3(s_axi_ctrl_ARADDR[0]),
        .O(\rdata[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \rdata[0]_i_4 
       (.I0(int_gie_reg_n_0),
        .I1(ap_start),
        .I2(\rdata[31]_i_9_n_0 ),
        .I3(\int_isr_reg_n_0_[0] ),
        .I4(\rdata[31]_i_10_n_0 ),
        .I5(\int_ier_reg_n_0_[0] ),
        .O(\rdata[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h5F305F3F)) 
    \rdata[10]_i_3 
       (.I0(\max_duty_V_read_reg_795_reg[31] [10]),
        .I1(\min_duty_V_read_reg_802_reg[31] [10]),
        .I2(\rdata[31]_i_9_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(Q[10]),
        .O(\rdata[10]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h5F305F3F)) 
    \rdata[11]_i_3 
       (.I0(\max_duty_V_read_reg_795_reg[31] [11]),
        .I1(\min_duty_V_read_reg_802_reg[31] [11]),
        .I2(\rdata[31]_i_9_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(Q[11]),
        .O(\rdata[11]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h5F305F3F)) 
    \rdata[12]_i_3 
       (.I0(\max_duty_V_read_reg_795_reg[31] [12]),
        .I1(\min_duty_V_read_reg_802_reg[31] [12]),
        .I2(\rdata[31]_i_9_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(Q[12]),
        .O(\rdata[12]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h5F305F3F)) 
    \rdata[13]_i_3 
       (.I0(\max_duty_V_read_reg_795_reg[31] [13]),
        .I1(\min_duty_V_read_reg_802_reg[31] [13]),
        .I2(\rdata[31]_i_9_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(Q[13]),
        .O(\rdata[13]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h5F305F3F)) 
    \rdata[14]_i_3 
       (.I0(\max_duty_V_read_reg_795_reg[31] [14]),
        .I1(\min_duty_V_read_reg_802_reg[31] [14]),
        .I2(\rdata[31]_i_9_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(Q[14]),
        .O(\rdata[14]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h5F305F3F)) 
    \rdata[15]_i_3 
       (.I0(\max_duty_V_read_reg_795_reg[31] [15]),
        .I1(\min_duty_V_read_reg_802_reg[31] [15]),
        .I2(\rdata[31]_i_9_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(Q[15]),
        .O(\rdata[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h5F305F3F)) 
    \rdata[16]_i_3 
       (.I0(\max_duty_V_read_reg_795_reg[31] [16]),
        .I1(\min_duty_V_read_reg_802_reg[31] [16]),
        .I2(\rdata[31]_i_9_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(Q[16]),
        .O(\rdata[16]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h5F305F3F)) 
    \rdata[17]_i_3 
       (.I0(\max_duty_V_read_reg_795_reg[31] [17]),
        .I1(\min_duty_V_read_reg_802_reg[31] [17]),
        .I2(\rdata[31]_i_9_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(Q[17]),
        .O(\rdata[17]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h5F305F3F)) 
    \rdata[18]_i_3 
       (.I0(\max_duty_V_read_reg_795_reg[31] [18]),
        .I1(\min_duty_V_read_reg_802_reg[31] [18]),
        .I2(\rdata[31]_i_9_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(Q[18]),
        .O(\rdata[18]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h5F305F3F)) 
    \rdata[19]_i_3 
       (.I0(\max_duty_V_read_reg_795_reg[31] [19]),
        .I1(\min_duty_V_read_reg_802_reg[31] [19]),
        .I2(\rdata[31]_i_9_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(Q[19]),
        .O(\rdata[19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAA08A0080A080008)) 
    \rdata[1]_i_2 
       (.I0(\rdata[31]_i_7_n_0 ),
        .I1(Q[1]),
        .I2(\rdata[31]_i_10_n_0 ),
        .I3(\rdata[31]_i_9_n_0 ),
        .I4(\min_duty_V_read_reg_802_reg[31] [1]),
        .I5(\max_duty_V_read_reg_795_reg[31] [1]),
        .O(\rdata[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0A0AA8080000A808)) 
    \rdata[1]_i_3 
       (.I0(\rdata[1]_i_5_n_0 ),
        .I1(\int_ier_reg_n_0_[1] ),
        .I2(\rdata[31]_i_10_n_0 ),
        .I3(p_1_in),
        .I4(\rdata[31]_i_9_n_0 ),
        .I5(int_ap_done),
        .O(\rdata[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \rdata[1]_i_5 
       (.I0(s_axi_ctrl_ARADDR[0]),
        .I1(s_axi_ctrl_ARADDR[1]),
        .I2(s_axi_ctrl_ARADDR[4]),
        .I3(s_axi_ctrl_ARADDR[5]),
        .I4(\rdata[31]_i_3_n_0 ),
        .I5(s_axi_ctrl_ARADDR[6]),
        .O(\rdata[1]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h5F305F3F)) 
    \rdata[20]_i_3 
       (.I0(\max_duty_V_read_reg_795_reg[31] [20]),
        .I1(\min_duty_V_read_reg_802_reg[31] [20]),
        .I2(\rdata[31]_i_9_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(Q[20]),
        .O(\rdata[20]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h5F305F3F)) 
    \rdata[21]_i_3 
       (.I0(\max_duty_V_read_reg_795_reg[31] [21]),
        .I1(\min_duty_V_read_reg_802_reg[31] [21]),
        .I2(\rdata[31]_i_9_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(Q[21]),
        .O(\rdata[21]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h5F305F3F)) 
    \rdata[22]_i_3 
       (.I0(\max_duty_V_read_reg_795_reg[31] [22]),
        .I1(\min_duty_V_read_reg_802_reg[31] [22]),
        .I2(\rdata[31]_i_9_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(Q[22]),
        .O(\rdata[22]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h5F305F3F)) 
    \rdata[23]_i_3 
       (.I0(\max_duty_V_read_reg_795_reg[31] [23]),
        .I1(\min_duty_V_read_reg_802_reg[31] [23]),
        .I2(\rdata[31]_i_9_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(Q[23]),
        .O(\rdata[23]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h5F305F3F)) 
    \rdata[24]_i_3 
       (.I0(\max_duty_V_read_reg_795_reg[31] [24]),
        .I1(\min_duty_V_read_reg_802_reg[31] [24]),
        .I2(\rdata[31]_i_9_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(Q[24]),
        .O(\rdata[24]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h5F305F3F)) 
    \rdata[25]_i_3 
       (.I0(\max_duty_V_read_reg_795_reg[31] [25]),
        .I1(\min_duty_V_read_reg_802_reg[31] [25]),
        .I2(\rdata[31]_i_9_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(Q[25]),
        .O(\rdata[25]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h5F305F3F)) 
    \rdata[26]_i_3 
       (.I0(\max_duty_V_read_reg_795_reg[31] [26]),
        .I1(\min_duty_V_read_reg_802_reg[31] [26]),
        .I2(\rdata[31]_i_9_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(Q[26]),
        .O(\rdata[26]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h5F305F3F)) 
    \rdata[27]_i_3 
       (.I0(\max_duty_V_read_reg_795_reg[31] [27]),
        .I1(\min_duty_V_read_reg_802_reg[31] [27]),
        .I2(\rdata[31]_i_9_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(Q[27]),
        .O(\rdata[27]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h5F305F3F)) 
    \rdata[28]_i_3 
       (.I0(\max_duty_V_read_reg_795_reg[31] [28]),
        .I1(\min_duty_V_read_reg_802_reg[31] [28]),
        .I2(\rdata[31]_i_9_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(Q[28]),
        .O(\rdata[28]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h5F305F3F)) 
    \rdata[29]_i_3 
       (.I0(\max_duty_V_read_reg_795_reg[31] [29]),
        .I1(\min_duty_V_read_reg_802_reg[31] [29]),
        .I2(\rdata[31]_i_9_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(Q[29]),
        .O(\rdata[29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000000005533FF0F)) 
    \rdata[2]_i_3 
       (.I0(\max_duty_V_read_reg_795_reg[31] [2]),
        .I1(\min_duty_V_read_reg_802_reg[31] [2]),
        .I2(Q[2]),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(\rdata[31]_i_9_n_0 ),
        .I5(\rdata[0]_i_3_n_0 ),
        .O(\rdata[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h5F305F3F)) 
    \rdata[30]_i_3 
       (.I0(\max_duty_V_read_reg_795_reg[31] [30]),
        .I1(\min_duty_V_read_reg_802_reg[31] [30]),
        .I2(\rdata[31]_i_9_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(Q[30]),
        .O(\rdata[30]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hAAAE)) 
    \rdata[31]_i_1 
       (.I0(int_m_V_read),
        .I1(s_axi_ctrl_ARVALID),
        .I2(rstate[1]),
        .I3(rstate[0]),
        .O(\rdata[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFEFE)) 
    \rdata[31]_i_10 
       (.I0(s_axi_ctrl_ARADDR[2]),
        .I1(s_axi_ctrl_ARADDR[0]),
        .I2(s_axi_ctrl_ARADDR[1]),
        .I3(s_axi_ctrl_ARADDR[3]),
        .I4(s_axi_ctrl_ARADDR[4]),
        .I5(s_axi_ctrl_ARADDR[5]),
        .O(\rdata[31]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \rdata[31]_i_3 
       (.I0(rstate[0]),
        .I1(rstate[1]),
        .I2(s_axi_ctrl_ARVALID),
        .O(\rdata[31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h5F305F3F)) 
    \rdata[31]_i_6 
       (.I0(\max_duty_V_read_reg_795_reg[31] [31]),
        .I1(\min_duty_V_read_reg_802_reg[31] [31]),
        .I2(\rdata[31]_i_9_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(Q[31]),
        .O(\rdata[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000FFFE)) 
    \rdata[31]_i_7 
       (.I0(s_axi_ctrl_ARADDR[0]),
        .I1(s_axi_ctrl_ARADDR[1]),
        .I2(s_axi_ctrl_ARADDR[4]),
        .I3(s_axi_ctrl_ARADDR[5]),
        .I4(\rdata[31]_i_3_n_0 ),
        .I5(s_axi_ctrl_ARADDR[6]),
        .O(\rdata[31]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h888F8888)) 
    \rdata[31]_i_8 
       (.I0(s_axi_ctrl_WVALID),
        .I1(int_m_V_write_reg_n_0),
        .I2(rstate[0]),
        .I3(rstate[1]),
        .I4(s_axi_ctrl_ARVALID),
        .O(\rdata_reg[31]_i_4 ));
  LUT6 #(
    .INIT(64'h0000000101010001)) 
    \rdata[31]_i_9 
       (.I0(s_axi_ctrl_ARADDR[0]),
        .I1(s_axi_ctrl_ARADDR[1]),
        .I2(s_axi_ctrl_ARADDR[5]),
        .I3(s_axi_ctrl_ARADDR[3]),
        .I4(s_axi_ctrl_ARADDR[4]),
        .I5(s_axi_ctrl_ARADDR[2]),
        .O(\rdata[31]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h000000005533FF0F)) 
    \rdata[3]_i_3 
       (.I0(\max_duty_V_read_reg_795_reg[31] [3]),
        .I1(\min_duty_V_read_reg_802_reg[31] [3]),
        .I2(Q[3]),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(\rdata[31]_i_9_n_0 ),
        .I5(\rdata[0]_i_3_n_0 ),
        .O(\rdata[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h5F305F3F)) 
    \rdata[4]_i_3 
       (.I0(\max_duty_V_read_reg_795_reg[31] [4]),
        .I1(\min_duty_V_read_reg_802_reg[31] [4]),
        .I2(\rdata[31]_i_9_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(Q[4]),
        .O(\rdata[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h5F305F3F)) 
    \rdata[5]_i_3 
       (.I0(\max_duty_V_read_reg_795_reg[31] [5]),
        .I1(\min_duty_V_read_reg_802_reg[31] [5]),
        .I2(\rdata[31]_i_9_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(Q[5]),
        .O(\rdata[5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h5F305F3F)) 
    \rdata[6]_i_3 
       (.I0(\max_duty_V_read_reg_795_reg[31] [6]),
        .I1(\min_duty_V_read_reg_802_reg[31] [6]),
        .I2(\rdata[31]_i_9_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(Q[6]),
        .O(\rdata[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000000005533FF0F)) 
    \rdata[7]_i_3 
       (.I0(\max_duty_V_read_reg_795_reg[31] [7]),
        .I1(\min_duty_V_read_reg_802_reg[31] [7]),
        .I2(Q[7]),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(\rdata[31]_i_9_n_0 ),
        .I5(\rdata[0]_i_3_n_0 ),
        .O(\rdata[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEA)) 
    \rdata[7]_i_4 
       (.I0(\rdata[31]_i_10_n_0 ),
        .I1(s_axi_ctrl_ARADDR[2]),
        .I2(s_axi_ctrl_ARADDR[4]),
        .I3(s_axi_ctrl_ARADDR[3]),
        .I4(s_axi_ctrl_ARADDR[6]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(\rdata[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h5F305F3F)) 
    \rdata[8]_i_3 
       (.I0(\max_duty_V_read_reg_795_reg[31] [8]),
        .I1(\min_duty_V_read_reg_802_reg[31] [8]),
        .I2(\rdata[31]_i_9_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(Q[8]),
        .O(\rdata[8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h5F305F3F)) 
    \rdata[9]_i_3 
       (.I0(\max_duty_V_read_reg_795_reg[31] [9]),
        .I1(\min_duty_V_read_reg_802_reg[31] [9]),
        .I2(\rdata[31]_i_9_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(Q[9]),
        .O(\rdata[9]_i_3_n_0 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_m_V_n_127),
        .Q(s_axi_ctrl_RDATA[0]),
        .R(1'b0));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_m_V_n_117),
        .Q(s_axi_ctrl_RDATA[10]),
        .R(1'b0));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_m_V_n_116),
        .Q(s_axi_ctrl_RDATA[11]),
        .R(1'b0));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_m_V_n_115),
        .Q(s_axi_ctrl_RDATA[12]),
        .R(1'b0));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_m_V_n_114),
        .Q(s_axi_ctrl_RDATA[13]),
        .R(1'b0));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_m_V_n_113),
        .Q(s_axi_ctrl_RDATA[14]),
        .R(1'b0));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_m_V_n_112),
        .Q(s_axi_ctrl_RDATA[15]),
        .R(1'b0));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_m_V_n_111),
        .Q(s_axi_ctrl_RDATA[16]),
        .R(1'b0));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_m_V_n_110),
        .Q(s_axi_ctrl_RDATA[17]),
        .R(1'b0));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_m_V_n_109),
        .Q(s_axi_ctrl_RDATA[18]),
        .R(1'b0));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_m_V_n_108),
        .Q(s_axi_ctrl_RDATA[19]),
        .R(1'b0));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_m_V_n_126),
        .Q(s_axi_ctrl_RDATA[1]),
        .R(1'b0));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_m_V_n_107),
        .Q(s_axi_ctrl_RDATA[20]),
        .R(1'b0));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_m_V_n_106),
        .Q(s_axi_ctrl_RDATA[21]),
        .R(1'b0));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_m_V_n_105),
        .Q(s_axi_ctrl_RDATA[22]),
        .R(1'b0));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_m_V_n_104),
        .Q(s_axi_ctrl_RDATA[23]),
        .R(1'b0));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_m_V_n_103),
        .Q(s_axi_ctrl_RDATA[24]),
        .R(1'b0));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_m_V_n_102),
        .Q(s_axi_ctrl_RDATA[25]),
        .R(1'b0));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_m_V_n_101),
        .Q(s_axi_ctrl_RDATA[26]),
        .R(1'b0));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_m_V_n_100),
        .Q(s_axi_ctrl_RDATA[27]),
        .R(1'b0));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_m_V_n_99),
        .Q(s_axi_ctrl_RDATA[28]),
        .R(1'b0));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_m_V_n_98),
        .Q(s_axi_ctrl_RDATA[29]),
        .R(1'b0));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_m_V_n_125),
        .Q(s_axi_ctrl_RDATA[2]),
        .R(1'b0));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_m_V_n_97),
        .Q(s_axi_ctrl_RDATA[30]),
        .R(1'b0));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_m_V_n_96),
        .Q(s_axi_ctrl_RDATA[31]),
        .R(1'b0));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_m_V_n_124),
        .Q(s_axi_ctrl_RDATA[3]),
        .R(1'b0));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_m_V_n_123),
        .Q(s_axi_ctrl_RDATA[4]),
        .R(1'b0));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_m_V_n_122),
        .Q(s_axi_ctrl_RDATA[5]),
        .R(1'b0));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_m_V_n_121),
        .Q(s_axi_ctrl_RDATA[6]),
        .R(1'b0));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_m_V_n_120),
        .Q(s_axi_ctrl_RDATA[7]),
        .R(1'b0));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_m_V_n_119),
        .Q(s_axi_ctrl_RDATA[8]),
        .R(1'b0));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_m_V_n_118),
        .Q(s_axi_ctrl_RDATA[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hBBAA3030)) 
    \reg_173[31]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\ap_CS_fsm_reg[4] ),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_start),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'hF044)) 
    \reg_173[31]_i_5 
       (.I0(\ap_CS_fsm_reg[4] ),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(ap_start),
        .I3(\ap_CS_fsm_reg[5] [0]),
        .O(m_V_ce0));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h0000DFD0)) 
    \rstate[0]_i_1 
       (.I0(s_axi_ctrl_RREADY),
        .I1(int_m_V_read),
        .I2(rstate[0]),
        .I3(s_axi_ctrl_ARVALID),
        .I4(rstate[1]),
        .O(\rstate[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rstate_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rstate[0]_i_1_n_0 ),
        .Q(rstate[0]),
        .R(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(rstate[1]),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h1)) 
    s_axi_ctrl_ARREADY_INST_0
       (.I0(rstate[0]),
        .I1(rstate[1]),
        .O(s_axi_ctrl_ARREADY));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'h04)) 
    s_axi_ctrl_RVALID_INST_0
       (.I0(rstate[1]),
        .I1(rstate[0]),
        .I2(int_m_V_read),
        .O(s_axi_ctrl_RVALID));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_1 
       (.I0(out[0]),
        .I1(s_axi_ctrl_AWVALID),
        .O(aw_hs));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_ctrl_AWADDR[0]),
        .Q(\waddr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_ctrl_AWADDR[1]),
        .Q(\waddr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_ctrl_AWADDR[2]),
        .Q(p_0_in[0]),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_ctrl_AWADDR[3]),
        .Q(p_0_in[1]),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_ctrl_AWADDR[4]),
        .Q(p_0_in[2]),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_ctrl_AWADDR[5]),
        .Q(\waddr_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \waddr_reg[6] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_ctrl_AWADDR[6]),
        .Q(\waddr_reg_n_0_[6] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_ctrl_s_axi_ram
   (DOADO,
    DOBDO,
    D,
    \rdata_reg[31] ,
    ap_clk,
    s_axi_ctrl_WDATA,
    \reg_173_reg[31]_i_3 ,
    \reg_173_reg[0]_i_2 ,
    \reg_173_reg[1]_i_2 ,
    \reg_173_reg[2]_i_2 ,
    \reg_173_reg[3]_i_2 ,
    \reg_173_reg[4]_i_2 ,
    \reg_173_reg[5]_i_2 ,
    \reg_173_reg[6]_i_2 ,
    \reg_173_reg[7]_i_2 ,
    \reg_173_reg[8]_i_2 ,
    \reg_173_reg[9]_i_2 ,
    \reg_173_reg[10]_i_2 ,
    \reg_173_reg[11]_i_2 ,
    \reg_173_reg[12]_i_2 ,
    \reg_173_reg[13]_i_2 ,
    \reg_173_reg[14]_i_2 ,
    \reg_173_reg[15]_i_2 ,
    \reg_173_reg[16]_i_2 ,
    \reg_173_reg[17]_i_2 ,
    \reg_173_reg[18]_i_2 ,
    \reg_173_reg[19]_i_2 ,
    \reg_173_reg[20]_i_2 ,
    \reg_173_reg[21]_i_2 ,
    \reg_173_reg[22]_i_2 ,
    \reg_173_reg[23]_i_2 ,
    \reg_173_reg[24]_i_2 ,
    \reg_173_reg[25]_i_2 ,
    \reg_173_reg[26]_i_2 ,
    \reg_173_reg[27]_i_2 ,
    \reg_173_reg[28]_i_2 ,
    \reg_173_reg[29]_i_2 ,
    \reg_173_reg[30]_i_2 ,
    \reg_173_reg[31]_i_4 ,
    \int_max_duty_V_reg[0] ,
    s_axi_ctrl_ARADDR,
    \rstate_reg[0] ,
    s_axi_ctrl_ARADDR_0_sp_1,
    int_gie_reg,
    \rdata_reg[0]_i_6 ,
    \rdata_reg[31]_i_4 ,
    s_axi_ctrl_ARVALID,
    rstate,
    \int_period_V_reg[1] ,
    \int_ier_reg[1] ,
    \rdata_reg[1]_i_4 ,
    \int_max_duty_V_reg[2] ,
    \rstate_reg[0]_0 ,
    \rstate_reg[0]_1 ,
    int_ap_idle,
    \rdata_reg[2]_i_4 ,
    \int_max_duty_V_reg[3] ,
    int_ap_ready,
    \rdata_reg[3]_i_4 ,
    \rdata_reg[4]_i_2 ,
    \int_max_duty_V_reg[4] ,
    \rdata_reg[5]_i_2 ,
    \int_max_duty_V_reg[5] ,
    \rdata_reg[6]_i_2 ,
    \int_max_duty_V_reg[6] ,
    \int_max_duty_V_reg[7] ,
    data0,
    \rdata_reg[7]_i_5 ,
    \rdata_reg[8]_i_2 ,
    \int_max_duty_V_reg[8] ,
    \rdata_reg[9]_i_2 ,
    \int_max_duty_V_reg[9] ,
    \rdata_reg[10]_i_2 ,
    \int_max_duty_V_reg[10] ,
    \rdata_reg[11]_i_2 ,
    \int_max_duty_V_reg[11] ,
    \rdata_reg[12]_i_2 ,
    \int_max_duty_V_reg[12] ,
    \rdata_reg[13]_i_2 ,
    \int_max_duty_V_reg[13] ,
    \rdata_reg[14]_i_2 ,
    \int_max_duty_V_reg[14] ,
    \rdata_reg[15]_i_2 ,
    \int_max_duty_V_reg[15] ,
    \rdata_reg[16]_i_2 ,
    \int_max_duty_V_reg[16] ,
    \rdata_reg[17]_i_2 ,
    \int_max_duty_V_reg[17] ,
    \rdata_reg[18]_i_2 ,
    \int_max_duty_V_reg[18] ,
    \rdata_reg[19]_i_2 ,
    \int_max_duty_V_reg[19] ,
    \rdata_reg[20]_i_2 ,
    \int_max_duty_V_reg[20] ,
    \rdata_reg[21]_i_2 ,
    \int_max_duty_V_reg[21] ,
    \rdata_reg[22]_i_2 ,
    \int_max_duty_V_reg[22] ,
    \rdata_reg[23]_i_2 ,
    \int_max_duty_V_reg[23] ,
    \rdata_reg[24]_i_2 ,
    \int_max_duty_V_reg[24] ,
    \rdata_reg[25]_i_2 ,
    \int_max_duty_V_reg[25] ,
    \rdata_reg[26]_i_2 ,
    \int_max_duty_V_reg[26] ,
    \rdata_reg[27]_i_2 ,
    \int_max_duty_V_reg[27] ,
    \rdata_reg[28]_i_2 ,
    \int_max_duty_V_reg[28] ,
    \rdata_reg[29]_i_2 ,
    \int_max_duty_V_reg[29] ,
    \rdata_reg[30]_i_2 ,
    \int_max_duty_V_reg[30] ,
    \rdata_reg[31]_i_5 ,
    \int_max_duty_V_reg[31] ,
    Q,
    s_axi_ctrl_WSTRB,
    s_axi_ctrl_WVALID,
    int_m_V_write_reg,
    \ap_CS_fsm_reg[5] );
  output [31:0]DOADO;
  output [31:0]DOBDO;
  output [31:0]D;
  output [31:0]\rdata_reg[31] ;
  input ap_clk;
  input [31:0]s_axi_ctrl_WDATA;
  input \reg_173_reg[31]_i_3 ;
  input \reg_173_reg[0]_i_2 ;
  input \reg_173_reg[1]_i_2 ;
  input \reg_173_reg[2]_i_2 ;
  input \reg_173_reg[3]_i_2 ;
  input \reg_173_reg[4]_i_2 ;
  input \reg_173_reg[5]_i_2 ;
  input \reg_173_reg[6]_i_2 ;
  input \reg_173_reg[7]_i_2 ;
  input \reg_173_reg[8]_i_2 ;
  input \reg_173_reg[9]_i_2 ;
  input \reg_173_reg[10]_i_2 ;
  input \reg_173_reg[11]_i_2 ;
  input \reg_173_reg[12]_i_2 ;
  input \reg_173_reg[13]_i_2 ;
  input \reg_173_reg[14]_i_2 ;
  input \reg_173_reg[15]_i_2 ;
  input \reg_173_reg[16]_i_2 ;
  input \reg_173_reg[17]_i_2 ;
  input \reg_173_reg[18]_i_2 ;
  input \reg_173_reg[19]_i_2 ;
  input \reg_173_reg[20]_i_2 ;
  input \reg_173_reg[21]_i_2 ;
  input \reg_173_reg[22]_i_2 ;
  input \reg_173_reg[23]_i_2 ;
  input \reg_173_reg[24]_i_2 ;
  input \reg_173_reg[25]_i_2 ;
  input \reg_173_reg[26]_i_2 ;
  input \reg_173_reg[27]_i_2 ;
  input \reg_173_reg[28]_i_2 ;
  input \reg_173_reg[29]_i_2 ;
  input \reg_173_reg[30]_i_2 ;
  input \reg_173_reg[31]_i_4 ;
  input \int_max_duty_V_reg[0] ;
  input [3:0]s_axi_ctrl_ARADDR;
  input \rstate_reg[0] ;
  input s_axi_ctrl_ARADDR_0_sp_1;
  input int_gie_reg;
  input \rdata_reg[0]_i_6 ;
  input \rdata_reg[31]_i_4 ;
  input s_axi_ctrl_ARVALID;
  input [1:0]rstate;
  input \int_period_V_reg[1] ;
  input \int_ier_reg[1] ;
  input \rdata_reg[1]_i_4 ;
  input \int_max_duty_V_reg[2] ;
  input \rstate_reg[0]_0 ;
  input \rstate_reg[0]_1 ;
  input int_ap_idle;
  input \rdata_reg[2]_i_4 ;
  input \int_max_duty_V_reg[3] ;
  input int_ap_ready;
  input \rdata_reg[3]_i_4 ;
  input \rdata_reg[4]_i_2 ;
  input \int_max_duty_V_reg[4] ;
  input \rdata_reg[5]_i_2 ;
  input \int_max_duty_V_reg[5] ;
  input \rdata_reg[6]_i_2 ;
  input \int_max_duty_V_reg[6] ;
  input \int_max_duty_V_reg[7] ;
  input [0:0]data0;
  input \rdata_reg[7]_i_5 ;
  input \rdata_reg[8]_i_2 ;
  input \int_max_duty_V_reg[8] ;
  input \rdata_reg[9]_i_2 ;
  input \int_max_duty_V_reg[9] ;
  input \rdata_reg[10]_i_2 ;
  input \int_max_duty_V_reg[10] ;
  input \rdata_reg[11]_i_2 ;
  input \int_max_duty_V_reg[11] ;
  input \rdata_reg[12]_i_2 ;
  input \int_max_duty_V_reg[12] ;
  input \rdata_reg[13]_i_2 ;
  input \int_max_duty_V_reg[13] ;
  input \rdata_reg[14]_i_2 ;
  input \int_max_duty_V_reg[14] ;
  input \rdata_reg[15]_i_2 ;
  input \int_max_duty_V_reg[15] ;
  input \rdata_reg[16]_i_2 ;
  input \int_max_duty_V_reg[16] ;
  input \rdata_reg[17]_i_2 ;
  input \int_max_duty_V_reg[17] ;
  input \rdata_reg[18]_i_2 ;
  input \int_max_duty_V_reg[18] ;
  input \rdata_reg[19]_i_2 ;
  input \int_max_duty_V_reg[19] ;
  input \rdata_reg[20]_i_2 ;
  input \int_max_duty_V_reg[20] ;
  input \rdata_reg[21]_i_2 ;
  input \int_max_duty_V_reg[21] ;
  input \rdata_reg[22]_i_2 ;
  input \int_max_duty_V_reg[22] ;
  input \rdata_reg[23]_i_2 ;
  input \int_max_duty_V_reg[23] ;
  input \rdata_reg[24]_i_2 ;
  input \int_max_duty_V_reg[24] ;
  input \rdata_reg[25]_i_2 ;
  input \int_max_duty_V_reg[25] ;
  input \rdata_reg[26]_i_2 ;
  input \int_max_duty_V_reg[26] ;
  input \rdata_reg[27]_i_2 ;
  input \int_max_duty_V_reg[27] ;
  input \rdata_reg[28]_i_2 ;
  input \int_max_duty_V_reg[28] ;
  input \rdata_reg[29]_i_2 ;
  input \int_max_duty_V_reg[29] ;
  input \rdata_reg[30]_i_2 ;
  input \int_max_duty_V_reg[30] ;
  input \rdata_reg[31]_i_5 ;
  input \int_max_duty_V_reg[31] ;
  input [2:0]Q;
  input [3:0]s_axi_ctrl_WSTRB;
  input s_axi_ctrl_WVALID;
  input int_m_V_write_reg;
  input [4:0]\ap_CS_fsm_reg[5] ;

  wire [31:0]D;
  wire [31:0]DOADO;
  wire [31:0]DOBDO;
  wire [2:0]Q;
  wire [4:0]\ap_CS_fsm_reg[5] ;
  wire ap_clk;
  wire [0:0]data0;
  wire \gen_write[1].mem_reg_i_10_n_0 ;
  wire \gen_write[1].mem_reg_i_7_n_0 ;
  wire \gen_write[1].mem_reg_i_8_n_0 ;
  wire \gen_write[1].mem_reg_i_9_n_0 ;
  wire int_ap_idle;
  wire int_ap_ready;
  wire int_gie_reg;
  wire \int_ier_reg[1] ;
  wire [2:0]int_m_V_address1;
  wire int_m_V_write_reg;
  wire \int_max_duty_V_reg[0] ;
  wire \int_max_duty_V_reg[10] ;
  wire \int_max_duty_V_reg[11] ;
  wire \int_max_duty_V_reg[12] ;
  wire \int_max_duty_V_reg[13] ;
  wire \int_max_duty_V_reg[14] ;
  wire \int_max_duty_V_reg[15] ;
  wire \int_max_duty_V_reg[16] ;
  wire \int_max_duty_V_reg[17] ;
  wire \int_max_duty_V_reg[18] ;
  wire \int_max_duty_V_reg[19] ;
  wire \int_max_duty_V_reg[20] ;
  wire \int_max_duty_V_reg[21] ;
  wire \int_max_duty_V_reg[22] ;
  wire \int_max_duty_V_reg[23] ;
  wire \int_max_duty_V_reg[24] ;
  wire \int_max_duty_V_reg[25] ;
  wire \int_max_duty_V_reg[26] ;
  wire \int_max_duty_V_reg[27] ;
  wire \int_max_duty_V_reg[28] ;
  wire \int_max_duty_V_reg[29] ;
  wire \int_max_duty_V_reg[2] ;
  wire \int_max_duty_V_reg[30] ;
  wire \int_max_duty_V_reg[31] ;
  wire \int_max_duty_V_reg[3] ;
  wire \int_max_duty_V_reg[4] ;
  wire \int_max_duty_V_reg[5] ;
  wire \int_max_duty_V_reg[6] ;
  wire \int_max_duty_V_reg[7] ;
  wire \int_max_duty_V_reg[8] ;
  wire \int_max_duty_V_reg[9] ;
  wire \int_period_V_reg[1] ;
  wire [2:0]m_V_address0;
  wire \rdata[0]_i_5_n_0 ;
  wire \rdata[2]_i_2_n_0 ;
  wire \rdata[3]_i_2_n_0 ;
  wire \rdata[7]_i_2_n_0 ;
  wire \rdata_reg[0]_i_6 ;
  wire \rdata_reg[10]_i_2 ;
  wire \rdata_reg[11]_i_2 ;
  wire \rdata_reg[12]_i_2 ;
  wire \rdata_reg[13]_i_2 ;
  wire \rdata_reg[14]_i_2 ;
  wire \rdata_reg[15]_i_2 ;
  wire \rdata_reg[16]_i_2 ;
  wire \rdata_reg[17]_i_2 ;
  wire \rdata_reg[18]_i_2 ;
  wire \rdata_reg[19]_i_2 ;
  wire \rdata_reg[1]_i_4 ;
  wire \rdata_reg[20]_i_2 ;
  wire \rdata_reg[21]_i_2 ;
  wire \rdata_reg[22]_i_2 ;
  wire \rdata_reg[23]_i_2 ;
  wire \rdata_reg[24]_i_2 ;
  wire \rdata_reg[25]_i_2 ;
  wire \rdata_reg[26]_i_2 ;
  wire \rdata_reg[27]_i_2 ;
  wire \rdata_reg[28]_i_2 ;
  wire \rdata_reg[29]_i_2 ;
  wire \rdata_reg[2]_i_4 ;
  wire \rdata_reg[30]_i_2 ;
  wire [31:0]\rdata_reg[31] ;
  wire \rdata_reg[31]_i_4 ;
  wire \rdata_reg[31]_i_5 ;
  wire \rdata_reg[3]_i_4 ;
  wire \rdata_reg[4]_i_2 ;
  wire \rdata_reg[5]_i_2 ;
  wire \rdata_reg[6]_i_2 ;
  wire \rdata_reg[7]_i_5 ;
  wire \rdata_reg[8]_i_2 ;
  wire \rdata_reg[9]_i_2 ;
  wire \reg_173_reg[0]_i_2 ;
  wire \reg_173_reg[10]_i_2 ;
  wire \reg_173_reg[11]_i_2 ;
  wire \reg_173_reg[12]_i_2 ;
  wire \reg_173_reg[13]_i_2 ;
  wire \reg_173_reg[14]_i_2 ;
  wire \reg_173_reg[15]_i_2 ;
  wire \reg_173_reg[16]_i_2 ;
  wire \reg_173_reg[17]_i_2 ;
  wire \reg_173_reg[18]_i_2 ;
  wire \reg_173_reg[19]_i_2 ;
  wire \reg_173_reg[1]_i_2 ;
  wire \reg_173_reg[20]_i_2 ;
  wire \reg_173_reg[21]_i_2 ;
  wire \reg_173_reg[22]_i_2 ;
  wire \reg_173_reg[23]_i_2 ;
  wire \reg_173_reg[24]_i_2 ;
  wire \reg_173_reg[25]_i_2 ;
  wire \reg_173_reg[26]_i_2 ;
  wire \reg_173_reg[27]_i_2 ;
  wire \reg_173_reg[28]_i_2 ;
  wire \reg_173_reg[29]_i_2 ;
  wire \reg_173_reg[2]_i_2 ;
  wire \reg_173_reg[30]_i_2 ;
  wire \reg_173_reg[31]_i_3 ;
  wire \reg_173_reg[31]_i_4 ;
  wire \reg_173_reg[3]_i_2 ;
  wire \reg_173_reg[4]_i_2 ;
  wire \reg_173_reg[5]_i_2 ;
  wire \reg_173_reg[6]_i_2 ;
  wire \reg_173_reg[7]_i_2 ;
  wire \reg_173_reg[8]_i_2 ;
  wire \reg_173_reg[9]_i_2 ;
  wire [1:0]rstate;
  wire \rstate_reg[0] ;
  wire \rstate_reg[0]_0 ;
  wire \rstate_reg[0]_1 ;
  wire [3:0]s_axi_ctrl_ARADDR;
  wire s_axi_ctrl_ARADDR_0_sn_1;
  wire s_axi_ctrl_ARVALID;
  wire [31:0]s_axi_ctrl_WDATA;
  wire [3:0]s_axi_ctrl_WSTRB;
  wire s_axi_ctrl_WVALID;
  wire \NLW_gen_write[1].mem_reg_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_DBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_SBITERR_UNCONNECTED ;
  wire [3:0]\NLW_gen_write[1].mem_reg_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_gen_write[1].mem_reg_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_gen_write[1].mem_reg_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_write[1].mem_reg_RDADDRECC_UNCONNECTED ;

  assign s_axi_ctrl_ARADDR_0_sn_1 = s_axi_ctrl_ARADDR_0_sp_1;
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "192" *) 
  (* RTL_RAM_NAME = "gen_write[1].mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "7" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \gen_write[1].mem_reg 
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,m_V_address0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,int_m_V_address1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_gen_write[1].mem_reg_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_gen_write[1].mem_reg_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(\NLW_gen_write[1].mem_reg_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI(s_axi_ctrl_WDATA),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .DOPADOP(\NLW_gen_write[1].mem_reg_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_gen_write[1].mem_reg_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_write[1].mem_reg_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(\NLW_gen_write[1].mem_reg_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_gen_write[1].mem_reg_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_gen_write[1].mem_reg_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_write[1].mem_reg_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_write[1].mem_reg_i_7_n_0 ,\gen_write[1].mem_reg_i_8_n_0 ,\gen_write[1].mem_reg_i_9_n_0 ,\gen_write[1].mem_reg_i_10_n_0 }));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_write[1].mem_reg_i_1 
       (.I0(\ap_CS_fsm_reg[5] [3]),
        .I1(\ap_CS_fsm_reg[5] [4]),
        .O(m_V_address0[2]));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_write[1].mem_reg_i_10 
       (.I0(s_axi_ctrl_WSTRB[0]),
        .I1(s_axi_ctrl_WVALID),
        .I2(int_m_V_write_reg),
        .O(\gen_write[1].mem_reg_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h1110)) 
    \gen_write[1].mem_reg_i_2 
       (.I0(\ap_CS_fsm_reg[5] [3]),
        .I1(\ap_CS_fsm_reg[5] [4]),
        .I2(\ap_CS_fsm_reg[5] [2]),
        .I3(\ap_CS_fsm_reg[5] [1]),
        .O(m_V_address0[1]));
  LUT5 #(
    .INIT(32'hBABBBABA)) 
    \gen_write[1].mem_reg_i_3 
       (.I0(\ap_CS_fsm_reg[5] [4]),
        .I1(\ap_CS_fsm_reg[5] [3]),
        .I2(\ap_CS_fsm_reg[5] [2]),
        .I3(\ap_CS_fsm_reg[5] [1]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .O(m_V_address0[0]));
  LUT5 #(
    .INIT(32'hABAAA8AA)) 
    \gen_write[1].mem_reg_i_4 
       (.I0(Q[2]),
        .I1(rstate[0]),
        .I2(rstate[1]),
        .I3(s_axi_ctrl_ARVALID),
        .I4(s_axi_ctrl_ARADDR[2]),
        .O(int_m_V_address1[2]));
  LUT5 #(
    .INIT(32'hABAAA8AA)) 
    \gen_write[1].mem_reg_i_5 
       (.I0(Q[1]),
        .I1(rstate[0]),
        .I2(rstate[1]),
        .I3(s_axi_ctrl_ARVALID),
        .I4(s_axi_ctrl_ARADDR[1]),
        .O(int_m_V_address1[1]));
  LUT5 #(
    .INIT(32'hABAAA8AA)) 
    \gen_write[1].mem_reg_i_6 
       (.I0(Q[0]),
        .I1(rstate[0]),
        .I2(rstate[1]),
        .I3(s_axi_ctrl_ARVALID),
        .I4(s_axi_ctrl_ARADDR[0]),
        .O(int_m_V_address1[0]));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_write[1].mem_reg_i_7 
       (.I0(s_axi_ctrl_WSTRB[3]),
        .I1(s_axi_ctrl_WVALID),
        .I2(int_m_V_write_reg),
        .O(\gen_write[1].mem_reg_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_write[1].mem_reg_i_8 
       (.I0(s_axi_ctrl_WSTRB[2]),
        .I1(s_axi_ctrl_WVALID),
        .I2(int_m_V_write_reg),
        .O(\gen_write[1].mem_reg_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_write[1].mem_reg_i_9 
       (.I0(s_axi_ctrl_WSTRB[1]),
        .I1(s_axi_ctrl_WVALID),
        .I2(int_m_V_write_reg),
        .O(\gen_write[1].mem_reg_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00010301)) 
    \rdata[0]_i_1 
       (.I0(\int_max_duty_V_reg[0] ),
        .I1(s_axi_ctrl_ARADDR[3]),
        .I2(\rstate_reg[0] ),
        .I3(s_axi_ctrl_ARADDR_0_sn_1),
        .I4(int_gie_reg),
        .I5(\rdata[0]_i_5_n_0 ),
        .O(\rdata_reg[31] [0]));
  LUT6 #(
    .INIT(64'hE2E2E2E2E2E200E2)) 
    \rdata[0]_i_5 
       (.I0(\rdata_reg[0]_i_6 ),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(DOBDO[0]),
        .I3(s_axi_ctrl_ARVALID),
        .I4(rstate[1]),
        .I5(rstate[0]),
        .O(\rdata[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h8A80FFFF8A808A80)) 
    \rdata[10]_i_1 
       (.I0(\rstate_reg[0] ),
        .I1(DOBDO[10]),
        .I2(\rdata_reg[31]_i_4 ),
        .I3(\rdata_reg[10]_i_2 ),
        .I4(\int_max_duty_V_reg[10] ),
        .I5(\rstate_reg[0]_0 ),
        .O(\rdata_reg[31] [10]));
  LUT6 #(
    .INIT(64'h8A80FFFF8A808A80)) 
    \rdata[11]_i_1 
       (.I0(\rstate_reg[0] ),
        .I1(DOBDO[11]),
        .I2(\rdata_reg[31]_i_4 ),
        .I3(\rdata_reg[11]_i_2 ),
        .I4(\int_max_duty_V_reg[11] ),
        .I5(\rstate_reg[0]_0 ),
        .O(\rdata_reg[31] [11]));
  LUT6 #(
    .INIT(64'h8A80FFFF8A808A80)) 
    \rdata[12]_i_1 
       (.I0(\rstate_reg[0] ),
        .I1(DOBDO[12]),
        .I2(\rdata_reg[31]_i_4 ),
        .I3(\rdata_reg[12]_i_2 ),
        .I4(\int_max_duty_V_reg[12] ),
        .I5(\rstate_reg[0]_0 ),
        .O(\rdata_reg[31] [12]));
  LUT6 #(
    .INIT(64'h8A80FFFF8A808A80)) 
    \rdata[13]_i_1 
       (.I0(\rstate_reg[0] ),
        .I1(DOBDO[13]),
        .I2(\rdata_reg[31]_i_4 ),
        .I3(\rdata_reg[13]_i_2 ),
        .I4(\int_max_duty_V_reg[13] ),
        .I5(\rstate_reg[0]_0 ),
        .O(\rdata_reg[31] [13]));
  LUT6 #(
    .INIT(64'h8A80FFFF8A808A80)) 
    \rdata[14]_i_1 
       (.I0(\rstate_reg[0] ),
        .I1(DOBDO[14]),
        .I2(\rdata_reg[31]_i_4 ),
        .I3(\rdata_reg[14]_i_2 ),
        .I4(\int_max_duty_V_reg[14] ),
        .I5(\rstate_reg[0]_0 ),
        .O(\rdata_reg[31] [14]));
  LUT6 #(
    .INIT(64'h8A80FFFF8A808A80)) 
    \rdata[15]_i_1 
       (.I0(\rstate_reg[0] ),
        .I1(DOBDO[15]),
        .I2(\rdata_reg[31]_i_4 ),
        .I3(\rdata_reg[15]_i_2 ),
        .I4(\int_max_duty_V_reg[15] ),
        .I5(\rstate_reg[0]_0 ),
        .O(\rdata_reg[31] [15]));
  LUT6 #(
    .INIT(64'h8A80FFFF8A808A80)) 
    \rdata[16]_i_1 
       (.I0(\rstate_reg[0] ),
        .I1(DOBDO[16]),
        .I2(\rdata_reg[31]_i_4 ),
        .I3(\rdata_reg[16]_i_2 ),
        .I4(\int_max_duty_V_reg[16] ),
        .I5(\rstate_reg[0]_0 ),
        .O(\rdata_reg[31] [16]));
  LUT6 #(
    .INIT(64'h8A80FFFF8A808A80)) 
    \rdata[17]_i_1 
       (.I0(\rstate_reg[0] ),
        .I1(DOBDO[17]),
        .I2(\rdata_reg[31]_i_4 ),
        .I3(\rdata_reg[17]_i_2 ),
        .I4(\int_max_duty_V_reg[17] ),
        .I5(\rstate_reg[0]_0 ),
        .O(\rdata_reg[31] [17]));
  LUT6 #(
    .INIT(64'h8A80FFFF8A808A80)) 
    \rdata[18]_i_1 
       (.I0(\rstate_reg[0] ),
        .I1(DOBDO[18]),
        .I2(\rdata_reg[31]_i_4 ),
        .I3(\rdata_reg[18]_i_2 ),
        .I4(\int_max_duty_V_reg[18] ),
        .I5(\rstate_reg[0]_0 ),
        .O(\rdata_reg[31] [18]));
  LUT6 #(
    .INIT(64'h8A80FFFF8A808A80)) 
    \rdata[19]_i_1 
       (.I0(\rstate_reg[0] ),
        .I1(DOBDO[19]),
        .I2(\rdata_reg[31]_i_4 ),
        .I3(\rdata_reg[19]_i_2 ),
        .I4(\int_max_duty_V_reg[19] ),
        .I5(\rstate_reg[0]_0 ),
        .O(\rdata_reg[31] [19]));
  LUT6 #(
    .INIT(64'hFFFEEEFEEEEEEEEE)) 
    \rdata[1]_i_1 
       (.I0(\int_period_V_reg[1] ),
        .I1(\int_ier_reg[1] ),
        .I2(\rdata_reg[1]_i_4 ),
        .I3(\rdata_reg[31]_i_4 ),
        .I4(DOBDO[1]),
        .I5(\rstate_reg[0] ),
        .O(\rdata_reg[31] [1]));
  LUT6 #(
    .INIT(64'h8A80FFFF8A808A80)) 
    \rdata[20]_i_1 
       (.I0(\rstate_reg[0] ),
        .I1(DOBDO[20]),
        .I2(\rdata_reg[31]_i_4 ),
        .I3(\rdata_reg[20]_i_2 ),
        .I4(\int_max_duty_V_reg[20] ),
        .I5(\rstate_reg[0]_0 ),
        .O(\rdata_reg[31] [20]));
  LUT6 #(
    .INIT(64'h8A80FFFF8A808A80)) 
    \rdata[21]_i_1 
       (.I0(\rstate_reg[0] ),
        .I1(DOBDO[21]),
        .I2(\rdata_reg[31]_i_4 ),
        .I3(\rdata_reg[21]_i_2 ),
        .I4(\int_max_duty_V_reg[21] ),
        .I5(\rstate_reg[0]_0 ),
        .O(\rdata_reg[31] [21]));
  LUT6 #(
    .INIT(64'h8A80FFFF8A808A80)) 
    \rdata[22]_i_1 
       (.I0(\rstate_reg[0] ),
        .I1(DOBDO[22]),
        .I2(\rdata_reg[31]_i_4 ),
        .I3(\rdata_reg[22]_i_2 ),
        .I4(\int_max_duty_V_reg[22] ),
        .I5(\rstate_reg[0]_0 ),
        .O(\rdata_reg[31] [22]));
  LUT6 #(
    .INIT(64'h8A80FFFF8A808A80)) 
    \rdata[23]_i_1 
       (.I0(\rstate_reg[0] ),
        .I1(DOBDO[23]),
        .I2(\rdata_reg[31]_i_4 ),
        .I3(\rdata_reg[23]_i_2 ),
        .I4(\int_max_duty_V_reg[23] ),
        .I5(\rstate_reg[0]_0 ),
        .O(\rdata_reg[31] [23]));
  LUT6 #(
    .INIT(64'h8A80FFFF8A808A80)) 
    \rdata[24]_i_1 
       (.I0(\rstate_reg[0] ),
        .I1(DOBDO[24]),
        .I2(\rdata_reg[31]_i_4 ),
        .I3(\rdata_reg[24]_i_2 ),
        .I4(\int_max_duty_V_reg[24] ),
        .I5(\rstate_reg[0]_0 ),
        .O(\rdata_reg[31] [24]));
  LUT6 #(
    .INIT(64'h8A80FFFF8A808A80)) 
    \rdata[25]_i_1 
       (.I0(\rstate_reg[0] ),
        .I1(DOBDO[25]),
        .I2(\rdata_reg[31]_i_4 ),
        .I3(\rdata_reg[25]_i_2 ),
        .I4(\int_max_duty_V_reg[25] ),
        .I5(\rstate_reg[0]_0 ),
        .O(\rdata_reg[31] [25]));
  LUT6 #(
    .INIT(64'h8A80FFFF8A808A80)) 
    \rdata[26]_i_1 
       (.I0(\rstate_reg[0] ),
        .I1(DOBDO[26]),
        .I2(\rdata_reg[31]_i_4 ),
        .I3(\rdata_reg[26]_i_2 ),
        .I4(\int_max_duty_V_reg[26] ),
        .I5(\rstate_reg[0]_0 ),
        .O(\rdata_reg[31] [26]));
  LUT6 #(
    .INIT(64'h8A80FFFF8A808A80)) 
    \rdata[27]_i_1 
       (.I0(\rstate_reg[0] ),
        .I1(DOBDO[27]),
        .I2(\rdata_reg[31]_i_4 ),
        .I3(\rdata_reg[27]_i_2 ),
        .I4(\int_max_duty_V_reg[27] ),
        .I5(\rstate_reg[0]_0 ),
        .O(\rdata_reg[31] [27]));
  LUT6 #(
    .INIT(64'h8A80FFFF8A808A80)) 
    \rdata[28]_i_1 
       (.I0(\rstate_reg[0] ),
        .I1(DOBDO[28]),
        .I2(\rdata_reg[31]_i_4 ),
        .I3(\rdata_reg[28]_i_2 ),
        .I4(\int_max_duty_V_reg[28] ),
        .I5(\rstate_reg[0]_0 ),
        .O(\rdata_reg[31] [28]));
  LUT6 #(
    .INIT(64'h8A80FFFF8A808A80)) 
    \rdata[29]_i_1 
       (.I0(\rstate_reg[0] ),
        .I1(DOBDO[29]),
        .I2(\rdata_reg[31]_i_4 ),
        .I3(\rdata_reg[29]_i_2 ),
        .I4(\int_max_duty_V_reg[29] ),
        .I5(\rstate_reg[0]_0 ),
        .O(\rdata_reg[31] [29]));
  LUT5 #(
    .INIT(32'hBABBBABA)) 
    \rdata[2]_i_1 
       (.I0(\rdata[2]_i_2_n_0 ),
        .I1(\int_max_duty_V_reg[2] ),
        .I2(\rstate_reg[0]_0 ),
        .I3(\rstate_reg[0]_1 ),
        .I4(int_ap_idle),
        .O(\rdata_reg[31] [2]));
  LUT6 #(
    .INIT(64'hE2E2E2E2E2E200E2)) 
    \rdata[2]_i_2 
       (.I0(\rdata_reg[2]_i_4 ),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(DOBDO[2]),
        .I3(s_axi_ctrl_ARVALID),
        .I4(rstate[1]),
        .I5(rstate[0]),
        .O(\rdata[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8A80FFFF8A808A80)) 
    \rdata[30]_i_1 
       (.I0(\rstate_reg[0] ),
        .I1(DOBDO[30]),
        .I2(\rdata_reg[31]_i_4 ),
        .I3(\rdata_reg[30]_i_2 ),
        .I4(\int_max_duty_V_reg[30] ),
        .I5(\rstate_reg[0]_0 ),
        .O(\rdata_reg[31] [30]));
  LUT6 #(
    .INIT(64'h8A80FFFF8A808A80)) 
    \rdata[31]_i_2 
       (.I0(\rstate_reg[0] ),
        .I1(DOBDO[31]),
        .I2(\rdata_reg[31]_i_4 ),
        .I3(\rdata_reg[31]_i_5 ),
        .I4(\int_max_duty_V_reg[31] ),
        .I5(\rstate_reg[0]_0 ),
        .O(\rdata_reg[31] [31]));
  LUT5 #(
    .INIT(32'hBABBBABA)) 
    \rdata[3]_i_1 
       (.I0(\rdata[3]_i_2_n_0 ),
        .I1(\int_max_duty_V_reg[3] ),
        .I2(\rstate_reg[0]_0 ),
        .I3(\rstate_reg[0]_1 ),
        .I4(int_ap_ready),
        .O(\rdata_reg[31] [3]));
  LUT6 #(
    .INIT(64'hE2E2E2E2E2E200E2)) 
    \rdata[3]_i_2 
       (.I0(\rdata_reg[3]_i_4 ),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(DOBDO[3]),
        .I3(s_axi_ctrl_ARVALID),
        .I4(rstate[1]),
        .I5(rstate[0]),
        .O(\rdata[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8A80FFFF8A808A80)) 
    \rdata[4]_i_1 
       (.I0(\rstate_reg[0] ),
        .I1(DOBDO[4]),
        .I2(\rdata_reg[31]_i_4 ),
        .I3(\rdata_reg[4]_i_2 ),
        .I4(\int_max_duty_V_reg[4] ),
        .I5(\rstate_reg[0]_0 ),
        .O(\rdata_reg[31] [4]));
  LUT6 #(
    .INIT(64'h8A80FFFF8A808A80)) 
    \rdata[5]_i_1 
       (.I0(\rstate_reg[0] ),
        .I1(DOBDO[5]),
        .I2(\rdata_reg[31]_i_4 ),
        .I3(\rdata_reg[5]_i_2 ),
        .I4(\int_max_duty_V_reg[5] ),
        .I5(\rstate_reg[0]_0 ),
        .O(\rdata_reg[31] [5]));
  LUT6 #(
    .INIT(64'h8A80FFFF8A808A80)) 
    \rdata[6]_i_1 
       (.I0(\rstate_reg[0] ),
        .I1(DOBDO[6]),
        .I2(\rdata_reg[31]_i_4 ),
        .I3(\rdata_reg[6]_i_2 ),
        .I4(\int_max_duty_V_reg[6] ),
        .I5(\rstate_reg[0]_0 ),
        .O(\rdata_reg[31] [6]));
  LUT5 #(
    .INIT(32'hBABBBABA)) 
    \rdata[7]_i_1 
       (.I0(\rdata[7]_i_2_n_0 ),
        .I1(\int_max_duty_V_reg[7] ),
        .I2(\rstate_reg[0]_0 ),
        .I3(\rstate_reg[0]_1 ),
        .I4(data0),
        .O(\rdata_reg[31] [7]));
  LUT6 #(
    .INIT(64'hE2E2E2E2E2E200E2)) 
    \rdata[7]_i_2 
       (.I0(\rdata_reg[7]_i_5 ),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(DOBDO[7]),
        .I3(s_axi_ctrl_ARVALID),
        .I4(rstate[1]),
        .I5(rstate[0]),
        .O(\rdata[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8A80FFFF8A808A80)) 
    \rdata[8]_i_1 
       (.I0(\rstate_reg[0] ),
        .I1(DOBDO[8]),
        .I2(\rdata_reg[31]_i_4 ),
        .I3(\rdata_reg[8]_i_2 ),
        .I4(\int_max_duty_V_reg[8] ),
        .I5(\rstate_reg[0]_0 ),
        .O(\rdata_reg[31] [8]));
  LUT6 #(
    .INIT(64'h8A80FFFF8A808A80)) 
    \rdata[9]_i_1 
       (.I0(\rstate_reg[0] ),
        .I1(DOBDO[9]),
        .I2(\rdata_reg[31]_i_4 ),
        .I3(\rdata_reg[9]_i_2 ),
        .I4(\int_max_duty_V_reg[9] ),
        .I5(\rstate_reg[0]_0 ),
        .O(\rdata_reg[31] [9]));
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_173[0]_i_1 
       (.I0(DOADO[0]),
        .I1(\reg_173_reg[31]_i_3 ),
        .I2(\reg_173_reg[0]_i_2 ),
        .O(D[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_173[10]_i_1 
       (.I0(DOADO[10]),
        .I1(\reg_173_reg[31]_i_3 ),
        .I2(\reg_173_reg[10]_i_2 ),
        .O(D[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_173[11]_i_1 
       (.I0(DOADO[11]),
        .I1(\reg_173_reg[31]_i_3 ),
        .I2(\reg_173_reg[11]_i_2 ),
        .O(D[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_173[12]_i_1 
       (.I0(DOADO[12]),
        .I1(\reg_173_reg[31]_i_3 ),
        .I2(\reg_173_reg[12]_i_2 ),
        .O(D[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_173[13]_i_1 
       (.I0(DOADO[13]),
        .I1(\reg_173_reg[31]_i_3 ),
        .I2(\reg_173_reg[13]_i_2 ),
        .O(D[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_173[14]_i_1 
       (.I0(DOADO[14]),
        .I1(\reg_173_reg[31]_i_3 ),
        .I2(\reg_173_reg[14]_i_2 ),
        .O(D[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_173[15]_i_1 
       (.I0(DOADO[15]),
        .I1(\reg_173_reg[31]_i_3 ),
        .I2(\reg_173_reg[15]_i_2 ),
        .O(D[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_173[16]_i_1 
       (.I0(DOADO[16]),
        .I1(\reg_173_reg[31]_i_3 ),
        .I2(\reg_173_reg[16]_i_2 ),
        .O(D[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_173[17]_i_1 
       (.I0(DOADO[17]),
        .I1(\reg_173_reg[31]_i_3 ),
        .I2(\reg_173_reg[17]_i_2 ),
        .O(D[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_173[18]_i_1 
       (.I0(DOADO[18]),
        .I1(\reg_173_reg[31]_i_3 ),
        .I2(\reg_173_reg[18]_i_2 ),
        .O(D[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_173[19]_i_1 
       (.I0(DOADO[19]),
        .I1(\reg_173_reg[31]_i_3 ),
        .I2(\reg_173_reg[19]_i_2 ),
        .O(D[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_173[1]_i_1 
       (.I0(DOADO[1]),
        .I1(\reg_173_reg[31]_i_3 ),
        .I2(\reg_173_reg[1]_i_2 ),
        .O(D[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_173[20]_i_1 
       (.I0(DOADO[20]),
        .I1(\reg_173_reg[31]_i_3 ),
        .I2(\reg_173_reg[20]_i_2 ),
        .O(D[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_173[21]_i_1 
       (.I0(DOADO[21]),
        .I1(\reg_173_reg[31]_i_3 ),
        .I2(\reg_173_reg[21]_i_2 ),
        .O(D[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_173[22]_i_1 
       (.I0(DOADO[22]),
        .I1(\reg_173_reg[31]_i_3 ),
        .I2(\reg_173_reg[22]_i_2 ),
        .O(D[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_173[23]_i_1 
       (.I0(DOADO[23]),
        .I1(\reg_173_reg[31]_i_3 ),
        .I2(\reg_173_reg[23]_i_2 ),
        .O(D[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_173[24]_i_1 
       (.I0(DOADO[24]),
        .I1(\reg_173_reg[31]_i_3 ),
        .I2(\reg_173_reg[24]_i_2 ),
        .O(D[24]));
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_173[25]_i_1 
       (.I0(DOADO[25]),
        .I1(\reg_173_reg[31]_i_3 ),
        .I2(\reg_173_reg[25]_i_2 ),
        .O(D[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_173[26]_i_1 
       (.I0(DOADO[26]),
        .I1(\reg_173_reg[31]_i_3 ),
        .I2(\reg_173_reg[26]_i_2 ),
        .O(D[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_173[27]_i_1 
       (.I0(DOADO[27]),
        .I1(\reg_173_reg[31]_i_3 ),
        .I2(\reg_173_reg[27]_i_2 ),
        .O(D[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_173[28]_i_1 
       (.I0(DOADO[28]),
        .I1(\reg_173_reg[31]_i_3 ),
        .I2(\reg_173_reg[28]_i_2 ),
        .O(D[28]));
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_173[29]_i_1 
       (.I0(DOADO[29]),
        .I1(\reg_173_reg[31]_i_3 ),
        .I2(\reg_173_reg[29]_i_2 ),
        .O(D[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_173[2]_i_1 
       (.I0(DOADO[2]),
        .I1(\reg_173_reg[31]_i_3 ),
        .I2(\reg_173_reg[2]_i_2 ),
        .O(D[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_173[30]_i_1 
       (.I0(DOADO[30]),
        .I1(\reg_173_reg[31]_i_3 ),
        .I2(\reg_173_reg[30]_i_2 ),
        .O(D[30]));
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_173[31]_i_2 
       (.I0(DOADO[31]),
        .I1(\reg_173_reg[31]_i_3 ),
        .I2(\reg_173_reg[31]_i_4 ),
        .O(D[31]));
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_173[3]_i_1 
       (.I0(DOADO[3]),
        .I1(\reg_173_reg[31]_i_3 ),
        .I2(\reg_173_reg[3]_i_2 ),
        .O(D[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_173[4]_i_1 
       (.I0(DOADO[4]),
        .I1(\reg_173_reg[31]_i_3 ),
        .I2(\reg_173_reg[4]_i_2 ),
        .O(D[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_173[5]_i_1 
       (.I0(DOADO[5]),
        .I1(\reg_173_reg[31]_i_3 ),
        .I2(\reg_173_reg[5]_i_2 ),
        .O(D[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_173[6]_i_1 
       (.I0(DOADO[6]),
        .I1(\reg_173_reg[31]_i_3 ),
        .I2(\reg_173_reg[6]_i_2 ),
        .O(D[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_173[7]_i_1 
       (.I0(DOADO[7]),
        .I1(\reg_173_reg[31]_i_3 ),
        .I2(\reg_173_reg[7]_i_2 ),
        .O(D[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_173[8]_i_1 
       (.I0(DOADO[8]),
        .I1(\reg_173_reg[31]_i_3 ),
        .I2(\reg_173_reg[8]_i_2 ),
        .O(D[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_173[9]_i_1 
       (.I0(DOADO[9]),
        .I1(\reg_173_reg[31]_i_3 ),
        .I2(\reg_173_reg[9]_i_2 ),
        .O(D[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_32ns_33s_bkb
   (buff4_reg,
    Q,
    \reg_173_reg[31] ,
    ap_clk);
  output [64:0]buff4_reg;
  input [32:0]Q;
  input [31:0]\reg_173_reg[31] ;
  input ap_clk;

  wire [32:0]Q;
  wire ap_clk;
  wire [64:0]buff4_reg;
  wire [31:0]\reg_173_reg[31] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_32ns_33s_bkb_MulnS_0_14 pwm_mul_32ns_33s_bkb_MulnS_0_U
       (.Q(Q),
        .ap_clk(ap_clk),
        .buff4_reg(buff4_reg),
        .\reg_173_reg[31] (\reg_173_reg[31] ));
endmodule

(* ORIG_REF_NAME = "pwm_mul_32ns_33s_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_32ns_33s_bkb_5
   (buff4_reg,
    Q,
    \reg_173_reg[31] ,
    ap_clk);
  output [64:0]buff4_reg;
  input [32:0]Q;
  input [31:0]\reg_173_reg[31] ;
  input ap_clk;

  wire [32:0]Q;
  wire ap_clk;
  wire [64:0]buff4_reg;
  wire [31:0]\reg_173_reg[31] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_32ns_33s_bkb_MulnS_0_13 pwm_mul_32ns_33s_bkb_MulnS_0_U
       (.Q(Q),
        .ap_clk(ap_clk),
        .buff4_reg(buff4_reg),
        .\reg_173_reg[31] (\reg_173_reg[31] ));
endmodule

(* ORIG_REF_NAME = "pwm_mul_32ns_33s_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_32ns_33s_bkb_6
   (buff4_reg,
    Q,
    \reg_173_reg[31] ,
    ap_clk);
  output [64:0]buff4_reg;
  input [32:0]Q;
  input [31:0]\reg_173_reg[31] ;
  input ap_clk;

  wire [32:0]Q;
  wire ap_clk;
  wire [64:0]buff4_reg;
  wire [31:0]\reg_173_reg[31] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_32ns_33s_bkb_MulnS_0_12 pwm_mul_32ns_33s_bkb_MulnS_0_U
       (.Q(Q),
        .ap_clk(ap_clk),
        .buff4_reg(buff4_reg),
        .\reg_173_reg[31] (\reg_173_reg[31] ));
endmodule

(* ORIG_REF_NAME = "pwm_mul_32ns_33s_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_32ns_33s_bkb_7
   (buff4_reg,
    Q,
    \reg_173_reg[31] ,
    ap_clk);
  output [64:0]buff4_reg;
  input [32:0]Q;
  input [31:0]\reg_173_reg[31] ;
  input ap_clk;

  wire [32:0]Q;
  wire ap_clk;
  wire [64:0]buff4_reg;
  wire [31:0]\reg_173_reg[31] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_32ns_33s_bkb_MulnS_0_11 pwm_mul_32ns_33s_bkb_MulnS_0_U
       (.Q(Q),
        .ap_clk(ap_clk),
        .buff4_reg(buff4_reg),
        .\reg_173_reg[31] (\reg_173_reg[31] ));
endmodule

(* ORIG_REF_NAME = "pwm_mul_32ns_33s_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_32ns_33s_bkb_8
   (buff4_reg,
    Q,
    \reg_173_reg[31] ,
    ap_clk);
  output [64:0]buff4_reg;
  input [32:0]Q;
  input [31:0]\reg_173_reg[31] ;
  input ap_clk;

  wire [32:0]Q;
  wire ap_clk;
  wire [64:0]buff4_reg;
  wire [31:0]\reg_173_reg[31] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_32ns_33s_bkb_MulnS_0_10 pwm_mul_32ns_33s_bkb_MulnS_0_U
       (.Q(Q),
        .ap_clk(ap_clk),
        .buff4_reg(buff4_reg),
        .\reg_173_reg[31] (\reg_173_reg[31] ));
endmodule

(* ORIG_REF_NAME = "pwm_mul_32ns_33s_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_32ns_33s_bkb_9
   (buff4_reg,
    Q,
    \reg_173_reg[31] ,
    ap_clk);
  output [64:0]buff4_reg;
  input [32:0]Q;
  input [31:0]\reg_173_reg[31] ;
  input ap_clk;

  wire [32:0]Q;
  wire ap_clk;
  wire [64:0]buff4_reg;
  wire [31:0]\reg_173_reg[31] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_32ns_33s_bkb_MulnS_0 pwm_mul_32ns_33s_bkb_MulnS_0_U
       (.Q(Q),
        .ap_clk(ap_clk),
        .buff4_reg(buff4_reg),
        .\reg_173_reg[31] (\reg_173_reg[31] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_32ns_33s_bkb_MulnS_0
   (buff4_reg,
    Q,
    \reg_173_reg[31] ,
    ap_clk);
  output [64:0]buff4_reg;
  input [32:0]Q;
  input [31:0]\reg_173_reg[31] ;
  input ap_clk;

  (* RTL_KEEP = "true" *) wire [32:0]Q;
  wire \a_reg0_reg_n_0_[17] ;
  wire \a_reg0_reg_n_0_[18] ;
  wire \a_reg0_reg_n_0_[19] ;
  wire \a_reg0_reg_n_0_[20] ;
  wire \a_reg0_reg_n_0_[21] ;
  wire \a_reg0_reg_n_0_[22] ;
  wire \a_reg0_reg_n_0_[23] ;
  wire \a_reg0_reg_n_0_[24] ;
  wire \a_reg0_reg_n_0_[25] ;
  wire \a_reg0_reg_n_0_[26] ;
  wire \a_reg0_reg_n_0_[27] ;
  wire \a_reg0_reg_n_0_[28] ;
  wire \a_reg0_reg_n_0_[29] ;
  wire \a_reg0_reg_n_0_[30] ;
  wire \a_reg0_reg_n_0_[31] ;
  wire ap_clk;
  wire \b_reg0_reg_n_0_[0] ;
  wire \b_reg0_reg_n_0_[10] ;
  wire \b_reg0_reg_n_0_[11] ;
  wire \b_reg0_reg_n_0_[12] ;
  wire \b_reg0_reg_n_0_[13] ;
  wire \b_reg0_reg_n_0_[14] ;
  wire \b_reg0_reg_n_0_[15] ;
  wire \b_reg0_reg_n_0_[16] ;
  wire \b_reg0_reg_n_0_[17] ;
  wire \b_reg0_reg_n_0_[18] ;
  wire \b_reg0_reg_n_0_[19] ;
  wire \b_reg0_reg_n_0_[1] ;
  wire \b_reg0_reg_n_0_[20] ;
  wire \b_reg0_reg_n_0_[21] ;
  wire \b_reg0_reg_n_0_[22] ;
  wire \b_reg0_reg_n_0_[23] ;
  wire \b_reg0_reg_n_0_[24] ;
  wire \b_reg0_reg_n_0_[25] ;
  wire \b_reg0_reg_n_0_[26] ;
  wire \b_reg0_reg_n_0_[27] ;
  wire \b_reg0_reg_n_0_[28] ;
  wire \b_reg0_reg_n_0_[29] ;
  wire \b_reg0_reg_n_0_[2] ;
  wire \b_reg0_reg_n_0_[30] ;
  wire \b_reg0_reg_n_0_[31] ;
  wire \b_reg0_reg_n_0_[32] ;
  wire \b_reg0_reg_n_0_[3] ;
  wire \b_reg0_reg_n_0_[4] ;
  wire \b_reg0_reg_n_0_[5] ;
  wire \b_reg0_reg_n_0_[6] ;
  wire \b_reg0_reg_n_0_[7] ;
  wire \b_reg0_reg_n_0_[8] ;
  wire \b_reg0_reg_n_0_[9] ;
  wire \buff0_reg[0]__0_n_0 ;
  wire \buff0_reg[10]__0_n_0 ;
  wire \buff0_reg[11]__0_n_0 ;
  wire \buff0_reg[12]__0_n_0 ;
  wire \buff0_reg[13]__0_n_0 ;
  wire \buff0_reg[14]__0_n_0 ;
  wire \buff0_reg[1]__0_n_0 ;
  wire \buff0_reg[2]__0_n_0 ;
  wire \buff0_reg[3]__0_n_0 ;
  wire \buff0_reg[4]__0_n_0 ;
  wire \buff0_reg[5]__0_n_0 ;
  wire \buff0_reg[6]__0_n_0 ;
  wire \buff0_reg[7]__0_n_0 ;
  wire \buff0_reg[8]__0_n_0 ;
  wire \buff0_reg[9]__0_n_0 ;
  wire [15:0]buff0_reg__1;
  wire buff1_reg_n_100;
  wire buff1_reg_n_101;
  wire buff1_reg_n_102;
  wire buff1_reg_n_103;
  wire buff1_reg_n_104;
  wire buff1_reg_n_105;
  wire buff1_reg_n_106;
  wire buff1_reg_n_107;
  wire buff1_reg_n_108;
  wire buff1_reg_n_109;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire buff1_reg_n_58;
  wire buff1_reg_n_59;
  wire buff1_reg_n_60;
  wire buff1_reg_n_61;
  wire buff1_reg_n_62;
  wire buff1_reg_n_63;
  wire buff1_reg_n_64;
  wire buff1_reg_n_65;
  wire buff1_reg_n_66;
  wire buff1_reg_n_67;
  wire buff1_reg_n_68;
  wire buff1_reg_n_69;
  wire buff1_reg_n_70;
  wire buff1_reg_n_71;
  wire buff1_reg_n_72;
  wire buff1_reg_n_73;
  wire buff1_reg_n_74;
  wire buff1_reg_n_75;
  wire buff1_reg_n_76;
  wire buff1_reg_n_77;
  wire buff1_reg_n_78;
  wire buff1_reg_n_79;
  wire buff1_reg_n_80;
  wire buff1_reg_n_81;
  wire buff1_reg_n_82;
  wire buff1_reg_n_83;
  wire buff1_reg_n_84;
  wire buff1_reg_n_85;
  wire buff1_reg_n_86;
  wire buff1_reg_n_87;
  wire buff1_reg_n_88;
  wire buff1_reg_n_89;
  wire buff1_reg_n_90;
  wire buff1_reg_n_91;
  wire buff1_reg_n_92;
  wire buff1_reg_n_93;
  wire buff1_reg_n_94;
  wire buff1_reg_n_95;
  wire buff1_reg_n_96;
  wire buff1_reg_n_97;
  wire buff1_reg_n_98;
  wire buff1_reg_n_99;
  wire buff2_reg__0_n_106;
  wire buff2_reg__0_n_107;
  wire buff2_reg__0_n_108;
  wire buff2_reg__0_n_109;
  wire buff2_reg__0_n_110;
  wire buff2_reg__0_n_111;
  wire buff2_reg__0_n_112;
  wire buff2_reg__0_n_113;
  wire buff2_reg__0_n_114;
  wire buff2_reg__0_n_115;
  wire buff2_reg__0_n_116;
  wire buff2_reg__0_n_117;
  wire buff2_reg__0_n_118;
  wire buff2_reg__0_n_119;
  wire buff2_reg__0_n_120;
  wire buff2_reg__0_n_121;
  wire buff2_reg__0_n_122;
  wire buff2_reg__0_n_123;
  wire buff2_reg__0_n_124;
  wire buff2_reg__0_n_125;
  wire buff2_reg__0_n_126;
  wire buff2_reg__0_n_127;
  wire buff2_reg__0_n_128;
  wire buff2_reg__0_n_129;
  wire buff2_reg__0_n_130;
  wire buff2_reg__0_n_131;
  wire buff2_reg__0_n_132;
  wire buff2_reg__0_n_133;
  wire buff2_reg__0_n_134;
  wire buff2_reg__0_n_135;
  wire buff2_reg__0_n_136;
  wire buff2_reg__0_n_137;
  wire buff2_reg__0_n_138;
  wire buff2_reg__0_n_139;
  wire buff2_reg__0_n_140;
  wire buff2_reg__0_n_141;
  wire buff2_reg__0_n_142;
  wire buff2_reg__0_n_143;
  wire buff2_reg__0_n_144;
  wire buff2_reg__0_n_145;
  wire buff2_reg__0_n_146;
  wire buff2_reg__0_n_147;
  wire buff2_reg__0_n_148;
  wire buff2_reg__0_n_149;
  wire buff2_reg__0_n_150;
  wire buff2_reg__0_n_151;
  wire buff2_reg__0_n_152;
  wire buff2_reg__0_n_153;
  wire buff3_reg__0_n_100;
  wire buff3_reg__0_n_101;
  wire buff3_reg__0_n_102;
  wire buff3_reg__0_n_103;
  wire buff3_reg__0_n_104;
  wire buff3_reg__0_n_105;
  wire buff3_reg__0_n_106;
  wire buff3_reg__0_n_107;
  wire buff3_reg__0_n_108;
  wire buff3_reg__0_n_109;
  wire buff3_reg__0_n_110;
  wire buff3_reg__0_n_111;
  wire buff3_reg__0_n_112;
  wire buff3_reg__0_n_113;
  wire buff3_reg__0_n_114;
  wire buff3_reg__0_n_115;
  wire buff3_reg__0_n_116;
  wire buff3_reg__0_n_117;
  wire buff3_reg__0_n_118;
  wire buff3_reg__0_n_119;
  wire buff3_reg__0_n_120;
  wire buff3_reg__0_n_121;
  wire buff3_reg__0_n_122;
  wire buff3_reg__0_n_123;
  wire buff3_reg__0_n_124;
  wire buff3_reg__0_n_125;
  wire buff3_reg__0_n_126;
  wire buff3_reg__0_n_127;
  wire buff3_reg__0_n_128;
  wire buff3_reg__0_n_129;
  wire buff3_reg__0_n_130;
  wire buff3_reg__0_n_131;
  wire buff3_reg__0_n_132;
  wire buff3_reg__0_n_133;
  wire buff3_reg__0_n_134;
  wire buff3_reg__0_n_135;
  wire buff3_reg__0_n_136;
  wire buff3_reg__0_n_137;
  wire buff3_reg__0_n_138;
  wire buff3_reg__0_n_139;
  wire buff3_reg__0_n_140;
  wire buff3_reg__0_n_141;
  wire buff3_reg__0_n_142;
  wire buff3_reg__0_n_143;
  wire buff3_reg__0_n_144;
  wire buff3_reg__0_n_145;
  wire buff3_reg__0_n_146;
  wire buff3_reg__0_n_147;
  wire buff3_reg__0_n_148;
  wire buff3_reg__0_n_149;
  wire buff3_reg__0_n_150;
  wire buff3_reg__0_n_151;
  wire buff3_reg__0_n_152;
  wire buff3_reg__0_n_153;
  wire buff3_reg__0_n_58;
  wire buff3_reg__0_n_59;
  wire buff3_reg__0_n_60;
  wire buff3_reg__0_n_61;
  wire buff3_reg__0_n_62;
  wire buff3_reg__0_n_63;
  wire buff3_reg__0_n_64;
  wire buff3_reg__0_n_65;
  wire buff3_reg__0_n_66;
  wire buff3_reg__0_n_67;
  wire buff3_reg__0_n_68;
  wire buff3_reg__0_n_69;
  wire buff3_reg__0_n_70;
  wire buff3_reg__0_n_71;
  wire buff3_reg__0_n_72;
  wire buff3_reg__0_n_73;
  wire buff3_reg__0_n_74;
  wire buff3_reg__0_n_75;
  wire buff3_reg__0_n_76;
  wire buff3_reg__0_n_77;
  wire buff3_reg__0_n_78;
  wire buff3_reg__0_n_79;
  wire buff3_reg__0_n_80;
  wire buff3_reg__0_n_81;
  wire buff3_reg__0_n_82;
  wire buff3_reg__0_n_83;
  wire buff3_reg__0_n_84;
  wire buff3_reg__0_n_85;
  wire buff3_reg__0_n_86;
  wire buff3_reg__0_n_87;
  wire buff3_reg__0_n_88;
  wire buff3_reg__0_n_89;
  wire buff3_reg__0_n_90;
  wire buff3_reg__0_n_91;
  wire buff3_reg__0_n_92;
  wire buff3_reg__0_n_93;
  wire buff3_reg__0_n_94;
  wire buff3_reg__0_n_95;
  wire buff3_reg__0_n_96;
  wire buff3_reg__0_n_97;
  wire buff3_reg__0_n_98;
  wire buff3_reg__0_n_99;
  wire [64:0]buff4_reg;
  wire buff4_reg__1_n_58;
  wire buff4_reg__1_n_59;
  wire buff4_reg__1_n_60;
  wire buff4_reg__1_n_61;
  wire buff4_reg__1_n_62;
  wire buff4_reg__1_n_63;
  wire buff4_reg__1_n_64;
  wire buff4_reg__1_n_65;
  wire buff4_reg__1_n_66;
  wire buff4_reg__1_n_67;
  wire buff4_reg__1_n_68;
  wire buff4_reg__1_n_69;
  wire buff4_reg__1_n_70;
  wire buff4_reg__1_n_71;
  wire buff4_reg__1_n_72;
  wire buff4_reg__1_n_73;
  wire buff4_reg__1_n_74;
  (* RTL_KEEP = "true" *) wire [31:0]\reg_173_reg[31] ;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg__0_P_UNCONNECTED;
  wire NLW_buff3_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff3_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff3_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff3_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff3_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff3_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff3_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff3_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff3_reg__0_CARRYOUT_UNCONNECTED;
  wire NLW_buff4_reg__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff4_reg__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff4_reg__1_OVERFLOW_UNCONNECTED;
  wire NLW_buff4_reg__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff4_reg__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff4_reg__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff4_reg__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff4_reg__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff4_reg__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff4_reg__1_PCOUT_UNCONNECTED;

  FDRE \a_reg0_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reg_173_reg[31] [17]),
        .Q(\a_reg0_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \a_reg0_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reg_173_reg[31] [18]),
        .Q(\a_reg0_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \a_reg0_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reg_173_reg[31] [19]),
        .Q(\a_reg0_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \a_reg0_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reg_173_reg[31] [20]),
        .Q(\a_reg0_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \a_reg0_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reg_173_reg[31] [21]),
        .Q(\a_reg0_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \a_reg0_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reg_173_reg[31] [22]),
        .Q(\a_reg0_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \a_reg0_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reg_173_reg[31] [23]),
        .Q(\a_reg0_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \a_reg0_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reg_173_reg[31] [24]),
        .Q(\a_reg0_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \a_reg0_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reg_173_reg[31] [25]),
        .Q(\a_reg0_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \a_reg0_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reg_173_reg[31] [26]),
        .Q(\a_reg0_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \a_reg0_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reg_173_reg[31] [27]),
        .Q(\a_reg0_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \a_reg0_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reg_173_reg[31] [28]),
        .Q(\a_reg0_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \a_reg0_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reg_173_reg[31] [29]),
        .Q(\a_reg0_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \a_reg0_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reg_173_reg[31] [30]),
        .Q(\a_reg0_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \a_reg0_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reg_173_reg[31] [31]),
        .Q(\a_reg0_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \b_reg0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(\b_reg0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \b_reg0_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[10]),
        .Q(\b_reg0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \b_reg0_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[11]),
        .Q(\b_reg0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \b_reg0_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[12]),
        .Q(\b_reg0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \b_reg0_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[13]),
        .Q(\b_reg0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \b_reg0_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[14]),
        .Q(\b_reg0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \b_reg0_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[15]),
        .Q(\b_reg0_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \b_reg0_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[16]),
        .Q(\b_reg0_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \b_reg0_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[17]),
        .Q(\b_reg0_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \b_reg0_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[18]),
        .Q(\b_reg0_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \b_reg0_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[19]),
        .Q(\b_reg0_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \b_reg0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(\b_reg0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \b_reg0_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[20]),
        .Q(\b_reg0_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \b_reg0_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[21]),
        .Q(\b_reg0_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \b_reg0_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[22]),
        .Q(\b_reg0_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \b_reg0_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[23]),
        .Q(\b_reg0_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \b_reg0_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[24]),
        .Q(\b_reg0_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \b_reg0_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[25]),
        .Q(\b_reg0_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \b_reg0_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[26]),
        .Q(\b_reg0_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \b_reg0_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[27]),
        .Q(\b_reg0_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \b_reg0_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[28]),
        .Q(\b_reg0_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \b_reg0_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[29]),
        .Q(\b_reg0_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \b_reg0_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(\b_reg0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \b_reg0_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[30]),
        .Q(\b_reg0_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \b_reg0_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[31]),
        .Q(\b_reg0_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \b_reg0_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[32]),
        .Q(\b_reg0_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \b_reg0_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(\b_reg0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \b_reg0_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(\b_reg0_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \b_reg0_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[5]),
        .Q(\b_reg0_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \b_reg0_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[6]),
        .Q(\b_reg0_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \b_reg0_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[7]),
        .Q(\b_reg0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \b_reg0_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[8]),
        .Q(\b_reg0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \b_reg0_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[9]),
        .Q(\b_reg0_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \buff0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[17] ),
        .Q(buff0_reg__1[0]),
        .R(1'b0));
  FDRE \buff0_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[17] ),
        .Q(\buff0_reg[0]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[27] ),
        .Q(buff0_reg__1[10]),
        .R(1'b0));
  FDRE \buff0_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[27] ),
        .Q(\buff0_reg[10]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[28] ),
        .Q(buff0_reg__1[11]),
        .R(1'b0));
  FDRE \buff0_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[28] ),
        .Q(\buff0_reg[11]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[29] ),
        .Q(buff0_reg__1[12]),
        .R(1'b0));
  FDRE \buff0_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[29] ),
        .Q(\buff0_reg[12]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[30] ),
        .Q(buff0_reg__1[13]),
        .R(1'b0));
  FDRE \buff0_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[30] ),
        .Q(\buff0_reg[13]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[31] ),
        .Q(buff0_reg__1[14]),
        .R(1'b0));
  FDRE \buff0_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[31] ),
        .Q(\buff0_reg[14]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[32] ),
        .Q(buff0_reg__1[15]),
        .R(1'b0));
  FDRE \buff0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[18] ),
        .Q(buff0_reg__1[1]),
        .R(1'b0));
  FDRE \buff0_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[18] ),
        .Q(\buff0_reg[1]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[19] ),
        .Q(buff0_reg__1[2]),
        .R(1'b0));
  FDRE \buff0_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[19] ),
        .Q(\buff0_reg[2]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[20] ),
        .Q(buff0_reg__1[3]),
        .R(1'b0));
  FDRE \buff0_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[20] ),
        .Q(\buff0_reg[3]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[21] ),
        .Q(buff0_reg__1[4]),
        .R(1'b0));
  FDRE \buff0_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[21] ),
        .Q(\buff0_reg[4]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[22] ),
        .Q(buff0_reg__1[5]),
        .R(1'b0));
  FDRE \buff0_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[22] ),
        .Q(\buff0_reg[5]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[23] ),
        .Q(buff0_reg__1[6]),
        .R(1'b0));
  FDRE \buff0_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[23] ),
        .Q(\buff0_reg[6]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[24] ),
        .Q(buff0_reg__1[7]),
        .R(1'b0));
  FDRE \buff0_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[24] ),
        .Q(\buff0_reg[7]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[25] ),
        .Q(buff0_reg__1[8]),
        .R(1'b0));
  FDRE \buff0_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[25] ),
        .Q(\buff0_reg[8]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[26] ),
        .Q(buff0_reg__1[9]),
        .R(1'b0));
  FDRE \buff0_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[26] ),
        .Q(\buff0_reg[9]__0_n_0 ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\reg_173_reg[31] [16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,Q[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P({buff1_reg_n_58,buff1_reg_n_59,buff1_reg_n_60,buff1_reg_n_61,buff1_reg_n_62,buff1_reg_n_63,buff1_reg_n_64,buff1_reg_n_65,buff1_reg_n_66,buff1_reg_n_67,buff1_reg_n_68,buff1_reg_n_69,buff1_reg_n_70,buff1_reg_n_71,buff1_reg_n_72,buff1_reg_n_73,buff1_reg_n_74,buff1_reg_n_75,buff1_reg_n_76,buff1_reg_n_77,buff1_reg_n_78,buff1_reg_n_79,buff1_reg_n_80,buff1_reg_n_81,buff1_reg_n_82,buff1_reg_n_83,buff1_reg_n_84,buff1_reg_n_85,buff1_reg_n_86,buff1_reg_n_87,buff1_reg_n_88,buff1_reg_n_89,buff1_reg_n_90,buff1_reg_n_91,buff1_reg_n_92,buff1_reg_n_93,buff1_reg_n_94,buff1_reg_n_95,buff1_reg_n_96,buff1_reg_n_97,buff1_reg_n_98,buff1_reg_n_99,buff1_reg_n_100,buff1_reg_n_101,buff1_reg_n_102,buff1_reg_n_103,buff1_reg_n_104,buff1_reg_n_105}),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\reg_173_reg[31] [16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\b_reg0_reg_n_0_[32] ,\b_reg0_reg_n_0_[32] ,\b_reg0_reg_n_0_[32] ,\b_reg0_reg_n_0_[31] ,\b_reg0_reg_n_0_[30] ,\b_reg0_reg_n_0_[29] ,\b_reg0_reg_n_0_[28] ,\b_reg0_reg_n_0_[27] ,\b_reg0_reg_n_0_[26] ,\b_reg0_reg_n_0_[25] ,\b_reg0_reg_n_0_[24] ,\b_reg0_reg_n_0_[23] ,\b_reg0_reg_n_0_[22] ,\b_reg0_reg_n_0_[21] ,\b_reg0_reg_n_0_[20] ,\b_reg0_reg_n_0_[19] ,\b_reg0_reg_n_0_[18] ,\b_reg0_reg_n_0_[17] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg__0_OVERFLOW_UNCONNECTED),
        .P(NLW_buff2_reg__0_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .PCOUT({buff2_reg__0_n_106,buff2_reg__0_n_107,buff2_reg__0_n_108,buff2_reg__0_n_109,buff2_reg__0_n_110,buff2_reg__0_n_111,buff2_reg__0_n_112,buff2_reg__0_n_113,buff2_reg__0_n_114,buff2_reg__0_n_115,buff2_reg__0_n_116,buff2_reg__0_n_117,buff2_reg__0_n_118,buff2_reg__0_n_119,buff2_reg__0_n_120,buff2_reg__0_n_121,buff2_reg__0_n_122,buff2_reg__0_n_123,buff2_reg__0_n_124,buff2_reg__0_n_125,buff2_reg__0_n_126,buff2_reg__0_n_127,buff2_reg__0_n_128,buff2_reg__0_n_129,buff2_reg__0_n_130,buff2_reg__0_n_131,buff2_reg__0_n_132,buff2_reg__0_n_133,buff2_reg__0_n_134,buff2_reg__0_n_135,buff2_reg__0_n_136,buff2_reg__0_n_137,buff2_reg__0_n_138,buff2_reg__0_n_139,buff2_reg__0_n_140,buff2_reg__0_n_141,buff2_reg__0_n_142,buff2_reg__0_n_143,buff2_reg__0_n_144,buff2_reg__0_n_145,buff2_reg__0_n_146,buff2_reg__0_n_147,buff2_reg__0_n_148,buff2_reg__0_n_149,buff2_reg__0_n_150,buff2_reg__0_n_151,buff2_reg__0_n_152,buff2_reg__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff3_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\b_reg0_reg_n_0_[16] ,\b_reg0_reg_n_0_[15] ,\b_reg0_reg_n_0_[14] ,\b_reg0_reg_n_0_[13] ,\b_reg0_reg_n_0_[12] ,\b_reg0_reg_n_0_[11] ,\b_reg0_reg_n_0_[10] ,\b_reg0_reg_n_0_[9] ,\b_reg0_reg_n_0_[8] ,\b_reg0_reg_n_0_[7] ,\b_reg0_reg_n_0_[6] ,\b_reg0_reg_n_0_[5] ,\b_reg0_reg_n_0_[4] ,\b_reg0_reg_n_0_[3] ,\b_reg0_reg_n_0_[2] ,\b_reg0_reg_n_0_[1] ,\b_reg0_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff3_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,\a_reg0_reg_n_0_[31] ,\a_reg0_reg_n_0_[30] ,\a_reg0_reg_n_0_[29] ,\a_reg0_reg_n_0_[28] ,\a_reg0_reg_n_0_[27] ,\a_reg0_reg_n_0_[26] ,\a_reg0_reg_n_0_[25] ,\a_reg0_reg_n_0_[24] ,\a_reg0_reg_n_0_[23] ,\a_reg0_reg_n_0_[22] ,\a_reg0_reg_n_0_[21] ,\a_reg0_reg_n_0_[20] ,\a_reg0_reg_n_0_[19] ,\a_reg0_reg_n_0_[18] ,\a_reg0_reg_n_0_[17] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff3_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff3_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff3_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff3_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff3_reg__0_OVERFLOW_UNCONNECTED),
        .P({buff3_reg__0_n_58,buff3_reg__0_n_59,buff3_reg__0_n_60,buff3_reg__0_n_61,buff3_reg__0_n_62,buff3_reg__0_n_63,buff3_reg__0_n_64,buff3_reg__0_n_65,buff3_reg__0_n_66,buff3_reg__0_n_67,buff3_reg__0_n_68,buff3_reg__0_n_69,buff3_reg__0_n_70,buff3_reg__0_n_71,buff3_reg__0_n_72,buff3_reg__0_n_73,buff3_reg__0_n_74,buff3_reg__0_n_75,buff3_reg__0_n_76,buff3_reg__0_n_77,buff3_reg__0_n_78,buff3_reg__0_n_79,buff3_reg__0_n_80,buff3_reg__0_n_81,buff3_reg__0_n_82,buff3_reg__0_n_83,buff3_reg__0_n_84,buff3_reg__0_n_85,buff3_reg__0_n_86,buff3_reg__0_n_87,buff3_reg__0_n_88,buff3_reg__0_n_89,buff3_reg__0_n_90,buff3_reg__0_n_91,buff3_reg__0_n_92,buff3_reg__0_n_93,buff3_reg__0_n_94,buff3_reg__0_n_95,buff3_reg__0_n_96,buff3_reg__0_n_97,buff3_reg__0_n_98,buff3_reg__0_n_99,buff3_reg__0_n_100,buff3_reg__0_n_101,buff3_reg__0_n_102,buff3_reg__0_n_103,buff3_reg__0_n_104,buff3_reg__0_n_105}),
        .PATTERNBDETECT(NLW_buff3_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff3_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff2_reg__0_n_106,buff2_reg__0_n_107,buff2_reg__0_n_108,buff2_reg__0_n_109,buff2_reg__0_n_110,buff2_reg__0_n_111,buff2_reg__0_n_112,buff2_reg__0_n_113,buff2_reg__0_n_114,buff2_reg__0_n_115,buff2_reg__0_n_116,buff2_reg__0_n_117,buff2_reg__0_n_118,buff2_reg__0_n_119,buff2_reg__0_n_120,buff2_reg__0_n_121,buff2_reg__0_n_122,buff2_reg__0_n_123,buff2_reg__0_n_124,buff2_reg__0_n_125,buff2_reg__0_n_126,buff2_reg__0_n_127,buff2_reg__0_n_128,buff2_reg__0_n_129,buff2_reg__0_n_130,buff2_reg__0_n_131,buff2_reg__0_n_132,buff2_reg__0_n_133,buff2_reg__0_n_134,buff2_reg__0_n_135,buff2_reg__0_n_136,buff2_reg__0_n_137,buff2_reg__0_n_138,buff2_reg__0_n_139,buff2_reg__0_n_140,buff2_reg__0_n_141,buff2_reg__0_n_142,buff2_reg__0_n_143,buff2_reg__0_n_144,buff2_reg__0_n_145,buff2_reg__0_n_146,buff2_reg__0_n_147,buff2_reg__0_n_148,buff2_reg__0_n_149,buff2_reg__0_n_150,buff2_reg__0_n_151,buff2_reg__0_n_152,buff2_reg__0_n_153}),
        .PCOUT({buff3_reg__0_n_106,buff3_reg__0_n_107,buff3_reg__0_n_108,buff3_reg__0_n_109,buff3_reg__0_n_110,buff3_reg__0_n_111,buff3_reg__0_n_112,buff3_reg__0_n_113,buff3_reg__0_n_114,buff3_reg__0_n_115,buff3_reg__0_n_116,buff3_reg__0_n_117,buff3_reg__0_n_118,buff3_reg__0_n_119,buff3_reg__0_n_120,buff3_reg__0_n_121,buff3_reg__0_n_122,buff3_reg__0_n_123,buff3_reg__0_n_124,buff3_reg__0_n_125,buff3_reg__0_n_126,buff3_reg__0_n_127,buff3_reg__0_n_128,buff3_reg__0_n_129,buff3_reg__0_n_130,buff3_reg__0_n_131,buff3_reg__0_n_132,buff3_reg__0_n_133,buff3_reg__0_n_134,buff3_reg__0_n_135,buff3_reg__0_n_136,buff3_reg__0_n_137,buff3_reg__0_n_138,buff3_reg__0_n_139,buff3_reg__0_n_140,buff3_reg__0_n_141,buff3_reg__0_n_142,buff3_reg__0_n_143,buff3_reg__0_n_144,buff3_reg__0_n_145,buff3_reg__0_n_146,buff3_reg__0_n_147,buff3_reg__0_n_148,buff3_reg__0_n_149,buff3_reg__0_n_150,buff3_reg__0_n_151,buff3_reg__0_n_152,buff3_reg__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff3_reg__0_UNDERFLOW_UNCONNECTED));
  FDRE \buff4_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_105),
        .Q(buff4_reg[17]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_32ns_33s_bkb_U6/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_32ns_33s_bkb_U6/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[0]_srl3 " *) 
  SRL16E \buff4_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_105),
        .Q(buff4_reg[0]));
  FDRE \buff4_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_95),
        .Q(buff4_reg[27]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_32ns_33s_bkb_U6/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_32ns_33s_bkb_U6/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[10]_srl3 " *) 
  SRL16E \buff4_reg[10]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_95),
        .Q(buff4_reg[10]));
  FDRE \buff4_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_94),
        .Q(buff4_reg[28]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_32ns_33s_bkb_U6/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_32ns_33s_bkb_U6/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[11]_srl3 " *) 
  SRL16E \buff4_reg[11]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_94),
        .Q(buff4_reg[11]));
  FDRE \buff4_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_93),
        .Q(buff4_reg[29]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_32ns_33s_bkb_U6/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_32ns_33s_bkb_U6/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[12]_srl3 " *) 
  SRL16E \buff4_reg[12]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_93),
        .Q(buff4_reg[12]));
  FDRE \buff4_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_92),
        .Q(buff4_reg[30]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_32ns_33s_bkb_U6/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_32ns_33s_bkb_U6/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[13]_srl3 " *) 
  SRL16E \buff4_reg[13]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_92),
        .Q(buff4_reg[13]));
  FDRE \buff4_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_91),
        .Q(buff4_reg[31]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_32ns_33s_bkb_U6/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_32ns_33s_bkb_U6/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[14]_srl3 " *) 
  SRL16E \buff4_reg[14]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_91),
        .Q(buff4_reg[14]));
  FDRE \buff4_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_90),
        .Q(buff4_reg[32]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_32ns_33s_bkb_U6/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_32ns_33s_bkb_U6/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[15]_srl3 " *) 
  SRL16E \buff4_reg[15]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_90),
        .Q(buff4_reg[15]));
  FDRE \buff4_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_89),
        .Q(buff4_reg[33]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_32ns_33s_bkb_U6/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_32ns_33s_bkb_U6/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[16]_srl3 " *) 
  SRL16E \buff4_reg[16]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_89),
        .Q(buff4_reg[16]));
  FDRE \buff4_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_104),
        .Q(buff4_reg[18]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_32ns_33s_bkb_U6/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_32ns_33s_bkb_U6/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[1]_srl3 " *) 
  SRL16E \buff4_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_104),
        .Q(buff4_reg[1]));
  FDRE \buff4_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_103),
        .Q(buff4_reg[19]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_32ns_33s_bkb_U6/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_32ns_33s_bkb_U6/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[2]_srl3 " *) 
  SRL16E \buff4_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_103),
        .Q(buff4_reg[2]));
  FDRE \buff4_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_102),
        .Q(buff4_reg[20]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_32ns_33s_bkb_U6/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_32ns_33s_bkb_U6/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[3]_srl3 " *) 
  SRL16E \buff4_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_102),
        .Q(buff4_reg[3]));
  FDRE \buff4_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_101),
        .Q(buff4_reg[21]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_32ns_33s_bkb_U6/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_32ns_33s_bkb_U6/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[4]_srl3 " *) 
  SRL16E \buff4_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_101),
        .Q(buff4_reg[4]));
  FDRE \buff4_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_100),
        .Q(buff4_reg[22]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_32ns_33s_bkb_U6/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_32ns_33s_bkb_U6/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[5]_srl3 " *) 
  SRL16E \buff4_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_100),
        .Q(buff4_reg[5]));
  FDRE \buff4_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_99),
        .Q(buff4_reg[23]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_32ns_33s_bkb_U6/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_32ns_33s_bkb_U6/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[6]_srl3 " *) 
  SRL16E \buff4_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_99),
        .Q(buff4_reg[6]));
  FDRE \buff4_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_98),
        .Q(buff4_reg[24]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_32ns_33s_bkb_U6/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_32ns_33s_bkb_U6/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[7]_srl3 " *) 
  SRL16E \buff4_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_98),
        .Q(buff4_reg[7]));
  FDRE \buff4_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_97),
        .Q(buff4_reg[25]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_32ns_33s_bkb_U6/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_32ns_33s_bkb_U6/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[8]_srl3 " *) 
  SRL16E \buff4_reg[8]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_97),
        .Q(buff4_reg[8]));
  FDRE \buff4_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_96),
        .Q(buff4_reg[26]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_32ns_33s_bkb_U6/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_32ns_33s_bkb_U6/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[9]_srl3 " *) 
  SRL16E \buff4_reg[9]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_96),
        .Q(buff4_reg[9]));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff4_reg__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\buff0_reg[14]__0_n_0 ,\buff0_reg[13]__0_n_0 ,\buff0_reg[12]__0_n_0 ,\buff0_reg[11]__0_n_0 ,\buff0_reg[10]__0_n_0 ,\buff0_reg[9]__0_n_0 ,\buff0_reg[8]__0_n_0 ,\buff0_reg[7]__0_n_0 ,\buff0_reg[6]__0_n_0 ,\buff0_reg[5]__0_n_0 ,\buff0_reg[4]__0_n_0 ,\buff0_reg[3]__0_n_0 ,\buff0_reg[2]__0_n_0 ,\buff0_reg[1]__0_n_0 ,\buff0_reg[0]__0_n_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff4_reg__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({buff0_reg__1[15],buff0_reg__1[15],buff0_reg__1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff4_reg__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff4_reg__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff4_reg__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff4_reg__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff4_reg__1_OVERFLOW_UNCONNECTED),
        .P({buff4_reg__1_n_58,buff4_reg__1_n_59,buff4_reg__1_n_60,buff4_reg__1_n_61,buff4_reg__1_n_62,buff4_reg__1_n_63,buff4_reg__1_n_64,buff4_reg__1_n_65,buff4_reg__1_n_66,buff4_reg__1_n_67,buff4_reg__1_n_68,buff4_reg__1_n_69,buff4_reg__1_n_70,buff4_reg__1_n_71,buff4_reg__1_n_72,buff4_reg__1_n_73,buff4_reg__1_n_74,buff4_reg[64:34]}),
        .PATTERNBDETECT(NLW_buff4_reg__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff4_reg__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff3_reg__0_n_106,buff3_reg__0_n_107,buff3_reg__0_n_108,buff3_reg__0_n_109,buff3_reg__0_n_110,buff3_reg__0_n_111,buff3_reg__0_n_112,buff3_reg__0_n_113,buff3_reg__0_n_114,buff3_reg__0_n_115,buff3_reg__0_n_116,buff3_reg__0_n_117,buff3_reg__0_n_118,buff3_reg__0_n_119,buff3_reg__0_n_120,buff3_reg__0_n_121,buff3_reg__0_n_122,buff3_reg__0_n_123,buff3_reg__0_n_124,buff3_reg__0_n_125,buff3_reg__0_n_126,buff3_reg__0_n_127,buff3_reg__0_n_128,buff3_reg__0_n_129,buff3_reg__0_n_130,buff3_reg__0_n_131,buff3_reg__0_n_132,buff3_reg__0_n_133,buff3_reg__0_n_134,buff3_reg__0_n_135,buff3_reg__0_n_136,buff3_reg__0_n_137,buff3_reg__0_n_138,buff3_reg__0_n_139,buff3_reg__0_n_140,buff3_reg__0_n_141,buff3_reg__0_n_142,buff3_reg__0_n_143,buff3_reg__0_n_144,buff3_reg__0_n_145,buff3_reg__0_n_146,buff3_reg__0_n_147,buff3_reg__0_n_148,buff3_reg__0_n_149,buff3_reg__0_n_150,buff3_reg__0_n_151,buff3_reg__0_n_152,buff3_reg__0_n_153}),
        .PCOUT(NLW_buff4_reg__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff4_reg__1_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "pwm_mul_32ns_33s_bkb_MulnS_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_32ns_33s_bkb_MulnS_0_10
   (buff4_reg,
    Q,
    \reg_173_reg[31] ,
    ap_clk);
  output [64:0]buff4_reg;
  input [32:0]Q;
  input [31:0]\reg_173_reg[31] ;
  input ap_clk;

  (* RTL_KEEP = "true" *) wire [32:0]Q;
  wire \a_reg0_reg_n_0_[17] ;
  wire \a_reg0_reg_n_0_[18] ;
  wire \a_reg0_reg_n_0_[19] ;
  wire \a_reg0_reg_n_0_[20] ;
  wire \a_reg0_reg_n_0_[21] ;
  wire \a_reg0_reg_n_0_[22] ;
  wire \a_reg0_reg_n_0_[23] ;
  wire \a_reg0_reg_n_0_[24] ;
  wire \a_reg0_reg_n_0_[25] ;
  wire \a_reg0_reg_n_0_[26] ;
  wire \a_reg0_reg_n_0_[27] ;
  wire \a_reg0_reg_n_0_[28] ;
  wire \a_reg0_reg_n_0_[29] ;
  wire \a_reg0_reg_n_0_[30] ;
  wire \a_reg0_reg_n_0_[31] ;
  wire ap_clk;
  wire \b_reg0_reg_n_0_[0] ;
  wire \b_reg0_reg_n_0_[10] ;
  wire \b_reg0_reg_n_0_[11] ;
  wire \b_reg0_reg_n_0_[12] ;
  wire \b_reg0_reg_n_0_[13] ;
  wire \b_reg0_reg_n_0_[14] ;
  wire \b_reg0_reg_n_0_[15] ;
  wire \b_reg0_reg_n_0_[16] ;
  wire \b_reg0_reg_n_0_[17] ;
  wire \b_reg0_reg_n_0_[18] ;
  wire \b_reg0_reg_n_0_[19] ;
  wire \b_reg0_reg_n_0_[1] ;
  wire \b_reg0_reg_n_0_[20] ;
  wire \b_reg0_reg_n_0_[21] ;
  wire \b_reg0_reg_n_0_[22] ;
  wire \b_reg0_reg_n_0_[23] ;
  wire \b_reg0_reg_n_0_[24] ;
  wire \b_reg0_reg_n_0_[25] ;
  wire \b_reg0_reg_n_0_[26] ;
  wire \b_reg0_reg_n_0_[27] ;
  wire \b_reg0_reg_n_0_[28] ;
  wire \b_reg0_reg_n_0_[29] ;
  wire \b_reg0_reg_n_0_[2] ;
  wire \b_reg0_reg_n_0_[30] ;
  wire \b_reg0_reg_n_0_[31] ;
  wire \b_reg0_reg_n_0_[32] ;
  wire \b_reg0_reg_n_0_[3] ;
  wire \b_reg0_reg_n_0_[4] ;
  wire \b_reg0_reg_n_0_[5] ;
  wire \b_reg0_reg_n_0_[6] ;
  wire \b_reg0_reg_n_0_[7] ;
  wire \b_reg0_reg_n_0_[8] ;
  wire \b_reg0_reg_n_0_[9] ;
  wire \buff0_reg[0]__0_n_0 ;
  wire \buff0_reg[10]__0_n_0 ;
  wire \buff0_reg[11]__0_n_0 ;
  wire \buff0_reg[12]__0_n_0 ;
  wire \buff0_reg[13]__0_n_0 ;
  wire \buff0_reg[14]__0_n_0 ;
  wire \buff0_reg[1]__0_n_0 ;
  wire \buff0_reg[2]__0_n_0 ;
  wire \buff0_reg[3]__0_n_0 ;
  wire \buff0_reg[4]__0_n_0 ;
  wire \buff0_reg[5]__0_n_0 ;
  wire \buff0_reg[6]__0_n_0 ;
  wire \buff0_reg[7]__0_n_0 ;
  wire \buff0_reg[8]__0_n_0 ;
  wire \buff0_reg[9]__0_n_0 ;
  wire [15:0]buff0_reg__1;
  wire buff1_reg_n_100;
  wire buff1_reg_n_101;
  wire buff1_reg_n_102;
  wire buff1_reg_n_103;
  wire buff1_reg_n_104;
  wire buff1_reg_n_105;
  wire buff1_reg_n_106;
  wire buff1_reg_n_107;
  wire buff1_reg_n_108;
  wire buff1_reg_n_109;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire buff1_reg_n_58;
  wire buff1_reg_n_59;
  wire buff1_reg_n_60;
  wire buff1_reg_n_61;
  wire buff1_reg_n_62;
  wire buff1_reg_n_63;
  wire buff1_reg_n_64;
  wire buff1_reg_n_65;
  wire buff1_reg_n_66;
  wire buff1_reg_n_67;
  wire buff1_reg_n_68;
  wire buff1_reg_n_69;
  wire buff1_reg_n_70;
  wire buff1_reg_n_71;
  wire buff1_reg_n_72;
  wire buff1_reg_n_73;
  wire buff1_reg_n_74;
  wire buff1_reg_n_75;
  wire buff1_reg_n_76;
  wire buff1_reg_n_77;
  wire buff1_reg_n_78;
  wire buff1_reg_n_79;
  wire buff1_reg_n_80;
  wire buff1_reg_n_81;
  wire buff1_reg_n_82;
  wire buff1_reg_n_83;
  wire buff1_reg_n_84;
  wire buff1_reg_n_85;
  wire buff1_reg_n_86;
  wire buff1_reg_n_87;
  wire buff1_reg_n_88;
  wire buff1_reg_n_89;
  wire buff1_reg_n_90;
  wire buff1_reg_n_91;
  wire buff1_reg_n_92;
  wire buff1_reg_n_93;
  wire buff1_reg_n_94;
  wire buff1_reg_n_95;
  wire buff1_reg_n_96;
  wire buff1_reg_n_97;
  wire buff1_reg_n_98;
  wire buff1_reg_n_99;
  wire buff2_reg__0_n_106;
  wire buff2_reg__0_n_107;
  wire buff2_reg__0_n_108;
  wire buff2_reg__0_n_109;
  wire buff2_reg__0_n_110;
  wire buff2_reg__0_n_111;
  wire buff2_reg__0_n_112;
  wire buff2_reg__0_n_113;
  wire buff2_reg__0_n_114;
  wire buff2_reg__0_n_115;
  wire buff2_reg__0_n_116;
  wire buff2_reg__0_n_117;
  wire buff2_reg__0_n_118;
  wire buff2_reg__0_n_119;
  wire buff2_reg__0_n_120;
  wire buff2_reg__0_n_121;
  wire buff2_reg__0_n_122;
  wire buff2_reg__0_n_123;
  wire buff2_reg__0_n_124;
  wire buff2_reg__0_n_125;
  wire buff2_reg__0_n_126;
  wire buff2_reg__0_n_127;
  wire buff2_reg__0_n_128;
  wire buff2_reg__0_n_129;
  wire buff2_reg__0_n_130;
  wire buff2_reg__0_n_131;
  wire buff2_reg__0_n_132;
  wire buff2_reg__0_n_133;
  wire buff2_reg__0_n_134;
  wire buff2_reg__0_n_135;
  wire buff2_reg__0_n_136;
  wire buff2_reg__0_n_137;
  wire buff2_reg__0_n_138;
  wire buff2_reg__0_n_139;
  wire buff2_reg__0_n_140;
  wire buff2_reg__0_n_141;
  wire buff2_reg__0_n_142;
  wire buff2_reg__0_n_143;
  wire buff2_reg__0_n_144;
  wire buff2_reg__0_n_145;
  wire buff2_reg__0_n_146;
  wire buff2_reg__0_n_147;
  wire buff2_reg__0_n_148;
  wire buff2_reg__0_n_149;
  wire buff2_reg__0_n_150;
  wire buff2_reg__0_n_151;
  wire buff2_reg__0_n_152;
  wire buff2_reg__0_n_153;
  wire buff3_reg__0_n_100;
  wire buff3_reg__0_n_101;
  wire buff3_reg__0_n_102;
  wire buff3_reg__0_n_103;
  wire buff3_reg__0_n_104;
  wire buff3_reg__0_n_105;
  wire buff3_reg__0_n_106;
  wire buff3_reg__0_n_107;
  wire buff3_reg__0_n_108;
  wire buff3_reg__0_n_109;
  wire buff3_reg__0_n_110;
  wire buff3_reg__0_n_111;
  wire buff3_reg__0_n_112;
  wire buff3_reg__0_n_113;
  wire buff3_reg__0_n_114;
  wire buff3_reg__0_n_115;
  wire buff3_reg__0_n_116;
  wire buff3_reg__0_n_117;
  wire buff3_reg__0_n_118;
  wire buff3_reg__0_n_119;
  wire buff3_reg__0_n_120;
  wire buff3_reg__0_n_121;
  wire buff3_reg__0_n_122;
  wire buff3_reg__0_n_123;
  wire buff3_reg__0_n_124;
  wire buff3_reg__0_n_125;
  wire buff3_reg__0_n_126;
  wire buff3_reg__0_n_127;
  wire buff3_reg__0_n_128;
  wire buff3_reg__0_n_129;
  wire buff3_reg__0_n_130;
  wire buff3_reg__0_n_131;
  wire buff3_reg__0_n_132;
  wire buff3_reg__0_n_133;
  wire buff3_reg__0_n_134;
  wire buff3_reg__0_n_135;
  wire buff3_reg__0_n_136;
  wire buff3_reg__0_n_137;
  wire buff3_reg__0_n_138;
  wire buff3_reg__0_n_139;
  wire buff3_reg__0_n_140;
  wire buff3_reg__0_n_141;
  wire buff3_reg__0_n_142;
  wire buff3_reg__0_n_143;
  wire buff3_reg__0_n_144;
  wire buff3_reg__0_n_145;
  wire buff3_reg__0_n_146;
  wire buff3_reg__0_n_147;
  wire buff3_reg__0_n_148;
  wire buff3_reg__0_n_149;
  wire buff3_reg__0_n_150;
  wire buff3_reg__0_n_151;
  wire buff3_reg__0_n_152;
  wire buff3_reg__0_n_153;
  wire buff3_reg__0_n_58;
  wire buff3_reg__0_n_59;
  wire buff3_reg__0_n_60;
  wire buff3_reg__0_n_61;
  wire buff3_reg__0_n_62;
  wire buff3_reg__0_n_63;
  wire buff3_reg__0_n_64;
  wire buff3_reg__0_n_65;
  wire buff3_reg__0_n_66;
  wire buff3_reg__0_n_67;
  wire buff3_reg__0_n_68;
  wire buff3_reg__0_n_69;
  wire buff3_reg__0_n_70;
  wire buff3_reg__0_n_71;
  wire buff3_reg__0_n_72;
  wire buff3_reg__0_n_73;
  wire buff3_reg__0_n_74;
  wire buff3_reg__0_n_75;
  wire buff3_reg__0_n_76;
  wire buff3_reg__0_n_77;
  wire buff3_reg__0_n_78;
  wire buff3_reg__0_n_79;
  wire buff3_reg__0_n_80;
  wire buff3_reg__0_n_81;
  wire buff3_reg__0_n_82;
  wire buff3_reg__0_n_83;
  wire buff3_reg__0_n_84;
  wire buff3_reg__0_n_85;
  wire buff3_reg__0_n_86;
  wire buff3_reg__0_n_87;
  wire buff3_reg__0_n_88;
  wire buff3_reg__0_n_89;
  wire buff3_reg__0_n_90;
  wire buff3_reg__0_n_91;
  wire buff3_reg__0_n_92;
  wire buff3_reg__0_n_93;
  wire buff3_reg__0_n_94;
  wire buff3_reg__0_n_95;
  wire buff3_reg__0_n_96;
  wire buff3_reg__0_n_97;
  wire buff3_reg__0_n_98;
  wire buff3_reg__0_n_99;
  wire [64:0]buff4_reg;
  wire buff4_reg__1_n_58;
  wire buff4_reg__1_n_59;
  wire buff4_reg__1_n_60;
  wire buff4_reg__1_n_61;
  wire buff4_reg__1_n_62;
  wire buff4_reg__1_n_63;
  wire buff4_reg__1_n_64;
  wire buff4_reg__1_n_65;
  wire buff4_reg__1_n_66;
  wire buff4_reg__1_n_67;
  wire buff4_reg__1_n_68;
  wire buff4_reg__1_n_69;
  wire buff4_reg__1_n_70;
  wire buff4_reg__1_n_71;
  wire buff4_reg__1_n_72;
  wire buff4_reg__1_n_73;
  wire buff4_reg__1_n_74;
  (* RTL_KEEP = "true" *) wire [31:0]\reg_173_reg[31] ;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg__0_P_UNCONNECTED;
  wire NLW_buff3_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff3_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff3_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff3_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff3_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff3_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff3_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff3_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff3_reg__0_CARRYOUT_UNCONNECTED;
  wire NLW_buff4_reg__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff4_reg__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff4_reg__1_OVERFLOW_UNCONNECTED;
  wire NLW_buff4_reg__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff4_reg__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff4_reg__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff4_reg__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff4_reg__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff4_reg__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff4_reg__1_PCOUT_UNCONNECTED;

  FDRE \a_reg0_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reg_173_reg[31] [17]),
        .Q(\a_reg0_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \a_reg0_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reg_173_reg[31] [18]),
        .Q(\a_reg0_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \a_reg0_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reg_173_reg[31] [19]),
        .Q(\a_reg0_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \a_reg0_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reg_173_reg[31] [20]),
        .Q(\a_reg0_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \a_reg0_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reg_173_reg[31] [21]),
        .Q(\a_reg0_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \a_reg0_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reg_173_reg[31] [22]),
        .Q(\a_reg0_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \a_reg0_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reg_173_reg[31] [23]),
        .Q(\a_reg0_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \a_reg0_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reg_173_reg[31] [24]),
        .Q(\a_reg0_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \a_reg0_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reg_173_reg[31] [25]),
        .Q(\a_reg0_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \a_reg0_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reg_173_reg[31] [26]),
        .Q(\a_reg0_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \a_reg0_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reg_173_reg[31] [27]),
        .Q(\a_reg0_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \a_reg0_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reg_173_reg[31] [28]),
        .Q(\a_reg0_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \a_reg0_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reg_173_reg[31] [29]),
        .Q(\a_reg0_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \a_reg0_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reg_173_reg[31] [30]),
        .Q(\a_reg0_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \a_reg0_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reg_173_reg[31] [31]),
        .Q(\a_reg0_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \b_reg0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(\b_reg0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \b_reg0_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[10]),
        .Q(\b_reg0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \b_reg0_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[11]),
        .Q(\b_reg0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \b_reg0_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[12]),
        .Q(\b_reg0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \b_reg0_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[13]),
        .Q(\b_reg0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \b_reg0_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[14]),
        .Q(\b_reg0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \b_reg0_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[15]),
        .Q(\b_reg0_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \b_reg0_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[16]),
        .Q(\b_reg0_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \b_reg0_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[17]),
        .Q(\b_reg0_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \b_reg0_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[18]),
        .Q(\b_reg0_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \b_reg0_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[19]),
        .Q(\b_reg0_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \b_reg0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(\b_reg0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \b_reg0_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[20]),
        .Q(\b_reg0_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \b_reg0_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[21]),
        .Q(\b_reg0_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \b_reg0_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[22]),
        .Q(\b_reg0_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \b_reg0_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[23]),
        .Q(\b_reg0_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \b_reg0_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[24]),
        .Q(\b_reg0_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \b_reg0_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[25]),
        .Q(\b_reg0_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \b_reg0_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[26]),
        .Q(\b_reg0_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \b_reg0_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[27]),
        .Q(\b_reg0_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \b_reg0_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[28]),
        .Q(\b_reg0_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \b_reg0_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[29]),
        .Q(\b_reg0_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \b_reg0_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(\b_reg0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \b_reg0_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[30]),
        .Q(\b_reg0_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \b_reg0_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[31]),
        .Q(\b_reg0_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \b_reg0_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[32]),
        .Q(\b_reg0_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \b_reg0_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(\b_reg0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \b_reg0_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(\b_reg0_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \b_reg0_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[5]),
        .Q(\b_reg0_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \b_reg0_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[6]),
        .Q(\b_reg0_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \b_reg0_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[7]),
        .Q(\b_reg0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \b_reg0_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[8]),
        .Q(\b_reg0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \b_reg0_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[9]),
        .Q(\b_reg0_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \buff0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[17] ),
        .Q(buff0_reg__1[0]),
        .R(1'b0));
  FDRE \buff0_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[17] ),
        .Q(\buff0_reg[0]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[27] ),
        .Q(buff0_reg__1[10]),
        .R(1'b0));
  FDRE \buff0_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[27] ),
        .Q(\buff0_reg[10]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[28] ),
        .Q(buff0_reg__1[11]),
        .R(1'b0));
  FDRE \buff0_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[28] ),
        .Q(\buff0_reg[11]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[29] ),
        .Q(buff0_reg__1[12]),
        .R(1'b0));
  FDRE \buff0_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[29] ),
        .Q(\buff0_reg[12]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[30] ),
        .Q(buff0_reg__1[13]),
        .R(1'b0));
  FDRE \buff0_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[30] ),
        .Q(\buff0_reg[13]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[31] ),
        .Q(buff0_reg__1[14]),
        .R(1'b0));
  FDRE \buff0_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[31] ),
        .Q(\buff0_reg[14]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[32] ),
        .Q(buff0_reg__1[15]),
        .R(1'b0));
  FDRE \buff0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[18] ),
        .Q(buff0_reg__1[1]),
        .R(1'b0));
  FDRE \buff0_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[18] ),
        .Q(\buff0_reg[1]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[19] ),
        .Q(buff0_reg__1[2]),
        .R(1'b0));
  FDRE \buff0_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[19] ),
        .Q(\buff0_reg[2]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[20] ),
        .Q(buff0_reg__1[3]),
        .R(1'b0));
  FDRE \buff0_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[20] ),
        .Q(\buff0_reg[3]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[21] ),
        .Q(buff0_reg__1[4]),
        .R(1'b0));
  FDRE \buff0_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[21] ),
        .Q(\buff0_reg[4]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[22] ),
        .Q(buff0_reg__1[5]),
        .R(1'b0));
  FDRE \buff0_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[22] ),
        .Q(\buff0_reg[5]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[23] ),
        .Q(buff0_reg__1[6]),
        .R(1'b0));
  FDRE \buff0_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[23] ),
        .Q(\buff0_reg[6]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[24] ),
        .Q(buff0_reg__1[7]),
        .R(1'b0));
  FDRE \buff0_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[24] ),
        .Q(\buff0_reg[7]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[25] ),
        .Q(buff0_reg__1[8]),
        .R(1'b0));
  FDRE \buff0_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[25] ),
        .Q(\buff0_reg[8]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[26] ),
        .Q(buff0_reg__1[9]),
        .R(1'b0));
  FDRE \buff0_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[26] ),
        .Q(\buff0_reg[9]__0_n_0 ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\reg_173_reg[31] [16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,Q[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P({buff1_reg_n_58,buff1_reg_n_59,buff1_reg_n_60,buff1_reg_n_61,buff1_reg_n_62,buff1_reg_n_63,buff1_reg_n_64,buff1_reg_n_65,buff1_reg_n_66,buff1_reg_n_67,buff1_reg_n_68,buff1_reg_n_69,buff1_reg_n_70,buff1_reg_n_71,buff1_reg_n_72,buff1_reg_n_73,buff1_reg_n_74,buff1_reg_n_75,buff1_reg_n_76,buff1_reg_n_77,buff1_reg_n_78,buff1_reg_n_79,buff1_reg_n_80,buff1_reg_n_81,buff1_reg_n_82,buff1_reg_n_83,buff1_reg_n_84,buff1_reg_n_85,buff1_reg_n_86,buff1_reg_n_87,buff1_reg_n_88,buff1_reg_n_89,buff1_reg_n_90,buff1_reg_n_91,buff1_reg_n_92,buff1_reg_n_93,buff1_reg_n_94,buff1_reg_n_95,buff1_reg_n_96,buff1_reg_n_97,buff1_reg_n_98,buff1_reg_n_99,buff1_reg_n_100,buff1_reg_n_101,buff1_reg_n_102,buff1_reg_n_103,buff1_reg_n_104,buff1_reg_n_105}),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\reg_173_reg[31] [16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\b_reg0_reg_n_0_[32] ,\b_reg0_reg_n_0_[32] ,\b_reg0_reg_n_0_[32] ,\b_reg0_reg_n_0_[31] ,\b_reg0_reg_n_0_[30] ,\b_reg0_reg_n_0_[29] ,\b_reg0_reg_n_0_[28] ,\b_reg0_reg_n_0_[27] ,\b_reg0_reg_n_0_[26] ,\b_reg0_reg_n_0_[25] ,\b_reg0_reg_n_0_[24] ,\b_reg0_reg_n_0_[23] ,\b_reg0_reg_n_0_[22] ,\b_reg0_reg_n_0_[21] ,\b_reg0_reg_n_0_[20] ,\b_reg0_reg_n_0_[19] ,\b_reg0_reg_n_0_[18] ,\b_reg0_reg_n_0_[17] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg__0_OVERFLOW_UNCONNECTED),
        .P(NLW_buff2_reg__0_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .PCOUT({buff2_reg__0_n_106,buff2_reg__0_n_107,buff2_reg__0_n_108,buff2_reg__0_n_109,buff2_reg__0_n_110,buff2_reg__0_n_111,buff2_reg__0_n_112,buff2_reg__0_n_113,buff2_reg__0_n_114,buff2_reg__0_n_115,buff2_reg__0_n_116,buff2_reg__0_n_117,buff2_reg__0_n_118,buff2_reg__0_n_119,buff2_reg__0_n_120,buff2_reg__0_n_121,buff2_reg__0_n_122,buff2_reg__0_n_123,buff2_reg__0_n_124,buff2_reg__0_n_125,buff2_reg__0_n_126,buff2_reg__0_n_127,buff2_reg__0_n_128,buff2_reg__0_n_129,buff2_reg__0_n_130,buff2_reg__0_n_131,buff2_reg__0_n_132,buff2_reg__0_n_133,buff2_reg__0_n_134,buff2_reg__0_n_135,buff2_reg__0_n_136,buff2_reg__0_n_137,buff2_reg__0_n_138,buff2_reg__0_n_139,buff2_reg__0_n_140,buff2_reg__0_n_141,buff2_reg__0_n_142,buff2_reg__0_n_143,buff2_reg__0_n_144,buff2_reg__0_n_145,buff2_reg__0_n_146,buff2_reg__0_n_147,buff2_reg__0_n_148,buff2_reg__0_n_149,buff2_reg__0_n_150,buff2_reg__0_n_151,buff2_reg__0_n_152,buff2_reg__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff3_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\b_reg0_reg_n_0_[16] ,\b_reg0_reg_n_0_[15] ,\b_reg0_reg_n_0_[14] ,\b_reg0_reg_n_0_[13] ,\b_reg0_reg_n_0_[12] ,\b_reg0_reg_n_0_[11] ,\b_reg0_reg_n_0_[10] ,\b_reg0_reg_n_0_[9] ,\b_reg0_reg_n_0_[8] ,\b_reg0_reg_n_0_[7] ,\b_reg0_reg_n_0_[6] ,\b_reg0_reg_n_0_[5] ,\b_reg0_reg_n_0_[4] ,\b_reg0_reg_n_0_[3] ,\b_reg0_reg_n_0_[2] ,\b_reg0_reg_n_0_[1] ,\b_reg0_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff3_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,\a_reg0_reg_n_0_[31] ,\a_reg0_reg_n_0_[30] ,\a_reg0_reg_n_0_[29] ,\a_reg0_reg_n_0_[28] ,\a_reg0_reg_n_0_[27] ,\a_reg0_reg_n_0_[26] ,\a_reg0_reg_n_0_[25] ,\a_reg0_reg_n_0_[24] ,\a_reg0_reg_n_0_[23] ,\a_reg0_reg_n_0_[22] ,\a_reg0_reg_n_0_[21] ,\a_reg0_reg_n_0_[20] ,\a_reg0_reg_n_0_[19] ,\a_reg0_reg_n_0_[18] ,\a_reg0_reg_n_0_[17] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff3_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff3_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff3_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff3_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff3_reg__0_OVERFLOW_UNCONNECTED),
        .P({buff3_reg__0_n_58,buff3_reg__0_n_59,buff3_reg__0_n_60,buff3_reg__0_n_61,buff3_reg__0_n_62,buff3_reg__0_n_63,buff3_reg__0_n_64,buff3_reg__0_n_65,buff3_reg__0_n_66,buff3_reg__0_n_67,buff3_reg__0_n_68,buff3_reg__0_n_69,buff3_reg__0_n_70,buff3_reg__0_n_71,buff3_reg__0_n_72,buff3_reg__0_n_73,buff3_reg__0_n_74,buff3_reg__0_n_75,buff3_reg__0_n_76,buff3_reg__0_n_77,buff3_reg__0_n_78,buff3_reg__0_n_79,buff3_reg__0_n_80,buff3_reg__0_n_81,buff3_reg__0_n_82,buff3_reg__0_n_83,buff3_reg__0_n_84,buff3_reg__0_n_85,buff3_reg__0_n_86,buff3_reg__0_n_87,buff3_reg__0_n_88,buff3_reg__0_n_89,buff3_reg__0_n_90,buff3_reg__0_n_91,buff3_reg__0_n_92,buff3_reg__0_n_93,buff3_reg__0_n_94,buff3_reg__0_n_95,buff3_reg__0_n_96,buff3_reg__0_n_97,buff3_reg__0_n_98,buff3_reg__0_n_99,buff3_reg__0_n_100,buff3_reg__0_n_101,buff3_reg__0_n_102,buff3_reg__0_n_103,buff3_reg__0_n_104,buff3_reg__0_n_105}),
        .PATTERNBDETECT(NLW_buff3_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff3_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff2_reg__0_n_106,buff2_reg__0_n_107,buff2_reg__0_n_108,buff2_reg__0_n_109,buff2_reg__0_n_110,buff2_reg__0_n_111,buff2_reg__0_n_112,buff2_reg__0_n_113,buff2_reg__0_n_114,buff2_reg__0_n_115,buff2_reg__0_n_116,buff2_reg__0_n_117,buff2_reg__0_n_118,buff2_reg__0_n_119,buff2_reg__0_n_120,buff2_reg__0_n_121,buff2_reg__0_n_122,buff2_reg__0_n_123,buff2_reg__0_n_124,buff2_reg__0_n_125,buff2_reg__0_n_126,buff2_reg__0_n_127,buff2_reg__0_n_128,buff2_reg__0_n_129,buff2_reg__0_n_130,buff2_reg__0_n_131,buff2_reg__0_n_132,buff2_reg__0_n_133,buff2_reg__0_n_134,buff2_reg__0_n_135,buff2_reg__0_n_136,buff2_reg__0_n_137,buff2_reg__0_n_138,buff2_reg__0_n_139,buff2_reg__0_n_140,buff2_reg__0_n_141,buff2_reg__0_n_142,buff2_reg__0_n_143,buff2_reg__0_n_144,buff2_reg__0_n_145,buff2_reg__0_n_146,buff2_reg__0_n_147,buff2_reg__0_n_148,buff2_reg__0_n_149,buff2_reg__0_n_150,buff2_reg__0_n_151,buff2_reg__0_n_152,buff2_reg__0_n_153}),
        .PCOUT({buff3_reg__0_n_106,buff3_reg__0_n_107,buff3_reg__0_n_108,buff3_reg__0_n_109,buff3_reg__0_n_110,buff3_reg__0_n_111,buff3_reg__0_n_112,buff3_reg__0_n_113,buff3_reg__0_n_114,buff3_reg__0_n_115,buff3_reg__0_n_116,buff3_reg__0_n_117,buff3_reg__0_n_118,buff3_reg__0_n_119,buff3_reg__0_n_120,buff3_reg__0_n_121,buff3_reg__0_n_122,buff3_reg__0_n_123,buff3_reg__0_n_124,buff3_reg__0_n_125,buff3_reg__0_n_126,buff3_reg__0_n_127,buff3_reg__0_n_128,buff3_reg__0_n_129,buff3_reg__0_n_130,buff3_reg__0_n_131,buff3_reg__0_n_132,buff3_reg__0_n_133,buff3_reg__0_n_134,buff3_reg__0_n_135,buff3_reg__0_n_136,buff3_reg__0_n_137,buff3_reg__0_n_138,buff3_reg__0_n_139,buff3_reg__0_n_140,buff3_reg__0_n_141,buff3_reg__0_n_142,buff3_reg__0_n_143,buff3_reg__0_n_144,buff3_reg__0_n_145,buff3_reg__0_n_146,buff3_reg__0_n_147,buff3_reg__0_n_148,buff3_reg__0_n_149,buff3_reg__0_n_150,buff3_reg__0_n_151,buff3_reg__0_n_152,buff3_reg__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff3_reg__0_UNDERFLOW_UNCONNECTED));
  FDRE \buff4_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_105),
        .Q(buff4_reg[17]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_32ns_33s_bkb_U5/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_32ns_33s_bkb_U5/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[0]_srl3 " *) 
  SRL16E \buff4_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_105),
        .Q(buff4_reg[0]));
  FDRE \buff4_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_95),
        .Q(buff4_reg[27]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_32ns_33s_bkb_U5/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_32ns_33s_bkb_U5/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[10]_srl3 " *) 
  SRL16E \buff4_reg[10]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_95),
        .Q(buff4_reg[10]));
  FDRE \buff4_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_94),
        .Q(buff4_reg[28]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_32ns_33s_bkb_U5/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_32ns_33s_bkb_U5/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[11]_srl3 " *) 
  SRL16E \buff4_reg[11]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_94),
        .Q(buff4_reg[11]));
  FDRE \buff4_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_93),
        .Q(buff4_reg[29]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_32ns_33s_bkb_U5/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_32ns_33s_bkb_U5/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[12]_srl3 " *) 
  SRL16E \buff4_reg[12]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_93),
        .Q(buff4_reg[12]));
  FDRE \buff4_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_92),
        .Q(buff4_reg[30]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_32ns_33s_bkb_U5/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_32ns_33s_bkb_U5/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[13]_srl3 " *) 
  SRL16E \buff4_reg[13]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_92),
        .Q(buff4_reg[13]));
  FDRE \buff4_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_91),
        .Q(buff4_reg[31]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_32ns_33s_bkb_U5/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_32ns_33s_bkb_U5/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[14]_srl3 " *) 
  SRL16E \buff4_reg[14]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_91),
        .Q(buff4_reg[14]));
  FDRE \buff4_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_90),
        .Q(buff4_reg[32]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_32ns_33s_bkb_U5/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_32ns_33s_bkb_U5/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[15]_srl3 " *) 
  SRL16E \buff4_reg[15]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_90),
        .Q(buff4_reg[15]));
  FDRE \buff4_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_89),
        .Q(buff4_reg[33]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_32ns_33s_bkb_U5/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_32ns_33s_bkb_U5/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[16]_srl3 " *) 
  SRL16E \buff4_reg[16]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_89),
        .Q(buff4_reg[16]));
  FDRE \buff4_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_104),
        .Q(buff4_reg[18]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_32ns_33s_bkb_U5/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_32ns_33s_bkb_U5/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[1]_srl3 " *) 
  SRL16E \buff4_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_104),
        .Q(buff4_reg[1]));
  FDRE \buff4_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_103),
        .Q(buff4_reg[19]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_32ns_33s_bkb_U5/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_32ns_33s_bkb_U5/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[2]_srl3 " *) 
  SRL16E \buff4_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_103),
        .Q(buff4_reg[2]));
  FDRE \buff4_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_102),
        .Q(buff4_reg[20]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_32ns_33s_bkb_U5/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_32ns_33s_bkb_U5/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[3]_srl3 " *) 
  SRL16E \buff4_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_102),
        .Q(buff4_reg[3]));
  FDRE \buff4_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_101),
        .Q(buff4_reg[21]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_32ns_33s_bkb_U5/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_32ns_33s_bkb_U5/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[4]_srl3 " *) 
  SRL16E \buff4_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_101),
        .Q(buff4_reg[4]));
  FDRE \buff4_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_100),
        .Q(buff4_reg[22]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_32ns_33s_bkb_U5/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_32ns_33s_bkb_U5/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[5]_srl3 " *) 
  SRL16E \buff4_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_100),
        .Q(buff4_reg[5]));
  FDRE \buff4_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_99),
        .Q(buff4_reg[23]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_32ns_33s_bkb_U5/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_32ns_33s_bkb_U5/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[6]_srl3 " *) 
  SRL16E \buff4_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_99),
        .Q(buff4_reg[6]));
  FDRE \buff4_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_98),
        .Q(buff4_reg[24]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_32ns_33s_bkb_U5/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_32ns_33s_bkb_U5/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[7]_srl3 " *) 
  SRL16E \buff4_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_98),
        .Q(buff4_reg[7]));
  FDRE \buff4_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_97),
        .Q(buff4_reg[25]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_32ns_33s_bkb_U5/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_32ns_33s_bkb_U5/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[8]_srl3 " *) 
  SRL16E \buff4_reg[8]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_97),
        .Q(buff4_reg[8]));
  FDRE \buff4_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_96),
        .Q(buff4_reg[26]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_32ns_33s_bkb_U5/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_32ns_33s_bkb_U5/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[9]_srl3 " *) 
  SRL16E \buff4_reg[9]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_96),
        .Q(buff4_reg[9]));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff4_reg__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\buff0_reg[14]__0_n_0 ,\buff0_reg[13]__0_n_0 ,\buff0_reg[12]__0_n_0 ,\buff0_reg[11]__0_n_0 ,\buff0_reg[10]__0_n_0 ,\buff0_reg[9]__0_n_0 ,\buff0_reg[8]__0_n_0 ,\buff0_reg[7]__0_n_0 ,\buff0_reg[6]__0_n_0 ,\buff0_reg[5]__0_n_0 ,\buff0_reg[4]__0_n_0 ,\buff0_reg[3]__0_n_0 ,\buff0_reg[2]__0_n_0 ,\buff0_reg[1]__0_n_0 ,\buff0_reg[0]__0_n_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff4_reg__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({buff0_reg__1[15],buff0_reg__1[15],buff0_reg__1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff4_reg__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff4_reg__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff4_reg__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff4_reg__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff4_reg__1_OVERFLOW_UNCONNECTED),
        .P({buff4_reg__1_n_58,buff4_reg__1_n_59,buff4_reg__1_n_60,buff4_reg__1_n_61,buff4_reg__1_n_62,buff4_reg__1_n_63,buff4_reg__1_n_64,buff4_reg__1_n_65,buff4_reg__1_n_66,buff4_reg__1_n_67,buff4_reg__1_n_68,buff4_reg__1_n_69,buff4_reg__1_n_70,buff4_reg__1_n_71,buff4_reg__1_n_72,buff4_reg__1_n_73,buff4_reg__1_n_74,buff4_reg[64:34]}),
        .PATTERNBDETECT(NLW_buff4_reg__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff4_reg__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff3_reg__0_n_106,buff3_reg__0_n_107,buff3_reg__0_n_108,buff3_reg__0_n_109,buff3_reg__0_n_110,buff3_reg__0_n_111,buff3_reg__0_n_112,buff3_reg__0_n_113,buff3_reg__0_n_114,buff3_reg__0_n_115,buff3_reg__0_n_116,buff3_reg__0_n_117,buff3_reg__0_n_118,buff3_reg__0_n_119,buff3_reg__0_n_120,buff3_reg__0_n_121,buff3_reg__0_n_122,buff3_reg__0_n_123,buff3_reg__0_n_124,buff3_reg__0_n_125,buff3_reg__0_n_126,buff3_reg__0_n_127,buff3_reg__0_n_128,buff3_reg__0_n_129,buff3_reg__0_n_130,buff3_reg__0_n_131,buff3_reg__0_n_132,buff3_reg__0_n_133,buff3_reg__0_n_134,buff3_reg__0_n_135,buff3_reg__0_n_136,buff3_reg__0_n_137,buff3_reg__0_n_138,buff3_reg__0_n_139,buff3_reg__0_n_140,buff3_reg__0_n_141,buff3_reg__0_n_142,buff3_reg__0_n_143,buff3_reg__0_n_144,buff3_reg__0_n_145,buff3_reg__0_n_146,buff3_reg__0_n_147,buff3_reg__0_n_148,buff3_reg__0_n_149,buff3_reg__0_n_150,buff3_reg__0_n_151,buff3_reg__0_n_152,buff3_reg__0_n_153}),
        .PCOUT(NLW_buff4_reg__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff4_reg__1_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "pwm_mul_32ns_33s_bkb_MulnS_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_32ns_33s_bkb_MulnS_0_11
   (buff4_reg,
    Q,
    \reg_173_reg[31] ,
    ap_clk);
  output [64:0]buff4_reg;
  input [32:0]Q;
  input [31:0]\reg_173_reg[31] ;
  input ap_clk;

  (* RTL_KEEP = "true" *) wire [32:0]Q;
  wire \a_reg0_reg_n_0_[17] ;
  wire \a_reg0_reg_n_0_[18] ;
  wire \a_reg0_reg_n_0_[19] ;
  wire \a_reg0_reg_n_0_[20] ;
  wire \a_reg0_reg_n_0_[21] ;
  wire \a_reg0_reg_n_0_[22] ;
  wire \a_reg0_reg_n_0_[23] ;
  wire \a_reg0_reg_n_0_[24] ;
  wire \a_reg0_reg_n_0_[25] ;
  wire \a_reg0_reg_n_0_[26] ;
  wire \a_reg0_reg_n_0_[27] ;
  wire \a_reg0_reg_n_0_[28] ;
  wire \a_reg0_reg_n_0_[29] ;
  wire \a_reg0_reg_n_0_[30] ;
  wire \a_reg0_reg_n_0_[31] ;
  wire ap_clk;
  wire \b_reg0_reg_n_0_[0] ;
  wire \b_reg0_reg_n_0_[10] ;
  wire \b_reg0_reg_n_0_[11] ;
  wire \b_reg0_reg_n_0_[12] ;
  wire \b_reg0_reg_n_0_[13] ;
  wire \b_reg0_reg_n_0_[14] ;
  wire \b_reg0_reg_n_0_[15] ;
  wire \b_reg0_reg_n_0_[16] ;
  wire \b_reg0_reg_n_0_[17] ;
  wire \b_reg0_reg_n_0_[18] ;
  wire \b_reg0_reg_n_0_[19] ;
  wire \b_reg0_reg_n_0_[1] ;
  wire \b_reg0_reg_n_0_[20] ;
  wire \b_reg0_reg_n_0_[21] ;
  wire \b_reg0_reg_n_0_[22] ;
  wire \b_reg0_reg_n_0_[23] ;
  wire \b_reg0_reg_n_0_[24] ;
  wire \b_reg0_reg_n_0_[25] ;
  wire \b_reg0_reg_n_0_[26] ;
  wire \b_reg0_reg_n_0_[27] ;
  wire \b_reg0_reg_n_0_[28] ;
  wire \b_reg0_reg_n_0_[29] ;
  wire \b_reg0_reg_n_0_[2] ;
  wire \b_reg0_reg_n_0_[30] ;
  wire \b_reg0_reg_n_0_[31] ;
  wire \b_reg0_reg_n_0_[32] ;
  wire \b_reg0_reg_n_0_[3] ;
  wire \b_reg0_reg_n_0_[4] ;
  wire \b_reg0_reg_n_0_[5] ;
  wire \b_reg0_reg_n_0_[6] ;
  wire \b_reg0_reg_n_0_[7] ;
  wire \b_reg0_reg_n_0_[8] ;
  wire \b_reg0_reg_n_0_[9] ;
  wire \buff0_reg[0]__0_n_0 ;
  wire \buff0_reg[10]__0_n_0 ;
  wire \buff0_reg[11]__0_n_0 ;
  wire \buff0_reg[12]__0_n_0 ;
  wire \buff0_reg[13]__0_n_0 ;
  wire \buff0_reg[14]__0_n_0 ;
  wire \buff0_reg[1]__0_n_0 ;
  wire \buff0_reg[2]__0_n_0 ;
  wire \buff0_reg[3]__0_n_0 ;
  wire \buff0_reg[4]__0_n_0 ;
  wire \buff0_reg[5]__0_n_0 ;
  wire \buff0_reg[6]__0_n_0 ;
  wire \buff0_reg[7]__0_n_0 ;
  wire \buff0_reg[8]__0_n_0 ;
  wire \buff0_reg[9]__0_n_0 ;
  wire [15:0]buff0_reg__1;
  wire buff1_reg_n_100;
  wire buff1_reg_n_101;
  wire buff1_reg_n_102;
  wire buff1_reg_n_103;
  wire buff1_reg_n_104;
  wire buff1_reg_n_105;
  wire buff1_reg_n_106;
  wire buff1_reg_n_107;
  wire buff1_reg_n_108;
  wire buff1_reg_n_109;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire buff1_reg_n_58;
  wire buff1_reg_n_59;
  wire buff1_reg_n_60;
  wire buff1_reg_n_61;
  wire buff1_reg_n_62;
  wire buff1_reg_n_63;
  wire buff1_reg_n_64;
  wire buff1_reg_n_65;
  wire buff1_reg_n_66;
  wire buff1_reg_n_67;
  wire buff1_reg_n_68;
  wire buff1_reg_n_69;
  wire buff1_reg_n_70;
  wire buff1_reg_n_71;
  wire buff1_reg_n_72;
  wire buff1_reg_n_73;
  wire buff1_reg_n_74;
  wire buff1_reg_n_75;
  wire buff1_reg_n_76;
  wire buff1_reg_n_77;
  wire buff1_reg_n_78;
  wire buff1_reg_n_79;
  wire buff1_reg_n_80;
  wire buff1_reg_n_81;
  wire buff1_reg_n_82;
  wire buff1_reg_n_83;
  wire buff1_reg_n_84;
  wire buff1_reg_n_85;
  wire buff1_reg_n_86;
  wire buff1_reg_n_87;
  wire buff1_reg_n_88;
  wire buff1_reg_n_89;
  wire buff1_reg_n_90;
  wire buff1_reg_n_91;
  wire buff1_reg_n_92;
  wire buff1_reg_n_93;
  wire buff1_reg_n_94;
  wire buff1_reg_n_95;
  wire buff1_reg_n_96;
  wire buff1_reg_n_97;
  wire buff1_reg_n_98;
  wire buff1_reg_n_99;
  wire buff2_reg__0_n_106;
  wire buff2_reg__0_n_107;
  wire buff2_reg__0_n_108;
  wire buff2_reg__0_n_109;
  wire buff2_reg__0_n_110;
  wire buff2_reg__0_n_111;
  wire buff2_reg__0_n_112;
  wire buff2_reg__0_n_113;
  wire buff2_reg__0_n_114;
  wire buff2_reg__0_n_115;
  wire buff2_reg__0_n_116;
  wire buff2_reg__0_n_117;
  wire buff2_reg__0_n_118;
  wire buff2_reg__0_n_119;
  wire buff2_reg__0_n_120;
  wire buff2_reg__0_n_121;
  wire buff2_reg__0_n_122;
  wire buff2_reg__0_n_123;
  wire buff2_reg__0_n_124;
  wire buff2_reg__0_n_125;
  wire buff2_reg__0_n_126;
  wire buff2_reg__0_n_127;
  wire buff2_reg__0_n_128;
  wire buff2_reg__0_n_129;
  wire buff2_reg__0_n_130;
  wire buff2_reg__0_n_131;
  wire buff2_reg__0_n_132;
  wire buff2_reg__0_n_133;
  wire buff2_reg__0_n_134;
  wire buff2_reg__0_n_135;
  wire buff2_reg__0_n_136;
  wire buff2_reg__0_n_137;
  wire buff2_reg__0_n_138;
  wire buff2_reg__0_n_139;
  wire buff2_reg__0_n_140;
  wire buff2_reg__0_n_141;
  wire buff2_reg__0_n_142;
  wire buff2_reg__0_n_143;
  wire buff2_reg__0_n_144;
  wire buff2_reg__0_n_145;
  wire buff2_reg__0_n_146;
  wire buff2_reg__0_n_147;
  wire buff2_reg__0_n_148;
  wire buff2_reg__0_n_149;
  wire buff2_reg__0_n_150;
  wire buff2_reg__0_n_151;
  wire buff2_reg__0_n_152;
  wire buff2_reg__0_n_153;
  wire buff3_reg__0_n_100;
  wire buff3_reg__0_n_101;
  wire buff3_reg__0_n_102;
  wire buff3_reg__0_n_103;
  wire buff3_reg__0_n_104;
  wire buff3_reg__0_n_105;
  wire buff3_reg__0_n_106;
  wire buff3_reg__0_n_107;
  wire buff3_reg__0_n_108;
  wire buff3_reg__0_n_109;
  wire buff3_reg__0_n_110;
  wire buff3_reg__0_n_111;
  wire buff3_reg__0_n_112;
  wire buff3_reg__0_n_113;
  wire buff3_reg__0_n_114;
  wire buff3_reg__0_n_115;
  wire buff3_reg__0_n_116;
  wire buff3_reg__0_n_117;
  wire buff3_reg__0_n_118;
  wire buff3_reg__0_n_119;
  wire buff3_reg__0_n_120;
  wire buff3_reg__0_n_121;
  wire buff3_reg__0_n_122;
  wire buff3_reg__0_n_123;
  wire buff3_reg__0_n_124;
  wire buff3_reg__0_n_125;
  wire buff3_reg__0_n_126;
  wire buff3_reg__0_n_127;
  wire buff3_reg__0_n_128;
  wire buff3_reg__0_n_129;
  wire buff3_reg__0_n_130;
  wire buff3_reg__0_n_131;
  wire buff3_reg__0_n_132;
  wire buff3_reg__0_n_133;
  wire buff3_reg__0_n_134;
  wire buff3_reg__0_n_135;
  wire buff3_reg__0_n_136;
  wire buff3_reg__0_n_137;
  wire buff3_reg__0_n_138;
  wire buff3_reg__0_n_139;
  wire buff3_reg__0_n_140;
  wire buff3_reg__0_n_141;
  wire buff3_reg__0_n_142;
  wire buff3_reg__0_n_143;
  wire buff3_reg__0_n_144;
  wire buff3_reg__0_n_145;
  wire buff3_reg__0_n_146;
  wire buff3_reg__0_n_147;
  wire buff3_reg__0_n_148;
  wire buff3_reg__0_n_149;
  wire buff3_reg__0_n_150;
  wire buff3_reg__0_n_151;
  wire buff3_reg__0_n_152;
  wire buff3_reg__0_n_153;
  wire buff3_reg__0_n_58;
  wire buff3_reg__0_n_59;
  wire buff3_reg__0_n_60;
  wire buff3_reg__0_n_61;
  wire buff3_reg__0_n_62;
  wire buff3_reg__0_n_63;
  wire buff3_reg__0_n_64;
  wire buff3_reg__0_n_65;
  wire buff3_reg__0_n_66;
  wire buff3_reg__0_n_67;
  wire buff3_reg__0_n_68;
  wire buff3_reg__0_n_69;
  wire buff3_reg__0_n_70;
  wire buff3_reg__0_n_71;
  wire buff3_reg__0_n_72;
  wire buff3_reg__0_n_73;
  wire buff3_reg__0_n_74;
  wire buff3_reg__0_n_75;
  wire buff3_reg__0_n_76;
  wire buff3_reg__0_n_77;
  wire buff3_reg__0_n_78;
  wire buff3_reg__0_n_79;
  wire buff3_reg__0_n_80;
  wire buff3_reg__0_n_81;
  wire buff3_reg__0_n_82;
  wire buff3_reg__0_n_83;
  wire buff3_reg__0_n_84;
  wire buff3_reg__0_n_85;
  wire buff3_reg__0_n_86;
  wire buff3_reg__0_n_87;
  wire buff3_reg__0_n_88;
  wire buff3_reg__0_n_89;
  wire buff3_reg__0_n_90;
  wire buff3_reg__0_n_91;
  wire buff3_reg__0_n_92;
  wire buff3_reg__0_n_93;
  wire buff3_reg__0_n_94;
  wire buff3_reg__0_n_95;
  wire buff3_reg__0_n_96;
  wire buff3_reg__0_n_97;
  wire buff3_reg__0_n_98;
  wire buff3_reg__0_n_99;
  wire [64:0]buff4_reg;
  wire buff4_reg__1_n_58;
  wire buff4_reg__1_n_59;
  wire buff4_reg__1_n_60;
  wire buff4_reg__1_n_61;
  wire buff4_reg__1_n_62;
  wire buff4_reg__1_n_63;
  wire buff4_reg__1_n_64;
  wire buff4_reg__1_n_65;
  wire buff4_reg__1_n_66;
  wire buff4_reg__1_n_67;
  wire buff4_reg__1_n_68;
  wire buff4_reg__1_n_69;
  wire buff4_reg__1_n_70;
  wire buff4_reg__1_n_71;
  wire buff4_reg__1_n_72;
  wire buff4_reg__1_n_73;
  wire buff4_reg__1_n_74;
  (* RTL_KEEP = "true" *) wire [31:0]\reg_173_reg[31] ;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg__0_P_UNCONNECTED;
  wire NLW_buff3_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff3_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff3_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff3_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff3_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff3_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff3_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff3_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff3_reg__0_CARRYOUT_UNCONNECTED;
  wire NLW_buff4_reg__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff4_reg__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff4_reg__1_OVERFLOW_UNCONNECTED;
  wire NLW_buff4_reg__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff4_reg__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff4_reg__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff4_reg__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff4_reg__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff4_reg__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff4_reg__1_PCOUT_UNCONNECTED;

  FDRE \a_reg0_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reg_173_reg[31] [17]),
        .Q(\a_reg0_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \a_reg0_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reg_173_reg[31] [18]),
        .Q(\a_reg0_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \a_reg0_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reg_173_reg[31] [19]),
        .Q(\a_reg0_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \a_reg0_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reg_173_reg[31] [20]),
        .Q(\a_reg0_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \a_reg0_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reg_173_reg[31] [21]),
        .Q(\a_reg0_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \a_reg0_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reg_173_reg[31] [22]),
        .Q(\a_reg0_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \a_reg0_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reg_173_reg[31] [23]),
        .Q(\a_reg0_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \a_reg0_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reg_173_reg[31] [24]),
        .Q(\a_reg0_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \a_reg0_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reg_173_reg[31] [25]),
        .Q(\a_reg0_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \a_reg0_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reg_173_reg[31] [26]),
        .Q(\a_reg0_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \a_reg0_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reg_173_reg[31] [27]),
        .Q(\a_reg0_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \a_reg0_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reg_173_reg[31] [28]),
        .Q(\a_reg0_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \a_reg0_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reg_173_reg[31] [29]),
        .Q(\a_reg0_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \a_reg0_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reg_173_reg[31] [30]),
        .Q(\a_reg0_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \a_reg0_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reg_173_reg[31] [31]),
        .Q(\a_reg0_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \b_reg0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(\b_reg0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \b_reg0_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[10]),
        .Q(\b_reg0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \b_reg0_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[11]),
        .Q(\b_reg0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \b_reg0_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[12]),
        .Q(\b_reg0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \b_reg0_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[13]),
        .Q(\b_reg0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \b_reg0_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[14]),
        .Q(\b_reg0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \b_reg0_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[15]),
        .Q(\b_reg0_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \b_reg0_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[16]),
        .Q(\b_reg0_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \b_reg0_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[17]),
        .Q(\b_reg0_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \b_reg0_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[18]),
        .Q(\b_reg0_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \b_reg0_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[19]),
        .Q(\b_reg0_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \b_reg0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(\b_reg0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \b_reg0_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[20]),
        .Q(\b_reg0_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \b_reg0_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[21]),
        .Q(\b_reg0_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \b_reg0_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[22]),
        .Q(\b_reg0_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \b_reg0_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[23]),
        .Q(\b_reg0_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \b_reg0_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[24]),
        .Q(\b_reg0_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \b_reg0_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[25]),
        .Q(\b_reg0_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \b_reg0_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[26]),
        .Q(\b_reg0_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \b_reg0_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[27]),
        .Q(\b_reg0_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \b_reg0_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[28]),
        .Q(\b_reg0_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \b_reg0_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[29]),
        .Q(\b_reg0_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \b_reg0_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(\b_reg0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \b_reg0_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[30]),
        .Q(\b_reg0_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \b_reg0_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[31]),
        .Q(\b_reg0_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \b_reg0_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[32]),
        .Q(\b_reg0_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \b_reg0_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(\b_reg0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \b_reg0_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(\b_reg0_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \b_reg0_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[5]),
        .Q(\b_reg0_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \b_reg0_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[6]),
        .Q(\b_reg0_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \b_reg0_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[7]),
        .Q(\b_reg0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \b_reg0_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[8]),
        .Q(\b_reg0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \b_reg0_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[9]),
        .Q(\b_reg0_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \buff0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[17] ),
        .Q(buff0_reg__1[0]),
        .R(1'b0));
  FDRE \buff0_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[17] ),
        .Q(\buff0_reg[0]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[27] ),
        .Q(buff0_reg__1[10]),
        .R(1'b0));
  FDRE \buff0_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[27] ),
        .Q(\buff0_reg[10]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[28] ),
        .Q(buff0_reg__1[11]),
        .R(1'b0));
  FDRE \buff0_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[28] ),
        .Q(\buff0_reg[11]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[29] ),
        .Q(buff0_reg__1[12]),
        .R(1'b0));
  FDRE \buff0_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[29] ),
        .Q(\buff0_reg[12]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[30] ),
        .Q(buff0_reg__1[13]),
        .R(1'b0));
  FDRE \buff0_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[30] ),
        .Q(\buff0_reg[13]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[31] ),
        .Q(buff0_reg__1[14]),
        .R(1'b0));
  FDRE \buff0_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[31] ),
        .Q(\buff0_reg[14]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[32] ),
        .Q(buff0_reg__1[15]),
        .R(1'b0));
  FDRE \buff0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[18] ),
        .Q(buff0_reg__1[1]),
        .R(1'b0));
  FDRE \buff0_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[18] ),
        .Q(\buff0_reg[1]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[19] ),
        .Q(buff0_reg__1[2]),
        .R(1'b0));
  FDRE \buff0_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[19] ),
        .Q(\buff0_reg[2]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[20] ),
        .Q(buff0_reg__1[3]),
        .R(1'b0));
  FDRE \buff0_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[20] ),
        .Q(\buff0_reg[3]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[21] ),
        .Q(buff0_reg__1[4]),
        .R(1'b0));
  FDRE \buff0_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[21] ),
        .Q(\buff0_reg[4]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[22] ),
        .Q(buff0_reg__1[5]),
        .R(1'b0));
  FDRE \buff0_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[22] ),
        .Q(\buff0_reg[5]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[23] ),
        .Q(buff0_reg__1[6]),
        .R(1'b0));
  FDRE \buff0_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[23] ),
        .Q(\buff0_reg[6]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[24] ),
        .Q(buff0_reg__1[7]),
        .R(1'b0));
  FDRE \buff0_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[24] ),
        .Q(\buff0_reg[7]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[25] ),
        .Q(buff0_reg__1[8]),
        .R(1'b0));
  FDRE \buff0_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[25] ),
        .Q(\buff0_reg[8]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[26] ),
        .Q(buff0_reg__1[9]),
        .R(1'b0));
  FDRE \buff0_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[26] ),
        .Q(\buff0_reg[9]__0_n_0 ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\reg_173_reg[31] [16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,Q[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P({buff1_reg_n_58,buff1_reg_n_59,buff1_reg_n_60,buff1_reg_n_61,buff1_reg_n_62,buff1_reg_n_63,buff1_reg_n_64,buff1_reg_n_65,buff1_reg_n_66,buff1_reg_n_67,buff1_reg_n_68,buff1_reg_n_69,buff1_reg_n_70,buff1_reg_n_71,buff1_reg_n_72,buff1_reg_n_73,buff1_reg_n_74,buff1_reg_n_75,buff1_reg_n_76,buff1_reg_n_77,buff1_reg_n_78,buff1_reg_n_79,buff1_reg_n_80,buff1_reg_n_81,buff1_reg_n_82,buff1_reg_n_83,buff1_reg_n_84,buff1_reg_n_85,buff1_reg_n_86,buff1_reg_n_87,buff1_reg_n_88,buff1_reg_n_89,buff1_reg_n_90,buff1_reg_n_91,buff1_reg_n_92,buff1_reg_n_93,buff1_reg_n_94,buff1_reg_n_95,buff1_reg_n_96,buff1_reg_n_97,buff1_reg_n_98,buff1_reg_n_99,buff1_reg_n_100,buff1_reg_n_101,buff1_reg_n_102,buff1_reg_n_103,buff1_reg_n_104,buff1_reg_n_105}),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\reg_173_reg[31] [16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\b_reg0_reg_n_0_[32] ,\b_reg0_reg_n_0_[32] ,\b_reg0_reg_n_0_[32] ,\b_reg0_reg_n_0_[31] ,\b_reg0_reg_n_0_[30] ,\b_reg0_reg_n_0_[29] ,\b_reg0_reg_n_0_[28] ,\b_reg0_reg_n_0_[27] ,\b_reg0_reg_n_0_[26] ,\b_reg0_reg_n_0_[25] ,\b_reg0_reg_n_0_[24] ,\b_reg0_reg_n_0_[23] ,\b_reg0_reg_n_0_[22] ,\b_reg0_reg_n_0_[21] ,\b_reg0_reg_n_0_[20] ,\b_reg0_reg_n_0_[19] ,\b_reg0_reg_n_0_[18] ,\b_reg0_reg_n_0_[17] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg__0_OVERFLOW_UNCONNECTED),
        .P(NLW_buff2_reg__0_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .PCOUT({buff2_reg__0_n_106,buff2_reg__0_n_107,buff2_reg__0_n_108,buff2_reg__0_n_109,buff2_reg__0_n_110,buff2_reg__0_n_111,buff2_reg__0_n_112,buff2_reg__0_n_113,buff2_reg__0_n_114,buff2_reg__0_n_115,buff2_reg__0_n_116,buff2_reg__0_n_117,buff2_reg__0_n_118,buff2_reg__0_n_119,buff2_reg__0_n_120,buff2_reg__0_n_121,buff2_reg__0_n_122,buff2_reg__0_n_123,buff2_reg__0_n_124,buff2_reg__0_n_125,buff2_reg__0_n_126,buff2_reg__0_n_127,buff2_reg__0_n_128,buff2_reg__0_n_129,buff2_reg__0_n_130,buff2_reg__0_n_131,buff2_reg__0_n_132,buff2_reg__0_n_133,buff2_reg__0_n_134,buff2_reg__0_n_135,buff2_reg__0_n_136,buff2_reg__0_n_137,buff2_reg__0_n_138,buff2_reg__0_n_139,buff2_reg__0_n_140,buff2_reg__0_n_141,buff2_reg__0_n_142,buff2_reg__0_n_143,buff2_reg__0_n_144,buff2_reg__0_n_145,buff2_reg__0_n_146,buff2_reg__0_n_147,buff2_reg__0_n_148,buff2_reg__0_n_149,buff2_reg__0_n_150,buff2_reg__0_n_151,buff2_reg__0_n_152,buff2_reg__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff3_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\b_reg0_reg_n_0_[16] ,\b_reg0_reg_n_0_[15] ,\b_reg0_reg_n_0_[14] ,\b_reg0_reg_n_0_[13] ,\b_reg0_reg_n_0_[12] ,\b_reg0_reg_n_0_[11] ,\b_reg0_reg_n_0_[10] ,\b_reg0_reg_n_0_[9] ,\b_reg0_reg_n_0_[8] ,\b_reg0_reg_n_0_[7] ,\b_reg0_reg_n_0_[6] ,\b_reg0_reg_n_0_[5] ,\b_reg0_reg_n_0_[4] ,\b_reg0_reg_n_0_[3] ,\b_reg0_reg_n_0_[2] ,\b_reg0_reg_n_0_[1] ,\b_reg0_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff3_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,\a_reg0_reg_n_0_[31] ,\a_reg0_reg_n_0_[30] ,\a_reg0_reg_n_0_[29] ,\a_reg0_reg_n_0_[28] ,\a_reg0_reg_n_0_[27] ,\a_reg0_reg_n_0_[26] ,\a_reg0_reg_n_0_[25] ,\a_reg0_reg_n_0_[24] ,\a_reg0_reg_n_0_[23] ,\a_reg0_reg_n_0_[22] ,\a_reg0_reg_n_0_[21] ,\a_reg0_reg_n_0_[20] ,\a_reg0_reg_n_0_[19] ,\a_reg0_reg_n_0_[18] ,\a_reg0_reg_n_0_[17] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff3_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff3_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff3_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff3_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff3_reg__0_OVERFLOW_UNCONNECTED),
        .P({buff3_reg__0_n_58,buff3_reg__0_n_59,buff3_reg__0_n_60,buff3_reg__0_n_61,buff3_reg__0_n_62,buff3_reg__0_n_63,buff3_reg__0_n_64,buff3_reg__0_n_65,buff3_reg__0_n_66,buff3_reg__0_n_67,buff3_reg__0_n_68,buff3_reg__0_n_69,buff3_reg__0_n_70,buff3_reg__0_n_71,buff3_reg__0_n_72,buff3_reg__0_n_73,buff3_reg__0_n_74,buff3_reg__0_n_75,buff3_reg__0_n_76,buff3_reg__0_n_77,buff3_reg__0_n_78,buff3_reg__0_n_79,buff3_reg__0_n_80,buff3_reg__0_n_81,buff3_reg__0_n_82,buff3_reg__0_n_83,buff3_reg__0_n_84,buff3_reg__0_n_85,buff3_reg__0_n_86,buff3_reg__0_n_87,buff3_reg__0_n_88,buff3_reg__0_n_89,buff3_reg__0_n_90,buff3_reg__0_n_91,buff3_reg__0_n_92,buff3_reg__0_n_93,buff3_reg__0_n_94,buff3_reg__0_n_95,buff3_reg__0_n_96,buff3_reg__0_n_97,buff3_reg__0_n_98,buff3_reg__0_n_99,buff3_reg__0_n_100,buff3_reg__0_n_101,buff3_reg__0_n_102,buff3_reg__0_n_103,buff3_reg__0_n_104,buff3_reg__0_n_105}),
        .PATTERNBDETECT(NLW_buff3_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff3_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff2_reg__0_n_106,buff2_reg__0_n_107,buff2_reg__0_n_108,buff2_reg__0_n_109,buff2_reg__0_n_110,buff2_reg__0_n_111,buff2_reg__0_n_112,buff2_reg__0_n_113,buff2_reg__0_n_114,buff2_reg__0_n_115,buff2_reg__0_n_116,buff2_reg__0_n_117,buff2_reg__0_n_118,buff2_reg__0_n_119,buff2_reg__0_n_120,buff2_reg__0_n_121,buff2_reg__0_n_122,buff2_reg__0_n_123,buff2_reg__0_n_124,buff2_reg__0_n_125,buff2_reg__0_n_126,buff2_reg__0_n_127,buff2_reg__0_n_128,buff2_reg__0_n_129,buff2_reg__0_n_130,buff2_reg__0_n_131,buff2_reg__0_n_132,buff2_reg__0_n_133,buff2_reg__0_n_134,buff2_reg__0_n_135,buff2_reg__0_n_136,buff2_reg__0_n_137,buff2_reg__0_n_138,buff2_reg__0_n_139,buff2_reg__0_n_140,buff2_reg__0_n_141,buff2_reg__0_n_142,buff2_reg__0_n_143,buff2_reg__0_n_144,buff2_reg__0_n_145,buff2_reg__0_n_146,buff2_reg__0_n_147,buff2_reg__0_n_148,buff2_reg__0_n_149,buff2_reg__0_n_150,buff2_reg__0_n_151,buff2_reg__0_n_152,buff2_reg__0_n_153}),
        .PCOUT({buff3_reg__0_n_106,buff3_reg__0_n_107,buff3_reg__0_n_108,buff3_reg__0_n_109,buff3_reg__0_n_110,buff3_reg__0_n_111,buff3_reg__0_n_112,buff3_reg__0_n_113,buff3_reg__0_n_114,buff3_reg__0_n_115,buff3_reg__0_n_116,buff3_reg__0_n_117,buff3_reg__0_n_118,buff3_reg__0_n_119,buff3_reg__0_n_120,buff3_reg__0_n_121,buff3_reg__0_n_122,buff3_reg__0_n_123,buff3_reg__0_n_124,buff3_reg__0_n_125,buff3_reg__0_n_126,buff3_reg__0_n_127,buff3_reg__0_n_128,buff3_reg__0_n_129,buff3_reg__0_n_130,buff3_reg__0_n_131,buff3_reg__0_n_132,buff3_reg__0_n_133,buff3_reg__0_n_134,buff3_reg__0_n_135,buff3_reg__0_n_136,buff3_reg__0_n_137,buff3_reg__0_n_138,buff3_reg__0_n_139,buff3_reg__0_n_140,buff3_reg__0_n_141,buff3_reg__0_n_142,buff3_reg__0_n_143,buff3_reg__0_n_144,buff3_reg__0_n_145,buff3_reg__0_n_146,buff3_reg__0_n_147,buff3_reg__0_n_148,buff3_reg__0_n_149,buff3_reg__0_n_150,buff3_reg__0_n_151,buff3_reg__0_n_152,buff3_reg__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff3_reg__0_UNDERFLOW_UNCONNECTED));
  FDRE \buff4_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_105),
        .Q(buff4_reg[17]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_32ns_33s_bkb_U4/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_32ns_33s_bkb_U4/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[0]_srl3 " *) 
  SRL16E \buff4_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_105),
        .Q(buff4_reg[0]));
  FDRE \buff4_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_95),
        .Q(buff4_reg[27]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_32ns_33s_bkb_U4/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_32ns_33s_bkb_U4/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[10]_srl3 " *) 
  SRL16E \buff4_reg[10]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_95),
        .Q(buff4_reg[10]));
  FDRE \buff4_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_94),
        .Q(buff4_reg[28]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_32ns_33s_bkb_U4/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_32ns_33s_bkb_U4/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[11]_srl3 " *) 
  SRL16E \buff4_reg[11]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_94),
        .Q(buff4_reg[11]));
  FDRE \buff4_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_93),
        .Q(buff4_reg[29]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_32ns_33s_bkb_U4/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_32ns_33s_bkb_U4/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[12]_srl3 " *) 
  SRL16E \buff4_reg[12]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_93),
        .Q(buff4_reg[12]));
  FDRE \buff4_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_92),
        .Q(buff4_reg[30]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_32ns_33s_bkb_U4/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_32ns_33s_bkb_U4/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[13]_srl3 " *) 
  SRL16E \buff4_reg[13]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_92),
        .Q(buff4_reg[13]));
  FDRE \buff4_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_91),
        .Q(buff4_reg[31]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_32ns_33s_bkb_U4/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_32ns_33s_bkb_U4/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[14]_srl3 " *) 
  SRL16E \buff4_reg[14]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_91),
        .Q(buff4_reg[14]));
  FDRE \buff4_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_90),
        .Q(buff4_reg[32]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_32ns_33s_bkb_U4/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_32ns_33s_bkb_U4/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[15]_srl3 " *) 
  SRL16E \buff4_reg[15]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_90),
        .Q(buff4_reg[15]));
  FDRE \buff4_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_89),
        .Q(buff4_reg[33]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_32ns_33s_bkb_U4/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_32ns_33s_bkb_U4/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[16]_srl3 " *) 
  SRL16E \buff4_reg[16]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_89),
        .Q(buff4_reg[16]));
  FDRE \buff4_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_104),
        .Q(buff4_reg[18]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_32ns_33s_bkb_U4/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_32ns_33s_bkb_U4/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[1]_srl3 " *) 
  SRL16E \buff4_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_104),
        .Q(buff4_reg[1]));
  FDRE \buff4_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_103),
        .Q(buff4_reg[19]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_32ns_33s_bkb_U4/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_32ns_33s_bkb_U4/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[2]_srl3 " *) 
  SRL16E \buff4_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_103),
        .Q(buff4_reg[2]));
  FDRE \buff4_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_102),
        .Q(buff4_reg[20]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_32ns_33s_bkb_U4/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_32ns_33s_bkb_U4/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[3]_srl3 " *) 
  SRL16E \buff4_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_102),
        .Q(buff4_reg[3]));
  FDRE \buff4_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_101),
        .Q(buff4_reg[21]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_32ns_33s_bkb_U4/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_32ns_33s_bkb_U4/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[4]_srl3 " *) 
  SRL16E \buff4_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_101),
        .Q(buff4_reg[4]));
  FDRE \buff4_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_100),
        .Q(buff4_reg[22]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_32ns_33s_bkb_U4/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_32ns_33s_bkb_U4/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[5]_srl3 " *) 
  SRL16E \buff4_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_100),
        .Q(buff4_reg[5]));
  FDRE \buff4_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_99),
        .Q(buff4_reg[23]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_32ns_33s_bkb_U4/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_32ns_33s_bkb_U4/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[6]_srl3 " *) 
  SRL16E \buff4_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_99),
        .Q(buff4_reg[6]));
  FDRE \buff4_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_98),
        .Q(buff4_reg[24]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_32ns_33s_bkb_U4/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_32ns_33s_bkb_U4/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[7]_srl3 " *) 
  SRL16E \buff4_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_98),
        .Q(buff4_reg[7]));
  FDRE \buff4_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_97),
        .Q(buff4_reg[25]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_32ns_33s_bkb_U4/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_32ns_33s_bkb_U4/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[8]_srl3 " *) 
  SRL16E \buff4_reg[8]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_97),
        .Q(buff4_reg[8]));
  FDRE \buff4_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_96),
        .Q(buff4_reg[26]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_32ns_33s_bkb_U4/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_32ns_33s_bkb_U4/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[9]_srl3 " *) 
  SRL16E \buff4_reg[9]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_96),
        .Q(buff4_reg[9]));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff4_reg__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\buff0_reg[14]__0_n_0 ,\buff0_reg[13]__0_n_0 ,\buff0_reg[12]__0_n_0 ,\buff0_reg[11]__0_n_0 ,\buff0_reg[10]__0_n_0 ,\buff0_reg[9]__0_n_0 ,\buff0_reg[8]__0_n_0 ,\buff0_reg[7]__0_n_0 ,\buff0_reg[6]__0_n_0 ,\buff0_reg[5]__0_n_0 ,\buff0_reg[4]__0_n_0 ,\buff0_reg[3]__0_n_0 ,\buff0_reg[2]__0_n_0 ,\buff0_reg[1]__0_n_0 ,\buff0_reg[0]__0_n_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff4_reg__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({buff0_reg__1[15],buff0_reg__1[15],buff0_reg__1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff4_reg__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff4_reg__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff4_reg__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff4_reg__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff4_reg__1_OVERFLOW_UNCONNECTED),
        .P({buff4_reg__1_n_58,buff4_reg__1_n_59,buff4_reg__1_n_60,buff4_reg__1_n_61,buff4_reg__1_n_62,buff4_reg__1_n_63,buff4_reg__1_n_64,buff4_reg__1_n_65,buff4_reg__1_n_66,buff4_reg__1_n_67,buff4_reg__1_n_68,buff4_reg__1_n_69,buff4_reg__1_n_70,buff4_reg__1_n_71,buff4_reg__1_n_72,buff4_reg__1_n_73,buff4_reg__1_n_74,buff4_reg[64:34]}),
        .PATTERNBDETECT(NLW_buff4_reg__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff4_reg__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff3_reg__0_n_106,buff3_reg__0_n_107,buff3_reg__0_n_108,buff3_reg__0_n_109,buff3_reg__0_n_110,buff3_reg__0_n_111,buff3_reg__0_n_112,buff3_reg__0_n_113,buff3_reg__0_n_114,buff3_reg__0_n_115,buff3_reg__0_n_116,buff3_reg__0_n_117,buff3_reg__0_n_118,buff3_reg__0_n_119,buff3_reg__0_n_120,buff3_reg__0_n_121,buff3_reg__0_n_122,buff3_reg__0_n_123,buff3_reg__0_n_124,buff3_reg__0_n_125,buff3_reg__0_n_126,buff3_reg__0_n_127,buff3_reg__0_n_128,buff3_reg__0_n_129,buff3_reg__0_n_130,buff3_reg__0_n_131,buff3_reg__0_n_132,buff3_reg__0_n_133,buff3_reg__0_n_134,buff3_reg__0_n_135,buff3_reg__0_n_136,buff3_reg__0_n_137,buff3_reg__0_n_138,buff3_reg__0_n_139,buff3_reg__0_n_140,buff3_reg__0_n_141,buff3_reg__0_n_142,buff3_reg__0_n_143,buff3_reg__0_n_144,buff3_reg__0_n_145,buff3_reg__0_n_146,buff3_reg__0_n_147,buff3_reg__0_n_148,buff3_reg__0_n_149,buff3_reg__0_n_150,buff3_reg__0_n_151,buff3_reg__0_n_152,buff3_reg__0_n_153}),
        .PCOUT(NLW_buff4_reg__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff4_reg__1_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "pwm_mul_32ns_33s_bkb_MulnS_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_32ns_33s_bkb_MulnS_0_12
   (buff4_reg,
    Q,
    \reg_173_reg[31] ,
    ap_clk);
  output [64:0]buff4_reg;
  input [32:0]Q;
  input [31:0]\reg_173_reg[31] ;
  input ap_clk;

  (* RTL_KEEP = "true" *) wire [32:0]Q;
  wire \a_reg0_reg_n_0_[17] ;
  wire \a_reg0_reg_n_0_[18] ;
  wire \a_reg0_reg_n_0_[19] ;
  wire \a_reg0_reg_n_0_[20] ;
  wire \a_reg0_reg_n_0_[21] ;
  wire \a_reg0_reg_n_0_[22] ;
  wire \a_reg0_reg_n_0_[23] ;
  wire \a_reg0_reg_n_0_[24] ;
  wire \a_reg0_reg_n_0_[25] ;
  wire \a_reg0_reg_n_0_[26] ;
  wire \a_reg0_reg_n_0_[27] ;
  wire \a_reg0_reg_n_0_[28] ;
  wire \a_reg0_reg_n_0_[29] ;
  wire \a_reg0_reg_n_0_[30] ;
  wire \a_reg0_reg_n_0_[31] ;
  wire ap_clk;
  wire \b_reg0_reg_n_0_[0] ;
  wire \b_reg0_reg_n_0_[10] ;
  wire \b_reg0_reg_n_0_[11] ;
  wire \b_reg0_reg_n_0_[12] ;
  wire \b_reg0_reg_n_0_[13] ;
  wire \b_reg0_reg_n_0_[14] ;
  wire \b_reg0_reg_n_0_[15] ;
  wire \b_reg0_reg_n_0_[16] ;
  wire \b_reg0_reg_n_0_[17] ;
  wire \b_reg0_reg_n_0_[18] ;
  wire \b_reg0_reg_n_0_[19] ;
  wire \b_reg0_reg_n_0_[1] ;
  wire \b_reg0_reg_n_0_[20] ;
  wire \b_reg0_reg_n_0_[21] ;
  wire \b_reg0_reg_n_0_[22] ;
  wire \b_reg0_reg_n_0_[23] ;
  wire \b_reg0_reg_n_0_[24] ;
  wire \b_reg0_reg_n_0_[25] ;
  wire \b_reg0_reg_n_0_[26] ;
  wire \b_reg0_reg_n_0_[27] ;
  wire \b_reg0_reg_n_0_[28] ;
  wire \b_reg0_reg_n_0_[29] ;
  wire \b_reg0_reg_n_0_[2] ;
  wire \b_reg0_reg_n_0_[30] ;
  wire \b_reg0_reg_n_0_[31] ;
  wire \b_reg0_reg_n_0_[32] ;
  wire \b_reg0_reg_n_0_[3] ;
  wire \b_reg0_reg_n_0_[4] ;
  wire \b_reg0_reg_n_0_[5] ;
  wire \b_reg0_reg_n_0_[6] ;
  wire \b_reg0_reg_n_0_[7] ;
  wire \b_reg0_reg_n_0_[8] ;
  wire \b_reg0_reg_n_0_[9] ;
  wire \buff0_reg[0]__0_n_0 ;
  wire \buff0_reg[10]__0_n_0 ;
  wire \buff0_reg[11]__0_n_0 ;
  wire \buff0_reg[12]__0_n_0 ;
  wire \buff0_reg[13]__0_n_0 ;
  wire \buff0_reg[14]__0_n_0 ;
  wire \buff0_reg[1]__0_n_0 ;
  wire \buff0_reg[2]__0_n_0 ;
  wire \buff0_reg[3]__0_n_0 ;
  wire \buff0_reg[4]__0_n_0 ;
  wire \buff0_reg[5]__0_n_0 ;
  wire \buff0_reg[6]__0_n_0 ;
  wire \buff0_reg[7]__0_n_0 ;
  wire \buff0_reg[8]__0_n_0 ;
  wire \buff0_reg[9]__0_n_0 ;
  wire [15:0]buff0_reg__1;
  wire buff1_reg_n_100;
  wire buff1_reg_n_101;
  wire buff1_reg_n_102;
  wire buff1_reg_n_103;
  wire buff1_reg_n_104;
  wire buff1_reg_n_105;
  wire buff1_reg_n_106;
  wire buff1_reg_n_107;
  wire buff1_reg_n_108;
  wire buff1_reg_n_109;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire buff1_reg_n_58;
  wire buff1_reg_n_59;
  wire buff1_reg_n_60;
  wire buff1_reg_n_61;
  wire buff1_reg_n_62;
  wire buff1_reg_n_63;
  wire buff1_reg_n_64;
  wire buff1_reg_n_65;
  wire buff1_reg_n_66;
  wire buff1_reg_n_67;
  wire buff1_reg_n_68;
  wire buff1_reg_n_69;
  wire buff1_reg_n_70;
  wire buff1_reg_n_71;
  wire buff1_reg_n_72;
  wire buff1_reg_n_73;
  wire buff1_reg_n_74;
  wire buff1_reg_n_75;
  wire buff1_reg_n_76;
  wire buff1_reg_n_77;
  wire buff1_reg_n_78;
  wire buff1_reg_n_79;
  wire buff1_reg_n_80;
  wire buff1_reg_n_81;
  wire buff1_reg_n_82;
  wire buff1_reg_n_83;
  wire buff1_reg_n_84;
  wire buff1_reg_n_85;
  wire buff1_reg_n_86;
  wire buff1_reg_n_87;
  wire buff1_reg_n_88;
  wire buff1_reg_n_89;
  wire buff1_reg_n_90;
  wire buff1_reg_n_91;
  wire buff1_reg_n_92;
  wire buff1_reg_n_93;
  wire buff1_reg_n_94;
  wire buff1_reg_n_95;
  wire buff1_reg_n_96;
  wire buff1_reg_n_97;
  wire buff1_reg_n_98;
  wire buff1_reg_n_99;
  wire buff2_reg__0_n_106;
  wire buff2_reg__0_n_107;
  wire buff2_reg__0_n_108;
  wire buff2_reg__0_n_109;
  wire buff2_reg__0_n_110;
  wire buff2_reg__0_n_111;
  wire buff2_reg__0_n_112;
  wire buff2_reg__0_n_113;
  wire buff2_reg__0_n_114;
  wire buff2_reg__0_n_115;
  wire buff2_reg__0_n_116;
  wire buff2_reg__0_n_117;
  wire buff2_reg__0_n_118;
  wire buff2_reg__0_n_119;
  wire buff2_reg__0_n_120;
  wire buff2_reg__0_n_121;
  wire buff2_reg__0_n_122;
  wire buff2_reg__0_n_123;
  wire buff2_reg__0_n_124;
  wire buff2_reg__0_n_125;
  wire buff2_reg__0_n_126;
  wire buff2_reg__0_n_127;
  wire buff2_reg__0_n_128;
  wire buff2_reg__0_n_129;
  wire buff2_reg__0_n_130;
  wire buff2_reg__0_n_131;
  wire buff2_reg__0_n_132;
  wire buff2_reg__0_n_133;
  wire buff2_reg__0_n_134;
  wire buff2_reg__0_n_135;
  wire buff2_reg__0_n_136;
  wire buff2_reg__0_n_137;
  wire buff2_reg__0_n_138;
  wire buff2_reg__0_n_139;
  wire buff2_reg__0_n_140;
  wire buff2_reg__0_n_141;
  wire buff2_reg__0_n_142;
  wire buff2_reg__0_n_143;
  wire buff2_reg__0_n_144;
  wire buff2_reg__0_n_145;
  wire buff2_reg__0_n_146;
  wire buff2_reg__0_n_147;
  wire buff2_reg__0_n_148;
  wire buff2_reg__0_n_149;
  wire buff2_reg__0_n_150;
  wire buff2_reg__0_n_151;
  wire buff2_reg__0_n_152;
  wire buff2_reg__0_n_153;
  wire buff3_reg__0_n_100;
  wire buff3_reg__0_n_101;
  wire buff3_reg__0_n_102;
  wire buff3_reg__0_n_103;
  wire buff3_reg__0_n_104;
  wire buff3_reg__0_n_105;
  wire buff3_reg__0_n_106;
  wire buff3_reg__0_n_107;
  wire buff3_reg__0_n_108;
  wire buff3_reg__0_n_109;
  wire buff3_reg__0_n_110;
  wire buff3_reg__0_n_111;
  wire buff3_reg__0_n_112;
  wire buff3_reg__0_n_113;
  wire buff3_reg__0_n_114;
  wire buff3_reg__0_n_115;
  wire buff3_reg__0_n_116;
  wire buff3_reg__0_n_117;
  wire buff3_reg__0_n_118;
  wire buff3_reg__0_n_119;
  wire buff3_reg__0_n_120;
  wire buff3_reg__0_n_121;
  wire buff3_reg__0_n_122;
  wire buff3_reg__0_n_123;
  wire buff3_reg__0_n_124;
  wire buff3_reg__0_n_125;
  wire buff3_reg__0_n_126;
  wire buff3_reg__0_n_127;
  wire buff3_reg__0_n_128;
  wire buff3_reg__0_n_129;
  wire buff3_reg__0_n_130;
  wire buff3_reg__0_n_131;
  wire buff3_reg__0_n_132;
  wire buff3_reg__0_n_133;
  wire buff3_reg__0_n_134;
  wire buff3_reg__0_n_135;
  wire buff3_reg__0_n_136;
  wire buff3_reg__0_n_137;
  wire buff3_reg__0_n_138;
  wire buff3_reg__0_n_139;
  wire buff3_reg__0_n_140;
  wire buff3_reg__0_n_141;
  wire buff3_reg__0_n_142;
  wire buff3_reg__0_n_143;
  wire buff3_reg__0_n_144;
  wire buff3_reg__0_n_145;
  wire buff3_reg__0_n_146;
  wire buff3_reg__0_n_147;
  wire buff3_reg__0_n_148;
  wire buff3_reg__0_n_149;
  wire buff3_reg__0_n_150;
  wire buff3_reg__0_n_151;
  wire buff3_reg__0_n_152;
  wire buff3_reg__0_n_153;
  wire buff3_reg__0_n_58;
  wire buff3_reg__0_n_59;
  wire buff3_reg__0_n_60;
  wire buff3_reg__0_n_61;
  wire buff3_reg__0_n_62;
  wire buff3_reg__0_n_63;
  wire buff3_reg__0_n_64;
  wire buff3_reg__0_n_65;
  wire buff3_reg__0_n_66;
  wire buff3_reg__0_n_67;
  wire buff3_reg__0_n_68;
  wire buff3_reg__0_n_69;
  wire buff3_reg__0_n_70;
  wire buff3_reg__0_n_71;
  wire buff3_reg__0_n_72;
  wire buff3_reg__0_n_73;
  wire buff3_reg__0_n_74;
  wire buff3_reg__0_n_75;
  wire buff3_reg__0_n_76;
  wire buff3_reg__0_n_77;
  wire buff3_reg__0_n_78;
  wire buff3_reg__0_n_79;
  wire buff3_reg__0_n_80;
  wire buff3_reg__0_n_81;
  wire buff3_reg__0_n_82;
  wire buff3_reg__0_n_83;
  wire buff3_reg__0_n_84;
  wire buff3_reg__0_n_85;
  wire buff3_reg__0_n_86;
  wire buff3_reg__0_n_87;
  wire buff3_reg__0_n_88;
  wire buff3_reg__0_n_89;
  wire buff3_reg__0_n_90;
  wire buff3_reg__0_n_91;
  wire buff3_reg__0_n_92;
  wire buff3_reg__0_n_93;
  wire buff3_reg__0_n_94;
  wire buff3_reg__0_n_95;
  wire buff3_reg__0_n_96;
  wire buff3_reg__0_n_97;
  wire buff3_reg__0_n_98;
  wire buff3_reg__0_n_99;
  wire [64:0]buff4_reg;
  wire buff4_reg__1_n_58;
  wire buff4_reg__1_n_59;
  wire buff4_reg__1_n_60;
  wire buff4_reg__1_n_61;
  wire buff4_reg__1_n_62;
  wire buff4_reg__1_n_63;
  wire buff4_reg__1_n_64;
  wire buff4_reg__1_n_65;
  wire buff4_reg__1_n_66;
  wire buff4_reg__1_n_67;
  wire buff4_reg__1_n_68;
  wire buff4_reg__1_n_69;
  wire buff4_reg__1_n_70;
  wire buff4_reg__1_n_71;
  wire buff4_reg__1_n_72;
  wire buff4_reg__1_n_73;
  wire buff4_reg__1_n_74;
  (* RTL_KEEP = "true" *) wire [31:0]\reg_173_reg[31] ;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg__0_P_UNCONNECTED;
  wire NLW_buff3_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff3_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff3_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff3_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff3_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff3_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff3_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff3_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff3_reg__0_CARRYOUT_UNCONNECTED;
  wire NLW_buff4_reg__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff4_reg__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff4_reg__1_OVERFLOW_UNCONNECTED;
  wire NLW_buff4_reg__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff4_reg__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff4_reg__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff4_reg__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff4_reg__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff4_reg__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff4_reg__1_PCOUT_UNCONNECTED;

  FDRE \a_reg0_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reg_173_reg[31] [17]),
        .Q(\a_reg0_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \a_reg0_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reg_173_reg[31] [18]),
        .Q(\a_reg0_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \a_reg0_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reg_173_reg[31] [19]),
        .Q(\a_reg0_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \a_reg0_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reg_173_reg[31] [20]),
        .Q(\a_reg0_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \a_reg0_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reg_173_reg[31] [21]),
        .Q(\a_reg0_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \a_reg0_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reg_173_reg[31] [22]),
        .Q(\a_reg0_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \a_reg0_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reg_173_reg[31] [23]),
        .Q(\a_reg0_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \a_reg0_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reg_173_reg[31] [24]),
        .Q(\a_reg0_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \a_reg0_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reg_173_reg[31] [25]),
        .Q(\a_reg0_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \a_reg0_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reg_173_reg[31] [26]),
        .Q(\a_reg0_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \a_reg0_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reg_173_reg[31] [27]),
        .Q(\a_reg0_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \a_reg0_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reg_173_reg[31] [28]),
        .Q(\a_reg0_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \a_reg0_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reg_173_reg[31] [29]),
        .Q(\a_reg0_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \a_reg0_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reg_173_reg[31] [30]),
        .Q(\a_reg0_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \a_reg0_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reg_173_reg[31] [31]),
        .Q(\a_reg0_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \b_reg0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(\b_reg0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \b_reg0_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[10]),
        .Q(\b_reg0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \b_reg0_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[11]),
        .Q(\b_reg0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \b_reg0_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[12]),
        .Q(\b_reg0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \b_reg0_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[13]),
        .Q(\b_reg0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \b_reg0_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[14]),
        .Q(\b_reg0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \b_reg0_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[15]),
        .Q(\b_reg0_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \b_reg0_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[16]),
        .Q(\b_reg0_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \b_reg0_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[17]),
        .Q(\b_reg0_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \b_reg0_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[18]),
        .Q(\b_reg0_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \b_reg0_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[19]),
        .Q(\b_reg0_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \b_reg0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(\b_reg0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \b_reg0_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[20]),
        .Q(\b_reg0_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \b_reg0_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[21]),
        .Q(\b_reg0_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \b_reg0_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[22]),
        .Q(\b_reg0_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \b_reg0_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[23]),
        .Q(\b_reg0_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \b_reg0_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[24]),
        .Q(\b_reg0_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \b_reg0_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[25]),
        .Q(\b_reg0_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \b_reg0_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[26]),
        .Q(\b_reg0_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \b_reg0_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[27]),
        .Q(\b_reg0_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \b_reg0_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[28]),
        .Q(\b_reg0_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \b_reg0_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[29]),
        .Q(\b_reg0_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \b_reg0_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(\b_reg0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \b_reg0_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[30]),
        .Q(\b_reg0_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \b_reg0_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[31]),
        .Q(\b_reg0_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \b_reg0_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[32]),
        .Q(\b_reg0_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \b_reg0_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(\b_reg0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \b_reg0_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(\b_reg0_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \b_reg0_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[5]),
        .Q(\b_reg0_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \b_reg0_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[6]),
        .Q(\b_reg0_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \b_reg0_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[7]),
        .Q(\b_reg0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \b_reg0_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[8]),
        .Q(\b_reg0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \b_reg0_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[9]),
        .Q(\b_reg0_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \buff0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[17] ),
        .Q(buff0_reg__1[0]),
        .R(1'b0));
  FDRE \buff0_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[17] ),
        .Q(\buff0_reg[0]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[27] ),
        .Q(buff0_reg__1[10]),
        .R(1'b0));
  FDRE \buff0_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[27] ),
        .Q(\buff0_reg[10]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[28] ),
        .Q(buff0_reg__1[11]),
        .R(1'b0));
  FDRE \buff0_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[28] ),
        .Q(\buff0_reg[11]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[29] ),
        .Q(buff0_reg__1[12]),
        .R(1'b0));
  FDRE \buff0_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[29] ),
        .Q(\buff0_reg[12]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[30] ),
        .Q(buff0_reg__1[13]),
        .R(1'b0));
  FDRE \buff0_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[30] ),
        .Q(\buff0_reg[13]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[31] ),
        .Q(buff0_reg__1[14]),
        .R(1'b0));
  FDRE \buff0_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[31] ),
        .Q(\buff0_reg[14]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[32] ),
        .Q(buff0_reg__1[15]),
        .R(1'b0));
  FDRE \buff0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[18] ),
        .Q(buff0_reg__1[1]),
        .R(1'b0));
  FDRE \buff0_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[18] ),
        .Q(\buff0_reg[1]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[19] ),
        .Q(buff0_reg__1[2]),
        .R(1'b0));
  FDRE \buff0_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[19] ),
        .Q(\buff0_reg[2]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[20] ),
        .Q(buff0_reg__1[3]),
        .R(1'b0));
  FDRE \buff0_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[20] ),
        .Q(\buff0_reg[3]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[21] ),
        .Q(buff0_reg__1[4]),
        .R(1'b0));
  FDRE \buff0_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[21] ),
        .Q(\buff0_reg[4]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[22] ),
        .Q(buff0_reg__1[5]),
        .R(1'b0));
  FDRE \buff0_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[22] ),
        .Q(\buff0_reg[5]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[23] ),
        .Q(buff0_reg__1[6]),
        .R(1'b0));
  FDRE \buff0_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[23] ),
        .Q(\buff0_reg[6]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[24] ),
        .Q(buff0_reg__1[7]),
        .R(1'b0));
  FDRE \buff0_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[24] ),
        .Q(\buff0_reg[7]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[25] ),
        .Q(buff0_reg__1[8]),
        .R(1'b0));
  FDRE \buff0_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[25] ),
        .Q(\buff0_reg[8]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[26] ),
        .Q(buff0_reg__1[9]),
        .R(1'b0));
  FDRE \buff0_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[26] ),
        .Q(\buff0_reg[9]__0_n_0 ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\reg_173_reg[31] [16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,Q[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P({buff1_reg_n_58,buff1_reg_n_59,buff1_reg_n_60,buff1_reg_n_61,buff1_reg_n_62,buff1_reg_n_63,buff1_reg_n_64,buff1_reg_n_65,buff1_reg_n_66,buff1_reg_n_67,buff1_reg_n_68,buff1_reg_n_69,buff1_reg_n_70,buff1_reg_n_71,buff1_reg_n_72,buff1_reg_n_73,buff1_reg_n_74,buff1_reg_n_75,buff1_reg_n_76,buff1_reg_n_77,buff1_reg_n_78,buff1_reg_n_79,buff1_reg_n_80,buff1_reg_n_81,buff1_reg_n_82,buff1_reg_n_83,buff1_reg_n_84,buff1_reg_n_85,buff1_reg_n_86,buff1_reg_n_87,buff1_reg_n_88,buff1_reg_n_89,buff1_reg_n_90,buff1_reg_n_91,buff1_reg_n_92,buff1_reg_n_93,buff1_reg_n_94,buff1_reg_n_95,buff1_reg_n_96,buff1_reg_n_97,buff1_reg_n_98,buff1_reg_n_99,buff1_reg_n_100,buff1_reg_n_101,buff1_reg_n_102,buff1_reg_n_103,buff1_reg_n_104,buff1_reg_n_105}),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\reg_173_reg[31] [16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\b_reg0_reg_n_0_[32] ,\b_reg0_reg_n_0_[32] ,\b_reg0_reg_n_0_[32] ,\b_reg0_reg_n_0_[31] ,\b_reg0_reg_n_0_[30] ,\b_reg0_reg_n_0_[29] ,\b_reg0_reg_n_0_[28] ,\b_reg0_reg_n_0_[27] ,\b_reg0_reg_n_0_[26] ,\b_reg0_reg_n_0_[25] ,\b_reg0_reg_n_0_[24] ,\b_reg0_reg_n_0_[23] ,\b_reg0_reg_n_0_[22] ,\b_reg0_reg_n_0_[21] ,\b_reg0_reg_n_0_[20] ,\b_reg0_reg_n_0_[19] ,\b_reg0_reg_n_0_[18] ,\b_reg0_reg_n_0_[17] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg__0_OVERFLOW_UNCONNECTED),
        .P(NLW_buff2_reg__0_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .PCOUT({buff2_reg__0_n_106,buff2_reg__0_n_107,buff2_reg__0_n_108,buff2_reg__0_n_109,buff2_reg__0_n_110,buff2_reg__0_n_111,buff2_reg__0_n_112,buff2_reg__0_n_113,buff2_reg__0_n_114,buff2_reg__0_n_115,buff2_reg__0_n_116,buff2_reg__0_n_117,buff2_reg__0_n_118,buff2_reg__0_n_119,buff2_reg__0_n_120,buff2_reg__0_n_121,buff2_reg__0_n_122,buff2_reg__0_n_123,buff2_reg__0_n_124,buff2_reg__0_n_125,buff2_reg__0_n_126,buff2_reg__0_n_127,buff2_reg__0_n_128,buff2_reg__0_n_129,buff2_reg__0_n_130,buff2_reg__0_n_131,buff2_reg__0_n_132,buff2_reg__0_n_133,buff2_reg__0_n_134,buff2_reg__0_n_135,buff2_reg__0_n_136,buff2_reg__0_n_137,buff2_reg__0_n_138,buff2_reg__0_n_139,buff2_reg__0_n_140,buff2_reg__0_n_141,buff2_reg__0_n_142,buff2_reg__0_n_143,buff2_reg__0_n_144,buff2_reg__0_n_145,buff2_reg__0_n_146,buff2_reg__0_n_147,buff2_reg__0_n_148,buff2_reg__0_n_149,buff2_reg__0_n_150,buff2_reg__0_n_151,buff2_reg__0_n_152,buff2_reg__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff3_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\b_reg0_reg_n_0_[16] ,\b_reg0_reg_n_0_[15] ,\b_reg0_reg_n_0_[14] ,\b_reg0_reg_n_0_[13] ,\b_reg0_reg_n_0_[12] ,\b_reg0_reg_n_0_[11] ,\b_reg0_reg_n_0_[10] ,\b_reg0_reg_n_0_[9] ,\b_reg0_reg_n_0_[8] ,\b_reg0_reg_n_0_[7] ,\b_reg0_reg_n_0_[6] ,\b_reg0_reg_n_0_[5] ,\b_reg0_reg_n_0_[4] ,\b_reg0_reg_n_0_[3] ,\b_reg0_reg_n_0_[2] ,\b_reg0_reg_n_0_[1] ,\b_reg0_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff3_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,\a_reg0_reg_n_0_[31] ,\a_reg0_reg_n_0_[30] ,\a_reg0_reg_n_0_[29] ,\a_reg0_reg_n_0_[28] ,\a_reg0_reg_n_0_[27] ,\a_reg0_reg_n_0_[26] ,\a_reg0_reg_n_0_[25] ,\a_reg0_reg_n_0_[24] ,\a_reg0_reg_n_0_[23] ,\a_reg0_reg_n_0_[22] ,\a_reg0_reg_n_0_[21] ,\a_reg0_reg_n_0_[20] ,\a_reg0_reg_n_0_[19] ,\a_reg0_reg_n_0_[18] ,\a_reg0_reg_n_0_[17] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff3_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff3_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff3_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff3_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff3_reg__0_OVERFLOW_UNCONNECTED),
        .P({buff3_reg__0_n_58,buff3_reg__0_n_59,buff3_reg__0_n_60,buff3_reg__0_n_61,buff3_reg__0_n_62,buff3_reg__0_n_63,buff3_reg__0_n_64,buff3_reg__0_n_65,buff3_reg__0_n_66,buff3_reg__0_n_67,buff3_reg__0_n_68,buff3_reg__0_n_69,buff3_reg__0_n_70,buff3_reg__0_n_71,buff3_reg__0_n_72,buff3_reg__0_n_73,buff3_reg__0_n_74,buff3_reg__0_n_75,buff3_reg__0_n_76,buff3_reg__0_n_77,buff3_reg__0_n_78,buff3_reg__0_n_79,buff3_reg__0_n_80,buff3_reg__0_n_81,buff3_reg__0_n_82,buff3_reg__0_n_83,buff3_reg__0_n_84,buff3_reg__0_n_85,buff3_reg__0_n_86,buff3_reg__0_n_87,buff3_reg__0_n_88,buff3_reg__0_n_89,buff3_reg__0_n_90,buff3_reg__0_n_91,buff3_reg__0_n_92,buff3_reg__0_n_93,buff3_reg__0_n_94,buff3_reg__0_n_95,buff3_reg__0_n_96,buff3_reg__0_n_97,buff3_reg__0_n_98,buff3_reg__0_n_99,buff3_reg__0_n_100,buff3_reg__0_n_101,buff3_reg__0_n_102,buff3_reg__0_n_103,buff3_reg__0_n_104,buff3_reg__0_n_105}),
        .PATTERNBDETECT(NLW_buff3_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff3_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff2_reg__0_n_106,buff2_reg__0_n_107,buff2_reg__0_n_108,buff2_reg__0_n_109,buff2_reg__0_n_110,buff2_reg__0_n_111,buff2_reg__0_n_112,buff2_reg__0_n_113,buff2_reg__0_n_114,buff2_reg__0_n_115,buff2_reg__0_n_116,buff2_reg__0_n_117,buff2_reg__0_n_118,buff2_reg__0_n_119,buff2_reg__0_n_120,buff2_reg__0_n_121,buff2_reg__0_n_122,buff2_reg__0_n_123,buff2_reg__0_n_124,buff2_reg__0_n_125,buff2_reg__0_n_126,buff2_reg__0_n_127,buff2_reg__0_n_128,buff2_reg__0_n_129,buff2_reg__0_n_130,buff2_reg__0_n_131,buff2_reg__0_n_132,buff2_reg__0_n_133,buff2_reg__0_n_134,buff2_reg__0_n_135,buff2_reg__0_n_136,buff2_reg__0_n_137,buff2_reg__0_n_138,buff2_reg__0_n_139,buff2_reg__0_n_140,buff2_reg__0_n_141,buff2_reg__0_n_142,buff2_reg__0_n_143,buff2_reg__0_n_144,buff2_reg__0_n_145,buff2_reg__0_n_146,buff2_reg__0_n_147,buff2_reg__0_n_148,buff2_reg__0_n_149,buff2_reg__0_n_150,buff2_reg__0_n_151,buff2_reg__0_n_152,buff2_reg__0_n_153}),
        .PCOUT({buff3_reg__0_n_106,buff3_reg__0_n_107,buff3_reg__0_n_108,buff3_reg__0_n_109,buff3_reg__0_n_110,buff3_reg__0_n_111,buff3_reg__0_n_112,buff3_reg__0_n_113,buff3_reg__0_n_114,buff3_reg__0_n_115,buff3_reg__0_n_116,buff3_reg__0_n_117,buff3_reg__0_n_118,buff3_reg__0_n_119,buff3_reg__0_n_120,buff3_reg__0_n_121,buff3_reg__0_n_122,buff3_reg__0_n_123,buff3_reg__0_n_124,buff3_reg__0_n_125,buff3_reg__0_n_126,buff3_reg__0_n_127,buff3_reg__0_n_128,buff3_reg__0_n_129,buff3_reg__0_n_130,buff3_reg__0_n_131,buff3_reg__0_n_132,buff3_reg__0_n_133,buff3_reg__0_n_134,buff3_reg__0_n_135,buff3_reg__0_n_136,buff3_reg__0_n_137,buff3_reg__0_n_138,buff3_reg__0_n_139,buff3_reg__0_n_140,buff3_reg__0_n_141,buff3_reg__0_n_142,buff3_reg__0_n_143,buff3_reg__0_n_144,buff3_reg__0_n_145,buff3_reg__0_n_146,buff3_reg__0_n_147,buff3_reg__0_n_148,buff3_reg__0_n_149,buff3_reg__0_n_150,buff3_reg__0_n_151,buff3_reg__0_n_152,buff3_reg__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff3_reg__0_UNDERFLOW_UNCONNECTED));
  FDRE \buff4_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_105),
        .Q(buff4_reg[17]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_32ns_33s_bkb_U3/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_32ns_33s_bkb_U3/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[0]_srl3 " *) 
  SRL16E \buff4_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_105),
        .Q(buff4_reg[0]));
  FDRE \buff4_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_95),
        .Q(buff4_reg[27]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_32ns_33s_bkb_U3/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_32ns_33s_bkb_U3/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[10]_srl3 " *) 
  SRL16E \buff4_reg[10]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_95),
        .Q(buff4_reg[10]));
  FDRE \buff4_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_94),
        .Q(buff4_reg[28]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_32ns_33s_bkb_U3/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_32ns_33s_bkb_U3/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[11]_srl3 " *) 
  SRL16E \buff4_reg[11]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_94),
        .Q(buff4_reg[11]));
  FDRE \buff4_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_93),
        .Q(buff4_reg[29]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_32ns_33s_bkb_U3/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_32ns_33s_bkb_U3/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[12]_srl3 " *) 
  SRL16E \buff4_reg[12]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_93),
        .Q(buff4_reg[12]));
  FDRE \buff4_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_92),
        .Q(buff4_reg[30]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_32ns_33s_bkb_U3/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_32ns_33s_bkb_U3/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[13]_srl3 " *) 
  SRL16E \buff4_reg[13]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_92),
        .Q(buff4_reg[13]));
  FDRE \buff4_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_91),
        .Q(buff4_reg[31]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_32ns_33s_bkb_U3/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_32ns_33s_bkb_U3/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[14]_srl3 " *) 
  SRL16E \buff4_reg[14]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_91),
        .Q(buff4_reg[14]));
  FDRE \buff4_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_90),
        .Q(buff4_reg[32]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_32ns_33s_bkb_U3/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_32ns_33s_bkb_U3/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[15]_srl3 " *) 
  SRL16E \buff4_reg[15]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_90),
        .Q(buff4_reg[15]));
  FDRE \buff4_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_89),
        .Q(buff4_reg[33]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_32ns_33s_bkb_U3/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_32ns_33s_bkb_U3/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[16]_srl3 " *) 
  SRL16E \buff4_reg[16]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_89),
        .Q(buff4_reg[16]));
  FDRE \buff4_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_104),
        .Q(buff4_reg[18]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_32ns_33s_bkb_U3/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_32ns_33s_bkb_U3/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[1]_srl3 " *) 
  SRL16E \buff4_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_104),
        .Q(buff4_reg[1]));
  FDRE \buff4_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_103),
        .Q(buff4_reg[19]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_32ns_33s_bkb_U3/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_32ns_33s_bkb_U3/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[2]_srl3 " *) 
  SRL16E \buff4_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_103),
        .Q(buff4_reg[2]));
  FDRE \buff4_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_102),
        .Q(buff4_reg[20]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_32ns_33s_bkb_U3/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_32ns_33s_bkb_U3/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[3]_srl3 " *) 
  SRL16E \buff4_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_102),
        .Q(buff4_reg[3]));
  FDRE \buff4_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_101),
        .Q(buff4_reg[21]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_32ns_33s_bkb_U3/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_32ns_33s_bkb_U3/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[4]_srl3 " *) 
  SRL16E \buff4_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_101),
        .Q(buff4_reg[4]));
  FDRE \buff4_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_100),
        .Q(buff4_reg[22]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_32ns_33s_bkb_U3/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_32ns_33s_bkb_U3/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[5]_srl3 " *) 
  SRL16E \buff4_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_100),
        .Q(buff4_reg[5]));
  FDRE \buff4_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_99),
        .Q(buff4_reg[23]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_32ns_33s_bkb_U3/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_32ns_33s_bkb_U3/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[6]_srl3 " *) 
  SRL16E \buff4_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_99),
        .Q(buff4_reg[6]));
  FDRE \buff4_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_98),
        .Q(buff4_reg[24]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_32ns_33s_bkb_U3/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_32ns_33s_bkb_U3/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[7]_srl3 " *) 
  SRL16E \buff4_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_98),
        .Q(buff4_reg[7]));
  FDRE \buff4_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_97),
        .Q(buff4_reg[25]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_32ns_33s_bkb_U3/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_32ns_33s_bkb_U3/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[8]_srl3 " *) 
  SRL16E \buff4_reg[8]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_97),
        .Q(buff4_reg[8]));
  FDRE \buff4_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_96),
        .Q(buff4_reg[26]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_32ns_33s_bkb_U3/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_32ns_33s_bkb_U3/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[9]_srl3 " *) 
  SRL16E \buff4_reg[9]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_96),
        .Q(buff4_reg[9]));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff4_reg__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\buff0_reg[14]__0_n_0 ,\buff0_reg[13]__0_n_0 ,\buff0_reg[12]__0_n_0 ,\buff0_reg[11]__0_n_0 ,\buff0_reg[10]__0_n_0 ,\buff0_reg[9]__0_n_0 ,\buff0_reg[8]__0_n_0 ,\buff0_reg[7]__0_n_0 ,\buff0_reg[6]__0_n_0 ,\buff0_reg[5]__0_n_0 ,\buff0_reg[4]__0_n_0 ,\buff0_reg[3]__0_n_0 ,\buff0_reg[2]__0_n_0 ,\buff0_reg[1]__0_n_0 ,\buff0_reg[0]__0_n_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff4_reg__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({buff0_reg__1[15],buff0_reg__1[15],buff0_reg__1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff4_reg__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff4_reg__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff4_reg__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff4_reg__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff4_reg__1_OVERFLOW_UNCONNECTED),
        .P({buff4_reg__1_n_58,buff4_reg__1_n_59,buff4_reg__1_n_60,buff4_reg__1_n_61,buff4_reg__1_n_62,buff4_reg__1_n_63,buff4_reg__1_n_64,buff4_reg__1_n_65,buff4_reg__1_n_66,buff4_reg__1_n_67,buff4_reg__1_n_68,buff4_reg__1_n_69,buff4_reg__1_n_70,buff4_reg__1_n_71,buff4_reg__1_n_72,buff4_reg__1_n_73,buff4_reg__1_n_74,buff4_reg[64:34]}),
        .PATTERNBDETECT(NLW_buff4_reg__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff4_reg__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff3_reg__0_n_106,buff3_reg__0_n_107,buff3_reg__0_n_108,buff3_reg__0_n_109,buff3_reg__0_n_110,buff3_reg__0_n_111,buff3_reg__0_n_112,buff3_reg__0_n_113,buff3_reg__0_n_114,buff3_reg__0_n_115,buff3_reg__0_n_116,buff3_reg__0_n_117,buff3_reg__0_n_118,buff3_reg__0_n_119,buff3_reg__0_n_120,buff3_reg__0_n_121,buff3_reg__0_n_122,buff3_reg__0_n_123,buff3_reg__0_n_124,buff3_reg__0_n_125,buff3_reg__0_n_126,buff3_reg__0_n_127,buff3_reg__0_n_128,buff3_reg__0_n_129,buff3_reg__0_n_130,buff3_reg__0_n_131,buff3_reg__0_n_132,buff3_reg__0_n_133,buff3_reg__0_n_134,buff3_reg__0_n_135,buff3_reg__0_n_136,buff3_reg__0_n_137,buff3_reg__0_n_138,buff3_reg__0_n_139,buff3_reg__0_n_140,buff3_reg__0_n_141,buff3_reg__0_n_142,buff3_reg__0_n_143,buff3_reg__0_n_144,buff3_reg__0_n_145,buff3_reg__0_n_146,buff3_reg__0_n_147,buff3_reg__0_n_148,buff3_reg__0_n_149,buff3_reg__0_n_150,buff3_reg__0_n_151,buff3_reg__0_n_152,buff3_reg__0_n_153}),
        .PCOUT(NLW_buff4_reg__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff4_reg__1_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "pwm_mul_32ns_33s_bkb_MulnS_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_32ns_33s_bkb_MulnS_0_13
   (buff4_reg,
    Q,
    \reg_173_reg[31] ,
    ap_clk);
  output [64:0]buff4_reg;
  input [32:0]Q;
  input [31:0]\reg_173_reg[31] ;
  input ap_clk;

  (* RTL_KEEP = "true" *) wire [32:0]Q;
  wire \a_reg0_reg_n_0_[17] ;
  wire \a_reg0_reg_n_0_[18] ;
  wire \a_reg0_reg_n_0_[19] ;
  wire \a_reg0_reg_n_0_[20] ;
  wire \a_reg0_reg_n_0_[21] ;
  wire \a_reg0_reg_n_0_[22] ;
  wire \a_reg0_reg_n_0_[23] ;
  wire \a_reg0_reg_n_0_[24] ;
  wire \a_reg0_reg_n_0_[25] ;
  wire \a_reg0_reg_n_0_[26] ;
  wire \a_reg0_reg_n_0_[27] ;
  wire \a_reg0_reg_n_0_[28] ;
  wire \a_reg0_reg_n_0_[29] ;
  wire \a_reg0_reg_n_0_[30] ;
  wire \a_reg0_reg_n_0_[31] ;
  wire ap_clk;
  wire \b_reg0_reg_n_0_[0] ;
  wire \b_reg0_reg_n_0_[10] ;
  wire \b_reg0_reg_n_0_[11] ;
  wire \b_reg0_reg_n_0_[12] ;
  wire \b_reg0_reg_n_0_[13] ;
  wire \b_reg0_reg_n_0_[14] ;
  wire \b_reg0_reg_n_0_[15] ;
  wire \b_reg0_reg_n_0_[16] ;
  wire \b_reg0_reg_n_0_[17] ;
  wire \b_reg0_reg_n_0_[18] ;
  wire \b_reg0_reg_n_0_[19] ;
  wire \b_reg0_reg_n_0_[1] ;
  wire \b_reg0_reg_n_0_[20] ;
  wire \b_reg0_reg_n_0_[21] ;
  wire \b_reg0_reg_n_0_[22] ;
  wire \b_reg0_reg_n_0_[23] ;
  wire \b_reg0_reg_n_0_[24] ;
  wire \b_reg0_reg_n_0_[25] ;
  wire \b_reg0_reg_n_0_[26] ;
  wire \b_reg0_reg_n_0_[27] ;
  wire \b_reg0_reg_n_0_[28] ;
  wire \b_reg0_reg_n_0_[29] ;
  wire \b_reg0_reg_n_0_[2] ;
  wire \b_reg0_reg_n_0_[30] ;
  wire \b_reg0_reg_n_0_[31] ;
  wire \b_reg0_reg_n_0_[32] ;
  wire \b_reg0_reg_n_0_[3] ;
  wire \b_reg0_reg_n_0_[4] ;
  wire \b_reg0_reg_n_0_[5] ;
  wire \b_reg0_reg_n_0_[6] ;
  wire \b_reg0_reg_n_0_[7] ;
  wire \b_reg0_reg_n_0_[8] ;
  wire \b_reg0_reg_n_0_[9] ;
  wire \buff0_reg[0]__0_n_0 ;
  wire \buff0_reg[10]__0_n_0 ;
  wire \buff0_reg[11]__0_n_0 ;
  wire \buff0_reg[12]__0_n_0 ;
  wire \buff0_reg[13]__0_n_0 ;
  wire \buff0_reg[14]__0_n_0 ;
  wire \buff0_reg[1]__0_n_0 ;
  wire \buff0_reg[2]__0_n_0 ;
  wire \buff0_reg[3]__0_n_0 ;
  wire \buff0_reg[4]__0_n_0 ;
  wire \buff0_reg[5]__0_n_0 ;
  wire \buff0_reg[6]__0_n_0 ;
  wire \buff0_reg[7]__0_n_0 ;
  wire \buff0_reg[8]__0_n_0 ;
  wire \buff0_reg[9]__0_n_0 ;
  wire [15:0]buff0_reg__1;
  wire buff1_reg_n_100;
  wire buff1_reg_n_101;
  wire buff1_reg_n_102;
  wire buff1_reg_n_103;
  wire buff1_reg_n_104;
  wire buff1_reg_n_105;
  wire buff1_reg_n_106;
  wire buff1_reg_n_107;
  wire buff1_reg_n_108;
  wire buff1_reg_n_109;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire buff1_reg_n_58;
  wire buff1_reg_n_59;
  wire buff1_reg_n_60;
  wire buff1_reg_n_61;
  wire buff1_reg_n_62;
  wire buff1_reg_n_63;
  wire buff1_reg_n_64;
  wire buff1_reg_n_65;
  wire buff1_reg_n_66;
  wire buff1_reg_n_67;
  wire buff1_reg_n_68;
  wire buff1_reg_n_69;
  wire buff1_reg_n_70;
  wire buff1_reg_n_71;
  wire buff1_reg_n_72;
  wire buff1_reg_n_73;
  wire buff1_reg_n_74;
  wire buff1_reg_n_75;
  wire buff1_reg_n_76;
  wire buff1_reg_n_77;
  wire buff1_reg_n_78;
  wire buff1_reg_n_79;
  wire buff1_reg_n_80;
  wire buff1_reg_n_81;
  wire buff1_reg_n_82;
  wire buff1_reg_n_83;
  wire buff1_reg_n_84;
  wire buff1_reg_n_85;
  wire buff1_reg_n_86;
  wire buff1_reg_n_87;
  wire buff1_reg_n_88;
  wire buff1_reg_n_89;
  wire buff1_reg_n_90;
  wire buff1_reg_n_91;
  wire buff1_reg_n_92;
  wire buff1_reg_n_93;
  wire buff1_reg_n_94;
  wire buff1_reg_n_95;
  wire buff1_reg_n_96;
  wire buff1_reg_n_97;
  wire buff1_reg_n_98;
  wire buff1_reg_n_99;
  wire buff2_reg__0_n_106;
  wire buff2_reg__0_n_107;
  wire buff2_reg__0_n_108;
  wire buff2_reg__0_n_109;
  wire buff2_reg__0_n_110;
  wire buff2_reg__0_n_111;
  wire buff2_reg__0_n_112;
  wire buff2_reg__0_n_113;
  wire buff2_reg__0_n_114;
  wire buff2_reg__0_n_115;
  wire buff2_reg__0_n_116;
  wire buff2_reg__0_n_117;
  wire buff2_reg__0_n_118;
  wire buff2_reg__0_n_119;
  wire buff2_reg__0_n_120;
  wire buff2_reg__0_n_121;
  wire buff2_reg__0_n_122;
  wire buff2_reg__0_n_123;
  wire buff2_reg__0_n_124;
  wire buff2_reg__0_n_125;
  wire buff2_reg__0_n_126;
  wire buff2_reg__0_n_127;
  wire buff2_reg__0_n_128;
  wire buff2_reg__0_n_129;
  wire buff2_reg__0_n_130;
  wire buff2_reg__0_n_131;
  wire buff2_reg__0_n_132;
  wire buff2_reg__0_n_133;
  wire buff2_reg__0_n_134;
  wire buff2_reg__0_n_135;
  wire buff2_reg__0_n_136;
  wire buff2_reg__0_n_137;
  wire buff2_reg__0_n_138;
  wire buff2_reg__0_n_139;
  wire buff2_reg__0_n_140;
  wire buff2_reg__0_n_141;
  wire buff2_reg__0_n_142;
  wire buff2_reg__0_n_143;
  wire buff2_reg__0_n_144;
  wire buff2_reg__0_n_145;
  wire buff2_reg__0_n_146;
  wire buff2_reg__0_n_147;
  wire buff2_reg__0_n_148;
  wire buff2_reg__0_n_149;
  wire buff2_reg__0_n_150;
  wire buff2_reg__0_n_151;
  wire buff2_reg__0_n_152;
  wire buff2_reg__0_n_153;
  wire buff3_reg__0_n_100;
  wire buff3_reg__0_n_101;
  wire buff3_reg__0_n_102;
  wire buff3_reg__0_n_103;
  wire buff3_reg__0_n_104;
  wire buff3_reg__0_n_105;
  wire buff3_reg__0_n_106;
  wire buff3_reg__0_n_107;
  wire buff3_reg__0_n_108;
  wire buff3_reg__0_n_109;
  wire buff3_reg__0_n_110;
  wire buff3_reg__0_n_111;
  wire buff3_reg__0_n_112;
  wire buff3_reg__0_n_113;
  wire buff3_reg__0_n_114;
  wire buff3_reg__0_n_115;
  wire buff3_reg__0_n_116;
  wire buff3_reg__0_n_117;
  wire buff3_reg__0_n_118;
  wire buff3_reg__0_n_119;
  wire buff3_reg__0_n_120;
  wire buff3_reg__0_n_121;
  wire buff3_reg__0_n_122;
  wire buff3_reg__0_n_123;
  wire buff3_reg__0_n_124;
  wire buff3_reg__0_n_125;
  wire buff3_reg__0_n_126;
  wire buff3_reg__0_n_127;
  wire buff3_reg__0_n_128;
  wire buff3_reg__0_n_129;
  wire buff3_reg__0_n_130;
  wire buff3_reg__0_n_131;
  wire buff3_reg__0_n_132;
  wire buff3_reg__0_n_133;
  wire buff3_reg__0_n_134;
  wire buff3_reg__0_n_135;
  wire buff3_reg__0_n_136;
  wire buff3_reg__0_n_137;
  wire buff3_reg__0_n_138;
  wire buff3_reg__0_n_139;
  wire buff3_reg__0_n_140;
  wire buff3_reg__0_n_141;
  wire buff3_reg__0_n_142;
  wire buff3_reg__0_n_143;
  wire buff3_reg__0_n_144;
  wire buff3_reg__0_n_145;
  wire buff3_reg__0_n_146;
  wire buff3_reg__0_n_147;
  wire buff3_reg__0_n_148;
  wire buff3_reg__0_n_149;
  wire buff3_reg__0_n_150;
  wire buff3_reg__0_n_151;
  wire buff3_reg__0_n_152;
  wire buff3_reg__0_n_153;
  wire buff3_reg__0_n_58;
  wire buff3_reg__0_n_59;
  wire buff3_reg__0_n_60;
  wire buff3_reg__0_n_61;
  wire buff3_reg__0_n_62;
  wire buff3_reg__0_n_63;
  wire buff3_reg__0_n_64;
  wire buff3_reg__0_n_65;
  wire buff3_reg__0_n_66;
  wire buff3_reg__0_n_67;
  wire buff3_reg__0_n_68;
  wire buff3_reg__0_n_69;
  wire buff3_reg__0_n_70;
  wire buff3_reg__0_n_71;
  wire buff3_reg__0_n_72;
  wire buff3_reg__0_n_73;
  wire buff3_reg__0_n_74;
  wire buff3_reg__0_n_75;
  wire buff3_reg__0_n_76;
  wire buff3_reg__0_n_77;
  wire buff3_reg__0_n_78;
  wire buff3_reg__0_n_79;
  wire buff3_reg__0_n_80;
  wire buff3_reg__0_n_81;
  wire buff3_reg__0_n_82;
  wire buff3_reg__0_n_83;
  wire buff3_reg__0_n_84;
  wire buff3_reg__0_n_85;
  wire buff3_reg__0_n_86;
  wire buff3_reg__0_n_87;
  wire buff3_reg__0_n_88;
  wire buff3_reg__0_n_89;
  wire buff3_reg__0_n_90;
  wire buff3_reg__0_n_91;
  wire buff3_reg__0_n_92;
  wire buff3_reg__0_n_93;
  wire buff3_reg__0_n_94;
  wire buff3_reg__0_n_95;
  wire buff3_reg__0_n_96;
  wire buff3_reg__0_n_97;
  wire buff3_reg__0_n_98;
  wire buff3_reg__0_n_99;
  wire [64:0]buff4_reg;
  wire buff4_reg__1_n_58;
  wire buff4_reg__1_n_59;
  wire buff4_reg__1_n_60;
  wire buff4_reg__1_n_61;
  wire buff4_reg__1_n_62;
  wire buff4_reg__1_n_63;
  wire buff4_reg__1_n_64;
  wire buff4_reg__1_n_65;
  wire buff4_reg__1_n_66;
  wire buff4_reg__1_n_67;
  wire buff4_reg__1_n_68;
  wire buff4_reg__1_n_69;
  wire buff4_reg__1_n_70;
  wire buff4_reg__1_n_71;
  wire buff4_reg__1_n_72;
  wire buff4_reg__1_n_73;
  wire buff4_reg__1_n_74;
  (* RTL_KEEP = "true" *) wire [31:0]\reg_173_reg[31] ;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg__0_P_UNCONNECTED;
  wire NLW_buff3_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff3_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff3_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff3_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff3_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff3_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff3_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff3_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff3_reg__0_CARRYOUT_UNCONNECTED;
  wire NLW_buff4_reg__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff4_reg__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff4_reg__1_OVERFLOW_UNCONNECTED;
  wire NLW_buff4_reg__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff4_reg__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff4_reg__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff4_reg__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff4_reg__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff4_reg__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff4_reg__1_PCOUT_UNCONNECTED;

  FDRE \a_reg0_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reg_173_reg[31] [17]),
        .Q(\a_reg0_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \a_reg0_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reg_173_reg[31] [18]),
        .Q(\a_reg0_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \a_reg0_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reg_173_reg[31] [19]),
        .Q(\a_reg0_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \a_reg0_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reg_173_reg[31] [20]),
        .Q(\a_reg0_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \a_reg0_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reg_173_reg[31] [21]),
        .Q(\a_reg0_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \a_reg0_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reg_173_reg[31] [22]),
        .Q(\a_reg0_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \a_reg0_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reg_173_reg[31] [23]),
        .Q(\a_reg0_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \a_reg0_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reg_173_reg[31] [24]),
        .Q(\a_reg0_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \a_reg0_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reg_173_reg[31] [25]),
        .Q(\a_reg0_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \a_reg0_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reg_173_reg[31] [26]),
        .Q(\a_reg0_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \a_reg0_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reg_173_reg[31] [27]),
        .Q(\a_reg0_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \a_reg0_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reg_173_reg[31] [28]),
        .Q(\a_reg0_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \a_reg0_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reg_173_reg[31] [29]),
        .Q(\a_reg0_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \a_reg0_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reg_173_reg[31] [30]),
        .Q(\a_reg0_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \a_reg0_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reg_173_reg[31] [31]),
        .Q(\a_reg0_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \b_reg0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(\b_reg0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \b_reg0_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[10]),
        .Q(\b_reg0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \b_reg0_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[11]),
        .Q(\b_reg0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \b_reg0_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[12]),
        .Q(\b_reg0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \b_reg0_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[13]),
        .Q(\b_reg0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \b_reg0_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[14]),
        .Q(\b_reg0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \b_reg0_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[15]),
        .Q(\b_reg0_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \b_reg0_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[16]),
        .Q(\b_reg0_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \b_reg0_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[17]),
        .Q(\b_reg0_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \b_reg0_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[18]),
        .Q(\b_reg0_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \b_reg0_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[19]),
        .Q(\b_reg0_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \b_reg0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(\b_reg0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \b_reg0_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[20]),
        .Q(\b_reg0_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \b_reg0_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[21]),
        .Q(\b_reg0_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \b_reg0_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[22]),
        .Q(\b_reg0_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \b_reg0_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[23]),
        .Q(\b_reg0_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \b_reg0_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[24]),
        .Q(\b_reg0_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \b_reg0_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[25]),
        .Q(\b_reg0_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \b_reg0_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[26]),
        .Q(\b_reg0_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \b_reg0_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[27]),
        .Q(\b_reg0_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \b_reg0_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[28]),
        .Q(\b_reg0_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \b_reg0_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[29]),
        .Q(\b_reg0_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \b_reg0_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(\b_reg0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \b_reg0_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[30]),
        .Q(\b_reg0_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \b_reg0_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[31]),
        .Q(\b_reg0_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \b_reg0_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[32]),
        .Q(\b_reg0_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \b_reg0_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(\b_reg0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \b_reg0_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(\b_reg0_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \b_reg0_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[5]),
        .Q(\b_reg0_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \b_reg0_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[6]),
        .Q(\b_reg0_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \b_reg0_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[7]),
        .Q(\b_reg0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \b_reg0_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[8]),
        .Q(\b_reg0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \b_reg0_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[9]),
        .Q(\b_reg0_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \buff0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[17] ),
        .Q(buff0_reg__1[0]),
        .R(1'b0));
  FDRE \buff0_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[17] ),
        .Q(\buff0_reg[0]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[27] ),
        .Q(buff0_reg__1[10]),
        .R(1'b0));
  FDRE \buff0_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[27] ),
        .Q(\buff0_reg[10]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[28] ),
        .Q(buff0_reg__1[11]),
        .R(1'b0));
  FDRE \buff0_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[28] ),
        .Q(\buff0_reg[11]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[29] ),
        .Q(buff0_reg__1[12]),
        .R(1'b0));
  FDRE \buff0_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[29] ),
        .Q(\buff0_reg[12]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[30] ),
        .Q(buff0_reg__1[13]),
        .R(1'b0));
  FDRE \buff0_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[30] ),
        .Q(\buff0_reg[13]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[31] ),
        .Q(buff0_reg__1[14]),
        .R(1'b0));
  FDRE \buff0_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[31] ),
        .Q(\buff0_reg[14]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[32] ),
        .Q(buff0_reg__1[15]),
        .R(1'b0));
  FDRE \buff0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[18] ),
        .Q(buff0_reg__1[1]),
        .R(1'b0));
  FDRE \buff0_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[18] ),
        .Q(\buff0_reg[1]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[19] ),
        .Q(buff0_reg__1[2]),
        .R(1'b0));
  FDRE \buff0_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[19] ),
        .Q(\buff0_reg[2]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[20] ),
        .Q(buff0_reg__1[3]),
        .R(1'b0));
  FDRE \buff0_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[20] ),
        .Q(\buff0_reg[3]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[21] ),
        .Q(buff0_reg__1[4]),
        .R(1'b0));
  FDRE \buff0_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[21] ),
        .Q(\buff0_reg[4]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[22] ),
        .Q(buff0_reg__1[5]),
        .R(1'b0));
  FDRE \buff0_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[22] ),
        .Q(\buff0_reg[5]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[23] ),
        .Q(buff0_reg__1[6]),
        .R(1'b0));
  FDRE \buff0_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[23] ),
        .Q(\buff0_reg[6]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[24] ),
        .Q(buff0_reg__1[7]),
        .R(1'b0));
  FDRE \buff0_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[24] ),
        .Q(\buff0_reg[7]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[25] ),
        .Q(buff0_reg__1[8]),
        .R(1'b0));
  FDRE \buff0_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[25] ),
        .Q(\buff0_reg[8]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\b_reg0_reg_n_0_[26] ),
        .Q(buff0_reg__1[9]),
        .R(1'b0));
  FDRE \buff0_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg_n_0_[26] ),
        .Q(\buff0_reg[9]__0_n_0 ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\reg_173_reg[31] [16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,Q[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P({buff1_reg_n_58,buff1_reg_n_59,buff1_reg_n_60,buff1_reg_n_61,buff1_reg_n_62,buff1_reg_n_63,buff1_reg_n_64,buff1_reg_n_65,buff1_reg_n_66,buff1_reg_n_67,buff1_reg_n_68,buff1_reg_n_69,buff1_reg_n_70,buff1_reg_n_71,buff1_reg_n_72,buff1_reg_n_73,buff1_reg_n_74,buff1_reg_n_75,buff1_reg_n_76,buff1_reg_n_77,buff1_reg_n_78,buff1_reg_n_79,buff1_reg_n_80,buff1_reg_n_81,buff1_reg_n_82,buff1_reg_n_83,buff1_reg_n_84,buff1_reg_n_85,buff1_reg_n_86,buff1_reg_n_87,buff1_reg_n_88,buff1_reg_n_89,buff1_reg_n_90,buff1_reg_n_91,buff1_reg_n_92,buff1_reg_n_93,buff1_reg_n_94,buff1_reg_n_95,buff1_reg_n_96,buff1_reg_n_97,buff1_reg_n_98,buff1_reg_n_99,buff1_reg_n_100,buff1_reg_n_101,buff1_reg_n_102,buff1_reg_n_103,buff1_reg_n_104,buff1_reg_n_105}),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\reg_173_reg[31] [16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\b_reg0_reg_n_0_[32] ,\b_reg0_reg_n_0_[32] ,\b_reg0_reg_n_0_[32] ,\b_reg0_reg_n_0_[31] ,\b_reg0_reg_n_0_[30] ,\b_reg0_reg_n_0_[29] ,\b_reg0_reg_n_0_[28] ,\b_reg0_reg_n_0_[27] ,\b_reg0_reg_n_0_[26] ,\b_reg0_reg_n_0_[25] ,\b_reg0_reg_n_0_[24] ,\b_reg0_reg_n_0_[23] ,\b_reg0_reg_n_0_[22] ,\b_reg0_reg_n_0_[21] ,\b_reg0_reg_n_0_[20] ,\b_reg0_reg_n_0_[19] ,\b_reg0_reg_n_0_[18] ,\b_reg0_reg_n_0_[17] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg__0_OVERFLOW_UNCONNECTED),
        .P(NLW_buff2_reg__0_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .PCOUT({buff2_reg__0_n_106,buff2_reg__0_n_107,buff2_reg__0_n_108,buff2_reg__0_n_109,buff2_reg__0_n_110,buff2_reg__0_n_111,buff2_reg__0_n_112,buff2_reg__0_n_113,buff2_reg__0_n_114,buff2_reg__0_n_115,buff2_reg__0_n_116,buff2_reg__0_n_117,buff2_reg__0_n_118,buff2_reg__0_n_119,buff2_reg__0_n_120,buff2_reg__0_n_121,buff2_reg__0_n_122,buff2_reg__0_n_123,buff2_reg__0_n_124,buff2_reg__0_n_125,buff2_reg__0_n_126,buff2_reg__0_n_127,buff2_reg__0_n_128,buff2_reg__0_n_129,buff2_reg__0_n_130,buff2_reg__0_n_131,buff2_reg__0_n_132,buff2_reg__0_n_133,buff2_reg__0_n_134,buff2_reg__0_n_135,buff2_reg__0_n_136,buff2_reg__0_n_137,buff2_reg__0_n_138,buff2_reg__0_n_139,buff2_reg__0_n_140,buff2_reg__0_n_141,buff2_reg__0_n_142,buff2_reg__0_n_143,buff2_reg__0_n_144,buff2_reg__0_n_145,buff2_reg__0_n_146,buff2_reg__0_n_147,buff2_reg__0_n_148,buff2_reg__0_n_149,buff2_reg__0_n_150,buff2_reg__0_n_151,buff2_reg__0_n_152,buff2_reg__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff3_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\b_reg0_reg_n_0_[16] ,\b_reg0_reg_n_0_[15] ,\b_reg0_reg_n_0_[14] ,\b_reg0_reg_n_0_[13] ,\b_reg0_reg_n_0_[12] ,\b_reg0_reg_n_0_[11] ,\b_reg0_reg_n_0_[10] ,\b_reg0_reg_n_0_[9] ,\b_reg0_reg_n_0_[8] ,\b_reg0_reg_n_0_[7] ,\b_reg0_reg_n_0_[6] ,\b_reg0_reg_n_0_[5] ,\b_reg0_reg_n_0_[4] ,\b_reg0_reg_n_0_[3] ,\b_reg0_reg_n_0_[2] ,\b_reg0_reg_n_0_[1] ,\b_reg0_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff3_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,\a_reg0_reg_n_0_[31] ,\a_reg0_reg_n_0_[30] ,\a_reg0_reg_n_0_[29] ,\a_reg0_reg_n_0_[28] ,\a_reg0_reg_n_0_[27] ,\a_reg0_reg_n_0_[26] ,\a_reg0_reg_n_0_[25] ,\a_reg0_reg_n_0_[24] ,\a_reg0_reg_n_0_[23] ,\a_reg0_reg_n_0_[22] ,\a_reg0_reg_n_0_[21] ,\a_reg0_reg_n_0_[20] ,\a_reg0_reg_n_0_[19] ,\a_reg0_reg_n_0_[18] ,\a_reg0_reg_n_0_[17] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff3_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff3_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff3_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff3_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff3_reg__0_OVERFLOW_UNCONNECTED),
        .P({buff3_reg__0_n_58,buff3_reg__0_n_59,buff3_reg__0_n_60,buff3_reg__0_n_61,buff3_reg__0_n_62,buff3_reg__0_n_63,buff3_reg__0_n_64,buff3_reg__0_n_65,buff3_reg__0_n_66,buff3_reg__0_n_67,buff3_reg__0_n_68,buff3_reg__0_n_69,buff3_reg__0_n_70,buff3_reg__0_n_71,buff3_reg__0_n_72,buff3_reg__0_n_73,buff3_reg__0_n_74,buff3_reg__0_n_75,buff3_reg__0_n_76,buff3_reg__0_n_77,buff3_reg__0_n_78,buff3_reg__0_n_79,buff3_reg__0_n_80,buff3_reg__0_n_81,buff3_reg__0_n_82,buff3_reg__0_n_83,buff3_reg__0_n_84,buff3_reg__0_n_85,buff3_reg__0_n_86,buff3_reg__0_n_87,buff3_reg__0_n_88,buff3_reg__0_n_89,buff3_reg__0_n_90,buff3_reg__0_n_91,buff3_reg__0_n_92,buff3_reg__0_n_93,buff3_reg__0_n_94,buff3_reg__0_n_95,buff3_reg__0_n_96,buff3_reg__0_n_97,buff3_reg__0_n_98,buff3_reg__0_n_99,buff3_reg__0_n_100,buff3_reg__0_n_101,buff3_reg__0_n_102,buff3_reg__0_n_103,buff3_reg__0_n_104,buff3_reg__0_n_105}),
        .PATTERNBDETECT(NLW_buff3_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff3_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff2_reg__0_n_106,buff2_reg__0_n_107,buff2_reg__0_n_108,buff2_reg__0_n_109,buff2_reg__0_n_110,buff2_reg__0_n_111,buff2_reg__0_n_112,buff2_reg__0_n_113,buff2_reg__0_n_114,buff2_reg__0_n_115,buff2_reg__0_n_116,buff2_reg__0_n_117,buff2_reg__0_n_118,buff2_reg__0_n_119,buff2_reg__0_n_120,buff2_reg__0_n_121,buff2_reg__0_n_122,buff2_reg__0_n_123,buff2_reg__0_n_124,buff2_reg__0_n_125,buff2_reg__0_n_126,buff2_reg__0_n_127,buff2_reg__0_n_128,buff2_reg__0_n_129,buff2_reg__0_n_130,buff2_reg__0_n_131,buff2_reg__0_n_132,buff2_reg__0_n_133,buff2_reg__0_n_134,buff2_reg__0_n_135,buff2_reg__0_n_136,buff2_reg__0_n_137,buff2_reg__0_n_138,buff2_reg__0_n_139,buff2_reg__0_n_140,buff2_reg__0_n_141,buff2_reg__0_n_142,buff2_reg__0_n_143,buff2_reg__0_n_144,buff2_reg__0_n_145,buff2_reg__0_n_146,buff2_reg__0_n_147,buff2_reg__0_n_148,buff2_reg__0_n_149,buff2_reg__0_n_150,buff2_reg__0_n_151,buff2_reg__0_n_152,buff2_reg__0_n_153}),
        .PCOUT({buff3_reg__0_n_106,buff3_reg__0_n_107,buff3_reg__0_n_108,buff3_reg__0_n_109,buff3_reg__0_n_110,buff3_reg__0_n_111,buff3_reg__0_n_112,buff3_reg__0_n_113,buff3_reg__0_n_114,buff3_reg__0_n_115,buff3_reg__0_n_116,buff3_reg__0_n_117,buff3_reg__0_n_118,buff3_reg__0_n_119,buff3_reg__0_n_120,buff3_reg__0_n_121,buff3_reg__0_n_122,buff3_reg__0_n_123,buff3_reg__0_n_124,buff3_reg__0_n_125,buff3_reg__0_n_126,buff3_reg__0_n_127,buff3_reg__0_n_128,buff3_reg__0_n_129,buff3_reg__0_n_130,buff3_reg__0_n_131,buff3_reg__0_n_132,buff3_reg__0_n_133,buff3_reg__0_n_134,buff3_reg__0_n_135,buff3_reg__0_n_136,buff3_reg__0_n_137,buff3_reg__0_n_138,buff3_reg__0_n_139,buff3_reg__0_n_140,buff3_reg__0_n_141,buff3_reg__0_n_142,buff3_reg__0_n_143,buff3_reg__0_n_144,buff3_reg__0_n_145,buff3_reg__0_n_146,buff3_reg__0_n_147,buff3_reg__0_n_148,buff3_reg__0_n_149,buff3_reg__0_n_150,buff3_reg__0_n_151,buff3_reg__0_n_152,buff3_reg__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff3_reg__0_UNDERFLOW_UNCONNECTED));
  FDRE \buff4_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_105),
        .Q(buff4_reg[17]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_32ns_33s_bkb_U2/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_32ns_33s_bkb_U2/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[0]_srl3 " *) 
  SRL16E \buff4_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_105),
        .Q(buff4_reg[0]));
  FDRE \buff4_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_95),
        .Q(buff4_reg[27]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_32ns_33s_bkb_U2/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_32ns_33s_bkb_U2/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[10]_srl3 " *) 
  SRL16E \buff4_reg[10]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_95),
        .Q(buff4_reg[10]));
  FDRE \buff4_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_94),
        .Q(buff4_reg[28]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_32ns_33s_bkb_U2/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_32ns_33s_bkb_U2/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[11]_srl3 " *) 
  SRL16E \buff4_reg[11]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_94),
        .Q(buff4_reg[11]));
  FDRE \buff4_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_93),
        .Q(buff4_reg[29]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_32ns_33s_bkb_U2/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_32ns_33s_bkb_U2/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[12]_srl3 " *) 
  SRL16E \buff4_reg[12]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_93),
        .Q(buff4_reg[12]));
  FDRE \buff4_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_92),
        .Q(buff4_reg[30]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_32ns_33s_bkb_U2/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_32ns_33s_bkb_U2/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[13]_srl3 " *) 
  SRL16E \buff4_reg[13]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_92),
        .Q(buff4_reg[13]));
  FDRE \buff4_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_91),
        .Q(buff4_reg[31]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_32ns_33s_bkb_U2/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_32ns_33s_bkb_U2/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[14]_srl3 " *) 
  SRL16E \buff4_reg[14]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_91),
        .Q(buff4_reg[14]));
  FDRE \buff4_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_90),
        .Q(buff4_reg[32]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_32ns_33s_bkb_U2/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_32ns_33s_bkb_U2/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[15]_srl3 " *) 
  SRL16E \buff4_reg[15]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_90),
        .Q(buff4_reg[15]));
  FDRE \buff4_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_89),
        .Q(buff4_reg[33]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_32ns_33s_bkb_U2/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_32ns_33s_bkb_U2/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[16]_srl3 " *) 
  SRL16E \buff4_reg[16]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_89),
        .Q(buff4_reg[16]));
  FDRE \buff4_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_104),
        .Q(buff4_reg[18]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_32ns_33s_bkb_U2/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_32ns_33s_bkb_U2/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[1]_srl3 " *) 
  SRL16E \buff4_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_104),
        .Q(buff4_reg[1]));
  FDRE \buff4_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_103),
        .Q(buff4_reg[19]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_32ns_33s_bkb_U2/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_32ns_33s_bkb_U2/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[2]_srl3 " *) 
  SRL16E \buff4_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_103),
        .Q(buff4_reg[2]));
  FDRE \buff4_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_102),
        .Q(buff4_reg[20]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_32ns_33s_bkb_U2/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_32ns_33s_bkb_U2/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[3]_srl3 " *) 
  SRL16E \buff4_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_102),
        .Q(buff4_reg[3]));
  FDRE \buff4_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_101),
        .Q(buff4_reg[21]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_32ns_33s_bkb_U2/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_32ns_33s_bkb_U2/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[4]_srl3 " *) 
  SRL16E \buff4_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_101),
        .Q(buff4_reg[4]));
  FDRE \buff4_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_100),
        .Q(buff4_reg[22]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_32ns_33s_bkb_U2/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_32ns_33s_bkb_U2/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[5]_srl3 " *) 
  SRL16E \buff4_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_100),
        .Q(buff4_reg[5]));
  FDRE \buff4_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_99),
        .Q(buff4_reg[23]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_32ns_33s_bkb_U2/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_32ns_33s_bkb_U2/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[6]_srl3 " *) 
  SRL16E \buff4_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_99),
        .Q(buff4_reg[6]));
  FDRE \buff4_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_98),
        .Q(buff4_reg[24]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_32ns_33s_bkb_U2/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_32ns_33s_bkb_U2/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[7]_srl3 " *) 
  SRL16E \buff4_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_98),
        .Q(buff4_reg[7]));
  FDRE \buff4_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_97),
        .Q(buff4_reg[25]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_32ns_33s_bkb_U2/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_32ns_33s_bkb_U2/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[8]_srl3 " *) 
  SRL16E \buff4_reg[8]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_97),
        .Q(buff4_reg[8]));
  FDRE \buff4_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_96),
        .Q(buff4_reg[26]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_32ns_33s_bkb_U2/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_32ns_33s_bkb_U2/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[9]_srl3 " *) 
  SRL16E \buff4_reg[9]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_96),
        .Q(buff4_reg[9]));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff4_reg__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\buff0_reg[14]__0_n_0 ,\buff0_reg[13]__0_n_0 ,\buff0_reg[12]__0_n_0 ,\buff0_reg[11]__0_n_0 ,\buff0_reg[10]__0_n_0 ,\buff0_reg[9]__0_n_0 ,\buff0_reg[8]__0_n_0 ,\buff0_reg[7]__0_n_0 ,\buff0_reg[6]__0_n_0 ,\buff0_reg[5]__0_n_0 ,\buff0_reg[4]__0_n_0 ,\buff0_reg[3]__0_n_0 ,\buff0_reg[2]__0_n_0 ,\buff0_reg[1]__0_n_0 ,\buff0_reg[0]__0_n_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff4_reg__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({buff0_reg__1[15],buff0_reg__1[15],buff0_reg__1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff4_reg__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff4_reg__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff4_reg__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff4_reg__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff4_reg__1_OVERFLOW_UNCONNECTED),
        .P({buff4_reg__1_n_58,buff4_reg__1_n_59,buff4_reg__1_n_60,buff4_reg__1_n_61,buff4_reg__1_n_62,buff4_reg__1_n_63,buff4_reg__1_n_64,buff4_reg__1_n_65,buff4_reg__1_n_66,buff4_reg__1_n_67,buff4_reg__1_n_68,buff4_reg__1_n_69,buff4_reg__1_n_70,buff4_reg__1_n_71,buff4_reg__1_n_72,buff4_reg__1_n_73,buff4_reg__1_n_74,buff4_reg[64:34]}),
        .PATTERNBDETECT(NLW_buff4_reg__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff4_reg__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff3_reg__0_n_106,buff3_reg__0_n_107,buff3_reg__0_n_108,buff3_reg__0_n_109,buff3_reg__0_n_110,buff3_reg__0_n_111,buff3_reg__0_n_112,buff3_reg__0_n_113,buff3_reg__0_n_114,buff3_reg__0_n_115,buff3_reg__0_n_116,buff3_reg__0_n_117,buff3_reg__0_n_118,buff3_reg__0_n_119,buff3_reg__0_n_120,buff3_reg__0_n_121,buff3_reg__0_n_122,buff3_reg__0_n_123,buff3_reg__0_n_124,buff3_reg__0_n_125,buff3_reg__0_n_126,buff3_reg__0_n_127,buff3_reg__0_n_128,buff3_reg__0_n_129,buff3_reg__0_n_130,buff3_reg__0_n_131,buff3_reg__0_n_132,buff3_reg__0_n_133,buff3_reg__0_n_134,buff3_reg__0_n_135,buff3_reg__0_n_136,buff3_reg__0_n_137,buff3_reg__0_n_138,buff3_reg__0_n_139,buff3_reg__0_n_140,buff3_reg__0_n_141,buff3_reg__0_n_142,buff3_reg__0_n_143,buff3_reg__0_n_144,buff3_reg__0_n_145,buff3_reg__0_n_146,buff3_reg__0_n_147,buff3_reg__0_n_148,buff3_reg__0_n_149,buff3_reg__0_n_150,buff3_reg__0_n_151,buff3_reg__0_n_152,buff3_reg__0_n_153}),
        .PCOUT(NLW_buff4_reg__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff4_reg__1_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "pwm_mul_32ns_33s_bkb_MulnS_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_mul_32ns_33s_bkb_MulnS_0_14
   (buff4_reg,
    Q,
    \reg_173_reg[31] ,
    ap_clk);
  output [64:0]buff4_reg;
  input [32:0]Q;
  input [31:0]\reg_173_reg[31] ;
  input ap_clk;

  (* RTL_KEEP = "true" *) wire [32:0]Q;
  wire [31:17]a_reg0;
  wire ap_clk;
  wire [32:0]b_reg0;
  wire \buff0_reg[0]__0_n_0 ;
  wire \buff0_reg[10]__0_n_0 ;
  wire \buff0_reg[11]__0_n_0 ;
  wire \buff0_reg[12]__0_n_0 ;
  wire \buff0_reg[13]__0_n_0 ;
  wire \buff0_reg[14]__0_n_0 ;
  wire \buff0_reg[1]__0_n_0 ;
  wire \buff0_reg[2]__0_n_0 ;
  wire \buff0_reg[3]__0_n_0 ;
  wire \buff0_reg[4]__0_n_0 ;
  wire \buff0_reg[5]__0_n_0 ;
  wire \buff0_reg[6]__0_n_0 ;
  wire \buff0_reg[7]__0_n_0 ;
  wire \buff0_reg[8]__0_n_0 ;
  wire \buff0_reg[9]__0_n_0 ;
  wire [15:0]buff0_reg__1;
  wire buff1_reg_n_100;
  wire buff1_reg_n_101;
  wire buff1_reg_n_102;
  wire buff1_reg_n_103;
  wire buff1_reg_n_104;
  wire buff1_reg_n_105;
  wire buff1_reg_n_106;
  wire buff1_reg_n_107;
  wire buff1_reg_n_108;
  wire buff1_reg_n_109;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire buff1_reg_n_58;
  wire buff1_reg_n_59;
  wire buff1_reg_n_60;
  wire buff1_reg_n_61;
  wire buff1_reg_n_62;
  wire buff1_reg_n_63;
  wire buff1_reg_n_64;
  wire buff1_reg_n_65;
  wire buff1_reg_n_66;
  wire buff1_reg_n_67;
  wire buff1_reg_n_68;
  wire buff1_reg_n_69;
  wire buff1_reg_n_70;
  wire buff1_reg_n_71;
  wire buff1_reg_n_72;
  wire buff1_reg_n_73;
  wire buff1_reg_n_74;
  wire buff1_reg_n_75;
  wire buff1_reg_n_76;
  wire buff1_reg_n_77;
  wire buff1_reg_n_78;
  wire buff1_reg_n_79;
  wire buff1_reg_n_80;
  wire buff1_reg_n_81;
  wire buff1_reg_n_82;
  wire buff1_reg_n_83;
  wire buff1_reg_n_84;
  wire buff1_reg_n_85;
  wire buff1_reg_n_86;
  wire buff1_reg_n_87;
  wire buff1_reg_n_88;
  wire buff1_reg_n_89;
  wire buff1_reg_n_90;
  wire buff1_reg_n_91;
  wire buff1_reg_n_92;
  wire buff1_reg_n_93;
  wire buff1_reg_n_94;
  wire buff1_reg_n_95;
  wire buff1_reg_n_96;
  wire buff1_reg_n_97;
  wire buff1_reg_n_98;
  wire buff1_reg_n_99;
  wire buff2_reg__0_n_106;
  wire buff2_reg__0_n_107;
  wire buff2_reg__0_n_108;
  wire buff2_reg__0_n_109;
  wire buff2_reg__0_n_110;
  wire buff2_reg__0_n_111;
  wire buff2_reg__0_n_112;
  wire buff2_reg__0_n_113;
  wire buff2_reg__0_n_114;
  wire buff2_reg__0_n_115;
  wire buff2_reg__0_n_116;
  wire buff2_reg__0_n_117;
  wire buff2_reg__0_n_118;
  wire buff2_reg__0_n_119;
  wire buff2_reg__0_n_120;
  wire buff2_reg__0_n_121;
  wire buff2_reg__0_n_122;
  wire buff2_reg__0_n_123;
  wire buff2_reg__0_n_124;
  wire buff2_reg__0_n_125;
  wire buff2_reg__0_n_126;
  wire buff2_reg__0_n_127;
  wire buff2_reg__0_n_128;
  wire buff2_reg__0_n_129;
  wire buff2_reg__0_n_130;
  wire buff2_reg__0_n_131;
  wire buff2_reg__0_n_132;
  wire buff2_reg__0_n_133;
  wire buff2_reg__0_n_134;
  wire buff2_reg__0_n_135;
  wire buff2_reg__0_n_136;
  wire buff2_reg__0_n_137;
  wire buff2_reg__0_n_138;
  wire buff2_reg__0_n_139;
  wire buff2_reg__0_n_140;
  wire buff2_reg__0_n_141;
  wire buff2_reg__0_n_142;
  wire buff2_reg__0_n_143;
  wire buff2_reg__0_n_144;
  wire buff2_reg__0_n_145;
  wire buff2_reg__0_n_146;
  wire buff2_reg__0_n_147;
  wire buff2_reg__0_n_148;
  wire buff2_reg__0_n_149;
  wire buff2_reg__0_n_150;
  wire buff2_reg__0_n_151;
  wire buff2_reg__0_n_152;
  wire buff2_reg__0_n_153;
  wire buff3_reg__0_n_100;
  wire buff3_reg__0_n_101;
  wire buff3_reg__0_n_102;
  wire buff3_reg__0_n_103;
  wire buff3_reg__0_n_104;
  wire buff3_reg__0_n_105;
  wire buff3_reg__0_n_106;
  wire buff3_reg__0_n_107;
  wire buff3_reg__0_n_108;
  wire buff3_reg__0_n_109;
  wire buff3_reg__0_n_110;
  wire buff3_reg__0_n_111;
  wire buff3_reg__0_n_112;
  wire buff3_reg__0_n_113;
  wire buff3_reg__0_n_114;
  wire buff3_reg__0_n_115;
  wire buff3_reg__0_n_116;
  wire buff3_reg__0_n_117;
  wire buff3_reg__0_n_118;
  wire buff3_reg__0_n_119;
  wire buff3_reg__0_n_120;
  wire buff3_reg__0_n_121;
  wire buff3_reg__0_n_122;
  wire buff3_reg__0_n_123;
  wire buff3_reg__0_n_124;
  wire buff3_reg__0_n_125;
  wire buff3_reg__0_n_126;
  wire buff3_reg__0_n_127;
  wire buff3_reg__0_n_128;
  wire buff3_reg__0_n_129;
  wire buff3_reg__0_n_130;
  wire buff3_reg__0_n_131;
  wire buff3_reg__0_n_132;
  wire buff3_reg__0_n_133;
  wire buff3_reg__0_n_134;
  wire buff3_reg__0_n_135;
  wire buff3_reg__0_n_136;
  wire buff3_reg__0_n_137;
  wire buff3_reg__0_n_138;
  wire buff3_reg__0_n_139;
  wire buff3_reg__0_n_140;
  wire buff3_reg__0_n_141;
  wire buff3_reg__0_n_142;
  wire buff3_reg__0_n_143;
  wire buff3_reg__0_n_144;
  wire buff3_reg__0_n_145;
  wire buff3_reg__0_n_146;
  wire buff3_reg__0_n_147;
  wire buff3_reg__0_n_148;
  wire buff3_reg__0_n_149;
  wire buff3_reg__0_n_150;
  wire buff3_reg__0_n_151;
  wire buff3_reg__0_n_152;
  wire buff3_reg__0_n_153;
  wire buff3_reg__0_n_58;
  wire buff3_reg__0_n_59;
  wire buff3_reg__0_n_60;
  wire buff3_reg__0_n_61;
  wire buff3_reg__0_n_62;
  wire buff3_reg__0_n_63;
  wire buff3_reg__0_n_64;
  wire buff3_reg__0_n_65;
  wire buff3_reg__0_n_66;
  wire buff3_reg__0_n_67;
  wire buff3_reg__0_n_68;
  wire buff3_reg__0_n_69;
  wire buff3_reg__0_n_70;
  wire buff3_reg__0_n_71;
  wire buff3_reg__0_n_72;
  wire buff3_reg__0_n_73;
  wire buff3_reg__0_n_74;
  wire buff3_reg__0_n_75;
  wire buff3_reg__0_n_76;
  wire buff3_reg__0_n_77;
  wire buff3_reg__0_n_78;
  wire buff3_reg__0_n_79;
  wire buff3_reg__0_n_80;
  wire buff3_reg__0_n_81;
  wire buff3_reg__0_n_82;
  wire buff3_reg__0_n_83;
  wire buff3_reg__0_n_84;
  wire buff3_reg__0_n_85;
  wire buff3_reg__0_n_86;
  wire buff3_reg__0_n_87;
  wire buff3_reg__0_n_88;
  wire buff3_reg__0_n_89;
  wire buff3_reg__0_n_90;
  wire buff3_reg__0_n_91;
  wire buff3_reg__0_n_92;
  wire buff3_reg__0_n_93;
  wire buff3_reg__0_n_94;
  wire buff3_reg__0_n_95;
  wire buff3_reg__0_n_96;
  wire buff3_reg__0_n_97;
  wire buff3_reg__0_n_98;
  wire buff3_reg__0_n_99;
  wire [64:0]buff4_reg;
  wire buff4_reg__1_n_58;
  wire buff4_reg__1_n_59;
  wire buff4_reg__1_n_60;
  wire buff4_reg__1_n_61;
  wire buff4_reg__1_n_62;
  wire buff4_reg__1_n_63;
  wire buff4_reg__1_n_64;
  wire buff4_reg__1_n_65;
  wire buff4_reg__1_n_66;
  wire buff4_reg__1_n_67;
  wire buff4_reg__1_n_68;
  wire buff4_reg__1_n_69;
  wire buff4_reg__1_n_70;
  wire buff4_reg__1_n_71;
  wire buff4_reg__1_n_72;
  wire buff4_reg__1_n_73;
  wire buff4_reg__1_n_74;
  (* RTL_KEEP = "true" *) wire [31:0]\reg_173_reg[31] ;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg__0_P_UNCONNECTED;
  wire NLW_buff3_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff3_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff3_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff3_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff3_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff3_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff3_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff3_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff3_reg__0_CARRYOUT_UNCONNECTED;
  wire NLW_buff4_reg__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff4_reg__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff4_reg__1_OVERFLOW_UNCONNECTED;
  wire NLW_buff4_reg__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff4_reg__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff4_reg__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff4_reg__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff4_reg__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff4_reg__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff4_reg__1_PCOUT_UNCONNECTED;

  FDRE \a_reg0_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reg_173_reg[31] [17]),
        .Q(a_reg0[17]),
        .R(1'b0));
  FDRE \a_reg0_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reg_173_reg[31] [18]),
        .Q(a_reg0[18]),
        .R(1'b0));
  FDRE \a_reg0_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reg_173_reg[31] [19]),
        .Q(a_reg0[19]),
        .R(1'b0));
  FDRE \a_reg0_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reg_173_reg[31] [20]),
        .Q(a_reg0[20]),
        .R(1'b0));
  FDRE \a_reg0_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reg_173_reg[31] [21]),
        .Q(a_reg0[21]),
        .R(1'b0));
  FDRE \a_reg0_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reg_173_reg[31] [22]),
        .Q(a_reg0[22]),
        .R(1'b0));
  FDRE \a_reg0_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reg_173_reg[31] [23]),
        .Q(a_reg0[23]),
        .R(1'b0));
  FDRE \a_reg0_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reg_173_reg[31] [24]),
        .Q(a_reg0[24]),
        .R(1'b0));
  FDRE \a_reg0_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reg_173_reg[31] [25]),
        .Q(a_reg0[25]),
        .R(1'b0));
  FDRE \a_reg0_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reg_173_reg[31] [26]),
        .Q(a_reg0[26]),
        .R(1'b0));
  FDRE \a_reg0_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reg_173_reg[31] [27]),
        .Q(a_reg0[27]),
        .R(1'b0));
  FDRE \a_reg0_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reg_173_reg[31] [28]),
        .Q(a_reg0[28]),
        .R(1'b0));
  FDRE \a_reg0_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reg_173_reg[31] [29]),
        .Q(a_reg0[29]),
        .R(1'b0));
  FDRE \a_reg0_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reg_173_reg[31] [30]),
        .Q(a_reg0[30]),
        .R(1'b0));
  FDRE \a_reg0_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\reg_173_reg[31] [31]),
        .Q(a_reg0[31]),
        .R(1'b0));
  FDRE \b_reg0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(b_reg0[0]),
        .R(1'b0));
  FDRE \b_reg0_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[10]),
        .Q(b_reg0[10]),
        .R(1'b0));
  FDRE \b_reg0_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[11]),
        .Q(b_reg0[11]),
        .R(1'b0));
  FDRE \b_reg0_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[12]),
        .Q(b_reg0[12]),
        .R(1'b0));
  FDRE \b_reg0_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[13]),
        .Q(b_reg0[13]),
        .R(1'b0));
  FDRE \b_reg0_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[14]),
        .Q(b_reg0[14]),
        .R(1'b0));
  FDRE \b_reg0_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[15]),
        .Q(b_reg0[15]),
        .R(1'b0));
  FDRE \b_reg0_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[16]),
        .Q(b_reg0[16]),
        .R(1'b0));
  FDRE \b_reg0_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[17]),
        .Q(b_reg0[17]),
        .R(1'b0));
  FDRE \b_reg0_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[18]),
        .Q(b_reg0[18]),
        .R(1'b0));
  FDRE \b_reg0_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[19]),
        .Q(b_reg0[19]),
        .R(1'b0));
  FDRE \b_reg0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(b_reg0[1]),
        .R(1'b0));
  FDRE \b_reg0_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[20]),
        .Q(b_reg0[20]),
        .R(1'b0));
  FDRE \b_reg0_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[21]),
        .Q(b_reg0[21]),
        .R(1'b0));
  FDRE \b_reg0_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[22]),
        .Q(b_reg0[22]),
        .R(1'b0));
  FDRE \b_reg0_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[23]),
        .Q(b_reg0[23]),
        .R(1'b0));
  FDRE \b_reg0_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[24]),
        .Q(b_reg0[24]),
        .R(1'b0));
  FDRE \b_reg0_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[25]),
        .Q(b_reg0[25]),
        .R(1'b0));
  FDRE \b_reg0_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[26]),
        .Q(b_reg0[26]),
        .R(1'b0));
  FDRE \b_reg0_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[27]),
        .Q(b_reg0[27]),
        .R(1'b0));
  FDRE \b_reg0_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[28]),
        .Q(b_reg0[28]),
        .R(1'b0));
  FDRE \b_reg0_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[29]),
        .Q(b_reg0[29]),
        .R(1'b0));
  FDRE \b_reg0_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(b_reg0[2]),
        .R(1'b0));
  FDRE \b_reg0_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[30]),
        .Q(b_reg0[30]),
        .R(1'b0));
  FDRE \b_reg0_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[31]),
        .Q(b_reg0[31]),
        .R(1'b0));
  FDRE \b_reg0_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[32]),
        .Q(b_reg0[32]),
        .R(1'b0));
  FDRE \b_reg0_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(b_reg0[3]),
        .R(1'b0));
  FDRE \b_reg0_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(b_reg0[4]),
        .R(1'b0));
  FDRE \b_reg0_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[5]),
        .Q(b_reg0[5]),
        .R(1'b0));
  FDRE \b_reg0_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[6]),
        .Q(b_reg0[6]),
        .R(1'b0));
  FDRE \b_reg0_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[7]),
        .Q(b_reg0[7]),
        .R(1'b0));
  FDRE \b_reg0_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[8]),
        .Q(b_reg0[8]),
        .R(1'b0));
  FDRE \b_reg0_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[9]),
        .Q(b_reg0[9]),
        .R(1'b0));
  FDRE \buff0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg0[17]),
        .Q(buff0_reg__1[0]),
        .R(1'b0));
  FDRE \buff0_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(a_reg0[17]),
        .Q(\buff0_reg[0]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg0[27]),
        .Q(buff0_reg__1[10]),
        .R(1'b0));
  FDRE \buff0_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(a_reg0[27]),
        .Q(\buff0_reg[10]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg0[28]),
        .Q(buff0_reg__1[11]),
        .R(1'b0));
  FDRE \buff0_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(a_reg0[28]),
        .Q(\buff0_reg[11]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg0[29]),
        .Q(buff0_reg__1[12]),
        .R(1'b0));
  FDRE \buff0_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(a_reg0[29]),
        .Q(\buff0_reg[12]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg0[30]),
        .Q(buff0_reg__1[13]),
        .R(1'b0));
  FDRE \buff0_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(a_reg0[30]),
        .Q(\buff0_reg[13]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg0[31]),
        .Q(buff0_reg__1[14]),
        .R(1'b0));
  FDRE \buff0_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(a_reg0[31]),
        .Q(\buff0_reg[14]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg0[32]),
        .Q(buff0_reg__1[15]),
        .R(1'b0));
  FDRE \buff0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg0[18]),
        .Q(buff0_reg__1[1]),
        .R(1'b0));
  FDRE \buff0_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(a_reg0[18]),
        .Q(\buff0_reg[1]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg0[19]),
        .Q(buff0_reg__1[2]),
        .R(1'b0));
  FDRE \buff0_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(a_reg0[19]),
        .Q(\buff0_reg[2]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg0[20]),
        .Q(buff0_reg__1[3]),
        .R(1'b0));
  FDRE \buff0_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(a_reg0[20]),
        .Q(\buff0_reg[3]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg0[21]),
        .Q(buff0_reg__1[4]),
        .R(1'b0));
  FDRE \buff0_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(a_reg0[21]),
        .Q(\buff0_reg[4]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg0[22]),
        .Q(buff0_reg__1[5]),
        .R(1'b0));
  FDRE \buff0_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(a_reg0[22]),
        .Q(\buff0_reg[5]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg0[23]),
        .Q(buff0_reg__1[6]),
        .R(1'b0));
  FDRE \buff0_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(a_reg0[23]),
        .Q(\buff0_reg[6]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg0[24]),
        .Q(buff0_reg__1[7]),
        .R(1'b0));
  FDRE \buff0_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(a_reg0[24]),
        .Q(\buff0_reg[7]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg0[25]),
        .Q(buff0_reg__1[8]),
        .R(1'b0));
  FDRE \buff0_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(a_reg0[25]),
        .Q(\buff0_reg[8]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg0[26]),
        .Q(buff0_reg__1[9]),
        .R(1'b0));
  FDRE \buff0_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(a_reg0[26]),
        .Q(\buff0_reg[9]__0_n_0 ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\reg_173_reg[31] [16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,Q[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P({buff1_reg_n_58,buff1_reg_n_59,buff1_reg_n_60,buff1_reg_n_61,buff1_reg_n_62,buff1_reg_n_63,buff1_reg_n_64,buff1_reg_n_65,buff1_reg_n_66,buff1_reg_n_67,buff1_reg_n_68,buff1_reg_n_69,buff1_reg_n_70,buff1_reg_n_71,buff1_reg_n_72,buff1_reg_n_73,buff1_reg_n_74,buff1_reg_n_75,buff1_reg_n_76,buff1_reg_n_77,buff1_reg_n_78,buff1_reg_n_79,buff1_reg_n_80,buff1_reg_n_81,buff1_reg_n_82,buff1_reg_n_83,buff1_reg_n_84,buff1_reg_n_85,buff1_reg_n_86,buff1_reg_n_87,buff1_reg_n_88,buff1_reg_n_89,buff1_reg_n_90,buff1_reg_n_91,buff1_reg_n_92,buff1_reg_n_93,buff1_reg_n_94,buff1_reg_n_95,buff1_reg_n_96,buff1_reg_n_97,buff1_reg_n_98,buff1_reg_n_99,buff1_reg_n_100,buff1_reg_n_101,buff1_reg_n_102,buff1_reg_n_103,buff1_reg_n_104,buff1_reg_n_105}),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\reg_173_reg[31] [16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({b_reg0[32],b_reg0[32],b_reg0[32:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg__0_OVERFLOW_UNCONNECTED),
        .P(NLW_buff2_reg__0_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .PCOUT({buff2_reg__0_n_106,buff2_reg__0_n_107,buff2_reg__0_n_108,buff2_reg__0_n_109,buff2_reg__0_n_110,buff2_reg__0_n_111,buff2_reg__0_n_112,buff2_reg__0_n_113,buff2_reg__0_n_114,buff2_reg__0_n_115,buff2_reg__0_n_116,buff2_reg__0_n_117,buff2_reg__0_n_118,buff2_reg__0_n_119,buff2_reg__0_n_120,buff2_reg__0_n_121,buff2_reg__0_n_122,buff2_reg__0_n_123,buff2_reg__0_n_124,buff2_reg__0_n_125,buff2_reg__0_n_126,buff2_reg__0_n_127,buff2_reg__0_n_128,buff2_reg__0_n_129,buff2_reg__0_n_130,buff2_reg__0_n_131,buff2_reg__0_n_132,buff2_reg__0_n_133,buff2_reg__0_n_134,buff2_reg__0_n_135,buff2_reg__0_n_136,buff2_reg__0_n_137,buff2_reg__0_n_138,buff2_reg__0_n_139,buff2_reg__0_n_140,buff2_reg__0_n_141,buff2_reg__0_n_142,buff2_reg__0_n_143,buff2_reg__0_n_144,buff2_reg__0_n_145,buff2_reg__0_n_146,buff2_reg__0_n_147,buff2_reg__0_n_148,buff2_reg__0_n_149,buff2_reg__0_n_150,buff2_reg__0_n_151,buff2_reg__0_n_152,buff2_reg__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff3_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,b_reg0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff3_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,a_reg0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff3_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff3_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff3_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff3_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff3_reg__0_OVERFLOW_UNCONNECTED),
        .P({buff3_reg__0_n_58,buff3_reg__0_n_59,buff3_reg__0_n_60,buff3_reg__0_n_61,buff3_reg__0_n_62,buff3_reg__0_n_63,buff3_reg__0_n_64,buff3_reg__0_n_65,buff3_reg__0_n_66,buff3_reg__0_n_67,buff3_reg__0_n_68,buff3_reg__0_n_69,buff3_reg__0_n_70,buff3_reg__0_n_71,buff3_reg__0_n_72,buff3_reg__0_n_73,buff3_reg__0_n_74,buff3_reg__0_n_75,buff3_reg__0_n_76,buff3_reg__0_n_77,buff3_reg__0_n_78,buff3_reg__0_n_79,buff3_reg__0_n_80,buff3_reg__0_n_81,buff3_reg__0_n_82,buff3_reg__0_n_83,buff3_reg__0_n_84,buff3_reg__0_n_85,buff3_reg__0_n_86,buff3_reg__0_n_87,buff3_reg__0_n_88,buff3_reg__0_n_89,buff3_reg__0_n_90,buff3_reg__0_n_91,buff3_reg__0_n_92,buff3_reg__0_n_93,buff3_reg__0_n_94,buff3_reg__0_n_95,buff3_reg__0_n_96,buff3_reg__0_n_97,buff3_reg__0_n_98,buff3_reg__0_n_99,buff3_reg__0_n_100,buff3_reg__0_n_101,buff3_reg__0_n_102,buff3_reg__0_n_103,buff3_reg__0_n_104,buff3_reg__0_n_105}),
        .PATTERNBDETECT(NLW_buff3_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff3_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff2_reg__0_n_106,buff2_reg__0_n_107,buff2_reg__0_n_108,buff2_reg__0_n_109,buff2_reg__0_n_110,buff2_reg__0_n_111,buff2_reg__0_n_112,buff2_reg__0_n_113,buff2_reg__0_n_114,buff2_reg__0_n_115,buff2_reg__0_n_116,buff2_reg__0_n_117,buff2_reg__0_n_118,buff2_reg__0_n_119,buff2_reg__0_n_120,buff2_reg__0_n_121,buff2_reg__0_n_122,buff2_reg__0_n_123,buff2_reg__0_n_124,buff2_reg__0_n_125,buff2_reg__0_n_126,buff2_reg__0_n_127,buff2_reg__0_n_128,buff2_reg__0_n_129,buff2_reg__0_n_130,buff2_reg__0_n_131,buff2_reg__0_n_132,buff2_reg__0_n_133,buff2_reg__0_n_134,buff2_reg__0_n_135,buff2_reg__0_n_136,buff2_reg__0_n_137,buff2_reg__0_n_138,buff2_reg__0_n_139,buff2_reg__0_n_140,buff2_reg__0_n_141,buff2_reg__0_n_142,buff2_reg__0_n_143,buff2_reg__0_n_144,buff2_reg__0_n_145,buff2_reg__0_n_146,buff2_reg__0_n_147,buff2_reg__0_n_148,buff2_reg__0_n_149,buff2_reg__0_n_150,buff2_reg__0_n_151,buff2_reg__0_n_152,buff2_reg__0_n_153}),
        .PCOUT({buff3_reg__0_n_106,buff3_reg__0_n_107,buff3_reg__0_n_108,buff3_reg__0_n_109,buff3_reg__0_n_110,buff3_reg__0_n_111,buff3_reg__0_n_112,buff3_reg__0_n_113,buff3_reg__0_n_114,buff3_reg__0_n_115,buff3_reg__0_n_116,buff3_reg__0_n_117,buff3_reg__0_n_118,buff3_reg__0_n_119,buff3_reg__0_n_120,buff3_reg__0_n_121,buff3_reg__0_n_122,buff3_reg__0_n_123,buff3_reg__0_n_124,buff3_reg__0_n_125,buff3_reg__0_n_126,buff3_reg__0_n_127,buff3_reg__0_n_128,buff3_reg__0_n_129,buff3_reg__0_n_130,buff3_reg__0_n_131,buff3_reg__0_n_132,buff3_reg__0_n_133,buff3_reg__0_n_134,buff3_reg__0_n_135,buff3_reg__0_n_136,buff3_reg__0_n_137,buff3_reg__0_n_138,buff3_reg__0_n_139,buff3_reg__0_n_140,buff3_reg__0_n_141,buff3_reg__0_n_142,buff3_reg__0_n_143,buff3_reg__0_n_144,buff3_reg__0_n_145,buff3_reg__0_n_146,buff3_reg__0_n_147,buff3_reg__0_n_148,buff3_reg__0_n_149,buff3_reg__0_n_150,buff3_reg__0_n_151,buff3_reg__0_n_152,buff3_reg__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff3_reg__0_UNDERFLOW_UNCONNECTED));
  FDRE \buff4_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_105),
        .Q(buff4_reg[17]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_32ns_33s_bkb_U1/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_32ns_33s_bkb_U1/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[0]_srl3 " *) 
  SRL16E \buff4_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_105),
        .Q(buff4_reg[0]));
  FDRE \buff4_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_95),
        .Q(buff4_reg[27]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_32ns_33s_bkb_U1/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_32ns_33s_bkb_U1/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[10]_srl3 " *) 
  SRL16E \buff4_reg[10]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_95),
        .Q(buff4_reg[10]));
  FDRE \buff4_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_94),
        .Q(buff4_reg[28]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_32ns_33s_bkb_U1/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_32ns_33s_bkb_U1/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[11]_srl3 " *) 
  SRL16E \buff4_reg[11]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_94),
        .Q(buff4_reg[11]));
  FDRE \buff4_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_93),
        .Q(buff4_reg[29]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_32ns_33s_bkb_U1/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_32ns_33s_bkb_U1/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[12]_srl3 " *) 
  SRL16E \buff4_reg[12]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_93),
        .Q(buff4_reg[12]));
  FDRE \buff4_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_92),
        .Q(buff4_reg[30]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_32ns_33s_bkb_U1/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_32ns_33s_bkb_U1/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[13]_srl3 " *) 
  SRL16E \buff4_reg[13]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_92),
        .Q(buff4_reg[13]));
  FDRE \buff4_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_91),
        .Q(buff4_reg[31]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_32ns_33s_bkb_U1/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_32ns_33s_bkb_U1/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[14]_srl3 " *) 
  SRL16E \buff4_reg[14]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_91),
        .Q(buff4_reg[14]));
  FDRE \buff4_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_90),
        .Q(buff4_reg[32]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_32ns_33s_bkb_U1/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_32ns_33s_bkb_U1/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[15]_srl3 " *) 
  SRL16E \buff4_reg[15]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_90),
        .Q(buff4_reg[15]));
  FDRE \buff4_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_89),
        .Q(buff4_reg[33]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_32ns_33s_bkb_U1/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_32ns_33s_bkb_U1/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[16]_srl3 " *) 
  SRL16E \buff4_reg[16]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_89),
        .Q(buff4_reg[16]));
  FDRE \buff4_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_104),
        .Q(buff4_reg[18]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_32ns_33s_bkb_U1/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_32ns_33s_bkb_U1/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[1]_srl3 " *) 
  SRL16E \buff4_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_104),
        .Q(buff4_reg[1]));
  FDRE \buff4_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_103),
        .Q(buff4_reg[19]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_32ns_33s_bkb_U1/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_32ns_33s_bkb_U1/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[2]_srl3 " *) 
  SRL16E \buff4_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_103),
        .Q(buff4_reg[2]));
  FDRE \buff4_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_102),
        .Q(buff4_reg[20]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_32ns_33s_bkb_U1/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_32ns_33s_bkb_U1/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[3]_srl3 " *) 
  SRL16E \buff4_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_102),
        .Q(buff4_reg[3]));
  FDRE \buff4_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_101),
        .Q(buff4_reg[21]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_32ns_33s_bkb_U1/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_32ns_33s_bkb_U1/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[4]_srl3 " *) 
  SRL16E \buff4_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_101),
        .Q(buff4_reg[4]));
  FDRE \buff4_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_100),
        .Q(buff4_reg[22]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_32ns_33s_bkb_U1/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_32ns_33s_bkb_U1/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[5]_srl3 " *) 
  SRL16E \buff4_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_100),
        .Q(buff4_reg[5]));
  FDRE \buff4_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_99),
        .Q(buff4_reg[23]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_32ns_33s_bkb_U1/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_32ns_33s_bkb_U1/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[6]_srl3 " *) 
  SRL16E \buff4_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_99),
        .Q(buff4_reg[6]));
  FDRE \buff4_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_98),
        .Q(buff4_reg[24]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_32ns_33s_bkb_U1/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_32ns_33s_bkb_U1/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[7]_srl3 " *) 
  SRL16E \buff4_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_98),
        .Q(buff4_reg[7]));
  FDRE \buff4_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_97),
        .Q(buff4_reg[25]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_32ns_33s_bkb_U1/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_32ns_33s_bkb_U1/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[8]_srl3 " *) 
  SRL16E \buff4_reg[8]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_97),
        .Q(buff4_reg[8]));
  FDRE \buff4_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg__0_n_96),
        .Q(buff4_reg[26]),
        .R(1'b0));
  (* srl_bus_name = "inst/\pwm_mul_32ns_33s_bkb_U1/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\pwm_mul_32ns_33s_bkb_U1/pwm_mul_32ns_33s_bkb_MulnS_0_U/buff4_reg[9]_srl3 " *) 
  SRL16E \buff4_reg[9]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_96),
        .Q(buff4_reg[9]));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff4_reg__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\buff0_reg[14]__0_n_0 ,\buff0_reg[13]__0_n_0 ,\buff0_reg[12]__0_n_0 ,\buff0_reg[11]__0_n_0 ,\buff0_reg[10]__0_n_0 ,\buff0_reg[9]__0_n_0 ,\buff0_reg[8]__0_n_0 ,\buff0_reg[7]__0_n_0 ,\buff0_reg[6]__0_n_0 ,\buff0_reg[5]__0_n_0 ,\buff0_reg[4]__0_n_0 ,\buff0_reg[3]__0_n_0 ,\buff0_reg[2]__0_n_0 ,\buff0_reg[1]__0_n_0 ,\buff0_reg[0]__0_n_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff4_reg__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({buff0_reg__1[15],buff0_reg__1[15],buff0_reg__1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff4_reg__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff4_reg__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff4_reg__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff4_reg__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff4_reg__1_OVERFLOW_UNCONNECTED),
        .P({buff4_reg__1_n_58,buff4_reg__1_n_59,buff4_reg__1_n_60,buff4_reg__1_n_61,buff4_reg__1_n_62,buff4_reg__1_n_63,buff4_reg__1_n_64,buff4_reg__1_n_65,buff4_reg__1_n_66,buff4_reg__1_n_67,buff4_reg__1_n_68,buff4_reg__1_n_69,buff4_reg__1_n_70,buff4_reg__1_n_71,buff4_reg__1_n_72,buff4_reg__1_n_73,buff4_reg__1_n_74,buff4_reg[64:34]}),
        .PATTERNBDETECT(NLW_buff4_reg__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff4_reg__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff3_reg__0_n_106,buff3_reg__0_n_107,buff3_reg__0_n_108,buff3_reg__0_n_109,buff3_reg__0_n_110,buff3_reg__0_n_111,buff3_reg__0_n_112,buff3_reg__0_n_113,buff3_reg__0_n_114,buff3_reg__0_n_115,buff3_reg__0_n_116,buff3_reg__0_n_117,buff3_reg__0_n_118,buff3_reg__0_n_119,buff3_reg__0_n_120,buff3_reg__0_n_121,buff3_reg__0_n_122,buff3_reg__0_n_123,buff3_reg__0_n_124,buff3_reg__0_n_125,buff3_reg__0_n_126,buff3_reg__0_n_127,buff3_reg__0_n_128,buff3_reg__0_n_129,buff3_reg__0_n_130,buff3_reg__0_n_131,buff3_reg__0_n_132,buff3_reg__0_n_133,buff3_reg__0_n_134,buff3_reg__0_n_135,buff3_reg__0_n_136,buff3_reg__0_n_137,buff3_reg__0_n_138,buff3_reg__0_n_139,buff3_reg__0_n_140,buff3_reg__0_n_141,buff3_reg__0_n_142,buff3_reg__0_n_143,buff3_reg__0_n_144,buff3_reg__0_n_145,buff3_reg__0_n_146,buff3_reg__0_n_147,buff3_reg__0_n_148,buff3_reg__0_n_149,buff3_reg__0_n_150,buff3_reg__0_n_151,buff3_reg__0_n_152,buff3_reg__0_n_153}),
        .PCOUT(NLW_buff4_reg__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff4_reg__1_UNDERFLOW_UNCONNECTED));
endmodule

(* CHECK_LICENSE_TYPE = "pwm_pwm_0_1,pwm,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "pwm,Vivado 2017.4" *) 
(* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s_axi_ctrl_AWADDR,
    s_axi_ctrl_AWVALID,
    s_axi_ctrl_AWREADY,
    s_axi_ctrl_WDATA,
    s_axi_ctrl_WSTRB,
    s_axi_ctrl_WVALID,
    s_axi_ctrl_WREADY,
    s_axi_ctrl_BRESP,
    s_axi_ctrl_BVALID,
    s_axi_ctrl_BREADY,
    s_axi_ctrl_ARADDR,
    s_axi_ctrl_ARVALID,
    s_axi_ctrl_ARREADY,
    s_axi_ctrl_RDATA,
    s_axi_ctrl_RRESP,
    s_axi_ctrl_RVALID,
    s_axi_ctrl_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    out_V);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ctrl AWADDR" *) input [6:0]s_axi_ctrl_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ctrl AWVALID" *) input s_axi_ctrl_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ctrl AWREADY" *) output s_axi_ctrl_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ctrl WDATA" *) input [31:0]s_axi_ctrl_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ctrl WSTRB" *) input [3:0]s_axi_ctrl_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ctrl WVALID" *) input s_axi_ctrl_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ctrl WREADY" *) output s_axi_ctrl_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ctrl BRESP" *) output [1:0]s_axi_ctrl_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ctrl BVALID" *) output s_axi_ctrl_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ctrl BREADY" *) input s_axi_ctrl_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ctrl ARADDR" *) input [6:0]s_axi_ctrl_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ctrl ARVALID" *) input s_axi_ctrl_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ctrl ARREADY" *) output s_axi_ctrl_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ctrl RDATA" *) output [31:0]s_axi_ctrl_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ctrl RRESP" *) output [1:0]s_axi_ctrl_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ctrl RVALID" *) output s_axi_ctrl_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_ctrl RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_ctrl, ADDR_WIDTH 7, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN pwm_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0" *) input s_axi_ctrl_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_ctrl, ASSOCIATED_RESET ap_rst_n, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN pwm_processing_system7_0_0_FCLK_CLK0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {RST {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {INTERRUPT {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 out_V DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME out_V, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 6} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}, PortType data, PortType.PROP_SRC false" *) output [5:0]out_V;

  wire ap_clk;
  wire ap_rst_n;
  wire interrupt;
  wire [5:0]out_V;
  wire [6:0]s_axi_ctrl_ARADDR;
  wire s_axi_ctrl_ARREADY;
  wire s_axi_ctrl_ARVALID;
  wire [6:0]s_axi_ctrl_AWADDR;
  wire s_axi_ctrl_AWREADY;
  wire s_axi_ctrl_AWVALID;
  wire s_axi_ctrl_BREADY;
  wire [1:0]s_axi_ctrl_BRESP;
  wire s_axi_ctrl_BVALID;
  wire [31:0]s_axi_ctrl_RDATA;
  wire s_axi_ctrl_RREADY;
  wire [1:0]s_axi_ctrl_RRESP;
  wire s_axi_ctrl_RVALID;
  wire [31:0]s_axi_ctrl_WDATA;
  wire s_axi_ctrl_WREADY;
  wire [3:0]s_axi_ctrl_WSTRB;
  wire s_axi_ctrl_WVALID;

  (* C_S_AXI_CTRL_ADDR_WIDTH = "7" *) 
  (* C_S_AXI_CTRL_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CTRL_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* ap_ST_fsm_pp0_stage0 = "6'b000001" *) 
  (* ap_ST_fsm_pp0_stage1 = "6'b000010" *) 
  (* ap_ST_fsm_pp0_stage2 = "6'b000100" *) 
  (* ap_ST_fsm_pp0_stage3 = "6'b001000" *) 
  (* ap_ST_fsm_pp0_stage4 = "6'b010000" *) 
  (* ap_ST_fsm_pp0_stage5 = "6'b100000" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .interrupt(interrupt),
        .out_V(out_V),
        .s_axi_ctrl_ARADDR(s_axi_ctrl_ARADDR),
        .s_axi_ctrl_ARREADY(s_axi_ctrl_ARREADY),
        .s_axi_ctrl_ARVALID(s_axi_ctrl_ARVALID),
        .s_axi_ctrl_AWADDR(s_axi_ctrl_AWADDR),
        .s_axi_ctrl_AWREADY(s_axi_ctrl_AWREADY),
        .s_axi_ctrl_AWVALID(s_axi_ctrl_AWVALID),
        .s_axi_ctrl_BREADY(s_axi_ctrl_BREADY),
        .s_axi_ctrl_BRESP(s_axi_ctrl_BRESP),
        .s_axi_ctrl_BVALID(s_axi_ctrl_BVALID),
        .s_axi_ctrl_RDATA(s_axi_ctrl_RDATA),
        .s_axi_ctrl_RREADY(s_axi_ctrl_RREADY),
        .s_axi_ctrl_RRESP(s_axi_ctrl_RRESP),
        .s_axi_ctrl_RVALID(s_axi_ctrl_RVALID),
        .s_axi_ctrl_WDATA(s_axi_ctrl_WDATA),
        .s_axi_ctrl_WREADY(s_axi_ctrl_WREADY),
        .s_axi_ctrl_WSTRB(s_axi_ctrl_WSTRB),
        .s_axi_ctrl_WVALID(s_axi_ctrl_WVALID));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
