#-----------------------------------------------------------
# Vivado v2021.1.1 (64-bit)
# SW Build 3286242 on Wed Jul 28 13:09:46 MDT 2021
# IP Build 3279568 on Wed Jul 28 16:48:48 MDT 2021
# Start of session at: Sat Nov  6 20:00:43 2021
# Process ID: 2480
# Current directory: /home/ko/Desktop/elec3342/mcdecoder
# Command line: vivado /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.xpr
# Log file: /home/ko/Desktop/elec3342/mcdecoder/vivado.log
# Journal file: /home/ko/Desktop/elec3342/mcdecoder/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 7503.914 ; gain = 84.211 ; free physical = 10857 ; free virtual = 30145
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_fifo'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim/L1.txt'
INFO: [SIM-utils-43] Exported '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim/L0.txt'
INFO: [SIM-utils-43] Exported '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim/L2.txt'
INFO: [SIM-utils-43] Exported '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim/L3.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_fifo_vlog.prj
xvhdl --incr --relax -prj tb_fifo_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sources_1/new/fifo.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fifo_top'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim'
xelab -wto 69457726296b4ea2bb78d484392f4c3b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L fifo_generator_v13_2_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 69457726296b4ea2bb78d484392f4c3b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L fifo_generator_v13_2_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_sync_stag...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.fifo_generator_0
Compiling architecture behavioral of entity xil_defaultlib.fifo_top [fifo_top_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_fifo
Built simulation snapshot tb_fifo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fifo_behav -key {Behavioral:sim_1:Functional:tb_fifo} -tclbatch {tb_fifo.tcl} -view {/home/ko/Desktop/elec3342/mcdecoder/tb_uart_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/ko/Desktop/elec3342/mcdecoder/tb_uart_behav.wcfg
source tb_fifo.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fifo_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 7664.254 ; gain = 27.824 ; free physical = 9250 ; free virtual = 28830
restart
INFO: [Simtcl 6-17] Simulation restarted
update_compile_order -fileset sources_1
set_property top symdet [current_fileset]
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property top test_SYMDET [get_filesets sim_1]
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property top_lib xil_defaultlib [get_filesets sim_1]
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_SYMDET'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim'
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_SYMDET' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim/L1.txt'
INFO: [SIM-utils-43] Exported '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim/L0.txt'
INFO: [SIM-utils-43] Exported '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim/L2.txt'
INFO: [SIM-utils-43] Exported '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim/L3.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj test_SYMDET_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sources_1/new/symdet.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'symdet'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_SYMDET'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_SYMDET'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim'
xelab -wto 69457726296b4ea2bb78d484392f4c3b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot test_SYMDET_behav xil_defaultlib.test_SYMDET -log elaborate.log
Vivado Simulator v2021.1.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 69457726296b4ea2bb78d484392f4c3b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot test_SYMDET_behav xil_defaultlib.test_SYMDET -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package std.env
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.symdet [symdet_default]
Compiling architecture behavioral of entity xil_defaultlib.test_symdet
Built simulation snapshot test_SYMDET_behav

****** Webtalk v2021.1.1 (64-bit)
  **** SW Build 3286242 on Wed Jul 28 13:09:46 MDT 2021
  **** IP Build 3279568 on Wed Jul 28 16:48:48 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim/xsim.dir/test_SYMDET_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim/xsim.dir/test_SYMDET_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Nov  6 20:39:13 2021. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2021.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Nov  6 20:39:13 2021...
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 8031.285 ; gain = 0.000 ; free physical = 7005 ; free virtual = 27672
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 8031.285 ; gain = 0.000 ; free physical = 7005 ; free virtual = 27672
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 8031.285 ; gain = 0.000 ; free physical = 7003 ; free virtual = 27670
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_SYMDET'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim'
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_SYMDET' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim/L1.txt'
INFO: [SIM-utils-43] Exported '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim/L0.txt'
INFO: [SIM-utils-43] Exported '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim/L2.txt'
INFO: [SIM-utils-43] Exported '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim/L3.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj test_SYMDET_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_SYMDET'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim'
xelab -wto 69457726296b4ea2bb78d484392f4c3b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot test_SYMDET_behav xil_defaultlib.test_SYMDET -log elaborate.log
Vivado Simulator v2021.1.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 69457726296b4ea2bb78d484392f4c3b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot test_SYMDET_behav xil_defaultlib.test_SYMDET -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 8031.285 ; gain = 0.000 ; free physical = 7004 ; free virtual = 27671
run all
WARNING: [Simulator 45-29] Cannot open source file /wrk/ci/prod/2021.1.1/sw/continuous/184/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v: file does not exist.
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 8031.285 ; gain = 0.000 ; free physical = 6934 ; free virtual = 27666
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_SYMDET'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim'
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_SYMDET' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim/L1.txt'
INFO: [SIM-utils-43] Exported '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim/L0.txt'
INFO: [SIM-utils-43] Exported '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim/L2.txt'
INFO: [SIM-utils-43] Exported '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim/L3.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj test_SYMDET_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_SYMDET'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim'
xelab -wto 69457726296b4ea2bb78d484392f4c3b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot test_SYMDET_behav xil_defaultlib.test_SYMDET -log elaborate.log
Vivado Simulator v2021.1.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 69457726296b4ea2bb78d484392f4c3b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot test_SYMDET_behav xil_defaultlib.test_SYMDET -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 8031.285 ; gain = 0.000 ; free physical = 6974 ; free virtual = 27658
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_SYMDET'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim'
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_SYMDET' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim/L1.txt'
INFO: [SIM-utils-43] Exported '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim/L0.txt'
INFO: [SIM-utils-43] Exported '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim/L2.txt'
INFO: [SIM-utils-43] Exported '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim/L3.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj test_SYMDET_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim'
xelab -wto 69457726296b4ea2bb78d484392f4c3b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot test_SYMDET_behav xil_defaultlib.test_SYMDET -log elaborate.log
Vivado Simulator v2021.1.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 69457726296b4ea2bb78d484392f4c3b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot test_SYMDET_behav xil_defaultlib.test_SYMDET -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_SYMDET_behav -key {Behavioral:sim_1:Functional:test_SYMDET} -tclbatch {test_SYMDET.tcl} -view {/home/ko/Desktop/elec3342/mcdecoder/tb_uart_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/ko/Desktop/elec3342/mcdecoder/tb_uart_behav.wcfg
WARNING: Simulation object /tb_fifo/clk was not found in the design.
WARNING: Simulation object /tb_fifo/srst was not found in the design.
WARNING: Simulation object /tb_fifo/din was not found in the design.
WARNING: Simulation object /tb_fifo/wr_en was not found in the design.
WARNING: Simulation object /tb_fifo/rd_en was not found in the design.
WARNING: Simulation object /tb_fifo/dout was not found in the design.
WARNING: Simulation object /tb_fifo/full was not found in the design.
WARNING: Simulation object /tb_fifo/almost_full was not found in the design.
WARNING: Simulation object /tb_fifo/empty was not found in the design.
WARNING: Simulation object /tb_fifo/almost_empty was not found in the design.
WARNING: Simulation object /tb_fifo/data_count was not found in the design.
WARNING: Simulation object /tb_fifo/UUT/count was not found in the design.
source test_SYMDET.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_SYMDET_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 8031.285 ; gain = 0.000 ; free physical = 6947 ; free virtual = 27626
run all
Note: Output 0 dot
Time: 499999200 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 1 dot
Time: 624999 ns  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 2 dot
Time: 749998800 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 3 dot
Time: 874998600 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 4 lg
Time: 1062498300 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 5 dot
Time: 1124998200 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 6 lg
Time: 1312497900 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 7 dot
Time: 1374997800 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 8 dash
Time: 1624997400 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 9 dot
Time: 1749997200 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 10 dot
Time: 1874997 ns  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 11 lg
Time: 2062496700 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 12 dot
Time: 2124996600 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 13 dash
Time: 2374996200 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 14 dot
Time: 2499996 ns  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 15 dot
Time: 2624995800 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 16 lg
Time: 2812495500 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 17 dash
Time: 2999995200 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 18 dash
Time: 3249994800 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 19 dash
Time: 3499994400 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 20 wg
Time: 3937493700 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 21 dot
Time: 3999993600 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 22 dot
Time: 4124993400 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 23 dot
Time: 4249993200 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 24 dot
Time: 4374993 ns  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 25 lg
Time: 4562492700 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 26 dash
Time: 4749992400 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 27 dot
Time: 4874992200 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 28 dash
Time: 5124991800 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 29 lg
Time: 5312491500 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 30 dot
Time: 5374991400 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 31 dot
Time: 5499991200 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 32 dash
Time: 5749990800 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
$finish called at time : 6645822700 ps : File "/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd" Line 90
save_wave_config {/home/ko/Desktop/elec3342/mcdecoder/tb_uart_behav.wcfg}
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 8115.328 ; gain = 0.000 ; free physical = 6742 ; free virtual = 27546
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_SYMDET'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim'
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_SYMDET' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim/L1.txt'
INFO: [SIM-utils-43] Exported '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim/L0.txt'
INFO: [SIM-utils-43] Exported '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim/L2.txt'
INFO: [SIM-utils-43] Exported '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim/L3.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj test_SYMDET_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sources_1/new/symdet.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'symdet'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_SYMDET'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_SYMDET'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim'
xelab -wto 69457726296b4ea2bb78d484392f4c3b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot test_SYMDET_behav xil_defaultlib.test_SYMDET -log elaborate.log
Vivado Simulator v2021.1.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 69457726296b4ea2bb78d484392f4c3b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot test_SYMDET_behav xil_defaultlib.test_SYMDET -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package std.env
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.symdet [symdet_default]
Compiling architecture behavioral of entity xil_defaultlib.test_symdet
Built simulation snapshot test_SYMDET_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 8115.328 ; gain = 0.000 ; free physical = 6736 ; free virtual = 27543
run all
Note: Output 0 dot
Time: 520832500 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 1 dot
Time: 604165700 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 2 dot
Time: 687498900 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 3 dot
Time: 812498700 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 4 lg
Time: 1020831700 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 5 dot
Time: 1124998200 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 6 lg
Time: 1333331200 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 7 dot
Time: 1395831100 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 8 dash
Time: 1729163900 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 9 dot
Time: 1874997 ns  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 10 lg
Time: 2083330 ns  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 11 dot
Time: 2124996600 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 12 dash
Time: 2416662800 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 13 dot
Time: 2479162700 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 14 dot
Time: 2604162500 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 15 lg
Time: 2770828900 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 16 dash
Time: 2958328600 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 17 dash
Time: 3187494900 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 18 dash
Time: 3374994600 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 19 wg
Time: 3812493900 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 20 dot
Time: 3916660400 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 21 dot
Time: 4083326800 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 22 dot
Time: 4249993200 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 23 dot
Time: 4354159700 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 24 lg
Time: 4520826100 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 25 dash
Time: 4666659200 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 26 dot
Time: 4791659 ns  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 27 dash
Time: 5104158500 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 28 lg
Time: 5312491500 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
$finish called at time : 6499989600 ps : File "/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd" Line 90
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_SYMDET'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim'
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_SYMDET' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim/L1.txt'
INFO: [SIM-utils-43] Exported '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim/L0.txt'
INFO: [SIM-utils-43] Exported '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim/L2.txt'
INFO: [SIM-utils-43] Exported '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim/L3.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj test_SYMDET_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_SYMDET'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim'
xelab -wto 69457726296b4ea2bb78d484392f4c3b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot test_SYMDET_behav xil_defaultlib.test_SYMDET -log elaborate.log
Vivado Simulator v2021.1.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 69457726296b4ea2bb78d484392f4c3b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot test_SYMDET_behav xil_defaultlib.test_SYMDET -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 8115.328 ; gain = 0.000 ; free physical = 4927 ; free virtual = 26552
run all
Note: Output 0 dot
Time: 458332600 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 1 dot
Time: 583332400 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 2 dot
Time: 729165500 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 3 dot
Time: 833332 ns  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 4 lg
Time: 1020831700 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 5 dot
Time: 1104164900 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 6 lg
Time: 1312497900 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 7 dot
Time: 1395831100 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 8 dash
Time: 1583330800 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 9 dot
Time: 1729163900 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 10 dot
Time: 1812497100 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 11 lg
Time: 1958330200 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 12 dot
Time: 2062496700 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 13 dash
Time: 2312496300 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 14 dot
Time: 2395829500 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 15 dot
Time: 2541662600 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 16 lg
Time: 2729162300 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 17 dash
Time: 2874995400 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 18 dash
Time: 3166661600 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 19 dash
Time: 3479161100 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 20 wg
Time: 3937493700 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 21 dot
Time: 4041660200 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 22 dot
Time: 4166660 ns  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 23 dot
Time: 4270826500 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 24 dot
Time: 4395826300 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 25 lg
Time: 4562492700 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 26 dash
Time: 4729159100 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 27 dot
Time: 4812492300 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 28 dash
Time: 5020825300 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 29 lg
Time: 5187491700 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 30 dot
Time: 5229158300 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 31 dot
Time: 5354158100 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 32 dash
Time: 5562491100 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
$finish called at time : 6458323 ns : File "/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd" Line 90
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_SYMDET'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim'
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_SYMDET' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim/L1.txt'
INFO: [SIM-utils-43] Exported '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim/L0.txt'
INFO: [SIM-utils-43] Exported '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim/L2.txt'
INFO: [SIM-utils-43] Exported '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim/L3.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj test_SYMDET_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sources_1/new/symdet.vhd" into library xil_defaultlib
ERROR: [VRFC 10-4982] syntax error near 'non-printable character with the hex value '0xc2'' [/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sources_1/new/symdet.vhd:25]
INFO: [VRFC 10-3107] analyzing entity 'symdet'
ERROR: [VRFC 10-3782] unit 'symdet' ignored due to previous errors [/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sources_1/new/symdet.vhd:36]
INFO: [VRFC 10-3070] VHDL file '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sources_1/new/symdet.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_SYMDET'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim'
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_SYMDET' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim/L1.txt'
INFO: [SIM-utils-43] Exported '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim/L0.txt'
INFO: [SIM-utils-43] Exported '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim/L2.txt'
INFO: [SIM-utils-43] Exported '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim/L3.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj test_SYMDET_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sources_1/new/symdet.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'symdet'
ERROR: [VRFC 10-2989] 'unsigned' is not declared [/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sources_1/new/symdet.vhd:107]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sources_1/new/symdet.vhd:49]
INFO: [VRFC 10-3070] VHDL file '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sources_1/new/symdet.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_SYMDET'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim'
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_SYMDET' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim/L1.txt'
INFO: [SIM-utils-43] Exported '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim/L0.txt'
INFO: [SIM-utils-43] Exported '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim/L2.txt'
INFO: [SIM-utils-43] Exported '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim/L3.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj test_SYMDET_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sources_1/new/symdet.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'symdet'
ERROR: [VRFC 10-724] found '0' definitions of operator "sll", cannot determine exact overloaded matching definition for "sll" [/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sources_1/new/symdet.vhd:109]
ERROR: [VRFC 10-2123] 0 definitions of operator "and" match here [/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sources_1/new/symdet.vhd:109]
ERROR: [VRFC 10-724] found '0' definitions of operator "sll", cannot determine exact overloaded matching definition for "sll" [/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sources_1/new/symdet.vhd:113]
ERROR: [VRFC 10-2123] 0 definitions of operator "and" match here [/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sources_1/new/symdet.vhd:113]
ERROR: [VRFC 10-724] found '0' definitions of operator "sll", cannot determine exact overloaded matching definition for "sll" [/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sources_1/new/symdet.vhd:107]
ERROR: [VRFC 10-2123] 0 definitions of operator "and" match here [/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sources_1/new/symdet.vhd:107]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sources_1/new/symdet.vhd:49]
INFO: [VRFC 10-3070] VHDL file '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sources_1/new/symdet.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_SYMDET'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim'
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_SYMDET' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim/L1.txt'
INFO: [SIM-utils-43] Exported '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim/L0.txt'
INFO: [SIM-utils-43] Exported '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim/L2.txt'
INFO: [SIM-utils-43] Exported '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim/L3.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj test_SYMDET_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sources_1/new/symdet.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'symdet'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_SYMDET'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim'
xelab -wto 69457726296b4ea2bb78d484392f4c3b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot test_SYMDET_behav xil_defaultlib.test_SYMDET -log elaborate.log
Vivado Simulator v2021.1.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 69457726296b4ea2bb78d484392f4c3b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot test_SYMDET_behav xil_defaultlib.test_SYMDET -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package std.env
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std_unsigned
Compiling architecture behavioral of entity xil_defaultlib.symdet [symdet_default]
Compiling architecture behavioral of entity xil_defaultlib.test_symdet
Built simulation snapshot test_SYMDET_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
ERROR: Array sizes do not match, left array has 8 elements, right array has 14 elements
Time: 0 ps  Iteration: 0  Process: /test_SYMDET/UUT/line__59
  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sources_1/new/symdet.vhd

HDL Line: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sources_1/new/symdet.vhd:59
run all
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run all
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run all
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run all
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run all
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run all
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run all
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run all
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
ERROR: Array sizes do not match, left array has 8 elements, right array has 14 elements
Time: 0 ps  Iteration: 0  Process: /test_SYMDET/UUT/line__59
  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sources_1/new/symdet.vhd

HDL Line: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sources_1/new/symdet.vhd:59
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_SYMDET'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim'
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_SYMDET' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim/L1.txt'
INFO: [SIM-utils-43] Exported '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim/L0.txt'
INFO: [SIM-utils-43] Exported '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim/L2.txt'
INFO: [SIM-utils-43] Exported '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim/L3.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj test_SYMDET_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sources_1/new/symdet.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'symdet'
ERROR: [VRFC 10-2989] 'unsigned' is not declared [/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sources_1/new/symdet.vhd:59]
ERROR: [VRFC 10-3559] near 'std_logic_vector' ; type conversion expression type cannot be determined uniquely [/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sources_1/new/symdet.vhd:59]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sources_1/new/symdet.vhd:49]
INFO: [VRFC 10-3070] VHDL file '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sources_1/new/symdet.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_SYMDET'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim'
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_SYMDET' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim/L1.txt'
INFO: [SIM-utils-43] Exported '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim/L0.txt'
INFO: [SIM-utils-43] Exported '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim/L2.txt'
INFO: [SIM-utils-43] Exported '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim/L3.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj test_SYMDET_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sources_1/new/symdet.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'symdet'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_SYMDET'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim'
xelab -wto 69457726296b4ea2bb78d484392f4c3b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot test_SYMDET_behav xil_defaultlib.test_SYMDET -log elaborate.log
Vivado Simulator v2021.1.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 69457726296b4ea2bb78d484392f4c3b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot test_SYMDET_behav xil_defaultlib.test_SYMDET -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package std.env
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std_unsigned
Compiling architecture behavioral of entity xil_defaultlib.symdet [symdet_default]
Compiling architecture behavioral of entity xil_defaultlib.test_symdet
Built simulation snapshot test_SYMDET_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
run all
Note: Output 0 dot
Time: 458332600 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 1 dot
Time: 583332400 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 2 dot
Time: 729165500 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 3 dot
Time: 833332 ns  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 4 lg
Time: 1020831700 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 5 dot
Time: 1104164900 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 6 lg
Time: 1312497900 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 7 dot
Time: 1395831100 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 8 dash
Time: 1583330800 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 9 dot
Time: 1729163900 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 10 dot
Time: 1812497100 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 11 lg
Time: 1958330200 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 12 dot
Time: 2062496700 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 13 dash
Time: 2312496300 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 14 dot
Time: 2395829500 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 15 dot
Time: 2541662600 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 16 lg
Time: 2729162300 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 17 dash
Time: 2874995400 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 18 dash
Time: 3166661600 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 19 dash
Time: 3479161100 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 20 dot
Time: 4041660200 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 21 dot
Time: 4166660 ns  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 22 dot
Time: 4270826500 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 23 dot
Time: 4395826300 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 24 dash
Time: 4729159100 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 25 dot
Time: 4812492300 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 26 dash
Time: 5020825300 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 27 dot
Time: 5229158300 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 28 dot
Time: 5354158100 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 29 dash
Time: 5562491100 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
$finish called at time : 6458323 ns : File "/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd" Line 90
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_SYMDET'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim'
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_SYMDET' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim/L1.txt'
INFO: [SIM-utils-43] Exported '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim/L0.txt'
INFO: [SIM-utils-43] Exported '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim/L2.txt'
INFO: [SIM-utils-43] Exported '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim/L3.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj test_SYMDET_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sources_1/new/symdet.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'symdet'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_SYMDET'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim'
xelab -wto 69457726296b4ea2bb78d484392f4c3b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot test_SYMDET_behav xil_defaultlib.test_SYMDET -log elaborate.log
Vivado Simulator v2021.1.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 69457726296b4ea2bb78d484392f4c3b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot test_SYMDET_behav xil_defaultlib.test_SYMDET -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package std.env
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std_unsigned
Compiling architecture behavioral of entity xil_defaultlib.symdet [symdet_default]
Compiling architecture behavioral of entity xil_defaultlib.test_symdet
Built simulation snapshot test_SYMDET_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8461.500 ; gain = 0.000 ; free physical = 4733 ; free virtual = 26603
run all
Note: Output 0 dot
Time: 458332600 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 1 dot
Time: 583332400 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 2 dot
Time: 729165500 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 3 dot
Time: 833332 ns  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 4 lg
Time: 1020831700 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 5 dot
Time: 1104164900 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 6 lg
Time: 1312497900 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 7 dot
Time: 1395831100 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 8 dash
Time: 1583330800 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 9 dot
Time: 1729163900 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 10 dot
Time: 1812497100 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 11 lg
Time: 1958330200 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 12 dot
Time: 2062496700 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 13 dash
Time: 2312496300 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 14 dot
Time: 2395829500 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 15 dot
Time: 2541662600 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 16 lg
Time: 2729162300 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 17 dash
Time: 2874995400 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 18 dash
Time: 3166661600 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 19 dash
Time: 3479161100 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 20 dot
Time: 4041660200 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 21 dot
Time: 4166660 ns  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 22 dot
Time: 4270826500 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 23 dot
Time: 4395826300 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 24 dash
Time: 4729159100 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 25 dot
Time: 4812492300 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 26 dash
Time: 5020825300 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 27 dot
Time: 5229158300 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 28 dot
Time: 5354158100 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 29 dash
Time: 5562491100 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
$finish called at time : 6458323 ns : File "/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd" Line 90
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_SYMDET'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim'
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_SYMDET' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim/L1.txt'
INFO: [SIM-utils-43] Exported '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim/L0.txt'
INFO: [SIM-utils-43] Exported '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim/L2.txt'
INFO: [SIM-utils-43] Exported '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim/L3.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj test_SYMDET_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sources_1/new/symdet.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'symdet'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_SYMDET'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim'
xelab -wto 69457726296b4ea2bb78d484392f4c3b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot test_SYMDET_behav xil_defaultlib.test_SYMDET -log elaborate.log
Vivado Simulator v2021.1.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 69457726296b4ea2bb78d484392f4c3b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot test_SYMDET_behav xil_defaultlib.test_SYMDET -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package std.env
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std_unsigned
Compiling architecture behavioral of entity xil_defaultlib.symdet [symdet_default]
Compiling architecture behavioral of entity xil_defaultlib.test_symdet
Built simulation snapshot test_SYMDET_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 8477.508 ; gain = 0.000 ; free physical = 4729 ; free virtual = 26595
run all
Note: Output 0 dot
Time: 458332600 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 1 dot
Time: 583332400 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 2 dot
Time: 729165500 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 3 dot
Time: 833332 ns  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 4 lg
Time: 1020831700 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 5 dot
Time: 1104164900 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 6 lg
Time: 1312497900 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 7 dot
Time: 1395831100 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 8 dash
Time: 1583330800 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 9 dot
Time: 1729163900 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 10 dot
Time: 1812497100 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 11 lg
Time: 1958330200 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 12 dot
Time: 2062496700 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 13 dash
Time: 2312496300 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 14 dot
Time: 2395829500 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 15 dot
Time: 2541662600 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 16 lg
Time: 2729162300 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 17 dash
Time: 2874995400 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 18 dash
Time: 3166661600 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 19 dash
Time: 3479161100 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 20 wg
Time: 3937493700 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 21 dot
Time: 4041660200 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 22 dot
Time: 4166660 ns  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 23 dot
Time: 4270826500 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 24 dot
Time: 4395826300 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 25 lg
Time: 4562492700 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 26 dash
Time: 4729159100 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 27 dot
Time: 4812492300 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 28 dash
Time: 5020825300 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 29 lg
Time: 5187491700 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 30 dot
Time: 5229158300 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 31 dot
Time: 5354158100 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 32 dash
Time: 5562491100 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
$finish called at time : 6458323 ns : File "/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd" Line 90
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_SYMDET'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim'
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_SYMDET' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim/L1.txt'
INFO: [SIM-utils-43] Exported '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim/L0.txt'
INFO: [SIM-utils-43] Exported '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim/L2.txt'
INFO: [SIM-utils-43] Exported '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim/L3.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj test_SYMDET_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sources_1/new/symdet.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'symdet'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_SYMDET'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim'
xelab -wto 69457726296b4ea2bb78d484392f4c3b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot test_SYMDET_behav xil_defaultlib.test_SYMDET -log elaborate.log
Vivado Simulator v2021.1.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 69457726296b4ea2bb78d484392f4c3b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot test_SYMDET_behav xil_defaultlib.test_SYMDET -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package std.env
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.symdet [symdet_default]
Compiling architecture behavioral of entity xil_defaultlib.test_symdet
Built simulation snapshot test_SYMDET_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8509.523 ; gain = 0.000 ; free physical = 4699 ; free virtual = 26581
run all
Note: Output 0 dot
Time: 458332600 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 1 dot
Time: 583332400 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 2 dot
Time: 729165500 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 3 dot
Time: 833332 ns  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 4 lg
Time: 1020831700 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 5 dot
Time: 1104164900 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 6 lg
Time: 1312497900 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 7 dot
Time: 1395831100 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 8 dash
Time: 1583330800 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 9 dot
Time: 1729163900 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 10 dot
Time: 1812497100 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 11 lg
Time: 1958330200 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 12 dot
Time: 2062496700 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 13 dash
Time: 2312496300 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 14 dot
Time: 2395829500 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 15 dot
Time: 2541662600 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 16 lg
Time: 2729162300 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 17 dash
Time: 2874995400 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 18 dash
Time: 3166661600 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 19 dash
Time: 3479161100 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 20 wg
Time: 3937493700 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 21 dot
Time: 4041660200 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 22 dot
Time: 4166660 ns  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 23 dot
Time: 4270826500 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 24 dot
Time: 4395826300 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 25 lg
Time: 4562492700 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 26 dash
Time: 4729159100 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 27 dot
Time: 4812492300 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 28 dash
Time: 5020825300 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 29 lg
Time: 5187491700 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 30 dot
Time: 5229158300 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 31 dot
Time: 5354158100 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 32 dash
Time: 5562491100 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
$finish called at time : 6458323 ns : File "/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd" Line 90
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_SYMDET'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim'
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_SYMDET' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim/L1.txt'
INFO: [SIM-utils-43] Exported '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim/L0.txt'
INFO: [SIM-utils-43] Exported '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim/L2.txt'
INFO: [SIM-utils-43] Exported '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim/L3.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj test_SYMDET_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sources_1/new/symdet.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'symdet'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_SYMDET'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_SYMDET'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim'
xelab -wto 69457726296b4ea2bb78d484392f4c3b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot test_SYMDET_behav xil_defaultlib.test_SYMDET -log elaborate.log
Vivado Simulator v2021.1.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 69457726296b4ea2bb78d484392f4c3b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot test_SYMDET_behav xil_defaultlib.test_SYMDET -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package std.env
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.symdet [symdet_default]
Compiling architecture behavioral of entity xil_defaultlib.test_symdet
Built simulation snapshot test_SYMDET_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8566.547 ; gain = 9.000 ; free physical = 4026 ; free virtual = 26279
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Output 0 dot
Time: 479165900 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 1 dot
Time: 583332400 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 2 dot
Time: 687498900 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 3 lg
Time: 874998600 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 4 dot
Time: 895831900 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 5 lg
Time: 1041665 ns  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 6 dot
Time: 1083331600 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 7 dash
Time: 1249998 ns  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 8 dot
Time: 1333331200 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 9 dot
Time: 1416664400 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 10 lg
Time: 1520830900 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 11 dot
Time: 1583330800 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 12 dash
Time: 1729163900 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 13 dot
Time: 1791663800 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 14 dot
Time: 1874997 ns  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 15 lg
Time: 1999996800 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 16 dash
Time: 2104163300 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 17 dash
Time: 2291663 ns  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 18 dash
Time: 2437496100 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 19 wg
Time: 2749995600 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 20 dot
Time: 2770828900 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 21 dot
Time: 2854162100 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 22 dot
Time: 2958328600 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 23 dot
Time: 3062495100 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 24 lg
Time: 3187494900 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 25 dash
Time: 3333328 ns  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 26 dash
Time: 3562494300 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 27 lg
Time: 3687494100 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 28 dot
Time: 3749994 ns  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 29 dot
Time: 3833327200 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 30 dash
Time: 3999993600 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 31 dot
Time: 4437492900 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 32 dash
Time: 15999974400 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
$finish called at time : 18249970800 ps : File "/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd" Line 90
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_SYMDET'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim'
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_SYMDET' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim/L1.txt'
INFO: [SIM-utils-43] Exported '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim/L0.txt'
INFO: [SIM-utils-43] Exported '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim/L2.txt'
INFO: [SIM-utils-43] Exported '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim/L3.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj test_SYMDET_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_SYMDET'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim'
xelab -wto 69457726296b4ea2bb78d484392f4c3b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot test_SYMDET_behav xil_defaultlib.test_SYMDET -log elaborate.log
Vivado Simulator v2021.1.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 69457726296b4ea2bb78d484392f4c3b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot test_SYMDET_behav xil_defaultlib.test_SYMDET -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 8566.547 ; gain = 0.000 ; free physical = 3955 ; free virtual = 26263
run all
Note: Output 0 dot
Time: 458332600 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 1 dot
Time: 562499100 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 2 dot
Time: 624999 ns  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 3 dot
Time: 729165500 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 4 lg
Time: 874998600 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 5 dot
Time: 916665200 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 6 lg
Time: 1020831700 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 7 dot
Time: 1041665 ns  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 8 dash
Time: 1208331400 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 9 dot
Time: 1291664600 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 10 dot
Time: 1374997800 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 11 lg
Time: 1499997600 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 12 dot
Time: 1520830900 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 13 dash
Time: 1729163900 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 14 dot
Time: 1791663800 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 15 dot
Time: 1854163700 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 16 lg
Time: 1958330200 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 17 dash
Time: 2104163300 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 18 dash
Time: 2270829700 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 19 wg
Time: 2687495700 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 20 dash
Time: 2749995600 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 21 dot
Time: 2895828700 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 22 dot
Time: 2979161900 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 23 lg
Time: 3083328400 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 24 dash
Time: 3187494900 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 25 dot
Time: 3270828100 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 26 lg
Time: 3541661 ns  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 27 dash
Time: 3604160900 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 28 dot
Time: 3666660800 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 29 dash
Time: 3812493900 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 30 wg
Time: 4124993400 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 31 dot
Time: 4187493300 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 32 lg
Time: 4437492900 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 33 dash
Time: 4499992800 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 34 dot
Time: 4604159300 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 35 wg
Time: 4791659 ns  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 36 lg
Time: 5020825300 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 37 lg
Time: 5479157900 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 38 wg
Time: 6124990200 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 39 lg
Time: 6479156300 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 40 dash
Time: 16458307 ns  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 41 dot
Time: 16624973400 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 42 lg
Time: 16687473300 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
$finish called at time : 18020804500 ps : File "/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd" Line 90
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_SYMDET'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim'
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_SYMDET' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim/L1.txt'
INFO: [SIM-utils-43] Exported '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim/L0.txt'
INFO: [SIM-utils-43] Exported '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim/L2.txt'
INFO: [SIM-utils-43] Exported '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim/L3.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj test_SYMDET_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sources_1/new/symdet.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'symdet'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_SYMDET'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim'
xelab -wto 69457726296b4ea2bb78d484392f4c3b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot test_SYMDET_behav xil_defaultlib.test_SYMDET -log elaborate.log
Vivado Simulator v2021.1.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 69457726296b4ea2bb78d484392f4c3b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot test_SYMDET_behav xil_defaultlib.test_SYMDET -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package std.env
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.symdet [symdet_default]
Compiling architecture behavioral of entity xil_defaultlib.test_symdet
Built simulation snapshot test_SYMDET_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8631.582 ; gain = 0.000 ; free physical = 3882 ; free virtual = 26210
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Output 0 dot
Time: 458332600 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 1 dot
Time: 562499100 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 2 dot
Time: 624999 ns  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 3 dot
Time: 729165500 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 4 lg
Time: 874998600 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 5 dot
Time: 916665200 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 6 lg
Time: 1020831700 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 7 dot
Time: 1041665 ns  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 8 dash
Time: 1208331400 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 9 dot
Time: 1291664600 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 10 dot
Time: 1374997800 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 11 lg
Time: 1499997600 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 12 dot
Time: 1520830900 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 13 dash
Time: 1729163900 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 14 dot
Time: 1791663800 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 15 dot
Time: 1854163700 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 16 lg
Time: 1958330200 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 17 dash
Time: 2104163300 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 18 dash
Time: 2270829700 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 19 wg
Time: 2687495700 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 20 dash
Time: 2749995600 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 21 dot
Time: 2895828700 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 22 dot
Time: 2979161900 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 23 lg
Time: 3083328400 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 24 dash
Time: 3187494900 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 25 dot
Time: 3270828100 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 26 lg
Time: 3541661 ns  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 27 dash
Time: 3604160900 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 28 dot
Time: 3666660800 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 29 dash
Time: 3812493900 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 30 wg
Time: 4124993400 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 31 dot
Time: 4187493300 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 32 lg
Time: 4437492900 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 33 dash
Time: 4499992800 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 34 dot
Time: 4604159300 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 35 wg
Time: 4791659 ns  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 36 lg
Time: 5020825300 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 37 lg
Time: 5479157900 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 38 wg
Time: 6124990200 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 39 lg
Time: 6479156300 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 40 dash
Time: 16458307 ns  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 41 dot
Time: 16624973400 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 42 lg
Time: 16687473300 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
$finish called at time : 18020804500 ps : File "/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd" Line 90
restart
INFO: [Simtcl 6-17] Simulation restarted
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_SYMDET'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim'
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_SYMDET' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim/L1.txt'
INFO: [SIM-utils-43] Exported '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim/L0.txt'
INFO: [SIM-utils-43] Exported '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim/L2.txt'
INFO: [SIM-utils-43] Exported '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim/L3.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj test_SYMDET_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_SYMDET'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim'
xelab -wto 69457726296b4ea2bb78d484392f4c3b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot test_SYMDET_behav xil_defaultlib.test_SYMDET -log elaborate.log
Vivado Simulator v2021.1.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 69457726296b4ea2bb78d484392f4c3b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot test_SYMDET_behav xil_defaultlib.test_SYMDET -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 8631.582 ; gain = 0.000 ; free physical = 3902 ; free virtual = 26231
run all
Note: Output 0 dot
Time: 458332600 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 1 dot
Time: 562499100 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 2 dot
Time: 624999 ns  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 3 dot
Time: 729165500 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 4 lg
Time: 874998600 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 5 dot
Time: 916665200 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 6 lg
Time: 1020831700 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 7 dot
Time: 1041665 ns  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 8 dash
Time: 1208331400 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 9 dot
Time: 1291664600 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 10 dot
Time: 1374997800 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 11 lg
Time: 1499997600 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 12 dot
Time: 1520830900 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 13 dash
Time: 1729163900 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 14 dot
Time: 1791663800 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 15 dot
Time: 1854163700 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 16 lg
Time: 1958330200 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 17 dash
Time: 2104163300 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 18 dash
Time: 2270829700 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 19 wg
Time: 2687495700 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 20 dash
Time: 2749995600 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 21 dot
Time: 2895828700 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 22 dot
Time: 2979161900 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 23 lg
Time: 3083328400 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 24 dash
Time: 3187494900 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 25 dot
Time: 3270828100 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 26 lg
Time: 3541661 ns  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 27 dash
Time: 3604160900 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 28 dot
Time: 3666660800 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 29 dash
Time: 3812493900 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 30 wg
Time: 4124993400 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 31 dot
Time: 4187493300 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 32 lg
Time: 4437492900 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 33 dash
Time: 4499992800 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 34 dot
Time: 4604159300 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 35 wg
Time: 4791659 ns  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 36 lg
Time: 5020825300 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 37 lg
Time: 5479157900 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 38 wg
Time: 6124990200 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 39 lg
Time: 6479156300 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 40 dash
Time: 16458307 ns  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 41 dot
Time: 16624973400 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 42 lg
Time: 16687473300 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
$finish called at time : 18020804500 ps : File "/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd" Line 90
add_bp {/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sources_1/new/symdet.vhd} 139
add_bp {/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sources_1/new/symdet.vhd} 141
add_bp {/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sources_1/new/symdet.vhd} 143
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_SYMDET'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim'
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_SYMDET' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim/L1.txt'
INFO: [SIM-utils-43] Exported '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim/L0.txt'
INFO: [SIM-utils-43] Exported '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim/L2.txt'
INFO: [SIM-utils-43] Exported '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim/L3.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj test_SYMDET_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_SYMDET'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim'
xelab -wto 69457726296b4ea2bb78d484392f4c3b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot test_SYMDET_behav xil_defaultlib.test_SYMDET -log elaborate.log
Vivado Simulator v2021.1.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 69457726296b4ea2bb78d484392f4c3b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot test_SYMDET_behav xil_defaultlib.test_SYMDET -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 8631.582 ; gain = 0.000 ; free physical = 3875 ; free virtual = 26212
run all
Stopped at time : 437499300 ps : File "/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sources_1/new/symdet.vhd" Line 139
run all
Note: Output 0 dot
Time: 458332600 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Stopped at time : 541665800 ps : File "/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sources_1/new/symdet.vhd" Line 139
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_SYMDET'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim'
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_SYMDET' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim/L1.txt'
INFO: [SIM-utils-43] Exported '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim/L0.txt'
INFO: [SIM-utils-43] Exported '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim/L2.txt'
INFO: [SIM-utils-43] Exported '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim/L3.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj test_SYMDET_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_SYMDET'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim'
xelab -wto 69457726296b4ea2bb78d484392f4c3b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot test_SYMDET_behav xil_defaultlib.test_SYMDET -log elaborate.log
Vivado Simulator v2021.1.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 69457726296b4ea2bb78d484392f4c3b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot test_SYMDET_behav xil_defaultlib.test_SYMDET -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 8631.582 ; gain = 0.000 ; free physical = 3876 ; free virtual = 26222
run all
Stopped at time : 437499300 ps : File "/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sources_1/new/symdet.vhd" Line 139
run all
Note: Output 0 dot
Time: 458332600 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Stopped at time : 541665800 ps : File "/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sources_1/new/symdet.vhd" Line 139
run all
Note: Output 1 dot
Time: 562499100 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Stopped at time : 604165700 ps : File "/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sources_1/new/symdet.vhd" Line 139
run all
Note: Output 2 dot
Time: 624999 ns  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Stopped at time : 708332200 ps : File "/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sources_1/new/symdet.vhd" Line 139
run all
Note: Output 3 dot
Time: 729165500 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 4 lg
Time: 874998600 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Stopped at time : 895831900 ps : File "/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sources_1/new/symdet.vhd" Line 139
run all
Note: Output 5 dot
Time: 916665200 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Stopped at time : 1020831700 ps : File "/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sources_1/new/symdet.vhd" Line 139
run all
Note: Output 6 lg
Time: 1020831700 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 7 dot
Time: 1041665 ns  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 8 dash
Time: 1208331400 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Stopped at time : 1270831300 ps : File "/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sources_1/new/symdet.vhd" Line 139
run all
Note: Output 9 dot
Time: 1291664600 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Stopped at time : 1354164500 ps : File "/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sources_1/new/symdet.vhd" Line 139
run all
Note: Output 10 dot
Time: 1374997800 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Stopped at time : 1499997600 ps : File "/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sources_1/new/symdet.vhd" Line 139
run all
Note: Output 11 lg
Time: 1499997600 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 12 dot
Time: 1520830900 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 13 dash
Time: 1729163900 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Stopped at time : 1770830500 ps : File "/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sources_1/new/symdet.vhd" Line 139
run all
Note: Output 14 dot
Time: 1791663800 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Stopped at time : 1833330400 ps : File "/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sources_1/new/symdet.vhd" Line 139
run all
Note: Output 15 dot
Time: 1854163700 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 16 lg
Time: 1958330200 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 17 dash
Time: 2104163300 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 18 dash
Time: 2270829700 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 19 wg
Time: 2687495700 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 20 dash
Time: 2749995600 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Stopped at time : 2874995400 ps : File "/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sources_1/new/symdet.vhd" Line 139
run all
Note: Output 21 dot
Time: 2895828700 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Stopped at time : 2958328600 ps : File "/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sources_1/new/symdet.vhd" Line 139
run all
Note: Output 22 dot
Time: 2979161900 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 23 lg
Time: 3083328400 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 24 dash
Time: 3187494900 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Stopped at time : 3249994800 ps : File "/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sources_1/new/symdet.vhd" Line 139
run all
Note: Output 25 dot
Time: 3270828100 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 26 lg
Time: 3541661 ns  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 27 dash
Time: 3604160900 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Stopped at time : 3645827500 ps : File "/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sources_1/new/symdet.vhd" Line 139
run all
Note: Output 28 dot
Time: 3666660800 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 29 dash
Time: 3812493900 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 30 wg
Time: 4124993400 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Stopped at time : 4166660 ns : File "/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sources_1/new/symdet.vhd" Line 139
run all
Note: Output 31 dot
Time: 4187493300 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 32 lg
Time: 4437492900 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 33 dash
Time: 4499992800 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Stopped at time : 4583326 ns : File "/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sources_1/new/symdet.vhd" Line 139
run all
Note: Output 34 dot
Time: 4604159300 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 35 wg
Time: 4791659 ns  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 36 lg
Time: 5020825300 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 37 lg
Time: 5479157900 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 38 wg
Time: 6124990200 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 39 lg
Time: 6479156300 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 40 dash
Time: 16458307 ns  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Stopped at time : 16604140100 ps : File "/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sources_1/new/symdet.vhd" Line 139
run all
Note: Output 41 dot
Time: 16624973400 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 42 lg
Time: 16687473300 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
$finish called at time : 18020804500 ps : File "/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd" Line 90
run all
Note: Output 43 lg
Time: 26104124900 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 44 wg
Time: 26770790500 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 45 wg
Time: 27333289600 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
$finish called at time : 36041609 ns : File "/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd" Line 90
run all
Note: Output 46 wg
Time: 36541608200 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 47 lg
Time: 36916607600 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 48 lg
Time: 37062440700 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 49 lg
Time: 37541606600 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 50 lg
Time: 37999939200 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 51 wg
Time: 38729104700 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 52 lg
Time: 39124937400 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 53 lg
Time: 39583270 ns  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 54 wg
Time: 40166602400 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 55 lg
Time: 40479101900 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 56 wg
Time: 40833268 ns  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 57 lg
Time: 41062434300 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 58 lg
Time: 41520766900 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 59 dash
Time: 42124932600 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 60 wg
Time: 42166599200 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 61 dash
Time: 42270765700 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Stopped at time : 42354098900 ps : File "/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sources_1/new/symdet.vhd" Line 139
run all
Note: Output 62 dot
Time: 42374932200 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 63 lg
Time: 42520765300 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 64 lg
Time: 52729082300 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
$finish called at time : 54062413500 ps : File "/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd" Line 90
save_wave_config {/home/ko/Desktop/elec3342/mcdecoder/tb_uart_behav.wcfg}
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_SYMDET'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim'
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_SYMDET' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim/L1.txt'
INFO: [SIM-utils-43] Exported '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim/L0.txt'
INFO: [SIM-utils-43] Exported '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim/L2.txt'
INFO: [SIM-utils-43] Exported '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim/L3.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj test_SYMDET_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sources_1/new/symdet.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'symdet'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_SYMDET'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.sim/sim_1/behav/xsim'
xelab -wto 69457726296b4ea2bb78d484392f4c3b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot test_SYMDET_behav xil_defaultlib.test_SYMDET -log elaborate.log
Vivado Simulator v2021.1.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 69457726296b4ea2bb78d484392f4c3b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot test_SYMDET_behav xil_defaultlib.test_SYMDET -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package std.env
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.symdet [symdet_default]
Compiling architecture behavioral of entity xil_defaultlib.test_symdet
Built simulation snapshot test_SYMDET_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
WARNING: [Simulator 45-24] Previous breakpoint at line 139 in file '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sources_1/new/symdet.vhd' not restored because it is no longer a breakable line.
WARNING: [Simulator 45-24] Previous breakpoint at line 141 in file '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sources_1/new/symdet.vhd' not restored because it is no longer a breakable line.
WARNING: [Simulator 45-24] Previous breakpoint at line 143 in file '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sources_1/new/symdet.vhd' not restored because it is no longer a breakable line.
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8634.582 ; gain = 0.000 ; free physical = 3862 ; free virtual = 26214
run all
Note: Output 0 dot
Time: 458332600 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 1 dot
Time: 562499100 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 2 dot
Time: 624999 ns  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 3 dot
Time: 729165500 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 4 lg
Time: 874998600 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 5 dot
Time: 916665200 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 6 lg
Time: 1020831700 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 7 dot
Time: 1041665 ns  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 8 dash
Time: 1208331400 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 9 dot
Time: 1291664600 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 10 dot
Time: 1374997800 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 11 lg
Time: 1499997600 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 12 dot
Time: 1520830900 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 13 dash
Time: 1729163900 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 14 dot
Time: 1791663800 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 15 dot
Time: 1854163700 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 16 lg
Time: 1958330200 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 17 dash
Time: 2104163300 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 18 dash
Time: 2270829700 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 19 wg
Time: 2687495700 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 20 dash
Time: 2749995600 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 21 dot
Time: 2895828700 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 22 dot
Time: 2979161900 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 23 lg
Time: 3083328400 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 24 dash
Time: 3187494900 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 25 dot
Time: 3270828100 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 26 lg
Time: 3541661 ns  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 27 dash
Time: 3604160900 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 28 dot
Time: 3666660800 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 29 dash
Time: 3812493900 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 30 wg
Time: 4124993400 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 31 dot
Time: 4187493300 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 32 lg
Time: 4437492900 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 33 dash
Time: 4499992800 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 34 dot
Time: 4604159300 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 35 wg
Time: 4791659 ns  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 36 lg
Time: 5020825300 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 37 lg
Time: 5479157900 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 38 wg
Time: 6124990200 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 39 lg
Time: 6479156300 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 40 dash
Time: 16458307 ns  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 41 dot
Time: 16624973400 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
Note: Output 42 lg
Time: 16687473300 ps  Iteration: 1  Process: /test_SYMDET/PEEK_RES  File: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd
$finish called at time : 18020804500 ps : File "/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sim_1/imports/symdet_tb/Test_SYMDET.vhd" Line 90
