// Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2013.3 (lin64) Build 329390 Wed Oct 16 18:26:55 MDT 2013
// Date        : Thu Nov 14 09:23:20 2013
// Host        : centosMC running 64-bit CentOS release 6.4 (Final)
// Command     : write_verilog -force -mode funcsim
//               /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/axi_cdma_0/axi_cdma_0_funcsim.v
// Design      : axi_cdma_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7k325tffg900-2
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "axi_cdma,Vivado 2013.3" *) (* CHECK_LICENSE_TYPE = "axi_cdma_0,axi_cdma,{}" *) 
(* core_generation_info = "axi_cdma_0,axi_cdma,{x_ipProduct=Vivado 2013.3,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=axi_cdma,x_ipVersion=4.1,x_ipCoreRevision=0,x_ipLanguage=VERILOG,C_S_AXI_LITE_ADDR_WIDTH=6,C_S_AXI_LITE_DATA_WIDTH=32,C_AXI_LITE_IS_ASYNC=0,C_M_AXI_ADDR_WIDTH=32,C_M_AXI_DATA_WIDTH=256,C_M_AXI_MAX_BURST_LEN=128,C_INCLUDE_DRE=0,C_USE_DATAMOVER_LITE=0,C_READ_ADDR_PIPE_DEPTH=4,C_WRITE_ADDR_PIPE_DEPTH=4,C_INCLUDE_SF=0,C_INCLUDE_SG=0,C_M_AXI_SG_ADDR_WIDTH=32,C_M_AXI_SG_DATA_WIDTH=32,C_DLYTMR_RESOLUTION=256,C_FAMILY=virtex7}" *) 
(* NotValidForBitStream *)
module axi_cdma_0
   (m_axi_aclk,
    s_axi_lite_aclk,
    s_axi_lite_aresetn,
    cdma_introut,
    s_axi_lite_awready,
    s_axi_lite_awvalid,
    s_axi_lite_awaddr,
    s_axi_lite_wready,
    s_axi_lite_wvalid,
    s_axi_lite_wdata,
    s_axi_lite_bready,
    s_axi_lite_bvalid,
    s_axi_lite_bresp,
    s_axi_lite_arready,
    s_axi_lite_arvalid,
    s_axi_lite_araddr,
    s_axi_lite_rready,
    s_axi_lite_rvalid,
    s_axi_lite_rdata,
    s_axi_lite_rresp,
    m_axi_arready,
    m_axi_arvalid,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arprot,
    m_axi_arcache,
    m_axi_rready,
    m_axi_rvalid,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rlast,
    m_axi_awready,
    m_axi_awvalid,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_awprot,
    m_axi_awcache,
    m_axi_wready,
    m_axi_wvalid,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wlast,
    m_axi_bready,
    m_axi_bvalid,
    m_axi_bresp,
    cdma_tvect_out);
  input m_axi_aclk;
  input s_axi_lite_aclk;
  input s_axi_lite_aresetn;
  output cdma_introut;
  output s_axi_lite_awready;
  input s_axi_lite_awvalid;
  input [5:0]s_axi_lite_awaddr;
  output s_axi_lite_wready;
  input s_axi_lite_wvalid;
  input [31:0]s_axi_lite_wdata;
  input s_axi_lite_bready;
  output s_axi_lite_bvalid;
  output [1:0]s_axi_lite_bresp;
  output s_axi_lite_arready;
  input s_axi_lite_arvalid;
  input [5:0]s_axi_lite_araddr;
  input s_axi_lite_rready;
  output s_axi_lite_rvalid;
  output [31:0]s_axi_lite_rdata;
  output [1:0]s_axi_lite_rresp;
  input m_axi_arready;
  output m_axi_arvalid;
  output [31:0]m_axi_araddr;
  output [7:0]m_axi_arlen;
  output [2:0]m_axi_arsize;
  output [1:0]m_axi_arburst;
  output [2:0]m_axi_arprot;
  output [3:0]m_axi_arcache;
  output m_axi_rready;
  input m_axi_rvalid;
  input [255:0]m_axi_rdata;
  input [1:0]m_axi_rresp;
  input m_axi_rlast;
  input m_axi_awready;
  output m_axi_awvalid;
  output [31:0]m_axi_awaddr;
  output [7:0]m_axi_awlen;
  output [2:0]m_axi_awsize;
  output [1:0]m_axi_awburst;
  output [2:0]m_axi_awprot;
  output [3:0]m_axi_awcache;
  input m_axi_wready;
  output m_axi_wvalid;
  output [255:0]m_axi_wdata;
  output [31:0]m_axi_wstrb;
  output m_axi_wlast;
  output m_axi_bready;
  input m_axi_bvalid;
  input [1:0]m_axi_bresp;
  output [31:0]cdma_tvect_out;

  wire \<const0> ;
  wire cdma_introut;
  wire [31:0]cdma_tvect_out;
  wire m_axi_aclk;
  wire [31:0]m_axi_araddr;
  wire [1:0]m_axi_arburst;
  wire [3:0]m_axi_arcache;
  wire [7:0]m_axi_arlen;
  wire [2:0]m_axi_arprot;
  wire m_axi_arready;
  wire [2:0]m_axi_arsize;
  wire m_axi_arvalid;
  wire [31:0]m_axi_awaddr;
  wire [1:0]m_axi_awburst;
  wire [3:0]m_axi_awcache;
  wire [7:0]m_axi_awlen;
  wire [2:0]m_axi_awprot;
  wire m_axi_awready;
  wire [2:0]m_axi_awsize;
  wire m_axi_awvalid;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire [255:0]m_axi_rdata;
  wire m_axi_rlast;
  wire m_axi_rready;
  wire [1:0]m_axi_rresp;
  wire m_axi_rvalid;
  wire [255:0]m_axi_wdata;
  wire m_axi_wlast;
  wire m_axi_wready;
  wire [31:0]m_axi_wstrb;
  wire m_axi_wvalid;
  wire s_axi_lite_aclk;
  wire [5:0]s_axi_lite_araddr;
  wire s_axi_lite_aresetn;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire [5:0]s_axi_lite_awaddr;
  wire s_axi_lite_awready;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire [1:0]s_axi_lite_bresp;
  wire s_axi_lite_bvalid;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_rready;
  wire [1:0]s_axi_lite_rresp;
  wire s_axi_lite_rvalid;
  wire [31:0]s_axi_lite_wdata;
  wire s_axi_lite_wready;
  wire s_axi_lite_wvalid;
  wire NLW_U0_m_axi_sg_arvalid_UNCONNECTED;
  wire NLW_U0_m_axi_sg_awvalid_UNCONNECTED;
  wire NLW_U0_m_axi_sg_bready_UNCONNECTED;
  wire NLW_U0_m_axi_sg_rready_UNCONNECTED;
  wire NLW_U0_m_axi_sg_wlast_UNCONNECTED;
  wire NLW_U0_m_axi_sg_wvalid_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_sg_araddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_sg_arburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_sg_arcache_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_sg_arlen_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_sg_arprot_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_sg_arsize_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_sg_awaddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_sg_awburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_sg_awcache_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_sg_awlen_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_sg_awprot_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_sg_awsize_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_sg_wdata_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_sg_wstrb_UNCONNECTED;

GND GND
       (.G(\<const0> ));
(* C_AXI_LITE_IS_ASYNC = "0" *) 
   (* C_DLYTMR_RESOLUTION = "256" *) 
   (* C_FAMILY = "virtex7" *) 
   (* C_INCLUDE_DRE = "0" *) 
   (* C_INCLUDE_SF = "0" *) 
   (* C_INCLUDE_SG = "0" *) 
   (* C_INSTANCE = "axi_cdma" *) 
   (* C_M_AXI_ADDR_WIDTH = "32" *) 
   (* C_M_AXI_DATA_WIDTH = "256" *) 
   (* C_M_AXI_MAX_BURST_LEN = "128" *) 
   (* C_M_AXI_SG_ADDR_WIDTH = "32" *) 
   (* C_M_AXI_SG_DATA_WIDTH = "32" *) 
   (* C_READ_ADDR_PIPE_DEPTH = "4" *) 
   (* C_S_AXI_LITE_ADDR_WIDTH = "6" *) 
   (* C_S_AXI_LITE_DATA_WIDTH = "32" *) 
   (* C_USE_DATAMOVER_LITE = "0" *) 
   (* C_WRITE_ADDR_PIPE_DEPTH = "4" *) 
   (* downgradeipidentifiedwarnings = "yes" *) 
   axi_cdma_0axi_cdma U0
       (.cdma_introut(cdma_introut),
        .cdma_tvect_out(cdma_tvect_out),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_araddr(m_axi_araddr),
        .m_axi_arburst(m_axi_arburst),
        .m_axi_arcache(m_axi_arcache),
        .m_axi_arlen(m_axi_arlen),
        .m_axi_arprot(m_axi_arprot),
        .m_axi_arready(m_axi_arready),
        .m_axi_arsize(m_axi_arsize),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awaddr(m_axi_awaddr),
        .m_axi_awburst(m_axi_awburst),
        .m_axi_awcache(m_axi_awcache),
        .m_axi_awlen(m_axi_awlen),
        .m_axi_awprot(m_axi_awprot),
        .m_axi_awready(m_axi_awready),
        .m_axi_awsize(m_axi_awsize),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rlast(m_axi_rlast),
        .m_axi_rready(m_axi_rready),
        .m_axi_rresp(m_axi_rresp),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axi_sg_araddr(NLW_U0_m_axi_sg_araddr_UNCONNECTED[31:0]),
        .m_axi_sg_arburst(NLW_U0_m_axi_sg_arburst_UNCONNECTED[1:0]),
        .m_axi_sg_arcache(NLW_U0_m_axi_sg_arcache_UNCONNECTED[3:0]),
        .m_axi_sg_arlen(NLW_U0_m_axi_sg_arlen_UNCONNECTED[7:0]),
        .m_axi_sg_arprot(NLW_U0_m_axi_sg_arprot_UNCONNECTED[2:0]),
        .m_axi_sg_arready(\<const0> ),
        .m_axi_sg_arsize(NLW_U0_m_axi_sg_arsize_UNCONNECTED[2:0]),
        .m_axi_sg_arvalid(NLW_U0_m_axi_sg_arvalid_UNCONNECTED),
        .m_axi_sg_awaddr(NLW_U0_m_axi_sg_awaddr_UNCONNECTED[31:0]),
        .m_axi_sg_awburst(NLW_U0_m_axi_sg_awburst_UNCONNECTED[1:0]),
        .m_axi_sg_awcache(NLW_U0_m_axi_sg_awcache_UNCONNECTED[3:0]),
        .m_axi_sg_awlen(NLW_U0_m_axi_sg_awlen_UNCONNECTED[7:0]),
        .m_axi_sg_awprot(NLW_U0_m_axi_sg_awprot_UNCONNECTED[2:0]),
        .m_axi_sg_awready(\<const0> ),
        .m_axi_sg_awsize(NLW_U0_m_axi_sg_awsize_UNCONNECTED[2:0]),
        .m_axi_sg_awvalid(NLW_U0_m_axi_sg_awvalid_UNCONNECTED),
        .m_axi_sg_bready(NLW_U0_m_axi_sg_bready_UNCONNECTED),
        .m_axi_sg_bresp({\<const0> ,\<const0> }),
        .m_axi_sg_bvalid(\<const0> ),
        .m_axi_sg_rdata({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .m_axi_sg_rlast(\<const0> ),
        .m_axi_sg_rready(NLW_U0_m_axi_sg_rready_UNCONNECTED),
        .m_axi_sg_rresp({\<const0> ,\<const0> }),
        .m_axi_sg_rvalid(\<const0> ),
        .m_axi_sg_wdata(NLW_U0_m_axi_sg_wdata_UNCONNECTED[31:0]),
        .m_axi_sg_wlast(NLW_U0_m_axi_sg_wlast_UNCONNECTED),
        .m_axi_sg_wready(\<const0> ),
        .m_axi_sg_wstrb(NLW_U0_m_axi_sg_wstrb_UNCONNECTED[3:0]),
        .m_axi_sg_wvalid(NLW_U0_m_axi_sg_wvalid_UNCONNECTED),
        .m_axi_wdata(m_axi_wdata),
        .m_axi_wlast(m_axi_wlast),
        .m_axi_wready(m_axi_wready),
        .m_axi_wstrb(m_axi_wstrb),
        .m_axi_wvalid(m_axi_wvalid),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_araddr(s_axi_lite_araddr),
        .s_axi_lite_aresetn(s_axi_lite_aresetn),
        .s_axi_lite_arready(s_axi_lite_arready),
        .s_axi_lite_arvalid(s_axi_lite_arvalid),
        .s_axi_lite_awaddr(s_axi_lite_awaddr),
        .s_axi_lite_awready(s_axi_lite_awready),
        .s_axi_lite_awvalid(s_axi_lite_awvalid),
        .s_axi_lite_bready(s_axi_lite_bready),
        .s_axi_lite_bresp(s_axi_lite_bresp),
        .s_axi_lite_bvalid(s_axi_lite_bvalid),
        .s_axi_lite_rdata(s_axi_lite_rdata),
        .s_axi_lite_rready(s_axi_lite_rready),
        .s_axi_lite_rresp(s_axi_lite_rresp),
        .s_axi_lite_rvalid(s_axi_lite_rvalid),
        .s_axi_lite_wdata(s_axi_lite_wdata),
        .s_axi_lite_wready(s_axi_lite_wready),
        .s_axi_lite_wvalid(s_axi_lite_wvalid));
endmodule

(* C_S_AXI_LITE_ADDR_WIDTH = "6" *) (* C_S_AXI_LITE_DATA_WIDTH = "32" *) (* C_AXI_LITE_IS_ASYNC = "0" *) 
(* C_M_AXI_ADDR_WIDTH = "32" *) (* C_M_AXI_DATA_WIDTH = "256" *) (* C_M_AXI_MAX_BURST_LEN = "128" *) 
(* C_INCLUDE_DRE = "0" *) (* C_USE_DATAMOVER_LITE = "0" *) (* C_READ_ADDR_PIPE_DEPTH = "4" *) 
(* C_WRITE_ADDR_PIPE_DEPTH = "4" *) (* C_INCLUDE_SF = "0" *) (* C_INCLUDE_SG = "0" *) 
(* C_M_AXI_SG_ADDR_WIDTH = "32" *) (* C_M_AXI_SG_DATA_WIDTH = "32" *) (* C_DLYTMR_RESOLUTION = "256" *) 
(* C_FAMILY = "virtex7" *) (* C_INSTANCE = "axi_cdma" *) (* downgradeipidentifiedwarnings = "yes" *) 
module axi_cdma_0axi_cdma
   (m_axi_aclk,
    s_axi_lite_aclk,
    s_axi_lite_aresetn,
    cdma_introut,
    s_axi_lite_awready,
    s_axi_lite_awvalid,
    s_axi_lite_awaddr,
    s_axi_lite_wready,
    s_axi_lite_wvalid,
    s_axi_lite_wdata,
    s_axi_lite_bready,
    s_axi_lite_bvalid,
    s_axi_lite_bresp,
    s_axi_lite_arready,
    s_axi_lite_arvalid,
    s_axi_lite_araddr,
    s_axi_lite_rready,
    s_axi_lite_rvalid,
    s_axi_lite_rdata,
    s_axi_lite_rresp,
    m_axi_arready,
    m_axi_arvalid,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arprot,
    m_axi_arcache,
    m_axi_rready,
    m_axi_rvalid,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rlast,
    m_axi_awready,
    m_axi_awvalid,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_awprot,
    m_axi_awcache,
    m_axi_wready,
    m_axi_wvalid,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wlast,
    m_axi_bready,
    m_axi_bvalid,
    m_axi_bresp,
    m_axi_sg_awready,
    m_axi_sg_awvalid,
    m_axi_sg_awaddr,
    m_axi_sg_awlen,
    m_axi_sg_awsize,
    m_axi_sg_awburst,
    m_axi_sg_awprot,
    m_axi_sg_awcache,
    m_axi_sg_wready,
    m_axi_sg_wvalid,
    m_axi_sg_wdata,
    m_axi_sg_wstrb,
    m_axi_sg_wlast,
    m_axi_sg_bready,
    m_axi_sg_bvalid,
    m_axi_sg_bresp,
    m_axi_sg_arready,
    m_axi_sg_arvalid,
    m_axi_sg_araddr,
    m_axi_sg_arlen,
    m_axi_sg_arsize,
    m_axi_sg_arburst,
    m_axi_sg_arprot,
    m_axi_sg_arcache,
    m_axi_sg_rready,
    m_axi_sg_rvalid,
    m_axi_sg_rdata,
    m_axi_sg_rresp,
    m_axi_sg_rlast,
    cdma_tvect_out);
  input m_axi_aclk;
  input s_axi_lite_aclk;
  input s_axi_lite_aresetn;
  output cdma_introut;
  output s_axi_lite_awready;
  input s_axi_lite_awvalid;
  input [5:0]s_axi_lite_awaddr;
  output s_axi_lite_wready;
  input s_axi_lite_wvalid;
  input [31:0]s_axi_lite_wdata;
  input s_axi_lite_bready;
  output s_axi_lite_bvalid;
  output [1:0]s_axi_lite_bresp;
  output s_axi_lite_arready;
  input s_axi_lite_arvalid;
  input [5:0]s_axi_lite_araddr;
  input s_axi_lite_rready;
  output s_axi_lite_rvalid;
  output [31:0]s_axi_lite_rdata;
  output [1:0]s_axi_lite_rresp;
  input m_axi_arready;
  output m_axi_arvalid;
  output [31:0]m_axi_araddr;
  output [7:0]m_axi_arlen;
  output [2:0]m_axi_arsize;
  output [1:0]m_axi_arburst;
  output [2:0]m_axi_arprot;
  output [3:0]m_axi_arcache;
  output m_axi_rready;
  input m_axi_rvalid;
  input [255:0]m_axi_rdata;
  input [1:0]m_axi_rresp;
  input m_axi_rlast;
  input m_axi_awready;
  output m_axi_awvalid;
  output [31:0]m_axi_awaddr;
  output [7:0]m_axi_awlen;
  output [2:0]m_axi_awsize;
  output [1:0]m_axi_awburst;
  output [2:0]m_axi_awprot;
  output [3:0]m_axi_awcache;
  input m_axi_wready;
  output m_axi_wvalid;
  output [255:0]m_axi_wdata;
  output [31:0]m_axi_wstrb;
  output m_axi_wlast;
  output m_axi_bready;
  input m_axi_bvalid;
  input [1:0]m_axi_bresp;
  input m_axi_sg_awready;
  output m_axi_sg_awvalid;
  output [31:0]m_axi_sg_awaddr;
  output [7:0]m_axi_sg_awlen;
  output [2:0]m_axi_sg_awsize;
  output [1:0]m_axi_sg_awburst;
  output [2:0]m_axi_sg_awprot;
  output [3:0]m_axi_sg_awcache;
  input m_axi_sg_wready;
  output m_axi_sg_wvalid;
  output [31:0]m_axi_sg_wdata;
  output [3:0]m_axi_sg_wstrb;
  output m_axi_sg_wlast;
  output m_axi_sg_bready;
  input m_axi_sg_bvalid;
  input [1:0]m_axi_sg_bresp;
  input m_axi_sg_arready;
  output m_axi_sg_arvalid;
  output [31:0]m_axi_sg_araddr;
  output [7:0]m_axi_sg_arlen;
  output [2:0]m_axi_sg_arsize;
  output [1:0]m_axi_sg_arburst;
  output [2:0]m_axi_sg_arprot;
  output [3:0]m_axi_sg_arcache;
  output m_axi_sg_rready;
  input m_axi_sg_rvalid;
  input [31:0]m_axi_sg_rdata;
  input [1:0]m_axi_sg_rresp;
  input m_axi_sg_rlast;
  output [31:0]cdma_tvect_out;

  wire \<const0> ;
  wire \<const1> ;
  wire [15:12]\GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_bytes_to_mbaa_im0 ;
  wire [15:12]\GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_bytes_to_mbaa_im0 ;
  wire cdma_introut;
  wire [6:0]\^cdma_tvect_out ;
  wire m_axi_aclk;
  wire [31:0]m_axi_araddr;
  wire [1:0]m_axi_arburst;
  wire [7:0]m_axi_arlen;
  wire m_axi_arready;
  wire [2:0]m_axi_arsize;
  wire m_axi_arvalid;
  wire [31:0]m_axi_awaddr;
  wire [1:0]m_axi_awburst;
  wire [7:0]m_axi_awlen;
  wire m_axi_awready;
  wire [2:0]m_axi_awsize;
  wire m_axi_awvalid;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire [255:0]m_axi_rdata;
  wire m_axi_rlast;
  wire m_axi_rready;
  wire [1:0]m_axi_rresp;
  wire m_axi_rvalid;
  wire [255:0]m_axi_wdata;
  wire m_axi_wlast;
  wire m_axi_wready;
  wire [31:0]m_axi_wstrb;
  wire m_axi_wvalid;
  wire n_0_sig_btt_eq_b2mbaa_ireg1_i_4;
  wire n_0_sig_btt_eq_b2mbaa_ireg1_i_4__0;
  wire n_0_sig_btt_eq_b2mbaa_ireg1_i_5;
  wire n_0_sig_btt_eq_b2mbaa_ireg1_i_5__0;
  wire n_0_sig_btt_lt_b2mbaa_ireg1_i_4;
  wire n_0_sig_btt_lt_b2mbaa_ireg1_i_4__0;
  wire n_0_sig_btt_lt_b2mbaa_ireg1_i_7;
  wire n_0_sig_btt_lt_b2mbaa_ireg1_i_7__0;
  wire s_axi_lite_aclk;
  wire [5:0]s_axi_lite_araddr;
  wire s_axi_lite_aresetn;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire [5:0]s_axi_lite_awaddr;
  wire s_axi_lite_awready;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire s_axi_lite_bvalid;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_rready;
  wire s_axi_lite_rvalid;
  wire [31:0]s_axi_lite_wdata;
  wire s_axi_lite_wvalid;

  assign cdma_tvect_out[31] = \<const0> ;
  assign cdma_tvect_out[30] = \<const0> ;
  assign cdma_tvect_out[29] = \<const0> ;
  assign cdma_tvect_out[28] = \<const0> ;
  assign cdma_tvect_out[27] = \<const0> ;
  assign cdma_tvect_out[26] = \<const0> ;
  assign cdma_tvect_out[25] = \<const0> ;
  assign cdma_tvect_out[24] = \<const0> ;
  assign cdma_tvect_out[23] = \<const0> ;
  assign cdma_tvect_out[22] = \<const0> ;
  assign cdma_tvect_out[21] = \<const0> ;
  assign cdma_tvect_out[20] = \<const0> ;
  assign cdma_tvect_out[19] = \<const0> ;
  assign cdma_tvect_out[18] = \<const0> ;
  assign cdma_tvect_out[17] = \<const0> ;
  assign cdma_tvect_out[16] = \<const0> ;
  assign cdma_tvect_out[15] = \<const0> ;
  assign cdma_tvect_out[14] = \<const0> ;
  assign cdma_tvect_out[13] = \<const0> ;
  assign cdma_tvect_out[12] = \<const0> ;
  assign cdma_tvect_out[11] = \<const0> ;
  assign cdma_tvect_out[10] = \<const0> ;
  assign cdma_tvect_out[9] = \<const0> ;
  assign cdma_tvect_out[8] = \<const0> ;
  assign cdma_tvect_out[7] = \<const0> ;
  assign cdma_tvect_out[6:0] = \^cdma_tvect_out [6:0];
  assign m_axi_arcache[3] = \<const0> ;
  assign m_axi_arcache[2] = \<const0> ;
  assign m_axi_arcache[1] = \<const1> ;
  assign m_axi_arcache[0] = \<const1> ;
  assign m_axi_arprot[2] = \<const0> ;
  assign m_axi_arprot[1] = \<const0> ;
  assign m_axi_arprot[0] = \<const0> ;
  assign m_axi_awcache[3] = \<const0> ;
  assign m_axi_awcache[2] = \<const0> ;
  assign m_axi_awcache[1] = \<const1> ;
  assign m_axi_awcache[0] = \<const1> ;
  assign m_axi_awprot[2] = \<const0> ;
  assign m_axi_awprot[1] = \<const0> ;
  assign m_axi_awprot[0] = \<const0> ;
  assign m_axi_sg_araddr[31] = \<const0> ;
  assign m_axi_sg_araddr[30] = \<const0> ;
  assign m_axi_sg_araddr[29] = \<const0> ;
  assign m_axi_sg_araddr[28] = \<const0> ;
  assign m_axi_sg_araddr[27] = \<const0> ;
  assign m_axi_sg_araddr[26] = \<const0> ;
  assign m_axi_sg_araddr[25] = \<const0> ;
  assign m_axi_sg_araddr[24] = \<const0> ;
  assign m_axi_sg_araddr[23] = \<const0> ;
  assign m_axi_sg_araddr[22] = \<const0> ;
  assign m_axi_sg_araddr[21] = \<const0> ;
  assign m_axi_sg_araddr[20] = \<const0> ;
  assign m_axi_sg_araddr[19] = \<const0> ;
  assign m_axi_sg_araddr[18] = \<const0> ;
  assign m_axi_sg_araddr[17] = \<const0> ;
  assign m_axi_sg_araddr[16] = \<const0> ;
  assign m_axi_sg_araddr[15] = \<const0> ;
  assign m_axi_sg_araddr[14] = \<const0> ;
  assign m_axi_sg_araddr[13] = \<const0> ;
  assign m_axi_sg_araddr[12] = \<const0> ;
  assign m_axi_sg_araddr[11] = \<const0> ;
  assign m_axi_sg_araddr[10] = \<const0> ;
  assign m_axi_sg_araddr[9] = \<const0> ;
  assign m_axi_sg_araddr[8] = \<const0> ;
  assign m_axi_sg_araddr[7] = \<const0> ;
  assign m_axi_sg_araddr[6] = \<const0> ;
  assign m_axi_sg_araddr[5] = \<const0> ;
  assign m_axi_sg_araddr[4] = \<const0> ;
  assign m_axi_sg_araddr[3] = \<const0> ;
  assign m_axi_sg_araddr[2] = \<const0> ;
  assign m_axi_sg_araddr[1] = \<const0> ;
  assign m_axi_sg_araddr[0] = \<const0> ;
  assign m_axi_sg_arburst[1] = \<const0> ;
  assign m_axi_sg_arburst[0] = \<const0> ;
  assign m_axi_sg_arcache[3] = \<const0> ;
  assign m_axi_sg_arcache[2] = \<const0> ;
  assign m_axi_sg_arcache[1] = \<const0> ;
  assign m_axi_sg_arcache[0] = \<const0> ;
  assign m_axi_sg_arlen[7] = \<const0> ;
  assign m_axi_sg_arlen[6] = \<const0> ;
  assign m_axi_sg_arlen[5] = \<const0> ;
  assign m_axi_sg_arlen[4] = \<const0> ;
  assign m_axi_sg_arlen[3] = \<const0> ;
  assign m_axi_sg_arlen[2] = \<const0> ;
  assign m_axi_sg_arlen[1] = \<const0> ;
  assign m_axi_sg_arlen[0] = \<const0> ;
  assign m_axi_sg_arprot[2] = \<const0> ;
  assign m_axi_sg_arprot[1] = \<const0> ;
  assign m_axi_sg_arprot[0] = \<const0> ;
  assign m_axi_sg_arsize[2] = \<const0> ;
  assign m_axi_sg_arsize[1] = \<const0> ;
  assign m_axi_sg_arsize[0] = \<const0> ;
  assign m_axi_sg_arvalid = \<const0> ;
  assign m_axi_sg_awaddr[31] = \<const0> ;
  assign m_axi_sg_awaddr[30] = \<const0> ;
  assign m_axi_sg_awaddr[29] = \<const0> ;
  assign m_axi_sg_awaddr[28] = \<const0> ;
  assign m_axi_sg_awaddr[27] = \<const0> ;
  assign m_axi_sg_awaddr[26] = \<const0> ;
  assign m_axi_sg_awaddr[25] = \<const0> ;
  assign m_axi_sg_awaddr[24] = \<const0> ;
  assign m_axi_sg_awaddr[23] = \<const0> ;
  assign m_axi_sg_awaddr[22] = \<const0> ;
  assign m_axi_sg_awaddr[21] = \<const0> ;
  assign m_axi_sg_awaddr[20] = \<const0> ;
  assign m_axi_sg_awaddr[19] = \<const0> ;
  assign m_axi_sg_awaddr[18] = \<const0> ;
  assign m_axi_sg_awaddr[17] = \<const0> ;
  assign m_axi_sg_awaddr[16] = \<const0> ;
  assign m_axi_sg_awaddr[15] = \<const0> ;
  assign m_axi_sg_awaddr[14] = \<const0> ;
  assign m_axi_sg_awaddr[13] = \<const0> ;
  assign m_axi_sg_awaddr[12] = \<const0> ;
  assign m_axi_sg_awaddr[11] = \<const0> ;
  assign m_axi_sg_awaddr[10] = \<const0> ;
  assign m_axi_sg_awaddr[9] = \<const0> ;
  assign m_axi_sg_awaddr[8] = \<const0> ;
  assign m_axi_sg_awaddr[7] = \<const0> ;
  assign m_axi_sg_awaddr[6] = \<const0> ;
  assign m_axi_sg_awaddr[5] = \<const0> ;
  assign m_axi_sg_awaddr[4] = \<const0> ;
  assign m_axi_sg_awaddr[3] = \<const0> ;
  assign m_axi_sg_awaddr[2] = \<const0> ;
  assign m_axi_sg_awaddr[1] = \<const0> ;
  assign m_axi_sg_awaddr[0] = \<const0> ;
  assign m_axi_sg_awburst[1] = \<const0> ;
  assign m_axi_sg_awburst[0] = \<const0> ;
  assign m_axi_sg_awcache[3] = \<const0> ;
  assign m_axi_sg_awcache[2] = \<const0> ;
  assign m_axi_sg_awcache[1] = \<const0> ;
  assign m_axi_sg_awcache[0] = \<const0> ;
  assign m_axi_sg_awlen[7] = \<const0> ;
  assign m_axi_sg_awlen[6] = \<const0> ;
  assign m_axi_sg_awlen[5] = \<const0> ;
  assign m_axi_sg_awlen[4] = \<const0> ;
  assign m_axi_sg_awlen[3] = \<const0> ;
  assign m_axi_sg_awlen[2] = \<const0> ;
  assign m_axi_sg_awlen[1] = \<const0> ;
  assign m_axi_sg_awlen[0] = \<const0> ;
  assign m_axi_sg_awprot[2] = \<const0> ;
  assign m_axi_sg_awprot[1] = \<const0> ;
  assign m_axi_sg_awprot[0] = \<const0> ;
  assign m_axi_sg_awsize[2] = \<const0> ;
  assign m_axi_sg_awsize[1] = \<const0> ;
  assign m_axi_sg_awsize[0] = \<const0> ;
  assign m_axi_sg_awvalid = \<const0> ;
  assign m_axi_sg_bready = \<const0> ;
  assign m_axi_sg_rready = \<const0> ;
  assign m_axi_sg_wdata[31] = \<const0> ;
  assign m_axi_sg_wdata[30] = \<const0> ;
  assign m_axi_sg_wdata[29] = \<const0> ;
  assign m_axi_sg_wdata[28] = \<const0> ;
  assign m_axi_sg_wdata[27] = \<const0> ;
  assign m_axi_sg_wdata[26] = \<const0> ;
  assign m_axi_sg_wdata[25] = \<const0> ;
  assign m_axi_sg_wdata[24] = \<const0> ;
  assign m_axi_sg_wdata[23] = \<const0> ;
  assign m_axi_sg_wdata[22] = \<const0> ;
  assign m_axi_sg_wdata[21] = \<const0> ;
  assign m_axi_sg_wdata[20] = \<const0> ;
  assign m_axi_sg_wdata[19] = \<const0> ;
  assign m_axi_sg_wdata[18] = \<const0> ;
  assign m_axi_sg_wdata[17] = \<const0> ;
  assign m_axi_sg_wdata[16] = \<const0> ;
  assign m_axi_sg_wdata[15] = \<const0> ;
  assign m_axi_sg_wdata[14] = \<const0> ;
  assign m_axi_sg_wdata[13] = \<const0> ;
  assign m_axi_sg_wdata[12] = \<const0> ;
  assign m_axi_sg_wdata[11] = \<const0> ;
  assign m_axi_sg_wdata[10] = \<const0> ;
  assign m_axi_sg_wdata[9] = \<const0> ;
  assign m_axi_sg_wdata[8] = \<const0> ;
  assign m_axi_sg_wdata[7] = \<const0> ;
  assign m_axi_sg_wdata[6] = \<const0> ;
  assign m_axi_sg_wdata[5] = \<const0> ;
  assign m_axi_sg_wdata[4] = \<const0> ;
  assign m_axi_sg_wdata[3] = \<const0> ;
  assign m_axi_sg_wdata[2] = \<const0> ;
  assign m_axi_sg_wdata[1] = \<const0> ;
  assign m_axi_sg_wdata[0] = \<const0> ;
  assign m_axi_sg_wlast = \<const0> ;
  assign m_axi_sg_wstrb[3] = \<const0> ;
  assign m_axi_sg_wstrb[2] = \<const0> ;
  assign m_axi_sg_wstrb[1] = \<const0> ;
  assign m_axi_sg_wstrb[0] = \<const0> ;
  assign m_axi_sg_wvalid = \<const0> ;
  assign s_axi_lite_bresp[1] = \<const0> ;
  assign s_axi_lite_bresp[0] = \<const0> ;
  assign s_axi_lite_rresp[1] = \<const0> ;
  assign s_axi_lite_rresp[0] = \<const0> ;
  assign s_axi_lite_wready = s_axi_lite_awready;
axi_cdma_0axi_cdma_simple_wrap \GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP 
       (.DI(n_0_sig_btt_lt_b2mbaa_ireg1_i_4),
        .I1({n_0_sig_btt_eq_b2mbaa_ireg1_i_4,n_0_sig_btt_eq_b2mbaa_ireg1_i_5}),
        .I2(n_0_sig_btt_lt_b2mbaa_ireg1_i_4__0),
        .I3(n_0_sig_btt_lt_b2mbaa_ireg1_i_7__0),
        .I4({n_0_sig_btt_eq_b2mbaa_ireg1_i_4__0,n_0_sig_btt_eq_b2mbaa_ireg1_i_5__0}),
        .O1(s_axi_lite_arready),
        .O2(\^cdma_tvect_out [1]),
        .O3(\GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_bytes_to_mbaa_im0 ),
        .O4(s_axi_lite_rvalid),
        .O5(s_axi_lite_bvalid),
        .S(n_0_sig_btt_lt_b2mbaa_ireg1_i_7),
        .cdma_introut(cdma_introut),
        .cdma_tvect_out({\^cdma_tvect_out [6:2],\^cdma_tvect_out [0]}),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_araddr(m_axi_araddr),
        .m_axi_arburst(m_axi_arburst),
        .m_axi_arlen(m_axi_arlen),
        .m_axi_arready(m_axi_arready),
        .m_axi_arsize(m_axi_arsize),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awaddr(m_axi_awaddr),
        .m_axi_awburst(m_axi_awburst),
        .m_axi_awlen(m_axi_awlen),
        .m_axi_awready(m_axi_awready),
        .m_axi_awsize(m_axi_awsize),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rlast(m_axi_rlast),
        .m_axi_rready(m_axi_rready),
        .m_axi_rresp(m_axi_rresp),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axi_wdata(m_axi_wdata),
        .m_axi_wlast(m_axi_wlast),
        .m_axi_wready(m_axi_wready),
        .m_axi_wstrb(m_axi_wstrb),
        .m_axi_wvalid(m_axi_wvalid),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_araddr(s_axi_lite_araddr[5:2]),
        .s_axi_lite_aresetn(s_axi_lite_aresetn),
        .s_axi_lite_arvalid(s_axi_lite_arvalid),
        .s_axi_lite_awaddr(s_axi_lite_awaddr[5:2]),
        .s_axi_lite_awready(s_axi_lite_awready),
        .s_axi_lite_awvalid(s_axi_lite_awvalid),
        .s_axi_lite_bready(s_axi_lite_bready),
        .s_axi_lite_rdata(s_axi_lite_rdata),
        .s_axi_lite_rready(s_axi_lite_rready),
        .s_axi_lite_wdata(s_axi_lite_wdata),
        .s_axi_lite_wvalid(s_axi_lite_wvalid),
        .sig_bytes_to_mbaa_im0(\GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_bytes_to_mbaa_im0 ));
GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
LUT1 #(
    .INIT(2'h1)) 
     sig_btt_eq_b2mbaa_ireg1_i_4
       (.I0(\GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_bytes_to_mbaa_im0 [15]),
        .O(n_0_sig_btt_eq_b2mbaa_ireg1_i_4));
LUT1 #(
    .INIT(2'h1)) 
     sig_btt_eq_b2mbaa_ireg1_i_4__0
       (.I0(\GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_bytes_to_mbaa_im0 [15]),
        .O(n_0_sig_btt_eq_b2mbaa_ireg1_i_4__0));
LUT3 #(
    .INIT(8'h01)) 
     sig_btt_eq_b2mbaa_ireg1_i_5
       (.I0(\GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_bytes_to_mbaa_im0 [12]),
        .I1(\GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_bytes_to_mbaa_im0 [13]),
        .I2(\GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_bytes_to_mbaa_im0 [14]),
        .O(n_0_sig_btt_eq_b2mbaa_ireg1_i_5));
LUT3 #(
    .INIT(8'h01)) 
     sig_btt_eq_b2mbaa_ireg1_i_5__0
       (.I0(\GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_bytes_to_mbaa_im0 [12]),
        .I1(\GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_bytes_to_mbaa_im0 [13]),
        .I2(\GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_bytes_to_mbaa_im0 [14]),
        .O(n_0_sig_btt_eq_b2mbaa_ireg1_i_5__0));
(* SOFT_HLUTNM = "soft_lutpair266" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     sig_btt_lt_b2mbaa_ireg1_i_4
       (.I0(\GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_bytes_to_mbaa_im0 [15]),
        .I1(\GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_bytes_to_mbaa_im0 [13]),
        .I2(\GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_bytes_to_mbaa_im0 [14]),
        .O(n_0_sig_btt_lt_b2mbaa_ireg1_i_4));
(* SOFT_HLUTNM = "soft_lutpair267" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     sig_btt_lt_b2mbaa_ireg1_i_4__0
       (.I0(\GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_bytes_to_mbaa_im0 [15]),
        .I1(\GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_bytes_to_mbaa_im0 [13]),
        .I2(\GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_bytes_to_mbaa_im0 [14]),
        .O(n_0_sig_btt_lt_b2mbaa_ireg1_i_4__0));
(* SOFT_HLUTNM = "soft_lutpair266" *) 
   LUT3 #(
    .INIT(8'h01)) 
     sig_btt_lt_b2mbaa_ireg1_i_7
       (.I0(\GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_bytes_to_mbaa_im0 [15]),
        .I1(\GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_bytes_to_mbaa_im0 [13]),
        .I2(\GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_bytes_to_mbaa_im0 [14]),
        .O(n_0_sig_btt_lt_b2mbaa_ireg1_i_7));
(* SOFT_HLUTNM = "soft_lutpair267" *) 
   LUT3 #(
    .INIT(8'h01)) 
     sig_btt_lt_b2mbaa_ireg1_i_7__0
       (.I0(\GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_bytes_to_mbaa_im0 [15]),
        .I1(\GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_bytes_to_mbaa_im0 [13]),
        .I2(\GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_bytes_to_mbaa_im0 [14]),
        .O(n_0_sig_btt_lt_b2mbaa_ireg1_i_7__0));
endmodule

module axi_cdma_0axi_cdma_lite_if
   (s_axi_lite_awready,
    O1,
    O2,
    O3,
    O4,
    O5,
    O6,
    O8,
    O9,
    O10,
    sig_axi2ip_wrce,
    s_axi_lite_rdata,
    E,
    O11,
    O12,
    s_axi_lite_aclk,
    sig_rst2lite_bside_reset,
    s_axi_lite_awvalid,
    s_axi_lite_wvalid,
    s_axi_lite_arvalid,
    D,
    I1,
    O7,
    s_axi_lite_wdata,
    I2,
    Q,
    sig_rst2reg_reset,
    s_axi_lite_bready,
    s_axi_lite_rready,
    SR,
    s_axi_lite_awaddr,
    s_axi_lite_araddr);
  output s_axi_lite_awready;
  output O1;
  output O2;
  output O3;
  output O4;
  output O5;
  output O6;
  output O8;
  output O9;
  output O10;
  output [1:0]sig_axi2ip_wrce;
  output [31:0]s_axi_lite_rdata;
  output [0:0]E;
  output [0:0]O11;
  output O12;
  input s_axi_lite_aclk;
  input sig_rst2lite_bside_reset;
  input s_axi_lite_awvalid;
  input s_axi_lite_wvalid;
  input s_axi_lite_arvalid;
  input [22:0]D;
  input [8:0]I1;
  input [8:0]O7;
  input [0:0]s_axi_lite_wdata;
  input I2;
  input [0:0]Q;
  input sig_rst2reg_reset;
  input s_axi_lite_bready;
  input s_axi_lite_rready;
  input [0:0]SR;
  input [3:0]s_axi_lite_awaddr;
  input [3:0]s_axi_lite_araddr;

  wire \<const0> ;
  wire \<const1> ;
  wire [22:0]D;
  wire [0:0]E;
  wire [8:0]I1;
  wire I2;
  wire O1;
  wire O10;
  wire [0:0]O11;
  wire O12;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire [8:0]O7;
  wire O8;
  wire O9;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [5:2]araddr;
  wire arvalid;
  wire arvalid_d1;
  wire arvalid_d10;
  wire arvalid_re;
  wire awvalid;
  wire awvalid_d1;
  wire \n_0_GEN_SYNC_READ.axi2ip_rdce[0]_i_1 ;
  wire \n_0_GEN_SYNC_READ.axi2ip_rdce[10]_i_1 ;
  wire \n_0_GEN_SYNC_READ.axi2ip_rdce[11]_i_1 ;
  wire \n_0_GEN_SYNC_READ.axi2ip_rdce[11]_i_2 ;
  wire \n_0_GEN_SYNC_READ.axi2ip_rdce[12]_i_1 ;
  wire \n_0_GEN_SYNC_READ.axi2ip_rdce[12]_i_2 ;
  wire \n_0_GEN_SYNC_READ.axi2ip_rdce[13]_i_1 ;
  wire \n_0_GEN_SYNC_READ.axi2ip_rdce[13]_i_2 ;
  wire \n_0_GEN_SYNC_READ.axi2ip_rdce[14]_i_1 ;
  wire \n_0_GEN_SYNC_READ.axi2ip_rdce[14]_i_2 ;
  wire \n_0_GEN_SYNC_READ.axi2ip_rdce[15]_i_1 ;
  wire \n_0_GEN_SYNC_READ.axi2ip_rdce[15]_i_2 ;
  wire \n_0_GEN_SYNC_READ.axi2ip_rdce[1]_i_1 ;
  wire \n_0_GEN_SYNC_READ.axi2ip_rdce[2]_i_1 ;
  wire \n_0_GEN_SYNC_READ.axi2ip_rdce[3]_i_1 ;
  wire \n_0_GEN_SYNC_READ.axi2ip_rdce[3]_i_2 ;
  wire \n_0_GEN_SYNC_READ.axi2ip_rdce[4]_i_1 ;
  wire \n_0_GEN_SYNC_READ.axi2ip_rdce[5]_i_1 ;
  wire \n_0_GEN_SYNC_READ.axi2ip_rdce[6]_i_1 ;
  wire \n_0_GEN_SYNC_READ.axi2ip_rdce[7]_i_1 ;
  wire \n_0_GEN_SYNC_READ.axi2ip_rdce[7]_i_2 ;
  wire \n_0_GEN_SYNC_READ.axi2ip_rdce[8]_i_1 ;
  wire \n_0_GEN_SYNC_READ.axi2ip_rdce[9]_i_1 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_11 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_12 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_13 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_14 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_15 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_16 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_7 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_8 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_9 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rvalid_i_i_1 ;
  wire \n_0_GEN_SYNC_WRITE.awvalid_d1_i_1 ;
  wire \n_0_GEN_SYNC_WRITE.axi2ip_wrce[0]_i_1 ;
  wire \n_0_GEN_SYNC_WRITE.axi2ip_wrce[10]_i_1 ;
  wire \n_0_GEN_SYNC_WRITE.axi2ip_wrce[1]_i_1 ;
  wire \n_0_GEN_SYNC_WRITE.axi2ip_wrce[6]_i_1 ;
  wire \n_0_GEN_SYNC_WRITE.axi2ip_wrce[8]_i_1 ;
  wire \n_0_GEN_SYNC_WRITE.bvalid_i_i_1 ;
  wire \n_0_GEN_SYNC_WRITE.rdy_i_1 ;
  wire \n_0_GEN_SYNC_WRITE.wr_addr_cap_i_1 ;
  wire \n_0_GEN_SYNC_WRITE.wr_data_cap_i_1 ;
  wire \n_0_GEN_SYNC_WRITE.wr_in_progress_i_1 ;
  wire \n_0_GEN_SYNC_WRITE.wvalid_d1_i_1 ;
  wire n_0_arvalid_d1_i_1;
  wire [3:0]p_0_in;
  wire rdy;
  wire rvalid;
  wire s_axi_lite_aclk;
  wire [3:0]s_axi_lite_araddr;
  wire s_axi_lite_arvalid;
  wire [3:0]s_axi_lite_awaddr;
  wire s_axi_lite_awready;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_rready;
  wire [0:0]s_axi_lite_wdata;
  wire s_axi_lite_wvalid;
  wire [15:0]sig_axi2ip_rdce;
  wire [1:0]sig_axi2ip_wrce;
  wire [31:23]sig_ip2axi_rddata;
  wire sig_rst2lite_bside_reset;
  wire sig_rst2reg_reset;
  wire wr_addr_cap;
  wire wr_data_cap;
  wire wr_in_progress;
  wire wvalid;
  wire wvalid_d1;

FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_READ.axi2ip_rdaddr_i_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(arvalid_re),
        .D(araddr[2]),
        .Q(p_0_in[0]),
        .R(sig_rst2lite_bside_reset));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_READ.axi2ip_rdaddr_i_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(arvalid_re),
        .D(araddr[3]),
        .Q(p_0_in[1]),
        .R(sig_rst2lite_bside_reset));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_READ.axi2ip_rdaddr_i_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(arvalid_re),
        .D(araddr[4]),
        .Q(p_0_in[2]),
        .R(sig_rst2lite_bside_reset));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_READ.axi2ip_rdaddr_i_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(arvalid_re),
        .D(araddr[5]),
        .Q(p_0_in[3]),
        .R(sig_rst2lite_bside_reset));
LUT6 #(
    .INIT(64'h000000002222222E)) 
     \GEN_SYNC_READ.axi2ip_rdce[0]_i_1 
       (.I0(sig_axi2ip_rdce[0]),
        .I1(O1),
        .I2(\n_0_GEN_SYNC_READ.axi2ip_rdce[3]_i_2 ),
        .I3(p_0_in[1]),
        .I4(p_0_in[0]),
        .I5(arvalid_d10),
        .O(\n_0_GEN_SYNC_READ.axi2ip_rdce[0]_i_1 ));
LUT6 #(
    .INIT(64'h0000000022222E22)) 
     \GEN_SYNC_READ.axi2ip_rdce[10]_i_1 
       (.I0(sig_axi2ip_rdce[10]),
        .I1(O1),
        .I2(\n_0_GEN_SYNC_READ.axi2ip_rdce[11]_i_2 ),
        .I3(p_0_in[1]),
        .I4(p_0_in[0]),
        .I5(arvalid_d10),
        .O(\n_0_GEN_SYNC_READ.axi2ip_rdce[10]_i_1 ));
LUT6 #(
    .INIT(64'h000000002E222222)) 
     \GEN_SYNC_READ.axi2ip_rdce[11]_i_1 
       (.I0(sig_axi2ip_rdce[11]),
        .I1(O1),
        .I2(\n_0_GEN_SYNC_READ.axi2ip_rdce[11]_i_2 ),
        .I3(p_0_in[1]),
        .I4(p_0_in[0]),
        .I5(arvalid_d10),
        .O(\n_0_GEN_SYNC_READ.axi2ip_rdce[11]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair6" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \GEN_SYNC_READ.axi2ip_rdce[11]_i_2 
       (.I0(p_0_in[2]),
        .I1(p_0_in[3]),
        .O(\n_0_GEN_SYNC_READ.axi2ip_rdce[11]_i_2 ));
LUT6 #(
    .INIT(64'h00000000E2222222)) 
     \GEN_SYNC_READ.axi2ip_rdce[12]_i_1 
       (.I0(sig_axi2ip_rdce[12]),
        .I1(O1),
        .I2(\n_0_GEN_SYNC_READ.axi2ip_rdce[12]_i_2 ),
        .I3(p_0_in[2]),
        .I4(p_0_in[3]),
        .I5(arvalid_d10),
        .O(\n_0_GEN_SYNC_READ.axi2ip_rdce[12]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair7" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \GEN_SYNC_READ.axi2ip_rdce[12]_i_2 
       (.I0(p_0_in[1]),
        .I1(p_0_in[0]),
        .O(\n_0_GEN_SYNC_READ.axi2ip_rdce[12]_i_2 ));
LUT6 #(
    .INIT(64'h00000000E2222222)) 
     \GEN_SYNC_READ.axi2ip_rdce[13]_i_1 
       (.I0(sig_axi2ip_rdce[13]),
        .I1(O1),
        .I2(\n_0_GEN_SYNC_READ.axi2ip_rdce[13]_i_2 ),
        .I3(p_0_in[2]),
        .I4(p_0_in[3]),
        .I5(arvalid_d10),
        .O(\n_0_GEN_SYNC_READ.axi2ip_rdce[13]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair8" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \GEN_SYNC_READ.axi2ip_rdce[13]_i_2 
       (.I0(p_0_in[0]),
        .I1(p_0_in[1]),
        .O(\n_0_GEN_SYNC_READ.axi2ip_rdce[13]_i_2 ));
LUT6 #(
    .INIT(64'h00000000E2222222)) 
     \GEN_SYNC_READ.axi2ip_rdce[14]_i_1 
       (.I0(sig_axi2ip_rdce[14]),
        .I1(O1),
        .I2(\n_0_GEN_SYNC_READ.axi2ip_rdce[14]_i_2 ),
        .I3(p_0_in[2]),
        .I4(p_0_in[3]),
        .I5(arvalid_d10),
        .O(\n_0_GEN_SYNC_READ.axi2ip_rdce[14]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair8" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \GEN_SYNC_READ.axi2ip_rdce[14]_i_2 
       (.I0(p_0_in[1]),
        .I1(p_0_in[0]),
        .O(\n_0_GEN_SYNC_READ.axi2ip_rdce[14]_i_2 ));
LUT6 #(
    .INIT(64'h00000000E2222222)) 
     \GEN_SYNC_READ.axi2ip_rdce[15]_i_1 
       (.I0(sig_axi2ip_rdce[15]),
        .I1(O1),
        .I2(\n_0_GEN_SYNC_READ.axi2ip_rdce[15]_i_2 ),
        .I3(p_0_in[2]),
        .I4(p_0_in[3]),
        .I5(arvalid_d10),
        .O(\n_0_GEN_SYNC_READ.axi2ip_rdce[15]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair7" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \GEN_SYNC_READ.axi2ip_rdce[15]_i_2 
       (.I0(p_0_in[1]),
        .I1(p_0_in[0]),
        .O(\n_0_GEN_SYNC_READ.axi2ip_rdce[15]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair4" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \GEN_SYNC_READ.axi2ip_rdce[15]_i_3 
       (.I0(O2),
        .I1(sig_rst2lite_bside_reset),
        .O(arvalid_d10));
LUT6 #(
    .INIT(64'h0000000022222E22)) 
     \GEN_SYNC_READ.axi2ip_rdce[1]_i_1 
       (.I0(sig_axi2ip_rdce[1]),
        .I1(O1),
        .I2(\n_0_GEN_SYNC_READ.axi2ip_rdce[3]_i_2 ),
        .I3(p_0_in[0]),
        .I4(p_0_in[1]),
        .I5(arvalid_d10),
        .O(\n_0_GEN_SYNC_READ.axi2ip_rdce[1]_i_1 ));
LUT6 #(
    .INIT(64'h0000000022222E22)) 
     \GEN_SYNC_READ.axi2ip_rdce[2]_i_1 
       (.I0(sig_axi2ip_rdce[2]),
        .I1(O1),
        .I2(\n_0_GEN_SYNC_READ.axi2ip_rdce[3]_i_2 ),
        .I3(p_0_in[1]),
        .I4(p_0_in[0]),
        .I5(arvalid_d10),
        .O(\n_0_GEN_SYNC_READ.axi2ip_rdce[2]_i_1 ));
LUT6 #(
    .INIT(64'h000000002E222222)) 
     \GEN_SYNC_READ.axi2ip_rdce[3]_i_1 
       (.I0(sig_axi2ip_rdce[3]),
        .I1(O1),
        .I2(\n_0_GEN_SYNC_READ.axi2ip_rdce[3]_i_2 ),
        .I3(p_0_in[1]),
        .I4(p_0_in[0]),
        .I5(arvalid_d10),
        .O(\n_0_GEN_SYNC_READ.axi2ip_rdce[3]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair6" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \GEN_SYNC_READ.axi2ip_rdce[3]_i_2 
       (.I0(p_0_in[2]),
        .I1(p_0_in[3]),
        .O(\n_0_GEN_SYNC_READ.axi2ip_rdce[3]_i_2 ));
LUT6 #(
    .INIT(64'h000000002222222E)) 
     \GEN_SYNC_READ.axi2ip_rdce[4]_i_1 
       (.I0(sig_axi2ip_rdce[4]),
        .I1(O1),
        .I2(\n_0_GEN_SYNC_READ.axi2ip_rdce[7]_i_2 ),
        .I3(p_0_in[1]),
        .I4(p_0_in[0]),
        .I5(arvalid_d10),
        .O(\n_0_GEN_SYNC_READ.axi2ip_rdce[4]_i_1 ));
LUT6 #(
    .INIT(64'h0000000022222E22)) 
     \GEN_SYNC_READ.axi2ip_rdce[5]_i_1 
       (.I0(sig_axi2ip_rdce[5]),
        .I1(O1),
        .I2(\n_0_GEN_SYNC_READ.axi2ip_rdce[7]_i_2 ),
        .I3(p_0_in[0]),
        .I4(p_0_in[1]),
        .I5(arvalid_d10),
        .O(\n_0_GEN_SYNC_READ.axi2ip_rdce[5]_i_1 ));
LUT6 #(
    .INIT(64'h0000000022222E22)) 
     \GEN_SYNC_READ.axi2ip_rdce[6]_i_1 
       (.I0(sig_axi2ip_rdce[6]),
        .I1(O1),
        .I2(\n_0_GEN_SYNC_READ.axi2ip_rdce[7]_i_2 ),
        .I3(p_0_in[1]),
        .I4(p_0_in[0]),
        .I5(arvalid_d10),
        .O(\n_0_GEN_SYNC_READ.axi2ip_rdce[6]_i_1 ));
LUT6 #(
    .INIT(64'h000000002E222222)) 
     \GEN_SYNC_READ.axi2ip_rdce[7]_i_1 
       (.I0(sig_axi2ip_rdce[7]),
        .I1(O1),
        .I2(\n_0_GEN_SYNC_READ.axi2ip_rdce[7]_i_2 ),
        .I3(p_0_in[1]),
        .I4(p_0_in[0]),
        .I5(arvalid_d10),
        .O(\n_0_GEN_SYNC_READ.axi2ip_rdce[7]_i_1 ));
LUT2 #(
    .INIT(4'hB)) 
     \GEN_SYNC_READ.axi2ip_rdce[7]_i_2 
       (.I0(p_0_in[3]),
        .I1(p_0_in[2]),
        .O(\n_0_GEN_SYNC_READ.axi2ip_rdce[7]_i_2 ));
LUT6 #(
    .INIT(64'h000000002222222E)) 
     \GEN_SYNC_READ.axi2ip_rdce[8]_i_1 
       (.I0(sig_axi2ip_rdce[8]),
        .I1(O1),
        .I2(\n_0_GEN_SYNC_READ.axi2ip_rdce[11]_i_2 ),
        .I3(p_0_in[1]),
        .I4(p_0_in[0]),
        .I5(arvalid_d10),
        .O(\n_0_GEN_SYNC_READ.axi2ip_rdce[8]_i_1 ));
LUT6 #(
    .INIT(64'h0000000022222E22)) 
     \GEN_SYNC_READ.axi2ip_rdce[9]_i_1 
       (.I0(sig_axi2ip_rdce[9]),
        .I1(O1),
        .I2(\n_0_GEN_SYNC_READ.axi2ip_rdce[11]_i_2 ),
        .I3(p_0_in[0]),
        .I4(p_0_in[1]),
        .I5(arvalid_d10),
        .O(\n_0_GEN_SYNC_READ.axi2ip_rdce[9]_i_1 ));
FDRE \GEN_SYNC_READ.axi2ip_rdce_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_SYNC_READ.axi2ip_rdce[0]_i_1 ),
        .Q(sig_axi2ip_rdce[0]),
        .R(\<const0> ));
FDRE \GEN_SYNC_READ.axi2ip_rdce_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_SYNC_READ.axi2ip_rdce[10]_i_1 ),
        .Q(sig_axi2ip_rdce[10]),
        .R(\<const0> ));
FDRE \GEN_SYNC_READ.axi2ip_rdce_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_SYNC_READ.axi2ip_rdce[11]_i_1 ),
        .Q(sig_axi2ip_rdce[11]),
        .R(\<const0> ));
FDRE \GEN_SYNC_READ.axi2ip_rdce_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_SYNC_READ.axi2ip_rdce[12]_i_1 ),
        .Q(sig_axi2ip_rdce[12]),
        .R(\<const0> ));
FDRE \GEN_SYNC_READ.axi2ip_rdce_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_SYNC_READ.axi2ip_rdce[13]_i_1 ),
        .Q(sig_axi2ip_rdce[13]),
        .R(\<const0> ));
FDRE \GEN_SYNC_READ.axi2ip_rdce_reg[14] 
       (.C(s_axi_lite_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_SYNC_READ.axi2ip_rdce[14]_i_1 ),
        .Q(sig_axi2ip_rdce[14]),
        .R(\<const0> ));
FDRE \GEN_SYNC_READ.axi2ip_rdce_reg[15] 
       (.C(s_axi_lite_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_SYNC_READ.axi2ip_rdce[15]_i_1 ),
        .Q(sig_axi2ip_rdce[15]),
        .R(\<const0> ));
FDRE \GEN_SYNC_READ.axi2ip_rdce_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_SYNC_READ.axi2ip_rdce[1]_i_1 ),
        .Q(sig_axi2ip_rdce[1]),
        .R(\<const0> ));
FDRE \GEN_SYNC_READ.axi2ip_rdce_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_SYNC_READ.axi2ip_rdce[2]_i_1 ),
        .Q(sig_axi2ip_rdce[2]),
        .R(\<const0> ));
FDRE \GEN_SYNC_READ.axi2ip_rdce_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_SYNC_READ.axi2ip_rdce[3]_i_1 ),
        .Q(sig_axi2ip_rdce[3]),
        .R(\<const0> ));
FDRE \GEN_SYNC_READ.axi2ip_rdce_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_SYNC_READ.axi2ip_rdce[4]_i_1 ),
        .Q(sig_axi2ip_rdce[4]),
        .R(\<const0> ));
FDRE \GEN_SYNC_READ.axi2ip_rdce_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_SYNC_READ.axi2ip_rdce[5]_i_1 ),
        .Q(sig_axi2ip_rdce[5]),
        .R(\<const0> ));
FDRE \GEN_SYNC_READ.axi2ip_rdce_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_SYNC_READ.axi2ip_rdce[6]_i_1 ),
        .Q(sig_axi2ip_rdce[6]),
        .R(\<const0> ));
FDRE \GEN_SYNC_READ.axi2ip_rdce_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_SYNC_READ.axi2ip_rdce[7]_i_1 ),
        .Q(sig_axi2ip_rdce[7]),
        .R(\<const0> ));
FDRE \GEN_SYNC_READ.axi2ip_rdce_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_SYNC_READ.axi2ip_rdce[8]_i_1 ),
        .Q(sig_axi2ip_rdce[8]),
        .R(\<const0> ));
FDRE \GEN_SYNC_READ.axi2ip_rdce_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_SYNC_READ.axi2ip_rdce[9]_i_1 ),
        .Q(sig_axi2ip_rdce[9]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_READ.rvalid_reg 
       (.C(s_axi_lite_aclk),
        .CE(\<const1> ),
        .D(O1),
        .Q(rvalid),
        .R(sig_rst2lite_bside_reset));
(* SOFT_HLUTNM = "soft_lutpair0" *) 
   LUT5 #(
    .INIT(32'hFFFEFFE9)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[14]_i_4 
       (.I0(sig_axi2ip_rdce[0]),
        .I1(sig_axi2ip_rdce[1]),
        .I2(sig_axi2ip_rdce[2]),
        .I3(sig_axi2ip_rdce[3]),
        .I4(sig_axi2ip_rdce[4]),
        .O(O9));
LUT5 #(
    .INIT(32'h00B00080)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[23]_i_1 
       (.I0(I1[0]),
        .I1(O4),
        .I2(O5),
        .I3(O6),
        .I4(O7[0]),
        .O(sig_ip2axi_rddata[23]));
LUT5 #(
    .INIT(32'h00B00080)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[24]_i_1 
       (.I0(I1[1]),
        .I1(O4),
        .I2(O5),
        .I3(O6),
        .I4(O7[1]),
        .O(sig_ip2axi_rddata[24]));
LUT5 #(
    .INIT(32'h00B00080)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[25]_i_1 
       (.I0(I1[2]),
        .I1(O4),
        .I2(O5),
        .I3(O6),
        .I4(O7[2]),
        .O(sig_ip2axi_rddata[25]));
LUT5 #(
    .INIT(32'h00B00080)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[26]_i_1 
       (.I0(I1[3]),
        .I1(O4),
        .I2(O5),
        .I3(O6),
        .I4(O7[3]),
        .O(sig_ip2axi_rddata[26]));
LUT5 #(
    .INIT(32'h00B00080)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[27]_i_1 
       (.I0(I1[4]),
        .I1(O4),
        .I2(O5),
        .I3(O6),
        .I4(O7[4]),
        .O(sig_ip2axi_rddata[27]));
LUT5 #(
    .INIT(32'h00B00080)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[28]_i_1 
       (.I0(I1[5]),
        .I1(O4),
        .I2(O5),
        .I3(O6),
        .I4(O7[5]),
        .O(sig_ip2axi_rddata[28]));
LUT5 #(
    .INIT(32'h00B00080)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[29]_i_1 
       (.I0(I1[6]),
        .I1(O4),
        .I2(O5),
        .I3(O6),
        .I4(O7[6]),
        .O(sig_ip2axi_rddata[29]));
LUT5 #(
    .INIT(32'h00B00080)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[30]_i_1 
       (.I0(I1[7]),
        .I1(O4),
        .I2(O5),
        .I3(O6),
        .I4(O7[7]),
        .O(sig_ip2axi_rddata[30]));
(* SOFT_HLUTNM = "soft_lutpair1" *) 
   LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_10 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_15 ),
        .I1(sig_axi2ip_rdce[6]),
        .I2(sig_axi2ip_rdce[8]),
        .I3(sig_axi2ip_rdce[5]),
        .I4(sig_axi2ip_rdce[7]),
        .O(O8));
(* SOFT_HLUTNM = "soft_lutpair1" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_11 
       (.I0(sig_axi2ip_rdce[7]),
        .I1(sig_axi2ip_rdce[5]),
        .I2(sig_axi2ip_rdce[8]),
        .I3(sig_axi2ip_rdce[6]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_11 ));
LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_12 
       (.I0(sig_axi2ip_rdce[14]),
        .I1(sig_axi2ip_rdce[11]),
        .I2(sig_axi2ip_rdce[12]),
        .I3(sig_axi2ip_rdce[13]),
        .I4(sig_axi2ip_rdce[15]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_12 ));
LUT2 #(
    .INIT(4'hE)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_13 
       (.I0(sig_axi2ip_rdce[5]),
        .I1(sig_axi2ip_rdce[7]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_13 ));
LUT4 #(
    .INIT(16'hFFF8)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_14 
       (.I0(sig_axi2ip_rdce[8]),
        .I1(sig_axi2ip_rdce[6]),
        .I2(sig_axi2ip_rdce[1]),
        .I3(sig_axi2ip_rdce[4]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_14 ));
LUT3 #(
    .INIT(8'hFE)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_15 
       (.I0(sig_axi2ip_rdce[9]),
        .I1(sig_axi2ip_rdce[10]),
        .I2(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_12 ),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_15 ));
(* SOFT_HLUTNM = "soft_lutpair0" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_16 
       (.I0(sig_axi2ip_rdce[2]),
        .I1(sig_axi2ip_rdce[3]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_16 ));
LUT5 #(
    .INIT(32'h00B00080)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_2 
       (.I0(I1[8]),
        .I1(O4),
        .I2(O5),
        .I3(O6),
        .I4(O7[8]),
        .O(sig_ip2axi_rddata[31]));
LUT6 #(
    .INIT(64'h00000000FFFF0002)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6 ),
        .I1(sig_axi2ip_rdce[2]),
        .I2(sig_axi2ip_rdce[3]),
        .I3(sig_axi2ip_rdce[4]),
        .I4(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_7 ),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_8 ),
        .O(O4));
LUT5 #(
    .INIT(32'h0002AAA8)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_4 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_9 ),
        .I1(sig_axi2ip_rdce[1]),
        .I2(sig_axi2ip_rdce[8]),
        .I3(sig_axi2ip_rdce[6]),
        .I4(sig_axi2ip_rdce[0]),
        .O(O5));
LUT6 #(
    .INIT(64'h0000000100010104)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5 
       (.I0(O8),
        .I1(sig_axi2ip_rdce[4]),
        .I2(sig_axi2ip_rdce[3]),
        .I3(sig_axi2ip_rdce[2]),
        .I4(sig_axi2ip_rdce[1]),
        .I5(sig_axi2ip_rdce[0]),
        .O(O6));
LUT6 #(
    .INIT(64'h0000000100010001)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6 
       (.I0(sig_axi2ip_rdce[7]),
        .I1(sig_axi2ip_rdce[5]),
        .I2(sig_axi2ip_rdce[8]),
        .I3(sig_axi2ip_rdce[9]),
        .I4(sig_axi2ip_rdce[10]),
        .I5(sig_axi2ip_rdce[6]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6 ));
LUT5 #(
    .INIT(32'h00000002)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_7 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_11 ),
        .I1(sig_axi2ip_rdce[3]),
        .I2(sig_axi2ip_rdce[4]),
        .I3(sig_axi2ip_rdce[10]),
        .I4(sig_axi2ip_rdce[9]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_7 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFE01)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_8 
       (.I0(sig_axi2ip_rdce[10]),
        .I1(sig_axi2ip_rdce[2]),
        .I2(sig_axi2ip_rdce[6]),
        .I3(sig_axi2ip_rdce[0]),
        .I4(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_12 ),
        .I5(sig_axi2ip_rdce[1]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_8 ));
LUT6 #(
    .INIT(64'h0000000001010F01)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_9 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_13 ),
        .I1(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_14 ),
        .I2(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_15 ),
        .I3(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_11 ),
        .I4(sig_axi2ip_rdce[4]),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_16 ),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_9 ));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(D[0]),
        .Q(s_axi_lite_rdata[0]),
        .R(SR));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(D[10]),
        .Q(s_axi_lite_rdata[10]),
        .R(SR));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(D[11]),
        .Q(s_axi_lite_rdata[11]),
        .R(SR));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(D[12]),
        .Q(s_axi_lite_rdata[12]),
        .R(SR));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(D[13]),
        .Q(s_axi_lite_rdata[13]),
        .R(SR));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[14] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(D[14]),
        .Q(s_axi_lite_rdata[14]),
        .R(SR));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[15] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(D[15]),
        .Q(s_axi_lite_rdata[15]),
        .R(SR));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[16] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(D[16]),
        .Q(s_axi_lite_rdata[16]),
        .R(SR));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[17] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(D[17]),
        .Q(s_axi_lite_rdata[17]),
        .R(SR));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[18] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(D[18]),
        .Q(s_axi_lite_rdata[18]),
        .R(SR));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[19] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(D[19]),
        .Q(s_axi_lite_rdata[19]),
        .R(SR));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(D[1]),
        .Q(s_axi_lite_rdata[1]),
        .R(SR));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[20] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(D[20]),
        .Q(s_axi_lite_rdata[20]),
        .R(SR));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[21] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(D[21]),
        .Q(s_axi_lite_rdata[21]),
        .R(SR));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[22] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(D[22]),
        .Q(s_axi_lite_rdata[22]),
        .R(SR));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[23] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata[23]),
        .Q(s_axi_lite_rdata[23]),
        .R(SR));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[24] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata[24]),
        .Q(s_axi_lite_rdata[24]),
        .R(SR));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[25] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata[25]),
        .Q(s_axi_lite_rdata[25]),
        .R(SR));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[26] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata[26]),
        .Q(s_axi_lite_rdata[26]),
        .R(SR));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[27] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata[27]),
        .Q(s_axi_lite_rdata[27]),
        .R(SR));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[28] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata[28]),
        .Q(s_axi_lite_rdata[28]),
        .R(SR));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[29] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata[29]),
        .Q(s_axi_lite_rdata[29]),
        .R(SR));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(D[2]),
        .Q(s_axi_lite_rdata[2]),
        .R(SR));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[30] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata[30]),
        .Q(s_axi_lite_rdata[30]),
        .R(SR));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[31] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata[31]),
        .Q(s_axi_lite_rdata[31]),
        .R(SR));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(D[3]),
        .Q(s_axi_lite_rdata[3]),
        .R(SR));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(D[4]),
        .Q(s_axi_lite_rdata[4]),
        .R(SR));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(D[5]),
        .Q(s_axi_lite_rdata[5]),
        .R(SR));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(D[6]),
        .Q(s_axi_lite_rdata[6]),
        .R(SR));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(D[7]),
        .Q(s_axi_lite_rdata[7]),
        .R(SR));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(D[8]),
        .Q(s_axi_lite_rdata[8]),
        .R(SR));
FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(D[9]),
        .Q(s_axi_lite_rdata[9]),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair3" *) 
   LUT4 #(
    .INIT(16'h003A)) 
     \GEN_SYNC_READ.s_axi_lite_rvalid_i_i_1 
       (.I0(rvalid),
        .I1(s_axi_lite_rready),
        .I2(O2),
        .I3(sig_rst2lite_bside_reset),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rvalid_i_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_READ.s_axi_lite_rvalid_i_reg 
       (.C(s_axi_lite_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_SYNC_READ.s_axi_lite_rvalid_i_i_1 ),
        .Q(O2),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair2" *) 
   LUT3 #(
    .INIT(8'h02)) 
     \GEN_SYNC_WRITE.awvalid_d1_i_1 
       (.I0(awvalid),
        .I1(sig_rst2lite_bside_reset),
        .I2(O3),
        .O(\n_0_GEN_SYNC_WRITE.awvalid_d1_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_WRITE.awvalid_d1_reg 
       (.C(s_axi_lite_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_SYNC_WRITE.awvalid_d1_i_1 ),
        .Q(awvalid_d1),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'h0000000000000002)) 
     \GEN_SYNC_WRITE.axi2ip_wrce[0]_i_1 
       (.I0(rdy),
        .I1(s_axi_lite_awaddr[2]),
        .I2(s_axi_lite_awaddr[3]),
        .I3(s_axi_lite_awaddr[0]),
        .I4(s_axi_lite_awaddr[1]),
        .I5(sig_rst2lite_bside_reset),
        .O(\n_0_GEN_SYNC_WRITE.axi2ip_wrce[0]_i_1 ));
LUT6 #(
    .INIT(64'h0000002000000000)) 
     \GEN_SYNC_WRITE.axi2ip_wrce[10]_i_1 
       (.I0(rdy),
        .I1(s_axi_lite_awaddr[0]),
        .I2(s_axi_lite_awaddr[1]),
        .I3(sig_rst2lite_bside_reset),
        .I4(s_axi_lite_awaddr[2]),
        .I5(s_axi_lite_awaddr[3]),
        .O(\n_0_GEN_SYNC_WRITE.axi2ip_wrce[10]_i_1 ));
LUT6 #(
    .INIT(64'h0000000000000200)) 
     \GEN_SYNC_WRITE.axi2ip_wrce[1]_i_1 
       (.I0(rdy),
        .I1(s_axi_lite_awaddr[3]),
        .I2(s_axi_lite_awaddr[2]),
        .I3(s_axi_lite_awaddr[0]),
        .I4(sig_rst2lite_bside_reset),
        .I5(s_axi_lite_awaddr[1]),
        .O(\n_0_GEN_SYNC_WRITE.axi2ip_wrce[1]_i_1 ));
LUT6 #(
    .INIT(64'h0000000000200000)) 
     \GEN_SYNC_WRITE.axi2ip_wrce[6]_i_1 
       (.I0(rdy),
        .I1(s_axi_lite_awaddr[3]),
        .I2(s_axi_lite_awaddr[2]),
        .I3(s_axi_lite_awaddr[0]),
        .I4(s_axi_lite_awaddr[1]),
        .I5(sig_rst2lite_bside_reset),
        .O(\n_0_GEN_SYNC_WRITE.axi2ip_wrce[6]_i_1 ));
LUT6 #(
    .INIT(64'h0000000200000000)) 
     \GEN_SYNC_WRITE.axi2ip_wrce[8]_i_1 
       (.I0(rdy),
        .I1(s_axi_lite_awaddr[0]),
        .I2(s_axi_lite_awaddr[1]),
        .I3(sig_rst2lite_bside_reset),
        .I4(s_axi_lite_awaddr[2]),
        .I5(s_axi_lite_awaddr[3]),
        .O(\n_0_GEN_SYNC_WRITE.axi2ip_wrce[8]_i_1 ));
FDRE \GEN_SYNC_WRITE.axi2ip_wrce_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_SYNC_WRITE.axi2ip_wrce[0]_i_1 ),
        .Q(sig_axi2ip_wrce[0]),
        .R(\<const0> ));
FDRE \GEN_SYNC_WRITE.axi2ip_wrce_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_SYNC_WRITE.axi2ip_wrce[10]_i_1 ),
        .Q(sig_axi2ip_wrce[1]),
        .R(\<const0> ));
FDRE \GEN_SYNC_WRITE.axi2ip_wrce_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_SYNC_WRITE.axi2ip_wrce[1]_i_1 ),
        .Q(O12),
        .R(\<const0> ));
FDRE \GEN_SYNC_WRITE.axi2ip_wrce_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_SYNC_WRITE.axi2ip_wrce[6]_i_1 ),
        .Q(O11),
        .R(\<const0> ));
FDRE \GEN_SYNC_WRITE.axi2ip_wrce_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_SYNC_WRITE.axi2ip_wrce[8]_i_1 ),
        .Q(E),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair5" *) 
   LUT4 #(
    .INIT(16'h003A)) 
     \GEN_SYNC_WRITE.bvalid_i_i_1 
       (.I0(s_axi_lite_awready),
        .I1(s_axi_lite_bready),
        .I2(O3),
        .I3(sig_rst2lite_bside_reset),
        .O(\n_0_GEN_SYNC_WRITE.bvalid_i_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_WRITE.bvalid_i_reg 
       (.C(s_axi_lite_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_SYNC_WRITE.bvalid_i_i_1 ),
        .Q(O3),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair4" *) 
   LUT4 #(
    .INIT(16'h0008)) 
     \GEN_SYNC_WRITE.rdy_i_1 
       (.I0(wr_addr_cap),
        .I1(wr_data_cap),
        .I2(sig_rst2lite_bside_reset),
        .I3(rdy),
        .O(\n_0_GEN_SYNC_WRITE.rdy_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_WRITE.rdy_reg 
       (.C(s_axi_lite_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_SYNC_WRITE.rdy_i_1 ),
        .Q(rdy),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'h000000000000ABAA)) 
     \GEN_SYNC_WRITE.wr_addr_cap_i_1 
       (.I0(wr_addr_cap),
        .I1(wr_in_progress),
        .I2(awvalid_d1),
        .I3(awvalid),
        .I4(sig_rst2lite_bside_reset),
        .I5(rdy),
        .O(\n_0_GEN_SYNC_WRITE.wr_addr_cap_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_WRITE.wr_addr_cap_reg 
       (.C(s_axi_lite_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_SYNC_WRITE.wr_addr_cap_i_1 ),
        .Q(wr_addr_cap),
        .R(\<const0> ));
LUT5 #(
    .INIT(32'h000000BA)) 
     \GEN_SYNC_WRITE.wr_data_cap_i_1 
       (.I0(wr_data_cap),
        .I1(wvalid_d1),
        .I2(wvalid),
        .I3(sig_rst2lite_bside_reset),
        .I4(rdy),
        .O(\n_0_GEN_SYNC_WRITE.wr_data_cap_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_WRITE.wr_data_cap_reg 
       (.C(s_axi_lite_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_SYNC_WRITE.wr_data_cap_i_1 ),
        .Q(wr_data_cap),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair2" *) 
   LUT5 #(
    .INIT(32'h000000BA)) 
     \GEN_SYNC_WRITE.wr_in_progress_i_1 
       (.I0(wr_in_progress),
        .I1(awvalid_d1),
        .I2(awvalid),
        .I3(sig_rst2lite_bside_reset),
        .I4(O3),
        .O(\n_0_GEN_SYNC_WRITE.wr_in_progress_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_WRITE.wr_in_progress_reg 
       (.C(s_axi_lite_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_SYNC_WRITE.wr_in_progress_i_1 ),
        .Q(wr_in_progress),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_WRITE.wready_i_reg 
       (.C(s_axi_lite_aclk),
        .CE(\<const1> ),
        .D(rdy),
        .Q(s_axi_lite_awready),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair5" *) 
   LUT3 #(
    .INIT(8'h02)) 
     \GEN_SYNC_WRITE.wvalid_d1_i_1 
       (.I0(wvalid),
        .I1(sig_rst2lite_bside_reset),
        .I2(O3),
        .O(\n_0_GEN_SYNC_WRITE.wvalid_d1_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_SYNC_WRITE.wvalid_d1_reg 
       (.C(s_axi_lite_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_SYNC_WRITE.wvalid_d1_i_1 ),
        .Q(wvalid_d1),
        .R(\<const0> ));
GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
FDRE #(
    .INIT(1'b0)) 
     \araddr_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(\<const1> ),
        .D(s_axi_lite_araddr[0]),
        .Q(araddr[2]),
        .R(sig_rst2lite_bside_reset));
FDRE #(
    .INIT(1'b0)) 
     \araddr_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(\<const1> ),
        .D(s_axi_lite_araddr[1]),
        .Q(araddr[3]),
        .R(sig_rst2lite_bside_reset));
FDRE #(
    .INIT(1'b0)) 
     \araddr_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(\<const1> ),
        .D(s_axi_lite_araddr[2]),
        .Q(araddr[4]),
        .R(sig_rst2lite_bside_reset));
FDRE #(
    .INIT(1'b0)) 
     \araddr_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(\<const1> ),
        .D(s_axi_lite_araddr[3]),
        .Q(araddr[5]),
        .R(sig_rst2lite_bside_reset));
LUT3 #(
    .INIT(8'h02)) 
     arready_i_i_1
       (.I0(arvalid),
        .I1(arvalid_d1),
        .I2(O2),
        .O(arvalid_re));
FDRE #(
    .INIT(1'b0)) 
     arready_i_reg
       (.C(s_axi_lite_aclk),
        .CE(\<const1> ),
        .D(arvalid_re),
        .Q(O1),
        .R(sig_rst2lite_bside_reset));
(* SOFT_HLUTNM = "soft_lutpair3" *) 
   LUT3 #(
    .INIT(8'h02)) 
     arvalid_d1_i_1
       (.I0(arvalid),
        .I1(sig_rst2lite_bside_reset),
        .I2(O2),
        .O(n_0_arvalid_d1_i_1));
FDRE #(
    .INIT(1'b0)) 
     arvalid_d1_reg
       (.C(s_axi_lite_aclk),
        .CE(\<const1> ),
        .D(n_0_arvalid_d1_i_1),
        .Q(arvalid_d1),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     arvalid_reg
       (.C(s_axi_lite_aclk),
        .CE(\<const1> ),
        .D(s_axi_lite_arvalid),
        .Q(arvalid),
        .R(sig_rst2lite_bside_reset));
FDRE #(
    .INIT(1'b0)) 
     awvalid_reg
       (.C(s_axi_lite_aclk),
        .CE(\<const1> ),
        .D(s_axi_lite_awvalid),
        .Q(awvalid),
        .R(sig_rst2lite_bside_reset));
LUT5 #(
    .INIT(32'h000000F8)) 
     \dmacr_i[2]_i_1 
       (.I0(sig_axi2ip_wrce[0]),
        .I1(s_axi_lite_wdata),
        .I2(I2),
        .I3(Q),
        .I4(sig_rst2reg_reset),
        .O(O10));
FDRE #(
    .INIT(1'b0)) 
     wvalid_reg
       (.C(s_axi_lite_aclk),
        .CE(\<const1> ),
        .D(s_axi_lite_wvalid),
        .Q(wvalid),
        .R(sig_rst2lite_bside_reset));
endmodule

module axi_cdma_0axi_cdma_pulse_gen
   (O1,
    Q,
    O2,
    p_2_out,
    p_0_in,
    sig_local_hw_reset_reg,
    m_axi_aclk,
    sig_halt_cmplt,
    p_6_out,
    sig_cntlr2rst_halt_cmplt,
    p_16_out,
    I1,
    s_axi_lite_aresetn,
    sig_axi_por2rst_out);
  output O1;
  output [0:0]Q;
  output O2;
  output p_2_out;
  output p_0_in;
  input sig_local_hw_reset_reg;
  input m_axi_aclk;
  input sig_halt_cmplt;
  input p_6_out;
  input sig_cntlr2rst_halt_cmplt;
  input p_16_out;
  input I1;
  input s_axi_lite_aresetn;
  input sig_axi_por2rst_out;

  wire \<const1> ;
  wire I1;
  wire O1;
  wire O2;
  wire [0:0]Q;
  wire m_axi_aclk;
  wire \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg[1]_i_1__0 ;
  wire \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg[1] ;
  wire \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg[2]_i_1 ;
  wire \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg_reg[2] ;
  wire \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[3].sig_shift_reg[3]_i_1 ;
  wire \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[3].sig_shift_reg_reg[3] ;
  wire \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[4].sig_shift_reg[4]_i_1 ;
  wire \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[4].sig_shift_reg_reg[4] ;
  wire \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[5].sig_shift_reg[5]_i_1 ;
  wire \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[5].sig_shift_reg_reg[5] ;
  wire \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[6].sig_shift_reg[6]_i_1 ;
  wire \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[6].sig_shift_reg_reg[6] ;
  wire \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg[7]_i_1 ;
  wire \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg_reg[7] ;
  wire \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg[8]_i_1 ;
  wire p_0_in;
  wire p_16_out;
  wire p_2_out;
  wire p_6_out;
  wire s_axi_lite_aresetn;
  wire sig_axi_por2rst_out;
  wire sig_cntlr2rst_halt_cmplt;
  wire sig_halt_cmplt;
  wire sig_local_hw_reset_reg;
  wire sig_to_edge_detect_reg;

(* SOFT_HLUTNM = "soft_lutpair25" *) 
   LUT3 #(
    .INIT(8'h04)) 
     \DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg[1]_i_1__0 
       (.I0(sig_to_edge_detect_reg),
        .I1(sig_halt_cmplt),
        .I2(sig_local_hw_reset_reg),
        .O(\n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg[1]_i_1__0 ));
FDRE \DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(\n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg[1]_i_1__0 ),
        .Q(\n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg[1] ),
        .R(sig_local_hw_reset_reg));
(* SOFT_HLUTNM = "soft_lutpair27" *) 
   LUT4 #(
    .INIT(16'hAABA)) 
     \DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg[2]_i_1 
       (.I0(\n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg[1] ),
        .I1(sig_local_hw_reset_reg),
        .I2(sig_halt_cmplt),
        .I3(sig_to_edge_detect_reg),
        .O(\n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg[2]_i_1 ));
FDRE \DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(\n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg[2]_i_1 ),
        .Q(\n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg_reg[2] ),
        .R(sig_local_hw_reset_reg));
(* SOFT_HLUTNM = "soft_lutpair28" *) 
   LUT4 #(
    .INIT(16'hAABA)) 
     \DO_MULTI_CLK_PULSE.DO_SHIF_REG[3].sig_shift_reg[3]_i_1 
       (.I0(\n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg_reg[2] ),
        .I1(sig_local_hw_reset_reg),
        .I2(sig_halt_cmplt),
        .I3(sig_to_edge_detect_reg),
        .O(\n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[3].sig_shift_reg[3]_i_1 ));
FDRE \DO_MULTI_CLK_PULSE.DO_SHIF_REG[3].sig_shift_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(\n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[3].sig_shift_reg[3]_i_1 ),
        .Q(\n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[3].sig_shift_reg_reg[3] ),
        .R(sig_local_hw_reset_reg));
(* SOFT_HLUTNM = "soft_lutpair27" *) 
   LUT4 #(
    .INIT(16'hAABA)) 
     \DO_MULTI_CLK_PULSE.DO_SHIF_REG[4].sig_shift_reg[4]_i_1 
       (.I0(\n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[3].sig_shift_reg_reg[3] ),
        .I1(sig_local_hw_reset_reg),
        .I2(sig_halt_cmplt),
        .I3(sig_to_edge_detect_reg),
        .O(\n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[4].sig_shift_reg[4]_i_1 ));
FDRE \DO_MULTI_CLK_PULSE.DO_SHIF_REG[4].sig_shift_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(\n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[4].sig_shift_reg[4]_i_1 ),
        .Q(\n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[4].sig_shift_reg_reg[4] ),
        .R(sig_local_hw_reset_reg));
(* SOFT_HLUTNM = "soft_lutpair26" *) 
   LUT4 #(
    .INIT(16'hAABA)) 
     \DO_MULTI_CLK_PULSE.DO_SHIF_REG[5].sig_shift_reg[5]_i_1 
       (.I0(\n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[4].sig_shift_reg_reg[4] ),
        .I1(sig_local_hw_reset_reg),
        .I2(sig_halt_cmplt),
        .I3(sig_to_edge_detect_reg),
        .O(\n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[5].sig_shift_reg[5]_i_1 ));
FDRE \DO_MULTI_CLK_PULSE.DO_SHIF_REG[5].sig_shift_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(\n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[5].sig_shift_reg[5]_i_1 ),
        .Q(\n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[5].sig_shift_reg_reg[5] ),
        .R(sig_local_hw_reset_reg));
(* SOFT_HLUTNM = "soft_lutpair26" *) 
   LUT4 #(
    .INIT(16'hAABA)) 
     \DO_MULTI_CLK_PULSE.DO_SHIF_REG[6].sig_shift_reg[6]_i_1 
       (.I0(\n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[5].sig_shift_reg_reg[5] ),
        .I1(sig_local_hw_reset_reg),
        .I2(sig_halt_cmplt),
        .I3(sig_to_edge_detect_reg),
        .O(\n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[6].sig_shift_reg[6]_i_1 ));
FDRE \DO_MULTI_CLK_PULSE.DO_SHIF_REG[6].sig_shift_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(\n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[6].sig_shift_reg[6]_i_1 ),
        .Q(\n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[6].sig_shift_reg_reg[6] ),
        .R(sig_local_hw_reset_reg));
(* SOFT_HLUTNM = "soft_lutpair25" *) 
   LUT4 #(
    .INIT(16'hAABA)) 
     \DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg[7]_i_1 
       (.I0(\n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[6].sig_shift_reg_reg[6] ),
        .I1(sig_local_hw_reset_reg),
        .I2(sig_halt_cmplt),
        .I3(sig_to_edge_detect_reg),
        .O(\n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg[7]_i_1 ));
FDRE \DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg_reg[7] 
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(\n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg[7]_i_1 ),
        .Q(\n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg_reg[7] ),
        .R(sig_local_hw_reset_reg));
(* SOFT_HLUTNM = "soft_lutpair28" *) 
   LUT3 #(
    .INIT(8'hBA)) 
     \DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg[8]_i_1 
       (.I0(\n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg_reg[7] ),
        .I1(sig_to_edge_detect_reg),
        .I2(sig_halt_cmplt),
        .O(\n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg[8]_i_1 ));
FDRE \DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg_reg[8] 
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(\n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg[8]_i_1 ),
        .Q(Q),
        .R(sig_local_hw_reset_reg));
(* SOFT_HLUTNM = "soft_lutpair29" *) 
   LUT3 #(
    .INIT(8'hFB)) 
     \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_i_1 
       (.I0(Q),
        .I1(s_axi_lite_aresetn),
        .I2(sig_axi_por2rst_out),
        .O(O2));
(* SOFT_HLUTNM = "soft_lutpair29" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_i_1 
       (.I0(s_axi_lite_aresetn),
        .I1(Q),
        .O(p_2_out));
LUT1 #(
    .INIT(2'h1)) 
     \GEN_AXI_LITE_SYNC2AXI.sig_dm_soft_reset_n_i_1 
       (.I0(Q),
        .O(p_0_in));
VCC VCC
       (.P(\<const1> ));
LUT6 #(
    .INIT(64'h0000000000008000)) 
     sig_halt_cmplt_i_1
       (.I0(p_6_out),
        .I1(sig_cntlr2rst_halt_cmplt),
        .I2(p_16_out),
        .I3(I1),
        .I4(Q),
        .I5(sig_local_hw_reset_reg),
        .O(O1));
FDRE sig_to_edge_detect_reg_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(sig_halt_cmplt),
        .Q(sig_to_edge_detect_reg),
        .R(sig_local_hw_reset_reg));
endmodule

(* ORIG_REF_NAME = "axi_cdma_pulse_gen" *) 
module axi_cdma_0axi_cdma_pulse_gen__parameterized0
   (O1,
    sig_local_hw_reset_reg,
    m_axi_aclk,
    Q);
  output [0:0]O1;
  input sig_local_hw_reset_reg;
  input m_axi_aclk;
  input [0:0]Q;

  wire \<const1> ;
  wire [0:0]O1;
  wire [0:0]Q;
  wire m_axi_aclk;
  wire \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg[1]_i_1 ;
  wire \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg[1] ;
  wire \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg[2]_i_1__0 ;
  wire sig_local_hw_reset_reg;
  wire sig_to_edge_detect_reg;

(* SOFT_HLUTNM = "soft_lutpair30" *) 
   LUT3 #(
    .INIT(8'h02)) 
     \DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg[1]_i_1 
       (.I0(sig_to_edge_detect_reg),
        .I1(sig_local_hw_reset_reg),
        .I2(Q),
        .O(\n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg[1]_i_1 ));
FDRE \DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(\n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg[1]_i_1 ),
        .Q(\n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg[1] ),
        .R(sig_local_hw_reset_reg));
(* SOFT_HLUTNM = "soft_lutpair30" *) 
   LUT3 #(
    .INIT(8'hBA)) 
     \DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg[2]_i_1__0 
       (.I0(\n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg[1] ),
        .I1(Q),
        .I2(sig_to_edge_detect_reg),
        .O(\n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg[2]_i_1__0 ));
FDRE \DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(\n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg[2]_i_1__0 ),
        .Q(O1),
        .R(sig_local_hw_reset_reg));
VCC VCC
       (.P(\<const1> ));
FDRE sig_to_edge_detect_reg_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(Q),
        .Q(sig_to_edge_detect_reg),
        .R(sig_local_hw_reset_reg));
endmodule

(* ORIG_REF_NAME = "axi_cdma_pulse_gen" *) 
module axi_cdma_0axi_cdma_pulse_gen__parameterized1
   (sig_to_edge_detect_reg,
    sig_pulse_out,
    sig_local_hw_reset_reg,
    sig_reg2rst_soft_reset,
    m_axi_aclk,
    sig_pulse_trigger);
  output sig_to_edge_detect_reg;
  output sig_pulse_out;
  input sig_local_hw_reset_reg;
  input sig_reg2rst_soft_reset;
  input m_axi_aclk;
  input sig_pulse_trigger;

  wire \<const1> ;
  wire m_axi_aclk;
  wire sig_local_hw_reset_reg;
  wire sig_pulse_out;
  wire sig_pulse_trigger;
  wire sig_reg2rst_soft_reset;
  wire sig_to_edge_detect_reg;

FDRE \DO_SINGLE_CLK_PULSE.sig_pulse_out_reg 
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(sig_pulse_trigger),
        .Q(sig_pulse_out),
        .R(sig_local_hw_reset_reg));
VCC VCC
       (.P(\<const1> ));
FDRE sig_to_edge_detect_reg_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(sig_reg2rst_soft_reset),
        .Q(sig_to_edge_detect_reg),
        .R(sig_local_hw_reset_reg));
endmodule

module axi_cdma_0axi_cdma_reg_module
   (sig_reg2rst_soft_reset,
    s_axi_lite_awready,
    O1,
    cdma_introut,
    O2,
    O3,
    O4,
    O5,
    O6,
    D,
    O7,
    sig_pulse_trigger,
    s_axi_lite_rdata,
    O8,
    m_axi_aclk,
    sig_rst2reg_reset,
    s_axi_lite_wdata,
    s_axi_lite_aclk,
    sig_rst2lite_bside_reset,
    s_axi_lite_awvalid,
    s_axi_lite_wvalid,
    s_axi_lite_arvalid,
    I1,
    I2,
    I3,
    sig_to_edge_detect_reg,
    Q,
    s_axi_lite_bready,
    s_axi_lite_rready,
    SR,
    s_axi_lite_awaddr,
    cdma_tvect_out,
    I4,
    s_axi_lite_araddr);
  output sig_reg2rst_soft_reset;
  output s_axi_lite_awready;
  output O1;
  output cdma_introut;
  output O2;
  output O3;
  output O4;
  output O5;
  output O6;
  output [55:0]D;
  output [32:0]O7;
  output sig_pulse_trigger;
  output [31:0]s_axi_lite_rdata;
  output O8;
  input m_axi_aclk;
  input sig_rst2reg_reset;
  input [31:0]s_axi_lite_wdata;
  input s_axi_lite_aclk;
  input sig_rst2lite_bside_reset;
  input s_axi_lite_awvalid;
  input s_axi_lite_wvalid;
  input s_axi_lite_arvalid;
  input I1;
  input I2;
  input I3;
  input sig_to_edge_detect_reg;
  input [0:0]Q;
  input s_axi_lite_bready;
  input s_axi_lite_rready;
  input [0:0]SR;
  input [3:0]s_axi_lite_awaddr;
  input [1:0]cdma_tvect_out;
  input I4;
  input [3:0]s_axi_lite_araddr;

  wire [55:0]D;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire [32:0]O7;
  wire O8;
  wire [0:0]Q;
  wire [0:0]SR;
  wire cdma_introut;
  wire [1:0]cdma_tvect_out;
  wire m_axi_aclk;
  wire n_44_I_AXI_LITE;
  wire n_45_I_AXI_LITE;
  wire n_46_I_AXI_LITE;
  wire n_4_I_AXI_LITE;
  wire n_5_I_AXI_LITE;
  wire n_6_I_AXI_LITE;
  wire n_7_I_AXI_LITE;
  wire n_8_I_AXI_LITE;
  wire n_9_I_AXI_LITE;
  wire s_axi_lite_aclk;
  wire [3:0]s_axi_lite_araddr;
  wire s_axi_lite_arvalid;
  wire [3:0]s_axi_lite_awaddr;
  wire s_axi_lite_awready;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_rready;
  wire [31:0]s_axi_lite_wdata;
  wire s_axi_lite_wvalid;
  wire [10:0]sig_axi2ip_wrce;
  wire [22:0]sig_ip2axi_rddata;
  wire sig_pulse_trigger;
  wire sig_reg2rst_soft_reset;
  wire sig_rst2lite_bside_reset;
  wire sig_rst2reg_reset;
  wire sig_to_edge_detect_reg;

axi_cdma_0axi_cdma_lite_if I_AXI_LITE
       (.D(sig_ip2axi_rddata),
        .E(n_44_I_AXI_LITE),
        .I1(D[55:47]),
        .I2(sig_reg2rst_soft_reset),
        .O1(O1),
        .O10(n_9_I_AXI_LITE),
        .O11(n_45_I_AXI_LITE),
        .O12(n_46_I_AXI_LITE),
        .O2(O5),
        .O3(O6),
        .O4(n_4_I_AXI_LITE),
        .O5(n_5_I_AXI_LITE),
        .O6(n_6_I_AXI_LITE),
        .O7(O7[32:24]),
        .O8(n_7_I_AXI_LITE),
        .O9(n_8_I_AXI_LITE),
        .Q(Q),
        .SR(SR),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_araddr(s_axi_lite_araddr),
        .s_axi_lite_arvalid(s_axi_lite_arvalid),
        .s_axi_lite_awaddr(s_axi_lite_awaddr),
        .s_axi_lite_awready(s_axi_lite_awready),
        .s_axi_lite_awvalid(s_axi_lite_awvalid),
        .s_axi_lite_bready(s_axi_lite_bready),
        .s_axi_lite_rdata(s_axi_lite_rdata),
        .s_axi_lite_rready(s_axi_lite_rready),
        .s_axi_lite_wdata(s_axi_lite_wdata[2]),
        .s_axi_lite_wvalid(s_axi_lite_wvalid),
        .sig_axi2ip_wrce({sig_axi2ip_wrce[10],sig_axi2ip_wrce[0]}),
        .sig_rst2lite_bside_reset(sig_rst2lite_bside_reset),
        .sig_rst2reg_reset(sig_rst2reg_reset));
axi_cdma_0axi_cdma_register I_REGISTER_BLOCK
       (.D(D),
        .E(n_45_I_AXI_LITE),
        .I1(n_9_I_AXI_LITE),
        .I10(n_46_I_AXI_LITE),
        .I11(n_44_I_AXI_LITE),
        .I12(I4),
        .I2(I1),
        .I3(I2),
        .I4(I3),
        .I5(n_4_I_AXI_LITE),
        .I6(n_5_I_AXI_LITE),
        .I7(n_6_I_AXI_LITE),
        .I8(n_7_I_AXI_LITE),
        .I9(n_8_I_AXI_LITE),
        .O1(sig_reg2rst_soft_reset),
        .O2(O2),
        .O3(O3),
        .O4(O4),
        .O5(sig_ip2axi_rddata),
        .O7(O7),
        .O8(O8),
        .cdma_introut(cdma_introut),
        .cdma_tvect_out(cdma_tvect_out),
        .m_axi_aclk(m_axi_aclk),
        .s_axi_lite_wdata(s_axi_lite_wdata),
        .sig_axi2ip_wrce({sig_axi2ip_wrce[10],sig_axi2ip_wrce[0]}),
        .sig_pulse_trigger(sig_pulse_trigger),
        .sig_rst2reg_reset(sig_rst2reg_reset),
        .sig_to_edge_detect_reg(sig_to_edge_detect_reg));
endmodule

module axi_cdma_0axi_cdma_register
   (O1,
    cdma_introut,
    O2,
    O3,
    O4,
    D,
    O7,
    O5,
    sig_pulse_trigger,
    O8,
    I1,
    m_axi_aclk,
    sig_rst2reg_reset,
    sig_axi2ip_wrce,
    s_axi_lite_wdata,
    I2,
    I3,
    I4,
    I5,
    I6,
    I7,
    I8,
    I9,
    sig_to_edge_detect_reg,
    I10,
    cdma_tvect_out,
    E,
    I11,
    I12);
  output O1;
  output cdma_introut;
  output O2;
  output O3;
  output O4;
  output [55:0]D;
  output [32:0]O7;
  output [22:0]O5;
  output sig_pulse_trigger;
  output O8;
  input I1;
  input m_axi_aclk;
  input sig_rst2reg_reset;
  input [1:0]sig_axi2ip_wrce;
  input [31:0]s_axi_lite_wdata;
  input I2;
  input I3;
  input I4;
  input I5;
  input I6;
  input I7;
  input I8;
  input I9;
  input sig_to_edge_detect_reg;
  input I10;
  input [1:0]cdma_tvect_out;
  input [0:0]E;
  input [0:0]I11;
  input I12;

  wire \<const0> ;
  wire \<const1> ;
  wire [55:0]D;
  wire [0:0]E;
  wire I1;
  wire I10;
  wire [0:0]I11;
  wire I12;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire [22:0]O5;
  wire [32:0]O7;
  wire O8;
  wire cdma_introut;
  wire [1:0]cdma_tvect_out;
  wire dma_keyhole_read;
  wire dma_keyhole_write;
  wire error_d1;
  wire idle;
  wire introut0;
  wire m_axi_aclk;
  wire \n_0_GEN_DMACR_SIMPLE.dmacr_i_reg[12] ;
  wire \n_0_GEN_DMACR_SIMPLE.dmacr_i_reg[14] ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[12]_i_2 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[12]_i_3 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[14]_i_2 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[14]_i_3 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[1]_i_2 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[2]_i_2 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[4]_i_2 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[4]_i_3 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_2 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[6]_i_2 ;
  wire \n_0_GEN_SYNC_READ.s_axi_lite_rdata[6]_i_3 ;
  wire \n_0_dmacr_i_reg[6] ;
  wire n_0_err_irq_i_1;
  wire n_0_err_irq_i_2;
  wire n_0_err_irq_reg;
  wire n_0_error_d1_i_1;
  wire n_0_idle_i_1;
  wire n_0_ioc_irq_i_1;
  wire n_0_ioc_irq_reg;
  wire n_0_sig_dma_go_i_1;
  wire [31:0]s_axi_lite_wdata;
  wire [1:0]sig_axi2ip_wrce;
  wire sig_btt_register_del;
  wire sig_pulse_trigger;
  wire sig_rst2reg_reset;
  wire sig_to_edge_detect_reg;

(* SOFT_HLUTNM = "soft_lutpair10" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \DO_SINGLE_CLK_PULSE.sig_pulse_out_i_1 
       (.I0(O1),
        .I1(sig_to_edge_detect_reg),
        .O(sig_pulse_trigger));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DMACR_SIMPLE.dmacr_i_reg[12] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[0]),
        .D(s_axi_lite_wdata[12]),
        .Q(\n_0_GEN_DMACR_SIMPLE.dmacr_i_reg[12] ),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DMACR_SIMPLE.dmacr_i_reg[14] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[0]),
        .D(s_axi_lite_wdata[14]),
        .Q(\n_0_GEN_DMACR_SIMPLE.dmacr_i_reg[14] ),
        .R(sig_rst2reg_reset));
LUT6 #(
    .INIT(64'h0000AFC00000A0C0)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[0]_i_1 
       (.I0(D[24]),
        .I1(D[0]),
        .I2(I5),
        .I3(I6),
        .I4(I7),
        .I5(O7[1]),
        .O(O5[0]));
LUT6 #(
    .INIT(64'h0000AFC00000A0C0)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[10]_i_1 
       (.I0(D[34]),
        .I1(D[10]),
        .I2(I5),
        .I3(I6),
        .I4(I7),
        .I5(O7[11]),
        .O(O5[10]));
LUT6 #(
    .INIT(64'h0000AFC00000A0C0)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[11]_i_1 
       (.I0(D[35]),
        .I1(D[11]),
        .I2(I5),
        .I3(I6),
        .I4(I7),
        .I5(O7[12]),
        .O(O5[11]));
LUT6 #(
    .INIT(64'hA0C0AFC0A0C0A0C0)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[12]_i_1 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[12]_i_2 ),
        .I1(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[12]_i_3 ),
        .I2(I6),
        .I3(I5),
        .I4(I7),
        .I5(D[12]),
        .O(O5[12]));
LUT4 #(
    .INIT(16'hFE02)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[12]_i_2 
       (.I0(\n_0_GEN_DMACR_SIMPLE.dmacr_i_reg[12] ),
        .I1(I8),
        .I2(I9),
        .I3(D[36]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[12]_i_2 ));
LUT4 #(
    .INIT(16'hFE02)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[12]_i_3 
       (.I0(n_0_ioc_irq_reg),
        .I1(I8),
        .I2(I9),
        .I3(O7[13]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[12]_i_3 ));
LUT6 #(
    .INIT(64'h0000AFC00000A0C0)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[13]_i_1 
       (.I0(D[37]),
        .I1(D[13]),
        .I2(I5),
        .I3(I6),
        .I4(I7),
        .I5(O7[14]),
        .O(O5[13]));
LUT6 #(
    .INIT(64'hA0C0AFC0A0C0A0C0)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[14]_i_1 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[14]_i_2 ),
        .I1(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[14]_i_3 ),
        .I2(I6),
        .I3(I5),
        .I4(I7),
        .I5(D[14]),
        .O(O5[14]));
LUT4 #(
    .INIT(16'hFE02)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[14]_i_2 
       (.I0(\n_0_GEN_DMACR_SIMPLE.dmacr_i_reg[14] ),
        .I1(I8),
        .I2(I9),
        .I3(D[38]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[14]_i_2 ));
LUT4 #(
    .INIT(16'hFE02)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[14]_i_3 
       (.I0(n_0_err_irq_reg),
        .I1(I8),
        .I2(I9),
        .I3(O7[15]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[14]_i_3 ));
LUT6 #(
    .INIT(64'h0000AFC00000A0C0)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_1 
       (.I0(D[39]),
        .I1(D[15]),
        .I2(I5),
        .I3(I6),
        .I4(I7),
        .I5(O7[16]),
        .O(O5[15]));
LUT6 #(
    .INIT(64'h0000AFC00000A0C0)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[16]_i_1 
       (.I0(D[40]),
        .I1(D[16]),
        .I2(I5),
        .I3(I6),
        .I4(I7),
        .I5(O7[17]),
        .O(O5[16]));
LUT6 #(
    .INIT(64'h0000AFC00000A0C0)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[17]_i_1 
       (.I0(D[41]),
        .I1(D[17]),
        .I2(I5),
        .I3(I6),
        .I4(I7),
        .I5(O7[18]),
        .O(O5[17]));
LUT6 #(
    .INIT(64'h0000AFC00000A0C0)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[18]_i_1 
       (.I0(D[42]),
        .I1(D[18]),
        .I2(I5),
        .I3(I6),
        .I4(I7),
        .I5(O7[19]),
        .O(O5[18]));
LUT6 #(
    .INIT(64'h0000AFC00000A0C0)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[19]_i_1 
       (.I0(D[43]),
        .I1(D[19]),
        .I2(I5),
        .I3(I6),
        .I4(I7),
        .I5(O7[20]),
        .O(O5[19]));
LUT6 #(
    .INIT(64'h0AFF0C000A000C00)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[1]_i_1 
       (.I0(D[25]),
        .I1(D[1]),
        .I2(I7),
        .I3(I5),
        .I4(I6),
        .I5(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[1]_i_2 ),
        .O(O5[1]));
LUT4 #(
    .INIT(16'hFE02)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[1]_i_2 
       (.I0(idle),
        .I1(I8),
        .I2(I9),
        .I3(O7[2]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[1]_i_2 ));
LUT6 #(
    .INIT(64'h0000AFC00000A0C0)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[20]_i_1 
       (.I0(D[44]),
        .I1(D[20]),
        .I2(I5),
        .I3(I6),
        .I4(I7),
        .I5(O7[21]),
        .O(O5[20]));
LUT6 #(
    .INIT(64'h0000AFC00000A0C0)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[21]_i_1 
       (.I0(D[45]),
        .I1(D[21]),
        .I2(I5),
        .I3(I6),
        .I4(I7),
        .I5(O7[22]),
        .O(O5[21]));
LUT6 #(
    .INIT(64'h0000AFC00000A0C0)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[22]_i_1 
       (.I0(D[46]),
        .I1(D[22]),
        .I2(I5),
        .I3(I6),
        .I4(I7),
        .I5(O7[23]),
        .O(O5[22]));
LUT6 #(
    .INIT(64'hA000AFC0A000A0C0)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[2]_i_1 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[2]_i_2 ),
        .I1(D[2]),
        .I2(I5),
        .I3(I6),
        .I4(I7),
        .I5(O7[3]),
        .O(O5[2]));
(* SOFT_HLUTNM = "soft_lutpair10" *) 
   LUT4 #(
    .INIT(16'hFE02)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[2]_i_2 
       (.I0(O1),
        .I1(I8),
        .I2(I9),
        .I3(D[26]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[2]_i_2 ));
LUT6 #(
    .INIT(64'h0000AFC00000A0C0)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[3]_i_1 
       (.I0(D[27]),
        .I1(D[3]),
        .I2(I5),
        .I3(I6),
        .I4(I7),
        .I5(O7[4]),
        .O(O5[3]));
LUT6 #(
    .INIT(64'hA0C0AFC0A0C0A0C0)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[4]_i_1 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[4]_i_2 ),
        .I1(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[4]_i_3 ),
        .I2(I6),
        .I3(I5),
        .I4(I7),
        .I5(D[4]),
        .O(O5[4]));
(* SOFT_HLUTNM = "soft_lutpair11" *) 
   LUT4 #(
    .INIT(16'hFE02)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[4]_i_2 
       (.I0(dma_keyhole_read),
        .I1(I8),
        .I2(I9),
        .I3(D[28]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[4]_i_2 ));
LUT4 #(
    .INIT(16'hFE02)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[4]_i_3 
       (.I0(O2),
        .I1(I8),
        .I2(I9),
        .I3(O7[5]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[4]_i_3 ));
LUT6 #(
    .INIT(64'hA0C0AFC0A0C0A0C0)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[5]_i_1 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_2 ),
        .I1(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3 ),
        .I2(I6),
        .I3(I5),
        .I4(I7),
        .I5(D[5]),
        .O(O5[5]));
(* SOFT_HLUTNM = "soft_lutpair12" *) 
   LUT4 #(
    .INIT(16'hFE02)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[5]_i_2 
       (.I0(dma_keyhole_write),
        .I1(I8),
        .I2(I9),
        .I3(D[29]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_2 ));
LUT4 #(
    .INIT(16'hFE02)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3 
       (.I0(O3),
        .I1(I8),
        .I2(I9),
        .I3(O7[6]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3 ));
LUT6 #(
    .INIT(64'hA0C0AFC0A0C0A0C0)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[6]_i_1 
       (.I0(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[6]_i_2 ),
        .I1(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[6]_i_3 ),
        .I2(I6),
        .I3(I5),
        .I4(I7),
        .I5(D[6]),
        .O(O5[6]));
LUT4 #(
    .INIT(16'hFE02)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[6]_i_2 
       (.I0(\n_0_dmacr_i_reg[6] ),
        .I1(I8),
        .I2(I9),
        .I3(D[30]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[6]_i_2 ));
LUT4 #(
    .INIT(16'hFE02)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[6]_i_3 
       (.I0(O4),
        .I1(I8),
        .I2(I9),
        .I3(O7[7]),
        .O(\n_0_GEN_SYNC_READ.s_axi_lite_rdata[6]_i_3 ));
LUT6 #(
    .INIT(64'h0000AFC00000A0C0)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[7]_i_1 
       (.I0(D[31]),
        .I1(D[7]),
        .I2(I5),
        .I3(I6),
        .I4(I7),
        .I5(O7[8]),
        .O(O5[7]));
LUT6 #(
    .INIT(64'h0000AFC00000A0C0)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[8]_i_1 
       (.I0(D[32]),
        .I1(D[8]),
        .I2(I5),
        .I3(I6),
        .I4(I7),
        .I5(O7[9]),
        .O(O5[8]));
LUT6 #(
    .INIT(64'h0000AFC00000A0C0)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[9]_i_1 
       (.I0(D[33]),
        .I1(D[9]),
        .I2(I5),
        .I3(I6),
        .I4(I7),
        .I5(O7[10]),
        .O(O5[9]));
GND GND
       (.G(\<const0> ));
(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair11" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[23]_i_1 
       (.I0(dma_keyhole_read),
        .O(D[23]));
(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair12" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[23]_i_1__0 
       (.I0(dma_keyhole_write),
        .O(O7[0]));
VCC VCC
       (.P(\<const1> ));
FDRE #(
    .INIT(1'b0)) 
     dma_decerr_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(I4),
        .Q(O4),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     dma_interr_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(I2),
        .Q(O2),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     dma_slverr_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(I3),
        .Q(O3),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[2] 
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(I1),
        .Q(O1),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[0]),
        .D(s_axi_lite_wdata[4]),
        .Q(dma_keyhole_read),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[0]),
        .D(s_axi_lite_wdata[5]),
        .Q(dma_keyhole_write),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \dmacr_i_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[0]),
        .D(s_axi_lite_wdata[6]),
        .Q(\n_0_dmacr_i_reg[6] ),
        .R(sig_rst2reg_reset));
LUT4 #(
    .INIT(16'hF7F0)) 
     err_irq_i_1
       (.I0(s_axi_lite_wdata[14]),
        .I1(I10),
        .I2(n_0_err_irq_i_2),
        .I3(n_0_err_irq_reg),
        .O(n_0_err_irq_i_1));
(* SOFT_HLUTNM = "soft_lutpair9" *) 
   LUT4 #(
    .INIT(16'h5554)) 
     err_irq_i_2
       (.I0(error_d1),
        .I1(O3),
        .I2(O4),
        .I3(O2),
        .O(n_0_err_irq_i_2));
FDRE #(
    .INIT(1'b0)) 
     err_irq_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(n_0_err_irq_i_1),
        .Q(n_0_err_irq_reg),
        .R(sig_rst2reg_reset));
(* SOFT_HLUTNM = "soft_lutpair9" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     error_d1_i_1
       (.I0(O3),
        .I1(O4),
        .I2(O2),
        .O(n_0_error_d1_i_1));
FDRE #(
    .INIT(1'b0)) 
     error_d1_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(n_0_error_d1_i_1),
        .Q(error_d1),
        .R(sig_rst2reg_reset));
LUT4 #(
    .INIT(16'h000E)) 
     idle_i_1
       (.I0(idle),
        .I1(I12),
        .I2(sig_rst2reg_reset),
        .I3(cdma_tvect_out[0]),
        .O(n_0_idle_i_1));
FDRE #(
    .INIT(1'b0)) 
     idle_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(n_0_idle_i_1),
        .Q(idle),
        .R(\<const0> ));
LUT4 #(
    .INIT(16'hF888)) 
     introut_i_1
       (.I0(n_0_err_irq_reg),
        .I1(\n_0_GEN_DMACR_SIMPLE.dmacr_i_reg[14] ),
        .I2(n_0_ioc_irq_reg),
        .I3(\n_0_GEN_DMACR_SIMPLE.dmacr_i_reg[12] ),
        .O(introut0));
FDRE introut_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(introut0),
        .Q(cdma_introut),
        .R(sig_rst2reg_reset));
LUT4 #(
    .INIT(16'hF7F0)) 
     ioc_irq_i_1
       (.I0(s_axi_lite_wdata[12]),
        .I1(I10),
        .I2(cdma_tvect_out[1]),
        .I3(n_0_ioc_irq_reg),
        .O(n_0_ioc_irq_i_1));
FDRE #(
    .INIT(1'b0)) 
     ioc_irq_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(n_0_ioc_irq_i_1),
        .Q(n_0_ioc_irq_reg),
        .R(sig_rst2reg_reset));
FDRE sig_btt_register_del_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(sig_axi2ip_wrce[1]),
        .Q(sig_btt_register_del),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_register_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[1]),
        .D(s_axi_lite_wdata[0]),
        .Q(D[0]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_register_reg[10] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[1]),
        .D(s_axi_lite_wdata[10]),
        .Q(D[10]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_register_reg[11] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[1]),
        .D(s_axi_lite_wdata[11]),
        .Q(D[11]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_register_reg[12] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[1]),
        .D(s_axi_lite_wdata[12]),
        .Q(D[12]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_register_reg[13] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[1]),
        .D(s_axi_lite_wdata[13]),
        .Q(D[13]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_register_reg[14] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[1]),
        .D(s_axi_lite_wdata[14]),
        .Q(D[14]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_register_reg[15] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[1]),
        .D(s_axi_lite_wdata[15]),
        .Q(D[15]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_register_reg[16] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[1]),
        .D(s_axi_lite_wdata[16]),
        .Q(D[16]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_register_reg[17] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[1]),
        .D(s_axi_lite_wdata[17]),
        .Q(D[17]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_register_reg[18] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[1]),
        .D(s_axi_lite_wdata[18]),
        .Q(D[18]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_register_reg[19] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[1]),
        .D(s_axi_lite_wdata[19]),
        .Q(D[19]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_register_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[1]),
        .D(s_axi_lite_wdata[1]),
        .Q(D[1]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_register_reg[20] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[1]),
        .D(s_axi_lite_wdata[20]),
        .Q(D[20]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_register_reg[21] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[1]),
        .D(s_axi_lite_wdata[21]),
        .Q(D[21]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_register_reg[22] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[1]),
        .D(s_axi_lite_wdata[22]),
        .Q(D[22]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_register_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[1]),
        .D(s_axi_lite_wdata[2]),
        .Q(D[2]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_register_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[1]),
        .D(s_axi_lite_wdata[3]),
        .Q(D[3]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_register_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[1]),
        .D(s_axi_lite_wdata[4]),
        .Q(D[4]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_register_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[1]),
        .D(s_axi_lite_wdata[5]),
        .Q(D[5]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_register_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[1]),
        .D(s_axi_lite_wdata[6]),
        .Q(D[6]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_register_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[1]),
        .D(s_axi_lite_wdata[7]),
        .Q(D[7]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_register_reg[8] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[1]),
        .D(s_axi_lite_wdata[8]),
        .Q(D[8]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_register_reg[9] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[1]),
        .D(s_axi_lite_wdata[9]),
        .Q(D[9]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_da_register_lsb_reg[0] 
       (.C(m_axi_aclk),
        .CE(I11),
        .D(s_axi_lite_wdata[0]),
        .Q(O7[1]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_da_register_lsb_reg[10] 
       (.C(m_axi_aclk),
        .CE(I11),
        .D(s_axi_lite_wdata[10]),
        .Q(O7[11]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_da_register_lsb_reg[11] 
       (.C(m_axi_aclk),
        .CE(I11),
        .D(s_axi_lite_wdata[11]),
        .Q(O7[12]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_da_register_lsb_reg[12] 
       (.C(m_axi_aclk),
        .CE(I11),
        .D(s_axi_lite_wdata[12]),
        .Q(O7[13]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_da_register_lsb_reg[13] 
       (.C(m_axi_aclk),
        .CE(I11),
        .D(s_axi_lite_wdata[13]),
        .Q(O7[14]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_da_register_lsb_reg[14] 
       (.C(m_axi_aclk),
        .CE(I11),
        .D(s_axi_lite_wdata[14]),
        .Q(O7[15]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_da_register_lsb_reg[15] 
       (.C(m_axi_aclk),
        .CE(I11),
        .D(s_axi_lite_wdata[15]),
        .Q(O7[16]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_da_register_lsb_reg[16] 
       (.C(m_axi_aclk),
        .CE(I11),
        .D(s_axi_lite_wdata[16]),
        .Q(O7[17]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_da_register_lsb_reg[17] 
       (.C(m_axi_aclk),
        .CE(I11),
        .D(s_axi_lite_wdata[17]),
        .Q(O7[18]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_da_register_lsb_reg[18] 
       (.C(m_axi_aclk),
        .CE(I11),
        .D(s_axi_lite_wdata[18]),
        .Q(O7[19]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_da_register_lsb_reg[19] 
       (.C(m_axi_aclk),
        .CE(I11),
        .D(s_axi_lite_wdata[19]),
        .Q(O7[20]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_da_register_lsb_reg[1] 
       (.C(m_axi_aclk),
        .CE(I11),
        .D(s_axi_lite_wdata[1]),
        .Q(O7[2]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_da_register_lsb_reg[20] 
       (.C(m_axi_aclk),
        .CE(I11),
        .D(s_axi_lite_wdata[20]),
        .Q(O7[21]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_da_register_lsb_reg[21] 
       (.C(m_axi_aclk),
        .CE(I11),
        .D(s_axi_lite_wdata[21]),
        .Q(O7[22]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_da_register_lsb_reg[22] 
       (.C(m_axi_aclk),
        .CE(I11),
        .D(s_axi_lite_wdata[22]),
        .Q(O7[23]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_da_register_lsb_reg[23] 
       (.C(m_axi_aclk),
        .CE(I11),
        .D(s_axi_lite_wdata[23]),
        .Q(O7[24]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_da_register_lsb_reg[24] 
       (.C(m_axi_aclk),
        .CE(I11),
        .D(s_axi_lite_wdata[24]),
        .Q(O7[25]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_da_register_lsb_reg[25] 
       (.C(m_axi_aclk),
        .CE(I11),
        .D(s_axi_lite_wdata[25]),
        .Q(O7[26]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_da_register_lsb_reg[26] 
       (.C(m_axi_aclk),
        .CE(I11),
        .D(s_axi_lite_wdata[26]),
        .Q(O7[27]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_da_register_lsb_reg[27] 
       (.C(m_axi_aclk),
        .CE(I11),
        .D(s_axi_lite_wdata[27]),
        .Q(O7[28]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_da_register_lsb_reg[28] 
       (.C(m_axi_aclk),
        .CE(I11),
        .D(s_axi_lite_wdata[28]),
        .Q(O7[29]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_da_register_lsb_reg[29] 
       (.C(m_axi_aclk),
        .CE(I11),
        .D(s_axi_lite_wdata[29]),
        .Q(O7[30]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_da_register_lsb_reg[2] 
       (.C(m_axi_aclk),
        .CE(I11),
        .D(s_axi_lite_wdata[2]),
        .Q(O7[3]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_da_register_lsb_reg[30] 
       (.C(m_axi_aclk),
        .CE(I11),
        .D(s_axi_lite_wdata[30]),
        .Q(O7[31]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_da_register_lsb_reg[31] 
       (.C(m_axi_aclk),
        .CE(I11),
        .D(s_axi_lite_wdata[31]),
        .Q(O7[32]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_da_register_lsb_reg[3] 
       (.C(m_axi_aclk),
        .CE(I11),
        .D(s_axi_lite_wdata[3]),
        .Q(O7[4]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_da_register_lsb_reg[4] 
       (.C(m_axi_aclk),
        .CE(I11),
        .D(s_axi_lite_wdata[4]),
        .Q(O7[5]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_da_register_lsb_reg[5] 
       (.C(m_axi_aclk),
        .CE(I11),
        .D(s_axi_lite_wdata[5]),
        .Q(O7[6]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_da_register_lsb_reg[6] 
       (.C(m_axi_aclk),
        .CE(I11),
        .D(s_axi_lite_wdata[6]),
        .Q(O7[7]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_da_register_lsb_reg[7] 
       (.C(m_axi_aclk),
        .CE(I11),
        .D(s_axi_lite_wdata[7]),
        .Q(O7[8]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_da_register_lsb_reg[8] 
       (.C(m_axi_aclk),
        .CE(I11),
        .D(s_axi_lite_wdata[8]),
        .Q(O7[9]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_da_register_lsb_reg[9] 
       (.C(m_axi_aclk),
        .CE(I11),
        .D(s_axi_lite_wdata[9]),
        .Q(O7[10]),
        .R(sig_rst2reg_reset));
LUT5 #(
    .INIT(32'h000000BA)) 
     sig_dma_go_i_1
       (.I0(O8),
        .I1(sig_btt_register_del),
        .I2(sig_axi2ip_wrce[1]),
        .I3(sig_rst2reg_reset),
        .I4(cdma_tvect_out[0]),
        .O(n_0_sig_dma_go_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_dma_go_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_dma_go_i_1),
        .Q(O8),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_sa_register_lsb_reg[0] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[0]),
        .Q(D[24]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_sa_register_lsb_reg[10] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[10]),
        .Q(D[34]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_sa_register_lsb_reg[11] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[11]),
        .Q(D[35]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_sa_register_lsb_reg[12] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[12]),
        .Q(D[36]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_sa_register_lsb_reg[13] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[13]),
        .Q(D[37]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_sa_register_lsb_reg[14] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[14]),
        .Q(D[38]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_sa_register_lsb_reg[15] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[15]),
        .Q(D[39]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_sa_register_lsb_reg[16] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[16]),
        .Q(D[40]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_sa_register_lsb_reg[17] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[17]),
        .Q(D[41]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_sa_register_lsb_reg[18] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[18]),
        .Q(D[42]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_sa_register_lsb_reg[19] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[19]),
        .Q(D[43]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_sa_register_lsb_reg[1] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[1]),
        .Q(D[25]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_sa_register_lsb_reg[20] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[20]),
        .Q(D[44]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_sa_register_lsb_reg[21] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[21]),
        .Q(D[45]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_sa_register_lsb_reg[22] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[22]),
        .Q(D[46]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_sa_register_lsb_reg[23] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[23]),
        .Q(D[47]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_sa_register_lsb_reg[24] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[24]),
        .Q(D[48]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_sa_register_lsb_reg[25] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[25]),
        .Q(D[49]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_sa_register_lsb_reg[26] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[26]),
        .Q(D[50]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_sa_register_lsb_reg[27] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[27]),
        .Q(D[51]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_sa_register_lsb_reg[28] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[28]),
        .Q(D[52]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_sa_register_lsb_reg[29] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[29]),
        .Q(D[53]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_sa_register_lsb_reg[2] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[2]),
        .Q(D[26]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_sa_register_lsb_reg[30] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[30]),
        .Q(D[54]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_sa_register_lsb_reg[31] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[31]),
        .Q(D[55]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_sa_register_lsb_reg[3] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[3]),
        .Q(D[27]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_sa_register_lsb_reg[4] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[4]),
        .Q(D[28]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_sa_register_lsb_reg[5] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[5]),
        .Q(D[29]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_sa_register_lsb_reg[6] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[6]),
        .Q(D[30]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_sa_register_lsb_reg[7] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[7]),
        .Q(D[31]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_sa_register_lsb_reg[8] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[8]),
        .Q(D[32]),
        .R(sig_rst2reg_reset));
FDRE #(
    .INIT(1'b0)) 
     \sig_sa_register_lsb_reg[9] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[9]),
        .Q(D[33]),
        .R(sig_rst2reg_reset));
endmodule

module axi_cdma_0axi_cdma_reset
   (sig_rst2lite_bside_reset,
    sig_rst2reg_reset,
    sig_rst2cntlr_reset,
    sig_to_edge_detect_reg,
    sig_dm_s2mm_halt,
    SR,
    Q,
    sig_rst2dm_resetn,
    O1,
    sig_mm2s_status_reg0,
    m_axi_aclk,
    sig_reg2rst_soft_reset,
    s_axi_lite_aclk,
    sig_pulse_trigger,
    p_6_out,
    sig_cntlr2rst_halt_cmplt,
    p_16_out,
    s_axi_lite_aresetn,
    O4,
    s_axi_lite_rready,
    O2);
  output sig_rst2lite_bside_reset;
  output sig_rst2reg_reset;
  output sig_rst2cntlr_reset;
  output sig_to_edge_detect_reg;
  output sig_dm_s2mm_halt;
  output [0:0]SR;
  output [0:0]Q;
  output sig_rst2dm_resetn;
  output [0:0]O1;
  output sig_mm2s_status_reg0;
  input m_axi_aclk;
  input sig_reg2rst_soft_reset;
  input s_axi_lite_aclk;
  input sig_pulse_trigger;
  input p_6_out;
  input sig_cntlr2rst_halt_cmplt;
  input p_16_out;
  input s_axi_lite_aresetn;
  input O4;
  input s_axi_lite_rready;
  input O2;

  wire \<const0> ;
  wire \<const1> ;
  wire [0:0]O1;
  wire O2;
  wire O4;
  wire [0:0]Q;
  wire [0:0]SR;
  wire m_axi_aclk;
  wire \n_0_GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_i_1 ;
  wire \n_0_GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_i_2 ;
  wire \n_0_GEN_AXI_LITE_SYNC2AXI.sig_local_hw_reset_reg_i_1 ;
  wire n_0_I_SOFT_RST_PULSEGEN;
  wire n_0_sig_axi_por2rst_out_i_2;
  wire n_0_sig_halt_request_i_1;
  wire n_2_I_SOFT_RST_PULSEGEN;
  wire p_0_in;
  wire p_16_out;
  wire p_2_out;
  wire p_6_out;
  wire s_axi_lite_aclk;
  wire s_axi_lite_aresetn;
  wire s_axi_lite_rready;
  wire sig_axi_por2rst;
  wire sig_axi_por2rst_out;
  wire sig_axi_por_reg1;
  wire sig_axi_por_reg2;
  wire sig_axi_por_reg3;
  wire sig_axi_por_reg4;
  wire sig_axi_por_reg5;
  wire sig_axi_por_reg6;
  wire sig_axi_por_reg7;
  wire sig_axi_por_reg8;
  wire sig_axilite_por_reg1;
  wire sig_axilite_por_reg2;
  wire sig_axilite_por_reg3;
  wire sig_axilite_por_reg4;
  wire sig_axilite_por_reg5;
  wire sig_axilite_por_reg6;
  wire sig_axilite_por_reg7;
  wire sig_axilite_por_reg8;
  wire sig_cntlr2rst_halt_cmplt;
(* RTL_KEEP = "true" *)   wire sig_composite_cntlr_reset;
(* RTL_KEEP = "true" *)   wire sig_composite_reg_reset;
(* RTL_KEEP = "true" *)   wire sig_composite_sg_reset_n;
(* RTL_KEEP = "true" *)   wire sig_composite_sgcntlr_reset;
  wire sig_dm_s2mm_halt;
  wire sig_dm_soft_reset_n;
  wire sig_halt_cmplt;
(* RTL_KEEP = "true" *)   wire sig_lite_bside_hw_reset_reg;
(* RTL_KEEP = "true" *)   wire sig_lite_cside_hw_reset_reg;
  wire sig_local_hw_reset_reg;
  wire sig_mm2s_status_reg0;
  wire sig_pulse_out;
  wire sig_pulse_trigger;
  wire sig_reg2rst_soft_reset;
  wire sig_rst2cntlr_reset;
  wire sig_rst2dm_resetn;
  wire sig_rst2lite_bside_reset;
  wire sig_rst2reg_reset;
  wire sig_soft_reset;
  wire sig_to_edge_detect_reg;

(* equivalent_register_removal = "no" *) 
   (* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_AXI_LITE_SYNC2AXI.sig_composite_cntlr_reset_reg 
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(n_2_I_SOFT_RST_PULSEGEN),
        .Q(sig_composite_cntlr_reset),
        .R(\<const0> ));
(* equivalent_register_removal = "no" *) 
   (* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg 
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(n_2_I_SOFT_RST_PULSEGEN),
        .Q(sig_composite_reg_reset),
        .R(\<const0> ));
(* equivalent_register_removal = "no" *) 
   (* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg 
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(p_2_out),
        .Q(sig_composite_sg_reset_n),
        .R(sig_axi_por2rst_out));
(* equivalent_register_removal = "no" *) 
   (* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_AXI_LITE_SYNC2AXI.sig_composite_sgcntlr_reset_reg 
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(n_2_I_SOFT_RST_PULSEGEN),
        .Q(sig_composite_sgcntlr_reset),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_AXI_LITE_SYNC2AXI.sig_dm_soft_reset_n_reg 
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(p_0_in),
        .Q(sig_dm_soft_reset_n),
        .R(sig_axi_por2rst_out));
LUT4 #(
    .INIT(16'hFF7F)) 
     \GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_i_1 
       (.I0(sig_axilite_por_reg8),
        .I1(sig_axilite_por_reg7),
        .I2(sig_axilite_por_reg6),
        .I3(\n_0_GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_i_2 ),
        .O(\n_0_GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_i_1 ));
LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
     \GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_i_2 
       (.I0(sig_axilite_por_reg4),
        .I1(sig_axilite_por_reg5),
        .I2(sig_axilite_por_reg1),
        .I3(s_axi_lite_aresetn),
        .I4(sig_axilite_por_reg3),
        .I5(sig_axilite_por_reg2),
        .O(\n_0_GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_i_2 ));
(* equivalent_register_removal = "no" *) 
   (* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg 
       (.C(s_axi_lite_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_i_1 ),
        .Q(sig_lite_bside_hw_reset_reg),
        .R(\<const0> ));
(* equivalent_register_removal = "no" *) 
   (* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GEN_AXI_LITE_SYNC2AXI.sig_lite_cside_hw_reset_reg_reg 
       (.C(s_axi_lite_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_i_1 ),
        .Q(sig_lite_cside_hw_reset_reg),
        .R(\<const0> ));
(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair31" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \GEN_AXI_LITE_SYNC2AXI.sig_local_hw_reset_reg_i_1 
       (.I0(s_axi_lite_aresetn),
        .O(\n_0_GEN_AXI_LITE_SYNC2AXI.sig_local_hw_reset_reg_i_1 ));
FDSE #(
    .INIT(1'b0)) 
     \GEN_AXI_LITE_SYNC2AXI.sig_local_hw_reset_reg_reg 
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_AXI_LITE_SYNC2AXI.sig_local_hw_reset_reg_i_1 ),
        .Q(sig_local_hw_reset_reg),
        .S(sig_axi_por2rst_out));
LUT3 #(
    .INIT(8'hEA)) 
     \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1 
       (.I0(sig_lite_bside_hw_reset_reg),
        .I1(O4),
        .I2(s_axi_lite_rready),
        .O(SR));
GND GND
       (.G(\<const0> ));
axi_cdma_0axi_cdma_pulse_gen__parameterized0 I_SOFT_RST_CLR_PULSE
       (.O1(Q),
        .Q(sig_soft_reset),
        .m_axi_aclk(m_axi_aclk),
        .sig_local_hw_reset_reg(sig_local_hw_reset_reg));
axi_cdma_0axi_cdma_pulse_gen__parameterized1 I_SOFT_RST_POS_EDGE_DTCT
       (.m_axi_aclk(m_axi_aclk),
        .sig_local_hw_reset_reg(sig_local_hw_reset_reg),
        .sig_pulse_out(sig_pulse_out),
        .sig_pulse_trigger(sig_pulse_trigger),
        .sig_reg2rst_soft_reset(sig_reg2rst_soft_reset),
        .sig_to_edge_detect_reg(sig_to_edge_detect_reg));
axi_cdma_0axi_cdma_pulse_gen I_SOFT_RST_PULSEGEN
       (.I1(sig_dm_s2mm_halt),
        .O1(n_0_I_SOFT_RST_PULSEGEN),
        .O2(n_2_I_SOFT_RST_PULSEGEN),
        .Q(sig_soft_reset),
        .m_axi_aclk(m_axi_aclk),
        .p_0_in(p_0_in),
        .p_16_out(p_16_out),
        .p_2_out(p_2_out),
        .p_6_out(p_6_out),
        .s_axi_lite_aresetn(s_axi_lite_aresetn),
        .sig_axi_por2rst_out(sig_axi_por2rst_out),
        .sig_cntlr2rst_halt_cmplt(sig_cntlr2rst_halt_cmplt),
        .sig_halt_cmplt(sig_halt_cmplt),
        .sig_local_hw_reset_reg(sig_local_hw_reset_reg));
VCC VCC
       (.P(\<const1> ));
LUT1 #(
    .INIT(2'h2)) 
     i_0
       (.I0(sig_lite_bside_hw_reset_reg),
        .O(sig_rst2lite_bside_reset));
LUT1 #(
    .INIT(2'h2)) 
     i_1
       (.I0(sig_composite_reg_reset),
        .O(sig_rst2reg_reset));
LUT1 #(
    .INIT(2'h2)) 
     i_2
       (.I0(sig_composite_cntlr_reset),
        .O(sig_rst2cntlr_reset));
LUT3 #(
    .INIT(8'hDF)) 
     sig_axi_por2rst_out_i_1
       (.I0(sig_axi_por_reg3),
        .I1(n_0_sig_axi_por2rst_out_i_2),
        .I2(sig_axi_por_reg2),
        .O(sig_axi_por2rst));
LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
     sig_axi_por2rst_out_i_2
       (.I0(sig_axi_por_reg5),
        .I1(sig_axi_por_reg4),
        .I2(sig_axi_por_reg7),
        .I3(sig_axi_por_reg6),
        .I4(sig_axi_por_reg1),
        .I5(sig_axi_por_reg8),
        .O(n_0_sig_axi_por2rst_out_i_2));
FDRE #(
    .INIT(1'b0)) 
     sig_axi_por2rst_out_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(sig_axi_por2rst),
        .Q(sig_axi_por2rst_out),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     sig_axi_por_reg1_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(\<const1> ),
        .Q(sig_axi_por_reg1),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     sig_axi_por_reg2_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(sig_axi_por_reg1),
        .Q(sig_axi_por_reg2),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     sig_axi_por_reg3_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(sig_axi_por_reg2),
        .Q(sig_axi_por_reg3),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     sig_axi_por_reg4_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(sig_axi_por_reg3),
        .Q(sig_axi_por_reg4),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     sig_axi_por_reg5_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(sig_axi_por_reg4),
        .Q(sig_axi_por_reg5),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     sig_axi_por_reg6_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(sig_axi_por_reg5),
        .Q(sig_axi_por_reg6),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     sig_axi_por_reg7_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(sig_axi_por_reg6),
        .Q(sig_axi_por_reg7),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     sig_axi_por_reg8_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(sig_axi_por_reg7),
        .Q(sig_axi_por_reg8),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     sig_axilite_por_reg1_reg
       (.C(s_axi_lite_aclk),
        .CE(\<const1> ),
        .D(\<const1> ),
        .Q(sig_axilite_por_reg1),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     sig_axilite_por_reg2_reg
       (.C(s_axi_lite_aclk),
        .CE(\<const1> ),
        .D(sig_axilite_por_reg1),
        .Q(sig_axilite_por_reg2),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     sig_axilite_por_reg3_reg
       (.C(s_axi_lite_aclk),
        .CE(\<const1> ),
        .D(sig_axilite_por_reg2),
        .Q(sig_axilite_por_reg3),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     sig_axilite_por_reg4_reg
       (.C(s_axi_lite_aclk),
        .CE(\<const1> ),
        .D(sig_axilite_por_reg3),
        .Q(sig_axilite_por_reg4),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     sig_axilite_por_reg5_reg
       (.C(s_axi_lite_aclk),
        .CE(\<const1> ),
        .D(sig_axilite_por_reg4),
        .Q(sig_axilite_por_reg5),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     sig_axilite_por_reg6_reg
       (.C(s_axi_lite_aclk),
        .CE(\<const1> ),
        .D(sig_axilite_por_reg5),
        .Q(sig_axilite_por_reg6),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     sig_axilite_por_reg7_reg
       (.C(s_axi_lite_aclk),
        .CE(\<const1> ),
        .D(sig_axilite_por_reg6),
        .Q(sig_axilite_por_reg7),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     sig_axilite_por_reg8_reg
       (.C(s_axi_lite_aclk),
        .CE(\<const1> ),
        .D(sig_axilite_por_reg7),
        .Q(sig_axilite_por_reg8),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair31" *) 
   LUT2 #(
    .INIT(4'h8)) 
     sig_cmd_stat_rst_user_reg_n_cdc_from_i_1
       (.I0(s_axi_lite_aresetn),
        .I1(sig_dm_soft_reset_n),
        .O(sig_rst2dm_resetn));
FDRE #(
    .INIT(1'b0)) 
     sig_halt_cmplt_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(n_0_I_SOFT_RST_PULSEGEN),
        .Q(sig_halt_cmplt),
        .R(\<const0> ));
LUT4 #(
    .INIT(16'h000E)) 
     sig_halt_request_i_1
       (.I0(sig_dm_s2mm_halt),
        .I1(sig_pulse_out),
        .I2(sig_local_hw_reset_reg),
        .I3(sig_soft_reset),
        .O(n_0_sig_halt_request_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_halt_request_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_halt_request_i_1),
        .Q(sig_dm_s2mm_halt),
        .R(\<const0> ));
LUT2 #(
    .INIT(4'hE)) 
     \sig_mm2s_status_reg[6]_i_1 
       (.I0(sig_composite_cntlr_reset),
        .I1(O2),
        .O(sig_mm2s_status_reg0));
LUT2 #(
    .INIT(4'hE)) 
     sig_sm_set_ioc_i_1
       (.I0(sig_composite_cntlr_reset),
        .I1(sig_dm_s2mm_halt),
        .O(O1));
endmodule

module axi_cdma_0axi_cdma_simple_cntlr
   (O1,
    cdma_tvect_out,
    sig_cntl2mm2s_sts_tready,
    sig_cntl2s2mm_sts_tready,
    sig_cntl2s2mm_cmd_tvalid,
    sig_cntlr2rst_halt_cmplt,
    O2,
    O3,
    O4,
    sig_s2mm_interr,
    sig_mm2s_interr,
    E,
    SR,
    m_axi_aclk,
    sig_rst2cntlr_reset,
    sig_dm_s2mm_halt,
    I1,
    I2,
    I3,
    p_13_out,
    I4,
    p_15_out,
    p_0_out,
    sig_data2all_tlast_error,
    p_4_out,
    I5,
    p_3_out,
    I6,
    p_14_out,
    I7,
    I8,
    I9,
    sig_mm2s_status_reg0,
    Q);
  output O1;
  output [4:0]cdma_tvect_out;
  output sig_cntl2mm2s_sts_tready;
  output sig_cntl2s2mm_sts_tready;
  output sig_cntl2s2mm_cmd_tvalid;
  output sig_cntlr2rst_halt_cmplt;
  output O2;
  output O3;
  output O4;
  output sig_s2mm_interr;
  output sig_mm2s_interr;
  output [0:0]E;
  input [0:0]SR;
  input m_axi_aclk;
  input sig_rst2cntlr_reset;
  input sig_dm_s2mm_halt;
  input I1;
  input I2;
  input I3;
  input p_13_out;
  input I4;
  input p_15_out;
  input p_0_out;
  input sig_data2all_tlast_error;
  input p_4_out;
  input I5;
  input p_3_out;
  input [0:0]I6;
  input p_14_out;
  input I7;
  input I8;
  input I9;
  input sig_mm2s_status_reg0;
  input [2:0]Q;

  wire \<const1> ;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire [0:0]I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire [2:0]Q;
  wire [0:0]SR;
  wire [4:0]cdma_tvect_out;
  wire m_axi_aclk;
  wire \n_0_FSM_onehot_sig_sm_state[0]_i_1 ;
  wire \n_0_FSM_onehot_sig_sm_state[1]_i_1 ;
  wire \n_0_FSM_onehot_sig_sm_state[2]_i_1 ;
  wire \n_0_FSM_onehot_sig_sm_state[3]_i_1 ;
  wire \n_0_FSM_onehot_sig_sm_state[4]_i_1 ;
  wire \n_0_FSM_onehot_sig_sm_state[5]_i_1 ;
  wire \n_0_FSM_onehot_sig_sm_state[6]_i_1 ;
  wire \n_0_FSM_onehot_sig_sm_state[7]_i_1 ;
  wire \n_0_FSM_onehot_sig_sm_state[7]_i_10 ;
  wire \n_0_FSM_onehot_sig_sm_state[7]_i_11 ;
  wire \n_0_FSM_onehot_sig_sm_state[7]_i_12 ;
  wire \n_0_FSM_onehot_sig_sm_state[7]_i_14 ;
  wire \n_0_FSM_onehot_sig_sm_state[7]_i_16 ;
  wire \n_0_FSM_onehot_sig_sm_state[7]_i_17 ;
  wire \n_0_FSM_onehot_sig_sm_state[7]_i_2 ;
  wire \n_0_FSM_onehot_sig_sm_state[7]_i_3 ;
  wire \n_0_FSM_onehot_sig_sm_state[7]_i_4 ;
  wire \n_0_FSM_onehot_sig_sm_state[7]_i_5 ;
  wire \n_0_FSM_onehot_sig_sm_state[7]_i_6 ;
  wire \n_0_FSM_onehot_sig_sm_state[7]_i_7 ;
  wire \n_0_FSM_onehot_sig_sm_state[7]_i_8 ;
  wire \n_0_FSM_onehot_sig_sm_state[7]_i_9 ;
  wire \n_0_FSM_onehot_sig_sm_state_reg[0] ;
  wire \n_0_FSM_onehot_sig_sm_state_reg[1] ;
  wire \n_0_FSM_onehot_sig_sm_state_reg[2] ;
  wire \n_0_FSM_onehot_sig_sm_state_reg[3] ;
  wire \n_0_FSM_onehot_sig_sm_state_reg[4] ;
  wire \n_0_FSM_onehot_sig_sm_state_reg[5] ;
  wire \n_0_FSM_onehot_sig_sm_state_reg[6] ;
  wire \n_0_FSM_onehot_sig_sm_state_reg[7] ;
  wire n_0_sig_halt_cmplt_reg_i_1;
  wire \n_0_sig_mm2s_status_reg[4]_i_1 ;
  wire \n_0_sig_mm2s_status_reg[5]_i_1 ;
  wire \n_0_sig_mm2s_status_reg[6]_i_2 ;
  wire \n_0_sig_s2mm_status_reg[4]_i_1 ;
  wire \n_0_sig_s2mm_status_reg[5]_i_1 ;
  wire \n_0_sig_s2mm_status_reg[6]_i_1 ;
  wire n_0_sig_sm_clr_idle_i_2;
  wire n_0_sig_sm_set_ioc_i_3;
  wire n_0_sig_sm_set_ioc_i_4;
  wire p_0_out;
  wire p_13_out;
  wire p_14_out;
  wire p_15_out;
  wire p_3_out;
  wire p_4_out;
  wire sig_cntl2mm2s_sts_tready;
  wire sig_cntl2s2mm_cmd_tvalid;
  wire sig_cntl2s2mm_sts_tready;
  wire sig_cntlr2rst_halt_cmplt;
  wire sig_data2all_tlast_error;
  wire sig_dm_s2mm_halt;
  wire sig_mm2s_decerr;
  wire sig_mm2s_interr;
  wire sig_mm2s_slverr;
  wire sig_mm2s_status_reg0;
  wire sig_rst2cntlr_reset;
  wire sig_s2mm_decerr;
  wire sig_s2mm_interr;
  wire sig_s2mm_slverr;
  wire sig_sm_clr_idle_ns;
  wire sig_sm_ld_cmd_ns;
  wire sig_sm_pop_mm2s_sts_ns;
  wire sig_sm_pop_s2mm_sts_ns;
  wire sig_sm_set_err;
  wire sig_sm_set_err_ns;
  wire sig_sm_set_idle_ns;
  wire sig_sm_set_ioc_ns;

LUT3 #(
    .INIT(8'h04)) 
     \FSM_onehot_sig_sm_state[0]_i_1 
       (.I0(\n_0_FSM_onehot_sig_sm_state[7]_i_4 ),
        .I1(\n_0_FSM_onehot_sig_sm_state[7]_i_3 ),
        .I2(\n_0_FSM_onehot_sig_sm_state[7]_i_2 ),
        .O(\n_0_FSM_onehot_sig_sm_state[0]_i_1 ));
LUT3 #(
    .INIT(8'h08)) 
     \FSM_onehot_sig_sm_state[1]_i_1 
       (.I0(\n_0_FSM_onehot_sig_sm_state[7]_i_4 ),
        .I1(\n_0_FSM_onehot_sig_sm_state[7]_i_3 ),
        .I2(\n_0_FSM_onehot_sig_sm_state[7]_i_2 ),
        .O(\n_0_FSM_onehot_sig_sm_state[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair20" *) 
   LUT3 #(
    .INIT(8'h01)) 
     \FSM_onehot_sig_sm_state[2]_i_1 
       (.I0(\n_0_FSM_onehot_sig_sm_state[7]_i_4 ),
        .I1(\n_0_FSM_onehot_sig_sm_state[7]_i_3 ),
        .I2(\n_0_FSM_onehot_sig_sm_state[7]_i_2 ),
        .O(\n_0_FSM_onehot_sig_sm_state[2]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair22" *) 
   LUT3 #(
    .INIT(8'h04)) 
     \FSM_onehot_sig_sm_state[3]_i_1 
       (.I0(\n_0_FSM_onehot_sig_sm_state[7]_i_3 ),
        .I1(\n_0_FSM_onehot_sig_sm_state[7]_i_4 ),
        .I2(\n_0_FSM_onehot_sig_sm_state[7]_i_2 ),
        .O(\n_0_FSM_onehot_sig_sm_state[3]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair21" *) 
   LUT3 #(
    .INIT(8'h20)) 
     \FSM_onehot_sig_sm_state[4]_i_1 
       (.I0(\n_0_FSM_onehot_sig_sm_state[7]_i_2 ),
        .I1(\n_0_FSM_onehot_sig_sm_state[7]_i_4 ),
        .I2(\n_0_FSM_onehot_sig_sm_state[7]_i_3 ),
        .O(\n_0_FSM_onehot_sig_sm_state[4]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair21" *) 
   LUT3 #(
    .INIT(8'h80)) 
     \FSM_onehot_sig_sm_state[5]_i_1 
       (.I0(\n_0_FSM_onehot_sig_sm_state[7]_i_2 ),
        .I1(\n_0_FSM_onehot_sig_sm_state[7]_i_4 ),
        .I2(\n_0_FSM_onehot_sig_sm_state[7]_i_3 ),
        .O(\n_0_FSM_onehot_sig_sm_state[5]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair22" *) 
   LUT3 #(
    .INIT(8'h02)) 
     \FSM_onehot_sig_sm_state[6]_i_1 
       (.I0(\n_0_FSM_onehot_sig_sm_state[7]_i_2 ),
        .I1(\n_0_FSM_onehot_sig_sm_state[7]_i_4 ),
        .I2(\n_0_FSM_onehot_sig_sm_state[7]_i_3 ),
        .O(\n_0_FSM_onehot_sig_sm_state[6]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair20" *) 
   LUT3 #(
    .INIT(8'h20)) 
     \FSM_onehot_sig_sm_state[7]_i_1 
       (.I0(\n_0_FSM_onehot_sig_sm_state[7]_i_2 ),
        .I1(\n_0_FSM_onehot_sig_sm_state[7]_i_3 ),
        .I2(\n_0_FSM_onehot_sig_sm_state[7]_i_4 ),
        .O(\n_0_FSM_onehot_sig_sm_state[7]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair13" *) 
   LUT5 #(
    .INIT(32'hFFFFFFE0)) 
     \FSM_onehot_sig_sm_state[7]_i_10 
       (.I0(\n_0_FSM_onehot_sig_sm_state_reg[1] ),
        .I1(\n_0_FSM_onehot_sig_sm_state_reg[2] ),
        .I2(\n_0_FSM_onehot_sig_sm_state[7]_i_9 ),
        .I3(\n_0_FSM_onehot_sig_sm_state_reg[0] ),
        .I4(\n_0_FSM_onehot_sig_sm_state_reg[4] ),
        .O(\n_0_FSM_onehot_sig_sm_state[7]_i_10 ));
LUT6 #(
    .INIT(64'hFFFFFFFF00040000)) 
     \FSM_onehot_sig_sm_state[7]_i_11 
       (.I0(I5),
        .I1(n_0_sig_sm_set_ioc_i_4),
        .I2(\n_0_FSM_onehot_sig_sm_state_reg[4] ),
        .I3(\n_0_FSM_onehot_sig_sm_state_reg[0] ),
        .I4(\n_0_FSM_onehot_sig_sm_state_reg[1] ),
        .I5(\n_0_FSM_onehot_sig_sm_state[7]_i_16 ),
        .O(\n_0_FSM_onehot_sig_sm_state[7]_i_11 ));
LUT6 #(
    .INIT(64'hFFFFFEFEFCFFC3C3)) 
     \FSM_onehot_sig_sm_state[7]_i_12 
       (.I0(p_13_out),
        .I1(\n_0_FSM_onehot_sig_sm_state_reg[7] ),
        .I2(\n_0_FSM_onehot_sig_sm_state_reg[6] ),
        .I3(p_3_out),
        .I4(\n_0_FSM_onehot_sig_sm_state_reg[4] ),
        .I5(\n_0_FSM_onehot_sig_sm_state_reg[3] ),
        .O(\n_0_FSM_onehot_sig_sm_state[7]_i_12 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
     \FSM_onehot_sig_sm_state[7]_i_14 
       (.I0(\n_0_FSM_onehot_sig_sm_state_reg[6] ),
        .I1(\n_0_FSM_onehot_sig_sm_state_reg[7] ),
        .I2(sig_mm2s_decerr),
        .I3(sig_s2mm_decerr),
        .I4(sig_mm2s_slverr),
        .I5(sig_s2mm_slverr),
        .O(\n_0_FSM_onehot_sig_sm_state[7]_i_14 ));
LUT6 #(
    .INIT(64'h0000000000000110)) 
     \FSM_onehot_sig_sm_state[7]_i_16 
       (.I0(\n_0_FSM_onehot_sig_sm_state[7]_i_17 ),
        .I1(\n_0_FSM_onehot_sig_sm_state_reg[4] ),
        .I2(\n_0_FSM_onehot_sig_sm_state_reg[0] ),
        .I3(\n_0_FSM_onehot_sig_sm_state_reg[2] ),
        .I4(\n_0_FSM_onehot_sig_sm_state_reg[3] ),
        .I5(\n_0_FSM_onehot_sig_sm_state_reg[1] ),
        .O(\n_0_FSM_onehot_sig_sm_state[7]_i_16 ));
(* SOFT_HLUTNM = "soft_lutpair19" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \FSM_onehot_sig_sm_state[7]_i_17 
       (.I0(\n_0_FSM_onehot_sig_sm_state_reg[7] ),
        .I1(\n_0_FSM_onehot_sig_sm_state_reg[6] ),
        .O(\n_0_FSM_onehot_sig_sm_state[7]_i_17 ));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \FSM_onehot_sig_sm_state[7]_i_2 
       (.I0(\n_0_FSM_onehot_sig_sm_state[7]_i_5 ),
        .I1(\n_0_FSM_onehot_sig_sm_state_reg[4] ),
        .I2(\n_0_FSM_onehot_sig_sm_state[7]_i_6 ),
        .I3(\n_0_FSM_onehot_sig_sm_state_reg[3] ),
        .I4(\n_0_FSM_onehot_sig_sm_state[7]_i_7 ),
        .I5(\n_0_FSM_onehot_sig_sm_state[7]_i_8 ),
        .O(\n_0_FSM_onehot_sig_sm_state[7]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFFA200A2AA)) 
     \FSM_onehot_sig_sm_state[7]_i_3 
       (.I0(\n_0_FSM_onehot_sig_sm_state[7]_i_9 ),
        .I1(\n_0_FSM_onehot_sig_sm_state[7]_i_6 ),
        .I2(p_13_out),
        .I3(\n_0_FSM_onehot_sig_sm_state_reg[3] ),
        .I4(\n_0_FSM_onehot_sig_sm_state[7]_i_5 ),
        .I5(\n_0_FSM_onehot_sig_sm_state[7]_i_10 ),
        .O(\n_0_FSM_onehot_sig_sm_state[7]_i_3 ));
LUT6 #(
    .INIT(64'h4444444444444445)) 
     \FSM_onehot_sig_sm_state[7]_i_4 
       (.I0(\n_0_FSM_onehot_sig_sm_state_reg[5] ),
        .I1(\n_0_FSM_onehot_sig_sm_state[7]_i_11 ),
        .I2(\n_0_FSM_onehot_sig_sm_state_reg[2] ),
        .I3(\n_0_FSM_onehot_sig_sm_state_reg[0] ),
        .I4(\n_0_FSM_onehot_sig_sm_state_reg[1] ),
        .I5(\n_0_FSM_onehot_sig_sm_state[7]_i_12 ),
        .O(\n_0_FSM_onehot_sig_sm_state[7]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair15" *) 
   LUT5 #(
    .INIT(32'h000E0EF0)) 
     \FSM_onehot_sig_sm_state[7]_i_5 
       (.I0(I4),
        .I1(\n_0_FSM_onehot_sig_sm_state[7]_i_14 ),
        .I2(\n_0_FSM_onehot_sig_sm_state_reg[5] ),
        .I3(\n_0_FSM_onehot_sig_sm_state_reg[7] ),
        .I4(\n_0_FSM_onehot_sig_sm_state_reg[6] ),
        .O(\n_0_FSM_onehot_sig_sm_state[7]_i_5 ));
(* SOFT_HLUTNM = "soft_lutpair15" *) 
   LUT3 #(
    .INIT(8'h01)) 
     \FSM_onehot_sig_sm_state[7]_i_6 
       (.I0(\n_0_FSM_onehot_sig_sm_state_reg[6] ),
        .I1(\n_0_FSM_onehot_sig_sm_state_reg[5] ),
        .I2(\n_0_FSM_onehot_sig_sm_state_reg[7] ),
        .O(\n_0_FSM_onehot_sig_sm_state[7]_i_6 ));
(* SOFT_HLUTNM = "soft_lutpair14" *) 
   LUT5 #(
    .INIT(32'h00000002)) 
     \FSM_onehot_sig_sm_state[7]_i_7 
       (.I0(p_13_out),
        .I1(\n_0_FSM_onehot_sig_sm_state_reg[6] ),
        .I2(\n_0_FSM_onehot_sig_sm_state_reg[4] ),
        .I3(\n_0_FSM_onehot_sig_sm_state_reg[7] ),
        .I4(\n_0_FSM_onehot_sig_sm_state_reg[5] ),
        .O(\n_0_FSM_onehot_sig_sm_state[7]_i_7 ));
(* SOFT_HLUTNM = "soft_lutpair13" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \FSM_onehot_sig_sm_state[7]_i_8 
       (.I0(\n_0_FSM_onehot_sig_sm_state_reg[1] ),
        .I1(\n_0_FSM_onehot_sig_sm_state_reg[0] ),
        .I2(\n_0_FSM_onehot_sig_sm_state_reg[2] ),
        .O(\n_0_FSM_onehot_sig_sm_state[7]_i_8 ));
LUT5 #(
    .INIT(32'hFCF7FFFF)) 
     \FSM_onehot_sig_sm_state[7]_i_9 
       (.I0(I5),
        .I1(\n_0_FSM_onehot_sig_sm_state_reg[1] ),
        .I2(\n_0_FSM_onehot_sig_sm_state_reg[3] ),
        .I3(\n_0_FSM_onehot_sig_sm_state_reg[2] ),
        .I4(\n_0_FSM_onehot_sig_sm_state[7]_i_6 ),
        .O(\n_0_FSM_onehot_sig_sm_state[7]_i_9 ));
FDSE #(
    .INIT(1'b1)) 
     \FSM_onehot_sig_sm_state_reg[0] 
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_sig_sm_state[0]_i_1 ),
        .Q(\n_0_FSM_onehot_sig_sm_state_reg[0] ),
        .S(SR));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_sig_sm_state_reg[1] 
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_sig_sm_state[1]_i_1 ),
        .Q(\n_0_FSM_onehot_sig_sm_state_reg[1] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_sig_sm_state_reg[2] 
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_sig_sm_state[2]_i_1 ),
        .Q(\n_0_FSM_onehot_sig_sm_state_reg[2] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_sig_sm_state_reg[3] 
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_sig_sm_state[3]_i_1 ),
        .Q(\n_0_FSM_onehot_sig_sm_state_reg[3] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_sig_sm_state_reg[4] 
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_sig_sm_state[4]_i_1 ),
        .Q(\n_0_FSM_onehot_sig_sm_state_reg[4] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_sig_sm_state_reg[5] 
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_sig_sm_state[5]_i_1 ),
        .Q(\n_0_FSM_onehot_sig_sm_state_reg[5] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_sig_sm_state_reg[6] 
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_sig_sm_state[6]_i_1 ),
        .Q(\n_0_FSM_onehot_sig_sm_state_reg[6] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_sig_sm_state_reg[7] 
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_sig_sm_state[7]_i_1 ),
        .Q(\n_0_FSM_onehot_sig_sm_state_reg[7] ),
        .R(SR));
LUT2 #(
    .INIT(4'h8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[63]_i_1__0 
       (.I0(sig_cntl2s2mm_cmd_tvalid),
        .I1(p_4_out),
        .O(E));
VCC VCC
       (.P(\<const1> ));
(* SOFT_HLUTNM = "soft_lutpair16" *) 
   LUT3 #(
    .INIT(8'hA8)) 
     \cdma_tvect_out[4]_INST_0 
       (.I0(sig_sm_set_err),
        .I1(sig_s2mm_decerr),
        .I2(sig_mm2s_decerr),
        .O(cdma_tvect_out[2]));
(* SOFT_HLUTNM = "soft_lutpair17" *) 
   LUT3 #(
    .INIT(8'hA8)) 
     \cdma_tvect_out[5]_INST_0 
       (.I0(sig_sm_set_err),
        .I1(sig_s2mm_slverr),
        .I2(sig_mm2s_slverr),
        .O(cdma_tvect_out[3]));
LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
     \cdma_tvect_out[6]_INST_0 
       (.I0(sig_sm_set_err),
        .I1(p_15_out),
        .I2(p_0_out),
        .I3(sig_data2all_tlast_error),
        .I4(sig_s2mm_interr),
        .I5(sig_mm2s_interr),
        .O(cdma_tvect_out[4]));
(* SOFT_HLUTNM = "soft_lutpair16" *) 
   LUT4 #(
    .INIT(16'hFFA8)) 
     dma_decerr_i_1
       (.I0(sig_sm_set_err),
        .I1(sig_s2mm_decerr),
        .I2(sig_mm2s_decerr),
        .I3(I3),
        .O(O4));
LUT2 #(
    .INIT(4'hE)) 
     dma_interr_i_1
       (.I0(cdma_tvect_out[4]),
        .I1(I1),
        .O(O2));
(* SOFT_HLUTNM = "soft_lutpair17" *) 
   LUT4 #(
    .INIT(16'hFFA8)) 
     dma_slverr_i_1
       (.I0(sig_sm_set_err),
        .I1(sig_s2mm_slverr),
        .I2(sig_mm2s_slverr),
        .I3(I2),
        .O(O3));
LUT3 #(
    .INIT(8'hF8)) 
     sig_halt_cmplt_reg_i_1
       (.I0(sig_dm_s2mm_halt),
        .I1(O1),
        .I2(sig_cntlr2rst_halt_cmplt),
        .O(n_0_sig_halt_cmplt_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_halt_cmplt_reg_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_halt_cmplt_reg_i_1),
        .Q(sig_cntlr2rst_halt_cmplt),
        .R(sig_rst2cntlr_reset));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_mm2s_status_reg[4]_i_1 
       (.I0(I9),
        .I1(sig_cntl2mm2s_sts_tready),
        .I2(sig_mm2s_interr),
        .O(\n_0_sig_mm2s_status_reg[4]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair23" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_mm2s_status_reg[5]_i_1 
       (.I0(I8),
        .I1(sig_cntl2mm2s_sts_tready),
        .I2(sig_mm2s_decerr),
        .O(\n_0_sig_mm2s_status_reg[5]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair23" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_mm2s_status_reg[6]_i_2 
       (.I0(I7),
        .I1(sig_cntl2mm2s_sts_tready),
        .I2(sig_mm2s_slverr),
        .O(\n_0_sig_mm2s_status_reg[6]_i_2 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_mm2s_status_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(\n_0_sig_mm2s_status_reg[4]_i_1 ),
        .Q(sig_mm2s_interr),
        .R(sig_mm2s_status_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_mm2s_status_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(\n_0_sig_mm2s_status_reg[5]_i_1 ),
        .Q(sig_mm2s_decerr),
        .R(sig_mm2s_status_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_mm2s_status_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(\n_0_sig_mm2s_status_reg[6]_i_2 ),
        .Q(sig_mm2s_slverr),
        .R(sig_mm2s_status_reg0));
(* SOFT_HLUTNM = "soft_lutpair24" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_s2mm_status_reg[4]_i_1 
       (.I0(Q[0]),
        .I1(sig_cntl2s2mm_sts_tready),
        .I2(sig_s2mm_interr),
        .O(\n_0_sig_s2mm_status_reg[4]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_s2mm_status_reg[5]_i_1 
       (.I0(Q[1]),
        .I1(sig_cntl2s2mm_sts_tready),
        .I2(sig_s2mm_decerr),
        .O(\n_0_sig_s2mm_status_reg[5]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair24" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \sig_s2mm_status_reg[6]_i_1 
       (.I0(Q[2]),
        .I1(sig_cntl2s2mm_sts_tready),
        .I2(sig_s2mm_slverr),
        .O(\n_0_sig_s2mm_status_reg[6]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_s2mm_status_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(\n_0_sig_s2mm_status_reg[4]_i_1 ),
        .Q(sig_s2mm_interr),
        .R(sig_mm2s_status_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_s2mm_status_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(\n_0_sig_s2mm_status_reg[5]_i_1 ),
        .Q(sig_s2mm_decerr),
        .R(sig_mm2s_status_reg0));
FDRE #(
    .INIT(1'b0)) 
     \sig_s2mm_status_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(\n_0_sig_s2mm_status_reg[6]_i_1 ),
        .Q(sig_s2mm_slverr),
        .R(sig_mm2s_status_reg0));
LUT6 #(
    .INIT(64'h0000000080000000)) 
     sig_sm_clr_idle_i_1
       (.I0(n_0_sig_sm_set_ioc_i_4),
        .I1(n_0_sig_sm_clr_idle_i_2),
        .I2(p_4_out),
        .I3(I6),
        .I4(p_14_out),
        .I5(n_0_sig_sm_set_ioc_i_3),
        .O(sig_sm_clr_idle_ns));
(* SOFT_HLUTNM = "soft_lutpair14" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     sig_sm_clr_idle_i_2
       (.I0(\n_0_FSM_onehot_sig_sm_state_reg[5] ),
        .I1(\n_0_FSM_onehot_sig_sm_state_reg[7] ),
        .I2(\n_0_FSM_onehot_sig_sm_state_reg[4] ),
        .I3(\n_0_FSM_onehot_sig_sm_state_reg[6] ),
        .O(n_0_sig_sm_clr_idle_i_2));
FDRE #(
    .INIT(1'b0)) 
     sig_sm_clr_idle_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(sig_sm_clr_idle_ns),
        .Q(cdma_tvect_out[0]),
        .R(SR));
LUT6 #(
    .INIT(64'h0000000000010000)) 
     sig_sm_ld_cmd_i_1
       (.I0(\n_0_FSM_onehot_sig_sm_state_reg[6] ),
        .I1(\n_0_FSM_onehot_sig_sm_state_reg[4] ),
        .I2(\n_0_FSM_onehot_sig_sm_state_reg[7] ),
        .I3(\n_0_FSM_onehot_sig_sm_state_reg[5] ),
        .I4(n_0_sig_sm_set_ioc_i_3),
        .I5(n_0_sig_sm_set_ioc_i_4),
        .O(sig_sm_ld_cmd_ns));
FDRE #(
    .INIT(1'b0)) 
     sig_sm_ld_cmd_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(sig_sm_ld_cmd_ns),
        .Q(sig_cntl2s2mm_cmd_tvalid),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair18" *) 
   LUT4 #(
    .INIT(16'h0008)) 
     sig_sm_pop_mm2s_sts_i_1
       (.I0(n_0_sig_sm_clr_idle_i_2),
        .I1(p_13_out),
        .I2(n_0_sig_sm_set_ioc_i_4),
        .I3(n_0_sig_sm_set_ioc_i_3),
        .O(sig_sm_pop_mm2s_sts_ns));
FDRE #(
    .INIT(1'b0)) 
     sig_sm_pop_mm2s_sts_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(sig_sm_pop_mm2s_sts_ns),
        .Q(sig_cntl2mm2s_sts_tready),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair18" *) 
   LUT4 #(
    .INIT(16'h4000)) 
     sig_sm_pop_s2mm_sts_i_1
       (.I0(n_0_sig_sm_clr_idle_i_2),
        .I1(n_0_sig_sm_set_ioc_i_4),
        .I2(n_0_sig_sm_set_ioc_i_3),
        .I3(p_3_out),
        .O(sig_sm_pop_s2mm_sts_ns));
FDRE #(
    .INIT(1'b0)) 
     sig_sm_pop_s2mm_sts_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(sig_sm_pop_s2mm_sts_ns),
        .Q(sig_cntl2s2mm_sts_tready),
        .R(SR));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     sig_sm_set_err_i_1
       (.I0(n_0_sig_sm_clr_idle_i_2),
        .I1(\n_0_FSM_onehot_sig_sm_state_reg[6] ),
        .I2(\n_0_FSM_onehot_sig_sm_state_reg[7] ),
        .I3(\n_0_FSM_onehot_sig_sm_state_reg[2] ),
        .I4(\n_0_FSM_onehot_sig_sm_state_reg[3] ),
        .I5(n_0_sig_sm_set_ioc_i_3),
        .O(sig_sm_set_err_ns));
FDRE #(
    .INIT(1'b0)) 
     sig_sm_set_err_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(sig_sm_set_err_ns),
        .Q(sig_sm_set_err),
        .R(SR));
LUT6 #(
    .INIT(64'h0001000000000001)) 
     sig_sm_set_idle_i_1
       (.I0(\n_0_FSM_onehot_sig_sm_state_reg[1] ),
        .I1(\n_0_FSM_onehot_sig_sm_state_reg[3] ),
        .I2(\n_0_FSM_onehot_sig_sm_state_reg[7] ),
        .I3(\n_0_FSM_onehot_sig_sm_state_reg[5] ),
        .I4(n_0_sig_sm_set_ioc_i_4),
        .I5(n_0_sig_sm_clr_idle_i_2),
        .O(sig_sm_set_idle_ns));
FDSE #(
    .INIT(1'b0)) 
     sig_sm_set_idle_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(sig_sm_set_idle_ns),
        .Q(O1),
        .S(SR));
LUT6 #(
    .INIT(64'h00000000FFFE0000)) 
     sig_sm_set_ioc_i_2
       (.I0(\n_0_FSM_onehot_sig_sm_state_reg[6] ),
        .I1(\n_0_FSM_onehot_sig_sm_state_reg[4] ),
        .I2(\n_0_FSM_onehot_sig_sm_state_reg[7] ),
        .I3(\n_0_FSM_onehot_sig_sm_state_reg[5] ),
        .I4(n_0_sig_sm_set_ioc_i_3),
        .I5(n_0_sig_sm_set_ioc_i_4),
        .O(sig_sm_set_ioc_ns));
LUT4 #(
    .INIT(16'h0001)) 
     sig_sm_set_ioc_i_3
       (.I0(\n_0_FSM_onehot_sig_sm_state_reg[5] ),
        .I1(\n_0_FSM_onehot_sig_sm_state_reg[7] ),
        .I2(\n_0_FSM_onehot_sig_sm_state_reg[3] ),
        .I3(\n_0_FSM_onehot_sig_sm_state_reg[1] ),
        .O(n_0_sig_sm_set_ioc_i_3));
(* SOFT_HLUTNM = "soft_lutpair19" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     sig_sm_set_ioc_i_4
       (.I0(\n_0_FSM_onehot_sig_sm_state_reg[6] ),
        .I1(\n_0_FSM_onehot_sig_sm_state_reg[7] ),
        .I2(\n_0_FSM_onehot_sig_sm_state_reg[2] ),
        .I3(\n_0_FSM_onehot_sig_sm_state_reg[3] ),
        .O(n_0_sig_sm_set_ioc_i_4));
FDRE #(
    .INIT(1'b0)) 
     sig_sm_set_ioc_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(sig_sm_set_ioc_ns),
        .Q(cdma_tvect_out[1]),
        .R(SR));
endmodule

module axi_cdma_0axi_cdma_simple_wrap
   (m_axi_wvalid,
    s_axi_lite_awready,
    O1,
    cdma_introut,
    O2,
    cdma_tvect_out,
    m_axi_arvalid,
    m_axi_awvalid,
    m_axi_wlast,
    sig_bytes_to_mbaa_im0,
    O3,
    O4,
    O5,
    s_axi_lite_rdata,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_rready,
    m_axi_bready,
    m_axi_aclk,
    s_axi_lite_wdata,
    s_axi_lite_aclk,
    s_axi_lite_awvalid,
    s_axi_lite_wvalid,
    s_axi_lite_arvalid,
    DI,
    S,
    I1,
    I2,
    I3,
    I4,
    m_axi_rlast,
    m_axi_rvalid,
    m_axi_arready,
    m_axi_awready,
    s_axi_lite_aresetn,
    m_axi_bresp,
    s_axi_lite_bready,
    s_axi_lite_rready,
    s_axi_lite_awaddr,
    m_axi_rdata,
    s_axi_lite_araddr,
    m_axi_rresp,
    m_axi_wready,
    m_axi_bvalid);
  output m_axi_wvalid;
  output s_axi_lite_awready;
  output O1;
  output cdma_introut;
  output O2;
  output [5:0]cdma_tvect_out;
  output m_axi_arvalid;
  output m_axi_awvalid;
  output m_axi_wlast;
  output [3:0]sig_bytes_to_mbaa_im0;
  output [3:0]O3;
  output O4;
  output O5;
  output [31:0]s_axi_lite_rdata;
  output [31:0]m_axi_araddr;
  output [7:0]m_axi_arlen;
  output [2:0]m_axi_arsize;
  output [1:0]m_axi_arburst;
  output [31:0]m_axi_awaddr;
  output [7:0]m_axi_awlen;
  output [2:0]m_axi_awsize;
  output [1:0]m_axi_awburst;
  output [255:0]m_axi_wdata;
  output [31:0]m_axi_wstrb;
  output m_axi_rready;
  output m_axi_bready;
  input m_axi_aclk;
  input [31:0]s_axi_lite_wdata;
  input s_axi_lite_aclk;
  input s_axi_lite_awvalid;
  input s_axi_lite_wvalid;
  input s_axi_lite_arvalid;
  input [0:0]DI;
  input [0:0]S;
  input [1:0]I1;
  input [0:0]I2;
  input [0:0]I3;
  input [1:0]I4;
  input m_axi_rlast;
  input m_axi_rvalid;
  input m_axi_arready;
  input m_axi_awready;
  input s_axi_lite_aresetn;
  input [1:0]m_axi_bresp;
  input s_axi_lite_bready;
  input s_axi_lite_rready;
  input [3:0]s_axi_lite_awaddr;
  input [255:0]m_axi_rdata;
  input [3:0]s_axi_lite_araddr;
  input [1:0]m_axi_rresp;
  input m_axi_wready;
  input m_axi_bvalid;

  wire [0:0]DI;
  wire \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo ;
  wire \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/p_0_out ;
  wire \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_data2all_tlast_error ;
  wire [1:0]I1;
  wire [0:0]I2;
  wire [0:0]I3;
  wire [1:0]I4;
  wire \I_SOFT_RST_POS_EDGE_DTCT/sig_pulse_trigger ;
  wire \I_SOFT_RST_POS_EDGE_DTCT/sig_to_edge_detect_reg ;
  wire O1;
  wire O2;
  wire [3:0]O3;
  wire O4;
  wire O5;
  wire [0:0]S;
  wire cdma_introut;
  wire [5:0]cdma_tvect_out;
  wire m_axi_aclk;
  wire [31:0]m_axi_araddr;
  wire [1:0]m_axi_arburst;
  wire [7:0]m_axi_arlen;
  wire m_axi_arready;
  wire [2:0]m_axi_arsize;
  wire m_axi_arvalid;
  wire [31:0]m_axi_awaddr;
  wire [1:0]m_axi_awburst;
  wire [7:0]m_axi_awlen;
  wire m_axi_awready;
  wire [2:0]m_axi_awsize;
  wire m_axi_awvalid;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire [255:0]m_axi_rdata;
  wire m_axi_rlast;
  wire m_axi_rready;
  wire [1:0]m_axi_rresp;
  wire m_axi_rvalid;
  wire [255:0]m_axi_wdata;
  wire m_axi_wlast;
  wire m_axi_wready;
  wire [31:0]m_axi_wstrb;
  wire m_axi_wvalid;
  wire n_10_I_SIMPLE_DMA_CNTLR;
  wire n_11_I_SIMPLE_DMA_CNTLR;
  wire n_12_I_SIMPLE_DMA_CNTLR;
  wire \n_21_GEN_DM_FULL.I_DATAMOVER_FULL ;
  wire \n_24_GEN_DM_FULL.I_DATAMOVER_FULL ;
  wire \n_403_GEN_DM_FULL.I_DATAMOVER_FULL ;
  wire \n_404_GEN_DM_FULL.I_DATAMOVER_FULL ;
  wire \n_405_GEN_DM_FULL.I_DATAMOVER_FULL ;
  wire \n_406_GEN_DM_FULL.I_DATAMOVER_FULL ;
  wire \n_407_GEN_DM_FULL.I_DATAMOVER_FULL ;
  wire \n_408_GEN_DM_FULL.I_DATAMOVER_FULL ;
  wire n_4_I_SIMPLE_REG_MODULE;
  wire n_5_I_SIMPLE_REG_MODULE;
  wire n_5_I_SIMPLE_RST_MODULE;
  wire n_6_I_SIMPLE_REG_MODULE;
  wire p_13_out;
  wire p_14_out;
  wire p_15_out;
  wire p_16_out;
  wire p_3_out;
  wire p_4_out;
  wire p_6_out;
  wire s_axi_lite_aclk;
  wire [3:0]s_axi_lite_araddr;
  wire s_axi_lite_aresetn;
  wire s_axi_lite_arvalid;
  wire [3:0]s_axi_lite_awaddr;
  wire s_axi_lite_awready;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_rready;
  wire [31:0]s_axi_lite_wdata;
  wire s_axi_lite_wvalid;
  wire [3:0]sig_bytes_to_mbaa_im0;
  wire [23:23]sig_cntl2mm2s_cmd_tdata;
  wire sig_cntl2mm2s_sts_tready;
  wire [23:0]sig_cntl2s2mm_cmd_tdata;
  wire sig_cntl2s2mm_cmd_tvalid;
  wire sig_cntl2s2mm_sts_tready;
  wire sig_cntlr2rst_halt_cmplt;
  wire sig_dm_s2mm_halt;
  wire sig_mm2s_interr;
  wire sig_mm2s_status_reg0;
  wire [31:0]sig_reg2cntlr_dest_addr;
  wire [31:0]sig_reg2cntlr_src_addr;
  wire sig_reg2rst_soft_reset;
  wire sig_rst2cntlr_reset;
  wire sig_rst2dm_resetn;
  wire sig_rst2lite_bside_reset;
  wire sig_rst2reg_reset;
  wire sig_rst2reg_soft_reset_clr;
  wire sig_s2mm_interr;
  wire sig_sm_state0;

axi_cdma_0axi_datamover \GEN_DM_FULL.I_DATAMOVER_FULL 
       (.D({sig_reg2cntlr_src_addr,sig_cntl2mm2s_cmd_tdata,sig_cntl2s2mm_cmd_tdata[22:0]}),
        .DI(DI),
        .E(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo ),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5({sig_reg2cntlr_dest_addr,sig_cntl2s2mm_cmd_tdata[23]}),
        .O1(O3),
        .O2(\n_21_GEN_DM_FULL.I_DATAMOVER_FULL ),
        .O3(\n_24_GEN_DM_FULL.I_DATAMOVER_FULL ),
        .O4(\n_403_GEN_DM_FULL.I_DATAMOVER_FULL ),
        .O5(\n_404_GEN_DM_FULL.I_DATAMOVER_FULL ),
        .O6(\n_405_GEN_DM_FULL.I_DATAMOVER_FULL ),
        .Q({\n_406_GEN_DM_FULL.I_DATAMOVER_FULL ,\n_407_GEN_DM_FULL.I_DATAMOVER_FULL ,\n_408_GEN_DM_FULL.I_DATAMOVER_FULL }),
        .S(S),
        .cdma_tvect_out(cdma_tvect_out[0]),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_araddr(m_axi_araddr),
        .m_axi_arburst(m_axi_arburst),
        .m_axi_arlen(m_axi_arlen),
        .m_axi_arready(m_axi_arready),
        .m_axi_arsize(m_axi_arsize),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awaddr(m_axi_awaddr),
        .m_axi_awburst(m_axi_awburst),
        .m_axi_awlen(m_axi_awlen),
        .m_axi_awready(m_axi_awready),
        .m_axi_awsize(m_axi_awsize),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rlast(m_axi_rlast),
        .m_axi_rready(m_axi_rready),
        .m_axi_rresp(m_axi_rresp),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axi_wdata(m_axi_wdata),
        .m_axi_wlast(m_axi_wlast),
        .m_axi_wready(m_axi_wready),
        .m_axi_wstrb(m_axi_wstrb),
        .m_axi_wvalid(m_axi_wvalid),
        .p_0_out(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/p_0_out ),
        .p_13_out(p_13_out),
        .p_14_out(p_14_out),
        .p_15_out(p_15_out),
        .p_16_out(p_16_out),
        .p_3_out(p_3_out),
        .p_4_out(p_4_out),
        .p_6_out(p_6_out),
        .sig_bytes_to_mbaa_im0(sig_bytes_to_mbaa_im0),
        .sig_cntl2mm2s_sts_tready(sig_cntl2mm2s_sts_tready),
        .sig_cntl2s2mm_cmd_tvalid(sig_cntl2s2mm_cmd_tvalid),
        .sig_cntl2s2mm_sts_tready(sig_cntl2s2mm_sts_tready),
        .sig_data2all_tlast_error(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_data2all_tlast_error ),
        .sig_dm_s2mm_halt(sig_dm_s2mm_halt),
        .sig_mm2s_interr(sig_mm2s_interr),
        .sig_rst2dm_resetn(sig_rst2dm_resetn),
        .sig_s2mm_interr(sig_s2mm_interr));
axi_cdma_0axi_cdma_simple_cntlr I_SIMPLE_DMA_CNTLR
       (.E(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo ),
        .I1(n_4_I_SIMPLE_REG_MODULE),
        .I2(n_5_I_SIMPLE_REG_MODULE),
        .I3(n_6_I_SIMPLE_REG_MODULE),
        .I4(\n_21_GEN_DM_FULL.I_DATAMOVER_FULL ),
        .I5(\n_24_GEN_DM_FULL.I_DATAMOVER_FULL ),
        .I6(cdma_tvect_out[0]),
        .I7(\n_403_GEN_DM_FULL.I_DATAMOVER_FULL ),
        .I8(\n_404_GEN_DM_FULL.I_DATAMOVER_FULL ),
        .I9(\n_405_GEN_DM_FULL.I_DATAMOVER_FULL ),
        .O1(O2),
        .O2(n_10_I_SIMPLE_DMA_CNTLR),
        .O3(n_11_I_SIMPLE_DMA_CNTLR),
        .O4(n_12_I_SIMPLE_DMA_CNTLR),
        .Q({\n_406_GEN_DM_FULL.I_DATAMOVER_FULL ,\n_407_GEN_DM_FULL.I_DATAMOVER_FULL ,\n_408_GEN_DM_FULL.I_DATAMOVER_FULL }),
        .SR(sig_sm_state0),
        .cdma_tvect_out(cdma_tvect_out[5:1]),
        .m_axi_aclk(m_axi_aclk),
        .p_0_out(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/p_0_out ),
        .p_13_out(p_13_out),
        .p_14_out(p_14_out),
        .p_15_out(p_15_out),
        .p_3_out(p_3_out),
        .p_4_out(p_4_out),
        .sig_cntl2mm2s_sts_tready(sig_cntl2mm2s_sts_tready),
        .sig_cntl2s2mm_cmd_tvalid(sig_cntl2s2mm_cmd_tvalid),
        .sig_cntl2s2mm_sts_tready(sig_cntl2s2mm_sts_tready),
        .sig_cntlr2rst_halt_cmplt(sig_cntlr2rst_halt_cmplt),
        .sig_data2all_tlast_error(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_data2all_tlast_error ),
        .sig_dm_s2mm_halt(sig_dm_s2mm_halt),
        .sig_mm2s_interr(sig_mm2s_interr),
        .sig_mm2s_status_reg0(sig_mm2s_status_reg0),
        .sig_rst2cntlr_reset(sig_rst2cntlr_reset),
        .sig_s2mm_interr(sig_s2mm_interr));
axi_cdma_0axi_cdma_reg_module I_SIMPLE_REG_MODULE
       (.D({sig_reg2cntlr_src_addr,sig_cntl2mm2s_cmd_tdata,sig_cntl2s2mm_cmd_tdata[22:0]}),
        .I1(n_10_I_SIMPLE_DMA_CNTLR),
        .I2(n_11_I_SIMPLE_DMA_CNTLR),
        .I3(n_12_I_SIMPLE_DMA_CNTLR),
        .I4(O2),
        .O1(O1),
        .O2(n_4_I_SIMPLE_REG_MODULE),
        .O3(n_5_I_SIMPLE_REG_MODULE),
        .O4(n_6_I_SIMPLE_REG_MODULE),
        .O5(O4),
        .O6(O5),
        .O7({sig_reg2cntlr_dest_addr,sig_cntl2s2mm_cmd_tdata[23]}),
        .O8(cdma_tvect_out[0]),
        .Q(sig_rst2reg_soft_reset_clr),
        .SR(n_5_I_SIMPLE_RST_MODULE),
        .cdma_introut(cdma_introut),
        .cdma_tvect_out(cdma_tvect_out[2:1]),
        .m_axi_aclk(m_axi_aclk),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_araddr(s_axi_lite_araddr),
        .s_axi_lite_arvalid(s_axi_lite_arvalid),
        .s_axi_lite_awaddr(s_axi_lite_awaddr),
        .s_axi_lite_awready(s_axi_lite_awready),
        .s_axi_lite_awvalid(s_axi_lite_awvalid),
        .s_axi_lite_bready(s_axi_lite_bready),
        .s_axi_lite_rdata(s_axi_lite_rdata),
        .s_axi_lite_rready(s_axi_lite_rready),
        .s_axi_lite_wdata(s_axi_lite_wdata),
        .s_axi_lite_wvalid(s_axi_lite_wvalid),
        .sig_pulse_trigger(\I_SOFT_RST_POS_EDGE_DTCT/sig_pulse_trigger ),
        .sig_reg2rst_soft_reset(sig_reg2rst_soft_reset),
        .sig_rst2lite_bside_reset(sig_rst2lite_bside_reset),
        .sig_rst2reg_reset(sig_rst2reg_reset),
        .sig_to_edge_detect_reg(\I_SOFT_RST_POS_EDGE_DTCT/sig_to_edge_detect_reg ));
axi_cdma_0axi_cdma_reset I_SIMPLE_RST_MODULE
       (.O1(sig_sm_state0),
        .O2(O2),
        .O4(O4),
        .Q(sig_rst2reg_soft_reset_clr),
        .SR(n_5_I_SIMPLE_RST_MODULE),
        .m_axi_aclk(m_axi_aclk),
        .p_16_out(p_16_out),
        .p_6_out(p_6_out),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_aresetn(s_axi_lite_aresetn),
        .s_axi_lite_rready(s_axi_lite_rready),
        .sig_cntlr2rst_halt_cmplt(sig_cntlr2rst_halt_cmplt),
        .sig_dm_s2mm_halt(sig_dm_s2mm_halt),
        .sig_mm2s_status_reg0(sig_mm2s_status_reg0),
        .sig_pulse_trigger(\I_SOFT_RST_POS_EDGE_DTCT/sig_pulse_trigger ),
        .sig_reg2rst_soft_reset(sig_reg2rst_soft_reset),
        .sig_rst2cntlr_reset(sig_rst2cntlr_reset),
        .sig_rst2dm_resetn(sig_rst2dm_resetn),
        .sig_rst2lite_bside_reset(sig_rst2lite_bside_reset),
        .sig_rst2reg_reset(sig_rst2reg_reset),
        .sig_to_edge_detect_reg(\I_SOFT_RST_POS_EDGE_DTCT/sig_to_edge_detect_reg ));
endmodule

module axi_cdma_0axi_datamover
   (p_15_out,
    m_axi_wvalid,
    p_0_out,
    p_16_out,
    m_axi_arvalid,
    p_6_out,
    m_axi_awvalid,
    sig_data2all_tlast_error,
    m_axi_wlast,
    p_14_out,
    p_4_out,
    sig_bytes_to_mbaa_im0,
    O1,
    p_13_out,
    p_3_out,
    O2,
    m_axi_rready,
    m_axi_bready,
    O3,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_wdata,
    m_axi_wstrb,
    O4,
    O5,
    O6,
    Q,
    m_axi_aclk,
    sig_rst2dm_resetn,
    DI,
    S,
    I1,
    I2,
    I3,
    I4,
    sig_cntl2s2mm_cmd_tvalid,
    sig_cntl2mm2s_sts_tready,
    sig_cntl2s2mm_sts_tready,
    sig_dm_s2mm_halt,
    m_axi_rlast,
    m_axi_rvalid,
    m_axi_arready,
    m_axi_awready,
    sig_mm2s_interr,
    sig_s2mm_interr,
    m_axi_wready,
    m_axi_bvalid,
    m_axi_rdata,
    cdma_tvect_out,
    m_axi_bresp,
    D,
    E,
    I5,
    m_axi_rresp);
  output p_15_out;
  output m_axi_wvalid;
  output p_0_out;
  output p_16_out;
  output m_axi_arvalid;
  output p_6_out;
  output m_axi_awvalid;
  output sig_data2all_tlast_error;
  output m_axi_wlast;
  output p_14_out;
  output p_4_out;
  output [3:0]sig_bytes_to_mbaa_im0;
  output [3:0]O1;
  output p_13_out;
  output p_3_out;
  output O2;
  output m_axi_rready;
  output m_axi_bready;
  output O3;
  output [31:0]m_axi_araddr;
  output [7:0]m_axi_arlen;
  output [2:0]m_axi_arsize;
  output [1:0]m_axi_arburst;
  output [31:0]m_axi_awaddr;
  output [7:0]m_axi_awlen;
  output [2:0]m_axi_awsize;
  output [1:0]m_axi_awburst;
  output [255:0]m_axi_wdata;
  output [31:0]m_axi_wstrb;
  output O4;
  output O5;
  output O6;
  output [2:0]Q;
  input m_axi_aclk;
  input sig_rst2dm_resetn;
  input [0:0]DI;
  input [0:0]S;
  input [1:0]I1;
  input [0:0]I2;
  input [0:0]I3;
  input [1:0]I4;
  input sig_cntl2s2mm_cmd_tvalid;
  input sig_cntl2mm2s_sts_tready;
  input sig_cntl2s2mm_sts_tready;
  input sig_dm_s2mm_halt;
  input m_axi_rlast;
  input m_axi_rvalid;
  input m_axi_arready;
  input m_axi_awready;
  input sig_mm2s_interr;
  input sig_s2mm_interr;
  input m_axi_wready;
  input m_axi_bvalid;
  input [255:0]m_axi_rdata;
  input [0:0]cdma_tvect_out;
  input [1:0]m_axi_bresp;
  input [55:0]D;
  input [0:0]E;
  input [32:0]I5;
  input [1:0]m_axi_rresp;

  wire [55:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [1:0]I1;
  wire [0:0]I2;
  wire [0:0]I3;
  wire [1:0]I4;
  wire [32:0]I5;
  wire \I_RD_DATA_CNTL/sig_last_mmap_dbeat ;
  wire \I_RD_DATA_CNTL/sig_next_eof_reg ;
  wire \I_S2MM_MMAP_SKID_BUF/sig_reset_reg ;
  wire \I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2 ;
  wire \I_WR_DATA_CNTL/sig_end_stbs_match_err2 ;
  wire \I_WR_DATA_CNTL/sig_halt_reg ;
  wire \I_WR_DATA_CNTL/sig_halt_reg_dly3 ;
  wire [3:0]O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire [2:0]Q;
  wire [0:0]S;
  wire [0:0]cdma_tvect_out;
  wire m_axi_aclk;
  wire [31:0]m_axi_araddr;
  wire [1:0]m_axi_arburst;
  wire [7:0]m_axi_arlen;
  wire m_axi_arready;
  wire [2:0]m_axi_arsize;
  wire m_axi_arvalid;
  wire [31:0]m_axi_awaddr;
  wire [1:0]m_axi_awburst;
  wire [7:0]m_axi_awlen;
  wire m_axi_awready;
  wire [2:0]m_axi_awsize;
  wire m_axi_awvalid;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire [255:0]m_axi_rdata;
  wire m_axi_rlast;
  wire m_axi_rready;
  wire [1:0]m_axi_rresp;
  wire m_axi_rvalid;
  wire [255:0]m_axi_wdata;
  wire m_axi_wlast;
  wire m_axi_wready;
  wire [31:0]m_axi_wstrb;
  wire m_axi_wvalid;
  wire \n_12_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER ;
  wire \n_13_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER ;
  wire \n_16_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER ;
  wire \n_17_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER ;
  wire \n_17_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER ;
  wire \n_20_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER ;
  wire \n_23_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER ;
  wire \n_24_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER ;
  wire \n_25_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER ;
  wire \n_26_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER ;
  wire \n_27_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER ;
  wire \n_28_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER ;
  wire \n_29_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER ;
  wire \n_30_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER ;
  wire \n_31_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER ;
  wire \n_32_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER ;
  wire \n_33_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER ;
  wire \n_34_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER ;
  wire \n_35_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER ;
  wire \n_36_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER ;
  wire \n_37_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER ;
  wire \n_38_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER ;
  wire \n_39_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER ;
  wire \n_40_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER ;
  wire \n_41_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER ;
  wire \n_42_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER ;
  wire \n_43_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER ;
  wire \n_44_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER ;
  wire \n_45_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER ;
  wire \n_46_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER ;
  wire \n_47_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER ;
  wire \n_48_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER ;
  wire \n_49_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER ;
  wire \n_50_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER ;
  wire \n_51_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER ;
  wire \n_52_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER ;
  wire \n_53_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER ;
  wire \n_54_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER ;
  wire p_0_out;
  wire p_13_out;
  wire p_14_out;
  wire p_15_out;
  wire p_16_out;
  wire p_3_out;
  wire p_4_out;
  wire p_6_out;
  wire [3:0]sig_bytes_to_mbaa_im0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cntl2mm2s_sts_tready;
  wire sig_cntl2s2mm_cmd_tvalid;
  wire sig_cntl2s2mm_sts_tready;
  wire sig_data2all_tlast_error;
  wire sig_dm_s2mm_halt;
  wire sig_mm2s_interr;
  wire sig_rst2dm_resetn;
  wire sig_s2mm_interr;
  wire sig_s_h_halt_reg;
  wire sig_stream_rst;

axi_cdma_0axi_datamover_mm2s_full_wrap \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER 
       (.CO(\I_WR_DATA_CNTL/sig_end_stbs_match_err2 ),
        .D(D),
        .DI(DI),
        .Din(p_15_out),
        .I1(I1),
        .I2(\n_20_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER ),
        .I3(\n_17_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER ),
        .O1(p_14_out),
        .O2(\n_12_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER ),
        .O3(\n_13_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER ),
        .O4(\n_16_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER ),
        .O5(\n_17_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER ),
        .O6(O4),
        .O7(O5),
        .O8(O6),
        .Q({\n_23_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER ,\n_24_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER ,\n_25_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER ,\n_26_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER ,\n_27_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER ,\n_28_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER ,\n_29_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER ,\n_30_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER ,\n_31_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER ,\n_32_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER ,\n_33_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER ,\n_34_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER ,\n_35_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER ,\n_36_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER ,\n_37_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER ,\n_38_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER ,\n_39_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER ,\n_40_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER ,\n_41_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER ,\n_42_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER ,\n_43_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER ,\n_44_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER ,\n_45_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER ,\n_46_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER ,\n_47_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER ,\n_48_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER ,\n_49_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER ,\n_50_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER ,\n_51_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER ,\n_52_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER ,\n_53_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER ,\n_54_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER }),
        .S(S),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_araddr(m_axi_araddr),
        .m_axi_arburst(m_axi_arburst),
        .m_axi_arlen(m_axi_arlen),
        .m_axi_arready(m_axi_arready),
        .m_axi_arsize(m_axi_arsize),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_rlast(m_axi_rlast),
        .m_axi_rready(m_axi_rready),
        .m_axi_rresp(m_axi_rresp),
        .m_axi_rvalid(m_axi_rvalid),
        .p_13_out(p_13_out),
        .p_16_out(p_16_out),
        .sig_bytes_to_mbaa_im0(sig_bytes_to_mbaa_im0),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cntl2mm2s_sts_tready(sig_cntl2mm2s_sts_tready),
        .sig_cntl2s2mm_cmd_tvalid(sig_cntl2s2mm_cmd_tvalid),
        .sig_dm_s2mm_halt(sig_dm_s2mm_halt),
        .sig_halt_reg(\I_WR_DATA_CNTL/sig_halt_reg ),
        .sig_halt_reg_dly3(\I_WR_DATA_CNTL/sig_halt_reg_dly3 ),
        .sig_init_reg2(\I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2 ),
        .sig_last_mmap_dbeat(\I_RD_DATA_CNTL/sig_last_mmap_dbeat ),
        .sig_next_eof_reg(\I_RD_DATA_CNTL/sig_next_eof_reg ),
        .sig_reset_reg(\I_S2MM_MMAP_SKID_BUF/sig_reset_reg ),
        .sig_rst2dm_resetn(sig_rst2dm_resetn),
        .sig_s_h_halt_reg(sig_s_h_halt_reg),
        .sig_stream_rst(sig_stream_rst));
axi_cdma_0axi_datamover_s2mm_full_wrap \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER 
       (.CO(\I_WR_DATA_CNTL/sig_end_stbs_match_err2 ),
        .D({I5,D[22:0]}),
        .Din(p_0_out),
        .E(E),
        .I1(\n_12_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER ),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(\n_17_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER ),
        .I6(\n_13_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER ),
        .I7(\n_16_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER ),
        .O1(sig_data2all_tlast_error),
        .O2(\n_17_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER ),
        .O3(O2),
        .O4(\n_20_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER ),
        .O5(O3),
        .O6(Q),
        .Q({\n_23_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER ,\n_24_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER ,\n_25_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER ,\n_26_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER ,\n_27_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER ,\n_28_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER ,\n_29_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER ,\n_30_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER ,\n_31_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER ,\n_32_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER ,\n_33_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER ,\n_34_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER ,\n_35_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER ,\n_36_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER ,\n_37_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER ,\n_38_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER ,\n_39_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER ,\n_40_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER ,\n_41_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER ,\n_42_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER ,\n_43_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER ,\n_44_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER ,\n_45_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER ,\n_46_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER ,\n_47_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER ,\n_48_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER ,\n_49_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER ,\n_50_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER ,\n_51_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER ,\n_52_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER ,\n_53_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER ,\n_54_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER }),
        .SR(sig_stream_rst),
        .cdma_tvect_out(cdma_tvect_out),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_awaddr(m_axi_awaddr),
        .m_axi_awburst(m_axi_awburst),
        .m_axi_awlen(m_axi_awlen),
        .m_axi_awready(m_axi_awready),
        .m_axi_awsize(m_axi_awsize),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rlast(m_axi_rlast),
        .m_axi_wdata(m_axi_wdata),
        .m_axi_wlast(m_axi_wlast),
        .m_axi_wready(m_axi_wready),
        .m_axi_wstrb(m_axi_wstrb),
        .m_axi_wvalid(m_axi_wvalid),
        .p_14_out(p_14_out),
        .p_15_out(p_15_out),
        .p_3_out(p_3_out),
        .p_4_out(p_4_out),
        .p_6_out(p_6_out),
        .sig_bytes_to_mbaa_im0(O1),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cntl2s2mm_cmd_tvalid(sig_cntl2s2mm_cmd_tvalid),
        .sig_cntl2s2mm_sts_tready(sig_cntl2s2mm_sts_tready),
        .sig_halt_reg(\I_WR_DATA_CNTL/sig_halt_reg ),
        .sig_halt_reg_dly3(\I_WR_DATA_CNTL/sig_halt_reg_dly3 ),
        .sig_init_reg2(\I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2 ),
        .sig_last_mmap_dbeat(\I_RD_DATA_CNTL/sig_last_mmap_dbeat ),
        .sig_mm2s_interr(sig_mm2s_interr),
        .sig_next_eof_reg(\I_RD_DATA_CNTL/sig_next_eof_reg ),
        .sig_reset_reg(\I_S2MM_MMAP_SKID_BUF/sig_reset_reg ),
        .sig_s2mm_interr(sig_s2mm_interr),
        .sig_s_h_halt_reg(sig_s_h_halt_reg));
endmodule

module axi_cdma_0axi_datamover_addr_cntl
   (sig_addr2data_addr_posted,
    O1,
    sig_inhibit_rdy_n,
    sig_addr2rsc_calc_error,
    m_axi_arvalid,
    sig_addr_reg_empty,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    m_axi_arburst,
    I1,
    m_axi_aclk,
    sig_mstr2addr_cmd_valid,
    I2,
    sig_halt_reg,
    m_axi_arready,
    I3,
    sig_mstr2addr_burst,
    Din,
    sig_reset_reg,
    sig_init_reg2);
  output sig_addr2data_addr_posted;
  output O1;
  output sig_inhibit_rdy_n;
  output sig_addr2rsc_calc_error;
  output m_axi_arvalid;
  output sig_addr_reg_empty;
  output [31:0]m_axi_araddr;
  output [7:0]m_axi_arlen;
  output [2:0]m_axi_arsize;
  output [1:0]m_axi_arburst;
  input I1;
  input m_axi_aclk;
  input sig_mstr2addr_cmd_valid;
  input I2;
  input sig_halt_reg;
  input m_axi_arready;
  input I3;
  input [0:0]sig_mstr2addr_burst;
  input [38:0]Din;
  input sig_reset_reg;
  input sig_init_reg2;

  wire \<const0> ;
  wire \<const1> ;
  wire [38:0]Din;
  wire I1;
  wire I2;
  wire I3;
  wire O1;
  wire m_axi_aclk;
  wire [31:0]m_axi_araddr;
  wire [1:0]m_axi_arburst;
  wire [7:0]m_axi_arlen;
  wire m_axi_arready;
  wire [2:0]m_axi_arsize;
  wire m_axi_arvalid;
  wire n_0_sig_addr_reg_empty_i_1;
  wire n_0_sig_addr_reg_full_i_1;
  wire n_0_sig_addr_valid_reg_i_1;
  wire \n_3_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ;
  wire \n_50_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ;
  wire \n_51_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ;
  wire [50:4]p_1_out;
  wire sig_addr2data_addr_posted;
  wire sig_addr2rsc_calc_error;
  wire sig_addr_reg_empty;
  wire sig_addr_reg_full;
  wire sig_halt_reg;
  wire sig_inhibit_rdy_n;
  wire sig_init_reg2;
  wire [0:0]sig_mstr2addr_burst;
  wire sig_mstr2addr_cmd_valid;
(* RTL_KEEP = "true" *)   wire sig_posted_to_axi;
(* RTL_KEEP = "true" *)   wire sig_posted_to_axi_2;
  wire sig_rd_empty;
  wire sig_reset_reg;

axi_cdma_0axi_datamover_fifo__parameterized1_7 \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO 
       (.Din({I3,sig_mstr2addr_burst,Din}),
        .Dout({p_1_out[50],p_1_out[48:4]}),
        .E(\n_50_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .I1(I1),
        .I2(I2),
        .I3(sig_addr_reg_empty),
        .O1(O1),
        .O2(\n_3_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .O3(\n_51_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .m_axi_aclk(m_axi_aclk),
        .sig_halt_reg(sig_halt_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_init_reg2(sig_init_reg2),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_rd_empty(sig_rd_empty),
        .sig_reset_reg(sig_reset_reg));
GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
LUT1 #(
    .INIT(2'h2)) 
     i_0
       (.I0(sig_posted_to_axi),
        .O(sig_addr2data_addr_posted));
(* SOFT_HLUTNM = "soft_lutpair34" *) 
   LUT4 #(
    .INIT(16'hFFE0)) 
     sig_addr_reg_empty_i_1
       (.I0(sig_halt_reg),
        .I1(sig_rd_empty),
        .I2(sig_addr_reg_empty),
        .I3(n_0_sig_addr_valid_reg_i_1),
        .O(n_0_sig_addr_reg_empty_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_addr_reg_empty_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_addr_reg_empty_i_1),
        .Q(sig_addr_reg_empty),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair34" *) 
   LUT5 #(
    .INIT(32'h0000AAAE)) 
     sig_addr_reg_full_i_1
       (.I0(sig_addr_reg_full),
        .I1(sig_addr_reg_empty),
        .I2(sig_rd_empty),
        .I3(sig_halt_reg),
        .I4(n_0_sig_addr_valid_reg_i_1),
        .O(n_0_sig_addr_reg_full_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_addr_reg_full_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_addr_reg_full_i_1),
        .Q(sig_addr_reg_full),
        .R(\<const0> ));
LUT4 #(
    .INIT(16'h40FF)) 
     sig_addr_valid_reg_i_1
       (.I0(sig_addr2rsc_calc_error),
        .I1(sig_addr_reg_full),
        .I2(m_axi_arready),
        .I3(I2),
        .O(n_0_sig_addr_valid_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_addr_valid_reg_reg
       (.C(m_axi_aclk),
        .CE(\n_50_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(\n_3_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .Q(m_axi_arvalid),
        .R(n_0_sig_addr_valid_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_calc_error_reg_reg
       (.C(m_axi_aclk),
        .CE(\n_50_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[50]),
        .Q(sig_addr2rsc_calc_error),
        .R(n_0_sig_addr_valid_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(\n_50_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[4]),
        .Q(m_axi_araddr[0]),
        .R(n_0_sig_addr_valid_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[10] 
       (.C(m_axi_aclk),
        .CE(\n_50_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[14]),
        .Q(m_axi_araddr[10]),
        .R(n_0_sig_addr_valid_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[11] 
       (.C(m_axi_aclk),
        .CE(\n_50_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[15]),
        .Q(m_axi_araddr[11]),
        .R(n_0_sig_addr_valid_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[12] 
       (.C(m_axi_aclk),
        .CE(\n_50_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[16]),
        .Q(m_axi_araddr[12]),
        .R(n_0_sig_addr_valid_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[13] 
       (.C(m_axi_aclk),
        .CE(\n_50_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[17]),
        .Q(m_axi_araddr[13]),
        .R(n_0_sig_addr_valid_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[14] 
       (.C(m_axi_aclk),
        .CE(\n_50_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[18]),
        .Q(m_axi_araddr[14]),
        .R(n_0_sig_addr_valid_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[15] 
       (.C(m_axi_aclk),
        .CE(\n_50_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[19]),
        .Q(m_axi_araddr[15]),
        .R(n_0_sig_addr_valid_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[16] 
       (.C(m_axi_aclk),
        .CE(\n_50_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[20]),
        .Q(m_axi_araddr[16]),
        .R(n_0_sig_addr_valid_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[17] 
       (.C(m_axi_aclk),
        .CE(\n_50_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[21]),
        .Q(m_axi_araddr[17]),
        .R(n_0_sig_addr_valid_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[18] 
       (.C(m_axi_aclk),
        .CE(\n_50_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[22]),
        .Q(m_axi_araddr[18]),
        .R(n_0_sig_addr_valid_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[19] 
       (.C(m_axi_aclk),
        .CE(\n_50_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[23]),
        .Q(m_axi_araddr[19]),
        .R(n_0_sig_addr_valid_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(\n_50_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[5]),
        .Q(m_axi_araddr[1]),
        .R(n_0_sig_addr_valid_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[20] 
       (.C(m_axi_aclk),
        .CE(\n_50_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[24]),
        .Q(m_axi_araddr[20]),
        .R(n_0_sig_addr_valid_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[21] 
       (.C(m_axi_aclk),
        .CE(\n_50_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[25]),
        .Q(m_axi_araddr[21]),
        .R(n_0_sig_addr_valid_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[22] 
       (.C(m_axi_aclk),
        .CE(\n_50_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[26]),
        .Q(m_axi_araddr[22]),
        .R(n_0_sig_addr_valid_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[23] 
       (.C(m_axi_aclk),
        .CE(\n_50_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[27]),
        .Q(m_axi_araddr[23]),
        .R(n_0_sig_addr_valid_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[24] 
       (.C(m_axi_aclk),
        .CE(\n_50_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[28]),
        .Q(m_axi_araddr[24]),
        .R(n_0_sig_addr_valid_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[25] 
       (.C(m_axi_aclk),
        .CE(\n_50_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[29]),
        .Q(m_axi_araddr[25]),
        .R(n_0_sig_addr_valid_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[26] 
       (.C(m_axi_aclk),
        .CE(\n_50_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[30]),
        .Q(m_axi_araddr[26]),
        .R(n_0_sig_addr_valid_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[27] 
       (.C(m_axi_aclk),
        .CE(\n_50_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[31]),
        .Q(m_axi_araddr[27]),
        .R(n_0_sig_addr_valid_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[28] 
       (.C(m_axi_aclk),
        .CE(\n_50_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[32]),
        .Q(m_axi_araddr[28]),
        .R(n_0_sig_addr_valid_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[29] 
       (.C(m_axi_aclk),
        .CE(\n_50_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[33]),
        .Q(m_axi_araddr[29]),
        .R(n_0_sig_addr_valid_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(\n_50_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[6]),
        .Q(m_axi_araddr[2]),
        .R(n_0_sig_addr_valid_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[30] 
       (.C(m_axi_aclk),
        .CE(\n_50_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[34]),
        .Q(m_axi_araddr[30]),
        .R(n_0_sig_addr_valid_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[31] 
       (.C(m_axi_aclk),
        .CE(\n_50_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[35]),
        .Q(m_axi_araddr[31]),
        .R(n_0_sig_addr_valid_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(\n_50_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[7]),
        .Q(m_axi_araddr[3]),
        .R(n_0_sig_addr_valid_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(\n_50_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[8]),
        .Q(m_axi_araddr[4]),
        .R(n_0_sig_addr_valid_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(\n_50_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[9]),
        .Q(m_axi_araddr[5]),
        .R(n_0_sig_addr_valid_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(\n_50_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[10]),
        .Q(m_axi_araddr[6]),
        .R(n_0_sig_addr_valid_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[7] 
       (.C(m_axi_aclk),
        .CE(\n_50_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[11]),
        .Q(m_axi_araddr[7]),
        .R(n_0_sig_addr_valid_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[8] 
       (.C(m_axi_aclk),
        .CE(\n_50_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[12]),
        .Q(m_axi_araddr[8]),
        .R(n_0_sig_addr_valid_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[9] 
       (.C(m_axi_aclk),
        .CE(\n_50_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[13]),
        .Q(m_axi_araddr[9]),
        .R(n_0_sig_addr_valid_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_burst_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(\n_50_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[47]),
        .Q(m_axi_arburst[0]),
        .R(n_0_sig_addr_valid_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_burst_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(\n_50_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[48]),
        .Q(m_axi_arburst[1]),
        .R(n_0_sig_addr_valid_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(\n_50_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[36]),
        .Q(m_axi_arlen[0]),
        .R(n_0_sig_addr_valid_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(\n_50_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[37]),
        .Q(m_axi_arlen[1]),
        .R(n_0_sig_addr_valid_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(\n_50_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[38]),
        .Q(m_axi_arlen[2]),
        .R(n_0_sig_addr_valid_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(\n_50_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[39]),
        .Q(m_axi_arlen[3]),
        .R(n_0_sig_addr_valid_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(\n_50_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[40]),
        .Q(m_axi_arlen[4]),
        .R(n_0_sig_addr_valid_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(\n_50_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[41]),
        .Q(m_axi_arlen[5]),
        .R(n_0_sig_addr_valid_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(\n_50_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[42]),
        .Q(m_axi_arlen[6]),
        .R(n_0_sig_addr_valid_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[7] 
       (.C(m_axi_aclk),
        .CE(\n_50_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[43]),
        .Q(m_axi_arlen[7]),
        .R(n_0_sig_addr_valid_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_size_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(\n_50_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[44]),
        .Q(m_axi_arsize[0]),
        .R(n_0_sig_addr_valid_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_size_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(\n_50_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[45]),
        .Q(m_axi_arsize[1]),
        .R(n_0_sig_addr_valid_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_size_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(\n_50_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .D(p_1_out[46]),
        .Q(m_axi_arsize[2]),
        .R(n_0_sig_addr_valid_reg_i_1));
(* equivalent_register_removal = "no" *) 
   (* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     sig_posted_to_axi_2_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(\n_51_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .Q(sig_posted_to_axi_2),
        .R(I1));
(* equivalent_register_removal = "no" *) 
   (* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     sig_posted_to_axi_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(\n_51_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .Q(sig_posted_to_axi),
        .R(I1));
endmodule

(* ORIG_REF_NAME = "axi_datamover_addr_cntl" *) 
module axi_cdma_0axi_datamover_addr_cntl__parameterized0
   (sig_addr2data_addr_posted,
    O1,
    sig_inhibit_rdy_n,
    sig_addr2wsc_calc_error,
    m_axi_awvalid,
    sig_addr_reg_empty,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_awburst,
    SR,
    m_axi_aclk,
    p_12_out,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    m_axi_awready,
    I1,
    I2,
    I3,
    Din,
    I4,
    I5);
  output sig_addr2data_addr_posted;
  output O1;
  output sig_inhibit_rdy_n;
  output sig_addr2wsc_calc_error;
  output m_axi_awvalid;
  output sig_addr_reg_empty;
  output [31:0]m_axi_awaddr;
  output [7:0]m_axi_awlen;
  output [2:0]m_axi_awsize;
  output [1:0]m_axi_awburst;
  input [0:0]SR;
  input m_axi_aclk;
  input p_12_out;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input m_axi_awready;
  input I1;
  input I2;
  input I3;
  input [39:0]Din;
  input I4;
  input I5;

  wire \<const0> ;
  wire \<const1> ;
  wire [39:0]Din;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire O1;
  wire [0:0]SR;
  wire \USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ;
  wire m_axi_aclk;
  wire [31:0]m_axi_awaddr;
  wire [1:0]m_axi_awburst;
  wire [7:0]m_axi_awlen;
  wire m_axi_awready;
  wire [2:0]m_axi_awsize;
  wire m_axi_awvalid;
  wire n_0_sig_addr_reg_empty_i_1;
  wire n_0_sig_addr_reg_full_i_1;
  wire n_0_sig_addr_valid_reg_i_1__0;
  wire \n_3_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ;
  wire p_12_out;
  wire [50:4]p_1_out;
  wire sig_addr2data_addr_posted;
  wire sig_addr2wsc_calc_error;
  wire sig_addr_reg_empty;
  wire sig_addr_reg_full;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_inhibit_rdy_n;
(* RTL_KEEP = "true" *)   wire sig_posted_to_axi;
(* RTL_KEEP = "true" *)   wire sig_posted_to_axi_2;
  wire sig_push_addr_reg1_out;
  wire sig_rd_empty;

axi_cdma_0axi_datamover_fifo__parameterized1 \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO 
       (.Din({I3,Din}),
        .Dout({p_1_out[50],p_1_out[48:4]}),
        .E(sig_push_addr_reg1_out),
        .I1(I1),
        .I2(I2),
        .I3(sig_addr_reg_empty),
        .I4(I4),
        .I5(I5),
        .O1(O1),
        .O2(\n_3_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .S0(\USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .SR(SR),
        .m_axi_aclk(m_axi_aclk),
        .p_12_out(p_12_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_rd_empty(sig_rd_empty));
GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
LUT1 #(
    .INIT(2'h2)) 
     i_0
       (.I0(sig_posted_to_axi),
        .O(sig_addr2data_addr_posted));
LUT5 #(
    .INIT(32'hFFFFF0E0)) 
     sig_addr_reg_empty_i_1
       (.I0(I1),
        .I1(I2),
        .I2(sig_addr_reg_empty),
        .I3(sig_rd_empty),
        .I4(n_0_sig_addr_valid_reg_i_1__0),
        .O(n_0_sig_addr_reg_empty_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_addr_reg_empty_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_addr_reg_empty_i_1),
        .Q(sig_addr_reg_empty),
        .R(\<const0> ));
LUT5 #(
    .INIT(32'hC8C808C8)) 
     sig_addr_reg_full_i_1
       (.I0(sig_push_addr_reg1_out),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I2(sig_addr_reg_full),
        .I3(m_axi_awready),
        .I4(sig_addr2wsc_calc_error),
        .O(n_0_sig_addr_reg_full_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_addr_reg_full_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_addr_reg_full_i_1),
        .Q(sig_addr_reg_full),
        .R(\<const0> ));
LUT4 #(
    .INIT(16'h40FF)) 
     sig_addr_valid_reg_i_1__0
       (.I0(sig_addr2wsc_calc_error),
        .I1(m_axi_awready),
        .I2(sig_addr_reg_full),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(n_0_sig_addr_valid_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     sig_addr_valid_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(\n_3_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO ),
        .Q(m_axi_awvalid),
        .R(n_0_sig_addr_valid_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     sig_calc_error_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[50]),
        .Q(sig_addr2wsc_calc_error),
        .R(n_0_sig_addr_valid_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[4]),
        .Q(m_axi_awaddr[0]),
        .R(n_0_sig_addr_valid_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[10] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[14]),
        .Q(m_axi_awaddr[10]),
        .R(n_0_sig_addr_valid_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[11] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[15]),
        .Q(m_axi_awaddr[11]),
        .R(n_0_sig_addr_valid_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[12] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[16]),
        .Q(m_axi_awaddr[12]),
        .R(n_0_sig_addr_valid_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[13] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[17]),
        .Q(m_axi_awaddr[13]),
        .R(n_0_sig_addr_valid_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[14] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[18]),
        .Q(m_axi_awaddr[14]),
        .R(n_0_sig_addr_valid_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[15] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[19]),
        .Q(m_axi_awaddr[15]),
        .R(n_0_sig_addr_valid_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[16] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[20]),
        .Q(m_axi_awaddr[16]),
        .R(n_0_sig_addr_valid_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[17] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[21]),
        .Q(m_axi_awaddr[17]),
        .R(n_0_sig_addr_valid_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[18] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[22]),
        .Q(m_axi_awaddr[18]),
        .R(n_0_sig_addr_valid_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[19] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[23]),
        .Q(m_axi_awaddr[19]),
        .R(n_0_sig_addr_valid_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[5]),
        .Q(m_axi_awaddr[1]),
        .R(n_0_sig_addr_valid_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[20] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[24]),
        .Q(m_axi_awaddr[20]),
        .R(n_0_sig_addr_valid_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[21] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[25]),
        .Q(m_axi_awaddr[21]),
        .R(n_0_sig_addr_valid_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[22] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[26]),
        .Q(m_axi_awaddr[22]),
        .R(n_0_sig_addr_valid_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[23] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[27]),
        .Q(m_axi_awaddr[23]),
        .R(n_0_sig_addr_valid_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[24] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[28]),
        .Q(m_axi_awaddr[24]),
        .R(n_0_sig_addr_valid_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[25] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[29]),
        .Q(m_axi_awaddr[25]),
        .R(n_0_sig_addr_valid_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[26] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[30]),
        .Q(m_axi_awaddr[26]),
        .R(n_0_sig_addr_valid_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[27] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[31]),
        .Q(m_axi_awaddr[27]),
        .R(n_0_sig_addr_valid_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[28] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[32]),
        .Q(m_axi_awaddr[28]),
        .R(n_0_sig_addr_valid_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[29] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[33]),
        .Q(m_axi_awaddr[29]),
        .R(n_0_sig_addr_valid_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[6]),
        .Q(m_axi_awaddr[2]),
        .R(n_0_sig_addr_valid_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[30] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[34]),
        .Q(m_axi_awaddr[30]),
        .R(n_0_sig_addr_valid_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[31] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[35]),
        .Q(m_axi_awaddr[31]),
        .R(n_0_sig_addr_valid_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[7]),
        .Q(m_axi_awaddr[3]),
        .R(n_0_sig_addr_valid_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[8]),
        .Q(m_axi_awaddr[4]),
        .R(n_0_sig_addr_valid_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[9]),
        .Q(m_axi_awaddr[5]),
        .R(n_0_sig_addr_valid_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[10]),
        .Q(m_axi_awaddr[6]),
        .R(n_0_sig_addr_valid_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[11]),
        .Q(m_axi_awaddr[7]),
        .R(n_0_sig_addr_valid_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[8] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[12]),
        .Q(m_axi_awaddr[8]),
        .R(n_0_sig_addr_valid_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_addr_reg_reg[9] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[13]),
        .Q(m_axi_awaddr[9]),
        .R(n_0_sig_addr_valid_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_burst_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[47]),
        .Q(m_axi_awburst[0]),
        .R(n_0_sig_addr_valid_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_burst_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[48]),
        .Q(m_axi_awburst[1]),
        .R(n_0_sig_addr_valid_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[36]),
        .Q(m_axi_awlen[0]),
        .R(n_0_sig_addr_valid_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[37]),
        .Q(m_axi_awlen[1]),
        .R(n_0_sig_addr_valid_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[38]),
        .Q(m_axi_awlen[2]),
        .R(n_0_sig_addr_valid_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[39]),
        .Q(m_axi_awlen[3]),
        .R(n_0_sig_addr_valid_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[40]),
        .Q(m_axi_awlen[4]),
        .R(n_0_sig_addr_valid_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[41]),
        .Q(m_axi_awlen[5]),
        .R(n_0_sig_addr_valid_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[42]),
        .Q(m_axi_awlen[6]),
        .R(n_0_sig_addr_valid_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_len_reg_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[43]),
        .Q(m_axi_awlen[7]),
        .R(n_0_sig_addr_valid_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_size_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[44]),
        .Q(m_axi_awsize[0]),
        .R(n_0_sig_addr_valid_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_size_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[45]),
        .Q(m_axi_awsize[1]),
        .R(n_0_sig_addr_valid_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_size_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[46]),
        .Q(m_axi_awsize[2]),
        .R(n_0_sig_addr_valid_reg_i_1__0));
(* equivalent_register_removal = "no" *) 
   (* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     sig_posted_to_axi_2_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(\USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .Q(sig_posted_to_axi_2),
        .R(SR));
(* equivalent_register_removal = "no" *) 
   (* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     sig_posted_to_axi_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(\USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .Q(sig_posted_to_axi),
        .R(SR));
endmodule

module axi_cdma_0axi_datamover_cmd_status
   (O1,
    O2,
    p_4_out,
    sig_stat2wsc_status_ready,
    p_3_out,
    O3,
    Q,
    O4,
    O5,
    O6,
    O7,
    sig_cmd2mstr_cmd_valid,
    O8,
    SR,
    m_axi_aclk,
    I1,
    sig_cntl2s2mm_cmd_tvalid,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_wsc2stat_status_valid,
    sig_cntl2s2mm_sts_tready,
    sig_mmap_reset_reg,
    cdma_tvect_out,
    p_14_out,
    E,
    sig_sm_halt_reg,
    sig_input_reg_empty,
    sig_calc_error_pushed,
    D,
    I2);
  output O1;
  output O2;
  output p_4_out;
  output sig_stat2wsc_status_ready;
  output p_3_out;
  output O3;
  output [56:0]Q;
  output O4;
  output O5;
  output O6;
  output O7;
  output sig_cmd2mstr_cmd_valid;
  output [2:0]O8;
  input [0:0]SR;
  input m_axi_aclk;
  input I1;
  input sig_cntl2s2mm_cmd_tvalid;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_wsc2stat_status_valid;
  input sig_cntl2s2mm_sts_tready;
  input sig_mmap_reset_reg;
  input [0:0]cdma_tvect_out;
  input p_14_out;
  input [0:0]E;
  input sig_sm_halt_reg;
  input sig_input_reg_empty;
  input sig_calc_error_pushed;
  input [55:0]D;
  input [2:0]I2;

  wire [55:0]D;
  wire [0:0]E;
  wire I1;
  wire [2:0]I2;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire [2:0]O8;
  wire [56:0]Q;
  wire [0:0]SR;
  wire [0:0]cdma_tvect_out;
  wire m_axi_aclk;
  wire p_14_out;
  wire p_3_out;
  wire p_4_out;
  wire sig_calc_error_pushed;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cntl2s2mm_cmd_tvalid;
  wire sig_cntl2s2mm_sts_tready;
  wire sig_input_reg_empty;
  wire sig_mmap_reset_reg;
  wire sig_sm_halt_reg;
  wire sig_stat2wsc_status_ready;
  wire sig_wsc2stat_status_valid;

axi_cdma_0axi_datamover_fifo__parameterized0 \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO 
       (.I1(O1),
        .I2(I2),
        .O1(sig_stat2wsc_status_ready),
        .O2(O2),
        .O8(O8),
        .SR(SR),
        .m_axi_aclk(m_axi_aclk),
        .p_3_out(p_3_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cntl2s2mm_sts_tready(sig_cntl2s2mm_sts_tready),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
axi_cdma_0axi_datamover_fifo I_CMD_FIFO
       (.D(D),
        .E(E),
        .I1(I1),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .O4(O4),
        .O5(O5),
        .O6(O6),
        .O7(O7),
        .Q(Q),
        .SR(SR),
        .cdma_tvect_out(cdma_tvect_out),
        .m_axi_aclk(m_axi_aclk),
        .p_14_out(p_14_out),
        .p_4_out(p_4_out),
        .sig_calc_error_pushed(sig_calc_error_pushed),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cntl2s2mm_cmd_tvalid(sig_cntl2s2mm_cmd_tvalid),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_mmap_reset_reg(sig_mmap_reset_reg),
        .sig_sm_halt_reg(sig_sm_halt_reg));
endmodule

(* ORIG_REF_NAME = "axi_datamover_cmd_status" *) 
module axi_cdma_0axi_datamover_cmd_status_3
   (O1,
    sig_stat2rsc_status_ready,
    p_13_out,
    O2,
    Q,
    O3,
    O4,
    O5,
    sig_cmd2mstr_cmd_valid,
    O6,
    O7,
    O8,
    m_axi_aclk,
    I1,
    sig_cntl2s2mm_cmd_tvalid,
    I2,
    sig_rsc2stat_status_valid,
    sig_cntl2mm2s_sts_tready,
    sig_mmap_reset_reg,
    sig_reset_reg,
    sig_init_reg2,
    sig_sm_halt_reg,
    sig_input_reg_empty,
    sig_calc_error_pushed,
    I3,
    D,
    sig_rsc2stat_status);
  output O1;
  output sig_stat2rsc_status_ready;
  output p_13_out;
  output O2;
  output [56:0]Q;
  output O3;
  output O4;
  output O5;
  output sig_cmd2mstr_cmd_valid;
  output O6;
  output O7;
  output O8;
  input m_axi_aclk;
  input I1;
  input sig_cntl2s2mm_cmd_tvalid;
  input I2;
  input sig_rsc2stat_status_valid;
  input sig_cntl2mm2s_sts_tready;
  input sig_mmap_reset_reg;
  input sig_reset_reg;
  input sig_init_reg2;
  input sig_sm_halt_reg;
  input sig_input_reg_empty;
  input sig_calc_error_pushed;
  input I3;
  input [55:0]D;
  input [2:0]sig_rsc2stat_status;

  wire [55:0]D;
  wire I1;
  wire I2;
  wire I3;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire [56:0]Q;
  wire m_axi_aclk;
  wire p_13_out;
  wire sig_calc_error_pushed;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cntl2mm2s_sts_tready;
  wire sig_cntl2s2mm_cmd_tvalid;
  wire sig_init_reg2;
  wire sig_input_reg_empty;
  wire sig_mmap_reset_reg;
  wire sig_reset_reg;
  wire [2:0]sig_rsc2stat_status;
  wire sig_rsc2stat_status_valid;
  wire sig_sm_halt_reg;
  wire sig_stat2rsc_status_ready;

axi_cdma_0axi_datamover_fifo__parameterized0_4 \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO 
       (.I2(I2),
        .I3(I3),
        .O1(sig_stat2rsc_status_ready),
        .O6(O6),
        .O7(O7),
        .O8(O8),
        .m_axi_aclk(m_axi_aclk),
        .p_13_out(p_13_out),
        .sig_cntl2mm2s_sts_tready(sig_cntl2mm2s_sts_tready),
        .sig_init_reg2(sig_init_reg2),
        .sig_reset_reg(sig_reset_reg),
        .sig_rsc2stat_status(sig_rsc2stat_status),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid));
axi_cdma_0axi_datamover_fifo_5 I_CMD_FIFO
       (.D(D),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .O4(O4),
        .O5(O5),
        .Q(Q),
        .m_axi_aclk(m_axi_aclk),
        .sig_calc_error_pushed(sig_calc_error_pushed),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cntl2s2mm_cmd_tvalid(sig_cntl2s2mm_cmd_tvalid),
        .sig_init_reg2(sig_init_reg2),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_mmap_reset_reg(sig_mmap_reset_reg),
        .sig_reset_reg(sig_reset_reg),
        .sig_sm_halt_reg(sig_sm_halt_reg));
endmodule

module axi_cdma_0axi_datamover_fifo
   (O1,
    O2,
    p_4_out,
    O3,
    Q,
    O4,
    O5,
    O6,
    O7,
    sig_cmd2mstr_cmd_valid,
    SR,
    m_axi_aclk,
    I1,
    sig_cntl2s2mm_cmd_tvalid,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_mmap_reset_reg,
    cdma_tvect_out,
    p_14_out,
    E,
    sig_sm_halt_reg,
    sig_input_reg_empty,
    sig_calc_error_pushed,
    D);
  output O1;
  output O2;
  output p_4_out;
  output O3;
  output [56:0]Q;
  output O4;
  output O5;
  output O6;
  output O7;
  output sig_cmd2mstr_cmd_valid;
  input [0:0]SR;
  input m_axi_aclk;
  input I1;
  input sig_cntl2s2mm_cmd_tvalid;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_mmap_reset_reg;
  input [0:0]cdma_tvect_out;
  input p_14_out;
  input [0:0]E;
  input sig_sm_halt_reg;
  input sig_input_reg_empty;
  input sig_calc_error_pushed;
  input [55:0]D;

  wire \<const0> ;
  wire \<const1> ;
  wire [55:0]D;
  wire [0:0]E;
  wire I1;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire [56:0]Q;
  wire [0:0]SR;
  wire [0:0]cdma_tvect_out;
  wire m_axi_aclk;
  wire \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0 ;
  wire \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1 ;
  wire n_0_sig_init_done_i_1;
  wire p_14_out;
  wire p_4_out;
  wire sig_calc_error_pushed;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cntl2s2mm_cmd_tvalid;
  wire sig_init_done;
  wire sig_input_reg_empty;
  wire sig_mmap_reset_reg;
  wire sig_sm_halt_reg;

LUT3 #(
    .INIT(8'h80)) 
     \FSM_onehot_sig_sm_state[7]_i_15 
       (.I0(p_4_out),
        .I1(cdma_tvect_out),
        .I2(p_14_out),
        .O(O7));
GND GND
       (.G(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[0]),
        .Q(Q[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[10] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[10]),
        .Q(Q[10]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[11] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[11]),
        .Q(Q[11]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[12] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[12]),
        .Q(Q[12]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[13] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[13]),
        .Q(Q[13]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[14] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[14]),
        .Q(Q[14]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[15] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[15]),
        .Q(Q[15]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[16] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[16]),
        .Q(Q[16]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[17] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[17]),
        .Q(Q[17]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[18] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[18]),
        .Q(Q[18]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[19] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[19]),
        .Q(Q[19]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[1]),
        .Q(Q[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[20] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[20]),
        .Q(Q[20]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[21] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[21]),
        .Q(Q[21]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[22]),
        .Q(Q[22]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[23]),
        .Q(Q[23]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[2]),
        .Q(Q[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[30] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\<const1> ),
        .Q(Q[24]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[32] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[24]),
        .Q(Q[25]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[33] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[25]),
        .Q(Q[26]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[26]),
        .Q(Q[27]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[27]),
        .Q(Q[28]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[36] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[28]),
        .Q(Q[29]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[37] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[29]),
        .Q(Q[30]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[30]),
        .Q(Q[31]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[31]),
        .Q(Q[32]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[3]),
        .Q(Q[3]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[40] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[32]),
        .Q(Q[33]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[33]),
        .Q(Q[34]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[34]),
        .Q(Q[35]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[43] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[35]),
        .Q(Q[36]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[44] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[36]),
        .Q(Q[37]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[37]),
        .Q(Q[38]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[46] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[38]),
        .Q(Q[39]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[47] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[39]),
        .Q(Q[40]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[48] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[40]),
        .Q(Q[41]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[41]),
        .Q(Q[42]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[4]),
        .Q(Q[4]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[50] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[42]),
        .Q(Q[43]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[51] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[43]),
        .Q(Q[44]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[52] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[44]),
        .Q(Q[45]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[53] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[45]),
        .Q(Q[46]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[46]),
        .Q(Q[47]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[55] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[47]),
        .Q(Q[48]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[48]),
        .Q(Q[49]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[49]),
        .Q(Q[50]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[50]),
        .Q(Q[51]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[59] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[51]),
        .Q(Q[52]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[5]),
        .Q(Q[5]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[60] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[52]),
        .Q(Q[53]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[61] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[53]),
        .Q(Q[54]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[62] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[54]),
        .Q(Q[55]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[55]),
        .Q(Q[56]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[6]),
        .Q(Q[6]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[7]),
        .Q(Q[7]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[8] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[8]),
        .Q(Q[8]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[9] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[9]),
        .Q(Q[9]),
        .R(SR));
LUT5 #(
    .INIT(32'hFFBA0000)) 
     \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0 
       (.I0(I1),
        .I1(sig_cntl2s2mm_cmd_tvalid),
        .I2(p_4_out),
        .I3(sig_init_done),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_empty_reg_reg 
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(\n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0 ),
        .Q(p_4_out),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'hCCCCC0CC88888888)) 
     \USE_SINGLE_REG.sig_regfifo_full_reg_i_1 
       (.I0(E),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .I4(sig_calc_error_pushed),
        .I5(sig_cmd2mstr_cmd_valid),
        .O(\n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_full_reg_reg 
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(\n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1 ),
        .Q(sig_cmd2mstr_cmd_valid),
        .R(\<const0> ));
VCC VCC
       (.P(\<const1> ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     sig_calc_error_reg_i_2__0
       (.I0(Q[8]),
        .I1(Q[11]),
        .I2(Q[10]),
        .I3(Q[4]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(O5));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     sig_calc_error_reg_i_3__0
       (.I0(Q[2]),
        .I1(Q[6]),
        .I2(Q[12]),
        .I3(Q[5]),
        .I4(Q[9]),
        .I5(Q[14]),
        .O(O6));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     sig_calc_error_reg_i_4__0
       (.I0(Q[21]),
        .I1(Q[18]),
        .I2(Q[17]),
        .I3(sig_mmap_reset_reg),
        .I4(Q[22]),
        .I5(Q[20]),
        .O(O3));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     sig_calc_error_reg_i_5__0
       (.I0(Q[13]),
        .I1(Q[3]),
        .I2(Q[16]),
        .I3(Q[19]),
        .I4(Q[7]),
        .I5(Q[15]),
        .O(O4));
LUT4 #(
    .INIT(16'h0080)) 
     sig_init_done_i_1
       (.I0(O1),
        .I1(O2),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_init_done),
        .O(n_0_sig_init_done_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_init_done_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_init_done_i_1),
        .Q(sig_init_done),
        .R(\<const0> ));
FDSE #(
    .INIT(1'b0)) 
     sig_init_reg2_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(O1),
        .Q(O2),
        .S(SR));
FDRE #(
    .INIT(1'b0)) 
     sig_init_reg_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(SR),
        .Q(O1),
        .R(\<const0> ));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module axi_cdma_0axi_datamover_fifo_5
   (O1,
    O2,
    Q,
    O3,
    O4,
    O5,
    sig_cmd2mstr_cmd_valid,
    m_axi_aclk,
    I1,
    sig_cntl2s2mm_cmd_tvalid,
    I2,
    sig_mmap_reset_reg,
    sig_reset_reg,
    sig_init_reg2,
    sig_sm_halt_reg,
    sig_input_reg_empty,
    sig_calc_error_pushed,
    I3,
    D);
  output O1;
  output O2;
  output [56:0]Q;
  output O3;
  output O4;
  output O5;
  output sig_cmd2mstr_cmd_valid;
  input m_axi_aclk;
  input I1;
  input sig_cntl2s2mm_cmd_tvalid;
  input I2;
  input sig_mmap_reset_reg;
  input sig_reset_reg;
  input sig_init_reg2;
  input sig_sm_halt_reg;
  input sig_input_reg_empty;
  input sig_calc_error_pushed;
  input I3;
  input [55:0]D;

  wire \<const0> ;
  wire \<const1> ;
  wire [55:0]D;
  wire I1;
  wire I2;
  wire I3;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire [56:0]Q;
  wire m_axi_aclk;
  wire \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1 ;
  wire \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1 ;
  wire n_0_sig_init_done_i_1;
  wire sig_calc_error_pushed;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cntl2s2mm_cmd_tvalid;
  wire sig_init_done;
  wire sig_init_reg2;
  wire sig_input_reg_empty;
  wire sig_mmap_reset_reg;
  wire sig_push_regfifo;
  wire sig_reset_reg;
  wire sig_sm_halt_reg;

GND GND
       (.G(\<const0> ));
LUT2 #(
    .INIT(4'h8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[63]_i_1 
       (.I0(O1),
        .I1(sig_cntl2s2mm_cmd_tvalid),
        .O(sig_push_regfifo));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[0]),
        .Q(Q[0]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[10] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[10]),
        .Q(Q[10]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[11] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[11]),
        .Q(Q[11]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[12] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[12]),
        .Q(Q[12]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[13] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[13]),
        .Q(Q[13]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[14] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[14]),
        .Q(Q[14]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[15] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[15]),
        .Q(Q[15]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[16] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[16]),
        .Q(Q[16]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[17] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[17]),
        .Q(Q[17]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[18] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[18]),
        .Q(Q[18]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[19] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[19]),
        .Q(Q[19]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[1]),
        .Q(Q[1]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[20] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[20]),
        .Q(Q[20]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[21] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[21]),
        .Q(Q[21]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[22]),
        .Q(Q[22]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[23]),
        .Q(Q[23]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[2]),
        .Q(Q[2]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[30] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(\<const1> ),
        .Q(Q[24]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[32] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[24]),
        .Q(Q[25]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[33] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[25]),
        .Q(Q[26]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[26]),
        .Q(Q[27]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[27]),
        .Q(Q[28]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[36] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[28]),
        .Q(Q[29]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[37] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[29]),
        .Q(Q[30]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[30]),
        .Q(Q[31]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[31]),
        .Q(Q[32]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[3]),
        .Q(Q[3]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[40] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[32]),
        .Q(Q[33]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[33]),
        .Q(Q[34]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[34]),
        .Q(Q[35]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[43] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[35]),
        .Q(Q[36]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[44] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[36]),
        .Q(Q[37]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[37]),
        .Q(Q[38]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[46] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[38]),
        .Q(Q[39]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[47] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[39]),
        .Q(Q[40]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[48] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[40]),
        .Q(Q[41]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[41]),
        .Q(Q[42]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[4]),
        .Q(Q[4]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[50] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[42]),
        .Q(Q[43]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[51] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[43]),
        .Q(Q[44]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[52] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[44]),
        .Q(Q[45]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[53] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[45]),
        .Q(Q[46]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[46]),
        .Q(Q[47]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[55] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[47]),
        .Q(Q[48]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[48]),
        .Q(Q[49]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[49]),
        .Q(Q[50]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[50]),
        .Q(Q[51]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[59] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[51]),
        .Q(Q[52]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[5]),
        .Q(Q[5]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[60] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[52]),
        .Q(Q[53]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[61] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[53]),
        .Q(Q[54]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[62] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[54]),
        .Q(Q[55]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[55]),
        .Q(Q[56]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[6]),
        .Q(Q[6]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[7]),
        .Q(Q[7]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[8] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[8]),
        .Q(Q[8]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[9] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[9]),
        .Q(Q[9]),
        .R(I3));
LUT5 #(
    .INIT(32'hFFAE0000)) 
     \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1 
       (.I0(I1),
        .I1(O1),
        .I2(sig_cntl2s2mm_cmd_tvalid),
        .I3(sig_init_done),
        .I4(I2),
        .O(\n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_empty_reg_reg 
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(\n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1 ),
        .Q(O1),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'hCCCCC0CC88888888)) 
     \USE_SINGLE_REG.sig_regfifo_full_reg_i_1 
       (.I0(sig_push_regfifo),
        .I1(I2),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .I4(sig_calc_error_pushed),
        .I5(sig_cmd2mstr_cmd_valid),
        .O(\n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_full_reg_reg 
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(\n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1 ),
        .Q(sig_cmd2mstr_cmd_valid),
        .R(\<const0> ));
VCC VCC
       (.P(\<const1> ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     sig_calc_error_reg_i_2
       (.I0(Q[8]),
        .I1(Q[11]),
        .I2(Q[10]),
        .I3(Q[4]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(O4));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     sig_calc_error_reg_i_3
       (.I0(Q[2]),
        .I1(Q[6]),
        .I2(Q[12]),
        .I3(Q[5]),
        .I4(Q[9]),
        .I5(Q[14]),
        .O(O5));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     sig_calc_error_reg_i_4
       (.I0(Q[21]),
        .I1(Q[18]),
        .I2(Q[17]),
        .I3(sig_mmap_reset_reg),
        .I4(Q[22]),
        .I5(Q[20]),
        .O(O2));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     sig_calc_error_reg_i_5
       (.I0(Q[13]),
        .I1(Q[3]),
        .I2(Q[16]),
        .I3(Q[19]),
        .I4(Q[7]),
        .I5(Q[15]),
        .O(O3));
LUT4 #(
    .INIT(16'h0080)) 
     sig_init_done_i_1
       (.I0(sig_reset_reg),
        .I1(sig_init_reg2),
        .I2(I2),
        .I3(sig_init_done),
        .O(n_0_sig_init_done_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_init_done_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_init_done_i_1),
        .Q(sig_init_done),
        .R(\<const0> ));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module axi_cdma_0axi_datamover_fifo__parameterized0
   (O1,
    p_3_out,
    O8,
    m_axi_aclk,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_wsc2stat_status_valid,
    sig_cntl2s2mm_sts_tready,
    I1,
    O2,
    SR,
    I2);
  output O1;
  output p_3_out;
  output [2:0]O8;
  input m_axi_aclk;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_wsc2stat_status_valid;
  input sig_cntl2s2mm_sts_tready;
  input I1;
  input O2;
  input [0:0]SR;
  input [2:0]I2;

  wire \<const0> ;
  wire \<const1> ;
  wire I1;
  wire [2:0]I2;
  wire O1;
  wire O2;
  wire [2:0]O8;
  wire [0:0]SR;
  wire m_axi_aclk;
  wire \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__2 ;
  wire \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1 ;
  wire n_0_sig_init_done_i_1;
  wire p_3_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cntl2s2mm_sts_tready;
  wire sig_init_done;
  wire sig_push_regfifo;
  wire sig_wsc2stat_status_valid;

GND GND
       (.G(\<const0> ));
LUT2 #(
    .INIT(4'h8)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[6]_i_1 
       (.I0(O1),
        .I1(sig_wsc2stat_status_valid),
        .O(sig_push_regfifo));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I2[0]),
        .Q(O8[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I2[1]),
        .Q(O8[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(I2[2]),
        .Q(O8[2]),
        .R(SR));
LUT6 #(
    .INIT(64'hAAAAAAAAAA080808)) 
     \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__2 
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(O1),
        .I2(sig_wsc2stat_status_valid),
        .I3(sig_cntl2s2mm_sts_tready),
        .I4(p_3_out),
        .I5(sig_init_done),
        .O(\n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__2 ));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_empty_reg_reg 
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(\n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__2 ),
        .Q(O1),
        .R(\<const0> ));
LUT5 #(
    .INIT(32'h00F08080)) 
     \USE_SINGLE_REG.sig_regfifo_full_reg_i_1 
       (.I0(sig_wsc2stat_status_valid),
        .I1(O1),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_cntl2s2mm_sts_tready),
        .I4(p_3_out),
        .O(\n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_full_reg_reg 
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(\n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1 ),
        .Q(p_3_out),
        .R(\<const0> ));
VCC VCC
       (.P(\<const1> ));
LUT4 #(
    .INIT(16'h0080)) 
     sig_init_done_i_1
       (.I0(I1),
        .I1(O2),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_init_done),
        .O(n_0_sig_init_done_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_init_done_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_init_done_i_1),
        .Q(sig_init_done),
        .R(\<const0> ));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module axi_cdma_0axi_datamover_fifo__parameterized0_4
   (O1,
    p_13_out,
    O6,
    O7,
    O8,
    m_axi_aclk,
    I2,
    sig_rsc2stat_status_valid,
    sig_cntl2mm2s_sts_tready,
    sig_reset_reg,
    sig_init_reg2,
    sig_rsc2stat_status,
    I3);
  output O1;
  output p_13_out;
  output O6;
  output O7;
  output O8;
  input m_axi_aclk;
  input I2;
  input sig_rsc2stat_status_valid;
  input sig_cntl2mm2s_sts_tready;
  input sig_reset_reg;
  input sig_init_reg2;
  input [2:0]sig_rsc2stat_status;
  input I3;

  wire \<const0> ;
  wire \<const1> ;
  wire I2;
  wire I3;
  wire O1;
  wire O6;
  wire O7;
  wire O8;
  wire m_axi_aclk;
  wire \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg[4]_i_1 ;
  wire \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg[5]_i_1 ;
  wire \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg[6]_i_1 ;
  wire \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__1 ;
  wire \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1 ;
  wire n_0_sig_init_done_i_1;
  wire p_13_out;
  wire sig_cntl2mm2s_sts_tready;
  wire sig_init_done;
  wire sig_init_reg2;
  wire sig_reset_reg;
  wire [2:0]sig_rsc2stat_status;
  wire sig_rsc2stat_status_valid;

GND GND
       (.G(\<const0> ));
LUT4 #(
    .INIT(16'hBF80)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[4]_i_1 
       (.I0(sig_rsc2stat_status[0]),
        .I1(O1),
        .I2(sig_rsc2stat_status_valid),
        .I3(O8),
        .O(\n_0_USE_SINGLE_REG.sig_regfifo_dout_reg[4]_i_1 ));
LUT4 #(
    .INIT(16'hBF80)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[5]_i_1 
       (.I0(sig_rsc2stat_status[1]),
        .I1(O1),
        .I2(sig_rsc2stat_status_valid),
        .I3(O7),
        .O(\n_0_USE_SINGLE_REG.sig_regfifo_dout_reg[5]_i_1 ));
LUT4 #(
    .INIT(16'hBF80)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg[6]_i_1 
       (.I0(sig_rsc2stat_status[2]),
        .I1(O1),
        .I2(sig_rsc2stat_status_valid),
        .I3(O6),
        .O(\n_0_USE_SINGLE_REG.sig_regfifo_dout_reg[6]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(\n_0_USE_SINGLE_REG.sig_regfifo_dout_reg[4]_i_1 ),
        .Q(O8),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(\n_0_USE_SINGLE_REG.sig_regfifo_dout_reg[5]_i_1 ),
        .Q(O7),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(\n_0_USE_SINGLE_REG.sig_regfifo_dout_reg[6]_i_1 ),
        .Q(O6),
        .R(I3));
LUT6 #(
    .INIT(64'hAAAAAAAAAA080808)) 
     \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__1 
       (.I0(I2),
        .I1(O1),
        .I2(sig_rsc2stat_status_valid),
        .I3(sig_cntl2mm2s_sts_tready),
        .I4(p_13_out),
        .I5(sig_init_done),
        .O(\n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_empty_reg_reg 
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(\n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__1 ),
        .Q(O1),
        .R(\<const0> ));
LUT5 #(
    .INIT(32'h00F08080)) 
     \USE_SINGLE_REG.sig_regfifo_full_reg_i_1 
       (.I0(sig_rsc2stat_status_valid),
        .I1(O1),
        .I2(I2),
        .I3(sig_cntl2mm2s_sts_tready),
        .I4(p_13_out),
        .O(\n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \USE_SINGLE_REG.sig_regfifo_full_reg_reg 
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(\n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1 ),
        .Q(p_13_out),
        .R(\<const0> ));
VCC VCC
       (.P(\<const1> ));
LUT4 #(
    .INIT(16'h0080)) 
     sig_init_done_i_1
       (.I0(sig_reset_reg),
        .I1(sig_init_reg2),
        .I2(I2),
        .I3(sig_init_done),
        .O(n_0_sig_init_done_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_init_done_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_init_done_i_1),
        .Q(sig_init_done),
        .R(\<const0> ));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module axi_cdma_0axi_datamover_fifo__parameterized1
   (sig_rd_empty,
    O1,
    sig_inhibit_rdy_n,
    O2,
    Dout,
    E,
    S0,
    SR,
    m_axi_aclk,
    p_12_out,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    I1,
    I2,
    I3,
    Din,
    I4,
    I5);
  output sig_rd_empty;
  output O1;
  output sig_inhibit_rdy_n;
  output O2;
  output [45:0]Dout;
  output [0:0]E;
  output S0;
  input [0:0]SR;
  input m_axi_aclk;
  input p_12_out;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input I1;
  input I2;
  input I3;
  input [40:0]Din;
  input I4;
  input I5;

  wire \<const0> ;
  wire \<const1> ;
  wire [40:0]Din;
  wire [45:0]Dout;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire O1;
  wire O2;
  wire S0;
  wire [0:0]SR;
  wire m_axi_aclk;
  wire n_0_sig_inhibit_rdy_n_i_1__3;
  wire n_0_sig_init_done_i_1;
  wire p_12_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_inhibit_rdy_n;
  wire sig_init_done;
  wire sig_rd_empty;

GND GND
       (.G(\<const0> ));
axi_cdma_0srl_fifo_f \USE_SRL_FIFO.I_SYNC_FIFO 
       (.Din(Din),
        .Dout(Dout),
        .E(E),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .O1(sig_rd_empty),
        .O2(O1),
        .O3(O2),
        .S0(S0),
        .SR(SR),
        .m_axi_aclk(m_axi_aclk),
        .p_12_out(p_12_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n));
VCC VCC
       (.P(\<const1> ));
(* SOFT_HLUTNM = "soft_lutpair254" *) 
   LUT3 #(
    .INIT(8'hA8)) 
     sig_inhibit_rdy_n_i_1__3
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(sig_inhibit_rdy_n),
        .I2(sig_init_done),
        .O(n_0_sig_inhibit_rdy_n_i_1__3));
FDRE #(
    .INIT(1'b0)) 
     sig_inhibit_rdy_n_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_inhibit_rdy_n_i_1__3),
        .Q(sig_inhibit_rdy_n),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair254" *) 
   LUT4 #(
    .INIT(16'h0080)) 
     sig_init_done_i_1
       (.I0(I4),
        .I1(I5),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_init_done),
        .O(n_0_sig_init_done_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_init_done_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_init_done_i_1),
        .Q(sig_init_done),
        .R(\<const0> ));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module axi_cdma_0axi_datamover_fifo__parameterized1_7
   (sig_rd_empty,
    O1,
    sig_inhibit_rdy_n,
    O2,
    Dout,
    E,
    O3,
    I1,
    m_axi_aclk,
    sig_mstr2addr_cmd_valid,
    I2,
    sig_halt_reg,
    I3,
    Din,
    sig_reset_reg,
    sig_init_reg2);
  output sig_rd_empty;
  output O1;
  output sig_inhibit_rdy_n;
  output O2;
  output [45:0]Dout;
  output [0:0]E;
  output O3;
  input I1;
  input m_axi_aclk;
  input sig_mstr2addr_cmd_valid;
  input I2;
  input sig_halt_reg;
  input I3;
  input [40:0]Din;
  input sig_reset_reg;
  input sig_init_reg2;

  wire \<const0> ;
  wire \<const1> ;
  wire [40:0]Din;
  wire [45:0]Dout;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire I3;
  wire O1;
  wire O2;
  wire O3;
  wire m_axi_aclk;
  wire n_0_sig_inhibit_rdy_n_i_1;
  wire n_0_sig_init_done_i_1;
  wire sig_halt_reg;
  wire sig_inhibit_rdy_n;
  wire sig_init_done;
  wire sig_init_reg2;
  wire sig_mstr2addr_cmd_valid;
  wire sig_rd_empty;
  wire sig_reset_reg;

GND GND
       (.G(\<const0> ));
axi_cdma_0srl_fifo_f_8 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.Din(Din),
        .Dout(Dout),
        .E(E),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .O1(sig_rd_empty),
        .O2(O1),
        .O3(O2),
        .O4(O3),
        .m_axi_aclk(m_axi_aclk),
        .sig_halt_reg(sig_halt_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid));
VCC VCC
       (.P(\<const1> ));
(* SOFT_HLUTNM = "soft_lutpair33" *) 
   LUT3 #(
    .INIT(8'hA8)) 
     sig_inhibit_rdy_n_i_1
       (.I0(I2),
        .I1(sig_inhibit_rdy_n),
        .I2(sig_init_done),
        .O(n_0_sig_inhibit_rdy_n_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_inhibit_rdy_n_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_inhibit_rdy_n_i_1),
        .Q(sig_inhibit_rdy_n),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair33" *) 
   LUT4 #(
    .INIT(16'h0080)) 
     sig_init_done_i_1
       (.I0(sig_reset_reg),
        .I1(sig_init_reg2),
        .I2(I2),
        .I3(sig_init_done),
        .O(n_0_sig_init_done_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_init_done_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_init_done_i_1),
        .Q(sig_init_done),
        .R(\<const0> ));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module axi_cdma_0axi_datamover_fifo__parameterized2
   (O1,
    O2,
    sig_clr_cmd2data_valid,
    O3,
    O4,
    sig_push_dqual_reg,
    O5,
    O6,
    SR,
    D,
    E,
    Dout,
    I1,
    m_axi_aclk,
    sig_mstr2data_cmd_valid,
    I2,
    I3,
    I4,
    I5,
    sig_first_dbeat,
    sig_dqual_reg_empty,
    I6,
    m_axi_rlast,
    I7,
    sig_halt_reg,
    I8,
    sig_next_sequential_reg,
    I9,
    Q,
    I10,
    I11,
    I12,
    sig_rsc2stat_status_valid,
    sig_stat2rsc_status_ready,
    sig_next_calc_error_reg,
    Din,
    sig_reset_reg,
    sig_init_reg2);
  output O1;
  output O2;
  output sig_clr_cmd2data_valid;
  output O3;
  output O4;
  output sig_push_dqual_reg;
  output O5;
  output O6;
  output [0:0]SR;
  output [7:0]D;
  output [0:0]E;
  output [67:0]Dout;
  input I1;
  input m_axi_aclk;
  input sig_mstr2data_cmd_valid;
  input I2;
  input I3;
  input I4;
  input I5;
  input sig_first_dbeat;
  input sig_dqual_reg_empty;
  input I6;
  input m_axi_rlast;
  input I7;
  input sig_halt_reg;
  input I8;
  input sig_next_sequential_reg;
  input I9;
  input [7:0]Q;
  input I10;
  input I11;
  input I12;
  input sig_rsc2stat_status_valid;
  input sig_stat2rsc_status_ready;
  input sig_next_calc_error_reg;
  input [74:0]Din;
  input sig_reset_reg;
  input sig_init_reg2;

  wire \<const0> ;
  wire \<const1> ;
  wire [7:0]D;
  wire [74:0]Din;
  wire [67:0]Dout;
  wire [0:0]E;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire [7:0]Q;
  wire [0:0]SR;
  wire m_axi_aclk;
  wire m_axi_rlast;
  wire n_0_sig_inhibit_rdy_n_i_1__0;
  wire n_0_sig_init_done_i_1;
  wire sig_clr_cmd2data_valid;
  wire sig_dqual_reg_empty;
  wire sig_first_dbeat;
  wire sig_halt_reg;
  wire sig_init_done;
  wire sig_init_reg2;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg;
  wire sig_next_sequential_reg;
  wire sig_push_dqual_reg;
  wire sig_reset_reg;
  wire sig_rsc2stat_status_valid;
  wire sig_stat2rsc_status_ready;

GND GND
       (.G(\<const0> ));
axi_cdma_0srl_fifo_f__parameterized0 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .Din(Din),
        .Dout(Dout),
        .E(E),
        .I1(I1),
        .I10(I9),
        .I11(I10),
        .I12(I11),
        .I13(I12),
        .I2(O2),
        .I3(I2),
        .I4(I3),
        .I5(I4),
        .I6(I5),
        .I7(I6),
        .I8(I7),
        .I9(I8),
        .O1(O1),
        .O2(O5),
        .O3(O3),
        .O4(O4),
        .O5(O6),
        .Q(Q),
        .SR(SR),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_rlast(m_axi_rlast),
        .sig_clr_cmd2data_valid(sig_clr_cmd2data_valid),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_first_dbeat(sig_first_dbeat),
        .sig_halt_reg(sig_halt_reg),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_push_dqual_reg(sig_push_dqual_reg),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stat2rsc_status_ready(sig_stat2rsc_status_ready));
VCC VCC
       (.P(\<const1> ));
(* SOFT_HLUTNM = "soft_lutpair140" *) 
   LUT3 #(
    .INIT(8'hA8)) 
     sig_inhibit_rdy_n_i_1__0
       (.I0(I3),
        .I1(O2),
        .I2(sig_init_done),
        .O(n_0_sig_inhibit_rdy_n_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     sig_inhibit_rdy_n_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_inhibit_rdy_n_i_1__0),
        .Q(O2),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair140" *) 
   LUT4 #(
    .INIT(16'h0080)) 
     sig_init_done_i_1
       (.I0(sig_reset_reg),
        .I1(sig_init_reg2),
        .I2(I3),
        .I3(sig_init_done),
        .O(n_0_sig_init_done_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_init_done_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_init_done_i_1),
        .Q(sig_init_done),
        .R(\<const0> ));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module axi_cdma_0axi_datamover_fifo__parameterized3
   (sig_rd_empty,
    D,
    O1,
    O2,
    E,
    m_axi_bready,
    S,
    SR,
    m_axi_aclk,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_addr2data_addr_posted,
    Q,
    Dout,
    I1,
    I2,
    m_axi_bvalid,
    sig_coelsc_reg_empty,
    sig_rd_empty_0,
    m_axi_bresp,
    I4,
    I5);
  output sig_rd_empty;
  output [2:0]D;
  output O1;
  output O2;
  output [0:0]E;
  output m_axi_bready;
  input S;
  input [0:0]SR;
  input m_axi_aclk;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_addr2data_addr_posted;
  input [3:0]Q;
  input [0:0]Dout;
  input [1:0]I1;
  input I2;
  input m_axi_bvalid;
  input sig_coelsc_reg_empty;
  input sig_rd_empty_0;
  input [1:0]m_axi_bresp;
  input I4;
  input I5;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]D;
  wire [0:0]Dout;
  wire [0:0]E;
  wire [1:0]I1;
  wire I2;
  wire I4;
  wire I5;
  wire O1;
  wire O2;
  wire [3:0]Q;
  wire S;
  wire [0:0]SR;
  wire m_axi_aclk;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire n_0_sig_inhibit_rdy_n_i_1__1;
  wire n_0_sig_init_done_i_1;
  wire sig_addr2data_addr_posted;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_coelsc_reg_empty;
  wire sig_inhibit_rdy_n;
  wire sig_init_done;
  wire sig_rd_empty;
  wire sig_rd_empty_0;

GND GND
       (.G(\<const0> ));
axi_cdma_0srl_fifo_f__parameterized1 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .Dout(Dout),
        .E(E),
        .I1(I1),
        .I2(I2),
        .O1(sig_rd_empty),
        .O2(O1),
        .O3(O2),
        .Q(Q),
        .S(S),
        .SR(SR),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .sig_addr2data_addr_posted(sig_addr2data_addr_posted),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_rd_empty_0(sig_rd_empty_0));
VCC VCC
       (.P(\<const1> ));
(* SOFT_HLUTNM = "soft_lutpair252" *) 
   LUT3 #(
    .INIT(8'hA8)) 
     sig_inhibit_rdy_n_i_1__1
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(sig_inhibit_rdy_n),
        .I2(sig_init_done),
        .O(n_0_sig_inhibit_rdy_n_i_1__1));
FDRE #(
    .INIT(1'b0)) 
     sig_inhibit_rdy_n_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_inhibit_rdy_n_i_1__1),
        .Q(sig_inhibit_rdy_n),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair252" *) 
   LUT4 #(
    .INIT(16'h0080)) 
     sig_init_done_i_1
       (.I0(I4),
        .I1(I5),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_init_done),
        .O(n_0_sig_init_done_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_init_done_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_init_done_i_1),
        .Q(sig_init_done),
        .R(\<const0> ));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module axi_cdma_0axi_datamover_fifo__parameterized4
   (sig_rd_empty,
    O2,
    O1,
    D,
    sig_push_coelsc_reg,
    Dout,
    E,
    O4,
    O3,
    p_4_out,
    S,
    SR,
    m_axi_aclk,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    Q,
    I1,
    sig_coelsc_reg_empty,
    sig_rd_empty_0,
    sig_push_to_wsc,
    sig_tlast_err_stop,
    I2,
    Din,
    I4,
    I5);
  output sig_rd_empty;
  output O2;
  output O1;
  output [2:0]D;
  output sig_push_coelsc_reg;
  output [1:0]Dout;
  output [0:0]E;
  output O4;
  output O3;
  output p_4_out;
  output S;
  input [0:0]SR;
  input m_axi_aclk;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input [3:0]Q;
  input I1;
  input sig_coelsc_reg_empty;
  input sig_rd_empty_0;
  input sig_push_to_wsc;
  input sig_tlast_err_stop;
  input [0:0]I2;
  input [2:0]Din;
  input I4;
  input I5;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]D;
  wire [2:0]Din;
  wire [1:0]Dout;
  wire [0:0]E;
  wire I1;
  wire [0:0]I2;
  wire I4;
  wire I5;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire [3:0]Q;
  wire S;
  wire [0:0]SR;
  wire m_axi_aclk;
  wire n_0_sig_inhibit_rdy_n_i_1__2;
  wire n_0_sig_init_done_i_1;
  wire p_4_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_coelsc_reg_empty;
  wire sig_init_done;
  wire sig_push_coelsc_reg;
  wire sig_push_to_wsc;
  wire sig_rd_empty;
  wire sig_rd_empty_0;
  wire sig_tlast_err_stop;

GND GND
       (.G(\<const0> ));
axi_cdma_0srl_fifo_f__parameterized2 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .Din(Din),
        .Dout(Dout),
        .E(E),
        .I1(I1),
        .I2(O1),
        .I3(I2),
        .O1(sig_rd_empty),
        .O2(O2),
        .O3(sig_push_coelsc_reg),
        .O4(O4),
        .O5(O3),
        .Q(Q),
        .S(S),
        .SR(SR),
        .m_axi_aclk(m_axi_aclk),
        .p_4_out(p_4_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_rd_empty_0(sig_rd_empty_0),
        .sig_tlast_err_stop(sig_tlast_err_stop));
VCC VCC
       (.P(\<const1> ));
(* SOFT_HLUTNM = "soft_lutpair250" *) 
   LUT3 #(
    .INIT(8'hA8)) 
     sig_inhibit_rdy_n_i_1__2
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(O1),
        .I2(sig_init_done),
        .O(n_0_sig_inhibit_rdy_n_i_1__2));
FDRE #(
    .INIT(1'b0)) 
     sig_inhibit_rdy_n_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_inhibit_rdy_n_i_1__2),
        .Q(O1),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair250" *) 
   LUT4 #(
    .INIT(16'h0080)) 
     sig_init_done_i_1
       (.I0(I4),
        .I1(I5),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_init_done),
        .O(n_0_sig_init_done_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_init_done_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_init_done_i_1),
        .Q(sig_init_done),
        .R(\<const0> ));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module axi_cdma_0axi_datamover_fifo__parameterized5
   (sig_rd_empty,
    O1,
    O2,
    sig_clr_cmd2data_valid,
    O3,
    O4,
    S0,
    O5,
    Dout,
    D,
    SR,
    m_axi_aclk,
    p_1_out,
    I1,
    sig_push_dqual_reg,
    I2,
    I3,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_next_sequential_reg,
    I4,
    sig_dqual_reg_empty,
    I5,
    I6,
    I7,
    I8,
    I9,
    sig_skid2data_wready,
    I10,
    Q,
    I11,
    I12,
    I13,
    Din,
    I14,
    I15);
  output sig_rd_empty;
  output O1;
  output O2;
  output sig_clr_cmd2data_valid;
  output O3;
  output O4;
  output S0;
  output O5;
  output [67:0]Dout;
  output [7:0]D;
  input [0:0]SR;
  input m_axi_aclk;
  input p_1_out;
  input I1;
  input sig_push_dqual_reg;
  input I2;
  input I3;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_next_sequential_reg;
  input I4;
  input sig_dqual_reg_empty;
  input I5;
  input I6;
  input I7;
  input I8;
  input I9;
  input sig_skid2data_wready;
  input I10;
  input [7:0]Q;
  input I11;
  input I12;
  input I13;
  input [74:0]Din;
  input I14;
  input I15;

  wire \<const0> ;
  wire \<const1> ;
  wire [7:0]D;
  wire [74:0]Din;
  wire [67:0]Dout;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire [7:0]Q;
  wire S0;
  wire [0:0]SR;
  wire m_axi_aclk;
  wire n_0_sig_inhibit_rdy_n_i_1__4;
  wire n_0_sig_init_done_i_1;
  wire p_1_out;
  wire sig_clr_cmd2data_valid;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_dqual_reg_empty;
  wire sig_init_done;
  wire sig_next_sequential_reg;
  wire sig_push_dqual_reg;
  wire sig_rd_empty;
  wire sig_skid2data_wready;

GND GND
       (.G(\<const0> ));
axi_cdma_0srl_fifo_f__parameterized3 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .Din(Din),
        .Dout(Dout),
        .I1(O2),
        .I10(I9),
        .I11(I10),
        .I12(I11),
        .I13(I12),
        .I14(I13),
        .I2(I1),
        .I3(I2),
        .I4(I3),
        .I5(I4),
        .I6(I5),
        .I7(I6),
        .I8(I7),
        .I9(I8),
        .O1(O1),
        .O2(S0),
        .O3(O3),
        .O4(O4),
        .O5(O5),
        .Q(Q),
        .SR(SR),
        .m_axi_aclk(m_axi_aclk),
        .p_1_out(p_1_out),
        .sig_clr_cmd2data_valid(sig_clr_cmd2data_valid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_push_dqual_reg(sig_push_dqual_reg),
        .sig_rd_empty(sig_rd_empty),
        .sig_skid2data_wready(sig_skid2data_wready));
VCC VCC
       (.P(\<const1> ));
(* SOFT_HLUTNM = "soft_lutpair255" *) 
   LUT3 #(
    .INIT(8'hA8)) 
     sig_inhibit_rdy_n_i_1__4
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(O2),
        .I2(sig_init_done),
        .O(n_0_sig_inhibit_rdy_n_i_1__4));
FDRE #(
    .INIT(1'b0)) 
     sig_inhibit_rdy_n_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_inhibit_rdy_n_i_1__4),
        .Q(O2),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair255" *) 
   LUT4 #(
    .INIT(16'h0080)) 
     sig_init_done_i_1
       (.I0(I14),
        .I1(I15),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_init_done),
        .O(n_0_sig_init_done_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_init_done_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_init_done_i_1),
        .Q(sig_init_done),
        .R(\<const0> ));
endmodule

module axi_cdma_0axi_datamover_mm2s_full_wrap
   (sig_stream_rst,
    Din,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    p_16_out,
    m_axi_arvalid,
    sig_next_eof_reg,
    O1,
    sig_bytes_to_mbaa_im0,
    p_13_out,
    O2,
    O3,
    CO,
    m_axi_rready,
    O4,
    O5,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    m_axi_arburst,
    O6,
    O7,
    O8,
    m_axi_aclk,
    sig_rst2dm_resetn,
    sig_last_mmap_dbeat,
    DI,
    S,
    I1,
    sig_cntl2s2mm_cmd_tvalid,
    sig_cntl2mm2s_sts_tready,
    sig_s_h_halt_reg,
    sig_dm_s2mm_halt,
    sig_halt_reg,
    I2,
    m_axi_rlast,
    I3,
    m_axi_rvalid,
    sig_halt_reg_dly3,
    m_axi_arready,
    Q,
    sig_reset_reg,
    sig_init_reg2,
    D,
    m_axi_rresp);
  output sig_stream_rst;
  output [0:0]Din;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output p_16_out;
  output m_axi_arvalid;
  output sig_next_eof_reg;
  output O1;
  output [3:0]sig_bytes_to_mbaa_im0;
  output p_13_out;
  output O2;
  output O3;
  output [0:0]CO;
  output m_axi_rready;
  output O4;
  output O5;
  output [31:0]m_axi_araddr;
  output [7:0]m_axi_arlen;
  output [2:0]m_axi_arsize;
  output [1:0]m_axi_arburst;
  output O6;
  output O7;
  output O8;
  input m_axi_aclk;
  input sig_rst2dm_resetn;
  input sig_last_mmap_dbeat;
  input [0:0]DI;
  input [0:0]S;
  input [1:0]I1;
  input sig_cntl2s2mm_cmd_tvalid;
  input sig_cntl2mm2s_sts_tready;
  input sig_s_h_halt_reg;
  input sig_dm_s2mm_halt;
  input sig_halt_reg;
  input I2;
  input m_axi_rlast;
  input I3;
  input m_axi_rvalid;
  input sig_halt_reg_dly3;
  input m_axi_arready;
  input [31:0]Q;
  input sig_reset_reg;
  input sig_init_reg2;
  input [55:0]D;
  input [1:0]m_axi_rresp;

  wire [0:0]CO;
  wire [55:0]D;
  wire [0:0]DI;
  wire [0:0]Din;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ;
  wire [1:0]I1;
  wire I2;
  wire I3;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire [31:0]Q;
  wire [0:0]S;
  wire m_axi_aclk;
  wire [31:0]m_axi_araddr;
  wire [1:0]m_axi_arburst;
  wire [7:0]m_axi_arlen;
  wire m_axi_arready;
  wire [2:0]m_axi_arsize;
  wire m_axi_arvalid;
  wire m_axi_rlast;
  wire m_axi_rready;
  wire [1:0]m_axi_rresp;
  wire m_axi_rvalid;
  wire n_0_I_RD_DATA_CNTL;
  wire n_0_sig_addr_aligned_ireg1_i_1;
  wire n_0_sig_brst_cnt_eq_one_ireg1_i_1;
  wire n_0_sig_calc_error_pushed_i_1;
  wire n_0_sig_calc_error_reg_i_1;
  wire n_0_sig_input_burst_type_reg_i_1;
  wire n_0_sig_input_eof_reg_i_1;
  wire n_0_sig_no_btt_residue_ireg1_i_1;
  wire n_0_sig_parent_done_i_1;
  wire n_0_sig_xfer_len_eq_0_ireg3_i_1;
  wire n_10_I_RD_DATA_CNTL;
  wire n_12_I_MSTR_PCC;
  wire n_132_I_MSTR_PCC;
  wire n_133_I_MSTR_PCC;
  wire n_134_I_MSTR_PCC;
  wire n_135_I_MSTR_PCC;
  wire n_136_I_MSTR_PCC;
  wire n_137_I_MSTR_PCC;
  wire n_138_I_MSTR_PCC;
  wire n_139_I_MSTR_PCC;
  wire n_13_I_MSTR_PCC;
  wire n_14_I_MSTR_PCC;
  wire n_15_I_MSTR_PCC;
  wire n_1_I_ADDR_CNTL;
  wire n_3_I_CMD_STATUS;
  wire n_61_I_CMD_STATUS;
  wire n_62_I_CMD_STATUS;
  wire n_63_I_CMD_STATUS;
  wire n_7_I_MSTR_PCC;
  wire n_7_I_RD_DATA_CNTL;
  wire n_8_I_MSTR_PCC;
  wire n_9_I_MSTR_PCC;
  wire p_13_out;
  wire p_16_out;
  wire sig_addr2data_addr_posted;
  wire sig_addr2rsc_calc_error;
  wire sig_addr_reg_empty;
  wire [3:0]sig_bytes_to_mbaa_im0;
  wire sig_calc_error_pushed;
  wire sig_clr_cmd2data_valid;
  wire sig_cmd2mstr_cmd_valid;
  wire [63:0]sig_cmd2mstr_command;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cntl2mm2s_sts_tready;
  wire sig_cntl2s2mm_cmd_tvalid;
  wire sig_data2rsc_slverr;
  wire sig_data2rsc_valid;
  wire sig_dm_s2mm_halt;
  wire sig_halt_reg;
  wire sig_halt_reg_dly3;
  wire sig_init_reg2;
  wire sig_input_reg_empty;
  wire sig_last_mmap_dbeat;
  wire sig_last_xfer_valid_im1;
  wire sig_ld_xfer_reg;
  wire sig_ld_xfer_reg_tmp;
  wire [8:8]sig_mbaa_addr_cntr_slice_im0;
  wire sig_mmap_reset_reg;
  wire [31:0]sig_mstr2addr_addr;
  wire [0:0]sig_mstr2addr_burst;
  wire sig_mstr2addr_cmd_valid;
  wire sig_mstr2data_cmd_cmplt;
  wire sig_mstr2data_cmd_valid;
  wire sig_mstr2data_eof;
  wire [31:0]sig_mstr2data_last_strb;
  wire [6:0]sig_mstr2data_len;
  wire sig_mstr2data_sequential;
  wire [31:0]sig_mstr2data_strt_strb;
  wire sig_next_eof_reg;
  wire sig_parent_done;
  wire sig_push_input_reg12_out;
  wire sig_rd_sts_decerr_reg0;
  wire sig_rd_sts_interr_reg0;
  wire sig_rd_sts_reg_full0;
  wire sig_reset_reg;
  wire sig_rsc2data_ready;
  wire [6:4]sig_rsc2stat_status;
  wire sig_rsc2stat_status_valid;
  wire sig_rst2dm_resetn;
  wire sig_s_h_halt_reg;
  wire sig_sm_halt_reg;
  wire sig_sm_ld_calc1_reg;
  wire sig_sm_ld_calc3_reg;
  wire sig_sm_pop_input_reg;
  wire sig_stat2rsc_status_ready;
  wire sig_stream_rst;
  wire sig_xfer_reg_empty;

axi_cdma_0axi_datamover_addr_cntl I_ADDR_CNTL
       (.Din({sig_mstr2data_len,sig_mstr2addr_addr}),
        .I1(sig_stream_rst),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(Din),
        .O1(n_1_I_ADDR_CNTL),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_araddr(m_axi_araddr),
        .m_axi_arburst(m_axi_arburst),
        .m_axi_arlen(m_axi_arlen),
        .m_axi_arready(m_axi_arready),
        .m_axi_arsize(m_axi_arsize),
        .m_axi_arvalid(m_axi_arvalid),
        .sig_addr2data_addr_posted(sig_addr2data_addr_posted),
        .sig_addr2rsc_calc_error(sig_addr2rsc_calc_error),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_halt_reg(sig_halt_reg),
        .sig_inhibit_rdy_n(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n ),
        .sig_init_reg2(sig_init_reg2),
        .sig_mstr2addr_burst(sig_mstr2addr_burst),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_reset_reg(sig_reset_reg));
axi_cdma_0axi_datamover_cmd_status_3 I_CMD_STATUS
       (.D(D),
        .I1(n_139_I_MSTR_PCC),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_stream_rst),
        .O1(O1),
        .O2(n_3_I_CMD_STATUS),
        .O3(n_61_I_CMD_STATUS),
        .O4(n_62_I_CMD_STATUS),
        .O5(n_63_I_CMD_STATUS),
        .O6(O6),
        .O7(O7),
        .O8(O8),
        .Q({sig_cmd2mstr_command[63:32],sig_cmd2mstr_command[30],sig_cmd2mstr_command[23:0]}),
        .m_axi_aclk(m_axi_aclk),
        .p_13_out(p_13_out),
        .sig_calc_error_pushed(sig_calc_error_pushed),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cntl2mm2s_sts_tready(sig_cntl2mm2s_sts_tready),
        .sig_cntl2s2mm_cmd_tvalid(sig_cntl2s2mm_cmd_tvalid),
        .sig_init_reg2(sig_init_reg2),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_mmap_reset_reg(sig_mmap_reset_reg),
        .sig_reset_reg(sig_reset_reg),
        .sig_rsc2stat_status(sig_rsc2stat_status),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_sm_halt_reg(sig_sm_halt_reg),
        .sig_stat2rsc_status_ready(sig_stat2rsc_status_ready));
axi_cdma_0axi_datamover_pcc I_MSTR_PCC
       (.DI(DI),
        .Din({sig_mstr2data_cmd_cmplt,sig_mstr2data_sequential,sig_mstr2data_eof,sig_mstr2data_last_strb,sig_mstr2data_strt_strb,sig_mstr2data_len}),
        .E(sig_sm_ld_calc3_reg),
        .I1(sig_stream_rst),
        .I10(n_0_sig_input_eof_reg_i_1),
        .I11(I1),
        .I12({sig_cmd2mstr_command[63:32],sig_cmd2mstr_command[22:0]}),
        .I13(n_1_I_ADDR_CNTL),
        .I14(n_0_I_RD_DATA_CNTL),
        .I2(n_0_sig_calc_error_reg_i_1),
        .I3(n_0_sig_calc_error_pushed_i_1),
        .I4(n_0_sig_no_btt_residue_ireg1_i_1),
        .I5(n_0_sig_brst_cnt_eq_one_ireg1_i_1),
        .I6(n_0_sig_addr_aligned_ireg1_i_1),
        .I7(n_0_sig_parent_done_i_1),
        .I8(n_0_sig_input_burst_type_reg_i_1),
        .I9(n_0_sig_xfer_len_eq_0_ireg3_i_1),
        .O1(Din),
        .O10(n_132_I_MSTR_PCC),
        .O11(n_133_I_MSTR_PCC),
        .O12(n_134_I_MSTR_PCC),
        .O13(n_135_I_MSTR_PCC),
        .O14(n_136_I_MSTR_PCC),
        .O15(n_137_I_MSTR_PCC),
        .O16(n_138_I_MSTR_PCC),
        .O17(n_139_I_MSTR_PCC),
        .O2(n_7_I_MSTR_PCC),
        .O3(n_8_I_MSTR_PCC),
        .O4(n_9_I_MSTR_PCC),
        .O5(n_12_I_MSTR_PCC),
        .O6(n_13_I_MSTR_PCC),
        .O7(n_15_I_MSTR_PCC),
        .O8(sig_mbaa_addr_cntr_slice_im0),
        .O9(sig_mstr2addr_addr),
        .Q(n_14_I_MSTR_PCC),
        .S(S),
        .m_axi_aclk(m_axi_aclk),
        .sig_bytes_to_mbaa_im0(sig_bytes_to_mbaa_im0),
        .sig_calc_error_pushed(sig_calc_error_pushed),
        .sig_clr_cmd2data_valid(sig_clr_cmd2data_valid),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_inhibit_rdy_n(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n ),
        .sig_inhibit_rdy_n_0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_last_xfer_valid_im1(sig_last_xfer_valid_im1),
        .sig_ld_xfer_reg(sig_ld_xfer_reg),
        .sig_ld_xfer_reg_tmp(sig_ld_xfer_reg_tmp),
        .sig_mmap_reset_reg(sig_mmap_reset_reg),
        .sig_mstr2addr_burst(sig_mstr2addr_burst),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_parent_done(sig_parent_done),
        .sig_push_input_reg12_out(sig_push_input_reg12_out),
        .sig_sm_halt_reg(sig_sm_halt_reg),
        .sig_sm_ld_calc1_reg(sig_sm_ld_calc1_reg),
        .sig_sm_pop_input_reg(sig_sm_pop_input_reg),
        .sig_xfer_reg_empty(sig_xfer_reg_empty));
axi_cdma_0axi_datamover_rddata_cntl I_RD_DATA_CNTL
       (.CO(CO),
        .Din({sig_mstr2data_cmd_cmplt,sig_mstr2data_sequential,sig_mstr2data_eof,sig_mstr2data_last_strb,sig_mstr2data_strt_strb,sig_mstr2data_len}),
        .I1(sig_stream_rst),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(I2),
        .I4(I3),
        .I5(Din),
        .O1(n_0_I_RD_DATA_CNTL),
        .O2(n_7_I_RD_DATA_CNTL),
        .O3(O3),
        .O4(n_10_I_RD_DATA_CNTL),
        .O5(O4),
        .O6(O5),
        .Q(Q),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_rlast(m_axi_rlast),
        .m_axi_rready(m_axi_rready),
        .m_axi_rresp(m_axi_rresp),
        .m_axi_rvalid(m_axi_rvalid),
        .sig_addr2data_addr_posted(sig_addr2data_addr_posted),
        .sig_addr2rsc_calc_error(sig_addr2rsc_calc_error),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_clr_cmd2data_valid(sig_clr_cmd2data_valid),
        .sig_data2rsc_slverr(sig_data2rsc_slverr),
        .sig_data2rsc_valid(sig_data2rsc_valid),
        .sig_halt_reg(sig_halt_reg),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_inhibit_rdy_n(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_init_reg2(sig_init_reg2),
        .sig_last_mmap_dbeat(sig_last_mmap_dbeat),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_eof_reg(sig_next_eof_reg),
        .sig_rd_sts_decerr_reg0(sig_rd_sts_decerr_reg0),
        .sig_rd_sts_interr_reg0(sig_rd_sts_interr_reg0),
        .sig_rd_sts_reg_full0(sig_rd_sts_reg_full0),
        .sig_reset_reg(sig_reset_reg),
        .sig_rsc2data_ready(sig_rsc2data_ready),
        .sig_rsc2stat_status(sig_rsc2stat_status[5:4]),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stat2rsc_status_ready(sig_stat2rsc_status_ready));
axi_cdma_0axi_datamover_rd_status_cntl I_RD_STATUS_CNTLR
       (.I1(n_10_I_RD_DATA_CNTL),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .m_axi_aclk(m_axi_aclk),
        .sig_data2rsc_slverr(sig_data2rsc_slverr),
        .sig_data2rsc_valid(sig_data2rsc_valid),
        .sig_rd_sts_decerr_reg0(sig_rd_sts_decerr_reg0),
        .sig_rd_sts_interr_reg0(sig_rd_sts_interr_reg0),
        .sig_rd_sts_reg_full0(sig_rd_sts_reg_full0),
        .sig_rsc2data_ready(sig_rsc2data_ready),
        .sig_rsc2stat_status(sig_rsc2stat_status),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stat2rsc_status_ready(sig_stat2rsc_status_ready));
axi_cdma_0axi_datamover_reset_2 I_RESET
       (.I1(n_7_I_RD_DATA_CNTL),
        .O1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O2(O2),
        .O3(sig_stream_rst),
        .m_axi_aclk(m_axi_aclk),
        .p_16_out(p_16_out),
        .sig_dm_s2mm_halt(sig_dm_s2mm_halt),
        .sig_rst2dm_resetn(sig_rst2dm_resetn),
        .sig_s_h_halt_reg(sig_s_h_halt_reg));
LUT6 #(
    .INIT(64'h202020FF20202000)) 
     sig_addr_aligned_ireg1_i_1
       (.I0(n_136_I_MSTR_PCC),
        .I1(sig_mbaa_addr_cntr_slice_im0),
        .I2(n_137_I_MSTR_PCC),
        .I3(sig_mmap_reset_reg),
        .I4(sig_sm_ld_calc1_reg),
        .I5(n_9_I_MSTR_PCC),
        .O(n_0_sig_addr_aligned_ireg1_i_1));
LUT5 #(
    .INIT(32'h888F8880)) 
     sig_brst_cnt_eq_one_ireg1_i_1
       (.I0(n_135_I_MSTR_PCC),
        .I1(n_134_I_MSTR_PCC),
        .I2(sig_mmap_reset_reg),
        .I3(sig_sm_ld_calc1_reg),
        .I4(n_8_I_MSTR_PCC),
        .O(n_0_sig_brst_cnt_eq_one_ireg1_i_1));
LUT5 #(
    .INIT(32'h0000EAAA)) 
     sig_calc_error_pushed_i_1
       (.I0(sig_calc_error_pushed),
        .I1(sig_xfer_reg_empty),
        .I2(sig_ld_xfer_reg),
        .I3(Din),
        .I4(sig_mmap_reset_reg),
        .O(n_0_sig_calc_error_pushed_i_1));
LUT6 #(
    .INIT(64'h8000FFFF80000000)) 
     sig_calc_error_reg_i_1
       (.I0(n_62_I_CMD_STATUS),
        .I1(n_63_I_CMD_STATUS),
        .I2(n_3_I_CMD_STATUS),
        .I3(n_61_I_CMD_STATUS),
        .I4(n_15_I_MSTR_PCC),
        .I5(Din),
        .O(n_0_sig_calc_error_reg_i_1));
LUT6 #(
    .INIT(64'h00000000000000E2)) 
     sig_input_burst_type_reg_i_1
       (.I0(sig_mstr2addr_burst),
        .I1(sig_push_input_reg12_out),
        .I2(sig_cmd2mstr_command[23]),
        .I3(sig_calc_error_pushed),
        .I4(sig_sm_pop_input_reg),
        .I5(sig_mmap_reset_reg),
        .O(n_0_sig_input_burst_type_reg_i_1));
LUT6 #(
    .INIT(64'h00000000000000E2)) 
     sig_input_eof_reg_i_1
       (.I0(n_13_I_MSTR_PCC),
        .I1(sig_push_input_reg12_out),
        .I2(sig_cmd2mstr_command[30]),
        .I3(sig_calc_error_pushed),
        .I4(sig_sm_pop_input_reg),
        .I5(sig_mmap_reset_reg),
        .O(n_0_sig_input_eof_reg_i_1));
LUT6 #(
    .INIT(64'h202020FF20202000)) 
     sig_no_btt_residue_ireg1_i_1
       (.I0(n_132_I_MSTR_PCC),
        .I1(n_14_I_MSTR_PCC),
        .I2(n_133_I_MSTR_PCC),
        .I3(sig_mmap_reset_reg),
        .I4(sig_sm_ld_calc1_reg),
        .I5(n_7_I_MSTR_PCC),
        .O(n_0_sig_no_btt_residue_ireg1_i_1));
LUT5 #(
    .INIT(32'h000000E2)) 
     sig_parent_done_i_1
       (.I0(sig_parent_done),
        .I1(sig_ld_xfer_reg_tmp),
        .I2(sig_last_xfer_valid_im1),
        .I3(sig_push_input_reg12_out),
        .I4(sig_mmap_reset_reg),
        .O(n_0_sig_parent_done_i_1));
LUT6 #(
    .INIT(64'h101010FF10101000)) 
     sig_xfer_len_eq_0_ireg3_i_1
       (.I0(sig_mstr2data_len[3]),
        .I1(sig_mstr2data_len[6]),
        .I2(n_138_I_MSTR_PCC),
        .I3(sig_mmap_reset_reg),
        .I4(sig_sm_ld_calc3_reg),
        .I5(n_12_I_MSTR_PCC),
        .O(n_0_sig_xfer_len_eq_0_ireg3_i_1));
endmodule

module axi_cdma_0axi_datamover_pcc
   (sig_mmap_reset_reg,
    sig_sm_ld_calc1_reg,
    E,
    sig_sm_halt_reg,
    sig_sm_pop_input_reg,
    O1,
    sig_calc_error_pushed,
    O2,
    O3,
    O4,
    sig_parent_done,
    sig_mstr2addr_burst,
    O5,
    O6,
    Q,
    O7,
    sig_input_reg_empty,
    sig_push_input_reg12_out,
    sig_mstr2data_cmd_valid,
    sig_mstr2addr_cmd_valid,
    Din,
    sig_last_xfer_valid_im1,
    O8,
    sig_bytes_to_mbaa_im0,
    O9,
    O10,
    O11,
    O12,
    O13,
    O14,
    O15,
    O16,
    O17,
    sig_xfer_reg_empty,
    sig_ld_xfer_reg,
    sig_ld_xfer_reg_tmp,
    I1,
    m_axi_aclk,
    I2,
    I3,
    I4,
    I5,
    I6,
    I7,
    I8,
    I9,
    I10,
    DI,
    S,
    I11,
    sig_cmd2mstr_cmd_valid,
    I12,
    I13,
    sig_inhibit_rdy_n,
    sig_clr_cmd2data_valid,
    I14,
    sig_inhibit_rdy_n_0);
  output sig_mmap_reset_reg;
  output sig_sm_ld_calc1_reg;
  output [0:0]E;
  output sig_sm_halt_reg;
  output sig_sm_pop_input_reg;
  output O1;
  output sig_calc_error_pushed;
  output O2;
  output O3;
  output O4;
  output sig_parent_done;
  output [0:0]sig_mstr2addr_burst;
  output O5;
  output O6;
  output [0:0]Q;
  output O7;
  output sig_input_reg_empty;
  output sig_push_input_reg12_out;
  output sig_mstr2data_cmd_valid;
  output sig_mstr2addr_cmd_valid;
  output [73:0]Din;
  output sig_last_xfer_valid_im1;
  output [0:0]O8;
  output [3:0]sig_bytes_to_mbaa_im0;
  output [31:0]O9;
  output O10;
  output O11;
  output O12;
  output O13;
  output O14;
  output O15;
  output O16;
  output O17;
  output sig_xfer_reg_empty;
  output sig_ld_xfer_reg;
  output sig_ld_xfer_reg_tmp;
  input I1;
  input m_axi_aclk;
  input I2;
  input I3;
  input I4;
  input I5;
  input I6;
  input I7;
  input I8;
  input I9;
  input I10;
  input [0:0]DI;
  input [0:0]S;
  input [1:0]I11;
  input sig_cmd2mstr_cmd_valid;
  input [54:0]I12;
  input I13;
  input sig_inhibit_rdy_n;
  input sig_clr_cmd2data_valid;
  input I14;
  input sig_inhibit_rdy_n_0;

  wire \<const0> ;
  wire \<const1> ;
  wire [0:0]DI;
  wire [73:0]Din;
  wire [0:0]E;
  wire I1;
  wire I10;
  wire [1:0]I11;
  wire [54:0]I12;
  wire I13;
  wire I14;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire [4:1]\I_STRT_STRB_GEN/lsig_end_addr_us__0 ;
  wire [30:1]\I_STRT_STRB_GEN/var_start_vector ;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire O13;
  wire O14;
  wire O15;
  wire O16;
  wire O17;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire [0:0]O8;
  wire [31:0]O9;
  wire [0:0]Q;
  wire [0:0]S;
  wire m_axi_aclk;
  wire \n_0_FSM_onehot_sig_pcc_sm_state[0]_i_1 ;
  wire \n_0_FSM_onehot_sig_pcc_sm_state[1]_i_1 ;
  wire \n_0_FSM_onehot_sig_pcc_sm_state[2]_i_1 ;
  wire \n_0_FSM_onehot_sig_pcc_sm_state[3]_i_1 ;
  wire \n_0_FSM_onehot_sig_pcc_sm_state[4]_i_1 ;
  wire \n_0_FSM_onehot_sig_pcc_sm_state[5]_i_1 ;
  wire \n_0_FSM_onehot_sig_pcc_sm_state[6]_i_1 ;
  wire \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_1 ;
  wire \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_10 ;
  wire \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_11 ;
  wire \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_2 ;
  wire \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_5 ;
  wire \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_6 ;
  wire \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_7 ;
  wire \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_8 ;
  wire \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_9 ;
  wire \n_0_FSM_onehot_sig_pcc_sm_state_reg[0] ;
  wire \n_0_FSM_onehot_sig_pcc_sm_state_reg[1] ;
  wire \n_0_FSM_onehot_sig_pcc_sm_state_reg[2] ;
  wire \n_0_FSM_onehot_sig_pcc_sm_state_reg[3] ;
  wire \n_0_FSM_onehot_sig_pcc_sm_state_reg[4] ;
  wire \n_0_FSM_onehot_sig_pcc_sm_state_reg[5] ;
  wire \n_0_FSM_onehot_sig_pcc_sm_state_reg[6] ;
  wire \n_0_FSM_onehot_sig_pcc_sm_state_reg[7] ;
  wire \n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_2 ;
  wire \n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_3 ;
  wire \n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_4 ;
  wire \n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_5 ;
  wire \n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 ;
  wire \n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_10 ;
  wire \n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_2 ;
  wire \n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_3 ;
  wire \n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_4 ;
  wire \n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_5 ;
  wire \n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_6 ;
  wire \n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_7 ;
  wire \n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_8 ;
  wire \n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_9 ;
  wire \n_0_sig_addr_cntr_im0_msh[0]_i_1 ;
  wire \n_0_sig_addr_cntr_im0_msh[0]_i_3 ;
  wire \n_0_sig_addr_cntr_im0_msh[0]_i_4 ;
  wire \n_0_sig_addr_cntr_im0_msh[0]_i_5 ;
  wire \n_0_sig_addr_cntr_im0_msh[0]_i_6 ;
  wire \n_0_sig_addr_cntr_im0_msh[0]_i_7 ;
  wire \n_0_sig_addr_cntr_im0_msh[12]_i_2 ;
  wire \n_0_sig_addr_cntr_im0_msh[12]_i_3 ;
  wire \n_0_sig_addr_cntr_im0_msh[12]_i_4 ;
  wire \n_0_sig_addr_cntr_im0_msh[12]_i_5 ;
  wire \n_0_sig_addr_cntr_im0_msh[4]_i_2 ;
  wire \n_0_sig_addr_cntr_im0_msh[4]_i_3 ;
  wire \n_0_sig_addr_cntr_im0_msh[4]_i_4 ;
  wire \n_0_sig_addr_cntr_im0_msh[4]_i_5 ;
  wire \n_0_sig_addr_cntr_im0_msh[8]_i_2 ;
  wire \n_0_sig_addr_cntr_im0_msh[8]_i_3 ;
  wire \n_0_sig_addr_cntr_im0_msh[8]_i_4 ;
  wire \n_0_sig_addr_cntr_im0_msh[8]_i_5 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[0]_i_2 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[4]_i_1 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[8]_i_1 ;
  wire \n_0_sig_addr_cntr_incr_ireg2[0]_i_1 ;
  wire \n_0_sig_addr_cntr_incr_ireg2[10]_i_1 ;
  wire \n_0_sig_addr_cntr_incr_ireg2[11]_i_1 ;
  wire \n_0_sig_addr_cntr_incr_ireg2[12]_i_1 ;
  wire \n_0_sig_addr_cntr_incr_ireg2[13]_i_1 ;
  wire \n_0_sig_addr_cntr_incr_ireg2[14]_i_1 ;
  wire \n_0_sig_addr_cntr_incr_ireg2[15]_i_1 ;
  wire \n_0_sig_addr_cntr_incr_ireg2[1]_i_1 ;
  wire \n_0_sig_addr_cntr_incr_ireg2[2]_i_1 ;
  wire \n_0_sig_addr_cntr_incr_ireg2[3]_i_1 ;
  wire \n_0_sig_addr_cntr_incr_ireg2[4]_i_1 ;
  wire \n_0_sig_addr_cntr_incr_ireg2[5]_i_1 ;
  wire \n_0_sig_addr_cntr_incr_ireg2[6]_i_1 ;
  wire \n_0_sig_addr_cntr_incr_ireg2[7]_i_1 ;
  wire \n_0_sig_addr_cntr_incr_ireg2[8]_i_1 ;
  wire \n_0_sig_addr_cntr_incr_ireg2[9]_i_1 ;
  wire \n_0_sig_addr_cntr_lsh_im0[0]_i_1 ;
  wire \n_0_sig_addr_cntr_lsh_im0[10]_i_1 ;
  wire \n_0_sig_addr_cntr_lsh_im0[11]_i_1 ;
  wire \n_0_sig_addr_cntr_lsh_im0[12]_i_1 ;
  wire \n_0_sig_addr_cntr_lsh_im0[13]_i_1 ;
  wire \n_0_sig_addr_cntr_lsh_im0[14]_i_1 ;
  wire \n_0_sig_addr_cntr_lsh_im0[15]_i_1 ;
  wire \n_0_sig_addr_cntr_lsh_im0[15]_i_2 ;
  wire \n_0_sig_addr_cntr_lsh_im0[1]_i_1 ;
  wire \n_0_sig_addr_cntr_lsh_im0[2]_i_1 ;
  wire \n_0_sig_addr_cntr_lsh_im0[3]_i_1 ;
  wire \n_0_sig_addr_cntr_lsh_im0[4]_i_1 ;
  wire \n_0_sig_addr_cntr_lsh_im0[5]_i_1 ;
  wire \n_0_sig_addr_cntr_lsh_im0[6]_i_1 ;
  wire \n_0_sig_addr_cntr_lsh_im0[7]_i_1 ;
  wire \n_0_sig_addr_cntr_lsh_im0[8]_i_1 ;
  wire \n_0_sig_addr_cntr_lsh_im0[9]_i_1 ;
  wire \n_0_sig_addr_cntr_lsh_im0_reg[12] ;
  wire \n_0_sig_addr_cntr_lsh_im0_reg[13] ;
  wire \n_0_sig_addr_cntr_lsh_im0_reg[14] ;
  wire \n_0_sig_adjusted_addr_incr_ireg2[11]_i_2 ;
  wire \n_0_sig_adjusted_addr_incr_ireg2[11]_i_3 ;
  wire \n_0_sig_adjusted_addr_incr_ireg2[11]_i_4 ;
  wire \n_0_sig_adjusted_addr_incr_ireg2[11]_i_5 ;
  wire \n_0_sig_adjusted_addr_incr_ireg2[3]_i_2 ;
  wire \n_0_sig_adjusted_addr_incr_ireg2[3]_i_3 ;
  wire \n_0_sig_adjusted_addr_incr_ireg2[3]_i_4 ;
  wire \n_0_sig_adjusted_addr_incr_ireg2[3]_i_5 ;
  wire \n_0_sig_adjusted_addr_incr_ireg2[7]_i_2 ;
  wire \n_0_sig_adjusted_addr_incr_ireg2[7]_i_3 ;
  wire \n_0_sig_adjusted_addr_incr_ireg2[7]_i_4 ;
  wire \n_0_sig_adjusted_addr_incr_ireg2[7]_i_5 ;
  wire \n_0_sig_adjusted_addr_incr_ireg2_reg[0] ;
  wire \n_0_sig_adjusted_addr_incr_ireg2_reg[10] ;
  wire \n_0_sig_adjusted_addr_incr_ireg2_reg[11] ;
  wire \n_0_sig_adjusted_addr_incr_ireg2_reg[1] ;
  wire \n_0_sig_adjusted_addr_incr_ireg2_reg[2] ;
  wire \n_0_sig_adjusted_addr_incr_ireg2_reg[3] ;
  wire \n_0_sig_adjusted_addr_incr_ireg2_reg[3]_i_1 ;
  wire \n_0_sig_adjusted_addr_incr_ireg2_reg[4] ;
  wire \n_0_sig_adjusted_addr_incr_ireg2_reg[5] ;
  wire \n_0_sig_adjusted_addr_incr_ireg2_reg[6] ;
  wire \n_0_sig_adjusted_addr_incr_ireg2_reg[7] ;
  wire \n_0_sig_adjusted_addr_incr_ireg2_reg[7]_i_1 ;
  wire \n_0_sig_adjusted_addr_incr_ireg2_reg[8] ;
  wire \n_0_sig_adjusted_addr_incr_ireg2_reg[9] ;
  wire n_0_sig_brst_cnt_eq_zero_ireg1_i_2;
  wire \n_0_sig_btt_cntr_im0[11]_i_3 ;
  wire \n_0_sig_btt_cntr_im0[11]_i_4 ;
  wire \n_0_sig_btt_cntr_im0[11]_i_5 ;
  wire \n_0_sig_btt_cntr_im0[11]_i_6 ;
  wire \n_0_sig_btt_cntr_im0[15]_i_3 ;
  wire \n_0_sig_btt_cntr_im0[15]_i_4 ;
  wire \n_0_sig_btt_cntr_im0[15]_i_5 ;
  wire \n_0_sig_btt_cntr_im0[15]_i_6 ;
  wire \n_0_sig_btt_cntr_im0[19]_i_3 ;
  wire \n_0_sig_btt_cntr_im0[19]_i_4 ;
  wire \n_0_sig_btt_cntr_im0[19]_i_5 ;
  wire \n_0_sig_btt_cntr_im0[19]_i_6 ;
  wire \n_0_sig_btt_cntr_im0[22]_i_1 ;
  wire \n_0_sig_btt_cntr_im0[22]_i_4 ;
  wire \n_0_sig_btt_cntr_im0[22]_i_5 ;
  wire \n_0_sig_btt_cntr_im0[22]_i_6 ;
  wire \n_0_sig_btt_cntr_im0[3]_i_3 ;
  wire \n_0_sig_btt_cntr_im0[3]_i_4 ;
  wire \n_0_sig_btt_cntr_im0[3]_i_5 ;
  wire \n_0_sig_btt_cntr_im0[3]_i_6 ;
  wire \n_0_sig_btt_cntr_im0[7]_i_3 ;
  wire \n_0_sig_btt_cntr_im0[7]_i_4 ;
  wire \n_0_sig_btt_cntr_im0[7]_i_5 ;
  wire \n_0_sig_btt_cntr_im0[7]_i_6 ;
  wire \n_0_sig_btt_cntr_im0_reg[0] ;
  wire \n_0_sig_btt_cntr_im0_reg[10] ;
  wire \n_0_sig_btt_cntr_im0_reg[11] ;
  wire \n_0_sig_btt_cntr_im0_reg[11]_i_2 ;
  wire \n_0_sig_btt_cntr_im0_reg[12] ;
  wire \n_0_sig_btt_cntr_im0_reg[13] ;
  wire \n_0_sig_btt_cntr_im0_reg[14] ;
  wire \n_0_sig_btt_cntr_im0_reg[15] ;
  wire \n_0_sig_btt_cntr_im0_reg[15]_i_2 ;
  wire \n_0_sig_btt_cntr_im0_reg[16] ;
  wire \n_0_sig_btt_cntr_im0_reg[17] ;
  wire \n_0_sig_btt_cntr_im0_reg[18] ;
  wire \n_0_sig_btt_cntr_im0_reg[19] ;
  wire \n_0_sig_btt_cntr_im0_reg[19]_i_2 ;
  wire \n_0_sig_btt_cntr_im0_reg[1] ;
  wire \n_0_sig_btt_cntr_im0_reg[20] ;
  wire \n_0_sig_btt_cntr_im0_reg[21] ;
  wire \n_0_sig_btt_cntr_im0_reg[22] ;
  wire \n_0_sig_btt_cntr_im0_reg[2] ;
  wire \n_0_sig_btt_cntr_im0_reg[3] ;
  wire \n_0_sig_btt_cntr_im0_reg[3]_i_2 ;
  wire \n_0_sig_btt_cntr_im0_reg[4] ;
  wire \n_0_sig_btt_cntr_im0_reg[5] ;
  wire \n_0_sig_btt_cntr_im0_reg[6] ;
  wire \n_0_sig_btt_cntr_im0_reg[7] ;
  wire \n_0_sig_btt_cntr_im0_reg[7]_i_2 ;
  wire \n_0_sig_btt_cntr_im0_reg[9] ;
  wire n_0_sig_btt_eq_b2mbaa_ireg1_i_6;
  wire n_0_sig_btt_eq_b2mbaa_ireg1_i_7;
  wire n_0_sig_btt_eq_b2mbaa_ireg1_i_8;
  wire n_0_sig_btt_eq_b2mbaa_ireg1_i_9;
  wire n_0_sig_btt_eq_b2mbaa_ireg1_reg_i_3;
  wire n_0_sig_btt_lt_b2mbaa_ireg1_i_10;
  wire n_0_sig_btt_lt_b2mbaa_ireg1_i_11;
  wire n_0_sig_btt_lt_b2mbaa_ireg1_i_12;
  wire n_0_sig_btt_lt_b2mbaa_ireg1_i_13;
  wire n_0_sig_btt_lt_b2mbaa_ireg1_i_14;
  wire n_0_sig_btt_lt_b2mbaa_ireg1_i_15;
  wire n_0_sig_btt_lt_b2mbaa_ireg1_i_16;
  wire n_0_sig_btt_lt_b2mbaa_ireg1_i_17;
  wire n_0_sig_btt_lt_b2mbaa_ireg1_i_5;
  wire n_0_sig_btt_lt_b2mbaa_ireg1_i_6;
  wire n_0_sig_btt_lt_b2mbaa_ireg1_i_8;
  wire n_0_sig_btt_lt_b2mbaa_ireg1_i_9;
  wire n_0_sig_btt_lt_b2mbaa_ireg1_reg_i_3;
  wire \n_0_sig_bytes_to_mbaa_ireg1[11]_i_2 ;
  wire \n_0_sig_bytes_to_mbaa_ireg1[11]_i_3 ;
  wire \n_0_sig_bytes_to_mbaa_ireg1[11]_i_4 ;
  wire \n_0_sig_bytes_to_mbaa_ireg1[11]_i_5 ;
  wire \n_0_sig_bytes_to_mbaa_ireg1[3]_i_2 ;
  wire \n_0_sig_bytes_to_mbaa_ireg1[3]_i_3 ;
  wire \n_0_sig_bytes_to_mbaa_ireg1[3]_i_4 ;
  wire \n_0_sig_bytes_to_mbaa_ireg1[3]_i_5 ;
  wire \n_0_sig_bytes_to_mbaa_ireg1[3]_i_6 ;
  wire \n_0_sig_bytes_to_mbaa_ireg1[7]_i_2 ;
  wire \n_0_sig_bytes_to_mbaa_ireg1[7]_i_3 ;
  wire \n_0_sig_bytes_to_mbaa_ireg1[7]_i_4 ;
  wire \n_0_sig_bytes_to_mbaa_ireg1[7]_i_5 ;
  wire \n_0_sig_bytes_to_mbaa_ireg1_reg[11]_i_1 ;
  wire \n_0_sig_bytes_to_mbaa_ireg1_reg[3]_i_1 ;
  wire \n_0_sig_bytes_to_mbaa_ireg1_reg[7]_i_1 ;
  wire n_0_sig_cmd2addr_valid_i_1;
  wire n_0_sig_cmd2data_valid_i_1;
  wire n_0_sig_cmd2dre_valid_i_1;
  wire \n_0_sig_finish_addr_offset_ireg2[2]_i_2 ;
  wire \n_0_sig_finish_addr_offset_ireg2[4]_i_2 ;
  wire n_0_sig_first_xfer_im0_i_1;
  wire n_0_sig_input_reg_empty_i_1;
  wire n_0_sig_ld_xfer_reg_i_1;
  wire n_0_sig_ld_xfer_reg_tmp_i_1;
  wire \n_0_sig_predict_addr_lsh_ireg3[11]_i_2 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[11]_i_3 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[11]_i_4 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[11]_i_5 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[15]_i_2 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[15]_i_3 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[15]_i_4 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[15]_i_5 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[3]_i_2 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[3]_i_3 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[3]_i_4 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[3]_i_5 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[7]_i_2 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[7]_i_3 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[7]_i_4 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[7]_i_5 ;
  wire \n_0_sig_predict_addr_lsh_ireg3_reg[11]_i_1 ;
  wire \n_0_sig_predict_addr_lsh_ireg3_reg[3]_i_1 ;
  wire \n_0_sig_predict_addr_lsh_ireg3_reg[7]_i_1 ;
  wire n_0_sig_sm_halt_reg_i_2;
  wire \n_0_sig_strbgen_bytes_ireg2[0]_i_1 ;
  wire \n_0_sig_strbgen_bytes_ireg2[1]_i_1 ;
  wire \n_0_sig_strbgen_bytes_ireg2[2]_i_1 ;
  wire \n_0_sig_strbgen_bytes_ireg2[3]_i_1 ;
  wire \n_0_sig_strbgen_bytes_ireg2[4]_i_1 ;
  wire \n_0_sig_strbgen_bytes_ireg2[5]_i_1 ;
  wire \n_0_sig_strbgen_bytes_ireg2[5]_i_3 ;
  wire \n_0_sig_strbgen_bytes_ireg2[5]_i_4 ;
  wire \n_0_sig_strbgen_bytes_ireg2[5]_i_5 ;
  wire \n_0_sig_strbgen_bytes_ireg2_reg[0] ;
  wire \n_0_sig_strbgen_bytes_ireg2_reg[1] ;
  wire \n_0_sig_strbgen_bytes_ireg2_reg[2] ;
  wire \n_0_sig_strbgen_bytes_ireg2_reg[3] ;
  wire \n_0_sig_strbgen_bytes_ireg2_reg[4] ;
  wire \n_0_sig_strbgen_bytes_ireg2_reg[5] ;
  wire \n_0_sig_xfer_end_strb_ireg3[16]_i_1 ;
  wire n_0_sig_xfer_reg_empty_i_1;
  wire \n_0_sig_xfer_strt_strb_ireg3[10]_i_3 ;
  wire \n_0_sig_xfer_strt_strb_ireg3[11]_i_2 ;
  wire \n_0_sig_xfer_strt_strb_ireg3[13]_i_3 ;
  wire \n_0_sig_xfer_strt_strb_ireg3[14]_i_3 ;
  wire \n_0_sig_xfer_strt_strb_ireg3[15]_i_2 ;
  wire \n_0_sig_xfer_strt_strb_ireg3[17]_i_3 ;
  wire \n_0_sig_xfer_strt_strb_ireg3[18]_i_3 ;
  wire \n_0_sig_xfer_strt_strb_ireg3[19]_i_2 ;
  wire \n_0_sig_xfer_strt_strb_ireg3[1]_i_3 ;
  wire \n_0_sig_xfer_strt_strb_ireg3[21]_i_3 ;
  wire \n_0_sig_xfer_strt_strb_ireg3[22]_i_3 ;
  wire \n_0_sig_xfer_strt_strb_ireg3[23]_i_2 ;
  wire \n_0_sig_xfer_strt_strb_ireg3[25]_i_3 ;
  wire \n_0_sig_xfer_strt_strb_ireg3[26]_i_3 ;
  wire \n_0_sig_xfer_strt_strb_ireg3[27]_i_2 ;
  wire \n_0_sig_xfer_strt_strb_ireg3[28]_i_10 ;
  wire \n_0_sig_xfer_strt_strb_ireg3[28]_i_11 ;
  wire \n_0_sig_xfer_strt_strb_ireg3[28]_i_12 ;
  wire \n_0_sig_xfer_strt_strb_ireg3[28]_i_13 ;
  wire \n_0_sig_xfer_strt_strb_ireg3[28]_i_14 ;
  wire \n_0_sig_xfer_strt_strb_ireg3[28]_i_15 ;
  wire \n_0_sig_xfer_strt_strb_ireg3[28]_i_16 ;
  wire \n_0_sig_xfer_strt_strb_ireg3[28]_i_17 ;
  wire \n_0_sig_xfer_strt_strb_ireg3[28]_i_6 ;
  wire \n_0_sig_xfer_strt_strb_ireg3[28]_i_7 ;
  wire \n_0_sig_xfer_strt_strb_ireg3[28]_i_8 ;
  wire \n_0_sig_xfer_strt_strb_ireg3[28]_i_9 ;
  wire \n_0_sig_xfer_strt_strb_ireg3[29]_i_3 ;
  wire \n_0_sig_xfer_strt_strb_ireg3[2]_i_3 ;
  wire \n_0_sig_xfer_strt_strb_ireg3[30]_i_3 ;
  wire \n_0_sig_xfer_strt_strb_ireg3[31]_i_2 ;
  wire \n_0_sig_xfer_strt_strb_ireg3[31]_i_3 ;
  wire \n_0_sig_xfer_strt_strb_ireg3[31]_i_4 ;
  wire \n_0_sig_xfer_strt_strb_ireg3[31]_i_6 ;
  wire \n_0_sig_xfer_strt_strb_ireg3[31]_i_7 ;
  wire \n_0_sig_xfer_strt_strb_ireg3[31]_i_8 ;
  wire \n_0_sig_xfer_strt_strb_ireg3[31]_i_9 ;
  wire \n_0_sig_xfer_strt_strb_ireg3[3]_i_2 ;
  wire \n_0_sig_xfer_strt_strb_ireg3[5]_i_3 ;
  wire \n_0_sig_xfer_strt_strb_ireg3[6]_i_3 ;
  wire \n_0_sig_xfer_strt_strb_ireg3[7]_i_2 ;
  wire \n_0_sig_xfer_strt_strb_ireg3[9]_i_3 ;
  wire \n_1_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 ;
  wire \n_1_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 ;
  wire \n_1_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_2 ;
  wire \n_1_sig_addr_cntr_im0_msh_reg[0]_i_2 ;
  wire \n_1_sig_addr_cntr_im0_msh_reg[12]_i_1 ;
  wire \n_1_sig_addr_cntr_im0_msh_reg[4]_i_1 ;
  wire \n_1_sig_addr_cntr_im0_msh_reg[8]_i_1 ;
  wire \n_1_sig_adjusted_addr_incr_ireg2_reg[11]_i_1 ;
  wire \n_1_sig_adjusted_addr_incr_ireg2_reg[3]_i_1 ;
  wire \n_1_sig_adjusted_addr_incr_ireg2_reg[7]_i_1 ;
  wire \n_1_sig_btt_cntr_im0_reg[11]_i_2 ;
  wire \n_1_sig_btt_cntr_im0_reg[15]_i_2 ;
  wire \n_1_sig_btt_cntr_im0_reg[19]_i_2 ;
  wire \n_1_sig_btt_cntr_im0_reg[3]_i_2 ;
  wire \n_1_sig_btt_cntr_im0_reg[7]_i_2 ;
  wire n_1_sig_btt_eq_b2mbaa_ireg1_reg_i_3;
  wire n_1_sig_btt_lt_b2mbaa_ireg1_reg_i_3;
  wire \n_1_sig_bytes_to_mbaa_ireg1_reg[11]_i_1 ;
  wire \n_1_sig_bytes_to_mbaa_ireg1_reg[15]_i_1 ;
  wire \n_1_sig_bytes_to_mbaa_ireg1_reg[3]_i_1 ;
  wire \n_1_sig_bytes_to_mbaa_ireg1_reg[7]_i_1 ;
  wire \n_1_sig_predict_addr_lsh_ireg3_reg[11]_i_1 ;
  wire \n_1_sig_predict_addr_lsh_ireg3_reg[15]_i_1 ;
  wire \n_1_sig_predict_addr_lsh_ireg3_reg[3]_i_1 ;
  wire \n_1_sig_predict_addr_lsh_ireg3_reg[7]_i_1 ;
  wire \n_2_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 ;
  wire \n_2_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 ;
  wire \n_2_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_2 ;
  wire \n_2_sig_addr_cntr_im0_msh_reg[0]_i_2 ;
  wire \n_2_sig_addr_cntr_im0_msh_reg[12]_i_1 ;
  wire \n_2_sig_addr_cntr_im0_msh_reg[4]_i_1 ;
  wire \n_2_sig_addr_cntr_im0_msh_reg[8]_i_1 ;
  wire \n_2_sig_adjusted_addr_incr_ireg2_reg[11]_i_1 ;
  wire \n_2_sig_adjusted_addr_incr_ireg2_reg[3]_i_1 ;
  wire \n_2_sig_adjusted_addr_incr_ireg2_reg[7]_i_1 ;
  wire \n_2_sig_btt_cntr_im0_reg[11]_i_2 ;
  wire \n_2_sig_btt_cntr_im0_reg[15]_i_2 ;
  wire \n_2_sig_btt_cntr_im0_reg[19]_i_2 ;
  wire \n_2_sig_btt_cntr_im0_reg[22]_i_3 ;
  wire \n_2_sig_btt_cntr_im0_reg[3]_i_2 ;
  wire \n_2_sig_btt_cntr_im0_reg[7]_i_2 ;
  wire n_2_sig_btt_eq_b2mbaa_ireg1_reg_i_3;
  wire n_2_sig_btt_lt_b2mbaa_ireg1_reg_i_2;
  wire n_2_sig_btt_lt_b2mbaa_ireg1_reg_i_3;
  wire \n_2_sig_bytes_to_mbaa_ireg1_reg[11]_i_1 ;
  wire \n_2_sig_bytes_to_mbaa_ireg1_reg[15]_i_1 ;
  wire \n_2_sig_bytes_to_mbaa_ireg1_reg[3]_i_1 ;
  wire \n_2_sig_bytes_to_mbaa_ireg1_reg[7]_i_1 ;
  wire \n_2_sig_predict_addr_lsh_ireg3_reg[11]_i_1 ;
  wire \n_2_sig_predict_addr_lsh_ireg3_reg[15]_i_1 ;
  wire \n_2_sig_predict_addr_lsh_ireg3_reg[3]_i_1 ;
  wire \n_2_sig_predict_addr_lsh_ireg3_reg[7]_i_1 ;
  wire \n_3_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 ;
  wire \n_3_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 ;
  wire \n_3_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_2 ;
  wire \n_3_sig_addr_cntr_im0_msh_reg[0]_i_2 ;
  wire \n_3_sig_addr_cntr_im0_msh_reg[12]_i_1 ;
  wire \n_3_sig_addr_cntr_im0_msh_reg[4]_i_1 ;
  wire \n_3_sig_addr_cntr_im0_msh_reg[8]_i_1 ;
  wire \n_3_sig_adjusted_addr_incr_ireg2_reg[11]_i_1 ;
  wire \n_3_sig_adjusted_addr_incr_ireg2_reg[3]_i_1 ;
  wire \n_3_sig_adjusted_addr_incr_ireg2_reg[7]_i_1 ;
  wire \n_3_sig_btt_cntr_im0_reg[11]_i_2 ;
  wire \n_3_sig_btt_cntr_im0_reg[15]_i_2 ;
  wire \n_3_sig_btt_cntr_im0_reg[19]_i_2 ;
  wire \n_3_sig_btt_cntr_im0_reg[22]_i_3 ;
  wire \n_3_sig_btt_cntr_im0_reg[3]_i_2 ;
  wire \n_3_sig_btt_cntr_im0_reg[7]_i_2 ;
  wire n_3_sig_btt_eq_b2mbaa_ireg1_reg_i_2;
  wire n_3_sig_btt_eq_b2mbaa_ireg1_reg_i_3;
  wire n_3_sig_btt_lt_b2mbaa_ireg1_reg_i_2;
  wire n_3_sig_btt_lt_b2mbaa_ireg1_reg_i_3;
  wire \n_3_sig_bytes_to_mbaa_ireg1_reg[11]_i_1 ;
  wire \n_3_sig_bytes_to_mbaa_ireg1_reg[15]_i_1 ;
  wire \n_3_sig_bytes_to_mbaa_ireg1_reg[3]_i_1 ;
  wire \n_3_sig_bytes_to_mbaa_ireg1_reg[7]_i_1 ;
  wire \n_3_sig_predict_addr_lsh_ireg3_reg[11]_i_1 ;
  wire \n_3_sig_predict_addr_lsh_ireg3_reg[15]_i_1 ;
  wire \n_3_sig_predict_addr_lsh_ireg3_reg[3]_i_1 ;
  wire \n_3_sig_predict_addr_lsh_ireg3_reg[7]_i_1 ;
  wire \n_4_sig_addr_cntr_im0_msh_reg[0]_i_2 ;
  wire \n_4_sig_addr_cntr_im0_msh_reg[12]_i_1 ;
  wire \n_4_sig_addr_cntr_im0_msh_reg[4]_i_1 ;
  wire \n_4_sig_addr_cntr_im0_msh_reg[8]_i_1 ;
  wire \n_5_sig_addr_cntr_im0_msh_reg[0]_i_2 ;
  wire \n_5_sig_addr_cntr_im0_msh_reg[12]_i_1 ;
  wire \n_5_sig_addr_cntr_im0_msh_reg[4]_i_1 ;
  wire \n_5_sig_addr_cntr_im0_msh_reg[8]_i_1 ;
  wire \n_6_sig_addr_cntr_im0_msh_reg[0]_i_2 ;
  wire \n_6_sig_addr_cntr_im0_msh_reg[12]_i_1 ;
  wire \n_6_sig_addr_cntr_im0_msh_reg[4]_i_1 ;
  wire \n_6_sig_addr_cntr_im0_msh_reg[8]_i_1 ;
  wire \n_7_sig_addr_cntr_im0_msh_reg[0]_i_2 ;
  wire \n_7_sig_addr_cntr_im0_msh_reg[12]_i_1 ;
  wire \n_7_sig_addr_cntr_im0_msh_reg[4]_i_1 ;
  wire \n_7_sig_addr_cntr_im0_msh_reg[8]_i_1 ;
  wire p_1_in;
  wire [22:0]p_1_in__0;
  wire [15:0]sig_addr_cntr_im0_msh_reg;
  wire [15:0]sig_addr_cntr_incr_ireg2;
  wire [31:0]sig_addr_cntr_lsh_kh;
  wire sig_addr_incr_ge_bpdb_im1;
  wire [11:0]sig_adjusted_addr_incr_im1__0;
  wire sig_brst_cnt_eq_zero_im0;
  wire sig_brst_cnt_eq_zero_ireg1;
  wire [22:1]sig_btt_cntr_im00;
  wire sig_btt_eq_b2mbaa_im0;
  wire sig_btt_eq_b2mbaa_im01;
  wire sig_btt_eq_b2mbaa_ireg1;
  wire sig_btt_lt_b2mbaa_im0;
  wire sig_btt_lt_b2mbaa_im01;
  wire sig_btt_lt_b2mbaa_ireg1;
  wire [3:0]sig_bytes_to_mbaa_im0;
  wire [11:0]sig_bytes_to_mbaa_im0_0;
  wire [15:0]sig_bytes_to_mbaa_ireg1;
  wire sig_calc_error_pushed;
  wire sig_clr_cmd2data_valid;
  wire sig_clr_cmd2dre_valid;
  wire sig_cmd2mstr_cmd_valid;
  wire [4:0]sig_finish_addr_offset_im1;
  wire [4:0]sig_finish_addr_offset_ireg2;
  wire sig_first_xfer_im0;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_0;
  wire sig_input_reg_empty;
  wire sig_last_xfer_valid_im1;
  wire sig_ld_xfer_reg;
  wire sig_ld_xfer_reg_tmp;
  wire [11:0]sig_mbaa_addr_cntr_slice_im0;
  wire sig_mmap_reset_reg;
  wire [0:0]sig_mstr2addr_burst;
  wire sig_mstr2addr_cmd_valid;
  wire sig_mstr2data_cmd_valid;
  wire sig_parent_done;
  wire [1:1]sig_pcc_sm_state_ns;
  wire [0:0]sig_pcc_sm_state_ns__0;
  wire [2:0]sig_pcc_sm_state_reg;
  wire sig_pop_xfer_reg0_out;
  wire [15:0]sig_predict_addr_lsh_im2__0;
  wire [15:15]sig_predict_addr_lsh_ireg3;
  wire [14:0]sig_predict_addr_lsh_ireg3__0;
  wire sig_push_input_reg12_out;
  wire sig_sm_halt_ns;
  wire sig_sm_halt_reg;
  wire sig_sm_ld_calc1_reg;
  wire sig_sm_ld_calc1_reg_ns;
  wire sig_sm_ld_calc2_reg;
  wire sig_sm_ld_calc2_reg_ns;
  wire sig_sm_ld_calc3_reg_ns;
  wire sig_sm_ld_xfer_reg_ns;
  wire sig_sm_pop_input_reg;
  wire sig_sm_pop_input_reg_ns;
  wire [4:0]sig_strbgen_addr_ireg2;
  wire [31:1]sig_xfer_end_strb_im2;
  wire [31:0]sig_xfer_end_strb_ireg3;
  wire sig_xfer_reg_empty;
  wire [31:0]sig_xfer_strt_strb_im2;
  wire [31:0]sig_xfer_strt_strb_ireg3;
  wire [3:3]\NLW_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1_CO_UNCONNECTED ;
  wire [0:0]\NLW_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_sig_addr_cntr_im0_msh_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_sig_adjusted_addr_incr_ireg2_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_sig_btt_cntr_im0_reg[22]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_sig_btt_cntr_im0_reg[22]_i_3_O_UNCONNECTED ;
  wire [0:0]\NLW_sig_btt_cntr_im0_reg[3]_i_2_O_UNCONNECTED ;
  wire [3:2]NLW_sig_btt_eq_b2mbaa_ireg1_reg_i_2_CO_UNCONNECTED;
  wire [3:0]NLW_sig_btt_eq_b2mbaa_ireg1_reg_i_2_O_UNCONNECTED;
  wire [3:0]NLW_sig_btt_eq_b2mbaa_ireg1_reg_i_3_O_UNCONNECTED;
  wire [3:3]NLW_sig_btt_lt_b2mbaa_ireg1_reg_i_2_CO_UNCONNECTED;
  wire [3:0]NLW_sig_btt_lt_b2mbaa_ireg1_reg_i_2_O_UNCONNECTED;
  wire [3:0]NLW_sig_btt_lt_b2mbaa_ireg1_reg_i_3_O_UNCONNECTED;
  wire [3:3]\NLW_sig_bytes_to_mbaa_ireg1_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1_CO_UNCONNECTED ;

LUT6 #(
    .INIT(64'h000000000000FEFF)) 
     \FSM_onehot_sig_pcc_sm_state[0]_i_1 
       (.I0(\n_0_FSM_onehot_sig_pcc_sm_state_reg[0] ),
        .I1(\n_0_FSM_onehot_sig_pcc_sm_state_reg[2] ),
        .I2(\n_0_FSM_onehot_sig_pcc_sm_state_reg[1] ),
        .I3(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_2 ),
        .I4(sig_pcc_sm_state_ns),
        .I5(sig_pcc_sm_state_ns__0),
        .O(\n_0_FSM_onehot_sig_pcc_sm_state[0]_i_1 ));
LUT6 #(
    .INIT(64'h0000FEFF00000000)) 
     \FSM_onehot_sig_pcc_sm_state[1]_i_1 
       (.I0(\n_0_FSM_onehot_sig_pcc_sm_state_reg[0] ),
        .I1(\n_0_FSM_onehot_sig_pcc_sm_state_reg[2] ),
        .I2(\n_0_FSM_onehot_sig_pcc_sm_state_reg[1] ),
        .I3(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_2 ),
        .I4(sig_pcc_sm_state_ns),
        .I5(sig_pcc_sm_state_ns__0),
        .O(\n_0_FSM_onehot_sig_pcc_sm_state[1]_i_1 ));
LUT6 #(
    .INIT(64'h00000000FEFF0000)) 
     \FSM_onehot_sig_pcc_sm_state[2]_i_1 
       (.I0(\n_0_FSM_onehot_sig_pcc_sm_state_reg[0] ),
        .I1(\n_0_FSM_onehot_sig_pcc_sm_state_reg[2] ),
        .I2(\n_0_FSM_onehot_sig_pcc_sm_state_reg[1] ),
        .I3(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_2 ),
        .I4(sig_pcc_sm_state_ns),
        .I5(sig_pcc_sm_state_ns__0),
        .O(\n_0_FSM_onehot_sig_pcc_sm_state[2]_i_1 ));
LUT6 #(
    .INIT(64'hFEFF000000000000)) 
     \FSM_onehot_sig_pcc_sm_state[3]_i_1 
       (.I0(\n_0_FSM_onehot_sig_pcc_sm_state_reg[0] ),
        .I1(\n_0_FSM_onehot_sig_pcc_sm_state_reg[2] ),
        .I2(\n_0_FSM_onehot_sig_pcc_sm_state_reg[1] ),
        .I3(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_2 ),
        .I4(sig_pcc_sm_state_ns),
        .I5(sig_pcc_sm_state_ns__0),
        .O(\n_0_FSM_onehot_sig_pcc_sm_state[3]_i_1 ));
LUT6 #(
    .INIT(64'h0000000000000100)) 
     \FSM_onehot_sig_pcc_sm_state[4]_i_1 
       (.I0(\n_0_FSM_onehot_sig_pcc_sm_state_reg[0] ),
        .I1(\n_0_FSM_onehot_sig_pcc_sm_state_reg[2] ),
        .I2(\n_0_FSM_onehot_sig_pcc_sm_state_reg[1] ),
        .I3(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_2 ),
        .I4(sig_pcc_sm_state_ns),
        .I5(sig_pcc_sm_state_ns__0),
        .O(\n_0_FSM_onehot_sig_pcc_sm_state[4]_i_1 ));
LUT6 #(
    .INIT(64'h0000010000000000)) 
     \FSM_onehot_sig_pcc_sm_state[5]_i_1 
       (.I0(\n_0_FSM_onehot_sig_pcc_sm_state_reg[0] ),
        .I1(\n_0_FSM_onehot_sig_pcc_sm_state_reg[2] ),
        .I2(\n_0_FSM_onehot_sig_pcc_sm_state_reg[1] ),
        .I3(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_2 ),
        .I4(sig_pcc_sm_state_ns),
        .I5(sig_pcc_sm_state_ns__0),
        .O(\n_0_FSM_onehot_sig_pcc_sm_state[5]_i_1 ));
LUT6 #(
    .INIT(64'h0000000001000000)) 
     \FSM_onehot_sig_pcc_sm_state[6]_i_1 
       (.I0(\n_0_FSM_onehot_sig_pcc_sm_state_reg[0] ),
        .I1(\n_0_FSM_onehot_sig_pcc_sm_state_reg[2] ),
        .I2(\n_0_FSM_onehot_sig_pcc_sm_state_reg[1] ),
        .I3(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_2 ),
        .I4(sig_pcc_sm_state_ns),
        .I5(sig_pcc_sm_state_ns__0),
        .O(\n_0_FSM_onehot_sig_pcc_sm_state[6]_i_1 ));
LUT6 #(
    .INIT(64'h0100000000000000)) 
     \FSM_onehot_sig_pcc_sm_state[7]_i_1 
       (.I0(\n_0_FSM_onehot_sig_pcc_sm_state_reg[0] ),
        .I1(\n_0_FSM_onehot_sig_pcc_sm_state_reg[2] ),
        .I2(\n_0_FSM_onehot_sig_pcc_sm_state_reg[1] ),
        .I3(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_2 ),
        .I4(sig_pcc_sm_state_ns),
        .I5(sig_pcc_sm_state_ns__0),
        .O(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFF00FE00)) 
     \FSM_onehot_sig_pcc_sm_state[7]_i_10 
       (.I0(n_0_sig_sm_halt_reg_i_2),
        .I1(\n_0_FSM_onehot_sig_pcc_sm_state_reg[2] ),
        .I2(\n_0_FSM_onehot_sig_pcc_sm_state_reg[1] ),
        .I3(\n_0_FSM_onehot_sig_pcc_sm_state_reg[0] ),
        .I4(\n_0_FSM_onehot_sig_pcc_sm_state_reg[4] ),
        .I5(\n_0_FSM_onehot_sig_pcc_sm_state_reg[3] ),
        .O(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_10 ));
LUT6 #(
    .INIT(64'h0000000600000002)) 
     \FSM_onehot_sig_pcc_sm_state[7]_i_11 
       (.I0(\n_0_FSM_onehot_sig_pcc_sm_state_reg[2] ),
        .I1(\n_0_FSM_onehot_sig_pcc_sm_state_reg[1] ),
        .I2(\n_0_FSM_onehot_sig_pcc_sm_state_reg[5] ),
        .I3(\n_0_FSM_onehot_sig_pcc_sm_state_reg[6] ),
        .I4(\n_0_FSM_onehot_sig_pcc_sm_state_reg[7] ),
        .I5(sig_push_input_reg12_out),
        .O(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_11 ));
LUT6 #(
    .INIT(64'h000000030003032C)) 
     \FSM_onehot_sig_pcc_sm_state[7]_i_2 
       (.I0(sig_calc_error_pushed),
        .I1(\n_0_FSM_onehot_sig_pcc_sm_state_reg[7] ),
        .I2(\n_0_FSM_onehot_sig_pcc_sm_state_reg[6] ),
        .I3(\n_0_FSM_onehot_sig_pcc_sm_state_reg[5] ),
        .I4(\n_0_FSM_onehot_sig_pcc_sm_state_reg[4] ),
        .I5(\n_0_FSM_onehot_sig_pcc_sm_state_reg[3] ),
        .O(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_2 ));
LUT6 #(
    .INIT(64'hAAAAAAAA02000000)) 
     \FSM_onehot_sig_pcc_sm_state[7]_i_3 
       (.I0(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_5 ),
        .I1(\n_0_FSM_onehot_sig_pcc_sm_state_reg[6] ),
        .I2(\n_0_FSM_onehot_sig_pcc_sm_state_reg[7] ),
        .I3(\n_0_FSM_onehot_sig_pcc_sm_state_reg[5] ),
        .I4(sig_pop_xfer_reg0_out),
        .I5(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_6 ),
        .O(sig_pcc_sm_state_ns));
LUT6 #(
    .INIT(64'h00000000FFFF050C)) 
     \FSM_onehot_sig_pcc_sm_state[7]_i_4 
       (.I0(n_0_sig_sm_halt_reg_i_2),
        .I1(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_7 ),
        .I2(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_8 ),
        .I3(\n_0_FSM_onehot_sig_pcc_sm_state_reg[4] ),
        .I4(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_9 ),
        .I5(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_10 ),
        .O(sig_pcc_sm_state_ns__0));
LUT6 #(
    .INIT(64'h0003000300000001)) 
     \FSM_onehot_sig_pcc_sm_state[7]_i_5 
       (.I0(\n_0_FSM_onehot_sig_pcc_sm_state_reg[2] ),
        .I1(\n_0_FSM_onehot_sig_pcc_sm_state_reg[3] ),
        .I2(\n_0_FSM_onehot_sig_pcc_sm_state_reg[4] ),
        .I3(\n_0_FSM_onehot_sig_pcc_sm_state_reg[0] ),
        .I4(\n_0_FSM_onehot_sig_pcc_sm_state_reg[1] ),
        .I5(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_11 ),
        .O(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_5 ));
LUT6 #(
    .INIT(64'hFFFFFFFF05500150)) 
     \FSM_onehot_sig_pcc_sm_state[7]_i_6 
       (.I0(\n_0_FSM_onehot_sig_pcc_sm_state_reg[5] ),
        .I1(sig_parent_done),
        .I2(\n_0_FSM_onehot_sig_pcc_sm_state_reg[7] ),
        .I3(\n_0_FSM_onehot_sig_pcc_sm_state_reg[6] ),
        .I4(sig_calc_error_pushed),
        .I5(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_11 ),
        .O(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_6 ));
LUT6 #(
    .INIT(64'h0033334400303344)) 
     \FSM_onehot_sig_pcc_sm_state[7]_i_7 
       (.I0(sig_pop_xfer_reg0_out),
        .I1(\n_0_FSM_onehot_sig_pcc_sm_state_reg[5] ),
        .I2(sig_parent_done),
        .I3(\n_0_FSM_onehot_sig_pcc_sm_state_reg[7] ),
        .I4(\n_0_FSM_onehot_sig_pcc_sm_state_reg[6] ),
        .I5(sig_calc_error_pushed),
        .O(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_7 ));
(* SOFT_HLUTNM = "soft_lutpair113" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \FSM_onehot_sig_pcc_sm_state[7]_i_8 
       (.I0(\n_0_FSM_onehot_sig_pcc_sm_state_reg[2] ),
        .I1(\n_0_FSM_onehot_sig_pcc_sm_state_reg[1] ),
        .O(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_8 ));
LUT6 #(
    .INIT(64'h00000000000E003E)) 
     \FSM_onehot_sig_pcc_sm_state[7]_i_9 
       (.I0(\n_0_FSM_onehot_sig_pcc_sm_state_reg[0] ),
        .I1(\n_0_FSM_onehot_sig_pcc_sm_state_reg[2] ),
        .I2(\n_0_FSM_onehot_sig_pcc_sm_state_reg[1] ),
        .I3(\n_0_FSM_onehot_sig_pcc_sm_state_reg[4] ),
        .I4(sig_push_input_reg12_out),
        .I5(n_0_sig_sm_halt_reg_i_2),
        .O(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_9 ));
FDSE #(
    .INIT(1'b1)) 
     \FSM_onehot_sig_pcc_sm_state_reg[0] 
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_sig_pcc_sm_state[0]_i_1 ),
        .Q(\n_0_FSM_onehot_sig_pcc_sm_state_reg[0] ),
        .S(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_sig_pcc_sm_state_reg[1] 
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_sig_pcc_sm_state[1]_i_1 ),
        .Q(\n_0_FSM_onehot_sig_pcc_sm_state_reg[1] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_sig_pcc_sm_state_reg[2] 
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_sig_pcc_sm_state[2]_i_1 ),
        .Q(\n_0_FSM_onehot_sig_pcc_sm_state_reg[2] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_sig_pcc_sm_state_reg[3] 
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_sig_pcc_sm_state[3]_i_1 ),
        .Q(\n_0_FSM_onehot_sig_pcc_sm_state_reg[3] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_sig_pcc_sm_state_reg[4] 
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_sig_pcc_sm_state[4]_i_1 ),
        .Q(\n_0_FSM_onehot_sig_pcc_sm_state_reg[4] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_sig_pcc_sm_state_reg[5] 
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_sig_pcc_sm_state[5]_i_1 ),
        .Q(\n_0_FSM_onehot_sig_pcc_sm_state_reg[5] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_sig_pcc_sm_state_reg[6] 
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_sig_pcc_sm_state[6]_i_1 ),
        .Q(\n_0_FSM_onehot_sig_pcc_sm_state_reg[6] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_sig_pcc_sm_state_reg[7] 
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_1 ),
        .Q(\n_0_FSM_onehot_sig_pcc_sm_state_reg[7] ),
        .R(sig_mmap_reset_reg));
GND GND
       (.G(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair66" *) 
   LUT5 #(
    .INIT(32'hFF8F7707)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[10].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(O5),
        .I1(sig_first_xfer_im0),
        .I2(sig_last_xfer_valid_im1),
        .I3(sig_xfer_end_strb_ireg3[28]),
        .I4(sig_xfer_strt_strb_ireg3[28]),
        .O(Din[67]));
(* SOFT_HLUTNM = "soft_lutpair65" *) 
   LUT5 #(
    .INIT(32'hFF8F7707)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[11].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(O5),
        .I1(sig_first_xfer_im0),
        .I2(sig_last_xfer_valid_im1),
        .I3(sig_xfer_end_strb_ireg3[27]),
        .I4(sig_xfer_strt_strb_ireg3[27]),
        .O(Din[66]));
(* SOFT_HLUTNM = "soft_lutpair64" *) 
   LUT5 #(
    .INIT(32'hFF8F7707)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[12].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(O5),
        .I1(sig_first_xfer_im0),
        .I2(sig_last_xfer_valid_im1),
        .I3(sig_xfer_end_strb_ireg3[26]),
        .I4(sig_xfer_strt_strb_ireg3[26]),
        .O(Din[65]));
(* SOFT_HLUTNM = "soft_lutpair63" *) 
   LUT5 #(
    .INIT(32'hFF8F7707)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[13].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(O5),
        .I1(sig_first_xfer_im0),
        .I2(sig_last_xfer_valid_im1),
        .I3(sig_xfer_end_strb_ireg3[25]),
        .I4(sig_xfer_strt_strb_ireg3[25]),
        .O(Din[64]));
(* SOFT_HLUTNM = "soft_lutpair62" *) 
   LUT5 #(
    .INIT(32'hFF8F7707)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[14].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(O5),
        .I1(sig_first_xfer_im0),
        .I2(sig_last_xfer_valid_im1),
        .I3(sig_xfer_end_strb_ireg3[24]),
        .I4(sig_xfer_strt_strb_ireg3[24]),
        .O(Din[63]));
(* SOFT_HLUTNM = "soft_lutpair61" *) 
   LUT5 #(
    .INIT(32'hFF8F7707)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[15].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(O5),
        .I1(sig_first_xfer_im0),
        .I2(sig_last_xfer_valid_im1),
        .I3(sig_xfer_end_strb_ireg3[23]),
        .I4(sig_xfer_strt_strb_ireg3[23]),
        .O(Din[62]));
CARRY4 \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.CI(\n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 ),
        .CO({\NLW_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1_CO_UNCONNECTED [3],\n_1_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 ,\n_2_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 ,\n_3_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\n_0_sig_adjusted_addr_incr_ireg2_reg[10] ,\n_0_sig_adjusted_addr_incr_ireg2_reg[9] ,\n_0_sig_adjusted_addr_incr_ireg2_reg[8] }),
        .O(Din[6:3]),
        .S({\n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_2 ,\n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_3 ,\n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_4 ,\n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_5 }));
(* SOFT_HLUTNM = "soft_lutpair60" *) 
   LUT5 #(
    .INIT(32'hFF8F7707)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__1 
       (.I0(O5),
        .I1(sig_first_xfer_im0),
        .I2(sig_last_xfer_valid_im1),
        .I3(sig_xfer_end_strb_ireg3[22]),
        .I4(sig_xfer_strt_strb_ireg3[22]),
        .O(Din[61]));
LUT1 #(
    .INIT(2'h1)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_2 
       (.I0(\n_0_sig_adjusted_addr_incr_ireg2_reg[11] ),
        .O(\n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_3 
       (.I0(\n_0_sig_adjusted_addr_incr_ireg2_reg[10] ),
        .O(\n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_3 ));
LUT1 #(
    .INIT(2'h1)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_4 
       (.I0(\n_0_sig_adjusted_addr_incr_ireg2_reg[9] ),
        .O(\n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_4 ));
LUT1 #(
    .INIT(2'h1)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_5 
       (.I0(\n_0_sig_adjusted_addr_incr_ireg2_reg[8] ),
        .O(\n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_5 ));
(* SOFT_HLUTNM = "soft_lutpair59" *) 
   LUT5 #(
    .INIT(32'hFF8F7707)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[17].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(O5),
        .I1(sig_first_xfer_im0),
        .I2(sig_last_xfer_valid_im1),
        .I3(sig_xfer_end_strb_ireg3[21]),
        .I4(sig_xfer_strt_strb_ireg3[21]),
        .O(Din[60]));
(* SOFT_HLUTNM = "soft_lutpair58" *) 
   LUT5 #(
    .INIT(32'hFF8F7707)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[18].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(O5),
        .I1(sig_first_xfer_im0),
        .I2(sig_last_xfer_valid_im1),
        .I3(sig_xfer_end_strb_ireg3[20]),
        .I4(sig_xfer_strt_strb_ireg3[20]),
        .O(Din[59]));
(* SOFT_HLUTNM = "soft_lutpair57" *) 
   LUT5 #(
    .INIT(32'hFF8F7707)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[19].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(O5),
        .I1(sig_first_xfer_im0),
        .I2(sig_last_xfer_valid_im1),
        .I3(sig_xfer_end_strb_ireg3[19]),
        .I4(sig_xfer_strt_strb_ireg3[19]),
        .O(Din[58]));
CARRY4 \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.CI(\n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_2 ),
        .CO({\n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 ,\n_1_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 ,\n_2_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 ,\n_3_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 }),
        .CYINIT(\<const0> ),
        .DI({\n_0_sig_adjusted_addr_incr_ireg2_reg[7] ,\n_0_sig_adjusted_addr_incr_ireg2_reg[6] ,\n_0_sig_adjusted_addr_incr_ireg2_reg[5] ,\n_0_sig_adjusted_addr_incr_ireg2_reg[4] }),
        .O({Din[2:0],\NLW_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1_O_UNCONNECTED [0]}),
        .S({\n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_3 ,\n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_4 ,\n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_5 ,\n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_6 }));
LUT1 #(
    .INIT(2'h1)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_10 
       (.I0(\n_0_sig_adjusted_addr_incr_ireg2_reg[0] ),
        .O(\n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_10 ));
(* SOFT_HLUTNM = "soft_lutpair56" *) 
   LUT5 #(
    .INIT(32'hFF8F7707)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__1 
       (.I0(O5),
        .I1(sig_first_xfer_im0),
        .I2(sig_last_xfer_valid_im1),
        .I3(sig_xfer_end_strb_ireg3[18]),
        .I4(sig_xfer_strt_strb_ireg3[18]),
        .O(Din[57]));
CARRY4 \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_2 
       (.CI(\<const0> ),
        .CO({\n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_2 ,\n_1_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_2 ,\n_2_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_2 ,\n_3_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_2 }),
        .CYINIT(\<const0> ),
        .DI({\n_0_sig_adjusted_addr_incr_ireg2_reg[3] ,\n_0_sig_adjusted_addr_incr_ireg2_reg[2] ,\n_0_sig_adjusted_addr_incr_ireg2_reg[1] ,\n_0_sig_adjusted_addr_incr_ireg2_reg[0] }),
        .O(\NLW_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_2_O_UNCONNECTED [3:0]),
        .S({\n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_7 ,\n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_8 ,\n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_9 ,\n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_10 }));
LUT1 #(
    .INIT(2'h1)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_3 
       (.I0(\n_0_sig_adjusted_addr_incr_ireg2_reg[7] ),
        .O(\n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_3 ));
LUT1 #(
    .INIT(2'h1)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_4 
       (.I0(\n_0_sig_adjusted_addr_incr_ireg2_reg[6] ),
        .O(\n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_4 ));
LUT1 #(
    .INIT(2'h1)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_5 
       (.I0(\n_0_sig_adjusted_addr_incr_ireg2_reg[5] ),
        .O(\n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_5 ));
LUT1 #(
    .INIT(2'h1)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_6 
       (.I0(\n_0_sig_adjusted_addr_incr_ireg2_reg[4] ),
        .O(\n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_6 ));
LUT1 #(
    .INIT(2'h1)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_7 
       (.I0(\n_0_sig_adjusted_addr_incr_ireg2_reg[3] ),
        .O(\n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_7 ));
LUT1 #(
    .INIT(2'h1)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_8 
       (.I0(\n_0_sig_adjusted_addr_incr_ireg2_reg[2] ),
        .O(\n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_8 ));
LUT1 #(
    .INIT(2'h1)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_9 
       (.I0(\n_0_sig_adjusted_addr_incr_ireg2_reg[1] ),
        .O(\n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_9 ));
(* SOFT_HLUTNM = "soft_lutpair55" *) 
   LUT5 #(
    .INIT(32'hFF8F7707)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[21].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(O5),
        .I1(sig_first_xfer_im0),
        .I2(sig_last_xfer_valid_im1),
        .I3(sig_xfer_end_strb_ireg3[17]),
        .I4(sig_xfer_strt_strb_ireg3[17]),
        .O(Din[56]));
(* SOFT_HLUTNM = "soft_lutpair54" *) 
   LUT5 #(
    .INIT(32'hFF8F7707)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[22].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(O5),
        .I1(sig_first_xfer_im0),
        .I2(sig_last_xfer_valid_im1),
        .I3(sig_xfer_end_strb_ireg3[16]),
        .I4(sig_xfer_strt_strb_ireg3[16]),
        .O(Din[55]));
(* SOFT_HLUTNM = "soft_lutpair120" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[23].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[15]),
        .I1(sig_mstr2addr_burst),
        .I2(sig_addr_cntr_lsh_kh[31]),
        .O(O9[31]));
(* SOFT_HLUTNM = "soft_lutpair53" *) 
   LUT5 #(
    .INIT(32'hFF8F7707)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[23].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__1 
       (.I0(O5),
        .I1(sig_first_xfer_im0),
        .I2(sig_last_xfer_valid_im1),
        .I3(sig_xfer_end_strb_ireg3[15]),
        .I4(sig_xfer_strt_strb_ireg3[15]),
        .O(Din[54]));
(* SOFT_HLUTNM = "soft_lutpair121" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[24].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[14]),
        .I1(sig_mstr2addr_burst),
        .I2(sig_addr_cntr_lsh_kh[30]),
        .O(O9[30]));
(* SOFT_HLUTNM = "soft_lutpair52" *) 
   LUT5 #(
    .INIT(32'hFF8F7707)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[24].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__1 
       (.I0(O5),
        .I1(sig_first_xfer_im0),
        .I2(sig_last_xfer_valid_im1),
        .I3(sig_xfer_end_strb_ireg3[14]),
        .I4(sig_xfer_strt_strb_ireg3[14]),
        .O(Din[53]));
(* SOFT_HLUTNM = "soft_lutpair122" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[25].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[13]),
        .I1(sig_mstr2addr_burst),
        .I2(sig_addr_cntr_lsh_kh[29]),
        .O(O9[29]));
(* SOFT_HLUTNM = "soft_lutpair51" *) 
   LUT5 #(
    .INIT(32'hFF8F7707)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[25].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__1 
       (.I0(O5),
        .I1(sig_first_xfer_im0),
        .I2(sig_last_xfer_valid_im1),
        .I3(sig_xfer_end_strb_ireg3[13]),
        .I4(sig_xfer_strt_strb_ireg3[13]),
        .O(Din[52]));
(* SOFT_HLUTNM = "soft_lutpair123" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[26].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[12]),
        .I1(sig_mstr2addr_burst),
        .I2(sig_addr_cntr_lsh_kh[28]),
        .O(O9[28]));
(* SOFT_HLUTNM = "soft_lutpair50" *) 
   LUT5 #(
    .INIT(32'hFF8F7707)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[26].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__1 
       (.I0(O5),
        .I1(sig_first_xfer_im0),
        .I2(sig_last_xfer_valid_im1),
        .I3(sig_xfer_end_strb_ireg3[12]),
        .I4(sig_xfer_strt_strb_ireg3[12]),
        .O(Din[51]));
(* SOFT_HLUTNM = "soft_lutpair123" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[27].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[11]),
        .I1(sig_mstr2addr_burst),
        .I2(sig_addr_cntr_lsh_kh[27]),
        .O(O9[27]));
(* SOFT_HLUTNM = "soft_lutpair49" *) 
   LUT5 #(
    .INIT(32'hFF8F7707)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[27].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__1 
       (.I0(O5),
        .I1(sig_first_xfer_im0),
        .I2(sig_last_xfer_valid_im1),
        .I3(sig_xfer_end_strb_ireg3[11]),
        .I4(sig_xfer_strt_strb_ireg3[11]),
        .O(Din[50]));
(* SOFT_HLUTNM = "soft_lutpair124" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[28].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[10]),
        .I1(sig_mstr2addr_burst),
        .I2(sig_addr_cntr_lsh_kh[26]),
        .O(O9[26]));
(* SOFT_HLUTNM = "soft_lutpair48" *) 
   LUT5 #(
    .INIT(32'hFF8F7707)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[28].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__1 
       (.I0(O5),
        .I1(sig_first_xfer_im0),
        .I2(sig_last_xfer_valid_im1),
        .I3(sig_xfer_end_strb_ireg3[10]),
        .I4(sig_xfer_strt_strb_ireg3[10]),
        .O(Din[49]));
(* SOFT_HLUTNM = "soft_lutpair121" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[29].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[9]),
        .I1(sig_mstr2addr_burst),
        .I2(sig_addr_cntr_lsh_kh[25]),
        .O(O9[25]));
(* SOFT_HLUTNM = "soft_lutpair47" *) 
   LUT5 #(
    .INIT(32'hFF8F7707)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[29].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__1 
       (.I0(O5),
        .I1(sig_first_xfer_im0),
        .I2(sig_last_xfer_valid_im1),
        .I3(sig_xfer_end_strb_ireg3[9]),
        .I4(sig_xfer_strt_strb_ireg3[9]),
        .O(Din[48]));
(* SOFT_HLUTNM = "soft_lutpair122" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[30].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[8]),
        .I1(sig_mstr2addr_burst),
        .I2(sig_addr_cntr_lsh_kh[24]),
        .O(O9[24]));
(* SOFT_HLUTNM = "soft_lutpair46" *) 
   LUT5 #(
    .INIT(32'hFF8F7707)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[30].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__1 
       (.I0(O5),
        .I1(sig_first_xfer_im0),
        .I2(sig_last_xfer_valid_im1),
        .I3(sig_xfer_end_strb_ireg3[8]),
        .I4(sig_xfer_strt_strb_ireg3[8]),
        .O(Din[47]));
(* SOFT_HLUTNM = "soft_lutpair120" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[31].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[7]),
        .I1(sig_mstr2addr_burst),
        .I2(sig_addr_cntr_lsh_kh[23]),
        .O(O9[23]));
(* SOFT_HLUTNM = "soft_lutpair45" *) 
   LUT5 #(
    .INIT(32'hFF8F7707)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[31].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__1 
       (.I0(O5),
        .I1(sig_first_xfer_im0),
        .I2(sig_last_xfer_valid_im1),
        .I3(sig_xfer_end_strb_ireg3[7]),
        .I4(sig_xfer_strt_strb_ireg3[7]),
        .O(Din[46]));
(* SOFT_HLUTNM = "soft_lutpair124" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[32].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[6]),
        .I1(sig_mstr2addr_burst),
        .I2(sig_addr_cntr_lsh_kh[22]),
        .O(O9[22]));
(* SOFT_HLUTNM = "soft_lutpair44" *) 
   LUT5 #(
    .INIT(32'hFF8F7707)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[32].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__1 
       (.I0(O5),
        .I1(sig_first_xfer_im0),
        .I2(sig_last_xfer_valid_im1),
        .I3(sig_xfer_end_strb_ireg3[6]),
        .I4(sig_xfer_strt_strb_ireg3[6]),
        .O(Din[45]));
(* SOFT_HLUTNM = "soft_lutpair125" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[33].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[5]),
        .I1(sig_mstr2addr_burst),
        .I2(sig_addr_cntr_lsh_kh[21]),
        .O(O9[21]));
(* SOFT_HLUTNM = "soft_lutpair43" *) 
   LUT5 #(
    .INIT(32'hFF8F7707)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[33].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__1 
       (.I0(O5),
        .I1(sig_first_xfer_im0),
        .I2(sig_last_xfer_valid_im1),
        .I3(sig_xfer_end_strb_ireg3[5]),
        .I4(sig_xfer_strt_strb_ireg3[5]),
        .O(Din[44]));
(* SOFT_HLUTNM = "soft_lutpair126" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[34].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[4]),
        .I1(sig_mstr2addr_burst),
        .I2(sig_addr_cntr_lsh_kh[20]),
        .O(O9[20]));
(* SOFT_HLUTNM = "soft_lutpair42" *) 
   LUT5 #(
    .INIT(32'hFF8F7707)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[34].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__1 
       (.I0(O5),
        .I1(sig_first_xfer_im0),
        .I2(sig_last_xfer_valid_im1),
        .I3(sig_xfer_end_strb_ireg3[4]),
        .I4(sig_xfer_strt_strb_ireg3[4]),
        .O(Din[43]));
(* SOFT_HLUTNM = "soft_lutpair127" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[35].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[3]),
        .I1(sig_mstr2addr_burst),
        .I2(sig_addr_cntr_lsh_kh[19]),
        .O(O9[19]));
(* SOFT_HLUTNM = "soft_lutpair41" *) 
   LUT5 #(
    .INIT(32'hFF8F7707)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[35].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__1 
       (.I0(O5),
        .I1(sig_first_xfer_im0),
        .I2(sig_last_xfer_valid_im1),
        .I3(sig_xfer_end_strb_ireg3[3]),
        .I4(sig_xfer_strt_strb_ireg3[3]),
        .O(Din[42]));
(* SOFT_HLUTNM = "soft_lutpair126" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[36].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[2]),
        .I1(sig_mstr2addr_burst),
        .I2(sig_addr_cntr_lsh_kh[18]),
        .O(O9[18]));
(* SOFT_HLUTNM = "soft_lutpair40" *) 
   LUT5 #(
    .INIT(32'hFF8F7707)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[36].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__1 
       (.I0(O5),
        .I1(sig_first_xfer_im0),
        .I2(sig_last_xfer_valid_im1),
        .I3(sig_xfer_end_strb_ireg3[2]),
        .I4(sig_xfer_strt_strb_ireg3[2]),
        .O(Din[41]));
(* SOFT_HLUTNM = "soft_lutpair125" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[37].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[1]),
        .I1(sig_mstr2addr_burst),
        .I2(sig_addr_cntr_lsh_kh[17]),
        .O(O9[17]));
(* SOFT_HLUTNM = "soft_lutpair39" *) 
   LUT5 #(
    .INIT(32'hFF8F7707)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[37].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__2 
       (.I0(O5),
        .I1(sig_first_xfer_im0),
        .I2(sig_last_xfer_valid_im1),
        .I3(sig_xfer_end_strb_ireg3[1]),
        .I4(sig_xfer_strt_strb_ireg3[1]),
        .O(Din[40]));
(* SOFT_HLUTNM = "soft_lutpair127" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[38].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[0]),
        .I1(sig_mstr2addr_burst),
        .I2(sig_addr_cntr_lsh_kh[16]),
        .O(O9[16]));
(* SOFT_HLUTNM = "soft_lutpair38" *) 
   LUT5 #(
    .INIT(32'hFF8F7707)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[38].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__2 
       (.I0(O5),
        .I1(sig_first_xfer_im0),
        .I2(sig_last_xfer_valid_im1),
        .I3(sig_xfer_end_strb_ireg3[0]),
        .I4(sig_xfer_strt_strb_ireg3[0]),
        .O(Din[39]));
(* SOFT_HLUTNM = "soft_lutpair128" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[39].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(p_1_in),
        .I1(sig_mstr2addr_burst),
        .I2(sig_addr_cntr_lsh_kh[15]),
        .O(O9[15]));
(* SOFT_HLUTNM = "soft_lutpair69" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[39].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[31]),
        .I1(sig_first_xfer_im0),
        .O(Din[38]));
(* SOFT_HLUTNM = "soft_lutpair136" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[3].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(sig_last_xfer_valid_im1),
        .I1(O1),
        .O(Din[73]));
(* SOFT_HLUTNM = "soft_lutpair129" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[40].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[14] ),
        .I1(sig_mstr2addr_burst),
        .I2(sig_addr_cntr_lsh_kh[14]),
        .O(O9[14]));
(* SOFT_HLUTNM = "soft_lutpair68" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[40].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[30]),
        .I1(sig_first_xfer_im0),
        .O(Din[37]));
(* SOFT_HLUTNM = "soft_lutpair130" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[41].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[13] ),
        .I1(sig_mstr2addr_burst),
        .I2(sig_addr_cntr_lsh_kh[13]),
        .O(O9[13]));
(* SOFT_HLUTNM = "soft_lutpair67" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[41].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[29]),
        .I1(sig_first_xfer_im0),
        .O(Din[36]));
(* SOFT_HLUTNM = "soft_lutpair128" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[42].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[12] ),
        .I1(sig_mstr2addr_burst),
        .I2(sig_addr_cntr_lsh_kh[12]),
        .O(O9[12]));
(* SOFT_HLUTNM = "soft_lutpair66" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[42].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[28]),
        .I1(sig_first_xfer_im0),
        .O(Din[35]));
(* SOFT_HLUTNM = "soft_lutpair131" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[43].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[11]),
        .I1(sig_mstr2addr_burst),
        .I2(sig_addr_cntr_lsh_kh[11]),
        .O(O9[11]));
(* SOFT_HLUTNM = "soft_lutpair65" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[43].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[27]),
        .I1(sig_first_xfer_im0),
        .O(Din[34]));
(* SOFT_HLUTNM = "soft_lutpair132" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[44].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[10]),
        .I1(sig_mstr2addr_burst),
        .I2(sig_addr_cntr_lsh_kh[10]),
        .O(O9[10]));
(* SOFT_HLUTNM = "soft_lutpair64" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[44].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[26]),
        .I1(sig_first_xfer_im0),
        .O(Din[33]));
(* SOFT_HLUTNM = "soft_lutpair133" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[45].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[9]),
        .I1(sig_mstr2addr_burst),
        .I2(sig_addr_cntr_lsh_kh[9]),
        .O(O9[9]));
(* SOFT_HLUTNM = "soft_lutpair63" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[45].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[25]),
        .I1(sig_first_xfer_im0),
        .O(Din[32]));
(* SOFT_HLUTNM = "soft_lutpair134" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[46].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(O8),
        .I1(sig_mstr2addr_burst),
        .I2(sig_addr_cntr_lsh_kh[8]),
        .O(O9[8]));
(* SOFT_HLUTNM = "soft_lutpair62" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[46].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[24]),
        .I1(sig_first_xfer_im0),
        .O(Din[31]));
(* SOFT_HLUTNM = "soft_lutpair135" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[47].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[7]),
        .I1(sig_mstr2addr_burst),
        .I2(sig_addr_cntr_lsh_kh[7]),
        .O(O9[7]));
(* SOFT_HLUTNM = "soft_lutpair61" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[47].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[23]),
        .I1(sig_first_xfer_im0),
        .O(Din[30]));
(* SOFT_HLUTNM = "soft_lutpair135" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[48].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[6]),
        .I1(sig_mstr2addr_burst),
        .I2(sig_addr_cntr_lsh_kh[6]),
        .O(O9[6]));
(* SOFT_HLUTNM = "soft_lutpair60" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[48].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[22]),
        .I1(sig_first_xfer_im0),
        .O(Din[29]));
(* SOFT_HLUTNM = "soft_lutpair134" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[49].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[5]),
        .I1(sig_mstr2addr_burst),
        .I2(sig_addr_cntr_lsh_kh[5]),
        .O(O9[5]));
(* SOFT_HLUTNM = "soft_lutpair59" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[49].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[21]),
        .I1(sig_first_xfer_im0),
        .O(Din[28]));
LUT6 #(
    .INIT(64'h1115BBBFBBBFBBBF)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[4].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(O2),
        .I1(sig_brst_cnt_eq_zero_ireg1),
        .I2(sig_btt_eq_b2mbaa_ireg1),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .I4(O4),
        .I5(O3),
        .O(Din[72]));
(* SOFT_HLUTNM = "soft_lutpair133" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[50].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[4]),
        .I1(sig_mstr2addr_burst),
        .I2(sig_addr_cntr_lsh_kh[4]),
        .O(O9[4]));
(* SOFT_HLUTNM = "soft_lutpair58" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[50].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[20]),
        .I1(sig_first_xfer_im0),
        .O(Din[27]));
(* SOFT_HLUTNM = "soft_lutpair132" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[51].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[3]),
        .I1(sig_mstr2addr_burst),
        .I2(sig_addr_cntr_lsh_kh[3]),
        .O(O9[3]));
(* SOFT_HLUTNM = "soft_lutpair57" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[51].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[19]),
        .I1(sig_first_xfer_im0),
        .O(Din[26]));
(* SOFT_HLUTNM = "soft_lutpair131" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[52].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[2]),
        .I1(sig_mstr2addr_burst),
        .I2(sig_addr_cntr_lsh_kh[2]),
        .O(O9[2]));
(* SOFT_HLUTNM = "soft_lutpair56" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[52].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[18]),
        .I1(sig_first_xfer_im0),
        .O(Din[25]));
(* SOFT_HLUTNM = "soft_lutpair130" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[53].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(sig_mstr2addr_burst),
        .I2(sig_addr_cntr_lsh_kh[1]),
        .O(O9[1]));
(* SOFT_HLUTNM = "soft_lutpair55" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[53].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[17]),
        .I1(sig_first_xfer_im0),
        .O(Din[24]));
(* SOFT_HLUTNM = "soft_lutpair129" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[54].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(sig_mstr2addr_burst),
        .I2(sig_addr_cntr_lsh_kh[0]),
        .O(O9[0]));
(* SOFT_HLUTNM = "soft_lutpair54" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[54].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[16]),
        .I1(sig_first_xfer_im0),
        .O(Din[23]));
(* SOFT_HLUTNM = "soft_lutpair53" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[55].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[15]),
        .I1(sig_first_xfer_im0),
        .O(Din[22]));
(* SOFT_HLUTNM = "soft_lutpair52" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[56].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[14]),
        .I1(sig_first_xfer_im0),
        .O(Din[21]));
(* SOFT_HLUTNM = "soft_lutpair51" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[57].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[13]),
        .I1(sig_first_xfer_im0),
        .O(Din[20]));
(* SOFT_HLUTNM = "soft_lutpair50" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[58].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[12]),
        .I1(sig_first_xfer_im0),
        .O(Din[19]));
(* SOFT_HLUTNM = "soft_lutpair49" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[59].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[11]),
        .I1(sig_first_xfer_im0),
        .O(Din[18]));
(* SOFT_HLUTNM = "soft_lutpair136" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[5].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(sig_last_xfer_valid_im1),
        .I1(O6),
        .O(Din[71]));
(* SOFT_HLUTNM = "soft_lutpair48" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[60].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[10]),
        .I1(sig_first_xfer_im0),
        .O(Din[17]));
(* SOFT_HLUTNM = "soft_lutpair47" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[61].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[9]),
        .I1(sig_first_xfer_im0),
        .O(Din[16]));
(* SOFT_HLUTNM = "soft_lutpair46" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[62].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[8]),
        .I1(sig_first_xfer_im0),
        .O(Din[15]));
(* SOFT_HLUTNM = "soft_lutpair45" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[63].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[7]),
        .I1(sig_first_xfer_im0),
        .O(Din[14]));
(* SOFT_HLUTNM = "soft_lutpair44" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[64].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[6]),
        .I1(sig_first_xfer_im0),
        .O(Din[13]));
(* SOFT_HLUTNM = "soft_lutpair43" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[65].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[5]),
        .I1(sig_first_xfer_im0),
        .O(Din[12]));
(* SOFT_HLUTNM = "soft_lutpair42" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[66].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[4]),
        .I1(sig_first_xfer_im0),
        .O(Din[11]));
(* SOFT_HLUTNM = "soft_lutpair41" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[67].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[3]),
        .I1(sig_first_xfer_im0),
        .O(Din[10]));
(* SOFT_HLUTNM = "soft_lutpair40" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[68].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[2]),
        .I1(sig_first_xfer_im0),
        .O(Din[9]));
(* SOFT_HLUTNM = "soft_lutpair39" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[69].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[1]),
        .I1(sig_first_xfer_im0),
        .O(Din[8]));
(* SOFT_HLUTNM = "soft_lutpair38" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[70].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[0]),
        .I1(sig_first_xfer_im0),
        .O(Din[7]));
(* SOFT_HLUTNM = "soft_lutpair69" *) 
   LUT5 #(
    .INIT(32'hFF8F7707)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[7].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(O5),
        .I1(sig_first_xfer_im0),
        .I2(sig_last_xfer_valid_im1),
        .I3(sig_xfer_end_strb_ireg3[31]),
        .I4(sig_xfer_strt_strb_ireg3[31]),
        .O(Din[70]));
(* SOFT_HLUTNM = "soft_lutpair68" *) 
   LUT5 #(
    .INIT(32'hFF8F7707)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[8].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(O5),
        .I1(sig_first_xfer_im0),
        .I2(sig_last_xfer_valid_im1),
        .I3(sig_xfer_end_strb_ireg3[30]),
        .I4(sig_xfer_strt_strb_ireg3[30]),
        .O(Din[69]));
(* SOFT_HLUTNM = "soft_lutpair67" *) 
   LUT5 #(
    .INIT(32'hFF8F7707)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[9].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(O5),
        .I1(sig_first_xfer_im0),
        .I2(sig_last_xfer_valid_im1),
        .I3(sig_xfer_end_strb_ireg3[29]),
        .I4(sig_xfer_strt_strb_ireg3[29]),
        .O(Din[68]));
LUT4 #(
    .INIT(16'h0400)) 
     \USE_SINGLE_REG.sig_regfifo_empty_reg_i_2 
       (.I0(sig_sm_halt_reg),
        .I1(sig_input_reg_empty),
        .I2(sig_calc_error_pushed),
        .I3(sig_cmd2mstr_cmd_valid),
        .O(O17));
VCC VCC
       (.P(\<const1> ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     sig_addr_aligned_ireg1_i_2
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(sig_mbaa_addr_cntr_slice_im0[7]),
        .I2(sig_mbaa_addr_cntr_slice_im0[0]),
        .I3(sig_mmap_reset_reg),
        .I4(sig_mbaa_addr_cntr_slice_im0[2]),
        .I5(sig_mbaa_addr_cntr_slice_im0[3]),
        .O(O14));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     sig_addr_aligned_ireg1_i_3
       (.I0(sig_mbaa_addr_cntr_slice_im0[10]),
        .I1(sig_mbaa_addr_cntr_slice_im0[9]),
        .I2(sig_mbaa_addr_cntr_slice_im0[5]),
        .I3(sig_mbaa_addr_cntr_slice_im0[6]),
        .I4(sig_mbaa_addr_cntr_slice_im0[11]),
        .I5(sig_mbaa_addr_cntr_slice_im0[4]),
        .O(O15));
FDRE #(
    .INIT(1'b0)) 
     sig_addr_aligned_ireg1_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(I6),
        .Q(O4),
        .R(\<const0> ));
LUT4 #(
    .INIT(16'hFF08)) 
     \sig_addr_cntr_im0_msh[0]_i_1 
       (.I0(sig_pop_xfer_reg0_out),
        .I1(p_1_in),
        .I2(sig_predict_addr_lsh_ireg3),
        .I3(sig_push_input_reg12_out),
        .O(\n_0_sig_addr_cntr_im0_msh[0]_i_1 ));
LUT4 #(
    .INIT(16'hEFFF)) 
     \sig_addr_cntr_im0_msh[0]_i_3 
       (.I0(O1),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .O(\n_0_sig_addr_cntr_im0_msh[0]_i_3 ));
LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
     \sig_addr_cntr_im0_msh[0]_i_4 
       (.I0(I12[42]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(O1),
        .I5(sig_addr_cntr_im0_msh_reg[3]),
        .O(\n_0_sig_addr_cntr_im0_msh[0]_i_4 ));
LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
     \sig_addr_cntr_im0_msh[0]_i_5 
       (.I0(I12[41]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(O1),
        .I5(sig_addr_cntr_im0_msh_reg[2]),
        .O(\n_0_sig_addr_cntr_im0_msh[0]_i_5 ));
LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
     \sig_addr_cntr_im0_msh[0]_i_6 
       (.I0(I12[40]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(O1),
        .I5(sig_addr_cntr_im0_msh_reg[1]),
        .O(\n_0_sig_addr_cntr_im0_msh[0]_i_6 ));
LUT6 #(
    .INIT(64'h5755555554555555)) 
     \sig_addr_cntr_im0_msh[0]_i_7 
       (.I0(sig_addr_cntr_im0_msh_reg[0]),
        .I1(O1),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .I4(sig_cmd2mstr_cmd_valid),
        .I5(I12[39]),
        .O(\n_0_sig_addr_cntr_im0_msh[0]_i_7 ));
LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
     \sig_addr_cntr_im0_msh[12]_i_2 
       (.I0(I12[54]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(O1),
        .I5(sig_addr_cntr_im0_msh_reg[15]),
        .O(\n_0_sig_addr_cntr_im0_msh[12]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
     \sig_addr_cntr_im0_msh[12]_i_3 
       (.I0(I12[53]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(O1),
        .I5(sig_addr_cntr_im0_msh_reg[14]),
        .O(\n_0_sig_addr_cntr_im0_msh[12]_i_3 ));
LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
     \sig_addr_cntr_im0_msh[12]_i_4 
       (.I0(I12[52]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(O1),
        .I5(sig_addr_cntr_im0_msh_reg[13]),
        .O(\n_0_sig_addr_cntr_im0_msh[12]_i_4 ));
LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
     \sig_addr_cntr_im0_msh[12]_i_5 
       (.I0(I12[51]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(O1),
        .I5(sig_addr_cntr_im0_msh_reg[12]),
        .O(\n_0_sig_addr_cntr_im0_msh[12]_i_5 ));
LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
     \sig_addr_cntr_im0_msh[4]_i_2 
       (.I0(I12[46]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(O1),
        .I5(sig_addr_cntr_im0_msh_reg[7]),
        .O(\n_0_sig_addr_cntr_im0_msh[4]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
     \sig_addr_cntr_im0_msh[4]_i_3 
       (.I0(I12[45]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(O1),
        .I5(sig_addr_cntr_im0_msh_reg[6]),
        .O(\n_0_sig_addr_cntr_im0_msh[4]_i_3 ));
LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
     \sig_addr_cntr_im0_msh[4]_i_4 
       (.I0(I12[44]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(O1),
        .I5(sig_addr_cntr_im0_msh_reg[5]),
        .O(\n_0_sig_addr_cntr_im0_msh[4]_i_4 ));
LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
     \sig_addr_cntr_im0_msh[4]_i_5 
       (.I0(I12[43]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(O1),
        .I5(sig_addr_cntr_im0_msh_reg[4]),
        .O(\n_0_sig_addr_cntr_im0_msh[4]_i_5 ));
LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
     \sig_addr_cntr_im0_msh[8]_i_2 
       (.I0(I12[50]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(O1),
        .I5(sig_addr_cntr_im0_msh_reg[11]),
        .O(\n_0_sig_addr_cntr_im0_msh[8]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
     \sig_addr_cntr_im0_msh[8]_i_3 
       (.I0(I12[49]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(O1),
        .I5(sig_addr_cntr_im0_msh_reg[10]),
        .O(\n_0_sig_addr_cntr_im0_msh[8]_i_3 ));
LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
     \sig_addr_cntr_im0_msh[8]_i_4 
       (.I0(I12[48]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(O1),
        .I5(sig_addr_cntr_im0_msh_reg[9]),
        .O(\n_0_sig_addr_cntr_im0_msh[8]_i_4 ));
LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
     \sig_addr_cntr_im0_msh[8]_i_5 
       (.I0(I12[47]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(O1),
        .I5(sig_addr_cntr_im0_msh_reg[8]),
        .O(\n_0_sig_addr_cntr_im0_msh[8]_i_5 ));
(* counter = "6" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[0] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1 ),
        .D(\n_7_sig_addr_cntr_im0_msh_reg[0]_i_2 ),
        .Q(sig_addr_cntr_im0_msh_reg[0]),
        .R(sig_mmap_reset_reg));
CARRY4 \sig_addr_cntr_im0_msh_reg[0]_i_2 
       (.CI(\<const0> ),
        .CO({\n_0_sig_addr_cntr_im0_msh_reg[0]_i_2 ,\n_1_sig_addr_cntr_im0_msh_reg[0]_i_2 ,\n_2_sig_addr_cntr_im0_msh_reg[0]_i_2 ,\n_3_sig_addr_cntr_im0_msh_reg[0]_i_2 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\n_0_sig_addr_cntr_im0_msh[0]_i_3 }),
        .O({\n_4_sig_addr_cntr_im0_msh_reg[0]_i_2 ,\n_5_sig_addr_cntr_im0_msh_reg[0]_i_2 ,\n_6_sig_addr_cntr_im0_msh_reg[0]_i_2 ,\n_7_sig_addr_cntr_im0_msh_reg[0]_i_2 }),
        .S({\n_0_sig_addr_cntr_im0_msh[0]_i_4 ,\n_0_sig_addr_cntr_im0_msh[0]_i_5 ,\n_0_sig_addr_cntr_im0_msh[0]_i_6 ,\n_0_sig_addr_cntr_im0_msh[0]_i_7 }));
(* counter = "6" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[10] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1 ),
        .D(\n_5_sig_addr_cntr_im0_msh_reg[8]_i_1 ),
        .Q(sig_addr_cntr_im0_msh_reg[10]),
        .R(sig_mmap_reset_reg));
(* counter = "6" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[11] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1 ),
        .D(\n_4_sig_addr_cntr_im0_msh_reg[8]_i_1 ),
        .Q(sig_addr_cntr_im0_msh_reg[11]),
        .R(sig_mmap_reset_reg));
(* counter = "6" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[12] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1 ),
        .D(\n_7_sig_addr_cntr_im0_msh_reg[12]_i_1 ),
        .Q(sig_addr_cntr_im0_msh_reg[12]),
        .R(sig_mmap_reset_reg));
CARRY4 \sig_addr_cntr_im0_msh_reg[12]_i_1 
       (.CI(\n_0_sig_addr_cntr_im0_msh_reg[8]_i_1 ),
        .CO({\NLW_sig_addr_cntr_im0_msh_reg[12]_i_1_CO_UNCONNECTED [3],\n_1_sig_addr_cntr_im0_msh_reg[12]_i_1 ,\n_2_sig_addr_cntr_im0_msh_reg[12]_i_1 ,\n_3_sig_addr_cntr_im0_msh_reg[12]_i_1 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_sig_addr_cntr_im0_msh_reg[12]_i_1 ,\n_5_sig_addr_cntr_im0_msh_reg[12]_i_1 ,\n_6_sig_addr_cntr_im0_msh_reg[12]_i_1 ,\n_7_sig_addr_cntr_im0_msh_reg[12]_i_1 }),
        .S({\n_0_sig_addr_cntr_im0_msh[12]_i_2 ,\n_0_sig_addr_cntr_im0_msh[12]_i_3 ,\n_0_sig_addr_cntr_im0_msh[12]_i_4 ,\n_0_sig_addr_cntr_im0_msh[12]_i_5 }));
(* counter = "6" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[13] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1 ),
        .D(\n_6_sig_addr_cntr_im0_msh_reg[12]_i_1 ),
        .Q(sig_addr_cntr_im0_msh_reg[13]),
        .R(sig_mmap_reset_reg));
(* counter = "6" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[14] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1 ),
        .D(\n_5_sig_addr_cntr_im0_msh_reg[12]_i_1 ),
        .Q(sig_addr_cntr_im0_msh_reg[14]),
        .R(sig_mmap_reset_reg));
(* counter = "6" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[15] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1 ),
        .D(\n_4_sig_addr_cntr_im0_msh_reg[12]_i_1 ),
        .Q(sig_addr_cntr_im0_msh_reg[15]),
        .R(sig_mmap_reset_reg));
(* counter = "6" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[1] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1 ),
        .D(\n_6_sig_addr_cntr_im0_msh_reg[0]_i_2 ),
        .Q(sig_addr_cntr_im0_msh_reg[1]),
        .R(sig_mmap_reset_reg));
(* counter = "6" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[2] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1 ),
        .D(\n_5_sig_addr_cntr_im0_msh_reg[0]_i_2 ),
        .Q(sig_addr_cntr_im0_msh_reg[2]),
        .R(sig_mmap_reset_reg));
(* counter = "6" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[3] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1 ),
        .D(\n_4_sig_addr_cntr_im0_msh_reg[0]_i_2 ),
        .Q(sig_addr_cntr_im0_msh_reg[3]),
        .R(sig_mmap_reset_reg));
(* counter = "6" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[4] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1 ),
        .D(\n_7_sig_addr_cntr_im0_msh_reg[4]_i_1 ),
        .Q(sig_addr_cntr_im0_msh_reg[4]),
        .R(sig_mmap_reset_reg));
CARRY4 \sig_addr_cntr_im0_msh_reg[4]_i_1 
       (.CI(\n_0_sig_addr_cntr_im0_msh_reg[0]_i_2 ),
        .CO({\n_0_sig_addr_cntr_im0_msh_reg[4]_i_1 ,\n_1_sig_addr_cntr_im0_msh_reg[4]_i_1 ,\n_2_sig_addr_cntr_im0_msh_reg[4]_i_1 ,\n_3_sig_addr_cntr_im0_msh_reg[4]_i_1 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_sig_addr_cntr_im0_msh_reg[4]_i_1 ,\n_5_sig_addr_cntr_im0_msh_reg[4]_i_1 ,\n_6_sig_addr_cntr_im0_msh_reg[4]_i_1 ,\n_7_sig_addr_cntr_im0_msh_reg[4]_i_1 }),
        .S({\n_0_sig_addr_cntr_im0_msh[4]_i_2 ,\n_0_sig_addr_cntr_im0_msh[4]_i_3 ,\n_0_sig_addr_cntr_im0_msh[4]_i_4 ,\n_0_sig_addr_cntr_im0_msh[4]_i_5 }));
(* counter = "6" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[5] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1 ),
        .D(\n_6_sig_addr_cntr_im0_msh_reg[4]_i_1 ),
        .Q(sig_addr_cntr_im0_msh_reg[5]),
        .R(sig_mmap_reset_reg));
(* counter = "6" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[6] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1 ),
        .D(\n_5_sig_addr_cntr_im0_msh_reg[4]_i_1 ),
        .Q(sig_addr_cntr_im0_msh_reg[6]),
        .R(sig_mmap_reset_reg));
(* counter = "6" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[7] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1 ),
        .D(\n_4_sig_addr_cntr_im0_msh_reg[4]_i_1 ),
        .Q(sig_addr_cntr_im0_msh_reg[7]),
        .R(sig_mmap_reset_reg));
(* counter = "6" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[8] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1 ),
        .D(\n_7_sig_addr_cntr_im0_msh_reg[8]_i_1 ),
        .Q(sig_addr_cntr_im0_msh_reg[8]),
        .R(sig_mmap_reset_reg));
CARRY4 \sig_addr_cntr_im0_msh_reg[8]_i_1 
       (.CI(\n_0_sig_addr_cntr_im0_msh_reg[4]_i_1 ),
        .CO({\n_0_sig_addr_cntr_im0_msh_reg[8]_i_1 ,\n_1_sig_addr_cntr_im0_msh_reg[8]_i_1 ,\n_2_sig_addr_cntr_im0_msh_reg[8]_i_1 ,\n_3_sig_addr_cntr_im0_msh_reg[8]_i_1 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_sig_addr_cntr_im0_msh_reg[8]_i_1 ,\n_5_sig_addr_cntr_im0_msh_reg[8]_i_1 ,\n_6_sig_addr_cntr_im0_msh_reg[8]_i_1 ,\n_7_sig_addr_cntr_im0_msh_reg[8]_i_1 }),
        .S({\n_0_sig_addr_cntr_im0_msh[8]_i_2 ,\n_0_sig_addr_cntr_im0_msh[8]_i_3 ,\n_0_sig_addr_cntr_im0_msh[8]_i_4 ,\n_0_sig_addr_cntr_im0_msh[8]_i_5 }));
(* counter = "6" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[9] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1 ),
        .D(\n_6_sig_addr_cntr_im0_msh_reg[8]_i_1 ),
        .Q(sig_addr_cntr_im0_msh_reg[9]),
        .R(sig_mmap_reset_reg));
LUT4 #(
    .INIT(16'hAAC0)) 
     \sig_addr_cntr_incr_ireg2[0]_i_1 
       (.I0(\n_0_sig_btt_cntr_im0_reg[0] ),
        .I1(sig_bytes_to_mbaa_ireg1[0]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .O(\n_0_sig_addr_cntr_incr_ireg2[0]_i_1 ));
LUT4 #(
    .INIT(16'hAAC0)) 
     \sig_addr_cntr_incr_ireg2[10]_i_1 
       (.I0(\n_0_sig_btt_cntr_im0_reg[10] ),
        .I1(sig_bytes_to_mbaa_ireg1[10]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .O(\n_0_sig_addr_cntr_incr_ireg2[10]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair118" *) 
   LUT4 #(
    .INIT(16'hAAC0)) 
     \sig_addr_cntr_incr_ireg2[11]_i_1 
       (.I0(\n_0_sig_btt_cntr_im0_reg[11] ),
        .I1(sig_bytes_to_mbaa_ireg1[11]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .O(\n_0_sig_addr_cntr_incr_ireg2[11]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair118" *) 
   LUT3 #(
    .INIT(8'h0B)) 
     \sig_addr_cntr_incr_ireg2[12]_i_1 
       (.I0(sig_bytes_to_mbaa_ireg1[12]),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .O(\n_0_sig_addr_cntr_incr_ireg2[12]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair117" *) 
   LUT3 #(
    .INIT(8'h40)) 
     \sig_addr_cntr_incr_ireg2[13]_i_1 
       (.I0(sig_btt_lt_b2mbaa_ireg1),
        .I1(sig_first_xfer_im0),
        .I2(sig_bytes_to_mbaa_ireg1[13]),
        .O(\n_0_sig_addr_cntr_incr_ireg2[13]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair116" *) 
   LUT3 #(
    .INIT(8'h40)) 
     \sig_addr_cntr_incr_ireg2[14]_i_1 
       (.I0(sig_btt_lt_b2mbaa_ireg1),
        .I1(sig_first_xfer_im0),
        .I2(sig_bytes_to_mbaa_ireg1[14]),
        .O(\n_0_sig_addr_cntr_incr_ireg2[14]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair115" *) 
   LUT3 #(
    .INIT(8'h40)) 
     \sig_addr_cntr_incr_ireg2[15]_i_1 
       (.I0(sig_btt_lt_b2mbaa_ireg1),
        .I1(sig_first_xfer_im0),
        .I2(sig_bytes_to_mbaa_ireg1[15]),
        .O(\n_0_sig_addr_cntr_incr_ireg2[15]_i_1 ));
LUT4 #(
    .INIT(16'hAAC0)) 
     \sig_addr_cntr_incr_ireg2[1]_i_1 
       (.I0(\n_0_sig_btt_cntr_im0_reg[1] ),
        .I1(sig_bytes_to_mbaa_ireg1[1]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .O(\n_0_sig_addr_cntr_incr_ireg2[1]_i_1 ));
LUT4 #(
    .INIT(16'hAAC0)) 
     \sig_addr_cntr_incr_ireg2[2]_i_1 
       (.I0(\n_0_sig_btt_cntr_im0_reg[2] ),
        .I1(sig_bytes_to_mbaa_ireg1[2]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .O(\n_0_sig_addr_cntr_incr_ireg2[2]_i_1 ));
LUT4 #(
    .INIT(16'hAAC0)) 
     \sig_addr_cntr_incr_ireg2[3]_i_1 
       (.I0(\n_0_sig_btt_cntr_im0_reg[3] ),
        .I1(sig_bytes_to_mbaa_ireg1[3]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .O(\n_0_sig_addr_cntr_incr_ireg2[3]_i_1 ));
LUT4 #(
    .INIT(16'hAAC0)) 
     \sig_addr_cntr_incr_ireg2[4]_i_1 
       (.I0(\n_0_sig_btt_cntr_im0_reg[4] ),
        .I1(sig_bytes_to_mbaa_ireg1[4]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .O(\n_0_sig_addr_cntr_incr_ireg2[4]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair116" *) 
   LUT4 #(
    .INIT(16'hAAC0)) 
     \sig_addr_cntr_incr_ireg2[5]_i_1 
       (.I0(\n_0_sig_btt_cntr_im0_reg[5] ),
        .I1(sig_bytes_to_mbaa_ireg1[5]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .O(\n_0_sig_addr_cntr_incr_ireg2[5]_i_1 ));
LUT4 #(
    .INIT(16'hAAC0)) 
     \sig_addr_cntr_incr_ireg2[6]_i_1 
       (.I0(\n_0_sig_btt_cntr_im0_reg[6] ),
        .I1(sig_bytes_to_mbaa_ireg1[6]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .O(\n_0_sig_addr_cntr_incr_ireg2[6]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair117" *) 
   LUT4 #(
    .INIT(16'hAAC0)) 
     \sig_addr_cntr_incr_ireg2[7]_i_1 
       (.I0(\n_0_sig_btt_cntr_im0_reg[7] ),
        .I1(sig_bytes_to_mbaa_ireg1[7]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .O(\n_0_sig_addr_cntr_incr_ireg2[7]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair100" *) 
   LUT4 #(
    .INIT(16'hAAC0)) 
     \sig_addr_cntr_incr_ireg2[8]_i_1 
       (.I0(Q),
        .I1(sig_bytes_to_mbaa_ireg1[8]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .O(\n_0_sig_addr_cntr_incr_ireg2[8]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair115" *) 
   LUT4 #(
    .INIT(16'hAAC0)) 
     \sig_addr_cntr_incr_ireg2[9]_i_1 
       (.I0(\n_0_sig_btt_cntr_im0_reg[9] ),
        .I1(sig_bytes_to_mbaa_ireg1[9]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .O(\n_0_sig_addr_cntr_incr_ireg2[9]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_incr_ireg2_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_addr_cntr_incr_ireg2[0]_i_1 ),
        .Q(sig_addr_cntr_incr_ireg2[0]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_incr_ireg2_reg[10] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_addr_cntr_incr_ireg2[10]_i_1 ),
        .Q(sig_addr_cntr_incr_ireg2[10]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_incr_ireg2_reg[11] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_addr_cntr_incr_ireg2[11]_i_1 ),
        .Q(sig_addr_cntr_incr_ireg2[11]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_incr_ireg2_reg[12] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_addr_cntr_incr_ireg2[12]_i_1 ),
        .Q(sig_addr_cntr_incr_ireg2[12]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_incr_ireg2_reg[13] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_addr_cntr_incr_ireg2[13]_i_1 ),
        .Q(sig_addr_cntr_incr_ireg2[13]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_incr_ireg2_reg[14] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_addr_cntr_incr_ireg2[14]_i_1 ),
        .Q(sig_addr_cntr_incr_ireg2[14]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_incr_ireg2_reg[15] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_addr_cntr_incr_ireg2[15]_i_1 ),
        .Q(sig_addr_cntr_incr_ireg2[15]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_incr_ireg2_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_addr_cntr_incr_ireg2[1]_i_1 ),
        .Q(sig_addr_cntr_incr_ireg2[1]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_incr_ireg2_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_addr_cntr_incr_ireg2[2]_i_1 ),
        .Q(sig_addr_cntr_incr_ireg2[2]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_incr_ireg2_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_addr_cntr_incr_ireg2[3]_i_1 ),
        .Q(sig_addr_cntr_incr_ireg2[3]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_incr_ireg2_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_addr_cntr_incr_ireg2[4]_i_1 ),
        .Q(sig_addr_cntr_incr_ireg2[4]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_incr_ireg2_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_addr_cntr_incr_ireg2[5]_i_1 ),
        .Q(sig_addr_cntr_incr_ireg2[5]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_incr_ireg2_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_addr_cntr_incr_ireg2[6]_i_1 ),
        .Q(sig_addr_cntr_incr_ireg2[6]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_incr_ireg2_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_addr_cntr_incr_ireg2[7]_i_1 ),
        .Q(sig_addr_cntr_incr_ireg2[7]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_incr_ireg2_reg[8] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_addr_cntr_incr_ireg2[8]_i_1 ),
        .Q(sig_addr_cntr_incr_ireg2[8]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_incr_ireg2_reg[9] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_addr_cntr_incr_ireg2[9]_i_1 ),
        .Q(sig_addr_cntr_incr_ireg2[9]),
        .R(sig_mmap_reset_reg));
LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
     \sig_addr_cntr_lsh_im0[0]_i_1 
       (.I0(I12[23]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(O1),
        .I5(sig_predict_addr_lsh_ireg3__0[0]),
        .O(\n_0_sig_addr_cntr_lsh_im0[0]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
     \sig_addr_cntr_lsh_im0[10]_i_1 
       (.I0(I12[33]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(O1),
        .I5(sig_predict_addr_lsh_ireg3__0[10]),
        .O(\n_0_sig_addr_cntr_lsh_im0[10]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
     \sig_addr_cntr_lsh_im0[11]_i_1 
       (.I0(I12[34]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(O1),
        .I5(sig_predict_addr_lsh_ireg3__0[11]),
        .O(\n_0_sig_addr_cntr_lsh_im0[11]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
     \sig_addr_cntr_lsh_im0[12]_i_1 
       (.I0(I12[35]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(O1),
        .I5(sig_predict_addr_lsh_ireg3__0[12]),
        .O(\n_0_sig_addr_cntr_lsh_im0[12]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
     \sig_addr_cntr_lsh_im0[13]_i_1 
       (.I0(I12[36]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(O1),
        .I5(sig_predict_addr_lsh_ireg3__0[13]),
        .O(\n_0_sig_addr_cntr_lsh_im0[13]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
     \sig_addr_cntr_lsh_im0[14]_i_1 
       (.I0(I12[37]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(O1),
        .I5(sig_predict_addr_lsh_ireg3__0[14]),
        .O(\n_0_sig_addr_cntr_lsh_im0[14]_i_1 ));
LUT5 #(
    .INIT(32'hFFFF1000)) 
     \sig_addr_cntr_lsh_im0[15]_i_1 
       (.I0(O1),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_pop_xfer_reg0_out),
        .O(\n_0_sig_addr_cntr_lsh_im0[15]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
     \sig_addr_cntr_lsh_im0[15]_i_2 
       (.I0(I12[38]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(O1),
        .I5(sig_predict_addr_lsh_ireg3),
        .O(\n_0_sig_addr_cntr_lsh_im0[15]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
     \sig_addr_cntr_lsh_im0[1]_i_1 
       (.I0(I12[24]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(O1),
        .I5(sig_predict_addr_lsh_ireg3__0[1]),
        .O(\n_0_sig_addr_cntr_lsh_im0[1]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
     \sig_addr_cntr_lsh_im0[2]_i_1 
       (.I0(I12[25]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(O1),
        .I5(sig_predict_addr_lsh_ireg3__0[2]),
        .O(\n_0_sig_addr_cntr_lsh_im0[2]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
     \sig_addr_cntr_lsh_im0[3]_i_1 
       (.I0(I12[26]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(O1),
        .I5(sig_predict_addr_lsh_ireg3__0[3]),
        .O(\n_0_sig_addr_cntr_lsh_im0[3]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
     \sig_addr_cntr_lsh_im0[4]_i_1 
       (.I0(I12[27]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(O1),
        .I5(sig_predict_addr_lsh_ireg3__0[4]),
        .O(\n_0_sig_addr_cntr_lsh_im0[4]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
     \sig_addr_cntr_lsh_im0[5]_i_1 
       (.I0(I12[28]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(O1),
        .I5(sig_predict_addr_lsh_ireg3__0[5]),
        .O(\n_0_sig_addr_cntr_lsh_im0[5]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
     \sig_addr_cntr_lsh_im0[6]_i_1 
       (.I0(I12[29]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(O1),
        .I5(sig_predict_addr_lsh_ireg3__0[6]),
        .O(\n_0_sig_addr_cntr_lsh_im0[6]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
     \sig_addr_cntr_lsh_im0[7]_i_1 
       (.I0(I12[30]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(O1),
        .I5(sig_predict_addr_lsh_ireg3__0[7]),
        .O(\n_0_sig_addr_cntr_lsh_im0[7]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
     \sig_addr_cntr_lsh_im0[8]_i_1 
       (.I0(I12[31]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(O1),
        .I5(sig_predict_addr_lsh_ireg3__0[8]),
        .O(\n_0_sig_addr_cntr_lsh_im0[8]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
     \sig_addr_cntr_lsh_im0[9]_i_1 
       (.I0(I12[32]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(O1),
        .I5(sig_predict_addr_lsh_ireg3__0[9]),
        .O(\n_0_sig_addr_cntr_lsh_im0[9]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[0] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[0]_i_1 ),
        .Q(sig_mbaa_addr_cntr_slice_im0[0]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[10] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[10]_i_1 ),
        .Q(sig_mbaa_addr_cntr_slice_im0[10]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[11] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[11]_i_1 ),
        .Q(sig_mbaa_addr_cntr_slice_im0[11]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[12] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[12]_i_1 ),
        .Q(\n_0_sig_addr_cntr_lsh_im0_reg[12] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[13] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[13]_i_1 ),
        .Q(\n_0_sig_addr_cntr_lsh_im0_reg[13] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[14] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[14]_i_1 ),
        .Q(\n_0_sig_addr_cntr_lsh_im0_reg[14] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[15] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[15]_i_2 ),
        .Q(p_1_in),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[1] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[1]_i_1 ),
        .Q(sig_mbaa_addr_cntr_slice_im0[1]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[2] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[2]_i_1 ),
        .Q(sig_mbaa_addr_cntr_slice_im0[2]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[3] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[3]_i_1 ),
        .Q(sig_mbaa_addr_cntr_slice_im0[3]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[4] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[4]_i_1 ),
        .Q(sig_mbaa_addr_cntr_slice_im0[4]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[5] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[5]_i_1 ),
        .Q(sig_mbaa_addr_cntr_slice_im0[5]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[6] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[6]_i_1 ),
        .Q(sig_mbaa_addr_cntr_slice_im0[6]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[7] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[7]_i_1 ),
        .Q(sig_mbaa_addr_cntr_slice_im0[7]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[8] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[8]_i_1 ),
        .Q(O8),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[9] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[9]_i_1 ),
        .Q(sig_mbaa_addr_cntr_slice_im0[9]),
        .R(sig_mmap_reset_reg));
LUT4 #(
    .INIT(16'h0008)) 
     \sig_addr_cntr_lsh_kh[31]_i_1 
       (.I0(sig_cmd2mstr_cmd_valid),
        .I1(sig_input_reg_empty),
        .I2(sig_sm_halt_reg),
        .I3(O1),
        .O(sig_push_input_reg12_out));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(I12[23]),
        .Q(sig_addr_cntr_lsh_kh[0]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[10] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(I12[33]),
        .Q(sig_addr_cntr_lsh_kh[10]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[11] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(I12[34]),
        .Q(sig_addr_cntr_lsh_kh[11]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[12] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(I12[35]),
        .Q(sig_addr_cntr_lsh_kh[12]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[13] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(I12[36]),
        .Q(sig_addr_cntr_lsh_kh[13]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[14] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(I12[37]),
        .Q(sig_addr_cntr_lsh_kh[14]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[15] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(I12[38]),
        .Q(sig_addr_cntr_lsh_kh[15]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[16] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(I12[39]),
        .Q(sig_addr_cntr_lsh_kh[16]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[17] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(I12[40]),
        .Q(sig_addr_cntr_lsh_kh[17]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[18] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(I12[41]),
        .Q(sig_addr_cntr_lsh_kh[18]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[19] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(I12[42]),
        .Q(sig_addr_cntr_lsh_kh[19]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(I12[24]),
        .Q(sig_addr_cntr_lsh_kh[1]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[20] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(I12[43]),
        .Q(sig_addr_cntr_lsh_kh[20]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[21] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(I12[44]),
        .Q(sig_addr_cntr_lsh_kh[21]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[22] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(I12[45]),
        .Q(sig_addr_cntr_lsh_kh[22]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[23] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(I12[46]),
        .Q(sig_addr_cntr_lsh_kh[23]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[24] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(I12[47]),
        .Q(sig_addr_cntr_lsh_kh[24]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[25] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(I12[48]),
        .Q(sig_addr_cntr_lsh_kh[25]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[26] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(I12[49]),
        .Q(sig_addr_cntr_lsh_kh[26]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[27] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(I12[50]),
        .Q(sig_addr_cntr_lsh_kh[27]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[28] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(I12[51]),
        .Q(sig_addr_cntr_lsh_kh[28]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[29] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(I12[52]),
        .Q(sig_addr_cntr_lsh_kh[29]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(I12[25]),
        .Q(sig_addr_cntr_lsh_kh[2]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[30] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(I12[53]),
        .Q(sig_addr_cntr_lsh_kh[30]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[31] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(I12[54]),
        .Q(sig_addr_cntr_lsh_kh[31]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(I12[26]),
        .Q(sig_addr_cntr_lsh_kh[3]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(I12[27]),
        .Q(sig_addr_cntr_lsh_kh[4]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(I12[28]),
        .Q(sig_addr_cntr_lsh_kh[5]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(I12[29]),
        .Q(sig_addr_cntr_lsh_kh[6]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(I12[30]),
        .Q(sig_addr_cntr_lsh_kh[7]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[8] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(I12[31]),
        .Q(sig_addr_cntr_lsh_kh[8]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[9] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(I12[32]),
        .Q(sig_addr_cntr_lsh_kh[9]),
        .R(sig_mmap_reset_reg));
LUT4 #(
    .INIT(16'hAAC0)) 
     \sig_adjusted_addr_incr_ireg2[11]_i_2 
       (.I0(\n_0_sig_btt_cntr_im0_reg[11] ),
        .I1(sig_bytes_to_mbaa_ireg1[11]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .O(\n_0_sig_adjusted_addr_incr_ireg2[11]_i_2 ));
LUT4 #(
    .INIT(16'hAAC0)) 
     \sig_adjusted_addr_incr_ireg2[11]_i_3 
       (.I0(\n_0_sig_btt_cntr_im0_reg[10] ),
        .I1(sig_bytes_to_mbaa_ireg1[10]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .O(\n_0_sig_adjusted_addr_incr_ireg2[11]_i_3 ));
LUT4 #(
    .INIT(16'hAAC0)) 
     \sig_adjusted_addr_incr_ireg2[11]_i_4 
       (.I0(\n_0_sig_btt_cntr_im0_reg[9] ),
        .I1(sig_bytes_to_mbaa_ireg1[9]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .O(\n_0_sig_adjusted_addr_incr_ireg2[11]_i_4 ));
LUT4 #(
    .INIT(16'hAAC0)) 
     \sig_adjusted_addr_incr_ireg2[11]_i_5 
       (.I0(Q),
        .I1(sig_bytes_to_mbaa_ireg1[8]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .O(\n_0_sig_adjusted_addr_incr_ireg2[11]_i_5 ));
LUT5 #(
    .INIT(32'h15BFEA40)) 
     \sig_adjusted_addr_incr_ireg2[3]_i_2 
       (.I0(sig_btt_lt_b2mbaa_ireg1),
        .I1(sig_first_xfer_im0),
        .I2(sig_bytes_to_mbaa_ireg1[3]),
        .I3(\n_0_sig_btt_cntr_im0_reg[3] ),
        .I4(sig_mbaa_addr_cntr_slice_im0[3]),
        .O(\n_0_sig_adjusted_addr_incr_ireg2[3]_i_2 ));
LUT5 #(
    .INIT(32'h15BFEA40)) 
     \sig_adjusted_addr_incr_ireg2[3]_i_3 
       (.I0(sig_btt_lt_b2mbaa_ireg1),
        .I1(sig_first_xfer_im0),
        .I2(sig_bytes_to_mbaa_ireg1[2]),
        .I3(\n_0_sig_btt_cntr_im0_reg[2] ),
        .I4(sig_mbaa_addr_cntr_slice_im0[2]),
        .O(\n_0_sig_adjusted_addr_incr_ireg2[3]_i_3 ));
LUT5 #(
    .INIT(32'h15BFEA40)) 
     \sig_adjusted_addr_incr_ireg2[3]_i_4 
       (.I0(sig_btt_lt_b2mbaa_ireg1),
        .I1(sig_first_xfer_im0),
        .I2(sig_bytes_to_mbaa_ireg1[1]),
        .I3(\n_0_sig_btt_cntr_im0_reg[1] ),
        .I4(sig_mbaa_addr_cntr_slice_im0[1]),
        .O(\n_0_sig_adjusted_addr_incr_ireg2[3]_i_4 ));
LUT5 #(
    .INIT(32'h15BFEA40)) 
     \sig_adjusted_addr_incr_ireg2[3]_i_5 
       (.I0(sig_btt_lt_b2mbaa_ireg1),
        .I1(sig_first_xfer_im0),
        .I2(sig_bytes_to_mbaa_ireg1[0]),
        .I3(\n_0_sig_btt_cntr_im0_reg[0] ),
        .I4(sig_mbaa_addr_cntr_slice_im0[0]),
        .O(\n_0_sig_adjusted_addr_incr_ireg2[3]_i_5 ));
LUT4 #(
    .INIT(16'hAAC0)) 
     \sig_adjusted_addr_incr_ireg2[7]_i_2 
       (.I0(\n_0_sig_btt_cntr_im0_reg[7] ),
        .I1(sig_bytes_to_mbaa_ireg1[7]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .O(\n_0_sig_adjusted_addr_incr_ireg2[7]_i_2 ));
LUT4 #(
    .INIT(16'hAAC0)) 
     \sig_adjusted_addr_incr_ireg2[7]_i_3 
       (.I0(\n_0_sig_btt_cntr_im0_reg[6] ),
        .I1(sig_bytes_to_mbaa_ireg1[6]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .O(\n_0_sig_adjusted_addr_incr_ireg2[7]_i_3 ));
LUT4 #(
    .INIT(16'hAAC0)) 
     \sig_adjusted_addr_incr_ireg2[7]_i_4 
       (.I0(\n_0_sig_btt_cntr_im0_reg[5] ),
        .I1(sig_bytes_to_mbaa_ireg1[5]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .O(\n_0_sig_adjusted_addr_incr_ireg2[7]_i_4 ));
LUT5 #(
    .INIT(32'h15BFEA40)) 
     \sig_adjusted_addr_incr_ireg2[7]_i_5 
       (.I0(sig_btt_lt_b2mbaa_ireg1),
        .I1(sig_first_xfer_im0),
        .I2(sig_bytes_to_mbaa_ireg1[4]),
        .I3(\n_0_sig_btt_cntr_im0_reg[4] ),
        .I4(sig_mbaa_addr_cntr_slice_im0[4]),
        .O(\n_0_sig_adjusted_addr_incr_ireg2[7]_i_5 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_adjusted_addr_incr_ireg2_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1__0[0]),
        .Q(\n_0_sig_adjusted_addr_incr_ireg2_reg[0] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_adjusted_addr_incr_ireg2_reg[10] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1__0[10]),
        .Q(\n_0_sig_adjusted_addr_incr_ireg2_reg[10] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_adjusted_addr_incr_ireg2_reg[11] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1__0[11]),
        .Q(\n_0_sig_adjusted_addr_incr_ireg2_reg[11] ),
        .R(sig_mmap_reset_reg));
CARRY4 \sig_adjusted_addr_incr_ireg2_reg[11]_i_1 
       (.CI(\n_0_sig_adjusted_addr_incr_ireg2_reg[7]_i_1 ),
        .CO({\NLW_sig_adjusted_addr_incr_ireg2_reg[11]_i_1_CO_UNCONNECTED [3],\n_1_sig_adjusted_addr_incr_ireg2_reg[11]_i_1 ,\n_2_sig_adjusted_addr_incr_ireg2_reg[11]_i_1 ,\n_3_sig_adjusted_addr_incr_ireg2_reg[11]_i_1 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(sig_adjusted_addr_incr_im1__0[11:8]),
        .S({\n_0_sig_adjusted_addr_incr_ireg2[11]_i_2 ,\n_0_sig_adjusted_addr_incr_ireg2[11]_i_3 ,\n_0_sig_adjusted_addr_incr_ireg2[11]_i_4 ,\n_0_sig_adjusted_addr_incr_ireg2[11]_i_5 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_adjusted_addr_incr_ireg2_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1__0[1]),
        .Q(\n_0_sig_adjusted_addr_incr_ireg2_reg[1] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_adjusted_addr_incr_ireg2_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1__0[2]),
        .Q(\n_0_sig_adjusted_addr_incr_ireg2_reg[2] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_adjusted_addr_incr_ireg2_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1__0[3]),
        .Q(\n_0_sig_adjusted_addr_incr_ireg2_reg[3] ),
        .R(sig_mmap_reset_reg));
CARRY4 \sig_adjusted_addr_incr_ireg2_reg[3]_i_1 
       (.CI(\<const0> ),
        .CO({\n_0_sig_adjusted_addr_incr_ireg2_reg[3]_i_1 ,\n_1_sig_adjusted_addr_incr_ireg2_reg[3]_i_1 ,\n_2_sig_adjusted_addr_incr_ireg2_reg[3]_i_1 ,\n_3_sig_adjusted_addr_incr_ireg2_reg[3]_i_1 }),
        .CYINIT(\<const0> ),
        .DI({\n_0_sig_addr_cntr_incr_ireg2[3]_i_1 ,\n_0_sig_addr_cntr_incr_ireg2[2]_i_1 ,\n_0_sig_addr_cntr_incr_ireg2[1]_i_1 ,\n_0_sig_addr_cntr_incr_ireg2[0]_i_1 }),
        .O(sig_adjusted_addr_incr_im1__0[3:0]),
        .S({\n_0_sig_adjusted_addr_incr_ireg2[3]_i_2 ,\n_0_sig_adjusted_addr_incr_ireg2[3]_i_3 ,\n_0_sig_adjusted_addr_incr_ireg2[3]_i_4 ,\n_0_sig_adjusted_addr_incr_ireg2[3]_i_5 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_adjusted_addr_incr_ireg2_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1__0[4]),
        .Q(\n_0_sig_adjusted_addr_incr_ireg2_reg[4] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_adjusted_addr_incr_ireg2_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1__0[5]),
        .Q(\n_0_sig_adjusted_addr_incr_ireg2_reg[5] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_adjusted_addr_incr_ireg2_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1__0[6]),
        .Q(\n_0_sig_adjusted_addr_incr_ireg2_reg[6] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_adjusted_addr_incr_ireg2_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1__0[7]),
        .Q(\n_0_sig_adjusted_addr_incr_ireg2_reg[7] ),
        .R(sig_mmap_reset_reg));
CARRY4 \sig_adjusted_addr_incr_ireg2_reg[7]_i_1 
       (.CI(\n_0_sig_adjusted_addr_incr_ireg2_reg[3]_i_1 ),
        .CO({\n_0_sig_adjusted_addr_incr_ireg2_reg[7]_i_1 ,\n_1_sig_adjusted_addr_incr_ireg2_reg[7]_i_1 ,\n_2_sig_adjusted_addr_incr_ireg2_reg[7]_i_1 ,\n_3_sig_adjusted_addr_incr_ireg2_reg[7]_i_1 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\n_0_sig_addr_cntr_incr_ireg2[4]_i_1 }),
        .O(sig_adjusted_addr_incr_im1__0[7:4]),
        .S({\n_0_sig_adjusted_addr_incr_ireg2[7]_i_2 ,\n_0_sig_adjusted_addr_incr_ireg2[7]_i_3 ,\n_0_sig_adjusted_addr_incr_ireg2[7]_i_4 ,\n_0_sig_adjusted_addr_incr_ireg2[7]_i_5 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_adjusted_addr_incr_ireg2_reg[8] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1__0[8]),
        .Q(\n_0_sig_adjusted_addr_incr_ireg2_reg[8] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_adjusted_addr_incr_ireg2_reg[9] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1__0[9]),
        .Q(\n_0_sig_adjusted_addr_incr_ireg2_reg[9] ),
        .R(sig_mmap_reset_reg));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     sig_brst_cnt_eq_one_ireg1_i_2
       (.I0(\n_0_sig_btt_cntr_im0_reg[20] ),
        .I1(\n_0_sig_btt_cntr_im0_reg[22] ),
        .I2(\n_0_sig_btt_cntr_im0_reg[17] ),
        .I3(\n_0_sig_btt_cntr_im0_reg[18] ),
        .I4(\n_0_sig_btt_cntr_im0_reg[21] ),
        .I5(\n_0_sig_btt_cntr_im0_reg[16] ),
        .O(O13));
LUT6 #(
    .INIT(64'h0000000000000004)) 
     sig_brst_cnt_eq_one_ireg1_i_3
       (.I0(\n_0_sig_btt_cntr_im0_reg[19] ),
        .I1(\n_0_sig_btt_cntr_im0_reg[12] ),
        .I2(\n_0_sig_btt_cntr_im0_reg[15] ),
        .I3(sig_mmap_reset_reg),
        .I4(\n_0_sig_btt_cntr_im0_reg[13] ),
        .I5(\n_0_sig_btt_cntr_im0_reg[14] ),
        .O(O12));
FDRE #(
    .INIT(1'b0)) 
     sig_brst_cnt_eq_one_ireg1_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(I5),
        .Q(O3),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'h0000000100000000)) 
     sig_brst_cnt_eq_zero_ireg1_i_1
       (.I0(\n_0_sig_btt_cntr_im0_reg[22] ),
        .I1(\n_0_sig_btt_cntr_im0_reg[21] ),
        .I2(\n_0_sig_btt_cntr_im0_reg[20] ),
        .I3(\n_0_sig_btt_cntr_im0_reg[17] ),
        .I4(\n_0_sig_btt_cntr_im0_reg[16] ),
        .I5(n_0_sig_brst_cnt_eq_zero_ireg1_i_2),
        .O(sig_brst_cnt_eq_zero_im0));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     sig_brst_cnt_eq_zero_ireg1_i_2
       (.I0(\n_0_sig_btt_cntr_im0_reg[19] ),
        .I1(\n_0_sig_btt_cntr_im0_reg[18] ),
        .I2(\n_0_sig_btt_cntr_im0_reg[14] ),
        .I3(\n_0_sig_btt_cntr_im0_reg[15] ),
        .I4(\n_0_sig_btt_cntr_im0_reg[12] ),
        .I5(\n_0_sig_btt_cntr_im0_reg[13] ),
        .O(n_0_sig_brst_cnt_eq_zero_ireg1_i_2));
FDRE #(
    .INIT(1'b0)) 
     sig_brst_cnt_eq_zero_ireg1_reg
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_brst_cnt_eq_zero_im0),
        .Q(sig_brst_cnt_eq_zero_ireg1),
        .R(sig_mmap_reset_reg));
LUT4 #(
    .INIT(16'h8BB8)) 
     \sig_btt_cntr_im0[0]_i_1 
       (.I0(I12[0]),
        .I1(sig_push_input_reg12_out),
        .I2(sig_addr_cntr_incr_ireg2[0]),
        .I3(\n_0_sig_btt_cntr_im0_reg[0] ),
        .O(p_1_in__0[0]));
LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
     \sig_btt_cntr_im0[10]_i_1 
       (.I0(I12[10]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(O1),
        .I5(sig_btt_cntr_im00[10]),
        .O(p_1_in__0[10]));
LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
     \sig_btt_cntr_im0[11]_i_1 
       (.I0(I12[11]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(O1),
        .I5(sig_btt_cntr_im00[11]),
        .O(p_1_in__0[11]));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr_im0[11]_i_3 
       (.I0(\n_0_sig_btt_cntr_im0_reg[11] ),
        .I1(sig_addr_cntr_incr_ireg2[11]),
        .O(\n_0_sig_btt_cntr_im0[11]_i_3 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr_im0[11]_i_4 
       (.I0(\n_0_sig_btt_cntr_im0_reg[10] ),
        .I1(sig_addr_cntr_incr_ireg2[10]),
        .O(\n_0_sig_btt_cntr_im0[11]_i_4 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr_im0[11]_i_5 
       (.I0(\n_0_sig_btt_cntr_im0_reg[9] ),
        .I1(sig_addr_cntr_incr_ireg2[9]),
        .O(\n_0_sig_btt_cntr_im0[11]_i_5 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr_im0[11]_i_6 
       (.I0(Q),
        .I1(sig_addr_cntr_incr_ireg2[8]),
        .O(\n_0_sig_btt_cntr_im0[11]_i_6 ));
LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
     \sig_btt_cntr_im0[12]_i_1 
       (.I0(I12[12]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(O1),
        .I5(sig_btt_cntr_im00[12]),
        .O(p_1_in__0[12]));
LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
     \sig_btt_cntr_im0[13]_i_1 
       (.I0(I12[13]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(O1),
        .I5(sig_btt_cntr_im00[13]),
        .O(p_1_in__0[13]));
LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
     \sig_btt_cntr_im0[14]_i_1 
       (.I0(I12[14]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(O1),
        .I5(sig_btt_cntr_im00[14]),
        .O(p_1_in__0[14]));
LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
     \sig_btt_cntr_im0[15]_i_1 
       (.I0(I12[15]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(O1),
        .I5(sig_btt_cntr_im00[15]),
        .O(p_1_in__0[15]));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr_im0[15]_i_3 
       (.I0(\n_0_sig_btt_cntr_im0_reg[15] ),
        .I1(sig_addr_cntr_incr_ireg2[15]),
        .O(\n_0_sig_btt_cntr_im0[15]_i_3 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr_im0[15]_i_4 
       (.I0(\n_0_sig_btt_cntr_im0_reg[14] ),
        .I1(sig_addr_cntr_incr_ireg2[14]),
        .O(\n_0_sig_btt_cntr_im0[15]_i_4 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr_im0[15]_i_5 
       (.I0(\n_0_sig_btt_cntr_im0_reg[13] ),
        .I1(sig_addr_cntr_incr_ireg2[13]),
        .O(\n_0_sig_btt_cntr_im0[15]_i_5 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr_im0[15]_i_6 
       (.I0(\n_0_sig_btt_cntr_im0_reg[12] ),
        .I1(sig_addr_cntr_incr_ireg2[12]),
        .O(\n_0_sig_btt_cntr_im0[15]_i_6 ));
LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
     \sig_btt_cntr_im0[16]_i_1 
       (.I0(I12[16]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(O1),
        .I5(sig_btt_cntr_im00[16]),
        .O(p_1_in__0[16]));
LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
     \sig_btt_cntr_im0[17]_i_1 
       (.I0(I12[17]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(O1),
        .I5(sig_btt_cntr_im00[17]),
        .O(p_1_in__0[17]));
LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
     \sig_btt_cntr_im0[18]_i_1 
       (.I0(I12[18]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(O1),
        .I5(sig_btt_cntr_im00[18]),
        .O(p_1_in__0[18]));
LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
     \sig_btt_cntr_im0[19]_i_1 
       (.I0(I12[19]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(O1),
        .I5(sig_btt_cntr_im00[19]),
        .O(p_1_in__0[19]));
LUT1 #(
    .INIT(2'h1)) 
     \sig_btt_cntr_im0[19]_i_3 
       (.I0(\n_0_sig_btt_cntr_im0_reg[19] ),
        .O(\n_0_sig_btt_cntr_im0[19]_i_3 ));
LUT1 #(
    .INIT(2'h1)) 
     \sig_btt_cntr_im0[19]_i_4 
       (.I0(\n_0_sig_btt_cntr_im0_reg[18] ),
        .O(\n_0_sig_btt_cntr_im0[19]_i_4 ));
LUT1 #(
    .INIT(2'h1)) 
     \sig_btt_cntr_im0[19]_i_5 
       (.I0(\n_0_sig_btt_cntr_im0_reg[17] ),
        .O(\n_0_sig_btt_cntr_im0[19]_i_5 ));
LUT1 #(
    .INIT(2'h1)) 
     \sig_btt_cntr_im0[19]_i_6 
       (.I0(\n_0_sig_btt_cntr_im0_reg[16] ),
        .O(\n_0_sig_btt_cntr_im0[19]_i_6 ));
LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
     \sig_btt_cntr_im0[1]_i_1 
       (.I0(I12[1]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(O1),
        .I5(sig_btt_cntr_im00[1]),
        .O(p_1_in__0[1]));
LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
     \sig_btt_cntr_im0[20]_i_1 
       (.I0(I12[20]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(O1),
        .I5(sig_btt_cntr_im00[20]),
        .O(p_1_in__0[20]));
LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
     \sig_btt_cntr_im0[21]_i_1 
       (.I0(I12[21]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(O1),
        .I5(sig_btt_cntr_im00[21]),
        .O(p_1_in__0[21]));
LUT5 #(
    .INIT(32'hFFFF1000)) 
     \sig_btt_cntr_im0[22]_i_1 
       (.I0(O1),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_pop_xfer_reg0_out),
        .O(\n_0_sig_btt_cntr_im0[22]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
     \sig_btt_cntr_im0[22]_i_2 
       (.I0(I12[22]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(O1),
        .I5(sig_btt_cntr_im00[22]),
        .O(p_1_in__0[22]));
LUT1 #(
    .INIT(2'h1)) 
     \sig_btt_cntr_im0[22]_i_4 
       (.I0(\n_0_sig_btt_cntr_im0_reg[22] ),
        .O(\n_0_sig_btt_cntr_im0[22]_i_4 ));
LUT1 #(
    .INIT(2'h1)) 
     \sig_btt_cntr_im0[22]_i_5 
       (.I0(\n_0_sig_btt_cntr_im0_reg[21] ),
        .O(\n_0_sig_btt_cntr_im0[22]_i_5 ));
LUT1 #(
    .INIT(2'h1)) 
     \sig_btt_cntr_im0[22]_i_6 
       (.I0(\n_0_sig_btt_cntr_im0_reg[20] ),
        .O(\n_0_sig_btt_cntr_im0[22]_i_6 ));
LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
     \sig_btt_cntr_im0[2]_i_1 
       (.I0(I12[2]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(O1),
        .I5(sig_btt_cntr_im00[2]),
        .O(p_1_in__0[2]));
LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
     \sig_btt_cntr_im0[3]_i_1 
       (.I0(I12[3]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(O1),
        .I5(sig_btt_cntr_im00[3]),
        .O(p_1_in__0[3]));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr_im0[3]_i_3 
       (.I0(\n_0_sig_btt_cntr_im0_reg[3] ),
        .I1(sig_addr_cntr_incr_ireg2[3]),
        .O(\n_0_sig_btt_cntr_im0[3]_i_3 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr_im0[3]_i_4 
       (.I0(\n_0_sig_btt_cntr_im0_reg[2] ),
        .I1(sig_addr_cntr_incr_ireg2[2]),
        .O(\n_0_sig_btt_cntr_im0[3]_i_4 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr_im0[3]_i_5 
       (.I0(\n_0_sig_btt_cntr_im0_reg[1] ),
        .I1(sig_addr_cntr_incr_ireg2[1]),
        .O(\n_0_sig_btt_cntr_im0[3]_i_5 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr_im0[3]_i_6 
       (.I0(\n_0_sig_btt_cntr_im0_reg[0] ),
        .I1(sig_addr_cntr_incr_ireg2[0]),
        .O(\n_0_sig_btt_cntr_im0[3]_i_6 ));
LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
     \sig_btt_cntr_im0[4]_i_1 
       (.I0(I12[4]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(O1),
        .I5(sig_btt_cntr_im00[4]),
        .O(p_1_in__0[4]));
LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
     \sig_btt_cntr_im0[5]_i_1 
       (.I0(I12[5]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(O1),
        .I5(sig_btt_cntr_im00[5]),
        .O(p_1_in__0[5]));
LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
     \sig_btt_cntr_im0[6]_i_1 
       (.I0(I12[6]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(O1),
        .I5(sig_btt_cntr_im00[6]),
        .O(p_1_in__0[6]));
LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
     \sig_btt_cntr_im0[7]_i_1 
       (.I0(I12[7]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(O1),
        .I5(sig_btt_cntr_im00[7]),
        .O(p_1_in__0[7]));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr_im0[7]_i_3 
       (.I0(\n_0_sig_btt_cntr_im0_reg[7] ),
        .I1(sig_addr_cntr_incr_ireg2[7]),
        .O(\n_0_sig_btt_cntr_im0[7]_i_3 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr_im0[7]_i_4 
       (.I0(\n_0_sig_btt_cntr_im0_reg[6] ),
        .I1(sig_addr_cntr_incr_ireg2[6]),
        .O(\n_0_sig_btt_cntr_im0[7]_i_4 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr_im0[7]_i_5 
       (.I0(\n_0_sig_btt_cntr_im0_reg[5] ),
        .I1(sig_addr_cntr_incr_ireg2[5]),
        .O(\n_0_sig_btt_cntr_im0[7]_i_5 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr_im0[7]_i_6 
       (.I0(\n_0_sig_btt_cntr_im0_reg[4] ),
        .I1(sig_addr_cntr_incr_ireg2[4]),
        .O(\n_0_sig_btt_cntr_im0[7]_i_6 ));
LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
     \sig_btt_cntr_im0[8]_i_1 
       (.I0(I12[8]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(O1),
        .I5(sig_btt_cntr_im00[8]),
        .O(p_1_in__0[8]));
LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
     \sig_btt_cntr_im0[9]_i_1 
       (.I0(I12[9]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(O1),
        .I5(sig_btt_cntr_im00[9]),
        .O(p_1_in__0[9]));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[0] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1 ),
        .D(p_1_in__0[0]),
        .Q(\n_0_sig_btt_cntr_im0_reg[0] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[10] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1 ),
        .D(p_1_in__0[10]),
        .Q(\n_0_sig_btt_cntr_im0_reg[10] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[11] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1 ),
        .D(p_1_in__0[11]),
        .Q(\n_0_sig_btt_cntr_im0_reg[11] ),
        .R(sig_mmap_reset_reg));
CARRY4 \sig_btt_cntr_im0_reg[11]_i_2 
       (.CI(\n_0_sig_btt_cntr_im0_reg[7]_i_2 ),
        .CO({\n_0_sig_btt_cntr_im0_reg[11]_i_2 ,\n_1_sig_btt_cntr_im0_reg[11]_i_2 ,\n_2_sig_btt_cntr_im0_reg[11]_i_2 ,\n_3_sig_btt_cntr_im0_reg[11]_i_2 }),
        .CYINIT(\<const0> ),
        .DI({\n_0_sig_btt_cntr_im0_reg[11] ,\n_0_sig_btt_cntr_im0_reg[10] ,\n_0_sig_btt_cntr_im0_reg[9] ,Q}),
        .O(sig_btt_cntr_im00[11:8]),
        .S({\n_0_sig_btt_cntr_im0[11]_i_3 ,\n_0_sig_btt_cntr_im0[11]_i_4 ,\n_0_sig_btt_cntr_im0[11]_i_5 ,\n_0_sig_btt_cntr_im0[11]_i_6 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[12] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1 ),
        .D(p_1_in__0[12]),
        .Q(\n_0_sig_btt_cntr_im0_reg[12] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[13] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1 ),
        .D(p_1_in__0[13]),
        .Q(\n_0_sig_btt_cntr_im0_reg[13] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[14] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1 ),
        .D(p_1_in__0[14]),
        .Q(\n_0_sig_btt_cntr_im0_reg[14] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[15] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1 ),
        .D(p_1_in__0[15]),
        .Q(\n_0_sig_btt_cntr_im0_reg[15] ),
        .R(sig_mmap_reset_reg));
CARRY4 \sig_btt_cntr_im0_reg[15]_i_2 
       (.CI(\n_0_sig_btt_cntr_im0_reg[11]_i_2 ),
        .CO({\n_0_sig_btt_cntr_im0_reg[15]_i_2 ,\n_1_sig_btt_cntr_im0_reg[15]_i_2 ,\n_2_sig_btt_cntr_im0_reg[15]_i_2 ,\n_3_sig_btt_cntr_im0_reg[15]_i_2 }),
        .CYINIT(\<const0> ),
        .DI({\n_0_sig_btt_cntr_im0_reg[15] ,\n_0_sig_btt_cntr_im0_reg[14] ,\n_0_sig_btt_cntr_im0_reg[13] ,\n_0_sig_btt_cntr_im0_reg[12] }),
        .O(sig_btt_cntr_im00[15:12]),
        .S({\n_0_sig_btt_cntr_im0[15]_i_3 ,\n_0_sig_btt_cntr_im0[15]_i_4 ,\n_0_sig_btt_cntr_im0[15]_i_5 ,\n_0_sig_btt_cntr_im0[15]_i_6 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[16] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1 ),
        .D(p_1_in__0[16]),
        .Q(\n_0_sig_btt_cntr_im0_reg[16] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[17] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1 ),
        .D(p_1_in__0[17]),
        .Q(\n_0_sig_btt_cntr_im0_reg[17] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[18] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1 ),
        .D(p_1_in__0[18]),
        .Q(\n_0_sig_btt_cntr_im0_reg[18] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[19] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1 ),
        .D(p_1_in__0[19]),
        .Q(\n_0_sig_btt_cntr_im0_reg[19] ),
        .R(sig_mmap_reset_reg));
CARRY4 \sig_btt_cntr_im0_reg[19]_i_2 
       (.CI(\n_0_sig_btt_cntr_im0_reg[15]_i_2 ),
        .CO({\n_0_sig_btt_cntr_im0_reg[19]_i_2 ,\n_1_sig_btt_cntr_im0_reg[19]_i_2 ,\n_2_sig_btt_cntr_im0_reg[19]_i_2 ,\n_3_sig_btt_cntr_im0_reg[19]_i_2 }),
        .CYINIT(\<const0> ),
        .DI({\n_0_sig_btt_cntr_im0_reg[19] ,\n_0_sig_btt_cntr_im0_reg[18] ,\n_0_sig_btt_cntr_im0_reg[17] ,\n_0_sig_btt_cntr_im0_reg[16] }),
        .O(sig_btt_cntr_im00[19:16]),
        .S({\n_0_sig_btt_cntr_im0[19]_i_3 ,\n_0_sig_btt_cntr_im0[19]_i_4 ,\n_0_sig_btt_cntr_im0[19]_i_5 ,\n_0_sig_btt_cntr_im0[19]_i_6 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[1] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1 ),
        .D(p_1_in__0[1]),
        .Q(\n_0_sig_btt_cntr_im0_reg[1] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[20] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1 ),
        .D(p_1_in__0[20]),
        .Q(\n_0_sig_btt_cntr_im0_reg[20] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[21] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1 ),
        .D(p_1_in__0[21]),
        .Q(\n_0_sig_btt_cntr_im0_reg[21] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[22] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1 ),
        .D(p_1_in__0[22]),
        .Q(\n_0_sig_btt_cntr_im0_reg[22] ),
        .R(sig_mmap_reset_reg));
CARRY4 \sig_btt_cntr_im0_reg[22]_i_3 
       (.CI(\n_0_sig_btt_cntr_im0_reg[19]_i_2 ),
        .CO({\NLW_sig_btt_cntr_im0_reg[22]_i_3_CO_UNCONNECTED [3:2],\n_2_sig_btt_cntr_im0_reg[22]_i_3 ,\n_3_sig_btt_cntr_im0_reg[22]_i_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\n_0_sig_btt_cntr_im0_reg[21] ,\n_0_sig_btt_cntr_im0_reg[20] }),
        .O({\NLW_sig_btt_cntr_im0_reg[22]_i_3_O_UNCONNECTED [3],sig_btt_cntr_im00[22:20]}),
        .S({\<const0> ,\n_0_sig_btt_cntr_im0[22]_i_4 ,\n_0_sig_btt_cntr_im0[22]_i_5 ,\n_0_sig_btt_cntr_im0[22]_i_6 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[2] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1 ),
        .D(p_1_in__0[2]),
        .Q(\n_0_sig_btt_cntr_im0_reg[2] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[3] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1 ),
        .D(p_1_in__0[3]),
        .Q(\n_0_sig_btt_cntr_im0_reg[3] ),
        .R(sig_mmap_reset_reg));
CARRY4 \sig_btt_cntr_im0_reg[3]_i_2 
       (.CI(\<const0> ),
        .CO({\n_0_sig_btt_cntr_im0_reg[3]_i_2 ,\n_1_sig_btt_cntr_im0_reg[3]_i_2 ,\n_2_sig_btt_cntr_im0_reg[3]_i_2 ,\n_3_sig_btt_cntr_im0_reg[3]_i_2 }),
        .CYINIT(\<const1> ),
        .DI({\n_0_sig_btt_cntr_im0_reg[3] ,\n_0_sig_btt_cntr_im0_reg[2] ,\n_0_sig_btt_cntr_im0_reg[1] ,\n_0_sig_btt_cntr_im0_reg[0] }),
        .O({sig_btt_cntr_im00[3:1],\NLW_sig_btt_cntr_im0_reg[3]_i_2_O_UNCONNECTED [0]}),
        .S({\n_0_sig_btt_cntr_im0[3]_i_3 ,\n_0_sig_btt_cntr_im0[3]_i_4 ,\n_0_sig_btt_cntr_im0[3]_i_5 ,\n_0_sig_btt_cntr_im0[3]_i_6 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[4] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1 ),
        .D(p_1_in__0[4]),
        .Q(\n_0_sig_btt_cntr_im0_reg[4] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[5] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1 ),
        .D(p_1_in__0[5]),
        .Q(\n_0_sig_btt_cntr_im0_reg[5] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[6] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1 ),
        .D(p_1_in__0[6]),
        .Q(\n_0_sig_btt_cntr_im0_reg[6] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[7] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1 ),
        .D(p_1_in__0[7]),
        .Q(\n_0_sig_btt_cntr_im0_reg[7] ),
        .R(sig_mmap_reset_reg));
CARRY4 \sig_btt_cntr_im0_reg[7]_i_2 
       (.CI(\n_0_sig_btt_cntr_im0_reg[3]_i_2 ),
        .CO({\n_0_sig_btt_cntr_im0_reg[7]_i_2 ,\n_1_sig_btt_cntr_im0_reg[7]_i_2 ,\n_2_sig_btt_cntr_im0_reg[7]_i_2 ,\n_3_sig_btt_cntr_im0_reg[7]_i_2 }),
        .CYINIT(\<const0> ),
        .DI({\n_0_sig_btt_cntr_im0_reg[7] ,\n_0_sig_btt_cntr_im0_reg[6] ,\n_0_sig_btt_cntr_im0_reg[5] ,\n_0_sig_btt_cntr_im0_reg[4] }),
        .O(sig_btt_cntr_im00[7:4]),
        .S({\n_0_sig_btt_cntr_im0[7]_i_3 ,\n_0_sig_btt_cntr_im0[7]_i_4 ,\n_0_sig_btt_cntr_im0[7]_i_5 ,\n_0_sig_btt_cntr_im0[7]_i_6 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[8] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1 ),
        .D(p_1_in__0[8]),
        .Q(Q),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[9] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1 ),
        .D(p_1_in__0[9]),
        .Q(\n_0_sig_btt_cntr_im0_reg[9] ),
        .R(sig_mmap_reset_reg));
(* SOFT_HLUTNM = "soft_lutpair137" *) 
   LUT2 #(
    .INIT(4'h8)) 
     sig_btt_eq_b2mbaa_ireg1_i_1
       (.I0(sig_brst_cnt_eq_zero_im0),
        .I1(sig_btt_eq_b2mbaa_im01),
        .O(sig_btt_eq_b2mbaa_im0));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     sig_btt_eq_b2mbaa_ireg1_i_6
       (.I0(sig_bytes_to_mbaa_im0_0[11]),
        .I1(\n_0_sig_btt_cntr_im0_reg[11] ),
        .I2(sig_bytes_to_mbaa_im0_0[9]),
        .I3(\n_0_sig_btt_cntr_im0_reg[9] ),
        .I4(\n_0_sig_btt_cntr_im0_reg[10] ),
        .I5(sig_bytes_to_mbaa_im0_0[10]),
        .O(n_0_sig_btt_eq_b2mbaa_ireg1_i_6));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     sig_btt_eq_b2mbaa_ireg1_i_7
       (.I0(sig_bytes_to_mbaa_im0_0[8]),
        .I1(Q),
        .I2(sig_bytes_to_mbaa_im0_0[6]),
        .I3(\n_0_sig_btt_cntr_im0_reg[6] ),
        .I4(\n_0_sig_btt_cntr_im0_reg[7] ),
        .I5(sig_bytes_to_mbaa_im0_0[7]),
        .O(n_0_sig_btt_eq_b2mbaa_ireg1_i_7));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     sig_btt_eq_b2mbaa_ireg1_i_8
       (.I0(sig_bytes_to_mbaa_im0_0[5]),
        .I1(\n_0_sig_btt_cntr_im0_reg[5] ),
        .I2(sig_bytes_to_mbaa_im0_0[3]),
        .I3(\n_0_sig_btt_cntr_im0_reg[3] ),
        .I4(\n_0_sig_btt_cntr_im0_reg[4] ),
        .I5(sig_bytes_to_mbaa_im0_0[4]),
        .O(n_0_sig_btt_eq_b2mbaa_ireg1_i_8));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     sig_btt_eq_b2mbaa_ireg1_i_9
       (.I0(sig_bytes_to_mbaa_im0_0[2]),
        .I1(\n_0_sig_btt_cntr_im0_reg[2] ),
        .I2(sig_bytes_to_mbaa_im0_0[0]),
        .I3(\n_0_sig_btt_cntr_im0_reg[0] ),
        .I4(\n_0_sig_btt_cntr_im0_reg[1] ),
        .I5(sig_bytes_to_mbaa_im0_0[1]),
        .O(n_0_sig_btt_eq_b2mbaa_ireg1_i_9));
FDRE #(
    .INIT(1'b0)) 
     sig_btt_eq_b2mbaa_ireg1_reg
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_btt_eq_b2mbaa_im0),
        .Q(sig_btt_eq_b2mbaa_ireg1),
        .R(sig_mmap_reset_reg));
CARRY4 sig_btt_eq_b2mbaa_ireg1_reg_i_2
       (.CI(n_0_sig_btt_eq_b2mbaa_ireg1_reg_i_3),
        .CO({NLW_sig_btt_eq_b2mbaa_ireg1_reg_i_2_CO_UNCONNECTED[3:2],sig_btt_eq_b2mbaa_im01,n_3_sig_btt_eq_b2mbaa_ireg1_reg_i_2}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(NLW_sig_btt_eq_b2mbaa_ireg1_reg_i_2_O_UNCONNECTED[3:0]),
        .S({\<const0> ,\<const0> ,I11}));
CARRY4 sig_btt_eq_b2mbaa_ireg1_reg_i_3
       (.CI(\<const0> ),
        .CO({n_0_sig_btt_eq_b2mbaa_ireg1_reg_i_3,n_1_sig_btt_eq_b2mbaa_ireg1_reg_i_3,n_2_sig_btt_eq_b2mbaa_ireg1_reg_i_3,n_3_sig_btt_eq_b2mbaa_ireg1_reg_i_3}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(NLW_sig_btt_eq_b2mbaa_ireg1_reg_i_3_O_UNCONNECTED[3:0]),
        .S({n_0_sig_btt_eq_b2mbaa_ireg1_i_6,n_0_sig_btt_eq_b2mbaa_ireg1_i_7,n_0_sig_btt_eq_b2mbaa_ireg1_i_8,n_0_sig_btt_eq_b2mbaa_ireg1_i_9}));
(* SOFT_HLUTNM = "soft_lutpair137" *) 
   LUT2 #(
    .INIT(4'h8)) 
     sig_btt_lt_b2mbaa_ireg1_i_1
       (.I0(sig_btt_lt_b2mbaa_im01),
        .I1(sig_brst_cnt_eq_zero_im0),
        .O(sig_btt_lt_b2mbaa_im0));
LUT4 #(
    .INIT(16'h22B2)) 
     sig_btt_lt_b2mbaa_ireg1_i_10
       (.I0(sig_bytes_to_mbaa_im0_0[7]),
        .I1(\n_0_sig_btt_cntr_im0_reg[7] ),
        .I2(sig_bytes_to_mbaa_im0_0[6]),
        .I3(\n_0_sig_btt_cntr_im0_reg[6] ),
        .O(n_0_sig_btt_lt_b2mbaa_ireg1_i_10));
LUT4 #(
    .INIT(16'h22B2)) 
     sig_btt_lt_b2mbaa_ireg1_i_11
       (.I0(sig_bytes_to_mbaa_im0_0[5]),
        .I1(\n_0_sig_btt_cntr_im0_reg[5] ),
        .I2(sig_bytes_to_mbaa_im0_0[4]),
        .I3(\n_0_sig_btt_cntr_im0_reg[4] ),
        .O(n_0_sig_btt_lt_b2mbaa_ireg1_i_11));
LUT4 #(
    .INIT(16'h22B2)) 
     sig_btt_lt_b2mbaa_ireg1_i_12
       (.I0(sig_bytes_to_mbaa_im0_0[3]),
        .I1(\n_0_sig_btt_cntr_im0_reg[3] ),
        .I2(sig_bytes_to_mbaa_im0_0[2]),
        .I3(\n_0_sig_btt_cntr_im0_reg[2] ),
        .O(n_0_sig_btt_lt_b2mbaa_ireg1_i_12));
LUT4 #(
    .INIT(16'h22B2)) 
     sig_btt_lt_b2mbaa_ireg1_i_13
       (.I0(sig_bytes_to_mbaa_im0_0[1]),
        .I1(\n_0_sig_btt_cntr_im0_reg[1] ),
        .I2(sig_bytes_to_mbaa_im0_0[0]),
        .I3(\n_0_sig_btt_cntr_im0_reg[0] ),
        .O(n_0_sig_btt_lt_b2mbaa_ireg1_i_13));
LUT4 #(
    .INIT(16'h9009)) 
     sig_btt_lt_b2mbaa_ireg1_i_14
       (.I0(\n_0_sig_btt_cntr_im0_reg[7] ),
        .I1(sig_bytes_to_mbaa_im0_0[7]),
        .I2(\n_0_sig_btt_cntr_im0_reg[6] ),
        .I3(sig_bytes_to_mbaa_im0_0[6]),
        .O(n_0_sig_btt_lt_b2mbaa_ireg1_i_14));
LUT4 #(
    .INIT(16'h9009)) 
     sig_btt_lt_b2mbaa_ireg1_i_15
       (.I0(\n_0_sig_btt_cntr_im0_reg[5] ),
        .I1(sig_bytes_to_mbaa_im0_0[5]),
        .I2(\n_0_sig_btt_cntr_im0_reg[4] ),
        .I3(sig_bytes_to_mbaa_im0_0[4]),
        .O(n_0_sig_btt_lt_b2mbaa_ireg1_i_15));
LUT4 #(
    .INIT(16'h9009)) 
     sig_btt_lt_b2mbaa_ireg1_i_16
       (.I0(\n_0_sig_btt_cntr_im0_reg[3] ),
        .I1(sig_bytes_to_mbaa_im0_0[3]),
        .I2(\n_0_sig_btt_cntr_im0_reg[2] ),
        .I3(sig_bytes_to_mbaa_im0_0[2]),
        .O(n_0_sig_btt_lt_b2mbaa_ireg1_i_16));
LUT4 #(
    .INIT(16'h9009)) 
     sig_btt_lt_b2mbaa_ireg1_i_17
       (.I0(\n_0_sig_btt_cntr_im0_reg[1] ),
        .I1(sig_bytes_to_mbaa_im0_0[1]),
        .I2(\n_0_sig_btt_cntr_im0_reg[0] ),
        .I3(sig_bytes_to_mbaa_im0_0[0]),
        .O(n_0_sig_btt_lt_b2mbaa_ireg1_i_17));
LUT5 #(
    .INIT(32'hFFFF22B2)) 
     sig_btt_lt_b2mbaa_ireg1_i_5
       (.I0(sig_bytes_to_mbaa_im0_0[11]),
        .I1(\n_0_sig_btt_cntr_im0_reg[11] ),
        .I2(sig_bytes_to_mbaa_im0_0[10]),
        .I3(\n_0_sig_btt_cntr_im0_reg[10] ),
        .I4(sig_bytes_to_mbaa_im0[0]),
        .O(n_0_sig_btt_lt_b2mbaa_ireg1_i_5));
LUT4 #(
    .INIT(16'h22B2)) 
     sig_btt_lt_b2mbaa_ireg1_i_6
       (.I0(sig_bytes_to_mbaa_im0_0[9]),
        .I1(\n_0_sig_btt_cntr_im0_reg[9] ),
        .I2(sig_bytes_to_mbaa_im0_0[8]),
        .I3(Q),
        .O(n_0_sig_btt_lt_b2mbaa_ireg1_i_6));
LUT5 #(
    .INIT(32'h41000041)) 
     sig_btt_lt_b2mbaa_ireg1_i_8
       (.I0(sig_bytes_to_mbaa_im0[0]),
        .I1(sig_bytes_to_mbaa_im0_0[11]),
        .I2(\n_0_sig_btt_cntr_im0_reg[11] ),
        .I3(\n_0_sig_btt_cntr_im0_reg[10] ),
        .I4(sig_bytes_to_mbaa_im0_0[10]),
        .O(n_0_sig_btt_lt_b2mbaa_ireg1_i_8));
LUT4 #(
    .INIT(16'h9009)) 
     sig_btt_lt_b2mbaa_ireg1_i_9
       (.I0(\n_0_sig_btt_cntr_im0_reg[9] ),
        .I1(sig_bytes_to_mbaa_im0_0[9]),
        .I2(Q),
        .I3(sig_bytes_to_mbaa_im0_0[8]),
        .O(n_0_sig_btt_lt_b2mbaa_ireg1_i_9));
FDRE #(
    .INIT(1'b0)) 
     sig_btt_lt_b2mbaa_ireg1_reg
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_btt_lt_b2mbaa_im0),
        .Q(sig_btt_lt_b2mbaa_ireg1),
        .R(sig_mmap_reset_reg));
CARRY4 sig_btt_lt_b2mbaa_ireg1_reg_i_2
       (.CI(n_0_sig_btt_lt_b2mbaa_ireg1_reg_i_3),
        .CO({NLW_sig_btt_lt_b2mbaa_ireg1_reg_i_2_CO_UNCONNECTED[3],sig_btt_lt_b2mbaa_im01,n_2_sig_btt_lt_b2mbaa_ireg1_reg_i_2,n_3_sig_btt_lt_b2mbaa_ireg1_reg_i_2}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,DI,n_0_sig_btt_lt_b2mbaa_ireg1_i_5,n_0_sig_btt_lt_b2mbaa_ireg1_i_6}),
        .O(NLW_sig_btt_lt_b2mbaa_ireg1_reg_i_2_O_UNCONNECTED[3:0]),
        .S({\<const0> ,S,n_0_sig_btt_lt_b2mbaa_ireg1_i_8,n_0_sig_btt_lt_b2mbaa_ireg1_i_9}));
CARRY4 sig_btt_lt_b2mbaa_ireg1_reg_i_3
       (.CI(\<const0> ),
        .CO({n_0_sig_btt_lt_b2mbaa_ireg1_reg_i_3,n_1_sig_btt_lt_b2mbaa_ireg1_reg_i_3,n_2_sig_btt_lt_b2mbaa_ireg1_reg_i_3,n_3_sig_btt_lt_b2mbaa_ireg1_reg_i_3}),
        .CYINIT(\<const0> ),
        .DI({n_0_sig_btt_lt_b2mbaa_ireg1_i_10,n_0_sig_btt_lt_b2mbaa_ireg1_i_11,n_0_sig_btt_lt_b2mbaa_ireg1_i_12,n_0_sig_btt_lt_b2mbaa_ireg1_i_13}),
        .O(NLW_sig_btt_lt_b2mbaa_ireg1_reg_i_3_O_UNCONNECTED[3:0]),
        .S({n_0_sig_btt_lt_b2mbaa_ireg1_i_14,n_0_sig_btt_lt_b2mbaa_ireg1_i_15,n_0_sig_btt_lt_b2mbaa_ireg1_i_16,n_0_sig_btt_lt_b2mbaa_ireg1_i_17}));
LUT1 #(
    .INIT(2'h1)) 
     \sig_bytes_to_mbaa_ireg1[11]_i_2 
       (.I0(sig_mbaa_addr_cntr_slice_im0[11]),
        .O(\n_0_sig_bytes_to_mbaa_ireg1[11]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \sig_bytes_to_mbaa_ireg1[11]_i_3 
       (.I0(sig_mbaa_addr_cntr_slice_im0[10]),
        .O(\n_0_sig_bytes_to_mbaa_ireg1[11]_i_3 ));
LUT1 #(
    .INIT(2'h1)) 
     \sig_bytes_to_mbaa_ireg1[11]_i_4 
       (.I0(sig_mbaa_addr_cntr_slice_im0[9]),
        .O(\n_0_sig_bytes_to_mbaa_ireg1[11]_i_4 ));
LUT1 #(
    .INIT(2'h1)) 
     \sig_bytes_to_mbaa_ireg1[11]_i_5 
       (.I0(O8),
        .O(\n_0_sig_bytes_to_mbaa_ireg1[11]_i_5 ));
LUT1 #(
    .INIT(2'h1)) 
     \sig_bytes_to_mbaa_ireg1[3]_i_2 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .O(\n_0_sig_bytes_to_mbaa_ireg1[3]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \sig_bytes_to_mbaa_ireg1[3]_i_3 
       (.I0(sig_mbaa_addr_cntr_slice_im0[3]),
        .O(\n_0_sig_bytes_to_mbaa_ireg1[3]_i_3 ));
LUT1 #(
    .INIT(2'h1)) 
     \sig_bytes_to_mbaa_ireg1[3]_i_4 
       (.I0(sig_mbaa_addr_cntr_slice_im0[2]),
        .O(\n_0_sig_bytes_to_mbaa_ireg1[3]_i_4 ));
LUT1 #(
    .INIT(2'h1)) 
     \sig_bytes_to_mbaa_ireg1[3]_i_5 
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .O(\n_0_sig_bytes_to_mbaa_ireg1[3]_i_5 ));
LUT1 #(
    .INIT(2'h2)) 
     \sig_bytes_to_mbaa_ireg1[3]_i_6 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .O(\n_0_sig_bytes_to_mbaa_ireg1[3]_i_6 ));
LUT1 #(
    .INIT(2'h1)) 
     \sig_bytes_to_mbaa_ireg1[7]_i_2 
       (.I0(sig_mbaa_addr_cntr_slice_im0[7]),
        .O(\n_0_sig_bytes_to_mbaa_ireg1[7]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \sig_bytes_to_mbaa_ireg1[7]_i_3 
       (.I0(sig_mbaa_addr_cntr_slice_im0[6]),
        .O(\n_0_sig_bytes_to_mbaa_ireg1[7]_i_3 ));
LUT1 #(
    .INIT(2'h1)) 
     \sig_bytes_to_mbaa_ireg1[7]_i_4 
       (.I0(sig_mbaa_addr_cntr_slice_im0[5]),
        .O(\n_0_sig_bytes_to_mbaa_ireg1[7]_i_4 ));
LUT1 #(
    .INIT(2'h1)) 
     \sig_bytes_to_mbaa_ireg1[7]_i_5 
       (.I0(sig_mbaa_addr_cntr_slice_im0[4]),
        .O(\n_0_sig_bytes_to_mbaa_ireg1[7]_i_5 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_bytes_to_mbaa_ireg1_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_bytes_to_mbaa_im0_0[0]),
        .Q(sig_bytes_to_mbaa_ireg1[0]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_bytes_to_mbaa_ireg1_reg[10] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_bytes_to_mbaa_im0_0[10]),
        .Q(sig_bytes_to_mbaa_ireg1[10]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_bytes_to_mbaa_ireg1_reg[11] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_bytes_to_mbaa_im0_0[11]),
        .Q(sig_bytes_to_mbaa_ireg1[11]),
        .R(sig_mmap_reset_reg));
CARRY4 \sig_bytes_to_mbaa_ireg1_reg[11]_i_1 
       (.CI(\n_0_sig_bytes_to_mbaa_ireg1_reg[7]_i_1 ),
        .CO({\n_0_sig_bytes_to_mbaa_ireg1_reg[11]_i_1 ,\n_1_sig_bytes_to_mbaa_ireg1_reg[11]_i_1 ,\n_2_sig_bytes_to_mbaa_ireg1_reg[11]_i_1 ,\n_3_sig_bytes_to_mbaa_ireg1_reg[11]_i_1 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(sig_bytes_to_mbaa_im0_0[11:8]),
        .S({\n_0_sig_bytes_to_mbaa_ireg1[11]_i_2 ,\n_0_sig_bytes_to_mbaa_ireg1[11]_i_3 ,\n_0_sig_bytes_to_mbaa_ireg1[11]_i_4 ,\n_0_sig_bytes_to_mbaa_ireg1[11]_i_5 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_bytes_to_mbaa_ireg1_reg[12] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_bytes_to_mbaa_im0[0]),
        .Q(sig_bytes_to_mbaa_ireg1[12]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_bytes_to_mbaa_ireg1_reg[13] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_bytes_to_mbaa_im0[1]),
        .Q(sig_bytes_to_mbaa_ireg1[13]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_bytes_to_mbaa_ireg1_reg[14] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_bytes_to_mbaa_im0[2]),
        .Q(sig_bytes_to_mbaa_ireg1[14]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_bytes_to_mbaa_ireg1_reg[15] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_bytes_to_mbaa_im0[3]),
        .Q(sig_bytes_to_mbaa_ireg1[15]),
        .R(sig_mmap_reset_reg));
CARRY4 \sig_bytes_to_mbaa_ireg1_reg[15]_i_1 
       (.CI(\n_0_sig_bytes_to_mbaa_ireg1_reg[11]_i_1 ),
        .CO({\NLW_sig_bytes_to_mbaa_ireg1_reg[15]_i_1_CO_UNCONNECTED [3],\n_1_sig_bytes_to_mbaa_ireg1_reg[15]_i_1 ,\n_2_sig_bytes_to_mbaa_ireg1_reg[15]_i_1 ,\n_3_sig_bytes_to_mbaa_ireg1_reg[15]_i_1 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(sig_bytes_to_mbaa_im0),
        .S({\<const0> ,\<const0> ,\<const0> ,\<const0> }));
FDRE #(
    .INIT(1'b0)) 
     \sig_bytes_to_mbaa_ireg1_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_bytes_to_mbaa_im0_0[1]),
        .Q(sig_bytes_to_mbaa_ireg1[1]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_bytes_to_mbaa_ireg1_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_bytes_to_mbaa_im0_0[2]),
        .Q(sig_bytes_to_mbaa_ireg1[2]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_bytes_to_mbaa_ireg1_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_bytes_to_mbaa_im0_0[3]),
        .Q(sig_bytes_to_mbaa_ireg1[3]),
        .R(sig_mmap_reset_reg));
CARRY4 \sig_bytes_to_mbaa_ireg1_reg[3]_i_1 
       (.CI(\<const0> ),
        .CO({\n_0_sig_bytes_to_mbaa_ireg1_reg[3]_i_1 ,\n_1_sig_bytes_to_mbaa_ireg1_reg[3]_i_1 ,\n_2_sig_bytes_to_mbaa_ireg1_reg[3]_i_1 ,\n_3_sig_bytes_to_mbaa_ireg1_reg[3]_i_1 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\n_0_sig_bytes_to_mbaa_ireg1[3]_i_2 }),
        .O(sig_bytes_to_mbaa_im0_0[3:0]),
        .S({\n_0_sig_bytes_to_mbaa_ireg1[3]_i_3 ,\n_0_sig_bytes_to_mbaa_ireg1[3]_i_4 ,\n_0_sig_bytes_to_mbaa_ireg1[3]_i_5 ,\n_0_sig_bytes_to_mbaa_ireg1[3]_i_6 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_bytes_to_mbaa_ireg1_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_bytes_to_mbaa_im0_0[4]),
        .Q(sig_bytes_to_mbaa_ireg1[4]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_bytes_to_mbaa_ireg1_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_bytes_to_mbaa_im0_0[5]),
        .Q(sig_bytes_to_mbaa_ireg1[5]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_bytes_to_mbaa_ireg1_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_bytes_to_mbaa_im0_0[6]),
        .Q(sig_bytes_to_mbaa_ireg1[6]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_bytes_to_mbaa_ireg1_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_bytes_to_mbaa_im0_0[7]),
        .Q(sig_bytes_to_mbaa_ireg1[7]),
        .R(sig_mmap_reset_reg));
CARRY4 \sig_bytes_to_mbaa_ireg1_reg[7]_i_1 
       (.CI(\n_0_sig_bytes_to_mbaa_ireg1_reg[3]_i_1 ),
        .CO({\n_0_sig_bytes_to_mbaa_ireg1_reg[7]_i_1 ,\n_1_sig_bytes_to_mbaa_ireg1_reg[7]_i_1 ,\n_2_sig_bytes_to_mbaa_ireg1_reg[7]_i_1 ,\n_3_sig_bytes_to_mbaa_ireg1_reg[7]_i_1 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(sig_bytes_to_mbaa_im0_0[7:4]),
        .S({\n_0_sig_bytes_to_mbaa_ireg1[7]_i_2 ,\n_0_sig_bytes_to_mbaa_ireg1[7]_i_3 ,\n_0_sig_bytes_to_mbaa_ireg1[7]_i_4 ,\n_0_sig_bytes_to_mbaa_ireg1[7]_i_5 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_bytes_to_mbaa_ireg1_reg[8] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_bytes_to_mbaa_im0_0[8]),
        .Q(sig_bytes_to_mbaa_ireg1[8]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_bytes_to_mbaa_ireg1_reg[9] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_bytes_to_mbaa_im0_0[9]),
        .Q(sig_bytes_to_mbaa_ireg1[9]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     sig_calc_error_pushed_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(I3),
        .Q(sig_calc_error_pushed),
        .R(\<const0> ));
LUT5 #(
    .INIT(32'hFFFF0040)) 
     sig_calc_error_reg_i_6
       (.I0(O1),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(sig_mmap_reset_reg),
        .O(O7));
FDRE #(
    .INIT(1'b0)) 
     sig_calc_error_reg_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(I2),
        .Q(O1),
        .R(\<const0> ));
LUT5 #(
    .INIT(32'h30332222)) 
     sig_cmd2addr_valid_i_1
       (.I0(sig_sm_ld_xfer_reg_ns),
        .I1(sig_mmap_reset_reg),
        .I2(I13),
        .I3(sig_inhibit_rdy_n),
        .I4(sig_mstr2addr_cmd_valid),
        .O(n_0_sig_cmd2addr_valid_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_cmd2addr_valid_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_cmd2addr_valid_i_1),
        .Q(sig_mstr2addr_cmd_valid),
        .R(\<const0> ));
LUT5 #(
    .INIT(32'h0000CFAA)) 
     sig_cmd2data_valid_i_1
       (.I0(sig_sm_ld_xfer_reg_ns),
        .I1(I14),
        .I2(sig_inhibit_rdy_n_0),
        .I3(sig_mstr2data_cmd_valid),
        .I4(sig_mmap_reset_reg),
        .O(n_0_sig_cmd2data_valid_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_cmd2data_valid_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_cmd2data_valid_i_1),
        .Q(sig_mstr2data_cmd_valid),
        .R(\<const0> ));
LUT4 #(
    .INIT(16'h0008)) 
     sig_cmd2dre_valid_i_1
       (.I0(sig_sm_ld_xfer_reg_ns),
        .I1(sig_first_xfer_im0),
        .I2(sig_clr_cmd2dre_valid),
        .I3(sig_mmap_reset_reg),
        .O(n_0_sig_cmd2dre_valid_i_1));
LUT6 #(
    .INIT(64'h0000000100000000)) 
     sig_cmd2dre_valid_i_2
       (.I0(\n_0_FSM_onehot_sig_pcc_sm_state_reg[1] ),
        .I1(\n_0_FSM_onehot_sig_pcc_sm_state_reg[3] ),
        .I2(\n_0_FSM_onehot_sig_pcc_sm_state_reg[7] ),
        .I3(\n_0_FSM_onehot_sig_pcc_sm_state_reg[5] ),
        .I4(sig_pcc_sm_state_reg[1]),
        .I5(sig_pcc_sm_state_reg[2]),
        .O(sig_sm_ld_xfer_reg_ns));
FDRE #(
    .INIT(1'b0)) 
     sig_cmd2dre_valid_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_cmd2dre_valid_i_1),
        .Q(sig_clr_cmd2dre_valid),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair36" *) 
   LUT5 #(
    .INIT(32'h56669AAA)) 
     \sig_finish_addr_offset_ireg2[0]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[0]),
        .I4(\n_0_sig_btt_cntr_im0_reg[0] ),
        .O(sig_finish_addr_offset_im1[0]));
(* SOFT_HLUTNM = "soft_lutpair111" *) 
   LUT4 #(
    .INIT(16'h8778)) 
     \sig_finish_addr_offset_ireg2[1]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(\n_0_sig_addr_cntr_incr_ireg2[0]_i_1 ),
        .I2(\n_0_sig_addr_cntr_incr_ireg2[1]_i_1 ),
        .I3(sig_mbaa_addr_cntr_slice_im0[1]),
        .O(sig_finish_addr_offset_im1[1]));
LUT6 #(
    .INIT(64'h9999A55566665AAA)) 
     \sig_finish_addr_offset_ireg2[2]_i_1 
       (.I0(\n_0_sig_finish_addr_offset_ireg2[2]_i_2 ),
        .I1(\n_0_sig_btt_cntr_im0_reg[2] ),
        .I2(sig_bytes_to_mbaa_ireg1[2]),
        .I3(sig_first_xfer_im0),
        .I4(sig_btt_lt_b2mbaa_ireg1),
        .I5(sig_mbaa_addr_cntr_slice_im0[2]),
        .O(sig_finish_addr_offset_im1[2]));
(* SOFT_HLUTNM = "soft_lutpair111" *) 
   LUT4 #(
    .INIT(16'hF880)) 
     \sig_finish_addr_offset_ireg2[2]_i_2 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(\n_0_sig_addr_cntr_incr_ireg2[0]_i_1 ),
        .I2(\n_0_sig_addr_cntr_incr_ireg2[1]_i_1 ),
        .I3(sig_mbaa_addr_cntr_slice_im0[1]),
        .O(\n_0_sig_finish_addr_offset_ireg2[2]_i_2 ));
LUT6 #(
    .INIT(64'h9999A55566665AAA)) 
     \sig_finish_addr_offset_ireg2[3]_i_1 
       (.I0(\n_0_sig_finish_addr_offset_ireg2[4]_i_2 ),
        .I1(\n_0_sig_btt_cntr_im0_reg[3] ),
        .I2(sig_bytes_to_mbaa_ireg1[3]),
        .I3(sig_first_xfer_im0),
        .I4(sig_btt_lt_b2mbaa_ireg1),
        .I5(sig_mbaa_addr_cntr_slice_im0[3]),
        .O(sig_finish_addr_offset_im1[3]));
LUT5 #(
    .INIT(32'hE81717E8)) 
     \sig_finish_addr_offset_ireg2[4]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[3]),
        .I1(\n_0_sig_addr_cntr_incr_ireg2[3]_i_1 ),
        .I2(\n_0_sig_finish_addr_offset_ireg2[4]_i_2 ),
        .I3(\n_0_sig_addr_cntr_incr_ireg2[4]_i_1 ),
        .I4(sig_mbaa_addr_cntr_slice_im0[4]),
        .O(sig_finish_addr_offset_im1[4]));
LUT6 #(
    .INIT(64'hEEEEFAAA8888A000)) 
     \sig_finish_addr_offset_ireg2[4]_i_2 
       (.I0(\n_0_sig_finish_addr_offset_ireg2[2]_i_2 ),
        .I1(\n_0_sig_btt_cntr_im0_reg[2] ),
        .I2(sig_bytes_to_mbaa_ireg1[2]),
        .I3(sig_first_xfer_im0),
        .I4(sig_btt_lt_b2mbaa_ireg1),
        .I5(sig_mbaa_addr_cntr_slice_im0[2]),
        .O(\n_0_sig_finish_addr_offset_ireg2[4]_i_2 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_finish_addr_offset_ireg2_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_finish_addr_offset_im1[0]),
        .Q(sig_finish_addr_offset_ireg2[0]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_finish_addr_offset_ireg2_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_finish_addr_offset_im1[1]),
        .Q(sig_finish_addr_offset_ireg2[1]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_finish_addr_offset_ireg2_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_finish_addr_offset_im1[2]),
        .Q(sig_finish_addr_offset_ireg2[2]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_finish_addr_offset_ireg2_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_finish_addr_offset_im1[3]),
        .Q(sig_finish_addr_offset_ireg2[3]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_finish_addr_offset_ireg2_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_finish_addr_offset_im1[4]),
        .Q(sig_finish_addr_offset_ireg2[4]),
        .R(sig_mmap_reset_reg));
LUT4 #(
    .INIT(16'h000E)) 
     sig_first_xfer_im0_i_1
       (.I0(sig_first_xfer_im0),
        .I1(sig_push_input_reg12_out),
        .I2(sig_pop_xfer_reg0_out),
        .I3(sig_mmap_reset_reg),
        .O(n_0_sig_first_xfer_im0_i_1));
LUT6 #(
    .INIT(64'h30FF105530FF1000)) 
     sig_first_xfer_im0_i_2
       (.I0(sig_mstr2data_cmd_valid),
        .I1(I13),
        .I2(sig_inhibit_rdy_n),
        .I3(sig_mstr2addr_cmd_valid),
        .I4(sig_clr_cmd2data_valid),
        .I5(sig_clr_cmd2dre_valid),
        .O(sig_pop_xfer_reg0_out));
FDRE #(
    .INIT(1'b0)) 
     sig_first_xfer_im0_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_first_xfer_im0_i_1),
        .Q(sig_first_xfer_im0),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     sig_input_burst_type_reg_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(I8),
        .Q(sig_mstr2addr_burst),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     sig_input_eof_reg_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(I10),
        .Q(O6),
        .R(\<const0> ));
LUT5 #(
    .INIT(32'hFFFFFFF4)) 
     sig_input_reg_empty_i_1
       (.I0(sig_push_input_reg12_out),
        .I1(sig_input_reg_empty),
        .I2(sig_calc_error_pushed),
        .I3(sig_sm_pop_input_reg),
        .I4(sig_mmap_reset_reg),
        .O(n_0_sig_input_reg_empty_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_input_reg_empty_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_input_reg_empty_i_1),
        .Q(sig_input_reg_empty),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair112" *) 
   LUT4 #(
    .INIT(16'h003A)) 
     sig_ld_xfer_reg_i_1
       (.I0(sig_sm_ld_xfer_reg_ns),
        .I1(sig_xfer_reg_empty),
        .I2(sig_ld_xfer_reg),
        .I3(sig_mmap_reset_reg),
        .O(n_0_sig_ld_xfer_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_ld_xfer_reg_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_ld_xfer_reg_i_1),
        .Q(sig_ld_xfer_reg),
        .R(\<const0> ));
LUT4 #(
    .INIT(16'h000E)) 
     sig_ld_xfer_reg_tmp_i_1
       (.I0(sig_ld_xfer_reg_tmp),
        .I1(sig_sm_ld_xfer_reg_ns),
        .I2(sig_pop_xfer_reg0_out),
        .I3(sig_mmap_reset_reg),
        .O(n_0_sig_ld_xfer_reg_tmp_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_ld_xfer_reg_tmp_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_ld_xfer_reg_tmp_i_1),
        .Q(sig_ld_xfer_reg_tmp),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     sig_mmap_reset_reg_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(I1),
        .Q(sig_mmap_reset_reg),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     sig_no_btt_residue_ireg1_i_2
       (.I0(\n_0_sig_btt_cntr_im0_reg[0] ),
        .I1(\n_0_sig_btt_cntr_im0_reg[7] ),
        .I2(\n_0_sig_btt_cntr_im0_reg[3] ),
        .I3(sig_mmap_reset_reg),
        .I4(\n_0_sig_btt_cntr_im0_reg[1] ),
        .I5(\n_0_sig_btt_cntr_im0_reg[2] ),
        .O(O10));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     sig_no_btt_residue_ireg1_i_3
       (.I0(\n_0_sig_btt_cntr_im0_reg[10] ),
        .I1(\n_0_sig_btt_cntr_im0_reg[9] ),
        .I2(\n_0_sig_btt_cntr_im0_reg[5] ),
        .I3(\n_0_sig_btt_cntr_im0_reg[6] ),
        .I4(\n_0_sig_btt_cntr_im0_reg[11] ),
        .I5(\n_0_sig_btt_cntr_im0_reg[4] ),
        .O(O11));
FDRE #(
    .INIT(1'b0)) 
     sig_no_btt_residue_ireg1_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(I4),
        .Q(O2),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'h88888888FFF00000)) 
     sig_parent_done_i_2
       (.I0(O3),
        .I1(O4),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(sig_btt_eq_b2mbaa_ireg1),
        .I4(sig_brst_cnt_eq_zero_ireg1),
        .I5(O2),
        .O(sig_last_xfer_valid_im1));
FDRE #(
    .INIT(1'b0)) 
     sig_parent_done_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(I7),
        .Q(sig_parent_done),
        .R(\<const0> ));
LUT2 #(
    .INIT(4'h6)) 
     \sig_predict_addr_lsh_ireg3[11]_i_2 
       (.I0(sig_mbaa_addr_cntr_slice_im0[11]),
        .I1(sig_addr_cntr_incr_ireg2[11]),
        .O(\n_0_sig_predict_addr_lsh_ireg3[11]_i_2 ));
LUT2 #(
    .INIT(4'h6)) 
     \sig_predict_addr_lsh_ireg3[11]_i_3 
       (.I0(sig_mbaa_addr_cntr_slice_im0[10]),
        .I1(sig_addr_cntr_incr_ireg2[10]),
        .O(\n_0_sig_predict_addr_lsh_ireg3[11]_i_3 ));
LUT2 #(
    .INIT(4'h6)) 
     \sig_predict_addr_lsh_ireg3[11]_i_4 
       (.I0(sig_mbaa_addr_cntr_slice_im0[9]),
        .I1(sig_addr_cntr_incr_ireg2[9]),
        .O(\n_0_sig_predict_addr_lsh_ireg3[11]_i_4 ));
LUT2 #(
    .INIT(4'h6)) 
     \sig_predict_addr_lsh_ireg3[11]_i_5 
       (.I0(O8),
        .I1(sig_addr_cntr_incr_ireg2[8]),
        .O(\n_0_sig_predict_addr_lsh_ireg3[11]_i_5 ));
LUT2 #(
    .INIT(4'h6)) 
     \sig_predict_addr_lsh_ireg3[15]_i_2 
       (.I0(p_1_in),
        .I1(sig_addr_cntr_incr_ireg2[15]),
        .O(\n_0_sig_predict_addr_lsh_ireg3[15]_i_2 ));
LUT2 #(
    .INIT(4'h6)) 
     \sig_predict_addr_lsh_ireg3[15]_i_3 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[14] ),
        .I1(sig_addr_cntr_incr_ireg2[14]),
        .O(\n_0_sig_predict_addr_lsh_ireg3[15]_i_3 ));
LUT2 #(
    .INIT(4'h6)) 
     \sig_predict_addr_lsh_ireg3[15]_i_4 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[13] ),
        .I1(sig_addr_cntr_incr_ireg2[13]),
        .O(\n_0_sig_predict_addr_lsh_ireg3[15]_i_4 ));
LUT2 #(
    .INIT(4'h6)) 
     \sig_predict_addr_lsh_ireg3[15]_i_5 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[12] ),
        .I1(sig_addr_cntr_incr_ireg2[12]),
        .O(\n_0_sig_predict_addr_lsh_ireg3[15]_i_5 ));
LUT2 #(
    .INIT(4'h6)) 
     \sig_predict_addr_lsh_ireg3[3]_i_2 
       (.I0(sig_mbaa_addr_cntr_slice_im0[3]),
        .I1(sig_addr_cntr_incr_ireg2[3]),
        .O(\n_0_sig_predict_addr_lsh_ireg3[3]_i_2 ));
LUT2 #(
    .INIT(4'h6)) 
     \sig_predict_addr_lsh_ireg3[3]_i_3 
       (.I0(sig_mbaa_addr_cntr_slice_im0[2]),
        .I1(sig_addr_cntr_incr_ireg2[2]),
        .O(\n_0_sig_predict_addr_lsh_ireg3[3]_i_3 ));
LUT2 #(
    .INIT(4'h6)) 
     \sig_predict_addr_lsh_ireg3[3]_i_4 
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(sig_addr_cntr_incr_ireg2[1]),
        .O(\n_0_sig_predict_addr_lsh_ireg3[3]_i_4 ));
LUT2 #(
    .INIT(4'h6)) 
     \sig_predict_addr_lsh_ireg3[3]_i_5 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(sig_addr_cntr_incr_ireg2[0]),
        .O(\n_0_sig_predict_addr_lsh_ireg3[3]_i_5 ));
LUT2 #(
    .INIT(4'h6)) 
     \sig_predict_addr_lsh_ireg3[7]_i_2 
       (.I0(sig_mbaa_addr_cntr_slice_im0[7]),
        .I1(sig_addr_cntr_incr_ireg2[7]),
        .O(\n_0_sig_predict_addr_lsh_ireg3[7]_i_2 ));
LUT2 #(
    .INIT(4'h6)) 
     \sig_predict_addr_lsh_ireg3[7]_i_3 
       (.I0(sig_mbaa_addr_cntr_slice_im0[6]),
        .I1(sig_addr_cntr_incr_ireg2[6]),
        .O(\n_0_sig_predict_addr_lsh_ireg3[7]_i_3 ));
LUT2 #(
    .INIT(4'h6)) 
     \sig_predict_addr_lsh_ireg3[7]_i_4 
       (.I0(sig_mbaa_addr_cntr_slice_im0[5]),
        .I1(sig_addr_cntr_incr_ireg2[5]),
        .O(\n_0_sig_predict_addr_lsh_ireg3[7]_i_4 ));
LUT2 #(
    .INIT(4'h6)) 
     \sig_predict_addr_lsh_ireg3[7]_i_5 
       (.I0(sig_mbaa_addr_cntr_slice_im0[4]),
        .I1(sig_addr_cntr_incr_ireg2[4]),
        .O(\n_0_sig_predict_addr_lsh_ireg3[7]_i_5 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[0] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_predict_addr_lsh_im2__0[0]),
        .Q(sig_predict_addr_lsh_ireg3__0[0]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[10] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_predict_addr_lsh_im2__0[10]),
        .Q(sig_predict_addr_lsh_ireg3__0[10]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[11] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_predict_addr_lsh_im2__0[11]),
        .Q(sig_predict_addr_lsh_ireg3__0[11]),
        .R(sig_mmap_reset_reg));
CARRY4 \sig_predict_addr_lsh_ireg3_reg[11]_i_1 
       (.CI(\n_0_sig_predict_addr_lsh_ireg3_reg[7]_i_1 ),
        .CO({\n_0_sig_predict_addr_lsh_ireg3_reg[11]_i_1 ,\n_1_sig_predict_addr_lsh_ireg3_reg[11]_i_1 ,\n_2_sig_predict_addr_lsh_ireg3_reg[11]_i_1 ,\n_3_sig_predict_addr_lsh_ireg3_reg[11]_i_1 }),
        .CYINIT(\<const0> ),
        .DI({sig_mbaa_addr_cntr_slice_im0[11:9],O8}),
        .O(sig_predict_addr_lsh_im2__0[11:8]),
        .S({\n_0_sig_predict_addr_lsh_ireg3[11]_i_2 ,\n_0_sig_predict_addr_lsh_ireg3[11]_i_3 ,\n_0_sig_predict_addr_lsh_ireg3[11]_i_4 ,\n_0_sig_predict_addr_lsh_ireg3[11]_i_5 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[12] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_predict_addr_lsh_im2__0[12]),
        .Q(sig_predict_addr_lsh_ireg3__0[12]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[13] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_predict_addr_lsh_im2__0[13]),
        .Q(sig_predict_addr_lsh_ireg3__0[13]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[14] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_predict_addr_lsh_im2__0[14]),
        .Q(sig_predict_addr_lsh_ireg3__0[14]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[15] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_predict_addr_lsh_im2__0[15]),
        .Q(sig_predict_addr_lsh_ireg3),
        .R(sig_mmap_reset_reg));
CARRY4 \sig_predict_addr_lsh_ireg3_reg[15]_i_1 
       (.CI(\n_0_sig_predict_addr_lsh_ireg3_reg[11]_i_1 ),
        .CO({\NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1_CO_UNCONNECTED [3],\n_1_sig_predict_addr_lsh_ireg3_reg[15]_i_1 ,\n_2_sig_predict_addr_lsh_ireg3_reg[15]_i_1 ,\n_3_sig_predict_addr_lsh_ireg3_reg[15]_i_1 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\n_0_sig_addr_cntr_lsh_im0_reg[14] ,\n_0_sig_addr_cntr_lsh_im0_reg[13] ,\n_0_sig_addr_cntr_lsh_im0_reg[12] }),
        .O(sig_predict_addr_lsh_im2__0[15:12]),
        .S({\n_0_sig_predict_addr_lsh_ireg3[15]_i_2 ,\n_0_sig_predict_addr_lsh_ireg3[15]_i_3 ,\n_0_sig_predict_addr_lsh_ireg3[15]_i_4 ,\n_0_sig_predict_addr_lsh_ireg3[15]_i_5 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[1] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_predict_addr_lsh_im2__0[1]),
        .Q(sig_predict_addr_lsh_ireg3__0[1]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[2] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_predict_addr_lsh_im2__0[2]),
        .Q(sig_predict_addr_lsh_ireg3__0[2]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[3] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_predict_addr_lsh_im2__0[3]),
        .Q(sig_predict_addr_lsh_ireg3__0[3]),
        .R(sig_mmap_reset_reg));
CARRY4 \sig_predict_addr_lsh_ireg3_reg[3]_i_1 
       (.CI(\<const0> ),
        .CO({\n_0_sig_predict_addr_lsh_ireg3_reg[3]_i_1 ,\n_1_sig_predict_addr_lsh_ireg3_reg[3]_i_1 ,\n_2_sig_predict_addr_lsh_ireg3_reg[3]_i_1 ,\n_3_sig_predict_addr_lsh_ireg3_reg[3]_i_1 }),
        .CYINIT(\<const0> ),
        .DI(sig_mbaa_addr_cntr_slice_im0[3:0]),
        .O(sig_predict_addr_lsh_im2__0[3:0]),
        .S({\n_0_sig_predict_addr_lsh_ireg3[3]_i_2 ,\n_0_sig_predict_addr_lsh_ireg3[3]_i_3 ,\n_0_sig_predict_addr_lsh_ireg3[3]_i_4 ,\n_0_sig_predict_addr_lsh_ireg3[3]_i_5 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[4] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_predict_addr_lsh_im2__0[4]),
        .Q(sig_predict_addr_lsh_ireg3__0[4]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[5] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_predict_addr_lsh_im2__0[5]),
        .Q(sig_predict_addr_lsh_ireg3__0[5]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[6] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_predict_addr_lsh_im2__0[6]),
        .Q(sig_predict_addr_lsh_ireg3__0[6]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[7] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_predict_addr_lsh_im2__0[7]),
        .Q(sig_predict_addr_lsh_ireg3__0[7]),
        .R(sig_mmap_reset_reg));
CARRY4 \sig_predict_addr_lsh_ireg3_reg[7]_i_1 
       (.CI(\n_0_sig_predict_addr_lsh_ireg3_reg[3]_i_1 ),
        .CO({\n_0_sig_predict_addr_lsh_ireg3_reg[7]_i_1 ,\n_1_sig_predict_addr_lsh_ireg3_reg[7]_i_1 ,\n_2_sig_predict_addr_lsh_ireg3_reg[7]_i_1 ,\n_3_sig_predict_addr_lsh_ireg3_reg[7]_i_1 }),
        .CYINIT(\<const0> ),
        .DI(sig_mbaa_addr_cntr_slice_im0[7:4]),
        .O(sig_predict_addr_lsh_im2__0[7:4]),
        .S({\n_0_sig_predict_addr_lsh_ireg3[7]_i_2 ,\n_0_sig_predict_addr_lsh_ireg3[7]_i_3 ,\n_0_sig_predict_addr_lsh_ireg3[7]_i_4 ,\n_0_sig_predict_addr_lsh_ireg3[7]_i_5 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[8] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_predict_addr_lsh_im2__0[8]),
        .Q(sig_predict_addr_lsh_ireg3__0[8]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[9] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_predict_addr_lsh_im2__0[9]),
        .Q(sig_predict_addr_lsh_ireg3__0[9]),
        .R(sig_mmap_reset_reg));
LUT5 #(
    .INIT(32'hCCC08883)) 
     sig_sm_halt_reg_i_1
       (.I0(sig_calc_error_pushed),
        .I1(sig_pcc_sm_state_reg[1]),
        .I2(\n_0_FSM_onehot_sig_pcc_sm_state_reg[4] ),
        .I3(n_0_sig_sm_halt_reg_i_2),
        .I4(sig_pcc_sm_state_reg[0]),
        .O(sig_sm_halt_ns));
(* SOFT_HLUTNM = "soft_lutpair110" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     sig_sm_halt_reg_i_2
       (.I0(\n_0_FSM_onehot_sig_pcc_sm_state_reg[7] ),
        .I1(\n_0_FSM_onehot_sig_pcc_sm_state_reg[6] ),
        .I2(\n_0_FSM_onehot_sig_pcc_sm_state_reg[5] ),
        .O(n_0_sig_sm_halt_reg_i_2));
FDSE #(
    .INIT(1'b0)) 
     sig_sm_halt_reg_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(sig_sm_halt_ns),
        .Q(sig_sm_halt_reg),
        .S(sig_mmap_reset_reg));
LUT6 #(
    .INIT(64'h001000100F000000)) 
     sig_sm_ld_calc1_reg_i_1
       (.I0(sig_parent_done),
        .I1(sig_calc_error_pushed),
        .I2(sig_pcc_sm_state_reg[1]),
        .I3(sig_pcc_sm_state_reg[0]),
        .I4(sig_push_input_reg12_out),
        .I5(sig_pcc_sm_state_reg[2]),
        .O(sig_sm_ld_calc1_reg_ns));
(* SOFT_HLUTNM = "soft_lutpair110" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     sig_sm_ld_calc1_reg_i_2
       (.I0(\n_0_FSM_onehot_sig_pcc_sm_state_reg[6] ),
        .I1(\n_0_FSM_onehot_sig_pcc_sm_state_reg[7] ),
        .I2(\n_0_FSM_onehot_sig_pcc_sm_state_reg[2] ),
        .I3(\n_0_FSM_onehot_sig_pcc_sm_state_reg[3] ),
        .O(sig_pcc_sm_state_reg[1]));
(* SOFT_HLUTNM = "soft_lutpair113" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     sig_sm_ld_calc1_reg_i_3
       (.I0(\n_0_FSM_onehot_sig_pcc_sm_state_reg[1] ),
        .I1(\n_0_FSM_onehot_sig_pcc_sm_state_reg[3] ),
        .I2(\n_0_FSM_onehot_sig_pcc_sm_state_reg[7] ),
        .I3(\n_0_FSM_onehot_sig_pcc_sm_state_reg[5] ),
        .O(sig_pcc_sm_state_reg[0]));
LUT4 #(
    .INIT(16'hFFFE)) 
     sig_sm_ld_calc1_reg_i_4
       (.I0(\n_0_FSM_onehot_sig_pcc_sm_state_reg[5] ),
        .I1(\n_0_FSM_onehot_sig_pcc_sm_state_reg[6] ),
        .I2(\n_0_FSM_onehot_sig_pcc_sm_state_reg[7] ),
        .I3(\n_0_FSM_onehot_sig_pcc_sm_state_reg[4] ),
        .O(sig_pcc_sm_state_reg[2]));
FDRE #(
    .INIT(1'b0)) 
     sig_sm_ld_calc1_reg_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(sig_sm_ld_calc1_reg_ns),
        .Q(sig_sm_ld_calc1_reg),
        .R(sig_mmap_reset_reg));
LUT6 #(
    .INIT(64'h0000000100000000)) 
     sig_sm_ld_calc2_reg_i_1
       (.I0(\n_0_FSM_onehot_sig_pcc_sm_state_reg[1] ),
        .I1(\n_0_FSM_onehot_sig_pcc_sm_state_reg[3] ),
        .I2(\n_0_FSM_onehot_sig_pcc_sm_state_reg[7] ),
        .I3(\n_0_FSM_onehot_sig_pcc_sm_state_reg[5] ),
        .I4(sig_pcc_sm_state_reg[2]),
        .I5(sig_pcc_sm_state_reg[1]),
        .O(sig_sm_ld_calc2_reg_ns));
FDRE #(
    .INIT(1'b0)) 
     sig_sm_ld_calc2_reg_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(sig_sm_ld_calc2_reg_ns),
        .Q(sig_sm_ld_calc2_reg),
        .R(sig_mmap_reset_reg));
LUT6 #(
    .INIT(64'h00000000FFFE0000)) 
     sig_sm_ld_calc3_reg_i_1
       (.I0(\n_0_FSM_onehot_sig_pcc_sm_state_reg[1] ),
        .I1(\n_0_FSM_onehot_sig_pcc_sm_state_reg[3] ),
        .I2(\n_0_FSM_onehot_sig_pcc_sm_state_reg[7] ),
        .I3(\n_0_FSM_onehot_sig_pcc_sm_state_reg[5] ),
        .I4(sig_pcc_sm_state_reg[1]),
        .I5(sig_pcc_sm_state_reg[2]),
        .O(sig_sm_ld_calc3_reg_ns));
FDRE #(
    .INIT(1'b0)) 
     sig_sm_ld_calc3_reg_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(sig_sm_ld_calc3_reg_ns),
        .Q(E),
        .R(sig_mmap_reset_reg));
LUT6 #(
    .INIT(64'h000000E000000000)) 
     sig_sm_pop_input_reg_i_1
       (.I0(n_0_sig_sm_halt_reg_i_2),
        .I1(\n_0_FSM_onehot_sig_pcc_sm_state_reg[4] ),
        .I2(sig_pcc_sm_state_reg[1]),
        .I3(sig_calc_error_pushed),
        .I4(sig_pcc_sm_state_reg[0]),
        .I5(sig_parent_done),
        .O(sig_sm_pop_input_reg_ns));
FDRE #(
    .INIT(1'b0)) 
     sig_sm_pop_input_reg_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(sig_sm_pop_input_reg_ns),
        .Q(sig_sm_pop_input_reg),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_strbgen_addr_ireg2_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_mbaa_addr_cntr_slice_im0[0]),
        .Q(sig_strbgen_addr_ireg2[0]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_strbgen_addr_ireg2_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_mbaa_addr_cntr_slice_im0[1]),
        .Q(sig_strbgen_addr_ireg2[1]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_strbgen_addr_ireg2_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_mbaa_addr_cntr_slice_im0[2]),
        .Q(sig_strbgen_addr_ireg2[2]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_strbgen_addr_ireg2_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_mbaa_addr_cntr_slice_im0[3]),
        .Q(sig_strbgen_addr_ireg2[3]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_strbgen_addr_ireg2_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_mbaa_addr_cntr_slice_im0[4]),
        .Q(sig_strbgen_addr_ireg2[4]),
        .R(sig_mmap_reset_reg));
LUT5 #(
    .INIT(32'h07040300)) 
     \sig_strbgen_bytes_ireg2[0]_i_1 
       (.I0(sig_addr_incr_ge_bpdb_im1),
        .I1(sig_sm_ld_calc2_reg),
        .I2(sig_mmap_reset_reg),
        .I3(\n_0_sig_strbgen_bytes_ireg2_reg[0] ),
        .I4(\n_0_sig_addr_cntr_incr_ireg2[0]_i_1 ),
        .O(\n_0_sig_strbgen_bytes_ireg2[0]_i_1 ));
LUT5 #(
    .INIT(32'h07040300)) 
     \sig_strbgen_bytes_ireg2[1]_i_1 
       (.I0(sig_addr_incr_ge_bpdb_im1),
        .I1(sig_sm_ld_calc2_reg),
        .I2(sig_mmap_reset_reg),
        .I3(\n_0_sig_strbgen_bytes_ireg2_reg[1] ),
        .I4(\n_0_sig_addr_cntr_incr_ireg2[1]_i_1 ),
        .O(\n_0_sig_strbgen_bytes_ireg2[1]_i_1 ));
LUT5 #(
    .INIT(32'h07040300)) 
     \sig_strbgen_bytes_ireg2[2]_i_1 
       (.I0(sig_addr_incr_ge_bpdb_im1),
        .I1(sig_sm_ld_calc2_reg),
        .I2(sig_mmap_reset_reg),
        .I3(\n_0_sig_strbgen_bytes_ireg2_reg[2] ),
        .I4(\n_0_sig_addr_cntr_incr_ireg2[2]_i_1 ),
        .O(\n_0_sig_strbgen_bytes_ireg2[2]_i_1 ));
LUT5 #(
    .INIT(32'h07040300)) 
     \sig_strbgen_bytes_ireg2[3]_i_1 
       (.I0(sig_addr_incr_ge_bpdb_im1),
        .I1(sig_sm_ld_calc2_reg),
        .I2(sig_mmap_reset_reg),
        .I3(\n_0_sig_strbgen_bytes_ireg2_reg[3] ),
        .I4(\n_0_sig_addr_cntr_incr_ireg2[3]_i_1 ),
        .O(\n_0_sig_strbgen_bytes_ireg2[3]_i_1 ));
LUT5 #(
    .INIT(32'h07040300)) 
     \sig_strbgen_bytes_ireg2[4]_i_1 
       (.I0(sig_addr_incr_ge_bpdb_im1),
        .I1(sig_sm_ld_calc2_reg),
        .I2(sig_mmap_reset_reg),
        .I3(\n_0_sig_strbgen_bytes_ireg2_reg[4] ),
        .I4(\n_0_sig_addr_cntr_incr_ireg2[4]_i_1 ),
        .O(\n_0_sig_strbgen_bytes_ireg2[4]_i_1 ));
LUT5 #(
    .INIT(32'h0000FAD8)) 
     \sig_strbgen_bytes_ireg2[5]_i_1 
       (.I0(sig_sm_ld_calc2_reg),
        .I1(sig_addr_incr_ge_bpdb_im1),
        .I2(\n_0_sig_strbgen_bytes_ireg2_reg[5] ),
        .I3(\n_0_sig_addr_cntr_incr_ireg2[5]_i_1 ),
        .I4(sig_mmap_reset_reg),
        .O(\n_0_sig_strbgen_bytes_ireg2[5]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFAAFFA8)) 
     \sig_strbgen_bytes_ireg2[5]_i_2 
       (.I0(\n_0_sig_strbgen_bytes_ireg2[5]_i_3 ),
        .I1(sig_bytes_to_mbaa_ireg1[13]),
        .I2(sig_bytes_to_mbaa_ireg1[14]),
        .I3(\n_0_sig_strbgen_bytes_ireg2[5]_i_4 ),
        .I4(sig_bytes_to_mbaa_ireg1[15]),
        .I5(\n_0_sig_strbgen_bytes_ireg2[5]_i_5 ),
        .O(sig_addr_incr_ge_bpdb_im1));
(* SOFT_HLUTNM = "soft_lutpair36" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \sig_strbgen_bytes_ireg2[5]_i_3 
       (.I0(sig_first_xfer_im0),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .O(\n_0_sig_strbgen_bytes_ireg2[5]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair100" *) 
   LUT5 #(
    .INIT(32'hFFEF3323)) 
     \sig_strbgen_bytes_ireg2[5]_i_4 
       (.I0(sig_bytes_to_mbaa_ireg1[12]),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[8]),
        .I4(Q),
        .O(\n_0_sig_strbgen_bytes_ireg2[5]_i_4 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \sig_strbgen_bytes_ireg2[5]_i_5 
       (.I0(\n_0_sig_addr_cntr_incr_ireg2[10]_i_1 ),
        .I1(\n_0_sig_addr_cntr_incr_ireg2[9]_i_1 ),
        .I2(\n_0_sig_addr_cntr_incr_ireg2[6]_i_1 ),
        .I3(\n_0_sig_addr_cntr_incr_ireg2[7]_i_1 ),
        .I4(\n_0_sig_addr_cntr_incr_ireg2[11]_i_1 ),
        .I5(\n_0_sig_addr_cntr_incr_ireg2[5]_i_1 ),
        .O(\n_0_sig_strbgen_bytes_ireg2[5]_i_5 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_strbgen_bytes_ireg2_reg[0] 
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(\n_0_sig_strbgen_bytes_ireg2[0]_i_1 ),
        .Q(\n_0_sig_strbgen_bytes_ireg2_reg[0] ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_strbgen_bytes_ireg2_reg[1] 
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(\n_0_sig_strbgen_bytes_ireg2[1]_i_1 ),
        .Q(\n_0_sig_strbgen_bytes_ireg2_reg[1] ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_strbgen_bytes_ireg2_reg[2] 
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(\n_0_sig_strbgen_bytes_ireg2[2]_i_1 ),
        .Q(\n_0_sig_strbgen_bytes_ireg2_reg[2] ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_strbgen_bytes_ireg2_reg[3] 
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(\n_0_sig_strbgen_bytes_ireg2[3]_i_1 ),
        .Q(\n_0_sig_strbgen_bytes_ireg2_reg[3] ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_strbgen_bytes_ireg2_reg[4] 
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(\n_0_sig_strbgen_bytes_ireg2[4]_i_1 ),
        .Q(\n_0_sig_strbgen_bytes_ireg2_reg[4] ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_strbgen_bytes_ireg2_reg[5] 
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(\n_0_sig_strbgen_bytes_ireg2[5]_i_1 ),
        .Q(\n_0_sig_strbgen_bytes_ireg2_reg[5] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair92" *) 
   LUT5 #(
    .INIT(32'hFEEEAAAB)) 
     \sig_xfer_end_strb_ireg3[10]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(sig_xfer_end_strb_im2[10]));
(* SOFT_HLUTNM = "soft_lutpair80" *) 
   LUT5 #(
    .INIT(32'hEEEEAAAB)) 
     \sig_xfer_end_strb_ireg3[11]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(sig_xfer_end_strb_im2[11]));
(* SOFT_HLUTNM = "soft_lutpair96" *) 
   LUT5 #(
    .INIT(32'hEEEAAAAB)) 
     \sig_xfer_end_strb_ireg3[12]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(sig_xfer_end_strb_im2[12]));
(* SOFT_HLUTNM = "soft_lutpair78" *) 
   LUT5 #(
    .INIT(32'hEEAAAAAB)) 
     \sig_xfer_end_strb_ireg3[13]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(sig_xfer_end_strb_im2[13]));
(* SOFT_HLUTNM = "soft_lutpair93" *) 
   LUT5 #(
    .INIT(32'hEAAAAAAB)) 
     \sig_xfer_end_strb_ireg3[14]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(sig_xfer_end_strb_im2[14]));
(* SOFT_HLUTNM = "soft_lutpair89" *) 
   LUT5 #(
    .INIT(32'hAAAAAAAB)) 
     \sig_xfer_end_strb_ireg3[15]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(sig_xfer_end_strb_im2[15]));
(* SOFT_HLUTNM = "soft_lutpair97" *) 
   LUT5 #(
    .INIT(32'hAAAAAAA9)) 
     \sig_xfer_end_strb_ireg3[16]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(\n_0_sig_xfer_end_strb_ireg3[16]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair76" *) 
   LUT5 #(
    .INIT(32'hAAAAAA89)) 
     \sig_xfer_end_strb_ireg3[17]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(sig_xfer_end_strb_im2[17]));
(* SOFT_HLUTNM = "soft_lutpair95" *) 
   LUT5 #(
    .INIT(32'hAAAAA889)) 
     \sig_xfer_end_strb_ireg3[18]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(sig_xfer_end_strb_im2[18]));
(* SOFT_HLUTNM = "soft_lutpair87" *) 
   LUT5 #(
    .INIT(32'hAAAA8889)) 
     \sig_xfer_end_strb_ireg3[19]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(sig_xfer_end_strb_im2[19]));
(* SOFT_HLUTNM = "soft_lutpair87" *) 
   LUT5 #(
    .INIT(32'hFFFFFFEF)) 
     \sig_xfer_end_strb_ireg3[1]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(sig_xfer_end_strb_im2[1]));
(* SOFT_HLUTNM = "soft_lutpair98" *) 
   LUT5 #(
    .INIT(32'hAAAA8881)) 
     \sig_xfer_end_strb_ireg3[20]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(sig_xfer_end_strb_im2[20]));
(* SOFT_HLUTNM = "soft_lutpair85" *) 
   LUT5 #(
    .INIT(32'hAAAA8801)) 
     \sig_xfer_end_strb_ireg3[21]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(sig_xfer_end_strb_im2[21]));
(* SOFT_HLUTNM = "soft_lutpair95" *) 
   LUT5 #(
    .INIT(32'hAAAA8001)) 
     \sig_xfer_end_strb_ireg3[22]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(sig_xfer_end_strb_im2[22]));
(* SOFT_HLUTNM = "soft_lutpair83" *) 
   LUT5 #(
    .INIT(32'hAAAA0001)) 
     \sig_xfer_end_strb_ireg3[23]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(sig_xfer_end_strb_im2[23]));
(* SOFT_HLUTNM = "soft_lutpair99" *) 
   LUT5 #(
    .INIT(32'hAAA80001)) 
     \sig_xfer_end_strb_ireg3[24]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(sig_xfer_end_strb_im2[24]));
(* SOFT_HLUTNM = "soft_lutpair82" *) 
   LUT5 #(
    .INIT(32'hAA880001)) 
     \sig_xfer_end_strb_ireg3[25]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(sig_xfer_end_strb_im2[25]));
(* SOFT_HLUTNM = "soft_lutpair96" *) 
   LUT5 #(
    .INIT(32'hA8880001)) 
     \sig_xfer_end_strb_ireg3[26]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(sig_xfer_end_strb_im2[26]));
(* SOFT_HLUTNM = "soft_lutpair80" *) 
   LUT5 #(
    .INIT(32'h88880001)) 
     \sig_xfer_end_strb_ireg3[27]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(sig_xfer_end_strb_im2[27]));
LUT5 #(
    .INIT(32'h88800001)) 
     \sig_xfer_end_strb_ireg3[28]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(sig_xfer_end_strb_im2[28]));
(* SOFT_HLUTNM = "soft_lutpair78" *) 
   LUT5 #(
    .INIT(32'h88000001)) 
     \sig_xfer_end_strb_ireg3[29]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(sig_xfer_end_strb_im2[29]));
(* SOFT_HLUTNM = "soft_lutpair89" *) 
   LUT5 #(
    .INIT(32'hFFFFFEEF)) 
     \sig_xfer_end_strb_ireg3[2]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(sig_xfer_end_strb_im2[2]));
(* SOFT_HLUTNM = "soft_lutpair97" *) 
   LUT5 #(
    .INIT(32'h80000001)) 
     \sig_xfer_end_strb_ireg3[30]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(sig_xfer_end_strb_im2[30]));
(* SOFT_HLUTNM = "soft_lutpair76" *) 
   LUT5 #(
    .INIT(32'h00000001)) 
     \sig_xfer_end_strb_ireg3[31]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(sig_xfer_end_strb_im2[31]));
(* SOFT_HLUTNM = "soft_lutpair85" *) 
   LUT5 #(
    .INIT(32'hFFFFEEEF)) 
     \sig_xfer_end_strb_ireg3[3]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(sig_xfer_end_strb_im2[3]));
(* SOFT_HLUTNM = "soft_lutpair98" *) 
   LUT5 #(
    .INIT(32'hFFFFEEEB)) 
     \sig_xfer_end_strb_ireg3[4]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(sig_xfer_end_strb_im2[4]));
(* SOFT_HLUTNM = "soft_lutpair83" *) 
   LUT5 #(
    .INIT(32'hFFFFEEAB)) 
     \sig_xfer_end_strb_ireg3[5]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(sig_xfer_end_strb_im2[5]));
(* SOFT_HLUTNM = "soft_lutpair93" *) 
   LUT5 #(
    .INIT(32'hFFFFEAAB)) 
     \sig_xfer_end_strb_ireg3[6]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(sig_xfer_end_strb_im2[6]));
(* SOFT_HLUTNM = "soft_lutpair82" *) 
   LUT5 #(
    .INIT(32'hFFFFAAAB)) 
     \sig_xfer_end_strb_ireg3[7]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(sig_xfer_end_strb_im2[7]));
(* SOFT_HLUTNM = "soft_lutpair99" *) 
   LUT5 #(
    .INIT(32'hFFFEAAAB)) 
     \sig_xfer_end_strb_ireg3[8]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(sig_xfer_end_strb_im2[8]));
(* SOFT_HLUTNM = "soft_lutpair92" *) 
   LUT5 #(
    .INIT(32'hFFEEAAAB)) 
     \sig_xfer_end_strb_ireg3[9]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(sig_xfer_end_strb_im2[9]));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_end_strb_ireg3_reg[0] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\<const1> ),
        .Q(sig_xfer_end_strb_ireg3[0]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_end_strb_ireg3_reg[10] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_end_strb_im2[10]),
        .Q(sig_xfer_end_strb_ireg3[10]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_end_strb_ireg3_reg[11] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_end_strb_im2[11]),
        .Q(sig_xfer_end_strb_ireg3[11]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_end_strb_ireg3_reg[12] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_end_strb_im2[12]),
        .Q(sig_xfer_end_strb_ireg3[12]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_end_strb_ireg3_reg[13] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_end_strb_im2[13]),
        .Q(sig_xfer_end_strb_ireg3[13]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_end_strb_ireg3_reg[14] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_end_strb_im2[14]),
        .Q(sig_xfer_end_strb_ireg3[14]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_end_strb_ireg3_reg[15] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_end_strb_im2[15]),
        .Q(sig_xfer_end_strb_ireg3[15]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_end_strb_ireg3_reg[16] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\n_0_sig_xfer_end_strb_ireg3[16]_i_1 ),
        .Q(sig_xfer_end_strb_ireg3[16]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_end_strb_ireg3_reg[17] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_end_strb_im2[17]),
        .Q(sig_xfer_end_strb_ireg3[17]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_end_strb_ireg3_reg[18] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_end_strb_im2[18]),
        .Q(sig_xfer_end_strb_ireg3[18]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_end_strb_ireg3_reg[19] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_end_strb_im2[19]),
        .Q(sig_xfer_end_strb_ireg3[19]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_end_strb_ireg3_reg[1] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_end_strb_im2[1]),
        .Q(sig_xfer_end_strb_ireg3[1]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_end_strb_ireg3_reg[20] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_end_strb_im2[20]),
        .Q(sig_xfer_end_strb_ireg3[20]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_end_strb_ireg3_reg[21] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_end_strb_im2[21]),
        .Q(sig_xfer_end_strb_ireg3[21]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_end_strb_ireg3_reg[22] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_end_strb_im2[22]),
        .Q(sig_xfer_end_strb_ireg3[22]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_end_strb_ireg3_reg[23] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_end_strb_im2[23]),
        .Q(sig_xfer_end_strb_ireg3[23]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_end_strb_ireg3_reg[24] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_end_strb_im2[24]),
        .Q(sig_xfer_end_strb_ireg3[24]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_end_strb_ireg3_reg[25] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_end_strb_im2[25]),
        .Q(sig_xfer_end_strb_ireg3[25]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_end_strb_ireg3_reg[26] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_end_strb_im2[26]),
        .Q(sig_xfer_end_strb_ireg3[26]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_end_strb_ireg3_reg[27] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_end_strb_im2[27]),
        .Q(sig_xfer_end_strb_ireg3[27]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_end_strb_ireg3_reg[28] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_end_strb_im2[28]),
        .Q(sig_xfer_end_strb_ireg3[28]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_end_strb_ireg3_reg[29] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_end_strb_im2[29]),
        .Q(sig_xfer_end_strb_ireg3[29]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_end_strb_ireg3_reg[2] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_end_strb_im2[2]),
        .Q(sig_xfer_end_strb_ireg3[2]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_end_strb_ireg3_reg[30] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_end_strb_im2[30]),
        .Q(sig_xfer_end_strb_ireg3[30]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_end_strb_ireg3_reg[31] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_end_strb_im2[31]),
        .Q(sig_xfer_end_strb_ireg3[31]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_end_strb_ireg3_reg[3] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_end_strb_im2[3]),
        .Q(sig_xfer_end_strb_ireg3[3]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_end_strb_ireg3_reg[4] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_end_strb_im2[4]),
        .Q(sig_xfer_end_strb_ireg3[4]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_end_strb_ireg3_reg[5] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_end_strb_im2[5]),
        .Q(sig_xfer_end_strb_ireg3[5]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_end_strb_ireg3_reg[6] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_end_strb_im2[6]),
        .Q(sig_xfer_end_strb_ireg3[6]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_end_strb_ireg3_reg[7] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_end_strb_im2[7]),
        .Q(sig_xfer_end_strb_ireg3[7]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_end_strb_ireg3_reg[8] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_end_strb_im2[8]),
        .Q(sig_xfer_end_strb_ireg3[8]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_end_strb_ireg3_reg[9] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_end_strb_im2[9]),
        .Q(sig_xfer_end_strb_ireg3[9]),
        .R(sig_mmap_reset_reg));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     sig_xfer_len_eq_0_ireg3_i_2
       (.I0(Din[5]),
        .I1(Din[4]),
        .I2(Din[1]),
        .I3(sig_mmap_reset_reg),
        .I4(Din[0]),
        .I5(Din[2]),
        .O(O16));
FDRE #(
    .INIT(1'b0)) 
     sig_xfer_len_eq_0_ireg3_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(I9),
        .Q(O5),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair112" *) 
   LUT4 #(
    .INIT(16'hAFEE)) 
     sig_xfer_reg_empty_i_1
       (.I0(sig_mmap_reset_reg),
        .I1(sig_pop_xfer_reg0_out),
        .I2(sig_ld_xfer_reg),
        .I3(sig_xfer_reg_empty),
        .O(n_0_sig_xfer_reg_empty_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_xfer_reg_empty_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_xfer_reg_empty_i_1),
        .Q(sig_xfer_reg_empty),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair70" *) 
   LUT5 #(
    .INIT(32'h00000001)) 
     \sig_xfer_strt_strb_ireg3[0]_i_1 
       (.I0(sig_strbgen_addr_ireg2[4]),
        .I1(sig_strbgen_addr_ireg2[2]),
        .I2(sig_strbgen_addr_ireg2[0]),
        .I3(sig_strbgen_addr_ireg2[1]),
        .I4(sig_strbgen_addr_ireg2[3]),
        .O(sig_xfer_strt_strb_im2[0]));
LUT4 #(
    .INIT(16'h8AA8)) 
     \sig_xfer_strt_strb_ireg3[10]_i_1 
       (.I0(\I_STRT_STRB_GEN/var_start_vector [10]),
        .I1(\n_0_sig_xfer_strt_strb_ireg3[10]_i_3 ),
        .I2(\n_0_sig_xfer_strt_strb_ireg3[31]_i_3 ),
        .I3(\n_0_sig_xfer_strt_strb_ireg3[31]_i_4 ),
        .O(sig_xfer_strt_strb_im2[10]));
(* SOFT_HLUTNM = "soft_lutpair90" *) 
   LUT5 #(
    .INIT(32'h01115555)) 
     \sig_xfer_strt_strb_ireg3[10]_i_2 
       (.I0(sig_strbgen_addr_ireg2[4]),
        .I1(sig_strbgen_addr_ireg2[2]),
        .I2(sig_strbgen_addr_ireg2[0]),
        .I3(sig_strbgen_addr_ireg2[1]),
        .I4(sig_strbgen_addr_ireg2[3]),
        .O(\I_STRT_STRB_GEN/var_start_vector [10]));
(* SOFT_HLUTNM = "soft_lutpair103" *) 
   LUT4 #(
    .INIT(16'hFFA8)) 
     \sig_xfer_strt_strb_ireg3[10]_i_3 
       (.I0(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [3]),
        .I1(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [1]),
        .I2(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [2]),
        .I3(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [4]),
        .O(\n_0_sig_xfer_strt_strb_ireg3[10]_i_3 ));
LUT6 #(
    .INIT(64'h0700070707070700)) 
     \sig_xfer_strt_strb_ireg3[11]_i_1 
       (.I0(sig_strbgen_addr_ireg2[3]),
        .I1(sig_strbgen_addr_ireg2[2]),
        .I2(sig_strbgen_addr_ireg2[4]),
        .I3(\n_0_sig_xfer_strt_strb_ireg3[11]_i_2 ),
        .I4(\n_0_sig_xfer_strt_strb_ireg3[31]_i_4 ),
        .I5(\n_0_sig_xfer_strt_strb_ireg3[31]_i_3 ),
        .O(sig_xfer_strt_strb_im2[11]));
(* SOFT_HLUTNM = "soft_lutpair79" *) 
   LUT5 #(
    .INIT(32'hFFFFAA80)) 
     \sig_xfer_strt_strb_ireg3[11]_i_2 
       (.I0(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [3]),
        .I1(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [1]),
        .I2(\n_0_sig_xfer_strt_strb_ireg3[31]_i_6 ),
        .I3(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [2]),
        .I4(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [4]),
        .O(\n_0_sig_xfer_strt_strb_ireg3[11]_i_2 ));
LUT6 #(
    .INIT(64'hAA80AAAAAAAAAA80)) 
     \sig_xfer_strt_strb_ireg3[12]_i_1 
       (.I0(\I_STRT_STRB_GEN/var_start_vector [12]),
        .I1(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [3]),
        .I2(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [2]),
        .I3(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [4]),
        .I4(\n_0_sig_xfer_strt_strb_ireg3[31]_i_4 ),
        .I5(\n_0_sig_xfer_strt_strb_ireg3[31]_i_3 ),
        .O(sig_xfer_strt_strb_im2[12]));
(* SOFT_HLUTNM = "soft_lutpair91" *) 
   LUT5 #(
    .INIT(32'h11155555)) 
     \sig_xfer_strt_strb_ireg3[12]_i_2 
       (.I0(sig_strbgen_addr_ireg2[4]),
        .I1(sig_strbgen_addr_ireg2[2]),
        .I2(sig_strbgen_addr_ireg2[0]),
        .I3(sig_strbgen_addr_ireg2[1]),
        .I4(sig_strbgen_addr_ireg2[3]),
        .O(\I_STRT_STRB_GEN/var_start_vector [12]));
LUT4 #(
    .INIT(16'h8AA8)) 
     \sig_xfer_strt_strb_ireg3[13]_i_1 
       (.I0(\I_STRT_STRB_GEN/var_start_vector [13]),
        .I1(\n_0_sig_xfer_strt_strb_ireg3[13]_i_3 ),
        .I2(\n_0_sig_xfer_strt_strb_ireg3[31]_i_4 ),
        .I3(\n_0_sig_xfer_strt_strb_ireg3[31]_i_3 ),
        .O(sig_xfer_strt_strb_im2[13]));
(* SOFT_HLUTNM = "soft_lutpair106" *) 
   LUT4 #(
    .INIT(16'h1555)) 
     \sig_xfer_strt_strb_ireg3[13]_i_2 
       (.I0(sig_strbgen_addr_ireg2[4]),
        .I1(sig_strbgen_addr_ireg2[2]),
        .I2(sig_strbgen_addr_ireg2[1]),
        .I3(sig_strbgen_addr_ireg2[3]),
        .O(\I_STRT_STRB_GEN/var_start_vector [13]));
(* SOFT_HLUTNM = "soft_lutpair79" *) 
   LUT5 #(
    .INIT(32'hFFFFA800)) 
     \sig_xfer_strt_strb_ireg3[13]_i_3 
       (.I0(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [3]),
        .I1(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [1]),
        .I2(\n_0_sig_xfer_strt_strb_ireg3[31]_i_6 ),
        .I3(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [2]),
        .I4(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [4]),
        .O(\n_0_sig_xfer_strt_strb_ireg3[13]_i_3 ));
LUT4 #(
    .INIT(16'h8AA8)) 
     \sig_xfer_strt_strb_ireg3[14]_i_1 
       (.I0(\I_STRT_STRB_GEN/var_start_vector [14]),
        .I1(\n_0_sig_xfer_strt_strb_ireg3[14]_i_3 ),
        .I2(\n_0_sig_xfer_strt_strb_ireg3[31]_i_3 ),
        .I3(\n_0_sig_xfer_strt_strb_ireg3[31]_i_4 ),
        .O(sig_xfer_strt_strb_im2[14]));
(* SOFT_HLUTNM = "soft_lutpair94" *) 
   LUT5 #(
    .INIT(32'h15555555)) 
     \sig_xfer_strt_strb_ireg3[14]_i_2 
       (.I0(sig_strbgen_addr_ireg2[4]),
        .I1(sig_strbgen_addr_ireg2[2]),
        .I2(sig_strbgen_addr_ireg2[0]),
        .I3(sig_strbgen_addr_ireg2[1]),
        .I4(sig_strbgen_addr_ireg2[3]),
        .O(\I_STRT_STRB_GEN/var_start_vector [14]));
(* SOFT_HLUTNM = "soft_lutpair104" *) 
   LUT4 #(
    .INIT(16'hFF80)) 
     \sig_xfer_strt_strb_ireg3[14]_i_3 
       (.I0(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [3]),
        .I1(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [1]),
        .I2(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [2]),
        .I3(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [4]),
        .O(\n_0_sig_xfer_strt_strb_ireg3[14]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair119" *) 
   LUT4 #(
    .INIT(16'h4554)) 
     \sig_xfer_strt_strb_ireg3[15]_i_1 
       (.I0(sig_strbgen_addr_ireg2[4]),
        .I1(\n_0_sig_xfer_strt_strb_ireg3[15]_i_2 ),
        .I2(\n_0_sig_xfer_strt_strb_ireg3[31]_i_4 ),
        .I3(\n_0_sig_xfer_strt_strb_ireg3[31]_i_3 ),
        .O(sig_xfer_strt_strb_im2[15]));
(* SOFT_HLUTNM = "soft_lutpair81" *) 
   LUT5 #(
    .INIT(32'hFFFF8000)) 
     \sig_xfer_strt_strb_ireg3[15]_i_2 
       (.I0(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [3]),
        .I1(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [1]),
        .I2(\n_0_sig_xfer_strt_strb_ireg3[31]_i_6 ),
        .I3(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [2]),
        .I4(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [4]),
        .O(\n_0_sig_xfer_strt_strb_ireg3[15]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair114" *) 
   LUT4 #(
    .INIT(16'hAA28)) 
     \sig_xfer_strt_strb_ireg3[16]_i_1 
       (.I0(\I_STRT_STRB_GEN/var_start_vector [16]),
        .I1(\n_0_sig_xfer_strt_strb_ireg3[31]_i_4 ),
        .I2(\n_0_sig_xfer_strt_strb_ireg3[31]_i_3 ),
        .I3(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [4]),
        .O(sig_xfer_strt_strb_im2[16]));
(* SOFT_HLUTNM = "soft_lutpair94" *) 
   LUT5 #(
    .INIT(32'h55555557)) 
     \sig_xfer_strt_strb_ireg3[16]_i_2 
       (.I0(sig_strbgen_addr_ireg2[4]),
        .I1(sig_strbgen_addr_ireg2[2]),
        .I2(sig_strbgen_addr_ireg2[0]),
        .I3(sig_strbgen_addr_ireg2[1]),
        .I4(sig_strbgen_addr_ireg2[3]),
        .O(\I_STRT_STRB_GEN/var_start_vector [16]));
LUT4 #(
    .INIT(16'hAA28)) 
     \sig_xfer_strt_strb_ireg3[17]_i_1 
       (.I0(\I_STRT_STRB_GEN/var_start_vector [17]),
        .I1(\n_0_sig_xfer_strt_strb_ireg3[31]_i_4 ),
        .I2(\n_0_sig_xfer_strt_strb_ireg3[31]_i_3 ),
        .I3(\n_0_sig_xfer_strt_strb_ireg3[17]_i_3 ),
        .O(sig_xfer_strt_strb_im2[17]));
(* SOFT_HLUTNM = "soft_lutpair106" *) 
   LUT4 #(
    .INIT(16'h5557)) 
     \sig_xfer_strt_strb_ireg3[17]_i_2 
       (.I0(sig_strbgen_addr_ireg2[4]),
        .I1(sig_strbgen_addr_ireg2[2]),
        .I2(sig_strbgen_addr_ireg2[1]),
        .I3(sig_strbgen_addr_ireg2[3]),
        .O(\I_STRT_STRB_GEN/var_start_vector [17]));
(* SOFT_HLUTNM = "soft_lutpair81" *) 
   LUT5 #(
    .INIT(32'hFFFE0000)) 
     \sig_xfer_strt_strb_ireg3[17]_i_3 
       (.I0(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [3]),
        .I1(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [1]),
        .I2(\n_0_sig_xfer_strt_strb_ireg3[31]_i_6 ),
        .I3(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [2]),
        .I4(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [4]),
        .O(\n_0_sig_xfer_strt_strb_ireg3[17]_i_3 ));
LUT4 #(
    .INIT(16'hAA28)) 
     \sig_xfer_strt_strb_ireg3[18]_i_1 
       (.I0(\I_STRT_STRB_GEN/var_start_vector [18]),
        .I1(\n_0_sig_xfer_strt_strb_ireg3[31]_i_3 ),
        .I2(\n_0_sig_xfer_strt_strb_ireg3[31]_i_4 ),
        .I3(\n_0_sig_xfer_strt_strb_ireg3[18]_i_3 ),
        .O(sig_xfer_strt_strb_im2[18]));
(* SOFT_HLUTNM = "soft_lutpair91" *) 
   LUT5 #(
    .INIT(32'h55555777)) 
     \sig_xfer_strt_strb_ireg3[18]_i_2 
       (.I0(sig_strbgen_addr_ireg2[4]),
        .I1(sig_strbgen_addr_ireg2[2]),
        .I2(sig_strbgen_addr_ireg2[0]),
        .I3(sig_strbgen_addr_ireg2[1]),
        .I4(sig_strbgen_addr_ireg2[3]),
        .O(\I_STRT_STRB_GEN/var_start_vector [18]));
(* SOFT_HLUTNM = "soft_lutpair102" *) 
   LUT4 #(
    .INIT(16'hFE00)) 
     \sig_xfer_strt_strb_ireg3[18]_i_3 
       (.I0(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [3]),
        .I1(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [1]),
        .I2(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [2]),
        .I3(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [4]),
        .O(\n_0_sig_xfer_strt_strb_ireg3[18]_i_3 ));
LUT6 #(
    .INIT(64'h1F1F1F1F001F1F00)) 
     \sig_xfer_strt_strb_ireg3[19]_i_1 
       (.I0(sig_strbgen_addr_ireg2[3]),
        .I1(sig_strbgen_addr_ireg2[2]),
        .I2(sig_strbgen_addr_ireg2[4]),
        .I3(\n_0_sig_xfer_strt_strb_ireg3[31]_i_4 ),
        .I4(\n_0_sig_xfer_strt_strb_ireg3[31]_i_3 ),
        .I5(\n_0_sig_xfer_strt_strb_ireg3[19]_i_2 ),
        .O(sig_xfer_strt_strb_im2[19]));
(* SOFT_HLUTNM = "soft_lutpair75" *) 
   LUT5 #(
    .INIT(32'hFFEA0000)) 
     \sig_xfer_strt_strb_ireg3[19]_i_2 
       (.I0(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [3]),
        .I1(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [1]),
        .I2(\n_0_sig_xfer_strt_strb_ireg3[31]_i_6 ),
        .I3(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [2]),
        .I4(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [4]),
        .O(\n_0_sig_xfer_strt_strb_ireg3[19]_i_2 ));
LUT4 #(
    .INIT(16'h8AA8)) 
     \sig_xfer_strt_strb_ireg3[1]_i_1 
       (.I0(\I_STRT_STRB_GEN/var_start_vector [1]),
        .I1(\n_0_sig_xfer_strt_strb_ireg3[1]_i_3 ),
        .I2(\n_0_sig_xfer_strt_strb_ireg3[31]_i_4 ),
        .I3(\n_0_sig_xfer_strt_strb_ireg3[31]_i_3 ),
        .O(sig_xfer_strt_strb_im2[1]));
(* SOFT_HLUTNM = "soft_lutpair108" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     \sig_xfer_strt_strb_ireg3[1]_i_2 
       (.I0(sig_strbgen_addr_ireg2[4]),
        .I1(sig_strbgen_addr_ireg2[2]),
        .I2(sig_strbgen_addr_ireg2[1]),
        .I3(sig_strbgen_addr_ireg2[3]),
        .O(\I_STRT_STRB_GEN/var_start_vector [1]));
(* SOFT_HLUTNM = "soft_lutpair74" *) 
   LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     \sig_xfer_strt_strb_ireg3[1]_i_3 
       (.I0(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [3]),
        .I1(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [1]),
        .I2(\n_0_sig_xfer_strt_strb_ireg3[31]_i_6 ),
        .I3(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [2]),
        .I4(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [4]),
        .O(\n_0_sig_xfer_strt_strb_ireg3[1]_i_3 ));
LUT6 #(
    .INIT(64'hAAAAAA2828282828)) 
     \sig_xfer_strt_strb_ireg3[20]_i_1 
       (.I0(\I_STRT_STRB_GEN/var_start_vector [20]),
        .I1(\n_0_sig_xfer_strt_strb_ireg3[31]_i_4 ),
        .I2(\n_0_sig_xfer_strt_strb_ireg3[31]_i_3 ),
        .I3(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [3]),
        .I4(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [2]),
        .I5(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [4]),
        .O(sig_xfer_strt_strb_im2[20]));
(* SOFT_HLUTNM = "soft_lutpair90" *) 
   LUT5 #(
    .INIT(32'h5555777F)) 
     \sig_xfer_strt_strb_ireg3[20]_i_2 
       (.I0(sig_strbgen_addr_ireg2[4]),
        .I1(sig_strbgen_addr_ireg2[2]),
        .I2(sig_strbgen_addr_ireg2[0]),
        .I3(sig_strbgen_addr_ireg2[1]),
        .I4(sig_strbgen_addr_ireg2[3]),
        .O(\I_STRT_STRB_GEN/var_start_vector [20]));
LUT4 #(
    .INIT(16'hAA28)) 
     \sig_xfer_strt_strb_ireg3[21]_i_1 
       (.I0(\I_STRT_STRB_GEN/var_start_vector [21]),
        .I1(\n_0_sig_xfer_strt_strb_ireg3[31]_i_4 ),
        .I2(\n_0_sig_xfer_strt_strb_ireg3[31]_i_3 ),
        .I3(\n_0_sig_xfer_strt_strb_ireg3[21]_i_3 ),
        .O(sig_xfer_strt_strb_im2[21]));
(* SOFT_HLUTNM = "soft_lutpair107" *) 
   LUT4 #(
    .INIT(16'h557F)) 
     \sig_xfer_strt_strb_ireg3[21]_i_2 
       (.I0(sig_strbgen_addr_ireg2[4]),
        .I1(sig_strbgen_addr_ireg2[2]),
        .I2(sig_strbgen_addr_ireg2[1]),
        .I3(sig_strbgen_addr_ireg2[3]),
        .O(\I_STRT_STRB_GEN/var_start_vector [21]));
(* SOFT_HLUTNM = "soft_lutpair84" *) 
   LUT5 #(
    .INIT(32'hFEAA0000)) 
     \sig_xfer_strt_strb_ireg3[21]_i_3 
       (.I0(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [3]),
        .I1(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [1]),
        .I2(\n_0_sig_xfer_strt_strb_ireg3[31]_i_6 ),
        .I3(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [2]),
        .I4(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [4]),
        .O(\n_0_sig_xfer_strt_strb_ireg3[21]_i_3 ));
LUT4 #(
    .INIT(16'hAA28)) 
     \sig_xfer_strt_strb_ireg3[22]_i_1 
       (.I0(\I_STRT_STRB_GEN/var_start_vector [22]),
        .I1(\n_0_sig_xfer_strt_strb_ireg3[31]_i_3 ),
        .I2(\n_0_sig_xfer_strt_strb_ireg3[31]_i_4 ),
        .I3(\n_0_sig_xfer_strt_strb_ireg3[22]_i_3 ),
        .O(sig_xfer_strt_strb_im2[22]));
(* SOFT_HLUTNM = "soft_lutpair88" *) 
   LUT5 #(
    .INIT(32'h55557FFF)) 
     \sig_xfer_strt_strb_ireg3[22]_i_2 
       (.I0(sig_strbgen_addr_ireg2[4]),
        .I1(sig_strbgen_addr_ireg2[2]),
        .I2(sig_strbgen_addr_ireg2[0]),
        .I3(sig_strbgen_addr_ireg2[1]),
        .I4(sig_strbgen_addr_ireg2[3]),
        .O(\I_STRT_STRB_GEN/var_start_vector [22]));
(* SOFT_HLUTNM = "soft_lutpair104" *) 
   LUT4 #(
    .INIT(16'hEA00)) 
     \sig_xfer_strt_strb_ireg3[22]_i_3 
       (.I0(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [3]),
        .I1(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [1]),
        .I2(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [2]),
        .I3(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [4]),
        .O(\n_0_sig_xfer_strt_strb_ireg3[22]_i_3 ));
LUT5 #(
    .INIT(32'h77770770)) 
     \sig_xfer_strt_strb_ireg3[23]_i_1 
       (.I0(sig_strbgen_addr_ireg2[3]),
        .I1(sig_strbgen_addr_ireg2[4]),
        .I2(\n_0_sig_xfer_strt_strb_ireg3[31]_i_4 ),
        .I3(\n_0_sig_xfer_strt_strb_ireg3[31]_i_3 ),
        .I4(\n_0_sig_xfer_strt_strb_ireg3[23]_i_2 ),
        .O(sig_xfer_strt_strb_im2[23]));
(* SOFT_HLUTNM = "soft_lutpair84" *) 
   LUT5 #(
    .INIT(32'hEAAA0000)) 
     \sig_xfer_strt_strb_ireg3[23]_i_2 
       (.I0(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [3]),
        .I1(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [1]),
        .I2(\n_0_sig_xfer_strt_strb_ireg3[31]_i_6 ),
        .I3(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [2]),
        .I4(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [4]),
        .O(\n_0_sig_xfer_strt_strb_ireg3[23]_i_2 ));
LUT5 #(
    .INIT(32'hAA282828)) 
     \sig_xfer_strt_strb_ireg3[24]_i_1 
       (.I0(\I_STRT_STRB_GEN/var_start_vector [24]),
        .I1(\n_0_sig_xfer_strt_strb_ireg3[31]_i_3 ),
        .I2(\n_0_sig_xfer_strt_strb_ireg3[31]_i_4 ),
        .I3(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [3]),
        .I4(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [4]),
        .O(sig_xfer_strt_strb_im2[24]));
(* SOFT_HLUTNM = "soft_lutpair73" *) 
   LUT5 #(
    .INIT(32'h5557FFFF)) 
     \sig_xfer_strt_strb_ireg3[24]_i_2 
       (.I0(sig_strbgen_addr_ireg2[4]),
        .I1(sig_strbgen_addr_ireg2[2]),
        .I2(sig_strbgen_addr_ireg2[0]),
        .I3(sig_strbgen_addr_ireg2[1]),
        .I4(sig_strbgen_addr_ireg2[3]),
        .O(\I_STRT_STRB_GEN/var_start_vector [24]));
LUT4 #(
    .INIT(16'hAA28)) 
     \sig_xfer_strt_strb_ireg3[25]_i_1 
       (.I0(\I_STRT_STRB_GEN/var_start_vector [25]),
        .I1(\n_0_sig_xfer_strt_strb_ireg3[31]_i_4 ),
        .I2(\n_0_sig_xfer_strt_strb_ireg3[31]_i_3 ),
        .I3(\n_0_sig_xfer_strt_strb_ireg3[25]_i_3 ),
        .O(sig_xfer_strt_strb_im2[25]));
(* SOFT_HLUTNM = "soft_lutpair107" *) 
   LUT4 #(
    .INIT(16'h57FF)) 
     \sig_xfer_strt_strb_ireg3[25]_i_2 
       (.I0(sig_strbgen_addr_ireg2[4]),
        .I1(sig_strbgen_addr_ireg2[2]),
        .I2(sig_strbgen_addr_ireg2[1]),
        .I3(sig_strbgen_addr_ireg2[3]),
        .O(\I_STRT_STRB_GEN/var_start_vector [25]));
(* SOFT_HLUTNM = "soft_lutpair86" *) 
   LUT5 #(
    .INIT(32'hAAA80000)) 
     \sig_xfer_strt_strb_ireg3[25]_i_3 
       (.I0(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [3]),
        .I1(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [1]),
        .I2(\n_0_sig_xfer_strt_strb_ireg3[31]_i_6 ),
        .I3(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [2]),
        .I4(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [4]),
        .O(\n_0_sig_xfer_strt_strb_ireg3[25]_i_3 ));
LUT4 #(
    .INIT(16'hAA28)) 
     \sig_xfer_strt_strb_ireg3[26]_i_1 
       (.I0(\I_STRT_STRB_GEN/var_start_vector [26]),
        .I1(\n_0_sig_xfer_strt_strb_ireg3[31]_i_3 ),
        .I2(\n_0_sig_xfer_strt_strb_ireg3[31]_i_4 ),
        .I3(\n_0_sig_xfer_strt_strb_ireg3[26]_i_3 ),
        .O(sig_xfer_strt_strb_im2[26]));
(* SOFT_HLUTNM = "soft_lutpair72" *) 
   LUT5 #(
    .INIT(32'h5777FFFF)) 
     \sig_xfer_strt_strb_ireg3[26]_i_2 
       (.I0(sig_strbgen_addr_ireg2[4]),
        .I1(sig_strbgen_addr_ireg2[2]),
        .I2(sig_strbgen_addr_ireg2[0]),
        .I3(sig_strbgen_addr_ireg2[1]),
        .I4(sig_strbgen_addr_ireg2[3]),
        .O(\I_STRT_STRB_GEN/var_start_vector [26]));
(* SOFT_HLUTNM = "soft_lutpair109" *) 
   LUT4 #(
    .INIT(16'hA800)) 
     \sig_xfer_strt_strb_ireg3[26]_i_3 
       (.I0(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [3]),
        .I1(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [1]),
        .I2(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [2]),
        .I3(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [4]),
        .O(\n_0_sig_xfer_strt_strb_ireg3[26]_i_3 ));
LUT6 #(
    .INIT(64'h7F7F7F7F007F7F00)) 
     \sig_xfer_strt_strb_ireg3[27]_i_1 
       (.I0(sig_strbgen_addr_ireg2[3]),
        .I1(sig_strbgen_addr_ireg2[2]),
        .I2(sig_strbgen_addr_ireg2[4]),
        .I3(\n_0_sig_xfer_strt_strb_ireg3[31]_i_4 ),
        .I4(\n_0_sig_xfer_strt_strb_ireg3[31]_i_3 ),
        .I5(\n_0_sig_xfer_strt_strb_ireg3[27]_i_2 ),
        .O(sig_xfer_strt_strb_im2[27]));
(* SOFT_HLUTNM = "soft_lutpair86" *) 
   LUT5 #(
    .INIT(32'hAA800000)) 
     \sig_xfer_strt_strb_ireg3[27]_i_2 
       (.I0(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [3]),
        .I1(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [1]),
        .I2(\n_0_sig_xfer_strt_strb_ireg3[31]_i_6 ),
        .I3(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [2]),
        .I4(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [4]),
        .O(\n_0_sig_xfer_strt_strb_ireg3[27]_i_2 ));
LUT6 #(
    .INIT(64'hAA28282828282828)) 
     \sig_xfer_strt_strb_ireg3[28]_i_1 
       (.I0(\I_STRT_STRB_GEN/var_start_vector [28]),
        .I1(\n_0_sig_xfer_strt_strb_ireg3[31]_i_4 ),
        .I2(\n_0_sig_xfer_strt_strb_ireg3[31]_i_3 ),
        .I3(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [3]),
        .I4(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [2]),
        .I5(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [4]),
        .O(sig_xfer_strt_strb_im2[28]));
LUT6 #(
    .INIT(64'h6666666666696666)) 
     \sig_xfer_strt_strb_ireg3[28]_i_10 
       (.I0(sig_strbgen_addr_ireg2[3]),
        .I1(\n_0_sig_strbgen_bytes_ireg2_reg[3] ),
        .I2(\n_0_sig_strbgen_bytes_ireg2_reg[1] ),
        .I3(\n_0_sig_strbgen_bytes_ireg2_reg[0] ),
        .I4(\n_0_sig_xfer_strt_strb_ireg3[31]_i_9 ),
        .I5(\n_0_sig_strbgen_bytes_ireg2_reg[2] ),
        .O(\n_0_sig_xfer_strt_strb_ireg3[28]_i_10 ));
LUT6 #(
    .INIT(64'h0F0F0F0FF0F0F0F1)) 
     \sig_xfer_strt_strb_ireg3[28]_i_11 
       (.I0(\n_0_sig_strbgen_bytes_ireg2_reg[5] ),
        .I1(\n_0_sig_strbgen_bytes_ireg2_reg[4] ),
        .I2(\n_0_sig_strbgen_bytes_ireg2_reg[0] ),
        .I3(\n_0_sig_strbgen_bytes_ireg2_reg[3] ),
        .I4(\n_0_sig_strbgen_bytes_ireg2_reg[2] ),
        .I5(\n_0_sig_strbgen_bytes_ireg2_reg[1] ),
        .O(\n_0_sig_xfer_strt_strb_ireg3[28]_i_11 ));
LUT6 #(
    .INIT(64'h755777D7F7DFFFFF)) 
     \sig_xfer_strt_strb_ireg3[28]_i_12 
       (.I0(sig_strbgen_addr_ireg2[2]),
        .I1(\n_0_sig_strbgen_bytes_ireg2_reg[1] ),
        .I2(\n_0_sig_xfer_strt_strb_ireg3[31]_i_9 ),
        .I3(\n_0_sig_strbgen_bytes_ireg2_reg[0] ),
        .I4(sig_strbgen_addr_ireg2[0]),
        .I5(sig_strbgen_addr_ireg2[1]),
        .O(\n_0_sig_xfer_strt_strb_ireg3[28]_i_12 ));
LUT5 #(
    .INIT(32'h5559FFFF)) 
     \sig_xfer_strt_strb_ireg3[28]_i_13 
       (.I0(\n_0_sig_strbgen_bytes_ireg2_reg[2] ),
        .I1(\n_0_sig_xfer_strt_strb_ireg3[31]_i_9 ),
        .I2(\n_0_sig_strbgen_bytes_ireg2_reg[0] ),
        .I3(\n_0_sig_strbgen_bytes_ireg2_reg[1] ),
        .I4(sig_strbgen_addr_ireg2[2]),
        .O(\n_0_sig_xfer_strt_strb_ireg3[28]_i_13 ));
LUT6 #(
    .INIT(64'h77FF577F6EEF77FF)) 
     \sig_xfer_strt_strb_ireg3[28]_i_14 
       (.I0(\n_0_sig_strbgen_bytes_ireg2_reg[2] ),
        .I1(\n_0_sig_strbgen_bytes_ireg2_reg[1] ),
        .I2(sig_strbgen_addr_ireg2[0]),
        .I3(sig_strbgen_addr_ireg2[1]),
        .I4(\n_0_sig_xfer_strt_strb_ireg3[31]_i_9 ),
        .I5(\n_0_sig_strbgen_bytes_ireg2_reg[0] ),
        .O(\n_0_sig_xfer_strt_strb_ireg3[28]_i_14 ));
LUT6 #(
    .INIT(64'h00000055FFFFFFAB)) 
     \sig_xfer_strt_strb_ireg3[28]_i_15 
       (.I0(\n_0_sig_strbgen_bytes_ireg2_reg[2] ),
        .I1(\n_0_sig_strbgen_bytes_ireg2_reg[5] ),
        .I2(\n_0_sig_strbgen_bytes_ireg2_reg[4] ),
        .I3(\n_0_sig_strbgen_bytes_ireg2_reg[0] ),
        .I4(\n_0_sig_strbgen_bytes_ireg2_reg[1] ),
        .I5(\n_0_sig_strbgen_bytes_ireg2_reg[3] ),
        .O(\n_0_sig_xfer_strt_strb_ireg3[28]_i_15 ));
(* SOFT_HLUTNM = "soft_lutpair119" *) 
   LUT2 #(
    .INIT(4'h9)) 
     \sig_xfer_strt_strb_ireg3[28]_i_16 
       (.I0(sig_strbgen_addr_ireg2[4]),
        .I1(\n_0_sig_xfer_strt_strb_ireg3[28]_i_17 ),
        .O(\n_0_sig_xfer_strt_strb_ireg3[28]_i_16 ));
LUT6 #(
    .INIT(64'h00000101FFFFFEFF)) 
     \sig_xfer_strt_strb_ireg3[28]_i_17 
       (.I0(\n_0_sig_strbgen_bytes_ireg2_reg[3] ),
        .I1(\n_0_sig_strbgen_bytes_ireg2_reg[1] ),
        .I2(\n_0_sig_strbgen_bytes_ireg2_reg[0] ),
        .I3(\n_0_sig_strbgen_bytes_ireg2_reg[5] ),
        .I4(\n_0_sig_strbgen_bytes_ireg2_reg[2] ),
        .I5(\n_0_sig_strbgen_bytes_ireg2_reg[4] ),
        .O(\n_0_sig_xfer_strt_strb_ireg3[28]_i_17 ));
(* SOFT_HLUTNM = "soft_lutpair71" *) 
   LUT5 #(
    .INIT(32'h777FFFFF)) 
     \sig_xfer_strt_strb_ireg3[28]_i_2 
       (.I0(sig_strbgen_addr_ireg2[4]),
        .I1(sig_strbgen_addr_ireg2[2]),
        .I2(sig_strbgen_addr_ireg2[0]),
        .I3(sig_strbgen_addr_ireg2[1]),
        .I4(sig_strbgen_addr_ireg2[3]),
        .O(\I_STRT_STRB_GEN/var_start_vector [28]));
LUT6 #(
    .INIT(64'h80FF00807F00FF7F)) 
     \sig_xfer_strt_strb_ireg3[28]_i_3 
       (.I0(\n_0_sig_xfer_strt_strb_ireg3[28]_i_6 ),
        .I1(\n_0_sig_xfer_strt_strb_ireg3[28]_i_7 ),
        .I2(\n_0_sig_xfer_strt_strb_ireg3[28]_i_8 ),
        .I3(sig_strbgen_addr_ireg2[2]),
        .I4(\n_0_sig_xfer_strt_strb_ireg3[28]_i_9 ),
        .I5(\n_0_sig_xfer_strt_strb_ireg3[28]_i_10 ),
        .O(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [3]));
LUT6 #(
    .INIT(64'hA2005DFF5DFFA200)) 
     \sig_xfer_strt_strb_ireg3[28]_i_4 
       (.I0(\n_0_sig_xfer_strt_strb_ireg3[28]_i_6 ),
        .I1(sig_strbgen_addr_ireg2[1]),
        .I2(\n_0_sig_xfer_strt_strb_ireg3[28]_i_11 ),
        .I3(\n_0_sig_xfer_strt_strb_ireg3[28]_i_7 ),
        .I4(\n_0_sig_xfer_strt_strb_ireg3[28]_i_9 ),
        .I5(sig_strbgen_addr_ireg2[2]),
        .O(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [2]));
LUT6 #(
    .INIT(64'h80FF00807F00FF7F)) 
     \sig_xfer_strt_strb_ireg3[28]_i_5 
       (.I0(\n_0_sig_xfer_strt_strb_ireg3[28]_i_12 ),
        .I1(\n_0_sig_xfer_strt_strb_ireg3[28]_i_13 ),
        .I2(\n_0_sig_xfer_strt_strb_ireg3[28]_i_14 ),
        .I3(sig_strbgen_addr_ireg2[3]),
        .I4(\n_0_sig_xfer_strt_strb_ireg3[28]_i_15 ),
        .I5(\n_0_sig_xfer_strt_strb_ireg3[28]_i_16 ),
        .O(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [4]));
(* SOFT_HLUTNM = "soft_lutpair37" *) 
   LUT4 #(
    .INIT(16'hDBFF)) 
     \sig_xfer_strt_strb_ireg3[28]_i_6 
       (.I0(\n_0_sig_strbgen_bytes_ireg2_reg[1] ),
        .I1(\n_0_sig_xfer_strt_strb_ireg3[31]_i_9 ),
        .I2(\n_0_sig_strbgen_bytes_ireg2_reg[0] ),
        .I3(sig_strbgen_addr_ireg2[0]),
        .O(\n_0_sig_xfer_strt_strb_ireg3[28]_i_6 ));
(* SOFT_HLUTNM = "soft_lutpair101" *) 
   LUT4 #(
    .INIT(16'h9FFF)) 
     \sig_xfer_strt_strb_ireg3[28]_i_7 
       (.I0(\n_0_sig_strbgen_bytes_ireg2_reg[0] ),
        .I1(\n_0_sig_xfer_strt_strb_ireg3[31]_i_9 ),
        .I2(sig_strbgen_addr_ireg2[1]),
        .I3(sig_strbgen_addr_ireg2[0]),
        .O(\n_0_sig_xfer_strt_strb_ireg3[28]_i_7 ));
(* SOFT_HLUTNM = "soft_lutpair101" *) 
   LUT4 #(
    .INIT(16'h65FF)) 
     \sig_xfer_strt_strb_ireg3[28]_i_8 
       (.I0(\n_0_sig_strbgen_bytes_ireg2_reg[1] ),
        .I1(\n_0_sig_strbgen_bytes_ireg2_reg[0] ),
        .I2(\n_0_sig_xfer_strt_strb_ireg3[31]_i_9 ),
        .I3(sig_strbgen_addr_ireg2[1]),
        .O(\n_0_sig_xfer_strt_strb_ireg3[28]_i_8 ));
LUT6 #(
    .INIT(64'h05050505FAFAFAFB)) 
     \sig_xfer_strt_strb_ireg3[28]_i_9 
       (.I0(\n_0_sig_strbgen_bytes_ireg2_reg[1] ),
        .I1(\n_0_sig_strbgen_bytes_ireg2_reg[3] ),
        .I2(\n_0_sig_strbgen_bytes_ireg2_reg[0] ),
        .I3(\n_0_sig_strbgen_bytes_ireg2_reg[4] ),
        .I4(\n_0_sig_strbgen_bytes_ireg2_reg[5] ),
        .I5(\n_0_sig_strbgen_bytes_ireg2_reg[2] ),
        .O(\n_0_sig_xfer_strt_strb_ireg3[28]_i_9 ));
LUT4 #(
    .INIT(16'hAA28)) 
     \sig_xfer_strt_strb_ireg3[29]_i_1 
       (.I0(\I_STRT_STRB_GEN/var_start_vector [29]),
        .I1(\n_0_sig_xfer_strt_strb_ireg3[31]_i_4 ),
        .I2(\n_0_sig_xfer_strt_strb_ireg3[31]_i_3 ),
        .I3(\n_0_sig_xfer_strt_strb_ireg3[29]_i_3 ),
        .O(sig_xfer_strt_strb_im2[29]));
(* SOFT_HLUTNM = "soft_lutpair108" *) 
   LUT4 #(
    .INIT(16'h7FFF)) 
     \sig_xfer_strt_strb_ireg3[29]_i_2 
       (.I0(sig_strbgen_addr_ireg2[4]),
        .I1(sig_strbgen_addr_ireg2[2]),
        .I2(sig_strbgen_addr_ireg2[1]),
        .I3(sig_strbgen_addr_ireg2[3]),
        .O(\I_STRT_STRB_GEN/var_start_vector [29]));
(* SOFT_HLUTNM = "soft_lutpair35" *) 
   LUT5 #(
    .INIT(32'hA8000000)) 
     \sig_xfer_strt_strb_ireg3[29]_i_3 
       (.I0(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [3]),
        .I1(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [1]),
        .I2(\n_0_sig_xfer_strt_strb_ireg3[31]_i_6 ),
        .I3(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [2]),
        .I4(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [4]),
        .O(\n_0_sig_xfer_strt_strb_ireg3[29]_i_3 ));
LUT4 #(
    .INIT(16'h8AA8)) 
     \sig_xfer_strt_strb_ireg3[2]_i_1 
       (.I0(\I_STRT_STRB_GEN/var_start_vector [2]),
        .I1(\n_0_sig_xfer_strt_strb_ireg3[2]_i_3 ),
        .I2(\n_0_sig_xfer_strt_strb_ireg3[31]_i_3 ),
        .I3(\n_0_sig_xfer_strt_strb_ireg3[31]_i_4 ),
        .O(sig_xfer_strt_strb_im2[2]));
(* SOFT_HLUTNM = "soft_lutpair71" *) 
   LUT5 #(
    .INIT(32'h00000111)) 
     \sig_xfer_strt_strb_ireg3[2]_i_2 
       (.I0(sig_strbgen_addr_ireg2[4]),
        .I1(sig_strbgen_addr_ireg2[2]),
        .I2(sig_strbgen_addr_ireg2[0]),
        .I3(sig_strbgen_addr_ireg2[1]),
        .I4(sig_strbgen_addr_ireg2[3]),
        .O(\I_STRT_STRB_GEN/var_start_vector [2]));
(* SOFT_HLUTNM = "soft_lutpair102" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     \sig_xfer_strt_strb_ireg3[2]_i_3 
       (.I0(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [3]),
        .I1(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [1]),
        .I2(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [2]),
        .I3(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [4]),
        .O(\n_0_sig_xfer_strt_strb_ireg3[2]_i_3 ));
LUT4 #(
    .INIT(16'hAA28)) 
     \sig_xfer_strt_strb_ireg3[30]_i_1 
       (.I0(\I_STRT_STRB_GEN/var_start_vector [30]),
        .I1(\n_0_sig_xfer_strt_strb_ireg3[31]_i_3 ),
        .I2(\n_0_sig_xfer_strt_strb_ireg3[31]_i_4 ),
        .I3(\n_0_sig_xfer_strt_strb_ireg3[30]_i_3 ),
        .O(sig_xfer_strt_strb_im2[30]));
(* SOFT_HLUTNM = "soft_lutpair70" *) 
   LUT5 #(
    .INIT(32'h7FFFFFFF)) 
     \sig_xfer_strt_strb_ireg3[30]_i_2 
       (.I0(sig_strbgen_addr_ireg2[4]),
        .I1(sig_strbgen_addr_ireg2[2]),
        .I2(sig_strbgen_addr_ireg2[0]),
        .I3(sig_strbgen_addr_ireg2[1]),
        .I4(sig_strbgen_addr_ireg2[3]),
        .O(\I_STRT_STRB_GEN/var_start_vector [30]));
(* SOFT_HLUTNM = "soft_lutpair109" *) 
   LUT4 #(
    .INIT(16'h8000)) 
     \sig_xfer_strt_strb_ireg3[30]_i_3 
       (.I0(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [3]),
        .I1(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [1]),
        .I2(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [2]),
        .I3(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [4]),
        .O(\n_0_sig_xfer_strt_strb_ireg3[30]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair114" *) 
   LUT3 #(
    .INIT(8'hBE)) 
     \sig_xfer_strt_strb_ireg3[31]_i_1 
       (.I0(\n_0_sig_xfer_strt_strb_ireg3[31]_i_2 ),
        .I1(\n_0_sig_xfer_strt_strb_ireg3[31]_i_3 ),
        .I2(\n_0_sig_xfer_strt_strb_ireg3[31]_i_4 ),
        .O(sig_xfer_strt_strb_im2[31]));
(* SOFT_HLUTNM = "soft_lutpair35" *) 
   LUT5 #(
    .INIT(32'h80000000)) 
     \sig_xfer_strt_strb_ireg3[31]_i_2 
       (.I0(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [3]),
        .I1(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [1]),
        .I2(\n_0_sig_xfer_strt_strb_ireg3[31]_i_6 ),
        .I3(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [2]),
        .I4(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [4]),
        .O(\n_0_sig_xfer_strt_strb_ireg3[31]_i_2 ));
LUT6 #(
    .INIT(64'h00000001FFFFFFFF)) 
     \sig_xfer_strt_strb_ireg3[31]_i_3 
       (.I0(\n_0_sig_strbgen_bytes_ireg2_reg[4] ),
        .I1(\n_0_sig_strbgen_bytes_ireg2_reg[2] ),
        .I2(\n_0_sig_strbgen_bytes_ireg2_reg[0] ),
        .I3(\n_0_sig_strbgen_bytes_ireg2_reg[1] ),
        .I4(\n_0_sig_strbgen_bytes_ireg2_reg[3] ),
        .I5(\n_0_sig_strbgen_bytes_ireg2_reg[5] ),
        .O(\n_0_sig_xfer_strt_strb_ireg3[31]_i_3 ));
LUT6 #(
    .INIT(64'h01151502577F7FAB)) 
     \sig_xfer_strt_strb_ireg3[31]_i_4 
       (.I0(\n_0_sig_strbgen_bytes_ireg2_reg[4] ),
        .I1(\n_0_sig_xfer_strt_strb_ireg3[31]_i_7 ),
        .I2(sig_strbgen_addr_ireg2[3]),
        .I3(\n_0_sig_xfer_strt_strb_ireg3[31]_i_8 ),
        .I4(\n_0_sig_strbgen_bytes_ireg2_reg[3] ),
        .I5(sig_strbgen_addr_ireg2[4]),
        .O(\n_0_sig_xfer_strt_strb_ireg3[31]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair37" *) 
   LUT5 #(
    .INIT(32'h24DBDB24)) 
     \sig_xfer_strt_strb_ireg3[31]_i_5 
       (.I0(sig_strbgen_addr_ireg2[0]),
        .I1(\n_0_sig_xfer_strt_strb_ireg3[31]_i_9 ),
        .I2(\n_0_sig_strbgen_bytes_ireg2_reg[0] ),
        .I3(\n_0_sig_strbgen_bytes_ireg2_reg[1] ),
        .I4(sig_strbgen_addr_ireg2[1]),
        .O(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [1]));
LUT3 #(
    .INIT(8'h96)) 
     \sig_xfer_strt_strb_ireg3[31]_i_6 
       (.I0(sig_strbgen_addr_ireg2[0]),
        .I1(\n_0_sig_xfer_strt_strb_ireg3[31]_i_9 ),
        .I2(\n_0_sig_strbgen_bytes_ireg2_reg[0] ),
        .O(\n_0_sig_xfer_strt_strb_ireg3[31]_i_6 ));
LUT6 #(
    .INIT(64'h44D4DDDDDDDDDDDD)) 
     \sig_xfer_strt_strb_ireg3[31]_i_7 
       (.I0(\n_0_sig_xfer_strt_strb_ireg3[28]_i_9 ),
        .I1(sig_strbgen_addr_ireg2[2]),
        .I2(sig_strbgen_addr_ireg2[1]),
        .I3(\n_0_sig_xfer_strt_strb_ireg3[28]_i_11 ),
        .I4(\n_0_sig_xfer_strt_strb_ireg3[28]_i_7 ),
        .I5(\n_0_sig_xfer_strt_strb_ireg3[28]_i_6 ),
        .O(\n_0_sig_xfer_strt_strb_ireg3[31]_i_7 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFAFAFAFB)) 
     \sig_xfer_strt_strb_ireg3[31]_i_8 
       (.I0(\n_0_sig_strbgen_bytes_ireg2_reg[1] ),
        .I1(\n_0_sig_strbgen_bytes_ireg2_reg[3] ),
        .I2(\n_0_sig_strbgen_bytes_ireg2_reg[0] ),
        .I3(\n_0_sig_strbgen_bytes_ireg2_reg[4] ),
        .I4(\n_0_sig_strbgen_bytes_ireg2_reg[5] ),
        .I5(\n_0_sig_strbgen_bytes_ireg2_reg[2] ),
        .O(\n_0_sig_xfer_strt_strb_ireg3[31]_i_8 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \sig_xfer_strt_strb_ireg3[31]_i_9 
       (.I0(\n_0_sig_strbgen_bytes_ireg2_reg[5] ),
        .I1(\n_0_sig_strbgen_bytes_ireg2_reg[4] ),
        .I2(\n_0_sig_strbgen_bytes_ireg2_reg[1] ),
        .I3(\n_0_sig_strbgen_bytes_ireg2_reg[0] ),
        .I4(\n_0_sig_strbgen_bytes_ireg2_reg[3] ),
        .I5(\n_0_sig_strbgen_bytes_ireg2_reg[2] ),
        .O(\n_0_sig_xfer_strt_strb_ireg3[31]_i_9 ));
LUT6 #(
    .INIT(64'h0100010101010100)) 
     \sig_xfer_strt_strb_ireg3[3]_i_1 
       (.I0(sig_strbgen_addr_ireg2[3]),
        .I1(sig_strbgen_addr_ireg2[2]),
        .I2(sig_strbgen_addr_ireg2[4]),
        .I3(\n_0_sig_xfer_strt_strb_ireg3[3]_i_2 ),
        .I4(\n_0_sig_xfer_strt_strb_ireg3[31]_i_4 ),
        .I5(\n_0_sig_xfer_strt_strb_ireg3[31]_i_3 ),
        .O(sig_xfer_strt_strb_im2[3]));
(* SOFT_HLUTNM = "soft_lutpair74" *) 
   LUT5 #(
    .INIT(32'hFFFFFFEA)) 
     \sig_xfer_strt_strb_ireg3[3]_i_2 
       (.I0(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [3]),
        .I1(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [1]),
        .I2(\n_0_sig_xfer_strt_strb_ireg3[31]_i_6 ),
        .I3(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [2]),
        .I4(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [4]),
        .O(\n_0_sig_xfer_strt_strb_ireg3[3]_i_2 ));
LUT6 #(
    .INIT(64'hAAA8AAAAAAAAAAA8)) 
     \sig_xfer_strt_strb_ireg3[4]_i_1 
       (.I0(\I_STRT_STRB_GEN/var_start_vector [4]),
        .I1(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [3]),
        .I2(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [2]),
        .I3(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [4]),
        .I4(\n_0_sig_xfer_strt_strb_ireg3[31]_i_4 ),
        .I5(\n_0_sig_xfer_strt_strb_ireg3[31]_i_3 ),
        .O(sig_xfer_strt_strb_im2[4]));
(* SOFT_HLUTNM = "soft_lutpair72" *) 
   LUT5 #(
    .INIT(32'h00001115)) 
     \sig_xfer_strt_strb_ireg3[4]_i_2 
       (.I0(sig_strbgen_addr_ireg2[4]),
        .I1(sig_strbgen_addr_ireg2[2]),
        .I2(sig_strbgen_addr_ireg2[0]),
        .I3(sig_strbgen_addr_ireg2[1]),
        .I4(sig_strbgen_addr_ireg2[3]),
        .O(\I_STRT_STRB_GEN/var_start_vector [4]));
LUT4 #(
    .INIT(16'h8AA8)) 
     \sig_xfer_strt_strb_ireg3[5]_i_1 
       (.I0(\I_STRT_STRB_GEN/var_start_vector [5]),
        .I1(\n_0_sig_xfer_strt_strb_ireg3[5]_i_3 ),
        .I2(\n_0_sig_xfer_strt_strb_ireg3[31]_i_4 ),
        .I3(\n_0_sig_xfer_strt_strb_ireg3[31]_i_3 ),
        .O(sig_xfer_strt_strb_im2[5]));
(* SOFT_HLUTNM = "soft_lutpair105" *) 
   LUT4 #(
    .INIT(16'h0015)) 
     \sig_xfer_strt_strb_ireg3[5]_i_2 
       (.I0(sig_strbgen_addr_ireg2[4]),
        .I1(sig_strbgen_addr_ireg2[2]),
        .I2(sig_strbgen_addr_ireg2[1]),
        .I3(sig_strbgen_addr_ireg2[3]),
        .O(\I_STRT_STRB_GEN/var_start_vector [5]));
(* SOFT_HLUTNM = "soft_lutpair75" *) 
   LUT5 #(
    .INIT(32'hFFFFFEAA)) 
     \sig_xfer_strt_strb_ireg3[5]_i_3 
       (.I0(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [3]),
        .I1(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [1]),
        .I2(\n_0_sig_xfer_strt_strb_ireg3[31]_i_6 ),
        .I3(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [2]),
        .I4(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [4]),
        .O(\n_0_sig_xfer_strt_strb_ireg3[5]_i_3 ));
LUT4 #(
    .INIT(16'h8AA8)) 
     \sig_xfer_strt_strb_ireg3[6]_i_1 
       (.I0(\I_STRT_STRB_GEN/var_start_vector [6]),
        .I1(\n_0_sig_xfer_strt_strb_ireg3[6]_i_3 ),
        .I2(\n_0_sig_xfer_strt_strb_ireg3[31]_i_3 ),
        .I3(\n_0_sig_xfer_strt_strb_ireg3[31]_i_4 ),
        .O(sig_xfer_strt_strb_im2[6]));
(* SOFT_HLUTNM = "soft_lutpair73" *) 
   LUT5 #(
    .INIT(32'h00001555)) 
     \sig_xfer_strt_strb_ireg3[6]_i_2 
       (.I0(sig_strbgen_addr_ireg2[4]),
        .I1(sig_strbgen_addr_ireg2[2]),
        .I2(sig_strbgen_addr_ireg2[0]),
        .I3(sig_strbgen_addr_ireg2[1]),
        .I4(sig_strbgen_addr_ireg2[3]),
        .O(\I_STRT_STRB_GEN/var_start_vector [6]));
(* SOFT_HLUTNM = "soft_lutpair103" *) 
   LUT4 #(
    .INIT(16'hFFEA)) 
     \sig_xfer_strt_strb_ireg3[6]_i_3 
       (.I0(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [3]),
        .I1(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [1]),
        .I2(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [2]),
        .I3(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [4]),
        .O(\n_0_sig_xfer_strt_strb_ireg3[6]_i_3 ));
LUT5 #(
    .INIT(32'h10111110)) 
     \sig_xfer_strt_strb_ireg3[7]_i_1 
       (.I0(sig_strbgen_addr_ireg2[3]),
        .I1(sig_strbgen_addr_ireg2[4]),
        .I2(\n_0_sig_xfer_strt_strb_ireg3[7]_i_2 ),
        .I3(\n_0_sig_xfer_strt_strb_ireg3[31]_i_4 ),
        .I4(\n_0_sig_xfer_strt_strb_ireg3[31]_i_3 ),
        .O(sig_xfer_strt_strb_im2[7]));
(* SOFT_HLUTNM = "soft_lutpair77" *) 
   LUT5 #(
    .INIT(32'hFFFFEAAA)) 
     \sig_xfer_strt_strb_ireg3[7]_i_2 
       (.I0(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [3]),
        .I1(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [1]),
        .I2(\n_0_sig_xfer_strt_strb_ireg3[31]_i_6 ),
        .I3(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [2]),
        .I4(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [4]),
        .O(\n_0_sig_xfer_strt_strb_ireg3[7]_i_2 ));
LUT5 #(
    .INIT(32'hA8AAAAA8)) 
     \sig_xfer_strt_strb_ireg3[8]_i_1 
       (.I0(\I_STRT_STRB_GEN/var_start_vector [8]),
        .I1(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [3]),
        .I2(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [4]),
        .I3(\n_0_sig_xfer_strt_strb_ireg3[31]_i_3 ),
        .I4(\n_0_sig_xfer_strt_strb_ireg3[31]_i_4 ),
        .O(sig_xfer_strt_strb_im2[8]));
(* SOFT_HLUTNM = "soft_lutpair88" *) 
   LUT5 #(
    .INIT(32'h00015555)) 
     \sig_xfer_strt_strb_ireg3[8]_i_2 
       (.I0(sig_strbgen_addr_ireg2[4]),
        .I1(sig_strbgen_addr_ireg2[2]),
        .I2(sig_strbgen_addr_ireg2[0]),
        .I3(sig_strbgen_addr_ireg2[1]),
        .I4(sig_strbgen_addr_ireg2[3]),
        .O(\I_STRT_STRB_GEN/var_start_vector [8]));
LUT4 #(
    .INIT(16'h8AA8)) 
     \sig_xfer_strt_strb_ireg3[9]_i_1 
       (.I0(\I_STRT_STRB_GEN/var_start_vector [9]),
        .I1(\n_0_sig_xfer_strt_strb_ireg3[9]_i_3 ),
        .I2(\n_0_sig_xfer_strt_strb_ireg3[31]_i_4 ),
        .I3(\n_0_sig_xfer_strt_strb_ireg3[31]_i_3 ),
        .O(sig_xfer_strt_strb_im2[9]));
(* SOFT_HLUTNM = "soft_lutpair105" *) 
   LUT4 #(
    .INIT(16'h0155)) 
     \sig_xfer_strt_strb_ireg3[9]_i_2 
       (.I0(sig_strbgen_addr_ireg2[4]),
        .I1(sig_strbgen_addr_ireg2[2]),
        .I2(sig_strbgen_addr_ireg2[1]),
        .I3(sig_strbgen_addr_ireg2[3]),
        .O(\I_STRT_STRB_GEN/var_start_vector [9]));
(* SOFT_HLUTNM = "soft_lutpair77" *) 
   LUT5 #(
    .INIT(32'hFFFFAAA8)) 
     \sig_xfer_strt_strb_ireg3[9]_i_3 
       (.I0(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [3]),
        .I1(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [1]),
        .I2(\n_0_sig_xfer_strt_strb_ireg3[31]_i_6 ),
        .I3(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [2]),
        .I4(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [4]),
        .O(\n_0_sig_xfer_strt_strb_ireg3[9]_i_3 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_strt_strb_ireg3_reg[0] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_strt_strb_im2[0]),
        .Q(sig_xfer_strt_strb_ireg3[0]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_strt_strb_ireg3_reg[10] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_strt_strb_im2[10]),
        .Q(sig_xfer_strt_strb_ireg3[10]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_strt_strb_ireg3_reg[11] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_strt_strb_im2[11]),
        .Q(sig_xfer_strt_strb_ireg3[11]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_strt_strb_ireg3_reg[12] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_strt_strb_im2[12]),
        .Q(sig_xfer_strt_strb_ireg3[12]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_strt_strb_ireg3_reg[13] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_strt_strb_im2[13]),
        .Q(sig_xfer_strt_strb_ireg3[13]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_strt_strb_ireg3_reg[14] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_strt_strb_im2[14]),
        .Q(sig_xfer_strt_strb_ireg3[14]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_strt_strb_ireg3_reg[15] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_strt_strb_im2[15]),
        .Q(sig_xfer_strt_strb_ireg3[15]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_strt_strb_ireg3_reg[16] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_strt_strb_im2[16]),
        .Q(sig_xfer_strt_strb_ireg3[16]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_strt_strb_ireg3_reg[17] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_strt_strb_im2[17]),
        .Q(sig_xfer_strt_strb_ireg3[17]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_strt_strb_ireg3_reg[18] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_strt_strb_im2[18]),
        .Q(sig_xfer_strt_strb_ireg3[18]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_strt_strb_ireg3_reg[19] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_strt_strb_im2[19]),
        .Q(sig_xfer_strt_strb_ireg3[19]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_strt_strb_ireg3_reg[1] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_strt_strb_im2[1]),
        .Q(sig_xfer_strt_strb_ireg3[1]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_strt_strb_ireg3_reg[20] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_strt_strb_im2[20]),
        .Q(sig_xfer_strt_strb_ireg3[20]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_strt_strb_ireg3_reg[21] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_strt_strb_im2[21]),
        .Q(sig_xfer_strt_strb_ireg3[21]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_strt_strb_ireg3_reg[22] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_strt_strb_im2[22]),
        .Q(sig_xfer_strt_strb_ireg3[22]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_strt_strb_ireg3_reg[23] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_strt_strb_im2[23]),
        .Q(sig_xfer_strt_strb_ireg3[23]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_strt_strb_ireg3_reg[24] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_strt_strb_im2[24]),
        .Q(sig_xfer_strt_strb_ireg3[24]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_strt_strb_ireg3_reg[25] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_strt_strb_im2[25]),
        .Q(sig_xfer_strt_strb_ireg3[25]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_strt_strb_ireg3_reg[26] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_strt_strb_im2[26]),
        .Q(sig_xfer_strt_strb_ireg3[26]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_strt_strb_ireg3_reg[27] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_strt_strb_im2[27]),
        .Q(sig_xfer_strt_strb_ireg3[27]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_strt_strb_ireg3_reg[28] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_strt_strb_im2[28]),
        .Q(sig_xfer_strt_strb_ireg3[28]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_strt_strb_ireg3_reg[29] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_strt_strb_im2[29]),
        .Q(sig_xfer_strt_strb_ireg3[29]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_strt_strb_ireg3_reg[2] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_strt_strb_im2[2]),
        .Q(sig_xfer_strt_strb_ireg3[2]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_strt_strb_ireg3_reg[30] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_strt_strb_im2[30]),
        .Q(sig_xfer_strt_strb_ireg3[30]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_strt_strb_ireg3_reg[31] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_strt_strb_im2[31]),
        .Q(sig_xfer_strt_strb_ireg3[31]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_strt_strb_ireg3_reg[3] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_strt_strb_im2[3]),
        .Q(sig_xfer_strt_strb_ireg3[3]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_strt_strb_ireg3_reg[4] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_strt_strb_im2[4]),
        .Q(sig_xfer_strt_strb_ireg3[4]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_strt_strb_ireg3_reg[5] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_strt_strb_im2[5]),
        .Q(sig_xfer_strt_strb_ireg3[5]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_strt_strb_ireg3_reg[6] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_strt_strb_im2[6]),
        .Q(sig_xfer_strt_strb_ireg3[6]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_strt_strb_ireg3_reg[7] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_strt_strb_im2[7]),
        .Q(sig_xfer_strt_strb_ireg3[7]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_strt_strb_ireg3_reg[8] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_strt_strb_im2[8]),
        .Q(sig_xfer_strt_strb_ireg3[8]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_strt_strb_ireg3_reg[9] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_strt_strb_im2[9]),
        .Q(sig_xfer_strt_strb_ireg3[9]),
        .R(sig_mmap_reset_reg));
endmodule

(* ORIG_REF_NAME = "axi_datamover_pcc" *) 
module axi_cdma_0axi_datamover_pcc__parameterized0
   (sig_mmap_reset_reg,
    sig_sm_ld_calc1_reg,
    E,
    sig_sm_halt_reg,
    sig_sm_pop_input_reg,
    O1,
    sig_calc_error_pushed,
    O2,
    O3,
    O4,
    sig_parent_done,
    p_17_out,
    O5,
    O6,
    Q,
    O7,
    sig_input_reg_empty,
    sig_push_input_reg12_out,
    p_1_out,
    p_12_out,
    Din,
    sig_last_xfer_valid_im1,
    sig_bytes_to_mbaa_im0,
    O8,
    O9,
    O10,
    O11,
    O12,
    O13,
    O14,
    O15,
    O16,
    sig_xfer_reg_empty,
    sig_ld_xfer_reg,
    sig_ld_xfer_reg_tmp,
    SR,
    m_axi_aclk,
    I1,
    I2,
    I3,
    I4,
    I5,
    I6,
    I7,
    I8,
    I9,
    I10,
    I11,
    I12,
    sig_cmd2mstr_cmd_valid,
    I13,
    I14,
    sig_inhibit_rdy_n,
    sig_clr_cmd2data_valid,
    I15,
    sig_inhibit_rdy_n_0);
  output sig_mmap_reset_reg;
  output sig_sm_ld_calc1_reg;
  output [0:0]E;
  output sig_sm_halt_reg;
  output sig_sm_pop_input_reg;
  output O1;
  output sig_calc_error_pushed;
  output O2;
  output O3;
  output O4;
  output sig_parent_done;
  output [0:0]p_17_out;
  output O5;
  output O6;
  output [0:0]Q;
  output O7;
  output sig_input_reg_empty;
  output sig_push_input_reg12_out;
  output p_1_out;
  output p_12_out;
  output [73:0]Din;
  output sig_last_xfer_valid_im1;
  output [3:0]sig_bytes_to_mbaa_im0;
  output [31:0]O8;
  output O9;
  output O10;
  output O11;
  output O12;
  output O13;
  output O14;
  output O15;
  output O16;
  output sig_xfer_reg_empty;
  output sig_ld_xfer_reg;
  output sig_ld_xfer_reg_tmp;
  input [0:0]SR;
  input m_axi_aclk;
  input I1;
  input I2;
  input I3;
  input I4;
  input I5;
  input I6;
  input I7;
  input I8;
  input I9;
  input [0:0]I10;
  input [0:0]I11;
  input [1:0]I12;
  input sig_cmd2mstr_cmd_valid;
  input [54:0]I13;
  input I14;
  input sig_inhibit_rdy_n;
  input sig_clr_cmd2data_valid;
  input I15;
  input sig_inhibit_rdy_n_0;

  wire \<const0> ;
  wire \<const1> ;
  wire [73:0]Din;
  wire [0:0]E;
  wire I1;
  wire [0:0]I10;
  wire [0:0]I11;
  wire [1:0]I12;
  wire [54:0]I13;
  wire I14;
  wire I15;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire [4:1]\I_STRT_STRB_GEN/lsig_end_addr_us__0 ;
  wire [30:1]\I_STRT_STRB_GEN/var_start_vector ;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire O13;
  wire O14;
  wire O15;
  wire O16;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire [31:0]O8;
  wire O9;
  wire [0:0]Q;
  wire [0:0]SR;
  wire m_axi_aclk;
  wire \n_0_FSM_onehot_sig_pcc_sm_state[0]_i_1__0 ;
  wire \n_0_FSM_onehot_sig_pcc_sm_state[1]_i_1__0 ;
  wire \n_0_FSM_onehot_sig_pcc_sm_state[2]_i_1__0 ;
  wire \n_0_FSM_onehot_sig_pcc_sm_state[3]_i_1__0 ;
  wire \n_0_FSM_onehot_sig_pcc_sm_state[4]_i_1__0 ;
  wire \n_0_FSM_onehot_sig_pcc_sm_state[5]_i_1__0 ;
  wire \n_0_FSM_onehot_sig_pcc_sm_state[6]_i_1__0 ;
  wire \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_10__0 ;
  wire \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_11__0 ;
  wire \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_1__0 ;
  wire \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_2__0 ;
  wire \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_5__0 ;
  wire \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_6__0 ;
  wire \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_7__0 ;
  wire \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_8__0 ;
  wire \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_9__0 ;
  wire \n_0_FSM_onehot_sig_pcc_sm_state_reg[0] ;
  wire \n_0_FSM_onehot_sig_pcc_sm_state_reg[1] ;
  wire \n_0_FSM_onehot_sig_pcc_sm_state_reg[2] ;
  wire \n_0_FSM_onehot_sig_pcc_sm_state_reg[3] ;
  wire \n_0_FSM_onehot_sig_pcc_sm_state_reg[4] ;
  wire \n_0_FSM_onehot_sig_pcc_sm_state_reg[5] ;
  wire \n_0_FSM_onehot_sig_pcc_sm_state_reg[6] ;
  wire \n_0_FSM_onehot_sig_pcc_sm_state_reg[7] ;
  wire \n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_2__0 ;
  wire \n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_3__0 ;
  wire \n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_4__0 ;
  wire \n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_5__0 ;
  wire \n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_10__0 ;
  wire \n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0 ;
  wire \n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_2__0 ;
  wire \n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_3__0 ;
  wire \n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_4__0 ;
  wire \n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_5__0 ;
  wire \n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_6__0 ;
  wire \n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_7__0 ;
  wire \n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_8__0 ;
  wire \n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_9__0 ;
  wire \n_0_sig_addr_cntr_im0_msh[0]_i_1__0 ;
  wire \n_0_sig_addr_cntr_im0_msh[0]_i_3__0 ;
  wire \n_0_sig_addr_cntr_im0_msh[0]_i_4__0 ;
  wire \n_0_sig_addr_cntr_im0_msh[0]_i_5__0 ;
  wire \n_0_sig_addr_cntr_im0_msh[0]_i_6__0 ;
  wire \n_0_sig_addr_cntr_im0_msh[0]_i_7__0 ;
  wire \n_0_sig_addr_cntr_im0_msh[12]_i_2__0 ;
  wire \n_0_sig_addr_cntr_im0_msh[12]_i_3__0 ;
  wire \n_0_sig_addr_cntr_im0_msh[12]_i_4__0 ;
  wire \n_0_sig_addr_cntr_im0_msh[12]_i_5__0 ;
  wire \n_0_sig_addr_cntr_im0_msh[4]_i_2__0 ;
  wire \n_0_sig_addr_cntr_im0_msh[4]_i_3__0 ;
  wire \n_0_sig_addr_cntr_im0_msh[4]_i_4__0 ;
  wire \n_0_sig_addr_cntr_im0_msh[4]_i_5__0 ;
  wire \n_0_sig_addr_cntr_im0_msh[8]_i_2__0 ;
  wire \n_0_sig_addr_cntr_im0_msh[8]_i_3__0 ;
  wire \n_0_sig_addr_cntr_im0_msh[8]_i_4__0 ;
  wire \n_0_sig_addr_cntr_im0_msh[8]_i_5__0 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[0]_i_2__0 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[4]_i_1__0 ;
  wire \n_0_sig_addr_cntr_im0_msh_reg[8]_i_1__0 ;
  wire \n_0_sig_addr_cntr_incr_ireg2[0]_i_1__0 ;
  wire \n_0_sig_addr_cntr_incr_ireg2[10]_i_1__0 ;
  wire \n_0_sig_addr_cntr_incr_ireg2[11]_i_1__0 ;
  wire \n_0_sig_addr_cntr_incr_ireg2[12]_i_1__0 ;
  wire \n_0_sig_addr_cntr_incr_ireg2[13]_i_1__0 ;
  wire \n_0_sig_addr_cntr_incr_ireg2[14]_i_1__0 ;
  wire \n_0_sig_addr_cntr_incr_ireg2[15]_i_1__0 ;
  wire \n_0_sig_addr_cntr_incr_ireg2[1]_i_1__0 ;
  wire \n_0_sig_addr_cntr_incr_ireg2[2]_i_1__0 ;
  wire \n_0_sig_addr_cntr_incr_ireg2[3]_i_1__0 ;
  wire \n_0_sig_addr_cntr_incr_ireg2[4]_i_1__0 ;
  wire \n_0_sig_addr_cntr_incr_ireg2[5]_i_1__0 ;
  wire \n_0_sig_addr_cntr_incr_ireg2[6]_i_1__0 ;
  wire \n_0_sig_addr_cntr_incr_ireg2[7]_i_1__0 ;
  wire \n_0_sig_addr_cntr_incr_ireg2[8]_i_1__0 ;
  wire \n_0_sig_addr_cntr_incr_ireg2[9]_i_1__0 ;
  wire \n_0_sig_addr_cntr_lsh_im0[0]_i_1__0 ;
  wire \n_0_sig_addr_cntr_lsh_im0[10]_i_1__0 ;
  wire \n_0_sig_addr_cntr_lsh_im0[11]_i_1__0 ;
  wire \n_0_sig_addr_cntr_lsh_im0[12]_i_1__0 ;
  wire \n_0_sig_addr_cntr_lsh_im0[13]_i_1__0 ;
  wire \n_0_sig_addr_cntr_lsh_im0[14]_i_1__0 ;
  wire \n_0_sig_addr_cntr_lsh_im0[15]_i_1__0 ;
  wire \n_0_sig_addr_cntr_lsh_im0[15]_i_2__0 ;
  wire \n_0_sig_addr_cntr_lsh_im0[1]_i_1__0 ;
  wire \n_0_sig_addr_cntr_lsh_im0[2]_i_1__0 ;
  wire \n_0_sig_addr_cntr_lsh_im0[3]_i_1__0 ;
  wire \n_0_sig_addr_cntr_lsh_im0[4]_i_1__0 ;
  wire \n_0_sig_addr_cntr_lsh_im0[5]_i_1__0 ;
  wire \n_0_sig_addr_cntr_lsh_im0[6]_i_1__0 ;
  wire \n_0_sig_addr_cntr_lsh_im0[7]_i_1__0 ;
  wire \n_0_sig_addr_cntr_lsh_im0[8]_i_1__0 ;
  wire \n_0_sig_addr_cntr_lsh_im0[9]_i_1__0 ;
  wire \n_0_sig_addr_cntr_lsh_im0_reg[12] ;
  wire \n_0_sig_addr_cntr_lsh_im0_reg[13] ;
  wire \n_0_sig_addr_cntr_lsh_im0_reg[14] ;
  wire \n_0_sig_adjusted_addr_incr_ireg2[11]_i_2__0 ;
  wire \n_0_sig_adjusted_addr_incr_ireg2[11]_i_3__0 ;
  wire \n_0_sig_adjusted_addr_incr_ireg2[11]_i_4__0 ;
  wire \n_0_sig_adjusted_addr_incr_ireg2[11]_i_5__0 ;
  wire \n_0_sig_adjusted_addr_incr_ireg2[3]_i_2__0 ;
  wire \n_0_sig_adjusted_addr_incr_ireg2[3]_i_3__0 ;
  wire \n_0_sig_adjusted_addr_incr_ireg2[3]_i_4__0 ;
  wire \n_0_sig_adjusted_addr_incr_ireg2[3]_i_5__0 ;
  wire \n_0_sig_adjusted_addr_incr_ireg2[7]_i_2__0 ;
  wire \n_0_sig_adjusted_addr_incr_ireg2[7]_i_3__0 ;
  wire \n_0_sig_adjusted_addr_incr_ireg2[7]_i_4__0 ;
  wire \n_0_sig_adjusted_addr_incr_ireg2[7]_i_5__0 ;
  wire \n_0_sig_adjusted_addr_incr_ireg2_reg[0] ;
  wire \n_0_sig_adjusted_addr_incr_ireg2_reg[10] ;
  wire \n_0_sig_adjusted_addr_incr_ireg2_reg[11] ;
  wire \n_0_sig_adjusted_addr_incr_ireg2_reg[1] ;
  wire \n_0_sig_adjusted_addr_incr_ireg2_reg[2] ;
  wire \n_0_sig_adjusted_addr_incr_ireg2_reg[3] ;
  wire \n_0_sig_adjusted_addr_incr_ireg2_reg[3]_i_1__0 ;
  wire \n_0_sig_adjusted_addr_incr_ireg2_reg[4] ;
  wire \n_0_sig_adjusted_addr_incr_ireg2_reg[5] ;
  wire \n_0_sig_adjusted_addr_incr_ireg2_reg[6] ;
  wire \n_0_sig_adjusted_addr_incr_ireg2_reg[7] ;
  wire \n_0_sig_adjusted_addr_incr_ireg2_reg[7]_i_1__0 ;
  wire \n_0_sig_adjusted_addr_incr_ireg2_reg[8] ;
  wire \n_0_sig_adjusted_addr_incr_ireg2_reg[9] ;
  wire n_0_sig_brst_cnt_eq_zero_ireg1_i_2__0;
  wire \n_0_sig_btt_cntr_im0[11]_i_3__0 ;
  wire \n_0_sig_btt_cntr_im0[11]_i_4__0 ;
  wire \n_0_sig_btt_cntr_im0[11]_i_5__0 ;
  wire \n_0_sig_btt_cntr_im0[11]_i_6__0 ;
  wire \n_0_sig_btt_cntr_im0[15]_i_3__0 ;
  wire \n_0_sig_btt_cntr_im0[15]_i_4__0 ;
  wire \n_0_sig_btt_cntr_im0[15]_i_5__0 ;
  wire \n_0_sig_btt_cntr_im0[15]_i_6__0 ;
  wire \n_0_sig_btt_cntr_im0[19]_i_3__0 ;
  wire \n_0_sig_btt_cntr_im0[19]_i_4__0 ;
  wire \n_0_sig_btt_cntr_im0[19]_i_5__0 ;
  wire \n_0_sig_btt_cntr_im0[19]_i_6__0 ;
  wire \n_0_sig_btt_cntr_im0[22]_i_1__0 ;
  wire \n_0_sig_btt_cntr_im0[22]_i_4__0 ;
  wire \n_0_sig_btt_cntr_im0[22]_i_5__0 ;
  wire \n_0_sig_btt_cntr_im0[22]_i_6__0 ;
  wire \n_0_sig_btt_cntr_im0[3]_i_3__0 ;
  wire \n_0_sig_btt_cntr_im0[3]_i_4__0 ;
  wire \n_0_sig_btt_cntr_im0[3]_i_5__0 ;
  wire \n_0_sig_btt_cntr_im0[3]_i_6__0 ;
  wire \n_0_sig_btt_cntr_im0[7]_i_3__0 ;
  wire \n_0_sig_btt_cntr_im0[7]_i_4__0 ;
  wire \n_0_sig_btt_cntr_im0[7]_i_5__0 ;
  wire \n_0_sig_btt_cntr_im0[7]_i_6__0 ;
  wire \n_0_sig_btt_cntr_im0_reg[0] ;
  wire \n_0_sig_btt_cntr_im0_reg[10] ;
  wire \n_0_sig_btt_cntr_im0_reg[11] ;
  wire \n_0_sig_btt_cntr_im0_reg[11]_i_2__0 ;
  wire \n_0_sig_btt_cntr_im0_reg[12] ;
  wire \n_0_sig_btt_cntr_im0_reg[13] ;
  wire \n_0_sig_btt_cntr_im0_reg[14] ;
  wire \n_0_sig_btt_cntr_im0_reg[15] ;
  wire \n_0_sig_btt_cntr_im0_reg[15]_i_2__0 ;
  wire \n_0_sig_btt_cntr_im0_reg[16] ;
  wire \n_0_sig_btt_cntr_im0_reg[17] ;
  wire \n_0_sig_btt_cntr_im0_reg[18] ;
  wire \n_0_sig_btt_cntr_im0_reg[19] ;
  wire \n_0_sig_btt_cntr_im0_reg[19]_i_2__0 ;
  wire \n_0_sig_btt_cntr_im0_reg[1] ;
  wire \n_0_sig_btt_cntr_im0_reg[20] ;
  wire \n_0_sig_btt_cntr_im0_reg[21] ;
  wire \n_0_sig_btt_cntr_im0_reg[22] ;
  wire \n_0_sig_btt_cntr_im0_reg[2] ;
  wire \n_0_sig_btt_cntr_im0_reg[3] ;
  wire \n_0_sig_btt_cntr_im0_reg[3]_i_2__0 ;
  wire \n_0_sig_btt_cntr_im0_reg[4] ;
  wire \n_0_sig_btt_cntr_im0_reg[5] ;
  wire \n_0_sig_btt_cntr_im0_reg[6] ;
  wire \n_0_sig_btt_cntr_im0_reg[7] ;
  wire \n_0_sig_btt_cntr_im0_reg[7]_i_2__0 ;
  wire \n_0_sig_btt_cntr_im0_reg[9] ;
  wire n_0_sig_btt_eq_b2mbaa_ireg1_i_6__0;
  wire n_0_sig_btt_eq_b2mbaa_ireg1_i_7__0;
  wire n_0_sig_btt_eq_b2mbaa_ireg1_i_8__0;
  wire n_0_sig_btt_eq_b2mbaa_ireg1_i_9__0;
  wire n_0_sig_btt_eq_b2mbaa_ireg1_reg_i_3__0;
  wire n_0_sig_btt_lt_b2mbaa_ireg1_i_10__0;
  wire n_0_sig_btt_lt_b2mbaa_ireg1_i_11__0;
  wire n_0_sig_btt_lt_b2mbaa_ireg1_i_12__0;
  wire n_0_sig_btt_lt_b2mbaa_ireg1_i_13__0;
  wire n_0_sig_btt_lt_b2mbaa_ireg1_i_14__0;
  wire n_0_sig_btt_lt_b2mbaa_ireg1_i_15__0;
  wire n_0_sig_btt_lt_b2mbaa_ireg1_i_16__0;
  wire n_0_sig_btt_lt_b2mbaa_ireg1_i_17__0;
  wire n_0_sig_btt_lt_b2mbaa_ireg1_i_5__0;
  wire n_0_sig_btt_lt_b2mbaa_ireg1_i_6__0;
  wire n_0_sig_btt_lt_b2mbaa_ireg1_i_8__0;
  wire n_0_sig_btt_lt_b2mbaa_ireg1_i_9__0;
  wire n_0_sig_btt_lt_b2mbaa_ireg1_reg_i_3__0;
  wire \n_0_sig_bytes_to_mbaa_ireg1[11]_i_2__0 ;
  wire \n_0_sig_bytes_to_mbaa_ireg1[11]_i_3__0 ;
  wire \n_0_sig_bytes_to_mbaa_ireg1[11]_i_4__0 ;
  wire \n_0_sig_bytes_to_mbaa_ireg1[11]_i_5__0 ;
  wire \n_0_sig_bytes_to_mbaa_ireg1[3]_i_2__0 ;
  wire \n_0_sig_bytes_to_mbaa_ireg1[3]_i_3__0 ;
  wire \n_0_sig_bytes_to_mbaa_ireg1[3]_i_4__0 ;
  wire \n_0_sig_bytes_to_mbaa_ireg1[3]_i_5__0 ;
  wire \n_0_sig_bytes_to_mbaa_ireg1[3]_i_6__0 ;
  wire \n_0_sig_bytes_to_mbaa_ireg1[7]_i_2__0 ;
  wire \n_0_sig_bytes_to_mbaa_ireg1[7]_i_3__0 ;
  wire \n_0_sig_bytes_to_mbaa_ireg1[7]_i_4__0 ;
  wire \n_0_sig_bytes_to_mbaa_ireg1[7]_i_5__0 ;
  wire \n_0_sig_bytes_to_mbaa_ireg1_reg[11]_i_1__0 ;
  wire \n_0_sig_bytes_to_mbaa_ireg1_reg[3]_i_1__0 ;
  wire \n_0_sig_bytes_to_mbaa_ireg1_reg[7]_i_1__0 ;
  wire n_0_sig_cmd2addr_valid_i_1__0;
  wire n_0_sig_cmd2data_valid_i_1__0;
  wire n_0_sig_cmd2dre_valid_i_1__0;
  wire \n_0_sig_finish_addr_offset_ireg2[2]_i_2__0 ;
  wire \n_0_sig_finish_addr_offset_ireg2[4]_i_2__0 ;
  wire n_0_sig_first_xfer_im0_i_1__0;
  wire n_0_sig_input_reg_empty_i_1__0;
  wire n_0_sig_ld_xfer_reg_i_1__0;
  wire n_0_sig_ld_xfer_reg_tmp_i_1__0;
  wire \n_0_sig_predict_addr_lsh_ireg3[11]_i_2__0 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[11]_i_3__0 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[11]_i_4__0 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[11]_i_5__0 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[15]_i_2__0 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[15]_i_3__0 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[15]_i_4__0 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[15]_i_5__0 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[3]_i_2__0 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[3]_i_3__0 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[3]_i_4__0 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[3]_i_5__0 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[7]_i_2__0 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[7]_i_3__0 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[7]_i_4__0 ;
  wire \n_0_sig_predict_addr_lsh_ireg3[7]_i_5__0 ;
  wire \n_0_sig_predict_addr_lsh_ireg3_reg[11]_i_1__0 ;
  wire \n_0_sig_predict_addr_lsh_ireg3_reg[3]_i_1__0 ;
  wire \n_0_sig_predict_addr_lsh_ireg3_reg[7]_i_1__0 ;
  wire n_0_sig_sm_halt_reg_i_2__0;
  wire \n_0_sig_strbgen_bytes_ireg2[0]_i_1__0 ;
  wire \n_0_sig_strbgen_bytes_ireg2[1]_i_1__0 ;
  wire \n_0_sig_strbgen_bytes_ireg2[2]_i_1__0 ;
  wire \n_0_sig_strbgen_bytes_ireg2[3]_i_1__0 ;
  wire \n_0_sig_strbgen_bytes_ireg2[4]_i_1__0 ;
  wire \n_0_sig_strbgen_bytes_ireg2[5]_i_1__0 ;
  wire \n_0_sig_strbgen_bytes_ireg2[5]_i_3__0 ;
  wire \n_0_sig_strbgen_bytes_ireg2[5]_i_4__0 ;
  wire \n_0_sig_strbgen_bytes_ireg2[5]_i_5__0 ;
  wire \n_0_sig_strbgen_bytes_ireg2_reg[0] ;
  wire \n_0_sig_strbgen_bytes_ireg2_reg[1] ;
  wire \n_0_sig_strbgen_bytes_ireg2_reg[2] ;
  wire \n_0_sig_strbgen_bytes_ireg2_reg[3] ;
  wire \n_0_sig_strbgen_bytes_ireg2_reg[4] ;
  wire \n_0_sig_strbgen_bytes_ireg2_reg[5] ;
  wire \n_0_sig_xfer_end_strb_ireg3[16]_i_1__0 ;
  wire n_0_sig_xfer_reg_empty_i_1__0;
  wire \n_0_sig_xfer_strt_strb_ireg3[10]_i_3__0 ;
  wire \n_0_sig_xfer_strt_strb_ireg3[11]_i_2__0 ;
  wire \n_0_sig_xfer_strt_strb_ireg3[13]_i_3__0 ;
  wire \n_0_sig_xfer_strt_strb_ireg3[14]_i_3__0 ;
  wire \n_0_sig_xfer_strt_strb_ireg3[15]_i_2__0 ;
  wire \n_0_sig_xfer_strt_strb_ireg3[17]_i_3__0 ;
  wire \n_0_sig_xfer_strt_strb_ireg3[18]_i_3__0 ;
  wire \n_0_sig_xfer_strt_strb_ireg3[19]_i_2__0 ;
  wire \n_0_sig_xfer_strt_strb_ireg3[1]_i_3__0 ;
  wire \n_0_sig_xfer_strt_strb_ireg3[21]_i_3__0 ;
  wire \n_0_sig_xfer_strt_strb_ireg3[22]_i_3__0 ;
  wire \n_0_sig_xfer_strt_strb_ireg3[23]_i_2__0 ;
  wire \n_0_sig_xfer_strt_strb_ireg3[25]_i_3__0 ;
  wire \n_0_sig_xfer_strt_strb_ireg3[26]_i_3__0 ;
  wire \n_0_sig_xfer_strt_strb_ireg3[27]_i_2__0 ;
  wire \n_0_sig_xfer_strt_strb_ireg3[28]_i_10__0 ;
  wire \n_0_sig_xfer_strt_strb_ireg3[28]_i_11__0 ;
  wire \n_0_sig_xfer_strt_strb_ireg3[28]_i_12__0 ;
  wire \n_0_sig_xfer_strt_strb_ireg3[28]_i_13__0 ;
  wire \n_0_sig_xfer_strt_strb_ireg3[28]_i_14__0 ;
  wire \n_0_sig_xfer_strt_strb_ireg3[28]_i_15__0 ;
  wire \n_0_sig_xfer_strt_strb_ireg3[28]_i_16__0 ;
  wire \n_0_sig_xfer_strt_strb_ireg3[28]_i_17__0 ;
  wire \n_0_sig_xfer_strt_strb_ireg3[28]_i_6__0 ;
  wire \n_0_sig_xfer_strt_strb_ireg3[28]_i_7__0 ;
  wire \n_0_sig_xfer_strt_strb_ireg3[28]_i_8__0 ;
  wire \n_0_sig_xfer_strt_strb_ireg3[28]_i_9__0 ;
  wire \n_0_sig_xfer_strt_strb_ireg3[29]_i_3__0 ;
  wire \n_0_sig_xfer_strt_strb_ireg3[2]_i_3__0 ;
  wire \n_0_sig_xfer_strt_strb_ireg3[30]_i_3__0 ;
  wire \n_0_sig_xfer_strt_strb_ireg3[31]_i_2__0 ;
  wire \n_0_sig_xfer_strt_strb_ireg3[31]_i_3__0 ;
  wire \n_0_sig_xfer_strt_strb_ireg3[31]_i_4__0 ;
  wire \n_0_sig_xfer_strt_strb_ireg3[31]_i_6__0 ;
  wire \n_0_sig_xfer_strt_strb_ireg3[31]_i_7__0 ;
  wire \n_0_sig_xfer_strt_strb_ireg3[31]_i_8__0 ;
  wire \n_0_sig_xfer_strt_strb_ireg3[31]_i_9__0 ;
  wire \n_0_sig_xfer_strt_strb_ireg3[3]_i_2__0 ;
  wire \n_0_sig_xfer_strt_strb_ireg3[5]_i_3__0 ;
  wire \n_0_sig_xfer_strt_strb_ireg3[6]_i_3__0 ;
  wire \n_0_sig_xfer_strt_strb_ireg3[7]_i_2__0 ;
  wire \n_0_sig_xfer_strt_strb_ireg3[9]_i_3__0 ;
  wire \n_1_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0 ;
  wire \n_1_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0 ;
  wire \n_1_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_2__0 ;
  wire \n_1_sig_addr_cntr_im0_msh_reg[0]_i_2__0 ;
  wire \n_1_sig_addr_cntr_im0_msh_reg[12]_i_1__0 ;
  wire \n_1_sig_addr_cntr_im0_msh_reg[4]_i_1__0 ;
  wire \n_1_sig_addr_cntr_im0_msh_reg[8]_i_1__0 ;
  wire \n_1_sig_adjusted_addr_incr_ireg2_reg[11]_i_1__0 ;
  wire \n_1_sig_adjusted_addr_incr_ireg2_reg[3]_i_1__0 ;
  wire \n_1_sig_adjusted_addr_incr_ireg2_reg[7]_i_1__0 ;
  wire \n_1_sig_btt_cntr_im0_reg[11]_i_2__0 ;
  wire \n_1_sig_btt_cntr_im0_reg[15]_i_2__0 ;
  wire \n_1_sig_btt_cntr_im0_reg[19]_i_2__0 ;
  wire \n_1_sig_btt_cntr_im0_reg[3]_i_2__0 ;
  wire \n_1_sig_btt_cntr_im0_reg[7]_i_2__0 ;
  wire n_1_sig_btt_eq_b2mbaa_ireg1_reg_i_3__0;
  wire n_1_sig_btt_lt_b2mbaa_ireg1_reg_i_3__0;
  wire \n_1_sig_bytes_to_mbaa_ireg1_reg[11]_i_1__0 ;
  wire \n_1_sig_bytes_to_mbaa_ireg1_reg[15]_i_1__0 ;
  wire \n_1_sig_bytes_to_mbaa_ireg1_reg[3]_i_1__0 ;
  wire \n_1_sig_bytes_to_mbaa_ireg1_reg[7]_i_1__0 ;
  wire \n_1_sig_predict_addr_lsh_ireg3_reg[11]_i_1__0 ;
  wire \n_1_sig_predict_addr_lsh_ireg3_reg[15]_i_1__0 ;
  wire \n_1_sig_predict_addr_lsh_ireg3_reg[3]_i_1__0 ;
  wire \n_1_sig_predict_addr_lsh_ireg3_reg[7]_i_1__0 ;
  wire \n_2_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0 ;
  wire \n_2_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0 ;
  wire \n_2_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_2__0 ;
  wire \n_2_sig_addr_cntr_im0_msh_reg[0]_i_2__0 ;
  wire \n_2_sig_addr_cntr_im0_msh_reg[12]_i_1__0 ;
  wire \n_2_sig_addr_cntr_im0_msh_reg[4]_i_1__0 ;
  wire \n_2_sig_addr_cntr_im0_msh_reg[8]_i_1__0 ;
  wire \n_2_sig_adjusted_addr_incr_ireg2_reg[11]_i_1__0 ;
  wire \n_2_sig_adjusted_addr_incr_ireg2_reg[3]_i_1__0 ;
  wire \n_2_sig_adjusted_addr_incr_ireg2_reg[7]_i_1__0 ;
  wire \n_2_sig_btt_cntr_im0_reg[11]_i_2__0 ;
  wire \n_2_sig_btt_cntr_im0_reg[15]_i_2__0 ;
  wire \n_2_sig_btt_cntr_im0_reg[19]_i_2__0 ;
  wire \n_2_sig_btt_cntr_im0_reg[22]_i_3__0 ;
  wire \n_2_sig_btt_cntr_im0_reg[3]_i_2__0 ;
  wire \n_2_sig_btt_cntr_im0_reg[7]_i_2__0 ;
  wire n_2_sig_btt_eq_b2mbaa_ireg1_reg_i_3__0;
  wire n_2_sig_btt_lt_b2mbaa_ireg1_reg_i_2__0;
  wire n_2_sig_btt_lt_b2mbaa_ireg1_reg_i_3__0;
  wire \n_2_sig_bytes_to_mbaa_ireg1_reg[11]_i_1__0 ;
  wire \n_2_sig_bytes_to_mbaa_ireg1_reg[15]_i_1__0 ;
  wire \n_2_sig_bytes_to_mbaa_ireg1_reg[3]_i_1__0 ;
  wire \n_2_sig_bytes_to_mbaa_ireg1_reg[7]_i_1__0 ;
  wire \n_2_sig_predict_addr_lsh_ireg3_reg[11]_i_1__0 ;
  wire \n_2_sig_predict_addr_lsh_ireg3_reg[15]_i_1__0 ;
  wire \n_2_sig_predict_addr_lsh_ireg3_reg[3]_i_1__0 ;
  wire \n_2_sig_predict_addr_lsh_ireg3_reg[7]_i_1__0 ;
  wire \n_3_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0 ;
  wire \n_3_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0 ;
  wire \n_3_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_2__0 ;
  wire \n_3_sig_addr_cntr_im0_msh_reg[0]_i_2__0 ;
  wire \n_3_sig_addr_cntr_im0_msh_reg[12]_i_1__0 ;
  wire \n_3_sig_addr_cntr_im0_msh_reg[4]_i_1__0 ;
  wire \n_3_sig_addr_cntr_im0_msh_reg[8]_i_1__0 ;
  wire \n_3_sig_adjusted_addr_incr_ireg2_reg[11]_i_1__0 ;
  wire \n_3_sig_adjusted_addr_incr_ireg2_reg[3]_i_1__0 ;
  wire \n_3_sig_adjusted_addr_incr_ireg2_reg[7]_i_1__0 ;
  wire \n_3_sig_btt_cntr_im0_reg[11]_i_2__0 ;
  wire \n_3_sig_btt_cntr_im0_reg[15]_i_2__0 ;
  wire \n_3_sig_btt_cntr_im0_reg[19]_i_2__0 ;
  wire \n_3_sig_btt_cntr_im0_reg[22]_i_3__0 ;
  wire \n_3_sig_btt_cntr_im0_reg[3]_i_2__0 ;
  wire \n_3_sig_btt_cntr_im0_reg[7]_i_2__0 ;
  wire n_3_sig_btt_eq_b2mbaa_ireg1_reg_i_2__0;
  wire n_3_sig_btt_eq_b2mbaa_ireg1_reg_i_3__0;
  wire n_3_sig_btt_lt_b2mbaa_ireg1_reg_i_2__0;
  wire n_3_sig_btt_lt_b2mbaa_ireg1_reg_i_3__0;
  wire \n_3_sig_bytes_to_mbaa_ireg1_reg[11]_i_1__0 ;
  wire \n_3_sig_bytes_to_mbaa_ireg1_reg[15]_i_1__0 ;
  wire \n_3_sig_bytes_to_mbaa_ireg1_reg[3]_i_1__0 ;
  wire \n_3_sig_bytes_to_mbaa_ireg1_reg[7]_i_1__0 ;
  wire \n_3_sig_predict_addr_lsh_ireg3_reg[11]_i_1__0 ;
  wire \n_3_sig_predict_addr_lsh_ireg3_reg[15]_i_1__0 ;
  wire \n_3_sig_predict_addr_lsh_ireg3_reg[3]_i_1__0 ;
  wire \n_3_sig_predict_addr_lsh_ireg3_reg[7]_i_1__0 ;
  wire \n_4_sig_addr_cntr_im0_msh_reg[0]_i_2__0 ;
  wire \n_4_sig_addr_cntr_im0_msh_reg[12]_i_1__0 ;
  wire \n_4_sig_addr_cntr_im0_msh_reg[4]_i_1__0 ;
  wire \n_4_sig_addr_cntr_im0_msh_reg[8]_i_1__0 ;
  wire \n_5_sig_addr_cntr_im0_msh_reg[0]_i_2__0 ;
  wire \n_5_sig_addr_cntr_im0_msh_reg[12]_i_1__0 ;
  wire \n_5_sig_addr_cntr_im0_msh_reg[4]_i_1__0 ;
  wire \n_5_sig_addr_cntr_im0_msh_reg[8]_i_1__0 ;
  wire \n_6_sig_addr_cntr_im0_msh_reg[0]_i_2__0 ;
  wire \n_6_sig_addr_cntr_im0_msh_reg[12]_i_1__0 ;
  wire \n_6_sig_addr_cntr_im0_msh_reg[4]_i_1__0 ;
  wire \n_6_sig_addr_cntr_im0_msh_reg[8]_i_1__0 ;
  wire \n_7_sig_addr_cntr_im0_msh_reg[0]_i_2__0 ;
  wire \n_7_sig_addr_cntr_im0_msh_reg[12]_i_1__0 ;
  wire \n_7_sig_addr_cntr_im0_msh_reg[4]_i_1__0 ;
  wire \n_7_sig_addr_cntr_im0_msh_reg[8]_i_1__0 ;
  wire p_12_out;
  wire [0:0]p_17_out;
  wire p_1_in;
  wire [22:0]p_1_in__0;
  wire p_1_out;
  wire [15:0]sig_addr_cntr_im0_msh_reg;
  wire [15:0]sig_addr_cntr_incr_ireg2;
  wire [31:0]sig_addr_cntr_lsh_kh;
  wire sig_addr_incr_ge_bpdb_im1;
  wire [11:0]sig_adjusted_addr_incr_im1;
  wire sig_brst_cnt_eq_zero_im0;
  wire sig_brst_cnt_eq_zero_ireg1;
  wire [22:1]sig_btt_cntr_im00;
  wire sig_btt_eq_b2mbaa_im0;
  wire sig_btt_eq_b2mbaa_im01;
  wire sig_btt_eq_b2mbaa_ireg1;
  wire sig_btt_lt_b2mbaa_im0;
  wire sig_btt_lt_b2mbaa_im01;
  wire sig_btt_lt_b2mbaa_ireg1;
  wire [3:0]sig_bytes_to_mbaa_im0;
  wire [11:0]sig_bytes_to_mbaa_im0_0;
  wire [15:0]sig_bytes_to_mbaa_ireg1;
  wire sig_calc_error_pushed;
  wire sig_clr_cmd2data_valid;
  wire sig_clr_cmd2dre_valid;
  wire sig_cmd2mstr_cmd_valid;
  wire [4:0]sig_finish_addr_offset_im1;
  wire [4:0]sig_finish_addr_offset_ireg2;
  wire sig_first_xfer_im0;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_0;
  wire sig_input_reg_empty;
  wire sig_last_xfer_valid_im1;
  wire sig_ld_xfer_reg;
  wire sig_ld_xfer_reg_tmp;
  wire [11:0]sig_mbaa_addr_cntr_slice_im0;
  wire sig_mmap_reset_reg;
  wire sig_parent_done;
  wire [1:1]sig_pcc_sm_state_ns;
  wire [0:0]sig_pcc_sm_state_ns__0;
  wire [2:0]sig_pcc_sm_state_reg;
  wire sig_pop_xfer_reg0_out;
  wire [15:0]sig_predict_addr_lsh_im2;
  wire [15:15]sig_predict_addr_lsh_ireg3;
  wire [14:0]sig_predict_addr_lsh_ireg3__0;
  wire sig_push_input_reg12_out;
  wire sig_sm_halt_ns;
  wire sig_sm_halt_reg;
  wire sig_sm_ld_calc1_reg;
  wire sig_sm_ld_calc1_reg_ns;
  wire sig_sm_ld_calc2_reg;
  wire sig_sm_ld_calc2_reg_ns;
  wire sig_sm_ld_calc3_reg_ns;
  wire sig_sm_ld_xfer_reg_ns;
  wire sig_sm_pop_input_reg;
  wire sig_sm_pop_input_reg_ns;
  wire [4:0]sig_strbgen_addr_ireg2;
  wire [31:1]sig_xfer_end_strb_im2;
  wire [31:0]sig_xfer_end_strb_ireg3;
  wire sig_xfer_reg_empty;
  wire [31:0]sig_xfer_strt_strb_im2;
  wire [31:0]sig_xfer_strt_strb_ireg3;
  wire [3:3]\NLW_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0_CO_UNCONNECTED ;
  wire [0:0]\NLW_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0_O_UNCONNECTED ;
  wire [3:0]\NLW_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_2__0_O_UNCONNECTED ;
  wire [3:3]\NLW_sig_addr_cntr_im0_msh_reg[12]_i_1__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_sig_adjusted_addr_incr_ireg2_reg[11]_i_1__0_CO_UNCONNECTED ;
  wire [3:2]\NLW_sig_btt_cntr_im0_reg[22]_i_3__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_sig_btt_cntr_im0_reg[22]_i_3__0_O_UNCONNECTED ;
  wire [0:0]\NLW_sig_btt_cntr_im0_reg[3]_i_2__0_O_UNCONNECTED ;
  wire [3:2]NLW_sig_btt_eq_b2mbaa_ireg1_reg_i_2__0_CO_UNCONNECTED;
  wire [3:0]NLW_sig_btt_eq_b2mbaa_ireg1_reg_i_2__0_O_UNCONNECTED;
  wire [3:0]NLW_sig_btt_eq_b2mbaa_ireg1_reg_i_3__0_O_UNCONNECTED;
  wire [3:3]NLW_sig_btt_lt_b2mbaa_ireg1_reg_i_2__0_CO_UNCONNECTED;
  wire [3:0]NLW_sig_btt_lt_b2mbaa_ireg1_reg_i_2__0_O_UNCONNECTED;
  wire [3:0]NLW_sig_btt_lt_b2mbaa_ireg1_reg_i_3__0_O_UNCONNECTED;
  wire [3:3]\NLW_sig_bytes_to_mbaa_ireg1_reg[15]_i_1__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_CO_UNCONNECTED ;

LUT6 #(
    .INIT(64'h000000000000FEFF)) 
     \FSM_onehot_sig_pcc_sm_state[0]_i_1__0 
       (.I0(\n_0_FSM_onehot_sig_pcc_sm_state_reg[0] ),
        .I1(\n_0_FSM_onehot_sig_pcc_sm_state_reg[2] ),
        .I2(\n_0_FSM_onehot_sig_pcc_sm_state_reg[1] ),
        .I3(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_2__0 ),
        .I4(sig_pcc_sm_state_ns),
        .I5(sig_pcc_sm_state_ns__0),
        .O(\n_0_FSM_onehot_sig_pcc_sm_state[0]_i_1__0 ));
LUT6 #(
    .INIT(64'h0000FEFF00000000)) 
     \FSM_onehot_sig_pcc_sm_state[1]_i_1__0 
       (.I0(\n_0_FSM_onehot_sig_pcc_sm_state_reg[0] ),
        .I1(\n_0_FSM_onehot_sig_pcc_sm_state_reg[2] ),
        .I2(\n_0_FSM_onehot_sig_pcc_sm_state_reg[1] ),
        .I3(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_2__0 ),
        .I4(sig_pcc_sm_state_ns),
        .I5(sig_pcc_sm_state_ns__0),
        .O(\n_0_FSM_onehot_sig_pcc_sm_state[1]_i_1__0 ));
LUT6 #(
    .INIT(64'h00000000FEFF0000)) 
     \FSM_onehot_sig_pcc_sm_state[2]_i_1__0 
       (.I0(\n_0_FSM_onehot_sig_pcc_sm_state_reg[0] ),
        .I1(\n_0_FSM_onehot_sig_pcc_sm_state_reg[2] ),
        .I2(\n_0_FSM_onehot_sig_pcc_sm_state_reg[1] ),
        .I3(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_2__0 ),
        .I4(sig_pcc_sm_state_ns),
        .I5(sig_pcc_sm_state_ns__0),
        .O(\n_0_FSM_onehot_sig_pcc_sm_state[2]_i_1__0 ));
LUT6 #(
    .INIT(64'hFEFF000000000000)) 
     \FSM_onehot_sig_pcc_sm_state[3]_i_1__0 
       (.I0(\n_0_FSM_onehot_sig_pcc_sm_state_reg[0] ),
        .I1(\n_0_FSM_onehot_sig_pcc_sm_state_reg[2] ),
        .I2(\n_0_FSM_onehot_sig_pcc_sm_state_reg[1] ),
        .I3(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_2__0 ),
        .I4(sig_pcc_sm_state_ns),
        .I5(sig_pcc_sm_state_ns__0),
        .O(\n_0_FSM_onehot_sig_pcc_sm_state[3]_i_1__0 ));
LUT6 #(
    .INIT(64'h0000000000000100)) 
     \FSM_onehot_sig_pcc_sm_state[4]_i_1__0 
       (.I0(\n_0_FSM_onehot_sig_pcc_sm_state_reg[0] ),
        .I1(\n_0_FSM_onehot_sig_pcc_sm_state_reg[2] ),
        .I2(\n_0_FSM_onehot_sig_pcc_sm_state_reg[1] ),
        .I3(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_2__0 ),
        .I4(sig_pcc_sm_state_ns),
        .I5(sig_pcc_sm_state_ns__0),
        .O(\n_0_FSM_onehot_sig_pcc_sm_state[4]_i_1__0 ));
LUT6 #(
    .INIT(64'h0000010000000000)) 
     \FSM_onehot_sig_pcc_sm_state[5]_i_1__0 
       (.I0(\n_0_FSM_onehot_sig_pcc_sm_state_reg[0] ),
        .I1(\n_0_FSM_onehot_sig_pcc_sm_state_reg[2] ),
        .I2(\n_0_FSM_onehot_sig_pcc_sm_state_reg[1] ),
        .I3(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_2__0 ),
        .I4(sig_pcc_sm_state_ns),
        .I5(sig_pcc_sm_state_ns__0),
        .O(\n_0_FSM_onehot_sig_pcc_sm_state[5]_i_1__0 ));
LUT6 #(
    .INIT(64'h0000000001000000)) 
     \FSM_onehot_sig_pcc_sm_state[6]_i_1__0 
       (.I0(\n_0_FSM_onehot_sig_pcc_sm_state_reg[0] ),
        .I1(\n_0_FSM_onehot_sig_pcc_sm_state_reg[2] ),
        .I2(\n_0_FSM_onehot_sig_pcc_sm_state_reg[1] ),
        .I3(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_2__0 ),
        .I4(sig_pcc_sm_state_ns),
        .I5(sig_pcc_sm_state_ns__0),
        .O(\n_0_FSM_onehot_sig_pcc_sm_state[6]_i_1__0 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFF00FE00)) 
     \FSM_onehot_sig_pcc_sm_state[7]_i_10__0 
       (.I0(n_0_sig_sm_halt_reg_i_2__0),
        .I1(\n_0_FSM_onehot_sig_pcc_sm_state_reg[2] ),
        .I2(\n_0_FSM_onehot_sig_pcc_sm_state_reg[1] ),
        .I3(\n_0_FSM_onehot_sig_pcc_sm_state_reg[0] ),
        .I4(\n_0_FSM_onehot_sig_pcc_sm_state_reg[4] ),
        .I5(\n_0_FSM_onehot_sig_pcc_sm_state_reg[3] ),
        .O(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_10__0 ));
LUT6 #(
    .INIT(64'h0000000600000002)) 
     \FSM_onehot_sig_pcc_sm_state[7]_i_11__0 
       (.I0(\n_0_FSM_onehot_sig_pcc_sm_state_reg[2] ),
        .I1(\n_0_FSM_onehot_sig_pcc_sm_state_reg[1] ),
        .I2(\n_0_FSM_onehot_sig_pcc_sm_state_reg[5] ),
        .I3(\n_0_FSM_onehot_sig_pcc_sm_state_reg[6] ),
        .I4(\n_0_FSM_onehot_sig_pcc_sm_state_reg[7] ),
        .I5(sig_push_input_reg12_out),
        .O(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_11__0 ));
LUT6 #(
    .INIT(64'h0100000000000000)) 
     \FSM_onehot_sig_pcc_sm_state[7]_i_1__0 
       (.I0(\n_0_FSM_onehot_sig_pcc_sm_state_reg[0] ),
        .I1(\n_0_FSM_onehot_sig_pcc_sm_state_reg[2] ),
        .I2(\n_0_FSM_onehot_sig_pcc_sm_state_reg[1] ),
        .I3(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_2__0 ),
        .I4(sig_pcc_sm_state_ns),
        .I5(sig_pcc_sm_state_ns__0),
        .O(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_1__0 ));
LUT6 #(
    .INIT(64'h000000030003032C)) 
     \FSM_onehot_sig_pcc_sm_state[7]_i_2__0 
       (.I0(sig_calc_error_pushed),
        .I1(\n_0_FSM_onehot_sig_pcc_sm_state_reg[7] ),
        .I2(\n_0_FSM_onehot_sig_pcc_sm_state_reg[6] ),
        .I3(\n_0_FSM_onehot_sig_pcc_sm_state_reg[5] ),
        .I4(\n_0_FSM_onehot_sig_pcc_sm_state_reg[4] ),
        .I5(\n_0_FSM_onehot_sig_pcc_sm_state_reg[3] ),
        .O(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_2__0 ));
LUT6 #(
    .INIT(64'hAAAAAAAA02000000)) 
     \FSM_onehot_sig_pcc_sm_state[7]_i_3__0 
       (.I0(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_5__0 ),
        .I1(\n_0_FSM_onehot_sig_pcc_sm_state_reg[6] ),
        .I2(\n_0_FSM_onehot_sig_pcc_sm_state_reg[7] ),
        .I3(\n_0_FSM_onehot_sig_pcc_sm_state_reg[5] ),
        .I4(sig_pop_xfer_reg0_out),
        .I5(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_6__0 ),
        .O(sig_pcc_sm_state_ns));
LUT6 #(
    .INIT(64'h00000000FFFF050C)) 
     \FSM_onehot_sig_pcc_sm_state[7]_i_4__0 
       (.I0(n_0_sig_sm_halt_reg_i_2__0),
        .I1(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_7__0 ),
        .I2(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_8__0 ),
        .I3(\n_0_FSM_onehot_sig_pcc_sm_state_reg[4] ),
        .I4(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_9__0 ),
        .I5(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_10__0 ),
        .O(sig_pcc_sm_state_ns__0));
LUT6 #(
    .INIT(64'h0003000300000001)) 
     \FSM_onehot_sig_pcc_sm_state[7]_i_5__0 
       (.I0(\n_0_FSM_onehot_sig_pcc_sm_state_reg[2] ),
        .I1(\n_0_FSM_onehot_sig_pcc_sm_state_reg[3] ),
        .I2(\n_0_FSM_onehot_sig_pcc_sm_state_reg[4] ),
        .I3(\n_0_FSM_onehot_sig_pcc_sm_state_reg[0] ),
        .I4(\n_0_FSM_onehot_sig_pcc_sm_state_reg[1] ),
        .I5(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_11__0 ),
        .O(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_5__0 ));
LUT6 #(
    .INIT(64'hFFFFFFFF05500150)) 
     \FSM_onehot_sig_pcc_sm_state[7]_i_6__0 
       (.I0(\n_0_FSM_onehot_sig_pcc_sm_state_reg[5] ),
        .I1(sig_parent_done),
        .I2(\n_0_FSM_onehot_sig_pcc_sm_state_reg[7] ),
        .I3(\n_0_FSM_onehot_sig_pcc_sm_state_reg[6] ),
        .I4(sig_calc_error_pushed),
        .I5(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_11__0 ),
        .O(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_6__0 ));
LUT6 #(
    .INIT(64'h0033334400303344)) 
     \FSM_onehot_sig_pcc_sm_state[7]_i_7__0 
       (.I0(sig_pop_xfer_reg0_out),
        .I1(\n_0_FSM_onehot_sig_pcc_sm_state_reg[5] ),
        .I2(sig_parent_done),
        .I3(\n_0_FSM_onehot_sig_pcc_sm_state_reg[7] ),
        .I4(\n_0_FSM_onehot_sig_pcc_sm_state_reg[6] ),
        .I5(sig_calc_error_pushed),
        .O(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_7__0 ));
(* SOFT_HLUTNM = "soft_lutpair225" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \FSM_onehot_sig_pcc_sm_state[7]_i_8__0 
       (.I0(\n_0_FSM_onehot_sig_pcc_sm_state_reg[2] ),
        .I1(\n_0_FSM_onehot_sig_pcc_sm_state_reg[1] ),
        .O(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_8__0 ));
LUT6 #(
    .INIT(64'h00000000000E003E)) 
     \FSM_onehot_sig_pcc_sm_state[7]_i_9__0 
       (.I0(\n_0_FSM_onehot_sig_pcc_sm_state_reg[0] ),
        .I1(\n_0_FSM_onehot_sig_pcc_sm_state_reg[2] ),
        .I2(\n_0_FSM_onehot_sig_pcc_sm_state_reg[1] ),
        .I3(\n_0_FSM_onehot_sig_pcc_sm_state_reg[4] ),
        .I4(sig_push_input_reg12_out),
        .I5(n_0_sig_sm_halt_reg_i_2__0),
        .O(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_9__0 ));
FDSE #(
    .INIT(1'b1)) 
     \FSM_onehot_sig_pcc_sm_state_reg[0] 
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_sig_pcc_sm_state[0]_i_1__0 ),
        .Q(\n_0_FSM_onehot_sig_pcc_sm_state_reg[0] ),
        .S(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_sig_pcc_sm_state_reg[1] 
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_sig_pcc_sm_state[1]_i_1__0 ),
        .Q(\n_0_FSM_onehot_sig_pcc_sm_state_reg[1] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_sig_pcc_sm_state_reg[2] 
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_sig_pcc_sm_state[2]_i_1__0 ),
        .Q(\n_0_FSM_onehot_sig_pcc_sm_state_reg[2] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_sig_pcc_sm_state_reg[3] 
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_sig_pcc_sm_state[3]_i_1__0 ),
        .Q(\n_0_FSM_onehot_sig_pcc_sm_state_reg[3] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_sig_pcc_sm_state_reg[4] 
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_sig_pcc_sm_state[4]_i_1__0 ),
        .Q(\n_0_FSM_onehot_sig_pcc_sm_state_reg[4] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_sig_pcc_sm_state_reg[5] 
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_sig_pcc_sm_state[5]_i_1__0 ),
        .Q(\n_0_FSM_onehot_sig_pcc_sm_state_reg[5] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_sig_pcc_sm_state_reg[6] 
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_sig_pcc_sm_state[6]_i_1__0 ),
        .Q(\n_0_FSM_onehot_sig_pcc_sm_state_reg[6] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_sig_pcc_sm_state_reg[7] 
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_sig_pcc_sm_state[7]_i_1__0 ),
        .Q(\n_0_FSM_onehot_sig_pcc_sm_state_reg[7] ),
        .R(sig_mmap_reset_reg));
GND GND
       (.G(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair176" *) 
   LUT5 #(
    .INIT(32'hFF8F7707)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[10].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0 
       (.I0(O5),
        .I1(sig_first_xfer_im0),
        .I2(sig_last_xfer_valid_im1),
        .I3(sig_xfer_end_strb_ireg3[26]),
        .I4(sig_xfer_strt_strb_ireg3[26]),
        .O(Din[65]));
(* SOFT_HLUTNM = "soft_lutpair175" *) 
   LUT5 #(
    .INIT(32'hFF8F7707)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[11].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0 
       (.I0(O5),
        .I1(sig_first_xfer_im0),
        .I2(sig_last_xfer_valid_im1),
        .I3(sig_xfer_end_strb_ireg3[25]),
        .I4(sig_xfer_strt_strb_ireg3[25]),
        .O(Din[64]));
(* SOFT_HLUTNM = "soft_lutpair174" *) 
   LUT5 #(
    .INIT(32'hFF8F7707)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[12].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0 
       (.I0(O5),
        .I1(sig_first_xfer_im0),
        .I2(sig_last_xfer_valid_im1),
        .I3(sig_xfer_end_strb_ireg3[24]),
        .I4(sig_xfer_strt_strb_ireg3[24]),
        .O(Din[63]));
(* SOFT_HLUTNM = "soft_lutpair173" *) 
   LUT5 #(
    .INIT(32'hFF8F7707)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[13].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0 
       (.I0(O5),
        .I1(sig_first_xfer_im0),
        .I2(sig_last_xfer_valid_im1),
        .I3(sig_xfer_end_strb_ireg3[23]),
        .I4(sig_xfer_strt_strb_ireg3[23]),
        .O(Din[62]));
(* SOFT_HLUTNM = "soft_lutpair172" *) 
   LUT5 #(
    .INIT(32'hFF8F7707)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[14].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0 
       (.I0(O5),
        .I1(sig_first_xfer_im0),
        .I2(sig_last_xfer_valid_im1),
        .I3(sig_xfer_end_strb_ireg3[22]),
        .I4(sig_xfer_strt_strb_ireg3[22]),
        .O(Din[61]));
(* SOFT_HLUTNM = "soft_lutpair171" *) 
   LUT5 #(
    .INIT(32'hFF8F7707)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[15].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0 
       (.I0(O5),
        .I1(sig_first_xfer_im0),
        .I2(sig_last_xfer_valid_im1),
        .I3(sig_xfer_end_strb_ireg3[21]),
        .I4(sig_xfer_strt_strb_ireg3[21]),
        .O(Din[60]));
CARRY4 \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0 
       (.CI(\n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0 ),
        .CO({\NLW_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0_CO_UNCONNECTED [3],\n_1_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0 ,\n_2_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0 ,\n_3_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\n_0_sig_adjusted_addr_incr_ireg2_reg[10] ,\n_0_sig_adjusted_addr_incr_ireg2_reg[9] ,\n_0_sig_adjusted_addr_incr_ireg2_reg[8] }),
        .O(Din[6:3]),
        .S({\n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_2__0 ,\n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_3__0 ,\n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_4__0 ,\n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_5__0 }));
(* SOFT_HLUTNM = "soft_lutpair170" *) 
   LUT5 #(
    .INIT(32'hFF8F7707)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__2 
       (.I0(O5),
        .I1(sig_first_xfer_im0),
        .I2(sig_last_xfer_valid_im1),
        .I3(sig_xfer_end_strb_ireg3[20]),
        .I4(sig_xfer_strt_strb_ireg3[20]),
        .O(Din[59]));
LUT1 #(
    .INIT(2'h1)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_2__0 
       (.I0(\n_0_sig_adjusted_addr_incr_ireg2_reg[11] ),
        .O(\n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_2__0 ));
LUT1 #(
    .INIT(2'h1)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_3__0 
       (.I0(\n_0_sig_adjusted_addr_incr_ireg2_reg[10] ),
        .O(\n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_3__0 ));
LUT1 #(
    .INIT(2'h1)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_4__0 
       (.I0(\n_0_sig_adjusted_addr_incr_ireg2_reg[9] ),
        .O(\n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_4__0 ));
LUT1 #(
    .INIT(2'h1)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_5__0 
       (.I0(\n_0_sig_adjusted_addr_incr_ireg2_reg[8] ),
        .O(\n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_5__0 ));
(* SOFT_HLUTNM = "soft_lutpair169" *) 
   LUT5 #(
    .INIT(32'hFF8F7707)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[17].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0 
       (.I0(O5),
        .I1(sig_first_xfer_im0),
        .I2(sig_last_xfer_valid_im1),
        .I3(sig_xfer_end_strb_ireg3[19]),
        .I4(sig_xfer_strt_strb_ireg3[19]),
        .O(Din[58]));
(* SOFT_HLUTNM = "soft_lutpair168" *) 
   LUT5 #(
    .INIT(32'hFF8F7707)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[18].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0 
       (.I0(O5),
        .I1(sig_first_xfer_im0),
        .I2(sig_last_xfer_valid_im1),
        .I3(sig_xfer_end_strb_ireg3[18]),
        .I4(sig_xfer_strt_strb_ireg3[18]),
        .O(Din[57]));
(* SOFT_HLUTNM = "soft_lutpair167" *) 
   LUT5 #(
    .INIT(32'hFF8F7707)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[19].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0 
       (.I0(O5),
        .I1(sig_first_xfer_im0),
        .I2(sig_last_xfer_valid_im1),
        .I3(sig_xfer_end_strb_ireg3[17]),
        .I4(sig_xfer_strt_strb_ireg3[17]),
        .O(Din[56]));
(* SOFT_HLUTNM = "soft_lutpair248" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[1].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(sig_last_xfer_valid_im1),
        .I1(O1),
        .O(Din[73]));
LUT6 #(
    .INIT(64'h88888888FFF00000)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[1].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_2 
       (.I0(O3),
        .I1(O4),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(sig_btt_eq_b2mbaa_ireg1),
        .I4(sig_brst_cnt_eq_zero_ireg1),
        .I5(O2),
        .O(sig_last_xfer_valid_im1));
LUT1 #(
    .INIT(2'h1)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_10__0 
       (.I0(\n_0_sig_adjusted_addr_incr_ireg2_reg[0] ),
        .O(\n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_10__0 ));
CARRY4 \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0 
       (.CI(\n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_2__0 ),
        .CO({\n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0 ,\n_1_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0 ,\n_2_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0 ,\n_3_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0 }),
        .CYINIT(\<const0> ),
        .DI({\n_0_sig_adjusted_addr_incr_ireg2_reg[7] ,\n_0_sig_adjusted_addr_incr_ireg2_reg[6] ,\n_0_sig_adjusted_addr_incr_ireg2_reg[5] ,\n_0_sig_adjusted_addr_incr_ireg2_reg[4] }),
        .O({Din[2:0],\NLW_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0_O_UNCONNECTED [0]}),
        .S({\n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_3__0 ,\n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_4__0 ,\n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_5__0 ,\n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_6__0 }));
(* SOFT_HLUTNM = "soft_lutpair166" *) 
   LUT5 #(
    .INIT(32'hFF8F7707)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__2 
       (.I0(O5),
        .I1(sig_first_xfer_im0),
        .I2(sig_last_xfer_valid_im1),
        .I3(sig_xfer_end_strb_ireg3[16]),
        .I4(sig_xfer_strt_strb_ireg3[16]),
        .O(Din[55]));
CARRY4 \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_2__0 
       (.CI(\<const0> ),
        .CO({\n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_2__0 ,\n_1_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_2__0 ,\n_2_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_2__0 ,\n_3_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_2__0 }),
        .CYINIT(\<const0> ),
        .DI({\n_0_sig_adjusted_addr_incr_ireg2_reg[3] ,\n_0_sig_adjusted_addr_incr_ireg2_reg[2] ,\n_0_sig_adjusted_addr_incr_ireg2_reg[1] ,\n_0_sig_adjusted_addr_incr_ireg2_reg[0] }),
        .O(\NLW_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_2__0_O_UNCONNECTED [3:0]),
        .S({\n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_7__0 ,\n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_8__0 ,\n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_9__0 ,\n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_10__0 }));
LUT1 #(
    .INIT(2'h1)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_3__0 
       (.I0(\n_0_sig_adjusted_addr_incr_ireg2_reg[7] ),
        .O(\n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_3__0 ));
LUT1 #(
    .INIT(2'h1)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_4__0 
       (.I0(\n_0_sig_adjusted_addr_incr_ireg2_reg[6] ),
        .O(\n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_4__0 ));
LUT1 #(
    .INIT(2'h1)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_5__0 
       (.I0(\n_0_sig_adjusted_addr_incr_ireg2_reg[5] ),
        .O(\n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_5__0 ));
LUT1 #(
    .INIT(2'h1)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_6__0 
       (.I0(\n_0_sig_adjusted_addr_incr_ireg2_reg[4] ),
        .O(\n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_6__0 ));
LUT1 #(
    .INIT(2'h1)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_7__0 
       (.I0(\n_0_sig_adjusted_addr_incr_ireg2_reg[3] ),
        .O(\n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_7__0 ));
LUT1 #(
    .INIT(2'h1)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_8__0 
       (.I0(\n_0_sig_adjusted_addr_incr_ireg2_reg[2] ),
        .O(\n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_8__0 ));
LUT1 #(
    .INIT(2'h1)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_9__0 
       (.I0(\n_0_sig_adjusted_addr_incr_ireg2_reg[1] ),
        .O(\n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_9__0 ));
(* SOFT_HLUTNM = "soft_lutpair165" *) 
   LUT5 #(
    .INIT(32'hFF8F7707)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[21].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0 
       (.I0(O5),
        .I1(sig_first_xfer_im0),
        .I2(sig_last_xfer_valid_im1),
        .I3(sig_xfer_end_strb_ireg3[15]),
        .I4(sig_xfer_strt_strb_ireg3[15]),
        .O(Din[54]));
(* SOFT_HLUTNM = "soft_lutpair164" *) 
   LUT5 #(
    .INIT(32'hFF8F7707)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[22].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0 
       (.I0(O5),
        .I1(sig_first_xfer_im0),
        .I2(sig_last_xfer_valid_im1),
        .I3(sig_xfer_end_strb_ireg3[14]),
        .I4(sig_xfer_strt_strb_ireg3[14]),
        .O(Din[53]));
(* SOFT_HLUTNM = "soft_lutpair232" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[23].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[15]),
        .I1(p_17_out),
        .I2(sig_addr_cntr_lsh_kh[31]),
        .O(O8[31]));
(* SOFT_HLUTNM = "soft_lutpair163" *) 
   LUT5 #(
    .INIT(32'hFF8F7707)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[23].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__2 
       (.I0(O5),
        .I1(sig_first_xfer_im0),
        .I2(sig_last_xfer_valid_im1),
        .I3(sig_xfer_end_strb_ireg3[13]),
        .I4(sig_xfer_strt_strb_ireg3[13]),
        .O(Din[52]));
(* SOFT_HLUTNM = "soft_lutpair233" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[24].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[14]),
        .I1(p_17_out),
        .I2(sig_addr_cntr_lsh_kh[30]),
        .O(O8[30]));
(* SOFT_HLUTNM = "soft_lutpair162" *) 
   LUT5 #(
    .INIT(32'hFF8F7707)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[24].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__2 
       (.I0(O5),
        .I1(sig_first_xfer_im0),
        .I2(sig_last_xfer_valid_im1),
        .I3(sig_xfer_end_strb_ireg3[12]),
        .I4(sig_xfer_strt_strb_ireg3[12]),
        .O(Din[51]));
(* SOFT_HLUTNM = "soft_lutpair234" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[25].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[13]),
        .I1(p_17_out),
        .I2(sig_addr_cntr_lsh_kh[29]),
        .O(O8[29]));
(* SOFT_HLUTNM = "soft_lutpair161" *) 
   LUT5 #(
    .INIT(32'hFF8F7707)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[25].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__2 
       (.I0(O5),
        .I1(sig_first_xfer_im0),
        .I2(sig_last_xfer_valid_im1),
        .I3(sig_xfer_end_strb_ireg3[11]),
        .I4(sig_xfer_strt_strb_ireg3[11]),
        .O(Din[50]));
(* SOFT_HLUTNM = "soft_lutpair235" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[26].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[12]),
        .I1(p_17_out),
        .I2(sig_addr_cntr_lsh_kh[28]),
        .O(O8[28]));
(* SOFT_HLUTNM = "soft_lutpair160" *) 
   LUT5 #(
    .INIT(32'hFF8F7707)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[26].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__2 
       (.I0(O5),
        .I1(sig_first_xfer_im0),
        .I2(sig_last_xfer_valid_im1),
        .I3(sig_xfer_end_strb_ireg3[10]),
        .I4(sig_xfer_strt_strb_ireg3[10]),
        .O(Din[49]));
(* SOFT_HLUTNM = "soft_lutpair235" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[27].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[11]),
        .I1(p_17_out),
        .I2(sig_addr_cntr_lsh_kh[27]),
        .O(O8[27]));
(* SOFT_HLUTNM = "soft_lutpair159" *) 
   LUT5 #(
    .INIT(32'hFF8F7707)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[27].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__2 
       (.I0(O5),
        .I1(sig_first_xfer_im0),
        .I2(sig_last_xfer_valid_im1),
        .I3(sig_xfer_end_strb_ireg3[9]),
        .I4(sig_xfer_strt_strb_ireg3[9]),
        .O(Din[48]));
(* SOFT_HLUTNM = "soft_lutpair236" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[28].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[10]),
        .I1(p_17_out),
        .I2(sig_addr_cntr_lsh_kh[26]),
        .O(O8[26]));
(* SOFT_HLUTNM = "soft_lutpair158" *) 
   LUT5 #(
    .INIT(32'hFF8F7707)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[28].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__2 
       (.I0(O5),
        .I1(sig_first_xfer_im0),
        .I2(sig_last_xfer_valid_im1),
        .I3(sig_xfer_end_strb_ireg3[8]),
        .I4(sig_xfer_strt_strb_ireg3[8]),
        .O(Din[47]));
(* SOFT_HLUTNM = "soft_lutpair233" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[29].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[9]),
        .I1(p_17_out),
        .I2(sig_addr_cntr_lsh_kh[25]),
        .O(O8[25]));
(* SOFT_HLUTNM = "soft_lutpair157" *) 
   LUT5 #(
    .INIT(32'hFF8F7707)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[29].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__2 
       (.I0(O5),
        .I1(sig_first_xfer_im0),
        .I2(sig_last_xfer_valid_im1),
        .I3(sig_xfer_end_strb_ireg3[7]),
        .I4(sig_xfer_strt_strb_ireg3[7]),
        .O(Din[46]));
LUT6 #(
    .INIT(64'h1115BBBFBBBFBBBF)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[2].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(O2),
        .I1(sig_brst_cnt_eq_zero_ireg1),
        .I2(sig_btt_eq_b2mbaa_ireg1),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .I4(O4),
        .I5(O3),
        .O(Din[72]));
(* SOFT_HLUTNM = "soft_lutpair234" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[30].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[8]),
        .I1(p_17_out),
        .I2(sig_addr_cntr_lsh_kh[24]),
        .O(O8[24]));
(* SOFT_HLUTNM = "soft_lutpair156" *) 
   LUT5 #(
    .INIT(32'hFF8F7707)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[30].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__2 
       (.I0(O5),
        .I1(sig_first_xfer_im0),
        .I2(sig_last_xfer_valid_im1),
        .I3(sig_xfer_end_strb_ireg3[6]),
        .I4(sig_xfer_strt_strb_ireg3[6]),
        .O(Din[45]));
(* SOFT_HLUTNM = "soft_lutpair232" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[31].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[7]),
        .I1(p_17_out),
        .I2(sig_addr_cntr_lsh_kh[23]),
        .O(O8[23]));
(* SOFT_HLUTNM = "soft_lutpair155" *) 
   LUT5 #(
    .INIT(32'hFF8F7707)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[31].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__2 
       (.I0(O5),
        .I1(sig_first_xfer_im0),
        .I2(sig_last_xfer_valid_im1),
        .I3(sig_xfer_end_strb_ireg3[5]),
        .I4(sig_xfer_strt_strb_ireg3[5]),
        .O(Din[44]));
(* SOFT_HLUTNM = "soft_lutpair236" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[32].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[6]),
        .I1(p_17_out),
        .I2(sig_addr_cntr_lsh_kh[22]),
        .O(O8[22]));
(* SOFT_HLUTNM = "soft_lutpair154" *) 
   LUT5 #(
    .INIT(32'hFF8F7707)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[32].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__2 
       (.I0(O5),
        .I1(sig_first_xfer_im0),
        .I2(sig_last_xfer_valid_im1),
        .I3(sig_xfer_end_strb_ireg3[4]),
        .I4(sig_xfer_strt_strb_ireg3[4]),
        .O(Din[43]));
(* SOFT_HLUTNM = "soft_lutpair237" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[33].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[5]),
        .I1(p_17_out),
        .I2(sig_addr_cntr_lsh_kh[21]),
        .O(O8[21]));
(* SOFT_HLUTNM = "soft_lutpair153" *) 
   LUT5 #(
    .INIT(32'hFF8F7707)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[33].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__2 
       (.I0(O5),
        .I1(sig_first_xfer_im0),
        .I2(sig_last_xfer_valid_im1),
        .I3(sig_xfer_end_strb_ireg3[3]),
        .I4(sig_xfer_strt_strb_ireg3[3]),
        .O(Din[42]));
(* SOFT_HLUTNM = "soft_lutpair238" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[34].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[4]),
        .I1(p_17_out),
        .I2(sig_addr_cntr_lsh_kh[20]),
        .O(O8[20]));
(* SOFT_HLUTNM = "soft_lutpair152" *) 
   LUT5 #(
    .INIT(32'hFF8F7707)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[34].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__2 
       (.I0(O5),
        .I1(sig_first_xfer_im0),
        .I2(sig_last_xfer_valid_im1),
        .I3(sig_xfer_end_strb_ireg3[2]),
        .I4(sig_xfer_strt_strb_ireg3[2]),
        .O(Din[41]));
(* SOFT_HLUTNM = "soft_lutpair239" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[35].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[3]),
        .I1(p_17_out),
        .I2(sig_addr_cntr_lsh_kh[19]),
        .O(O8[19]));
(* SOFT_HLUTNM = "soft_lutpair151" *) 
   LUT5 #(
    .INIT(32'hFF8F7707)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[35].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__2 
       (.I0(O5),
        .I1(sig_first_xfer_im0),
        .I2(sig_last_xfer_valid_im1),
        .I3(sig_xfer_end_strb_ireg3[1]),
        .I4(sig_xfer_strt_strb_ireg3[1]),
        .O(Din[40]));
(* SOFT_HLUTNM = "soft_lutpair238" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[36].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[2]),
        .I1(p_17_out),
        .I2(sig_addr_cntr_lsh_kh[18]),
        .O(O8[18]));
(* SOFT_HLUTNM = "soft_lutpair150" *) 
   LUT5 #(
    .INIT(32'hFF8F7707)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[36].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__2 
       (.I0(O5),
        .I1(sig_first_xfer_im0),
        .I2(sig_last_xfer_valid_im1),
        .I3(sig_xfer_end_strb_ireg3[0]),
        .I4(sig_xfer_strt_strb_ireg3[0]),
        .O(Din[39]));
(* SOFT_HLUTNM = "soft_lutpair237" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[37].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[1]),
        .I1(p_17_out),
        .I2(sig_addr_cntr_lsh_kh[17]),
        .O(O8[17]));
(* SOFT_HLUTNM = "soft_lutpair181" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[37].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__1 
       (.I0(sig_xfer_strt_strb_ireg3[31]),
        .I1(sig_first_xfer_im0),
        .O(Din[38]));
(* SOFT_HLUTNM = "soft_lutpair239" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[38].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[0]),
        .I1(p_17_out),
        .I2(sig_addr_cntr_lsh_kh[16]),
        .O(O8[16]));
(* SOFT_HLUTNM = "soft_lutpair180" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[38].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__1 
       (.I0(sig_xfer_strt_strb_ireg3[30]),
        .I1(sig_first_xfer_im0),
        .O(Din[37]));
(* SOFT_HLUTNM = "soft_lutpair240" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[39].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__1 
       (.I0(p_1_in),
        .I1(p_17_out),
        .I2(sig_addr_cntr_lsh_kh[15]),
        .O(O8[15]));
(* SOFT_HLUTNM = "soft_lutpair179" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[39].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__2 
       (.I0(sig_xfer_strt_strb_ireg3[29]),
        .I1(sig_first_xfer_im0),
        .O(Din[36]));
(* SOFT_HLUTNM = "soft_lutpair248" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[3].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0 
       (.I0(sig_last_xfer_valid_im1),
        .I1(O6),
        .O(Din[71]));
(* SOFT_HLUTNM = "soft_lutpair241" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[40].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__1 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[14] ),
        .I1(p_17_out),
        .I2(sig_addr_cntr_lsh_kh[14]),
        .O(O8[14]));
(* SOFT_HLUTNM = "soft_lutpair178" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[40].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__2 
       (.I0(sig_xfer_strt_strb_ireg3[28]),
        .I1(sig_first_xfer_im0),
        .O(Din[35]));
(* SOFT_HLUTNM = "soft_lutpair242" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[41].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__1 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[13] ),
        .I1(p_17_out),
        .I2(sig_addr_cntr_lsh_kh[13]),
        .O(O8[13]));
(* SOFT_HLUTNM = "soft_lutpair177" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[41].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__2 
       (.I0(sig_xfer_strt_strb_ireg3[27]),
        .I1(sig_first_xfer_im0),
        .O(Din[34]));
(* SOFT_HLUTNM = "soft_lutpair240" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[42].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__1 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[12] ),
        .I1(p_17_out),
        .I2(sig_addr_cntr_lsh_kh[12]),
        .O(O8[12]));
(* SOFT_HLUTNM = "soft_lutpair176" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[42].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__2 
       (.I0(sig_xfer_strt_strb_ireg3[26]),
        .I1(sig_first_xfer_im0),
        .O(Din[33]));
(* SOFT_HLUTNM = "soft_lutpair243" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[43].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[11]),
        .I1(p_17_out),
        .I2(sig_addr_cntr_lsh_kh[11]),
        .O(O8[11]));
(* SOFT_HLUTNM = "soft_lutpair175" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[43].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__2 
       (.I0(sig_xfer_strt_strb_ireg3[25]),
        .I1(sig_first_xfer_im0),
        .O(Din[32]));
(* SOFT_HLUTNM = "soft_lutpair244" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[44].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[10]),
        .I1(p_17_out),
        .I2(sig_addr_cntr_lsh_kh[10]),
        .O(O8[10]));
(* SOFT_HLUTNM = "soft_lutpair174" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[44].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__2 
       (.I0(sig_xfer_strt_strb_ireg3[24]),
        .I1(sig_first_xfer_im0),
        .O(Din[31]));
(* SOFT_HLUTNM = "soft_lutpair245" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[45].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[9]),
        .I1(p_17_out),
        .I2(sig_addr_cntr_lsh_kh[9]),
        .O(O8[9]));
(* SOFT_HLUTNM = "soft_lutpair173" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[45].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__2 
       (.I0(sig_xfer_strt_strb_ireg3[23]),
        .I1(sig_first_xfer_im0),
        .O(Din[30]));
(* SOFT_HLUTNM = "soft_lutpair246" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[46].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[8]),
        .I1(p_17_out),
        .I2(sig_addr_cntr_lsh_kh[8]),
        .O(O8[8]));
(* SOFT_HLUTNM = "soft_lutpair172" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[46].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__2 
       (.I0(sig_xfer_strt_strb_ireg3[22]),
        .I1(sig_first_xfer_im0),
        .O(Din[29]));
(* SOFT_HLUTNM = "soft_lutpair247" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[47].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[7]),
        .I1(p_17_out),
        .I2(sig_addr_cntr_lsh_kh[7]),
        .O(O8[7]));
(* SOFT_HLUTNM = "soft_lutpair171" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[47].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__2 
       (.I0(sig_xfer_strt_strb_ireg3[21]),
        .I1(sig_first_xfer_im0),
        .O(Din[28]));
(* SOFT_HLUTNM = "soft_lutpair247" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[48].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[6]),
        .I1(p_17_out),
        .I2(sig_addr_cntr_lsh_kh[6]),
        .O(O8[6]));
(* SOFT_HLUTNM = "soft_lutpair170" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[48].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__2 
       (.I0(sig_xfer_strt_strb_ireg3[20]),
        .I1(sig_first_xfer_im0),
        .O(Din[27]));
(* SOFT_HLUTNM = "soft_lutpair246" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[49].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[5]),
        .I1(p_17_out),
        .I2(sig_addr_cntr_lsh_kh[5]),
        .O(O8[5]));
(* SOFT_HLUTNM = "soft_lutpair169" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[49].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__2 
       (.I0(sig_xfer_strt_strb_ireg3[19]),
        .I1(sig_first_xfer_im0),
        .O(Din[26]));
(* SOFT_HLUTNM = "soft_lutpair245" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[50].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[4]),
        .I1(p_17_out),
        .I2(sig_addr_cntr_lsh_kh[4]),
        .O(O8[4]));
(* SOFT_HLUTNM = "soft_lutpair168" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[50].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__2 
       (.I0(sig_xfer_strt_strb_ireg3[18]),
        .I1(sig_first_xfer_im0),
        .O(Din[25]));
(* SOFT_HLUTNM = "soft_lutpair244" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[51].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[3]),
        .I1(p_17_out),
        .I2(sig_addr_cntr_lsh_kh[3]),
        .O(O8[3]));
(* SOFT_HLUTNM = "soft_lutpair167" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[51].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__2 
       (.I0(sig_xfer_strt_strb_ireg3[17]),
        .I1(sig_first_xfer_im0),
        .O(Din[24]));
(* SOFT_HLUTNM = "soft_lutpair243" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[52].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[2]),
        .I1(p_17_out),
        .I2(sig_addr_cntr_lsh_kh[2]),
        .O(O8[2]));
(* SOFT_HLUTNM = "soft_lutpair166" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[52].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__2 
       (.I0(sig_xfer_strt_strb_ireg3[16]),
        .I1(sig_first_xfer_im0),
        .O(Din[23]));
(* SOFT_HLUTNM = "soft_lutpair242" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[53].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(p_17_out),
        .I2(sig_addr_cntr_lsh_kh[1]),
        .O(O8[1]));
(* SOFT_HLUTNM = "soft_lutpair165" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[53].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__2 
       (.I0(sig_xfer_strt_strb_ireg3[15]),
        .I1(sig_first_xfer_im0),
        .O(Din[22]));
(* SOFT_HLUTNM = "soft_lutpair241" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[54].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(p_17_out),
        .I2(sig_addr_cntr_lsh_kh[0]),
        .O(O8[0]));
(* SOFT_HLUTNM = "soft_lutpair164" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[54].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__2 
       (.I0(sig_xfer_strt_strb_ireg3[14]),
        .I1(sig_first_xfer_im0),
        .O(Din[21]));
(* SOFT_HLUTNM = "soft_lutpair163" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[55].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[13]),
        .I1(sig_first_xfer_im0),
        .O(Din[20]));
(* SOFT_HLUTNM = "soft_lutpair162" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[56].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[12]),
        .I1(sig_first_xfer_im0),
        .O(Din[19]));
(* SOFT_HLUTNM = "soft_lutpair161" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[57].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[11]),
        .I1(sig_first_xfer_im0),
        .O(Din[18]));
(* SOFT_HLUTNM = "soft_lutpair160" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[58].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[10]),
        .I1(sig_first_xfer_im0),
        .O(Din[17]));
(* SOFT_HLUTNM = "soft_lutpair159" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[59].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[9]),
        .I1(sig_first_xfer_im0),
        .O(Din[16]));
(* SOFT_HLUTNM = "soft_lutpair181" *) 
   LUT5 #(
    .INIT(32'hFF8F7707)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[5].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0 
       (.I0(O5),
        .I1(sig_first_xfer_im0),
        .I2(sig_last_xfer_valid_im1),
        .I3(sig_xfer_end_strb_ireg3[31]),
        .I4(sig_xfer_strt_strb_ireg3[31]),
        .O(Din[70]));
(* SOFT_HLUTNM = "soft_lutpair158" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[60].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[8]),
        .I1(sig_first_xfer_im0),
        .O(Din[15]));
(* SOFT_HLUTNM = "soft_lutpair157" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[61].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[7]),
        .I1(sig_first_xfer_im0),
        .O(Din[14]));
(* SOFT_HLUTNM = "soft_lutpair156" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[62].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[6]),
        .I1(sig_first_xfer_im0),
        .O(Din[13]));
(* SOFT_HLUTNM = "soft_lutpair155" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[63].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[5]),
        .I1(sig_first_xfer_im0),
        .O(Din[12]));
(* SOFT_HLUTNM = "soft_lutpair154" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[64].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[4]),
        .I1(sig_first_xfer_im0),
        .O(Din[11]));
(* SOFT_HLUTNM = "soft_lutpair153" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[65].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[3]),
        .I1(sig_first_xfer_im0),
        .O(Din[10]));
(* SOFT_HLUTNM = "soft_lutpair152" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[66].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[2]),
        .I1(sig_first_xfer_im0),
        .O(Din[9]));
(* SOFT_HLUTNM = "soft_lutpair151" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[67].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[1]),
        .I1(sig_first_xfer_im0),
        .O(Din[8]));
(* SOFT_HLUTNM = "soft_lutpair150" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[68].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[0]),
        .I1(sig_first_xfer_im0),
        .O(Din[7]));
(* SOFT_HLUTNM = "soft_lutpair180" *) 
   LUT5 #(
    .INIT(32'hFF8F7707)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[6].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1 
       (.I0(O5),
        .I1(sig_first_xfer_im0),
        .I2(sig_last_xfer_valid_im1),
        .I3(sig_xfer_end_strb_ireg3[30]),
        .I4(sig_xfer_strt_strb_ireg3[30]),
        .O(Din[69]));
(* SOFT_HLUTNM = "soft_lutpair179" *) 
   LUT5 #(
    .INIT(32'hFF8F7707)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[7].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0 
       (.I0(O5),
        .I1(sig_first_xfer_im0),
        .I2(sig_last_xfer_valid_im1),
        .I3(sig_xfer_end_strb_ireg3[29]),
        .I4(sig_xfer_strt_strb_ireg3[29]),
        .O(Din[68]));
(* SOFT_HLUTNM = "soft_lutpair178" *) 
   LUT5 #(
    .INIT(32'hFF8F7707)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[8].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0 
       (.I0(O5),
        .I1(sig_first_xfer_im0),
        .I2(sig_last_xfer_valid_im1),
        .I3(sig_xfer_end_strb_ireg3[28]),
        .I4(sig_xfer_strt_strb_ireg3[28]),
        .O(Din[67]));
(* SOFT_HLUTNM = "soft_lutpair177" *) 
   LUT5 #(
    .INIT(32'hFF8F7707)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[9].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0 
       (.I0(O5),
        .I1(sig_first_xfer_im0),
        .I2(sig_last_xfer_valid_im1),
        .I3(sig_xfer_end_strb_ireg3[27]),
        .I4(sig_xfer_strt_strb_ireg3[27]),
        .O(Din[66]));
LUT4 #(
    .INIT(16'h0400)) 
     \USE_SINGLE_REG.sig_regfifo_empty_reg_i_2__0 
       (.I0(sig_sm_halt_reg),
        .I1(sig_input_reg_empty),
        .I2(sig_calc_error_pushed),
        .I3(sig_cmd2mstr_cmd_valid),
        .O(O16));
VCC VCC
       (.P(\<const1> ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     sig_addr_aligned_ireg1_i_2__0
       (.I0(sig_mbaa_addr_cntr_slice_im0[7]),
        .I1(sig_mbaa_addr_cntr_slice_im0[6]),
        .I2(sig_mbaa_addr_cntr_slice_im0[10]),
        .I3(sig_mbaa_addr_cntr_slice_im0[11]),
        .I4(sig_mbaa_addr_cntr_slice_im0[8]),
        .I5(sig_mbaa_addr_cntr_slice_im0[9]),
        .O(O13));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     sig_addr_aligned_ireg1_i_3__0
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(sig_mbaa_addr_cntr_slice_im0[0]),
        .I2(sig_mbaa_addr_cntr_slice_im0[4]),
        .I3(sig_mbaa_addr_cntr_slice_im0[5]),
        .I4(sig_mbaa_addr_cntr_slice_im0[2]),
        .I5(sig_mbaa_addr_cntr_slice_im0[3]),
        .O(O14));
FDRE #(
    .INIT(1'b0)) 
     sig_addr_aligned_ireg1_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(I5),
        .Q(O4),
        .R(\<const0> ));
LUT4 #(
    .INIT(16'hFF08)) 
     \sig_addr_cntr_im0_msh[0]_i_1__0 
       (.I0(sig_pop_xfer_reg0_out),
        .I1(p_1_in),
        .I2(sig_predict_addr_lsh_ireg3),
        .I3(sig_push_input_reg12_out),
        .O(\n_0_sig_addr_cntr_im0_msh[0]_i_1__0 ));
LUT4 #(
    .INIT(16'hEFFF)) 
     \sig_addr_cntr_im0_msh[0]_i_3__0 
       (.I0(O1),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .O(\n_0_sig_addr_cntr_im0_msh[0]_i_3__0 ));
LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
     \sig_addr_cntr_im0_msh[0]_i_4__0 
       (.I0(I13[42]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(O1),
        .I5(sig_addr_cntr_im0_msh_reg[3]),
        .O(\n_0_sig_addr_cntr_im0_msh[0]_i_4__0 ));
LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
     \sig_addr_cntr_im0_msh[0]_i_5__0 
       (.I0(I13[41]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(O1),
        .I5(sig_addr_cntr_im0_msh_reg[2]),
        .O(\n_0_sig_addr_cntr_im0_msh[0]_i_5__0 ));
LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
     \sig_addr_cntr_im0_msh[0]_i_6__0 
       (.I0(I13[40]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(O1),
        .I5(sig_addr_cntr_im0_msh_reg[1]),
        .O(\n_0_sig_addr_cntr_im0_msh[0]_i_6__0 ));
LUT6 #(
    .INIT(64'h5755555554555555)) 
     \sig_addr_cntr_im0_msh[0]_i_7__0 
       (.I0(sig_addr_cntr_im0_msh_reg[0]),
        .I1(O1),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .I4(sig_cmd2mstr_cmd_valid),
        .I5(I13[39]),
        .O(\n_0_sig_addr_cntr_im0_msh[0]_i_7__0 ));
LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
     \sig_addr_cntr_im0_msh[12]_i_2__0 
       (.I0(I13[54]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(O1),
        .I5(sig_addr_cntr_im0_msh_reg[15]),
        .O(\n_0_sig_addr_cntr_im0_msh[12]_i_2__0 ));
LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
     \sig_addr_cntr_im0_msh[12]_i_3__0 
       (.I0(I13[53]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(O1),
        .I5(sig_addr_cntr_im0_msh_reg[14]),
        .O(\n_0_sig_addr_cntr_im0_msh[12]_i_3__0 ));
LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
     \sig_addr_cntr_im0_msh[12]_i_4__0 
       (.I0(I13[52]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(O1),
        .I5(sig_addr_cntr_im0_msh_reg[13]),
        .O(\n_0_sig_addr_cntr_im0_msh[12]_i_4__0 ));
LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
     \sig_addr_cntr_im0_msh[12]_i_5__0 
       (.I0(I13[51]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(O1),
        .I5(sig_addr_cntr_im0_msh_reg[12]),
        .O(\n_0_sig_addr_cntr_im0_msh[12]_i_5__0 ));
LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
     \sig_addr_cntr_im0_msh[4]_i_2__0 
       (.I0(I13[46]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(O1),
        .I5(sig_addr_cntr_im0_msh_reg[7]),
        .O(\n_0_sig_addr_cntr_im0_msh[4]_i_2__0 ));
LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
     \sig_addr_cntr_im0_msh[4]_i_3__0 
       (.I0(I13[45]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(O1),
        .I5(sig_addr_cntr_im0_msh_reg[6]),
        .O(\n_0_sig_addr_cntr_im0_msh[4]_i_3__0 ));
LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
     \sig_addr_cntr_im0_msh[4]_i_4__0 
       (.I0(I13[44]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(O1),
        .I5(sig_addr_cntr_im0_msh_reg[5]),
        .O(\n_0_sig_addr_cntr_im0_msh[4]_i_4__0 ));
LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
     \sig_addr_cntr_im0_msh[4]_i_5__0 
       (.I0(I13[43]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(O1),
        .I5(sig_addr_cntr_im0_msh_reg[4]),
        .O(\n_0_sig_addr_cntr_im0_msh[4]_i_5__0 ));
LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
     \sig_addr_cntr_im0_msh[8]_i_2__0 
       (.I0(I13[50]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(O1),
        .I5(sig_addr_cntr_im0_msh_reg[11]),
        .O(\n_0_sig_addr_cntr_im0_msh[8]_i_2__0 ));
LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
     \sig_addr_cntr_im0_msh[8]_i_3__0 
       (.I0(I13[49]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(O1),
        .I5(sig_addr_cntr_im0_msh_reg[10]),
        .O(\n_0_sig_addr_cntr_im0_msh[8]_i_3__0 ));
LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
     \sig_addr_cntr_im0_msh[8]_i_4__0 
       (.I0(I13[48]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(O1),
        .I5(sig_addr_cntr_im0_msh_reg[9]),
        .O(\n_0_sig_addr_cntr_im0_msh[8]_i_4__0 ));
LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
     \sig_addr_cntr_im0_msh[8]_i_5__0 
       (.I0(I13[47]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(O1),
        .I5(sig_addr_cntr_im0_msh_reg[8]),
        .O(\n_0_sig_addr_cntr_im0_msh[8]_i_5__0 ));
(* counter = "7" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[0] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1__0 ),
        .D(\n_7_sig_addr_cntr_im0_msh_reg[0]_i_2__0 ),
        .Q(sig_addr_cntr_im0_msh_reg[0]),
        .R(sig_mmap_reset_reg));
CARRY4 \sig_addr_cntr_im0_msh_reg[0]_i_2__0 
       (.CI(\<const0> ),
        .CO({\n_0_sig_addr_cntr_im0_msh_reg[0]_i_2__0 ,\n_1_sig_addr_cntr_im0_msh_reg[0]_i_2__0 ,\n_2_sig_addr_cntr_im0_msh_reg[0]_i_2__0 ,\n_3_sig_addr_cntr_im0_msh_reg[0]_i_2__0 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\n_0_sig_addr_cntr_im0_msh[0]_i_3__0 }),
        .O({\n_4_sig_addr_cntr_im0_msh_reg[0]_i_2__0 ,\n_5_sig_addr_cntr_im0_msh_reg[0]_i_2__0 ,\n_6_sig_addr_cntr_im0_msh_reg[0]_i_2__0 ,\n_7_sig_addr_cntr_im0_msh_reg[0]_i_2__0 }),
        .S({\n_0_sig_addr_cntr_im0_msh[0]_i_4__0 ,\n_0_sig_addr_cntr_im0_msh[0]_i_5__0 ,\n_0_sig_addr_cntr_im0_msh[0]_i_6__0 ,\n_0_sig_addr_cntr_im0_msh[0]_i_7__0 }));
(* counter = "7" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[10] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1__0 ),
        .D(\n_5_sig_addr_cntr_im0_msh_reg[8]_i_1__0 ),
        .Q(sig_addr_cntr_im0_msh_reg[10]),
        .R(sig_mmap_reset_reg));
(* counter = "7" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[11] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1__0 ),
        .D(\n_4_sig_addr_cntr_im0_msh_reg[8]_i_1__0 ),
        .Q(sig_addr_cntr_im0_msh_reg[11]),
        .R(sig_mmap_reset_reg));
(* counter = "7" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[12] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1__0 ),
        .D(\n_7_sig_addr_cntr_im0_msh_reg[12]_i_1__0 ),
        .Q(sig_addr_cntr_im0_msh_reg[12]),
        .R(sig_mmap_reset_reg));
CARRY4 \sig_addr_cntr_im0_msh_reg[12]_i_1__0 
       (.CI(\n_0_sig_addr_cntr_im0_msh_reg[8]_i_1__0 ),
        .CO({\NLW_sig_addr_cntr_im0_msh_reg[12]_i_1__0_CO_UNCONNECTED [3],\n_1_sig_addr_cntr_im0_msh_reg[12]_i_1__0 ,\n_2_sig_addr_cntr_im0_msh_reg[12]_i_1__0 ,\n_3_sig_addr_cntr_im0_msh_reg[12]_i_1__0 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_sig_addr_cntr_im0_msh_reg[12]_i_1__0 ,\n_5_sig_addr_cntr_im0_msh_reg[12]_i_1__0 ,\n_6_sig_addr_cntr_im0_msh_reg[12]_i_1__0 ,\n_7_sig_addr_cntr_im0_msh_reg[12]_i_1__0 }),
        .S({\n_0_sig_addr_cntr_im0_msh[12]_i_2__0 ,\n_0_sig_addr_cntr_im0_msh[12]_i_3__0 ,\n_0_sig_addr_cntr_im0_msh[12]_i_4__0 ,\n_0_sig_addr_cntr_im0_msh[12]_i_5__0 }));
(* counter = "7" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[13] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1__0 ),
        .D(\n_6_sig_addr_cntr_im0_msh_reg[12]_i_1__0 ),
        .Q(sig_addr_cntr_im0_msh_reg[13]),
        .R(sig_mmap_reset_reg));
(* counter = "7" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[14] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1__0 ),
        .D(\n_5_sig_addr_cntr_im0_msh_reg[12]_i_1__0 ),
        .Q(sig_addr_cntr_im0_msh_reg[14]),
        .R(sig_mmap_reset_reg));
(* counter = "7" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[15] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1__0 ),
        .D(\n_4_sig_addr_cntr_im0_msh_reg[12]_i_1__0 ),
        .Q(sig_addr_cntr_im0_msh_reg[15]),
        .R(sig_mmap_reset_reg));
(* counter = "7" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[1] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1__0 ),
        .D(\n_6_sig_addr_cntr_im0_msh_reg[0]_i_2__0 ),
        .Q(sig_addr_cntr_im0_msh_reg[1]),
        .R(sig_mmap_reset_reg));
(* counter = "7" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[2] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1__0 ),
        .D(\n_5_sig_addr_cntr_im0_msh_reg[0]_i_2__0 ),
        .Q(sig_addr_cntr_im0_msh_reg[2]),
        .R(sig_mmap_reset_reg));
(* counter = "7" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[3] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1__0 ),
        .D(\n_4_sig_addr_cntr_im0_msh_reg[0]_i_2__0 ),
        .Q(sig_addr_cntr_im0_msh_reg[3]),
        .R(sig_mmap_reset_reg));
(* counter = "7" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[4] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1__0 ),
        .D(\n_7_sig_addr_cntr_im0_msh_reg[4]_i_1__0 ),
        .Q(sig_addr_cntr_im0_msh_reg[4]),
        .R(sig_mmap_reset_reg));
CARRY4 \sig_addr_cntr_im0_msh_reg[4]_i_1__0 
       (.CI(\n_0_sig_addr_cntr_im0_msh_reg[0]_i_2__0 ),
        .CO({\n_0_sig_addr_cntr_im0_msh_reg[4]_i_1__0 ,\n_1_sig_addr_cntr_im0_msh_reg[4]_i_1__0 ,\n_2_sig_addr_cntr_im0_msh_reg[4]_i_1__0 ,\n_3_sig_addr_cntr_im0_msh_reg[4]_i_1__0 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_sig_addr_cntr_im0_msh_reg[4]_i_1__0 ,\n_5_sig_addr_cntr_im0_msh_reg[4]_i_1__0 ,\n_6_sig_addr_cntr_im0_msh_reg[4]_i_1__0 ,\n_7_sig_addr_cntr_im0_msh_reg[4]_i_1__0 }),
        .S({\n_0_sig_addr_cntr_im0_msh[4]_i_2__0 ,\n_0_sig_addr_cntr_im0_msh[4]_i_3__0 ,\n_0_sig_addr_cntr_im0_msh[4]_i_4__0 ,\n_0_sig_addr_cntr_im0_msh[4]_i_5__0 }));
(* counter = "7" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[5] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1__0 ),
        .D(\n_6_sig_addr_cntr_im0_msh_reg[4]_i_1__0 ),
        .Q(sig_addr_cntr_im0_msh_reg[5]),
        .R(sig_mmap_reset_reg));
(* counter = "7" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[6] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1__0 ),
        .D(\n_5_sig_addr_cntr_im0_msh_reg[4]_i_1__0 ),
        .Q(sig_addr_cntr_im0_msh_reg[6]),
        .R(sig_mmap_reset_reg));
(* counter = "7" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[7] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1__0 ),
        .D(\n_4_sig_addr_cntr_im0_msh_reg[4]_i_1__0 ),
        .Q(sig_addr_cntr_im0_msh_reg[7]),
        .R(sig_mmap_reset_reg));
(* counter = "7" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[8] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1__0 ),
        .D(\n_7_sig_addr_cntr_im0_msh_reg[8]_i_1__0 ),
        .Q(sig_addr_cntr_im0_msh_reg[8]),
        .R(sig_mmap_reset_reg));
CARRY4 \sig_addr_cntr_im0_msh_reg[8]_i_1__0 
       (.CI(\n_0_sig_addr_cntr_im0_msh_reg[4]_i_1__0 ),
        .CO({\n_0_sig_addr_cntr_im0_msh_reg[8]_i_1__0 ,\n_1_sig_addr_cntr_im0_msh_reg[8]_i_1__0 ,\n_2_sig_addr_cntr_im0_msh_reg[8]_i_1__0 ,\n_3_sig_addr_cntr_im0_msh_reg[8]_i_1__0 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_sig_addr_cntr_im0_msh_reg[8]_i_1__0 ,\n_5_sig_addr_cntr_im0_msh_reg[8]_i_1__0 ,\n_6_sig_addr_cntr_im0_msh_reg[8]_i_1__0 ,\n_7_sig_addr_cntr_im0_msh_reg[8]_i_1__0 }),
        .S({\n_0_sig_addr_cntr_im0_msh[8]_i_2__0 ,\n_0_sig_addr_cntr_im0_msh[8]_i_3__0 ,\n_0_sig_addr_cntr_im0_msh[8]_i_4__0 ,\n_0_sig_addr_cntr_im0_msh[8]_i_5__0 }));
(* counter = "7" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_im0_msh_reg[9] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_im0_msh[0]_i_1__0 ),
        .D(\n_6_sig_addr_cntr_im0_msh_reg[8]_i_1__0 ),
        .Q(sig_addr_cntr_im0_msh_reg[9]),
        .R(sig_mmap_reset_reg));
LUT4 #(
    .INIT(16'hAAC0)) 
     \sig_addr_cntr_incr_ireg2[0]_i_1__0 
       (.I0(\n_0_sig_btt_cntr_im0_reg[0] ),
        .I1(sig_bytes_to_mbaa_ireg1[0]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .O(\n_0_sig_addr_cntr_incr_ireg2[0]_i_1__0 ));
LUT4 #(
    .INIT(16'hAAC0)) 
     \sig_addr_cntr_incr_ireg2[10]_i_1__0 
       (.I0(\n_0_sig_btt_cntr_im0_reg[10] ),
        .I1(sig_bytes_to_mbaa_ireg1[10]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .O(\n_0_sig_addr_cntr_incr_ireg2[10]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair230" *) 
   LUT4 #(
    .INIT(16'hAAC0)) 
     \sig_addr_cntr_incr_ireg2[11]_i_1__0 
       (.I0(\n_0_sig_btt_cntr_im0_reg[11] ),
        .I1(sig_bytes_to_mbaa_ireg1[11]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .O(\n_0_sig_addr_cntr_incr_ireg2[11]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair230" *) 
   LUT3 #(
    .INIT(8'h0B)) 
     \sig_addr_cntr_incr_ireg2[12]_i_1__0 
       (.I0(sig_bytes_to_mbaa_ireg1[12]),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .O(\n_0_sig_addr_cntr_incr_ireg2[12]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair229" *) 
   LUT3 #(
    .INIT(8'h40)) 
     \sig_addr_cntr_incr_ireg2[13]_i_1__0 
       (.I0(sig_btt_lt_b2mbaa_ireg1),
        .I1(sig_first_xfer_im0),
        .I2(sig_bytes_to_mbaa_ireg1[13]),
        .O(\n_0_sig_addr_cntr_incr_ireg2[13]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair228" *) 
   LUT3 #(
    .INIT(8'h40)) 
     \sig_addr_cntr_incr_ireg2[14]_i_1__0 
       (.I0(sig_btt_lt_b2mbaa_ireg1),
        .I1(sig_first_xfer_im0),
        .I2(sig_bytes_to_mbaa_ireg1[14]),
        .O(\n_0_sig_addr_cntr_incr_ireg2[14]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair227" *) 
   LUT3 #(
    .INIT(8'h40)) 
     \sig_addr_cntr_incr_ireg2[15]_i_1__0 
       (.I0(sig_btt_lt_b2mbaa_ireg1),
        .I1(sig_first_xfer_im0),
        .I2(sig_bytes_to_mbaa_ireg1[15]),
        .O(\n_0_sig_addr_cntr_incr_ireg2[15]_i_1__0 ));
LUT4 #(
    .INIT(16'hAAC0)) 
     \sig_addr_cntr_incr_ireg2[1]_i_1__0 
       (.I0(\n_0_sig_btt_cntr_im0_reg[1] ),
        .I1(sig_bytes_to_mbaa_ireg1[1]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .O(\n_0_sig_addr_cntr_incr_ireg2[1]_i_1__0 ));
LUT4 #(
    .INIT(16'hAAC0)) 
     \sig_addr_cntr_incr_ireg2[2]_i_1__0 
       (.I0(\n_0_sig_btt_cntr_im0_reg[2] ),
        .I1(sig_bytes_to_mbaa_ireg1[2]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .O(\n_0_sig_addr_cntr_incr_ireg2[2]_i_1__0 ));
LUT4 #(
    .INIT(16'hAAC0)) 
     \sig_addr_cntr_incr_ireg2[3]_i_1__0 
       (.I0(\n_0_sig_btt_cntr_im0_reg[3] ),
        .I1(sig_bytes_to_mbaa_ireg1[3]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .O(\n_0_sig_addr_cntr_incr_ireg2[3]_i_1__0 ));
LUT4 #(
    .INIT(16'hAAC0)) 
     \sig_addr_cntr_incr_ireg2[4]_i_1__0 
       (.I0(\n_0_sig_btt_cntr_im0_reg[4] ),
        .I1(sig_bytes_to_mbaa_ireg1[4]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .O(\n_0_sig_addr_cntr_incr_ireg2[4]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair228" *) 
   LUT4 #(
    .INIT(16'hAAC0)) 
     \sig_addr_cntr_incr_ireg2[5]_i_1__0 
       (.I0(\n_0_sig_btt_cntr_im0_reg[5] ),
        .I1(sig_bytes_to_mbaa_ireg1[5]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .O(\n_0_sig_addr_cntr_incr_ireg2[5]_i_1__0 ));
LUT4 #(
    .INIT(16'hAAC0)) 
     \sig_addr_cntr_incr_ireg2[6]_i_1__0 
       (.I0(\n_0_sig_btt_cntr_im0_reg[6] ),
        .I1(sig_bytes_to_mbaa_ireg1[6]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .O(\n_0_sig_addr_cntr_incr_ireg2[6]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair229" *) 
   LUT4 #(
    .INIT(16'hAAC0)) 
     \sig_addr_cntr_incr_ireg2[7]_i_1__0 
       (.I0(\n_0_sig_btt_cntr_im0_reg[7] ),
        .I1(sig_bytes_to_mbaa_ireg1[7]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .O(\n_0_sig_addr_cntr_incr_ireg2[7]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair212" *) 
   LUT4 #(
    .INIT(16'hAAC0)) 
     \sig_addr_cntr_incr_ireg2[8]_i_1__0 
       (.I0(Q),
        .I1(sig_bytes_to_mbaa_ireg1[8]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .O(\n_0_sig_addr_cntr_incr_ireg2[8]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair227" *) 
   LUT4 #(
    .INIT(16'hAAC0)) 
     \sig_addr_cntr_incr_ireg2[9]_i_1__0 
       (.I0(\n_0_sig_btt_cntr_im0_reg[9] ),
        .I1(sig_bytes_to_mbaa_ireg1[9]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .O(\n_0_sig_addr_cntr_incr_ireg2[9]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_incr_ireg2_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_addr_cntr_incr_ireg2[0]_i_1__0 ),
        .Q(sig_addr_cntr_incr_ireg2[0]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_incr_ireg2_reg[10] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_addr_cntr_incr_ireg2[10]_i_1__0 ),
        .Q(sig_addr_cntr_incr_ireg2[10]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_incr_ireg2_reg[11] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_addr_cntr_incr_ireg2[11]_i_1__0 ),
        .Q(sig_addr_cntr_incr_ireg2[11]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_incr_ireg2_reg[12] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_addr_cntr_incr_ireg2[12]_i_1__0 ),
        .Q(sig_addr_cntr_incr_ireg2[12]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_incr_ireg2_reg[13] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_addr_cntr_incr_ireg2[13]_i_1__0 ),
        .Q(sig_addr_cntr_incr_ireg2[13]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_incr_ireg2_reg[14] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_addr_cntr_incr_ireg2[14]_i_1__0 ),
        .Q(sig_addr_cntr_incr_ireg2[14]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_incr_ireg2_reg[15] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_addr_cntr_incr_ireg2[15]_i_1__0 ),
        .Q(sig_addr_cntr_incr_ireg2[15]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_incr_ireg2_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_addr_cntr_incr_ireg2[1]_i_1__0 ),
        .Q(sig_addr_cntr_incr_ireg2[1]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_incr_ireg2_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_addr_cntr_incr_ireg2[2]_i_1__0 ),
        .Q(sig_addr_cntr_incr_ireg2[2]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_incr_ireg2_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_addr_cntr_incr_ireg2[3]_i_1__0 ),
        .Q(sig_addr_cntr_incr_ireg2[3]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_incr_ireg2_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_addr_cntr_incr_ireg2[4]_i_1__0 ),
        .Q(sig_addr_cntr_incr_ireg2[4]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_incr_ireg2_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_addr_cntr_incr_ireg2[5]_i_1__0 ),
        .Q(sig_addr_cntr_incr_ireg2[5]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_incr_ireg2_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_addr_cntr_incr_ireg2[6]_i_1__0 ),
        .Q(sig_addr_cntr_incr_ireg2[6]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_incr_ireg2_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_addr_cntr_incr_ireg2[7]_i_1__0 ),
        .Q(sig_addr_cntr_incr_ireg2[7]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_incr_ireg2_reg[8] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_addr_cntr_incr_ireg2[8]_i_1__0 ),
        .Q(sig_addr_cntr_incr_ireg2[8]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_incr_ireg2_reg[9] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\n_0_sig_addr_cntr_incr_ireg2[9]_i_1__0 ),
        .Q(sig_addr_cntr_incr_ireg2[9]),
        .R(sig_mmap_reset_reg));
LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
     \sig_addr_cntr_lsh_im0[0]_i_1__0 
       (.I0(I13[23]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(O1),
        .I5(sig_predict_addr_lsh_ireg3__0[0]),
        .O(\n_0_sig_addr_cntr_lsh_im0[0]_i_1__0 ));
LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
     \sig_addr_cntr_lsh_im0[10]_i_1__0 
       (.I0(I13[33]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(O1),
        .I5(sig_predict_addr_lsh_ireg3__0[10]),
        .O(\n_0_sig_addr_cntr_lsh_im0[10]_i_1__0 ));
LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
     \sig_addr_cntr_lsh_im0[11]_i_1__0 
       (.I0(I13[34]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(O1),
        .I5(sig_predict_addr_lsh_ireg3__0[11]),
        .O(\n_0_sig_addr_cntr_lsh_im0[11]_i_1__0 ));
LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
     \sig_addr_cntr_lsh_im0[12]_i_1__0 
       (.I0(I13[35]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(O1),
        .I5(sig_predict_addr_lsh_ireg3__0[12]),
        .O(\n_0_sig_addr_cntr_lsh_im0[12]_i_1__0 ));
LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
     \sig_addr_cntr_lsh_im0[13]_i_1__0 
       (.I0(I13[36]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(O1),
        .I5(sig_predict_addr_lsh_ireg3__0[13]),
        .O(\n_0_sig_addr_cntr_lsh_im0[13]_i_1__0 ));
LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
     \sig_addr_cntr_lsh_im0[14]_i_1__0 
       (.I0(I13[37]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(O1),
        .I5(sig_predict_addr_lsh_ireg3__0[14]),
        .O(\n_0_sig_addr_cntr_lsh_im0[14]_i_1__0 ));
LUT5 #(
    .INIT(32'hFFFF1000)) 
     \sig_addr_cntr_lsh_im0[15]_i_1__0 
       (.I0(O1),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_pop_xfer_reg0_out),
        .O(\n_0_sig_addr_cntr_lsh_im0[15]_i_1__0 ));
LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
     \sig_addr_cntr_lsh_im0[15]_i_2__0 
       (.I0(I13[38]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(O1),
        .I5(sig_predict_addr_lsh_ireg3),
        .O(\n_0_sig_addr_cntr_lsh_im0[15]_i_2__0 ));
LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
     \sig_addr_cntr_lsh_im0[1]_i_1__0 
       (.I0(I13[24]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(O1),
        .I5(sig_predict_addr_lsh_ireg3__0[1]),
        .O(\n_0_sig_addr_cntr_lsh_im0[1]_i_1__0 ));
LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
     \sig_addr_cntr_lsh_im0[2]_i_1__0 
       (.I0(I13[25]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(O1),
        .I5(sig_predict_addr_lsh_ireg3__0[2]),
        .O(\n_0_sig_addr_cntr_lsh_im0[2]_i_1__0 ));
LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
     \sig_addr_cntr_lsh_im0[3]_i_1__0 
       (.I0(I13[26]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(O1),
        .I5(sig_predict_addr_lsh_ireg3__0[3]),
        .O(\n_0_sig_addr_cntr_lsh_im0[3]_i_1__0 ));
LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
     \sig_addr_cntr_lsh_im0[4]_i_1__0 
       (.I0(I13[27]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(O1),
        .I5(sig_predict_addr_lsh_ireg3__0[4]),
        .O(\n_0_sig_addr_cntr_lsh_im0[4]_i_1__0 ));
LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
     \sig_addr_cntr_lsh_im0[5]_i_1__0 
       (.I0(I13[28]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(O1),
        .I5(sig_predict_addr_lsh_ireg3__0[5]),
        .O(\n_0_sig_addr_cntr_lsh_im0[5]_i_1__0 ));
LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
     \sig_addr_cntr_lsh_im0[6]_i_1__0 
       (.I0(I13[29]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(O1),
        .I5(sig_predict_addr_lsh_ireg3__0[6]),
        .O(\n_0_sig_addr_cntr_lsh_im0[6]_i_1__0 ));
LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
     \sig_addr_cntr_lsh_im0[7]_i_1__0 
       (.I0(I13[30]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(O1),
        .I5(sig_predict_addr_lsh_ireg3__0[7]),
        .O(\n_0_sig_addr_cntr_lsh_im0[7]_i_1__0 ));
LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
     \sig_addr_cntr_lsh_im0[8]_i_1__0 
       (.I0(I13[31]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(O1),
        .I5(sig_predict_addr_lsh_ireg3__0[8]),
        .O(\n_0_sig_addr_cntr_lsh_im0[8]_i_1__0 ));
LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
     \sig_addr_cntr_lsh_im0[9]_i_1__0 
       (.I0(I13[32]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(O1),
        .I5(sig_predict_addr_lsh_ireg3__0[9]),
        .O(\n_0_sig_addr_cntr_lsh_im0[9]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[0] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1__0 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[0]_i_1__0 ),
        .Q(sig_mbaa_addr_cntr_slice_im0[0]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[10] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1__0 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[10]_i_1__0 ),
        .Q(sig_mbaa_addr_cntr_slice_im0[10]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[11] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1__0 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[11]_i_1__0 ),
        .Q(sig_mbaa_addr_cntr_slice_im0[11]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[12] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1__0 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[12]_i_1__0 ),
        .Q(\n_0_sig_addr_cntr_lsh_im0_reg[12] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[13] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1__0 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[13]_i_1__0 ),
        .Q(\n_0_sig_addr_cntr_lsh_im0_reg[13] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[14] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1__0 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[14]_i_1__0 ),
        .Q(\n_0_sig_addr_cntr_lsh_im0_reg[14] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[15] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1__0 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[15]_i_2__0 ),
        .Q(p_1_in),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[1] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1__0 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[1]_i_1__0 ),
        .Q(sig_mbaa_addr_cntr_slice_im0[1]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[2] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1__0 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[2]_i_1__0 ),
        .Q(sig_mbaa_addr_cntr_slice_im0[2]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[3] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1__0 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[3]_i_1__0 ),
        .Q(sig_mbaa_addr_cntr_slice_im0[3]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[4] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1__0 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[4]_i_1__0 ),
        .Q(sig_mbaa_addr_cntr_slice_im0[4]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[5] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1__0 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[5]_i_1__0 ),
        .Q(sig_mbaa_addr_cntr_slice_im0[5]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[6] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1__0 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[6]_i_1__0 ),
        .Q(sig_mbaa_addr_cntr_slice_im0[6]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[7] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1__0 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[7]_i_1__0 ),
        .Q(sig_mbaa_addr_cntr_slice_im0[7]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[8] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1__0 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[8]_i_1__0 ),
        .Q(sig_mbaa_addr_cntr_slice_im0[8]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_im0_reg[9] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_addr_cntr_lsh_im0[15]_i_1__0 ),
        .D(\n_0_sig_addr_cntr_lsh_im0[9]_i_1__0 ),
        .Q(sig_mbaa_addr_cntr_slice_im0[9]),
        .R(sig_mmap_reset_reg));
LUT4 #(
    .INIT(16'h0008)) 
     \sig_addr_cntr_lsh_kh[31]_i_1__0 
       (.I0(sig_cmd2mstr_cmd_valid),
        .I1(sig_input_reg_empty),
        .I2(sig_sm_halt_reg),
        .I3(O1),
        .O(sig_push_input_reg12_out));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(I13[23]),
        .Q(sig_addr_cntr_lsh_kh[0]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[10] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(I13[33]),
        .Q(sig_addr_cntr_lsh_kh[10]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[11] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(I13[34]),
        .Q(sig_addr_cntr_lsh_kh[11]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[12] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(I13[35]),
        .Q(sig_addr_cntr_lsh_kh[12]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[13] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(I13[36]),
        .Q(sig_addr_cntr_lsh_kh[13]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[14] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(I13[37]),
        .Q(sig_addr_cntr_lsh_kh[14]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[15] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(I13[38]),
        .Q(sig_addr_cntr_lsh_kh[15]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[16] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(I13[39]),
        .Q(sig_addr_cntr_lsh_kh[16]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[17] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(I13[40]),
        .Q(sig_addr_cntr_lsh_kh[17]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[18] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(I13[41]),
        .Q(sig_addr_cntr_lsh_kh[18]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[19] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(I13[42]),
        .Q(sig_addr_cntr_lsh_kh[19]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(I13[24]),
        .Q(sig_addr_cntr_lsh_kh[1]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[20] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(I13[43]),
        .Q(sig_addr_cntr_lsh_kh[20]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[21] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(I13[44]),
        .Q(sig_addr_cntr_lsh_kh[21]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[22] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(I13[45]),
        .Q(sig_addr_cntr_lsh_kh[22]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[23] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(I13[46]),
        .Q(sig_addr_cntr_lsh_kh[23]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[24] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(I13[47]),
        .Q(sig_addr_cntr_lsh_kh[24]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[25] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(I13[48]),
        .Q(sig_addr_cntr_lsh_kh[25]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[26] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(I13[49]),
        .Q(sig_addr_cntr_lsh_kh[26]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[27] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(I13[50]),
        .Q(sig_addr_cntr_lsh_kh[27]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[28] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(I13[51]),
        .Q(sig_addr_cntr_lsh_kh[28]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[29] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(I13[52]),
        .Q(sig_addr_cntr_lsh_kh[29]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(I13[25]),
        .Q(sig_addr_cntr_lsh_kh[2]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[30] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(I13[53]),
        .Q(sig_addr_cntr_lsh_kh[30]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[31] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(I13[54]),
        .Q(sig_addr_cntr_lsh_kh[31]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(I13[26]),
        .Q(sig_addr_cntr_lsh_kh[3]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(I13[27]),
        .Q(sig_addr_cntr_lsh_kh[4]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(I13[28]),
        .Q(sig_addr_cntr_lsh_kh[5]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(I13[29]),
        .Q(sig_addr_cntr_lsh_kh[6]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(I13[30]),
        .Q(sig_addr_cntr_lsh_kh[7]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[8] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(I13[31]),
        .Q(sig_addr_cntr_lsh_kh[8]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_cntr_lsh_kh_reg[9] 
       (.C(m_axi_aclk),
        .CE(sig_push_input_reg12_out),
        .D(I13[32]),
        .Q(sig_addr_cntr_lsh_kh[9]),
        .R(sig_mmap_reset_reg));
LUT4 #(
    .INIT(16'hAAC0)) 
     \sig_adjusted_addr_incr_ireg2[11]_i_2__0 
       (.I0(\n_0_sig_btt_cntr_im0_reg[11] ),
        .I1(sig_bytes_to_mbaa_ireg1[11]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .O(\n_0_sig_adjusted_addr_incr_ireg2[11]_i_2__0 ));
LUT4 #(
    .INIT(16'hAAC0)) 
     \sig_adjusted_addr_incr_ireg2[11]_i_3__0 
       (.I0(\n_0_sig_btt_cntr_im0_reg[10] ),
        .I1(sig_bytes_to_mbaa_ireg1[10]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .O(\n_0_sig_adjusted_addr_incr_ireg2[11]_i_3__0 ));
LUT4 #(
    .INIT(16'hAAC0)) 
     \sig_adjusted_addr_incr_ireg2[11]_i_4__0 
       (.I0(\n_0_sig_btt_cntr_im0_reg[9] ),
        .I1(sig_bytes_to_mbaa_ireg1[9]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .O(\n_0_sig_adjusted_addr_incr_ireg2[11]_i_4__0 ));
LUT4 #(
    .INIT(16'hAAC0)) 
     \sig_adjusted_addr_incr_ireg2[11]_i_5__0 
       (.I0(Q),
        .I1(sig_bytes_to_mbaa_ireg1[8]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .O(\n_0_sig_adjusted_addr_incr_ireg2[11]_i_5__0 ));
LUT5 #(
    .INIT(32'h15BFEA40)) 
     \sig_adjusted_addr_incr_ireg2[3]_i_2__0 
       (.I0(sig_btt_lt_b2mbaa_ireg1),
        .I1(sig_first_xfer_im0),
        .I2(sig_bytes_to_mbaa_ireg1[3]),
        .I3(\n_0_sig_btt_cntr_im0_reg[3] ),
        .I4(sig_mbaa_addr_cntr_slice_im0[3]),
        .O(\n_0_sig_adjusted_addr_incr_ireg2[3]_i_2__0 ));
LUT5 #(
    .INIT(32'h15BFEA40)) 
     \sig_adjusted_addr_incr_ireg2[3]_i_3__0 
       (.I0(sig_btt_lt_b2mbaa_ireg1),
        .I1(sig_first_xfer_im0),
        .I2(sig_bytes_to_mbaa_ireg1[2]),
        .I3(\n_0_sig_btt_cntr_im0_reg[2] ),
        .I4(sig_mbaa_addr_cntr_slice_im0[2]),
        .O(\n_0_sig_adjusted_addr_incr_ireg2[3]_i_3__0 ));
LUT5 #(
    .INIT(32'h15BFEA40)) 
     \sig_adjusted_addr_incr_ireg2[3]_i_4__0 
       (.I0(sig_btt_lt_b2mbaa_ireg1),
        .I1(sig_first_xfer_im0),
        .I2(sig_bytes_to_mbaa_ireg1[1]),
        .I3(\n_0_sig_btt_cntr_im0_reg[1] ),
        .I4(sig_mbaa_addr_cntr_slice_im0[1]),
        .O(\n_0_sig_adjusted_addr_incr_ireg2[3]_i_4__0 ));
LUT5 #(
    .INIT(32'h15BFEA40)) 
     \sig_adjusted_addr_incr_ireg2[3]_i_5__0 
       (.I0(sig_btt_lt_b2mbaa_ireg1),
        .I1(sig_first_xfer_im0),
        .I2(sig_bytes_to_mbaa_ireg1[0]),
        .I3(\n_0_sig_btt_cntr_im0_reg[0] ),
        .I4(sig_mbaa_addr_cntr_slice_im0[0]),
        .O(\n_0_sig_adjusted_addr_incr_ireg2[3]_i_5__0 ));
LUT4 #(
    .INIT(16'hAAC0)) 
     \sig_adjusted_addr_incr_ireg2[7]_i_2__0 
       (.I0(\n_0_sig_btt_cntr_im0_reg[7] ),
        .I1(sig_bytes_to_mbaa_ireg1[7]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .O(\n_0_sig_adjusted_addr_incr_ireg2[7]_i_2__0 ));
LUT4 #(
    .INIT(16'hAAC0)) 
     \sig_adjusted_addr_incr_ireg2[7]_i_3__0 
       (.I0(\n_0_sig_btt_cntr_im0_reg[6] ),
        .I1(sig_bytes_to_mbaa_ireg1[6]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .O(\n_0_sig_adjusted_addr_incr_ireg2[7]_i_3__0 ));
LUT4 #(
    .INIT(16'hAAC0)) 
     \sig_adjusted_addr_incr_ireg2[7]_i_4__0 
       (.I0(\n_0_sig_btt_cntr_im0_reg[5] ),
        .I1(sig_bytes_to_mbaa_ireg1[5]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .O(\n_0_sig_adjusted_addr_incr_ireg2[7]_i_4__0 ));
LUT5 #(
    .INIT(32'h15BFEA40)) 
     \sig_adjusted_addr_incr_ireg2[7]_i_5__0 
       (.I0(sig_btt_lt_b2mbaa_ireg1),
        .I1(sig_first_xfer_im0),
        .I2(sig_bytes_to_mbaa_ireg1[4]),
        .I3(\n_0_sig_btt_cntr_im0_reg[4] ),
        .I4(sig_mbaa_addr_cntr_slice_im0[4]),
        .O(\n_0_sig_adjusted_addr_incr_ireg2[7]_i_5__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_adjusted_addr_incr_ireg2_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[0]),
        .Q(\n_0_sig_adjusted_addr_incr_ireg2_reg[0] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_adjusted_addr_incr_ireg2_reg[10] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[10]),
        .Q(\n_0_sig_adjusted_addr_incr_ireg2_reg[10] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_adjusted_addr_incr_ireg2_reg[11] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[11]),
        .Q(\n_0_sig_adjusted_addr_incr_ireg2_reg[11] ),
        .R(sig_mmap_reset_reg));
CARRY4 \sig_adjusted_addr_incr_ireg2_reg[11]_i_1__0 
       (.CI(\n_0_sig_adjusted_addr_incr_ireg2_reg[7]_i_1__0 ),
        .CO({\NLW_sig_adjusted_addr_incr_ireg2_reg[11]_i_1__0_CO_UNCONNECTED [3],\n_1_sig_adjusted_addr_incr_ireg2_reg[11]_i_1__0 ,\n_2_sig_adjusted_addr_incr_ireg2_reg[11]_i_1__0 ,\n_3_sig_adjusted_addr_incr_ireg2_reg[11]_i_1__0 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(sig_adjusted_addr_incr_im1[11:8]),
        .S({\n_0_sig_adjusted_addr_incr_ireg2[11]_i_2__0 ,\n_0_sig_adjusted_addr_incr_ireg2[11]_i_3__0 ,\n_0_sig_adjusted_addr_incr_ireg2[11]_i_4__0 ,\n_0_sig_adjusted_addr_incr_ireg2[11]_i_5__0 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_adjusted_addr_incr_ireg2_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[1]),
        .Q(\n_0_sig_adjusted_addr_incr_ireg2_reg[1] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_adjusted_addr_incr_ireg2_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[2]),
        .Q(\n_0_sig_adjusted_addr_incr_ireg2_reg[2] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_adjusted_addr_incr_ireg2_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[3]),
        .Q(\n_0_sig_adjusted_addr_incr_ireg2_reg[3] ),
        .R(sig_mmap_reset_reg));
CARRY4 \sig_adjusted_addr_incr_ireg2_reg[3]_i_1__0 
       (.CI(\<const0> ),
        .CO({\n_0_sig_adjusted_addr_incr_ireg2_reg[3]_i_1__0 ,\n_1_sig_adjusted_addr_incr_ireg2_reg[3]_i_1__0 ,\n_2_sig_adjusted_addr_incr_ireg2_reg[3]_i_1__0 ,\n_3_sig_adjusted_addr_incr_ireg2_reg[3]_i_1__0 }),
        .CYINIT(\<const0> ),
        .DI({\n_0_sig_addr_cntr_incr_ireg2[3]_i_1__0 ,\n_0_sig_addr_cntr_incr_ireg2[2]_i_1__0 ,\n_0_sig_addr_cntr_incr_ireg2[1]_i_1__0 ,\n_0_sig_addr_cntr_incr_ireg2[0]_i_1__0 }),
        .O(sig_adjusted_addr_incr_im1[3:0]),
        .S({\n_0_sig_adjusted_addr_incr_ireg2[3]_i_2__0 ,\n_0_sig_adjusted_addr_incr_ireg2[3]_i_3__0 ,\n_0_sig_adjusted_addr_incr_ireg2[3]_i_4__0 ,\n_0_sig_adjusted_addr_incr_ireg2[3]_i_5__0 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_adjusted_addr_incr_ireg2_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[4]),
        .Q(\n_0_sig_adjusted_addr_incr_ireg2_reg[4] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_adjusted_addr_incr_ireg2_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[5]),
        .Q(\n_0_sig_adjusted_addr_incr_ireg2_reg[5] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_adjusted_addr_incr_ireg2_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[6]),
        .Q(\n_0_sig_adjusted_addr_incr_ireg2_reg[6] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_adjusted_addr_incr_ireg2_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[7]),
        .Q(\n_0_sig_adjusted_addr_incr_ireg2_reg[7] ),
        .R(sig_mmap_reset_reg));
CARRY4 \sig_adjusted_addr_incr_ireg2_reg[7]_i_1__0 
       (.CI(\n_0_sig_adjusted_addr_incr_ireg2_reg[3]_i_1__0 ),
        .CO({\n_0_sig_adjusted_addr_incr_ireg2_reg[7]_i_1__0 ,\n_1_sig_adjusted_addr_incr_ireg2_reg[7]_i_1__0 ,\n_2_sig_adjusted_addr_incr_ireg2_reg[7]_i_1__0 ,\n_3_sig_adjusted_addr_incr_ireg2_reg[7]_i_1__0 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\n_0_sig_addr_cntr_incr_ireg2[4]_i_1__0 }),
        .O(sig_adjusted_addr_incr_im1[7:4]),
        .S({\n_0_sig_adjusted_addr_incr_ireg2[7]_i_2__0 ,\n_0_sig_adjusted_addr_incr_ireg2[7]_i_3__0 ,\n_0_sig_adjusted_addr_incr_ireg2[7]_i_4__0 ,\n_0_sig_adjusted_addr_incr_ireg2[7]_i_5__0 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_adjusted_addr_incr_ireg2_reg[8] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[8]),
        .Q(\n_0_sig_adjusted_addr_incr_ireg2_reg[8] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_adjusted_addr_incr_ireg2_reg[9] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[9]),
        .Q(\n_0_sig_adjusted_addr_incr_ireg2_reg[9] ),
        .R(sig_mmap_reset_reg));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     sig_brst_cnt_eq_one_ireg1_i_2__0
       (.I0(\n_0_sig_btt_cntr_im0_reg[20] ),
        .I1(\n_0_sig_btt_cntr_im0_reg[22] ),
        .I2(\n_0_sig_btt_cntr_im0_reg[17] ),
        .I3(\n_0_sig_btt_cntr_im0_reg[18] ),
        .I4(\n_0_sig_btt_cntr_im0_reg[21] ),
        .I5(\n_0_sig_btt_cntr_im0_reg[16] ),
        .O(O12));
LUT6 #(
    .INIT(64'h0000000000000004)) 
     sig_brst_cnt_eq_one_ireg1_i_3__0
       (.I0(\n_0_sig_btt_cntr_im0_reg[19] ),
        .I1(\n_0_sig_btt_cntr_im0_reg[12] ),
        .I2(\n_0_sig_btt_cntr_im0_reg[15] ),
        .I3(sig_mmap_reset_reg),
        .I4(\n_0_sig_btt_cntr_im0_reg[13] ),
        .I5(\n_0_sig_btt_cntr_im0_reg[14] ),
        .O(O11));
FDRE #(
    .INIT(1'b0)) 
     sig_brst_cnt_eq_one_ireg1_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(I4),
        .Q(O3),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'h0000000100000000)) 
     sig_brst_cnt_eq_zero_ireg1_i_1__0
       (.I0(\n_0_sig_btt_cntr_im0_reg[22] ),
        .I1(\n_0_sig_btt_cntr_im0_reg[21] ),
        .I2(\n_0_sig_btt_cntr_im0_reg[20] ),
        .I3(\n_0_sig_btt_cntr_im0_reg[17] ),
        .I4(\n_0_sig_btt_cntr_im0_reg[16] ),
        .I5(n_0_sig_brst_cnt_eq_zero_ireg1_i_2__0),
        .O(sig_brst_cnt_eq_zero_im0));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     sig_brst_cnt_eq_zero_ireg1_i_2__0
       (.I0(\n_0_sig_btt_cntr_im0_reg[19] ),
        .I1(\n_0_sig_btt_cntr_im0_reg[18] ),
        .I2(\n_0_sig_btt_cntr_im0_reg[14] ),
        .I3(\n_0_sig_btt_cntr_im0_reg[15] ),
        .I4(\n_0_sig_btt_cntr_im0_reg[12] ),
        .I5(\n_0_sig_btt_cntr_im0_reg[13] ),
        .O(n_0_sig_brst_cnt_eq_zero_ireg1_i_2__0));
FDRE #(
    .INIT(1'b0)) 
     sig_brst_cnt_eq_zero_ireg1_reg
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_brst_cnt_eq_zero_im0),
        .Q(sig_brst_cnt_eq_zero_ireg1),
        .R(sig_mmap_reset_reg));
LUT4 #(
    .INIT(16'h8BB8)) 
     \sig_btt_cntr_im0[0]_i_1__0 
       (.I0(I13[0]),
        .I1(sig_push_input_reg12_out),
        .I2(sig_addr_cntr_incr_ireg2[0]),
        .I3(\n_0_sig_btt_cntr_im0_reg[0] ),
        .O(p_1_in__0[0]));
LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
     \sig_btt_cntr_im0[10]_i_1__0 
       (.I0(I13[10]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(O1),
        .I5(sig_btt_cntr_im00[10]),
        .O(p_1_in__0[10]));
LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
     \sig_btt_cntr_im0[11]_i_1__0 
       (.I0(I13[11]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(O1),
        .I5(sig_btt_cntr_im00[11]),
        .O(p_1_in__0[11]));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr_im0[11]_i_3__0 
       (.I0(\n_0_sig_btt_cntr_im0_reg[11] ),
        .I1(sig_addr_cntr_incr_ireg2[11]),
        .O(\n_0_sig_btt_cntr_im0[11]_i_3__0 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr_im0[11]_i_4__0 
       (.I0(\n_0_sig_btt_cntr_im0_reg[10] ),
        .I1(sig_addr_cntr_incr_ireg2[10]),
        .O(\n_0_sig_btt_cntr_im0[11]_i_4__0 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr_im0[11]_i_5__0 
       (.I0(\n_0_sig_btt_cntr_im0_reg[9] ),
        .I1(sig_addr_cntr_incr_ireg2[9]),
        .O(\n_0_sig_btt_cntr_im0[11]_i_5__0 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr_im0[11]_i_6__0 
       (.I0(Q),
        .I1(sig_addr_cntr_incr_ireg2[8]),
        .O(\n_0_sig_btt_cntr_im0[11]_i_6__0 ));
LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
     \sig_btt_cntr_im0[12]_i_1__0 
       (.I0(I13[12]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(O1),
        .I5(sig_btt_cntr_im00[12]),
        .O(p_1_in__0[12]));
LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
     \sig_btt_cntr_im0[13]_i_1__0 
       (.I0(I13[13]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(O1),
        .I5(sig_btt_cntr_im00[13]),
        .O(p_1_in__0[13]));
LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
     \sig_btt_cntr_im0[14]_i_1__0 
       (.I0(I13[14]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(O1),
        .I5(sig_btt_cntr_im00[14]),
        .O(p_1_in__0[14]));
LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
     \sig_btt_cntr_im0[15]_i_1__0 
       (.I0(I13[15]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(O1),
        .I5(sig_btt_cntr_im00[15]),
        .O(p_1_in__0[15]));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr_im0[15]_i_3__0 
       (.I0(\n_0_sig_btt_cntr_im0_reg[15] ),
        .I1(sig_addr_cntr_incr_ireg2[15]),
        .O(\n_0_sig_btt_cntr_im0[15]_i_3__0 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr_im0[15]_i_4__0 
       (.I0(\n_0_sig_btt_cntr_im0_reg[14] ),
        .I1(sig_addr_cntr_incr_ireg2[14]),
        .O(\n_0_sig_btt_cntr_im0[15]_i_4__0 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr_im0[15]_i_5__0 
       (.I0(\n_0_sig_btt_cntr_im0_reg[13] ),
        .I1(sig_addr_cntr_incr_ireg2[13]),
        .O(\n_0_sig_btt_cntr_im0[15]_i_5__0 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr_im0[15]_i_6__0 
       (.I0(\n_0_sig_btt_cntr_im0_reg[12] ),
        .I1(sig_addr_cntr_incr_ireg2[12]),
        .O(\n_0_sig_btt_cntr_im0[15]_i_6__0 ));
LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
     \sig_btt_cntr_im0[16]_i_1__0 
       (.I0(I13[16]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(O1),
        .I5(sig_btt_cntr_im00[16]),
        .O(p_1_in__0[16]));
LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
     \sig_btt_cntr_im0[17]_i_1__0 
       (.I0(I13[17]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(O1),
        .I5(sig_btt_cntr_im00[17]),
        .O(p_1_in__0[17]));
LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
     \sig_btt_cntr_im0[18]_i_1__0 
       (.I0(I13[18]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(O1),
        .I5(sig_btt_cntr_im00[18]),
        .O(p_1_in__0[18]));
LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
     \sig_btt_cntr_im0[19]_i_1__0 
       (.I0(I13[19]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(O1),
        .I5(sig_btt_cntr_im00[19]),
        .O(p_1_in__0[19]));
LUT1 #(
    .INIT(2'h1)) 
     \sig_btt_cntr_im0[19]_i_3__0 
       (.I0(\n_0_sig_btt_cntr_im0_reg[19] ),
        .O(\n_0_sig_btt_cntr_im0[19]_i_3__0 ));
LUT1 #(
    .INIT(2'h1)) 
     \sig_btt_cntr_im0[19]_i_4__0 
       (.I0(\n_0_sig_btt_cntr_im0_reg[18] ),
        .O(\n_0_sig_btt_cntr_im0[19]_i_4__0 ));
LUT1 #(
    .INIT(2'h1)) 
     \sig_btt_cntr_im0[19]_i_5__0 
       (.I0(\n_0_sig_btt_cntr_im0_reg[17] ),
        .O(\n_0_sig_btt_cntr_im0[19]_i_5__0 ));
LUT1 #(
    .INIT(2'h1)) 
     \sig_btt_cntr_im0[19]_i_6__0 
       (.I0(\n_0_sig_btt_cntr_im0_reg[16] ),
        .O(\n_0_sig_btt_cntr_im0[19]_i_6__0 ));
LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
     \sig_btt_cntr_im0[1]_i_1__0 
       (.I0(I13[1]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(O1),
        .I5(sig_btt_cntr_im00[1]),
        .O(p_1_in__0[1]));
LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
     \sig_btt_cntr_im0[20]_i_1__0 
       (.I0(I13[20]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(O1),
        .I5(sig_btt_cntr_im00[20]),
        .O(p_1_in__0[20]));
LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
     \sig_btt_cntr_im0[21]_i_1__0 
       (.I0(I13[21]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(O1),
        .I5(sig_btt_cntr_im00[21]),
        .O(p_1_in__0[21]));
LUT5 #(
    .INIT(32'hFFFF1000)) 
     \sig_btt_cntr_im0[22]_i_1__0 
       (.I0(O1),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_pop_xfer_reg0_out),
        .O(\n_0_sig_btt_cntr_im0[22]_i_1__0 ));
LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
     \sig_btt_cntr_im0[22]_i_2__0 
       (.I0(I13[22]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(O1),
        .I5(sig_btt_cntr_im00[22]),
        .O(p_1_in__0[22]));
LUT1 #(
    .INIT(2'h1)) 
     \sig_btt_cntr_im0[22]_i_4__0 
       (.I0(\n_0_sig_btt_cntr_im0_reg[22] ),
        .O(\n_0_sig_btt_cntr_im0[22]_i_4__0 ));
LUT1 #(
    .INIT(2'h1)) 
     \sig_btt_cntr_im0[22]_i_5__0 
       (.I0(\n_0_sig_btt_cntr_im0_reg[21] ),
        .O(\n_0_sig_btt_cntr_im0[22]_i_5__0 ));
LUT1 #(
    .INIT(2'h1)) 
     \sig_btt_cntr_im0[22]_i_6__0 
       (.I0(\n_0_sig_btt_cntr_im0_reg[20] ),
        .O(\n_0_sig_btt_cntr_im0[22]_i_6__0 ));
LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
     \sig_btt_cntr_im0[2]_i_1__0 
       (.I0(I13[2]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(O1),
        .I5(sig_btt_cntr_im00[2]),
        .O(p_1_in__0[2]));
LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
     \sig_btt_cntr_im0[3]_i_1__0 
       (.I0(I13[3]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(O1),
        .I5(sig_btt_cntr_im00[3]),
        .O(p_1_in__0[3]));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr_im0[3]_i_3__0 
       (.I0(\n_0_sig_btt_cntr_im0_reg[3] ),
        .I1(sig_addr_cntr_incr_ireg2[3]),
        .O(\n_0_sig_btt_cntr_im0[3]_i_3__0 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr_im0[3]_i_4__0 
       (.I0(\n_0_sig_btt_cntr_im0_reg[2] ),
        .I1(sig_addr_cntr_incr_ireg2[2]),
        .O(\n_0_sig_btt_cntr_im0[3]_i_4__0 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr_im0[3]_i_5__0 
       (.I0(\n_0_sig_btt_cntr_im0_reg[1] ),
        .I1(sig_addr_cntr_incr_ireg2[1]),
        .O(\n_0_sig_btt_cntr_im0[3]_i_5__0 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr_im0[3]_i_6__0 
       (.I0(\n_0_sig_btt_cntr_im0_reg[0] ),
        .I1(sig_addr_cntr_incr_ireg2[0]),
        .O(\n_0_sig_btt_cntr_im0[3]_i_6__0 ));
LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
     \sig_btt_cntr_im0[4]_i_1__0 
       (.I0(I13[4]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(O1),
        .I5(sig_btt_cntr_im00[4]),
        .O(p_1_in__0[4]));
LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
     \sig_btt_cntr_im0[5]_i_1__0 
       (.I0(I13[5]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(O1),
        .I5(sig_btt_cntr_im00[5]),
        .O(p_1_in__0[5]));
LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
     \sig_btt_cntr_im0[6]_i_1__0 
       (.I0(I13[6]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(O1),
        .I5(sig_btt_cntr_im00[6]),
        .O(p_1_in__0[6]));
LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
     \sig_btt_cntr_im0[7]_i_1__0 
       (.I0(I13[7]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(O1),
        .I5(sig_btt_cntr_im00[7]),
        .O(p_1_in__0[7]));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr_im0[7]_i_3__0 
       (.I0(\n_0_sig_btt_cntr_im0_reg[7] ),
        .I1(sig_addr_cntr_incr_ireg2[7]),
        .O(\n_0_sig_btt_cntr_im0[7]_i_3__0 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr_im0[7]_i_4__0 
       (.I0(\n_0_sig_btt_cntr_im0_reg[6] ),
        .I1(sig_addr_cntr_incr_ireg2[6]),
        .O(\n_0_sig_btt_cntr_im0[7]_i_4__0 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr_im0[7]_i_5__0 
       (.I0(\n_0_sig_btt_cntr_im0_reg[5] ),
        .I1(sig_addr_cntr_incr_ireg2[5]),
        .O(\n_0_sig_btt_cntr_im0[7]_i_5__0 ));
LUT2 #(
    .INIT(4'h9)) 
     \sig_btt_cntr_im0[7]_i_6__0 
       (.I0(\n_0_sig_btt_cntr_im0_reg[4] ),
        .I1(sig_addr_cntr_incr_ireg2[4]),
        .O(\n_0_sig_btt_cntr_im0[7]_i_6__0 ));
LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
     \sig_btt_cntr_im0[8]_i_1__0 
       (.I0(I13[8]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(O1),
        .I5(sig_btt_cntr_im00[8]),
        .O(p_1_in__0[8]));
LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
     \sig_btt_cntr_im0[9]_i_1__0 
       (.I0(I13[9]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(O1),
        .I5(sig_btt_cntr_im00[9]),
        .O(p_1_in__0[9]));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[0] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1__0 ),
        .D(p_1_in__0[0]),
        .Q(\n_0_sig_btt_cntr_im0_reg[0] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[10] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1__0 ),
        .D(p_1_in__0[10]),
        .Q(\n_0_sig_btt_cntr_im0_reg[10] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[11] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1__0 ),
        .D(p_1_in__0[11]),
        .Q(\n_0_sig_btt_cntr_im0_reg[11] ),
        .R(sig_mmap_reset_reg));
CARRY4 \sig_btt_cntr_im0_reg[11]_i_2__0 
       (.CI(\n_0_sig_btt_cntr_im0_reg[7]_i_2__0 ),
        .CO({\n_0_sig_btt_cntr_im0_reg[11]_i_2__0 ,\n_1_sig_btt_cntr_im0_reg[11]_i_2__0 ,\n_2_sig_btt_cntr_im0_reg[11]_i_2__0 ,\n_3_sig_btt_cntr_im0_reg[11]_i_2__0 }),
        .CYINIT(\<const0> ),
        .DI({\n_0_sig_btt_cntr_im0_reg[11] ,\n_0_sig_btt_cntr_im0_reg[10] ,\n_0_sig_btt_cntr_im0_reg[9] ,Q}),
        .O(sig_btt_cntr_im00[11:8]),
        .S({\n_0_sig_btt_cntr_im0[11]_i_3__0 ,\n_0_sig_btt_cntr_im0[11]_i_4__0 ,\n_0_sig_btt_cntr_im0[11]_i_5__0 ,\n_0_sig_btt_cntr_im0[11]_i_6__0 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[12] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1__0 ),
        .D(p_1_in__0[12]),
        .Q(\n_0_sig_btt_cntr_im0_reg[12] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[13] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1__0 ),
        .D(p_1_in__0[13]),
        .Q(\n_0_sig_btt_cntr_im0_reg[13] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[14] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1__0 ),
        .D(p_1_in__0[14]),
        .Q(\n_0_sig_btt_cntr_im0_reg[14] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[15] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1__0 ),
        .D(p_1_in__0[15]),
        .Q(\n_0_sig_btt_cntr_im0_reg[15] ),
        .R(sig_mmap_reset_reg));
CARRY4 \sig_btt_cntr_im0_reg[15]_i_2__0 
       (.CI(\n_0_sig_btt_cntr_im0_reg[11]_i_2__0 ),
        .CO({\n_0_sig_btt_cntr_im0_reg[15]_i_2__0 ,\n_1_sig_btt_cntr_im0_reg[15]_i_2__0 ,\n_2_sig_btt_cntr_im0_reg[15]_i_2__0 ,\n_3_sig_btt_cntr_im0_reg[15]_i_2__0 }),
        .CYINIT(\<const0> ),
        .DI({\n_0_sig_btt_cntr_im0_reg[15] ,\n_0_sig_btt_cntr_im0_reg[14] ,\n_0_sig_btt_cntr_im0_reg[13] ,\n_0_sig_btt_cntr_im0_reg[12] }),
        .O(sig_btt_cntr_im00[15:12]),
        .S({\n_0_sig_btt_cntr_im0[15]_i_3__0 ,\n_0_sig_btt_cntr_im0[15]_i_4__0 ,\n_0_sig_btt_cntr_im0[15]_i_5__0 ,\n_0_sig_btt_cntr_im0[15]_i_6__0 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[16] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1__0 ),
        .D(p_1_in__0[16]),
        .Q(\n_0_sig_btt_cntr_im0_reg[16] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[17] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1__0 ),
        .D(p_1_in__0[17]),
        .Q(\n_0_sig_btt_cntr_im0_reg[17] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[18] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1__0 ),
        .D(p_1_in__0[18]),
        .Q(\n_0_sig_btt_cntr_im0_reg[18] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[19] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1__0 ),
        .D(p_1_in__0[19]),
        .Q(\n_0_sig_btt_cntr_im0_reg[19] ),
        .R(sig_mmap_reset_reg));
CARRY4 \sig_btt_cntr_im0_reg[19]_i_2__0 
       (.CI(\n_0_sig_btt_cntr_im0_reg[15]_i_2__0 ),
        .CO({\n_0_sig_btt_cntr_im0_reg[19]_i_2__0 ,\n_1_sig_btt_cntr_im0_reg[19]_i_2__0 ,\n_2_sig_btt_cntr_im0_reg[19]_i_2__0 ,\n_3_sig_btt_cntr_im0_reg[19]_i_2__0 }),
        .CYINIT(\<const0> ),
        .DI({\n_0_sig_btt_cntr_im0_reg[19] ,\n_0_sig_btt_cntr_im0_reg[18] ,\n_0_sig_btt_cntr_im0_reg[17] ,\n_0_sig_btt_cntr_im0_reg[16] }),
        .O(sig_btt_cntr_im00[19:16]),
        .S({\n_0_sig_btt_cntr_im0[19]_i_3__0 ,\n_0_sig_btt_cntr_im0[19]_i_4__0 ,\n_0_sig_btt_cntr_im0[19]_i_5__0 ,\n_0_sig_btt_cntr_im0[19]_i_6__0 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[1] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1__0 ),
        .D(p_1_in__0[1]),
        .Q(\n_0_sig_btt_cntr_im0_reg[1] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[20] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1__0 ),
        .D(p_1_in__0[20]),
        .Q(\n_0_sig_btt_cntr_im0_reg[20] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[21] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1__0 ),
        .D(p_1_in__0[21]),
        .Q(\n_0_sig_btt_cntr_im0_reg[21] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[22] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1__0 ),
        .D(p_1_in__0[22]),
        .Q(\n_0_sig_btt_cntr_im0_reg[22] ),
        .R(sig_mmap_reset_reg));
CARRY4 \sig_btt_cntr_im0_reg[22]_i_3__0 
       (.CI(\n_0_sig_btt_cntr_im0_reg[19]_i_2__0 ),
        .CO({\NLW_sig_btt_cntr_im0_reg[22]_i_3__0_CO_UNCONNECTED [3:2],\n_2_sig_btt_cntr_im0_reg[22]_i_3__0 ,\n_3_sig_btt_cntr_im0_reg[22]_i_3__0 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\n_0_sig_btt_cntr_im0_reg[21] ,\n_0_sig_btt_cntr_im0_reg[20] }),
        .O({\NLW_sig_btt_cntr_im0_reg[22]_i_3__0_O_UNCONNECTED [3],sig_btt_cntr_im00[22:20]}),
        .S({\<const0> ,\n_0_sig_btt_cntr_im0[22]_i_4__0 ,\n_0_sig_btt_cntr_im0[22]_i_5__0 ,\n_0_sig_btt_cntr_im0[22]_i_6__0 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[2] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1__0 ),
        .D(p_1_in__0[2]),
        .Q(\n_0_sig_btt_cntr_im0_reg[2] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[3] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1__0 ),
        .D(p_1_in__0[3]),
        .Q(\n_0_sig_btt_cntr_im0_reg[3] ),
        .R(sig_mmap_reset_reg));
CARRY4 \sig_btt_cntr_im0_reg[3]_i_2__0 
       (.CI(\<const0> ),
        .CO({\n_0_sig_btt_cntr_im0_reg[3]_i_2__0 ,\n_1_sig_btt_cntr_im0_reg[3]_i_2__0 ,\n_2_sig_btt_cntr_im0_reg[3]_i_2__0 ,\n_3_sig_btt_cntr_im0_reg[3]_i_2__0 }),
        .CYINIT(\<const1> ),
        .DI({\n_0_sig_btt_cntr_im0_reg[3] ,\n_0_sig_btt_cntr_im0_reg[2] ,\n_0_sig_btt_cntr_im0_reg[1] ,\n_0_sig_btt_cntr_im0_reg[0] }),
        .O({sig_btt_cntr_im00[3:1],\NLW_sig_btt_cntr_im0_reg[3]_i_2__0_O_UNCONNECTED [0]}),
        .S({\n_0_sig_btt_cntr_im0[3]_i_3__0 ,\n_0_sig_btt_cntr_im0[3]_i_4__0 ,\n_0_sig_btt_cntr_im0[3]_i_5__0 ,\n_0_sig_btt_cntr_im0[3]_i_6__0 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[4] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1__0 ),
        .D(p_1_in__0[4]),
        .Q(\n_0_sig_btt_cntr_im0_reg[4] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[5] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1__0 ),
        .D(p_1_in__0[5]),
        .Q(\n_0_sig_btt_cntr_im0_reg[5] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[6] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1__0 ),
        .D(p_1_in__0[6]),
        .Q(\n_0_sig_btt_cntr_im0_reg[6] ),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[7] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1__0 ),
        .D(p_1_in__0[7]),
        .Q(\n_0_sig_btt_cntr_im0_reg[7] ),
        .R(sig_mmap_reset_reg));
CARRY4 \sig_btt_cntr_im0_reg[7]_i_2__0 
       (.CI(\n_0_sig_btt_cntr_im0_reg[3]_i_2__0 ),
        .CO({\n_0_sig_btt_cntr_im0_reg[7]_i_2__0 ,\n_1_sig_btt_cntr_im0_reg[7]_i_2__0 ,\n_2_sig_btt_cntr_im0_reg[7]_i_2__0 ,\n_3_sig_btt_cntr_im0_reg[7]_i_2__0 }),
        .CYINIT(\<const0> ),
        .DI({\n_0_sig_btt_cntr_im0_reg[7] ,\n_0_sig_btt_cntr_im0_reg[6] ,\n_0_sig_btt_cntr_im0_reg[5] ,\n_0_sig_btt_cntr_im0_reg[4] }),
        .O(sig_btt_cntr_im00[7:4]),
        .S({\n_0_sig_btt_cntr_im0[7]_i_3__0 ,\n_0_sig_btt_cntr_im0[7]_i_4__0 ,\n_0_sig_btt_cntr_im0[7]_i_5__0 ,\n_0_sig_btt_cntr_im0[7]_i_6__0 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[8] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1__0 ),
        .D(p_1_in__0[8]),
        .Q(Q),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_btt_cntr_im0_reg[9] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_btt_cntr_im0[22]_i_1__0 ),
        .D(p_1_in__0[9]),
        .Q(\n_0_sig_btt_cntr_im0_reg[9] ),
        .R(sig_mmap_reset_reg));
(* SOFT_HLUTNM = "soft_lutpair249" *) 
   LUT2 #(
    .INIT(4'h8)) 
     sig_btt_eq_b2mbaa_ireg1_i_1__0
       (.I0(sig_brst_cnt_eq_zero_im0),
        .I1(sig_btt_eq_b2mbaa_im01),
        .O(sig_btt_eq_b2mbaa_im0));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     sig_btt_eq_b2mbaa_ireg1_i_6__0
       (.I0(sig_bytes_to_mbaa_im0_0[11]),
        .I1(\n_0_sig_btt_cntr_im0_reg[11] ),
        .I2(sig_bytes_to_mbaa_im0_0[9]),
        .I3(\n_0_sig_btt_cntr_im0_reg[9] ),
        .I4(\n_0_sig_btt_cntr_im0_reg[10] ),
        .I5(sig_bytes_to_mbaa_im0_0[10]),
        .O(n_0_sig_btt_eq_b2mbaa_ireg1_i_6__0));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     sig_btt_eq_b2mbaa_ireg1_i_7__0
       (.I0(sig_bytes_to_mbaa_im0_0[8]),
        .I1(Q),
        .I2(sig_bytes_to_mbaa_im0_0[6]),
        .I3(\n_0_sig_btt_cntr_im0_reg[6] ),
        .I4(\n_0_sig_btt_cntr_im0_reg[7] ),
        .I5(sig_bytes_to_mbaa_im0_0[7]),
        .O(n_0_sig_btt_eq_b2mbaa_ireg1_i_7__0));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     sig_btt_eq_b2mbaa_ireg1_i_8__0
       (.I0(sig_bytes_to_mbaa_im0_0[5]),
        .I1(\n_0_sig_btt_cntr_im0_reg[5] ),
        .I2(sig_bytes_to_mbaa_im0_0[3]),
        .I3(\n_0_sig_btt_cntr_im0_reg[3] ),
        .I4(\n_0_sig_btt_cntr_im0_reg[4] ),
        .I5(sig_bytes_to_mbaa_im0_0[4]),
        .O(n_0_sig_btt_eq_b2mbaa_ireg1_i_8__0));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     sig_btt_eq_b2mbaa_ireg1_i_9__0
       (.I0(sig_bytes_to_mbaa_im0_0[2]),
        .I1(\n_0_sig_btt_cntr_im0_reg[2] ),
        .I2(sig_bytes_to_mbaa_im0_0[0]),
        .I3(\n_0_sig_btt_cntr_im0_reg[0] ),
        .I4(\n_0_sig_btt_cntr_im0_reg[1] ),
        .I5(sig_bytes_to_mbaa_im0_0[1]),
        .O(n_0_sig_btt_eq_b2mbaa_ireg1_i_9__0));
FDRE #(
    .INIT(1'b0)) 
     sig_btt_eq_b2mbaa_ireg1_reg
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_btt_eq_b2mbaa_im0),
        .Q(sig_btt_eq_b2mbaa_ireg1),
        .R(sig_mmap_reset_reg));
CARRY4 sig_btt_eq_b2mbaa_ireg1_reg_i_2__0
       (.CI(n_0_sig_btt_eq_b2mbaa_ireg1_reg_i_3__0),
        .CO({NLW_sig_btt_eq_b2mbaa_ireg1_reg_i_2__0_CO_UNCONNECTED[3:2],sig_btt_eq_b2mbaa_im01,n_3_sig_btt_eq_b2mbaa_ireg1_reg_i_2__0}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(NLW_sig_btt_eq_b2mbaa_ireg1_reg_i_2__0_O_UNCONNECTED[3:0]),
        .S({\<const0> ,\<const0> ,I12}));
CARRY4 sig_btt_eq_b2mbaa_ireg1_reg_i_3__0
       (.CI(\<const0> ),
        .CO({n_0_sig_btt_eq_b2mbaa_ireg1_reg_i_3__0,n_1_sig_btt_eq_b2mbaa_ireg1_reg_i_3__0,n_2_sig_btt_eq_b2mbaa_ireg1_reg_i_3__0,n_3_sig_btt_eq_b2mbaa_ireg1_reg_i_3__0}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(NLW_sig_btt_eq_b2mbaa_ireg1_reg_i_3__0_O_UNCONNECTED[3:0]),
        .S({n_0_sig_btt_eq_b2mbaa_ireg1_i_6__0,n_0_sig_btt_eq_b2mbaa_ireg1_i_7__0,n_0_sig_btt_eq_b2mbaa_ireg1_i_8__0,n_0_sig_btt_eq_b2mbaa_ireg1_i_9__0}));
LUT4 #(
    .INIT(16'h22B2)) 
     sig_btt_lt_b2mbaa_ireg1_i_10__0
       (.I0(sig_bytes_to_mbaa_im0_0[7]),
        .I1(\n_0_sig_btt_cntr_im0_reg[7] ),
        .I2(sig_bytes_to_mbaa_im0_0[6]),
        .I3(\n_0_sig_btt_cntr_im0_reg[6] ),
        .O(n_0_sig_btt_lt_b2mbaa_ireg1_i_10__0));
LUT4 #(
    .INIT(16'h22B2)) 
     sig_btt_lt_b2mbaa_ireg1_i_11__0
       (.I0(sig_bytes_to_mbaa_im0_0[5]),
        .I1(\n_0_sig_btt_cntr_im0_reg[5] ),
        .I2(sig_bytes_to_mbaa_im0_0[4]),
        .I3(\n_0_sig_btt_cntr_im0_reg[4] ),
        .O(n_0_sig_btt_lt_b2mbaa_ireg1_i_11__0));
LUT4 #(
    .INIT(16'h22B2)) 
     sig_btt_lt_b2mbaa_ireg1_i_12__0
       (.I0(sig_bytes_to_mbaa_im0_0[3]),
        .I1(\n_0_sig_btt_cntr_im0_reg[3] ),
        .I2(sig_bytes_to_mbaa_im0_0[2]),
        .I3(\n_0_sig_btt_cntr_im0_reg[2] ),
        .O(n_0_sig_btt_lt_b2mbaa_ireg1_i_12__0));
LUT4 #(
    .INIT(16'h22B2)) 
     sig_btt_lt_b2mbaa_ireg1_i_13__0
       (.I0(sig_bytes_to_mbaa_im0_0[1]),
        .I1(\n_0_sig_btt_cntr_im0_reg[1] ),
        .I2(sig_bytes_to_mbaa_im0_0[0]),
        .I3(\n_0_sig_btt_cntr_im0_reg[0] ),
        .O(n_0_sig_btt_lt_b2mbaa_ireg1_i_13__0));
LUT4 #(
    .INIT(16'h9009)) 
     sig_btt_lt_b2mbaa_ireg1_i_14__0
       (.I0(\n_0_sig_btt_cntr_im0_reg[7] ),
        .I1(sig_bytes_to_mbaa_im0_0[7]),
        .I2(\n_0_sig_btt_cntr_im0_reg[6] ),
        .I3(sig_bytes_to_mbaa_im0_0[6]),
        .O(n_0_sig_btt_lt_b2mbaa_ireg1_i_14__0));
LUT4 #(
    .INIT(16'h9009)) 
     sig_btt_lt_b2mbaa_ireg1_i_15__0
       (.I0(\n_0_sig_btt_cntr_im0_reg[5] ),
        .I1(sig_bytes_to_mbaa_im0_0[5]),
        .I2(\n_0_sig_btt_cntr_im0_reg[4] ),
        .I3(sig_bytes_to_mbaa_im0_0[4]),
        .O(n_0_sig_btt_lt_b2mbaa_ireg1_i_15__0));
LUT4 #(
    .INIT(16'h9009)) 
     sig_btt_lt_b2mbaa_ireg1_i_16__0
       (.I0(\n_0_sig_btt_cntr_im0_reg[3] ),
        .I1(sig_bytes_to_mbaa_im0_0[3]),
        .I2(\n_0_sig_btt_cntr_im0_reg[2] ),
        .I3(sig_bytes_to_mbaa_im0_0[2]),
        .O(n_0_sig_btt_lt_b2mbaa_ireg1_i_16__0));
LUT4 #(
    .INIT(16'h9009)) 
     sig_btt_lt_b2mbaa_ireg1_i_17__0
       (.I0(\n_0_sig_btt_cntr_im0_reg[1] ),
        .I1(sig_bytes_to_mbaa_im0_0[1]),
        .I2(\n_0_sig_btt_cntr_im0_reg[0] ),
        .I3(sig_bytes_to_mbaa_im0_0[0]),
        .O(n_0_sig_btt_lt_b2mbaa_ireg1_i_17__0));
(* SOFT_HLUTNM = "soft_lutpair249" *) 
   LUT2 #(
    .INIT(4'h8)) 
     sig_btt_lt_b2mbaa_ireg1_i_1__0
       (.I0(sig_btt_lt_b2mbaa_im01),
        .I1(sig_brst_cnt_eq_zero_im0),
        .O(sig_btt_lt_b2mbaa_im0));
LUT5 #(
    .INIT(32'hFFFF22B2)) 
     sig_btt_lt_b2mbaa_ireg1_i_5__0
       (.I0(sig_bytes_to_mbaa_im0_0[11]),
        .I1(\n_0_sig_btt_cntr_im0_reg[11] ),
        .I2(sig_bytes_to_mbaa_im0_0[10]),
        .I3(\n_0_sig_btt_cntr_im0_reg[10] ),
        .I4(sig_bytes_to_mbaa_im0[0]),
        .O(n_0_sig_btt_lt_b2mbaa_ireg1_i_5__0));
LUT4 #(
    .INIT(16'h22B2)) 
     sig_btt_lt_b2mbaa_ireg1_i_6__0
       (.I0(sig_bytes_to_mbaa_im0_0[9]),
        .I1(\n_0_sig_btt_cntr_im0_reg[9] ),
        .I2(sig_bytes_to_mbaa_im0_0[8]),
        .I3(Q),
        .O(n_0_sig_btt_lt_b2mbaa_ireg1_i_6__0));
LUT5 #(
    .INIT(32'h41000041)) 
     sig_btt_lt_b2mbaa_ireg1_i_8__0
       (.I0(sig_bytes_to_mbaa_im0[0]),
        .I1(sig_bytes_to_mbaa_im0_0[11]),
        .I2(\n_0_sig_btt_cntr_im0_reg[11] ),
        .I3(\n_0_sig_btt_cntr_im0_reg[10] ),
        .I4(sig_bytes_to_mbaa_im0_0[10]),
        .O(n_0_sig_btt_lt_b2mbaa_ireg1_i_8__0));
LUT4 #(
    .INIT(16'h9009)) 
     sig_btt_lt_b2mbaa_ireg1_i_9__0
       (.I0(\n_0_sig_btt_cntr_im0_reg[9] ),
        .I1(sig_bytes_to_mbaa_im0_0[9]),
        .I2(Q),
        .I3(sig_bytes_to_mbaa_im0_0[8]),
        .O(n_0_sig_btt_lt_b2mbaa_ireg1_i_9__0));
FDRE #(
    .INIT(1'b0)) 
     sig_btt_lt_b2mbaa_ireg1_reg
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_btt_lt_b2mbaa_im0),
        .Q(sig_btt_lt_b2mbaa_ireg1),
        .R(sig_mmap_reset_reg));
CARRY4 sig_btt_lt_b2mbaa_ireg1_reg_i_2__0
       (.CI(n_0_sig_btt_lt_b2mbaa_ireg1_reg_i_3__0),
        .CO({NLW_sig_btt_lt_b2mbaa_ireg1_reg_i_2__0_CO_UNCONNECTED[3],sig_btt_lt_b2mbaa_im01,n_2_sig_btt_lt_b2mbaa_ireg1_reg_i_2__0,n_3_sig_btt_lt_b2mbaa_ireg1_reg_i_2__0}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,I10,n_0_sig_btt_lt_b2mbaa_ireg1_i_5__0,n_0_sig_btt_lt_b2mbaa_ireg1_i_6__0}),
        .O(NLW_sig_btt_lt_b2mbaa_ireg1_reg_i_2__0_O_UNCONNECTED[3:0]),
        .S({\<const0> ,I11,n_0_sig_btt_lt_b2mbaa_ireg1_i_8__0,n_0_sig_btt_lt_b2mbaa_ireg1_i_9__0}));
CARRY4 sig_btt_lt_b2mbaa_ireg1_reg_i_3__0
       (.CI(\<const0> ),
        .CO({n_0_sig_btt_lt_b2mbaa_ireg1_reg_i_3__0,n_1_sig_btt_lt_b2mbaa_ireg1_reg_i_3__0,n_2_sig_btt_lt_b2mbaa_ireg1_reg_i_3__0,n_3_sig_btt_lt_b2mbaa_ireg1_reg_i_3__0}),
        .CYINIT(\<const0> ),
        .DI({n_0_sig_btt_lt_b2mbaa_ireg1_i_10__0,n_0_sig_btt_lt_b2mbaa_ireg1_i_11__0,n_0_sig_btt_lt_b2mbaa_ireg1_i_12__0,n_0_sig_btt_lt_b2mbaa_ireg1_i_13__0}),
        .O(NLW_sig_btt_lt_b2mbaa_ireg1_reg_i_3__0_O_UNCONNECTED[3:0]),
        .S({n_0_sig_btt_lt_b2mbaa_ireg1_i_14__0,n_0_sig_btt_lt_b2mbaa_ireg1_i_15__0,n_0_sig_btt_lt_b2mbaa_ireg1_i_16__0,n_0_sig_btt_lt_b2mbaa_ireg1_i_17__0}));
LUT1 #(
    .INIT(2'h1)) 
     \sig_bytes_to_mbaa_ireg1[11]_i_2__0 
       (.I0(sig_mbaa_addr_cntr_slice_im0[11]),
        .O(\n_0_sig_bytes_to_mbaa_ireg1[11]_i_2__0 ));
LUT1 #(
    .INIT(2'h1)) 
     \sig_bytes_to_mbaa_ireg1[11]_i_3__0 
       (.I0(sig_mbaa_addr_cntr_slice_im0[10]),
        .O(\n_0_sig_bytes_to_mbaa_ireg1[11]_i_3__0 ));
LUT1 #(
    .INIT(2'h1)) 
     \sig_bytes_to_mbaa_ireg1[11]_i_4__0 
       (.I0(sig_mbaa_addr_cntr_slice_im0[9]),
        .O(\n_0_sig_bytes_to_mbaa_ireg1[11]_i_4__0 ));
LUT1 #(
    .INIT(2'h1)) 
     \sig_bytes_to_mbaa_ireg1[11]_i_5__0 
       (.I0(sig_mbaa_addr_cntr_slice_im0[8]),
        .O(\n_0_sig_bytes_to_mbaa_ireg1[11]_i_5__0 ));
LUT1 #(
    .INIT(2'h1)) 
     \sig_bytes_to_mbaa_ireg1[3]_i_2__0 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .O(\n_0_sig_bytes_to_mbaa_ireg1[3]_i_2__0 ));
LUT1 #(
    .INIT(2'h1)) 
     \sig_bytes_to_mbaa_ireg1[3]_i_3__0 
       (.I0(sig_mbaa_addr_cntr_slice_im0[3]),
        .O(\n_0_sig_bytes_to_mbaa_ireg1[3]_i_3__0 ));
LUT1 #(
    .INIT(2'h1)) 
     \sig_bytes_to_mbaa_ireg1[3]_i_4__0 
       (.I0(sig_mbaa_addr_cntr_slice_im0[2]),
        .O(\n_0_sig_bytes_to_mbaa_ireg1[3]_i_4__0 ));
LUT1 #(
    .INIT(2'h1)) 
     \sig_bytes_to_mbaa_ireg1[3]_i_5__0 
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .O(\n_0_sig_bytes_to_mbaa_ireg1[3]_i_5__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \sig_bytes_to_mbaa_ireg1[3]_i_6__0 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .O(\n_0_sig_bytes_to_mbaa_ireg1[3]_i_6__0 ));
LUT1 #(
    .INIT(2'h1)) 
     \sig_bytes_to_mbaa_ireg1[7]_i_2__0 
       (.I0(sig_mbaa_addr_cntr_slice_im0[7]),
        .O(\n_0_sig_bytes_to_mbaa_ireg1[7]_i_2__0 ));
LUT1 #(
    .INIT(2'h1)) 
     \sig_bytes_to_mbaa_ireg1[7]_i_3__0 
       (.I0(sig_mbaa_addr_cntr_slice_im0[6]),
        .O(\n_0_sig_bytes_to_mbaa_ireg1[7]_i_3__0 ));
LUT1 #(
    .INIT(2'h1)) 
     \sig_bytes_to_mbaa_ireg1[7]_i_4__0 
       (.I0(sig_mbaa_addr_cntr_slice_im0[5]),
        .O(\n_0_sig_bytes_to_mbaa_ireg1[7]_i_4__0 ));
LUT1 #(
    .INIT(2'h1)) 
     \sig_bytes_to_mbaa_ireg1[7]_i_5__0 
       (.I0(sig_mbaa_addr_cntr_slice_im0[4]),
        .O(\n_0_sig_bytes_to_mbaa_ireg1[7]_i_5__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_bytes_to_mbaa_ireg1_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_bytes_to_mbaa_im0_0[0]),
        .Q(sig_bytes_to_mbaa_ireg1[0]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_bytes_to_mbaa_ireg1_reg[10] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_bytes_to_mbaa_im0_0[10]),
        .Q(sig_bytes_to_mbaa_ireg1[10]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_bytes_to_mbaa_ireg1_reg[11] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_bytes_to_mbaa_im0_0[11]),
        .Q(sig_bytes_to_mbaa_ireg1[11]),
        .R(sig_mmap_reset_reg));
CARRY4 \sig_bytes_to_mbaa_ireg1_reg[11]_i_1__0 
       (.CI(\n_0_sig_bytes_to_mbaa_ireg1_reg[7]_i_1__0 ),
        .CO({\n_0_sig_bytes_to_mbaa_ireg1_reg[11]_i_1__0 ,\n_1_sig_bytes_to_mbaa_ireg1_reg[11]_i_1__0 ,\n_2_sig_bytes_to_mbaa_ireg1_reg[11]_i_1__0 ,\n_3_sig_bytes_to_mbaa_ireg1_reg[11]_i_1__0 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(sig_bytes_to_mbaa_im0_0[11:8]),
        .S({\n_0_sig_bytes_to_mbaa_ireg1[11]_i_2__0 ,\n_0_sig_bytes_to_mbaa_ireg1[11]_i_3__0 ,\n_0_sig_bytes_to_mbaa_ireg1[11]_i_4__0 ,\n_0_sig_bytes_to_mbaa_ireg1[11]_i_5__0 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_bytes_to_mbaa_ireg1_reg[12] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_bytes_to_mbaa_im0[0]),
        .Q(sig_bytes_to_mbaa_ireg1[12]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_bytes_to_mbaa_ireg1_reg[13] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_bytes_to_mbaa_im0[1]),
        .Q(sig_bytes_to_mbaa_ireg1[13]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_bytes_to_mbaa_ireg1_reg[14] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_bytes_to_mbaa_im0[2]),
        .Q(sig_bytes_to_mbaa_ireg1[14]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_bytes_to_mbaa_ireg1_reg[15] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_bytes_to_mbaa_im0[3]),
        .Q(sig_bytes_to_mbaa_ireg1[15]),
        .R(sig_mmap_reset_reg));
CARRY4 \sig_bytes_to_mbaa_ireg1_reg[15]_i_1__0 
       (.CI(\n_0_sig_bytes_to_mbaa_ireg1_reg[11]_i_1__0 ),
        .CO({\NLW_sig_bytes_to_mbaa_ireg1_reg[15]_i_1__0_CO_UNCONNECTED [3],\n_1_sig_bytes_to_mbaa_ireg1_reg[15]_i_1__0 ,\n_2_sig_bytes_to_mbaa_ireg1_reg[15]_i_1__0 ,\n_3_sig_bytes_to_mbaa_ireg1_reg[15]_i_1__0 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(sig_bytes_to_mbaa_im0),
        .S({\<const0> ,\<const0> ,\<const0> ,\<const0> }));
FDRE #(
    .INIT(1'b0)) 
     \sig_bytes_to_mbaa_ireg1_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_bytes_to_mbaa_im0_0[1]),
        .Q(sig_bytes_to_mbaa_ireg1[1]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_bytes_to_mbaa_ireg1_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_bytes_to_mbaa_im0_0[2]),
        .Q(sig_bytes_to_mbaa_ireg1[2]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_bytes_to_mbaa_ireg1_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_bytes_to_mbaa_im0_0[3]),
        .Q(sig_bytes_to_mbaa_ireg1[3]),
        .R(sig_mmap_reset_reg));
CARRY4 \sig_bytes_to_mbaa_ireg1_reg[3]_i_1__0 
       (.CI(\<const0> ),
        .CO({\n_0_sig_bytes_to_mbaa_ireg1_reg[3]_i_1__0 ,\n_1_sig_bytes_to_mbaa_ireg1_reg[3]_i_1__0 ,\n_2_sig_bytes_to_mbaa_ireg1_reg[3]_i_1__0 ,\n_3_sig_bytes_to_mbaa_ireg1_reg[3]_i_1__0 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\n_0_sig_bytes_to_mbaa_ireg1[3]_i_2__0 }),
        .O(sig_bytes_to_mbaa_im0_0[3:0]),
        .S({\n_0_sig_bytes_to_mbaa_ireg1[3]_i_3__0 ,\n_0_sig_bytes_to_mbaa_ireg1[3]_i_4__0 ,\n_0_sig_bytes_to_mbaa_ireg1[3]_i_5__0 ,\n_0_sig_bytes_to_mbaa_ireg1[3]_i_6__0 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_bytes_to_mbaa_ireg1_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_bytes_to_mbaa_im0_0[4]),
        .Q(sig_bytes_to_mbaa_ireg1[4]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_bytes_to_mbaa_ireg1_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_bytes_to_mbaa_im0_0[5]),
        .Q(sig_bytes_to_mbaa_ireg1[5]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_bytes_to_mbaa_ireg1_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_bytes_to_mbaa_im0_0[6]),
        .Q(sig_bytes_to_mbaa_ireg1[6]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_bytes_to_mbaa_ireg1_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_bytes_to_mbaa_im0_0[7]),
        .Q(sig_bytes_to_mbaa_ireg1[7]),
        .R(sig_mmap_reset_reg));
CARRY4 \sig_bytes_to_mbaa_ireg1_reg[7]_i_1__0 
       (.CI(\n_0_sig_bytes_to_mbaa_ireg1_reg[3]_i_1__0 ),
        .CO({\n_0_sig_bytes_to_mbaa_ireg1_reg[7]_i_1__0 ,\n_1_sig_bytes_to_mbaa_ireg1_reg[7]_i_1__0 ,\n_2_sig_bytes_to_mbaa_ireg1_reg[7]_i_1__0 ,\n_3_sig_bytes_to_mbaa_ireg1_reg[7]_i_1__0 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(sig_bytes_to_mbaa_im0_0[7:4]),
        .S({\n_0_sig_bytes_to_mbaa_ireg1[7]_i_2__0 ,\n_0_sig_bytes_to_mbaa_ireg1[7]_i_3__0 ,\n_0_sig_bytes_to_mbaa_ireg1[7]_i_4__0 ,\n_0_sig_bytes_to_mbaa_ireg1[7]_i_5__0 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_bytes_to_mbaa_ireg1_reg[8] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_bytes_to_mbaa_im0_0[8]),
        .Q(sig_bytes_to_mbaa_ireg1[8]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_bytes_to_mbaa_ireg1_reg[9] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_bytes_to_mbaa_im0_0[9]),
        .Q(sig_bytes_to_mbaa_ireg1[9]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     sig_calc_error_pushed_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(I2),
        .Q(sig_calc_error_pushed),
        .R(\<const0> ));
LUT5 #(
    .INIT(32'hFFFF0040)) 
     sig_calc_error_reg_i_6__0
       (.I0(O1),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(sig_mmap_reset_reg),
        .O(O7));
FDRE #(
    .INIT(1'b0)) 
     sig_calc_error_reg_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(I1),
        .Q(O1),
        .R(\<const0> ));
LUT5 #(
    .INIT(32'h30332222)) 
     sig_cmd2addr_valid_i_1__0
       (.I0(sig_sm_ld_xfer_reg_ns),
        .I1(sig_mmap_reset_reg),
        .I2(I14),
        .I3(sig_inhibit_rdy_n),
        .I4(p_12_out),
        .O(n_0_sig_cmd2addr_valid_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     sig_cmd2addr_valid_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_cmd2addr_valid_i_1__0),
        .Q(p_12_out),
        .R(\<const0> ));
LUT5 #(
    .INIT(32'h0000CFAA)) 
     sig_cmd2data_valid_i_1__0
       (.I0(sig_sm_ld_xfer_reg_ns),
        .I1(I15),
        .I2(sig_inhibit_rdy_n_0),
        .I3(p_1_out),
        .I4(sig_mmap_reset_reg),
        .O(n_0_sig_cmd2data_valid_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     sig_cmd2data_valid_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_cmd2data_valid_i_1__0),
        .Q(p_1_out),
        .R(\<const0> ));
LUT4 #(
    .INIT(16'h0008)) 
     sig_cmd2dre_valid_i_1__0
       (.I0(sig_sm_ld_xfer_reg_ns),
        .I1(sig_first_xfer_im0),
        .I2(sig_clr_cmd2dre_valid),
        .I3(sig_mmap_reset_reg),
        .O(n_0_sig_cmd2dre_valid_i_1__0));
LUT6 #(
    .INIT(64'h0000000100000000)) 
     sig_cmd2dre_valid_i_2__0
       (.I0(\n_0_FSM_onehot_sig_pcc_sm_state_reg[1] ),
        .I1(\n_0_FSM_onehot_sig_pcc_sm_state_reg[3] ),
        .I2(\n_0_FSM_onehot_sig_pcc_sm_state_reg[7] ),
        .I3(\n_0_FSM_onehot_sig_pcc_sm_state_reg[5] ),
        .I4(sig_pcc_sm_state_reg[1]),
        .I5(sig_pcc_sm_state_reg[2]),
        .O(sig_sm_ld_xfer_reg_ns));
FDRE #(
    .INIT(1'b0)) 
     sig_cmd2dre_valid_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_cmd2dre_valid_i_1__0),
        .Q(sig_clr_cmd2dre_valid),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair148" *) 
   LUT5 #(
    .INIT(32'h56669AAA)) 
     \sig_finish_addr_offset_ireg2[0]_i_1__0 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[0]),
        .I4(\n_0_sig_btt_cntr_im0_reg[0] ),
        .O(sig_finish_addr_offset_im1[0]));
(* SOFT_HLUTNM = "soft_lutpair223" *) 
   LUT4 #(
    .INIT(16'h8778)) 
     \sig_finish_addr_offset_ireg2[1]_i_1__0 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(\n_0_sig_addr_cntr_incr_ireg2[0]_i_1__0 ),
        .I2(\n_0_sig_addr_cntr_incr_ireg2[1]_i_1__0 ),
        .I3(sig_mbaa_addr_cntr_slice_im0[1]),
        .O(sig_finish_addr_offset_im1[1]));
LUT6 #(
    .INIT(64'h9999A55566665AAA)) 
     \sig_finish_addr_offset_ireg2[2]_i_1__0 
       (.I0(\n_0_sig_finish_addr_offset_ireg2[2]_i_2__0 ),
        .I1(\n_0_sig_btt_cntr_im0_reg[2] ),
        .I2(sig_bytes_to_mbaa_ireg1[2]),
        .I3(sig_first_xfer_im0),
        .I4(sig_btt_lt_b2mbaa_ireg1),
        .I5(sig_mbaa_addr_cntr_slice_im0[2]),
        .O(sig_finish_addr_offset_im1[2]));
(* SOFT_HLUTNM = "soft_lutpair223" *) 
   LUT4 #(
    .INIT(16'hF880)) 
     \sig_finish_addr_offset_ireg2[2]_i_2__0 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(\n_0_sig_addr_cntr_incr_ireg2[0]_i_1__0 ),
        .I2(\n_0_sig_addr_cntr_incr_ireg2[1]_i_1__0 ),
        .I3(sig_mbaa_addr_cntr_slice_im0[1]),
        .O(\n_0_sig_finish_addr_offset_ireg2[2]_i_2__0 ));
LUT6 #(
    .INIT(64'h9999A55566665AAA)) 
     \sig_finish_addr_offset_ireg2[3]_i_1__0 
       (.I0(\n_0_sig_finish_addr_offset_ireg2[4]_i_2__0 ),
        .I1(\n_0_sig_btt_cntr_im0_reg[3] ),
        .I2(sig_bytes_to_mbaa_ireg1[3]),
        .I3(sig_first_xfer_im0),
        .I4(sig_btt_lt_b2mbaa_ireg1),
        .I5(sig_mbaa_addr_cntr_slice_im0[3]),
        .O(sig_finish_addr_offset_im1[3]));
LUT5 #(
    .INIT(32'hE81717E8)) 
     \sig_finish_addr_offset_ireg2[4]_i_1__0 
       (.I0(sig_mbaa_addr_cntr_slice_im0[3]),
        .I1(\n_0_sig_addr_cntr_incr_ireg2[3]_i_1__0 ),
        .I2(\n_0_sig_finish_addr_offset_ireg2[4]_i_2__0 ),
        .I3(\n_0_sig_addr_cntr_incr_ireg2[4]_i_1__0 ),
        .I4(sig_mbaa_addr_cntr_slice_im0[4]),
        .O(sig_finish_addr_offset_im1[4]));
LUT6 #(
    .INIT(64'hEEEEFAAA8888A000)) 
     \sig_finish_addr_offset_ireg2[4]_i_2__0 
       (.I0(\n_0_sig_finish_addr_offset_ireg2[2]_i_2__0 ),
        .I1(\n_0_sig_btt_cntr_im0_reg[2] ),
        .I2(sig_bytes_to_mbaa_ireg1[2]),
        .I3(sig_first_xfer_im0),
        .I4(sig_btt_lt_b2mbaa_ireg1),
        .I5(sig_mbaa_addr_cntr_slice_im0[2]),
        .O(\n_0_sig_finish_addr_offset_ireg2[4]_i_2__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_finish_addr_offset_ireg2_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_finish_addr_offset_im1[0]),
        .Q(sig_finish_addr_offset_ireg2[0]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_finish_addr_offset_ireg2_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_finish_addr_offset_im1[1]),
        .Q(sig_finish_addr_offset_ireg2[1]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_finish_addr_offset_ireg2_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_finish_addr_offset_im1[2]),
        .Q(sig_finish_addr_offset_ireg2[2]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_finish_addr_offset_ireg2_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_finish_addr_offset_im1[3]),
        .Q(sig_finish_addr_offset_ireg2[3]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_finish_addr_offset_ireg2_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_finish_addr_offset_im1[4]),
        .Q(sig_finish_addr_offset_ireg2[4]),
        .R(sig_mmap_reset_reg));
LUT4 #(
    .INIT(16'h000E)) 
     sig_first_xfer_im0_i_1__0
       (.I0(sig_first_xfer_im0),
        .I1(sig_push_input_reg12_out),
        .I2(sig_pop_xfer_reg0_out),
        .I3(sig_mmap_reset_reg),
        .O(n_0_sig_first_xfer_im0_i_1__0));
LUT6 #(
    .INIT(64'h30FF105530FF1000)) 
     sig_first_xfer_im0_i_2__0
       (.I0(p_1_out),
        .I1(I14),
        .I2(sig_inhibit_rdy_n),
        .I3(p_12_out),
        .I4(sig_clr_cmd2data_valid),
        .I5(sig_clr_cmd2dre_valid),
        .O(sig_pop_xfer_reg0_out));
FDRE #(
    .INIT(1'b0)) 
     sig_first_xfer_im0_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_first_xfer_im0_i_1__0),
        .Q(sig_first_xfer_im0),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     sig_input_burst_type_reg_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(I7),
        .Q(p_17_out),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     sig_input_eof_reg_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(I9),
        .Q(O6),
        .R(\<const0> ));
LUT5 #(
    .INIT(32'hFFFFFFF4)) 
     sig_input_reg_empty_i_1__0
       (.I0(sig_push_input_reg12_out),
        .I1(sig_input_reg_empty),
        .I2(sig_calc_error_pushed),
        .I3(sig_sm_pop_input_reg),
        .I4(sig_mmap_reset_reg),
        .O(n_0_sig_input_reg_empty_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     sig_input_reg_empty_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_input_reg_empty_i_1__0),
        .Q(sig_input_reg_empty),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair224" *) 
   LUT4 #(
    .INIT(16'h003A)) 
     sig_ld_xfer_reg_i_1__0
       (.I0(sig_sm_ld_xfer_reg_ns),
        .I1(sig_xfer_reg_empty),
        .I2(sig_ld_xfer_reg),
        .I3(sig_mmap_reset_reg),
        .O(n_0_sig_ld_xfer_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     sig_ld_xfer_reg_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_ld_xfer_reg_i_1__0),
        .Q(sig_ld_xfer_reg),
        .R(\<const0> ));
LUT4 #(
    .INIT(16'h000E)) 
     sig_ld_xfer_reg_tmp_i_1__0
       (.I0(sig_ld_xfer_reg_tmp),
        .I1(sig_sm_ld_xfer_reg_ns),
        .I2(sig_pop_xfer_reg0_out),
        .I3(sig_mmap_reset_reg),
        .O(n_0_sig_ld_xfer_reg_tmp_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     sig_ld_xfer_reg_tmp_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_ld_xfer_reg_tmp_i_1__0),
        .Q(sig_ld_xfer_reg_tmp),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     sig_mmap_reset_reg_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(SR),
        .Q(sig_mmap_reset_reg),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     sig_no_btt_residue_ireg1_i_2__0
       (.I0(\n_0_sig_btt_cntr_im0_reg[0] ),
        .I1(\n_0_sig_btt_cntr_im0_reg[7] ),
        .I2(\n_0_sig_btt_cntr_im0_reg[3] ),
        .I3(sig_mmap_reset_reg),
        .I4(\n_0_sig_btt_cntr_im0_reg[1] ),
        .I5(\n_0_sig_btt_cntr_im0_reg[2] ),
        .O(O9));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     sig_no_btt_residue_ireg1_i_3__0
       (.I0(\n_0_sig_btt_cntr_im0_reg[10] ),
        .I1(\n_0_sig_btt_cntr_im0_reg[9] ),
        .I2(\n_0_sig_btt_cntr_im0_reg[5] ),
        .I3(\n_0_sig_btt_cntr_im0_reg[6] ),
        .I4(\n_0_sig_btt_cntr_im0_reg[11] ),
        .I5(\n_0_sig_btt_cntr_im0_reg[4] ),
        .O(O10));
FDRE #(
    .INIT(1'b0)) 
     sig_no_btt_residue_ireg1_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(I3),
        .Q(O2),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     sig_parent_done_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(I6),
        .Q(sig_parent_done),
        .R(\<const0> ));
LUT2 #(
    .INIT(4'h6)) 
     \sig_predict_addr_lsh_ireg3[11]_i_2__0 
       (.I0(sig_mbaa_addr_cntr_slice_im0[11]),
        .I1(sig_addr_cntr_incr_ireg2[11]),
        .O(\n_0_sig_predict_addr_lsh_ireg3[11]_i_2__0 ));
LUT2 #(
    .INIT(4'h6)) 
     \sig_predict_addr_lsh_ireg3[11]_i_3__0 
       (.I0(sig_mbaa_addr_cntr_slice_im0[10]),
        .I1(sig_addr_cntr_incr_ireg2[10]),
        .O(\n_0_sig_predict_addr_lsh_ireg3[11]_i_3__0 ));
LUT2 #(
    .INIT(4'h6)) 
     \sig_predict_addr_lsh_ireg3[11]_i_4__0 
       (.I0(sig_mbaa_addr_cntr_slice_im0[9]),
        .I1(sig_addr_cntr_incr_ireg2[9]),
        .O(\n_0_sig_predict_addr_lsh_ireg3[11]_i_4__0 ));
LUT2 #(
    .INIT(4'h6)) 
     \sig_predict_addr_lsh_ireg3[11]_i_5__0 
       (.I0(sig_mbaa_addr_cntr_slice_im0[8]),
        .I1(sig_addr_cntr_incr_ireg2[8]),
        .O(\n_0_sig_predict_addr_lsh_ireg3[11]_i_5__0 ));
LUT2 #(
    .INIT(4'h6)) 
     \sig_predict_addr_lsh_ireg3[15]_i_2__0 
       (.I0(p_1_in),
        .I1(sig_addr_cntr_incr_ireg2[15]),
        .O(\n_0_sig_predict_addr_lsh_ireg3[15]_i_2__0 ));
LUT2 #(
    .INIT(4'h6)) 
     \sig_predict_addr_lsh_ireg3[15]_i_3__0 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[14] ),
        .I1(sig_addr_cntr_incr_ireg2[14]),
        .O(\n_0_sig_predict_addr_lsh_ireg3[15]_i_3__0 ));
LUT2 #(
    .INIT(4'h6)) 
     \sig_predict_addr_lsh_ireg3[15]_i_4__0 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[13] ),
        .I1(sig_addr_cntr_incr_ireg2[13]),
        .O(\n_0_sig_predict_addr_lsh_ireg3[15]_i_4__0 ));
LUT2 #(
    .INIT(4'h6)) 
     \sig_predict_addr_lsh_ireg3[15]_i_5__0 
       (.I0(\n_0_sig_addr_cntr_lsh_im0_reg[12] ),
        .I1(sig_addr_cntr_incr_ireg2[12]),
        .O(\n_0_sig_predict_addr_lsh_ireg3[15]_i_5__0 ));
LUT2 #(
    .INIT(4'h6)) 
     \sig_predict_addr_lsh_ireg3[3]_i_2__0 
       (.I0(sig_mbaa_addr_cntr_slice_im0[3]),
        .I1(sig_addr_cntr_incr_ireg2[3]),
        .O(\n_0_sig_predict_addr_lsh_ireg3[3]_i_2__0 ));
LUT2 #(
    .INIT(4'h6)) 
     \sig_predict_addr_lsh_ireg3[3]_i_3__0 
       (.I0(sig_mbaa_addr_cntr_slice_im0[2]),
        .I1(sig_addr_cntr_incr_ireg2[2]),
        .O(\n_0_sig_predict_addr_lsh_ireg3[3]_i_3__0 ));
LUT2 #(
    .INIT(4'h6)) 
     \sig_predict_addr_lsh_ireg3[3]_i_4__0 
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(sig_addr_cntr_incr_ireg2[1]),
        .O(\n_0_sig_predict_addr_lsh_ireg3[3]_i_4__0 ));
LUT2 #(
    .INIT(4'h6)) 
     \sig_predict_addr_lsh_ireg3[3]_i_5__0 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(sig_addr_cntr_incr_ireg2[0]),
        .O(\n_0_sig_predict_addr_lsh_ireg3[3]_i_5__0 ));
LUT2 #(
    .INIT(4'h6)) 
     \sig_predict_addr_lsh_ireg3[7]_i_2__0 
       (.I0(sig_mbaa_addr_cntr_slice_im0[7]),
        .I1(sig_addr_cntr_incr_ireg2[7]),
        .O(\n_0_sig_predict_addr_lsh_ireg3[7]_i_2__0 ));
LUT2 #(
    .INIT(4'h6)) 
     \sig_predict_addr_lsh_ireg3[7]_i_3__0 
       (.I0(sig_mbaa_addr_cntr_slice_im0[6]),
        .I1(sig_addr_cntr_incr_ireg2[6]),
        .O(\n_0_sig_predict_addr_lsh_ireg3[7]_i_3__0 ));
LUT2 #(
    .INIT(4'h6)) 
     \sig_predict_addr_lsh_ireg3[7]_i_4__0 
       (.I0(sig_mbaa_addr_cntr_slice_im0[5]),
        .I1(sig_addr_cntr_incr_ireg2[5]),
        .O(\n_0_sig_predict_addr_lsh_ireg3[7]_i_4__0 ));
LUT2 #(
    .INIT(4'h6)) 
     \sig_predict_addr_lsh_ireg3[7]_i_5__0 
       (.I0(sig_mbaa_addr_cntr_slice_im0[4]),
        .I1(sig_addr_cntr_incr_ireg2[4]),
        .O(\n_0_sig_predict_addr_lsh_ireg3[7]_i_5__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[0] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_predict_addr_lsh_im2[0]),
        .Q(sig_predict_addr_lsh_ireg3__0[0]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[10] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_predict_addr_lsh_im2[10]),
        .Q(sig_predict_addr_lsh_ireg3__0[10]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[11] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_predict_addr_lsh_im2[11]),
        .Q(sig_predict_addr_lsh_ireg3__0[11]),
        .R(sig_mmap_reset_reg));
CARRY4 \sig_predict_addr_lsh_ireg3_reg[11]_i_1__0 
       (.CI(\n_0_sig_predict_addr_lsh_ireg3_reg[7]_i_1__0 ),
        .CO({\n_0_sig_predict_addr_lsh_ireg3_reg[11]_i_1__0 ,\n_1_sig_predict_addr_lsh_ireg3_reg[11]_i_1__0 ,\n_2_sig_predict_addr_lsh_ireg3_reg[11]_i_1__0 ,\n_3_sig_predict_addr_lsh_ireg3_reg[11]_i_1__0 }),
        .CYINIT(\<const0> ),
        .DI(sig_mbaa_addr_cntr_slice_im0[11:8]),
        .O(sig_predict_addr_lsh_im2[11:8]),
        .S({\n_0_sig_predict_addr_lsh_ireg3[11]_i_2__0 ,\n_0_sig_predict_addr_lsh_ireg3[11]_i_3__0 ,\n_0_sig_predict_addr_lsh_ireg3[11]_i_4__0 ,\n_0_sig_predict_addr_lsh_ireg3[11]_i_5__0 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[12] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_predict_addr_lsh_im2[12]),
        .Q(sig_predict_addr_lsh_ireg3__0[12]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[13] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_predict_addr_lsh_im2[13]),
        .Q(sig_predict_addr_lsh_ireg3__0[13]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[14] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_predict_addr_lsh_im2[14]),
        .Q(sig_predict_addr_lsh_ireg3__0[14]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[15] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_predict_addr_lsh_im2[15]),
        .Q(sig_predict_addr_lsh_ireg3),
        .R(sig_mmap_reset_reg));
CARRY4 \sig_predict_addr_lsh_ireg3_reg[15]_i_1__0 
       (.CI(\n_0_sig_predict_addr_lsh_ireg3_reg[11]_i_1__0 ),
        .CO({\NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_CO_UNCONNECTED [3],\n_1_sig_predict_addr_lsh_ireg3_reg[15]_i_1__0 ,\n_2_sig_predict_addr_lsh_ireg3_reg[15]_i_1__0 ,\n_3_sig_predict_addr_lsh_ireg3_reg[15]_i_1__0 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\n_0_sig_addr_cntr_lsh_im0_reg[14] ,\n_0_sig_addr_cntr_lsh_im0_reg[13] ,\n_0_sig_addr_cntr_lsh_im0_reg[12] }),
        .O(sig_predict_addr_lsh_im2[15:12]),
        .S({\n_0_sig_predict_addr_lsh_ireg3[15]_i_2__0 ,\n_0_sig_predict_addr_lsh_ireg3[15]_i_3__0 ,\n_0_sig_predict_addr_lsh_ireg3[15]_i_4__0 ,\n_0_sig_predict_addr_lsh_ireg3[15]_i_5__0 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[1] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_predict_addr_lsh_im2[1]),
        .Q(sig_predict_addr_lsh_ireg3__0[1]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[2] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_predict_addr_lsh_im2[2]),
        .Q(sig_predict_addr_lsh_ireg3__0[2]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[3] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_predict_addr_lsh_im2[3]),
        .Q(sig_predict_addr_lsh_ireg3__0[3]),
        .R(sig_mmap_reset_reg));
CARRY4 \sig_predict_addr_lsh_ireg3_reg[3]_i_1__0 
       (.CI(\<const0> ),
        .CO({\n_0_sig_predict_addr_lsh_ireg3_reg[3]_i_1__0 ,\n_1_sig_predict_addr_lsh_ireg3_reg[3]_i_1__0 ,\n_2_sig_predict_addr_lsh_ireg3_reg[3]_i_1__0 ,\n_3_sig_predict_addr_lsh_ireg3_reg[3]_i_1__0 }),
        .CYINIT(\<const0> ),
        .DI(sig_mbaa_addr_cntr_slice_im0[3:0]),
        .O(sig_predict_addr_lsh_im2[3:0]),
        .S({\n_0_sig_predict_addr_lsh_ireg3[3]_i_2__0 ,\n_0_sig_predict_addr_lsh_ireg3[3]_i_3__0 ,\n_0_sig_predict_addr_lsh_ireg3[3]_i_4__0 ,\n_0_sig_predict_addr_lsh_ireg3[3]_i_5__0 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[4] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_predict_addr_lsh_im2[4]),
        .Q(sig_predict_addr_lsh_ireg3__0[4]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[5] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_predict_addr_lsh_im2[5]),
        .Q(sig_predict_addr_lsh_ireg3__0[5]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[6] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_predict_addr_lsh_im2[6]),
        .Q(sig_predict_addr_lsh_ireg3__0[6]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[7] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_predict_addr_lsh_im2[7]),
        .Q(sig_predict_addr_lsh_ireg3__0[7]),
        .R(sig_mmap_reset_reg));
CARRY4 \sig_predict_addr_lsh_ireg3_reg[7]_i_1__0 
       (.CI(\n_0_sig_predict_addr_lsh_ireg3_reg[3]_i_1__0 ),
        .CO({\n_0_sig_predict_addr_lsh_ireg3_reg[7]_i_1__0 ,\n_1_sig_predict_addr_lsh_ireg3_reg[7]_i_1__0 ,\n_2_sig_predict_addr_lsh_ireg3_reg[7]_i_1__0 ,\n_3_sig_predict_addr_lsh_ireg3_reg[7]_i_1__0 }),
        .CYINIT(\<const0> ),
        .DI(sig_mbaa_addr_cntr_slice_im0[7:4]),
        .O(sig_predict_addr_lsh_im2[7:4]),
        .S({\n_0_sig_predict_addr_lsh_ireg3[7]_i_2__0 ,\n_0_sig_predict_addr_lsh_ireg3[7]_i_3__0 ,\n_0_sig_predict_addr_lsh_ireg3[7]_i_4__0 ,\n_0_sig_predict_addr_lsh_ireg3[7]_i_5__0 }));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[8] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_predict_addr_lsh_im2[8]),
        .Q(sig_predict_addr_lsh_ireg3__0[8]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_predict_addr_lsh_ireg3_reg[9] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_predict_addr_lsh_im2[9]),
        .Q(sig_predict_addr_lsh_ireg3__0[9]),
        .R(sig_mmap_reset_reg));
LUT5 #(
    .INIT(32'hCCC08883)) 
     sig_sm_halt_reg_i_1__0
       (.I0(sig_calc_error_pushed),
        .I1(sig_pcc_sm_state_reg[1]),
        .I2(\n_0_FSM_onehot_sig_pcc_sm_state_reg[4] ),
        .I3(n_0_sig_sm_halt_reg_i_2__0),
        .I4(sig_pcc_sm_state_reg[0]),
        .O(sig_sm_halt_ns));
(* SOFT_HLUTNM = "soft_lutpair222" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     sig_sm_halt_reg_i_2__0
       (.I0(\n_0_FSM_onehot_sig_pcc_sm_state_reg[7] ),
        .I1(\n_0_FSM_onehot_sig_pcc_sm_state_reg[6] ),
        .I2(\n_0_FSM_onehot_sig_pcc_sm_state_reg[5] ),
        .O(n_0_sig_sm_halt_reg_i_2__0));
FDSE #(
    .INIT(1'b0)) 
     sig_sm_halt_reg_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(sig_sm_halt_ns),
        .Q(sig_sm_halt_reg),
        .S(sig_mmap_reset_reg));
LUT6 #(
    .INIT(64'h001000100F000000)) 
     sig_sm_ld_calc1_reg_i_1__0
       (.I0(sig_parent_done),
        .I1(sig_calc_error_pushed),
        .I2(sig_pcc_sm_state_reg[1]),
        .I3(sig_pcc_sm_state_reg[0]),
        .I4(sig_push_input_reg12_out),
        .I5(sig_pcc_sm_state_reg[2]),
        .O(sig_sm_ld_calc1_reg_ns));
(* SOFT_HLUTNM = "soft_lutpair222" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     sig_sm_ld_calc1_reg_i_2__0
       (.I0(\n_0_FSM_onehot_sig_pcc_sm_state_reg[6] ),
        .I1(\n_0_FSM_onehot_sig_pcc_sm_state_reg[7] ),
        .I2(\n_0_FSM_onehot_sig_pcc_sm_state_reg[2] ),
        .I3(\n_0_FSM_onehot_sig_pcc_sm_state_reg[3] ),
        .O(sig_pcc_sm_state_reg[1]));
(* SOFT_HLUTNM = "soft_lutpair225" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     sig_sm_ld_calc1_reg_i_3__0
       (.I0(\n_0_FSM_onehot_sig_pcc_sm_state_reg[1] ),
        .I1(\n_0_FSM_onehot_sig_pcc_sm_state_reg[3] ),
        .I2(\n_0_FSM_onehot_sig_pcc_sm_state_reg[7] ),
        .I3(\n_0_FSM_onehot_sig_pcc_sm_state_reg[5] ),
        .O(sig_pcc_sm_state_reg[0]));
LUT4 #(
    .INIT(16'hFFFE)) 
     sig_sm_ld_calc1_reg_i_4__0
       (.I0(\n_0_FSM_onehot_sig_pcc_sm_state_reg[5] ),
        .I1(\n_0_FSM_onehot_sig_pcc_sm_state_reg[6] ),
        .I2(\n_0_FSM_onehot_sig_pcc_sm_state_reg[7] ),
        .I3(\n_0_FSM_onehot_sig_pcc_sm_state_reg[4] ),
        .O(sig_pcc_sm_state_reg[2]));
FDRE #(
    .INIT(1'b0)) 
     sig_sm_ld_calc1_reg_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(sig_sm_ld_calc1_reg_ns),
        .Q(sig_sm_ld_calc1_reg),
        .R(sig_mmap_reset_reg));
LUT6 #(
    .INIT(64'h0000000100000000)) 
     sig_sm_ld_calc2_reg_i_1__0
       (.I0(\n_0_FSM_onehot_sig_pcc_sm_state_reg[1] ),
        .I1(\n_0_FSM_onehot_sig_pcc_sm_state_reg[3] ),
        .I2(\n_0_FSM_onehot_sig_pcc_sm_state_reg[7] ),
        .I3(\n_0_FSM_onehot_sig_pcc_sm_state_reg[5] ),
        .I4(sig_pcc_sm_state_reg[2]),
        .I5(sig_pcc_sm_state_reg[1]),
        .O(sig_sm_ld_calc2_reg_ns));
FDRE #(
    .INIT(1'b0)) 
     sig_sm_ld_calc2_reg_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(sig_sm_ld_calc2_reg_ns),
        .Q(sig_sm_ld_calc2_reg),
        .R(sig_mmap_reset_reg));
LUT6 #(
    .INIT(64'h00000000FFFE0000)) 
     sig_sm_ld_calc3_reg_i_1__0
       (.I0(\n_0_FSM_onehot_sig_pcc_sm_state_reg[1] ),
        .I1(\n_0_FSM_onehot_sig_pcc_sm_state_reg[3] ),
        .I2(\n_0_FSM_onehot_sig_pcc_sm_state_reg[7] ),
        .I3(\n_0_FSM_onehot_sig_pcc_sm_state_reg[5] ),
        .I4(sig_pcc_sm_state_reg[1]),
        .I5(sig_pcc_sm_state_reg[2]),
        .O(sig_sm_ld_calc3_reg_ns));
FDRE #(
    .INIT(1'b0)) 
     sig_sm_ld_calc3_reg_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(sig_sm_ld_calc3_reg_ns),
        .Q(E),
        .R(sig_mmap_reset_reg));
LUT6 #(
    .INIT(64'h000000E000000000)) 
     sig_sm_pop_input_reg_i_1__0
       (.I0(n_0_sig_sm_halt_reg_i_2__0),
        .I1(\n_0_FSM_onehot_sig_pcc_sm_state_reg[4] ),
        .I2(sig_pcc_sm_state_reg[1]),
        .I3(sig_calc_error_pushed),
        .I4(sig_pcc_sm_state_reg[0]),
        .I5(sig_parent_done),
        .O(sig_sm_pop_input_reg_ns));
FDRE #(
    .INIT(1'b0)) 
     sig_sm_pop_input_reg_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(sig_sm_pop_input_reg_ns),
        .Q(sig_sm_pop_input_reg),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_strbgen_addr_ireg2_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_mbaa_addr_cntr_slice_im0[0]),
        .Q(sig_strbgen_addr_ireg2[0]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_strbgen_addr_ireg2_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_mbaa_addr_cntr_slice_im0[1]),
        .Q(sig_strbgen_addr_ireg2[1]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_strbgen_addr_ireg2_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_mbaa_addr_cntr_slice_im0[2]),
        .Q(sig_strbgen_addr_ireg2[2]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_strbgen_addr_ireg2_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_mbaa_addr_cntr_slice_im0[3]),
        .Q(sig_strbgen_addr_ireg2[3]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_strbgen_addr_ireg2_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_mbaa_addr_cntr_slice_im0[4]),
        .Q(sig_strbgen_addr_ireg2[4]),
        .R(sig_mmap_reset_reg));
LUT5 #(
    .INIT(32'h07040300)) 
     \sig_strbgen_bytes_ireg2[0]_i_1__0 
       (.I0(sig_addr_incr_ge_bpdb_im1),
        .I1(sig_sm_ld_calc2_reg),
        .I2(sig_mmap_reset_reg),
        .I3(\n_0_sig_strbgen_bytes_ireg2_reg[0] ),
        .I4(\n_0_sig_addr_cntr_incr_ireg2[0]_i_1__0 ),
        .O(\n_0_sig_strbgen_bytes_ireg2[0]_i_1__0 ));
LUT5 #(
    .INIT(32'h07040300)) 
     \sig_strbgen_bytes_ireg2[1]_i_1__0 
       (.I0(sig_addr_incr_ge_bpdb_im1),
        .I1(sig_sm_ld_calc2_reg),
        .I2(sig_mmap_reset_reg),
        .I3(\n_0_sig_strbgen_bytes_ireg2_reg[1] ),
        .I4(\n_0_sig_addr_cntr_incr_ireg2[1]_i_1__0 ),
        .O(\n_0_sig_strbgen_bytes_ireg2[1]_i_1__0 ));
LUT5 #(
    .INIT(32'h07040300)) 
     \sig_strbgen_bytes_ireg2[2]_i_1__0 
       (.I0(sig_addr_incr_ge_bpdb_im1),
        .I1(sig_sm_ld_calc2_reg),
        .I2(sig_mmap_reset_reg),
        .I3(\n_0_sig_strbgen_bytes_ireg2_reg[2] ),
        .I4(\n_0_sig_addr_cntr_incr_ireg2[2]_i_1__0 ),
        .O(\n_0_sig_strbgen_bytes_ireg2[2]_i_1__0 ));
LUT5 #(
    .INIT(32'h07040300)) 
     \sig_strbgen_bytes_ireg2[3]_i_1__0 
       (.I0(sig_addr_incr_ge_bpdb_im1),
        .I1(sig_sm_ld_calc2_reg),
        .I2(sig_mmap_reset_reg),
        .I3(\n_0_sig_strbgen_bytes_ireg2_reg[3] ),
        .I4(\n_0_sig_addr_cntr_incr_ireg2[3]_i_1__0 ),
        .O(\n_0_sig_strbgen_bytes_ireg2[3]_i_1__0 ));
LUT5 #(
    .INIT(32'h07040300)) 
     \sig_strbgen_bytes_ireg2[4]_i_1__0 
       (.I0(sig_addr_incr_ge_bpdb_im1),
        .I1(sig_sm_ld_calc2_reg),
        .I2(sig_mmap_reset_reg),
        .I3(\n_0_sig_strbgen_bytes_ireg2_reg[4] ),
        .I4(\n_0_sig_addr_cntr_incr_ireg2[4]_i_1__0 ),
        .O(\n_0_sig_strbgen_bytes_ireg2[4]_i_1__0 ));
LUT5 #(
    .INIT(32'h0000FAD8)) 
     \sig_strbgen_bytes_ireg2[5]_i_1__0 
       (.I0(sig_sm_ld_calc2_reg),
        .I1(sig_addr_incr_ge_bpdb_im1),
        .I2(\n_0_sig_strbgen_bytes_ireg2_reg[5] ),
        .I3(\n_0_sig_addr_cntr_incr_ireg2[5]_i_1__0 ),
        .I4(sig_mmap_reset_reg),
        .O(\n_0_sig_strbgen_bytes_ireg2[5]_i_1__0 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFAAFFA8)) 
     \sig_strbgen_bytes_ireg2[5]_i_2__0 
       (.I0(\n_0_sig_strbgen_bytes_ireg2[5]_i_3__0 ),
        .I1(sig_bytes_to_mbaa_ireg1[13]),
        .I2(sig_bytes_to_mbaa_ireg1[14]),
        .I3(\n_0_sig_strbgen_bytes_ireg2[5]_i_4__0 ),
        .I4(sig_bytes_to_mbaa_ireg1[15]),
        .I5(\n_0_sig_strbgen_bytes_ireg2[5]_i_5__0 ),
        .O(sig_addr_incr_ge_bpdb_im1));
(* SOFT_HLUTNM = "soft_lutpair148" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \sig_strbgen_bytes_ireg2[5]_i_3__0 
       (.I0(sig_first_xfer_im0),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .O(\n_0_sig_strbgen_bytes_ireg2[5]_i_3__0 ));
(* SOFT_HLUTNM = "soft_lutpair212" *) 
   LUT5 #(
    .INIT(32'hFFEF3323)) 
     \sig_strbgen_bytes_ireg2[5]_i_4__0 
       (.I0(sig_bytes_to_mbaa_ireg1[12]),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[8]),
        .I4(Q),
        .O(\n_0_sig_strbgen_bytes_ireg2[5]_i_4__0 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \sig_strbgen_bytes_ireg2[5]_i_5__0 
       (.I0(\n_0_sig_addr_cntr_incr_ireg2[10]_i_1__0 ),
        .I1(\n_0_sig_addr_cntr_incr_ireg2[9]_i_1__0 ),
        .I2(\n_0_sig_addr_cntr_incr_ireg2[6]_i_1__0 ),
        .I3(\n_0_sig_addr_cntr_incr_ireg2[7]_i_1__0 ),
        .I4(\n_0_sig_addr_cntr_incr_ireg2[11]_i_1__0 ),
        .I5(\n_0_sig_addr_cntr_incr_ireg2[5]_i_1__0 ),
        .O(\n_0_sig_strbgen_bytes_ireg2[5]_i_5__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_strbgen_bytes_ireg2_reg[0] 
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(\n_0_sig_strbgen_bytes_ireg2[0]_i_1__0 ),
        .Q(\n_0_sig_strbgen_bytes_ireg2_reg[0] ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_strbgen_bytes_ireg2_reg[1] 
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(\n_0_sig_strbgen_bytes_ireg2[1]_i_1__0 ),
        .Q(\n_0_sig_strbgen_bytes_ireg2_reg[1] ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_strbgen_bytes_ireg2_reg[2] 
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(\n_0_sig_strbgen_bytes_ireg2[2]_i_1__0 ),
        .Q(\n_0_sig_strbgen_bytes_ireg2_reg[2] ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_strbgen_bytes_ireg2_reg[3] 
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(\n_0_sig_strbgen_bytes_ireg2[3]_i_1__0 ),
        .Q(\n_0_sig_strbgen_bytes_ireg2_reg[3] ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_strbgen_bytes_ireg2_reg[4] 
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(\n_0_sig_strbgen_bytes_ireg2[4]_i_1__0 ),
        .Q(\n_0_sig_strbgen_bytes_ireg2_reg[4] ),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_strbgen_bytes_ireg2_reg[5] 
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(\n_0_sig_strbgen_bytes_ireg2[5]_i_1__0 ),
        .Q(\n_0_sig_strbgen_bytes_ireg2_reg[5] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair204" *) 
   LUT5 #(
    .INIT(32'hFEEEAAAB)) 
     \sig_xfer_end_strb_ireg3[10]_i_1__0 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(sig_xfer_end_strb_im2[10]));
(* SOFT_HLUTNM = "soft_lutpair192" *) 
   LUT5 #(
    .INIT(32'hEEEEAAAB)) 
     \sig_xfer_end_strb_ireg3[11]_i_1__0 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(sig_xfer_end_strb_im2[11]));
(* SOFT_HLUTNM = "soft_lutpair208" *) 
   LUT5 #(
    .INIT(32'hEEEAAAAB)) 
     \sig_xfer_end_strb_ireg3[12]_i_1__0 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(sig_xfer_end_strb_im2[12]));
(* SOFT_HLUTNM = "soft_lutpair190" *) 
   LUT5 #(
    .INIT(32'hEEAAAAAB)) 
     \sig_xfer_end_strb_ireg3[13]_i_1__0 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(sig_xfer_end_strb_im2[13]));
(* SOFT_HLUTNM = "soft_lutpair205" *) 
   LUT5 #(
    .INIT(32'hEAAAAAAB)) 
     \sig_xfer_end_strb_ireg3[14]_i_1__0 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(sig_xfer_end_strb_im2[14]));
(* SOFT_HLUTNM = "soft_lutpair201" *) 
   LUT5 #(
    .INIT(32'hAAAAAAAB)) 
     \sig_xfer_end_strb_ireg3[15]_i_1__0 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(sig_xfer_end_strb_im2[15]));
(* SOFT_HLUTNM = "soft_lutpair209" *) 
   LUT5 #(
    .INIT(32'hAAAAAAA9)) 
     \sig_xfer_end_strb_ireg3[16]_i_1__0 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(\n_0_sig_xfer_end_strb_ireg3[16]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair188" *) 
   LUT5 #(
    .INIT(32'hAAAAAA89)) 
     \sig_xfer_end_strb_ireg3[17]_i_1__0 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(sig_xfer_end_strb_im2[17]));
(* SOFT_HLUTNM = "soft_lutpair207" *) 
   LUT5 #(
    .INIT(32'hAAAAA889)) 
     \sig_xfer_end_strb_ireg3[18]_i_1__0 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(sig_xfer_end_strb_im2[18]));
(* SOFT_HLUTNM = "soft_lutpair199" *) 
   LUT5 #(
    .INIT(32'hAAAA8889)) 
     \sig_xfer_end_strb_ireg3[19]_i_1__0 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(sig_xfer_end_strb_im2[19]));
(* SOFT_HLUTNM = "soft_lutpair199" *) 
   LUT5 #(
    .INIT(32'hFFFFFFEF)) 
     \sig_xfer_end_strb_ireg3[1]_i_1__0 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(sig_xfer_end_strb_im2[1]));
(* SOFT_HLUTNM = "soft_lutpair210" *) 
   LUT5 #(
    .INIT(32'hAAAA8881)) 
     \sig_xfer_end_strb_ireg3[20]_i_1__0 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(sig_xfer_end_strb_im2[20]));
(* SOFT_HLUTNM = "soft_lutpair197" *) 
   LUT5 #(
    .INIT(32'hAAAA8801)) 
     \sig_xfer_end_strb_ireg3[21]_i_1__0 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(sig_xfer_end_strb_im2[21]));
(* SOFT_HLUTNM = "soft_lutpair207" *) 
   LUT5 #(
    .INIT(32'hAAAA8001)) 
     \sig_xfer_end_strb_ireg3[22]_i_1__0 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(sig_xfer_end_strb_im2[22]));
(* SOFT_HLUTNM = "soft_lutpair195" *) 
   LUT5 #(
    .INIT(32'hAAAA0001)) 
     \sig_xfer_end_strb_ireg3[23]_i_1__0 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(sig_xfer_end_strb_im2[23]));
(* SOFT_HLUTNM = "soft_lutpair211" *) 
   LUT5 #(
    .INIT(32'hAAA80001)) 
     \sig_xfer_end_strb_ireg3[24]_i_1__0 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(sig_xfer_end_strb_im2[24]));
(* SOFT_HLUTNM = "soft_lutpair194" *) 
   LUT5 #(
    .INIT(32'hAA880001)) 
     \sig_xfer_end_strb_ireg3[25]_i_1__0 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(sig_xfer_end_strb_im2[25]));
(* SOFT_HLUTNM = "soft_lutpair208" *) 
   LUT5 #(
    .INIT(32'hA8880001)) 
     \sig_xfer_end_strb_ireg3[26]_i_1__0 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(sig_xfer_end_strb_im2[26]));
(* SOFT_HLUTNM = "soft_lutpair192" *) 
   LUT5 #(
    .INIT(32'h88880001)) 
     \sig_xfer_end_strb_ireg3[27]_i_1__0 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(sig_xfer_end_strb_im2[27]));
LUT5 #(
    .INIT(32'h88800001)) 
     \sig_xfer_end_strb_ireg3[28]_i_1__0 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(sig_xfer_end_strb_im2[28]));
(* SOFT_HLUTNM = "soft_lutpair190" *) 
   LUT5 #(
    .INIT(32'h88000001)) 
     \sig_xfer_end_strb_ireg3[29]_i_1__0 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(sig_xfer_end_strb_im2[29]));
(* SOFT_HLUTNM = "soft_lutpair201" *) 
   LUT5 #(
    .INIT(32'hFFFFFEEF)) 
     \sig_xfer_end_strb_ireg3[2]_i_1__0 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(sig_xfer_end_strb_im2[2]));
(* SOFT_HLUTNM = "soft_lutpair209" *) 
   LUT5 #(
    .INIT(32'h80000001)) 
     \sig_xfer_end_strb_ireg3[30]_i_1__0 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(sig_xfer_end_strb_im2[30]));
(* SOFT_HLUTNM = "soft_lutpair188" *) 
   LUT5 #(
    .INIT(32'h00000001)) 
     \sig_xfer_end_strb_ireg3[31]_i_1__0 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(sig_xfer_end_strb_im2[31]));
(* SOFT_HLUTNM = "soft_lutpair197" *) 
   LUT5 #(
    .INIT(32'hFFFFEEEF)) 
     \sig_xfer_end_strb_ireg3[3]_i_1__0 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(sig_xfer_end_strb_im2[3]));
(* SOFT_HLUTNM = "soft_lutpair210" *) 
   LUT5 #(
    .INIT(32'hFFFFEEEB)) 
     \sig_xfer_end_strb_ireg3[4]_i_1__0 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(sig_xfer_end_strb_im2[4]));
(* SOFT_HLUTNM = "soft_lutpair195" *) 
   LUT5 #(
    .INIT(32'hFFFFEEAB)) 
     \sig_xfer_end_strb_ireg3[5]_i_1__0 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(sig_xfer_end_strb_im2[5]));
(* SOFT_HLUTNM = "soft_lutpair205" *) 
   LUT5 #(
    .INIT(32'hFFFFEAAB)) 
     \sig_xfer_end_strb_ireg3[6]_i_1__0 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(sig_xfer_end_strb_im2[6]));
(* SOFT_HLUTNM = "soft_lutpair194" *) 
   LUT5 #(
    .INIT(32'hFFFFAAAB)) 
     \sig_xfer_end_strb_ireg3[7]_i_1__0 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(sig_xfer_end_strb_im2[7]));
(* SOFT_HLUTNM = "soft_lutpair211" *) 
   LUT5 #(
    .INIT(32'hFFFEAAAB)) 
     \sig_xfer_end_strb_ireg3[8]_i_1__0 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(sig_xfer_end_strb_im2[8]));
(* SOFT_HLUTNM = "soft_lutpair204" *) 
   LUT5 #(
    .INIT(32'hFFEEAAAB)) 
     \sig_xfer_end_strb_ireg3[9]_i_1__0 
       (.I0(sig_finish_addr_offset_ireg2[4]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .I4(sig_finish_addr_offset_ireg2[3]),
        .O(sig_xfer_end_strb_im2[9]));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_end_strb_ireg3_reg[0] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\<const1> ),
        .Q(sig_xfer_end_strb_ireg3[0]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_end_strb_ireg3_reg[10] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_end_strb_im2[10]),
        .Q(sig_xfer_end_strb_ireg3[10]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_end_strb_ireg3_reg[11] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_end_strb_im2[11]),
        .Q(sig_xfer_end_strb_ireg3[11]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_end_strb_ireg3_reg[12] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_end_strb_im2[12]),
        .Q(sig_xfer_end_strb_ireg3[12]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_end_strb_ireg3_reg[13] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_end_strb_im2[13]),
        .Q(sig_xfer_end_strb_ireg3[13]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_end_strb_ireg3_reg[14] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_end_strb_im2[14]),
        .Q(sig_xfer_end_strb_ireg3[14]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_end_strb_ireg3_reg[15] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_end_strb_im2[15]),
        .Q(sig_xfer_end_strb_ireg3[15]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_end_strb_ireg3_reg[16] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\n_0_sig_xfer_end_strb_ireg3[16]_i_1__0 ),
        .Q(sig_xfer_end_strb_ireg3[16]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_end_strb_ireg3_reg[17] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_end_strb_im2[17]),
        .Q(sig_xfer_end_strb_ireg3[17]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_end_strb_ireg3_reg[18] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_end_strb_im2[18]),
        .Q(sig_xfer_end_strb_ireg3[18]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_end_strb_ireg3_reg[19] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_end_strb_im2[19]),
        .Q(sig_xfer_end_strb_ireg3[19]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_end_strb_ireg3_reg[1] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_end_strb_im2[1]),
        .Q(sig_xfer_end_strb_ireg3[1]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_end_strb_ireg3_reg[20] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_end_strb_im2[20]),
        .Q(sig_xfer_end_strb_ireg3[20]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_end_strb_ireg3_reg[21] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_end_strb_im2[21]),
        .Q(sig_xfer_end_strb_ireg3[21]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_end_strb_ireg3_reg[22] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_end_strb_im2[22]),
        .Q(sig_xfer_end_strb_ireg3[22]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_end_strb_ireg3_reg[23] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_end_strb_im2[23]),
        .Q(sig_xfer_end_strb_ireg3[23]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_end_strb_ireg3_reg[24] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_end_strb_im2[24]),
        .Q(sig_xfer_end_strb_ireg3[24]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_end_strb_ireg3_reg[25] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_end_strb_im2[25]),
        .Q(sig_xfer_end_strb_ireg3[25]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_end_strb_ireg3_reg[26] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_end_strb_im2[26]),
        .Q(sig_xfer_end_strb_ireg3[26]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_end_strb_ireg3_reg[27] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_end_strb_im2[27]),
        .Q(sig_xfer_end_strb_ireg3[27]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_end_strb_ireg3_reg[28] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_end_strb_im2[28]),
        .Q(sig_xfer_end_strb_ireg3[28]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_end_strb_ireg3_reg[29] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_end_strb_im2[29]),
        .Q(sig_xfer_end_strb_ireg3[29]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_end_strb_ireg3_reg[2] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_end_strb_im2[2]),
        .Q(sig_xfer_end_strb_ireg3[2]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_end_strb_ireg3_reg[30] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_end_strb_im2[30]),
        .Q(sig_xfer_end_strb_ireg3[30]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_end_strb_ireg3_reg[31] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_end_strb_im2[31]),
        .Q(sig_xfer_end_strb_ireg3[31]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_end_strb_ireg3_reg[3] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_end_strb_im2[3]),
        .Q(sig_xfer_end_strb_ireg3[3]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_end_strb_ireg3_reg[4] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_end_strb_im2[4]),
        .Q(sig_xfer_end_strb_ireg3[4]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_end_strb_ireg3_reg[5] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_end_strb_im2[5]),
        .Q(sig_xfer_end_strb_ireg3[5]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_end_strb_ireg3_reg[6] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_end_strb_im2[6]),
        .Q(sig_xfer_end_strb_ireg3[6]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_end_strb_ireg3_reg[7] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_end_strb_im2[7]),
        .Q(sig_xfer_end_strb_ireg3[7]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_end_strb_ireg3_reg[8] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_end_strb_im2[8]),
        .Q(sig_xfer_end_strb_ireg3[8]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_end_strb_ireg3_reg[9] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_end_strb_im2[9]),
        .Q(sig_xfer_end_strb_ireg3[9]),
        .R(sig_mmap_reset_reg));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     sig_xfer_len_eq_0_ireg3_i_2__0
       (.I0(Din[3]),
        .I1(Din[5]),
        .I2(Din[2]),
        .I3(sig_mmap_reset_reg),
        .I4(Din[0]),
        .I5(Din[1]),
        .O(O15));
FDRE #(
    .INIT(1'b0)) 
     sig_xfer_len_eq_0_ireg3_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(I8),
        .Q(O5),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair224" *) 
   LUT4 #(
    .INIT(16'hAFEE)) 
     sig_xfer_reg_empty_i_1__0
       (.I0(sig_mmap_reset_reg),
        .I1(sig_pop_xfer_reg0_out),
        .I2(sig_ld_xfer_reg),
        .I3(sig_xfer_reg_empty),
        .O(n_0_sig_xfer_reg_empty_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     sig_xfer_reg_empty_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_xfer_reg_empty_i_1__0),
        .Q(sig_xfer_reg_empty),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair182" *) 
   LUT5 #(
    .INIT(32'h00000001)) 
     \sig_xfer_strt_strb_ireg3[0]_i_1__0 
       (.I0(sig_strbgen_addr_ireg2[4]),
        .I1(sig_strbgen_addr_ireg2[2]),
        .I2(sig_strbgen_addr_ireg2[0]),
        .I3(sig_strbgen_addr_ireg2[1]),
        .I4(sig_strbgen_addr_ireg2[3]),
        .O(sig_xfer_strt_strb_im2[0]));
LUT4 #(
    .INIT(16'h8AA8)) 
     \sig_xfer_strt_strb_ireg3[10]_i_1__0 
       (.I0(\I_STRT_STRB_GEN/var_start_vector [10]),
        .I1(\n_0_sig_xfer_strt_strb_ireg3[10]_i_3__0 ),
        .I2(\n_0_sig_xfer_strt_strb_ireg3[31]_i_3__0 ),
        .I3(\n_0_sig_xfer_strt_strb_ireg3[31]_i_4__0 ),
        .O(sig_xfer_strt_strb_im2[10]));
(* SOFT_HLUTNM = "soft_lutpair202" *) 
   LUT5 #(
    .INIT(32'h01115555)) 
     \sig_xfer_strt_strb_ireg3[10]_i_2__0 
       (.I0(sig_strbgen_addr_ireg2[4]),
        .I1(sig_strbgen_addr_ireg2[2]),
        .I2(sig_strbgen_addr_ireg2[0]),
        .I3(sig_strbgen_addr_ireg2[1]),
        .I4(sig_strbgen_addr_ireg2[3]),
        .O(\I_STRT_STRB_GEN/var_start_vector [10]));
(* SOFT_HLUTNM = "soft_lutpair215" *) 
   LUT4 #(
    .INIT(16'hFFA8)) 
     \sig_xfer_strt_strb_ireg3[10]_i_3__0 
       (.I0(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [3]),
        .I1(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [1]),
        .I2(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [2]),
        .I3(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [4]),
        .O(\n_0_sig_xfer_strt_strb_ireg3[10]_i_3__0 ));
LUT6 #(
    .INIT(64'h0700070707070700)) 
     \sig_xfer_strt_strb_ireg3[11]_i_1__0 
       (.I0(sig_strbgen_addr_ireg2[3]),
        .I1(sig_strbgen_addr_ireg2[2]),
        .I2(sig_strbgen_addr_ireg2[4]),
        .I3(\n_0_sig_xfer_strt_strb_ireg3[11]_i_2__0 ),
        .I4(\n_0_sig_xfer_strt_strb_ireg3[31]_i_4__0 ),
        .I5(\n_0_sig_xfer_strt_strb_ireg3[31]_i_3__0 ),
        .O(sig_xfer_strt_strb_im2[11]));
(* SOFT_HLUTNM = "soft_lutpair191" *) 
   LUT5 #(
    .INIT(32'hFFFFAA80)) 
     \sig_xfer_strt_strb_ireg3[11]_i_2__0 
       (.I0(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [3]),
        .I1(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [1]),
        .I2(\n_0_sig_xfer_strt_strb_ireg3[31]_i_6__0 ),
        .I3(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [2]),
        .I4(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [4]),
        .O(\n_0_sig_xfer_strt_strb_ireg3[11]_i_2__0 ));
LUT6 #(
    .INIT(64'hAA80AAAAAAAAAA80)) 
     \sig_xfer_strt_strb_ireg3[12]_i_1__0 
       (.I0(\I_STRT_STRB_GEN/var_start_vector [12]),
        .I1(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [3]),
        .I2(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [2]),
        .I3(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [4]),
        .I4(\n_0_sig_xfer_strt_strb_ireg3[31]_i_4__0 ),
        .I5(\n_0_sig_xfer_strt_strb_ireg3[31]_i_3__0 ),
        .O(sig_xfer_strt_strb_im2[12]));
(* SOFT_HLUTNM = "soft_lutpair203" *) 
   LUT5 #(
    .INIT(32'h11155555)) 
     \sig_xfer_strt_strb_ireg3[12]_i_2__0 
       (.I0(sig_strbgen_addr_ireg2[4]),
        .I1(sig_strbgen_addr_ireg2[2]),
        .I2(sig_strbgen_addr_ireg2[0]),
        .I3(sig_strbgen_addr_ireg2[1]),
        .I4(sig_strbgen_addr_ireg2[3]),
        .O(\I_STRT_STRB_GEN/var_start_vector [12]));
LUT4 #(
    .INIT(16'h8AA8)) 
     \sig_xfer_strt_strb_ireg3[13]_i_1__0 
       (.I0(\I_STRT_STRB_GEN/var_start_vector [13]),
        .I1(\n_0_sig_xfer_strt_strb_ireg3[13]_i_3__0 ),
        .I2(\n_0_sig_xfer_strt_strb_ireg3[31]_i_4__0 ),
        .I3(\n_0_sig_xfer_strt_strb_ireg3[31]_i_3__0 ),
        .O(sig_xfer_strt_strb_im2[13]));
(* SOFT_HLUTNM = "soft_lutpair218" *) 
   LUT4 #(
    .INIT(16'h1555)) 
     \sig_xfer_strt_strb_ireg3[13]_i_2__0 
       (.I0(sig_strbgen_addr_ireg2[4]),
        .I1(sig_strbgen_addr_ireg2[2]),
        .I2(sig_strbgen_addr_ireg2[1]),
        .I3(sig_strbgen_addr_ireg2[3]),
        .O(\I_STRT_STRB_GEN/var_start_vector [13]));
(* SOFT_HLUTNM = "soft_lutpair191" *) 
   LUT5 #(
    .INIT(32'hFFFFA800)) 
     \sig_xfer_strt_strb_ireg3[13]_i_3__0 
       (.I0(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [3]),
        .I1(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [1]),
        .I2(\n_0_sig_xfer_strt_strb_ireg3[31]_i_6__0 ),
        .I3(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [2]),
        .I4(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [4]),
        .O(\n_0_sig_xfer_strt_strb_ireg3[13]_i_3__0 ));
LUT4 #(
    .INIT(16'h8AA8)) 
     \sig_xfer_strt_strb_ireg3[14]_i_1__0 
       (.I0(\I_STRT_STRB_GEN/var_start_vector [14]),
        .I1(\n_0_sig_xfer_strt_strb_ireg3[14]_i_3__0 ),
        .I2(\n_0_sig_xfer_strt_strb_ireg3[31]_i_3__0 ),
        .I3(\n_0_sig_xfer_strt_strb_ireg3[31]_i_4__0 ),
        .O(sig_xfer_strt_strb_im2[14]));
(* SOFT_HLUTNM = "soft_lutpair206" *) 
   LUT5 #(
    .INIT(32'h15555555)) 
     \sig_xfer_strt_strb_ireg3[14]_i_2__0 
       (.I0(sig_strbgen_addr_ireg2[4]),
        .I1(sig_strbgen_addr_ireg2[2]),
        .I2(sig_strbgen_addr_ireg2[0]),
        .I3(sig_strbgen_addr_ireg2[1]),
        .I4(sig_strbgen_addr_ireg2[3]),
        .O(\I_STRT_STRB_GEN/var_start_vector [14]));
(* SOFT_HLUTNM = "soft_lutpair216" *) 
   LUT4 #(
    .INIT(16'hFF80)) 
     \sig_xfer_strt_strb_ireg3[14]_i_3__0 
       (.I0(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [3]),
        .I1(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [1]),
        .I2(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [2]),
        .I3(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [4]),
        .O(\n_0_sig_xfer_strt_strb_ireg3[14]_i_3__0 ));
(* SOFT_HLUTNM = "soft_lutpair231" *) 
   LUT4 #(
    .INIT(16'h4554)) 
     \sig_xfer_strt_strb_ireg3[15]_i_1__0 
       (.I0(sig_strbgen_addr_ireg2[4]),
        .I1(\n_0_sig_xfer_strt_strb_ireg3[15]_i_2__0 ),
        .I2(\n_0_sig_xfer_strt_strb_ireg3[31]_i_4__0 ),
        .I3(\n_0_sig_xfer_strt_strb_ireg3[31]_i_3__0 ),
        .O(sig_xfer_strt_strb_im2[15]));
(* SOFT_HLUTNM = "soft_lutpair193" *) 
   LUT5 #(
    .INIT(32'hFFFF8000)) 
     \sig_xfer_strt_strb_ireg3[15]_i_2__0 
       (.I0(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [3]),
        .I1(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [1]),
        .I2(\n_0_sig_xfer_strt_strb_ireg3[31]_i_6__0 ),
        .I3(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [2]),
        .I4(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [4]),
        .O(\n_0_sig_xfer_strt_strb_ireg3[15]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair226" *) 
   LUT4 #(
    .INIT(16'hAA28)) 
     \sig_xfer_strt_strb_ireg3[16]_i_1__0 
       (.I0(\I_STRT_STRB_GEN/var_start_vector [16]),
        .I1(\n_0_sig_xfer_strt_strb_ireg3[31]_i_4__0 ),
        .I2(\n_0_sig_xfer_strt_strb_ireg3[31]_i_3__0 ),
        .I3(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [4]),
        .O(sig_xfer_strt_strb_im2[16]));
(* SOFT_HLUTNM = "soft_lutpair206" *) 
   LUT5 #(
    .INIT(32'h55555557)) 
     \sig_xfer_strt_strb_ireg3[16]_i_2__0 
       (.I0(sig_strbgen_addr_ireg2[4]),
        .I1(sig_strbgen_addr_ireg2[2]),
        .I2(sig_strbgen_addr_ireg2[0]),
        .I3(sig_strbgen_addr_ireg2[1]),
        .I4(sig_strbgen_addr_ireg2[3]),
        .O(\I_STRT_STRB_GEN/var_start_vector [16]));
LUT4 #(
    .INIT(16'hAA28)) 
     \sig_xfer_strt_strb_ireg3[17]_i_1__0 
       (.I0(\I_STRT_STRB_GEN/var_start_vector [17]),
        .I1(\n_0_sig_xfer_strt_strb_ireg3[31]_i_4__0 ),
        .I2(\n_0_sig_xfer_strt_strb_ireg3[31]_i_3__0 ),
        .I3(\n_0_sig_xfer_strt_strb_ireg3[17]_i_3__0 ),
        .O(sig_xfer_strt_strb_im2[17]));
(* SOFT_HLUTNM = "soft_lutpair218" *) 
   LUT4 #(
    .INIT(16'h5557)) 
     \sig_xfer_strt_strb_ireg3[17]_i_2__0 
       (.I0(sig_strbgen_addr_ireg2[4]),
        .I1(sig_strbgen_addr_ireg2[2]),
        .I2(sig_strbgen_addr_ireg2[1]),
        .I3(sig_strbgen_addr_ireg2[3]),
        .O(\I_STRT_STRB_GEN/var_start_vector [17]));
(* SOFT_HLUTNM = "soft_lutpair193" *) 
   LUT5 #(
    .INIT(32'hFFFE0000)) 
     \sig_xfer_strt_strb_ireg3[17]_i_3__0 
       (.I0(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [3]),
        .I1(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [1]),
        .I2(\n_0_sig_xfer_strt_strb_ireg3[31]_i_6__0 ),
        .I3(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [2]),
        .I4(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [4]),
        .O(\n_0_sig_xfer_strt_strb_ireg3[17]_i_3__0 ));
LUT4 #(
    .INIT(16'hAA28)) 
     \sig_xfer_strt_strb_ireg3[18]_i_1__0 
       (.I0(\I_STRT_STRB_GEN/var_start_vector [18]),
        .I1(\n_0_sig_xfer_strt_strb_ireg3[31]_i_3__0 ),
        .I2(\n_0_sig_xfer_strt_strb_ireg3[31]_i_4__0 ),
        .I3(\n_0_sig_xfer_strt_strb_ireg3[18]_i_3__0 ),
        .O(sig_xfer_strt_strb_im2[18]));
(* SOFT_HLUTNM = "soft_lutpair203" *) 
   LUT5 #(
    .INIT(32'h55555777)) 
     \sig_xfer_strt_strb_ireg3[18]_i_2__0 
       (.I0(sig_strbgen_addr_ireg2[4]),
        .I1(sig_strbgen_addr_ireg2[2]),
        .I2(sig_strbgen_addr_ireg2[0]),
        .I3(sig_strbgen_addr_ireg2[1]),
        .I4(sig_strbgen_addr_ireg2[3]),
        .O(\I_STRT_STRB_GEN/var_start_vector [18]));
(* SOFT_HLUTNM = "soft_lutpair214" *) 
   LUT4 #(
    .INIT(16'hFE00)) 
     \sig_xfer_strt_strb_ireg3[18]_i_3__0 
       (.I0(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [3]),
        .I1(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [1]),
        .I2(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [2]),
        .I3(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [4]),
        .O(\n_0_sig_xfer_strt_strb_ireg3[18]_i_3__0 ));
LUT6 #(
    .INIT(64'h1F1F1F1F001F1F00)) 
     \sig_xfer_strt_strb_ireg3[19]_i_1__0 
       (.I0(sig_strbgen_addr_ireg2[3]),
        .I1(sig_strbgen_addr_ireg2[2]),
        .I2(sig_strbgen_addr_ireg2[4]),
        .I3(\n_0_sig_xfer_strt_strb_ireg3[31]_i_4__0 ),
        .I4(\n_0_sig_xfer_strt_strb_ireg3[31]_i_3__0 ),
        .I5(\n_0_sig_xfer_strt_strb_ireg3[19]_i_2__0 ),
        .O(sig_xfer_strt_strb_im2[19]));
(* SOFT_HLUTNM = "soft_lutpair187" *) 
   LUT5 #(
    .INIT(32'hFFEA0000)) 
     \sig_xfer_strt_strb_ireg3[19]_i_2__0 
       (.I0(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [3]),
        .I1(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [1]),
        .I2(\n_0_sig_xfer_strt_strb_ireg3[31]_i_6__0 ),
        .I3(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [2]),
        .I4(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [4]),
        .O(\n_0_sig_xfer_strt_strb_ireg3[19]_i_2__0 ));
LUT4 #(
    .INIT(16'h8AA8)) 
     \sig_xfer_strt_strb_ireg3[1]_i_1__0 
       (.I0(\I_STRT_STRB_GEN/var_start_vector [1]),
        .I1(\n_0_sig_xfer_strt_strb_ireg3[1]_i_3__0 ),
        .I2(\n_0_sig_xfer_strt_strb_ireg3[31]_i_4__0 ),
        .I3(\n_0_sig_xfer_strt_strb_ireg3[31]_i_3__0 ),
        .O(sig_xfer_strt_strb_im2[1]));
(* SOFT_HLUTNM = "soft_lutpair220" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     \sig_xfer_strt_strb_ireg3[1]_i_2__0 
       (.I0(sig_strbgen_addr_ireg2[4]),
        .I1(sig_strbgen_addr_ireg2[2]),
        .I2(sig_strbgen_addr_ireg2[1]),
        .I3(sig_strbgen_addr_ireg2[3]),
        .O(\I_STRT_STRB_GEN/var_start_vector [1]));
(* SOFT_HLUTNM = "soft_lutpair186" *) 
   LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     \sig_xfer_strt_strb_ireg3[1]_i_3__0 
       (.I0(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [3]),
        .I1(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [1]),
        .I2(\n_0_sig_xfer_strt_strb_ireg3[31]_i_6__0 ),
        .I3(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [2]),
        .I4(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [4]),
        .O(\n_0_sig_xfer_strt_strb_ireg3[1]_i_3__0 ));
LUT6 #(
    .INIT(64'hAAAAAA2828282828)) 
     \sig_xfer_strt_strb_ireg3[20]_i_1__0 
       (.I0(\I_STRT_STRB_GEN/var_start_vector [20]),
        .I1(\n_0_sig_xfer_strt_strb_ireg3[31]_i_4__0 ),
        .I2(\n_0_sig_xfer_strt_strb_ireg3[31]_i_3__0 ),
        .I3(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [3]),
        .I4(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [2]),
        .I5(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [4]),
        .O(sig_xfer_strt_strb_im2[20]));
(* SOFT_HLUTNM = "soft_lutpair202" *) 
   LUT5 #(
    .INIT(32'h5555777F)) 
     \sig_xfer_strt_strb_ireg3[20]_i_2__0 
       (.I0(sig_strbgen_addr_ireg2[4]),
        .I1(sig_strbgen_addr_ireg2[2]),
        .I2(sig_strbgen_addr_ireg2[0]),
        .I3(sig_strbgen_addr_ireg2[1]),
        .I4(sig_strbgen_addr_ireg2[3]),
        .O(\I_STRT_STRB_GEN/var_start_vector [20]));
LUT4 #(
    .INIT(16'hAA28)) 
     \sig_xfer_strt_strb_ireg3[21]_i_1__0 
       (.I0(\I_STRT_STRB_GEN/var_start_vector [21]),
        .I1(\n_0_sig_xfer_strt_strb_ireg3[31]_i_4__0 ),
        .I2(\n_0_sig_xfer_strt_strb_ireg3[31]_i_3__0 ),
        .I3(\n_0_sig_xfer_strt_strb_ireg3[21]_i_3__0 ),
        .O(sig_xfer_strt_strb_im2[21]));
(* SOFT_HLUTNM = "soft_lutpair219" *) 
   LUT4 #(
    .INIT(16'h557F)) 
     \sig_xfer_strt_strb_ireg3[21]_i_2__0 
       (.I0(sig_strbgen_addr_ireg2[4]),
        .I1(sig_strbgen_addr_ireg2[2]),
        .I2(sig_strbgen_addr_ireg2[1]),
        .I3(sig_strbgen_addr_ireg2[3]),
        .O(\I_STRT_STRB_GEN/var_start_vector [21]));
(* SOFT_HLUTNM = "soft_lutpair196" *) 
   LUT5 #(
    .INIT(32'hFEAA0000)) 
     \sig_xfer_strt_strb_ireg3[21]_i_3__0 
       (.I0(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [3]),
        .I1(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [1]),
        .I2(\n_0_sig_xfer_strt_strb_ireg3[31]_i_6__0 ),
        .I3(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [2]),
        .I4(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [4]),
        .O(\n_0_sig_xfer_strt_strb_ireg3[21]_i_3__0 ));
LUT4 #(
    .INIT(16'hAA28)) 
     \sig_xfer_strt_strb_ireg3[22]_i_1__0 
       (.I0(\I_STRT_STRB_GEN/var_start_vector [22]),
        .I1(\n_0_sig_xfer_strt_strb_ireg3[31]_i_3__0 ),
        .I2(\n_0_sig_xfer_strt_strb_ireg3[31]_i_4__0 ),
        .I3(\n_0_sig_xfer_strt_strb_ireg3[22]_i_3__0 ),
        .O(sig_xfer_strt_strb_im2[22]));
(* SOFT_HLUTNM = "soft_lutpair200" *) 
   LUT5 #(
    .INIT(32'h55557FFF)) 
     \sig_xfer_strt_strb_ireg3[22]_i_2__0 
       (.I0(sig_strbgen_addr_ireg2[4]),
        .I1(sig_strbgen_addr_ireg2[2]),
        .I2(sig_strbgen_addr_ireg2[0]),
        .I3(sig_strbgen_addr_ireg2[1]),
        .I4(sig_strbgen_addr_ireg2[3]),
        .O(\I_STRT_STRB_GEN/var_start_vector [22]));
(* SOFT_HLUTNM = "soft_lutpair216" *) 
   LUT4 #(
    .INIT(16'hEA00)) 
     \sig_xfer_strt_strb_ireg3[22]_i_3__0 
       (.I0(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [3]),
        .I1(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [1]),
        .I2(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [2]),
        .I3(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [4]),
        .O(\n_0_sig_xfer_strt_strb_ireg3[22]_i_3__0 ));
LUT5 #(
    .INIT(32'h77770770)) 
     \sig_xfer_strt_strb_ireg3[23]_i_1__0 
       (.I0(sig_strbgen_addr_ireg2[3]),
        .I1(sig_strbgen_addr_ireg2[4]),
        .I2(\n_0_sig_xfer_strt_strb_ireg3[31]_i_4__0 ),
        .I3(\n_0_sig_xfer_strt_strb_ireg3[31]_i_3__0 ),
        .I4(\n_0_sig_xfer_strt_strb_ireg3[23]_i_2__0 ),
        .O(sig_xfer_strt_strb_im2[23]));
(* SOFT_HLUTNM = "soft_lutpair196" *) 
   LUT5 #(
    .INIT(32'hEAAA0000)) 
     \sig_xfer_strt_strb_ireg3[23]_i_2__0 
       (.I0(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [3]),
        .I1(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [1]),
        .I2(\n_0_sig_xfer_strt_strb_ireg3[31]_i_6__0 ),
        .I3(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [2]),
        .I4(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [4]),
        .O(\n_0_sig_xfer_strt_strb_ireg3[23]_i_2__0 ));
LUT5 #(
    .INIT(32'hAA282828)) 
     \sig_xfer_strt_strb_ireg3[24]_i_1__0 
       (.I0(\I_STRT_STRB_GEN/var_start_vector [24]),
        .I1(\n_0_sig_xfer_strt_strb_ireg3[31]_i_3__0 ),
        .I2(\n_0_sig_xfer_strt_strb_ireg3[31]_i_4__0 ),
        .I3(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [3]),
        .I4(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [4]),
        .O(sig_xfer_strt_strb_im2[24]));
(* SOFT_HLUTNM = "soft_lutpair185" *) 
   LUT5 #(
    .INIT(32'h5557FFFF)) 
     \sig_xfer_strt_strb_ireg3[24]_i_2__0 
       (.I0(sig_strbgen_addr_ireg2[4]),
        .I1(sig_strbgen_addr_ireg2[2]),
        .I2(sig_strbgen_addr_ireg2[0]),
        .I3(sig_strbgen_addr_ireg2[1]),
        .I4(sig_strbgen_addr_ireg2[3]),
        .O(\I_STRT_STRB_GEN/var_start_vector [24]));
LUT4 #(
    .INIT(16'hAA28)) 
     \sig_xfer_strt_strb_ireg3[25]_i_1__0 
       (.I0(\I_STRT_STRB_GEN/var_start_vector [25]),
        .I1(\n_0_sig_xfer_strt_strb_ireg3[31]_i_4__0 ),
        .I2(\n_0_sig_xfer_strt_strb_ireg3[31]_i_3__0 ),
        .I3(\n_0_sig_xfer_strt_strb_ireg3[25]_i_3__0 ),
        .O(sig_xfer_strt_strb_im2[25]));
(* SOFT_HLUTNM = "soft_lutpair219" *) 
   LUT4 #(
    .INIT(16'h57FF)) 
     \sig_xfer_strt_strb_ireg3[25]_i_2__0 
       (.I0(sig_strbgen_addr_ireg2[4]),
        .I1(sig_strbgen_addr_ireg2[2]),
        .I2(sig_strbgen_addr_ireg2[1]),
        .I3(sig_strbgen_addr_ireg2[3]),
        .O(\I_STRT_STRB_GEN/var_start_vector [25]));
(* SOFT_HLUTNM = "soft_lutpair198" *) 
   LUT5 #(
    .INIT(32'hAAA80000)) 
     \sig_xfer_strt_strb_ireg3[25]_i_3__0 
       (.I0(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [3]),
        .I1(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [1]),
        .I2(\n_0_sig_xfer_strt_strb_ireg3[31]_i_6__0 ),
        .I3(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [2]),
        .I4(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [4]),
        .O(\n_0_sig_xfer_strt_strb_ireg3[25]_i_3__0 ));
LUT4 #(
    .INIT(16'hAA28)) 
     \sig_xfer_strt_strb_ireg3[26]_i_1__0 
       (.I0(\I_STRT_STRB_GEN/var_start_vector [26]),
        .I1(\n_0_sig_xfer_strt_strb_ireg3[31]_i_3__0 ),
        .I2(\n_0_sig_xfer_strt_strb_ireg3[31]_i_4__0 ),
        .I3(\n_0_sig_xfer_strt_strb_ireg3[26]_i_3__0 ),
        .O(sig_xfer_strt_strb_im2[26]));
(* SOFT_HLUTNM = "soft_lutpair184" *) 
   LUT5 #(
    .INIT(32'h5777FFFF)) 
     \sig_xfer_strt_strb_ireg3[26]_i_2__0 
       (.I0(sig_strbgen_addr_ireg2[4]),
        .I1(sig_strbgen_addr_ireg2[2]),
        .I2(sig_strbgen_addr_ireg2[0]),
        .I3(sig_strbgen_addr_ireg2[1]),
        .I4(sig_strbgen_addr_ireg2[3]),
        .O(\I_STRT_STRB_GEN/var_start_vector [26]));
(* SOFT_HLUTNM = "soft_lutpair221" *) 
   LUT4 #(
    .INIT(16'hA800)) 
     \sig_xfer_strt_strb_ireg3[26]_i_3__0 
       (.I0(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [3]),
        .I1(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [1]),
        .I2(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [2]),
        .I3(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [4]),
        .O(\n_0_sig_xfer_strt_strb_ireg3[26]_i_3__0 ));
LUT6 #(
    .INIT(64'h7F7F7F7F007F7F00)) 
     \sig_xfer_strt_strb_ireg3[27]_i_1__0 
       (.I0(sig_strbgen_addr_ireg2[3]),
        .I1(sig_strbgen_addr_ireg2[2]),
        .I2(sig_strbgen_addr_ireg2[4]),
        .I3(\n_0_sig_xfer_strt_strb_ireg3[31]_i_4__0 ),
        .I4(\n_0_sig_xfer_strt_strb_ireg3[31]_i_3__0 ),
        .I5(\n_0_sig_xfer_strt_strb_ireg3[27]_i_2__0 ),
        .O(sig_xfer_strt_strb_im2[27]));
(* SOFT_HLUTNM = "soft_lutpair198" *) 
   LUT5 #(
    .INIT(32'hAA800000)) 
     \sig_xfer_strt_strb_ireg3[27]_i_2__0 
       (.I0(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [3]),
        .I1(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [1]),
        .I2(\n_0_sig_xfer_strt_strb_ireg3[31]_i_6__0 ),
        .I3(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [2]),
        .I4(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [4]),
        .O(\n_0_sig_xfer_strt_strb_ireg3[27]_i_2__0 ));
LUT6 #(
    .INIT(64'h6666666666696666)) 
     \sig_xfer_strt_strb_ireg3[28]_i_10__0 
       (.I0(sig_strbgen_addr_ireg2[3]),
        .I1(\n_0_sig_strbgen_bytes_ireg2_reg[3] ),
        .I2(\n_0_sig_strbgen_bytes_ireg2_reg[1] ),
        .I3(\n_0_sig_strbgen_bytes_ireg2_reg[0] ),
        .I4(\n_0_sig_xfer_strt_strb_ireg3[31]_i_9__0 ),
        .I5(\n_0_sig_strbgen_bytes_ireg2_reg[2] ),
        .O(\n_0_sig_xfer_strt_strb_ireg3[28]_i_10__0 ));
LUT6 #(
    .INIT(64'h0F0F0F0FF0F0F0F1)) 
     \sig_xfer_strt_strb_ireg3[28]_i_11__0 
       (.I0(\n_0_sig_strbgen_bytes_ireg2_reg[5] ),
        .I1(\n_0_sig_strbgen_bytes_ireg2_reg[4] ),
        .I2(\n_0_sig_strbgen_bytes_ireg2_reg[0] ),
        .I3(\n_0_sig_strbgen_bytes_ireg2_reg[3] ),
        .I4(\n_0_sig_strbgen_bytes_ireg2_reg[2] ),
        .I5(\n_0_sig_strbgen_bytes_ireg2_reg[1] ),
        .O(\n_0_sig_xfer_strt_strb_ireg3[28]_i_11__0 ));
LUT6 #(
    .INIT(64'h755777D7F7DFFFFF)) 
     \sig_xfer_strt_strb_ireg3[28]_i_12__0 
       (.I0(sig_strbgen_addr_ireg2[2]),
        .I1(\n_0_sig_strbgen_bytes_ireg2_reg[1] ),
        .I2(\n_0_sig_xfer_strt_strb_ireg3[31]_i_9__0 ),
        .I3(\n_0_sig_strbgen_bytes_ireg2_reg[0] ),
        .I4(sig_strbgen_addr_ireg2[0]),
        .I5(sig_strbgen_addr_ireg2[1]),
        .O(\n_0_sig_xfer_strt_strb_ireg3[28]_i_12__0 ));
LUT5 #(
    .INIT(32'h5559FFFF)) 
     \sig_xfer_strt_strb_ireg3[28]_i_13__0 
       (.I0(\n_0_sig_strbgen_bytes_ireg2_reg[2] ),
        .I1(\n_0_sig_xfer_strt_strb_ireg3[31]_i_9__0 ),
        .I2(\n_0_sig_strbgen_bytes_ireg2_reg[0] ),
        .I3(\n_0_sig_strbgen_bytes_ireg2_reg[1] ),
        .I4(sig_strbgen_addr_ireg2[2]),
        .O(\n_0_sig_xfer_strt_strb_ireg3[28]_i_13__0 ));
LUT6 #(
    .INIT(64'h77FF577F6EEF77FF)) 
     \sig_xfer_strt_strb_ireg3[28]_i_14__0 
       (.I0(\n_0_sig_strbgen_bytes_ireg2_reg[2] ),
        .I1(\n_0_sig_strbgen_bytes_ireg2_reg[1] ),
        .I2(sig_strbgen_addr_ireg2[0]),
        .I3(sig_strbgen_addr_ireg2[1]),
        .I4(\n_0_sig_xfer_strt_strb_ireg3[31]_i_9__0 ),
        .I5(\n_0_sig_strbgen_bytes_ireg2_reg[0] ),
        .O(\n_0_sig_xfer_strt_strb_ireg3[28]_i_14__0 ));
LUT6 #(
    .INIT(64'h00000055FFFFFFAB)) 
     \sig_xfer_strt_strb_ireg3[28]_i_15__0 
       (.I0(\n_0_sig_strbgen_bytes_ireg2_reg[2] ),
        .I1(\n_0_sig_strbgen_bytes_ireg2_reg[5] ),
        .I2(\n_0_sig_strbgen_bytes_ireg2_reg[4] ),
        .I3(\n_0_sig_strbgen_bytes_ireg2_reg[0] ),
        .I4(\n_0_sig_strbgen_bytes_ireg2_reg[1] ),
        .I5(\n_0_sig_strbgen_bytes_ireg2_reg[3] ),
        .O(\n_0_sig_xfer_strt_strb_ireg3[28]_i_15__0 ));
(* SOFT_HLUTNM = "soft_lutpair231" *) 
   LUT2 #(
    .INIT(4'h9)) 
     \sig_xfer_strt_strb_ireg3[28]_i_16__0 
       (.I0(sig_strbgen_addr_ireg2[4]),
        .I1(\n_0_sig_xfer_strt_strb_ireg3[28]_i_17__0 ),
        .O(\n_0_sig_xfer_strt_strb_ireg3[28]_i_16__0 ));
LUT6 #(
    .INIT(64'h00000101FFFFFEFF)) 
     \sig_xfer_strt_strb_ireg3[28]_i_17__0 
       (.I0(\n_0_sig_strbgen_bytes_ireg2_reg[3] ),
        .I1(\n_0_sig_strbgen_bytes_ireg2_reg[1] ),
        .I2(\n_0_sig_strbgen_bytes_ireg2_reg[0] ),
        .I3(\n_0_sig_strbgen_bytes_ireg2_reg[5] ),
        .I4(\n_0_sig_strbgen_bytes_ireg2_reg[2] ),
        .I5(\n_0_sig_strbgen_bytes_ireg2_reg[4] ),
        .O(\n_0_sig_xfer_strt_strb_ireg3[28]_i_17__0 ));
LUT6 #(
    .INIT(64'hAA28282828282828)) 
     \sig_xfer_strt_strb_ireg3[28]_i_1__0 
       (.I0(\I_STRT_STRB_GEN/var_start_vector [28]),
        .I1(\n_0_sig_xfer_strt_strb_ireg3[31]_i_4__0 ),
        .I2(\n_0_sig_xfer_strt_strb_ireg3[31]_i_3__0 ),
        .I3(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [3]),
        .I4(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [2]),
        .I5(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [4]),
        .O(sig_xfer_strt_strb_im2[28]));
(* SOFT_HLUTNM = "soft_lutpair183" *) 
   LUT5 #(
    .INIT(32'h777FFFFF)) 
     \sig_xfer_strt_strb_ireg3[28]_i_2__0 
       (.I0(sig_strbgen_addr_ireg2[4]),
        .I1(sig_strbgen_addr_ireg2[2]),
        .I2(sig_strbgen_addr_ireg2[0]),
        .I3(sig_strbgen_addr_ireg2[1]),
        .I4(sig_strbgen_addr_ireg2[3]),
        .O(\I_STRT_STRB_GEN/var_start_vector [28]));
LUT6 #(
    .INIT(64'h80FF00807F00FF7F)) 
     \sig_xfer_strt_strb_ireg3[28]_i_3__0 
       (.I0(\n_0_sig_xfer_strt_strb_ireg3[28]_i_6__0 ),
        .I1(\n_0_sig_xfer_strt_strb_ireg3[28]_i_7__0 ),
        .I2(\n_0_sig_xfer_strt_strb_ireg3[28]_i_8__0 ),
        .I3(sig_strbgen_addr_ireg2[2]),
        .I4(\n_0_sig_xfer_strt_strb_ireg3[28]_i_9__0 ),
        .I5(\n_0_sig_xfer_strt_strb_ireg3[28]_i_10__0 ),
        .O(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [3]));
LUT6 #(
    .INIT(64'hA2005DFF5DFFA200)) 
     \sig_xfer_strt_strb_ireg3[28]_i_4__0 
       (.I0(\n_0_sig_xfer_strt_strb_ireg3[28]_i_6__0 ),
        .I1(sig_strbgen_addr_ireg2[1]),
        .I2(\n_0_sig_xfer_strt_strb_ireg3[28]_i_11__0 ),
        .I3(\n_0_sig_xfer_strt_strb_ireg3[28]_i_7__0 ),
        .I4(\n_0_sig_xfer_strt_strb_ireg3[28]_i_9__0 ),
        .I5(sig_strbgen_addr_ireg2[2]),
        .O(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [2]));
LUT6 #(
    .INIT(64'h80FF00807F00FF7F)) 
     \sig_xfer_strt_strb_ireg3[28]_i_5__0 
       (.I0(\n_0_sig_xfer_strt_strb_ireg3[28]_i_12__0 ),
        .I1(\n_0_sig_xfer_strt_strb_ireg3[28]_i_13__0 ),
        .I2(\n_0_sig_xfer_strt_strb_ireg3[28]_i_14__0 ),
        .I3(sig_strbgen_addr_ireg2[3]),
        .I4(\n_0_sig_xfer_strt_strb_ireg3[28]_i_15__0 ),
        .I5(\n_0_sig_xfer_strt_strb_ireg3[28]_i_16__0 ),
        .O(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [4]));
(* SOFT_HLUTNM = "soft_lutpair149" *) 
   LUT4 #(
    .INIT(16'hDBFF)) 
     \sig_xfer_strt_strb_ireg3[28]_i_6__0 
       (.I0(\n_0_sig_strbgen_bytes_ireg2_reg[1] ),
        .I1(\n_0_sig_xfer_strt_strb_ireg3[31]_i_9__0 ),
        .I2(\n_0_sig_strbgen_bytes_ireg2_reg[0] ),
        .I3(sig_strbgen_addr_ireg2[0]),
        .O(\n_0_sig_xfer_strt_strb_ireg3[28]_i_6__0 ));
(* SOFT_HLUTNM = "soft_lutpair213" *) 
   LUT4 #(
    .INIT(16'h9FFF)) 
     \sig_xfer_strt_strb_ireg3[28]_i_7__0 
       (.I0(\n_0_sig_strbgen_bytes_ireg2_reg[0] ),
        .I1(\n_0_sig_xfer_strt_strb_ireg3[31]_i_9__0 ),
        .I2(sig_strbgen_addr_ireg2[1]),
        .I3(sig_strbgen_addr_ireg2[0]),
        .O(\n_0_sig_xfer_strt_strb_ireg3[28]_i_7__0 ));
(* SOFT_HLUTNM = "soft_lutpair213" *) 
   LUT4 #(
    .INIT(16'h65FF)) 
     \sig_xfer_strt_strb_ireg3[28]_i_8__0 
       (.I0(\n_0_sig_strbgen_bytes_ireg2_reg[1] ),
        .I1(\n_0_sig_strbgen_bytes_ireg2_reg[0] ),
        .I2(\n_0_sig_xfer_strt_strb_ireg3[31]_i_9__0 ),
        .I3(sig_strbgen_addr_ireg2[1]),
        .O(\n_0_sig_xfer_strt_strb_ireg3[28]_i_8__0 ));
LUT6 #(
    .INIT(64'h05050505FAFAFAFB)) 
     \sig_xfer_strt_strb_ireg3[28]_i_9__0 
       (.I0(\n_0_sig_strbgen_bytes_ireg2_reg[1] ),
        .I1(\n_0_sig_strbgen_bytes_ireg2_reg[3] ),
        .I2(\n_0_sig_strbgen_bytes_ireg2_reg[0] ),
        .I3(\n_0_sig_strbgen_bytes_ireg2_reg[4] ),
        .I4(\n_0_sig_strbgen_bytes_ireg2_reg[5] ),
        .I5(\n_0_sig_strbgen_bytes_ireg2_reg[2] ),
        .O(\n_0_sig_xfer_strt_strb_ireg3[28]_i_9__0 ));
LUT4 #(
    .INIT(16'hAA28)) 
     \sig_xfer_strt_strb_ireg3[29]_i_1__0 
       (.I0(\I_STRT_STRB_GEN/var_start_vector [29]),
        .I1(\n_0_sig_xfer_strt_strb_ireg3[31]_i_4__0 ),
        .I2(\n_0_sig_xfer_strt_strb_ireg3[31]_i_3__0 ),
        .I3(\n_0_sig_xfer_strt_strb_ireg3[29]_i_3__0 ),
        .O(sig_xfer_strt_strb_im2[29]));
(* SOFT_HLUTNM = "soft_lutpair220" *) 
   LUT4 #(
    .INIT(16'h7FFF)) 
     \sig_xfer_strt_strb_ireg3[29]_i_2__0 
       (.I0(sig_strbgen_addr_ireg2[4]),
        .I1(sig_strbgen_addr_ireg2[2]),
        .I2(sig_strbgen_addr_ireg2[1]),
        .I3(sig_strbgen_addr_ireg2[3]),
        .O(\I_STRT_STRB_GEN/var_start_vector [29]));
(* SOFT_HLUTNM = "soft_lutpair147" *) 
   LUT5 #(
    .INIT(32'hA8000000)) 
     \sig_xfer_strt_strb_ireg3[29]_i_3__0 
       (.I0(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [3]),
        .I1(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [1]),
        .I2(\n_0_sig_xfer_strt_strb_ireg3[31]_i_6__0 ),
        .I3(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [2]),
        .I4(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [4]),
        .O(\n_0_sig_xfer_strt_strb_ireg3[29]_i_3__0 ));
LUT4 #(
    .INIT(16'h8AA8)) 
     \sig_xfer_strt_strb_ireg3[2]_i_1__0 
       (.I0(\I_STRT_STRB_GEN/var_start_vector [2]),
        .I1(\n_0_sig_xfer_strt_strb_ireg3[2]_i_3__0 ),
        .I2(\n_0_sig_xfer_strt_strb_ireg3[31]_i_3__0 ),
        .I3(\n_0_sig_xfer_strt_strb_ireg3[31]_i_4__0 ),
        .O(sig_xfer_strt_strb_im2[2]));
(* SOFT_HLUTNM = "soft_lutpair183" *) 
   LUT5 #(
    .INIT(32'h00000111)) 
     \sig_xfer_strt_strb_ireg3[2]_i_2__0 
       (.I0(sig_strbgen_addr_ireg2[4]),
        .I1(sig_strbgen_addr_ireg2[2]),
        .I2(sig_strbgen_addr_ireg2[0]),
        .I3(sig_strbgen_addr_ireg2[1]),
        .I4(sig_strbgen_addr_ireg2[3]),
        .O(\I_STRT_STRB_GEN/var_start_vector [2]));
(* SOFT_HLUTNM = "soft_lutpair214" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     \sig_xfer_strt_strb_ireg3[2]_i_3__0 
       (.I0(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [3]),
        .I1(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [1]),
        .I2(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [2]),
        .I3(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [4]),
        .O(\n_0_sig_xfer_strt_strb_ireg3[2]_i_3__0 ));
LUT4 #(
    .INIT(16'hAA28)) 
     \sig_xfer_strt_strb_ireg3[30]_i_1__0 
       (.I0(\I_STRT_STRB_GEN/var_start_vector [30]),
        .I1(\n_0_sig_xfer_strt_strb_ireg3[31]_i_3__0 ),
        .I2(\n_0_sig_xfer_strt_strb_ireg3[31]_i_4__0 ),
        .I3(\n_0_sig_xfer_strt_strb_ireg3[30]_i_3__0 ),
        .O(sig_xfer_strt_strb_im2[30]));
(* SOFT_HLUTNM = "soft_lutpair182" *) 
   LUT5 #(
    .INIT(32'h7FFFFFFF)) 
     \sig_xfer_strt_strb_ireg3[30]_i_2__0 
       (.I0(sig_strbgen_addr_ireg2[4]),
        .I1(sig_strbgen_addr_ireg2[2]),
        .I2(sig_strbgen_addr_ireg2[0]),
        .I3(sig_strbgen_addr_ireg2[1]),
        .I4(sig_strbgen_addr_ireg2[3]),
        .O(\I_STRT_STRB_GEN/var_start_vector [30]));
(* SOFT_HLUTNM = "soft_lutpair221" *) 
   LUT4 #(
    .INIT(16'h8000)) 
     \sig_xfer_strt_strb_ireg3[30]_i_3__0 
       (.I0(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [3]),
        .I1(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [1]),
        .I2(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [2]),
        .I3(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [4]),
        .O(\n_0_sig_xfer_strt_strb_ireg3[30]_i_3__0 ));
(* SOFT_HLUTNM = "soft_lutpair226" *) 
   LUT3 #(
    .INIT(8'hBE)) 
     \sig_xfer_strt_strb_ireg3[31]_i_1__0 
       (.I0(\n_0_sig_xfer_strt_strb_ireg3[31]_i_2__0 ),
        .I1(\n_0_sig_xfer_strt_strb_ireg3[31]_i_3__0 ),
        .I2(\n_0_sig_xfer_strt_strb_ireg3[31]_i_4__0 ),
        .O(sig_xfer_strt_strb_im2[31]));
(* SOFT_HLUTNM = "soft_lutpair147" *) 
   LUT5 #(
    .INIT(32'h80000000)) 
     \sig_xfer_strt_strb_ireg3[31]_i_2__0 
       (.I0(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [3]),
        .I1(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [1]),
        .I2(\n_0_sig_xfer_strt_strb_ireg3[31]_i_6__0 ),
        .I3(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [2]),
        .I4(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [4]),
        .O(\n_0_sig_xfer_strt_strb_ireg3[31]_i_2__0 ));
LUT6 #(
    .INIT(64'h00000001FFFFFFFF)) 
     \sig_xfer_strt_strb_ireg3[31]_i_3__0 
       (.I0(\n_0_sig_strbgen_bytes_ireg2_reg[4] ),
        .I1(\n_0_sig_strbgen_bytes_ireg2_reg[2] ),
        .I2(\n_0_sig_strbgen_bytes_ireg2_reg[0] ),
        .I3(\n_0_sig_strbgen_bytes_ireg2_reg[1] ),
        .I4(\n_0_sig_strbgen_bytes_ireg2_reg[3] ),
        .I5(\n_0_sig_strbgen_bytes_ireg2_reg[5] ),
        .O(\n_0_sig_xfer_strt_strb_ireg3[31]_i_3__0 ));
LUT6 #(
    .INIT(64'h01151502577F7FAB)) 
     \sig_xfer_strt_strb_ireg3[31]_i_4__0 
       (.I0(\n_0_sig_strbgen_bytes_ireg2_reg[4] ),
        .I1(\n_0_sig_xfer_strt_strb_ireg3[31]_i_7__0 ),
        .I2(sig_strbgen_addr_ireg2[3]),
        .I3(\n_0_sig_xfer_strt_strb_ireg3[31]_i_8__0 ),
        .I4(\n_0_sig_strbgen_bytes_ireg2_reg[3] ),
        .I5(sig_strbgen_addr_ireg2[4]),
        .O(\n_0_sig_xfer_strt_strb_ireg3[31]_i_4__0 ));
(* SOFT_HLUTNM = "soft_lutpair149" *) 
   LUT5 #(
    .INIT(32'h24DBDB24)) 
     \sig_xfer_strt_strb_ireg3[31]_i_5__0 
       (.I0(sig_strbgen_addr_ireg2[0]),
        .I1(\n_0_sig_xfer_strt_strb_ireg3[31]_i_9__0 ),
        .I2(\n_0_sig_strbgen_bytes_ireg2_reg[0] ),
        .I3(\n_0_sig_strbgen_bytes_ireg2_reg[1] ),
        .I4(sig_strbgen_addr_ireg2[1]),
        .O(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [1]));
LUT3 #(
    .INIT(8'h96)) 
     \sig_xfer_strt_strb_ireg3[31]_i_6__0 
       (.I0(sig_strbgen_addr_ireg2[0]),
        .I1(\n_0_sig_xfer_strt_strb_ireg3[31]_i_9__0 ),
        .I2(\n_0_sig_strbgen_bytes_ireg2_reg[0] ),
        .O(\n_0_sig_xfer_strt_strb_ireg3[31]_i_6__0 ));
LUT6 #(
    .INIT(64'h44D4DDDDDDDDDDDD)) 
     \sig_xfer_strt_strb_ireg3[31]_i_7__0 
       (.I0(\n_0_sig_xfer_strt_strb_ireg3[28]_i_9__0 ),
        .I1(sig_strbgen_addr_ireg2[2]),
        .I2(sig_strbgen_addr_ireg2[1]),
        .I3(\n_0_sig_xfer_strt_strb_ireg3[28]_i_11__0 ),
        .I4(\n_0_sig_xfer_strt_strb_ireg3[28]_i_7__0 ),
        .I5(\n_0_sig_xfer_strt_strb_ireg3[28]_i_6__0 ),
        .O(\n_0_sig_xfer_strt_strb_ireg3[31]_i_7__0 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFAFAFAFB)) 
     \sig_xfer_strt_strb_ireg3[31]_i_8__0 
       (.I0(\n_0_sig_strbgen_bytes_ireg2_reg[1] ),
        .I1(\n_0_sig_strbgen_bytes_ireg2_reg[3] ),
        .I2(\n_0_sig_strbgen_bytes_ireg2_reg[0] ),
        .I3(\n_0_sig_strbgen_bytes_ireg2_reg[4] ),
        .I4(\n_0_sig_strbgen_bytes_ireg2_reg[5] ),
        .I5(\n_0_sig_strbgen_bytes_ireg2_reg[2] ),
        .O(\n_0_sig_xfer_strt_strb_ireg3[31]_i_8__0 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \sig_xfer_strt_strb_ireg3[31]_i_9__0 
       (.I0(\n_0_sig_strbgen_bytes_ireg2_reg[5] ),
        .I1(\n_0_sig_strbgen_bytes_ireg2_reg[4] ),
        .I2(\n_0_sig_strbgen_bytes_ireg2_reg[1] ),
        .I3(\n_0_sig_strbgen_bytes_ireg2_reg[0] ),
        .I4(\n_0_sig_strbgen_bytes_ireg2_reg[3] ),
        .I5(\n_0_sig_strbgen_bytes_ireg2_reg[2] ),
        .O(\n_0_sig_xfer_strt_strb_ireg3[31]_i_9__0 ));
LUT6 #(
    .INIT(64'h0100010101010100)) 
     \sig_xfer_strt_strb_ireg3[3]_i_1__0 
       (.I0(sig_strbgen_addr_ireg2[3]),
        .I1(sig_strbgen_addr_ireg2[2]),
        .I2(sig_strbgen_addr_ireg2[4]),
        .I3(\n_0_sig_xfer_strt_strb_ireg3[3]_i_2__0 ),
        .I4(\n_0_sig_xfer_strt_strb_ireg3[31]_i_4__0 ),
        .I5(\n_0_sig_xfer_strt_strb_ireg3[31]_i_3__0 ),
        .O(sig_xfer_strt_strb_im2[3]));
(* SOFT_HLUTNM = "soft_lutpair186" *) 
   LUT5 #(
    .INIT(32'hFFFFFFEA)) 
     \sig_xfer_strt_strb_ireg3[3]_i_2__0 
       (.I0(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [3]),
        .I1(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [1]),
        .I2(\n_0_sig_xfer_strt_strb_ireg3[31]_i_6__0 ),
        .I3(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [2]),
        .I4(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [4]),
        .O(\n_0_sig_xfer_strt_strb_ireg3[3]_i_2__0 ));
LUT6 #(
    .INIT(64'hAAA8AAAAAAAAAAA8)) 
     \sig_xfer_strt_strb_ireg3[4]_i_1__0 
       (.I0(\I_STRT_STRB_GEN/var_start_vector [4]),
        .I1(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [3]),
        .I2(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [2]),
        .I3(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [4]),
        .I4(\n_0_sig_xfer_strt_strb_ireg3[31]_i_4__0 ),
        .I5(\n_0_sig_xfer_strt_strb_ireg3[31]_i_3__0 ),
        .O(sig_xfer_strt_strb_im2[4]));
(* SOFT_HLUTNM = "soft_lutpair184" *) 
   LUT5 #(
    .INIT(32'h00001115)) 
     \sig_xfer_strt_strb_ireg3[4]_i_2__0 
       (.I0(sig_strbgen_addr_ireg2[4]),
        .I1(sig_strbgen_addr_ireg2[2]),
        .I2(sig_strbgen_addr_ireg2[0]),
        .I3(sig_strbgen_addr_ireg2[1]),
        .I4(sig_strbgen_addr_ireg2[3]),
        .O(\I_STRT_STRB_GEN/var_start_vector [4]));
LUT4 #(
    .INIT(16'h8AA8)) 
     \sig_xfer_strt_strb_ireg3[5]_i_1__0 
       (.I0(\I_STRT_STRB_GEN/var_start_vector [5]),
        .I1(\n_0_sig_xfer_strt_strb_ireg3[5]_i_3__0 ),
        .I2(\n_0_sig_xfer_strt_strb_ireg3[31]_i_4__0 ),
        .I3(\n_0_sig_xfer_strt_strb_ireg3[31]_i_3__0 ),
        .O(sig_xfer_strt_strb_im2[5]));
(* SOFT_HLUTNM = "soft_lutpair217" *) 
   LUT4 #(
    .INIT(16'h0015)) 
     \sig_xfer_strt_strb_ireg3[5]_i_2__0 
       (.I0(sig_strbgen_addr_ireg2[4]),
        .I1(sig_strbgen_addr_ireg2[2]),
        .I2(sig_strbgen_addr_ireg2[1]),
        .I3(sig_strbgen_addr_ireg2[3]),
        .O(\I_STRT_STRB_GEN/var_start_vector [5]));
(* SOFT_HLUTNM = "soft_lutpair187" *) 
   LUT5 #(
    .INIT(32'hFFFFFEAA)) 
     \sig_xfer_strt_strb_ireg3[5]_i_3__0 
       (.I0(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [3]),
        .I1(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [1]),
        .I2(\n_0_sig_xfer_strt_strb_ireg3[31]_i_6__0 ),
        .I3(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [2]),
        .I4(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [4]),
        .O(\n_0_sig_xfer_strt_strb_ireg3[5]_i_3__0 ));
LUT4 #(
    .INIT(16'h8AA8)) 
     \sig_xfer_strt_strb_ireg3[6]_i_1__0 
       (.I0(\I_STRT_STRB_GEN/var_start_vector [6]),
        .I1(\n_0_sig_xfer_strt_strb_ireg3[6]_i_3__0 ),
        .I2(\n_0_sig_xfer_strt_strb_ireg3[31]_i_3__0 ),
        .I3(\n_0_sig_xfer_strt_strb_ireg3[31]_i_4__0 ),
        .O(sig_xfer_strt_strb_im2[6]));
(* SOFT_HLUTNM = "soft_lutpair185" *) 
   LUT5 #(
    .INIT(32'h00001555)) 
     \sig_xfer_strt_strb_ireg3[6]_i_2__0 
       (.I0(sig_strbgen_addr_ireg2[4]),
        .I1(sig_strbgen_addr_ireg2[2]),
        .I2(sig_strbgen_addr_ireg2[0]),
        .I3(sig_strbgen_addr_ireg2[1]),
        .I4(sig_strbgen_addr_ireg2[3]),
        .O(\I_STRT_STRB_GEN/var_start_vector [6]));
(* SOFT_HLUTNM = "soft_lutpair215" *) 
   LUT4 #(
    .INIT(16'hFFEA)) 
     \sig_xfer_strt_strb_ireg3[6]_i_3__0 
       (.I0(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [3]),
        .I1(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [1]),
        .I2(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [2]),
        .I3(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [4]),
        .O(\n_0_sig_xfer_strt_strb_ireg3[6]_i_3__0 ));
LUT5 #(
    .INIT(32'h10111110)) 
     \sig_xfer_strt_strb_ireg3[7]_i_1__0 
       (.I0(sig_strbgen_addr_ireg2[3]),
        .I1(sig_strbgen_addr_ireg2[4]),
        .I2(\n_0_sig_xfer_strt_strb_ireg3[7]_i_2__0 ),
        .I3(\n_0_sig_xfer_strt_strb_ireg3[31]_i_4__0 ),
        .I4(\n_0_sig_xfer_strt_strb_ireg3[31]_i_3__0 ),
        .O(sig_xfer_strt_strb_im2[7]));
(* SOFT_HLUTNM = "soft_lutpair189" *) 
   LUT5 #(
    .INIT(32'hFFFFEAAA)) 
     \sig_xfer_strt_strb_ireg3[7]_i_2__0 
       (.I0(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [3]),
        .I1(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [1]),
        .I2(\n_0_sig_xfer_strt_strb_ireg3[31]_i_6__0 ),
        .I3(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [2]),
        .I4(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [4]),
        .O(\n_0_sig_xfer_strt_strb_ireg3[7]_i_2__0 ));
LUT5 #(
    .INIT(32'hA8AAAAA8)) 
     \sig_xfer_strt_strb_ireg3[8]_i_1__0 
       (.I0(\I_STRT_STRB_GEN/var_start_vector [8]),
        .I1(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [3]),
        .I2(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [4]),
        .I3(\n_0_sig_xfer_strt_strb_ireg3[31]_i_3__0 ),
        .I4(\n_0_sig_xfer_strt_strb_ireg3[31]_i_4__0 ),
        .O(sig_xfer_strt_strb_im2[8]));
(* SOFT_HLUTNM = "soft_lutpair200" *) 
   LUT5 #(
    .INIT(32'h00015555)) 
     \sig_xfer_strt_strb_ireg3[8]_i_2__0 
       (.I0(sig_strbgen_addr_ireg2[4]),
        .I1(sig_strbgen_addr_ireg2[2]),
        .I2(sig_strbgen_addr_ireg2[0]),
        .I3(sig_strbgen_addr_ireg2[1]),
        .I4(sig_strbgen_addr_ireg2[3]),
        .O(\I_STRT_STRB_GEN/var_start_vector [8]));
LUT4 #(
    .INIT(16'h8AA8)) 
     \sig_xfer_strt_strb_ireg3[9]_i_1__0 
       (.I0(\I_STRT_STRB_GEN/var_start_vector [9]),
        .I1(\n_0_sig_xfer_strt_strb_ireg3[9]_i_3__0 ),
        .I2(\n_0_sig_xfer_strt_strb_ireg3[31]_i_4__0 ),
        .I3(\n_0_sig_xfer_strt_strb_ireg3[31]_i_3__0 ),
        .O(sig_xfer_strt_strb_im2[9]));
(* SOFT_HLUTNM = "soft_lutpair217" *) 
   LUT4 #(
    .INIT(16'h0155)) 
     \sig_xfer_strt_strb_ireg3[9]_i_2__0 
       (.I0(sig_strbgen_addr_ireg2[4]),
        .I1(sig_strbgen_addr_ireg2[2]),
        .I2(sig_strbgen_addr_ireg2[1]),
        .I3(sig_strbgen_addr_ireg2[3]),
        .O(\I_STRT_STRB_GEN/var_start_vector [9]));
(* SOFT_HLUTNM = "soft_lutpair189" *) 
   LUT5 #(
    .INIT(32'hFFFFAAA8)) 
     \sig_xfer_strt_strb_ireg3[9]_i_3__0 
       (.I0(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [3]),
        .I1(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [1]),
        .I2(\n_0_sig_xfer_strt_strb_ireg3[31]_i_6__0 ),
        .I3(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [2]),
        .I4(\I_STRT_STRB_GEN/lsig_end_addr_us__0 [4]),
        .O(\n_0_sig_xfer_strt_strb_ireg3[9]_i_3__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_strt_strb_ireg3_reg[0] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_strt_strb_im2[0]),
        .Q(sig_xfer_strt_strb_ireg3[0]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_strt_strb_ireg3_reg[10] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_strt_strb_im2[10]),
        .Q(sig_xfer_strt_strb_ireg3[10]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_strt_strb_ireg3_reg[11] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_strt_strb_im2[11]),
        .Q(sig_xfer_strt_strb_ireg3[11]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_strt_strb_ireg3_reg[12] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_strt_strb_im2[12]),
        .Q(sig_xfer_strt_strb_ireg3[12]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_strt_strb_ireg3_reg[13] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_strt_strb_im2[13]),
        .Q(sig_xfer_strt_strb_ireg3[13]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_strt_strb_ireg3_reg[14] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_strt_strb_im2[14]),
        .Q(sig_xfer_strt_strb_ireg3[14]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_strt_strb_ireg3_reg[15] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_strt_strb_im2[15]),
        .Q(sig_xfer_strt_strb_ireg3[15]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_strt_strb_ireg3_reg[16] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_strt_strb_im2[16]),
        .Q(sig_xfer_strt_strb_ireg3[16]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_strt_strb_ireg3_reg[17] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_strt_strb_im2[17]),
        .Q(sig_xfer_strt_strb_ireg3[17]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_strt_strb_ireg3_reg[18] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_strt_strb_im2[18]),
        .Q(sig_xfer_strt_strb_ireg3[18]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_strt_strb_ireg3_reg[19] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_strt_strb_im2[19]),
        .Q(sig_xfer_strt_strb_ireg3[19]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_strt_strb_ireg3_reg[1] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_strt_strb_im2[1]),
        .Q(sig_xfer_strt_strb_ireg3[1]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_strt_strb_ireg3_reg[20] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_strt_strb_im2[20]),
        .Q(sig_xfer_strt_strb_ireg3[20]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_strt_strb_ireg3_reg[21] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_strt_strb_im2[21]),
        .Q(sig_xfer_strt_strb_ireg3[21]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_strt_strb_ireg3_reg[22] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_strt_strb_im2[22]),
        .Q(sig_xfer_strt_strb_ireg3[22]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_strt_strb_ireg3_reg[23] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_strt_strb_im2[23]),
        .Q(sig_xfer_strt_strb_ireg3[23]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_strt_strb_ireg3_reg[24] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_strt_strb_im2[24]),
        .Q(sig_xfer_strt_strb_ireg3[24]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_strt_strb_ireg3_reg[25] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_strt_strb_im2[25]),
        .Q(sig_xfer_strt_strb_ireg3[25]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_strt_strb_ireg3_reg[26] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_strt_strb_im2[26]),
        .Q(sig_xfer_strt_strb_ireg3[26]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_strt_strb_ireg3_reg[27] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_strt_strb_im2[27]),
        .Q(sig_xfer_strt_strb_ireg3[27]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_strt_strb_ireg3_reg[28] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_strt_strb_im2[28]),
        .Q(sig_xfer_strt_strb_ireg3[28]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_strt_strb_ireg3_reg[29] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_strt_strb_im2[29]),
        .Q(sig_xfer_strt_strb_ireg3[29]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_strt_strb_ireg3_reg[2] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_strt_strb_im2[2]),
        .Q(sig_xfer_strt_strb_ireg3[2]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_strt_strb_ireg3_reg[30] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_strt_strb_im2[30]),
        .Q(sig_xfer_strt_strb_ireg3[30]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_strt_strb_ireg3_reg[31] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_strt_strb_im2[31]),
        .Q(sig_xfer_strt_strb_ireg3[31]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_strt_strb_ireg3_reg[3] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_strt_strb_im2[3]),
        .Q(sig_xfer_strt_strb_ireg3[3]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_strt_strb_ireg3_reg[4] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_strt_strb_im2[4]),
        .Q(sig_xfer_strt_strb_ireg3[4]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_strt_strb_ireg3_reg[5] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_strt_strb_im2[5]),
        .Q(sig_xfer_strt_strb_ireg3[5]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_strt_strb_ireg3_reg[6] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_strt_strb_im2[6]),
        .Q(sig_xfer_strt_strb_ireg3[6]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_strt_strb_ireg3_reg[7] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_strt_strb_im2[7]),
        .Q(sig_xfer_strt_strb_ireg3[7]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_strt_strb_ireg3_reg[8] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_strt_strb_im2[8]),
        .Q(sig_xfer_strt_strb_ireg3[8]),
        .R(sig_mmap_reset_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_xfer_strt_strb_ireg3_reg[9] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(sig_xfer_strt_strb_im2[9]),
        .Q(sig_xfer_strt_strb_ireg3[9]),
        .R(sig_mmap_reset_reg));
endmodule

module axi_cdma_0axi_datamover_rd_status_cntl
   (sig_rsc2stat_status,
    sig_rsc2stat_status_valid,
    sig_rsc2data_ready,
    sig_rd_sts_interr_reg0,
    m_axi_aclk,
    sig_rd_sts_decerr_reg0,
    sig_rd_sts_reg_full0,
    I1,
    sig_stat2rsc_status_ready,
    I2,
    sig_data2rsc_valid,
    sig_data2rsc_slverr);
  output [2:0]sig_rsc2stat_status;
  output sig_rsc2stat_status_valid;
  output sig_rsc2data_ready;
  input sig_rd_sts_interr_reg0;
  input m_axi_aclk;
  input sig_rd_sts_decerr_reg0;
  input sig_rd_sts_reg_full0;
  input I1;
  input sig_stat2rsc_status_ready;
  input I2;
  input sig_data2rsc_valid;
  input sig_data2rsc_slverr;

  wire I1;
  wire I2;
  wire m_axi_aclk;
  wire n_0_sig_rd_sts_interr_reg_i_1;
  wire sig_data2rsc_slverr;
  wire sig_data2rsc_valid;
  wire sig_push_rd_sts_reg;
  wire sig_rd_sts_decerr_reg0;
  wire sig_rd_sts_interr_reg0;
  wire sig_rd_sts_reg_full0;
  wire sig_rd_sts_slverr_reg0;
  wire sig_rsc2data_ready;
  wire [2:0]sig_rsc2stat_status;
  wire sig_rsc2stat_status_valid;
  wire sig_stat2rsc_status_ready;

FDRE #(
    .INIT(1'b0)) 
     sig_rd_sts_decerr_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_decerr_reg0),
        .Q(sig_rsc2stat_status[1]),
        .R(n_0_sig_rd_sts_interr_reg_i_1));
LUT3 #(
    .INIT(8'h8F)) 
     sig_rd_sts_interr_reg_i_1
       (.I0(sig_rsc2stat_status_valid),
        .I1(sig_stat2rsc_status_ready),
        .I2(I2),
        .O(n_0_sig_rd_sts_interr_reg_i_1));
LUT2 #(
    .INIT(4'h8)) 
     sig_rd_sts_interr_reg_i_2
       (.I0(sig_rsc2data_ready),
        .I1(sig_data2rsc_valid),
        .O(sig_push_rd_sts_reg));
FDRE #(
    .INIT(1'b0)) 
     sig_rd_sts_interr_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_interr_reg0),
        .Q(sig_rsc2stat_status[0]),
        .R(n_0_sig_rd_sts_interr_reg_i_1));
FDSE #(
    .INIT(1'b0)) 
     sig_rd_sts_reg_empty_reg
       (.C(m_axi_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(I1),
        .Q(sig_rsc2data_ready),
        .S(n_0_sig_rd_sts_interr_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_rd_sts_reg_full_reg
       (.C(m_axi_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_reg_full0),
        .Q(sig_rsc2stat_status_valid),
        .R(n_0_sig_rd_sts_interr_reg_i_1));
LUT2 #(
    .INIT(4'hE)) 
     sig_rd_sts_slverr_reg_i_1
       (.I0(sig_rsc2stat_status[2]),
        .I1(sig_data2rsc_slverr),
        .O(sig_rd_sts_slverr_reg0));
FDRE #(
    .INIT(1'b0)) 
     sig_rd_sts_slverr_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_slverr_reg0),
        .Q(sig_rsc2stat_status[2]),
        .R(n_0_sig_rd_sts_interr_reg_i_1));
endmodule

module axi_cdma_0axi_datamover_rddata_cntl
   (O1,
    sig_inhibit_rdy_n,
    sig_data2rsc_valid,
    sig_next_eof_reg,
    sig_data2rsc_slverr,
    sig_clr_cmd2data_valid,
    O3,
    O2,
    CO,
    sig_rd_sts_reg_full0,
    O4,
    sig_rd_sts_interr_reg0,
    m_axi_rready,
    O5,
    O6,
    sig_rd_sts_decerr_reg0,
    I1,
    m_axi_aclk,
    sig_last_mmap_dbeat,
    sig_mstr2data_cmd_valid,
    I2,
    I3,
    m_axi_rlast,
    sig_halt_reg,
    I4,
    m_axi_rvalid,
    sig_halt_reg_dly3,
    sig_addr2rsc_calc_error,
    sig_addr_reg_empty,
    sig_rsc2data_ready,
    sig_rsc2stat_status,
    sig_rsc2stat_status_valid,
    sig_stat2rsc_status_ready,
    Q,
    m_axi_rresp,
    I5,
    Din,
    sig_reset_reg,
    sig_init_reg2,
    sig_addr2data_addr_posted);
  output O1;
  output sig_inhibit_rdy_n;
  output sig_data2rsc_valid;
  output sig_next_eof_reg;
  output sig_data2rsc_slverr;
  output sig_clr_cmd2data_valid;
  output O3;
  output O2;
  output [0:0]CO;
  output sig_rd_sts_reg_full0;
  output O4;
  output sig_rd_sts_interr_reg0;
  output m_axi_rready;
  output O5;
  output O6;
  output sig_rd_sts_decerr_reg0;
  input I1;
  input m_axi_aclk;
  input sig_last_mmap_dbeat;
  input sig_mstr2data_cmd_valid;
  input I2;
  input I3;
  input m_axi_rlast;
  input sig_halt_reg;
  input I4;
  input m_axi_rvalid;
  input sig_halt_reg_dly3;
  input sig_addr2rsc_calc_error;
  input sig_addr_reg_empty;
  input sig_rsc2data_ready;
  input [1:0]sig_rsc2stat_status;
  input sig_rsc2stat_status_valid;
  input sig_stat2rsc_status_ready;
  input [31:0]Q;
  input [1:0]m_axi_rresp;
  input I5;
  input [73:0]Din;
  input sig_reset_reg;
  input sig_init_reg2;
  input sig_addr2data_addr_posted;

  wire \<const0> ;
  wire \<const1> ;
  wire [0:0]CO;
  wire [73:0]Din;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire [31:0]Q;
  wire m_axi_aclk;
  wire m_axi_rlast;
  wire m_axi_rready;
  wire [1:0]m_axi_rresp;
  wire m_axi_rvalid;
  wire \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_10 ;
  wire \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_12 ;
  wire \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_13 ;
  wire \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_14 ;
  wire \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_15 ;
  wire \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_16 ;
  wire \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_17 ;
  wire \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_18 ;
  wire \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_19 ;
  wire \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_20 ;
  wire \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_21 ;
  wire \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_22 ;
  wire \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_23 ;
  wire \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_24 ;
  wire \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_25 ;
  wire \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_26 ;
  wire \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_27 ;
  wire \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_28 ;
  wire \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_29 ;
  wire \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_30 ;
  wire \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_31 ;
  wire \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_32 ;
  wire \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_33 ;
  wire \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_34 ;
  wire \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_35 ;
  wire \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_36 ;
  wire \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_37 ;
  wire \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_38 ;
  wire \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_39 ;
  wire \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_40 ;
  wire \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_41 ;
  wire \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_42 ;
  wire \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_43 ;
  wire \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_44 ;
  wire \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_45 ;
  wire \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_46 ;
  wire \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_47 ;
  wire \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_48 ;
  wire \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_49 ;
  wire \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_50 ;
  wire \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_51 ;
  wire \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_8 ;
  wire \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_9 ;
  wire \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_i_11 ;
  wire \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_i_7 ;
  wire \n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_6 ;
  wire \n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_7 ;
  wire n_0_m_axi_rready_INST_0_i_2;
  wire \n_0_sig_addr_posted_cntr[0]_i_1 ;
  wire \n_0_sig_addr_posted_cntr[1]_i_1 ;
  wire \n_0_sig_addr_posted_cntr[2]_i_1 ;
  wire n_0_sig_coelsc_reg_full_i_1;
  wire \n_0_sig_dbeat_cntr[5]_i_2 ;
  wire \n_0_sig_dbeat_cntr[7]_i_3 ;
  wire \n_0_sig_dbeat_cntr[7]_i_4 ;
  wire n_0_sig_dqual_reg_empty_i_1;
  wire n_0_sig_dqual_reg_full_i_1;
  wire n_0_sig_last_dbeat_i_2__0;
  wire n_0_sig_last_dbeat_i_4;
  wire n_0_sig_last_dbeat_reg;
  wire n_0_sig_ld_new_cmd_reg_i_1;
  wire n_0_sig_next_cmd_cmplt_reg_i_4;
  wire \n_17_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ;
  wire \n_1_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_i_11 ;
  wire \n_1_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_i_7 ;
  wire \n_2_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_i_11 ;
  wire \n_2_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_i_4 ;
  wire \n_2_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_i_7 ;
  wire \n_3_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ;
  wire \n_3_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_i_11 ;
  wire \n_3_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_i_4 ;
  wire \n_3_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_i_7 ;
  wire \n_4_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ;
  wire \n_6_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ;
  wire \n_7_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ;
  wire \n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ;
  wire [7:0]p_0_in__0;
  wire sig_addr2data_addr_posted;
  wire sig_addr2rsc_calc_error;
  wire [2:0]sig_addr_posted_cntr;
  wire sig_addr_reg_empty;
  wire sig_clr_cmd2data_valid;
  wire sig_cmd_cmplt_last_dbeat;
  wire sig_coelsc_decerr_reg0;
  wire sig_coelsc_interr_reg0;
  wire sig_coelsc_slverr_reg0;
  wire sig_data2rsc_calc_err;
  wire sig_data2rsc_decerr;
  wire sig_data2rsc_slverr;
  wire sig_data2rsc_valid;
  wire [7:0]sig_dbeat_cntr_reg__0;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_full;
  wire sig_fifo_next_calc_error;
  wire sig_fifo_next_cmd_cmplt;
  wire sig_fifo_next_eof;
  wire [31:0]sig_fifo_next_last_strb;
  wire sig_fifo_next_sequential;
  wire [31:0]sig_fifo_next_strt_strb;
  wire sig_first_dbeat;
  wire sig_halt_reg;
  wire sig_halt_reg_dly3;
  wire sig_inhibit_rdy_n;
  wire sig_init_reg2;
  wire sig_last_mmap_dbeat;
  wire sig_last_mmap_dbeat_reg;
  wire sig_ld_new_cmd_reg;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg;
  wire sig_next_cmd_cmplt_reg;
  wire sig_next_eof_reg;
  wire [31:0]sig_next_last_strb_reg;
  wire sig_next_sequential_reg;
  wire [31:0]sig_next_strt_strb_reg;
  wire sig_push_coelsc_reg;
  wire sig_push_dqual_reg;
  wire sig_rd_sts_decerr_reg0;
  wire sig_rd_sts_interr_reg0;
  wire sig_rd_sts_reg_full0;
  wire sig_reset_reg;
  wire sig_rsc2data_ready;
  wire [1:0]sig_rsc2stat_status;
  wire sig_rsc2stat_status_valid;
  wire sig_stat2rsc_status_ready;
  wire [3:0]\NLW_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_i_11_O_UNCONNECTED ;
  wire [3:3]\NLW_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_i_7_O_UNCONNECTED ;

axi_cdma_0axi_datamover_fifo__parameterized2 \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO 
       (.D(p_0_in__0),
        .Din({I5,Din}),
        .Dout({sig_fifo_next_calc_error,sig_fifo_next_cmd_cmplt,sig_fifo_next_sequential,sig_fifo_next_eof,sig_fifo_next_last_strb,sig_fifo_next_strt_strb}),
        .E(\n_17_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .I1(I1),
        .I10(\n_0_sig_dbeat_cntr[7]_i_4 ),
        .I11(\n_0_sig_dbeat_cntr[5]_i_2 ),
        .I12(\n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_6 ),
        .I2(n_0_sig_last_dbeat_i_2__0),
        .I3(I2),
        .I4(\n_0_sig_dbeat_cntr[7]_i_3 ),
        .I5(n_0_sig_last_dbeat_reg),
        .I6(I3),
        .I7(n_0_sig_next_cmd_cmplt_reg_i_4),
        .I8(I4),
        .I9(O3),
        .O1(O1),
        .O2(sig_inhibit_rdy_n),
        .O3(\n_3_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .O4(\n_4_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .O5(\n_6_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .O6(\n_7_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .Q(sig_dbeat_cntr_reg__0),
        .SR(\n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_rlast(m_axi_rlast),
        .sig_clr_cmd2data_valid(sig_clr_cmd2data_valid),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_first_dbeat(sig_first_dbeat),
        .sig_halt_reg(sig_halt_reg),
        .sig_init_reg2(sig_init_reg2),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_push_dqual_reg(sig_push_dqual_reg),
        .sig_reset_reg(sig_reset_reg),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stat2rsc_status_ready(sig_stat2rsc_status_ready));
LUT3 #(
    .INIT(8'h02)) 
     \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_10 
       (.I0(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_21 ),
        .I1(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_22 ),
        .I2(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_23 ),
        .O(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_10 ));
LUT3 #(
    .INIT(8'h02)) 
     \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_12 
       (.I0(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_28 ),
        .I1(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_29 ),
        .I2(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_30 ),
        .O(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_12 ));
LUT3 #(
    .INIT(8'h02)) 
     \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_13 
       (.I0(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_31 ),
        .I1(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_32 ),
        .I2(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_33 ),
        .O(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_13 ));
LUT3 #(
    .INIT(8'h02)) 
     \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_14 
       (.I0(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_34 ),
        .I1(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_35 ),
        .I2(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_36 ),
        .O(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_14 ));
LUT3 #(
    .INIT(8'h02)) 
     \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_15 
       (.I0(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_37 ),
        .I1(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_38 ),
        .I2(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_39 ),
        .O(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_15 ));
LUT6 #(
    .INIT(64'hA9AAA999A9AAA9AA)) 
     \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_16 
       (.I0(Q[30]),
        .I1(sig_halt_reg),
        .I2(sig_next_strt_strb_reg[30]),
        .I3(sig_first_dbeat),
        .I4(sig_next_last_strb_reg[30]),
        .I5(n_0_sig_last_dbeat_reg),
        .O(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_16 ));
LUT6 #(
    .INIT(64'hA9AAA999A9AAA9AA)) 
     \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_17 
       (.I0(Q[31]),
        .I1(sig_halt_reg),
        .I2(sig_next_strt_strb_reg[31]),
        .I3(sig_first_dbeat),
        .I4(sig_next_last_strb_reg[31]),
        .I5(n_0_sig_last_dbeat_reg),
        .O(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_17 ));
LUT6 #(
    .INIT(64'hA9AAA999A9AAA9AA)) 
     \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_18 
       (.I0(Q[27]),
        .I1(sig_halt_reg),
        .I2(sig_next_strt_strb_reg[27]),
        .I3(sig_first_dbeat),
        .I4(sig_next_last_strb_reg[27]),
        .I5(n_0_sig_last_dbeat_reg),
        .O(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_18 ));
LUT6 #(
    .INIT(64'h5555565555559A99)) 
     \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_19 
       (.I0(Q[29]),
        .I1(sig_first_dbeat),
        .I2(sig_next_last_strb_reg[29]),
        .I3(n_0_sig_last_dbeat_reg),
        .I4(sig_halt_reg),
        .I5(sig_next_strt_strb_reg[29]),
        .O(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_19 ));
LUT6 #(
    .INIT(64'h5555565555559A99)) 
     \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_20 
       (.I0(Q[28]),
        .I1(sig_first_dbeat),
        .I2(sig_next_last_strb_reg[28]),
        .I3(n_0_sig_last_dbeat_reg),
        .I4(sig_halt_reg),
        .I5(sig_next_strt_strb_reg[28]),
        .O(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_20 ));
LUT6 #(
    .INIT(64'hA9AAA999A9AAA9AA)) 
     \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_21 
       (.I0(Q[24]),
        .I1(sig_halt_reg),
        .I2(sig_next_strt_strb_reg[24]),
        .I3(sig_first_dbeat),
        .I4(sig_next_last_strb_reg[24]),
        .I5(n_0_sig_last_dbeat_reg),
        .O(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_21 ));
LUT6 #(
    .INIT(64'h5555565555559A99)) 
     \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_22 
       (.I0(Q[26]),
        .I1(sig_first_dbeat),
        .I2(sig_next_last_strb_reg[26]),
        .I3(n_0_sig_last_dbeat_reg),
        .I4(sig_halt_reg),
        .I5(sig_next_strt_strb_reg[26]),
        .O(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_22 ));
LUT6 #(
    .INIT(64'h5555565555559A99)) 
     \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_23 
       (.I0(Q[25]),
        .I1(sig_first_dbeat),
        .I2(sig_next_last_strb_reg[25]),
        .I3(n_0_sig_last_dbeat_reg),
        .I4(sig_halt_reg),
        .I5(sig_next_strt_strb_reg[25]),
        .O(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_23 ));
LUT3 #(
    .INIT(8'h02)) 
     \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_24 
       (.I0(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_40 ),
        .I1(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_41 ),
        .I2(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_42 ),
        .O(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_24 ));
LUT3 #(
    .INIT(8'h02)) 
     \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_25 
       (.I0(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_43 ),
        .I1(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_44 ),
        .I2(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_45 ),
        .O(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_25 ));
LUT3 #(
    .INIT(8'h02)) 
     \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_26 
       (.I0(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_46 ),
        .I1(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_47 ),
        .I2(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_48 ),
        .O(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_26 ));
LUT3 #(
    .INIT(8'h02)) 
     \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_27 
       (.I0(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_49 ),
        .I1(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_50 ),
        .I2(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_51 ),
        .O(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_27 ));
LUT6 #(
    .INIT(64'hA9AAA999A9AAA9AA)) 
     \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_28 
       (.I0(Q[22]),
        .I1(sig_halt_reg),
        .I2(sig_next_strt_strb_reg[22]),
        .I3(sig_first_dbeat),
        .I4(sig_next_last_strb_reg[22]),
        .I5(n_0_sig_last_dbeat_reg),
        .O(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_28 ));
LUT6 #(
    .INIT(64'h5555565555559A99)) 
     \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_29 
       (.I0(Q[23]),
        .I1(sig_first_dbeat),
        .I2(sig_next_last_strb_reg[23]),
        .I3(n_0_sig_last_dbeat_reg),
        .I4(sig_halt_reg),
        .I5(sig_next_strt_strb_reg[23]),
        .O(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_29 ));
LUT6 #(
    .INIT(64'h5555565555559A99)) 
     \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_30 
       (.I0(Q[21]),
        .I1(sig_first_dbeat),
        .I2(sig_next_last_strb_reg[21]),
        .I3(n_0_sig_last_dbeat_reg),
        .I4(sig_halt_reg),
        .I5(sig_next_strt_strb_reg[21]),
        .O(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_30 ));
LUT6 #(
    .INIT(64'hA9AAA999A9AAA9AA)) 
     \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_31 
       (.I0(Q[19]),
        .I1(sig_halt_reg),
        .I2(sig_next_strt_strb_reg[19]),
        .I3(sig_first_dbeat),
        .I4(sig_next_last_strb_reg[19]),
        .I5(n_0_sig_last_dbeat_reg),
        .O(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_31 ));
LUT6 #(
    .INIT(64'h5555565555559A99)) 
     \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_32 
       (.I0(Q[20]),
        .I1(sig_first_dbeat),
        .I2(sig_next_last_strb_reg[20]),
        .I3(n_0_sig_last_dbeat_reg),
        .I4(sig_halt_reg),
        .I5(sig_next_strt_strb_reg[20]),
        .O(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_32 ));
LUT6 #(
    .INIT(64'h5555565555559A99)) 
     \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_33 
       (.I0(Q[18]),
        .I1(sig_first_dbeat),
        .I2(sig_next_last_strb_reg[18]),
        .I3(n_0_sig_last_dbeat_reg),
        .I4(sig_halt_reg),
        .I5(sig_next_strt_strb_reg[18]),
        .O(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_33 ));
LUT6 #(
    .INIT(64'hA9AAA999A9AAA9AA)) 
     \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_34 
       (.I0(Q[16]),
        .I1(sig_halt_reg),
        .I2(sig_next_strt_strb_reg[16]),
        .I3(sig_first_dbeat),
        .I4(sig_next_last_strb_reg[16]),
        .I5(n_0_sig_last_dbeat_reg),
        .O(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_34 ));
LUT6 #(
    .INIT(64'h5555565555559A99)) 
     \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_35 
       (.I0(Q[17]),
        .I1(sig_first_dbeat),
        .I2(sig_next_last_strb_reg[17]),
        .I3(n_0_sig_last_dbeat_reg),
        .I4(sig_halt_reg),
        .I5(sig_next_strt_strb_reg[17]),
        .O(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_35 ));
LUT6 #(
    .INIT(64'h5555565555559A99)) 
     \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_36 
       (.I0(Q[15]),
        .I1(sig_first_dbeat),
        .I2(sig_next_last_strb_reg[15]),
        .I3(n_0_sig_last_dbeat_reg),
        .I4(sig_halt_reg),
        .I5(sig_next_strt_strb_reg[15]),
        .O(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_36 ));
LUT6 #(
    .INIT(64'hA9AAA999A9AAA9AA)) 
     \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_37 
       (.I0(Q[13]),
        .I1(sig_halt_reg),
        .I2(sig_next_strt_strb_reg[13]),
        .I3(sig_first_dbeat),
        .I4(sig_next_last_strb_reg[13]),
        .I5(n_0_sig_last_dbeat_reg),
        .O(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_37 ));
LUT6 #(
    .INIT(64'h5555565555559A99)) 
     \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_38 
       (.I0(Q[14]),
        .I1(sig_first_dbeat),
        .I2(sig_next_last_strb_reg[14]),
        .I3(n_0_sig_last_dbeat_reg),
        .I4(sig_halt_reg),
        .I5(sig_next_strt_strb_reg[14]),
        .O(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_38 ));
LUT6 #(
    .INIT(64'h5555565555559A99)) 
     \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_39 
       (.I0(Q[12]),
        .I1(sig_first_dbeat),
        .I2(sig_next_last_strb_reg[12]),
        .I3(n_0_sig_last_dbeat_reg),
        .I4(sig_halt_reg),
        .I5(sig_next_strt_strb_reg[12]),
        .O(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_39 ));
LUT6 #(
    .INIT(64'hA9AAA999A9AAA9AA)) 
     \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_40 
       (.I0(Q[10]),
        .I1(sig_halt_reg),
        .I2(sig_next_strt_strb_reg[10]),
        .I3(sig_first_dbeat),
        .I4(sig_next_last_strb_reg[10]),
        .I5(n_0_sig_last_dbeat_reg),
        .O(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_40 ));
LUT6 #(
    .INIT(64'h5555565555559A99)) 
     \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_41 
       (.I0(Q[11]),
        .I1(sig_first_dbeat),
        .I2(sig_next_last_strb_reg[11]),
        .I3(n_0_sig_last_dbeat_reg),
        .I4(sig_halt_reg),
        .I5(sig_next_strt_strb_reg[11]),
        .O(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_41 ));
LUT6 #(
    .INIT(64'h5555565555559A99)) 
     \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_42 
       (.I0(Q[9]),
        .I1(sig_first_dbeat),
        .I2(sig_next_last_strb_reg[9]),
        .I3(n_0_sig_last_dbeat_reg),
        .I4(sig_halt_reg),
        .I5(sig_next_strt_strb_reg[9]),
        .O(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_42 ));
LUT6 #(
    .INIT(64'hA9AAA999A9AAA9AA)) 
     \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_43 
       (.I0(Q[7]),
        .I1(sig_halt_reg),
        .I2(sig_next_strt_strb_reg[7]),
        .I3(sig_first_dbeat),
        .I4(sig_next_last_strb_reg[7]),
        .I5(n_0_sig_last_dbeat_reg),
        .O(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_43 ));
LUT6 #(
    .INIT(64'h5555565555559A99)) 
     \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_44 
       (.I0(Q[8]),
        .I1(sig_first_dbeat),
        .I2(sig_next_last_strb_reg[8]),
        .I3(n_0_sig_last_dbeat_reg),
        .I4(sig_halt_reg),
        .I5(sig_next_strt_strb_reg[8]),
        .O(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_44 ));
LUT6 #(
    .INIT(64'h5555565555559A99)) 
     \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_45 
       (.I0(Q[6]),
        .I1(sig_first_dbeat),
        .I2(sig_next_last_strb_reg[6]),
        .I3(n_0_sig_last_dbeat_reg),
        .I4(sig_halt_reg),
        .I5(sig_next_strt_strb_reg[6]),
        .O(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_45 ));
LUT6 #(
    .INIT(64'hA9AAA999A9AAA9AA)) 
     \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_46 
       (.I0(Q[4]),
        .I1(sig_halt_reg),
        .I2(sig_next_strt_strb_reg[4]),
        .I3(sig_first_dbeat),
        .I4(sig_next_last_strb_reg[4]),
        .I5(n_0_sig_last_dbeat_reg),
        .O(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_46 ));
LUT6 #(
    .INIT(64'h5555565555559A99)) 
     \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_47 
       (.I0(Q[5]),
        .I1(sig_first_dbeat),
        .I2(sig_next_last_strb_reg[5]),
        .I3(n_0_sig_last_dbeat_reg),
        .I4(sig_halt_reg),
        .I5(sig_next_strt_strb_reg[5]),
        .O(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_47 ));
LUT6 #(
    .INIT(64'h5555565555559A99)) 
     \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_48 
       (.I0(Q[3]),
        .I1(sig_first_dbeat),
        .I2(sig_next_last_strb_reg[3]),
        .I3(n_0_sig_last_dbeat_reg),
        .I4(sig_halt_reg),
        .I5(sig_next_strt_strb_reg[3]),
        .O(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_48 ));
LUT6 #(
    .INIT(64'hA9AAA999A9AAA9AA)) 
     \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_49 
       (.I0(Q[0]),
        .I1(sig_halt_reg),
        .I2(sig_next_strt_strb_reg[0]),
        .I3(sig_first_dbeat),
        .I4(sig_next_last_strb_reg[0]),
        .I5(n_0_sig_last_dbeat_reg),
        .O(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_49 ));
LUT2 #(
    .INIT(4'h8)) 
     \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_5 
       (.I0(m_axi_rlast),
        .I1(sig_next_eof_reg),
        .O(O6));
LUT6 #(
    .INIT(64'h5555565555559A99)) 
     \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_50 
       (.I0(Q[2]),
        .I1(sig_first_dbeat),
        .I2(sig_next_last_strb_reg[2]),
        .I3(n_0_sig_last_dbeat_reg),
        .I4(sig_halt_reg),
        .I5(sig_next_strt_strb_reg[2]),
        .O(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_50 ));
LUT6 #(
    .INIT(64'h5555565555559A99)) 
     \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_51 
       (.I0(Q[1]),
        .I1(sig_first_dbeat),
        .I2(sig_next_last_strb_reg[1]),
        .I3(n_0_sig_last_dbeat_reg),
        .I4(sig_halt_reg),
        .I5(sig_next_strt_strb_reg[1]),
        .O(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_51 ));
LUT6 #(
    .INIT(64'h4040404040404000)) 
     \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_6 
       (.I0(sig_next_calc_error_reg),
        .I1(sig_dqual_reg_full),
        .I2(sig_halt_reg),
        .I3(sig_addr_posted_cntr[0]),
        .I4(sig_addr_posted_cntr[1]),
        .I5(sig_addr_posted_cntr[2]),
        .O(O5));
LUT2 #(
    .INIT(4'h8)) 
     \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_8 
       (.I0(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_16 ),
        .I1(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_17 ),
        .O(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_8 ));
LUT3 #(
    .INIT(8'h02)) 
     \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_9 
       (.I0(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_18 ),
        .I1(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_19 ),
        .I2(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_20 ),
        .O(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_9 ));
CARRY4 \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_i_11 
       (.CI(\<const0> ),
        .CO({\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_i_11 ,\n_1_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_i_11 ,\n_2_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_i_11 ,\n_3_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_i_11 }),
        .CYINIT(\<const0> ),
        .DI({\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .O(\NLW_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_i_11_O_UNCONNECTED [3:0]),
        .S({\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_24 ,\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_25 ,\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_26 ,\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_27 }));
CARRY4 \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_i_4 
       (.CI(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_i_7 ),
        .CO({\NLW_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_i_4_CO_UNCONNECTED [3],CO,\n_2_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_i_4 ,\n_3_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_i_4 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const1> ,\<const1> ,\<const1> }),
        .O(\NLW_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_i_4_O_UNCONNECTED [3:0]),
        .S({\<const0> ,\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_8 ,\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_9 ,\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_10 }));
CARRY4 \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_i_7 
       (.CI(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_i_11 ),
        .CO({\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_i_7 ,\n_1_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_i_7 ,\n_2_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_i_7 ,\n_3_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_i_7 }),
        .CYINIT(\<const0> ),
        .DI({\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .O(\NLW_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_i_7_O_UNCONNECTED [3:0]),
        .S({\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_12 ,\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_13 ,\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_14 ,\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_15 }));
GND GND
       (.G(\<const0> ));
LUT6 #(
    .INIT(64'hFFFFFFFFFF01FFFF)) 
     \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_5 
       (.I0(sig_addr_posted_cntr[2]),
        .I1(sig_addr_posted_cntr[0]),
        .I2(sig_addr_posted_cntr[1]),
        .I3(sig_data2rsc_valid),
        .I4(m_axi_rvalid),
        .I5(\n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_7 ),
        .O(O3));
LUT3 #(
    .INIT(8'h80)) 
     \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_6 
       (.I0(sig_addr_posted_cntr[1]),
        .I1(sig_addr_posted_cntr[2]),
        .I2(sig_addr_posted_cntr[0]),
        .O(\n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_6 ));
(* SOFT_HLUTNM = "soft_lutpair144" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_7 
       (.I0(sig_next_calc_error_reg),
        .I1(sig_dqual_reg_full),
        .O(\n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_7 ));
VCC VCC
       (.P(\<const1> ));
LUT6 #(
    .INIT(64'h0000000000000E00)) 
     m_axi_rready_INST_0
       (.I0(I4),
        .I1(sig_halt_reg),
        .I2(sig_data2rsc_valid),
        .I3(sig_dqual_reg_full),
        .I4(sig_next_calc_error_reg),
        .I5(n_0_m_axi_rready_INST_0_i_2),
        .O(m_axi_rready));
(* SOFT_HLUTNM = "soft_lutpair142" *) 
   LUT3 #(
    .INIT(8'h01)) 
     m_axi_rready_INST_0_i_2
       (.I0(sig_addr_posted_cntr[2]),
        .I1(sig_addr_posted_cntr[1]),
        .I2(sig_addr_posted_cntr[0]),
        .O(n_0_m_axi_rready_INST_0_i_2));
(* SOFT_HLUTNM = "soft_lutpair142" *) 
   LUT5 #(
    .INIT(32'hF08F0EF0)) 
     \sig_addr_posted_cntr[0]_i_1 
       (.I0(sig_addr_posted_cntr[2]),
        .I1(sig_addr_posted_cntr[1]),
        .I2(sig_addr_posted_cntr[0]),
        .I3(sig_last_mmap_dbeat_reg),
        .I4(sig_addr2data_addr_posted),
        .O(\n_0_sig_addr_posted_cntr[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair141" *) 
   LUT5 #(
    .INIT(32'hCCBCC2CC)) 
     \sig_addr_posted_cntr[1]_i_1 
       (.I0(sig_addr_posted_cntr[2]),
        .I1(sig_addr_posted_cntr[1]),
        .I2(sig_addr_posted_cntr[0]),
        .I3(sig_last_mmap_dbeat_reg),
        .I4(sig_addr2data_addr_posted),
        .O(\n_0_sig_addr_posted_cntr[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair141" *) 
   LUT5 #(
    .INIT(32'hAAEAA8AA)) 
     \sig_addr_posted_cntr[2]_i_1 
       (.I0(sig_addr_posted_cntr[2]),
        .I1(sig_addr_posted_cntr[1]),
        .I2(sig_addr_posted_cntr[0]),
        .I3(sig_last_mmap_dbeat_reg),
        .I4(sig_addr2data_addr_posted),
        .O(\n_0_sig_addr_posted_cntr[2]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_posted_cntr_reg[0] 
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(\n_0_sig_addr_posted_cntr[0]_i_1 ),
        .Q(sig_addr_posted_cntr[0]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_posted_cntr_reg[1] 
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(\n_0_sig_addr_posted_cntr[1]_i_1 ),
        .Q(sig_addr_posted_cntr[1]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_posted_cntr_reg[2] 
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(\n_0_sig_addr_posted_cntr[2]_i_1 ),
        .Q(sig_addr_posted_cntr[2]),
        .R(I1));
(* SOFT_HLUTNM = "soft_lutpair143" *) 
   LUT3 #(
    .INIT(8'hF8)) 
     sig_coelsc_decerr_reg_i_1
       (.I0(m_axi_rresp[1]),
        .I1(m_axi_rresp[0]),
        .I2(sig_data2rsc_decerr),
        .O(sig_coelsc_decerr_reg0));
FDRE #(
    .INIT(1'b0)) 
     sig_coelsc_decerr_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_coelsc_decerr_reg0),
        .Q(sig_data2rsc_decerr),
        .R(n_0_sig_coelsc_reg_full_i_1));
(* SOFT_HLUTNM = "soft_lutpair146" *) 
   LUT2 #(
    .INIT(4'hE)) 
     sig_coelsc_interr_reg_i_1
       (.I0(sig_data2rsc_calc_err),
        .I1(sig_next_calc_error_reg),
        .O(sig_coelsc_interr_reg0));
FDRE #(
    .INIT(1'b0)) 
     sig_coelsc_interr_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_coelsc_interr_reg0),
        .Q(sig_data2rsc_calc_err),
        .R(n_0_sig_coelsc_reg_full_i_1));
LUT6 #(
    .INIT(64'h70000000FFFFFFFF)) 
     sig_coelsc_reg_full_i_1
       (.I0(sig_next_calc_error_reg),
        .I1(sig_ld_new_cmd_reg),
        .I2(I3),
        .I3(sig_rsc2data_ready),
        .I4(sig_data2rsc_valid),
        .I5(I2),
        .O(n_0_sig_coelsc_reg_full_i_1));
LUT3 #(
    .INIT(8'h8F)) 
     sig_coelsc_reg_full_i_2
       (.I0(sig_next_calc_error_reg),
        .I1(sig_ld_new_cmd_reg),
        .I2(I3),
        .O(sig_push_coelsc_reg));
(* SOFT_HLUTNM = "soft_lutpair144" *) 
   LUT3 #(
    .INIT(8'hEA)) 
     sig_coelsc_reg_full_i_3
       (.I0(sig_next_calc_error_reg),
        .I1(sig_next_cmd_cmplt_reg),
        .I2(m_axi_rlast),
        .O(sig_cmd_cmplt_last_dbeat));
FDRE #(
    .INIT(1'b0)) 
     sig_coelsc_reg_full_reg
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_cmd_cmplt_last_dbeat),
        .Q(sig_data2rsc_valid),
        .R(n_0_sig_coelsc_reg_full_i_1));
(* SOFT_HLUTNM = "soft_lutpair143" *) 
   LUT3 #(
    .INIT(8'hF4)) 
     sig_coelsc_slverr_reg_i_1
       (.I0(m_axi_rresp[0]),
        .I1(m_axi_rresp[1]),
        .I2(sig_data2rsc_slverr),
        .O(sig_coelsc_slverr_reg0));
FDRE #(
    .INIT(1'b0)) 
     sig_coelsc_slverr_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_coelsc_slverr_reg0),
        .Q(sig_data2rsc_slverr),
        .R(n_0_sig_coelsc_reg_full_i_1));
LUT3 #(
    .INIT(8'h01)) 
     \sig_dbeat_cntr[5]_i_2 
       (.I0(sig_dbeat_cntr_reg__0[2]),
        .I1(sig_dbeat_cntr_reg__0[1]),
        .I2(sig_dbeat_cntr_reg__0[0]),
        .O(\n_0_sig_dbeat_cntr[5]_i_2 ));
LUT4 #(
    .INIT(16'h5455)) 
     \sig_dbeat_cntr[7]_i_3 
       (.I0(I3),
        .I1(sig_dbeat_cntr_reg__0[6]),
        .I2(sig_dbeat_cntr_reg__0[7]),
        .I3(\n_0_sig_dbeat_cntr[7]_i_4 ),
        .O(\n_0_sig_dbeat_cntr[7]_i_3 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \sig_dbeat_cntr[7]_i_4 
       (.I0(sig_dbeat_cntr_reg__0[1]),
        .I1(sig_dbeat_cntr_reg__0[0]),
        .I2(sig_dbeat_cntr_reg__0[2]),
        .I3(sig_dbeat_cntr_reg__0[5]),
        .I4(sig_dbeat_cntr_reg__0[3]),
        .I5(sig_dbeat_cntr_reg__0[4]),
        .O(\n_0_sig_dbeat_cntr[7]_i_4 ));
(* counter = "8" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_dbeat_cntr_reg[0] 
       (.C(m_axi_aclk),
        .CE(\n_17_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .D(p_0_in__0[0]),
        .Q(sig_dbeat_cntr_reg__0[0]),
        .R(I1));
(* counter = "8" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_dbeat_cntr_reg[1] 
       (.C(m_axi_aclk),
        .CE(\n_17_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .D(p_0_in__0[1]),
        .Q(sig_dbeat_cntr_reg__0[1]),
        .R(I1));
(* counter = "8" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_dbeat_cntr_reg[2] 
       (.C(m_axi_aclk),
        .CE(\n_17_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .D(p_0_in__0[2]),
        .Q(sig_dbeat_cntr_reg__0[2]),
        .R(I1));
(* counter = "8" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_dbeat_cntr_reg[3] 
       (.C(m_axi_aclk),
        .CE(\n_17_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .D(p_0_in__0[3]),
        .Q(sig_dbeat_cntr_reg__0[3]),
        .R(I1));
(* counter = "8" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_dbeat_cntr_reg[4] 
       (.C(m_axi_aclk),
        .CE(\n_17_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .D(p_0_in__0[4]),
        .Q(sig_dbeat_cntr_reg__0[4]),
        .R(I1));
(* counter = "8" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_dbeat_cntr_reg[5] 
       (.C(m_axi_aclk),
        .CE(\n_17_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .D(p_0_in__0[5]),
        .Q(sig_dbeat_cntr_reg__0[5]),
        .R(I1));
(* counter = "8" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_dbeat_cntr_reg[6] 
       (.C(m_axi_aclk),
        .CE(\n_17_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .D(p_0_in__0[6]),
        .Q(sig_dbeat_cntr_reg__0[6]),
        .R(I1));
(* counter = "8" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_dbeat_cntr_reg[7] 
       (.C(m_axi_aclk),
        .CE(\n_17_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .D(p_0_in__0[7]),
        .Q(sig_dbeat_cntr_reg__0[7]),
        .R(I1));
LUT6 #(
    .INIT(64'hBB3BBB3BFF3FBB3B)) 
     sig_dqual_reg_empty_i_1
       (.I0(sig_dqual_reg_empty),
        .I1(I2),
        .I2(n_0_sig_next_cmd_cmplt_reg_i_4),
        .I3(\n_7_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .I4(m_axi_rlast),
        .I5(I3),
        .O(n_0_sig_dqual_reg_empty_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_dqual_reg_empty_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_dqual_reg_empty_i_1),
        .Q(sig_dqual_reg_empty),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'h88C888C800C088C8)) 
     sig_dqual_reg_full_i_1
       (.I0(sig_dqual_reg_full),
        .I1(I2),
        .I2(n_0_sig_next_cmd_cmplt_reg_i_4),
        .I3(\n_7_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .I4(m_axi_rlast),
        .I5(I3),
        .O(n_0_sig_dqual_reg_full_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_dqual_reg_full_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_dqual_reg_full_i_1),
        .Q(sig_dqual_reg_full),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     sig_first_dbeat_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(\n_4_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .Q(sig_first_dbeat),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'hE0E0E00000000000)) 
     sig_halt_cmplt_i_2__0
       (.I0(sig_next_calc_error_reg),
        .I1(n_0_m_axi_rready_INST_0_i_2),
        .I2(sig_halt_reg_dly3),
        .I3(sig_addr2rsc_calc_error),
        .I4(sig_addr_reg_empty),
        .I5(sig_halt_reg),
        .O(O2));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
     sig_last_dbeat_i_2__0
       (.I0(I3),
        .I1(sig_dbeat_cntr_reg__0[0]),
        .I2(sig_dbeat_cntr_reg__0[1]),
        .I3(sig_dbeat_cntr_reg__0[6]),
        .I4(sig_dbeat_cntr_reg__0[7]),
        .I5(n_0_sig_last_dbeat_i_4),
        .O(n_0_sig_last_dbeat_i_2__0));
LUT4 #(
    .INIT(16'hFFFE)) 
     sig_last_dbeat_i_4
       (.I0(sig_dbeat_cntr_reg__0[4]),
        .I1(sig_dbeat_cntr_reg__0[3]),
        .I2(sig_dbeat_cntr_reg__0[5]),
        .I3(sig_dbeat_cntr_reg__0[2]),
        .O(n_0_sig_last_dbeat_i_4));
FDRE #(
    .INIT(1'b0)) 
     sig_last_dbeat_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(\n_3_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .Q(n_0_sig_last_dbeat_reg),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     sig_last_mmap_dbeat_reg_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(sig_last_mmap_dbeat),
        .Q(sig_last_mmap_dbeat_reg),
        .R(I1));
LUT3 #(
    .INIT(8'h08)) 
     sig_ld_new_cmd_reg_i_1
       (.I0(sig_push_dqual_reg),
        .I1(I2),
        .I2(sig_ld_new_cmd_reg),
        .O(n_0_sig_ld_new_cmd_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_ld_new_cmd_reg_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_ld_new_cmd_reg_i_1),
        .Q(sig_ld_new_cmd_reg),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     sig_next_calc_error_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_fifo_next_calc_error),
        .Q(sig_next_calc_error_reg),
        .R(\n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ));
LUT2 #(
    .INIT(4'hE)) 
     sig_next_cmd_cmplt_reg_i_4
       (.I0(sig_dqual_reg_empty),
        .I1(\n_6_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .O(n_0_sig_next_cmd_cmplt_reg_i_4));
FDRE #(
    .INIT(1'b0)) 
     sig_next_cmd_cmplt_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_fifo_next_cmd_cmplt),
        .Q(sig_next_cmd_cmplt_reg),
        .R(\n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ));
FDRE #(
    .INIT(1'b0)) 
     sig_next_eof_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_fifo_next_eof),
        .Q(sig_next_eof_reg),
        .R(\n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_fifo_next_last_strb[0]),
        .Q(sig_next_last_strb_reg[0]),
        .R(\n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[10] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_fifo_next_last_strb[10]),
        .Q(sig_next_last_strb_reg[10]),
        .R(\n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[11] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_fifo_next_last_strb[11]),
        .Q(sig_next_last_strb_reg[11]),
        .R(\n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[12] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_fifo_next_last_strb[12]),
        .Q(sig_next_last_strb_reg[12]),
        .R(\n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[13] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_fifo_next_last_strb[13]),
        .Q(sig_next_last_strb_reg[13]),
        .R(\n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[14] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_fifo_next_last_strb[14]),
        .Q(sig_next_last_strb_reg[14]),
        .R(\n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[15] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_fifo_next_last_strb[15]),
        .Q(sig_next_last_strb_reg[15]),
        .R(\n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[16] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_fifo_next_last_strb[16]),
        .Q(sig_next_last_strb_reg[16]),
        .R(\n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[17] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_fifo_next_last_strb[17]),
        .Q(sig_next_last_strb_reg[17]),
        .R(\n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[18] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_fifo_next_last_strb[18]),
        .Q(sig_next_last_strb_reg[18]),
        .R(\n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[19] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_fifo_next_last_strb[19]),
        .Q(sig_next_last_strb_reg[19]),
        .R(\n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_fifo_next_last_strb[1]),
        .Q(sig_next_last_strb_reg[1]),
        .R(\n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[20] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_fifo_next_last_strb[20]),
        .Q(sig_next_last_strb_reg[20]),
        .R(\n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[21] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_fifo_next_last_strb[21]),
        .Q(sig_next_last_strb_reg[21]),
        .R(\n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[22] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_fifo_next_last_strb[22]),
        .Q(sig_next_last_strb_reg[22]),
        .R(\n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[23] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_fifo_next_last_strb[23]),
        .Q(sig_next_last_strb_reg[23]),
        .R(\n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[24] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_fifo_next_last_strb[24]),
        .Q(sig_next_last_strb_reg[24]),
        .R(\n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[25] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_fifo_next_last_strb[25]),
        .Q(sig_next_last_strb_reg[25]),
        .R(\n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[26] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_fifo_next_last_strb[26]),
        .Q(sig_next_last_strb_reg[26]),
        .R(\n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[27] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_fifo_next_last_strb[27]),
        .Q(sig_next_last_strb_reg[27]),
        .R(\n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[28] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_fifo_next_last_strb[28]),
        .Q(sig_next_last_strb_reg[28]),
        .R(\n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[29] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_fifo_next_last_strb[29]),
        .Q(sig_next_last_strb_reg[29]),
        .R(\n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_fifo_next_last_strb[2]),
        .Q(sig_next_last_strb_reg[2]),
        .R(\n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[30] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_fifo_next_last_strb[30]),
        .Q(sig_next_last_strb_reg[30]),
        .R(\n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[31] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_fifo_next_last_strb[31]),
        .Q(sig_next_last_strb_reg[31]),
        .R(\n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_fifo_next_last_strb[3]),
        .Q(sig_next_last_strb_reg[3]),
        .R(\n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_fifo_next_last_strb[4]),
        .Q(sig_next_last_strb_reg[4]),
        .R(\n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_fifo_next_last_strb[5]),
        .Q(sig_next_last_strb_reg[5]),
        .R(\n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_fifo_next_last_strb[6]),
        .Q(sig_next_last_strb_reg[6]),
        .R(\n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_fifo_next_last_strb[7]),
        .Q(sig_next_last_strb_reg[7]),
        .R(\n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[8] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_fifo_next_last_strb[8]),
        .Q(sig_next_last_strb_reg[8]),
        .R(\n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[9] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_fifo_next_last_strb[9]),
        .Q(sig_next_last_strb_reg[9]),
        .R(\n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ));
FDRE #(
    .INIT(1'b0)) 
     sig_next_sequential_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_fifo_next_sequential),
        .Q(sig_next_sequential_reg),
        .R(\n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_fifo_next_strt_strb[0]),
        .Q(sig_next_strt_strb_reg[0]),
        .R(\n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[10] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_fifo_next_strt_strb[10]),
        .Q(sig_next_strt_strb_reg[10]),
        .R(\n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[11] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_fifo_next_strt_strb[11]),
        .Q(sig_next_strt_strb_reg[11]),
        .R(\n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[12] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_fifo_next_strt_strb[12]),
        .Q(sig_next_strt_strb_reg[12]),
        .R(\n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[13] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_fifo_next_strt_strb[13]),
        .Q(sig_next_strt_strb_reg[13]),
        .R(\n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[14] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_fifo_next_strt_strb[14]),
        .Q(sig_next_strt_strb_reg[14]),
        .R(\n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[15] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_fifo_next_strt_strb[15]),
        .Q(sig_next_strt_strb_reg[15]),
        .R(\n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[16] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_fifo_next_strt_strb[16]),
        .Q(sig_next_strt_strb_reg[16]),
        .R(\n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[17] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_fifo_next_strt_strb[17]),
        .Q(sig_next_strt_strb_reg[17]),
        .R(\n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[18] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_fifo_next_strt_strb[18]),
        .Q(sig_next_strt_strb_reg[18]),
        .R(\n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[19] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_fifo_next_strt_strb[19]),
        .Q(sig_next_strt_strb_reg[19]),
        .R(\n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_fifo_next_strt_strb[1]),
        .Q(sig_next_strt_strb_reg[1]),
        .R(\n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[20] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_fifo_next_strt_strb[20]),
        .Q(sig_next_strt_strb_reg[20]),
        .R(\n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[21] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_fifo_next_strt_strb[21]),
        .Q(sig_next_strt_strb_reg[21]),
        .R(\n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[22] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_fifo_next_strt_strb[22]),
        .Q(sig_next_strt_strb_reg[22]),
        .R(\n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[23] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_fifo_next_strt_strb[23]),
        .Q(sig_next_strt_strb_reg[23]),
        .R(\n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[24] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_fifo_next_strt_strb[24]),
        .Q(sig_next_strt_strb_reg[24]),
        .R(\n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[25] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_fifo_next_strt_strb[25]),
        .Q(sig_next_strt_strb_reg[25]),
        .R(\n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[26] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_fifo_next_strt_strb[26]),
        .Q(sig_next_strt_strb_reg[26]),
        .R(\n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[27] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_fifo_next_strt_strb[27]),
        .Q(sig_next_strt_strb_reg[27]),
        .R(\n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[28] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_fifo_next_strt_strb[28]),
        .Q(sig_next_strt_strb_reg[28]),
        .R(\n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[29] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_fifo_next_strt_strb[29]),
        .Q(sig_next_strt_strb_reg[29]),
        .R(\n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_fifo_next_strt_strb[2]),
        .Q(sig_next_strt_strb_reg[2]),
        .R(\n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[30] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_fifo_next_strt_strb[30]),
        .Q(sig_next_strt_strb_reg[30]),
        .R(\n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[31] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_fifo_next_strt_strb[31]),
        .Q(sig_next_strt_strb_reg[31]),
        .R(\n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_fifo_next_strt_strb[3]),
        .Q(sig_next_strt_strb_reg[3]),
        .R(\n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_fifo_next_strt_strb[4]),
        .Q(sig_next_strt_strb_reg[4]),
        .R(\n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_fifo_next_strt_strb[5]),
        .Q(sig_next_strt_strb_reg[5]),
        .R(\n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_fifo_next_strt_strb[6]),
        .Q(sig_next_strt_strb_reg[6]),
        .R(\n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_fifo_next_strt_strb[7]),
        .Q(sig_next_strt_strb_reg[7]),
        .R(\n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[8] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_fifo_next_strt_strb[8]),
        .Q(sig_next_strt_strb_reg[8]),
        .R(\n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[9] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_fifo_next_strt_strb[9]),
        .Q(sig_next_strt_strb_reg[9]),
        .R(\n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ));
LUT2 #(
    .INIT(4'hE)) 
     sig_rd_sts_decerr_reg_i_1
       (.I0(sig_data2rsc_decerr),
        .I1(sig_rsc2stat_status[1]),
        .O(sig_rd_sts_decerr_reg0));
(* SOFT_HLUTNM = "soft_lutpair146" *) 
   LUT2 #(
    .INIT(4'hE)) 
     sig_rd_sts_interr_reg_i_3
       (.I0(sig_data2rsc_calc_err),
        .I1(sig_rsc2stat_status[0]),
        .O(sig_rd_sts_interr_reg0));
(* SOFT_HLUTNM = "soft_lutpair145" *) 
   LUT2 #(
    .INIT(4'h1)) 
     sig_rd_sts_reg_empty_i_1
       (.I0(sig_data2rsc_valid),
        .I1(sig_data2rsc_calc_err),
        .O(O4));
(* SOFT_HLUTNM = "soft_lutpair145" *) 
   LUT2 #(
    .INIT(4'hE)) 
     sig_rd_sts_reg_full_i_1
       (.I0(sig_data2rsc_calc_err),
        .I1(sig_data2rsc_valid),
        .O(sig_rd_sts_reg_full0));
endmodule

module axi_cdma_0axi_datamover_reset
   (p_6_out,
    sig_s_h_halt_reg,
    m_axi_aclk,
    I1,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    I2);
  output p_6_out;
  output sig_s_h_halt_reg;
  input m_axi_aclk;
  input I1;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input I2;

  wire \<const0> ;
  wire \<const1> ;
  wire I1;
  wire I2;
  wire m_axi_aclk;
  wire n_0_sig_halt_cmplt_i_1__1;
  wire p_6_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_s_h_halt_reg;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
LUT3 #(
    .INIT(8'hA8)) 
     sig_halt_cmplt_i_1__1
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(p_6_out),
        .I2(I2),
        .O(n_0_sig_halt_cmplt_i_1__1));
FDRE #(
    .INIT(1'b0)) 
     sig_halt_cmplt_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_halt_cmplt_i_1__1),
        .Q(p_6_out),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     sig_s_h_halt_reg_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(I1),
        .Q(sig_s_h_halt_reg),
        .R(\<const0> ));
endmodule

(* ORIG_REF_NAME = "axi_datamover_reset" *) 
module axi_cdma_0axi_datamover_reset_2
   (O1,
    p_16_out,
    O2,
    O3,
    sig_rst2dm_resetn,
    m_axi_aclk,
    I1,
    sig_s_h_halt_reg,
    sig_dm_s2mm_halt);
  output O1;
  output p_16_out;
  output O2;
  output O3;
  input sig_rst2dm_resetn;
  input m_axi_aclk;
  input I1;
  input sig_s_h_halt_reg;
  input sig_dm_s2mm_halt;

  wire \<const0> ;
  wire \<const1> ;
  wire I1;
  wire O1;
  wire O2;
  wire O3;
  wire m_axi_aclk;
  wire n_0_sig_halt_cmplt_i_1__0;
  wire p_16_out;
  wire sig_dm_s2mm_halt;
  wire sig_rst2dm_resetn;
  wire sig_s_h_halt_reg;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
FDRE #(
    .INIT(1'b0)) 
     sig_cmd_stat_rst_user_reg_n_cdc_from_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(sig_rst2dm_resetn),
        .Q(O1),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair138" *) 
   LUT3 #(
    .INIT(8'hA8)) 
     sig_halt_cmplt_i_1__0
       (.I0(O1),
        .I1(p_16_out),
        .I2(I1),
        .O(n_0_sig_halt_cmplt_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     sig_halt_cmplt_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_halt_cmplt_i_1__0),
        .Q(p_16_out),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair138" *) 
   LUT3 #(
    .INIT(8'hA8)) 
     sig_s_h_halt_reg_i_1
       (.I0(O1),
        .I1(sig_s_h_halt_reg),
        .I2(sig_dm_s2mm_halt),
        .O(O2));
LUT1 #(
    .INIT(2'h1)) 
     \sig_strb_reg_out[31]_i_1 
       (.I0(O1),
        .O(O3));
endmodule

module axi_cdma_0axi_datamover_s2mm_full_wrap
   (m_axi_wvalid,
    Din,
    sig_reset_reg,
    sig_init_reg2,
    sig_halt_reg,
    sig_halt_reg_dly3,
    p_6_out,
    m_axi_awvalid,
    O1,
    m_axi_wlast,
    sig_s_h_halt_reg,
    p_4_out,
    sig_bytes_to_mbaa_im0,
    p_3_out,
    O2,
    O3,
    sig_last_mmap_dbeat,
    O4,
    m_axi_bready,
    O5,
    Q,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_wdata,
    m_axi_wstrb,
    O6,
    SR,
    m_axi_aclk,
    I1,
    I2,
    I3,
    I4,
    sig_cntl2s2mm_cmd_tvalid,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_cntl2s2mm_sts_tready,
    CO,
    I5,
    I6,
    m_axi_awready,
    sig_mm2s_interr,
    sig_s2mm_interr,
    p_15_out,
    m_axi_rlast,
    sig_next_eof_reg,
    I7,
    m_axi_wready,
    m_axi_bvalid,
    m_axi_rdata,
    cdma_tvect_out,
    p_14_out,
    m_axi_bresp,
    E,
    D);
  output m_axi_wvalid;
  output [0:0]Din;
  output sig_reset_reg;
  output sig_init_reg2;
  output sig_halt_reg;
  output sig_halt_reg_dly3;
  output p_6_out;
  output m_axi_awvalid;
  output O1;
  output m_axi_wlast;
  output sig_s_h_halt_reg;
  output p_4_out;
  output [3:0]sig_bytes_to_mbaa_im0;
  output p_3_out;
  output O2;
  output O3;
  output sig_last_mmap_dbeat;
  output O4;
  output m_axi_bready;
  output O5;
  output [31:0]Q;
  output [31:0]m_axi_awaddr;
  output [7:0]m_axi_awlen;
  output [2:0]m_axi_awsize;
  output [1:0]m_axi_awburst;
  output [255:0]m_axi_wdata;
  output [31:0]m_axi_wstrb;
  output [2:0]O6;
  input [0:0]SR;
  input m_axi_aclk;
  input I1;
  input [0:0]I2;
  input [0:0]I3;
  input [1:0]I4;
  input sig_cntl2s2mm_cmd_tvalid;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_cntl2s2mm_sts_tready;
  input [0:0]CO;
  input I5;
  input I6;
  input m_axi_awready;
  input sig_mm2s_interr;
  input sig_s2mm_interr;
  input p_15_out;
  input m_axi_rlast;
  input sig_next_eof_reg;
  input I7;
  input m_axi_wready;
  input m_axi_bvalid;
  input [255:0]m_axi_rdata;
  input [0:0]cdma_tvect_out;
  input p_14_out;
  input [1:0]m_axi_bresp;
  input [0:0]E;
  input [55:0]D;

  wire [0:0]CO;
  wire [55:0]D;
  wire [0:0]Din;
  wire [0:0]E;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_rd_empty ;
  wire \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n ;
  wire I1;
  wire [0:0]I2;
  wire [0:0]I3;
  wire [1:0]I4;
  wire I5;
  wire I6;
  wire I7;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire [2:0]O6;
  wire [31:0]Q;
  wire [0:0]SR;
  wire [0:0]cdma_tvect_out;
  wire m_axi_aclk;
  wire [31:0]m_axi_awaddr;
  wire [1:0]m_axi_awburst;
  wire [7:0]m_axi_awlen;
  wire m_axi_awready;
  wire [2:0]m_axi_awsize;
  wire m_axi_awvalid;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire [255:0]m_axi_rdata;
  wire m_axi_rlast;
  wire [255:0]m_axi_wdata;
  wire m_axi_wlast;
  wire m_axi_wready;
  wire [31:0]m_axi_wstrb;
  wire m_axi_wvalid;
  wire n_0_sig_addr_aligned_ireg1_i_1;
  wire n_0_sig_brst_cnt_eq_one_ireg1_i_1;
  wire n_0_sig_calc_error_pushed_i_1;
  wire n_0_sig_calc_error_reg_i_1;
  wire n_0_sig_input_burst_type_reg_i_1;
  wire n_0_sig_input_eof_reg_i_1;
  wire n_0_sig_no_btt_residue_ireg1_i_1;
  wire n_0_sig_parent_done_i_1;
  wire n_0_sig_xfer_len_eq_0_ireg3_i_1;
  wire n_10_I_WR_STATUS_CNTLR;
  wire n_11_I_WR_STATUS_CNTLR;
  wire \n_12_GEN_INCLUDE_PCC.I_MSTR_PCC ;
  wire \n_131_GEN_INCLUDE_PCC.I_MSTR_PCC ;
  wire \n_132_GEN_INCLUDE_PCC.I_MSTR_PCC ;
  wire \n_133_GEN_INCLUDE_PCC.I_MSTR_PCC ;
  wire \n_134_GEN_INCLUDE_PCC.I_MSTR_PCC ;
  wire \n_135_GEN_INCLUDE_PCC.I_MSTR_PCC ;
  wire \n_136_GEN_INCLUDE_PCC.I_MSTR_PCC ;
  wire \n_137_GEN_INCLUDE_PCC.I_MSTR_PCC ;
  wire \n_138_GEN_INCLUDE_PCC.I_MSTR_PCC ;
  wire \n_13_GEN_INCLUDE_PCC.I_MSTR_PCC ;
  wire n_13_I_WR_DATA_CNTL;
  wire \n_14_GEN_INCLUDE_PCC.I_MSTR_PCC ;
  wire \n_15_GEN_INCLUDE_PCC.I_MSTR_PCC ;
  wire n_16_I_WR_DATA_CNTL;
  wire n_17_I_WR_DATA_CNTL;
  wire n_18_I_WR_DATA_CNTL;
  wire n_1_I_ADDR_CNTL;
  wire n_1_I_WR_DATA_CNTL;
  wire n_5_I_CMD_STATUS;
  wire n_5_I_WR_STATUS_CNTLR;
  wire n_63_I_CMD_STATUS;
  wire n_64_I_CMD_STATUS;
  wire n_65_I_CMD_STATUS;
  wire \n_7_GEN_INCLUDE_PCC.I_MSTR_PCC ;
  wire \n_8_GEN_INCLUDE_PCC.I_MSTR_PCC ;
  wire n_8_I_WR_STATUS_CNTLR;
  wire \n_9_GEN_INCLUDE_PCC.I_MSTR_PCC ;
  wire p_0_in3_in;
  wire p_12_out;
  wire p_14_out;
  wire p_15_out;
  wire [0:0]p_17_out;
  wire p_1_out;
  wire [31:0]p_20_out;
  wire p_2_out;
  wire p_3_out;
  wire p_4_out;
  wire p_4_out_0;
  wire p_5_out;
  wire p_6_out;
  wire [31:0]p_7_out;
  wire [31:0]p_8_out;
  wire [6:0]p_9_out;
  wire sig_addr2data_addr_posted;
  wire sig_addr2wsc_calc_error;
  wire sig_addr_reg_empty;
  wire [3:0]sig_bytes_to_mbaa_im0;
  wire sig_calc_error_pushed;
  wire sig_clr_cmd2data_valid;
  wire sig_cmd2mstr_cmd_valid;
  wire [63:0]sig_cmd2mstr_command;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cntl2s2mm_cmd_tvalid;
  wire sig_cntl2s2mm_sts_tready;
  wire sig_data2skid_wlast;
  wire sig_data2wsc_calc_err;
  wire sig_data2wsc_cmd_cmplt;
  wire sig_data2wsc_last_err;
  wire sig_halt_reg;
  wire sig_halt_reg_dly3;
  wire sig_init_reg2;
  wire sig_input_reg_empty;
  wire sig_last_mmap_dbeat;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
  wire sig_last_xfer_valid_im1;
  wire sig_ld_xfer_reg;
  wire sig_ld_xfer_reg_tmp;
  wire sig_mm2s_interr;
  wire sig_mmap_reset_reg;
  wire sig_next_calc_error_reg;
  wire sig_next_eof_reg;
  wire sig_parent_done;
  wire sig_push_input_reg12_out;
  wire sig_push_to_wsc;
  wire sig_reset_reg;
  wire sig_s2mm_interr;
  wire sig_s_h_halt_reg;
  wire sig_skid2data_wready;
  wire sig_sm_halt_reg;
  wire sig_sm_ld_calc1_reg;
  wire sig_sm_ld_calc3_reg;
  wire sig_sm_pop_input_reg;
  wire sig_stat2wsc_status_ready;
  wire [31:0]sig_strb_skid_mux_out;
  wire [31:0]sig_strb_skid_reg;
  wire sig_tlast_err_stop;
  wire [6:4]sig_wsc2stat_status;
  wire sig_wsc2stat_status_valid;
  wire [31:0]sig_wstrb_demux_out;
  wire sig_xfer_reg_empty;

axi_cdma_0axi_datamover_pcc__parameterized0 \GEN_INCLUDE_PCC.I_MSTR_PCC 
       (.Din({p_2_out,p_4_out_0,p_5_out,p_7_out,p_8_out,p_9_out}),
        .E(sig_sm_ld_calc3_reg),
        .I1(n_0_sig_calc_error_reg_i_1),
        .I10(I2),
        .I11(I3),
        .I12(I4),
        .I13({sig_cmd2mstr_command[63:32],sig_cmd2mstr_command[22:0]}),
        .I14(n_1_I_ADDR_CNTL),
        .I15(n_1_I_WR_DATA_CNTL),
        .I2(n_0_sig_calc_error_pushed_i_1),
        .I3(n_0_sig_no_btt_residue_ireg1_i_1),
        .I4(n_0_sig_brst_cnt_eq_one_ireg1_i_1),
        .I5(n_0_sig_addr_aligned_ireg1_i_1),
        .I6(n_0_sig_parent_done_i_1),
        .I7(n_0_sig_input_burst_type_reg_i_1),
        .I8(n_0_sig_xfer_len_eq_0_ireg3_i_1),
        .I9(n_0_sig_input_eof_reg_i_1),
        .O1(Din),
        .O10(\n_132_GEN_INCLUDE_PCC.I_MSTR_PCC ),
        .O11(\n_133_GEN_INCLUDE_PCC.I_MSTR_PCC ),
        .O12(\n_134_GEN_INCLUDE_PCC.I_MSTR_PCC ),
        .O13(\n_135_GEN_INCLUDE_PCC.I_MSTR_PCC ),
        .O14(\n_136_GEN_INCLUDE_PCC.I_MSTR_PCC ),
        .O15(\n_137_GEN_INCLUDE_PCC.I_MSTR_PCC ),
        .O16(\n_138_GEN_INCLUDE_PCC.I_MSTR_PCC ),
        .O2(\n_7_GEN_INCLUDE_PCC.I_MSTR_PCC ),
        .O3(\n_8_GEN_INCLUDE_PCC.I_MSTR_PCC ),
        .O4(\n_9_GEN_INCLUDE_PCC.I_MSTR_PCC ),
        .O5(\n_12_GEN_INCLUDE_PCC.I_MSTR_PCC ),
        .O6(\n_13_GEN_INCLUDE_PCC.I_MSTR_PCC ),
        .O7(\n_15_GEN_INCLUDE_PCC.I_MSTR_PCC ),
        .O8(p_20_out),
        .O9(\n_131_GEN_INCLUDE_PCC.I_MSTR_PCC ),
        .Q(\n_14_GEN_INCLUDE_PCC.I_MSTR_PCC ),
        .SR(SR),
        .m_axi_aclk(m_axi_aclk),
        .p_12_out(p_12_out),
        .p_17_out(p_17_out),
        .p_1_out(p_1_out),
        .sig_bytes_to_mbaa_im0(sig_bytes_to_mbaa_im0),
        .sig_calc_error_pushed(sig_calc_error_pushed),
        .sig_clr_cmd2data_valid(sig_clr_cmd2data_valid),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_inhibit_rdy_n(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n ),
        .sig_inhibit_rdy_n_0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_last_xfer_valid_im1(sig_last_xfer_valid_im1),
        .sig_ld_xfer_reg(sig_ld_xfer_reg),
        .sig_ld_xfer_reg_tmp(sig_ld_xfer_reg_tmp),
        .sig_mmap_reset_reg(sig_mmap_reset_reg),
        .sig_parent_done(sig_parent_done),
        .sig_push_input_reg12_out(sig_push_input_reg12_out),
        .sig_sm_halt_reg(sig_sm_halt_reg),
        .sig_sm_ld_calc1_reg(sig_sm_ld_calc1_reg),
        .sig_sm_pop_input_reg(sig_sm_pop_input_reg),
        .sig_xfer_reg_empty(sig_xfer_reg_empty));
axi_cdma_0axi_datamover_addr_cntl__parameterized0 I_ADDR_CNTL
       (.Din({p_17_out,p_9_out,p_20_out}),
        .I1(O1),
        .I2(sig_halt_reg),
        .I3(Din),
        .I4(sig_reset_reg),
        .I5(sig_init_reg2),
        .O1(n_1_I_ADDR_CNTL),
        .SR(SR),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_awaddr(m_axi_awaddr),
        .m_axi_awburst(m_axi_awburst),
        .m_axi_awlen(m_axi_awlen),
        .m_axi_awready(m_axi_awready),
        .m_axi_awsize(m_axi_awsize),
        .m_axi_awvalid(m_axi_awvalid),
        .p_12_out(p_12_out),
        .sig_addr2data_addr_posted(sig_addr2data_addr_posted),
        .sig_addr2wsc_calc_error(sig_addr2wsc_calc_error),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_inhibit_rdy_n(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n ));
axi_cdma_0axi_datamover_cmd_status I_CMD_STATUS
       (.D(D),
        .E(E),
        .I1(\n_138_GEN_INCLUDE_PCC.I_MSTR_PCC ),
        .I2(sig_wsc2stat_status),
        .O1(sig_reset_reg),
        .O2(sig_init_reg2),
        .O3(n_5_I_CMD_STATUS),
        .O4(n_63_I_CMD_STATUS),
        .O5(n_64_I_CMD_STATUS),
        .O6(n_65_I_CMD_STATUS),
        .O7(O5),
        .O8(O6),
        .Q({sig_cmd2mstr_command[63:32],sig_cmd2mstr_command[30],sig_cmd2mstr_command[23:0]}),
        .SR(SR),
        .cdma_tvect_out(cdma_tvect_out),
        .m_axi_aclk(m_axi_aclk),
        .p_14_out(p_14_out),
        .p_3_out(p_3_out),
        .p_4_out(p_4_out),
        .sig_calc_error_pushed(sig_calc_error_pushed),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cntl2s2mm_cmd_tvalid(sig_cntl2s2mm_cmd_tvalid),
        .sig_cntl2s2mm_sts_tready(sig_cntl2s2mm_sts_tready),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_mmap_reset_reg(sig_mmap_reset_reg),
        .sig_sm_halt_reg(sig_sm_halt_reg),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
axi_cdma_0axi_datamover_reset I_RESET
       (.I1(I1),
        .I2(n_8_I_WR_STATUS_CNTLR),
        .m_axi_aclk(m_axi_aclk),
        .p_6_out(p_6_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_s_h_halt_reg(sig_s_h_halt_reg));
axi_cdma_0axi_datamover_skid2mm_buf I_S2MM_MMAP_SKID_BUF
       (.D(sig_strb_skid_mux_out),
        .I1(sig_reset_reg),
        .I2(n_13_I_WR_DATA_CNTL),
        .I3(sig_wstrb_demux_out),
        .Q(sig_strb_skid_reg),
        .SR(SR),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_wdata(m_axi_wdata),
        .m_axi_wlast(m_axi_wlast),
        .m_axi_wready(m_axi_wready),
        .m_axi_wstrb(m_axi_wstrb),
        .m_axi_wvalid(m_axi_wvalid),
        .p_0_in3_in(p_0_in3_in),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2skid_wlast(sig_data2skid_wlast),
        .sig_last_skid_mux_out(sig_last_skid_mux_out),
        .sig_last_skid_reg(sig_last_skid_reg),
        .sig_skid2data_wready(sig_skid2data_wready));
axi_cdma_0axi_datamover_wrdata_cntl I_WR_DATA_CNTL
       (.CO(CO),
        .D(sig_strb_skid_mux_out),
        .Din({sig_data2wsc_calc_err,sig_data2wsc_last_err,sig_data2wsc_cmd_cmplt}),
        .I1(n_5_I_WR_STATUS_CNTLR),
        .I10({p_2_out,p_4_out_0,p_5_out,p_7_out,p_8_out,p_9_out}),
        .I11(sig_reset_reg),
        .I12(sig_init_reg2),
        .I2(sig_halt_reg),
        .I3(n_11_I_WR_STATUS_CNTLR),
        .I4(n_10_I_WR_STATUS_CNTLR),
        .I5(I5),
        .I6(I6),
        .I7(Din),
        .I8(I7),
        .I9(sig_strb_skid_reg),
        .O1(n_1_I_WR_DATA_CNTL),
        .O10(sig_wstrb_demux_out),
        .O2(O1),
        .O3(O2),
        .O4(O3),
        .O5(n_13_I_WR_DATA_CNTL),
        .O6(O4),
        .O7(n_16_I_WR_DATA_CNTL),
        .O8(n_17_I_WR_DATA_CNTL),
        .O9(n_18_I_WR_DATA_CNTL),
        .Q(Q),
        .SR(SR),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_rlast(m_axi_rlast),
        .p_0_in3_in(p_0_in3_in),
        .p_15_out(p_15_out),
        .p_1_out(p_1_out),
        .sig_addr2data_addr_posted(sig_addr2data_addr_posted),
        .sig_clr_cmd2data_valid(sig_clr_cmd2data_valid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2skid_wlast(sig_data2skid_wlast),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_inhibit_rdy_n(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_inhibit_rdy_n_0(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n ),
        .sig_last_mmap_dbeat(sig_last_mmap_dbeat),
        .sig_last_skid_mux_out(sig_last_skid_mux_out),
        .sig_last_skid_reg(sig_last_skid_reg),
        .sig_mm2s_interr(sig_mm2s_interr),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_next_eof_reg(sig_next_eof_reg),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_rd_empty(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_rd_empty ),
        .sig_s2mm_interr(sig_s2mm_interr),
        .sig_skid2data_wready(sig_skid2data_wready),
        .sig_tlast_err_stop(sig_tlast_err_stop));
axi_cdma_0axi_datamover_wr_status_cntl I_WR_STATUS_CNTLR
       (.D(sig_wsc2stat_status),
        .Din({sig_data2wsc_calc_err,sig_data2wsc_last_err,sig_data2wsc_cmd_cmplt}),
        .I1(n_17_I_WR_DATA_CNTL),
        .I2(n_16_I_WR_DATA_CNTL),
        .I3(n_18_I_WR_DATA_CNTL),
        .I4(sig_reset_reg),
        .I5(sig_init_reg2),
        .O1(sig_halt_reg),
        .O2(n_5_I_WR_STATUS_CNTLR),
        .O3(n_8_I_WR_STATUS_CNTLR),
        .O4(n_10_I_WR_STATUS_CNTLR),
        .O5(n_11_I_WR_STATUS_CNTLR),
        .SR(SR),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .sig_addr2data_addr_posted(sig_addr2data_addr_posted),
        .sig_addr2wsc_calc_error(sig_addr2wsc_calc_error),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_inhibit_rdy_n(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n ),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_rd_empty(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_rd_empty ),
        .sig_s_h_halt_reg(sig_s_h_halt_reg),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .sig_tlast_err_stop(sig_tlast_err_stop),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
LUT5 #(
    .INIT(32'h080F0800)) 
     sig_addr_aligned_ireg1_i_1
       (.I0(\n_135_GEN_INCLUDE_PCC.I_MSTR_PCC ),
        .I1(\n_136_GEN_INCLUDE_PCC.I_MSTR_PCC ),
        .I2(sig_mmap_reset_reg),
        .I3(sig_sm_ld_calc1_reg),
        .I4(\n_9_GEN_INCLUDE_PCC.I_MSTR_PCC ),
        .O(n_0_sig_addr_aligned_ireg1_i_1));
LUT5 #(
    .INIT(32'h888F8880)) 
     sig_brst_cnt_eq_one_ireg1_i_1
       (.I0(\n_134_GEN_INCLUDE_PCC.I_MSTR_PCC ),
        .I1(\n_133_GEN_INCLUDE_PCC.I_MSTR_PCC ),
        .I2(sig_mmap_reset_reg),
        .I3(sig_sm_ld_calc1_reg),
        .I4(\n_8_GEN_INCLUDE_PCC.I_MSTR_PCC ),
        .O(n_0_sig_brst_cnt_eq_one_ireg1_i_1));
LUT5 #(
    .INIT(32'h0000EAAA)) 
     sig_calc_error_pushed_i_1
       (.I0(sig_calc_error_pushed),
        .I1(sig_xfer_reg_empty),
        .I2(sig_ld_xfer_reg),
        .I3(Din),
        .I4(sig_mmap_reset_reg),
        .O(n_0_sig_calc_error_pushed_i_1));
LUT6 #(
    .INIT(64'h8000FFFF80000000)) 
     sig_calc_error_reg_i_1
       (.I0(n_64_I_CMD_STATUS),
        .I1(n_65_I_CMD_STATUS),
        .I2(n_5_I_CMD_STATUS),
        .I3(n_63_I_CMD_STATUS),
        .I4(\n_15_GEN_INCLUDE_PCC.I_MSTR_PCC ),
        .I5(Din),
        .O(n_0_sig_calc_error_reg_i_1));
LUT6 #(
    .INIT(64'h00000000000000E2)) 
     sig_input_burst_type_reg_i_1
       (.I0(p_17_out),
        .I1(sig_push_input_reg12_out),
        .I2(sig_cmd2mstr_command[23]),
        .I3(sig_calc_error_pushed),
        .I4(sig_sm_pop_input_reg),
        .I5(sig_mmap_reset_reg),
        .O(n_0_sig_input_burst_type_reg_i_1));
LUT6 #(
    .INIT(64'h00000000000000E2)) 
     sig_input_eof_reg_i_1
       (.I0(\n_13_GEN_INCLUDE_PCC.I_MSTR_PCC ),
        .I1(sig_push_input_reg12_out),
        .I2(sig_cmd2mstr_command[30]),
        .I3(sig_calc_error_pushed),
        .I4(sig_sm_pop_input_reg),
        .I5(sig_mmap_reset_reg),
        .O(n_0_sig_input_eof_reg_i_1));
LUT6 #(
    .INIT(64'h202020FF20202000)) 
     sig_no_btt_residue_ireg1_i_1
       (.I0(\n_131_GEN_INCLUDE_PCC.I_MSTR_PCC ),
        .I1(\n_14_GEN_INCLUDE_PCC.I_MSTR_PCC ),
        .I2(\n_132_GEN_INCLUDE_PCC.I_MSTR_PCC ),
        .I3(sig_mmap_reset_reg),
        .I4(sig_sm_ld_calc1_reg),
        .I5(\n_7_GEN_INCLUDE_PCC.I_MSTR_PCC ),
        .O(n_0_sig_no_btt_residue_ireg1_i_1));
LUT5 #(
    .INIT(32'h000000E2)) 
     sig_parent_done_i_1
       (.I0(sig_parent_done),
        .I1(sig_ld_xfer_reg_tmp),
        .I2(sig_last_xfer_valid_im1),
        .I3(sig_push_input_reg12_out),
        .I4(sig_mmap_reset_reg),
        .O(n_0_sig_parent_done_i_1));
LUT6 #(
    .INIT(64'h101010FF10101000)) 
     sig_xfer_len_eq_0_ireg3_i_1
       (.I0(p_9_out[4]),
        .I1(p_9_out[6]),
        .I2(\n_137_GEN_INCLUDE_PCC.I_MSTR_PCC ),
        .I3(sig_mmap_reset_reg),
        .I4(sig_sm_ld_calc3_reg),
        .I5(\n_12_GEN_INCLUDE_PCC.I_MSTR_PCC ),
        .O(n_0_sig_xfer_len_eq_0_ireg3_i_1));
endmodule

module axi_cdma_0axi_datamover_skid2mm_buf
   (p_0_in3_in,
    sig_skid2data_wready,
    m_axi_wvalid,
    sig_last_skid_reg,
    m_axi_wlast,
    m_axi_wdata,
    m_axi_wstrb,
    Q,
    m_axi_aclk,
    SR,
    sig_data2skid_wlast,
    sig_last_skid_mux_out,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    I1,
    m_axi_wready,
    I2,
    m_axi_rdata,
    D,
    I3);
  output p_0_in3_in;
  output sig_skid2data_wready;
  output m_axi_wvalid;
  output sig_last_skid_reg;
  output m_axi_wlast;
  output [255:0]m_axi_wdata;
  output [31:0]m_axi_wstrb;
  output [31:0]Q;
  input m_axi_aclk;
  input [0:0]SR;
  input sig_data2skid_wlast;
  input sig_last_skid_mux_out;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input I1;
  input m_axi_wready;
  input I2;
  input [255:0]m_axi_rdata;
  input [31:0]D;
  input [31:0]I3;

  wire \<const0> ;
  wire \<const1> ;
  wire [31:0]D;
  wire I1;
  wire I2;
  wire [31:0]I3;
  wire [31:0]Q;
  wire [0:0]SR;
  wire m_axi_aclk;
  wire [255:0]m_axi_rdata;
  wire [255:0]m_axi_wdata;
  wire m_axi_wlast;
  wire m_axi_wready;
  wire [31:0]m_axi_wstrb;
  wire m_axi_wvalid;
  wire n_0_sig_m_valid_dup_i_1;
  wire n_0_sig_s_ready_dup_i_1;
  wire p_0_in3_in;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2skid_wlast;
  wire sig_data_reg_out_en;
  wire [255:0]sig_data_skid_mux_out;
  wire [255:0]sig_data_skid_reg;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
(* RTL_KEEP = "true" *)   wire sig_m_valid_dup;
(* RTL_KEEP = "true" *)   wire sig_m_valid_out;
(* RTL_KEEP = "true" *)   wire sig_s_ready_dup;
(* RTL_KEEP = "true" *)   wire sig_s_ready_out;
  wire sig_skid2data_wready;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
LUT1 #(
    .INIT(2'h2)) 
     i_0
       (.I0(sig_s_ready_dup),
        .O(p_0_in3_in));
LUT1 #(
    .INIT(2'h2)) 
     i_1
       (.I0(sig_s_ready_out),
        .O(sig_skid2data_wready));
LUT1 #(
    .INIT(2'h2)) 
     i_2
       (.I0(sig_m_valid_out),
        .O(m_axi_wvalid));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[0]_i_1 
       (.I0(m_axi_rdata[0]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[0]),
        .O(sig_data_skid_mux_out[0]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[100]_i_1 
       (.I0(m_axi_rdata[100]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[100]),
        .O(sig_data_skid_mux_out[100]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[101]_i_1 
       (.I0(m_axi_rdata[101]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[101]),
        .O(sig_data_skid_mux_out[101]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[102]_i_1 
       (.I0(m_axi_rdata[102]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[102]),
        .O(sig_data_skid_mux_out[102]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[103]_i_1 
       (.I0(m_axi_rdata[103]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[103]),
        .O(sig_data_skid_mux_out[103]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[104]_i_1 
       (.I0(m_axi_rdata[104]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[104]),
        .O(sig_data_skid_mux_out[104]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[105]_i_1 
       (.I0(m_axi_rdata[105]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[105]),
        .O(sig_data_skid_mux_out[105]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[106]_i_1 
       (.I0(m_axi_rdata[106]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[106]),
        .O(sig_data_skid_mux_out[106]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[107]_i_1 
       (.I0(m_axi_rdata[107]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[107]),
        .O(sig_data_skid_mux_out[107]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[108]_i_1 
       (.I0(m_axi_rdata[108]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[108]),
        .O(sig_data_skid_mux_out[108]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[109]_i_1 
       (.I0(m_axi_rdata[109]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[109]),
        .O(sig_data_skid_mux_out[109]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[10]_i_1 
       (.I0(m_axi_rdata[10]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[10]),
        .O(sig_data_skid_mux_out[10]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[110]_i_1 
       (.I0(m_axi_rdata[110]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[110]),
        .O(sig_data_skid_mux_out[110]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[111]_i_1 
       (.I0(m_axi_rdata[111]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[111]),
        .O(sig_data_skid_mux_out[111]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[112]_i_1 
       (.I0(m_axi_rdata[112]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[112]),
        .O(sig_data_skid_mux_out[112]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[113]_i_1 
       (.I0(m_axi_rdata[113]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[113]),
        .O(sig_data_skid_mux_out[113]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[114]_i_1 
       (.I0(m_axi_rdata[114]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[114]),
        .O(sig_data_skid_mux_out[114]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[115]_i_1 
       (.I0(m_axi_rdata[115]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[115]),
        .O(sig_data_skid_mux_out[115]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[116]_i_1 
       (.I0(m_axi_rdata[116]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[116]),
        .O(sig_data_skid_mux_out[116]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[117]_i_1 
       (.I0(m_axi_rdata[117]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[117]),
        .O(sig_data_skid_mux_out[117]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[118]_i_1 
       (.I0(m_axi_rdata[118]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[118]),
        .O(sig_data_skid_mux_out[118]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[119]_i_1 
       (.I0(m_axi_rdata[119]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[119]),
        .O(sig_data_skid_mux_out[119]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[11]_i_1 
       (.I0(m_axi_rdata[11]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[11]),
        .O(sig_data_skid_mux_out[11]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[120]_i_1 
       (.I0(m_axi_rdata[120]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[120]),
        .O(sig_data_skid_mux_out[120]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[121]_i_1 
       (.I0(m_axi_rdata[121]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[121]),
        .O(sig_data_skid_mux_out[121]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[122]_i_1 
       (.I0(m_axi_rdata[122]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[122]),
        .O(sig_data_skid_mux_out[122]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[123]_i_1 
       (.I0(m_axi_rdata[123]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[123]),
        .O(sig_data_skid_mux_out[123]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[124]_i_1 
       (.I0(m_axi_rdata[124]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[124]),
        .O(sig_data_skid_mux_out[124]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[125]_i_1 
       (.I0(m_axi_rdata[125]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[125]),
        .O(sig_data_skid_mux_out[125]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[126]_i_1 
       (.I0(m_axi_rdata[126]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[126]),
        .O(sig_data_skid_mux_out[126]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[127]_i_1 
       (.I0(m_axi_rdata[127]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[127]),
        .O(sig_data_skid_mux_out[127]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[128]_i_1 
       (.I0(m_axi_rdata[128]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[128]),
        .O(sig_data_skid_mux_out[128]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[129]_i_1 
       (.I0(m_axi_rdata[129]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[129]),
        .O(sig_data_skid_mux_out[129]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[12]_i_1 
       (.I0(m_axi_rdata[12]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[12]),
        .O(sig_data_skid_mux_out[12]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[130]_i_1 
       (.I0(m_axi_rdata[130]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[130]),
        .O(sig_data_skid_mux_out[130]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[131]_i_1 
       (.I0(m_axi_rdata[131]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[131]),
        .O(sig_data_skid_mux_out[131]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[132]_i_1 
       (.I0(m_axi_rdata[132]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[132]),
        .O(sig_data_skid_mux_out[132]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[133]_i_1 
       (.I0(m_axi_rdata[133]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[133]),
        .O(sig_data_skid_mux_out[133]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[134]_i_1 
       (.I0(m_axi_rdata[134]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[134]),
        .O(sig_data_skid_mux_out[134]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[135]_i_1 
       (.I0(m_axi_rdata[135]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[135]),
        .O(sig_data_skid_mux_out[135]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[136]_i_1 
       (.I0(m_axi_rdata[136]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[136]),
        .O(sig_data_skid_mux_out[136]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[137]_i_1 
       (.I0(m_axi_rdata[137]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[137]),
        .O(sig_data_skid_mux_out[137]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[138]_i_1 
       (.I0(m_axi_rdata[138]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[138]),
        .O(sig_data_skid_mux_out[138]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[139]_i_1 
       (.I0(m_axi_rdata[139]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[139]),
        .O(sig_data_skid_mux_out[139]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[13]_i_1 
       (.I0(m_axi_rdata[13]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[13]),
        .O(sig_data_skid_mux_out[13]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[140]_i_1 
       (.I0(m_axi_rdata[140]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[140]),
        .O(sig_data_skid_mux_out[140]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[141]_i_1 
       (.I0(m_axi_rdata[141]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[141]),
        .O(sig_data_skid_mux_out[141]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[142]_i_1 
       (.I0(m_axi_rdata[142]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[142]),
        .O(sig_data_skid_mux_out[142]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[143]_i_1 
       (.I0(m_axi_rdata[143]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[143]),
        .O(sig_data_skid_mux_out[143]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[144]_i_1 
       (.I0(m_axi_rdata[144]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[144]),
        .O(sig_data_skid_mux_out[144]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[145]_i_1 
       (.I0(m_axi_rdata[145]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[145]),
        .O(sig_data_skid_mux_out[145]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[146]_i_1 
       (.I0(m_axi_rdata[146]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[146]),
        .O(sig_data_skid_mux_out[146]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[147]_i_1 
       (.I0(m_axi_rdata[147]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[147]),
        .O(sig_data_skid_mux_out[147]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[148]_i_1 
       (.I0(m_axi_rdata[148]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[148]),
        .O(sig_data_skid_mux_out[148]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[149]_i_1 
       (.I0(m_axi_rdata[149]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[149]),
        .O(sig_data_skid_mux_out[149]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[14]_i_1 
       (.I0(m_axi_rdata[14]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[14]),
        .O(sig_data_skid_mux_out[14]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[150]_i_1 
       (.I0(m_axi_rdata[150]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[150]),
        .O(sig_data_skid_mux_out[150]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[151]_i_1 
       (.I0(m_axi_rdata[151]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[151]),
        .O(sig_data_skid_mux_out[151]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[152]_i_1 
       (.I0(m_axi_rdata[152]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[152]),
        .O(sig_data_skid_mux_out[152]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[153]_i_1 
       (.I0(m_axi_rdata[153]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[153]),
        .O(sig_data_skid_mux_out[153]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[154]_i_1 
       (.I0(m_axi_rdata[154]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[154]),
        .O(sig_data_skid_mux_out[154]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[155]_i_1 
       (.I0(m_axi_rdata[155]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[155]),
        .O(sig_data_skid_mux_out[155]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[156]_i_1 
       (.I0(m_axi_rdata[156]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[156]),
        .O(sig_data_skid_mux_out[156]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[157]_i_1 
       (.I0(m_axi_rdata[157]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[157]),
        .O(sig_data_skid_mux_out[157]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[158]_i_1 
       (.I0(m_axi_rdata[158]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[158]),
        .O(sig_data_skid_mux_out[158]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[159]_i_1 
       (.I0(m_axi_rdata[159]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[159]),
        .O(sig_data_skid_mux_out[159]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[15]_i_1 
       (.I0(m_axi_rdata[15]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[15]),
        .O(sig_data_skid_mux_out[15]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[160]_i_1 
       (.I0(m_axi_rdata[160]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[160]),
        .O(sig_data_skid_mux_out[160]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[161]_i_1 
       (.I0(m_axi_rdata[161]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[161]),
        .O(sig_data_skid_mux_out[161]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[162]_i_1 
       (.I0(m_axi_rdata[162]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[162]),
        .O(sig_data_skid_mux_out[162]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[163]_i_1 
       (.I0(m_axi_rdata[163]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[163]),
        .O(sig_data_skid_mux_out[163]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[164]_i_1 
       (.I0(m_axi_rdata[164]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[164]),
        .O(sig_data_skid_mux_out[164]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[165]_i_1 
       (.I0(m_axi_rdata[165]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[165]),
        .O(sig_data_skid_mux_out[165]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[166]_i_1 
       (.I0(m_axi_rdata[166]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[166]),
        .O(sig_data_skid_mux_out[166]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[167]_i_1 
       (.I0(m_axi_rdata[167]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[167]),
        .O(sig_data_skid_mux_out[167]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[168]_i_1 
       (.I0(m_axi_rdata[168]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[168]),
        .O(sig_data_skid_mux_out[168]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[169]_i_1 
       (.I0(m_axi_rdata[169]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[169]),
        .O(sig_data_skid_mux_out[169]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[16]_i_1 
       (.I0(m_axi_rdata[16]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[16]),
        .O(sig_data_skid_mux_out[16]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[170]_i_1 
       (.I0(m_axi_rdata[170]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[170]),
        .O(sig_data_skid_mux_out[170]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[171]_i_1 
       (.I0(m_axi_rdata[171]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[171]),
        .O(sig_data_skid_mux_out[171]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[172]_i_1 
       (.I0(m_axi_rdata[172]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[172]),
        .O(sig_data_skid_mux_out[172]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[173]_i_1 
       (.I0(m_axi_rdata[173]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[173]),
        .O(sig_data_skid_mux_out[173]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[174]_i_1 
       (.I0(m_axi_rdata[174]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[174]),
        .O(sig_data_skid_mux_out[174]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[175]_i_1 
       (.I0(m_axi_rdata[175]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[175]),
        .O(sig_data_skid_mux_out[175]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[176]_i_1 
       (.I0(m_axi_rdata[176]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[176]),
        .O(sig_data_skid_mux_out[176]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[177]_i_1 
       (.I0(m_axi_rdata[177]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[177]),
        .O(sig_data_skid_mux_out[177]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[178]_i_1 
       (.I0(m_axi_rdata[178]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[178]),
        .O(sig_data_skid_mux_out[178]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[179]_i_1 
       (.I0(m_axi_rdata[179]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[179]),
        .O(sig_data_skid_mux_out[179]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[17]_i_1 
       (.I0(m_axi_rdata[17]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[17]),
        .O(sig_data_skid_mux_out[17]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[180]_i_1 
       (.I0(m_axi_rdata[180]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[180]),
        .O(sig_data_skid_mux_out[180]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[181]_i_1 
       (.I0(m_axi_rdata[181]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[181]),
        .O(sig_data_skid_mux_out[181]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[182]_i_1 
       (.I0(m_axi_rdata[182]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[182]),
        .O(sig_data_skid_mux_out[182]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[183]_i_1 
       (.I0(m_axi_rdata[183]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[183]),
        .O(sig_data_skid_mux_out[183]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[184]_i_1 
       (.I0(m_axi_rdata[184]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[184]),
        .O(sig_data_skid_mux_out[184]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[185]_i_1 
       (.I0(m_axi_rdata[185]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[185]),
        .O(sig_data_skid_mux_out[185]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[186]_i_1 
       (.I0(m_axi_rdata[186]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[186]),
        .O(sig_data_skid_mux_out[186]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[187]_i_1 
       (.I0(m_axi_rdata[187]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[187]),
        .O(sig_data_skid_mux_out[187]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[188]_i_1 
       (.I0(m_axi_rdata[188]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[188]),
        .O(sig_data_skid_mux_out[188]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[189]_i_1 
       (.I0(m_axi_rdata[189]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[189]),
        .O(sig_data_skid_mux_out[189]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[18]_i_1 
       (.I0(m_axi_rdata[18]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[18]),
        .O(sig_data_skid_mux_out[18]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[190]_i_1 
       (.I0(m_axi_rdata[190]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[190]),
        .O(sig_data_skid_mux_out[190]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[191]_i_1 
       (.I0(m_axi_rdata[191]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[191]),
        .O(sig_data_skid_mux_out[191]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[192]_i_1 
       (.I0(m_axi_rdata[192]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[192]),
        .O(sig_data_skid_mux_out[192]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[193]_i_1 
       (.I0(m_axi_rdata[193]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[193]),
        .O(sig_data_skid_mux_out[193]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[194]_i_1 
       (.I0(m_axi_rdata[194]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[194]),
        .O(sig_data_skid_mux_out[194]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[195]_i_1 
       (.I0(m_axi_rdata[195]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[195]),
        .O(sig_data_skid_mux_out[195]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[196]_i_1 
       (.I0(m_axi_rdata[196]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[196]),
        .O(sig_data_skid_mux_out[196]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[197]_i_1 
       (.I0(m_axi_rdata[197]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[197]),
        .O(sig_data_skid_mux_out[197]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[198]_i_1 
       (.I0(m_axi_rdata[198]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[198]),
        .O(sig_data_skid_mux_out[198]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[199]_i_1 
       (.I0(m_axi_rdata[199]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[199]),
        .O(sig_data_skid_mux_out[199]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[19]_i_1 
       (.I0(m_axi_rdata[19]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[19]),
        .O(sig_data_skid_mux_out[19]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[1]_i_1 
       (.I0(m_axi_rdata[1]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[1]),
        .O(sig_data_skid_mux_out[1]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[200]_i_1 
       (.I0(m_axi_rdata[200]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[200]),
        .O(sig_data_skid_mux_out[200]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[201]_i_1 
       (.I0(m_axi_rdata[201]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[201]),
        .O(sig_data_skid_mux_out[201]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[202]_i_1 
       (.I0(m_axi_rdata[202]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[202]),
        .O(sig_data_skid_mux_out[202]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[203]_i_1 
       (.I0(m_axi_rdata[203]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[203]),
        .O(sig_data_skid_mux_out[203]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[204]_i_1 
       (.I0(m_axi_rdata[204]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[204]),
        .O(sig_data_skid_mux_out[204]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[205]_i_1 
       (.I0(m_axi_rdata[205]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[205]),
        .O(sig_data_skid_mux_out[205]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[206]_i_1 
       (.I0(m_axi_rdata[206]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[206]),
        .O(sig_data_skid_mux_out[206]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[207]_i_1 
       (.I0(m_axi_rdata[207]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[207]),
        .O(sig_data_skid_mux_out[207]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[208]_i_1 
       (.I0(m_axi_rdata[208]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[208]),
        .O(sig_data_skid_mux_out[208]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[209]_i_1 
       (.I0(m_axi_rdata[209]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[209]),
        .O(sig_data_skid_mux_out[209]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[20]_i_1 
       (.I0(m_axi_rdata[20]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[20]),
        .O(sig_data_skid_mux_out[20]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[210]_i_1 
       (.I0(m_axi_rdata[210]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[210]),
        .O(sig_data_skid_mux_out[210]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[211]_i_1 
       (.I0(m_axi_rdata[211]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[211]),
        .O(sig_data_skid_mux_out[211]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[212]_i_1 
       (.I0(m_axi_rdata[212]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[212]),
        .O(sig_data_skid_mux_out[212]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[213]_i_1 
       (.I0(m_axi_rdata[213]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[213]),
        .O(sig_data_skid_mux_out[213]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[214]_i_1 
       (.I0(m_axi_rdata[214]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[214]),
        .O(sig_data_skid_mux_out[214]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[215]_i_1 
       (.I0(m_axi_rdata[215]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[215]),
        .O(sig_data_skid_mux_out[215]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[216]_i_1 
       (.I0(m_axi_rdata[216]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[216]),
        .O(sig_data_skid_mux_out[216]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[217]_i_1 
       (.I0(m_axi_rdata[217]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[217]),
        .O(sig_data_skid_mux_out[217]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[218]_i_1 
       (.I0(m_axi_rdata[218]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[218]),
        .O(sig_data_skid_mux_out[218]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[219]_i_1 
       (.I0(m_axi_rdata[219]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[219]),
        .O(sig_data_skid_mux_out[219]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[21]_i_1 
       (.I0(m_axi_rdata[21]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[21]),
        .O(sig_data_skid_mux_out[21]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[220]_i_1 
       (.I0(m_axi_rdata[220]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[220]),
        .O(sig_data_skid_mux_out[220]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[221]_i_1 
       (.I0(m_axi_rdata[221]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[221]),
        .O(sig_data_skid_mux_out[221]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[222]_i_1 
       (.I0(m_axi_rdata[222]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[222]),
        .O(sig_data_skid_mux_out[222]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[223]_i_1 
       (.I0(m_axi_rdata[223]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[223]),
        .O(sig_data_skid_mux_out[223]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[224]_i_1 
       (.I0(m_axi_rdata[224]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[224]),
        .O(sig_data_skid_mux_out[224]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[225]_i_1 
       (.I0(m_axi_rdata[225]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[225]),
        .O(sig_data_skid_mux_out[225]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[226]_i_1 
       (.I0(m_axi_rdata[226]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[226]),
        .O(sig_data_skid_mux_out[226]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[227]_i_1 
       (.I0(m_axi_rdata[227]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[227]),
        .O(sig_data_skid_mux_out[227]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[228]_i_1 
       (.I0(m_axi_rdata[228]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[228]),
        .O(sig_data_skid_mux_out[228]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[229]_i_1 
       (.I0(m_axi_rdata[229]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[229]),
        .O(sig_data_skid_mux_out[229]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[22]_i_1 
       (.I0(m_axi_rdata[22]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[22]),
        .O(sig_data_skid_mux_out[22]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[230]_i_1 
       (.I0(m_axi_rdata[230]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[230]),
        .O(sig_data_skid_mux_out[230]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[231]_i_1 
       (.I0(m_axi_rdata[231]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[231]),
        .O(sig_data_skid_mux_out[231]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[232]_i_1 
       (.I0(m_axi_rdata[232]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[232]),
        .O(sig_data_skid_mux_out[232]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[233]_i_1 
       (.I0(m_axi_rdata[233]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[233]),
        .O(sig_data_skid_mux_out[233]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[234]_i_1 
       (.I0(m_axi_rdata[234]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[234]),
        .O(sig_data_skid_mux_out[234]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[235]_i_1 
       (.I0(m_axi_rdata[235]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[235]),
        .O(sig_data_skid_mux_out[235]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[236]_i_1 
       (.I0(m_axi_rdata[236]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[236]),
        .O(sig_data_skid_mux_out[236]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[237]_i_1 
       (.I0(m_axi_rdata[237]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[237]),
        .O(sig_data_skid_mux_out[237]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[238]_i_1 
       (.I0(m_axi_rdata[238]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[238]),
        .O(sig_data_skid_mux_out[238]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[239]_i_1 
       (.I0(m_axi_rdata[239]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[239]),
        .O(sig_data_skid_mux_out[239]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[23]_i_1 
       (.I0(m_axi_rdata[23]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[23]),
        .O(sig_data_skid_mux_out[23]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[240]_i_1 
       (.I0(m_axi_rdata[240]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[240]),
        .O(sig_data_skid_mux_out[240]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[241]_i_1 
       (.I0(m_axi_rdata[241]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[241]),
        .O(sig_data_skid_mux_out[241]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[242]_i_1 
       (.I0(m_axi_rdata[242]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[242]),
        .O(sig_data_skid_mux_out[242]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[243]_i_1 
       (.I0(m_axi_rdata[243]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[243]),
        .O(sig_data_skid_mux_out[243]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[244]_i_1 
       (.I0(m_axi_rdata[244]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[244]),
        .O(sig_data_skid_mux_out[244]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[245]_i_1 
       (.I0(m_axi_rdata[245]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[245]),
        .O(sig_data_skid_mux_out[245]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[246]_i_1 
       (.I0(m_axi_rdata[246]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[246]),
        .O(sig_data_skid_mux_out[246]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[247]_i_1 
       (.I0(m_axi_rdata[247]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[247]),
        .O(sig_data_skid_mux_out[247]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[248]_i_1 
       (.I0(m_axi_rdata[248]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[248]),
        .O(sig_data_skid_mux_out[248]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[249]_i_1 
       (.I0(m_axi_rdata[249]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[249]),
        .O(sig_data_skid_mux_out[249]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[24]_i_1 
       (.I0(m_axi_rdata[24]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[24]),
        .O(sig_data_skid_mux_out[24]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[250]_i_1 
       (.I0(m_axi_rdata[250]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[250]),
        .O(sig_data_skid_mux_out[250]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[251]_i_1 
       (.I0(m_axi_rdata[251]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[251]),
        .O(sig_data_skid_mux_out[251]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[252]_i_1 
       (.I0(m_axi_rdata[252]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[252]),
        .O(sig_data_skid_mux_out[252]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[253]_i_1 
       (.I0(m_axi_rdata[253]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[253]),
        .O(sig_data_skid_mux_out[253]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[254]_i_1 
       (.I0(m_axi_rdata[254]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[254]),
        .O(sig_data_skid_mux_out[254]));
LUT2 #(
    .INIT(4'hB)) 
     \sig_data_reg_out[255]_i_1 
       (.I0(m_axi_wready),
        .I1(sig_m_valid_dup),
        .O(sig_data_reg_out_en));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[255]_i_2 
       (.I0(m_axi_rdata[255]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[255]),
        .O(sig_data_skid_mux_out[255]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[25]_i_1 
       (.I0(m_axi_rdata[25]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[25]),
        .O(sig_data_skid_mux_out[25]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[26]_i_1 
       (.I0(m_axi_rdata[26]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[26]),
        .O(sig_data_skid_mux_out[26]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[27]_i_1 
       (.I0(m_axi_rdata[27]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[27]),
        .O(sig_data_skid_mux_out[27]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[28]_i_1 
       (.I0(m_axi_rdata[28]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[28]),
        .O(sig_data_skid_mux_out[28]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[29]_i_1 
       (.I0(m_axi_rdata[29]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[29]),
        .O(sig_data_skid_mux_out[29]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[2]_i_1 
       (.I0(m_axi_rdata[2]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[2]),
        .O(sig_data_skid_mux_out[2]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[30]_i_1 
       (.I0(m_axi_rdata[30]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[30]),
        .O(sig_data_skid_mux_out[30]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[31]_i_1 
       (.I0(m_axi_rdata[31]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[31]),
        .O(sig_data_skid_mux_out[31]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[32]_i_1 
       (.I0(m_axi_rdata[32]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[32]),
        .O(sig_data_skid_mux_out[32]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[33]_i_1 
       (.I0(m_axi_rdata[33]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[33]),
        .O(sig_data_skid_mux_out[33]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[34]_i_1 
       (.I0(m_axi_rdata[34]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[34]),
        .O(sig_data_skid_mux_out[34]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[35]_i_1 
       (.I0(m_axi_rdata[35]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[35]),
        .O(sig_data_skid_mux_out[35]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[36]_i_1 
       (.I0(m_axi_rdata[36]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[36]),
        .O(sig_data_skid_mux_out[36]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[37]_i_1 
       (.I0(m_axi_rdata[37]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[37]),
        .O(sig_data_skid_mux_out[37]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[38]_i_1 
       (.I0(m_axi_rdata[38]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[38]),
        .O(sig_data_skid_mux_out[38]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[39]_i_1 
       (.I0(m_axi_rdata[39]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[39]),
        .O(sig_data_skid_mux_out[39]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[3]_i_1 
       (.I0(m_axi_rdata[3]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[3]),
        .O(sig_data_skid_mux_out[3]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[40]_i_1 
       (.I0(m_axi_rdata[40]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[40]),
        .O(sig_data_skid_mux_out[40]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[41]_i_1 
       (.I0(m_axi_rdata[41]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[41]),
        .O(sig_data_skid_mux_out[41]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[42]_i_1 
       (.I0(m_axi_rdata[42]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[42]),
        .O(sig_data_skid_mux_out[42]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[43]_i_1 
       (.I0(m_axi_rdata[43]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[43]),
        .O(sig_data_skid_mux_out[43]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[44]_i_1 
       (.I0(m_axi_rdata[44]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[44]),
        .O(sig_data_skid_mux_out[44]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[45]_i_1 
       (.I0(m_axi_rdata[45]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[45]),
        .O(sig_data_skid_mux_out[45]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[46]_i_1 
       (.I0(m_axi_rdata[46]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[46]),
        .O(sig_data_skid_mux_out[46]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[47]_i_1 
       (.I0(m_axi_rdata[47]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[47]),
        .O(sig_data_skid_mux_out[47]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[48]_i_1 
       (.I0(m_axi_rdata[48]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[48]),
        .O(sig_data_skid_mux_out[48]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[49]_i_1 
       (.I0(m_axi_rdata[49]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[49]),
        .O(sig_data_skid_mux_out[49]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[4]_i_1 
       (.I0(m_axi_rdata[4]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[4]),
        .O(sig_data_skid_mux_out[4]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[50]_i_1 
       (.I0(m_axi_rdata[50]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[50]),
        .O(sig_data_skid_mux_out[50]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[51]_i_1 
       (.I0(m_axi_rdata[51]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[51]),
        .O(sig_data_skid_mux_out[51]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[52]_i_1 
       (.I0(m_axi_rdata[52]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[52]),
        .O(sig_data_skid_mux_out[52]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[53]_i_1 
       (.I0(m_axi_rdata[53]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[53]),
        .O(sig_data_skid_mux_out[53]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[54]_i_1 
       (.I0(m_axi_rdata[54]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[54]),
        .O(sig_data_skid_mux_out[54]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[55]_i_1 
       (.I0(m_axi_rdata[55]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[55]),
        .O(sig_data_skid_mux_out[55]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[56]_i_1 
       (.I0(m_axi_rdata[56]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[56]),
        .O(sig_data_skid_mux_out[56]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[57]_i_1 
       (.I0(m_axi_rdata[57]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[57]),
        .O(sig_data_skid_mux_out[57]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[58]_i_1 
       (.I0(m_axi_rdata[58]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[58]),
        .O(sig_data_skid_mux_out[58]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[59]_i_1 
       (.I0(m_axi_rdata[59]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[59]),
        .O(sig_data_skid_mux_out[59]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[5]_i_1 
       (.I0(m_axi_rdata[5]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[5]),
        .O(sig_data_skid_mux_out[5]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[60]_i_1 
       (.I0(m_axi_rdata[60]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[60]),
        .O(sig_data_skid_mux_out[60]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[61]_i_1 
       (.I0(m_axi_rdata[61]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[61]),
        .O(sig_data_skid_mux_out[61]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[62]_i_1 
       (.I0(m_axi_rdata[62]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[62]),
        .O(sig_data_skid_mux_out[62]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[63]_i_1 
       (.I0(m_axi_rdata[63]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[63]),
        .O(sig_data_skid_mux_out[63]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[64]_i_1 
       (.I0(m_axi_rdata[64]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[64]),
        .O(sig_data_skid_mux_out[64]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[65]_i_1 
       (.I0(m_axi_rdata[65]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[65]),
        .O(sig_data_skid_mux_out[65]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[66]_i_1 
       (.I0(m_axi_rdata[66]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[66]),
        .O(sig_data_skid_mux_out[66]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[67]_i_1 
       (.I0(m_axi_rdata[67]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[67]),
        .O(sig_data_skid_mux_out[67]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[68]_i_1 
       (.I0(m_axi_rdata[68]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[68]),
        .O(sig_data_skid_mux_out[68]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[69]_i_1 
       (.I0(m_axi_rdata[69]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[69]),
        .O(sig_data_skid_mux_out[69]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[6]_i_1 
       (.I0(m_axi_rdata[6]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[6]),
        .O(sig_data_skid_mux_out[6]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[70]_i_1 
       (.I0(m_axi_rdata[70]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[70]),
        .O(sig_data_skid_mux_out[70]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[71]_i_1 
       (.I0(m_axi_rdata[71]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[71]),
        .O(sig_data_skid_mux_out[71]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[72]_i_1 
       (.I0(m_axi_rdata[72]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[72]),
        .O(sig_data_skid_mux_out[72]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[73]_i_1 
       (.I0(m_axi_rdata[73]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[73]),
        .O(sig_data_skid_mux_out[73]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[74]_i_1 
       (.I0(m_axi_rdata[74]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[74]),
        .O(sig_data_skid_mux_out[74]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[75]_i_1 
       (.I0(m_axi_rdata[75]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[75]),
        .O(sig_data_skid_mux_out[75]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[76]_i_1 
       (.I0(m_axi_rdata[76]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[76]),
        .O(sig_data_skid_mux_out[76]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[77]_i_1 
       (.I0(m_axi_rdata[77]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[77]),
        .O(sig_data_skid_mux_out[77]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[78]_i_1 
       (.I0(m_axi_rdata[78]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[78]),
        .O(sig_data_skid_mux_out[78]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[79]_i_1 
       (.I0(m_axi_rdata[79]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[79]),
        .O(sig_data_skid_mux_out[79]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[7]_i_1 
       (.I0(m_axi_rdata[7]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[7]),
        .O(sig_data_skid_mux_out[7]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[80]_i_1 
       (.I0(m_axi_rdata[80]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[80]),
        .O(sig_data_skid_mux_out[80]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[81]_i_1 
       (.I0(m_axi_rdata[81]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[81]),
        .O(sig_data_skid_mux_out[81]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[82]_i_1 
       (.I0(m_axi_rdata[82]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[82]),
        .O(sig_data_skid_mux_out[82]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[83]_i_1 
       (.I0(m_axi_rdata[83]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[83]),
        .O(sig_data_skid_mux_out[83]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[84]_i_1 
       (.I0(m_axi_rdata[84]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[84]),
        .O(sig_data_skid_mux_out[84]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[85]_i_1 
       (.I0(m_axi_rdata[85]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[85]),
        .O(sig_data_skid_mux_out[85]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[86]_i_1 
       (.I0(m_axi_rdata[86]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[86]),
        .O(sig_data_skid_mux_out[86]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[87]_i_1 
       (.I0(m_axi_rdata[87]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[87]),
        .O(sig_data_skid_mux_out[87]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[88]_i_1 
       (.I0(m_axi_rdata[88]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[88]),
        .O(sig_data_skid_mux_out[88]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[89]_i_1 
       (.I0(m_axi_rdata[89]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[89]),
        .O(sig_data_skid_mux_out[89]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[8]_i_1 
       (.I0(m_axi_rdata[8]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[8]),
        .O(sig_data_skid_mux_out[8]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[90]_i_1 
       (.I0(m_axi_rdata[90]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[90]),
        .O(sig_data_skid_mux_out[90]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[91]_i_1 
       (.I0(m_axi_rdata[91]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[91]),
        .O(sig_data_skid_mux_out[91]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[92]_i_1 
       (.I0(m_axi_rdata[92]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[92]),
        .O(sig_data_skid_mux_out[92]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[93]_i_1 
       (.I0(m_axi_rdata[93]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[93]),
        .O(sig_data_skid_mux_out[93]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[94]_i_1 
       (.I0(m_axi_rdata[94]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[94]),
        .O(sig_data_skid_mux_out[94]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[95]_i_1 
       (.I0(m_axi_rdata[95]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[95]),
        .O(sig_data_skid_mux_out[95]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[96]_i_1 
       (.I0(m_axi_rdata[96]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[96]),
        .O(sig_data_skid_mux_out[96]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[97]_i_1 
       (.I0(m_axi_rdata[97]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[97]),
        .O(sig_data_skid_mux_out[97]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[98]_i_1 
       (.I0(m_axi_rdata[98]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[98]),
        .O(sig_data_skid_mux_out[98]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[99]_i_1 
       (.I0(m_axi_rdata[99]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[99]),
        .O(sig_data_skid_mux_out[99]));
LUT3 #(
    .INIT(8'hB8)) 
     \sig_data_reg_out[9]_i_1 
       (.I0(m_axi_rdata[9]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[9]),
        .O(sig_data_skid_mux_out[9]));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[0]),
        .Q(m_axi_wdata[0]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[100] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[100]),
        .Q(m_axi_wdata[100]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[101] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[101]),
        .Q(m_axi_wdata[101]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[102] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[102]),
        .Q(m_axi_wdata[102]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[103] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[103]),
        .Q(m_axi_wdata[103]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[104] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[104]),
        .Q(m_axi_wdata[104]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[105] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[105]),
        .Q(m_axi_wdata[105]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[106] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[106]),
        .Q(m_axi_wdata[106]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[107] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[107]),
        .Q(m_axi_wdata[107]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[108] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[108]),
        .Q(m_axi_wdata[108]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[109] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[109]),
        .Q(m_axi_wdata[109]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[10] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[10]),
        .Q(m_axi_wdata[10]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[110] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[110]),
        .Q(m_axi_wdata[110]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[111] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[111]),
        .Q(m_axi_wdata[111]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[112] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[112]),
        .Q(m_axi_wdata[112]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[113] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[113]),
        .Q(m_axi_wdata[113]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[114] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[114]),
        .Q(m_axi_wdata[114]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[115] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[115]),
        .Q(m_axi_wdata[115]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[116] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[116]),
        .Q(m_axi_wdata[116]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[117] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[117]),
        .Q(m_axi_wdata[117]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[118] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[118]),
        .Q(m_axi_wdata[118]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[119] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[119]),
        .Q(m_axi_wdata[119]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[11] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[11]),
        .Q(m_axi_wdata[11]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[120] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[120]),
        .Q(m_axi_wdata[120]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[121] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[121]),
        .Q(m_axi_wdata[121]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[122] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[122]),
        .Q(m_axi_wdata[122]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[123] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[123]),
        .Q(m_axi_wdata[123]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[124] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[124]),
        .Q(m_axi_wdata[124]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[125] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[125]),
        .Q(m_axi_wdata[125]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[126] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[126]),
        .Q(m_axi_wdata[126]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[127] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[127]),
        .Q(m_axi_wdata[127]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[128] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[128]),
        .Q(m_axi_wdata[128]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[129] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[129]),
        .Q(m_axi_wdata[129]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[12] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[12]),
        .Q(m_axi_wdata[12]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[130] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[130]),
        .Q(m_axi_wdata[130]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[131] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[131]),
        .Q(m_axi_wdata[131]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[132] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[132]),
        .Q(m_axi_wdata[132]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[133] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[133]),
        .Q(m_axi_wdata[133]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[134] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[134]),
        .Q(m_axi_wdata[134]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[135] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[135]),
        .Q(m_axi_wdata[135]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[136] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[136]),
        .Q(m_axi_wdata[136]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[137] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[137]),
        .Q(m_axi_wdata[137]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[138] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[138]),
        .Q(m_axi_wdata[138]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[139] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[139]),
        .Q(m_axi_wdata[139]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[13] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[13]),
        .Q(m_axi_wdata[13]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[140] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[140]),
        .Q(m_axi_wdata[140]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[141] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[141]),
        .Q(m_axi_wdata[141]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[142] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[142]),
        .Q(m_axi_wdata[142]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[143] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[143]),
        .Q(m_axi_wdata[143]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[144] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[144]),
        .Q(m_axi_wdata[144]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[145] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[145]),
        .Q(m_axi_wdata[145]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[146] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[146]),
        .Q(m_axi_wdata[146]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[147] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[147]),
        .Q(m_axi_wdata[147]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[148] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[148]),
        .Q(m_axi_wdata[148]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[149] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[149]),
        .Q(m_axi_wdata[149]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[14] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[14]),
        .Q(m_axi_wdata[14]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[150] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[150]),
        .Q(m_axi_wdata[150]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[151] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[151]),
        .Q(m_axi_wdata[151]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[152] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[152]),
        .Q(m_axi_wdata[152]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[153] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[153]),
        .Q(m_axi_wdata[153]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[154] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[154]),
        .Q(m_axi_wdata[154]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[155] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[155]),
        .Q(m_axi_wdata[155]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[156] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[156]),
        .Q(m_axi_wdata[156]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[157] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[157]),
        .Q(m_axi_wdata[157]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[158] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[158]),
        .Q(m_axi_wdata[158]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[159] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[159]),
        .Q(m_axi_wdata[159]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[15] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[15]),
        .Q(m_axi_wdata[15]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[160] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[160]),
        .Q(m_axi_wdata[160]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[161] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[161]),
        .Q(m_axi_wdata[161]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[162] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[162]),
        .Q(m_axi_wdata[162]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[163] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[163]),
        .Q(m_axi_wdata[163]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[164] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[164]),
        .Q(m_axi_wdata[164]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[165] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[165]),
        .Q(m_axi_wdata[165]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[166] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[166]),
        .Q(m_axi_wdata[166]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[167] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[167]),
        .Q(m_axi_wdata[167]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[168] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[168]),
        .Q(m_axi_wdata[168]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[169] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[169]),
        .Q(m_axi_wdata[169]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[16] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[16]),
        .Q(m_axi_wdata[16]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[170] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[170]),
        .Q(m_axi_wdata[170]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[171] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[171]),
        .Q(m_axi_wdata[171]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[172] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[172]),
        .Q(m_axi_wdata[172]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[173] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[173]),
        .Q(m_axi_wdata[173]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[174] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[174]),
        .Q(m_axi_wdata[174]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[175] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[175]),
        .Q(m_axi_wdata[175]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[176] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[176]),
        .Q(m_axi_wdata[176]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[177] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[177]),
        .Q(m_axi_wdata[177]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[178] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[178]),
        .Q(m_axi_wdata[178]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[179] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[179]),
        .Q(m_axi_wdata[179]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[17] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[17]),
        .Q(m_axi_wdata[17]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[180] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[180]),
        .Q(m_axi_wdata[180]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[181] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[181]),
        .Q(m_axi_wdata[181]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[182] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[182]),
        .Q(m_axi_wdata[182]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[183] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[183]),
        .Q(m_axi_wdata[183]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[184] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[184]),
        .Q(m_axi_wdata[184]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[185] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[185]),
        .Q(m_axi_wdata[185]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[186] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[186]),
        .Q(m_axi_wdata[186]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[187] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[187]),
        .Q(m_axi_wdata[187]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[188] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[188]),
        .Q(m_axi_wdata[188]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[189] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[189]),
        .Q(m_axi_wdata[189]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[18] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[18]),
        .Q(m_axi_wdata[18]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[190] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[190]),
        .Q(m_axi_wdata[190]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[191] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[191]),
        .Q(m_axi_wdata[191]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[192] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[192]),
        .Q(m_axi_wdata[192]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[193] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[193]),
        .Q(m_axi_wdata[193]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[194] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[194]),
        .Q(m_axi_wdata[194]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[195] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[195]),
        .Q(m_axi_wdata[195]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[196] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[196]),
        .Q(m_axi_wdata[196]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[197] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[197]),
        .Q(m_axi_wdata[197]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[198] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[198]),
        .Q(m_axi_wdata[198]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[199] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[199]),
        .Q(m_axi_wdata[199]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[19] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[19]),
        .Q(m_axi_wdata[19]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[1]),
        .Q(m_axi_wdata[1]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[200] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[200]),
        .Q(m_axi_wdata[200]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[201] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[201]),
        .Q(m_axi_wdata[201]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[202] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[202]),
        .Q(m_axi_wdata[202]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[203] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[203]),
        .Q(m_axi_wdata[203]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[204] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[204]),
        .Q(m_axi_wdata[204]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[205] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[205]),
        .Q(m_axi_wdata[205]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[206] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[206]),
        .Q(m_axi_wdata[206]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[207] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[207]),
        .Q(m_axi_wdata[207]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[208] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[208]),
        .Q(m_axi_wdata[208]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[209] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[209]),
        .Q(m_axi_wdata[209]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[20] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[20]),
        .Q(m_axi_wdata[20]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[210] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[210]),
        .Q(m_axi_wdata[210]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[211] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[211]),
        .Q(m_axi_wdata[211]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[212] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[212]),
        .Q(m_axi_wdata[212]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[213] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[213]),
        .Q(m_axi_wdata[213]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[214] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[214]),
        .Q(m_axi_wdata[214]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[215] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[215]),
        .Q(m_axi_wdata[215]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[216] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[216]),
        .Q(m_axi_wdata[216]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[217] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[217]),
        .Q(m_axi_wdata[217]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[218] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[218]),
        .Q(m_axi_wdata[218]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[219] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[219]),
        .Q(m_axi_wdata[219]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[21] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[21]),
        .Q(m_axi_wdata[21]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[220] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[220]),
        .Q(m_axi_wdata[220]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[221] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[221]),
        .Q(m_axi_wdata[221]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[222] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[222]),
        .Q(m_axi_wdata[222]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[223] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[223]),
        .Q(m_axi_wdata[223]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[224] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[224]),
        .Q(m_axi_wdata[224]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[225] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[225]),
        .Q(m_axi_wdata[225]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[226] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[226]),
        .Q(m_axi_wdata[226]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[227] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[227]),
        .Q(m_axi_wdata[227]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[228] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[228]),
        .Q(m_axi_wdata[228]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[229] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[229]),
        .Q(m_axi_wdata[229]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[22] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[22]),
        .Q(m_axi_wdata[22]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[230] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[230]),
        .Q(m_axi_wdata[230]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[231] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[231]),
        .Q(m_axi_wdata[231]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[232] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[232]),
        .Q(m_axi_wdata[232]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[233] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[233]),
        .Q(m_axi_wdata[233]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[234] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[234]),
        .Q(m_axi_wdata[234]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[235] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[235]),
        .Q(m_axi_wdata[235]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[236] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[236]),
        .Q(m_axi_wdata[236]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[237] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[237]),
        .Q(m_axi_wdata[237]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[238] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[238]),
        .Q(m_axi_wdata[238]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[239] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[239]),
        .Q(m_axi_wdata[239]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[23] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[23]),
        .Q(m_axi_wdata[23]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[240] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[240]),
        .Q(m_axi_wdata[240]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[241] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[241]),
        .Q(m_axi_wdata[241]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[242] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[242]),
        .Q(m_axi_wdata[242]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[243] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[243]),
        .Q(m_axi_wdata[243]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[244] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[244]),
        .Q(m_axi_wdata[244]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[245] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[245]),
        .Q(m_axi_wdata[245]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[246] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[246]),
        .Q(m_axi_wdata[246]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[247] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[247]),
        .Q(m_axi_wdata[247]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[248] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[248]),
        .Q(m_axi_wdata[248]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[249] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[249]),
        .Q(m_axi_wdata[249]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[24] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[24]),
        .Q(m_axi_wdata[24]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[250] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[250]),
        .Q(m_axi_wdata[250]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[251] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[251]),
        .Q(m_axi_wdata[251]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[252] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[252]),
        .Q(m_axi_wdata[252]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[253] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[253]),
        .Q(m_axi_wdata[253]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[254] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[254]),
        .Q(m_axi_wdata[254]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[255] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[255]),
        .Q(m_axi_wdata[255]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[25] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[25]),
        .Q(m_axi_wdata[25]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[26] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[26]),
        .Q(m_axi_wdata[26]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[27] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[27]),
        .Q(m_axi_wdata[27]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[28] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[28]),
        .Q(m_axi_wdata[28]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[29] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[29]),
        .Q(m_axi_wdata[29]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[2]),
        .Q(m_axi_wdata[2]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[30] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[30]),
        .Q(m_axi_wdata[30]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[31] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[31]),
        .Q(m_axi_wdata[31]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[32] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[32]),
        .Q(m_axi_wdata[32]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[33] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[33]),
        .Q(m_axi_wdata[33]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[34] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[34]),
        .Q(m_axi_wdata[34]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[35] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[35]),
        .Q(m_axi_wdata[35]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[36] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[36]),
        .Q(m_axi_wdata[36]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[37] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[37]),
        .Q(m_axi_wdata[37]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[38] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[38]),
        .Q(m_axi_wdata[38]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[39] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[39]),
        .Q(m_axi_wdata[39]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[3]),
        .Q(m_axi_wdata[3]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[40] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[40]),
        .Q(m_axi_wdata[40]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[41] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[41]),
        .Q(m_axi_wdata[41]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[42] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[42]),
        .Q(m_axi_wdata[42]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[43] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[43]),
        .Q(m_axi_wdata[43]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[44] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[44]),
        .Q(m_axi_wdata[44]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[45] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[45]),
        .Q(m_axi_wdata[45]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[46] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[46]),
        .Q(m_axi_wdata[46]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[47] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[47]),
        .Q(m_axi_wdata[47]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[48] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[48]),
        .Q(m_axi_wdata[48]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[49] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[49]),
        .Q(m_axi_wdata[49]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[4]),
        .Q(m_axi_wdata[4]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[50] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[50]),
        .Q(m_axi_wdata[50]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[51] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[51]),
        .Q(m_axi_wdata[51]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[52] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[52]),
        .Q(m_axi_wdata[52]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[53] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[53]),
        .Q(m_axi_wdata[53]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[54] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[54]),
        .Q(m_axi_wdata[54]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[55] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[55]),
        .Q(m_axi_wdata[55]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[56] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[56]),
        .Q(m_axi_wdata[56]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[57] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[57]),
        .Q(m_axi_wdata[57]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[58] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[58]),
        .Q(m_axi_wdata[58]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[59] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[59]),
        .Q(m_axi_wdata[59]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[5]),
        .Q(m_axi_wdata[5]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[60] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[60]),
        .Q(m_axi_wdata[60]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[61] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[61]),
        .Q(m_axi_wdata[61]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[62] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[62]),
        .Q(m_axi_wdata[62]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[63] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[63]),
        .Q(m_axi_wdata[63]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[64] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[64]),
        .Q(m_axi_wdata[64]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[65] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[65]),
        .Q(m_axi_wdata[65]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[66] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[66]),
        .Q(m_axi_wdata[66]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[67] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[67]),
        .Q(m_axi_wdata[67]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[68] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[68]),
        .Q(m_axi_wdata[68]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[69] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[69]),
        .Q(m_axi_wdata[69]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[6]),
        .Q(m_axi_wdata[6]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[70] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[70]),
        .Q(m_axi_wdata[70]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[71] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[71]),
        .Q(m_axi_wdata[71]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[72] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[72]),
        .Q(m_axi_wdata[72]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[73] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[73]),
        .Q(m_axi_wdata[73]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[74] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[74]),
        .Q(m_axi_wdata[74]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[75] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[75]),
        .Q(m_axi_wdata[75]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[76] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[76]),
        .Q(m_axi_wdata[76]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[77] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[77]),
        .Q(m_axi_wdata[77]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[78] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[78]),
        .Q(m_axi_wdata[78]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[79] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[79]),
        .Q(m_axi_wdata[79]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[7]),
        .Q(m_axi_wdata[7]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[80] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[80]),
        .Q(m_axi_wdata[80]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[81] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[81]),
        .Q(m_axi_wdata[81]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[82] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[82]),
        .Q(m_axi_wdata[82]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[83] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[83]),
        .Q(m_axi_wdata[83]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[84] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[84]),
        .Q(m_axi_wdata[84]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[85] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[85]),
        .Q(m_axi_wdata[85]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[86] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[86]),
        .Q(m_axi_wdata[86]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[87] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[87]),
        .Q(m_axi_wdata[87]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[88] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[88]),
        .Q(m_axi_wdata[88]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[89] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[89]),
        .Q(m_axi_wdata[89]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[8] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[8]),
        .Q(m_axi_wdata[8]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[90] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[90]),
        .Q(m_axi_wdata[90]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[91] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[91]),
        .Q(m_axi_wdata[91]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[92] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[92]),
        .Q(m_axi_wdata[92]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[93] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[93]),
        .Q(m_axi_wdata[93]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[94] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[94]),
        .Q(m_axi_wdata[94]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[95] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[95]),
        .Q(m_axi_wdata[95]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[96] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[96]),
        .Q(m_axi_wdata[96]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[97] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[97]),
        .Q(m_axi_wdata[97]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[98] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[98]),
        .Q(m_axi_wdata[98]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[99] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[99]),
        .Q(m_axi_wdata[99]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_reg_out_reg[9] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[9]),
        .Q(m_axi_wdata[9]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[0]),
        .Q(sig_data_skid_reg[0]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[100] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[100]),
        .Q(sig_data_skid_reg[100]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[101] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[101]),
        .Q(sig_data_skid_reg[101]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[102] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[102]),
        .Q(sig_data_skid_reg[102]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[103] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[103]),
        .Q(sig_data_skid_reg[103]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[104] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[104]),
        .Q(sig_data_skid_reg[104]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[105] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[105]),
        .Q(sig_data_skid_reg[105]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[106] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[106]),
        .Q(sig_data_skid_reg[106]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[107] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[107]),
        .Q(sig_data_skid_reg[107]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[108] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[108]),
        .Q(sig_data_skid_reg[108]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[109] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[109]),
        .Q(sig_data_skid_reg[109]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[10] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[10]),
        .Q(sig_data_skid_reg[10]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[110] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[110]),
        .Q(sig_data_skid_reg[110]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[111] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[111]),
        .Q(sig_data_skid_reg[111]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[112] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[112]),
        .Q(sig_data_skid_reg[112]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[113] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[113]),
        .Q(sig_data_skid_reg[113]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[114] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[114]),
        .Q(sig_data_skid_reg[114]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[115] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[115]),
        .Q(sig_data_skid_reg[115]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[116] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[116]),
        .Q(sig_data_skid_reg[116]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[117] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[117]),
        .Q(sig_data_skid_reg[117]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[118] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[118]),
        .Q(sig_data_skid_reg[118]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[119] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[119]),
        .Q(sig_data_skid_reg[119]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[11] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[11]),
        .Q(sig_data_skid_reg[11]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[120] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[120]),
        .Q(sig_data_skid_reg[120]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[121] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[121]),
        .Q(sig_data_skid_reg[121]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[122] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[122]),
        .Q(sig_data_skid_reg[122]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[123] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[123]),
        .Q(sig_data_skid_reg[123]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[124] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[124]),
        .Q(sig_data_skid_reg[124]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[125] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[125]),
        .Q(sig_data_skid_reg[125]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[126] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[126]),
        .Q(sig_data_skid_reg[126]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[127] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[127]),
        .Q(sig_data_skid_reg[127]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[128] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[128]),
        .Q(sig_data_skid_reg[128]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[129] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[129]),
        .Q(sig_data_skid_reg[129]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[12] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[12]),
        .Q(sig_data_skid_reg[12]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[130] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[130]),
        .Q(sig_data_skid_reg[130]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[131] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[131]),
        .Q(sig_data_skid_reg[131]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[132] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[132]),
        .Q(sig_data_skid_reg[132]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[133] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[133]),
        .Q(sig_data_skid_reg[133]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[134] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[134]),
        .Q(sig_data_skid_reg[134]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[135] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[135]),
        .Q(sig_data_skid_reg[135]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[136] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[136]),
        .Q(sig_data_skid_reg[136]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[137] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[137]),
        .Q(sig_data_skid_reg[137]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[138] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[138]),
        .Q(sig_data_skid_reg[138]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[139] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[139]),
        .Q(sig_data_skid_reg[139]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[13] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[13]),
        .Q(sig_data_skid_reg[13]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[140] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[140]),
        .Q(sig_data_skid_reg[140]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[141] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[141]),
        .Q(sig_data_skid_reg[141]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[142] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[142]),
        .Q(sig_data_skid_reg[142]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[143] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[143]),
        .Q(sig_data_skid_reg[143]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[144] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[144]),
        .Q(sig_data_skid_reg[144]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[145] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[145]),
        .Q(sig_data_skid_reg[145]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[146] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[146]),
        .Q(sig_data_skid_reg[146]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[147] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[147]),
        .Q(sig_data_skid_reg[147]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[148] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[148]),
        .Q(sig_data_skid_reg[148]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[149] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[149]),
        .Q(sig_data_skid_reg[149]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[14] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[14]),
        .Q(sig_data_skid_reg[14]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[150] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[150]),
        .Q(sig_data_skid_reg[150]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[151] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[151]),
        .Q(sig_data_skid_reg[151]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[152] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[152]),
        .Q(sig_data_skid_reg[152]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[153] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[153]),
        .Q(sig_data_skid_reg[153]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[154] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[154]),
        .Q(sig_data_skid_reg[154]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[155] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[155]),
        .Q(sig_data_skid_reg[155]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[156] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[156]),
        .Q(sig_data_skid_reg[156]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[157] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[157]),
        .Q(sig_data_skid_reg[157]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[158] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[158]),
        .Q(sig_data_skid_reg[158]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[159] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[159]),
        .Q(sig_data_skid_reg[159]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[15] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[15]),
        .Q(sig_data_skid_reg[15]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[160] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[160]),
        .Q(sig_data_skid_reg[160]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[161] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[161]),
        .Q(sig_data_skid_reg[161]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[162] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[162]),
        .Q(sig_data_skid_reg[162]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[163] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[163]),
        .Q(sig_data_skid_reg[163]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[164] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[164]),
        .Q(sig_data_skid_reg[164]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[165] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[165]),
        .Q(sig_data_skid_reg[165]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[166] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[166]),
        .Q(sig_data_skid_reg[166]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[167] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[167]),
        .Q(sig_data_skid_reg[167]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[168] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[168]),
        .Q(sig_data_skid_reg[168]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[169] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[169]),
        .Q(sig_data_skid_reg[169]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[16] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[16]),
        .Q(sig_data_skid_reg[16]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[170] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[170]),
        .Q(sig_data_skid_reg[170]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[171] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[171]),
        .Q(sig_data_skid_reg[171]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[172] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[172]),
        .Q(sig_data_skid_reg[172]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[173] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[173]),
        .Q(sig_data_skid_reg[173]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[174] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[174]),
        .Q(sig_data_skid_reg[174]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[175] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[175]),
        .Q(sig_data_skid_reg[175]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[176] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[176]),
        .Q(sig_data_skid_reg[176]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[177] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[177]),
        .Q(sig_data_skid_reg[177]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[178] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[178]),
        .Q(sig_data_skid_reg[178]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[179] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[179]),
        .Q(sig_data_skid_reg[179]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[17] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[17]),
        .Q(sig_data_skid_reg[17]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[180] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[180]),
        .Q(sig_data_skid_reg[180]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[181] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[181]),
        .Q(sig_data_skid_reg[181]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[182] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[182]),
        .Q(sig_data_skid_reg[182]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[183] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[183]),
        .Q(sig_data_skid_reg[183]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[184] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[184]),
        .Q(sig_data_skid_reg[184]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[185] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[185]),
        .Q(sig_data_skid_reg[185]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[186] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[186]),
        .Q(sig_data_skid_reg[186]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[187] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[187]),
        .Q(sig_data_skid_reg[187]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[188] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[188]),
        .Q(sig_data_skid_reg[188]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[189] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[189]),
        .Q(sig_data_skid_reg[189]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[18] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[18]),
        .Q(sig_data_skid_reg[18]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[190] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[190]),
        .Q(sig_data_skid_reg[190]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[191] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[191]),
        .Q(sig_data_skid_reg[191]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[192] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[192]),
        .Q(sig_data_skid_reg[192]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[193] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[193]),
        .Q(sig_data_skid_reg[193]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[194] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[194]),
        .Q(sig_data_skid_reg[194]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[195] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[195]),
        .Q(sig_data_skid_reg[195]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[196] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[196]),
        .Q(sig_data_skid_reg[196]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[197] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[197]),
        .Q(sig_data_skid_reg[197]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[198] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[198]),
        .Q(sig_data_skid_reg[198]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[199] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[199]),
        .Q(sig_data_skid_reg[199]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[19] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[19]),
        .Q(sig_data_skid_reg[19]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[1]),
        .Q(sig_data_skid_reg[1]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[200] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[200]),
        .Q(sig_data_skid_reg[200]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[201] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[201]),
        .Q(sig_data_skid_reg[201]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[202] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[202]),
        .Q(sig_data_skid_reg[202]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[203] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[203]),
        .Q(sig_data_skid_reg[203]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[204] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[204]),
        .Q(sig_data_skid_reg[204]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[205] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[205]),
        .Q(sig_data_skid_reg[205]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[206] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[206]),
        .Q(sig_data_skid_reg[206]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[207] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[207]),
        .Q(sig_data_skid_reg[207]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[208] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[208]),
        .Q(sig_data_skid_reg[208]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[209] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[209]),
        .Q(sig_data_skid_reg[209]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[20] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[20]),
        .Q(sig_data_skid_reg[20]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[210] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[210]),
        .Q(sig_data_skid_reg[210]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[211] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[211]),
        .Q(sig_data_skid_reg[211]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[212] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[212]),
        .Q(sig_data_skid_reg[212]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[213] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[213]),
        .Q(sig_data_skid_reg[213]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[214] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[214]),
        .Q(sig_data_skid_reg[214]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[215] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[215]),
        .Q(sig_data_skid_reg[215]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[216] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[216]),
        .Q(sig_data_skid_reg[216]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[217] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[217]),
        .Q(sig_data_skid_reg[217]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[218] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[218]),
        .Q(sig_data_skid_reg[218]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[219] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[219]),
        .Q(sig_data_skid_reg[219]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[21] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[21]),
        .Q(sig_data_skid_reg[21]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[220] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[220]),
        .Q(sig_data_skid_reg[220]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[221] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[221]),
        .Q(sig_data_skid_reg[221]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[222] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[222]),
        .Q(sig_data_skid_reg[222]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[223] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[223]),
        .Q(sig_data_skid_reg[223]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[224] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[224]),
        .Q(sig_data_skid_reg[224]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[225] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[225]),
        .Q(sig_data_skid_reg[225]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[226] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[226]),
        .Q(sig_data_skid_reg[226]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[227] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[227]),
        .Q(sig_data_skid_reg[227]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[228] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[228]),
        .Q(sig_data_skid_reg[228]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[229] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[229]),
        .Q(sig_data_skid_reg[229]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[22] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[22]),
        .Q(sig_data_skid_reg[22]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[230] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[230]),
        .Q(sig_data_skid_reg[230]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[231] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[231]),
        .Q(sig_data_skid_reg[231]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[232] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[232]),
        .Q(sig_data_skid_reg[232]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[233] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[233]),
        .Q(sig_data_skid_reg[233]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[234] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[234]),
        .Q(sig_data_skid_reg[234]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[235] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[235]),
        .Q(sig_data_skid_reg[235]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[236] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[236]),
        .Q(sig_data_skid_reg[236]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[237] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[237]),
        .Q(sig_data_skid_reg[237]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[238] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[238]),
        .Q(sig_data_skid_reg[238]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[239] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[239]),
        .Q(sig_data_skid_reg[239]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[23] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[23]),
        .Q(sig_data_skid_reg[23]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[240] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[240]),
        .Q(sig_data_skid_reg[240]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[241] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[241]),
        .Q(sig_data_skid_reg[241]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[242] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[242]),
        .Q(sig_data_skid_reg[242]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[243] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[243]),
        .Q(sig_data_skid_reg[243]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[244] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[244]),
        .Q(sig_data_skid_reg[244]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[245] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[245]),
        .Q(sig_data_skid_reg[245]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[246] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[246]),
        .Q(sig_data_skid_reg[246]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[247] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[247]),
        .Q(sig_data_skid_reg[247]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[248] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[248]),
        .Q(sig_data_skid_reg[248]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[249] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[249]),
        .Q(sig_data_skid_reg[249]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[24] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[24]),
        .Q(sig_data_skid_reg[24]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[250] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[250]),
        .Q(sig_data_skid_reg[250]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[251] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[251]),
        .Q(sig_data_skid_reg[251]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[252] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[252]),
        .Q(sig_data_skid_reg[252]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[253] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[253]),
        .Q(sig_data_skid_reg[253]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[254] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[254]),
        .Q(sig_data_skid_reg[254]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[255] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[255]),
        .Q(sig_data_skid_reg[255]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[25] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[25]),
        .Q(sig_data_skid_reg[25]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[26] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[26]),
        .Q(sig_data_skid_reg[26]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[27] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[27]),
        .Q(sig_data_skid_reg[27]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[28] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[28]),
        .Q(sig_data_skid_reg[28]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[29] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[29]),
        .Q(sig_data_skid_reg[29]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[2]),
        .Q(sig_data_skid_reg[2]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[30] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[30]),
        .Q(sig_data_skid_reg[30]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[31] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[31]),
        .Q(sig_data_skid_reg[31]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[32] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[32]),
        .Q(sig_data_skid_reg[32]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[33] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[33]),
        .Q(sig_data_skid_reg[33]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[34] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[34]),
        .Q(sig_data_skid_reg[34]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[35] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[35]),
        .Q(sig_data_skid_reg[35]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[36] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[36]),
        .Q(sig_data_skid_reg[36]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[37] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[37]),
        .Q(sig_data_skid_reg[37]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[38] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[38]),
        .Q(sig_data_skid_reg[38]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[39] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[39]),
        .Q(sig_data_skid_reg[39]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[3]),
        .Q(sig_data_skid_reg[3]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[40] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[40]),
        .Q(sig_data_skid_reg[40]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[41] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[41]),
        .Q(sig_data_skid_reg[41]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[42] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[42]),
        .Q(sig_data_skid_reg[42]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[43] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[43]),
        .Q(sig_data_skid_reg[43]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[44] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[44]),
        .Q(sig_data_skid_reg[44]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[45] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[45]),
        .Q(sig_data_skid_reg[45]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[46] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[46]),
        .Q(sig_data_skid_reg[46]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[47] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[47]),
        .Q(sig_data_skid_reg[47]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[48] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[48]),
        .Q(sig_data_skid_reg[48]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[49] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[49]),
        .Q(sig_data_skid_reg[49]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[4]),
        .Q(sig_data_skid_reg[4]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[50] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[50]),
        .Q(sig_data_skid_reg[50]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[51] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[51]),
        .Q(sig_data_skid_reg[51]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[52] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[52]),
        .Q(sig_data_skid_reg[52]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[53] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[53]),
        .Q(sig_data_skid_reg[53]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[54] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[54]),
        .Q(sig_data_skid_reg[54]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[55] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[55]),
        .Q(sig_data_skid_reg[55]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[56] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[56]),
        .Q(sig_data_skid_reg[56]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[57] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[57]),
        .Q(sig_data_skid_reg[57]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[58] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[58]),
        .Q(sig_data_skid_reg[58]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[59] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[59]),
        .Q(sig_data_skid_reg[59]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[5]),
        .Q(sig_data_skid_reg[5]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[60] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[60]),
        .Q(sig_data_skid_reg[60]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[61] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[61]),
        .Q(sig_data_skid_reg[61]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[62] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[62]),
        .Q(sig_data_skid_reg[62]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[63] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[63]),
        .Q(sig_data_skid_reg[63]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[64] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[64]),
        .Q(sig_data_skid_reg[64]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[65] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[65]),
        .Q(sig_data_skid_reg[65]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[66] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[66]),
        .Q(sig_data_skid_reg[66]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[67] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[67]),
        .Q(sig_data_skid_reg[67]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[68] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[68]),
        .Q(sig_data_skid_reg[68]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[69] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[69]),
        .Q(sig_data_skid_reg[69]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[6]),
        .Q(sig_data_skid_reg[6]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[70] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[70]),
        .Q(sig_data_skid_reg[70]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[71] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[71]),
        .Q(sig_data_skid_reg[71]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[72] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[72]),
        .Q(sig_data_skid_reg[72]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[73] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[73]),
        .Q(sig_data_skid_reg[73]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[74] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[74]),
        .Q(sig_data_skid_reg[74]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[75] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[75]),
        .Q(sig_data_skid_reg[75]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[76] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[76]),
        .Q(sig_data_skid_reg[76]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[77] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[77]),
        .Q(sig_data_skid_reg[77]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[78] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[78]),
        .Q(sig_data_skid_reg[78]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[79] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[79]),
        .Q(sig_data_skid_reg[79]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[7]),
        .Q(sig_data_skid_reg[7]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[80] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[80]),
        .Q(sig_data_skid_reg[80]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[81] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[81]),
        .Q(sig_data_skid_reg[81]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[82] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[82]),
        .Q(sig_data_skid_reg[82]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[83] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[83]),
        .Q(sig_data_skid_reg[83]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[84] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[84]),
        .Q(sig_data_skid_reg[84]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[85] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[85]),
        .Q(sig_data_skid_reg[85]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[86] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[86]),
        .Q(sig_data_skid_reg[86]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[87] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[87]),
        .Q(sig_data_skid_reg[87]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[88] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[88]),
        .Q(sig_data_skid_reg[88]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[89] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[89]),
        .Q(sig_data_skid_reg[89]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[8] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[8]),
        .Q(sig_data_skid_reg[8]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[90] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[90]),
        .Q(sig_data_skid_reg[90]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[91] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[91]),
        .Q(sig_data_skid_reg[91]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[92] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[92]),
        .Q(sig_data_skid_reg[92]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[93] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[93]),
        .Q(sig_data_skid_reg[93]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[94] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[94]),
        .Q(sig_data_skid_reg[94]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[95] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[95]),
        .Q(sig_data_skid_reg[95]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[96] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[96]),
        .Q(sig_data_skid_reg[96]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[97] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[97]),
        .Q(sig_data_skid_reg[97]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[98] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[98]),
        .Q(sig_data_skid_reg[98]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[99] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[99]),
        .Q(sig_data_skid_reg[99]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_data_skid_reg_reg[9] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[9]),
        .Q(sig_data_skid_reg[9]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     sig_last_reg_out_reg
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_last_skid_mux_out),
        .Q(m_axi_wlast),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     sig_last_skid_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_data2skid_wlast),
        .Q(sig_last_skid_reg),
        .R(SR));
LUT6 #(
    .INIT(64'h000000005DDD0000)) 
     sig_m_valid_dup_i_1
       (.I0(I2),
        .I1(sig_m_valid_dup),
        .I2(sig_s_ready_dup),
        .I3(m_axi_wready),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I5(I1),
        .O(n_0_sig_m_valid_dup_i_1));
(* equivalent_register_removal = "no" *) 
   (* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     sig_m_valid_dup_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_m_valid_dup_i_1),
        .Q(sig_m_valid_dup),
        .R(\<const0> ));
(* equivalent_register_removal = "no" *) 
   (* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     sig_m_valid_out_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_m_valid_dup_i_1),
        .Q(sig_m_valid_out),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'hAAA8AAAAA8A8A8A8)) 
     sig_s_ready_dup_i_1
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(I1),
        .I2(m_axi_wready),
        .I3(I2),
        .I4(sig_m_valid_dup),
        .I5(sig_s_ready_dup),
        .O(n_0_sig_s_ready_dup_i_1));
(* equivalent_register_removal = "no" *) 
   (* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     sig_s_ready_dup_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_s_ready_dup_i_1),
        .Q(sig_s_ready_dup),
        .R(\<const0> ));
(* equivalent_register_removal = "no" *) 
   (* keep = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     sig_s_ready_out_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_s_ready_dup_i_1),
        .Q(sig_s_ready_out),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_reg_out_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(D[0]),
        .Q(m_axi_wstrb[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_reg_out_reg[10] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(D[10]),
        .Q(m_axi_wstrb[10]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_reg_out_reg[11] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(D[11]),
        .Q(m_axi_wstrb[11]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_reg_out_reg[12] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(D[12]),
        .Q(m_axi_wstrb[12]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_reg_out_reg[13] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(D[13]),
        .Q(m_axi_wstrb[13]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_reg_out_reg[14] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(D[14]),
        .Q(m_axi_wstrb[14]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_reg_out_reg[15] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(D[15]),
        .Q(m_axi_wstrb[15]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_reg_out_reg[16] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(D[16]),
        .Q(m_axi_wstrb[16]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_reg_out_reg[17] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(D[17]),
        .Q(m_axi_wstrb[17]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_reg_out_reg[18] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(D[18]),
        .Q(m_axi_wstrb[18]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_reg_out_reg[19] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(D[19]),
        .Q(m_axi_wstrb[19]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_reg_out_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(D[1]),
        .Q(m_axi_wstrb[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_reg_out_reg[20] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(D[20]),
        .Q(m_axi_wstrb[20]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_reg_out_reg[21] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(D[21]),
        .Q(m_axi_wstrb[21]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_reg_out_reg[22] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(D[22]),
        .Q(m_axi_wstrb[22]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_reg_out_reg[23] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(D[23]),
        .Q(m_axi_wstrb[23]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_reg_out_reg[24] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(D[24]),
        .Q(m_axi_wstrb[24]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_reg_out_reg[25] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(D[25]),
        .Q(m_axi_wstrb[25]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_reg_out_reg[26] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(D[26]),
        .Q(m_axi_wstrb[26]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_reg_out_reg[27] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(D[27]),
        .Q(m_axi_wstrb[27]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_reg_out_reg[28] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(D[28]),
        .Q(m_axi_wstrb[28]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_reg_out_reg[29] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(D[29]),
        .Q(m_axi_wstrb[29]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_reg_out_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(D[2]),
        .Q(m_axi_wstrb[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_reg_out_reg[30] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(D[30]),
        .Q(m_axi_wstrb[30]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_reg_out_reg[31] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(D[31]),
        .Q(m_axi_wstrb[31]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_reg_out_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(D[3]),
        .Q(m_axi_wstrb[3]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_reg_out_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(D[4]),
        .Q(m_axi_wstrb[4]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_reg_out_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(D[5]),
        .Q(m_axi_wstrb[5]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_reg_out_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(D[6]),
        .Q(m_axi_wstrb[6]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_reg_out_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(D[7]),
        .Q(m_axi_wstrb[7]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_reg_out_reg[8] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(D[8]),
        .Q(m_axi_wstrb[8]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_reg_out_reg[9] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(D[9]),
        .Q(m_axi_wstrb[9]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(I3[0]),
        .Q(Q[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[10] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(I3[10]),
        .Q(Q[10]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[11] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(I3[11]),
        .Q(Q[11]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[12] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(I3[12]),
        .Q(Q[12]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[13] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(I3[13]),
        .Q(Q[13]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[14] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(I3[14]),
        .Q(Q[14]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[15] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(I3[15]),
        .Q(Q[15]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[16] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(I3[16]),
        .Q(Q[16]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[17] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(I3[17]),
        .Q(Q[17]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[18] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(I3[18]),
        .Q(Q[18]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[19] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(I3[19]),
        .Q(Q[19]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(I3[1]),
        .Q(Q[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[20] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(I3[20]),
        .Q(Q[20]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[21] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(I3[21]),
        .Q(Q[21]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[22] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(I3[22]),
        .Q(Q[22]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[23] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(I3[23]),
        .Q(Q[23]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[24] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(I3[24]),
        .Q(Q[24]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[25] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(I3[25]),
        .Q(Q[25]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[26] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(I3[26]),
        .Q(Q[26]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[27] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(I3[27]),
        .Q(Q[27]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[28] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(I3[28]),
        .Q(Q[28]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[29] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(I3[29]),
        .Q(Q[29]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(I3[2]),
        .Q(Q[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[30] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(I3[30]),
        .Q(Q[30]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[31] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(I3[31]),
        .Q(Q[31]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(I3[3]),
        .Q(Q[3]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(I3[4]),
        .Q(Q[4]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(I3[5]),
        .Q(Q[5]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(I3[6]),
        .Q(Q[6]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(I3[7]),
        .Q(Q[7]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[8] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(I3[8]),
        .Q(Q[8]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_strb_skid_reg_reg[9] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(I3[9]),
        .Q(Q[9]),
        .R(SR));
endmodule

module axi_cdma_0axi_datamover_wr_status_cntl
   (O1,
    sig_halt_reg_dly3,
    D,
    O2,
    sig_inhibit_rdy_n,
    sig_wsc2stat_status_valid,
    O3,
    m_axi_bready,
    O4,
    O5,
    SR,
    m_axi_aclk,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_s_h_halt_reg,
    sig_stat2wsc_status_ready,
    sig_addr2data_addr_posted,
    I1,
    sig_addr_reg_empty,
    I2,
    sig_addr2wsc_calc_error,
    m_axi_bvalid,
    sig_push_to_wsc,
    sig_tlast_err_stop,
    I3,
    sig_next_calc_error_reg,
    sig_rd_empty,
    m_axi_bresp,
    Din,
    I4,
    I5);
  output O1;
  output sig_halt_reg_dly3;
  output [2:0]D;
  output O2;
  output sig_inhibit_rdy_n;
  output sig_wsc2stat_status_valid;
  output O3;
  output m_axi_bready;
  output O4;
  output O5;
  input [0:0]SR;
  input m_axi_aclk;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_s_h_halt_reg;
  input sig_stat2wsc_status_ready;
  input sig_addr2data_addr_posted;
  input I1;
  input sig_addr_reg_empty;
  input I2;
  input sig_addr2wsc_calc_error;
  input m_axi_bvalid;
  input sig_push_to_wsc;
  input sig_tlast_err_stop;
  input I3;
  input sig_next_calc_error_reg;
  input sig_rd_empty;
  input [1:0]m_axi_bresp;
  input [2:0]Din;
  input I4;
  input I5;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]D;
  wire [2:0]Din;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire [0:0]SR;
  wire \USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S ;
  wire m_axi_aclk;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire \n_0_GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1 ;
  wire \n_0_sig_addr_posted_cntr[0]_i_1 ;
  wire n_0_sig_halt_cmplt_i_4;
  wire n_0_sig_halt_reg_i_1;
  wire \n_0_sig_wdc_statcnt[0]_i_1 ;
  wire \n_11_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO ;
  wire n_1_I_WRESP_STATUS_FIFO;
  wire n_2_I_WRESP_STATUS_FIFO;
  wire \n_3_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO ;
  wire n_3_I_WRESP_STATUS_FIFO;
  wire \n_4_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO ;
  wire n_4_I_WRESP_STATUS_FIFO;
  wire \n_5_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO ;
  wire n_5_I_WRESP_STATUS_FIFO;
  wire n_6_I_WRESP_STATUS_FIFO;
  wire \n_9_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO ;
  wire p_4_out;
  wire sig_addr2data_addr_posted;
  wire sig_addr2wsc_calc_error;
  wire [3:0]sig_addr_posted_cntr_reg__0;
  wire sig_addr_reg_empty;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_coelsc_reg_empty;
  wire [2:0]sig_dcntl_sfifo_out;
  wire sig_halt_reg_dly1;
  wire sig_halt_reg_dly2;
  wire sig_halt_reg_dly3;
  wire sig_inhibit_rdy_n;
  wire sig_next_calc_error_reg;
  wire sig_push_coelsc_reg;
  wire sig_push_to_wsc;
  wire sig_rd_empty;
  wire sig_rd_empty_0;
  wire sig_rd_empty_1;
  wire sig_s_h_halt_reg;
  wire sig_stat2wsc_status_ready;
  wire sig_statcnt_gt_eq_thres;
  wire sig_tlast_err_stop;
  wire [3:0]sig_wdc_statcnt_reg__0;
  wire sig_wdc_status_going_full;
  wire sig_wsc2stat_status_valid;

axi_cdma_0axi_datamover_fifo__parameterized4 \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO 
       (.D({\n_3_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO ,\n_4_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO ,\n_5_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO }),
        .Din(Din),
        .Dout({sig_dcntl_sfifo_out[2],sig_dcntl_sfifo_out[0]}),
        .E(\n_9_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO ),
        .I1(I1),
        .I2(D[0]),
        .I4(I4),
        .I5(I5),
        .O1(sig_inhibit_rdy_n),
        .O2(O2),
        .O3(\n_11_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO ),
        .O4(O4),
        .Q(sig_wdc_statcnt_reg__0),
        .S(\USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S ),
        .SR(SR),
        .m_axi_aclk(m_axi_aclk),
        .p_4_out(p_4_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_rd_empty(sig_rd_empty_0),
        .sig_rd_empty_0(sig_rd_empty_1),
        .sig_tlast_err_stop(sig_tlast_err_stop));
FDRE #(
    .INIT(1'b0)) 
     \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg 
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(n_4_I_WRESP_STATUS_FIFO),
        .Q(D[1]),
        .R(\n_0_GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1 ));
LUT3 #(
    .INIT(8'h8F)) 
     \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1 
       (.I0(sig_wsc2stat_status_valid),
        .I1(sig_stat2wsc_status_ready),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\n_0_GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg 
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(p_4_out),
        .Q(D[0]),
        .R(\n_0_GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1 ));
FDSE #(
    .INIT(1'b0)) 
     \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg 
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(\n_11_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO ),
        .Q(sig_coelsc_reg_empty),
        .S(\n_0_GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg 
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[0]),
        .Q(sig_wsc2stat_status_valid),
        .R(\n_0_GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg 
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(n_5_I_WRESP_STATUS_FIFO),
        .Q(D[2]),
        .R(\n_0_GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1 ));
GND GND
       (.G(\<const0> ));
axi_cdma_0axi_datamover_fifo__parameterized3 I_WRESP_STATUS_FIFO
       (.D({n_1_I_WRESP_STATUS_FIFO,n_2_I_WRESP_STATUS_FIFO,n_3_I_WRESP_STATUS_FIFO}),
        .Dout(sig_dcntl_sfifo_out[2]),
        .E(n_6_I_WRESP_STATUS_FIFO),
        .I1(D[2:1]),
        .I2(O1),
        .I4(I4),
        .I5(I5),
        .O1(n_4_I_WRESP_STATUS_FIFO),
        .O2(n_5_I_WRESP_STATUS_FIFO),
        .Q(sig_addr_posted_cntr_reg__0),
        .S(\USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S ),
        .SR(SR),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .sig_addr2data_addr_posted(sig_addr2data_addr_posted),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_rd_empty(sig_rd_empty_1),
        .sig_rd_empty_0(sig_rd_empty_0));
VCC VCC
       (.P(\<const1> ));
LUT1 #(
    .INIT(2'h1)) 
     \sig_addr_posted_cntr[0]_i_1 
       (.I0(sig_addr_posted_cntr_reg__0[0]),
        .O(\n_0_sig_addr_posted_cntr[0]_i_1 ));
(* counter = "9" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_addr_posted_cntr_reg[0] 
       (.C(m_axi_aclk),
        .CE(n_6_I_WRESP_STATUS_FIFO),
        .D(\n_0_sig_addr_posted_cntr[0]_i_1 ),
        .Q(sig_addr_posted_cntr_reg__0[0]),
        .R(SR));
(* counter = "9" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_addr_posted_cntr_reg[1] 
       (.C(m_axi_aclk),
        .CE(n_6_I_WRESP_STATUS_FIFO),
        .D(n_3_I_WRESP_STATUS_FIFO),
        .Q(sig_addr_posted_cntr_reg__0[1]),
        .R(SR));
(* counter = "9" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_addr_posted_cntr_reg[2] 
       (.C(m_axi_aclk),
        .CE(n_6_I_WRESP_STATUS_FIFO),
        .D(n_2_I_WRESP_STATUS_FIFO),
        .Q(sig_addr_posted_cntr_reg__0[2]),
        .R(SR));
(* counter = "9" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_addr_posted_cntr_reg[3] 
       (.C(m_axi_aclk),
        .CE(n_6_I_WRESP_STATUS_FIFO),
        .D(n_1_I_WRESP_STATUS_FIFO),
        .Q(sig_addr_posted_cntr_reg__0[3]),
        .R(SR));
LUT6 #(
    .INIT(64'h0030000200000000)) 
     sig_halt_cmplt_i_2
       (.I0(sig_addr_reg_empty),
        .I1(I2),
        .I2(sig_addr2wsc_calc_error),
        .I3(sig_addr_posted_cntr_reg__0[1]),
        .I4(sig_addr_posted_cntr_reg__0[0]),
        .I5(n_0_sig_halt_cmplt_i_4),
        .O(O3));
LUT2 #(
    .INIT(4'h1)) 
     sig_halt_cmplt_i_4
       (.I0(sig_addr_posted_cntr_reg__0[2]),
        .I1(sig_addr_posted_cntr_reg__0[3]),
        .O(n_0_sig_halt_cmplt_i_4));
FDRE #(
    .INIT(1'b0)) 
     sig_halt_reg_dly1_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(O1),
        .Q(sig_halt_reg_dly1),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     sig_halt_reg_dly2_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(sig_halt_reg_dly1),
        .Q(sig_halt_reg_dly2),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     sig_halt_reg_dly3_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(sig_halt_reg_dly2),
        .Q(sig_halt_reg_dly3),
        .R(SR));
LUT3 #(
    .INIT(8'hA8)) 
     sig_halt_reg_i_1
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(O1),
        .I2(sig_s_h_halt_reg),
        .O(n_0_sig_halt_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_halt_reg_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_halt_reg_i_1),
        .Q(O1),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'hFFFEFFFEFFFFFFFE)) 
     sig_next_calc_error_reg_i_3
       (.I0(I3),
        .I1(sig_wdc_status_going_full),
        .I2(sig_next_calc_error_reg),
        .I3(sig_rd_empty),
        .I4(sig_wsc2stat_status_valid),
        .I5(sig_stat2wsc_status_ready),
        .O(O5));
LUT1 #(
    .INIT(2'h1)) 
     \sig_wdc_statcnt[0]_i_1 
       (.I0(sig_wdc_statcnt_reg__0[0]),
        .O(\n_0_sig_wdc_statcnt[0]_i_1 ));
(* counter = "10" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_wdc_statcnt_reg[0] 
       (.C(m_axi_aclk),
        .CE(\n_9_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO ),
        .D(\n_0_sig_wdc_statcnt[0]_i_1 ),
        .Q(sig_wdc_statcnt_reg__0[0]),
        .R(SR));
(* counter = "10" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_wdc_statcnt_reg[1] 
       (.C(m_axi_aclk),
        .CE(\n_9_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO ),
        .D(\n_5_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO ),
        .Q(sig_wdc_statcnt_reg__0[1]),
        .R(SR));
(* counter = "10" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_wdc_statcnt_reg[2] 
       (.C(m_axi_aclk),
        .CE(\n_9_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO ),
        .D(\n_4_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO ),
        .Q(sig_wdc_statcnt_reg__0[2]),
        .R(SR));
(* counter = "10" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_wdc_statcnt_reg[3] 
       (.C(m_axi_aclk),
        .CE(\n_9_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO ),
        .D(\n_3_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO ),
        .Q(sig_wdc_statcnt_reg__0[3]),
        .R(SR));
LUT2 #(
    .INIT(4'hE)) 
     sig_wdc_status_going_full_i_1
       (.I0(sig_wdc_statcnt_reg__0[2]),
        .I1(sig_wdc_statcnt_reg__0[3]),
        .O(sig_statcnt_gt_eq_thres));
FDRE #(
    .INIT(1'b0)) 
     sig_wdc_status_going_full_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(sig_statcnt_gt_eq_thres),
        .Q(sig_wdc_status_going_full),
        .R(SR));
endmodule

module axi_cdma_0axi_datamover_wrdata_cntl
   (sig_rd_empty,
    O1,
    sig_inhibit_rdy_n,
    sig_next_calc_error_reg,
    O2,
    sig_tlast_err_stop,
    Din,
    sig_clr_cmd2data_valid,
    sig_push_to_wsc,
    O3,
    O4,
    O5,
    sig_last_mmap_dbeat,
    O6,
    O7,
    O8,
    O9,
    sig_last_skid_mux_out,
    sig_data2skid_wlast,
    D,
    Q,
    O10,
    SR,
    m_axi_aclk,
    p_1_out,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_inhibit_rdy_n_0,
    I1,
    CO,
    I2,
    I5,
    I3,
    I4,
    I6,
    sig_skid2data_wready,
    sig_mm2s_interr,
    sig_s2mm_interr,
    I7,
    p_15_out,
    m_axi_rlast,
    sig_next_eof_reg,
    I8,
    sig_halt_reg_dly3,
    sig_addr2data_addr_posted,
    p_0_in3_in,
    sig_last_skid_reg,
    I9,
    I10,
    I11,
    I12);
  output sig_rd_empty;
  output O1;
  output sig_inhibit_rdy_n;
  output sig_next_calc_error_reg;
  output O2;
  output sig_tlast_err_stop;
  output [2:0]Din;
  output sig_clr_cmd2data_valid;
  output sig_push_to_wsc;
  output O3;
  output O4;
  output O5;
  output sig_last_mmap_dbeat;
  output O6;
  output O7;
  output O8;
  output O9;
  output sig_last_skid_mux_out;
  output sig_data2skid_wlast;
  output [31:0]D;
  output [31:0]Q;
  output [31:0]O10;
  input [0:0]SR;
  input m_axi_aclk;
  input p_1_out;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_inhibit_rdy_n_0;
  input I1;
  input [0:0]CO;
  input I2;
  input I5;
  input I3;
  input I4;
  input I6;
  input sig_skid2data_wready;
  input sig_mm2s_interr;
  input sig_s2mm_interr;
  input I7;
  input p_15_out;
  input m_axi_rlast;
  input sig_next_eof_reg;
  input I8;
  input sig_halt_reg_dly3;
  input sig_addr2data_addr_posted;
  input p_0_in3_in;
  input sig_last_skid_reg;
  input [31:0]I9;
  input [73:0]I10;
  input I11;
  input I12;

  wire \<const0> ;
  wire \<const1> ;
  wire [0:0]CO;
  wire [31:0]D;
  wire [2:0]Din;
  wire I1;
  wire [73:0]I10;
  wire I11;
  wire I12;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire [31:0]I9;
  wire O1;
  wire [31:0]O10;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [31:0]Q;
  wire [0:0]SR;
  wire \USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ;
  wire m_axi_aclk;
  wire m_axi_rlast;
  wire \n_0_GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1 ;
  wire \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1 ;
  wire \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2 ;
  wire \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_3 ;
  wire n_0_m_axi_rready_INST_0_i_3;
  wire n_0_m_axi_rready_INST_0_i_4;
  wire \n_0_sig_addr_posted_cntr[0]_i_1 ;
  wire \n_0_sig_addr_posted_cntr[1]_i_1 ;
  wire \n_0_sig_addr_posted_cntr[2]_i_1 ;
  wire n_0_sig_data2wsc_calc_err_i_1;
  wire n_0_sig_data2wsc_cmd_cmplt_i_1;
  wire n_0_sig_data2wsc_cmd_cmplt_i_2;
  wire n_0_sig_data2wsc_cmd_cmplt_i_3;
  wire n_0_sig_data2wsc_cmd_cmplt_i_4;
  wire n_0_sig_data2wsc_last_err_i_1;
  wire \n_0_sig_dbeat_cntr[0]_i_2 ;
  wire \n_0_sig_dbeat_cntr[5]_i_2__0 ;
  wire \n_0_sig_dbeat_cntr[7]_i_1__0 ;
  wire n_0_sig_dqual_reg_empty_i_1;
  wire n_0_sig_dqual_reg_full_i_1;
  wire n_0_sig_first_dbeat_i_2;
  wire n_0_sig_first_dbeat_reg;
  wire n_0_sig_last_dbeat_i_1__0;
  wire n_0_sig_last_dbeat_i_2;
  wire n_0_sig_last_dbeat_i_4__0;
  wire n_0_sig_last_dbeat_i_5;
  wire n_0_sig_last_dbeat_reg;
  wire n_0_sig_last_reg_out_i_2;
  wire n_0_sig_ld_new_cmd_reg_i_1;
  wire n_0_sig_next_calc_error_reg_i_4;
  wire n_0_sig_next_calc_error_reg_i_6;
  wire n_0_sig_next_calc_error_reg_i_8;
  wire \n_0_sig_next_strt_strb_reg_reg[0] ;
  wire \n_0_sig_next_strt_strb_reg_reg[10] ;
  wire \n_0_sig_next_strt_strb_reg_reg[11] ;
  wire \n_0_sig_next_strt_strb_reg_reg[12] ;
  wire \n_0_sig_next_strt_strb_reg_reg[13] ;
  wire \n_0_sig_next_strt_strb_reg_reg[14] ;
  wire \n_0_sig_next_strt_strb_reg_reg[15] ;
  wire \n_0_sig_next_strt_strb_reg_reg[16] ;
  wire \n_0_sig_next_strt_strb_reg_reg[17] ;
  wire \n_0_sig_next_strt_strb_reg_reg[18] ;
  wire \n_0_sig_next_strt_strb_reg_reg[19] ;
  wire \n_0_sig_next_strt_strb_reg_reg[1] ;
  wire \n_0_sig_next_strt_strb_reg_reg[20] ;
  wire \n_0_sig_next_strt_strb_reg_reg[21] ;
  wire \n_0_sig_next_strt_strb_reg_reg[22] ;
  wire \n_0_sig_next_strt_strb_reg_reg[23] ;
  wire \n_0_sig_next_strt_strb_reg_reg[24] ;
  wire \n_0_sig_next_strt_strb_reg_reg[25] ;
  wire \n_0_sig_next_strt_strb_reg_reg[26] ;
  wire \n_0_sig_next_strt_strb_reg_reg[27] ;
  wire \n_0_sig_next_strt_strb_reg_reg[28] ;
  wire \n_0_sig_next_strt_strb_reg_reg[29] ;
  wire \n_0_sig_next_strt_strb_reg_reg[2] ;
  wire \n_0_sig_next_strt_strb_reg_reg[30] ;
  wire \n_0_sig_next_strt_strb_reg_reg[31] ;
  wire \n_0_sig_next_strt_strb_reg_reg[3] ;
  wire \n_0_sig_next_strt_strb_reg_reg[4] ;
  wire \n_0_sig_next_strt_strb_reg_reg[5] ;
  wire \n_0_sig_next_strt_strb_reg_reg[6] ;
  wire \n_0_sig_next_strt_strb_reg_reg[7] ;
  wire \n_0_sig_next_strt_strb_reg_reg[8] ;
  wire \n_0_sig_next_strt_strb_reg_reg[9] ;
  wire n_0_sig_push_err2wsc_i_1;
  wire n_0_sig_push_to_wsc_i_1;
  wire n_0_sig_push_to_wsc_i_2;
  wire \n_4_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ;
  wire \n_5_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ;
  wire \n_7_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ;
  wire p_0_in3_in;
  wire [7:0]p_0_in__1;
  wire [85:17]p_0_out;
  wire p_15_out;
  wire p_1_out;
  wire sig_addr2data_addr_posted;
  wire [2:0]sig_addr_posted_cntr;
  wire sig_clr_cmd2data_valid;
  wire sig_clr_dqual_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2skid_wlast;
  wire [7:0]sig_dbeat_cntr_reg__0;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_full;
  wire sig_halt_reg_dly3;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_0;
  wire sig_last_mmap_dbeat;
  wire sig_last_mmap_dbeat_1;
  wire sig_last_mmap_dbeat_reg;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
  wire sig_ld_new_cmd_reg;
  wire sig_mm2s_interr;
  wire sig_next_calc_error_reg;
  wire sig_next_cmd_cmplt_reg;
  wire sig_next_eof_reg;
  wire sig_next_eof_reg_0;
  wire sig_next_sequential_reg;
  wire sig_push_dqual_reg;
  wire sig_push_err2wsc;
  wire sig_push_to_wsc;
  wire sig_rd_empty;
  wire sig_s2mm_interr;
  wire sig_skid2data_wready;
  wire sig_tlast_err_stop;

LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     \FSM_onehot_sig_sm_state[7]_i_13 
       (.I0(sig_mm2s_interr),
        .I1(sig_s2mm_interr),
        .I2(O2),
        .I3(I7),
        .I4(p_15_out),
        .O(O4));
axi_cdma_0axi_datamover_fifo__parameterized5 \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO 
       (.D(p_0_in__1),
        .Din({I7,I10}),
        .Dout({p_0_out[85:82],p_0_out[80:17]}),
        .I1(n_0_sig_first_dbeat_reg),
        .I10(n_0_sig_next_calc_error_reg_i_8),
        .I11(n_0_sig_last_reg_out_i_2),
        .I12(\n_0_sig_dbeat_cntr[5]_i_2__0 ),
        .I13(\n_0_sig_dbeat_cntr[0]_i_2 ),
        .I14(I11),
        .I15(I12),
        .I2(n_0_sig_first_dbeat_i_2),
        .I3(n_0_sig_last_dbeat_i_4__0),
        .I4(n_0_sig_last_dbeat_reg),
        .I5(I3),
        .I6(I6),
        .I7(I2),
        .I8(O2),
        .I9(n_0_m_axi_rready_INST_0_i_4),
        .O1(O1),
        .O2(sig_inhibit_rdy_n),
        .O3(\n_4_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .O4(\n_5_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .O5(\n_7_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .Q(sig_dbeat_cntr_reg__0),
        .S0(\USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .SR(SR),
        .m_axi_aclk(m_axi_aclk),
        .p_1_out(p_1_out),
        .sig_clr_cmd2data_valid(sig_clr_cmd2data_valid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_push_dqual_reg(sig_push_dqual_reg),
        .sig_rd_empty(sig_rd_empty),
        .sig_skid2data_wready(sig_skid2data_wready));
LUT6 #(
    .INIT(64'h88A8888888888888)) 
     \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1 
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(sig_tlast_err_stop),
        .I2(sig_inhibit_rdy_n_0),
        .I3(I1),
        .I4(sig_push_to_wsc),
        .I5(O2),
        .O(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg 
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1 ),
        .Q(sig_tlast_err_stop),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair260" *) 
   LUT4 #(
    .INIT(16'h8A88)) 
     \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1 
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(O2),
        .I2(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2 ),
        .I3(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_3 ),
        .O(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1 ));
LUT6 #(
    .INIT(64'hFFFF3733FFFF0000)) 
     \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2 
       (.I0(CO),
        .I1(\n_7_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .I2(n_0_sig_next_calc_error_reg_i_6),
        .I3(sig_next_eof_reg_0),
        .I4(I2),
        .I5(I5),
        .O(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFF202020)) 
     \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_3 
       (.I0(\n_7_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .I1(n_0_sig_next_calc_error_reg_i_6),
        .I2(sig_next_eof_reg_0),
        .I3(m_axi_rlast),
        .I4(sig_next_eof_reg),
        .I5(I8),
        .O(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_3 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg 
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1 ),
        .Q(O2),
        .R(\<const0> ));
GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
LUT6 #(
    .INIT(64'h0000000000400000)) 
     m_axi_rready_INST_0_i_1
       (.I0(O2),
        .I1(sig_skid2data_wready),
        .I2(sig_dqual_reg_full),
        .I3(sig_next_calc_error_reg),
        .I4(n_0_m_axi_rready_INST_0_i_3),
        .I5(n_0_m_axi_rready_INST_0_i_4),
        .O(O3));
(* SOFT_HLUTNM = "soft_lutpair258" *) 
   LUT4 #(
    .INIT(16'hFFEF)) 
     m_axi_rready_INST_0_i_3
       (.I0(sig_addr_posted_cntr[1]),
        .I1(sig_addr_posted_cntr[2]),
        .I2(sig_last_mmap_dbeat_reg),
        .I3(sig_addr2data_addr_posted),
        .O(n_0_m_axi_rready_INST_0_i_3));
(* SOFT_HLUTNM = "soft_lutpair264" *) 
   LUT3 #(
    .INIT(8'h01)) 
     m_axi_rready_INST_0_i_4
       (.I0(sig_addr_posted_cntr[0]),
        .I1(sig_addr_posted_cntr[1]),
        .I2(sig_addr_posted_cntr[2]),
        .O(n_0_m_axi_rready_INST_0_i_4));
(* SOFT_HLUTNM = "soft_lutpair256" *) 
   LUT5 #(
    .INIT(32'hD9996664)) 
     \sig_addr_posted_cntr[0]_i_1 
       (.I0(sig_last_mmap_dbeat_reg),
        .I1(sig_addr2data_addr_posted),
        .I2(sig_addr_posted_cntr[1]),
        .I3(sig_addr_posted_cntr[2]),
        .I4(sig_addr_posted_cntr[0]),
        .O(\n_0_sig_addr_posted_cntr[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair258" *) 
   LUT5 #(
    .INIT(32'hF4B4D2D0)) 
     \sig_addr_posted_cntr[1]_i_1 
       (.I0(sig_last_mmap_dbeat_reg),
        .I1(sig_addr2data_addr_posted),
        .I2(sig_addr_posted_cntr[1]),
        .I3(sig_addr_posted_cntr[2]),
        .I4(sig_addr_posted_cntr[0]),
        .O(\n_0_sig_addr_posted_cntr[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair256" *) 
   LUT5 #(
    .INIT(32'hFF40FD00)) 
     \sig_addr_posted_cntr[2]_i_1 
       (.I0(sig_last_mmap_dbeat_reg),
        .I1(sig_addr2data_addr_posted),
        .I2(sig_addr_posted_cntr[1]),
        .I3(sig_addr_posted_cntr[2]),
        .I4(sig_addr_posted_cntr[0]),
        .O(\n_0_sig_addr_posted_cntr[2]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_posted_cntr_reg[0] 
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(\n_0_sig_addr_posted_cntr[0]_i_1 ),
        .Q(sig_addr_posted_cntr[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_posted_cntr_reg[1] 
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(\n_0_sig_addr_posted_cntr[1]_i_1 ),
        .Q(sig_addr_posted_cntr[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \sig_addr_posted_cntr_reg[2] 
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(\n_0_sig_addr_posted_cntr[2]_i_1 ),
        .Q(sig_addr_posted_cntr[2]),
        .R(SR));
LUT4 #(
    .INIT(16'h00E2)) 
     sig_data2wsc_calc_err_i_1
       (.I0(Din[2]),
        .I1(n_0_sig_data2wsc_cmd_cmplt_i_2),
        .I2(sig_next_calc_error_reg),
        .I3(n_0_sig_data2wsc_cmd_cmplt_i_4),
        .O(n_0_sig_data2wsc_calc_err_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_data2wsc_calc_err_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_data2wsc_calc_err_i_1),
        .Q(Din[2]),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'h00000000E2E2EEE2)) 
     sig_data2wsc_cmd_cmplt_i_1
       (.I0(Din[0]),
        .I1(n_0_sig_data2wsc_cmd_cmplt_i_2),
        .I2(n_0_sig_data2wsc_cmd_cmplt_i_3),
        .I3(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_3 ),
        .I4(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2 ),
        .I5(n_0_sig_data2wsc_cmd_cmplt_i_4),
        .O(n_0_sig_data2wsc_cmd_cmplt_i_1));
(* SOFT_HLUTNM = "soft_lutpair262" *) 
   LUT4 #(
    .INIT(16'h00F2)) 
     sig_data2wsc_cmd_cmplt_i_2
       (.I0(\n_7_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .I1(n_0_sig_next_calc_error_reg_i_6),
        .I2(sig_push_err2wsc),
        .I3(sig_tlast_err_stop),
        .O(n_0_sig_data2wsc_cmd_cmplt_i_2));
(* SOFT_HLUTNM = "soft_lutpair260" *) 
   LUT2 #(
    .INIT(4'hE)) 
     sig_data2wsc_cmd_cmplt_i_3
       (.I0(O2),
        .I1(sig_next_cmd_cmplt_reg),
        .O(n_0_sig_data2wsc_cmd_cmplt_i_3));
(* SOFT_HLUTNM = "soft_lutpair257" *) 
   LUT5 #(
    .INIT(32'h0045FFFF)) 
     sig_data2wsc_cmd_cmplt_i_4
       (.I0(sig_push_err2wsc),
        .I1(n_0_sig_next_calc_error_reg_i_6),
        .I2(\n_7_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .I3(I4),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(n_0_sig_data2wsc_cmd_cmplt_i_4));
FDRE #(
    .INIT(1'b0)) 
     sig_data2wsc_cmd_cmplt_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_data2wsc_cmd_cmplt_i_1),
        .Q(Din[0]),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'h00000000EEEE22E2)) 
     sig_data2wsc_last_err_i_1
       (.I0(Din[1]),
        .I1(n_0_sig_data2wsc_cmd_cmplt_i_2),
        .I2(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_3 ),
        .I3(\n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2 ),
        .I4(O2),
        .I5(n_0_sig_data2wsc_cmd_cmplt_i_4),
        .O(n_0_sig_data2wsc_last_err_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_data2wsc_last_err_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_data2wsc_last_err_i_1),
        .Q(Din[1]),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair259" *) 
   LUT5 #(
    .INIT(32'hAAAABFFF)) 
     \sig_dbeat_cntr[0]_i_2 
       (.I0(I3),
        .I1(\n_7_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .I2(sig_next_sequential_reg),
        .I3(n_0_sig_last_dbeat_reg),
        .I4(sig_dqual_reg_empty),
        .O(\n_0_sig_dbeat_cntr[0]_i_2 ));
LUT3 #(
    .INIT(8'h01)) 
     \sig_dbeat_cntr[5]_i_2__0 
       (.I0(sig_dbeat_cntr_reg__0[2]),
        .I1(sig_dbeat_cntr_reg__0[1]),
        .I2(sig_dbeat_cntr_reg__0[0]),
        .O(\n_0_sig_dbeat_cntr[5]_i_2__0 ));
LUT3 #(
    .INIT(8'hEA)) 
     \sig_dbeat_cntr[7]_i_1__0 
       (.I0(\USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .I1(n_0_sig_next_calc_error_reg_i_6),
        .I2(\n_7_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .O(\n_0_sig_dbeat_cntr[7]_i_1__0 ));
(* counter = "11" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_dbeat_cntr_reg[0] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_dbeat_cntr[7]_i_1__0 ),
        .D(p_0_in__1[0]),
        .Q(sig_dbeat_cntr_reg__0[0]),
        .R(SR));
(* counter = "11" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_dbeat_cntr_reg[1] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_dbeat_cntr[7]_i_1__0 ),
        .D(p_0_in__1[1]),
        .Q(sig_dbeat_cntr_reg__0[1]),
        .R(SR));
(* counter = "11" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_dbeat_cntr_reg[2] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_dbeat_cntr[7]_i_1__0 ),
        .D(p_0_in__1[2]),
        .Q(sig_dbeat_cntr_reg__0[2]),
        .R(SR));
(* counter = "11" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_dbeat_cntr_reg[3] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_dbeat_cntr[7]_i_1__0 ),
        .D(p_0_in__1[3]),
        .Q(sig_dbeat_cntr_reg__0[3]),
        .R(SR));
(* counter = "11" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_dbeat_cntr_reg[4] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_dbeat_cntr[7]_i_1__0 ),
        .D(p_0_in__1[4]),
        .Q(sig_dbeat_cntr_reg__0[4]),
        .R(SR));
(* counter = "11" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_dbeat_cntr_reg[5] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_dbeat_cntr[7]_i_1__0 ),
        .D(p_0_in__1[5]),
        .Q(sig_dbeat_cntr_reg__0[5]),
        .R(SR));
(* counter = "11" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_dbeat_cntr_reg[6] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_dbeat_cntr[7]_i_1__0 ),
        .D(p_0_in__1[6]),
        .Q(sig_dbeat_cntr_reg__0[6]),
        .R(SR));
(* counter = "11" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sig_dbeat_cntr_reg[7] 
       (.C(m_axi_aclk),
        .CE(\n_0_sig_dbeat_cntr[7]_i_1__0 ),
        .D(p_0_in__1[7]),
        .Q(sig_dbeat_cntr_reg__0[7]),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair265" *) 
   LUT3 #(
    .INIT(8'hF4)) 
     sig_dqual_reg_empty_i_1
       (.I0(sig_push_dqual_reg),
        .I1(sig_dqual_reg_empty),
        .I2(sig_clr_dqual_reg),
        .O(n_0_sig_dqual_reg_empty_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_dqual_reg_empty_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_dqual_reg_empty_i_1),
        .Q(sig_dqual_reg_empty),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair265" *) 
   LUT3 #(
    .INIT(8'h0E)) 
     sig_dqual_reg_full_i_1
       (.I0(sig_dqual_reg_full),
        .I1(sig_push_dqual_reg),
        .I2(sig_clr_dqual_reg),
        .O(n_0_sig_dqual_reg_full_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_dqual_reg_full_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_dqual_reg_full_i_1),
        .Q(sig_dqual_reg_full),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'hFFFF1555FFFFFFFF)) 
     sig_first_dbeat_i_2
       (.I0(sig_dqual_reg_empty),
        .I1(n_0_sig_last_dbeat_reg),
        .I2(sig_next_sequential_reg),
        .I3(\n_7_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .I4(I3),
        .I5(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(n_0_sig_first_dbeat_i_2));
FDRE #(
    .INIT(1'b0)) 
     sig_first_dbeat_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(\n_4_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .Q(n_0_sig_first_dbeat_reg),
        .R(\<const0> ));
LUT5 #(
    .INIT(32'h1F1F1FFF)) 
     sig_halt_cmplt_i_3
       (.I0(O2),
        .I1(I2),
        .I2(sig_halt_reg_dly3),
        .I3(n_0_m_axi_rready_INST_0_i_4),
        .I4(sig_next_calc_error_reg),
        .O(O7));
LUT6 #(
    .INIT(64'h0A220AFF0A220A00)) 
     sig_last_dbeat_i_1__0
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(n_0_sig_last_dbeat_i_2),
        .I2(\n_5_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .I3(\USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0 ),
        .I4(n_0_sig_last_dbeat_i_4__0),
        .I5(n_0_sig_last_dbeat_reg),
        .O(n_0_sig_last_dbeat_i_1__0));
LUT6 #(
    .INIT(64'hFFFFFFFDFFFFFFFF)) 
     sig_last_dbeat_i_2
       (.I0(\n_7_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .I1(n_0_sig_last_dbeat_i_5),
        .I2(sig_dbeat_cntr_reg__0[6]),
        .I3(sig_dbeat_cntr_reg__0[7]),
        .I4(sig_dbeat_cntr_reg__0[1]),
        .I5(sig_dbeat_cntr_reg__0[0]),
        .O(n_0_sig_last_dbeat_i_2));
(* SOFT_HLUTNM = "soft_lutpair262" *) 
   LUT3 #(
    .INIT(8'h8F)) 
     sig_last_dbeat_i_4__0
       (.I0(n_0_sig_next_calc_error_reg_i_6),
        .I1(\n_7_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(n_0_sig_last_dbeat_i_4__0));
LUT4 #(
    .INIT(16'hFFFE)) 
     sig_last_dbeat_i_5
       (.I0(sig_dbeat_cntr_reg__0[4]),
        .I1(sig_dbeat_cntr_reg__0[3]),
        .I2(sig_dbeat_cntr_reg__0[5]),
        .I3(sig_dbeat_cntr_reg__0[2]),
        .O(n_0_sig_last_dbeat_i_5));
FDRE #(
    .INIT(1'b0)) 
     sig_last_dbeat_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_last_dbeat_i_1__0),
        .Q(n_0_sig_last_dbeat_reg),
        .R(\<const0> ));
LUT3 #(
    .INIT(8'h20)) 
     sig_last_mmap_dbeat_reg_i_1
       (.I0(\n_7_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .I1(n_0_sig_next_calc_error_reg_i_6),
        .I2(sig_dqual_reg_full),
        .O(sig_last_mmap_dbeat_1));
LUT2 #(
    .INIT(4'h2)) 
     sig_last_mmap_dbeat_reg_i_1__0
       (.I0(m_axi_rlast),
        .I1(O6),
        .O(sig_last_mmap_dbeat));
FDRE #(
    .INIT(1'b0)) 
     sig_last_mmap_dbeat_reg_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(sig_last_mmap_dbeat_1),
        .Q(sig_last_mmap_dbeat_reg),
        .R(SR));
LUT6 #(
    .INIT(64'h0002FFFF00020000)) 
     sig_last_reg_out_i_1
       (.I0(sig_dqual_reg_full),
        .I1(sig_dbeat_cntr_reg__0[6]),
        .I2(sig_dbeat_cntr_reg__0[7]),
        .I3(n_0_sig_last_reg_out_i_2),
        .I4(p_0_in3_in),
        .I5(sig_last_skid_reg),
        .O(sig_last_skid_mux_out));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     sig_last_reg_out_i_2
       (.I0(sig_dbeat_cntr_reg__0[1]),
        .I1(sig_dbeat_cntr_reg__0[0]),
        .I2(sig_dbeat_cntr_reg__0[2]),
        .I3(sig_dbeat_cntr_reg__0[5]),
        .I4(sig_dbeat_cntr_reg__0[3]),
        .I5(sig_dbeat_cntr_reg__0[4]),
        .O(n_0_sig_last_reg_out_i_2));
(* SOFT_HLUTNM = "soft_lutpair261" *) 
   LUT4 #(
    .INIT(16'h0002)) 
     sig_last_skid_reg_i_1
       (.I0(sig_dqual_reg_full),
        .I1(sig_dbeat_cntr_reg__0[6]),
        .I2(sig_dbeat_cntr_reg__0[7]),
        .I3(n_0_sig_last_reg_out_i_2),
        .O(sig_data2skid_wlast));
(* SOFT_HLUTNM = "soft_lutpair263" *) 
   LUT3 #(
    .INIT(8'h08)) 
     sig_ld_new_cmd_reg_i_1
       (.I0(sig_push_dqual_reg),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I2(sig_ld_new_cmd_reg),
        .O(n_0_sig_ld_new_cmd_reg_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_ld_new_cmd_reg_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_ld_new_cmd_reg_i_1),
        .Q(sig_ld_new_cmd_reg),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'h0000AE00FFFFFFFF)) 
     sig_next_calc_error_reg_i_1
       (.I0(I3),
        .I1(n_0_sig_next_calc_error_reg_i_4),
        .I2(sig_dqual_reg_empty),
        .I3(\n_7_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .I4(n_0_sig_next_calc_error_reg_i_6),
        .I5(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(sig_clr_dqual_reg));
LUT5 #(
    .INIT(32'h0000FF80)) 
     sig_next_calc_error_reg_i_2
       (.I0(\n_7_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .I1(sig_next_sequential_reg),
        .I2(n_0_sig_last_dbeat_reg),
        .I3(sig_dqual_reg_empty),
        .I4(I3),
        .O(sig_push_dqual_reg));
(* SOFT_HLUTNM = "soft_lutpair259" *) 
   LUT2 #(
    .INIT(4'h7)) 
     sig_next_calc_error_reg_i_4
       (.I0(n_0_sig_last_dbeat_reg),
        .I1(sig_next_sequential_reg),
        .O(n_0_sig_next_calc_error_reg_i_4));
(* SOFT_HLUTNM = "soft_lutpair261" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     sig_next_calc_error_reg_i_6
       (.I0(n_0_sig_last_reg_out_i_2),
        .I1(sig_dbeat_cntr_reg__0[7]),
        .I2(sig_dbeat_cntr_reg__0[6]),
        .O(n_0_sig_next_calc_error_reg_i_6));
(* SOFT_HLUTNM = "soft_lutpair264" *) 
   LUT3 #(
    .INIT(8'h80)) 
     sig_next_calc_error_reg_i_7
       (.I0(sig_addr_posted_cntr[1]),
        .I1(sig_addr_posted_cntr[2]),
        .I2(sig_addr_posted_cntr[0]),
        .O(O9));
LUT5 #(
    .INIT(32'hFFFFD5FF)) 
     sig_next_calc_error_reg_i_8
       (.I0(n_0_m_axi_rready_INST_0_i_3),
        .I1(I2),
        .I2(sig_last_mmap_dbeat_reg),
        .I3(sig_dqual_reg_full),
        .I4(sig_next_calc_error_reg),
        .O(n_0_sig_next_calc_error_reg_i_8));
FDRE #(
    .INIT(1'b0)) 
     sig_next_calc_error_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[85]),
        .Q(sig_next_calc_error_reg),
        .R(sig_clr_dqual_reg));
LUT3 #(
    .INIT(8'hAB)) 
     sig_next_cmd_cmplt_reg_i_3
       (.I0(I6),
        .I1(O3),
        .I2(I2),
        .O(O6));
FDRE #(
    .INIT(1'b0)) 
     sig_next_cmd_cmplt_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[84]),
        .Q(sig_next_cmd_cmplt_reg),
        .R(sig_clr_dqual_reg));
FDRE #(
    .INIT(1'b0)) 
     sig_next_eof_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[82]),
        .Q(sig_next_eof_reg_0),
        .R(sig_clr_dqual_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[49]),
        .Q(Q[0]),
        .R(sig_clr_dqual_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[10] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[59]),
        .Q(Q[10]),
        .R(sig_clr_dqual_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[11] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[60]),
        .Q(Q[11]),
        .R(sig_clr_dqual_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[12] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[61]),
        .Q(Q[12]),
        .R(sig_clr_dqual_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[13] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[62]),
        .Q(Q[13]),
        .R(sig_clr_dqual_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[14] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[63]),
        .Q(Q[14]),
        .R(sig_clr_dqual_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[15] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[64]),
        .Q(Q[15]),
        .R(sig_clr_dqual_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[16] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[65]),
        .Q(Q[16]),
        .R(sig_clr_dqual_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[17] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[66]),
        .Q(Q[17]),
        .R(sig_clr_dqual_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[18] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[67]),
        .Q(Q[18]),
        .R(sig_clr_dqual_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[19] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[68]),
        .Q(Q[19]),
        .R(sig_clr_dqual_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[50]),
        .Q(Q[1]),
        .R(sig_clr_dqual_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[20] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[69]),
        .Q(Q[20]),
        .R(sig_clr_dqual_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[21] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[70]),
        .Q(Q[21]),
        .R(sig_clr_dqual_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[22] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[71]),
        .Q(Q[22]),
        .R(sig_clr_dqual_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[23] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[72]),
        .Q(Q[23]),
        .R(sig_clr_dqual_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[24] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[73]),
        .Q(Q[24]),
        .R(sig_clr_dqual_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[25] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[74]),
        .Q(Q[25]),
        .R(sig_clr_dqual_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[26] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[75]),
        .Q(Q[26]),
        .R(sig_clr_dqual_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[27] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[76]),
        .Q(Q[27]),
        .R(sig_clr_dqual_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[28] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[77]),
        .Q(Q[28]),
        .R(sig_clr_dqual_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[29] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[78]),
        .Q(Q[29]),
        .R(sig_clr_dqual_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[51]),
        .Q(Q[2]),
        .R(sig_clr_dqual_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[30] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[79]),
        .Q(Q[30]),
        .R(sig_clr_dqual_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[31] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[80]),
        .Q(Q[31]),
        .R(sig_clr_dqual_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[52]),
        .Q(Q[3]),
        .R(sig_clr_dqual_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[53]),
        .Q(Q[4]),
        .R(sig_clr_dqual_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[54]),
        .Q(Q[5]),
        .R(sig_clr_dqual_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[55]),
        .Q(Q[6]),
        .R(sig_clr_dqual_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[56]),
        .Q(Q[7]),
        .R(sig_clr_dqual_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[8] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[57]),
        .Q(Q[8]),
        .R(sig_clr_dqual_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_last_strb_reg_reg[9] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[58]),
        .Q(Q[9]),
        .R(sig_clr_dqual_reg));
FDRE #(
    .INIT(1'b0)) 
     sig_next_sequential_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[83]),
        .Q(sig_next_sequential_reg),
        .R(sig_clr_dqual_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[17]),
        .Q(\n_0_sig_next_strt_strb_reg_reg[0] ),
        .R(sig_clr_dqual_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[10] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[27]),
        .Q(\n_0_sig_next_strt_strb_reg_reg[10] ),
        .R(sig_clr_dqual_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[11] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[28]),
        .Q(\n_0_sig_next_strt_strb_reg_reg[11] ),
        .R(sig_clr_dqual_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[12] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[29]),
        .Q(\n_0_sig_next_strt_strb_reg_reg[12] ),
        .R(sig_clr_dqual_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[13] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[30]),
        .Q(\n_0_sig_next_strt_strb_reg_reg[13] ),
        .R(sig_clr_dqual_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[14] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[31]),
        .Q(\n_0_sig_next_strt_strb_reg_reg[14] ),
        .R(sig_clr_dqual_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[15] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[32]),
        .Q(\n_0_sig_next_strt_strb_reg_reg[15] ),
        .R(sig_clr_dqual_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[16] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[33]),
        .Q(\n_0_sig_next_strt_strb_reg_reg[16] ),
        .R(sig_clr_dqual_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[17] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[34]),
        .Q(\n_0_sig_next_strt_strb_reg_reg[17] ),
        .R(sig_clr_dqual_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[18] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[35]),
        .Q(\n_0_sig_next_strt_strb_reg_reg[18] ),
        .R(sig_clr_dqual_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[19] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[36]),
        .Q(\n_0_sig_next_strt_strb_reg_reg[19] ),
        .R(sig_clr_dqual_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[18]),
        .Q(\n_0_sig_next_strt_strb_reg_reg[1] ),
        .R(sig_clr_dqual_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[20] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[37]),
        .Q(\n_0_sig_next_strt_strb_reg_reg[20] ),
        .R(sig_clr_dqual_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[21] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[38]),
        .Q(\n_0_sig_next_strt_strb_reg_reg[21] ),
        .R(sig_clr_dqual_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[22] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[39]),
        .Q(\n_0_sig_next_strt_strb_reg_reg[22] ),
        .R(sig_clr_dqual_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[23] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[40]),
        .Q(\n_0_sig_next_strt_strb_reg_reg[23] ),
        .R(sig_clr_dqual_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[24] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[41]),
        .Q(\n_0_sig_next_strt_strb_reg_reg[24] ),
        .R(sig_clr_dqual_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[25] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[42]),
        .Q(\n_0_sig_next_strt_strb_reg_reg[25] ),
        .R(sig_clr_dqual_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[26] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[43]),
        .Q(\n_0_sig_next_strt_strb_reg_reg[26] ),
        .R(sig_clr_dqual_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[27] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[44]),
        .Q(\n_0_sig_next_strt_strb_reg_reg[27] ),
        .R(sig_clr_dqual_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[28] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[45]),
        .Q(\n_0_sig_next_strt_strb_reg_reg[28] ),
        .R(sig_clr_dqual_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[29] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[46]),
        .Q(\n_0_sig_next_strt_strb_reg_reg[29] ),
        .R(sig_clr_dqual_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[19]),
        .Q(\n_0_sig_next_strt_strb_reg_reg[2] ),
        .R(sig_clr_dqual_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[30] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[47]),
        .Q(\n_0_sig_next_strt_strb_reg_reg[30] ),
        .R(sig_clr_dqual_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[31] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[48]),
        .Q(\n_0_sig_next_strt_strb_reg_reg[31] ),
        .R(sig_clr_dqual_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[20]),
        .Q(\n_0_sig_next_strt_strb_reg_reg[3] ),
        .R(sig_clr_dqual_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[21]),
        .Q(\n_0_sig_next_strt_strb_reg_reg[4] ),
        .R(sig_clr_dqual_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[22]),
        .Q(\n_0_sig_next_strt_strb_reg_reg[5] ),
        .R(sig_clr_dqual_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[23]),
        .Q(\n_0_sig_next_strt_strb_reg_reg[6] ),
        .R(sig_clr_dqual_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[24]),
        .Q(\n_0_sig_next_strt_strb_reg_reg[7] ),
        .R(sig_clr_dqual_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[8] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[25]),
        .Q(\n_0_sig_next_strt_strb_reg_reg[8] ),
        .R(sig_clr_dqual_reg));
FDRE #(
    .INIT(1'b0)) 
     \sig_next_strt_strb_reg_reg[9] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[26]),
        .Q(\n_0_sig_next_strt_strb_reg_reg[9] ),
        .R(sig_clr_dqual_reg));
(* SOFT_HLUTNM = "soft_lutpair263" *) 
   LUT4 #(
    .INIT(16'h0080)) 
     sig_push_err2wsc_i_1
       (.I0(sig_next_calc_error_reg),
        .I1(sig_ld_new_cmd_reg),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_push_err2wsc),
        .O(n_0_sig_push_err2wsc_i_1));
FDRE #(
    .INIT(1'b0)) 
     sig_push_err2wsc_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_push_err2wsc_i_1),
        .Q(sig_push_err2wsc),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'hC4C4C4C4C000C0C0)) 
     sig_push_to_wsc_i_1
       (.I0(sig_tlast_err_stop),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I2(sig_push_to_wsc),
        .I3(I1),
        .I4(sig_inhibit_rdy_n_0),
        .I5(n_0_sig_push_to_wsc_i_2),
        .O(n_0_sig_push_to_wsc_i_1));
(* SOFT_HLUTNM = "soft_lutpair257" *) 
   LUT3 #(
    .INIT(8'hBA)) 
     sig_push_to_wsc_i_2
       (.I0(sig_push_err2wsc),
        .I1(n_0_sig_next_calc_error_reg_i_6),
        .I2(\n_7_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO ),
        .O(n_0_sig_push_to_wsc_i_2));
FDRE #(
    .INIT(1'b0)) 
     sig_push_to_wsc_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(n_0_sig_push_to_wsc_i_1),
        .Q(sig_push_to_wsc),
        .R(\<const0> ));
LUT5 #(
    .INIT(32'hFFFFFF10)) 
     sig_s_ready_dup_i_2
       (.I0(I2),
        .I1(O2),
        .I2(I6),
        .I3(n_0_sig_next_calc_error_reg_i_8),
        .I4(n_0_m_axi_rready_INST_0_i_4),
        .O(O5));
LUT6 #(
    .INIT(64'hB8BBFFFFB8BB0000)) 
     \sig_strb_reg_out[0]_i_1 
       (.I0(\n_0_sig_next_strt_strb_reg_reg[0] ),
        .I1(n_0_sig_first_dbeat_reg),
        .I2(Q[0]),
        .I3(n_0_sig_last_dbeat_reg),
        .I4(p_0_in3_in),
        .I5(I9[0]),
        .O(D[0]));
LUT6 #(
    .INIT(64'hB8BBFFFFB8BB0000)) 
     \sig_strb_reg_out[10]_i_1 
       (.I0(\n_0_sig_next_strt_strb_reg_reg[10] ),
        .I1(n_0_sig_first_dbeat_reg),
        .I2(Q[10]),
        .I3(n_0_sig_last_dbeat_reg),
        .I4(p_0_in3_in),
        .I5(I9[10]),
        .O(D[10]));
LUT6 #(
    .INIT(64'hB8BBFFFFB8BB0000)) 
     \sig_strb_reg_out[11]_i_1 
       (.I0(\n_0_sig_next_strt_strb_reg_reg[11] ),
        .I1(n_0_sig_first_dbeat_reg),
        .I2(Q[11]),
        .I3(n_0_sig_last_dbeat_reg),
        .I4(p_0_in3_in),
        .I5(I9[11]),
        .O(D[11]));
LUT6 #(
    .INIT(64'hB8BBFFFFB8BB0000)) 
     \sig_strb_reg_out[12]_i_1 
       (.I0(\n_0_sig_next_strt_strb_reg_reg[12] ),
        .I1(n_0_sig_first_dbeat_reg),
        .I2(Q[12]),
        .I3(n_0_sig_last_dbeat_reg),
        .I4(p_0_in3_in),
        .I5(I9[12]),
        .O(D[12]));
LUT6 #(
    .INIT(64'hB8BBFFFFB8BB0000)) 
     \sig_strb_reg_out[13]_i_1 
       (.I0(\n_0_sig_next_strt_strb_reg_reg[13] ),
        .I1(n_0_sig_first_dbeat_reg),
        .I2(Q[13]),
        .I3(n_0_sig_last_dbeat_reg),
        .I4(p_0_in3_in),
        .I5(I9[13]),
        .O(D[13]));
LUT6 #(
    .INIT(64'hB8BBFFFFB8BB0000)) 
     \sig_strb_reg_out[14]_i_1 
       (.I0(\n_0_sig_next_strt_strb_reg_reg[14] ),
        .I1(n_0_sig_first_dbeat_reg),
        .I2(Q[14]),
        .I3(n_0_sig_last_dbeat_reg),
        .I4(p_0_in3_in),
        .I5(I9[14]),
        .O(D[14]));
LUT6 #(
    .INIT(64'hB8BBFFFFB8BB0000)) 
     \sig_strb_reg_out[15]_i_1 
       (.I0(\n_0_sig_next_strt_strb_reg_reg[15] ),
        .I1(n_0_sig_first_dbeat_reg),
        .I2(Q[15]),
        .I3(n_0_sig_last_dbeat_reg),
        .I4(p_0_in3_in),
        .I5(I9[15]),
        .O(D[15]));
LUT6 #(
    .INIT(64'hB8BBFFFFB8BB0000)) 
     \sig_strb_reg_out[16]_i_1 
       (.I0(\n_0_sig_next_strt_strb_reg_reg[16] ),
        .I1(n_0_sig_first_dbeat_reg),
        .I2(Q[16]),
        .I3(n_0_sig_last_dbeat_reg),
        .I4(p_0_in3_in),
        .I5(I9[16]),
        .O(D[16]));
LUT6 #(
    .INIT(64'hB8BBFFFFB8BB0000)) 
     \sig_strb_reg_out[17]_i_1 
       (.I0(\n_0_sig_next_strt_strb_reg_reg[17] ),
        .I1(n_0_sig_first_dbeat_reg),
        .I2(Q[17]),
        .I3(n_0_sig_last_dbeat_reg),
        .I4(p_0_in3_in),
        .I5(I9[17]),
        .O(D[17]));
LUT6 #(
    .INIT(64'hB8BBFFFFB8BB0000)) 
     \sig_strb_reg_out[18]_i_1 
       (.I0(\n_0_sig_next_strt_strb_reg_reg[18] ),
        .I1(n_0_sig_first_dbeat_reg),
        .I2(Q[18]),
        .I3(n_0_sig_last_dbeat_reg),
        .I4(p_0_in3_in),
        .I5(I9[18]),
        .O(D[18]));
LUT6 #(
    .INIT(64'hB8BBFFFFB8BB0000)) 
     \sig_strb_reg_out[19]_i_1 
       (.I0(\n_0_sig_next_strt_strb_reg_reg[19] ),
        .I1(n_0_sig_first_dbeat_reg),
        .I2(Q[19]),
        .I3(n_0_sig_last_dbeat_reg),
        .I4(p_0_in3_in),
        .I5(I9[19]),
        .O(D[19]));
LUT6 #(
    .INIT(64'hB8BBFFFFB8BB0000)) 
     \sig_strb_reg_out[1]_i_1 
       (.I0(\n_0_sig_next_strt_strb_reg_reg[1] ),
        .I1(n_0_sig_first_dbeat_reg),
        .I2(Q[1]),
        .I3(n_0_sig_last_dbeat_reg),
        .I4(p_0_in3_in),
        .I5(I9[1]),
        .O(D[1]));
LUT6 #(
    .INIT(64'hB8BBFFFFB8BB0000)) 
     \sig_strb_reg_out[20]_i_1 
       (.I0(\n_0_sig_next_strt_strb_reg_reg[20] ),
        .I1(n_0_sig_first_dbeat_reg),
        .I2(Q[20]),
        .I3(n_0_sig_last_dbeat_reg),
        .I4(p_0_in3_in),
        .I5(I9[20]),
        .O(D[20]));
LUT6 #(
    .INIT(64'hB8BBFFFFB8BB0000)) 
     \sig_strb_reg_out[21]_i_1 
       (.I0(\n_0_sig_next_strt_strb_reg_reg[21] ),
        .I1(n_0_sig_first_dbeat_reg),
        .I2(Q[21]),
        .I3(n_0_sig_last_dbeat_reg),
        .I4(p_0_in3_in),
        .I5(I9[21]),
        .O(D[21]));
LUT6 #(
    .INIT(64'hB8BBFFFFB8BB0000)) 
     \sig_strb_reg_out[22]_i_1 
       (.I0(\n_0_sig_next_strt_strb_reg_reg[22] ),
        .I1(n_0_sig_first_dbeat_reg),
        .I2(Q[22]),
        .I3(n_0_sig_last_dbeat_reg),
        .I4(p_0_in3_in),
        .I5(I9[22]),
        .O(D[22]));
LUT6 #(
    .INIT(64'hB8BBFFFFB8BB0000)) 
     \sig_strb_reg_out[23]_i_1 
       (.I0(\n_0_sig_next_strt_strb_reg_reg[23] ),
        .I1(n_0_sig_first_dbeat_reg),
        .I2(Q[23]),
        .I3(n_0_sig_last_dbeat_reg),
        .I4(p_0_in3_in),
        .I5(I9[23]),
        .O(D[23]));
LUT6 #(
    .INIT(64'hB8BBFFFFB8BB0000)) 
     \sig_strb_reg_out[24]_i_1 
       (.I0(\n_0_sig_next_strt_strb_reg_reg[24] ),
        .I1(n_0_sig_first_dbeat_reg),
        .I2(Q[24]),
        .I3(n_0_sig_last_dbeat_reg),
        .I4(p_0_in3_in),
        .I5(I9[24]),
        .O(D[24]));
LUT6 #(
    .INIT(64'hB8BBFFFFB8BB0000)) 
     \sig_strb_reg_out[25]_i_1 
       (.I0(\n_0_sig_next_strt_strb_reg_reg[25] ),
        .I1(n_0_sig_first_dbeat_reg),
        .I2(Q[25]),
        .I3(n_0_sig_last_dbeat_reg),
        .I4(p_0_in3_in),
        .I5(I9[25]),
        .O(D[25]));
LUT6 #(
    .INIT(64'hB8BBFFFFB8BB0000)) 
     \sig_strb_reg_out[26]_i_1 
       (.I0(\n_0_sig_next_strt_strb_reg_reg[26] ),
        .I1(n_0_sig_first_dbeat_reg),
        .I2(Q[26]),
        .I3(n_0_sig_last_dbeat_reg),
        .I4(p_0_in3_in),
        .I5(I9[26]),
        .O(D[26]));
LUT6 #(
    .INIT(64'hB8BBFFFFB8BB0000)) 
     \sig_strb_reg_out[27]_i_1 
       (.I0(\n_0_sig_next_strt_strb_reg_reg[27] ),
        .I1(n_0_sig_first_dbeat_reg),
        .I2(Q[27]),
        .I3(n_0_sig_last_dbeat_reg),
        .I4(p_0_in3_in),
        .I5(I9[27]),
        .O(D[27]));
LUT6 #(
    .INIT(64'hB8BBFFFFB8BB0000)) 
     \sig_strb_reg_out[28]_i_1 
       (.I0(\n_0_sig_next_strt_strb_reg_reg[28] ),
        .I1(n_0_sig_first_dbeat_reg),
        .I2(Q[28]),
        .I3(n_0_sig_last_dbeat_reg),
        .I4(p_0_in3_in),
        .I5(I9[28]),
        .O(D[28]));
LUT6 #(
    .INIT(64'hB8BBFFFFB8BB0000)) 
     \sig_strb_reg_out[29]_i_1 
       (.I0(\n_0_sig_next_strt_strb_reg_reg[29] ),
        .I1(n_0_sig_first_dbeat_reg),
        .I2(Q[29]),
        .I3(n_0_sig_last_dbeat_reg),
        .I4(p_0_in3_in),
        .I5(I9[29]),
        .O(D[29]));
LUT6 #(
    .INIT(64'hB8BBFFFFB8BB0000)) 
     \sig_strb_reg_out[2]_i_1 
       (.I0(\n_0_sig_next_strt_strb_reg_reg[2] ),
        .I1(n_0_sig_first_dbeat_reg),
        .I2(Q[2]),
        .I3(n_0_sig_last_dbeat_reg),
        .I4(p_0_in3_in),
        .I5(I9[2]),
        .O(D[2]));
LUT6 #(
    .INIT(64'hB8BBFFFFB8BB0000)) 
     \sig_strb_reg_out[30]_i_1 
       (.I0(\n_0_sig_next_strt_strb_reg_reg[30] ),
        .I1(n_0_sig_first_dbeat_reg),
        .I2(Q[30]),
        .I3(n_0_sig_last_dbeat_reg),
        .I4(p_0_in3_in),
        .I5(I9[30]),
        .O(D[30]));
LUT6 #(
    .INIT(64'hB8BBFFFFB8BB0000)) 
     \sig_strb_reg_out[31]_i_2 
       (.I0(\n_0_sig_next_strt_strb_reg_reg[31] ),
        .I1(n_0_sig_first_dbeat_reg),
        .I2(Q[31]),
        .I3(n_0_sig_last_dbeat_reg),
        .I4(p_0_in3_in),
        .I5(I9[31]),
        .O(D[31]));
LUT6 #(
    .INIT(64'hB8BBFFFFB8BB0000)) 
     \sig_strb_reg_out[3]_i_1 
       (.I0(\n_0_sig_next_strt_strb_reg_reg[3] ),
        .I1(n_0_sig_first_dbeat_reg),
        .I2(Q[3]),
        .I3(n_0_sig_last_dbeat_reg),
        .I4(p_0_in3_in),
        .I5(I9[3]),
        .O(D[3]));
LUT6 #(
    .INIT(64'hB8BBFFFFB8BB0000)) 
     \sig_strb_reg_out[4]_i_1 
       (.I0(\n_0_sig_next_strt_strb_reg_reg[4] ),
        .I1(n_0_sig_first_dbeat_reg),
        .I2(Q[4]),
        .I3(n_0_sig_last_dbeat_reg),
        .I4(p_0_in3_in),
        .I5(I9[4]),
        .O(D[4]));
LUT6 #(
    .INIT(64'hB8BBFFFFB8BB0000)) 
     \sig_strb_reg_out[5]_i_1 
       (.I0(\n_0_sig_next_strt_strb_reg_reg[5] ),
        .I1(n_0_sig_first_dbeat_reg),
        .I2(Q[5]),
        .I3(n_0_sig_last_dbeat_reg),
        .I4(p_0_in3_in),
        .I5(I9[5]),
        .O(D[5]));
LUT6 #(
    .INIT(64'hB8BBFFFFB8BB0000)) 
     \sig_strb_reg_out[6]_i_1 
       (.I0(\n_0_sig_next_strt_strb_reg_reg[6] ),
        .I1(n_0_sig_first_dbeat_reg),
        .I2(Q[6]),
        .I3(n_0_sig_last_dbeat_reg),
        .I4(p_0_in3_in),
        .I5(I9[6]),
        .O(D[6]));
LUT6 #(
    .INIT(64'hB8BBFFFFB8BB0000)) 
     \sig_strb_reg_out[7]_i_1 
       (.I0(\n_0_sig_next_strt_strb_reg_reg[7] ),
        .I1(n_0_sig_first_dbeat_reg),
        .I2(Q[7]),
        .I3(n_0_sig_last_dbeat_reg),
        .I4(p_0_in3_in),
        .I5(I9[7]),
        .O(D[7]));
LUT6 #(
    .INIT(64'hB8BBFFFFB8BB0000)) 
     \sig_strb_reg_out[8]_i_1 
       (.I0(\n_0_sig_next_strt_strb_reg_reg[8] ),
        .I1(n_0_sig_first_dbeat_reg),
        .I2(Q[8]),
        .I3(n_0_sig_last_dbeat_reg),
        .I4(p_0_in3_in),
        .I5(I9[8]),
        .O(D[8]));
LUT6 #(
    .INIT(64'hB8BBFFFFB8BB0000)) 
     \sig_strb_reg_out[9]_i_1 
       (.I0(\n_0_sig_next_strt_strb_reg_reg[9] ),
        .I1(n_0_sig_first_dbeat_reg),
        .I2(Q[9]),
        .I3(n_0_sig_last_dbeat_reg),
        .I4(p_0_in3_in),
        .I5(I9[9]),
        .O(D[9]));
LUT4 #(
    .INIT(16'hB8BB)) 
     \sig_strb_skid_reg[0]_i_1 
       (.I0(\n_0_sig_next_strt_strb_reg_reg[0] ),
        .I1(n_0_sig_first_dbeat_reg),
        .I2(Q[0]),
        .I3(n_0_sig_last_dbeat_reg),
        .O(O10[0]));
LUT4 #(
    .INIT(16'hB8BB)) 
     \sig_strb_skid_reg[10]_i_1 
       (.I0(\n_0_sig_next_strt_strb_reg_reg[10] ),
        .I1(n_0_sig_first_dbeat_reg),
        .I2(Q[10]),
        .I3(n_0_sig_last_dbeat_reg),
        .O(O10[10]));
LUT4 #(
    .INIT(16'hB8BB)) 
     \sig_strb_skid_reg[11]_i_1 
       (.I0(\n_0_sig_next_strt_strb_reg_reg[11] ),
        .I1(n_0_sig_first_dbeat_reg),
        .I2(Q[11]),
        .I3(n_0_sig_last_dbeat_reg),
        .O(O10[11]));
LUT4 #(
    .INIT(16'hB8BB)) 
     \sig_strb_skid_reg[12]_i_1 
       (.I0(\n_0_sig_next_strt_strb_reg_reg[12] ),
        .I1(n_0_sig_first_dbeat_reg),
        .I2(Q[12]),
        .I3(n_0_sig_last_dbeat_reg),
        .O(O10[12]));
LUT4 #(
    .INIT(16'hB8BB)) 
     \sig_strb_skid_reg[13]_i_1 
       (.I0(\n_0_sig_next_strt_strb_reg_reg[13] ),
        .I1(n_0_sig_first_dbeat_reg),
        .I2(Q[13]),
        .I3(n_0_sig_last_dbeat_reg),
        .O(O10[13]));
LUT4 #(
    .INIT(16'hB8BB)) 
     \sig_strb_skid_reg[14]_i_1 
       (.I0(\n_0_sig_next_strt_strb_reg_reg[14] ),
        .I1(n_0_sig_first_dbeat_reg),
        .I2(Q[14]),
        .I3(n_0_sig_last_dbeat_reg),
        .O(O10[14]));
LUT4 #(
    .INIT(16'hB8BB)) 
     \sig_strb_skid_reg[15]_i_1 
       (.I0(\n_0_sig_next_strt_strb_reg_reg[15] ),
        .I1(n_0_sig_first_dbeat_reg),
        .I2(Q[15]),
        .I3(n_0_sig_last_dbeat_reg),
        .O(O10[15]));
LUT4 #(
    .INIT(16'hB8BB)) 
     \sig_strb_skid_reg[16]_i_1 
       (.I0(\n_0_sig_next_strt_strb_reg_reg[16] ),
        .I1(n_0_sig_first_dbeat_reg),
        .I2(Q[16]),
        .I3(n_0_sig_last_dbeat_reg),
        .O(O10[16]));
LUT4 #(
    .INIT(16'hB8BB)) 
     \sig_strb_skid_reg[17]_i_1 
       (.I0(\n_0_sig_next_strt_strb_reg_reg[17] ),
        .I1(n_0_sig_first_dbeat_reg),
        .I2(Q[17]),
        .I3(n_0_sig_last_dbeat_reg),
        .O(O10[17]));
LUT4 #(
    .INIT(16'hB8BB)) 
     \sig_strb_skid_reg[18]_i_1 
       (.I0(\n_0_sig_next_strt_strb_reg_reg[18] ),
        .I1(n_0_sig_first_dbeat_reg),
        .I2(Q[18]),
        .I3(n_0_sig_last_dbeat_reg),
        .O(O10[18]));
LUT4 #(
    .INIT(16'hB8BB)) 
     \sig_strb_skid_reg[19]_i_1 
       (.I0(\n_0_sig_next_strt_strb_reg_reg[19] ),
        .I1(n_0_sig_first_dbeat_reg),
        .I2(Q[19]),
        .I3(n_0_sig_last_dbeat_reg),
        .O(O10[19]));
LUT4 #(
    .INIT(16'hB8BB)) 
     \sig_strb_skid_reg[1]_i_1 
       (.I0(\n_0_sig_next_strt_strb_reg_reg[1] ),
        .I1(n_0_sig_first_dbeat_reg),
        .I2(Q[1]),
        .I3(n_0_sig_last_dbeat_reg),
        .O(O10[1]));
LUT4 #(
    .INIT(16'hB8BB)) 
     \sig_strb_skid_reg[20]_i_1 
       (.I0(\n_0_sig_next_strt_strb_reg_reg[20] ),
        .I1(n_0_sig_first_dbeat_reg),
        .I2(Q[20]),
        .I3(n_0_sig_last_dbeat_reg),
        .O(O10[20]));
LUT4 #(
    .INIT(16'hB8BB)) 
     \sig_strb_skid_reg[21]_i_1 
       (.I0(\n_0_sig_next_strt_strb_reg_reg[21] ),
        .I1(n_0_sig_first_dbeat_reg),
        .I2(Q[21]),
        .I3(n_0_sig_last_dbeat_reg),
        .O(O10[21]));
LUT4 #(
    .INIT(16'hB8BB)) 
     \sig_strb_skid_reg[22]_i_1 
       (.I0(\n_0_sig_next_strt_strb_reg_reg[22] ),
        .I1(n_0_sig_first_dbeat_reg),
        .I2(Q[22]),
        .I3(n_0_sig_last_dbeat_reg),
        .O(O10[22]));
LUT4 #(
    .INIT(16'hB8BB)) 
     \sig_strb_skid_reg[23]_i_1 
       (.I0(\n_0_sig_next_strt_strb_reg_reg[23] ),
        .I1(n_0_sig_first_dbeat_reg),
        .I2(Q[23]),
        .I3(n_0_sig_last_dbeat_reg),
        .O(O10[23]));
LUT4 #(
    .INIT(16'hB8BB)) 
     \sig_strb_skid_reg[24]_i_1 
       (.I0(\n_0_sig_next_strt_strb_reg_reg[24] ),
        .I1(n_0_sig_first_dbeat_reg),
        .I2(Q[24]),
        .I3(n_0_sig_last_dbeat_reg),
        .O(O10[24]));
LUT4 #(
    .INIT(16'hB8BB)) 
     \sig_strb_skid_reg[25]_i_1 
       (.I0(\n_0_sig_next_strt_strb_reg_reg[25] ),
        .I1(n_0_sig_first_dbeat_reg),
        .I2(Q[25]),
        .I3(n_0_sig_last_dbeat_reg),
        .O(O10[25]));
LUT4 #(
    .INIT(16'hB8BB)) 
     \sig_strb_skid_reg[26]_i_1 
       (.I0(\n_0_sig_next_strt_strb_reg_reg[26] ),
        .I1(n_0_sig_first_dbeat_reg),
        .I2(Q[26]),
        .I3(n_0_sig_last_dbeat_reg),
        .O(O10[26]));
LUT4 #(
    .INIT(16'hB8BB)) 
     \sig_strb_skid_reg[27]_i_1 
       (.I0(\n_0_sig_next_strt_strb_reg_reg[27] ),
        .I1(n_0_sig_first_dbeat_reg),
        .I2(Q[27]),
        .I3(n_0_sig_last_dbeat_reg),
        .O(O10[27]));
LUT4 #(
    .INIT(16'hB8BB)) 
     \sig_strb_skid_reg[28]_i_1 
       (.I0(\n_0_sig_next_strt_strb_reg_reg[28] ),
        .I1(n_0_sig_first_dbeat_reg),
        .I2(Q[28]),
        .I3(n_0_sig_last_dbeat_reg),
        .O(O10[28]));
LUT4 #(
    .INIT(16'hB8BB)) 
     \sig_strb_skid_reg[29]_i_1 
       (.I0(\n_0_sig_next_strt_strb_reg_reg[29] ),
        .I1(n_0_sig_first_dbeat_reg),
        .I2(Q[29]),
        .I3(n_0_sig_last_dbeat_reg),
        .O(O10[29]));
LUT4 #(
    .INIT(16'hB8BB)) 
     \sig_strb_skid_reg[2]_i_1 
       (.I0(\n_0_sig_next_strt_strb_reg_reg[2] ),
        .I1(n_0_sig_first_dbeat_reg),
        .I2(Q[2]),
        .I3(n_0_sig_last_dbeat_reg),
        .O(O10[2]));
LUT4 #(
    .INIT(16'hB8BB)) 
     \sig_strb_skid_reg[30]_i_1 
       (.I0(\n_0_sig_next_strt_strb_reg_reg[30] ),
        .I1(n_0_sig_first_dbeat_reg),
        .I2(Q[30]),
        .I3(n_0_sig_last_dbeat_reg),
        .O(O10[30]));
LUT4 #(
    .INIT(16'hB8BB)) 
     \sig_strb_skid_reg[31]_i_1 
       (.I0(\n_0_sig_next_strt_strb_reg_reg[31] ),
        .I1(n_0_sig_first_dbeat_reg),
        .I2(Q[31]),
        .I3(n_0_sig_last_dbeat_reg),
        .O(O10[31]));
LUT4 #(
    .INIT(16'hB8BB)) 
     \sig_strb_skid_reg[3]_i_1 
       (.I0(\n_0_sig_next_strt_strb_reg_reg[3] ),
        .I1(n_0_sig_first_dbeat_reg),
        .I2(Q[3]),
        .I3(n_0_sig_last_dbeat_reg),
        .O(O10[3]));
LUT4 #(
    .INIT(16'hB8BB)) 
     \sig_strb_skid_reg[4]_i_1 
       (.I0(\n_0_sig_next_strt_strb_reg_reg[4] ),
        .I1(n_0_sig_first_dbeat_reg),
        .I2(Q[4]),
        .I3(n_0_sig_last_dbeat_reg),
        .O(O10[4]));
LUT4 #(
    .INIT(16'hB8BB)) 
     \sig_strb_skid_reg[5]_i_1 
       (.I0(\n_0_sig_next_strt_strb_reg_reg[5] ),
        .I1(n_0_sig_first_dbeat_reg),
        .I2(Q[5]),
        .I3(n_0_sig_last_dbeat_reg),
        .O(O10[5]));
LUT4 #(
    .INIT(16'hB8BB)) 
     \sig_strb_skid_reg[6]_i_1 
       (.I0(\n_0_sig_next_strt_strb_reg_reg[6] ),
        .I1(n_0_sig_first_dbeat_reg),
        .I2(Q[6]),
        .I3(n_0_sig_last_dbeat_reg),
        .O(O10[6]));
LUT4 #(
    .INIT(16'hB8BB)) 
     \sig_strb_skid_reg[7]_i_1 
       (.I0(\n_0_sig_next_strt_strb_reg_reg[7] ),
        .I1(n_0_sig_first_dbeat_reg),
        .I2(Q[7]),
        .I3(n_0_sig_last_dbeat_reg),
        .O(O10[7]));
LUT4 #(
    .INIT(16'hB8BB)) 
     \sig_strb_skid_reg[8]_i_1 
       (.I0(\n_0_sig_next_strt_strb_reg_reg[8] ),
        .I1(n_0_sig_first_dbeat_reg),
        .I2(Q[8]),
        .I3(n_0_sig_last_dbeat_reg),
        .O(O10[8]));
LUT4 #(
    .INIT(16'hB8BB)) 
     \sig_strb_skid_reg[9]_i_1 
       (.I0(\n_0_sig_next_strt_strb_reg_reg[9] ),
        .I1(n_0_sig_first_dbeat_reg),
        .I2(Q[9]),
        .I3(n_0_sig_last_dbeat_reg),
        .O(O10[9]));
LUT4 #(
    .INIT(16'hFBFF)) 
     \sig_wdc_statcnt[3]_i_3 
       (.I0(sig_tlast_err_stop),
        .I1(sig_push_to_wsc),
        .I2(I1),
        .I3(sig_inhibit_rdy_n_0),
        .O(O8));
endmodule

module axi_cdma_0cntr_incr_decr_addn_f
   (sig_rd_empty,
    O1,
    O2,
    O3,
    O5,
    O4,
    SR,
    m_axi_aclk,
    sig_wr_fifo,
    sig_next_sequential_reg,
    I5,
    sig_dqual_reg_empty,
    I6,
    I7,
    I8,
    I9,
    I10,
    sig_skid2data_wready,
    I11,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg);
  output sig_rd_empty;
  output O1;
  output O2;
  output O3;
  output O5;
  output O4;
  input [0:0]SR;
  input m_axi_aclk;
  input sig_wr_fifo;
  input sig_next_sequential_reg;
  input I5;
  input sig_dqual_reg_empty;
  input I6;
  input I7;
  input I8;
  input I9;
  input I10;
  input sig_skid2data_wready;
  input I11;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;

  wire I10;
  wire I11;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire S;
  wire S2_out;
  wire S5_out;
  wire [0:0]SR;
  wire VCC_1;
  wire [2:0]addr_i_p1;
  wire lopt;
  wire m_axi_aclk;
  wire \n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I ;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_dqual_reg_empty;
  wire sig_next_sequential_reg;
  wire sig_rd_empty;
  wire sig_skid2data_wready;
  wire sig_wr_fifo;
  wire [3:1]\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED ;
  wire [3:2]\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED ;
  wire [3:3]\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_O_UNCONNECTED ;
  wire [3:3]\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_S_UNCONNECTED ;

LUT4 #(
    .INIT(16'h0080)) 
     FIFO_Full_i_1__4
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(addr_i_p1[0]),
        .I2(addr_i_p1[1]),
        .I3(addr_i_p1[2]),
        .O(O4));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDS" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I 
       (.C(m_axi_aclk),
        .CE(VCC_1),
        .D(addr_i_p1[0]),
        .Q(O2),
        .S(SR));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4 
       (.CI(lopt),
        .CO({\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED [3:1],\n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I }),
        .CYINIT(sig_wr_fifo),
        .DI({\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED [3:2],O1,O2}),
        .O({\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_O_UNCONNECTED [3],addr_i_p1}),
        .S({\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_S_UNCONNECTED [3],S,S2_out,S5_out}));
GND \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_GND 
       (.G(lopt));
LUT2 #(
    .INIT(4'h6)) 
     \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_1__0 
       (.I0(O2),
        .I1(O3),
        .O(S5_out));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDS" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I 
       (.C(m_axi_aclk),
        .CE(VCC_1),
        .D(addr_i_p1[1]),
        .Q(O1),
        .S(SR));
LUT2 #(
    .INIT(4'h6)) 
     \STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I_i_1__1 
       (.I0(O1),
        .I1(O3),
        .O(S2_out));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDS" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I 
       (.C(m_axi_aclk),
        .CE(VCC_1),
        .D(addr_i_p1[2]),
        .Q(sig_rd_empty),
        .S(SR));
LUT2 #(
    .INIT(4'h6)) 
     \STRUCTURAL_A_GEN.Addr_Counters[2].XORCY_I_i_1__1 
       (.I0(sig_rd_empty),
        .I1(O3),
        .O(S));
LUT5 #(
    .INIT(32'h0000FF80)) 
     \STRUCTURAL_A_GEN.Addr_Counters[2].XORCY_I_i_2__0 
       (.I0(sig_next_sequential_reg),
        .I1(I5),
        .I2(O5),
        .I3(sig_dqual_reg_empty),
        .I4(I6),
        .O(O3));
VCC VCC
       (.P(VCC_1));
LUT6 #(
    .INIT(64'h0000000000FD0000)) 
     sig_next_calc_error_reg_i_5
       (.I0(I7),
        .I1(I8),
        .I2(I9),
        .I3(I10),
        .I4(sig_skid2data_wready),
        .I5(I11),
        .O(O5));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module axi_cdma_0cntr_incr_decr_addn_f_0
   (O1,
    O2,
    O3,
    E,
    S0,
    O4,
    SR,
    m_axi_aclk,
    sig_wr_fifo,
    I1,
    I2,
    I3,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg);
  output O1;
  output O2;
  output O3;
  output [0:0]E;
  output S0;
  output O4;
  input [0:0]SR;
  input m_axi_aclk;
  input sig_wr_fifo;
  input I1;
  input I2;
  input I3;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;

  wire [0:0]E;
  wire I1;
  wire I2;
  wire I3;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire S;
  wire S0;
  wire S2_out;
  wire S5_out;
  wire [0:0]SR;
  wire VCC_1;
  wire [2:0]addr_i_p1;
  wire lopt;
  wire m_axi_aclk;
  wire \n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I ;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_wr_fifo;
  wire [3:1]\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED ;
  wire [3:2]\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED ;
  wire [3:3]\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_O_UNCONNECTED ;
  wire [3:3]\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_S_UNCONNECTED ;

LUT4 #(
    .INIT(16'h0080)) 
     FIFO_Full_i_1__0
       (.I0(addr_i_p1[1]),
        .I1(addr_i_p1[0]),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(addr_i_p1[2]),
        .O(O4));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDS" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I 
       (.C(m_axi_aclk),
        .CE(VCC_1),
        .D(addr_i_p1[0]),
        .Q(O3),
        .S(SR));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4 
       (.CI(lopt),
        .CO({\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED [3:1],\n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I }),
        .CYINIT(sig_wr_fifo),
        .DI({\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED [3:2],O2,O3}),
        .O({\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_O_UNCONNECTED [3],addr_i_p1}),
        .S({\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_S_UNCONNECTED [3],S,S2_out,S5_out}));
GND \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_GND 
       (.G(lopt));
LUT5 #(
    .INIT(32'hAAAAAA9A)) 
     \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_1__1 
       (.I0(O3),
        .I1(O1),
        .I2(I3),
        .I3(I2),
        .I4(I1),
        .O(S5_out));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDS" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I 
       (.C(m_axi_aclk),
        .CE(VCC_1),
        .D(addr_i_p1[1]),
        .Q(O2),
        .S(SR));
LUT5 #(
    .INIT(32'hAAAAAA9A)) 
     \STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I_i_1__2 
       (.I0(O2),
        .I1(O1),
        .I2(I3),
        .I3(I2),
        .I4(I1),
        .O(S2_out));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDS" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I 
       (.C(m_axi_aclk),
        .CE(VCC_1),
        .D(addr_i_p1[2]),
        .Q(O1),
        .S(SR));
LUT4 #(
    .INIT(16'hAAAE)) 
     \STRUCTURAL_A_GEN.Addr_Counters[2].XORCY_I_i_1__2 
       (.I0(O1),
        .I1(I3),
        .I2(I2),
        .I3(I1),
        .O(S));
VCC VCC
       (.P(VCC_1));
(* SOFT_HLUTNM = "soft_lutpair253" *) 
   LUT4 #(
    .INIT(16'h0010)) 
     sig_addr_valid_reg_i_2
       (.I0(I1),
        .I1(I2),
        .I2(I3),
        .I3(O1),
        .O(E));
(* SOFT_HLUTNM = "soft_lutpair253" *) 
   LUT4 #(
    .INIT(16'h0010)) 
     sig_posted_to_axi_2_i_1
       (.I0(I1),
        .I1(I2),
        .I2(I3),
        .I3(O1),
        .O(S0));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module axi_cdma_0cntr_incr_decr_addn_f_10
   (O1,
    O2,
    O3,
    E,
    O4,
    O5,
    I1,
    m_axi_aclk,
    sig_wr_fifo,
    sig_halt_reg,
    I3,
    I2);
  output O1;
  output O2;
  output O3;
  output [0:0]E;
  output O4;
  output O5;
  input I1;
  input m_axi_aclk;
  input sig_wr_fifo;
  input sig_halt_reg;
  input I3;
  input I2;

  wire [0:0]E;
  wire I1;
  wire I2;
  wire I3;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire S;
  wire S2_out;
  wire S5_out;
  wire VCC_1;
  wire [2:0]addr_i_p1;
  wire lopt;
  wire m_axi_aclk;
  wire \n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I ;
  wire sig_halt_reg;
  wire sig_wr_fifo;
  wire [3:1]\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED ;
  wire [3:2]\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED ;
  wire [3:3]\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_O_UNCONNECTED ;
  wire [3:3]\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_S_UNCONNECTED ;

LUT4 #(
    .INIT(16'h0080)) 
     FIFO_Full_i_1
       (.I0(addr_i_p1[1]),
        .I1(addr_i_p1[0]),
        .I2(I2),
        .I3(addr_i_p1[2]),
        .O(O5));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDS" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I 
       (.C(m_axi_aclk),
        .CE(VCC_1),
        .D(addr_i_p1[0]),
        .Q(O3),
        .S(I1));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4 
       (.CI(lopt),
        .CO({\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED [3:1],\n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I }),
        .CYINIT(sig_wr_fifo),
        .DI({\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED [3:2],O2,O3}),
        .O({\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_O_UNCONNECTED [3],addr_i_p1}),
        .S({\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_S_UNCONNECTED [3],S,S2_out,S5_out}));
GND \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_GND 
       (.G(lopt));
LUT4 #(
    .INIT(16'hAAA6)) 
     \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_1 
       (.I0(O3),
        .I1(I3),
        .I2(O1),
        .I3(sig_halt_reg),
        .O(S5_out));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDS" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I 
       (.C(m_axi_aclk),
        .CE(VCC_1),
        .D(addr_i_p1[1]),
        .Q(O2),
        .S(I1));
LUT4 #(
    .INIT(16'hAAA6)) 
     \STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I_i_1 
       (.I0(O2),
        .I1(I3),
        .I2(O1),
        .I3(sig_halt_reg),
        .O(S2_out));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDS" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I 
       (.C(m_axi_aclk),
        .CE(VCC_1),
        .D(addr_i_p1[2]),
        .Q(O1),
        .S(I1));
LUT3 #(
    .INIT(8'hCE)) 
     \STRUCTURAL_A_GEN.Addr_Counters[2].XORCY_I_i_1 
       (.I0(I3),
        .I1(O1),
        .I2(sig_halt_reg),
        .O(S));
VCC VCC
       (.P(VCC_1));
(* SOFT_HLUTNM = "soft_lutpair32" *) 
   LUT3 #(
    .INIT(8'h10)) 
     sig_addr_valid_reg_i_2__0
       (.I0(sig_halt_reg),
        .I1(O1),
        .I2(I3),
        .O(E));
(* SOFT_HLUTNM = "soft_lutpair32" *) 
   LUT3 #(
    .INIT(8'h10)) 
     sig_posted_to_axi_2_i_1__0
       (.I0(sig_halt_reg),
        .I1(O1),
        .I2(I3),
        .O(O4));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module axi_cdma_0cntr_incr_decr_addn_f_6
   (O1,
    O2,
    O3,
    S0,
    O4,
    sig_push_dqual_reg,
    O5,
    O6,
    SR,
    O7,
    D,
    E,
    I1,
    m_axi_aclk,
    sig_wr_fifo,
    I3,
    I2,
    I4,
    I5,
    I6,
    sig_first_dbeat,
    sig_dqual_reg_empty,
    I7,
    m_axi_rlast,
    I8,
    sig_halt_reg,
    I9,
    sig_next_sequential_reg,
    I10,
    Q,
    Dout,
    I13,
    sig_rsc2stat_status_valid,
    sig_stat2rsc_status_ready,
    sig_next_calc_error_reg);
  output O1;
  output O2;
  output O3;
  output S0;
  output O4;
  output sig_push_dqual_reg;
  output O5;
  output O6;
  output [0:0]SR;
  output O7;
  output [0:0]D;
  output [0:0]E;
  input I1;
  input m_axi_aclk;
  input sig_wr_fifo;
  input I3;
  input I2;
  input I4;
  input I5;
  input I6;
  input sig_first_dbeat;
  input sig_dqual_reg_empty;
  input I7;
  input m_axi_rlast;
  input I8;
  input sig_halt_reg;
  input I9;
  input sig_next_sequential_reg;
  input I10;
  input [0:0]Q;
  input [0:0]Dout;
  input I13;
  input sig_rsc2stat_status_valid;
  input sig_stat2rsc_status_ready;
  input sig_next_calc_error_reg;

  wire [0:0]D;
  wire [0:0]Dout;
  wire [0:0]E;
  wire I1;
  wire I10;
  wire I13;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire [0:0]Q;
  wire S;
  wire S0;
  wire S2_out;
  wire S5_out;
  wire [0:0]SR;
  wire VCC_1;
  wire [2:0]addr_i_p1;
  wire lopt;
  wire m_axi_aclk;
  wire m_axi_rlast;
  wire \n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I ;
  wire sig_dqual_reg_empty;
  wire sig_first_dbeat;
  wire sig_halt_reg;
  wire sig_next_calc_error_reg;
  wire sig_next_sequential_reg;
  wire sig_push_dqual_reg;
  wire sig_rd_empty;
  wire sig_rsc2stat_status_valid;
  wire sig_stat2rsc_status_ready;
  wire sig_wr_fifo;
  wire [3:1]\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED ;
  wire [3:2]\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED ;
  wire [3:3]\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_O_UNCONNECTED ;
  wire [3:3]\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_S_UNCONNECTED ;

LUT4 #(
    .INIT(16'h0080)) 
     FIFO_Full_i_1__3
       (.I0(I4),
        .I1(addr_i_p1[0]),
        .I2(addr_i_p1[1]),
        .I3(addr_i_p1[2]),
        .O(O7));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDS" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I 
       (.C(m_axi_aclk),
        .CE(VCC_1),
        .D(addr_i_p1[0]),
        .Q(O2),
        .S(I1));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4 
       (.CI(lopt),
        .CO({\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED [3:1],\n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I }),
        .CYINIT(sig_wr_fifo),
        .DI({\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED [3:2],O1,O2}),
        .O({\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_O_UNCONNECTED [3],addr_i_p1}),
        .S({\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_S_UNCONNECTED [3],S,S2_out,S5_out}));
GND \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_GND 
       (.G(lopt));
LUT4 #(
    .INIT(16'hC3C6)) 
     \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_1__4 
       (.I0(O5),
        .I1(O2),
        .I2(O6),
        .I3(sig_dqual_reg_empty),
        .O(S5_out));
LUT5 #(
    .INIT(32'h0000E000)) 
     \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_3 
       (.I0(sig_halt_reg),
        .I1(I9),
        .I2(sig_next_sequential_reg),
        .I3(I6),
        .I4(I10),
        .O(O5));
LUT5 #(
    .INIT(32'hFFFFFFAE)) 
     \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_4 
       (.I0(I13),
        .I1(sig_rsc2stat_status_valid),
        .I2(sig_stat2rsc_status_ready),
        .I3(sig_rd_empty),
        .I4(sig_next_calc_error_reg),
        .O(O6));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDS" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I 
       (.C(m_axi_aclk),
        .CE(VCC_1),
        .D(addr_i_p1[1]),
        .Q(O1),
        .S(I1));
LUT2 #(
    .INIT(4'h6)) 
     \STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I_i_1__0 
       (.I0(O1),
        .I1(S0),
        .O(S2_out));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDS" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I 
       (.C(m_axi_aclk),
        .CE(VCC_1),
        .D(addr_i_p1[2]),
        .Q(sig_rd_empty),
        .S(I1));
LUT2 #(
    .INIT(4'h6)) 
     \STRUCTURAL_A_GEN.Addr_Counters[2].XORCY_I_i_1__0 
       (.I0(sig_rd_empty),
        .I1(S0),
        .O(S));
(* SOFT_HLUTNM = "soft_lutpair139" *) 
   LUT3 #(
    .INIT(8'h0E)) 
     \STRUCTURAL_A_GEN.Addr_Counters[2].XORCY_I_i_2 
       (.I0(O5),
        .I1(sig_dqual_reg_empty),
        .I2(O6),
        .O(S0));
VCC VCC
       (.P(VCC_1));
LUT4 #(
    .INIT(16'h7545)) 
     \sig_dbeat_cntr[0]_i_1 
       (.I0(Q),
        .I1(O6),
        .I2(I8),
        .I3(Dout),
        .O(D));
LUT2 #(
    .INIT(4'hE)) 
     \sig_dbeat_cntr[7]_i_1 
       (.I0(S0),
        .I1(I5),
        .O(E));
LUT6 #(
    .INIT(64'hE200E2000000E200)) 
     sig_first_dbeat_i_1
       (.I0(sig_first_dbeat),
        .I1(sig_push_dqual_reg),
        .I2(I2),
        .I3(I4),
        .I4(I5),
        .I5(S0),
        .O(O4));
LUT6 #(
    .INIT(64'h35003F0035003000)) 
     sig_last_dbeat_i_1
       (.I0(I3),
        .I1(I2),
        .I2(S0),
        .I3(I4),
        .I4(I5),
        .I5(I6),
        .O(O3));
LUT5 #(
    .INIT(32'h4044FFFF)) 
     sig_next_cmd_cmplt_reg_i_1
       (.I0(I7),
        .I1(m_axi_rlast),
        .I2(O6),
        .I3(I8),
        .I4(I4),
        .O(SR));
(* SOFT_HLUTNM = "soft_lutpair139" *) 
   LUT3 #(
    .INIT(8'h0E)) 
     sig_next_cmd_cmplt_reg_i_2
       (.I0(O5),
        .I1(sig_dqual_reg_empty),
        .I2(O6),
        .O(sig_push_dqual_reg));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module axi_cdma_0cntr_incr_decr_addn_f__parameterized0
   (O1,
    Addr,
    O2,
    S,
    SR,
    m_axi_aclk,
    sig_wr_fifo,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_coelsc_reg_empty,
    sig_rd_empty_0);
  output O1;
  output [0:2]Addr;
  output O2;
  input S;
  input [0:0]SR;
  input m_axi_aclk;
  input sig_wr_fifo;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_coelsc_reg_empty;
  input sig_rd_empty_0;

  wire [0:2]Addr;
  wire O1;
  wire O2;
  wire S;
  wire S2_out;
  wire S5_out;
  wire S8_out;
  wire [0:0]SR;
  wire VCC_1;
  wire [3:0]addr_i_p1;
  wire lopt;
  wire m_axi_aclk;
  wire \n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I ;
  wire \n_0_STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I ;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_coelsc_reg_empty;
  wire sig_rd_empty_0;
  wire sig_wr_fifo;
  wire [3:2]\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED ;

LUT5 #(
    .INIT(32'h00000800)) 
     FIFO_Full_i_1__1
       (.I0(addr_i_p1[2]),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I2(addr_i_p1[1]),
        .I3(addr_i_p1[0]),
        .I4(addr_i_p1[3]),
        .O(O2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDS" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I 
       (.C(m_axi_aclk),
        .CE(VCC_1),
        .D(addr_i_p1[0]),
        .Q(Addr[2]),
        .S(SR));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4 
       (.CI(lopt),
        .CO({\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED [3:2],\n_0_STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I ,\n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I }),
        .CYINIT(sig_wr_fifo),
        .DI({\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED [3],Addr[0],Addr[1],Addr[2]}),
        .O(addr_i_p1),
        .S({S,S2_out,S5_out,S8_out}));
GND \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_GND 
       (.G(lopt));
LUT4 #(
    .INIT(16'hAAA6)) 
     \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_1__3 
       (.I0(Addr[2]),
        .I1(sig_coelsc_reg_empty),
        .I2(sig_rd_empty_0),
        .I3(O1),
        .O(S8_out));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDS" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I 
       (.C(m_axi_aclk),
        .CE(VCC_1),
        .D(addr_i_p1[1]),
        .Q(Addr[1]),
        .S(SR));
LUT4 #(
    .INIT(16'hAAA6)) 
     \STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I_i_1__4 
       (.I0(Addr[1]),
        .I1(sig_coelsc_reg_empty),
        .I2(sig_rd_empty_0),
        .I3(O1),
        .O(S5_out));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDS" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I 
       (.C(m_axi_aclk),
        .CE(VCC_1),
        .D(addr_i_p1[2]),
        .Q(Addr[0]),
        .S(SR));
LUT4 #(
    .INIT(16'hAAA6)) 
     \STRUCTURAL_A_GEN.Addr_Counters[2].MUXCY_L_I_i_1__0 
       (.I0(Addr[0]),
        .I1(sig_coelsc_reg_empty),
        .I2(sig_rd_empty_0),
        .I3(O1),
        .O(S2_out));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDS" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[3].FDS_I 
       (.C(m_axi_aclk),
        .CE(VCC_1),
        .D(addr_i_p1[3]),
        .Q(O1),
        .S(SR));
VCC VCC
       (.P(VCC_1));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module axi_cdma_0cntr_incr_decr_addn_f__parameterized0_1
   (O1,
    O2,
    O3,
    O4,
    O5,
    S,
    S_0,
    SR,
    m_axi_aclk,
    sig_wr_fifo,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_coelsc_reg_empty,
    Dout,
    sig_rd_empty_0);
  output O1;
  output O2;
  output O3;
  output O4;
  output O5;
  output S;
  input S_0;
  input [0:0]SR;
  input m_axi_aclk;
  input sig_wr_fifo;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_coelsc_reg_empty;
  input [1:0]Dout;
  input sig_rd_empty_0;

  wire [1:0]Dout;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire S;
  wire S2_out;
  wire S5_out;
  wire S8_out;
  wire [0:0]SR;
  wire S_0;
  wire VCC_1;
  wire [3:0]addr_i_p1;
  wire lopt;
  wire m_axi_aclk;
  wire \n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I ;
  wire \n_0_STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I ;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_coelsc_reg_empty;
  wire sig_rd_empty_0;
  wire sig_wr_fifo;
  wire [3:2]\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED ;

LUT5 #(
    .INIT(32'h00000800)) 
     FIFO_Full_i_1__2
       (.I0(addr_i_p1[2]),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I2(addr_i_p1[1]),
        .I3(addr_i_p1[0]),
        .I4(addr_i_p1[3]),
        .O(O5));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDS" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I 
       (.C(m_axi_aclk),
        .CE(VCC_1),
        .D(addr_i_p1[0]),
        .Q(O4),
        .S(SR));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4 
       (.CI(lopt),
        .CO({\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED [3:2],\n_0_STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I ,\n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I }),
        .CYINIT(sig_wr_fifo),
        .DI({\NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED [3],O2,O3,O4}),
        .O(addr_i_p1),
        .S({S_0,S2_out,S5_out,S8_out}));
GND \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_GND 
       (.G(lopt));
LUT6 #(
    .INIT(64'h9A9A9A9A9AAA9A9A)) 
     \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_1__2 
       (.I0(O4),
        .I1(O1),
        .I2(sig_coelsc_reg_empty),
        .I3(Dout[1]),
        .I4(sig_rd_empty_0),
        .I5(Dout[0]),
        .O(S8_out));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDS" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I 
       (.C(m_axi_aclk),
        .CE(VCC_1),
        .D(addr_i_p1[1]),
        .Q(O3),
        .S(SR));
LUT6 #(
    .INIT(64'h9A9A9A9A9AAA9A9A)) 
     \STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I_i_1__3 
       (.I0(O3),
        .I1(O1),
        .I2(sig_coelsc_reg_empty),
        .I3(Dout[1]),
        .I4(sig_rd_empty_0),
        .I5(Dout[0]),
        .O(S5_out));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDS" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I 
       (.C(m_axi_aclk),
        .CE(VCC_1),
        .D(addr_i_p1[2]),
        .Q(O2),
        .S(SR));
LUT6 #(
    .INIT(64'h9A9A9A9A9AAA9A9A)) 
     \STRUCTURAL_A_GEN.Addr_Counters[2].MUXCY_L_I_i_1 
       (.I0(O2),
        .I1(O1),
        .I2(sig_coelsc_reg_empty),
        .I3(Dout[1]),
        .I4(sig_rd_empty_0),
        .I5(Dout[0]),
        .O(S2_out));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDS" *) 
   FDSE #(
    .INIT(1'b1)) 
     \STRUCTURAL_A_GEN.Addr_Counters[3].FDS_I 
       (.C(m_axi_aclk),
        .CE(VCC_1),
        .D(addr_i_p1[3]),
        .Q(O1),
        .S(SR));
LUT3 #(
    .INIT(8'hF2)) 
     \STRUCTURAL_A_GEN.Addr_Counters[3].XORCY_I_i_1__0 
       (.I0(sig_coelsc_reg_empty),
        .I1(O1),
        .I2(sig_rd_empty_0),
        .O(S));
VCC VCC
       (.P(VCC_1));
endmodule

module axi_cdma_0dynshreg_f
   (O3,
    Dout,
    sig_wr_fifo,
    p_12_out,
    O2,
    sig_inhibit_rdy_n,
    Din,
    I1,
    I2,
    m_axi_aclk);
  output O3;
  output [45:0]Dout;
  output sig_wr_fifo;
  input p_12_out;
  input O2;
  input sig_inhibit_rdy_n;
  input [40:0]Din;
  input I1;
  input I2;
  input m_axi_aclk;

  wire \<const0> ;
  wire \<const1> ;
  wire [40:0]Din;
  wire [45:0]Dout;
  wire I1;
  wire I2;
  wire O2;
  wire O3;
  wire m_axi_aclk;
  wire p_12_out;
  wire sig_inhibit_rdy_n;
  wire sig_wr_fifo;

GND GND
       (.G(\<const0> ));
LUT3 #(
    .INIT(8'h20)) 
     \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_2__3 
       (.I0(p_12_out),
        .I1(O2),
        .I2(sig_inhibit_rdy_n),
        .O(sig_wr_fifo));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[10].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(\<const0> ),
        .Q(Dout[44]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[11].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[39]),
        .Q(Dout[43]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[12].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(\<const1> ),
        .Q(Dout[42]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[13].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(\<const0> ),
        .Q(Dout[41]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[14].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(\<const1> ),
        .Q(Dout[40]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[15].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(\<const0> ),
        .Q(Dout[39]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[38]),
        .Q(Dout[38]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[17].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[37]),
        .Q(Dout[37]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[18].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[36]),
        .Q(Dout[36]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[19].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[35]),
        .Q(Dout[35]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[34]),
        .Q(Dout[34]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[21].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[33]),
        .Q(Dout[33]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[22].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[32]),
        .Q(Dout[32]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[23].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[31]),
        .Q(Dout[31]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[24].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[30]),
        .Q(Dout[30]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[25].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[29]),
        .Q(Dout[29]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[26].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[28]),
        .Q(Dout[28]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[27].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[27]),
        .Q(Dout[27]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[28].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[26]),
        .Q(Dout[26]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[29].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[25]),
        .Q(Dout[25]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[30].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[24]),
        .Q(Dout[24]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[31].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[23]),
        .Q(Dout[23]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[32].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[22]),
        .Q(Dout[22]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[33].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[21]),
        .Q(Dout[21]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[34].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[20]),
        .Q(Dout[20]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[35].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[19]),
        .Q(Dout[19]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[36].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[18]),
        .Q(Dout[18]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[37].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[17]),
        .Q(Dout[17]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[38].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[16]),
        .Q(Dout[16]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[39].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[15]),
        .Q(Dout[15]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[40].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[14]),
        .Q(Dout[14]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[41].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[13]),
        .Q(Dout[13]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[42].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[12]),
        .Q(Dout[12]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[43].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[11]),
        .Q(Dout[11]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[44].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[10]),
        .Q(Dout[10]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[45].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[9]),
        .Q(Dout[9]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[46].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[8]),
        .Q(Dout[8]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[47].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[7]),
        .Q(Dout[7]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[48].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[6]),
        .Q(Dout[6]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[49].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[5]),
        .Q(Dout[5]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[50].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[4]),
        .Q(Dout[4]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[51].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[3]),
        .Q(Dout[3]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[52].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[2]),
        .Q(Dout[2]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[53].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[1]),
        .Q(Dout[1]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[54].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[0]),
        .Q(Dout[0]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[8].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[40]),
        .Q(Dout[45]));
VCC VCC
       (.P(\<const1> ));
LUT1 #(
    .INIT(2'h1)) 
     sig_addr_valid_reg_i_3__0
       (.I0(Dout[45]),
        .O(O3));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module axi_cdma_0dynshreg_f_11
   (O3,
    Dout,
    sig_wr_fifo,
    sig_mstr2addr_cmd_valid,
    O2,
    sig_inhibit_rdy_n,
    Din,
    I1,
    I2,
    m_axi_aclk);
  output O3;
  output [45:0]Dout;
  output sig_wr_fifo;
  input sig_mstr2addr_cmd_valid;
  input O2;
  input sig_inhibit_rdy_n;
  input [40:0]Din;
  input I1;
  input I2;
  input m_axi_aclk;

  wire \<const0> ;
  wire \<const1> ;
  wire [40:0]Din;
  wire [45:0]Dout;
  wire I1;
  wire I2;
  wire O2;
  wire O3;
  wire m_axi_aclk;
  wire sig_inhibit_rdy_n;
  wire sig_mstr2addr_cmd_valid;
  wire sig_wr_fifo;

GND GND
       (.G(\<const0> ));
LUT3 #(
    .INIT(8'h20)) 
     \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_2__1 
       (.I0(sig_mstr2addr_cmd_valid),
        .I1(O2),
        .I2(sig_inhibit_rdy_n),
        .O(sig_wr_fifo));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[10].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(\<const0> ),
        .Q(Dout[44]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[11].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[39]),
        .Q(Dout[43]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[12].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(\<const1> ),
        .Q(Dout[42]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[13].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(\<const0> ),
        .Q(Dout[41]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[14].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(\<const1> ),
        .Q(Dout[40]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[15].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(\<const0> ),
        .Q(Dout[39]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[38]),
        .Q(Dout[38]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[17].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[37]),
        .Q(Dout[37]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[18].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[36]),
        .Q(Dout[36]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[19].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[35]),
        .Q(Dout[35]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[34]),
        .Q(Dout[34]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[21].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[33]),
        .Q(Dout[33]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[22].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[32]),
        .Q(Dout[32]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[23].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[31]),
        .Q(Dout[31]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[24].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[30]),
        .Q(Dout[30]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[25].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[29]),
        .Q(Dout[29]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[26].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[28]),
        .Q(Dout[28]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[27].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[27]),
        .Q(Dout[27]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[28].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[26]),
        .Q(Dout[26]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[29].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[25]),
        .Q(Dout[25]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[30].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[24]),
        .Q(Dout[24]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[31].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[23]),
        .Q(Dout[23]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[32].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[22]),
        .Q(Dout[22]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[33].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[21]),
        .Q(Dout[21]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[34].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[20]),
        .Q(Dout[20]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[35].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[19]),
        .Q(Dout[19]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[36].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[18]),
        .Q(Dout[18]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[37].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[17]),
        .Q(Dout[17]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[38].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[16]),
        .Q(Dout[16]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[39].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[15]),
        .Q(Dout[15]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[40].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[14]),
        .Q(Dout[14]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[41].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[13]),
        .Q(Dout[13]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[42].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[12]),
        .Q(Dout[12]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[43].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[11]),
        .Q(Dout[11]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[44].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[10]),
        .Q(Dout[10]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[45].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[9]),
        .Q(Dout[9]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[46].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[8]),
        .Q(Dout[8]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[47].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[7]),
        .Q(Dout[7]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[48].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[6]),
        .Q(Dout[6]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[49].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[5]),
        .Q(Dout[5]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[50].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[4]),
        .Q(Dout[4]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[51].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[3]),
        .Q(Dout[3]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[52].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[2]),
        .Q(Dout[2]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[53].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[1]),
        .Q(Dout[1]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[54].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[0]),
        .Q(Dout[0]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[8].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I2),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[40]),
        .Q(Dout[45]));
VCC VCC
       (.P(\<const1> ));
LUT1 #(
    .INIT(2'h1)) 
     sig_addr_valid_reg_i_3
       (.I0(Dout[45]),
        .O(O3));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module axi_cdma_0dynshreg_f__parameterized0
   (sig_wr_fifo,
    O2,
    Dout,
    D,
    sig_mstr2data_cmd_valid,
    O1,
    I2,
    S0,
    Q,
    I11,
    I12,
    Din,
    I1,
    I3,
    m_axi_aclk);
  output sig_wr_fifo;
  output O2;
  output [68:0]Dout;
  output [6:0]D;
  input sig_mstr2data_cmd_valid;
  input O1;
  input I2;
  input S0;
  input [7:0]Q;
  input I11;
  input I12;
  input [74:0]Din;
  input I1;
  input I3;
  input m_axi_aclk;

  wire \<const0> ;
  wire [6:0]D;
  wire [74:0]Din;
  wire [68:0]Dout;
  wire I1;
  wire I11;
  wire I12;
  wire I2;
  wire I3;
  wire O1;
  wire O2;
  wire [7:0]Q;
  wire S0;
  wire m_axi_aclk;
  wire n_0_sig_last_dbeat_i_5__0;
  wire [7:1]sig_fifo_next_len;
  wire sig_mstr2data_cmd_valid;
  wire sig_wr_fifo;

GND GND
       (.G(\<const0> ));
LUT3 #(
    .INIT(8'h20)) 
     \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_2__2 
       (.I0(sig_mstr2data_cmd_valid),
        .I1(O1),
        .I2(I2),
        .O(sig_wr_fifo));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[10].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[67]),
        .Q(Dout[61]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[11].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[66]),
        .Q(Dout[60]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[12].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[65]),
        .Q(Dout[59]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[13].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[64]),
        .Q(Dout[58]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[14].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[63]),
        .Q(Dout[57]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[15].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[62]),
        .Q(Dout[56]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[61]),
        .Q(Dout[55]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[17].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[60]),
        .Q(Dout[54]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[18].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[59]),
        .Q(Dout[53]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[19].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[58]),
        .Q(Dout[52]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[57]),
        .Q(Dout[51]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[21].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[56]),
        .Q(Dout[50]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[22].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[55]),
        .Q(Dout[49]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[23].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[54]),
        .Q(Dout[48]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[24].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[53]),
        .Q(Dout[47]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[25].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[52]),
        .Q(Dout[46]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[26].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[51]),
        .Q(Dout[45]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[27].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[50]),
        .Q(Dout[44]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[28].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[49]),
        .Q(Dout[43]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[29].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[48]),
        .Q(Dout[42]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[2].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[74]),
        .Q(Dout[68]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[30].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[47]),
        .Q(Dout[41]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[31].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[46]),
        .Q(Dout[40]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[32].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[45]),
        .Q(Dout[39]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[33].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[44]),
        .Q(Dout[38]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[34].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[43]),
        .Q(Dout[37]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[35].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[42]),
        .Q(Dout[36]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[36].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[41]),
        .Q(Dout[35]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[37].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[40]),
        .Q(Dout[34]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[38].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[39]),
        .Q(Dout[33]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[39].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[38]),
        .Q(Dout[32]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[3].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[73]),
        .Q(Dout[67]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[40].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[37]),
        .Q(Dout[31]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[41].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[36]),
        .Q(Dout[30]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[42].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[35]),
        .Q(Dout[29]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[43].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[34]),
        .Q(Dout[28]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[44].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[33]),
        .Q(Dout[27]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[45].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[32]),
        .Q(Dout[26]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[46].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[31]),
        .Q(Dout[25]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[47].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[30]),
        .Q(Dout[24]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[48].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[29]),
        .Q(Dout[23]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[49].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[28]),
        .Q(Dout[22]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[4].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[72]),
        .Q(Dout[66]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[50].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[27]),
        .Q(Dout[21]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[51].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[26]),
        .Q(Dout[20]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[52].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[25]),
        .Q(Dout[19]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[53].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[24]),
        .Q(Dout[18]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[54].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[23]),
        .Q(Dout[17]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[55].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[22]),
        .Q(Dout[16]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[56].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[21]),
        .Q(Dout[15]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[57].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[20]),
        .Q(Dout[14]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[58].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[19]),
        .Q(Dout[13]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[59].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[18]),
        .Q(Dout[12]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[5].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[71]),
        .Q(Dout[65]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[60].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[17]),
        .Q(Dout[11]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[61].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[16]),
        .Q(Dout[10]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[62].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[15]),
        .Q(Dout[9]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[63].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[14]),
        .Q(Dout[8]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[64].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[13]),
        .Q(Dout[7]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[65].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[12]),
        .Q(Dout[6]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[66].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[11]),
        .Q(Dout[5]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[67].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[10]),
        .Q(Dout[4]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[68].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[9]),
        .Q(Dout[3]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[69].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[8]),
        .Q(Dout[2]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[70].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[7]),
        .Q(Dout[1]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[71].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(\<const0> ),
        .Q(sig_fifo_next_len[7]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[72].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[6]),
        .Q(sig_fifo_next_len[6]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[73].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[5]),
        .Q(sig_fifo_next_len[5]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[74].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[4]),
        .Q(sig_fifo_next_len[4]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[75].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[3]),
        .Q(sig_fifo_next_len[3]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[76].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[2]),
        .Q(sig_fifo_next_len[2]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[77].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[1]),
        .Q(sig_fifo_next_len[1]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[78].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[0]),
        .Q(Dout[0]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[7].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[70]),
        .Q(Dout[64]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[8].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[69]),
        .Q(Dout[63]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[9].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I1),
        .A1(I3),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[68]),
        .Q(Dout[62]));
LUT4 #(
    .INIT(16'hB88B)) 
     \sig_dbeat_cntr[1]_i_1 
       (.I0(sig_fifo_next_len[1]),
        .I1(S0),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[0]));
LUT5 #(
    .INIT(32'hB8B8B88B)) 
     \sig_dbeat_cntr[2]_i_1 
       (.I0(sig_fifo_next_len[2]),
        .I1(S0),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(D[1]));
LUT6 #(
    .INIT(64'hB8B8B8B8B8B8B88B)) 
     \sig_dbeat_cntr[3]_i_1 
       (.I0(sig_fifo_next_len[3]),
        .I1(S0),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(D[2]));
LUT5 #(
    .INIT(32'hB8BB8B88)) 
     \sig_dbeat_cntr[4]_i_1 
       (.I0(sig_fifo_next_len[4]),
        .I1(S0),
        .I2(Q[3]),
        .I3(I12),
        .I4(Q[4]),
        .O(D[3]));
LUT6 #(
    .INIT(64'hB8B8B88BB8B8B8B8)) 
     \sig_dbeat_cntr[5]_i_1 
       (.I0(sig_fifo_next_len[5]),
        .I1(S0),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(I12),
        .O(D[4]));
LUT4 #(
    .INIT(16'h8BB8)) 
     \sig_dbeat_cntr[6]_i_1 
       (.I0(sig_fifo_next_len[6]),
        .I1(S0),
        .I2(Q[6]),
        .I3(I11),
        .O(D[5]));
LUT5 #(
    .INIT(32'hB88BB8B8)) 
     \sig_dbeat_cntr[7]_i_2 
       (.I0(sig_fifo_next_len[7]),
        .I1(S0),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(I11),
        .O(D[6]));
LUT3 #(
    .INIT(8'hFE)) 
     sig_last_dbeat_i_3
       (.I0(sig_fifo_next_len[2]),
        .I1(sig_fifo_next_len[1]),
        .I2(n_0_sig_last_dbeat_i_5__0),
        .O(O2));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     sig_last_dbeat_i_5__0
       (.I0(sig_fifo_next_len[4]),
        .I1(sig_fifo_next_len[3]),
        .I2(Dout[0]),
        .I3(sig_fifo_next_len[7]),
        .I4(sig_fifo_next_len[5]),
        .I5(sig_fifo_next_len[6]),
        .O(n_0_sig_last_dbeat_i_5__0));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module axi_cdma_0dynshreg_f__parameterized1
   (O2,
    O3,
    sig_wr_fifo,
    Dout,
    I1,
    m_axi_bvalid,
    I2,
    sig_inhibit_rdy_n,
    m_axi_bresp,
    Addr,
    m_axi_aclk);
  output O2;
  output O3;
  output sig_wr_fifo;
  input [0:0]Dout;
  input [1:0]I1;
  input m_axi_bvalid;
  input I2;
  input sig_inhibit_rdy_n;
  input [1:0]m_axi_bresp;
  input [0:2]Addr;
  input m_axi_aclk;

  wire \<const0> ;
  wire [0:2]Addr;
  wire [0:0]Dout;
  wire [1:0]I1;
  wire I2;
  wire O2;
  wire O3;
  wire m_axi_aclk;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire sig_inhibit_rdy_n;
  wire sig_wr_fifo;
  wire [1:0]sig_wresp_sfifo_out;

(* SOFT_HLUTNM = "soft_lutpair251" *) 
   LUT4 #(
    .INIT(16'h5444)) 
     \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_i_1 
       (.I0(Dout),
        .I1(I1[0]),
        .I2(sig_wresp_sfifo_out[1]),
        .I3(sig_wresp_sfifo_out[0]),
        .O(O2));
(* SOFT_HLUTNM = "soft_lutpair251" *) 
   LUT4 #(
    .INIT(16'h4544)) 
     \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_i_1 
       (.I0(Dout),
        .I1(I1[1]),
        .I2(sig_wresp_sfifo_out[0]),
        .I3(sig_wresp_sfifo_out[1]),
        .O(O3));
GND GND
       (.G(\<const0> ));
LUT3 #(
    .INIT(8'h20)) 
     \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_2 
       (.I0(m_axi_bvalid),
        .I1(I2),
        .I2(sig_inhibit_rdy_n),
        .O(sig_wr_fifo));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[0].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(Addr[2]),
        .A1(Addr[1]),
        .A2(Addr[0]),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(m_axi_bresp[1]),
        .Q(sig_wresp_sfifo_out[1]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[1].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(Addr[2]),
        .A1(Addr[1]),
        .A2(Addr[0]),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(m_axi_bresp[0]),
        .Q(sig_wresp_sfifo_out[0]));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module axi_cdma_0dynshreg_f__parameterized2
   (D,
    O1,
    S,
    Dout,
    E,
    sig_wr_fifo,
    O5,
    p_4_out,
    Q,
    I1,
    I2,
    sig_coelsc_reg_empty,
    sig_rd_empty_0,
    I3,
    O2,
    sig_push_to_wsc,
    sig_tlast_err_stop,
    I4,
    Din,
    I5,
    I6,
    I7,
    m_axi_aclk);
  output [2:0]D;
  output O1;
  output S;
  output [2:0]Dout;
  output [0:0]E;
  output sig_wr_fifo;
  output O5;
  output p_4_out;
  input [3:0]Q;
  input I1;
  input I2;
  input sig_coelsc_reg_empty;
  input sig_rd_empty_0;
  input I3;
  input O2;
  input sig_push_to_wsc;
  input sig_tlast_err_stop;
  input [0:0]I4;
  input [2:0]Din;
  input I5;
  input I6;
  input I7;
  input m_axi_aclk;

  wire \<const0> ;
  wire [2:0]D;
  wire [2:0]Din;
  wire [2:0]Dout;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire I3;
  wire [0:0]I4;
  wire I5;
  wire I6;
  wire I7;
  wire O1;
  wire O2;
  wire O5;
  wire [3:0]Q;
  wire S;
  wire m_axi_aclk;
  wire p_4_out;
  wire sig_coelsc_reg_empty;
  wire sig_push_to_wsc;
  wire sig_rd_empty_0;
  wire sig_tlast_err_stop;
  wire sig_wr_fifo;

LUT5 #(
    .INIT(32'h0000FB00)) 
     \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_2 
       (.I0(Dout[1]),
        .I1(sig_rd_empty_0),
        .I2(Dout[2]),
        .I3(sig_coelsc_reg_empty),
        .I4(I2),
        .O(O1));
LUT3 #(
    .INIT(8'hFE)) 
     \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_3 
       (.I0(Dout[1]),
        .I1(I4),
        .I2(Dout[2]),
        .O(p_4_out));
LUT1 #(
    .INIT(2'h1)) 
     \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_i_1 
       (.I0(Dout[0]),
        .O(O5));
GND GND
       (.G(\<const0> ));
LUT4 #(
    .INIT(16'h0020)) 
     \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_2__0 
       (.I0(I3),
        .I1(O2),
        .I2(sig_push_to_wsc),
        .I3(sig_tlast_err_stop),
        .O(sig_wr_fifo));
LUT5 #(
    .INIT(32'hEEEEEAEE)) 
     \STRUCTURAL_A_GEN.Addr_Counters[3].XORCY_I_i_1 
       (.I0(I2),
        .I1(sig_coelsc_reg_empty),
        .I2(Dout[2]),
        .I3(sig_rd_empty_0),
        .I4(Dout[1]),
        .O(S));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[4].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I5),
        .A1(I6),
        .A2(I7),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[2]),
        .Q(Dout[2]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[5].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I5),
        .A1(I6),
        .A2(I7),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[1]),
        .Q(Dout[1]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[6].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I5),
        .A1(I6),
        .A2(I7),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[0]),
        .Q(Dout[0]));
LUT6 #(
    .INIT(64'hF0F00F0FA5A54A5A)) 
     \sig_wdc_statcnt[1]_i_1 
       (.I0(O1),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(I1),
        .O(D[0]));
LUT5 #(
    .INIT(32'hF0C3B4D2)) 
     \sig_wdc_statcnt[2]_i_1 
       (.I0(O1),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(I1),
        .O(D[1]));
LUT6 #(
    .INIT(64'hAAAAAAA855515555)) 
     \sig_wdc_statcnt[3]_i_1 
       (.I0(I1),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(O1),
        .O(E));
LUT6 #(
    .INIT(64'hCCCCCCC39CCCCCC6)) 
     \sig_wdc_statcnt[3]_i_2 
       (.I0(O1),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(I1),
        .O(D[2]));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module axi_cdma_0dynshreg_f__parameterized3
   (O3,
    O4,
    sig_wr_fifo,
    D,
    Dout,
    I2,
    sig_push_dqual_reg,
    I3,
    I4,
    p_1_out,
    O1,
    I1,
    I5,
    Q,
    I12,
    I13,
    I14,
    Din,
    I6,
    I7,
    m_axi_aclk);
  output O3;
  output O4;
  output sig_wr_fifo;
  output [7:0]D;
  output [67:0]Dout;
  input I2;
  input sig_push_dqual_reg;
  input I3;
  input I4;
  input p_1_out;
  input O1;
  input I1;
  input I5;
  input [7:0]Q;
  input I12;
  input I13;
  input I14;
  input [74:0]Din;
  input I6;
  input I7;
  input m_axi_aclk;

  wire \<const0> ;
  wire [7:0]D;
  wire [74:0]Din;
  wire [67:0]Dout;
  wire I1;
  wire I12;
  wire I13;
  wire I14;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire O1;
  wire O3;
  wire O4;
  wire [7:0]Q;
  wire m_axi_aclk;
  wire n_0_sig_last_dbeat_i_6;
  wire [16:9]p_0_out;
  wire p_1_out;
  wire sig_push_dqual_reg;
  wire sig_wr_fifo;

GND GND
       (.G(\<const0> ));
LUT3 #(
    .INIT(8'h20)) 
     \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_2__4 
       (.I0(p_1_out),
        .I1(O1),
        .I2(I1),
        .O(sig_wr_fifo));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[0].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I6),
        .A1(I7),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[74]),
        .Q(Dout[67]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[10].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I6),
        .A1(I7),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[65]),
        .Q(Dout[58]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[11].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I6),
        .A1(I7),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[64]),
        .Q(Dout[57]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[12].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I6),
        .A1(I7),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[63]),
        .Q(Dout[56]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[13].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I6),
        .A1(I7),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[62]),
        .Q(Dout[55]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[14].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I6),
        .A1(I7),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[61]),
        .Q(Dout[54]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[15].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I6),
        .A1(I7),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[60]),
        .Q(Dout[53]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I6),
        .A1(I7),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[59]),
        .Q(Dout[52]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[17].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I6),
        .A1(I7),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[58]),
        .Q(Dout[51]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[18].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I6),
        .A1(I7),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[57]),
        .Q(Dout[50]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[19].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I6),
        .A1(I7),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[56]),
        .Q(Dout[49]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[1].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I6),
        .A1(I7),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[73]),
        .Q(Dout[66]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I6),
        .A1(I7),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[55]),
        .Q(Dout[48]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[21].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I6),
        .A1(I7),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[54]),
        .Q(Dout[47]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[22].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I6),
        .A1(I7),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[53]),
        .Q(Dout[46]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[23].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I6),
        .A1(I7),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[52]),
        .Q(Dout[45]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[24].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I6),
        .A1(I7),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[51]),
        .Q(Dout[44]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[25].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I6),
        .A1(I7),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[50]),
        .Q(Dout[43]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[26].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I6),
        .A1(I7),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[49]),
        .Q(Dout[42]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[27].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I6),
        .A1(I7),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[48]),
        .Q(Dout[41]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[28].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I6),
        .A1(I7),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[47]),
        .Q(Dout[40]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[29].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I6),
        .A1(I7),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[46]),
        .Q(Dout[39]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[2].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I6),
        .A1(I7),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[72]),
        .Q(Dout[65]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[30].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I6),
        .A1(I7),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[45]),
        .Q(Dout[38]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[31].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I6),
        .A1(I7),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[44]),
        .Q(Dout[37]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[32].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I6),
        .A1(I7),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[43]),
        .Q(Dout[36]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[33].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I6),
        .A1(I7),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[42]),
        .Q(Dout[35]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[34].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I6),
        .A1(I7),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[41]),
        .Q(Dout[34]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[35].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I6),
        .A1(I7),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[40]),
        .Q(Dout[33]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[36].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I6),
        .A1(I7),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[39]),
        .Q(Dout[32]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[37].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I6),
        .A1(I7),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[38]),
        .Q(Dout[31]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[38].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I6),
        .A1(I7),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[37]),
        .Q(Dout[30]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[39].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I6),
        .A1(I7),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[36]),
        .Q(Dout[29]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[3].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I6),
        .A1(I7),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[71]),
        .Q(Dout[64]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[40].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I6),
        .A1(I7),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[35]),
        .Q(Dout[28]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[41].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I6),
        .A1(I7),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[34]),
        .Q(Dout[27]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[42].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I6),
        .A1(I7),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[33]),
        .Q(Dout[26]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[43].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I6),
        .A1(I7),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[32]),
        .Q(Dout[25]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[44].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I6),
        .A1(I7),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[31]),
        .Q(Dout[24]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[45].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I6),
        .A1(I7),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[30]),
        .Q(Dout[23]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[46].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I6),
        .A1(I7),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[29]),
        .Q(Dout[22]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[47].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I6),
        .A1(I7),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[28]),
        .Q(Dout[21]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[48].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I6),
        .A1(I7),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[27]),
        .Q(Dout[20]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[49].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I6),
        .A1(I7),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[26]),
        .Q(Dout[19]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[50].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I6),
        .A1(I7),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[25]),
        .Q(Dout[18]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[51].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I6),
        .A1(I7),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[24]),
        .Q(Dout[17]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[52].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I6),
        .A1(I7),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[23]),
        .Q(Dout[16]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[53].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I6),
        .A1(I7),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[22]),
        .Q(Dout[15]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[54].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I6),
        .A1(I7),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[21]),
        .Q(Dout[14]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[55].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I6),
        .A1(I7),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[20]),
        .Q(Dout[13]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[56].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I6),
        .A1(I7),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[19]),
        .Q(Dout[12]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[57].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I6),
        .A1(I7),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[18]),
        .Q(Dout[11]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[58].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I6),
        .A1(I7),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[17]),
        .Q(Dout[10]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[59].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I6),
        .A1(I7),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[16]),
        .Q(Dout[9]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[5].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I6),
        .A1(I7),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[70]),
        .Q(Dout[63]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[60].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I6),
        .A1(I7),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[15]),
        .Q(Dout[8]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[61].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I6),
        .A1(I7),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[14]),
        .Q(Dout[7]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[62].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I6),
        .A1(I7),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[13]),
        .Q(Dout[6]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[63].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I6),
        .A1(I7),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[12]),
        .Q(Dout[5]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[64].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I6),
        .A1(I7),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[11]),
        .Q(Dout[4]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[65].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I6),
        .A1(I7),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[10]),
        .Q(Dout[3]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[66].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I6),
        .A1(I7),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[9]),
        .Q(Dout[2]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[67].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I6),
        .A1(I7),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[8]),
        .Q(Dout[1]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[68].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I6),
        .A1(I7),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[7]),
        .Q(Dout[0]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[69].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I6),
        .A1(I7),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(\<const0> ),
        .Q(p_0_out[16]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[6].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I6),
        .A1(I7),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[69]),
        .Q(Dout[62]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[70].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I6),
        .A1(I7),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[6]),
        .Q(p_0_out[15]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[71].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I6),
        .A1(I7),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[5]),
        .Q(p_0_out[14]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[72].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I6),
        .A1(I7),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[4]),
        .Q(p_0_out[13]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[73].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I6),
        .A1(I7),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[3]),
        .Q(p_0_out[12]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[74].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I6),
        .A1(I7),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[2]),
        .Q(p_0_out[11]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[75].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I6),
        .A1(I7),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[1]),
        .Q(p_0_out[10]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[76].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I6),
        .A1(I7),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[0]),
        .Q(p_0_out[9]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[7].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I6),
        .A1(I7),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[68]),
        .Q(Dout[61]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[8].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I6),
        .A1(I7),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[67]),
        .Q(Dout[60]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC16E" *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[9].CASCADES_GEN[0].W16_GEN.SRLC16E_I 
       (.A0(I6),
        .A1(I7),
        .A2(\<const0> ),
        .A3(\<const0> ),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(Din[66]),
        .Q(Dout[59]));
LUT3 #(
    .INIT(8'h74)) 
     \sig_dbeat_cntr[0]_i_1__0 
       (.I0(Q[0]),
        .I1(I14),
        .I2(p_0_out[9]),
        .O(D[0]));
LUT4 #(
    .INIT(16'hB88B)) 
     \sig_dbeat_cntr[1]_i_1__0 
       (.I0(p_0_out[10]),
        .I1(I5),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[1]));
LUT5 #(
    .INIT(32'hBBB8888B)) 
     \sig_dbeat_cntr[2]_i_1__0 
       (.I0(p_0_out[11]),
        .I1(I5),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .O(D[2]));
LUT6 #(
    .INIT(64'hB8B8B8B8B8B8B88B)) 
     \sig_dbeat_cntr[3]_i_1__0 
       (.I0(p_0_out[12]),
        .I1(I5),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(D[3]));
LUT5 #(
    .INIT(32'hB8BB8B88)) 
     \sig_dbeat_cntr[4]_i_1__0 
       (.I0(p_0_out[13]),
        .I1(I5),
        .I2(Q[3]),
        .I3(I13),
        .I4(Q[4]),
        .O(D[4]));
LUT6 #(
    .INIT(64'hB8B8B88BB8B8B8B8)) 
     \sig_dbeat_cntr[5]_i_1__0 
       (.I0(p_0_out[14]),
        .I1(I5),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(I13),
        .O(D[5]));
LUT4 #(
    .INIT(16'hB88B)) 
     \sig_dbeat_cntr[6]_i_1__0 
       (.I0(p_0_out[15]),
        .I1(I5),
        .I2(I12),
        .I3(Q[6]),
        .O(D[6]));
LUT5 #(
    .INIT(32'hB8B8B88B)) 
     \sig_dbeat_cntr[7]_i_2__0 
       (.I0(p_0_out[16]),
        .I1(I5),
        .I2(Q[7]),
        .I3(I12),
        .I4(Q[6]),
        .O(D[7]));
LUT5 #(
    .INIT(32'h00E2E2E2)) 
     sig_first_dbeat_i_1__0
       (.I0(I2),
        .I1(sig_push_dqual_reg),
        .I2(O4),
        .I3(I3),
        .I4(I4),
        .O(O3));
LUT3 #(
    .INIT(8'hFE)) 
     sig_last_dbeat_i_3__0
       (.I0(p_0_out[14]),
        .I1(p_0_out[13]),
        .I2(n_0_sig_last_dbeat_i_6),
        .O(O4));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     sig_last_dbeat_i_6
       (.I0(p_0_out[11]),
        .I1(p_0_out[9]),
        .I2(p_0_out[12]),
        .I3(p_0_out[15]),
        .I4(p_0_out[10]),
        .I5(p_0_out[16]),
        .O(n_0_sig_last_dbeat_i_6));
endmodule

module axi_cdma_0srl_fifo_f
   (O1,
    O2,
    O3,
    Dout,
    E,
    S0,
    SR,
    m_axi_aclk,
    p_12_out,
    sig_inhibit_rdy_n,
    I1,
    I2,
    I3,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    Din);
  output O1;
  output O2;
  output O3;
  output [45:0]Dout;
  output [0:0]E;
  output S0;
  input [0:0]SR;
  input m_axi_aclk;
  input p_12_out;
  input sig_inhibit_rdy_n;
  input I1;
  input I2;
  input I3;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input [40:0]Din;

  wire [40:0]Din;
  wire [45:0]Dout;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire I3;
  wire O1;
  wire O2;
  wire O3;
  wire S0;
  wire [0:0]SR;
  wire m_axi_aclk;
  wire p_12_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_inhibit_rdy_n;

axi_cdma_0srl_fifo_rbu_f I_SRL_FIFO_RBU_F
       (.Din(Din),
        .Dout(Dout),
        .E(E),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .S0(S0),
        .SR(SR),
        .m_axi_aclk(m_axi_aclk),
        .p_12_out(p_12_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module axi_cdma_0srl_fifo_f_8
   (O1,
    O2,
    O3,
    Dout,
    E,
    O4,
    I1,
    m_axi_aclk,
    sig_mstr2addr_cmd_valid,
    sig_inhibit_rdy_n,
    sig_halt_reg,
    I3,
    I2,
    Din);
  output O1;
  output O2;
  output O3;
  output [45:0]Dout;
  output [0:0]E;
  output O4;
  input I1;
  input m_axi_aclk;
  input sig_mstr2addr_cmd_valid;
  input sig_inhibit_rdy_n;
  input sig_halt_reg;
  input I3;
  input I2;
  input [40:0]Din;

  wire [40:0]Din;
  wire [45:0]Dout;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire I3;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire m_axi_aclk;
  wire sig_halt_reg;
  wire sig_inhibit_rdy_n;
  wire sig_mstr2addr_cmd_valid;

axi_cdma_0srl_fifo_rbu_f_9 I_SRL_FIFO_RBU_F
       (.Din(Din),
        .Dout(Dout),
        .E(E),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .O4(O4),
        .m_axi_aclk(m_axi_aclk),
        .sig_halt_reg(sig_halt_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module axi_cdma_0srl_fifo_f__parameterized0
   (O1,
    sig_clr_cmd2data_valid,
    O3,
    O4,
    sig_push_dqual_reg,
    O2,
    O5,
    SR,
    D,
    E,
    Dout,
    I1,
    m_axi_aclk,
    I2,
    sig_mstr2data_cmd_valid,
    I3,
    I4,
    I5,
    I6,
    sig_first_dbeat,
    sig_dqual_reg_empty,
    I7,
    m_axi_rlast,
    I8,
    sig_halt_reg,
    I9,
    sig_next_sequential_reg,
    I10,
    Q,
    I11,
    I12,
    I13,
    sig_rsc2stat_status_valid,
    sig_stat2rsc_status_ready,
    sig_next_calc_error_reg,
    Din);
  output O1;
  output sig_clr_cmd2data_valid;
  output O3;
  output O4;
  output sig_push_dqual_reg;
  output O2;
  output O5;
  output [0:0]SR;
  output [7:0]D;
  output [0:0]E;
  output [67:0]Dout;
  input I1;
  input m_axi_aclk;
  input I2;
  input sig_mstr2data_cmd_valid;
  input I3;
  input I4;
  input I5;
  input I6;
  input sig_first_dbeat;
  input sig_dqual_reg_empty;
  input I7;
  input m_axi_rlast;
  input I8;
  input sig_halt_reg;
  input I9;
  input sig_next_sequential_reg;
  input I10;
  input [7:0]Q;
  input I11;
  input I12;
  input I13;
  input sig_rsc2stat_status_valid;
  input sig_stat2rsc_status_ready;
  input sig_next_calc_error_reg;
  input [74:0]Din;

  wire [7:0]D;
  wire [74:0]Din;
  wire [67:0]Dout;
  wire [0:0]E;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire [7:0]Q;
  wire [0:0]SR;
  wire m_axi_aclk;
  wire m_axi_rlast;
  wire sig_clr_cmd2data_valid;
  wire sig_dqual_reg_empty;
  wire sig_first_dbeat;
  wire sig_halt_reg;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg;
  wire sig_next_sequential_reg;
  wire sig_push_dqual_reg;
  wire sig_rsc2stat_status_valid;
  wire sig_stat2rsc_status_ready;

axi_cdma_0srl_fifo_rbu_f__parameterized0 I_SRL_FIFO_RBU_F
       (.D(D),
        .Din(Din),
        .Dout(Dout),
        .E(E),
        .I1(I1),
        .I10(I10),
        .I11(I11),
        .I12(I12),
        .I13(I13),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .I6(I6),
        .I7(I7),
        .I8(I8),
        .I9(I9),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .O4(O4),
        .O5(O5),
        .Q(Q),
        .SR(SR),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_rlast(m_axi_rlast),
        .sig_clr_cmd2data_valid(sig_clr_cmd2data_valid),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_first_dbeat(sig_first_dbeat),
        .sig_halt_reg(sig_halt_reg),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_push_dqual_reg(sig_push_dqual_reg),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stat2rsc_status_ready(sig_stat2rsc_status_ready));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module axi_cdma_0srl_fifo_f__parameterized1
   (O1,
    D,
    O2,
    O3,
    E,
    m_axi_bready,
    S,
    SR,
    m_axi_aclk,
    sig_addr2data_addr_posted,
    Q,
    Dout,
    I1,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    I2,
    sig_inhibit_rdy_n,
    m_axi_bvalid,
    sig_coelsc_reg_empty,
    sig_rd_empty_0,
    m_axi_bresp);
  output O1;
  output [2:0]D;
  output O2;
  output O3;
  output [0:0]E;
  output m_axi_bready;
  input S;
  input [0:0]SR;
  input m_axi_aclk;
  input sig_addr2data_addr_posted;
  input [3:0]Q;
  input [0:0]Dout;
  input [1:0]I1;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input I2;
  input sig_inhibit_rdy_n;
  input m_axi_bvalid;
  input sig_coelsc_reg_empty;
  input sig_rd_empty_0;
  input [1:0]m_axi_bresp;

  wire [2:0]D;
  wire [0:0]Dout;
  wire [0:0]E;
  wire [1:0]I1;
  wire I2;
  wire O1;
  wire O2;
  wire O3;
  wire [3:0]Q;
  wire S;
  wire [0:0]SR;
  wire m_axi_aclk;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire sig_addr2data_addr_posted;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_coelsc_reg_empty;
  wire sig_inhibit_rdy_n;
  wire sig_rd_empty_0;

axi_cdma_0srl_fifo_rbu_f__parameterized1 I_SRL_FIFO_RBU_F
       (.D(D),
        .Dout(Dout),
        .E(E),
        .I1(I1),
        .I2(I2),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .Q(Q),
        .S(S),
        .SR(SR),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .sig_addr2data_addr_posted(sig_addr2data_addr_posted),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_rd_empty_0(sig_rd_empty_0));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module axi_cdma_0srl_fifo_f__parameterized2
   (O1,
    O2,
    D,
    O3,
    Dout,
    E,
    O4,
    O5,
    p_4_out,
    S,
    SR,
    m_axi_aclk,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    Q,
    I1,
    sig_coelsc_reg_empty,
    sig_rd_empty_0,
    I2,
    sig_push_to_wsc,
    sig_tlast_err_stop,
    I3,
    Din);
  output O1;
  output O2;
  output [2:0]D;
  output O3;
  output [1:0]Dout;
  output [0:0]E;
  output O4;
  output O5;
  output p_4_out;
  output S;
  input [0:0]SR;
  input m_axi_aclk;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input [3:0]Q;
  input I1;
  input sig_coelsc_reg_empty;
  input sig_rd_empty_0;
  input I2;
  input sig_push_to_wsc;
  input sig_tlast_err_stop;
  input [0:0]I3;
  input [2:0]Din;

  wire [2:0]D;
  wire [2:0]Din;
  wire [1:0]Dout;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire [0:0]I3;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire [3:0]Q;
  wire S;
  wire [0:0]SR;
  wire m_axi_aclk;
  wire p_4_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_coelsc_reg_empty;
  wire sig_push_to_wsc;
  wire sig_rd_empty_0;
  wire sig_tlast_err_stop;

axi_cdma_0srl_fifo_rbu_f__parameterized2 I_SRL_FIFO_RBU_F
       (.D(D),
        .Din(Din),
        .Dout(Dout),
        .E(E),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .O4(O4),
        .O5(O5),
        .Q(Q),
        .S(S),
        .SR(SR),
        .m_axi_aclk(m_axi_aclk),
        .p_4_out(p_4_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_rd_empty_0(sig_rd_empty_0),
        .sig_tlast_err_stop(sig_tlast_err_stop));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module axi_cdma_0srl_fifo_f__parameterized3
   (sig_rd_empty,
    O1,
    sig_clr_cmd2data_valid,
    O3,
    O4,
    O2,
    O5,
    D,
    Dout,
    SR,
    m_axi_aclk,
    I1,
    p_1_out,
    I2,
    sig_push_dqual_reg,
    I3,
    I4,
    sig_next_sequential_reg,
    I5,
    sig_dqual_reg_empty,
    I6,
    I7,
    I8,
    I9,
    I10,
    sig_skid2data_wready,
    I11,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    Q,
    I12,
    I13,
    I14,
    Din);
  output sig_rd_empty;
  output O1;
  output sig_clr_cmd2data_valid;
  output O3;
  output O4;
  output O2;
  output O5;
  output [7:0]D;
  output [67:0]Dout;
  input [0:0]SR;
  input m_axi_aclk;
  input I1;
  input p_1_out;
  input I2;
  input sig_push_dqual_reg;
  input I3;
  input I4;
  input sig_next_sequential_reg;
  input I5;
  input sig_dqual_reg_empty;
  input I6;
  input I7;
  input I8;
  input I9;
  input I10;
  input sig_skid2data_wready;
  input I11;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input [7:0]Q;
  input I12;
  input I13;
  input I14;
  input [74:0]Din;

  wire [7:0]D;
  wire [74:0]Din;
  wire [67:0]Dout;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire [7:0]Q;
  wire [0:0]SR;
  wire m_axi_aclk;
  wire p_1_out;
  wire sig_clr_cmd2data_valid;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_dqual_reg_empty;
  wire sig_next_sequential_reg;
  wire sig_push_dqual_reg;
  wire sig_rd_empty;
  wire sig_skid2data_wready;

axi_cdma_0srl_fifo_rbu_f__parameterized3 I_SRL_FIFO_RBU_F
       (.D(D),
        .Din(Din),
        .Dout(Dout),
        .I1(I1),
        .I10(I10),
        .I11(I11),
        .I12(I12),
        .I13(I13),
        .I14(I14),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .I6(I6),
        .I7(I7),
        .I8(I8),
        .I9(I9),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .O4(O4),
        .O5(O5),
        .Q(Q),
        .SR(SR),
        .m_axi_aclk(m_axi_aclk),
        .p_1_out(p_1_out),
        .sig_clr_cmd2data_valid(sig_clr_cmd2data_valid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_push_dqual_reg(sig_push_dqual_reg),
        .sig_rd_empty(sig_rd_empty),
        .sig_skid2data_wready(sig_skid2data_wready));
endmodule

module axi_cdma_0srl_fifo_rbu_f
   (O1,
    O2,
    O3,
    Dout,
    E,
    S0,
    SR,
    m_axi_aclk,
    p_12_out,
    sig_inhibit_rdy_n,
    I1,
    I2,
    I3,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    Din);
  output O1;
  output O2;
  output O3;
  output [45:0]Dout;
  output [0:0]E;
  output S0;
  input [0:0]SR;
  input m_axi_aclk;
  input p_12_out;
  input sig_inhibit_rdy_n;
  input I1;
  input I2;
  input I3;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input [40:0]Din;

  wire \<const0> ;
  wire \<const1> ;
  wire [40:0]Din;
  wire [45:0]Dout;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire I3;
  wire O1;
  wire O2;
  wire O3;
  wire S0;
  wire [0:0]SR;
  wire m_axi_aclk;
  wire n_1_CNTR_INCR_DECR_ADDN_F_I;
  wire n_2_CNTR_INCR_DECR_ADDN_F_I;
  wire n_5_CNTR_INCR_DECR_ADDN_F_I;
  wire p_12_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_inhibit_rdy_n;
  wire sig_wr_fifo;

axi_cdma_0cntr_incr_decr_addn_f_0 CNTR_INCR_DECR_ADDN_F_I
       (.E(E),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .O1(O1),
        .O2(n_1_CNTR_INCR_DECR_ADDN_F_I),
        .O3(n_2_CNTR_INCR_DECR_ADDN_F_I),
        .O4(n_5_CNTR_INCR_DECR_ADDN_F_I),
        .S0(S0),
        .SR(SR),
        .m_axi_aclk(m_axi_aclk),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_wr_fifo(sig_wr_fifo));
axi_cdma_0dynshreg_f DYNSHREG_F_I
       (.Din(Din),
        .Dout(Dout),
        .I1(n_2_CNTR_INCR_DECR_ADDN_F_I),
        .I2(n_1_CNTR_INCR_DECR_ADDN_F_I),
        .O2(O2),
        .O3(O3),
        .m_axi_aclk(m_axi_aclk),
        .p_12_out(p_12_out),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_wr_fifo(sig_wr_fifo));
FDRE FIFO_Full_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(n_5_CNTR_INCR_DECR_ADDN_F_I),
        .Q(O2),
        .R(\<const0> ));
GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module axi_cdma_0srl_fifo_rbu_f_9
   (O1,
    O2,
    O3,
    Dout,
    E,
    O4,
    I1,
    m_axi_aclk,
    sig_mstr2addr_cmd_valid,
    sig_inhibit_rdy_n,
    sig_halt_reg,
    I3,
    I2,
    Din);
  output O1;
  output O2;
  output O3;
  output [45:0]Dout;
  output [0:0]E;
  output O4;
  input I1;
  input m_axi_aclk;
  input sig_mstr2addr_cmd_valid;
  input sig_inhibit_rdy_n;
  input sig_halt_reg;
  input I3;
  input I2;
  input [40:0]Din;

  wire \<const0> ;
  wire \<const1> ;
  wire [40:0]Din;
  wire [45:0]Dout;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire I3;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire m_axi_aclk;
  wire n_1_CNTR_INCR_DECR_ADDN_F_I;
  wire n_2_CNTR_INCR_DECR_ADDN_F_I;
  wire n_5_CNTR_INCR_DECR_ADDN_F_I;
  wire sig_halt_reg;
  wire sig_inhibit_rdy_n;
  wire sig_mstr2addr_cmd_valid;
  wire sig_wr_fifo;

axi_cdma_0cntr_incr_decr_addn_f_10 CNTR_INCR_DECR_ADDN_F_I
       (.E(E),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .O1(O1),
        .O2(n_1_CNTR_INCR_DECR_ADDN_F_I),
        .O3(n_2_CNTR_INCR_DECR_ADDN_F_I),
        .O4(O4),
        .O5(n_5_CNTR_INCR_DECR_ADDN_F_I),
        .m_axi_aclk(m_axi_aclk),
        .sig_halt_reg(sig_halt_reg),
        .sig_wr_fifo(sig_wr_fifo));
axi_cdma_0dynshreg_f_11 DYNSHREG_F_I
       (.Din(Din),
        .Dout(Dout),
        .I1(n_2_CNTR_INCR_DECR_ADDN_F_I),
        .I2(n_1_CNTR_INCR_DECR_ADDN_F_I),
        .O2(O2),
        .O3(O3),
        .m_axi_aclk(m_axi_aclk),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_wr_fifo(sig_wr_fifo));
FDRE FIFO_Full_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(n_5_CNTR_INCR_DECR_ADDN_F_I),
        .Q(O2),
        .R(\<const0> ));
GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module axi_cdma_0srl_fifo_rbu_f__parameterized0
   (O1,
    sig_clr_cmd2data_valid,
    O3,
    O4,
    sig_push_dqual_reg,
    O2,
    O5,
    SR,
    D,
    E,
    Dout,
    I1,
    m_axi_aclk,
    I2,
    sig_mstr2data_cmd_valid,
    I3,
    I4,
    I5,
    I6,
    sig_first_dbeat,
    sig_dqual_reg_empty,
    I7,
    m_axi_rlast,
    I8,
    sig_halt_reg,
    I9,
    sig_next_sequential_reg,
    I10,
    Q,
    I11,
    I12,
    I13,
    sig_rsc2stat_status_valid,
    sig_stat2rsc_status_ready,
    sig_next_calc_error_reg,
    Din);
  output O1;
  output sig_clr_cmd2data_valid;
  output O3;
  output O4;
  output sig_push_dqual_reg;
  output O2;
  output O5;
  output [0:0]SR;
  output [7:0]D;
  output [0:0]E;
  output [67:0]Dout;
  input I1;
  input m_axi_aclk;
  input I2;
  input sig_mstr2data_cmd_valid;
  input I3;
  input I4;
  input I5;
  input I6;
  input sig_first_dbeat;
  input sig_dqual_reg_empty;
  input I7;
  input m_axi_rlast;
  input I8;
  input sig_halt_reg;
  input I9;
  input sig_next_sequential_reg;
  input I10;
  input [7:0]Q;
  input I11;
  input I12;
  input I13;
  input sig_rsc2stat_status_valid;
  input sig_stat2rsc_status_ready;
  input sig_next_calc_error_reg;
  input [74:0]Din;

  wire \<const0> ;
  wire \<const1> ;
  wire [7:0]D;
  wire [74:0]Din;
  wire [67:0]Dout;
  wire [0:0]E;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire [7:0]Q;
  wire S0;
  wire [0:0]SR;
  wire m_axi_aclk;
  wire m_axi_rlast;
  wire n_0_CNTR_INCR_DECR_ADDN_F_I;
  wire n_1_CNTR_INCR_DECR_ADDN_F_I;
  wire n_1_DYNSHREG_F_I;
  wire n_9_CNTR_INCR_DECR_ADDN_F_I;
  wire sig_clr_cmd2data_valid;
  wire sig_dqual_reg_empty;
  wire [0:0]sig_fifo_next_len;
  wire sig_first_dbeat;
  wire sig_halt_reg;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg;
  wire sig_next_sequential_reg;
  wire sig_push_dqual_reg;
  wire sig_rsc2stat_status_valid;
  wire sig_stat2rsc_status_ready;
  wire sig_wr_fifo;

axi_cdma_0cntr_incr_decr_addn_f_6 CNTR_INCR_DECR_ADDN_F_I
       (.D(D[0]),
        .Dout(sig_fifo_next_len),
        .E(E),
        .I1(I1),
        .I10(I10),
        .I13(I13),
        .I2(n_1_DYNSHREG_F_I),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .I6(I6),
        .I7(I7),
        .I8(I8),
        .I9(I9),
        .O1(n_0_CNTR_INCR_DECR_ADDN_F_I),
        .O2(n_1_CNTR_INCR_DECR_ADDN_F_I),
        .O3(O3),
        .O4(O4),
        .O5(O2),
        .O6(O5),
        .O7(n_9_CNTR_INCR_DECR_ADDN_F_I),
        .Q(Q[0]),
        .S0(S0),
        .SR(SR),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_rlast(m_axi_rlast),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_first_dbeat(sig_first_dbeat),
        .sig_halt_reg(sig_halt_reg),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_push_dqual_reg(sig_push_dqual_reg),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stat2rsc_status_ready(sig_stat2rsc_status_ready),
        .sig_wr_fifo(sig_wr_fifo));
axi_cdma_0dynshreg_f__parameterized0 DYNSHREG_F_I
       (.D(D[7:1]),
        .Din(Din),
        .Dout({Dout,sig_fifo_next_len}),
        .I1(n_1_CNTR_INCR_DECR_ADDN_F_I),
        .I11(I11),
        .I12(I12),
        .I2(I2),
        .I3(n_0_CNTR_INCR_DECR_ADDN_F_I),
        .O1(O1),
        .O2(n_1_DYNSHREG_F_I),
        .Q(Q),
        .S0(S0),
        .m_axi_aclk(m_axi_aclk),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_wr_fifo(sig_wr_fifo));
FDRE FIFO_Full_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(n_9_CNTR_INCR_DECR_ADDN_F_I),
        .Q(O1),
        .R(\<const0> ));
GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
LUT3 #(
    .INIT(8'h40)) 
     sig_first_xfer_im0_i_3
       (.I0(O1),
        .I1(I2),
        .I2(sig_mstr2data_cmd_valid),
        .O(sig_clr_cmd2data_valid));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module axi_cdma_0srl_fifo_rbu_f__parameterized1
   (O1,
    D,
    O2,
    O3,
    E,
    m_axi_bready,
    S,
    SR,
    m_axi_aclk,
    sig_addr2data_addr_posted,
    Q,
    Dout,
    I1,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    I2,
    sig_inhibit_rdy_n,
    m_axi_bvalid,
    sig_coelsc_reg_empty,
    sig_rd_empty_0,
    m_axi_bresp);
  output O1;
  output [2:0]D;
  output O2;
  output O3;
  output [0:0]E;
  output m_axi_bready;
  input S;
  input [0:0]SR;
  input m_axi_aclk;
  input sig_addr2data_addr_posted;
  input [3:0]Q;
  input [0:0]Dout;
  input [1:0]I1;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input I2;
  input sig_inhibit_rdy_n;
  input m_axi_bvalid;
  input sig_coelsc_reg_empty;
  input sig_rd_empty_0;
  input [1:0]m_axi_bresp;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]D;
  wire [0:0]Dout;
  wire [0:0]E;
  wire [1:0]I1;
  wire I2;
  wire O1;
  wire O2;
  wire O3;
  wire [3:0]Q;
  wire S;
  wire [0:0]SR;
  wire m_axi_aclk;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire n_0_FIFO_Full_reg;
  wire n_1_CNTR_INCR_DECR_ADDN_F_I;
  wire n_2_CNTR_INCR_DECR_ADDN_F_I;
  wire n_3_CNTR_INCR_DECR_ADDN_F_I;
  wire n_4_CNTR_INCR_DECR_ADDN_F_I;
  wire sig_addr2data_addr_posted;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_coelsc_reg_empty;
  wire sig_inhibit_rdy_n;
  wire sig_rd_empty_0;
  wire sig_wr_fifo;

axi_cdma_0cntr_incr_decr_addn_f__parameterized0 CNTR_INCR_DECR_ADDN_F_I
       (.Addr({n_1_CNTR_INCR_DECR_ADDN_F_I,n_2_CNTR_INCR_DECR_ADDN_F_I,n_3_CNTR_INCR_DECR_ADDN_F_I}),
        .O1(O1),
        .O2(n_4_CNTR_INCR_DECR_ADDN_F_I),
        .S(S),
        .SR(SR),
        .m_axi_aclk(m_axi_aclk),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_rd_empty_0(sig_rd_empty_0),
        .sig_wr_fifo(sig_wr_fifo));
axi_cdma_0dynshreg_f__parameterized1 DYNSHREG_F_I
       (.Addr({n_1_CNTR_INCR_DECR_ADDN_F_I,n_2_CNTR_INCR_DECR_ADDN_F_I,n_3_CNTR_INCR_DECR_ADDN_F_I}),
        .Dout(Dout),
        .I1(I1),
        .I2(n_0_FIFO_Full_reg),
        .O2(O2),
        .O3(O3),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_wr_fifo(sig_wr_fifo));
FDRE FIFO_Full_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(n_4_CNTR_INCR_DECR_ADDN_F_I),
        .Q(n_0_FIFO_Full_reg),
        .R(\<const0> ));
GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
LUT3 #(
    .INIT(8'hBA)) 
     m_axi_bready_INST_0
       (.I0(I2),
        .I1(n_0_FIFO_Full_reg),
        .I2(sig_inhibit_rdy_n),
        .O(m_axi_bready));
LUT6 #(
    .INIT(64'hFBBB44444444BBBB)) 
     \sig_addr_posted_cntr[1]_i_1 
       (.I0(sig_wr_fifo),
        .I1(sig_addr2data_addr_posted),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(D[0]));
LUT6 #(
    .INIT(64'hF4B4F0F0F0F04B4B)) 
     \sig_addr_posted_cntr[2]_i_1 
       (.I0(sig_wr_fifo),
        .I1(sig_addr2data_addr_posted),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(D[1]));
LUT6 #(
    .INIT(64'h4666666666666662)) 
     \sig_addr_posted_cntr[3]_i_1 
       (.I0(sig_addr2data_addr_posted),
        .I1(sig_wr_fifo),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(E));
LUT6 #(
    .INIT(64'hFFFFEEFE00801101)) 
     \sig_addr_posted_cntr[3]_i_2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(sig_addr2data_addr_posted),
        .I3(sig_wr_fifo),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(D[2]));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module axi_cdma_0srl_fifo_rbu_f__parameterized2
   (O1,
    O2,
    D,
    O3,
    Dout,
    E,
    O4,
    O5,
    p_4_out,
    S,
    SR,
    m_axi_aclk,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    Q,
    I1,
    sig_coelsc_reg_empty,
    sig_rd_empty_0,
    I2,
    sig_push_to_wsc,
    sig_tlast_err_stop,
    I3,
    Din);
  output O1;
  output O2;
  output [2:0]D;
  output O3;
  output [1:0]Dout;
  output [0:0]E;
  output O4;
  output O5;
  output p_4_out;
  output S;
  input [0:0]SR;
  input m_axi_aclk;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input [3:0]Q;
  input I1;
  input sig_coelsc_reg_empty;
  input sig_rd_empty_0;
  input I2;
  input sig_push_to_wsc;
  input sig_tlast_err_stop;
  input [0:0]I3;
  input [2:0]Din;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]D;
  wire [2:0]Din;
  wire [1:0]Dout;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire [0:0]I3;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire [3:0]Q;
  wire S;
  wire [0:0]SR;
  wire S_0;
  wire m_axi_aclk;
  wire n_1_CNTR_INCR_DECR_ADDN_F_I;
  wire n_2_CNTR_INCR_DECR_ADDN_F_I;
  wire n_3_CNTR_INCR_DECR_ADDN_F_I;
  wire n_4_CNTR_INCR_DECR_ADDN_F_I;
  wire p_4_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_coelsc_reg_empty;
  wire [1:1]sig_dcntl_sfifo_out;
  wire sig_push_to_wsc;
  wire sig_rd_empty_0;
  wire sig_tlast_err_stop;
  wire sig_wr_fifo;

axi_cdma_0cntr_incr_decr_addn_f__parameterized0_1 CNTR_INCR_DECR_ADDN_F_I
       (.Dout({Dout[1],sig_dcntl_sfifo_out}),
        .O1(O1),
        .O2(n_1_CNTR_INCR_DECR_ADDN_F_I),
        .O3(n_2_CNTR_INCR_DECR_ADDN_F_I),
        .O4(n_3_CNTR_INCR_DECR_ADDN_F_I),
        .O5(n_4_CNTR_INCR_DECR_ADDN_F_I),
        .S(S),
        .SR(SR),
        .S_0(S_0),
        .m_axi_aclk(m_axi_aclk),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_rd_empty_0(sig_rd_empty_0),
        .sig_wr_fifo(sig_wr_fifo));
axi_cdma_0dynshreg_f__parameterized2 DYNSHREG_F_I
       (.D(D),
        .Din(Din),
        .Dout({Dout[1],sig_dcntl_sfifo_out,Dout[0]}),
        .E(E),
        .I1(I1),
        .I2(O1),
        .I3(I2),
        .I4(I3),
        .I5(n_3_CNTR_INCR_DECR_ADDN_F_I),
        .I6(n_2_CNTR_INCR_DECR_ADDN_F_I),
        .I7(n_1_CNTR_INCR_DECR_ADDN_F_I),
        .O1(O3),
        .O2(O2),
        .O5(O5),
        .Q(Q),
        .S(S_0),
        .m_axi_aclk(m_axi_aclk),
        .p_4_out(p_4_out),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_rd_empty_0(sig_rd_empty_0),
        .sig_tlast_err_stop(sig_tlast_err_stop),
        .sig_wr_fifo(sig_wr_fifo));
FDRE FIFO_Full_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(n_4_CNTR_INCR_DECR_ADDN_F_I),
        .Q(O2),
        .R(\<const0> ));
GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
LUT3 #(
    .INIT(8'hDF)) 
     sig_data2wsc_cmd_cmplt_i_5
       (.I0(I2),
        .I1(O2),
        .I2(sig_push_to_wsc),
        .O(O4));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module axi_cdma_0srl_fifo_rbu_f__parameterized3
   (sig_rd_empty,
    O1,
    sig_clr_cmd2data_valid,
    O3,
    O4,
    O2,
    O5,
    D,
    Dout,
    SR,
    m_axi_aclk,
    I1,
    p_1_out,
    I2,
    sig_push_dqual_reg,
    I3,
    I4,
    sig_next_sequential_reg,
    I5,
    sig_dqual_reg_empty,
    I6,
    I7,
    I8,
    I9,
    I10,
    sig_skid2data_wready,
    I11,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    Q,
    I12,
    I13,
    I14,
    Din);
  output sig_rd_empty;
  output O1;
  output sig_clr_cmd2data_valid;
  output O3;
  output O4;
  output O2;
  output O5;
  output [7:0]D;
  output [67:0]Dout;
  input [0:0]SR;
  input m_axi_aclk;
  input I1;
  input p_1_out;
  input I2;
  input sig_push_dqual_reg;
  input I3;
  input I4;
  input sig_next_sequential_reg;
  input I5;
  input sig_dqual_reg_empty;
  input I6;
  input I7;
  input I8;
  input I9;
  input I10;
  input sig_skid2data_wready;
  input I11;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input [7:0]Q;
  input I12;
  input I13;
  input I14;
  input [74:0]Din;

  wire \<const0> ;
  wire \<const1> ;
  wire [7:0]D;
  wire [74:0]Din;
  wire [67:0]Dout;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire [7:0]Q;
  wire [0:0]SR;
  wire m_axi_aclk;
  wire n_1_CNTR_INCR_DECR_ADDN_F_I;
  wire n_2_CNTR_INCR_DECR_ADDN_F_I;
  wire n_5_CNTR_INCR_DECR_ADDN_F_I;
  wire p_1_out;
  wire sig_clr_cmd2data_valid;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_dqual_reg_empty;
  wire sig_next_sequential_reg;
  wire sig_push_dqual_reg;
  wire sig_rd_empty;
  wire sig_skid2data_wready;
  wire sig_wr_fifo;

axi_cdma_0cntr_incr_decr_addn_f CNTR_INCR_DECR_ADDN_F_I
       (.I10(I10),
        .I11(I11),
        .I5(I5),
        .I6(I6),
        .I7(I7),
        .I8(I8),
        .I9(I9),
        .O1(n_1_CNTR_INCR_DECR_ADDN_F_I),
        .O2(n_2_CNTR_INCR_DECR_ADDN_F_I),
        .O3(O2),
        .O4(n_5_CNTR_INCR_DECR_ADDN_F_I),
        .O5(O5),
        .SR(SR),
        .m_axi_aclk(m_axi_aclk),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_rd_empty(sig_rd_empty),
        .sig_skid2data_wready(sig_skid2data_wready),
        .sig_wr_fifo(sig_wr_fifo));
axi_cdma_0dynshreg_f__parameterized3 DYNSHREG_F_I
       (.D(D),
        .Din(Din),
        .Dout(Dout),
        .I1(I1),
        .I12(I12),
        .I13(I13),
        .I14(I14),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(O2),
        .I6(n_2_CNTR_INCR_DECR_ADDN_F_I),
        .I7(n_1_CNTR_INCR_DECR_ADDN_F_I),
        .O1(O1),
        .O3(O3),
        .O4(O4),
        .Q(Q),
        .m_axi_aclk(m_axi_aclk),
        .p_1_out(p_1_out),
        .sig_push_dqual_reg(sig_push_dqual_reg),
        .sig_wr_fifo(sig_wr_fifo));
FDRE FIFO_Full_reg
       (.C(m_axi_aclk),
        .CE(\<const1> ),
        .D(n_5_CNTR_INCR_DECR_ADDN_F_I),
        .Q(O1),
        .R(\<const0> ));
GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
LUT3 #(
    .INIT(8'h40)) 
     sig_first_xfer_im0_i_3__0
       (.I0(O1),
        .I1(I1),
        .I2(p_1_out),
        .O(sig_clr_cmd2data_valid));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;

    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
