
---------- Begin Simulation Statistics ----------
final_tick                                57094620500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 209859                       # Simulator instruction rate (inst/s)
host_mem_usage                                4434628                       # Number of bytes of host memory used
host_op_rate                                   334877                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    71.38                       # Real time elapsed on the host
host_tick_rate                              799853588                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    14979970                       # Number of instructions simulated
sim_ops                                      23903934                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.057095                       # Number of seconds simulated
sim_ticks                                 57094620500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               40                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               85                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             25                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              25                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     85                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           11                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                   10000001                       # Number of instructions committed
system.cpu0.committedOps                     14509368                       # Number of ops (including micro ops) committed
system.cpu0.cpi                             11.418923                       # CPI: cycles per instruction
system.cpu0.discardedOps                      1920443                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    1871002                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                       365548                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    7295814                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                        28451                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       94218503                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.087574                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    2313318                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          247                       # TLB misses on write requests
system.cpu0.numCycles                       114189241                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass               1997      0.01%      0.01% # Class of committed instruction
system.cpu0.op_class_0::IntAlu                4979363     34.32%     34.33% # Class of committed instruction
system.cpu0.op_class_0::IntMult                    36      0.00%     34.33% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1447      0.01%     34.34% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd              1090392      7.52%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  112      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                  1140      0.01%     41.87% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     41.87% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                  1367      0.01%     41.88% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                    12      0.00%     41.88% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1866      0.01%     41.89% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                 1287      0.01%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 426      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                2      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::MemRead                 42409      0.29%     42.19% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               389289      2.68%     44.88% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead          1092474      7.53%     52.40% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite         6905749     47.60%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                14509368                       # Class of committed instruction
system.cpu0.tickCycles                       19970738                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   40                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               30                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               68                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             21                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              21                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     68                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           12                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                    4979969                       # Number of instructions committed
system.cpu1.committedOps                      9394566                       # Number of ops (including micro ops) committed
system.cpu1.cpi                             22.929696                       # CPI: cycles per instruction
system.cpu1.discardedOps                      3104409                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                     786248                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                         2019                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    4755497                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                        18127                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       98507603                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.043612                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    1964460                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          196                       # TLB misses on write requests
system.cpu1.numCycles                       114189173                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass               2098      0.02%      0.02% # Class of committed instruction
system.cpu1.op_class_0::IntAlu                4431728     47.17%     47.20% # Class of committed instruction
system.cpu1.op_class_0::IntMult                   641      0.01%     47.20% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1317      0.01%     47.22% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                  189      0.00%     47.22% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     47.22% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                   96      0.00%     47.22% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     47.22% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     47.22% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     47.22% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     47.22% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     47.22% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                   916      0.01%     47.23% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     47.23% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                   943      0.01%     47.24% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     0      0.00%     47.24% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1230      0.01%     47.25% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                  843      0.01%     47.26% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     47.26% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     47.26% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 388      0.00%     47.27% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     47.27% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     47.27% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     47.27% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     47.27% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     47.27% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     47.27% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     47.27% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     47.27% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     47.27% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     47.27% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     47.27% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     47.27% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     47.27% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     47.27% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     47.27% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     47.27% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     47.27% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     47.27% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     47.27% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     47.27% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     47.27% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     47.27% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     47.27% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     47.27% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     47.27% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     47.27% # Class of committed instruction
system.cpu1.op_class_0::MemRead                199681      2.13%     49.39% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               133412      1.42%     50.81% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead             1610      0.02%     50.83% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite         4619474     49.17%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                 9394566                       # Class of committed instruction
system.cpu1.tickCycles                       15681570                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   30                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1496855                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2994770                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1540193                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          165                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      3080452                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            165                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               9314                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1487791                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9064                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1488601                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1488600                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          9314                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      4492684                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      4492684                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4492684                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    191085120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    191085120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               191085120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1497915                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1497915    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1497915                       # Request fanout histogram
system.membus.reqLayer4.occupancy          9515985500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization              16.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         7813989000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             13.7                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  57094620500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      2302147                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         2302147                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      2302147                       # number of overall hits
system.cpu0.icache.overall_hits::total        2302147                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        11104                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         11104                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        11104                       # number of overall misses
system.cpu0.icache.overall_misses::total        11104                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    290896000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    290896000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    290896000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    290896000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      2313251                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      2313251                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      2313251                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      2313251                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.004800                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.004800                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.004800                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.004800                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 26197.406340                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 26197.406340                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 26197.406340                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 26197.406340                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        11088                       # number of writebacks
system.cpu0.icache.writebacks::total            11088                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        11104                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        11104                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        11104                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        11104                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    279792000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    279792000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    279792000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    279792000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.004800                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.004800                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.004800                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.004800                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 25197.406340                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 25197.406340                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 25197.406340                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 25197.406340                       # average overall mshr miss latency
system.cpu0.icache.replacements                 11088                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      2302147                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        2302147                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        11104                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        11104                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    290896000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    290896000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      2313251                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      2313251                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.004800                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.004800                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 26197.406340                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 26197.406340                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        11104                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        11104                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    279792000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    279792000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.004800                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.004800                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 25197.406340                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 25197.406340                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  57094620500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999757                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            2313251                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            11104                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           208.325919                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999757                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999985                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999985                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         18517112                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        18517112                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57094620500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57094620500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57094620500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57094620500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57094620500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57094620500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      7320283                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         7320283                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      7320283                       # number of overall hits
system.cpu0.dcache.overall_hits::total        7320283                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      1465562                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       1465562                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      1465562                       # number of overall misses
system.cpu0.dcache.overall_misses::total      1465562                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  97849565000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  97849565000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  97849565000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  97849565000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      8785845                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      8785845                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      8785845                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      8785845                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.166809                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.166809                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.166809                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.166809                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 66765.899361                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 66765.899361                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 66765.899361                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 66765.899361                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       912233                       # number of writebacks
system.cpu0.dcache.writebacks::total           912233                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data       545981                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       545981                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data       545981                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       545981                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       919581                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       919581                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       919581                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       919581                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  77868222500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  77868222500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  77868222500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  77868222500                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.104666                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.104666                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.104666                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.104666                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 84677.937561                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 84677.937561                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 84677.937561                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 84677.937561                       # average overall mshr miss latency
system.cpu0.dcache.replacements                919564                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      1495638                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1495638                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data         9375                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         9375                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data    346849000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    346849000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      1505013                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1505013                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.006229                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.006229                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 36997.226667                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 36997.226667                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          334                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          334                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data         9041                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9041                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data    322527500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    322527500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.006007                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006007                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 35673.874571                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 35673.874571                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      5824645                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       5824645                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1456187                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1456187                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  97502716000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  97502716000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      7280832                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7280832                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.200003                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.200003                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 66957.551468                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 66957.551468                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       545647                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       545647                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       910540                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       910540                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  77545695000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  77545695000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.125060                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.125060                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 85164.512267                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 85164.512267                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  57094620500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999772                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            8239863                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           919580                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             8.960463                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999772                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999986                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999986                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         71206340                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        71206340                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57094620500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  57094620500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57094620500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      1955530                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1955530                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      1955530                       # number of overall hits
system.cpu1.icache.overall_hits::total        1955530                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         8887                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          8887                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         8887                       # number of overall misses
system.cpu1.icache.overall_misses::total         8887                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    236791500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    236791500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    236791500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    236791500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      1964417                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1964417                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      1964417                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1964417                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.004524                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.004524                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.004524                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.004524                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 26644.705750                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 26644.705750                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 26644.705750                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 26644.705750                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         8871                       # number of writebacks
system.cpu1.icache.writebacks::total             8871                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         8887                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         8887                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         8887                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         8887                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    227904500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    227904500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    227904500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    227904500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.004524                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.004524                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.004524                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.004524                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 25644.705750                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 25644.705750                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 25644.705750                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 25644.705750                       # average overall mshr miss latency
system.cpu1.icache.replacements                  8871                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      1955530                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1955530                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         8887                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         8887                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    236791500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    236791500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      1964417                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1964417                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.004524                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.004524                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 26644.705750                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 26644.705750                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         8887                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         8887                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    227904500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    227904500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.004524                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.004524                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 25644.705750                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 25644.705750                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  57094620500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999746                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            1964417                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             8887                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           221.043884                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            92500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999746                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999984                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999984                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         15724223                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        15724223                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57094620500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57094620500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57094620500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57094620500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57094620500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57094620500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      4344609                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         4344609                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      4344609                       # number of overall hits
system.cpu1.dcache.overall_hits::total        4344609                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      1182971                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1182971                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      1182971                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1182971                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 102448524500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 102448524500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 102448524500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 102448524500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      5527580                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      5527580                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      5527580                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      5527580                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.214012                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.214012                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.214012                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.214012                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 86602.735401                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 86602.735401                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 86602.735401                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 86602.735401                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       586400                       # number of writebacks
system.cpu1.dcache.writebacks::total           586400                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       582284                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       582284                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       582284                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       582284                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       600687                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       600687                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       600687                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       600687                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  50825173500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  50825173500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  50825173500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  50825173500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.108671                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.108671                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.108671                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.108671                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 84611.742055                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 84611.742055                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 84611.742055                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 84611.742055                       # average overall mshr miss latency
system.cpu1.dcache.replacements                600670                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data       767314                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         767314                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data        16400                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        16400                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data    431508500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    431508500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data       783714                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       783714                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.020926                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.020926                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 26311.493902                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 26311.493902                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          301                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          301                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data        16099                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        16099                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data    401990500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    401990500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.020542                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.020542                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 24969.904963                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 24969.904963                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3577295                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3577295                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1166571                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1166571                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 102017016000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 102017016000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      4743866                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4743866                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.245911                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.245911                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 87450.327498                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 87450.327498                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       581983                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       581983                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       584588                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       584588                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  50423183000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  50423183000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.123230                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.123230                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 86254.221777                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 86254.221777                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  57094620500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999763                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            4945295                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           600686                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.232746                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           193500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999763                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999985                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999985                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         44821326                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        44821326                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57094620500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  57094620500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57094620500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                9093                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data                7506                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                7238                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               18506                       # number of demand (read+write) hits
system.l2.demand_hits::total                    42343                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               9093                       # number of overall hits
system.l2.overall_hits::.cpu0.data               7506                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               7238                       # number of overall hits
system.l2.overall_hits::.cpu1.data              18506                       # number of overall hits
system.l2.overall_hits::total                   42343                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              2011                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            912075                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1649                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            582181                       # number of demand (read+write) misses
system.l2.demand_misses::total                1497916                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             2011                       # number of overall misses
system.l2.overall_misses::.cpu0.data           912075                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1649                       # number of overall misses
system.l2.overall_misses::.cpu1.data           582181                       # number of overall misses
system.l2.overall_misses::total               1497916                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    162246500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  76401709500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    134176000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  49657919000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     126356051000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    162246500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  76401709500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    134176000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  49657919000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    126356051000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           11104                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          919581                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            8887                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          600687                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1540259                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          11104                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         919581                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           8887                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         600687                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1540259                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.181106                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.991838                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.185552                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.969192                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.972509                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.181106                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.991838                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.185552                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.969192                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.972509                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80679.512680                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 83766.915550                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 81368.101880                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 85296.358006                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84354.563941                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80679.512680                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 83766.915550                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 81368.101880                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 85296.358006                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84354.563941                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1487791                       # number of writebacks
system.l2.writebacks::total                   1487791                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         2011                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       912075                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1649                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       582181                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1497916                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         2011                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       912075                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1649                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       582181                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1497916                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    142136500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  67280969500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    117686000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  43836119000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 111376911000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    142136500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  67280969500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    117686000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  43836119000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 111376911000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.181106                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.991838                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.185552                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.969192                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.972509                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.181106                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.991838                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.185552                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.969192                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.972509                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70679.512680                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 73766.926514                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 71368.101880                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 75296.375182                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74354.577293                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70679.512680                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 73766.926514                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 71368.101880                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 75296.375182                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74354.577293                       # average overall mshr miss latency
system.l2.replacements                        1496999                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1498633                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1498633                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1498633                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1498633                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        19959                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            19959                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        19959                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        19959                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           21                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            21                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data             1396                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             5130                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  6526                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         909144                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         579458                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1488602                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  76158544000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  49421501500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  125580045500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       910540                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       584588                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1495128                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.998467                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.991225                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.995635                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 83769.506261                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 85289.186619                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84361.061923                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       909144                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       579458                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1488602                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  67067114000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  43626931500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 110694045500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.998467                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.991225                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.995635                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 73769.517260                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 75289.203877                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74361.075358                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          9093                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          7238                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              16331                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         2011                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1649                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3660                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    162246500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    134176000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    296422500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        11104                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         8887                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          19991                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.181106                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.185552                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.183082                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80679.512680                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 81368.101880                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80989.754098                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         2011                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1649                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3660                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    142136500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    117686000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    259822500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.181106                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.185552                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.183082                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70679.512680                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 71368.101880                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70989.754098                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data         6110                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        13376                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             19486                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         2931                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         2723                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            5654                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    243165500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    236417500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    479583000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data         9041                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data        16099                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         25140                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.324190                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.169141                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.224901                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 82963.323098                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 86822.438487                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84821.896003                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         2931                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         2723                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         5654                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    213855500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    209187500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    423043000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.324190                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.169141                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.224901                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 72963.323098                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 76822.438487                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74821.896003                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  57094620500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.613953                       # Cycle average of tags in use
system.l2.tags.total_refs                     3080429                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1498023                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.056330                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.174776                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.047337                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      509.731877                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        2.068087                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      509.591876                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000171                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.001999                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.497785                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.002020                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.497648                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999623                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          271                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          753                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  26141639                       # Number of tag accesses
system.l2.tags.data_accesses                 26141639                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57094620500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        128704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      58372736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        105536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      37259584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           95866560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       128704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       105536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        234240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     95218624                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        95218624                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           2011                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         912074                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1649                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         582181                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1497915                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1487791                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1487791                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          2254223                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1022385918                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          1848440                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        652593601                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1679082183                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      2254223                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      1848440                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4102663                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1667733723                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1667733723                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1667733723                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         2254223                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1022385918                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         1848440                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       652593601                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3346815905                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1487791.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      2011.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    912046.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1649.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    582165.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000127176250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        92782                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        92782                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4163564                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1397440                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1497915                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1487791                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1497915                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1487791                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     44                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             93581                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             93711                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             93642                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             93553                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             93912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             93477                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             93648                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             93424                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             93816                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             93630                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            93577                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            93615                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            93682                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            93525                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            93501                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            93577                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             92928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             92938                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             92873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             92945                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             93198                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             93016                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             93044                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             92797                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             93043                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             92866                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            92973                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            92929                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            93152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            93005                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            93089                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            92966                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.93                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.98                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  21260390500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 7489355000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             49345471750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14193.74                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32943.74                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1390499                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1385700                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.83                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.14                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1497915                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1487791                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  774731                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  582703                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  140228                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     205                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  23590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  67441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 106093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 106338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 102560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 104182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 102460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 102847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 103913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 100979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  95149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  96044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  96424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  92825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  92800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  92783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       209428                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    912.376187                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   826.234991                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   257.786317                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4952      2.36%      2.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         6728      3.21%      5.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5663      2.70%      8.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4751      2.27%     10.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         4939      2.36%     12.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4902      2.34%     15.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         5024      2.40%     17.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5416      2.59%     20.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       167053     79.77%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       209428                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        92782                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.143853                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.059543                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      4.311810                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          92724     99.94%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           45      0.05%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            9      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         92782                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        92782                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.035028                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.031373                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.369919                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            91856     99.00%     99.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              102      0.11%     99.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               66      0.07%     99.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              212      0.23%     99.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              368      0.40%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              160      0.17%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               18      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         92782                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               95863744                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2816                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                95216768                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                95866560                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             95218624                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1679.03                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1667.70                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1679.08                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1667.73                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        26.15                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    13.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   13.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   57094587000                       # Total gap between requests
system.mem_ctrls.avgGap                      19122.64                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       128704                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     58370944                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       105536                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     37258560                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     95216768                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 2254222.882521830499                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1022354531.632275223732                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 1848440.344743161928                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 652575666.038449287415                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1667701215.388584613800                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         2011                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       912074                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1649                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       582181                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1487791                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     59679750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  29632265250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     49978500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  19603548250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1458417372750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29676.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     32488.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     30308.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     33672.60                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks    980256.89                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.98                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            748864620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            398019600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          5347310220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3883800060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4506540480.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      23174862780                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2408660640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        40468058400                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        708.789340                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   5889438250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1906320000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  49298862250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            746494140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            396759660                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          5347488720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3882317580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4506540480.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      23213465460                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2376153120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        40469219160                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        708.809671                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5803503000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1906320000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  49384797500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  57094620500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp             45131                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2986424                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        19959                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           30809                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1495128                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1495126                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         19991                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        25140                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        33296                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      2758725                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        26645                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1802043                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4620709                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1420288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    117236032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1136512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     75973504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              195766336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1496999                       # Total snoops (count)
system.tol2bus.snoopTraffic                  95218624                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3037258                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000054                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.007370                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3037093     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    165      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3037258                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3058818000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.4                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         901048960                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          13339981                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1379431376                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          16671469                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  57094620500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
