Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Wed Apr  8 18:14:20 2015
| Host         : paasei running 64-bit Scientific Linux release 6.5 (Carbon)
| Command      : report_timing -delay_type min -max_paths 10 -sort_by group -input_pins -file postplace_timing_min.rpt
| Design       : LU8PEEng
| Device       : xcku035-ffva1156
| Speed File   : -3  PREVIEW 1.10 09-18-2014
-----------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.029ns  (arrival time - required time)
  Source:                 compBlock/conBlock/nextTopIdxCounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@19.250ns period=38.500ns})
  Destination:            compBlock/conBlock/topWriteAddrDelay6_reg[7]_srl26/D
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@19.250ns period=38.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.088ns (27.848%)  route 0.228ns (72.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.259ns
    Source Clock Delay      (SCD):    2.859ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Net Delay (Source):      2.002ns (routing 0.842ns, distribution 1.160ns)
  Clock Net Delay (Destination): 2.240ns (routing 0.922ns, distribution 1.318ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     0.451 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     0.480    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.023     0.503 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.295     0.798    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.857 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=4985, estimated)     2.002     2.859    compBlock/conBlock/clk_IBUF_BUFG
    SLICE_X40Y109                                                     r  compBlock/conBlock/nextTopIdxCounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y109        FDRE (Prop_FDRE_C_Q)         0.088     2.947 r  compBlock/conBlock/nextTopIdxCounter_reg[7]/Q
                         net (fo=4, estimated)        0.228     3.175    compBlock/conBlock/nextTopIdxCounter[7]
    SLICE_X38Y108        SRLC32E                                      r  compBlock/conBlock/topWriteAddrDelay6_reg[7]_srl26/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.594    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.039     0.633 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     0.952    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.067     1.019 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=4985, estimated)     2.240     3.259    compBlock/conBlock/clk_IBUF_BUFG
    SLICE_X38Y108                                                     r  compBlock/conBlock/topWriteAddrDelay6_reg[7]_srl26/CLK
                         clock pessimism             -0.307     2.952    
    SLICE_X38Y108        SRLC32E (Hold_SRLC32E_CLK_D)
                                                      0.252     3.204    compBlock/conBlock/topWriteAddrDelay6_reg[7]_srl26
  -------------------------------------------------------------------
                         required time                         -3.204    
                         arrival time                           3.175    
  -------------------------------------------------------------------
                         slack                                 -0.029    

Slack (VIOLATED) :        -0.011ns  (arrival time - required time)
  Source:                 compBlock/conBlock/nextTopIdxCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@19.250ns period=38.500ns})
  Destination:            compBlock/conBlock/topWriteAddrDelay6_reg[2]_srl26/D
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@19.250ns period=38.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.051ns (36.665%)  route 0.088ns (63.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.230ns
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Net Delay (Source):      1.276ns (routing 0.592ns, distribution 0.684ns)
  Clock Net Delay (Destination): 1.474ns (routing 0.670ns, distribution 0.804ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     0.382    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.015     0.397 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.174     0.571    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.027     0.598 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=4985, estimated)     1.276     1.874    compBlock/conBlock/clk_IBUF_BUFG
    SLICE_X41Y108                                                     r  compBlock/conBlock/nextTopIdxCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y108        FDRE (Prop_FDRE_C_Q)         0.051     1.925 r  compBlock/conBlock/nextTopIdxCounter_reg[2]/Q
                         net (fo=8, estimated)        0.088     2.013    compBlock/conBlock/nextTopIdxCounter[2]
    SLICE_X40Y108        SRLC32E                                      r  compBlock/conBlock/topWriteAddrDelay6_reg[2]_srl26/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.512    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.024     0.536 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.190     0.725    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.031     0.756 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=4985, estimated)     1.474     2.230    compBlock/conBlock/clk_IBUF_BUFG
    SLICE_X40Y108                                                     r  compBlock/conBlock/topWriteAddrDelay6_reg[2]_srl26/CLK
                         clock pessimism             -0.326     1.904    
    SLICE_X40Y108        SRLC32E (Hold_SRLC32E_CLK_D)
                                                      0.120     2.024    compBlock/conBlock/topWriteAddrDelay6_reg[2]_srl26
  -------------------------------------------------------------------
                         required time                         -2.024    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                 -0.011    

Slack (MET) :             0.005ns  (arrival time - required time)
  Source:                 compBlock/conBlock/curWriteAddrDelay27_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@19.250ns period=38.500ns})
  Destination:            compBlock/conBlock/curWriteAddrDelay26_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@19.250ns period=38.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.051ns (25.203%)  route 0.151ns (74.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.259ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Net Delay (Source):      1.284ns (routing 0.592ns, distribution 0.692ns)
  Clock Net Delay (Destination): 1.503ns (routing 0.670ns, distribution 0.833ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     0.382    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.015     0.397 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.174     0.571    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.027     0.598 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=4985, estimated)     1.284     1.882    compBlock/conBlock/clk_IBUF_BUFG
    SLICE_X48Y119                                                     r  compBlock/conBlock/curWriteAddrDelay27_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y119        FDRE (Prop_FDRE_C_Q)         0.051     1.933 r  compBlock/conBlock/curWriteAddrDelay27_reg[4]/Q
                         net (fo=1, estimated)        0.151     2.084    compBlock/conBlock/curWriteAddrDelay27[4]
    SLICE_X48Y120        FDRE                                         r  compBlock/conBlock/curWriteAddrDelay26_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.512    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.024     0.536 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.190     0.725    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.031     0.756 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=4985, estimated)     1.503     2.259    compBlock/conBlock/clk_IBUF_BUFG
    SLICE_X48Y120                                                     r  compBlock/conBlock/curWriteAddrDelay26_reg[4]/C
                         clock pessimism             -0.236     2.023    
    SLICE_X48Y120        FDRE (Hold_FDRE_C_D)         0.056     2.079    compBlock/conBlock/curWriteAddrDelay26_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.079    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.006ns  (arrival time - required time)
  Source:                 compBlock/conBlock/nextTopIdxCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@19.250ns period=38.500ns})
  Destination:            compBlock/conBlock/topWriteAddrDelay6_reg[4]_srl26/D
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@19.250ns period=38.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.052ns (28.105%)  route 0.133ns (71.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.228ns
    Source Clock Delay      (SCD):    1.876ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Net Delay (Source):      1.278ns (routing 0.592ns, distribution 0.686ns)
  Clock Net Delay (Destination): 1.472ns (routing 0.670ns, distribution 0.802ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     0.382    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.015     0.397 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.174     0.571    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.027     0.598 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=4985, estimated)     1.278     1.876    compBlock/conBlock/clk_IBUF_BUFG
    SLICE_X40Y110                                                     r  compBlock/conBlock/nextTopIdxCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y110        FDRE (Prop_FDRE_C_Q)         0.052     1.928 r  compBlock/conBlock/nextTopIdxCounter_reg[4]/Q
                         net (fo=6, estimated)        0.133     2.061    compBlock/conBlock/nextTopIdxCounter[4]
    SLICE_X38Y108        SRLC32E                                      r  compBlock/conBlock/topWriteAddrDelay6_reg[4]_srl26/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.512    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.024     0.536 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.190     0.725    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.031     0.756 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=4985, estimated)     1.472     2.228    compBlock/conBlock/clk_IBUF_BUFG
    SLICE_X38Y108                                                     r  compBlock/conBlock/topWriteAddrDelay6_reg[4]_srl26/CLK
                         clock pessimism             -0.293     1.936    
    SLICE_X38Y108        SRLC32E (Hold_SRLC32E_CLK_D)
                                                      0.120     2.056    compBlock/conBlock/topWriteAddrDelay6_reg[4]_srl26
  -------------------------------------------------------------------
                         required time                         -2.056    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 compBlock/conBlock/leftWriteEnDelay_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@19.250ns period=38.500ns})
  Destination:            compBlock/conBlock/leftWriteEnDelay_reg[0]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@19.250ns period=38.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.052ns (26.917%)  route 0.141ns (73.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.234ns
    Source Clock Delay      (SCD):    1.880ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Net Delay (Source):      1.282ns (routing 0.592ns, distribution 0.690ns)
  Clock Net Delay (Destination): 1.478ns (routing 0.670ns, distribution 0.808ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     0.382    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.015     0.397 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.174     0.571    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.027     0.598 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=4985, estimated)     1.282     1.880    compBlock/conBlock/clk_IBUF_BUFG
    SLICE_X45Y104                                                     r  compBlock/conBlock/leftWriteEnDelay_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y104        FDSE (Prop_FDSE_C_Q)         0.052     1.932 r  compBlock/conBlock/leftWriteEnDelay_reg[4]/Q
                         net (fo=1, estimated)        0.141     2.073    compBlock/conBlock/p_6_in
    SLICE_X43Y104        SRL16E                                       r  compBlock/conBlock/leftWriteEnDelay_reg[0]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.512    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.024     0.536 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.190     0.725    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.031     0.756 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=4985, estimated)     1.478     2.234    compBlock/conBlock/clk_IBUF_BUFG
    SLICE_X43Y104                                                     r  compBlock/conBlock/leftWriteEnDelay_reg[0]_srl4/CLK
                         clock pessimism             -0.293     1.942    
    SLICE_X43Y104        SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     2.062    compBlock/conBlock/leftWriteEnDelay_reg[0]_srl4
  -------------------------------------------------------------------
                         required time                         -2.062    
                         arrival time                           2.073    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 compBlock/conBlock/nextTopIdxCounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@19.250ns period=38.500ns})
  Destination:            compBlock/conBlock/topWriteAddrDelay6_reg[5]_srl26/D
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@19.250ns period=38.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.051ns (26.456%)  route 0.142ns (73.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.228ns
    Source Clock Delay      (SCD):    1.876ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Net Delay (Source):      1.278ns (routing 0.592ns, distribution 0.686ns)
  Clock Net Delay (Destination): 1.472ns (routing 0.670ns, distribution 0.802ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     0.382    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.015     0.397 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.174     0.571    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.027     0.598 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=4985, estimated)     1.278     1.876    compBlock/conBlock/clk_IBUF_BUFG
    SLICE_X40Y110                                                     r  compBlock/conBlock/nextTopIdxCounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y110        FDRE (Prop_FDRE_C_Q)         0.051     1.927 r  compBlock/conBlock/nextTopIdxCounter_reg[5]/Q
                         net (fo=5, estimated)        0.142     2.069    compBlock/conBlock/nextTopIdxCounter[5]
    SLICE_X38Y108        SRLC32E                                      r  compBlock/conBlock/topWriteAddrDelay6_reg[5]_srl26/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.512    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.024     0.536 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.190     0.725    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.031     0.756 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=4985, estimated)     1.472     2.228    compBlock/conBlock/clk_IBUF_BUFG
    SLICE_X38Y108                                                     r  compBlock/conBlock/topWriteAddrDelay6_reg[5]_srl26/CLK
                         clock pessimism             -0.293     1.936    
    SLICE_X38Y108        SRLC32E (Hold_SRLC32E_CLK_D)
                                                      0.120     2.056    compBlock/conBlock/topWriteAddrDelay6_reg[5]_srl26
  -------------------------------------------------------------------
                         required time                         -2.056    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 DTU/rdata_store/q_reg[120]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@19.250ns period=38.500ns})
  Destination:            compBlock/curWriteData0Reg0_reg[184]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@19.250ns period=38.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.066ns (38.537%)  route 0.105ns (61.463%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.171ns
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Net Delay (Source):      1.192ns (routing 0.592ns, distribution 0.600ns)
  Clock Net Delay (Destination): 1.415ns (routing 0.670ns, distribution 0.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     0.382    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.015     0.397 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.174     0.571    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.027     0.598 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=4985, estimated)     1.192     1.790    DTU/rdata_store/clk_IBUF_BUFG
    SLICE_X23Y101                                                     r  DTU/rdata_store/q_reg[120]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y101        FDRE (Prop_FDRE_C_Q)         0.051     1.841 r  DTU/rdata_store/q_reg[120]/Q
                         net (fo=4, estimated)        0.089     1.930    compBlock/PE5/I54[24]
    SLICE_X24Y101                                                     r  compBlock/PE5/curWriteData0Reg0[184]_i_1/I4
    SLICE_X24Y101        LUT5 (Prop_LUT5_I4_O)        0.015     1.945 r  compBlock/PE5/curWriteData0Reg0[184]_i_1/O
                         net (fo=1, routed)           0.016     1.961    compBlock/n_19_PE5
    SLICE_X24Y101        FDRE                                         r  compBlock/curWriteData0Reg0_reg[184]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.512    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.024     0.536 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.190     0.725    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.031     0.756 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=4985, estimated)     1.415     2.171    compBlock/clk_IBUF_BUFG
    SLICE_X24Y101                                                     r  compBlock/curWriteData0Reg0_reg[184]/C
                         clock pessimism             -0.280     1.891    
    SLICE_X24Y101        FDRE (Hold_FDRE_C_D)         0.056     1.947    compBlock/curWriteData0Reg0_reg[184]
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 compBlock/conBlock/i1modk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@19.250ns period=38.500ns})
  Destination:            compBlock/conBlock/topWriteSelDelay6_reg[1]_srl26/D
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@19.250ns period=38.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.052ns (29.115%)  route 0.127ns (70.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.230ns
    Source Clock Delay      (SCD):    1.875ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Net Delay (Source):      1.277ns (routing 0.592ns, distribution 0.685ns)
  Clock Net Delay (Destination): 1.474ns (routing 0.670ns, distribution 0.804ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     0.382    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.015     0.397 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.174     0.571    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.027     0.598 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=4985, estimated)     1.277     1.875    compBlock/conBlock/clk_IBUF_BUFG
    SLICE_X41Y105                                                     r  compBlock/conBlock/i1modk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y105        FDRE (Prop_FDRE_C_Q)         0.052     1.927 r  compBlock/conBlock/i1modk_reg[1]/Q
                         net (fo=9, estimated)        0.127     2.054    compBlock/conBlock/n_0_i1modk_reg[1]
    SLICE_X40Y104        SRLC32E                                      r  compBlock/conBlock/topWriteSelDelay6_reg[1]_srl26/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.512    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.024     0.536 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.190     0.725    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.031     0.756 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=4985, estimated)     1.474     2.230    compBlock/conBlock/clk_IBUF_BUFG
    SLICE_X40Y104                                                     r  compBlock/conBlock/topWriteSelDelay6_reg[1]_srl26/CLK
                         clock pessimism             -0.318     1.912    
    SLICE_X40Y104        SRLC32E (Hold_SRLC32E_CLK_D)
                                                      0.120     2.032    compBlock/conBlock/topWriteSelDelay6_reg[1]_srl26
  -------------------------------------------------------------------
                         required time                         -2.032    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 compBlock/conBlock/nextTopIdxCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@19.250ns period=38.500ns})
  Destination:            compBlock/conBlock/topWriteAddrDelay6_reg[1]_srl26/D
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@19.250ns period=38.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.051ns (29.591%)  route 0.121ns (70.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.230ns
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Net Delay (Source):      1.276ns (routing 0.592ns, distribution 0.684ns)
  Clock Net Delay (Destination): 1.474ns (routing 0.670ns, distribution 0.804ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     0.382    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.015     0.397 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.174     0.571    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.027     0.598 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=4985, estimated)     1.276     1.874    compBlock/conBlock/clk_IBUF_BUFG
    SLICE_X41Y108                                                     r  compBlock/conBlock/nextTopIdxCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y108        FDRE (Prop_FDRE_C_Q)         0.051     1.925 r  compBlock/conBlock/nextTopIdxCounter_reg[1]/Q
                         net (fo=9, estimated)        0.121     2.046    compBlock/conBlock/nextTopIdxCounter[1]
    SLICE_X40Y108        SRLC32E                                      r  compBlock/conBlock/topWriteAddrDelay6_reg[1]_srl26/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.512    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.024     0.536 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.190     0.725    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.031     0.756 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=4985, estimated)     1.474     2.230    compBlock/conBlock/clk_IBUF_BUFG
    SLICE_X40Y108                                                     r  compBlock/conBlock/topWriteAddrDelay6_reg[1]_srl26/CLK
                         clock pessimism             -0.326     1.904    
    SLICE_X40Y108        SRLC32E (Hold_SRLC32E_CLK_D)
                                                      0.120     2.024    compBlock/conBlock/topWriteAddrDelay6_reg[1]_srl26
  -------------------------------------------------------------------
                         required time                         -2.024    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 compBlock/conBlock/nextTopIdxCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@19.250ns period=38.500ns})
  Destination:            compBlock/conBlock/topWriteAddrDelay6_reg[3]_srl26/D
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@19.250ns period=38.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.051ns (29.591%)  route 0.121ns (70.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.230ns
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Net Delay (Source):      1.276ns (routing 0.592ns, distribution 0.684ns)
  Clock Net Delay (Destination): 1.474ns (routing 0.670ns, distribution 0.804ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     0.382    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.015     0.397 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.174     0.571    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.027     0.598 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=4985, estimated)     1.276     1.874    compBlock/conBlock/clk_IBUF_BUFG
    SLICE_X41Y111                                                     r  compBlock/conBlock/nextTopIdxCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y111        FDRE (Prop_FDRE_C_Q)         0.051     1.925 r  compBlock/conBlock/nextTopIdxCounter_reg[3]/Q
                         net (fo=7, estimated)        0.121     2.046    compBlock/conBlock/nextTopIdxCounter[3]
    SLICE_X40Y111        SRLC32E                                      r  compBlock/conBlock/topWriteAddrDelay6_reg[3]_srl26/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.512    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.024     0.536 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.190     0.725    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.031     0.756 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=4985, estimated)     1.474     2.230    compBlock/conBlock/clk_IBUF_BUFG
    SLICE_X40Y111                                                     r  compBlock/conBlock/topWriteAddrDelay6_reg[3]_srl26/CLK
                         clock pessimism             -0.326     1.904    
    SLICE_X40Y111        SRLC32E (Hold_SRLC32E_CLK_D)
                                                      0.120     2.024    compBlock/conBlock/topWriteAddrDelay6_reg[3]_srl26
  -------------------------------------------------------------------
                         required time                         -2.024    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.023    




