// Seed: 1332629067
module module_0 (
    input wor id_0,
    input wor id_1,
    output supply0 id_2,
    output tri1 id_3,
    input tri1 id_4,
    input tri id_5,
    output tri0 id_6,
    output wor id_7,
    input wire id_8,
    input wand id_9,
    input wor id_10,
    input tri1 id_11,
    input tri1 id_12,
    output wand id_13
);
  wire id_15;
  wire id_16, id_17;
endmodule
module module_1 (
    input wand id_0,
    input supply0 id_1,
    output uwire id_2,
    output tri id_3
    , id_15,
    input wand id_4,
    input tri1 id_5,
    input wire id_6,
    input uwire id_7,
    input uwire id_8,
    output logic id_9,
    input uwire id_10,
    input wire id_11,
    input uwire id_12,
    input uwire id_13
);
  always id_9 = #1 1;
  module_0(
      id_8, id_11, id_3, id_3, id_4, id_4, id_2, id_2, id_1, id_12, id_1, id_7, id_7, id_3
  );
endmodule
