{"vcs1":{"timestamp_begin":1681612752.886311297, "rt":0.58, "ut":0.19, "st":0.13}}
{"vcselab":{"timestamp_begin":1681612753.497763464, "rt":1.17, "ut":0.20, "st":0.12}}
{"link":{"timestamp_begin":1681612754.692007171, "rt":0.81, "ut":0.06, "st":0.36}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681612752.587350675}
{"VCS_COMP_START_TIME": 1681612752.587350675}
{"VCS_COMP_END_TIME": 1681612756.203137414}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338300}}
{"stitch_vcselab": {"peak_mem": 222664}}
