

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_VITIS_LOOP_15_2'
================================================================
* Date:           Thu Jan 29 14:28:02 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.385 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       66|       66|  0.660 us|  0.660 us|   65|   65|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_15_2  |       64|       64|         2|          1|          1|    64|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    169|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     45|    -|
|Register         |        -|    -|      34|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      34|    214|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln15_fu_109_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln17_1_fu_152_p2     |         +|   0|  0|  32|          25|          25|
    |add_ln17_2_fu_119_p2     |         +|   0|  0|  21|          14|          14|
    |add_ln17_fu_146_p2       |         +|   0|  0|  31|          24|          24|
    |and_ln17_fu_180_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln15_fu_103_p2      |      icmp|   0|  0|  15|           7|           8|
    |select_ln17_1_fu_200_p3  |    select|   0|  0|  24|           1|          24|
    |select_ln17_fu_192_p3    |    select|   0|  0|  24|           1|          23|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln17_1_fu_186_p2     |       xor|   0|  0|   2|           1|           1|
    |xor_ln17_fu_174_p2       |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 169|          83|         125|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j       |   9|          2|    7|         14|
    |empty_fu_56              |   9|          2|   24|         48|
    |j_1_fu_60                |   9|          2|    7|         14|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   40|         80|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |empty_fu_56              |  24|   0|   24|          0|
    |j_1_fu_60                |   7|   0|    7|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  34|   0|   34|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+-------------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+--------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_15_2|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_15_2|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_15_2|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_15_2|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_15_2|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_15_2|  return value|
|zext_ln26     |   in|   14|     ap_none|                            zext_ln26|        scalar|
|A_address0    |  out|   14|   ap_memory|                                    A|         array|
|A_ce0         |  out|    1|   ap_memory|                                    A|         array|
|A_q0          |   in|   24|   ap_memory|                                    A|         array|
|p_out         |  out|   24|      ap_vld|                                p_out|       pointer|
|p_out_ap_vld  |  out|    1|      ap_vld|                                p_out|       pointer|
+--------------+-----+-----+------------+-------------------------------------+--------------+

