****************************************
Report : constraint
        -all_violators
Design : riscv_core
Version: O-2018.06-SP1
Date   : Thu Mar  7 01:26:11 2024
****************************************

   late_timing
   -----------

Endpoint                         Path Delay     Path Required       CRP    Slack Group    Scenario
----------------------------------------------------------------------------------------------------------
No paths.

   early_timing
   -----------

Endpoint                         Path Delay     Path Required       CRP    Slack Group    Scenario
----------------------------------------------------------------------------------------------------------
No paths.

   Mode: func Corner: slow
   Scenario: func_slow
  ---------------------------------------------------------------------------
   Number of max_transition violation(s): 0

   Mode: func Corner: slow
   Scenario: func_slow
   max_capacitance                                                             
                             Required        Actual                            
   Net                      Capacitance    Capacitance       Slack  Violation  
  ---------------------------------------------------------------------------
   id_stage_i/n20              57.08          93.15         -36.07  (VIOLATED) 
     PIN : id_stage_i/U1603/X    57.08        93.15         -36.07  (VIOLATED) 

   id_stage_i/n18              57.08          91.39         -34.31  (VIOLATED) 
     PIN : id_stage_i/U1601/X    57.08        91.39         -34.31  (VIOLATED) 

   id_stage_i/n21              57.08          88.53         -31.45  (VIOLATED) 
     PIN : id_stage_i/U1599/X    57.08        88.53         -31.45  (VIOLATED) 

   id_stage_i/n17              57.08          85.89         -28.81  (VIOLATED) 
     PIN : id_stage_i/U1598/X    57.08        85.89         -28.81  (VIOLATED) 

   id_stage_i/n22              57.08          84.14         -27.06  (VIOLATED) 
     PIN : id_stage_i/U1604/X    57.08        84.14         -27.06  (VIOLATED) 

   id_stage_i/n19              57.08          79.01         -21.93  (VIOLATED) 
     PIN : id_stage_i/U1597/X    57.08        79.01         -21.93  (VIOLATED) 

   id_stage_i/n527             57.08          75.27         -18.19  (VIOLATED) 
     PIN : id_stage_i/U1809/X    57.08        75.27         -18.19  (VIOLATED) 

   if_stage_i/n196             57.08          71.92         -14.84  (VIOLATED) 
     PIN : if_stage_i/U323/X    57.08         71.92         -14.84  (VIOLATED) 

   data_be_o[3]                29.25          41.92         -12.67  (VIOLATED) 
     PIN : load_store_unit_i/U406/X    29.25    41.92       -12.67  (VIOLATED) 

   ex_stage_i/mult_i/short_imm[4]     9.97    15.80          -5.83  (VIOLATED) 
     PIN : ex_stage_i/mult_i/U43/X     9.97    15.80         -5.83  (VIOLATED) 

   id_stage_i/registers_i/n103    25.14       28.84          -3.70  (VIOLATED) 
     PIN : id_stage_i/registers_i/U1907/X    25.14    28.84    -3.70 (VIOLATED)

   if_stage_i/prefetch_32_prefetch_buffer_i/fifo_clear     9.97    11.30    -1.33 (VIOLATED)
     PIN : if_stage_i/prefetch_32_prefetch_buffer_i/U229/X     9.97    11.30    -1.33 (VIOLATED)

   id_stage_i/registers_i/n142    25.14       25.81          -0.67  (VIOLATED) 
     PIN : id_stage_i/registers_i/U1909/X    25.14    25.81    -0.67 (VIOLATED)

  ---------------------------------------------------------------------------
   Number of max_capacitance violation(s): 13


   Mode: func Corner: slow
   Scenario: func_slow
  ---------------------------------------------------------------------------
   Number of min_capacitance violation(s): 0

   Total number of violation(s): 13
1
