# Compile of const_div.v was successful.
# Compile of const_div_tb.v was successful.
# Compile of const_div.v was successful.
# Compile of const_div_tb.v was successful.
# Compile of fm_transmitter.v was successful.
# Compile of mypll.v was successful.
# Compile of simple_uart_receiver.v was successful.
# Compile of one_hot_div.v was successful.
# Compile of one_hot_div_tb.v was successful.
# Compile of prog_div.v was successful.
# Compile of prog_div_tb.v was successful.
# Compile of nco.v was successful.
# Compile of nco_tb.v was successful with warnings.
# 13 compiles, 0 failed with no errors.
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:20:04 on Nov 17,2020
# vlog -reportprogress 300 hw/nco/nco.v hw/nco/nco_tb.v 
# -- Compiling module nco
# -- Compiling module testbench
# ** Warning: hw/nco/nco_tb.v(26): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	testbench
# End time: 20:20:04 on Nov 17,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vsim work.testbench 
# Start time: 20:20:04 on Nov 17,2020
# Loading work.testbench
# Loading work.nco
# ** Note: $finish    : hw/nco/nco_tb.v(31)
#    Time: 10 ms  Iteration: 0  Instance: /testbench
# 1
# Break in Module testbench at hw/nco/nco_tb.v line 31
# 0 ps
# 10500 us
# Compile of const_div.v was successful.
# Compile of const_div_tb.v was successful.
# Compile of const_div.v was successful.
# Compile of const_div_tb.v was successful.
# Compile of fm_transmitter.v was successful.
# Compile of mypll.v was successful.
# Compile of simple_uart_receiver.v was successful.
# Compile of one_hot_div.v was successful.
# Compile of one_hot_div_tb.v was successful.
# Compile of prog_div.v was successful.
# Compile of prog_div_tb.v was successful.
# Compile of nco.v was successful.
# Compile of nco_tb.v was successful with warnings.
# 13 compiles, 0 failed with no errors.
quit -sim
# End time: 20:21:21 on Nov 17,2020, Elapsed time: 0:01:17
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:21:23 on Nov 17,2020
# vlog -reportprogress 300 hw/nco/nco.v hw/nco/nco_tb.v 
# -- Compiling module nco
# -- Compiling module testbench
# ** Warning: hw/nco/nco_tb.v(26): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	testbench
# End time: 20:21:23 on Nov 17,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vsim work.testbench 
# Start time: 20:21:24 on Nov 17,2020
# Loading work.testbench
# Loading work.nco
# ** Note: $finish    : hw/nco/nco_tb.v(31)
#    Time: 10 ms  Iteration: 0  Instance: /testbench
# 1
# Break in Module testbench at hw/nco/nco_tb.v line 31
# 0 ps
# 10500 us
# Compile of const_div.v was successful.
# Compile of const_div_tb.v was successful.
# Compile of const_div.v was successful.
# Compile of const_div_tb.v was successful.
# Compile of fm_transmitter.v was successful.
# Compile of mypll.v was successful.
# Compile of simple_uart_receiver.v was successful.
# Compile of one_hot_div.v was successful.
# Compile of one_hot_div_tb.v was successful.
# Compile of prog_div.v was successful.
# Compile of prog_div_tb.v was successful.
# Compile of nco.v was successful.
# Compile of nco_tb.v was successful.
# 13 compiles, 0 failed with no errors.
quit -sim
# End time: 20:24:55 on Nov 17,2020, Elapsed time: 0:03:31
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:25:00 on Nov 17,2020
# vlog -reportprogress 300 hw/nco/nco.v hw/nco/nco_tb.v 
# -- Compiling module nco
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 20:25:00 on Nov 17,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.testbench 
# Start time: 20:25:00 on Nov 17,2020
# Loading work.testbench
# Loading work.nco
# ** Note: $finish    : hw/nco/nco_tb.v(31)
#    Time: 10 ms  Iteration: 0  Instance: /testbench
# 1
# Break in Module testbench at hw/nco/nco_tb.v line 31
# 0 ps
# 10500 us
quit -sim
# End time: 20:25:41 on Nov 17,2020, Elapsed time: 0:00:41
# Errors: 0, Warnings: 1
# Compile of const_div.v was successful.
# Compile of const_div_tb.v was successful.
# Compile of const_div.v was successful.
# Compile of const_div_tb.v was successful.
# Compile of fm_transmitter.v was successful.
# Compile of mypll.v was successful.
# Compile of simple_uart_receiver.v was successful.
# Compile of one_hot_div.v was successful.
# Compile of one_hot_div_tb.v was successful.
# Compile of prog_div.v was successful.
# Compile of prog_div_tb.v was successful.
# Compile of nco.v was successful.
# Compile of nco_tb.v was successful.
# 13 compiles, 0 failed with no errors.
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:29:44 on Nov 17,2020
# vlog -reportprogress 300 hw/nco/nco.v hw/nco/nco_tb.v 
# -- Compiling module nco
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 20:29:44 on Nov 17,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.testbench 
# Start time: 20:29:44 on Nov 17,2020
# Loading work.testbench
# Loading work.nco
# ** Note: $finish    : hw/nco/nco_tb.v(31)
#    Time: 10 ms  Iteration: 0  Instance: /testbench
# 1
# Break in Module testbench at hw/nco/nco_tb.v line 31
# 0 ps
# 10500 us
quit -sim
# End time: 20:31:29 on Nov 17,2020, Elapsed time: 0:01:45
# Errors: 0, Warnings: 2
# Compile of const_div.v was successful.
# Compile of const_div_tb.v was successful.
# Compile of const_div.v was successful.
# Compile of const_div_tb.v was successful.
# Compile of fm_transmitter.v was successful.
# Compile of mypll.v was successful.
# Compile of simple_uart_receiver.v was successful.
# Compile of one_hot_div.v was successful.
# Compile of one_hot_div_tb.v was successful.
# Compile of prog_div.v was successful.
# Compile of prog_div_tb.v was successful.
# Compile of nco.v was successful.
# Compile of nco_tb.v was successful.
# 13 compiles, 0 failed with no errors.
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:32:05 on Nov 17,2020
# vlog -reportprogress 300 hw/nco/nco.v hw/nco/nco_tb.v 
# -- Compiling module nco
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 20:32:05 on Nov 17,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.testbench 
# Start time: 20:32:05 on Nov 17,2020
# Loading work.testbench
# Loading work.nco
# ** Note: $finish    : hw/nco/nco_tb.v(31)
#    Time: 10 ms  Iteration: 0  Instance: /testbench
# 1
# Break in Module testbench at hw/nco/nco_tb.v line 31
# 0 ps
# 10500 us
quit -sim
# End time: 20:32:39 on Nov 17,2020, Elapsed time: 0:00:34
# Errors: 0, Warnings: 2
# Compile of const_div.v was successful.
# Compile of const_div_tb.v was successful.
# Compile of const_div.v was successful.
# Compile of const_div_tb.v was successful.
# Compile of fm_transmitter.v was successful.
# Compile of mypll.v was successful.
# Compile of simple_uart_receiver.v was successful.
# Compile of one_hot_div.v was successful.
# Compile of one_hot_div_tb.v was successful.
# Compile of prog_div.v was successful.
# Compile of prog_div_tb.v was successful.
# Compile of nco.v was successful.
# Compile of nco_tb.v was successful.
# 13 compiles, 0 failed with no errors.
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:37:29 on Nov 17,2020
# vlog -reportprogress 300 hw/nco/nco.v hw/nco/nco_tb.v 
# -- Compiling module nco
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 20:37:29 on Nov 17,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.testbench 
# Start time: 20:37:30 on Nov 17,2020
# Loading work.testbench
# Loading work.nco
# ** Note: $finish    : hw/nco/nco_tb.v(33)
#    Time: 10 ms  Iteration: 0  Instance: /testbench
# 1
# Break in Module testbench at hw/nco/nco_tb.v line 33
# 0 ps
# 10500 us
quit -sim
# End time: 20:42:56 on Nov 17,2020, Elapsed time: 0:05:26
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:44:27 on Nov 17,2020
# vlog -reportprogress 300 hw/nco/nco.v hw/nco/nco_tb.v 
# -- Compiling module nco
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 20:44:27 on Nov 17,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.testbench 
# Start time: 20:44:27 on Nov 17,2020
# Loading work.testbench
# Loading work.nco
# ** Note: $finish    : hw/nco/nco_tb.v(33)
#    Time: 10 ms  Iteration: 0  Instance: /testbench
# 1
# Break in Module testbench at hw/nco/nco_tb.v line 33
# 0 ps
# 10500 us
quit -sim
# End time: 21:04:48 on Nov 17,2020, Elapsed time: 0:20:21
# Errors: 0, Warnings: 1
# Compile of const_div.v was successful.
# Compile of const_div_tb.v was successful.
# Compile of const_div.v was successful.
# Compile of const_div_tb.v was successful.
# Compile of fm_transmitter.v was successful.
# Compile of mypll.v was successful.
# Compile of simple_uart_receiver.v was successful.
# Compile of one_hot_div.v was successful.
# Compile of one_hot_div_tb.v was successful.
# Compile of prog_div.v was successful.
# Compile of prog_div_tb.v was successful.
# Compile of nco.v was successful.
# Compile of nco_tb.v was successful.
# 13 compiles, 0 failed with no errors.
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:06:25 on Nov 17,2020
# vlog -reportprogress 300 hw/nco/nco.v hw/nco/nco_tb.v 
# -- Compiling module nco
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 21:06:25 on Nov 17,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.testbench 
# Start time: 21:06:25 on Nov 17,2020
# Loading work.testbench
# Loading work.nco
# ** Note: $finish    : hw/nco/nco_tb.v(33)
#    Time: 1 ms  Iteration: 0  Instance: /testbench
# 1
# Break in Module testbench at hw/nco/nco_tb.v line 33
# 0 ps
# 1050 us
quit -sim
# End time: 21:31:07 on Nov 17,2020, Elapsed time: 0:24:42
# Errors: 0, Warnings: 3
