<def f='llvm/llvm/include/llvm/CodeGen/MachineInstrBuilder.h' l='107' ll='110' type='const llvm::MachineInstrBuilder &amp; llvm::MachineInstrBuilder::addDef(unsigned int RegNo, unsigned int Flags = 0, unsigned int SubReg = 0) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineInstrBuilder.h' l='106'>/// Add a virtual register definition operand.</doc>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h' l='76' u='c' c='_ZNK4llvm5DstOp11addDefToMIBERNS_19MachineRegisterInfoERNS_19MachineInstrBuilderE'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h' l='79' u='c' c='_ZNK4llvm5DstOp11addDefToMIBERNS_19MachineRegisterInfoERNS_19MachineInstrBuilderE'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h' l='82' u='c' c='_ZNK4llvm5DstOp11addDefToMIBERNS_19MachineRegisterInfoERNS_19MachineInstrBuilderE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp' l='308' u='c' c='_ZN4llvm12IRTranslator13translateFSubERKNS_4UserERNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp' l='317' u='c' c='_ZN4llvm12IRTranslator13translateFNegERKNS_4UserERNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp' l='783' u='c' c='_ZN4llvm12IRTranslator13getStackGuardEjRNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp' l='804' u='c' c='_ZN4llvm12IRTranslator26translateOverflowIntrinsicERKNS_8CallInstEjRNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp' l='803' u='c' c='_ZN4llvm12IRTranslator26translateOverflowIntrinsicERKNS_8CallInstEjRNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp' l='1483' u='c' c='_ZN4llvm12IRTranslator14translateVAArgERKNS_4UserERNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp' l='1553' u='c' c='_ZN4llvm12IRTranslator22translateShuffleVectorERKNS_4UserERNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='620' u='c' c='_ZN4llvm15LegalizerHelper12narrowScalarERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='1052' u='c' c='_ZN4llvm15LegalizerHelper11widenScalarERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='1385' u='c' c='_ZN4llvm15LegalizerHelper5lowerERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='1413' u='c' c='_ZN4llvm15LegalizerHelper5lowerERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='1427' u='c' c='_ZN4llvm15LegalizerHelper5lowerERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='1482' u='c' c='_ZN4llvm15LegalizerHelper5lowerERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='1798' u='c' c='_ZN4llvm15LegalizerHelper31fewerElementsVectorMultiEltTypeERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='1806' u='c' c='_ZN4llvm15LegalizerHelper31fewerElementsVectorMultiEltTypeERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='1870' u='c' c='_ZN4llvm15LegalizerHelper24fewerElementsVectorCastsERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='2051' u='c' c='_ZN4llvm15LegalizerHelper22fewerElementsVectorPhiERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp' l='166' u='c' c='_ZN4llvm16MachineIRBuilder15buildFrameIndexEji'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp' l='178' u='c' c='_ZN4llvm16MachineIRBuilder16buildGlobalValueEjPKNS_11GlobalValueE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp' l='207' u='c' c='_ZN4llvm16MachineIRBuilder8buildGEPEjjj'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp' l='234' u='c' c='_ZN4llvm16MachineIRBuilder12buildPtrMaskEjjj'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp' l='262' u='c' c='_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpERKNS_11ConstantIntE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp' l='294' u='c' c='_ZN4llvm16MachineIRBuilder14buildFConstantERKNS_5DstOpERKNS_10ConstantFPE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp' l='348' u='c' c='_ZN4llvm16MachineIRBuilder14buildLoadInstrEjjjRNS_17MachineMemOperandE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp' l='625' u='c' c='_ZN4llvm16MachineIRBuilder11buildInsertEjjjj'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp' l='638' u='c' c='_ZN4llvm16MachineIRBuilder14buildIntrinsicENS_9Intrinsic2IDENS_8ArrayRefIjEEb'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp' l='720' u='c' c='_ZN4llvm16MachineIRBuilder29buildAtomicCmpXchgWithSuccessEjjjjjRNS_17MachineMemOperandE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp' l='719' u='c' c='_ZN4llvm16MachineIRBuilder29buildAtomicCmpXchgWithSuccessEjjjjjRNS_17MachineMemOperandE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp' l='745' u='c' c='_ZN4llvm16MachineIRBuilder18buildAtomicCmpXchgEjjjjRNS_17MachineMemOperandE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp' l='768' u='c' c='_ZN4llvm16MachineIRBuilder14buildAtomicRMWEjjjjRNS_17MachineMemOperandE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp' l='848' u='c' c='_ZN4llvm16MachineIRBuilder17buildBlockAddressEjPKNS_12BlockAddressE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/RegBankSelect.cpp' l='165' u='c' c='_ZN4llvm13RegBankSelect9repairRegERNS_14MachineOperandERKNS_16RegisterBankInfo12ValueMappingERNS0_18RepairingPlacementERKNS_14iterator_rangeIPKjEE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/RegBankSelect.cpp' l='195' u='c' c='_ZN4llvm13RegBankSelect9repairRegERNS_14MachineOperandERKNS_16RegisterBankInfo12ValueMappingERNS0_18RepairingPlacementERKNS_14iterator_rangeIPKjEE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/RegBankSelect.cpp' l='205' u='c' c='_ZN4llvm13RegBankSelect9repairRegERNS_14MachineOperandERKNS_16RegisterBankInfo12ValueMappingERNS0_18RepairingPlacementERKNS_14iterator_rangeIPKjEE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64CallLowering.cpp' l='123' u='c' c='_ZN12_GLOBAL__N_117CallReturnHandler15markPhysRegUsedEj'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64FastISel.cpp' l='5072' u='c' c='_ZN12_GLOBAL__N_115AArch64FastISel19selectAtomicCmpXchgEPKN4llvm17AtomicCmpXchgInstE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64FastISel.cpp' l='5071' u='c' c='_ZN12_GLOBAL__N_115AArch64FastISel19selectAtomicCmpXchgEPKN4llvm17AtomicCmpXchgInstE'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/InstructionSelectorImpl.h' l='733' u='c' c='_ZNK4llvm19InstructionSelector17executeMatchTableERT_RNS_11SmallVectorINS_19MachineInstrBuilderELj4EEERNS0_12MatcherStateERKNS0_10ISelInfoTyIT0_T1_T2_3694218'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='870' u='c' c='_ZNK4llvm19AMDGPULegalizerInfo21legalizeAddrSpaceCastERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='482' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo22executeInWaterfallLoopERNS_12MachineInstrERNS_19MachineRegisterInfoENS_8ArrayRefIjEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='511' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo22executeInWaterfallLoopERNS_12MachineInstrERNS_19MachineRegisterInfoENS_8ArrayRefIjEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='519' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo22executeInWaterfallLoopERNS_12MachineInstrERNS_19MachineRegisterInfoENS_8ArrayRefIjEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='656' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo22executeInWaterfallLoopERNS_12MachineInstrERNS_19MachineRegisterInfoENS_8ArrayRefIjEE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMCallLowering.cpp' l='492' u='c' c='_ZN12_GLOBAL__N_117CallReturnHandler15markPhysRegUsedEj'/>
<use f='llvm/llvm/lib/Target/Mips/MipsCallLowering.cpp' l='124' u='c' c='_ZN12_GLOBAL__N_117CallReturnHandler15markPhysRegUsedEj'/>
<use f='llvm/llvm/lib/Target/X86/X86CallLowering.cpp' l='313' u='c' c='_ZN12_GLOBAL__N_117CallReturnHandler15markPhysRegUsedEj'/>
<use f='llvm/llvm/unittests/CodeGen/GlobalISel/LegalizerHelperTest.cpp' l='684' u='c' c='_ZN12_GLOBAL__N_133GISelMITest_FewerElementsPhi_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/CodeGen/GlobalISel/LegalizerHelperTest.cpp' l='693' u='c' c='_ZN12_GLOBAL__N_133GISelMITest_FewerElementsPhi_Test8TestBodyEv'/>
