vendor_name = ModelSim
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/circuits/sequential-logic/counters/ece241_2014_q7b.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/circuits/sequential-logic/counters/ece241_2014_q7a.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/circuits/sequential-logic/counters/countslow.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/circuits/sequential-logic/counters/countbcd.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/circuits/sequential-logic/counters/count15.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/circuits/sequential-logic/counters/count10.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/circuits/sequential-logic/counters/count1to10.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/circuits/sequential-logic/counters/count_clock.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/circuits/sequential-logic/latches-flip-flops/dff8.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/circuits/sequential-logic/latches-flip-flops/dff_mod.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/verilog-language/procedures/alwaysblock2.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/verilog-language/procedures/alwaysblock1.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/verilog-language/procedures/always_if2.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/verilog-language/procedures/always_if.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/verilog-language/basics/wire_simple.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/project-folder/hdlbits.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/verilog-language/basics/wire4.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/verilog-language/basics/inverter.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/verilog-language/basics/and_gate.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/verilog-language/basics/nor_gate.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/verilog-language/basics/xnor_gate.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/verilog-language/basics/wire_decl.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/verilog-language/basics/chip_7458.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/verilog-language/vectors/vector0.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/verilog-language/vectors/vector1.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/verilog-language/vectors/vector2.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/verilog-language/vectors/vectorgates.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/verilog-language/vectors/gates4.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/verilog-language/vectors/vector3.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/verilog-language/vectors/vectorr.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/verilog-language/vectors/vector4.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/verilog-language/vectors/vector5.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/verilog-language/procedures/always_case.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/verilog-language/procedures/always_case2.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/verilog-language/procedures/always_casez.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/verilog-language/procedures/always_nolatches.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/verilog-language/more-verilog-features/conditional.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/verilog-language/more-verilog-features/reduction.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/verilog-language/more-verilog-features/gates100.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/verilog-language/more-verilog-features/vector100r.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/verilog-language/more-verilog-features/popcount255.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/verilog-language/more-verilog-features/adder100i.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/verilog-language/more-verilog-features/bcdadd100.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/circuits/combinational-logic/basic-gates/m2014_q4h.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/circuits/combinational-logic/basic-gates/m2014_q4i.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/circuits/combinational-logic/basic-gates/m2014_q4e.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/circuits/combinational-logic/basic-gates/m2014_q4f.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/circuits/combinational-logic/basic-gates/m2014_q4g.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/circuits/combinational-logic/basic-gates/gates.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/circuits/combinational-logic/basic-gates/chip_7420.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/circuits/combinational-logic/basic-gates/truthtable1.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/circuits/combinational-logic/basic-gates/mt2015_eq2.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/circuits/combinational-logic/basic-gates/mt2015_q4a.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/circuits/combinational-logic/basic-gates/mt2015_q4b.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/circuits/combinational-logic/basic-gates/mt2015_q4.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/circuits/combinational-logic/basic-gates/ringer.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/circuits/combinational-logic/basic-gates/thermostat.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/circuits/combinational-logic/basic-gates/popcount3.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/circuits/combinational-logic/basic-gates/gatesv.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/circuits/combinational-logic/basic-gates/gatesv100.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/circuits/combinational-logic/multiplexers/mux2to1.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/circuits/combinational-logic/multiplexers/mux2to1v.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/circuits/combinational-logic/multiplexers/mux9to1v.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/circuits/combinational-logic/multiplexers/mux256to1.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/circuits/combinational-logic/multiplexers/mux256to1v.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/circuits/combinational-logic/arithmetic-circuits/hadd.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/circuits/combinational-logic/arithmetic-circuits/fadd.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/circuits/combinational-logic/arithmetic-circuits/adder3.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/circuits/combinational-logic/arithmetic-circuits/m2014_q4j.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/circuits/combinational-logic/arithmetic-circuits/ece241_2014_q1c.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/circuits/combinational-logic/arithmetic-circuits/adder100.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/circuits/combinational-logic/arithmetic-circuits/bcdadd4.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/circuits/combinational-logic/arithmetic-circuits/bcd_fadd.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/circuits/combinational-logic/kmap-to-circuit/kmap1.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/circuits/combinational-logic/kmap-to-circuit/kmap2.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/circuits/combinational-logic/kmap-to-circuit/kmap3.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/circuits/combinational-logic/kmap-to-circuit/kmap4.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/circuits/combinational-logic/kmap-to-circuit/ece241_2013_q2.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/circuits/combinational-logic/kmap-to-circuit/m2014_q3.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/circuits/combinational-logic/kmap-to-circuit/exams_2012_q1g.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/circuits/combinational-logic/kmap-to-circuit/ece241_2014_q3.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/circuits/sequential-logic/latches-flip-flops/dff8r.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/circuits/sequential-logic/latches-flip-flops/dff8p.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/circuits/sequential-logic/latches-flip-flops/dff8ar.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/circuits/sequential-logic/latches-flip-flops/dff16e.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/circuits/sequential-logic/latches-flip-flops/m2014_q4a.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/circuits/sequential-logic/latches-flip-flops/m2014_q4b.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/circuits/sequential-logic/latches-flip-flops/m2014_q4c.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/circuits/sequential-logic/latches-flip-flops/m2014_q4d.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/circuits/sequential-logic/latches-flip-flops/mt2015_muxdff.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/circuits/sequential-logic/latches-flip-flops/exams_2014_q4a.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/circuits/sequential-logic/latches-flip-flops/ece241_2014_q4.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/circuits/sequential-logic/latches-flip-flops/ece241_2013_q7.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/circuits/sequential-logic/latches-flip-flops/edgedetect.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/circuits/sequential-logic/latches-flip-flops/edgedetect2.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/circuits/sequential-logic/latches-flip-flops/edgecapture.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/circuits/sequential-logic/latches-flip-flops/dualedge.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/circuits/sequential-logic/shift-registers/shift4.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/circuits/sequential-logic/shift-registers/rotate100.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/circuits/sequential-logic/shift-registers/shift18.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/circuits/sequential-logic/shift-registers/lfsr5.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/circuits/sequential-logic/shift-registers/mt2015_lfsr.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/circuits/sequential-logic/shift-registers/lfsr32.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/circuits/sequential-logic/shift-registers/m2014_q4k.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/circuits/sequential-logic/shift-registers/exams_2014_q4b.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/circuits/sequential-logic/shift-registers/ece241_2013_q12.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/circuits/sequential-logic/more-circuits/rule90.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/circuits/sequential-logic/more-circuits/rule110.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/circuits/sequential-logic/more-circuits/conwaylife.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/circuits/sequential-logic/finite-state-machines/fsm1.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/circuits/sequential-logic/finite-state-machines/fsm1s.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/circuits/sequential-logic/finite-state-machines/fsm2.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/circuits/sequential-logic/finite-state-machines/fsm2s.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/circuits/sequential-logic/finite-state-machines/fsm3comb.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/circuits/sequential-logic/finite-state-machines/fsm3onehot.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/circuits/sequential-logic/finite-state-machines/fsm3.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/circuits/sequential-logic/finite-state-machines/fsm3s.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/circuits/sequential-logic/finite-state-machines/lemmings2.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/circuits/sequential-logic/finite-state-machines/lemmings3.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/circuits/sequential-logic/finite-state-machines/lemmings4.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/circuits/sequential-logic/finite-state-machines/fsm_onehot.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/circuits/sequential-logic/finite-state-machines/fsm_ps2.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/circuits/sequential-logic/finite-state-machines/fsm_ps2data.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/circuits/sequential-logic/finite-state-machines/ece241_2013_q8.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/circuits/sequential-logic/finite-state-machines/ece241_2014_q5a.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/circuits/sequential-logic/finite-state-machines/ece241_2014_q5b.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/circuits/sequential-logic/finite-state-machines/ece241_2014_q3fsm.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/circuits/sequential-logic/finite-state-machines/ece241_2014_q3bfsm.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/circuits/sequential-logic/finite-state-machines/ece241_2014_q3c.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/circuits/sequential-logic/finite-state-machines/m2014_q6b.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/circuits/sequential-logic/finite-state-machines/m2014_q6c.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/verification-writing-testbenches/clock/clock.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/verification-writing-testbenches/clock/dut.v
source_file = 1, C:/GitHub Repos/HDLBits/hdlbits-verilog-progress/project-folder/db/hdlbits.cbx.xml
design_name = dut
instance = comp, \q~output , q~output, dut, 1
instance = comp, \clk~input , clk~input, dut, 1
