{
  "design": {
    "design_info": {
      "boundary_crc": "0x0",
      "device": "xc7z020clg400-1",
      "gen_directory": "../../../../Self_driving_car.gen/sources_1/bd/Main_block",
      "name": "Main_block",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.1"
    },
    "design_tree": {
      "Speed_sensor_input_d_0": "",
      "PWM_Gen_Daan_wrapper_0": "",
      "seg_display_Daan_wra_0": "",
      "xlconstant_0": "",
      "clk_wiz_0": ""
    },
    "ports": {
      "Pulse_in": {
        "direction": "I"
      },
      "sys_clock": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "FREQ_HZ": {
            "value": "125000000"
          },
          "PHASE": {
            "value": "0.0"
          }
        }
      },
      "reset_rtl": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      }
    },
    "components": {
      "Speed_sensor_input_d_0": {
        "vlnv": "xilinx.com:module_ref:Speed_sensor_input_dec_wrapper:1.0",
        "xci_name": "Main_block_Speed_sensor_input_d_0_0",
        "xci_path": "ip\\Main_block_Speed_sensor_input_d_0_0\\Main_block_Speed_sensor_input_d_0_0.xci",
        "inst_hier_path": "Speed_sensor_input_d_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Speed_sensor_input_dec_wrapper",
          "boundary_crc": "0x0"
        },
        "ports": {
          "Pulse_Time_out": {
            "direction": "O",
            "left": "13",
            "right": "0"
          },
          "Pulse_in": {
            "direction": "I"
          },
          "Speed_out": {
            "direction": "O",
            "left": "13",
            "right": "0"
          },
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          }
        }
      },
      "PWM_Gen_Daan_wrapper_0": {
        "vlnv": "xilinx.com:module_ref:PWM_Gen_Daan_wrapper:1.0",
        "xci_name": "Main_block_PWM_Gen_Daan_wrapper_0_0",
        "xci_path": "ip\\Main_block_PWM_Gen_Daan_wrapper_0_0\\Main_block_PWM_Gen_Daan_wrapper_0_0.xci",
        "inst_hier_path": "PWM_Gen_Daan_wrapper_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "PWM_Gen_Daan_wrapper",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              }
            }
          },
          "desired_speed": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "measured_speed": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "pwm_out": {
            "direction": "O"
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          }
        }
      },
      "seg_display_Daan_wra_0": {
        "vlnv": "xilinx.com:module_ref:seg_display_Daan_wrapper:1.0",
        "xci_name": "Main_block_seg_display_Daan_wra_0_0",
        "xci_path": "ip\\Main_block_seg_display_Daan_wra_0_0\\Main_block_seg_display_Daan_wra_0_0.xci",
        "inst_hier_path": "seg_display_Daan_wra_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "seg_display_Daan_wrapper",
          "boundary_crc": "0x0"
        },
        "ports": {
          "Speed_input": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "seg": {
            "direction": "O",
            "left": "6",
            "right": "0"
          },
          "sel": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "Main_block_xlconstant_0_0",
        "xci_path": "ip\\Main_block_xlconstant_0_0\\Main_block_xlconstant_0_0.xci",
        "inst_hier_path": "xlconstant_0"
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "Main_block_clk_wiz_0_0",
        "xci_path": "ip\\Main_block_clk_wiz_0_0\\Main_block_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLKOUT1_JITTER": {
            "value": "119.348"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "125.000"
          },
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "sys_clock"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "8.000"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      }
    },
    "nets": {
      "Pulse_in_1": {
        "ports": [
          "Pulse_in",
          "Speed_sensor_input_d_0/Pulse_in"
        ]
      },
      "Speed_sensor_input_d_0_Speed_out": {
        "ports": [
          "Speed_sensor_input_d_0/Speed_out",
          "seg_display_Daan_wra_0/Speed_input",
          "PWM_Gen_Daan_wrapper_0/measured_speed"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "PWM_Gen_Daan_wrapper_0/clk",
          "seg_display_Daan_wra_0/clk",
          "Speed_sensor_input_d_0/clk"
        ]
      },
      "reset_rtl_1": {
        "ports": [
          "reset_rtl",
          "clk_wiz_0/reset"
        ]
      },
      "rst_clk_wiz_0_100M_peripheral_aresetn": {
        "ports": [
          "PWM_Gen_Daan_wrapper_0/rst",
          "seg_display_Daan_wra_0/rst",
          "Speed_sensor_input_d_0/rst"
        ]
      },
      "sys_clock_1": {
        "ports": [
          "sys_clock",
          "clk_wiz_0/clk_in1"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "PWM_Gen_Daan_wrapper_0/desired_speed"
        ]
      }
    }
  }
}