
ITAB-stm-software.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000754c  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002c8  080076ec  080076ec  000086ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080079b4  080079b4  00009074  2**0
                  CONTENTS
  4 .ARM          00000008  080079b4  080079b4  000089b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080079bc  080079bc  00009074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080079bc  080079bc  000089bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080079c0  080079c0  000089c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  080079c4  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003b8  20000074  08007a38  00009074  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000042c  08007a38  0000942c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00009074  2**0
                  CONTENTS, READONLY
 12 .debug_info   000101d7  00000000  00000000  000090a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000029d9  00000000  00000000  0001927b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e00  00000000  00000000  0001bc58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000ac0  00000000  00000000  0001ca58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018fe7  00000000  00000000  0001d518  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014017  00000000  00000000  000364ff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00095967  00000000  00000000  0004a516  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000dfe7d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003e14  00000000  00000000  000dfec0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004c  00000000  00000000  000e3cd4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000074 	.word	0x20000074
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080076d4 	.word	0x080076d4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000078 	.word	0x20000078
 80001dc:	080076d4 	.word	0x080076d4

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b96a 	b.w	800057c <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	460c      	mov	r4, r1
 80002c8:	2b00      	cmp	r3, #0
 80002ca:	d14e      	bne.n	800036a <__udivmoddi4+0xaa>
 80002cc:	4694      	mov	ip, r2
 80002ce:	458c      	cmp	ip, r1
 80002d0:	4686      	mov	lr, r0
 80002d2:	fab2 f282 	clz	r2, r2
 80002d6:	d962      	bls.n	800039e <__udivmoddi4+0xde>
 80002d8:	b14a      	cbz	r2, 80002ee <__udivmoddi4+0x2e>
 80002da:	f1c2 0320 	rsb	r3, r2, #32
 80002de:	4091      	lsls	r1, r2
 80002e0:	fa20 f303 	lsr.w	r3, r0, r3
 80002e4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002e8:	4319      	orrs	r1, r3
 80002ea:	fa00 fe02 	lsl.w	lr, r0, r2
 80002ee:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002f2:	fa1f f68c 	uxth.w	r6, ip
 80002f6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002fa:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002fe:	fb07 1114 	mls	r1, r7, r4, r1
 8000302:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000306:	fb04 f106 	mul.w	r1, r4, r6
 800030a:	4299      	cmp	r1, r3
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x64>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f104 30ff 	add.w	r0, r4, #4294967295
 8000316:	f080 8112 	bcs.w	800053e <__udivmoddi4+0x27e>
 800031a:	4299      	cmp	r1, r3
 800031c:	f240 810f 	bls.w	800053e <__udivmoddi4+0x27e>
 8000320:	3c02      	subs	r4, #2
 8000322:	4463      	add	r3, ip
 8000324:	1a59      	subs	r1, r3, r1
 8000326:	fa1f f38e 	uxth.w	r3, lr
 800032a:	fbb1 f0f7 	udiv	r0, r1, r7
 800032e:	fb07 1110 	mls	r1, r7, r0, r1
 8000332:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000336:	fb00 f606 	mul.w	r6, r0, r6
 800033a:	429e      	cmp	r6, r3
 800033c:	d90a      	bls.n	8000354 <__udivmoddi4+0x94>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f100 31ff 	add.w	r1, r0, #4294967295
 8000346:	f080 80fc 	bcs.w	8000542 <__udivmoddi4+0x282>
 800034a:	429e      	cmp	r6, r3
 800034c:	f240 80f9 	bls.w	8000542 <__udivmoddi4+0x282>
 8000350:	4463      	add	r3, ip
 8000352:	3802      	subs	r0, #2
 8000354:	1b9b      	subs	r3, r3, r6
 8000356:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800035a:	2100      	movs	r1, #0
 800035c:	b11d      	cbz	r5, 8000366 <__udivmoddi4+0xa6>
 800035e:	40d3      	lsrs	r3, r2
 8000360:	2200      	movs	r2, #0
 8000362:	e9c5 3200 	strd	r3, r2, [r5]
 8000366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036a:	428b      	cmp	r3, r1
 800036c:	d905      	bls.n	800037a <__udivmoddi4+0xba>
 800036e:	b10d      	cbz	r5, 8000374 <__udivmoddi4+0xb4>
 8000370:	e9c5 0100 	strd	r0, r1, [r5]
 8000374:	2100      	movs	r1, #0
 8000376:	4608      	mov	r0, r1
 8000378:	e7f5      	b.n	8000366 <__udivmoddi4+0xa6>
 800037a:	fab3 f183 	clz	r1, r3
 800037e:	2900      	cmp	r1, #0
 8000380:	d146      	bne.n	8000410 <__udivmoddi4+0x150>
 8000382:	42a3      	cmp	r3, r4
 8000384:	d302      	bcc.n	800038c <__udivmoddi4+0xcc>
 8000386:	4290      	cmp	r0, r2
 8000388:	f0c0 80f0 	bcc.w	800056c <__udivmoddi4+0x2ac>
 800038c:	1a86      	subs	r6, r0, r2
 800038e:	eb64 0303 	sbc.w	r3, r4, r3
 8000392:	2001      	movs	r0, #1
 8000394:	2d00      	cmp	r5, #0
 8000396:	d0e6      	beq.n	8000366 <__udivmoddi4+0xa6>
 8000398:	e9c5 6300 	strd	r6, r3, [r5]
 800039c:	e7e3      	b.n	8000366 <__udivmoddi4+0xa6>
 800039e:	2a00      	cmp	r2, #0
 80003a0:	f040 8090 	bne.w	80004c4 <__udivmoddi4+0x204>
 80003a4:	eba1 040c 	sub.w	r4, r1, ip
 80003a8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003ac:	fa1f f78c 	uxth.w	r7, ip
 80003b0:	2101      	movs	r1, #1
 80003b2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003b6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ba:	fb08 4416 	mls	r4, r8, r6, r4
 80003be:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003c2:	fb07 f006 	mul.w	r0, r7, r6
 80003c6:	4298      	cmp	r0, r3
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x11c>
 80003ca:	eb1c 0303 	adds.w	r3, ip, r3
 80003ce:	f106 34ff 	add.w	r4, r6, #4294967295
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x11a>
 80003d4:	4298      	cmp	r0, r3
 80003d6:	f200 80cd 	bhi.w	8000574 <__udivmoddi4+0x2b4>
 80003da:	4626      	mov	r6, r4
 80003dc:	1a1c      	subs	r4, r3, r0
 80003de:	fa1f f38e 	uxth.w	r3, lr
 80003e2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003e6:	fb08 4410 	mls	r4, r8, r0, r4
 80003ea:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003ee:	fb00 f707 	mul.w	r7, r0, r7
 80003f2:	429f      	cmp	r7, r3
 80003f4:	d908      	bls.n	8000408 <__udivmoddi4+0x148>
 80003f6:	eb1c 0303 	adds.w	r3, ip, r3
 80003fa:	f100 34ff 	add.w	r4, r0, #4294967295
 80003fe:	d202      	bcs.n	8000406 <__udivmoddi4+0x146>
 8000400:	429f      	cmp	r7, r3
 8000402:	f200 80b0 	bhi.w	8000566 <__udivmoddi4+0x2a6>
 8000406:	4620      	mov	r0, r4
 8000408:	1bdb      	subs	r3, r3, r7
 800040a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800040e:	e7a5      	b.n	800035c <__udivmoddi4+0x9c>
 8000410:	f1c1 0620 	rsb	r6, r1, #32
 8000414:	408b      	lsls	r3, r1
 8000416:	fa22 f706 	lsr.w	r7, r2, r6
 800041a:	431f      	orrs	r7, r3
 800041c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000420:	fa04 f301 	lsl.w	r3, r4, r1
 8000424:	ea43 030c 	orr.w	r3, r3, ip
 8000428:	40f4      	lsrs	r4, r6
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	0c38      	lsrs	r0, r7, #16
 8000430:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000434:	fbb4 fef0 	udiv	lr, r4, r0
 8000438:	fa1f fc87 	uxth.w	ip, r7
 800043c:	fb00 441e 	mls	r4, r0, lr, r4
 8000440:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000444:	fb0e f90c 	mul.w	r9, lr, ip
 8000448:	45a1      	cmp	r9, r4
 800044a:	fa02 f201 	lsl.w	r2, r2, r1
 800044e:	d90a      	bls.n	8000466 <__udivmoddi4+0x1a6>
 8000450:	193c      	adds	r4, r7, r4
 8000452:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000456:	f080 8084 	bcs.w	8000562 <__udivmoddi4+0x2a2>
 800045a:	45a1      	cmp	r9, r4
 800045c:	f240 8081 	bls.w	8000562 <__udivmoddi4+0x2a2>
 8000460:	f1ae 0e02 	sub.w	lr, lr, #2
 8000464:	443c      	add	r4, r7
 8000466:	eba4 0409 	sub.w	r4, r4, r9
 800046a:	fa1f f983 	uxth.w	r9, r3
 800046e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000472:	fb00 4413 	mls	r4, r0, r3, r4
 8000476:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800047a:	fb03 fc0c 	mul.w	ip, r3, ip
 800047e:	45a4      	cmp	ip, r4
 8000480:	d907      	bls.n	8000492 <__udivmoddi4+0x1d2>
 8000482:	193c      	adds	r4, r7, r4
 8000484:	f103 30ff 	add.w	r0, r3, #4294967295
 8000488:	d267      	bcs.n	800055a <__udivmoddi4+0x29a>
 800048a:	45a4      	cmp	ip, r4
 800048c:	d965      	bls.n	800055a <__udivmoddi4+0x29a>
 800048e:	3b02      	subs	r3, #2
 8000490:	443c      	add	r4, r7
 8000492:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000496:	fba0 9302 	umull	r9, r3, r0, r2
 800049a:	eba4 040c 	sub.w	r4, r4, ip
 800049e:	429c      	cmp	r4, r3
 80004a0:	46ce      	mov	lr, r9
 80004a2:	469c      	mov	ip, r3
 80004a4:	d351      	bcc.n	800054a <__udivmoddi4+0x28a>
 80004a6:	d04e      	beq.n	8000546 <__udivmoddi4+0x286>
 80004a8:	b155      	cbz	r5, 80004c0 <__udivmoddi4+0x200>
 80004aa:	ebb8 030e 	subs.w	r3, r8, lr
 80004ae:	eb64 040c 	sbc.w	r4, r4, ip
 80004b2:	fa04 f606 	lsl.w	r6, r4, r6
 80004b6:	40cb      	lsrs	r3, r1
 80004b8:	431e      	orrs	r6, r3
 80004ba:	40cc      	lsrs	r4, r1
 80004bc:	e9c5 6400 	strd	r6, r4, [r5]
 80004c0:	2100      	movs	r1, #0
 80004c2:	e750      	b.n	8000366 <__udivmoddi4+0xa6>
 80004c4:	f1c2 0320 	rsb	r3, r2, #32
 80004c8:	fa20 f103 	lsr.w	r1, r0, r3
 80004cc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d0:	fa24 f303 	lsr.w	r3, r4, r3
 80004d4:	4094      	lsls	r4, r2
 80004d6:	430c      	orrs	r4, r1
 80004d8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004dc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004e0:	fa1f f78c 	uxth.w	r7, ip
 80004e4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004e8:	fb08 3110 	mls	r1, r8, r0, r3
 80004ec:	0c23      	lsrs	r3, r4, #16
 80004ee:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004f2:	fb00 f107 	mul.w	r1, r0, r7
 80004f6:	4299      	cmp	r1, r3
 80004f8:	d908      	bls.n	800050c <__udivmoddi4+0x24c>
 80004fa:	eb1c 0303 	adds.w	r3, ip, r3
 80004fe:	f100 36ff 	add.w	r6, r0, #4294967295
 8000502:	d22c      	bcs.n	800055e <__udivmoddi4+0x29e>
 8000504:	4299      	cmp	r1, r3
 8000506:	d92a      	bls.n	800055e <__udivmoddi4+0x29e>
 8000508:	3802      	subs	r0, #2
 800050a:	4463      	add	r3, ip
 800050c:	1a5b      	subs	r3, r3, r1
 800050e:	b2a4      	uxth	r4, r4
 8000510:	fbb3 f1f8 	udiv	r1, r3, r8
 8000514:	fb08 3311 	mls	r3, r8, r1, r3
 8000518:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800051c:	fb01 f307 	mul.w	r3, r1, r7
 8000520:	42a3      	cmp	r3, r4
 8000522:	d908      	bls.n	8000536 <__udivmoddi4+0x276>
 8000524:	eb1c 0404 	adds.w	r4, ip, r4
 8000528:	f101 36ff 	add.w	r6, r1, #4294967295
 800052c:	d213      	bcs.n	8000556 <__udivmoddi4+0x296>
 800052e:	42a3      	cmp	r3, r4
 8000530:	d911      	bls.n	8000556 <__udivmoddi4+0x296>
 8000532:	3902      	subs	r1, #2
 8000534:	4464      	add	r4, ip
 8000536:	1ae4      	subs	r4, r4, r3
 8000538:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800053c:	e739      	b.n	80003b2 <__udivmoddi4+0xf2>
 800053e:	4604      	mov	r4, r0
 8000540:	e6f0      	b.n	8000324 <__udivmoddi4+0x64>
 8000542:	4608      	mov	r0, r1
 8000544:	e706      	b.n	8000354 <__udivmoddi4+0x94>
 8000546:	45c8      	cmp	r8, r9
 8000548:	d2ae      	bcs.n	80004a8 <__udivmoddi4+0x1e8>
 800054a:	ebb9 0e02 	subs.w	lr, r9, r2
 800054e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000552:	3801      	subs	r0, #1
 8000554:	e7a8      	b.n	80004a8 <__udivmoddi4+0x1e8>
 8000556:	4631      	mov	r1, r6
 8000558:	e7ed      	b.n	8000536 <__udivmoddi4+0x276>
 800055a:	4603      	mov	r3, r0
 800055c:	e799      	b.n	8000492 <__udivmoddi4+0x1d2>
 800055e:	4630      	mov	r0, r6
 8000560:	e7d4      	b.n	800050c <__udivmoddi4+0x24c>
 8000562:	46d6      	mov	lr, sl
 8000564:	e77f      	b.n	8000466 <__udivmoddi4+0x1a6>
 8000566:	4463      	add	r3, ip
 8000568:	3802      	subs	r0, #2
 800056a:	e74d      	b.n	8000408 <__udivmoddi4+0x148>
 800056c:	4606      	mov	r6, r0
 800056e:	4623      	mov	r3, r4
 8000570:	4608      	mov	r0, r1
 8000572:	e70f      	b.n	8000394 <__udivmoddi4+0xd4>
 8000574:	3e02      	subs	r6, #2
 8000576:	4463      	add	r3, ip
 8000578:	e730      	b.n	80003dc <__udivmoddi4+0x11c>
 800057a:	bf00      	nop

0800057c <__aeabi_idiv0>:
 800057c:	4770      	bx	lr
 800057e:	bf00      	nop

08000580 <HAL_ADC_ConvCpltCallback>:
static void MX_ADC1_Init(void);
static void MX_SPI5_Init(void);
/* USER CODE BEGIN PFP */

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8000580:	b580      	push	{r7, lr}
 8000582:	b082      	sub	sp, #8
 8000584:	af00      	add	r7, sp, #0
 8000586:	6078      	str	r0, [r7, #4]
	if(hadc->Instance == hadc1.Instance)
 8000588:	687b      	ldr	r3, [r7, #4]
 800058a:	681a      	ldr	r2, [r3, #0]
 800058c:	4b0b      	ldr	r3, [pc, #44]	@ (80005bc <HAL_ADC_ConvCpltCallback+0x3c>)
 800058e:	681b      	ldr	r3, [r3, #0]
 8000590:	429a      	cmp	r2, r3
 8000592:	d10e      	bne.n	80005b2 <HAL_ADC_ConvCpltCallback+0x32>
	{
		adc_buffer[adc_buff_ix++] = HAL_ADC_GetValue(hadc);
 8000594:	6878      	ldr	r0, [r7, #4]
 8000596:	f000 ff77 	bl	8001488 <HAL_ADC_GetValue>
 800059a:	4b09      	ldr	r3, [pc, #36]	@ (80005c0 <HAL_ADC_ConvCpltCallback+0x40>)
 800059c:	681b      	ldr	r3, [r3, #0]
 800059e:	1c5a      	adds	r2, r3, #1
 80005a0:	4907      	ldr	r1, [pc, #28]	@ (80005c0 <HAL_ADC_ConvCpltCallback+0x40>)
 80005a2:	600a      	str	r2, [r1, #0]
 80005a4:	b281      	uxth	r1, r0
 80005a6:	4a07      	ldr	r2, [pc, #28]	@ (80005c4 <HAL_ADC_ConvCpltCallback+0x44>)
 80005a8:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		adc_callback_flag = 1;
 80005ac:	4b06      	ldr	r3, [pc, #24]	@ (80005c8 <HAL_ADC_ConvCpltCallback+0x48>)
 80005ae:	2201      	movs	r2, #1
 80005b0:	601a      	str	r2, [r3, #0]
	}
}
 80005b2:	bf00      	nop
 80005b4:	3708      	adds	r7, #8
 80005b6:	46bd      	mov	sp, r7
 80005b8:	bd80      	pop	{r7, pc}
 80005ba:	bf00      	nop
 80005bc:	20000090 	.word	0x20000090
 80005c0:	2000018c 	.word	0x2000018c
 80005c4:	20000178 	.word	0x20000178
 80005c8:	20000190 	.word	0x20000190

080005cc <myprintf>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void myprintf(const char *fmt, ...){
 80005cc:	b40f      	push	{r0, r1, r2, r3}
 80005ce:	b580      	push	{r7, lr}
 80005d0:	b082      	sub	sp, #8
 80005d2:	af00      	add	r7, sp, #0
	static char buffer[256];
	va_list args;
	va_start(args, fmt);
 80005d4:	f107 0314 	add.w	r3, r7, #20
 80005d8:	603b      	str	r3, [r7, #0]
	vsnprintf(buffer, sizeof(buffer), fmt, args);
 80005da:	683b      	ldr	r3, [r7, #0]
 80005dc:	693a      	ldr	r2, [r7, #16]
 80005de:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80005e2:	480b      	ldr	r0, [pc, #44]	@ (8000610 <myprintf+0x44>)
 80005e4:	f006 fbe8 	bl	8006db8 <vsniprintf>
	va_end(args);

	int len = strlen(buffer);
 80005e8:	4809      	ldr	r0, [pc, #36]	@ (8000610 <myprintf+0x44>)
 80005ea:	f7ff fdf9 	bl	80001e0 <strlen>
 80005ee:	4603      	mov	r3, r0
 80005f0:	607b      	str	r3, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*)buffer, len, -1);
 80005f2:	687b      	ldr	r3, [r7, #4]
 80005f4:	b29a      	uxth	r2, r3
 80005f6:	f04f 33ff 	mov.w	r3, #4294967295
 80005fa:	4905      	ldr	r1, [pc, #20]	@ (8000610 <myprintf+0x44>)
 80005fc:	4805      	ldr	r0, [pc, #20]	@ (8000614 <myprintf+0x48>)
 80005fe:	f002 febb 	bl	8003378 <HAL_UART_Transmit>
}
 8000602:	bf00      	nop
 8000604:	3708      	adds	r7, #8
 8000606:	46bd      	mov	sp, r7
 8000608:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800060c:	b004      	add	sp, #16
 800060e:	4770      	bx	lr
 8000610:	20000194 	.word	0x20000194
 8000614:	20000130 	.word	0x20000130

08000618 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000618:	b5b0      	push	{r4, r5, r7, lr}
 800061a:	f5ad 6d94 	sub.w	sp, sp, #1184	@ 0x4a0
 800061e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000620:	f000 fc8a 	bl	8000f38 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000624:	f000 f916 	bl	8000854 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000628:	f000 fa2e 	bl	8000a88 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800062c:	f000 fa02 	bl	8000a34 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8000630:	f000 f978 	bl	8000924 <MX_ADC1_Init>
  MX_SPI5_Init();
 8000634:	f000 f9c8 	bl	80009c8 <MX_SPI5_Init>
  MX_FATFS_Init();
 8000638:	f003 fa5a 	bl	8003af0 <MX_FATFS_Init>
  /* USER CODE BEGIN 2 */
  myprintf("\r\n~ SD card demo by kiwih ~\r\n\r\n");
 800063c:	4875      	ldr	r0, [pc, #468]	@ (8000814 <main+0x1fc>)
 800063e:	f7ff ffc5 	bl	80005cc <myprintf>

  HAL_Delay(1000); //a short delay is important to let the SD card settle
 8000642:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000646:	f000 fce9 	bl	800101c <HAL_Delay>
  FATFS FatFs; 	//Fatfs handle
  FIL fil; 		//File handle
  FRESULT fres; //Result after operations

  //Open the file system
  fres = f_mount(&FatFs, "", 1); //1=mount now
 800064a:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 800064e:	2201      	movs	r2, #1
 8000650:	4971      	ldr	r1, [pc, #452]	@ (8000818 <main+0x200>)
 8000652:	4618      	mov	r0, r3
 8000654:	f005 fcda 	bl	800600c <f_mount>
 8000658:	4603      	mov	r3, r0
 800065a:	f887 349f 	strb.w	r3, [r7, #1183]	@ 0x49f
  if (fres != FR_OK) {
 800065e:	f897 349f 	ldrb.w	r3, [r7, #1183]	@ 0x49f
 8000662:	2b00      	cmp	r3, #0
 8000664:	d007      	beq.n	8000676 <main+0x5e>
	myprintf("f_mount error (%i)\r\n", fres);
 8000666:	f897 349f 	ldrb.w	r3, [r7, #1183]	@ 0x49f
 800066a:	4619      	mov	r1, r3
 800066c:	486b      	ldr	r0, [pc, #428]	@ (800081c <main+0x204>)
 800066e:	f7ff ffad 	bl	80005cc <myprintf>
	while(1);
 8000672:	bf00      	nop
 8000674:	e7fd      	b.n	8000672 <main+0x5a>
  //Let's get some statistics from the SD card
  DWORD free_clusters, free_sectors, total_sectors;

  FATFS* getFreeFs;

  fres = f_getfree("", &free_clusters, &getFreeFs);
 8000676:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 800067a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800067e:	4619      	mov	r1, r3
 8000680:	4865      	ldr	r0, [pc, #404]	@ (8000818 <main+0x200>)
 8000682:	f006 fa1f 	bl	8006ac4 <f_getfree>
 8000686:	4603      	mov	r3, r0
 8000688:	f887 349f 	strb.w	r3, [r7, #1183]	@ 0x49f
  if (fres != FR_OK) {
 800068c:	f897 349f 	ldrb.w	r3, [r7, #1183]	@ 0x49f
 8000690:	2b00      	cmp	r3, #0
 8000692:	d007      	beq.n	80006a4 <main+0x8c>
	myprintf("f_getfree error (%i)\r\n", fres);
 8000694:	f897 349f 	ldrb.w	r3, [r7, #1183]	@ 0x49f
 8000698:	4619      	mov	r1, r3
 800069a:	4861      	ldr	r0, [pc, #388]	@ (8000820 <main+0x208>)
 800069c:	f7ff ff96 	bl	80005cc <myprintf>
	while(1);
 80006a0:	bf00      	nop
 80006a2:	e7fd      	b.n	80006a0 <main+0x88>
  }

  //Formula comes from ChaN's documentation
  total_sectors = (getFreeFs->n_fatent - 2) * getFreeFs->csize;
 80006a4:	f507 6394 	add.w	r3, r7, #1184	@ 0x4a0
 80006a8:	f5a3 638f 	sub.w	r3, r3, #1144	@ 0x478
 80006ac:	681b      	ldr	r3, [r3, #0]
 80006ae:	695b      	ldr	r3, [r3, #20]
 80006b0:	3b02      	subs	r3, #2
 80006b2:	f507 6294 	add.w	r2, r7, #1184	@ 0x4a0
 80006b6:	f5a2 628f 	sub.w	r2, r2, #1144	@ 0x478
 80006ba:	6812      	ldr	r2, [r2, #0]
 80006bc:	8952      	ldrh	r2, [r2, #10]
 80006be:	fb02 f303 	mul.w	r3, r2, r3
 80006c2:	f8c7 3498 	str.w	r3, [r7, #1176]	@ 0x498
  free_sectors = free_clusters * getFreeFs->csize;
 80006c6:	f507 6394 	add.w	r3, r7, #1184	@ 0x4a0
 80006ca:	f5a3 638f 	sub.w	r3, r3, #1144	@ 0x478
 80006ce:	681b      	ldr	r3, [r3, #0]
 80006d0:	895b      	ldrh	r3, [r3, #10]
 80006d2:	461a      	mov	r2, r3
 80006d4:	f507 6394 	add.w	r3, r7, #1184	@ 0x4a0
 80006d8:	f2a3 4374 	subw	r3, r3, #1140	@ 0x474
 80006dc:	681b      	ldr	r3, [r3, #0]
 80006de:	fb02 f303 	mul.w	r3, r2, r3
 80006e2:	f8c7 3494 	str.w	r3, [r7, #1172]	@ 0x494

  myprintf("SD card stats:\r\n%10lu KiB total drive space.\r\n%10lu KiB available.\r\n", total_sectors / 2, free_sectors / 2);
 80006e6:	f8d7 3498 	ldr.w	r3, [r7, #1176]	@ 0x498
 80006ea:	0859      	lsrs	r1, r3, #1
 80006ec:	f8d7 3494 	ldr.w	r3, [r7, #1172]	@ 0x494
 80006f0:	085b      	lsrs	r3, r3, #1
 80006f2:	461a      	mov	r2, r3
 80006f4:	484b      	ldr	r0, [pc, #300]	@ (8000824 <main+0x20c>)
 80006f6:	f7ff ff69 	bl	80005cc <myprintf>

  //Now let's try to open file "test.txt"
  fres = f_open(&fil, "test.txt", FA_READ);
 80006fa:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80006fe:	2201      	movs	r2, #1
 8000700:	4949      	ldr	r1, [pc, #292]	@ (8000828 <main+0x210>)
 8000702:	4618      	mov	r0, r3
 8000704:	f005 fcc8 	bl	8006098 <f_open>
 8000708:	4603      	mov	r3, r0
 800070a:	f887 349f 	strb.w	r3, [r7, #1183]	@ 0x49f
  if (fres != FR_OK) {
 800070e:	f897 349f 	ldrb.w	r3, [r7, #1183]	@ 0x49f
 8000712:	2b00      	cmp	r3, #0
 8000714:	d007      	beq.n	8000726 <main+0x10e>
	myprintf("f_open error (%i)\r\n", fres);
 8000716:	f897 349f 	ldrb.w	r3, [r7, #1183]	@ 0x49f
 800071a:	4619      	mov	r1, r3
 800071c:	4843      	ldr	r0, [pc, #268]	@ (800082c <main+0x214>)
 800071e:	f7ff ff55 	bl	80005cc <myprintf>
	while(1);
 8000722:	bf00      	nop
 8000724:	e7fd      	b.n	8000722 <main+0x10a>
  }
  myprintf("I was able to open 'test.txt' for reading!\r\n");
 8000726:	4842      	ldr	r0, [pc, #264]	@ (8000830 <main+0x218>)
 8000728:	f7ff ff50 	bl	80005cc <myprintf>
  //Read 30 bytes from "test.txt" on the SD card
  BYTE readBuf[30];

  //We can either use f_read OR f_gets to get data out of files
  //f_gets is a wrapper on f_read that does some string formatting for us
  TCHAR* rres = f_gets((TCHAR*)readBuf, 30, &fil);
 800072c:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8000730:	f107 0308 	add.w	r3, r7, #8
 8000734:	211e      	movs	r1, #30
 8000736:	4618      	mov	r0, r3
 8000738:	f006 fa79 	bl	8006c2e <f_gets>
 800073c:	f8c7 0490 	str.w	r0, [r7, #1168]	@ 0x490
  if(rres != 0) {
 8000740:	f8d7 3490 	ldr.w	r3, [r7, #1168]	@ 0x490
 8000744:	2b00      	cmp	r3, #0
 8000746:	d006      	beq.n	8000756 <main+0x13e>
	myprintf("Read string from 'test.txt' contents: %s\r\n", readBuf);
 8000748:	f107 0308 	add.w	r3, r7, #8
 800074c:	4619      	mov	r1, r3
 800074e:	4839      	ldr	r0, [pc, #228]	@ (8000834 <main+0x21c>)
 8000750:	f7ff ff3c 	bl	80005cc <myprintf>
 8000754:	e005      	b.n	8000762 <main+0x14a>
  } else {
	myprintf("f_gets error (%i)\r\n", fres);
 8000756:	f897 349f 	ldrb.w	r3, [r7, #1183]	@ 0x49f
 800075a:	4619      	mov	r1, r3
 800075c:	4836      	ldr	r0, [pc, #216]	@ (8000838 <main+0x220>)
 800075e:	f7ff ff35 	bl	80005cc <myprintf>
  }

  //Be a tidy kiwi - don't forget to close your file!
  f_close(&fil);
 8000762:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000766:	4618      	mov	r0, r3
 8000768:	f006 f982 	bl	8006a70 <f_close>

  //Now let's try and write a file "write.txt"
  fres = f_open(&fil, "write.txt", FA_WRITE | FA_OPEN_ALWAYS | FA_CREATE_ALWAYS);
 800076c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000770:	221a      	movs	r2, #26
 8000772:	4932      	ldr	r1, [pc, #200]	@ (800083c <main+0x224>)
 8000774:	4618      	mov	r0, r3
 8000776:	f005 fc8f 	bl	8006098 <f_open>
 800077a:	4603      	mov	r3, r0
 800077c:	f887 349f 	strb.w	r3, [r7, #1183]	@ 0x49f
  if(fres == FR_OK) {
 8000780:	f897 349f 	ldrb.w	r3, [r7, #1183]	@ 0x49f
 8000784:	2b00      	cmp	r3, #0
 8000786:	d103      	bne.n	8000790 <main+0x178>
	myprintf("I was able to open 'write.txt' for writing\r\n");
 8000788:	482d      	ldr	r0, [pc, #180]	@ (8000840 <main+0x228>)
 800078a:	f7ff ff1f 	bl	80005cc <myprintf>
 800078e:	e005      	b.n	800079c <main+0x184>
  } else {
	myprintf("f_open error (%i)\r\n", fres);
 8000790:	f897 349f 	ldrb.w	r3, [r7, #1183]	@ 0x49f
 8000794:	4619      	mov	r1, r3
 8000796:	4825      	ldr	r0, [pc, #148]	@ (800082c <main+0x214>)
 8000798:	f7ff ff18 	bl	80005cc <myprintf>
  }

  //Copy in a string
  strncpy((char*)readBuf, "a new file is made!", 19);
 800079c:	f107 0308 	add.w	r3, r7, #8
 80007a0:	4a28      	ldr	r2, [pc, #160]	@ (8000844 <main+0x22c>)
 80007a2:	461c      	mov	r4, r3
 80007a4:	4615      	mov	r5, r2
 80007a6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80007a8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80007aa:	682b      	ldr	r3, [r5, #0]
 80007ac:	461a      	mov	r2, r3
 80007ae:	8022      	strh	r2, [r4, #0]
 80007b0:	3402      	adds	r4, #2
 80007b2:	0c1b      	lsrs	r3, r3, #16
 80007b4:	7023      	strb	r3, [r4, #0]
  UINT bytesWrote;
  fres = f_write(&fil, readBuf, 19, &bytesWrote);
 80007b6:	1d3b      	adds	r3, r7, #4
 80007b8:	f107 0108 	add.w	r1, r7, #8
 80007bc:	f107 0030 	add.w	r0, r7, #48	@ 0x30
 80007c0:	2213      	movs	r2, #19
 80007c2:	f005 ff62 	bl	800668a <f_write>
 80007c6:	4603      	mov	r3, r0
 80007c8:	f887 349f 	strb.w	r3, [r7, #1183]	@ 0x49f
  if(fres == FR_OK) {
 80007cc:	f897 349f 	ldrb.w	r3, [r7, #1183]	@ 0x49f
 80007d0:	2b00      	cmp	r3, #0
 80007d2:	d109      	bne.n	80007e8 <main+0x1d0>
	myprintf("Wrote %i bytes to 'write.txt'!\r\n", bytesWrote);
 80007d4:	f507 6394 	add.w	r3, r7, #1184	@ 0x4a0
 80007d8:	f2a3 439c 	subw	r3, r3, #1180	@ 0x49c
 80007dc:	681b      	ldr	r3, [r3, #0]
 80007de:	4619      	mov	r1, r3
 80007e0:	4819      	ldr	r0, [pc, #100]	@ (8000848 <main+0x230>)
 80007e2:	f7ff fef3 	bl	80005cc <myprintf>
 80007e6:	e005      	b.n	80007f4 <main+0x1dc>
  } else {
	myprintf("f_write error (%i)\r\n", fres);
 80007e8:	f897 349f 	ldrb.w	r3, [r7, #1183]	@ 0x49f
 80007ec:	4619      	mov	r1, r3
 80007ee:	4817      	ldr	r0, [pc, #92]	@ (800084c <main+0x234>)
 80007f0:	f7ff feec 	bl	80005cc <myprintf>
  }

  //Be a tidy kiwi - don't forget to close your file!
  f_close(&fil);
 80007f4:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80007f8:	4618      	mov	r0, r3
 80007fa:	f006 f939 	bl	8006a70 <f_close>

  //We're done, so de-mount the drive
  f_mount(NULL, "", 0);
 80007fe:	2200      	movs	r2, #0
 8000800:	4905      	ldr	r1, [pc, #20]	@ (8000818 <main+0x200>)
 8000802:	2000      	movs	r0, #0
 8000804:	f005 fc02 	bl	800600c <f_mount>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  HAL_ADC_Start_IT(&hadc1);
 8000808:	4811      	ldr	r0, [pc, #68]	@ (8000850 <main+0x238>)
 800080a:	f000 fc6f 	bl	80010ec <HAL_ADC_Start_IT>
  while (1)
 800080e:	bf00      	nop
 8000810:	e7fd      	b.n	800080e <main+0x1f6>
 8000812:	bf00      	nop
 8000814:	080076ec 	.word	0x080076ec
 8000818:	0800770c 	.word	0x0800770c
 800081c:	08007710 	.word	0x08007710
 8000820:	08007728 	.word	0x08007728
 8000824:	08007740 	.word	0x08007740
 8000828:	08007788 	.word	0x08007788
 800082c:	08007794 	.word	0x08007794
 8000830:	080077a8 	.word	0x080077a8
 8000834:	080077d8 	.word	0x080077d8
 8000838:	08007804 	.word	0x08007804
 800083c:	08007818 	.word	0x08007818
 8000840:	08007824 	.word	0x08007824
 8000844:	08007854 	.word	0x08007854
 8000848:	08007868 	.word	0x08007868
 800084c:	0800788c 	.word	0x0800788c
 8000850:	20000090 	.word	0x20000090

08000854 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000854:	b580      	push	{r7, lr}
 8000856:	b094      	sub	sp, #80	@ 0x50
 8000858:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800085a:	f107 0320 	add.w	r3, r7, #32
 800085e:	2230      	movs	r2, #48	@ 0x30
 8000860:	2100      	movs	r1, #0
 8000862:	4618      	mov	r0, r3
 8000864:	f006 fab6 	bl	8006dd4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000868:	f107 030c 	add.w	r3, r7, #12
 800086c:	2200      	movs	r2, #0
 800086e:	601a      	str	r2, [r3, #0]
 8000870:	605a      	str	r2, [r3, #4]
 8000872:	609a      	str	r2, [r3, #8]
 8000874:	60da      	str	r2, [r3, #12]
 8000876:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000878:	2300      	movs	r3, #0
 800087a:	60bb      	str	r3, [r7, #8]
 800087c:	4b27      	ldr	r3, [pc, #156]	@ (800091c <SystemClock_Config+0xc8>)
 800087e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000880:	4a26      	ldr	r2, [pc, #152]	@ (800091c <SystemClock_Config+0xc8>)
 8000882:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000886:	6413      	str	r3, [r2, #64]	@ 0x40
 8000888:	4b24      	ldr	r3, [pc, #144]	@ (800091c <SystemClock_Config+0xc8>)
 800088a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800088c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000890:	60bb      	str	r3, [r7, #8]
 8000892:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000894:	2300      	movs	r3, #0
 8000896:	607b      	str	r3, [r7, #4]
 8000898:	4b21      	ldr	r3, [pc, #132]	@ (8000920 <SystemClock_Config+0xcc>)
 800089a:	681b      	ldr	r3, [r3, #0]
 800089c:	4a20      	ldr	r2, [pc, #128]	@ (8000920 <SystemClock_Config+0xcc>)
 800089e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80008a2:	6013      	str	r3, [r2, #0]
 80008a4:	4b1e      	ldr	r3, [pc, #120]	@ (8000920 <SystemClock_Config+0xcc>)
 80008a6:	681b      	ldr	r3, [r3, #0]
 80008a8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80008ac:	607b      	str	r3, [r7, #4]
 80008ae:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80008b0:	2302      	movs	r3, #2
 80008b2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80008b4:	2301      	movs	r3, #1
 80008b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80008b8:	2310      	movs	r3, #16
 80008ba:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80008bc:	2302      	movs	r3, #2
 80008be:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80008c0:	2300      	movs	r3, #0
 80008c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80008c4:	2308      	movs	r3, #8
 80008c6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 80008c8:	2364      	movs	r3, #100	@ 0x64
 80008ca:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80008cc:	2302      	movs	r3, #2
 80008ce:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80008d0:	2304      	movs	r3, #4
 80008d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008d4:	f107 0320 	add.w	r3, r7, #32
 80008d8:	4618      	mov	r0, r3
 80008da:	f001 fb01 	bl	8001ee0 <HAL_RCC_OscConfig>
 80008de:	4603      	mov	r3, r0
 80008e0:	2b00      	cmp	r3, #0
 80008e2:	d001      	beq.n	80008e8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80008e4:	f000 f940 	bl	8000b68 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008e8:	230f      	movs	r3, #15
 80008ea:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80008ec:	2302      	movs	r3, #2
 80008ee:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008f0:	2300      	movs	r3, #0
 80008f2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80008f4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80008f8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80008fa:	2300      	movs	r3, #0
 80008fc:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80008fe:	f107 030c 	add.w	r3, r7, #12
 8000902:	2103      	movs	r1, #3
 8000904:	4618      	mov	r0, r3
 8000906:	f001 fd63 	bl	80023d0 <HAL_RCC_ClockConfig>
 800090a:	4603      	mov	r3, r0
 800090c:	2b00      	cmp	r3, #0
 800090e:	d001      	beq.n	8000914 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8000910:	f000 f92a 	bl	8000b68 <Error_Handler>
  }
}
 8000914:	bf00      	nop
 8000916:	3750      	adds	r7, #80	@ 0x50
 8000918:	46bd      	mov	sp, r7
 800091a:	bd80      	pop	{r7, pc}
 800091c:	40023800 	.word	0x40023800
 8000920:	40007000 	.word	0x40007000

08000924 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000924:	b580      	push	{r7, lr}
 8000926:	b084      	sub	sp, #16
 8000928:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800092a:	463b      	mov	r3, r7
 800092c:	2200      	movs	r2, #0
 800092e:	601a      	str	r2, [r3, #0]
 8000930:	605a      	str	r2, [r3, #4]
 8000932:	609a      	str	r2, [r3, #8]
 8000934:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000936:	4b21      	ldr	r3, [pc, #132]	@ (80009bc <MX_ADC1_Init+0x98>)
 8000938:	4a21      	ldr	r2, [pc, #132]	@ (80009c0 <MX_ADC1_Init+0x9c>)
 800093a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800093c:	4b1f      	ldr	r3, [pc, #124]	@ (80009bc <MX_ADC1_Init+0x98>)
 800093e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000942:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000944:	4b1d      	ldr	r3, [pc, #116]	@ (80009bc <MX_ADC1_Init+0x98>)
 8000946:	2200      	movs	r2, #0
 8000948:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800094a:	4b1c      	ldr	r3, [pc, #112]	@ (80009bc <MX_ADC1_Init+0x98>)
 800094c:	2200      	movs	r2, #0
 800094e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000950:	4b1a      	ldr	r3, [pc, #104]	@ (80009bc <MX_ADC1_Init+0x98>)
 8000952:	2200      	movs	r2, #0
 8000954:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000956:	4b19      	ldr	r3, [pc, #100]	@ (80009bc <MX_ADC1_Init+0x98>)
 8000958:	2200      	movs	r2, #0
 800095a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800095e:	4b17      	ldr	r3, [pc, #92]	@ (80009bc <MX_ADC1_Init+0x98>)
 8000960:	2200      	movs	r2, #0
 8000962:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000964:	4b15      	ldr	r3, [pc, #84]	@ (80009bc <MX_ADC1_Init+0x98>)
 8000966:	4a17      	ldr	r2, [pc, #92]	@ (80009c4 <MX_ADC1_Init+0xa0>)
 8000968:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800096a:	4b14      	ldr	r3, [pc, #80]	@ (80009bc <MX_ADC1_Init+0x98>)
 800096c:	2200      	movs	r2, #0
 800096e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000970:	4b12      	ldr	r3, [pc, #72]	@ (80009bc <MX_ADC1_Init+0x98>)
 8000972:	2201      	movs	r2, #1
 8000974:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000976:	4b11      	ldr	r3, [pc, #68]	@ (80009bc <MX_ADC1_Init+0x98>)
 8000978:	2200      	movs	r2, #0
 800097a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800097e:	4b0f      	ldr	r3, [pc, #60]	@ (80009bc <MX_ADC1_Init+0x98>)
 8000980:	2201      	movs	r2, #1
 8000982:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000984:	480d      	ldr	r0, [pc, #52]	@ (80009bc <MX_ADC1_Init+0x98>)
 8000986:	f000 fb6d 	bl	8001064 <HAL_ADC_Init>
 800098a:	4603      	mov	r3, r0
 800098c:	2b00      	cmp	r3, #0
 800098e:	d001      	beq.n	8000994 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000990:	f000 f8ea 	bl	8000b68 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000994:	2300      	movs	r3, #0
 8000996:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000998:	2301      	movs	r3, #1
 800099a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800099c:	2300      	movs	r3, #0
 800099e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80009a0:	463b      	mov	r3, r7
 80009a2:	4619      	mov	r1, r3
 80009a4:	4805      	ldr	r0, [pc, #20]	@ (80009bc <MX_ADC1_Init+0x98>)
 80009a6:	f000 fd91 	bl	80014cc <HAL_ADC_ConfigChannel>
 80009aa:	4603      	mov	r3, r0
 80009ac:	2b00      	cmp	r3, #0
 80009ae:	d001      	beq.n	80009b4 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80009b0:	f000 f8da 	bl	8000b68 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80009b4:	bf00      	nop
 80009b6:	3710      	adds	r7, #16
 80009b8:	46bd      	mov	sp, r7
 80009ba:	bd80      	pop	{r7, pc}
 80009bc:	20000090 	.word	0x20000090
 80009c0:	40012000 	.word	0x40012000
 80009c4:	0f000001 	.word	0x0f000001

080009c8 <MX_SPI5_Init>:
  * @brief SPI5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI5_Init(void)
{
 80009c8:	b580      	push	{r7, lr}
 80009ca:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  /* SPI5 parameter configuration*/
  hspi5.Instance = SPI5;
 80009cc:	4b17      	ldr	r3, [pc, #92]	@ (8000a2c <MX_SPI5_Init+0x64>)
 80009ce:	4a18      	ldr	r2, [pc, #96]	@ (8000a30 <MX_SPI5_Init+0x68>)
 80009d0:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 80009d2:	4b16      	ldr	r3, [pc, #88]	@ (8000a2c <MX_SPI5_Init+0x64>)
 80009d4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80009d8:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 80009da:	4b14      	ldr	r3, [pc, #80]	@ (8000a2c <MX_SPI5_Init+0x64>)
 80009dc:	2200      	movs	r2, #0
 80009de:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 80009e0:	4b12      	ldr	r3, [pc, #72]	@ (8000a2c <MX_SPI5_Init+0x64>)
 80009e2:	2200      	movs	r2, #0
 80009e4:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 80009e6:	4b11      	ldr	r3, [pc, #68]	@ (8000a2c <MX_SPI5_Init+0x64>)
 80009e8:	2200      	movs	r2, #0
 80009ea:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 80009ec:	4b0f      	ldr	r3, [pc, #60]	@ (8000a2c <MX_SPI5_Init+0x64>)
 80009ee:	2200      	movs	r2, #0
 80009f0:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 80009f2:	4b0e      	ldr	r3, [pc, #56]	@ (8000a2c <MX_SPI5_Init+0x64>)
 80009f4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80009f8:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 80009fa:	4b0c      	ldr	r3, [pc, #48]	@ (8000a2c <MX_SPI5_Init+0x64>)
 80009fc:	2238      	movs	r2, #56	@ 0x38
 80009fe:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000a00:	4b0a      	ldr	r3, [pc, #40]	@ (8000a2c <MX_SPI5_Init+0x64>)
 8000a02:	2200      	movs	r2, #0
 8000a04:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8000a06:	4b09      	ldr	r3, [pc, #36]	@ (8000a2c <MX_SPI5_Init+0x64>)
 8000a08:	2200      	movs	r2, #0
 8000a0a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000a0c:	4b07      	ldr	r3, [pc, #28]	@ (8000a2c <MX_SPI5_Init+0x64>)
 8000a0e:	2200      	movs	r2, #0
 8000a10:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi5.Init.CRCPolynomial = 10;
 8000a12:	4b06      	ldr	r3, [pc, #24]	@ (8000a2c <MX_SPI5_Init+0x64>)
 8000a14:	220a      	movs	r2, #10
 8000a16:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8000a18:	4804      	ldr	r0, [pc, #16]	@ (8000a2c <MX_SPI5_Init+0x64>)
 8000a1a:	f001 fef9 	bl	8002810 <HAL_SPI_Init>
 8000a1e:	4603      	mov	r3, r0
 8000a20:	2b00      	cmp	r3, #0
 8000a22:	d001      	beq.n	8000a28 <MX_SPI5_Init+0x60>
  {
    Error_Handler();
 8000a24:	f000 f8a0 	bl	8000b68 <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 8000a28:	bf00      	nop
 8000a2a:	bd80      	pop	{r7, pc}
 8000a2c:	200000d8 	.word	0x200000d8
 8000a30:	40015000 	.word	0x40015000

08000a34 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000a34:	b580      	push	{r7, lr}
 8000a36:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000a38:	4b11      	ldr	r3, [pc, #68]	@ (8000a80 <MX_USART2_UART_Init+0x4c>)
 8000a3a:	4a12      	ldr	r2, [pc, #72]	@ (8000a84 <MX_USART2_UART_Init+0x50>)
 8000a3c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000a3e:	4b10      	ldr	r3, [pc, #64]	@ (8000a80 <MX_USART2_UART_Init+0x4c>)
 8000a40:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000a44:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000a46:	4b0e      	ldr	r3, [pc, #56]	@ (8000a80 <MX_USART2_UART_Init+0x4c>)
 8000a48:	2200      	movs	r2, #0
 8000a4a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000a4c:	4b0c      	ldr	r3, [pc, #48]	@ (8000a80 <MX_USART2_UART_Init+0x4c>)
 8000a4e:	2200      	movs	r2, #0
 8000a50:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000a52:	4b0b      	ldr	r3, [pc, #44]	@ (8000a80 <MX_USART2_UART_Init+0x4c>)
 8000a54:	2200      	movs	r2, #0
 8000a56:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000a58:	4b09      	ldr	r3, [pc, #36]	@ (8000a80 <MX_USART2_UART_Init+0x4c>)
 8000a5a:	220c      	movs	r2, #12
 8000a5c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a5e:	4b08      	ldr	r3, [pc, #32]	@ (8000a80 <MX_USART2_UART_Init+0x4c>)
 8000a60:	2200      	movs	r2, #0
 8000a62:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a64:	4b06      	ldr	r3, [pc, #24]	@ (8000a80 <MX_USART2_UART_Init+0x4c>)
 8000a66:	2200      	movs	r2, #0
 8000a68:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000a6a:	4805      	ldr	r0, [pc, #20]	@ (8000a80 <MX_USART2_UART_Init+0x4c>)
 8000a6c:	f002 fc34 	bl	80032d8 <HAL_UART_Init>
 8000a70:	4603      	mov	r3, r0
 8000a72:	2b00      	cmp	r3, #0
 8000a74:	d001      	beq.n	8000a7a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000a76:	f000 f877 	bl	8000b68 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000a7a:	bf00      	nop
 8000a7c:	bd80      	pop	{r7, pc}
 8000a7e:	bf00      	nop
 8000a80:	20000130 	.word	0x20000130
 8000a84:	40004400 	.word	0x40004400

08000a88 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	b08a      	sub	sp, #40	@ 0x28
 8000a8c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a8e:	f107 0314 	add.w	r3, r7, #20
 8000a92:	2200      	movs	r2, #0
 8000a94:	601a      	str	r2, [r3, #0]
 8000a96:	605a      	str	r2, [r3, #4]
 8000a98:	609a      	str	r2, [r3, #8]
 8000a9a:	60da      	str	r2, [r3, #12]
 8000a9c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a9e:	2300      	movs	r3, #0
 8000aa0:	613b      	str	r3, [r7, #16]
 8000aa2:	4b2e      	ldr	r3, [pc, #184]	@ (8000b5c <MX_GPIO_Init+0xd4>)
 8000aa4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000aa6:	4a2d      	ldr	r2, [pc, #180]	@ (8000b5c <MX_GPIO_Init+0xd4>)
 8000aa8:	f043 0304 	orr.w	r3, r3, #4
 8000aac:	6313      	str	r3, [r2, #48]	@ 0x30
 8000aae:	4b2b      	ldr	r3, [pc, #172]	@ (8000b5c <MX_GPIO_Init+0xd4>)
 8000ab0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ab2:	f003 0304 	and.w	r3, r3, #4
 8000ab6:	613b      	str	r3, [r7, #16]
 8000ab8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000aba:	2300      	movs	r3, #0
 8000abc:	60fb      	str	r3, [r7, #12]
 8000abe:	4b27      	ldr	r3, [pc, #156]	@ (8000b5c <MX_GPIO_Init+0xd4>)
 8000ac0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ac2:	4a26      	ldr	r2, [pc, #152]	@ (8000b5c <MX_GPIO_Init+0xd4>)
 8000ac4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000ac8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000aca:	4b24      	ldr	r3, [pc, #144]	@ (8000b5c <MX_GPIO_Init+0xd4>)
 8000acc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ace:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000ad2:	60fb      	str	r3, [r7, #12]
 8000ad4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ad6:	2300      	movs	r3, #0
 8000ad8:	60bb      	str	r3, [r7, #8]
 8000ada:	4b20      	ldr	r3, [pc, #128]	@ (8000b5c <MX_GPIO_Init+0xd4>)
 8000adc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ade:	4a1f      	ldr	r2, [pc, #124]	@ (8000b5c <MX_GPIO_Init+0xd4>)
 8000ae0:	f043 0301 	orr.w	r3, r3, #1
 8000ae4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ae6:	4b1d      	ldr	r3, [pc, #116]	@ (8000b5c <MX_GPIO_Init+0xd4>)
 8000ae8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000aea:	f003 0301 	and.w	r3, r3, #1
 8000aee:	60bb      	str	r3, [r7, #8]
 8000af0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000af2:	2300      	movs	r3, #0
 8000af4:	607b      	str	r3, [r7, #4]
 8000af6:	4b19      	ldr	r3, [pc, #100]	@ (8000b5c <MX_GPIO_Init+0xd4>)
 8000af8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000afa:	4a18      	ldr	r2, [pc, #96]	@ (8000b5c <MX_GPIO_Init+0xd4>)
 8000afc:	f043 0302 	orr.w	r3, r3, #2
 8000b00:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b02:	4b16      	ldr	r3, [pc, #88]	@ (8000b5c <MX_GPIO_Init+0xd4>)
 8000b04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b06:	f003 0302 	and.w	r3, r3, #2
 8000b0a:	607b      	str	r3, [r7, #4]
 8000b0c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_SET);
 8000b0e:	2201      	movs	r2, #1
 8000b10:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000b14:	4812      	ldr	r0, [pc, #72]	@ (8000b60 <MX_GPIO_Init+0xd8>)
 8000b16:	f001 f9c9 	bl	8001eac <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000b1a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000b1e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000b20:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000b24:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b26:	2300      	movs	r3, #0
 8000b28:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000b2a:	f107 0314 	add.w	r3, r7, #20
 8000b2e:	4619      	mov	r1, r3
 8000b30:	480c      	ldr	r0, [pc, #48]	@ (8000b64 <MX_GPIO_Init+0xdc>)
 8000b32:	f001 f837 	bl	8001ba4 <HAL_GPIO_Init>

  /*Configure GPIO pin : SD_CS_Pin */
  GPIO_InitStruct.Pin = SD_CS_Pin;
 8000b36:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000b3a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b3c:	2301      	movs	r3, #1
 8000b3e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000b40:	2301      	movs	r3, #1
 8000b42:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b44:	2300      	movs	r3, #0
 8000b46:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SD_CS_GPIO_Port, &GPIO_InitStruct);
 8000b48:	f107 0314 	add.w	r3, r7, #20
 8000b4c:	4619      	mov	r1, r3
 8000b4e:	4804      	ldr	r0, [pc, #16]	@ (8000b60 <MX_GPIO_Init+0xd8>)
 8000b50:	f001 f828 	bl	8001ba4 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000b54:	bf00      	nop
 8000b56:	3728      	adds	r7, #40	@ 0x28
 8000b58:	46bd      	mov	sp, r7
 8000b5a:	bd80      	pop	{r7, pc}
 8000b5c:	40023800 	.word	0x40023800
 8000b60:	40020000 	.word	0x40020000
 8000b64:	40020800 	.word	0x40020800

08000b68 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b68:	b480      	push	{r7}
 8000b6a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b6c:	b672      	cpsid	i
}
 8000b6e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b70:	bf00      	nop
 8000b72:	e7fd      	b.n	8000b70 <Error_Handler+0x8>

08000b74 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b74:	b580      	push	{r7, lr}
 8000b76:	b082      	sub	sp, #8
 8000b78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b7a:	2300      	movs	r3, #0
 8000b7c:	607b      	str	r3, [r7, #4]
 8000b7e:	4b10      	ldr	r3, [pc, #64]	@ (8000bc0 <HAL_MspInit+0x4c>)
 8000b80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b82:	4a0f      	ldr	r2, [pc, #60]	@ (8000bc0 <HAL_MspInit+0x4c>)
 8000b84:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000b88:	6453      	str	r3, [r2, #68]	@ 0x44
 8000b8a:	4b0d      	ldr	r3, [pc, #52]	@ (8000bc0 <HAL_MspInit+0x4c>)
 8000b8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b8e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000b92:	607b      	str	r3, [r7, #4]
 8000b94:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b96:	2300      	movs	r3, #0
 8000b98:	603b      	str	r3, [r7, #0]
 8000b9a:	4b09      	ldr	r3, [pc, #36]	@ (8000bc0 <HAL_MspInit+0x4c>)
 8000b9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b9e:	4a08      	ldr	r2, [pc, #32]	@ (8000bc0 <HAL_MspInit+0x4c>)
 8000ba0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ba4:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ba6:	4b06      	ldr	r3, [pc, #24]	@ (8000bc0 <HAL_MspInit+0x4c>)
 8000ba8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000baa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000bae:	603b      	str	r3, [r7, #0]
 8000bb0:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000bb2:	2007      	movs	r0, #7
 8000bb4:	f000 ff92 	bl	8001adc <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000bb8:	bf00      	nop
 8000bba:	3708      	adds	r7, #8
 8000bbc:	46bd      	mov	sp, r7
 8000bbe:	bd80      	pop	{r7, pc}
 8000bc0:	40023800 	.word	0x40023800

08000bc4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	b08a      	sub	sp, #40	@ 0x28
 8000bc8:	af00      	add	r7, sp, #0
 8000bca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bcc:	f107 0314 	add.w	r3, r7, #20
 8000bd0:	2200      	movs	r2, #0
 8000bd2:	601a      	str	r2, [r3, #0]
 8000bd4:	605a      	str	r2, [r3, #4]
 8000bd6:	609a      	str	r2, [r3, #8]
 8000bd8:	60da      	str	r2, [r3, #12]
 8000bda:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	681b      	ldr	r3, [r3, #0]
 8000be0:	4a1b      	ldr	r2, [pc, #108]	@ (8000c50 <HAL_ADC_MspInit+0x8c>)
 8000be2:	4293      	cmp	r3, r2
 8000be4:	d12f      	bne.n	8000c46 <HAL_ADC_MspInit+0x82>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000be6:	2300      	movs	r3, #0
 8000be8:	613b      	str	r3, [r7, #16]
 8000bea:	4b1a      	ldr	r3, [pc, #104]	@ (8000c54 <HAL_ADC_MspInit+0x90>)
 8000bec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000bee:	4a19      	ldr	r2, [pc, #100]	@ (8000c54 <HAL_ADC_MspInit+0x90>)
 8000bf0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000bf4:	6453      	str	r3, [r2, #68]	@ 0x44
 8000bf6:	4b17      	ldr	r3, [pc, #92]	@ (8000c54 <HAL_ADC_MspInit+0x90>)
 8000bf8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000bfa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000bfe:	613b      	str	r3, [r7, #16]
 8000c00:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c02:	2300      	movs	r3, #0
 8000c04:	60fb      	str	r3, [r7, #12]
 8000c06:	4b13      	ldr	r3, [pc, #76]	@ (8000c54 <HAL_ADC_MspInit+0x90>)
 8000c08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c0a:	4a12      	ldr	r2, [pc, #72]	@ (8000c54 <HAL_ADC_MspInit+0x90>)
 8000c0c:	f043 0301 	orr.w	r3, r3, #1
 8000c10:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c12:	4b10      	ldr	r3, [pc, #64]	@ (8000c54 <HAL_ADC_MspInit+0x90>)
 8000c14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c16:	f003 0301 	and.w	r3, r3, #1
 8000c1a:	60fb      	str	r3, [r7, #12]
 8000c1c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = MIC_0_ADC_Pin;
 8000c1e:	2301      	movs	r3, #1
 8000c20:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000c22:	2303      	movs	r3, #3
 8000c24:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c26:	2300      	movs	r3, #0
 8000c28:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(MIC_0_ADC_GPIO_Port, &GPIO_InitStruct);
 8000c2a:	f107 0314 	add.w	r3, r7, #20
 8000c2e:	4619      	mov	r1, r3
 8000c30:	4809      	ldr	r0, [pc, #36]	@ (8000c58 <HAL_ADC_MspInit+0x94>)
 8000c32:	f000 ffb7 	bl	8001ba4 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8000c36:	2200      	movs	r2, #0
 8000c38:	2100      	movs	r1, #0
 8000c3a:	2012      	movs	r0, #18
 8000c3c:	f000 ff59 	bl	8001af2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8000c40:	2012      	movs	r0, #18
 8000c42:	f000 ff72 	bl	8001b2a <HAL_NVIC_EnableIRQ>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000c46:	bf00      	nop
 8000c48:	3728      	adds	r7, #40	@ 0x28
 8000c4a:	46bd      	mov	sp, r7
 8000c4c:	bd80      	pop	{r7, pc}
 8000c4e:	bf00      	nop
 8000c50:	40012000 	.word	0x40012000
 8000c54:	40023800 	.word	0x40023800
 8000c58:	40020000 	.word	0x40020000

08000c5c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	b08a      	sub	sp, #40	@ 0x28
 8000c60:	af00      	add	r7, sp, #0
 8000c62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c64:	f107 0314 	add.w	r3, r7, #20
 8000c68:	2200      	movs	r2, #0
 8000c6a:	601a      	str	r2, [r3, #0]
 8000c6c:	605a      	str	r2, [r3, #4]
 8000c6e:	609a      	str	r2, [r3, #8]
 8000c70:	60da      	str	r2, [r3, #12]
 8000c72:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI5)
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	4a2c      	ldr	r2, [pc, #176]	@ (8000d2c <HAL_SPI_MspInit+0xd0>)
 8000c7a:	4293      	cmp	r3, r2
 8000c7c:	d152      	bne.n	8000d24 <HAL_SPI_MspInit+0xc8>
  {
  /* USER CODE BEGIN SPI5_MspInit 0 */

  /* USER CODE END SPI5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 8000c7e:	2300      	movs	r3, #0
 8000c80:	613b      	str	r3, [r7, #16]
 8000c82:	4b2b      	ldr	r3, [pc, #172]	@ (8000d30 <HAL_SPI_MspInit+0xd4>)
 8000c84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c86:	4a2a      	ldr	r2, [pc, #168]	@ (8000d30 <HAL_SPI_MspInit+0xd4>)
 8000c88:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000c8c:	6453      	str	r3, [r2, #68]	@ 0x44
 8000c8e:	4b28      	ldr	r3, [pc, #160]	@ (8000d30 <HAL_SPI_MspInit+0xd4>)
 8000c90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c92:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000c96:	613b      	str	r3, [r7, #16]
 8000c98:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c9a:	2300      	movs	r3, #0
 8000c9c:	60fb      	str	r3, [r7, #12]
 8000c9e:	4b24      	ldr	r3, [pc, #144]	@ (8000d30 <HAL_SPI_MspInit+0xd4>)
 8000ca0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ca2:	4a23      	ldr	r2, [pc, #140]	@ (8000d30 <HAL_SPI_MspInit+0xd4>)
 8000ca4:	f043 0302 	orr.w	r3, r3, #2
 8000ca8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000caa:	4b21      	ldr	r3, [pc, #132]	@ (8000d30 <HAL_SPI_MspInit+0xd4>)
 8000cac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cae:	f003 0302 	and.w	r3, r3, #2
 8000cb2:	60fb      	str	r3, [r7, #12]
 8000cb4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	60bb      	str	r3, [r7, #8]
 8000cba:	4b1d      	ldr	r3, [pc, #116]	@ (8000d30 <HAL_SPI_MspInit+0xd4>)
 8000cbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cbe:	4a1c      	ldr	r2, [pc, #112]	@ (8000d30 <HAL_SPI_MspInit+0xd4>)
 8000cc0:	f043 0301 	orr.w	r3, r3, #1
 8000cc4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000cc6:	4b1a      	ldr	r3, [pc, #104]	@ (8000d30 <HAL_SPI_MspInit+0xd4>)
 8000cc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cca:	f003 0301 	and.w	r3, r3, #1
 8000cce:	60bb      	str	r3, [r7, #8]
 8000cd0:	68bb      	ldr	r3, [r7, #8]
    /**SPI5 GPIO Configuration
    PB0     ------> SPI5_SCK
    PA10     ------> SPI5_MOSI
    PA12     ------> SPI5_MISO
    */
    GPIO_InitStruct.Pin = SD_SCK_Pin;
 8000cd2:	2301      	movs	r3, #1
 8000cd4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cd6:	2302      	movs	r3, #2
 8000cd8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000cda:	2301      	movs	r3, #1
 8000cdc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cde:	2303      	movs	r3, #3
 8000ce0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI5;
 8000ce2:	2306      	movs	r3, #6
 8000ce4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(SD_SCK_GPIO_Port, &GPIO_InitStruct);
 8000ce6:	f107 0314 	add.w	r3, r7, #20
 8000cea:	4619      	mov	r1, r3
 8000cec:	4811      	ldr	r0, [pc, #68]	@ (8000d34 <HAL_SPI_MspInit+0xd8>)
 8000cee:	f000 ff59 	bl	8001ba4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SD_MOSI_Pin|SD_MISO_Pin;
 8000cf2:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000cf6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cf8:	2302      	movs	r3, #2
 8000cfa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000cfc:	2301      	movs	r3, #1
 8000cfe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d00:	2303      	movs	r3, #3
 8000d02:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI5;
 8000d04:	2306      	movs	r3, #6
 8000d06:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d08:	f107 0314 	add.w	r3, r7, #20
 8000d0c:	4619      	mov	r1, r3
 8000d0e:	480a      	ldr	r0, [pc, #40]	@ (8000d38 <HAL_SPI_MspInit+0xdc>)
 8000d10:	f000 ff48 	bl	8001ba4 <HAL_GPIO_Init>

    /* SPI5 interrupt Init */
    HAL_NVIC_SetPriority(SPI5_IRQn, 0, 0);
 8000d14:	2200      	movs	r2, #0
 8000d16:	2100      	movs	r1, #0
 8000d18:	2055      	movs	r0, #85	@ 0x55
 8000d1a:	f000 feea 	bl	8001af2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI5_IRQn);
 8000d1e:	2055      	movs	r0, #85	@ 0x55
 8000d20:	f000 ff03 	bl	8001b2a <HAL_NVIC_EnableIRQ>

  /* USER CODE END SPI5_MspInit 1 */

  }

}
 8000d24:	bf00      	nop
 8000d26:	3728      	adds	r7, #40	@ 0x28
 8000d28:	46bd      	mov	sp, r7
 8000d2a:	bd80      	pop	{r7, pc}
 8000d2c:	40015000 	.word	0x40015000
 8000d30:	40023800 	.word	0x40023800
 8000d34:	40020400 	.word	0x40020400
 8000d38:	40020000 	.word	0x40020000

08000d3c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	b08a      	sub	sp, #40	@ 0x28
 8000d40:	af00      	add	r7, sp, #0
 8000d42:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d44:	f107 0314 	add.w	r3, r7, #20
 8000d48:	2200      	movs	r2, #0
 8000d4a:	601a      	str	r2, [r3, #0]
 8000d4c:	605a      	str	r2, [r3, #4]
 8000d4e:	609a      	str	r2, [r3, #8]
 8000d50:	60da      	str	r2, [r3, #12]
 8000d52:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	4a19      	ldr	r2, [pc, #100]	@ (8000dc0 <HAL_UART_MspInit+0x84>)
 8000d5a:	4293      	cmp	r3, r2
 8000d5c:	d12b      	bne.n	8000db6 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000d5e:	2300      	movs	r3, #0
 8000d60:	613b      	str	r3, [r7, #16]
 8000d62:	4b18      	ldr	r3, [pc, #96]	@ (8000dc4 <HAL_UART_MspInit+0x88>)
 8000d64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d66:	4a17      	ldr	r2, [pc, #92]	@ (8000dc4 <HAL_UART_MspInit+0x88>)
 8000d68:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000d6c:	6413      	str	r3, [r2, #64]	@ 0x40
 8000d6e:	4b15      	ldr	r3, [pc, #84]	@ (8000dc4 <HAL_UART_MspInit+0x88>)
 8000d70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000d76:	613b      	str	r3, [r7, #16]
 8000d78:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d7a:	2300      	movs	r3, #0
 8000d7c:	60fb      	str	r3, [r7, #12]
 8000d7e:	4b11      	ldr	r3, [pc, #68]	@ (8000dc4 <HAL_UART_MspInit+0x88>)
 8000d80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d82:	4a10      	ldr	r2, [pc, #64]	@ (8000dc4 <HAL_UART_MspInit+0x88>)
 8000d84:	f043 0301 	orr.w	r3, r3, #1
 8000d88:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d8a:	4b0e      	ldr	r3, [pc, #56]	@ (8000dc4 <HAL_UART_MspInit+0x88>)
 8000d8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d8e:	f003 0301 	and.w	r3, r3, #1
 8000d92:	60fb      	str	r3, [r7, #12]
 8000d94:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000d96:	230c      	movs	r3, #12
 8000d98:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d9a:	2302      	movs	r3, #2
 8000d9c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d9e:	2300      	movs	r3, #0
 8000da0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000da2:	2303      	movs	r3, #3
 8000da4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000da6:	2307      	movs	r3, #7
 8000da8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000daa:	f107 0314 	add.w	r3, r7, #20
 8000dae:	4619      	mov	r1, r3
 8000db0:	4805      	ldr	r0, [pc, #20]	@ (8000dc8 <HAL_UART_MspInit+0x8c>)
 8000db2:	f000 fef7 	bl	8001ba4 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8000db6:	bf00      	nop
 8000db8:	3728      	adds	r7, #40	@ 0x28
 8000dba:	46bd      	mov	sp, r7
 8000dbc:	bd80      	pop	{r7, pc}
 8000dbe:	bf00      	nop
 8000dc0:	40004400 	.word	0x40004400
 8000dc4:	40023800 	.word	0x40023800
 8000dc8:	40020000 	.word	0x40020000

08000dcc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000dcc:	b480      	push	{r7}
 8000dce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000dd0:	bf00      	nop
 8000dd2:	e7fd      	b.n	8000dd0 <NMI_Handler+0x4>

08000dd4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000dd4:	b480      	push	{r7}
 8000dd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000dd8:	bf00      	nop
 8000dda:	e7fd      	b.n	8000dd8 <HardFault_Handler+0x4>

08000ddc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ddc:	b480      	push	{r7}
 8000dde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000de0:	bf00      	nop
 8000de2:	e7fd      	b.n	8000de0 <MemManage_Handler+0x4>

08000de4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000de4:	b480      	push	{r7}
 8000de6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000de8:	bf00      	nop
 8000dea:	e7fd      	b.n	8000de8 <BusFault_Handler+0x4>

08000dec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000dec:	b480      	push	{r7}
 8000dee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000df0:	bf00      	nop
 8000df2:	e7fd      	b.n	8000df0 <UsageFault_Handler+0x4>

08000df4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000df4:	b480      	push	{r7}
 8000df6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000df8:	bf00      	nop
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e00:	4770      	bx	lr

08000e02 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e02:	b480      	push	{r7}
 8000e04:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e06:	bf00      	nop
 8000e08:	46bd      	mov	sp, r7
 8000e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e0e:	4770      	bx	lr

08000e10 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e10:	b480      	push	{r7}
 8000e12:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e14:	bf00      	nop
 8000e16:	46bd      	mov	sp, r7
 8000e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e1c:	4770      	bx	lr

08000e1e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e1e:	b580      	push	{r7, lr}
 8000e20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e22:	f000 f8db 	bl	8000fdc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e26:	bf00      	nop
 8000e28:	bd80      	pop	{r7, pc}
	...

08000e2c <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC_IRQHandler(void)
{
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8000e30:	4802      	ldr	r0, [pc, #8]	@ (8000e3c <ADC_IRQHandler+0x10>)
 8000e32:	f000 fa19 	bl	8001268 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8000e36:	bf00      	nop
 8000e38:	bd80      	pop	{r7, pc}
 8000e3a:	bf00      	nop
 8000e3c:	20000090 	.word	0x20000090

08000e40 <SPI5_IRQHandler>:

/**
  * @brief This function handles SPI5 global interrupt.
  */
void SPI5_IRQHandler(void)
{
 8000e40:	b580      	push	{r7, lr}
 8000e42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI5_IRQn 0 */

  /* USER CODE END SPI5_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi5);
 8000e44:	4802      	ldr	r0, [pc, #8]	@ (8000e50 <SPI5_IRQHandler+0x10>)
 8000e46:	f002 f859 	bl	8002efc <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI5_IRQn 1 */

  /* USER CODE END SPI5_IRQn 1 */
}
 8000e4a:	bf00      	nop
 8000e4c:	bd80      	pop	{r7, pc}
 8000e4e:	bf00      	nop
 8000e50:	200000d8 	.word	0x200000d8

08000e54 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	b086      	sub	sp, #24
 8000e58:	af00      	add	r7, sp, #0
 8000e5a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000e5c:	4a14      	ldr	r2, [pc, #80]	@ (8000eb0 <_sbrk+0x5c>)
 8000e5e:	4b15      	ldr	r3, [pc, #84]	@ (8000eb4 <_sbrk+0x60>)
 8000e60:	1ad3      	subs	r3, r2, r3
 8000e62:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000e64:	697b      	ldr	r3, [r7, #20]
 8000e66:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000e68:	4b13      	ldr	r3, [pc, #76]	@ (8000eb8 <_sbrk+0x64>)
 8000e6a:	681b      	ldr	r3, [r3, #0]
 8000e6c:	2b00      	cmp	r3, #0
 8000e6e:	d102      	bne.n	8000e76 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000e70:	4b11      	ldr	r3, [pc, #68]	@ (8000eb8 <_sbrk+0x64>)
 8000e72:	4a12      	ldr	r2, [pc, #72]	@ (8000ebc <_sbrk+0x68>)
 8000e74:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000e76:	4b10      	ldr	r3, [pc, #64]	@ (8000eb8 <_sbrk+0x64>)
 8000e78:	681a      	ldr	r2, [r3, #0]
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	4413      	add	r3, r2
 8000e7e:	693a      	ldr	r2, [r7, #16]
 8000e80:	429a      	cmp	r2, r3
 8000e82:	d207      	bcs.n	8000e94 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000e84:	f005 ffae 	bl	8006de4 <__errno>
 8000e88:	4603      	mov	r3, r0
 8000e8a:	220c      	movs	r2, #12
 8000e8c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000e8e:	f04f 33ff 	mov.w	r3, #4294967295
 8000e92:	e009      	b.n	8000ea8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000e94:	4b08      	ldr	r3, [pc, #32]	@ (8000eb8 <_sbrk+0x64>)
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000e9a:	4b07      	ldr	r3, [pc, #28]	@ (8000eb8 <_sbrk+0x64>)
 8000e9c:	681a      	ldr	r2, [r3, #0]
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	4413      	add	r3, r2
 8000ea2:	4a05      	ldr	r2, [pc, #20]	@ (8000eb8 <_sbrk+0x64>)
 8000ea4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000ea6:	68fb      	ldr	r3, [r7, #12]
}
 8000ea8:	4618      	mov	r0, r3
 8000eaa:	3718      	adds	r7, #24
 8000eac:	46bd      	mov	sp, r7
 8000eae:	bd80      	pop	{r7, pc}
 8000eb0:	20020000 	.word	0x20020000
 8000eb4:	00000400 	.word	0x00000400
 8000eb8:	20000294 	.word	0x20000294
 8000ebc:	20000430 	.word	0x20000430

08000ec0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000ec0:	b480      	push	{r7}
 8000ec2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000ec4:	4b06      	ldr	r3, [pc, #24]	@ (8000ee0 <SystemInit+0x20>)
 8000ec6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000eca:	4a05      	ldr	r2, [pc, #20]	@ (8000ee0 <SystemInit+0x20>)
 8000ecc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000ed0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000ed4:	bf00      	nop
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000edc:	4770      	bx	lr
 8000ede:	bf00      	nop
 8000ee0:	e000ed00 	.word	0xe000ed00

08000ee4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000ee4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000f1c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000ee8:	f7ff ffea 	bl	8000ec0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000eec:	480c      	ldr	r0, [pc, #48]	@ (8000f20 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000eee:	490d      	ldr	r1, [pc, #52]	@ (8000f24 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000ef0:	4a0d      	ldr	r2, [pc, #52]	@ (8000f28 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000ef2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ef4:	e002      	b.n	8000efc <LoopCopyDataInit>

08000ef6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ef6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ef8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000efa:	3304      	adds	r3, #4

08000efc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000efc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000efe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000f00:	d3f9      	bcc.n	8000ef6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000f02:	4a0a      	ldr	r2, [pc, #40]	@ (8000f2c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000f04:	4c0a      	ldr	r4, [pc, #40]	@ (8000f30 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000f06:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000f08:	e001      	b.n	8000f0e <LoopFillZerobss>

08000f0a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000f0a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000f0c:	3204      	adds	r2, #4

08000f0e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000f0e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000f10:	d3fb      	bcc.n	8000f0a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000f12:	f005 ff6d 	bl	8006df0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000f16:	f7ff fb7f 	bl	8000618 <main>
  bx  lr    
 8000f1a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000f1c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000f20:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000f24:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8000f28:	080079c4 	.word	0x080079c4
  ldr r2, =_sbss
 8000f2c:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8000f30:	2000042c 	.word	0x2000042c

08000f34 <DMA1_Stream0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000f34:	e7fe      	b.n	8000f34 <DMA1_Stream0_IRQHandler>
	...

08000f38 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000f3c:	4b0e      	ldr	r3, [pc, #56]	@ (8000f78 <HAL_Init+0x40>)
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	4a0d      	ldr	r2, [pc, #52]	@ (8000f78 <HAL_Init+0x40>)
 8000f42:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000f46:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000f48:	4b0b      	ldr	r3, [pc, #44]	@ (8000f78 <HAL_Init+0x40>)
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	4a0a      	ldr	r2, [pc, #40]	@ (8000f78 <HAL_Init+0x40>)
 8000f4e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000f52:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f54:	4b08      	ldr	r3, [pc, #32]	@ (8000f78 <HAL_Init+0x40>)
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	4a07      	ldr	r2, [pc, #28]	@ (8000f78 <HAL_Init+0x40>)
 8000f5a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000f5e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f60:	2003      	movs	r0, #3
 8000f62:	f000 fdbb 	bl	8001adc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000f66:	2000      	movs	r0, #0
 8000f68:	f000 f808 	bl	8000f7c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000f6c:	f7ff fe02 	bl	8000b74 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000f70:	2300      	movs	r3, #0
}
 8000f72:	4618      	mov	r0, r3
 8000f74:	bd80      	pop	{r7, pc}
 8000f76:	bf00      	nop
 8000f78:	40023c00 	.word	0x40023c00

08000f7c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b082      	sub	sp, #8
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000f84:	4b12      	ldr	r3, [pc, #72]	@ (8000fd0 <HAL_InitTick+0x54>)
 8000f86:	681a      	ldr	r2, [r3, #0]
 8000f88:	4b12      	ldr	r3, [pc, #72]	@ (8000fd4 <HAL_InitTick+0x58>)
 8000f8a:	781b      	ldrb	r3, [r3, #0]
 8000f8c:	4619      	mov	r1, r3
 8000f8e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000f92:	fbb3 f3f1 	udiv	r3, r3, r1
 8000f96:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f9a:	4618      	mov	r0, r3
 8000f9c:	f000 fdd3 	bl	8001b46 <HAL_SYSTICK_Config>
 8000fa0:	4603      	mov	r3, r0
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	d001      	beq.n	8000faa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000fa6:	2301      	movs	r3, #1
 8000fa8:	e00e      	b.n	8000fc8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	2b0f      	cmp	r3, #15
 8000fae:	d80a      	bhi.n	8000fc6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000fb0:	2200      	movs	r2, #0
 8000fb2:	6879      	ldr	r1, [r7, #4]
 8000fb4:	f04f 30ff 	mov.w	r0, #4294967295
 8000fb8:	f000 fd9b 	bl	8001af2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000fbc:	4a06      	ldr	r2, [pc, #24]	@ (8000fd8 <HAL_InitTick+0x5c>)
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	e000      	b.n	8000fc8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000fc6:	2301      	movs	r3, #1
}
 8000fc8:	4618      	mov	r0, r3
 8000fca:	3708      	adds	r7, #8
 8000fcc:	46bd      	mov	sp, r7
 8000fce:	bd80      	pop	{r7, pc}
 8000fd0:	20000000 	.word	0x20000000
 8000fd4:	20000008 	.word	0x20000008
 8000fd8:	20000004 	.word	0x20000004

08000fdc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000fdc:	b480      	push	{r7}
 8000fde:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000fe0:	4b06      	ldr	r3, [pc, #24]	@ (8000ffc <HAL_IncTick+0x20>)
 8000fe2:	781b      	ldrb	r3, [r3, #0]
 8000fe4:	461a      	mov	r2, r3
 8000fe6:	4b06      	ldr	r3, [pc, #24]	@ (8001000 <HAL_IncTick+0x24>)
 8000fe8:	681b      	ldr	r3, [r3, #0]
 8000fea:	4413      	add	r3, r2
 8000fec:	4a04      	ldr	r2, [pc, #16]	@ (8001000 <HAL_IncTick+0x24>)
 8000fee:	6013      	str	r3, [r2, #0]
}
 8000ff0:	bf00      	nop
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff8:	4770      	bx	lr
 8000ffa:	bf00      	nop
 8000ffc:	20000008 	.word	0x20000008
 8001000:	20000298 	.word	0x20000298

08001004 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001004:	b480      	push	{r7}
 8001006:	af00      	add	r7, sp, #0
  return uwTick;
 8001008:	4b03      	ldr	r3, [pc, #12]	@ (8001018 <HAL_GetTick+0x14>)
 800100a:	681b      	ldr	r3, [r3, #0]
}
 800100c:	4618      	mov	r0, r3
 800100e:	46bd      	mov	sp, r7
 8001010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001014:	4770      	bx	lr
 8001016:	bf00      	nop
 8001018:	20000298 	.word	0x20000298

0800101c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800101c:	b580      	push	{r7, lr}
 800101e:	b084      	sub	sp, #16
 8001020:	af00      	add	r7, sp, #0
 8001022:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001024:	f7ff ffee 	bl	8001004 <HAL_GetTick>
 8001028:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800102e:	68fb      	ldr	r3, [r7, #12]
 8001030:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001034:	d005      	beq.n	8001042 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001036:	4b0a      	ldr	r3, [pc, #40]	@ (8001060 <HAL_Delay+0x44>)
 8001038:	781b      	ldrb	r3, [r3, #0]
 800103a:	461a      	mov	r2, r3
 800103c:	68fb      	ldr	r3, [r7, #12]
 800103e:	4413      	add	r3, r2
 8001040:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001042:	bf00      	nop
 8001044:	f7ff ffde 	bl	8001004 <HAL_GetTick>
 8001048:	4602      	mov	r2, r0
 800104a:	68bb      	ldr	r3, [r7, #8]
 800104c:	1ad3      	subs	r3, r2, r3
 800104e:	68fa      	ldr	r2, [r7, #12]
 8001050:	429a      	cmp	r2, r3
 8001052:	d8f7      	bhi.n	8001044 <HAL_Delay+0x28>
  {
  }
}
 8001054:	bf00      	nop
 8001056:	bf00      	nop
 8001058:	3710      	adds	r7, #16
 800105a:	46bd      	mov	sp, r7
 800105c:	bd80      	pop	{r7, pc}
 800105e:	bf00      	nop
 8001060:	20000008 	.word	0x20000008

08001064 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	b084      	sub	sp, #16
 8001068:	af00      	add	r7, sp, #0
 800106a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800106c:	2300      	movs	r3, #0
 800106e:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	2b00      	cmp	r3, #0
 8001074:	d101      	bne.n	800107a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001076:	2301      	movs	r3, #1
 8001078:	e033      	b.n	80010e2 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800107e:	2b00      	cmp	r3, #0
 8001080:	d109      	bne.n	8001096 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001082:	6878      	ldr	r0, [r7, #4]
 8001084:	f7ff fd9e 	bl	8000bc4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	2200      	movs	r2, #0
 800108c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	2200      	movs	r2, #0
 8001092:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800109a:	f003 0310 	and.w	r3, r3, #16
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d118      	bne.n	80010d4 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010a6:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80010aa:	f023 0302 	bic.w	r3, r3, #2
 80010ae:	f043 0202 	orr.w	r2, r3, #2
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 80010b6:	6878      	ldr	r0, [r7, #4]
 80010b8:	f000 fb3a 	bl	8001730 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	2200      	movs	r2, #0
 80010c0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010c6:	f023 0303 	bic.w	r3, r3, #3
 80010ca:	f043 0201 	orr.w	r2, r3, #1
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	641a      	str	r2, [r3, #64]	@ 0x40
 80010d2:	e001      	b.n	80010d8 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80010d4:	2301      	movs	r3, #1
 80010d6:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	2200      	movs	r2, #0
 80010dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80010e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80010e2:	4618      	mov	r0, r3
 80010e4:	3710      	adds	r7, #16
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bd80      	pop	{r7, pc}
	...

080010ec <HAL_ADC_Start_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef *hadc)
{
 80010ec:	b480      	push	{r7}
 80010ee:	b085      	sub	sp, #20
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 80010f4:	2300      	movs	r3, #0
 80010f6:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80010fe:	2b01      	cmp	r3, #1
 8001100:	d101      	bne.n	8001106 <HAL_ADC_Start_IT+0x1a>
 8001102:	2302      	movs	r3, #2
 8001104:	e0a1      	b.n	800124a <HAL_ADC_Start_IT+0x15e>
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	2201      	movs	r2, #1
 800110a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	689b      	ldr	r3, [r3, #8]
 8001114:	f003 0301 	and.w	r3, r3, #1
 8001118:	2b01      	cmp	r3, #1
 800111a:	d018      	beq.n	800114e <HAL_ADC_Start_IT+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	689a      	ldr	r2, [r3, #8]
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	f042 0201 	orr.w	r2, r2, #1
 800112a:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800112c:	4b4a      	ldr	r3, [pc, #296]	@ (8001258 <HAL_ADC_Start_IT+0x16c>)
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	4a4a      	ldr	r2, [pc, #296]	@ (800125c <HAL_ADC_Start_IT+0x170>)
 8001132:	fba2 2303 	umull	r2, r3, r2, r3
 8001136:	0c9a      	lsrs	r2, r3, #18
 8001138:	4613      	mov	r3, r2
 800113a:	005b      	lsls	r3, r3, #1
 800113c:	4413      	add	r3, r2
 800113e:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8001140:	e002      	b.n	8001148 <HAL_ADC_Start_IT+0x5c>
    {
      counter--;
 8001142:	68bb      	ldr	r3, [r7, #8]
 8001144:	3b01      	subs	r3, #1
 8001146:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8001148:	68bb      	ldr	r3, [r7, #8]
 800114a:	2b00      	cmp	r3, #0
 800114c:	d1f9      	bne.n	8001142 <HAL_ADC_Start_IT+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	689b      	ldr	r3, [r3, #8]
 8001154:	f003 0301 	and.w	r3, r3, #1
 8001158:	2b01      	cmp	r3, #1
 800115a:	d169      	bne.n	8001230 <HAL_ADC_Start_IT+0x144>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001160:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8001164:	f023 0301 	bic.w	r3, r3, #1
 8001168:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	685b      	ldr	r3, [r3, #4]
 8001176:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800117a:	2b00      	cmp	r3, #0
 800117c:	d007      	beq.n	800118e <HAL_ADC_Start_IT+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001182:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001186:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001192:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001196:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800119a:	d106      	bne.n	80011aa <HAL_ADC_Start_IT+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011a0:	f023 0206 	bic.w	r2, r3, #6
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	645a      	str	r2, [r3, #68]	@ 0x44
 80011a8:	e002      	b.n	80011b0 <HAL_ADC_Start_IT+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	2200      	movs	r2, #0
 80011ae:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	2200      	movs	r2, #0
 80011b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80011b8:	4b29      	ldr	r3, [pc, #164]	@ (8001260 <HAL_ADC_Start_IT+0x174>)
 80011ba:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 80011c4:	601a      	str	r2, [r3, #0]

    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	685b      	ldr	r3, [r3, #4]
 80011cc:	687a      	ldr	r2, [r7, #4]
 80011ce:	6812      	ldr	r2, [r2, #0]
 80011d0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80011d4:	f043 0320 	orr.w	r3, r3, #32
 80011d8:	6053      	str	r3, [r2, #4]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80011da:	68fb      	ldr	r3, [r7, #12]
 80011dc:	685b      	ldr	r3, [r3, #4]
 80011de:	f003 031f 	and.w	r3, r3, #31
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d10f      	bne.n	8001206 <HAL_ADC_Start_IT+0x11a>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	689b      	ldr	r3, [r3, #8]
 80011ec:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d129      	bne.n	8001248 <HAL_ADC_Start_IT+0x15c>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	689a      	ldr	r2, [r3, #8]
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001202:	609a      	str	r2, [r3, #8]
 8001204:	e020      	b.n	8001248 <HAL_ADC_Start_IT+0x15c>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	4a16      	ldr	r2, [pc, #88]	@ (8001264 <HAL_ADC_Start_IT+0x178>)
 800120c:	4293      	cmp	r3, r2
 800120e:	d11b      	bne.n	8001248 <HAL_ADC_Start_IT+0x15c>
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	689b      	ldr	r3, [r3, #8]
 8001216:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800121a:	2b00      	cmp	r3, #0
 800121c:	d114      	bne.n	8001248 <HAL_ADC_Start_IT+0x15c>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	689a      	ldr	r2, [r3, #8]
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800122c:	609a      	str	r2, [r3, #8]
 800122e:	e00b      	b.n	8001248 <HAL_ADC_Start_IT+0x15c>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001234:	f043 0210 	orr.w	r2, r3, #16
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001240:	f043 0201 	orr.w	r2, r3, #1
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8001248:	2300      	movs	r3, #0
}
 800124a:	4618      	mov	r0, r3
 800124c:	3714      	adds	r7, #20
 800124e:	46bd      	mov	sp, r7
 8001250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001254:	4770      	bx	lr
 8001256:	bf00      	nop
 8001258:	20000000 	.word	0x20000000
 800125c:	431bde83 	.word	0x431bde83
 8001260:	40012300 	.word	0x40012300
 8001264:	40012000 	.word	0x40012000

08001268 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8001268:	b580      	push	{r7, lr}
 800126a:	b086      	sub	sp, #24
 800126c:	af00      	add	r7, sp, #0
 800126e:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8001270:	2300      	movs	r3, #0
 8001272:	617b      	str	r3, [r7, #20]
 8001274:	2300      	movs	r3, #0
 8001276:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	685b      	ldr	r3, [r3, #4]
 8001286:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 8001288:	68fb      	ldr	r3, [r7, #12]
 800128a:	f003 0302 	and.w	r3, r3, #2
 800128e:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 8001290:	68bb      	ldr	r3, [r7, #8]
 8001292:	f003 0320 	and.w	r3, r3, #32
 8001296:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if (tmp1 && tmp2)
 8001298:	697b      	ldr	r3, [r7, #20]
 800129a:	2b00      	cmp	r3, #0
 800129c:	d049      	beq.n	8001332 <HAL_ADC_IRQHandler+0xca>
 800129e:	693b      	ldr	r3, [r7, #16]
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d046      	beq.n	8001332 <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012a8:	f003 0310 	and.w	r3, r3, #16
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d105      	bne.n	80012bc <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012b4:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	689b      	ldr	r3, [r3, #8]
 80012c2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d12b      	bne.n	8001322 <HAL_ADC_IRQHandler+0xba>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d127      	bne.n	8001322 <HAL_ADC_IRQHandler+0xba>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80012d8:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d006      	beq.n	80012ee <HAL_ADC_IRQHandler+0x86>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	689b      	ldr	r3, [r3, #8]
 80012e6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d119      	bne.n	8001322 <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	685a      	ldr	r2, [r3, #4]
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	f022 0220 	bic.w	r2, r2, #32
 80012fc:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001302:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800130e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001312:	2b00      	cmp	r3, #0
 8001314:	d105      	bne.n	8001322 <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800131a:	f043 0201 	orr.w	r2, r3, #1
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001322:	6878      	ldr	r0, [r7, #4]
 8001324:	f7ff f92c 	bl	8000580 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	f06f 0212 	mvn.w	r2, #18
 8001330:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 8001332:	68fb      	ldr	r3, [r7, #12]
 8001334:	f003 0304 	and.w	r3, r3, #4
 8001338:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 800133a:	68bb      	ldr	r3, [r7, #8]
 800133c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001340:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if (tmp1 && tmp2)
 8001342:	697b      	ldr	r3, [r7, #20]
 8001344:	2b00      	cmp	r3, #0
 8001346:	d057      	beq.n	80013f8 <HAL_ADC_IRQHandler+0x190>
 8001348:	693b      	ldr	r3, [r7, #16]
 800134a:	2b00      	cmp	r3, #0
 800134c:	d054      	beq.n	80013f8 <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001352:	f003 0310 	and.w	r3, r3, #16
 8001356:	2b00      	cmp	r3, #0
 8001358:	d105      	bne.n	8001366 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800135e:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	689b      	ldr	r3, [r3, #8]
 800136c:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8001370:	2b00      	cmp	r3, #0
 8001372:	d139      	bne.n	80013e8 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800137a:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 800137e:	2b00      	cmp	r3, #0
 8001380:	d006      	beq.n	8001390 <HAL_ADC_IRQHandler+0x128>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	689b      	ldr	r3, [r3, #8]
 8001388:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 800138c:	2b00      	cmp	r3, #0
 800138e:	d12b      	bne.n	80013e8 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	685b      	ldr	r3, [r3, #4]
 8001396:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 800139a:	2b00      	cmp	r3, #0
 800139c:	d124      	bne.n	80013e8 <HAL_ADC_IRQHandler+0x180>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	689b      	ldr	r3, [r3, #8]
 80013a4:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d11d      	bne.n	80013e8 <HAL_ADC_IRQHandler+0x180>
          (hadc->Init.ContinuousConvMode == DISABLE))))
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	7e1b      	ldrb	r3, [r3, #24]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d119      	bne.n	80013e8 <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	685a      	ldr	r2, [r3, #4]
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80013c2:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013c8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d105      	bne.n	80013e8 <HAL_ADC_IRQHandler+0x180>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013e0:	f043 0201 	orr.w	r2, r3, #1
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Conversion complete callback */
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80013e8:	6878      	ldr	r0, [r7, #4]
 80013ea:	f000 fa9d 	bl	8001928 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	f06f 020c 	mvn.w	r2, #12
 80013f6:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_AWD;
 80013f8:	68fb      	ldr	r3, [r7, #12]
 80013fa:	f003 0301 	and.w	r3, r3, #1
 80013fe:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 8001400:	68bb      	ldr	r3, [r7, #8]
 8001402:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001406:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if (tmp1 && tmp2)
 8001408:	697b      	ldr	r3, [r7, #20]
 800140a:	2b00      	cmp	r3, #0
 800140c:	d017      	beq.n	800143e <HAL_ADC_IRQHandler+0x1d6>
 800140e:	693b      	ldr	r3, [r7, #16]
 8001410:	2b00      	cmp	r3, #0
 8001412:	d014      	beq.n	800143e <HAL_ADC_IRQHandler+0x1d6>
  {
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	f003 0301 	and.w	r3, r3, #1
 800141e:	2b01      	cmp	r3, #1
 8001420:	d10d      	bne.n	800143e <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001426:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 800142e:	6878      	ldr	r0, [r7, #4]
 8001430:	f000 f837 	bl	80014a2 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	f06f 0201 	mvn.w	r2, #1
 800143c:	601a      	str	r2, [r3, #0]
    }
  }

  tmp1 = tmp_sr & ADC_FLAG_OVR;
 800143e:	68fb      	ldr	r3, [r7, #12]
 8001440:	f003 0320 	and.w	r3, r3, #32
 8001444:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 8001446:	68bb      	ldr	r3, [r7, #8]
 8001448:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800144c:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if (tmp1 && tmp2)
 800144e:	697b      	ldr	r3, [r7, #20]
 8001450:	2b00      	cmp	r3, #0
 8001452:	d015      	beq.n	8001480 <HAL_ADC_IRQHandler+0x218>
 8001454:	693b      	ldr	r3, [r7, #16]
 8001456:	2b00      	cmp	r3, #0
 8001458:	d012      	beq.n	8001480 <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */

    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800145e:	f043 0202 	orr.w	r2, r3, #2
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	f06f 0220 	mvn.w	r2, #32
 800146e:	601a      	str	r2, [r3, #0]

    /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ErrorCallback(hadc);
#else
    HAL_ADC_ErrorCallback(hadc);
 8001470:	6878      	ldr	r0, [r7, #4]
 8001472:	f000 f820 	bl	80014b6 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	f06f 0220 	mvn.w	r2, #32
 800147e:	601a      	str	r2, [r3, #0]
  }
}
 8001480:	bf00      	nop
 8001482:	3718      	adds	r7, #24
 8001484:	46bd      	mov	sp, r7
 8001486:	bd80      	pop	{r7, pc}

08001488 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8001488:	b480      	push	{r7}
 800148a:	b083      	sub	sp, #12
 800148c:	af00      	add	r7, sp, #0
 800148e:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8001496:	4618      	mov	r0, r3
 8001498:	370c      	adds	r7, #12
 800149a:	46bd      	mov	sp, r7
 800149c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a0:	4770      	bx	lr

080014a2 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 80014a2:	b480      	push	{r7}
 80014a4:	b083      	sub	sp, #12
 80014a6:	af00      	add	r7, sp, #0
 80014a8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 80014aa:	bf00      	nop
 80014ac:	370c      	adds	r7, #12
 80014ae:	46bd      	mov	sp, r7
 80014b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b4:	4770      	bx	lr

080014b6 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80014b6:	b480      	push	{r7}
 80014b8:	b083      	sub	sp, #12
 80014ba:	af00      	add	r7, sp, #0
 80014bc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80014be:	bf00      	nop
 80014c0:	370c      	adds	r7, #12
 80014c2:	46bd      	mov	sp, r7
 80014c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c8:	4770      	bx	lr
	...

080014cc <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80014cc:	b480      	push	{r7}
 80014ce:	b085      	sub	sp, #20
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	6078      	str	r0, [r7, #4]
 80014d4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80014d6:	2300      	movs	r3, #0
 80014d8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80014e0:	2b01      	cmp	r3, #1
 80014e2:	d101      	bne.n	80014e8 <HAL_ADC_ConfigChannel+0x1c>
 80014e4:	2302      	movs	r3, #2
 80014e6:	e113      	b.n	8001710 <HAL_ADC_ConfigChannel+0x244>
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	2201      	movs	r2, #1
 80014ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80014f0:	683b      	ldr	r3, [r7, #0]
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	2b09      	cmp	r3, #9
 80014f6:	d925      	bls.n	8001544 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	68d9      	ldr	r1, [r3, #12]
 80014fe:	683b      	ldr	r3, [r7, #0]
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	b29b      	uxth	r3, r3
 8001504:	461a      	mov	r2, r3
 8001506:	4613      	mov	r3, r2
 8001508:	005b      	lsls	r3, r3, #1
 800150a:	4413      	add	r3, r2
 800150c:	3b1e      	subs	r3, #30
 800150e:	2207      	movs	r2, #7
 8001510:	fa02 f303 	lsl.w	r3, r2, r3
 8001514:	43da      	mvns	r2, r3
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	400a      	ands	r2, r1
 800151c:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	68d9      	ldr	r1, [r3, #12]
 8001524:	683b      	ldr	r3, [r7, #0]
 8001526:	689a      	ldr	r2, [r3, #8]
 8001528:	683b      	ldr	r3, [r7, #0]
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	b29b      	uxth	r3, r3
 800152e:	4618      	mov	r0, r3
 8001530:	4603      	mov	r3, r0
 8001532:	005b      	lsls	r3, r3, #1
 8001534:	4403      	add	r3, r0
 8001536:	3b1e      	subs	r3, #30
 8001538:	409a      	lsls	r2, r3
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	430a      	orrs	r2, r1
 8001540:	60da      	str	r2, [r3, #12]
 8001542:	e022      	b.n	800158a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	6919      	ldr	r1, [r3, #16]
 800154a:	683b      	ldr	r3, [r7, #0]
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	b29b      	uxth	r3, r3
 8001550:	461a      	mov	r2, r3
 8001552:	4613      	mov	r3, r2
 8001554:	005b      	lsls	r3, r3, #1
 8001556:	4413      	add	r3, r2
 8001558:	2207      	movs	r2, #7
 800155a:	fa02 f303 	lsl.w	r3, r2, r3
 800155e:	43da      	mvns	r2, r3
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	400a      	ands	r2, r1
 8001566:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	6919      	ldr	r1, [r3, #16]
 800156e:	683b      	ldr	r3, [r7, #0]
 8001570:	689a      	ldr	r2, [r3, #8]
 8001572:	683b      	ldr	r3, [r7, #0]
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	b29b      	uxth	r3, r3
 8001578:	4618      	mov	r0, r3
 800157a:	4603      	mov	r3, r0
 800157c:	005b      	lsls	r3, r3, #1
 800157e:	4403      	add	r3, r0
 8001580:	409a      	lsls	r2, r3
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	430a      	orrs	r2, r1
 8001588:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800158a:	683b      	ldr	r3, [r7, #0]
 800158c:	685b      	ldr	r3, [r3, #4]
 800158e:	2b06      	cmp	r3, #6
 8001590:	d824      	bhi.n	80015dc <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001598:	683b      	ldr	r3, [r7, #0]
 800159a:	685a      	ldr	r2, [r3, #4]
 800159c:	4613      	mov	r3, r2
 800159e:	009b      	lsls	r3, r3, #2
 80015a0:	4413      	add	r3, r2
 80015a2:	3b05      	subs	r3, #5
 80015a4:	221f      	movs	r2, #31
 80015a6:	fa02 f303 	lsl.w	r3, r2, r3
 80015aa:	43da      	mvns	r2, r3
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	400a      	ands	r2, r1
 80015b2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80015ba:	683b      	ldr	r3, [r7, #0]
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	b29b      	uxth	r3, r3
 80015c0:	4618      	mov	r0, r3
 80015c2:	683b      	ldr	r3, [r7, #0]
 80015c4:	685a      	ldr	r2, [r3, #4]
 80015c6:	4613      	mov	r3, r2
 80015c8:	009b      	lsls	r3, r3, #2
 80015ca:	4413      	add	r3, r2
 80015cc:	3b05      	subs	r3, #5
 80015ce:	fa00 f203 	lsl.w	r2, r0, r3
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	430a      	orrs	r2, r1
 80015d8:	635a      	str	r2, [r3, #52]	@ 0x34
 80015da:	e04c      	b.n	8001676 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80015dc:	683b      	ldr	r3, [r7, #0]
 80015de:	685b      	ldr	r3, [r3, #4]
 80015e0:	2b0c      	cmp	r3, #12
 80015e2:	d824      	bhi.n	800162e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80015ea:	683b      	ldr	r3, [r7, #0]
 80015ec:	685a      	ldr	r2, [r3, #4]
 80015ee:	4613      	mov	r3, r2
 80015f0:	009b      	lsls	r3, r3, #2
 80015f2:	4413      	add	r3, r2
 80015f4:	3b23      	subs	r3, #35	@ 0x23
 80015f6:	221f      	movs	r2, #31
 80015f8:	fa02 f303 	lsl.w	r3, r2, r3
 80015fc:	43da      	mvns	r2, r3
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	400a      	ands	r2, r1
 8001604:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800160c:	683b      	ldr	r3, [r7, #0]
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	b29b      	uxth	r3, r3
 8001612:	4618      	mov	r0, r3
 8001614:	683b      	ldr	r3, [r7, #0]
 8001616:	685a      	ldr	r2, [r3, #4]
 8001618:	4613      	mov	r3, r2
 800161a:	009b      	lsls	r3, r3, #2
 800161c:	4413      	add	r3, r2
 800161e:	3b23      	subs	r3, #35	@ 0x23
 8001620:	fa00 f203 	lsl.w	r2, r0, r3
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	430a      	orrs	r2, r1
 800162a:	631a      	str	r2, [r3, #48]	@ 0x30
 800162c:	e023      	b.n	8001676 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001634:	683b      	ldr	r3, [r7, #0]
 8001636:	685a      	ldr	r2, [r3, #4]
 8001638:	4613      	mov	r3, r2
 800163a:	009b      	lsls	r3, r3, #2
 800163c:	4413      	add	r3, r2
 800163e:	3b41      	subs	r3, #65	@ 0x41
 8001640:	221f      	movs	r2, #31
 8001642:	fa02 f303 	lsl.w	r3, r2, r3
 8001646:	43da      	mvns	r2, r3
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	400a      	ands	r2, r1
 800164e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001656:	683b      	ldr	r3, [r7, #0]
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	b29b      	uxth	r3, r3
 800165c:	4618      	mov	r0, r3
 800165e:	683b      	ldr	r3, [r7, #0]
 8001660:	685a      	ldr	r2, [r3, #4]
 8001662:	4613      	mov	r3, r2
 8001664:	009b      	lsls	r3, r3, #2
 8001666:	4413      	add	r3, r2
 8001668:	3b41      	subs	r3, #65	@ 0x41
 800166a:	fa00 f203 	lsl.w	r2, r0, r3
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	430a      	orrs	r2, r1
 8001674:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001676:	4b29      	ldr	r3, [pc, #164]	@ (800171c <HAL_ADC_ConfigChannel+0x250>)
 8001678:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	4a28      	ldr	r2, [pc, #160]	@ (8001720 <HAL_ADC_ConfigChannel+0x254>)
 8001680:	4293      	cmp	r3, r2
 8001682:	d10f      	bne.n	80016a4 <HAL_ADC_ConfigChannel+0x1d8>
 8001684:	683b      	ldr	r3, [r7, #0]
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	2b12      	cmp	r3, #18
 800168a:	d10b      	bne.n	80016a4 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 800168c:	68fb      	ldr	r3, [r7, #12]
 800168e:	685b      	ldr	r3, [r3, #4]
 8001690:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8001694:	68fb      	ldr	r3, [r7, #12]
 8001696:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001698:	68fb      	ldr	r3, [r7, #12]
 800169a:	685b      	ldr	r3, [r3, #4]
 800169c:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 80016a0:	68fb      	ldr	r3, [r7, #12]
 80016a2:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	4a1d      	ldr	r2, [pc, #116]	@ (8001720 <HAL_ADC_ConfigChannel+0x254>)
 80016aa:	4293      	cmp	r3, r2
 80016ac:	d12b      	bne.n	8001706 <HAL_ADC_ConfigChannel+0x23a>
 80016ae:	683b      	ldr	r3, [r7, #0]
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	4a1c      	ldr	r2, [pc, #112]	@ (8001724 <HAL_ADC_ConfigChannel+0x258>)
 80016b4:	4293      	cmp	r3, r2
 80016b6:	d003      	beq.n	80016c0 <HAL_ADC_ConfigChannel+0x1f4>
 80016b8:	683b      	ldr	r3, [r7, #0]
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	2b11      	cmp	r3, #17
 80016be:	d122      	bne.n	8001706 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80016c0:	68fb      	ldr	r3, [r7, #12]
 80016c2:	685b      	ldr	r3, [r3, #4]
 80016c4:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 80016c8:	68fb      	ldr	r3, [r7, #12]
 80016ca:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80016cc:	68fb      	ldr	r3, [r7, #12]
 80016ce:	685b      	ldr	r3, [r3, #4]
 80016d0:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 80016d4:	68fb      	ldr	r3, [r7, #12]
 80016d6:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80016d8:	683b      	ldr	r3, [r7, #0]
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	4a11      	ldr	r2, [pc, #68]	@ (8001724 <HAL_ADC_ConfigChannel+0x258>)
 80016de:	4293      	cmp	r3, r2
 80016e0:	d111      	bne.n	8001706 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80016e2:	4b11      	ldr	r3, [pc, #68]	@ (8001728 <HAL_ADC_ConfigChannel+0x25c>)
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	4a11      	ldr	r2, [pc, #68]	@ (800172c <HAL_ADC_ConfigChannel+0x260>)
 80016e8:	fba2 2303 	umull	r2, r3, r2, r3
 80016ec:	0c9a      	lsrs	r2, r3, #18
 80016ee:	4613      	mov	r3, r2
 80016f0:	009b      	lsls	r3, r3, #2
 80016f2:	4413      	add	r3, r2
 80016f4:	005b      	lsls	r3, r3, #1
 80016f6:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80016f8:	e002      	b.n	8001700 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80016fa:	68bb      	ldr	r3, [r7, #8]
 80016fc:	3b01      	subs	r3, #1
 80016fe:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8001700:	68bb      	ldr	r3, [r7, #8]
 8001702:	2b00      	cmp	r3, #0
 8001704:	d1f9      	bne.n	80016fa <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	2200      	movs	r2, #0
 800170a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 800170e:	2300      	movs	r3, #0
}
 8001710:	4618      	mov	r0, r3
 8001712:	3714      	adds	r7, #20
 8001714:	46bd      	mov	sp, r7
 8001716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171a:	4770      	bx	lr
 800171c:	40012300 	.word	0x40012300
 8001720:	40012000 	.word	0x40012000
 8001724:	10000012 	.word	0x10000012
 8001728:	20000000 	.word	0x20000000
 800172c:	431bde83 	.word	0x431bde83

08001730 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001730:	b480      	push	{r7}
 8001732:	b085      	sub	sp, #20
 8001734:	af00      	add	r7, sp, #0
 8001736:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001738:	4b79      	ldr	r3, [pc, #484]	@ (8001920 <ADC_Init+0x1f0>)
 800173a:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800173c:	68fb      	ldr	r3, [r7, #12]
 800173e:	685b      	ldr	r3, [r3, #4]
 8001740:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8001744:	68fb      	ldr	r3, [r7, #12]
 8001746:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001748:	68fb      	ldr	r3, [r7, #12]
 800174a:	685a      	ldr	r2, [r3, #4]
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	685b      	ldr	r3, [r3, #4]
 8001750:	431a      	orrs	r2, r3
 8001752:	68fb      	ldr	r3, [r7, #12]
 8001754:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	685a      	ldr	r2, [r3, #4]
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001764:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	6859      	ldr	r1, [r3, #4]
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	691b      	ldr	r3, [r3, #16]
 8001770:	021a      	lsls	r2, r3, #8
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	430a      	orrs	r2, r1
 8001778:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	685a      	ldr	r2, [r3, #4]
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8001788:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	6859      	ldr	r1, [r3, #4]
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	689a      	ldr	r2, [r3, #8]
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	430a      	orrs	r2, r1
 800179a:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	689a      	ldr	r2, [r3, #8]
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80017aa:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	6899      	ldr	r1, [r3, #8]
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	68da      	ldr	r2, [r3, #12]
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	430a      	orrs	r2, r1
 80017bc:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80017c2:	4a58      	ldr	r2, [pc, #352]	@ (8001924 <ADC_Init+0x1f4>)
 80017c4:	4293      	cmp	r3, r2
 80017c6:	d022      	beq.n	800180e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	689a      	ldr	r2, [r3, #8]
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80017d6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	6899      	ldr	r1, [r3, #8]
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	430a      	orrs	r2, r1
 80017e8:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	689a      	ldr	r2, [r3, #8]
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80017f8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	6899      	ldr	r1, [r3, #8]
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	430a      	orrs	r2, r1
 800180a:	609a      	str	r2, [r3, #8]
 800180c:	e00f      	b.n	800182e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	689a      	ldr	r2, [r3, #8]
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800181c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	689a      	ldr	r2, [r3, #8]
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800182c:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	689a      	ldr	r2, [r3, #8]
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	f022 0202 	bic.w	r2, r2, #2
 800183c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	6899      	ldr	r1, [r3, #8]
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	7e1b      	ldrb	r3, [r3, #24]
 8001848:	005a      	lsls	r2, r3, #1
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	430a      	orrs	r2, r1
 8001850:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001858:	2b00      	cmp	r3, #0
 800185a:	d01b      	beq.n	8001894 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	685a      	ldr	r2, [r3, #4]
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800186a:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	685a      	ldr	r2, [r3, #4]
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 800187a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	6859      	ldr	r1, [r3, #4]
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001886:	3b01      	subs	r3, #1
 8001888:	035a      	lsls	r2, r3, #13
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	430a      	orrs	r2, r1
 8001890:	605a      	str	r2, [r3, #4]
 8001892:	e007      	b.n	80018a4 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	685a      	ldr	r2, [r3, #4]
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80018a2:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 80018b2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	69db      	ldr	r3, [r3, #28]
 80018be:	3b01      	subs	r3, #1
 80018c0:	051a      	lsls	r2, r3, #20
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	430a      	orrs	r2, r1
 80018c8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	689a      	ldr	r2, [r3, #8]
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80018d8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	6899      	ldr	r1, [r3, #8]
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80018e6:	025a      	lsls	r2, r3, #9
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	430a      	orrs	r2, r1
 80018ee:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	689a      	ldr	r2, [r3, #8]
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80018fe:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	6899      	ldr	r1, [r3, #8]
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	695b      	ldr	r3, [r3, #20]
 800190a:	029a      	lsls	r2, r3, #10
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	430a      	orrs	r2, r1
 8001912:	609a      	str	r2, [r3, #8]
}
 8001914:	bf00      	nop
 8001916:	3714      	adds	r7, #20
 8001918:	46bd      	mov	sp, r7
 800191a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800191e:	4770      	bx	lr
 8001920:	40012300 	.word	0x40012300
 8001924:	0f000001 	.word	0x0f000001

08001928 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001928:	b480      	push	{r7}
 800192a:	b083      	sub	sp, #12
 800192c:	af00      	add	r7, sp, #0
 800192e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8001930:	bf00      	nop
 8001932:	370c      	adds	r7, #12
 8001934:	46bd      	mov	sp, r7
 8001936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800193a:	4770      	bx	lr

0800193c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800193c:	b480      	push	{r7}
 800193e:	b085      	sub	sp, #20
 8001940:	af00      	add	r7, sp, #0
 8001942:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	f003 0307 	and.w	r3, r3, #7
 800194a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800194c:	4b0c      	ldr	r3, [pc, #48]	@ (8001980 <__NVIC_SetPriorityGrouping+0x44>)
 800194e:	68db      	ldr	r3, [r3, #12]
 8001950:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001952:	68ba      	ldr	r2, [r7, #8]
 8001954:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001958:	4013      	ands	r3, r2
 800195a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001960:	68bb      	ldr	r3, [r7, #8]
 8001962:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001964:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001968:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800196c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800196e:	4a04      	ldr	r2, [pc, #16]	@ (8001980 <__NVIC_SetPriorityGrouping+0x44>)
 8001970:	68bb      	ldr	r3, [r7, #8]
 8001972:	60d3      	str	r3, [r2, #12]
}
 8001974:	bf00      	nop
 8001976:	3714      	adds	r7, #20
 8001978:	46bd      	mov	sp, r7
 800197a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800197e:	4770      	bx	lr
 8001980:	e000ed00 	.word	0xe000ed00

08001984 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001984:	b480      	push	{r7}
 8001986:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001988:	4b04      	ldr	r3, [pc, #16]	@ (800199c <__NVIC_GetPriorityGrouping+0x18>)
 800198a:	68db      	ldr	r3, [r3, #12]
 800198c:	0a1b      	lsrs	r3, r3, #8
 800198e:	f003 0307 	and.w	r3, r3, #7
}
 8001992:	4618      	mov	r0, r3
 8001994:	46bd      	mov	sp, r7
 8001996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800199a:	4770      	bx	lr
 800199c:	e000ed00 	.word	0xe000ed00

080019a0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80019a0:	b480      	push	{r7}
 80019a2:	b083      	sub	sp, #12
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	4603      	mov	r3, r0
 80019a8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80019aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	db0b      	blt.n	80019ca <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80019b2:	79fb      	ldrb	r3, [r7, #7]
 80019b4:	f003 021f 	and.w	r2, r3, #31
 80019b8:	4907      	ldr	r1, [pc, #28]	@ (80019d8 <__NVIC_EnableIRQ+0x38>)
 80019ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019be:	095b      	lsrs	r3, r3, #5
 80019c0:	2001      	movs	r0, #1
 80019c2:	fa00 f202 	lsl.w	r2, r0, r2
 80019c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80019ca:	bf00      	nop
 80019cc:	370c      	adds	r7, #12
 80019ce:	46bd      	mov	sp, r7
 80019d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d4:	4770      	bx	lr
 80019d6:	bf00      	nop
 80019d8:	e000e100 	.word	0xe000e100

080019dc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80019dc:	b480      	push	{r7}
 80019de:	b083      	sub	sp, #12
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	4603      	mov	r3, r0
 80019e4:	6039      	str	r1, [r7, #0]
 80019e6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80019e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	db0a      	blt.n	8001a06 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019f0:	683b      	ldr	r3, [r7, #0]
 80019f2:	b2da      	uxtb	r2, r3
 80019f4:	490c      	ldr	r1, [pc, #48]	@ (8001a28 <__NVIC_SetPriority+0x4c>)
 80019f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019fa:	0112      	lsls	r2, r2, #4
 80019fc:	b2d2      	uxtb	r2, r2
 80019fe:	440b      	add	r3, r1
 8001a00:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001a04:	e00a      	b.n	8001a1c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a06:	683b      	ldr	r3, [r7, #0]
 8001a08:	b2da      	uxtb	r2, r3
 8001a0a:	4908      	ldr	r1, [pc, #32]	@ (8001a2c <__NVIC_SetPriority+0x50>)
 8001a0c:	79fb      	ldrb	r3, [r7, #7]
 8001a0e:	f003 030f 	and.w	r3, r3, #15
 8001a12:	3b04      	subs	r3, #4
 8001a14:	0112      	lsls	r2, r2, #4
 8001a16:	b2d2      	uxtb	r2, r2
 8001a18:	440b      	add	r3, r1
 8001a1a:	761a      	strb	r2, [r3, #24]
}
 8001a1c:	bf00      	nop
 8001a1e:	370c      	adds	r7, #12
 8001a20:	46bd      	mov	sp, r7
 8001a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a26:	4770      	bx	lr
 8001a28:	e000e100 	.word	0xe000e100
 8001a2c:	e000ed00 	.word	0xe000ed00

08001a30 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a30:	b480      	push	{r7}
 8001a32:	b089      	sub	sp, #36	@ 0x24
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	60f8      	str	r0, [r7, #12]
 8001a38:	60b9      	str	r1, [r7, #8]
 8001a3a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001a3c:	68fb      	ldr	r3, [r7, #12]
 8001a3e:	f003 0307 	and.w	r3, r3, #7
 8001a42:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001a44:	69fb      	ldr	r3, [r7, #28]
 8001a46:	f1c3 0307 	rsb	r3, r3, #7
 8001a4a:	2b04      	cmp	r3, #4
 8001a4c:	bf28      	it	cs
 8001a4e:	2304      	movcs	r3, #4
 8001a50:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a52:	69fb      	ldr	r3, [r7, #28]
 8001a54:	3304      	adds	r3, #4
 8001a56:	2b06      	cmp	r3, #6
 8001a58:	d902      	bls.n	8001a60 <NVIC_EncodePriority+0x30>
 8001a5a:	69fb      	ldr	r3, [r7, #28]
 8001a5c:	3b03      	subs	r3, #3
 8001a5e:	e000      	b.n	8001a62 <NVIC_EncodePriority+0x32>
 8001a60:	2300      	movs	r3, #0
 8001a62:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a64:	f04f 32ff 	mov.w	r2, #4294967295
 8001a68:	69bb      	ldr	r3, [r7, #24]
 8001a6a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a6e:	43da      	mvns	r2, r3
 8001a70:	68bb      	ldr	r3, [r7, #8]
 8001a72:	401a      	ands	r2, r3
 8001a74:	697b      	ldr	r3, [r7, #20]
 8001a76:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a78:	f04f 31ff 	mov.w	r1, #4294967295
 8001a7c:	697b      	ldr	r3, [r7, #20]
 8001a7e:	fa01 f303 	lsl.w	r3, r1, r3
 8001a82:	43d9      	mvns	r1, r3
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a88:	4313      	orrs	r3, r2
         );
}
 8001a8a:	4618      	mov	r0, r3
 8001a8c:	3724      	adds	r7, #36	@ 0x24
 8001a8e:	46bd      	mov	sp, r7
 8001a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a94:	4770      	bx	lr
	...

08001a98 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	b082      	sub	sp, #8
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	3b01      	subs	r3, #1
 8001aa4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001aa8:	d301      	bcc.n	8001aae <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001aaa:	2301      	movs	r3, #1
 8001aac:	e00f      	b.n	8001ace <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001aae:	4a0a      	ldr	r2, [pc, #40]	@ (8001ad8 <SysTick_Config+0x40>)
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	3b01      	subs	r3, #1
 8001ab4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001ab6:	210f      	movs	r1, #15
 8001ab8:	f04f 30ff 	mov.w	r0, #4294967295
 8001abc:	f7ff ff8e 	bl	80019dc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001ac0:	4b05      	ldr	r3, [pc, #20]	@ (8001ad8 <SysTick_Config+0x40>)
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001ac6:	4b04      	ldr	r3, [pc, #16]	@ (8001ad8 <SysTick_Config+0x40>)
 8001ac8:	2207      	movs	r2, #7
 8001aca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001acc:	2300      	movs	r3, #0
}
 8001ace:	4618      	mov	r0, r3
 8001ad0:	3708      	adds	r7, #8
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	bd80      	pop	{r7, pc}
 8001ad6:	bf00      	nop
 8001ad8:	e000e010 	.word	0xe000e010

08001adc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	b082      	sub	sp, #8
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ae4:	6878      	ldr	r0, [r7, #4]
 8001ae6:	f7ff ff29 	bl	800193c <__NVIC_SetPriorityGrouping>
}
 8001aea:	bf00      	nop
 8001aec:	3708      	adds	r7, #8
 8001aee:	46bd      	mov	sp, r7
 8001af0:	bd80      	pop	{r7, pc}

08001af2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001af2:	b580      	push	{r7, lr}
 8001af4:	b086      	sub	sp, #24
 8001af6:	af00      	add	r7, sp, #0
 8001af8:	4603      	mov	r3, r0
 8001afa:	60b9      	str	r1, [r7, #8]
 8001afc:	607a      	str	r2, [r7, #4]
 8001afe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001b00:	2300      	movs	r3, #0
 8001b02:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001b04:	f7ff ff3e 	bl	8001984 <__NVIC_GetPriorityGrouping>
 8001b08:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001b0a:	687a      	ldr	r2, [r7, #4]
 8001b0c:	68b9      	ldr	r1, [r7, #8]
 8001b0e:	6978      	ldr	r0, [r7, #20]
 8001b10:	f7ff ff8e 	bl	8001a30 <NVIC_EncodePriority>
 8001b14:	4602      	mov	r2, r0
 8001b16:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b1a:	4611      	mov	r1, r2
 8001b1c:	4618      	mov	r0, r3
 8001b1e:	f7ff ff5d 	bl	80019dc <__NVIC_SetPriority>
}
 8001b22:	bf00      	nop
 8001b24:	3718      	adds	r7, #24
 8001b26:	46bd      	mov	sp, r7
 8001b28:	bd80      	pop	{r7, pc}

08001b2a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b2a:	b580      	push	{r7, lr}
 8001b2c:	b082      	sub	sp, #8
 8001b2e:	af00      	add	r7, sp, #0
 8001b30:	4603      	mov	r3, r0
 8001b32:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001b34:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b38:	4618      	mov	r0, r3
 8001b3a:	f7ff ff31 	bl	80019a0 <__NVIC_EnableIRQ>
}
 8001b3e:	bf00      	nop
 8001b40:	3708      	adds	r7, #8
 8001b42:	46bd      	mov	sp, r7
 8001b44:	bd80      	pop	{r7, pc}

08001b46 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001b46:	b580      	push	{r7, lr}
 8001b48:	b082      	sub	sp, #8
 8001b4a:	af00      	add	r7, sp, #0
 8001b4c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001b4e:	6878      	ldr	r0, [r7, #4]
 8001b50:	f7ff ffa2 	bl	8001a98 <SysTick_Config>
 8001b54:	4603      	mov	r3, r0
}
 8001b56:	4618      	mov	r0, r3
 8001b58:	3708      	adds	r7, #8
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	bd80      	pop	{r7, pc}

08001b5e <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001b5e:	b480      	push	{r7}
 8001b60:	b083      	sub	sp, #12
 8001b62:	af00      	add	r7, sp, #0
 8001b64:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001b6c:	b2db      	uxtb	r3, r3
 8001b6e:	2b02      	cmp	r3, #2
 8001b70:	d004      	beq.n	8001b7c <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	2280      	movs	r2, #128	@ 0x80
 8001b76:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8001b78:	2301      	movs	r3, #1
 8001b7a:	e00c      	b.n	8001b96 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	2205      	movs	r2, #5
 8001b80:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	681a      	ldr	r2, [r3, #0]
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	f022 0201 	bic.w	r2, r2, #1
 8001b92:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001b94:	2300      	movs	r3, #0
}
 8001b96:	4618      	mov	r0, r3
 8001b98:	370c      	adds	r7, #12
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba0:	4770      	bx	lr
	...

08001ba4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001ba4:	b480      	push	{r7}
 8001ba6:	b089      	sub	sp, #36	@ 0x24
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	6078      	str	r0, [r7, #4]
 8001bac:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001bae:	2300      	movs	r3, #0
 8001bb0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001bba:	2300      	movs	r3, #0
 8001bbc:	61fb      	str	r3, [r7, #28]
 8001bbe:	e159      	b.n	8001e74 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001bc0:	2201      	movs	r2, #1
 8001bc2:	69fb      	ldr	r3, [r7, #28]
 8001bc4:	fa02 f303 	lsl.w	r3, r2, r3
 8001bc8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001bca:	683b      	ldr	r3, [r7, #0]
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	697a      	ldr	r2, [r7, #20]
 8001bd0:	4013      	ands	r3, r2
 8001bd2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001bd4:	693a      	ldr	r2, [r7, #16]
 8001bd6:	697b      	ldr	r3, [r7, #20]
 8001bd8:	429a      	cmp	r2, r3
 8001bda:	f040 8148 	bne.w	8001e6e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001bde:	683b      	ldr	r3, [r7, #0]
 8001be0:	685b      	ldr	r3, [r3, #4]
 8001be2:	f003 0303 	and.w	r3, r3, #3
 8001be6:	2b01      	cmp	r3, #1
 8001be8:	d005      	beq.n	8001bf6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001bea:	683b      	ldr	r3, [r7, #0]
 8001bec:	685b      	ldr	r3, [r3, #4]
 8001bee:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001bf2:	2b02      	cmp	r3, #2
 8001bf4:	d130      	bne.n	8001c58 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	689b      	ldr	r3, [r3, #8]
 8001bfa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001bfc:	69fb      	ldr	r3, [r7, #28]
 8001bfe:	005b      	lsls	r3, r3, #1
 8001c00:	2203      	movs	r2, #3
 8001c02:	fa02 f303 	lsl.w	r3, r2, r3
 8001c06:	43db      	mvns	r3, r3
 8001c08:	69ba      	ldr	r2, [r7, #24]
 8001c0a:	4013      	ands	r3, r2
 8001c0c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001c0e:	683b      	ldr	r3, [r7, #0]
 8001c10:	68da      	ldr	r2, [r3, #12]
 8001c12:	69fb      	ldr	r3, [r7, #28]
 8001c14:	005b      	lsls	r3, r3, #1
 8001c16:	fa02 f303 	lsl.w	r3, r2, r3
 8001c1a:	69ba      	ldr	r2, [r7, #24]
 8001c1c:	4313      	orrs	r3, r2
 8001c1e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	69ba      	ldr	r2, [r7, #24]
 8001c24:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	685b      	ldr	r3, [r3, #4]
 8001c2a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001c2c:	2201      	movs	r2, #1
 8001c2e:	69fb      	ldr	r3, [r7, #28]
 8001c30:	fa02 f303 	lsl.w	r3, r2, r3
 8001c34:	43db      	mvns	r3, r3
 8001c36:	69ba      	ldr	r2, [r7, #24]
 8001c38:	4013      	ands	r3, r2
 8001c3a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001c3c:	683b      	ldr	r3, [r7, #0]
 8001c3e:	685b      	ldr	r3, [r3, #4]
 8001c40:	091b      	lsrs	r3, r3, #4
 8001c42:	f003 0201 	and.w	r2, r3, #1
 8001c46:	69fb      	ldr	r3, [r7, #28]
 8001c48:	fa02 f303 	lsl.w	r3, r2, r3
 8001c4c:	69ba      	ldr	r2, [r7, #24]
 8001c4e:	4313      	orrs	r3, r2
 8001c50:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	69ba      	ldr	r2, [r7, #24]
 8001c56:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001c58:	683b      	ldr	r3, [r7, #0]
 8001c5a:	685b      	ldr	r3, [r3, #4]
 8001c5c:	f003 0303 	and.w	r3, r3, #3
 8001c60:	2b03      	cmp	r3, #3
 8001c62:	d017      	beq.n	8001c94 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	68db      	ldr	r3, [r3, #12]
 8001c68:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001c6a:	69fb      	ldr	r3, [r7, #28]
 8001c6c:	005b      	lsls	r3, r3, #1
 8001c6e:	2203      	movs	r2, #3
 8001c70:	fa02 f303 	lsl.w	r3, r2, r3
 8001c74:	43db      	mvns	r3, r3
 8001c76:	69ba      	ldr	r2, [r7, #24]
 8001c78:	4013      	ands	r3, r2
 8001c7a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001c7c:	683b      	ldr	r3, [r7, #0]
 8001c7e:	689a      	ldr	r2, [r3, #8]
 8001c80:	69fb      	ldr	r3, [r7, #28]
 8001c82:	005b      	lsls	r3, r3, #1
 8001c84:	fa02 f303 	lsl.w	r3, r2, r3
 8001c88:	69ba      	ldr	r2, [r7, #24]
 8001c8a:	4313      	orrs	r3, r2
 8001c8c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	69ba      	ldr	r2, [r7, #24]
 8001c92:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001c94:	683b      	ldr	r3, [r7, #0]
 8001c96:	685b      	ldr	r3, [r3, #4]
 8001c98:	f003 0303 	and.w	r3, r3, #3
 8001c9c:	2b02      	cmp	r3, #2
 8001c9e:	d123      	bne.n	8001ce8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001ca0:	69fb      	ldr	r3, [r7, #28]
 8001ca2:	08da      	lsrs	r2, r3, #3
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	3208      	adds	r2, #8
 8001ca8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001cac:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001cae:	69fb      	ldr	r3, [r7, #28]
 8001cb0:	f003 0307 	and.w	r3, r3, #7
 8001cb4:	009b      	lsls	r3, r3, #2
 8001cb6:	220f      	movs	r2, #15
 8001cb8:	fa02 f303 	lsl.w	r3, r2, r3
 8001cbc:	43db      	mvns	r3, r3
 8001cbe:	69ba      	ldr	r2, [r7, #24]
 8001cc0:	4013      	ands	r3, r2
 8001cc2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001cc4:	683b      	ldr	r3, [r7, #0]
 8001cc6:	691a      	ldr	r2, [r3, #16]
 8001cc8:	69fb      	ldr	r3, [r7, #28]
 8001cca:	f003 0307 	and.w	r3, r3, #7
 8001cce:	009b      	lsls	r3, r3, #2
 8001cd0:	fa02 f303 	lsl.w	r3, r2, r3
 8001cd4:	69ba      	ldr	r2, [r7, #24]
 8001cd6:	4313      	orrs	r3, r2
 8001cd8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001cda:	69fb      	ldr	r3, [r7, #28]
 8001cdc:	08da      	lsrs	r2, r3, #3
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	3208      	adds	r2, #8
 8001ce2:	69b9      	ldr	r1, [r7, #24]
 8001ce4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001cee:	69fb      	ldr	r3, [r7, #28]
 8001cf0:	005b      	lsls	r3, r3, #1
 8001cf2:	2203      	movs	r2, #3
 8001cf4:	fa02 f303 	lsl.w	r3, r2, r3
 8001cf8:	43db      	mvns	r3, r3
 8001cfa:	69ba      	ldr	r2, [r7, #24]
 8001cfc:	4013      	ands	r3, r2
 8001cfe:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001d00:	683b      	ldr	r3, [r7, #0]
 8001d02:	685b      	ldr	r3, [r3, #4]
 8001d04:	f003 0203 	and.w	r2, r3, #3
 8001d08:	69fb      	ldr	r3, [r7, #28]
 8001d0a:	005b      	lsls	r3, r3, #1
 8001d0c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d10:	69ba      	ldr	r2, [r7, #24]
 8001d12:	4313      	orrs	r3, r2
 8001d14:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	69ba      	ldr	r2, [r7, #24]
 8001d1a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001d1c:	683b      	ldr	r3, [r7, #0]
 8001d1e:	685b      	ldr	r3, [r3, #4]
 8001d20:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	f000 80a2 	beq.w	8001e6e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	60fb      	str	r3, [r7, #12]
 8001d2e:	4b57      	ldr	r3, [pc, #348]	@ (8001e8c <HAL_GPIO_Init+0x2e8>)
 8001d30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d32:	4a56      	ldr	r2, [pc, #344]	@ (8001e8c <HAL_GPIO_Init+0x2e8>)
 8001d34:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001d38:	6453      	str	r3, [r2, #68]	@ 0x44
 8001d3a:	4b54      	ldr	r3, [pc, #336]	@ (8001e8c <HAL_GPIO_Init+0x2e8>)
 8001d3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d3e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001d42:	60fb      	str	r3, [r7, #12]
 8001d44:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001d46:	4a52      	ldr	r2, [pc, #328]	@ (8001e90 <HAL_GPIO_Init+0x2ec>)
 8001d48:	69fb      	ldr	r3, [r7, #28]
 8001d4a:	089b      	lsrs	r3, r3, #2
 8001d4c:	3302      	adds	r3, #2
 8001d4e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d52:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001d54:	69fb      	ldr	r3, [r7, #28]
 8001d56:	f003 0303 	and.w	r3, r3, #3
 8001d5a:	009b      	lsls	r3, r3, #2
 8001d5c:	220f      	movs	r2, #15
 8001d5e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d62:	43db      	mvns	r3, r3
 8001d64:	69ba      	ldr	r2, [r7, #24]
 8001d66:	4013      	ands	r3, r2
 8001d68:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	4a49      	ldr	r2, [pc, #292]	@ (8001e94 <HAL_GPIO_Init+0x2f0>)
 8001d6e:	4293      	cmp	r3, r2
 8001d70:	d019      	beq.n	8001da6 <HAL_GPIO_Init+0x202>
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	4a48      	ldr	r2, [pc, #288]	@ (8001e98 <HAL_GPIO_Init+0x2f4>)
 8001d76:	4293      	cmp	r3, r2
 8001d78:	d013      	beq.n	8001da2 <HAL_GPIO_Init+0x1fe>
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	4a47      	ldr	r2, [pc, #284]	@ (8001e9c <HAL_GPIO_Init+0x2f8>)
 8001d7e:	4293      	cmp	r3, r2
 8001d80:	d00d      	beq.n	8001d9e <HAL_GPIO_Init+0x1fa>
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	4a46      	ldr	r2, [pc, #280]	@ (8001ea0 <HAL_GPIO_Init+0x2fc>)
 8001d86:	4293      	cmp	r3, r2
 8001d88:	d007      	beq.n	8001d9a <HAL_GPIO_Init+0x1f6>
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	4a45      	ldr	r2, [pc, #276]	@ (8001ea4 <HAL_GPIO_Init+0x300>)
 8001d8e:	4293      	cmp	r3, r2
 8001d90:	d101      	bne.n	8001d96 <HAL_GPIO_Init+0x1f2>
 8001d92:	2304      	movs	r3, #4
 8001d94:	e008      	b.n	8001da8 <HAL_GPIO_Init+0x204>
 8001d96:	2307      	movs	r3, #7
 8001d98:	e006      	b.n	8001da8 <HAL_GPIO_Init+0x204>
 8001d9a:	2303      	movs	r3, #3
 8001d9c:	e004      	b.n	8001da8 <HAL_GPIO_Init+0x204>
 8001d9e:	2302      	movs	r3, #2
 8001da0:	e002      	b.n	8001da8 <HAL_GPIO_Init+0x204>
 8001da2:	2301      	movs	r3, #1
 8001da4:	e000      	b.n	8001da8 <HAL_GPIO_Init+0x204>
 8001da6:	2300      	movs	r3, #0
 8001da8:	69fa      	ldr	r2, [r7, #28]
 8001daa:	f002 0203 	and.w	r2, r2, #3
 8001dae:	0092      	lsls	r2, r2, #2
 8001db0:	4093      	lsls	r3, r2
 8001db2:	69ba      	ldr	r2, [r7, #24]
 8001db4:	4313      	orrs	r3, r2
 8001db6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001db8:	4935      	ldr	r1, [pc, #212]	@ (8001e90 <HAL_GPIO_Init+0x2ec>)
 8001dba:	69fb      	ldr	r3, [r7, #28]
 8001dbc:	089b      	lsrs	r3, r3, #2
 8001dbe:	3302      	adds	r3, #2
 8001dc0:	69ba      	ldr	r2, [r7, #24]
 8001dc2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001dc6:	4b38      	ldr	r3, [pc, #224]	@ (8001ea8 <HAL_GPIO_Init+0x304>)
 8001dc8:	689b      	ldr	r3, [r3, #8]
 8001dca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001dcc:	693b      	ldr	r3, [r7, #16]
 8001dce:	43db      	mvns	r3, r3
 8001dd0:	69ba      	ldr	r2, [r7, #24]
 8001dd2:	4013      	ands	r3, r2
 8001dd4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001dd6:	683b      	ldr	r3, [r7, #0]
 8001dd8:	685b      	ldr	r3, [r3, #4]
 8001dda:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d003      	beq.n	8001dea <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001de2:	69ba      	ldr	r2, [r7, #24]
 8001de4:	693b      	ldr	r3, [r7, #16]
 8001de6:	4313      	orrs	r3, r2
 8001de8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001dea:	4a2f      	ldr	r2, [pc, #188]	@ (8001ea8 <HAL_GPIO_Init+0x304>)
 8001dec:	69bb      	ldr	r3, [r7, #24]
 8001dee:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001df0:	4b2d      	ldr	r3, [pc, #180]	@ (8001ea8 <HAL_GPIO_Init+0x304>)
 8001df2:	68db      	ldr	r3, [r3, #12]
 8001df4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001df6:	693b      	ldr	r3, [r7, #16]
 8001df8:	43db      	mvns	r3, r3
 8001dfa:	69ba      	ldr	r2, [r7, #24]
 8001dfc:	4013      	ands	r3, r2
 8001dfe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001e00:	683b      	ldr	r3, [r7, #0]
 8001e02:	685b      	ldr	r3, [r3, #4]
 8001e04:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d003      	beq.n	8001e14 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001e0c:	69ba      	ldr	r2, [r7, #24]
 8001e0e:	693b      	ldr	r3, [r7, #16]
 8001e10:	4313      	orrs	r3, r2
 8001e12:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001e14:	4a24      	ldr	r2, [pc, #144]	@ (8001ea8 <HAL_GPIO_Init+0x304>)
 8001e16:	69bb      	ldr	r3, [r7, #24]
 8001e18:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001e1a:	4b23      	ldr	r3, [pc, #140]	@ (8001ea8 <HAL_GPIO_Init+0x304>)
 8001e1c:	685b      	ldr	r3, [r3, #4]
 8001e1e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e20:	693b      	ldr	r3, [r7, #16]
 8001e22:	43db      	mvns	r3, r3
 8001e24:	69ba      	ldr	r2, [r7, #24]
 8001e26:	4013      	ands	r3, r2
 8001e28:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001e2a:	683b      	ldr	r3, [r7, #0]
 8001e2c:	685b      	ldr	r3, [r3, #4]
 8001e2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d003      	beq.n	8001e3e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001e36:	69ba      	ldr	r2, [r7, #24]
 8001e38:	693b      	ldr	r3, [r7, #16]
 8001e3a:	4313      	orrs	r3, r2
 8001e3c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001e3e:	4a1a      	ldr	r2, [pc, #104]	@ (8001ea8 <HAL_GPIO_Init+0x304>)
 8001e40:	69bb      	ldr	r3, [r7, #24]
 8001e42:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001e44:	4b18      	ldr	r3, [pc, #96]	@ (8001ea8 <HAL_GPIO_Init+0x304>)
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e4a:	693b      	ldr	r3, [r7, #16]
 8001e4c:	43db      	mvns	r3, r3
 8001e4e:	69ba      	ldr	r2, [r7, #24]
 8001e50:	4013      	ands	r3, r2
 8001e52:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001e54:	683b      	ldr	r3, [r7, #0]
 8001e56:	685b      	ldr	r3, [r3, #4]
 8001e58:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d003      	beq.n	8001e68 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001e60:	69ba      	ldr	r2, [r7, #24]
 8001e62:	693b      	ldr	r3, [r7, #16]
 8001e64:	4313      	orrs	r3, r2
 8001e66:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001e68:	4a0f      	ldr	r2, [pc, #60]	@ (8001ea8 <HAL_GPIO_Init+0x304>)
 8001e6a:	69bb      	ldr	r3, [r7, #24]
 8001e6c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001e6e:	69fb      	ldr	r3, [r7, #28]
 8001e70:	3301      	adds	r3, #1
 8001e72:	61fb      	str	r3, [r7, #28]
 8001e74:	69fb      	ldr	r3, [r7, #28]
 8001e76:	2b0f      	cmp	r3, #15
 8001e78:	f67f aea2 	bls.w	8001bc0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001e7c:	bf00      	nop
 8001e7e:	bf00      	nop
 8001e80:	3724      	adds	r7, #36	@ 0x24
 8001e82:	46bd      	mov	sp, r7
 8001e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e88:	4770      	bx	lr
 8001e8a:	bf00      	nop
 8001e8c:	40023800 	.word	0x40023800
 8001e90:	40013800 	.word	0x40013800
 8001e94:	40020000 	.word	0x40020000
 8001e98:	40020400 	.word	0x40020400
 8001e9c:	40020800 	.word	0x40020800
 8001ea0:	40020c00 	.word	0x40020c00
 8001ea4:	40021000 	.word	0x40021000
 8001ea8:	40013c00 	.word	0x40013c00

08001eac <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001eac:	b480      	push	{r7}
 8001eae:	b083      	sub	sp, #12
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
 8001eb4:	460b      	mov	r3, r1
 8001eb6:	807b      	strh	r3, [r7, #2]
 8001eb8:	4613      	mov	r3, r2
 8001eba:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001ebc:	787b      	ldrb	r3, [r7, #1]
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d003      	beq.n	8001eca <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001ec2:	887a      	ldrh	r2, [r7, #2]
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001ec8:	e003      	b.n	8001ed2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001eca:	887b      	ldrh	r3, [r7, #2]
 8001ecc:	041a      	lsls	r2, r3, #16
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	619a      	str	r2, [r3, #24]
}
 8001ed2:	bf00      	nop
 8001ed4:	370c      	adds	r7, #12
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001edc:	4770      	bx	lr
	...

08001ee0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	b086      	sub	sp, #24
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d101      	bne.n	8001ef2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001eee:	2301      	movs	r3, #1
 8001ef0:	e267      	b.n	80023c2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	f003 0301 	and.w	r3, r3, #1
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d075      	beq.n	8001fea <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001efe:	4b88      	ldr	r3, [pc, #544]	@ (8002120 <HAL_RCC_OscConfig+0x240>)
 8001f00:	689b      	ldr	r3, [r3, #8]
 8001f02:	f003 030c 	and.w	r3, r3, #12
 8001f06:	2b04      	cmp	r3, #4
 8001f08:	d00c      	beq.n	8001f24 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001f0a:	4b85      	ldr	r3, [pc, #532]	@ (8002120 <HAL_RCC_OscConfig+0x240>)
 8001f0c:	689b      	ldr	r3, [r3, #8]
 8001f0e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001f12:	2b08      	cmp	r3, #8
 8001f14:	d112      	bne.n	8001f3c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001f16:	4b82      	ldr	r3, [pc, #520]	@ (8002120 <HAL_RCC_OscConfig+0x240>)
 8001f18:	685b      	ldr	r3, [r3, #4]
 8001f1a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001f1e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001f22:	d10b      	bne.n	8001f3c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f24:	4b7e      	ldr	r3, [pc, #504]	@ (8002120 <HAL_RCC_OscConfig+0x240>)
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d05b      	beq.n	8001fe8 <HAL_RCC_OscConfig+0x108>
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	685b      	ldr	r3, [r3, #4]
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d157      	bne.n	8001fe8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001f38:	2301      	movs	r3, #1
 8001f3a:	e242      	b.n	80023c2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	685b      	ldr	r3, [r3, #4]
 8001f40:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001f44:	d106      	bne.n	8001f54 <HAL_RCC_OscConfig+0x74>
 8001f46:	4b76      	ldr	r3, [pc, #472]	@ (8002120 <HAL_RCC_OscConfig+0x240>)
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	4a75      	ldr	r2, [pc, #468]	@ (8002120 <HAL_RCC_OscConfig+0x240>)
 8001f4c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001f50:	6013      	str	r3, [r2, #0]
 8001f52:	e01d      	b.n	8001f90 <HAL_RCC_OscConfig+0xb0>
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	685b      	ldr	r3, [r3, #4]
 8001f58:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001f5c:	d10c      	bne.n	8001f78 <HAL_RCC_OscConfig+0x98>
 8001f5e:	4b70      	ldr	r3, [pc, #448]	@ (8002120 <HAL_RCC_OscConfig+0x240>)
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	4a6f      	ldr	r2, [pc, #444]	@ (8002120 <HAL_RCC_OscConfig+0x240>)
 8001f64:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001f68:	6013      	str	r3, [r2, #0]
 8001f6a:	4b6d      	ldr	r3, [pc, #436]	@ (8002120 <HAL_RCC_OscConfig+0x240>)
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	4a6c      	ldr	r2, [pc, #432]	@ (8002120 <HAL_RCC_OscConfig+0x240>)
 8001f70:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001f74:	6013      	str	r3, [r2, #0]
 8001f76:	e00b      	b.n	8001f90 <HAL_RCC_OscConfig+0xb0>
 8001f78:	4b69      	ldr	r3, [pc, #420]	@ (8002120 <HAL_RCC_OscConfig+0x240>)
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	4a68      	ldr	r2, [pc, #416]	@ (8002120 <HAL_RCC_OscConfig+0x240>)
 8001f7e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001f82:	6013      	str	r3, [r2, #0]
 8001f84:	4b66      	ldr	r3, [pc, #408]	@ (8002120 <HAL_RCC_OscConfig+0x240>)
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	4a65      	ldr	r2, [pc, #404]	@ (8002120 <HAL_RCC_OscConfig+0x240>)
 8001f8a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001f8e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	685b      	ldr	r3, [r3, #4]
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d013      	beq.n	8001fc0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f98:	f7ff f834 	bl	8001004 <HAL_GetTick>
 8001f9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f9e:	e008      	b.n	8001fb2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001fa0:	f7ff f830 	bl	8001004 <HAL_GetTick>
 8001fa4:	4602      	mov	r2, r0
 8001fa6:	693b      	ldr	r3, [r7, #16]
 8001fa8:	1ad3      	subs	r3, r2, r3
 8001faa:	2b64      	cmp	r3, #100	@ 0x64
 8001fac:	d901      	bls.n	8001fb2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001fae:	2303      	movs	r3, #3
 8001fb0:	e207      	b.n	80023c2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001fb2:	4b5b      	ldr	r3, [pc, #364]	@ (8002120 <HAL_RCC_OscConfig+0x240>)
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d0f0      	beq.n	8001fa0 <HAL_RCC_OscConfig+0xc0>
 8001fbe:	e014      	b.n	8001fea <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fc0:	f7ff f820 	bl	8001004 <HAL_GetTick>
 8001fc4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001fc6:	e008      	b.n	8001fda <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001fc8:	f7ff f81c 	bl	8001004 <HAL_GetTick>
 8001fcc:	4602      	mov	r2, r0
 8001fce:	693b      	ldr	r3, [r7, #16]
 8001fd0:	1ad3      	subs	r3, r2, r3
 8001fd2:	2b64      	cmp	r3, #100	@ 0x64
 8001fd4:	d901      	bls.n	8001fda <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001fd6:	2303      	movs	r3, #3
 8001fd8:	e1f3      	b.n	80023c2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001fda:	4b51      	ldr	r3, [pc, #324]	@ (8002120 <HAL_RCC_OscConfig+0x240>)
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d1f0      	bne.n	8001fc8 <HAL_RCC_OscConfig+0xe8>
 8001fe6:	e000      	b.n	8001fea <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001fe8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	f003 0302 	and.w	r3, r3, #2
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d063      	beq.n	80020be <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001ff6:	4b4a      	ldr	r3, [pc, #296]	@ (8002120 <HAL_RCC_OscConfig+0x240>)
 8001ff8:	689b      	ldr	r3, [r3, #8]
 8001ffa:	f003 030c 	and.w	r3, r3, #12
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d00b      	beq.n	800201a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002002:	4b47      	ldr	r3, [pc, #284]	@ (8002120 <HAL_RCC_OscConfig+0x240>)
 8002004:	689b      	ldr	r3, [r3, #8]
 8002006:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800200a:	2b08      	cmp	r3, #8
 800200c:	d11c      	bne.n	8002048 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800200e:	4b44      	ldr	r3, [pc, #272]	@ (8002120 <HAL_RCC_OscConfig+0x240>)
 8002010:	685b      	ldr	r3, [r3, #4]
 8002012:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002016:	2b00      	cmp	r3, #0
 8002018:	d116      	bne.n	8002048 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800201a:	4b41      	ldr	r3, [pc, #260]	@ (8002120 <HAL_RCC_OscConfig+0x240>)
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	f003 0302 	and.w	r3, r3, #2
 8002022:	2b00      	cmp	r3, #0
 8002024:	d005      	beq.n	8002032 <HAL_RCC_OscConfig+0x152>
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	68db      	ldr	r3, [r3, #12]
 800202a:	2b01      	cmp	r3, #1
 800202c:	d001      	beq.n	8002032 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800202e:	2301      	movs	r3, #1
 8002030:	e1c7      	b.n	80023c2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002032:	4b3b      	ldr	r3, [pc, #236]	@ (8002120 <HAL_RCC_OscConfig+0x240>)
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	691b      	ldr	r3, [r3, #16]
 800203e:	00db      	lsls	r3, r3, #3
 8002040:	4937      	ldr	r1, [pc, #220]	@ (8002120 <HAL_RCC_OscConfig+0x240>)
 8002042:	4313      	orrs	r3, r2
 8002044:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002046:	e03a      	b.n	80020be <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	68db      	ldr	r3, [r3, #12]
 800204c:	2b00      	cmp	r3, #0
 800204e:	d020      	beq.n	8002092 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002050:	4b34      	ldr	r3, [pc, #208]	@ (8002124 <HAL_RCC_OscConfig+0x244>)
 8002052:	2201      	movs	r2, #1
 8002054:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002056:	f7fe ffd5 	bl	8001004 <HAL_GetTick>
 800205a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800205c:	e008      	b.n	8002070 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800205e:	f7fe ffd1 	bl	8001004 <HAL_GetTick>
 8002062:	4602      	mov	r2, r0
 8002064:	693b      	ldr	r3, [r7, #16]
 8002066:	1ad3      	subs	r3, r2, r3
 8002068:	2b02      	cmp	r3, #2
 800206a:	d901      	bls.n	8002070 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800206c:	2303      	movs	r3, #3
 800206e:	e1a8      	b.n	80023c2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002070:	4b2b      	ldr	r3, [pc, #172]	@ (8002120 <HAL_RCC_OscConfig+0x240>)
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	f003 0302 	and.w	r3, r3, #2
 8002078:	2b00      	cmp	r3, #0
 800207a:	d0f0      	beq.n	800205e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800207c:	4b28      	ldr	r3, [pc, #160]	@ (8002120 <HAL_RCC_OscConfig+0x240>)
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	691b      	ldr	r3, [r3, #16]
 8002088:	00db      	lsls	r3, r3, #3
 800208a:	4925      	ldr	r1, [pc, #148]	@ (8002120 <HAL_RCC_OscConfig+0x240>)
 800208c:	4313      	orrs	r3, r2
 800208e:	600b      	str	r3, [r1, #0]
 8002090:	e015      	b.n	80020be <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002092:	4b24      	ldr	r3, [pc, #144]	@ (8002124 <HAL_RCC_OscConfig+0x244>)
 8002094:	2200      	movs	r2, #0
 8002096:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002098:	f7fe ffb4 	bl	8001004 <HAL_GetTick>
 800209c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800209e:	e008      	b.n	80020b2 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80020a0:	f7fe ffb0 	bl	8001004 <HAL_GetTick>
 80020a4:	4602      	mov	r2, r0
 80020a6:	693b      	ldr	r3, [r7, #16]
 80020a8:	1ad3      	subs	r3, r2, r3
 80020aa:	2b02      	cmp	r3, #2
 80020ac:	d901      	bls.n	80020b2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80020ae:	2303      	movs	r3, #3
 80020b0:	e187      	b.n	80023c2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80020b2:	4b1b      	ldr	r3, [pc, #108]	@ (8002120 <HAL_RCC_OscConfig+0x240>)
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	f003 0302 	and.w	r3, r3, #2
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d1f0      	bne.n	80020a0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	f003 0308 	and.w	r3, r3, #8
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d036      	beq.n	8002138 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	695b      	ldr	r3, [r3, #20]
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d016      	beq.n	8002100 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80020d2:	4b15      	ldr	r3, [pc, #84]	@ (8002128 <HAL_RCC_OscConfig+0x248>)
 80020d4:	2201      	movs	r2, #1
 80020d6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80020d8:	f7fe ff94 	bl	8001004 <HAL_GetTick>
 80020dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80020de:	e008      	b.n	80020f2 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80020e0:	f7fe ff90 	bl	8001004 <HAL_GetTick>
 80020e4:	4602      	mov	r2, r0
 80020e6:	693b      	ldr	r3, [r7, #16]
 80020e8:	1ad3      	subs	r3, r2, r3
 80020ea:	2b02      	cmp	r3, #2
 80020ec:	d901      	bls.n	80020f2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80020ee:	2303      	movs	r3, #3
 80020f0:	e167      	b.n	80023c2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80020f2:	4b0b      	ldr	r3, [pc, #44]	@ (8002120 <HAL_RCC_OscConfig+0x240>)
 80020f4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80020f6:	f003 0302 	and.w	r3, r3, #2
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d0f0      	beq.n	80020e0 <HAL_RCC_OscConfig+0x200>
 80020fe:	e01b      	b.n	8002138 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002100:	4b09      	ldr	r3, [pc, #36]	@ (8002128 <HAL_RCC_OscConfig+0x248>)
 8002102:	2200      	movs	r2, #0
 8002104:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002106:	f7fe ff7d 	bl	8001004 <HAL_GetTick>
 800210a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800210c:	e00e      	b.n	800212c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800210e:	f7fe ff79 	bl	8001004 <HAL_GetTick>
 8002112:	4602      	mov	r2, r0
 8002114:	693b      	ldr	r3, [r7, #16]
 8002116:	1ad3      	subs	r3, r2, r3
 8002118:	2b02      	cmp	r3, #2
 800211a:	d907      	bls.n	800212c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800211c:	2303      	movs	r3, #3
 800211e:	e150      	b.n	80023c2 <HAL_RCC_OscConfig+0x4e2>
 8002120:	40023800 	.word	0x40023800
 8002124:	42470000 	.word	0x42470000
 8002128:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800212c:	4b88      	ldr	r3, [pc, #544]	@ (8002350 <HAL_RCC_OscConfig+0x470>)
 800212e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002130:	f003 0302 	and.w	r3, r3, #2
 8002134:	2b00      	cmp	r3, #0
 8002136:	d1ea      	bne.n	800210e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	f003 0304 	and.w	r3, r3, #4
 8002140:	2b00      	cmp	r3, #0
 8002142:	f000 8097 	beq.w	8002274 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002146:	2300      	movs	r3, #0
 8002148:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800214a:	4b81      	ldr	r3, [pc, #516]	@ (8002350 <HAL_RCC_OscConfig+0x470>)
 800214c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800214e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002152:	2b00      	cmp	r3, #0
 8002154:	d10f      	bne.n	8002176 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002156:	2300      	movs	r3, #0
 8002158:	60bb      	str	r3, [r7, #8]
 800215a:	4b7d      	ldr	r3, [pc, #500]	@ (8002350 <HAL_RCC_OscConfig+0x470>)
 800215c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800215e:	4a7c      	ldr	r2, [pc, #496]	@ (8002350 <HAL_RCC_OscConfig+0x470>)
 8002160:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002164:	6413      	str	r3, [r2, #64]	@ 0x40
 8002166:	4b7a      	ldr	r3, [pc, #488]	@ (8002350 <HAL_RCC_OscConfig+0x470>)
 8002168:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800216a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800216e:	60bb      	str	r3, [r7, #8]
 8002170:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002172:	2301      	movs	r3, #1
 8002174:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002176:	4b77      	ldr	r3, [pc, #476]	@ (8002354 <HAL_RCC_OscConfig+0x474>)
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800217e:	2b00      	cmp	r3, #0
 8002180:	d118      	bne.n	80021b4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002182:	4b74      	ldr	r3, [pc, #464]	@ (8002354 <HAL_RCC_OscConfig+0x474>)
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	4a73      	ldr	r2, [pc, #460]	@ (8002354 <HAL_RCC_OscConfig+0x474>)
 8002188:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800218c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800218e:	f7fe ff39 	bl	8001004 <HAL_GetTick>
 8002192:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002194:	e008      	b.n	80021a8 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002196:	f7fe ff35 	bl	8001004 <HAL_GetTick>
 800219a:	4602      	mov	r2, r0
 800219c:	693b      	ldr	r3, [r7, #16]
 800219e:	1ad3      	subs	r3, r2, r3
 80021a0:	2b02      	cmp	r3, #2
 80021a2:	d901      	bls.n	80021a8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80021a4:	2303      	movs	r3, #3
 80021a6:	e10c      	b.n	80023c2 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021a8:	4b6a      	ldr	r3, [pc, #424]	@ (8002354 <HAL_RCC_OscConfig+0x474>)
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d0f0      	beq.n	8002196 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	689b      	ldr	r3, [r3, #8]
 80021b8:	2b01      	cmp	r3, #1
 80021ba:	d106      	bne.n	80021ca <HAL_RCC_OscConfig+0x2ea>
 80021bc:	4b64      	ldr	r3, [pc, #400]	@ (8002350 <HAL_RCC_OscConfig+0x470>)
 80021be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021c0:	4a63      	ldr	r2, [pc, #396]	@ (8002350 <HAL_RCC_OscConfig+0x470>)
 80021c2:	f043 0301 	orr.w	r3, r3, #1
 80021c6:	6713      	str	r3, [r2, #112]	@ 0x70
 80021c8:	e01c      	b.n	8002204 <HAL_RCC_OscConfig+0x324>
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	689b      	ldr	r3, [r3, #8]
 80021ce:	2b05      	cmp	r3, #5
 80021d0:	d10c      	bne.n	80021ec <HAL_RCC_OscConfig+0x30c>
 80021d2:	4b5f      	ldr	r3, [pc, #380]	@ (8002350 <HAL_RCC_OscConfig+0x470>)
 80021d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021d6:	4a5e      	ldr	r2, [pc, #376]	@ (8002350 <HAL_RCC_OscConfig+0x470>)
 80021d8:	f043 0304 	orr.w	r3, r3, #4
 80021dc:	6713      	str	r3, [r2, #112]	@ 0x70
 80021de:	4b5c      	ldr	r3, [pc, #368]	@ (8002350 <HAL_RCC_OscConfig+0x470>)
 80021e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021e2:	4a5b      	ldr	r2, [pc, #364]	@ (8002350 <HAL_RCC_OscConfig+0x470>)
 80021e4:	f043 0301 	orr.w	r3, r3, #1
 80021e8:	6713      	str	r3, [r2, #112]	@ 0x70
 80021ea:	e00b      	b.n	8002204 <HAL_RCC_OscConfig+0x324>
 80021ec:	4b58      	ldr	r3, [pc, #352]	@ (8002350 <HAL_RCC_OscConfig+0x470>)
 80021ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021f0:	4a57      	ldr	r2, [pc, #348]	@ (8002350 <HAL_RCC_OscConfig+0x470>)
 80021f2:	f023 0301 	bic.w	r3, r3, #1
 80021f6:	6713      	str	r3, [r2, #112]	@ 0x70
 80021f8:	4b55      	ldr	r3, [pc, #340]	@ (8002350 <HAL_RCC_OscConfig+0x470>)
 80021fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021fc:	4a54      	ldr	r2, [pc, #336]	@ (8002350 <HAL_RCC_OscConfig+0x470>)
 80021fe:	f023 0304 	bic.w	r3, r3, #4
 8002202:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	689b      	ldr	r3, [r3, #8]
 8002208:	2b00      	cmp	r3, #0
 800220a:	d015      	beq.n	8002238 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800220c:	f7fe fefa 	bl	8001004 <HAL_GetTick>
 8002210:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002212:	e00a      	b.n	800222a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002214:	f7fe fef6 	bl	8001004 <HAL_GetTick>
 8002218:	4602      	mov	r2, r0
 800221a:	693b      	ldr	r3, [r7, #16]
 800221c:	1ad3      	subs	r3, r2, r3
 800221e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002222:	4293      	cmp	r3, r2
 8002224:	d901      	bls.n	800222a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002226:	2303      	movs	r3, #3
 8002228:	e0cb      	b.n	80023c2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800222a:	4b49      	ldr	r3, [pc, #292]	@ (8002350 <HAL_RCC_OscConfig+0x470>)
 800222c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800222e:	f003 0302 	and.w	r3, r3, #2
 8002232:	2b00      	cmp	r3, #0
 8002234:	d0ee      	beq.n	8002214 <HAL_RCC_OscConfig+0x334>
 8002236:	e014      	b.n	8002262 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002238:	f7fe fee4 	bl	8001004 <HAL_GetTick>
 800223c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800223e:	e00a      	b.n	8002256 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002240:	f7fe fee0 	bl	8001004 <HAL_GetTick>
 8002244:	4602      	mov	r2, r0
 8002246:	693b      	ldr	r3, [r7, #16]
 8002248:	1ad3      	subs	r3, r2, r3
 800224a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800224e:	4293      	cmp	r3, r2
 8002250:	d901      	bls.n	8002256 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002252:	2303      	movs	r3, #3
 8002254:	e0b5      	b.n	80023c2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002256:	4b3e      	ldr	r3, [pc, #248]	@ (8002350 <HAL_RCC_OscConfig+0x470>)
 8002258:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800225a:	f003 0302 	and.w	r3, r3, #2
 800225e:	2b00      	cmp	r3, #0
 8002260:	d1ee      	bne.n	8002240 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002262:	7dfb      	ldrb	r3, [r7, #23]
 8002264:	2b01      	cmp	r3, #1
 8002266:	d105      	bne.n	8002274 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002268:	4b39      	ldr	r3, [pc, #228]	@ (8002350 <HAL_RCC_OscConfig+0x470>)
 800226a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800226c:	4a38      	ldr	r2, [pc, #224]	@ (8002350 <HAL_RCC_OscConfig+0x470>)
 800226e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002272:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	699b      	ldr	r3, [r3, #24]
 8002278:	2b00      	cmp	r3, #0
 800227a:	f000 80a1 	beq.w	80023c0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800227e:	4b34      	ldr	r3, [pc, #208]	@ (8002350 <HAL_RCC_OscConfig+0x470>)
 8002280:	689b      	ldr	r3, [r3, #8]
 8002282:	f003 030c 	and.w	r3, r3, #12
 8002286:	2b08      	cmp	r3, #8
 8002288:	d05c      	beq.n	8002344 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	699b      	ldr	r3, [r3, #24]
 800228e:	2b02      	cmp	r3, #2
 8002290:	d141      	bne.n	8002316 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002292:	4b31      	ldr	r3, [pc, #196]	@ (8002358 <HAL_RCC_OscConfig+0x478>)
 8002294:	2200      	movs	r2, #0
 8002296:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002298:	f7fe feb4 	bl	8001004 <HAL_GetTick>
 800229c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800229e:	e008      	b.n	80022b2 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022a0:	f7fe feb0 	bl	8001004 <HAL_GetTick>
 80022a4:	4602      	mov	r2, r0
 80022a6:	693b      	ldr	r3, [r7, #16]
 80022a8:	1ad3      	subs	r3, r2, r3
 80022aa:	2b02      	cmp	r3, #2
 80022ac:	d901      	bls.n	80022b2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80022ae:	2303      	movs	r3, #3
 80022b0:	e087      	b.n	80023c2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80022b2:	4b27      	ldr	r3, [pc, #156]	@ (8002350 <HAL_RCC_OscConfig+0x470>)
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d1f0      	bne.n	80022a0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	69da      	ldr	r2, [r3, #28]
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	6a1b      	ldr	r3, [r3, #32]
 80022c6:	431a      	orrs	r2, r3
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022cc:	019b      	lsls	r3, r3, #6
 80022ce:	431a      	orrs	r2, r3
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022d4:	085b      	lsrs	r3, r3, #1
 80022d6:	3b01      	subs	r3, #1
 80022d8:	041b      	lsls	r3, r3, #16
 80022da:	431a      	orrs	r2, r3
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80022e0:	061b      	lsls	r3, r3, #24
 80022e2:	491b      	ldr	r1, [pc, #108]	@ (8002350 <HAL_RCC_OscConfig+0x470>)
 80022e4:	4313      	orrs	r3, r2
 80022e6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80022e8:	4b1b      	ldr	r3, [pc, #108]	@ (8002358 <HAL_RCC_OscConfig+0x478>)
 80022ea:	2201      	movs	r2, #1
 80022ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022ee:	f7fe fe89 	bl	8001004 <HAL_GetTick>
 80022f2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80022f4:	e008      	b.n	8002308 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022f6:	f7fe fe85 	bl	8001004 <HAL_GetTick>
 80022fa:	4602      	mov	r2, r0
 80022fc:	693b      	ldr	r3, [r7, #16]
 80022fe:	1ad3      	subs	r3, r2, r3
 8002300:	2b02      	cmp	r3, #2
 8002302:	d901      	bls.n	8002308 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002304:	2303      	movs	r3, #3
 8002306:	e05c      	b.n	80023c2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002308:	4b11      	ldr	r3, [pc, #68]	@ (8002350 <HAL_RCC_OscConfig+0x470>)
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002310:	2b00      	cmp	r3, #0
 8002312:	d0f0      	beq.n	80022f6 <HAL_RCC_OscConfig+0x416>
 8002314:	e054      	b.n	80023c0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002316:	4b10      	ldr	r3, [pc, #64]	@ (8002358 <HAL_RCC_OscConfig+0x478>)
 8002318:	2200      	movs	r2, #0
 800231a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800231c:	f7fe fe72 	bl	8001004 <HAL_GetTick>
 8002320:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002322:	e008      	b.n	8002336 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002324:	f7fe fe6e 	bl	8001004 <HAL_GetTick>
 8002328:	4602      	mov	r2, r0
 800232a:	693b      	ldr	r3, [r7, #16]
 800232c:	1ad3      	subs	r3, r2, r3
 800232e:	2b02      	cmp	r3, #2
 8002330:	d901      	bls.n	8002336 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002332:	2303      	movs	r3, #3
 8002334:	e045      	b.n	80023c2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002336:	4b06      	ldr	r3, [pc, #24]	@ (8002350 <HAL_RCC_OscConfig+0x470>)
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800233e:	2b00      	cmp	r3, #0
 8002340:	d1f0      	bne.n	8002324 <HAL_RCC_OscConfig+0x444>
 8002342:	e03d      	b.n	80023c0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	699b      	ldr	r3, [r3, #24]
 8002348:	2b01      	cmp	r3, #1
 800234a:	d107      	bne.n	800235c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800234c:	2301      	movs	r3, #1
 800234e:	e038      	b.n	80023c2 <HAL_RCC_OscConfig+0x4e2>
 8002350:	40023800 	.word	0x40023800
 8002354:	40007000 	.word	0x40007000
 8002358:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800235c:	4b1b      	ldr	r3, [pc, #108]	@ (80023cc <HAL_RCC_OscConfig+0x4ec>)
 800235e:	685b      	ldr	r3, [r3, #4]
 8002360:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	699b      	ldr	r3, [r3, #24]
 8002366:	2b01      	cmp	r3, #1
 8002368:	d028      	beq.n	80023bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002374:	429a      	cmp	r2, r3
 8002376:	d121      	bne.n	80023bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002382:	429a      	cmp	r2, r3
 8002384:	d11a      	bne.n	80023bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002386:	68fa      	ldr	r2, [r7, #12]
 8002388:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800238c:	4013      	ands	r3, r2
 800238e:	687a      	ldr	r2, [r7, #4]
 8002390:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002392:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002394:	4293      	cmp	r3, r2
 8002396:	d111      	bne.n	80023bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023a2:	085b      	lsrs	r3, r3, #1
 80023a4:	3b01      	subs	r3, #1
 80023a6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80023a8:	429a      	cmp	r2, r3
 80023aa:	d107      	bne.n	80023bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023b6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80023b8:	429a      	cmp	r2, r3
 80023ba:	d001      	beq.n	80023c0 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80023bc:	2301      	movs	r3, #1
 80023be:	e000      	b.n	80023c2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80023c0:	2300      	movs	r3, #0
}
 80023c2:	4618      	mov	r0, r3
 80023c4:	3718      	adds	r7, #24
 80023c6:	46bd      	mov	sp, r7
 80023c8:	bd80      	pop	{r7, pc}
 80023ca:	bf00      	nop
 80023cc:	40023800 	.word	0x40023800

080023d0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80023d0:	b580      	push	{r7, lr}
 80023d2:	b084      	sub	sp, #16
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	6078      	str	r0, [r7, #4]
 80023d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d101      	bne.n	80023e4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80023e0:	2301      	movs	r3, #1
 80023e2:	e0cc      	b.n	800257e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80023e4:	4b68      	ldr	r3, [pc, #416]	@ (8002588 <HAL_RCC_ClockConfig+0x1b8>)
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	f003 0307 	and.w	r3, r3, #7
 80023ec:	683a      	ldr	r2, [r7, #0]
 80023ee:	429a      	cmp	r2, r3
 80023f0:	d90c      	bls.n	800240c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80023f2:	4b65      	ldr	r3, [pc, #404]	@ (8002588 <HAL_RCC_ClockConfig+0x1b8>)
 80023f4:	683a      	ldr	r2, [r7, #0]
 80023f6:	b2d2      	uxtb	r2, r2
 80023f8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80023fa:	4b63      	ldr	r3, [pc, #396]	@ (8002588 <HAL_RCC_ClockConfig+0x1b8>)
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	f003 0307 	and.w	r3, r3, #7
 8002402:	683a      	ldr	r2, [r7, #0]
 8002404:	429a      	cmp	r2, r3
 8002406:	d001      	beq.n	800240c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002408:	2301      	movs	r3, #1
 800240a:	e0b8      	b.n	800257e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	f003 0302 	and.w	r3, r3, #2
 8002414:	2b00      	cmp	r3, #0
 8002416:	d020      	beq.n	800245a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	f003 0304 	and.w	r3, r3, #4
 8002420:	2b00      	cmp	r3, #0
 8002422:	d005      	beq.n	8002430 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002424:	4b59      	ldr	r3, [pc, #356]	@ (800258c <HAL_RCC_ClockConfig+0x1bc>)
 8002426:	689b      	ldr	r3, [r3, #8]
 8002428:	4a58      	ldr	r2, [pc, #352]	@ (800258c <HAL_RCC_ClockConfig+0x1bc>)
 800242a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800242e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	f003 0308 	and.w	r3, r3, #8
 8002438:	2b00      	cmp	r3, #0
 800243a:	d005      	beq.n	8002448 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800243c:	4b53      	ldr	r3, [pc, #332]	@ (800258c <HAL_RCC_ClockConfig+0x1bc>)
 800243e:	689b      	ldr	r3, [r3, #8]
 8002440:	4a52      	ldr	r2, [pc, #328]	@ (800258c <HAL_RCC_ClockConfig+0x1bc>)
 8002442:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002446:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002448:	4b50      	ldr	r3, [pc, #320]	@ (800258c <HAL_RCC_ClockConfig+0x1bc>)
 800244a:	689b      	ldr	r3, [r3, #8]
 800244c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	689b      	ldr	r3, [r3, #8]
 8002454:	494d      	ldr	r1, [pc, #308]	@ (800258c <HAL_RCC_ClockConfig+0x1bc>)
 8002456:	4313      	orrs	r3, r2
 8002458:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	f003 0301 	and.w	r3, r3, #1
 8002462:	2b00      	cmp	r3, #0
 8002464:	d044      	beq.n	80024f0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	685b      	ldr	r3, [r3, #4]
 800246a:	2b01      	cmp	r3, #1
 800246c:	d107      	bne.n	800247e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800246e:	4b47      	ldr	r3, [pc, #284]	@ (800258c <HAL_RCC_ClockConfig+0x1bc>)
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002476:	2b00      	cmp	r3, #0
 8002478:	d119      	bne.n	80024ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800247a:	2301      	movs	r3, #1
 800247c:	e07f      	b.n	800257e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	685b      	ldr	r3, [r3, #4]
 8002482:	2b02      	cmp	r3, #2
 8002484:	d003      	beq.n	800248e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800248a:	2b03      	cmp	r3, #3
 800248c:	d107      	bne.n	800249e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800248e:	4b3f      	ldr	r3, [pc, #252]	@ (800258c <HAL_RCC_ClockConfig+0x1bc>)
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002496:	2b00      	cmp	r3, #0
 8002498:	d109      	bne.n	80024ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800249a:	2301      	movs	r3, #1
 800249c:	e06f      	b.n	800257e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800249e:	4b3b      	ldr	r3, [pc, #236]	@ (800258c <HAL_RCC_ClockConfig+0x1bc>)
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	f003 0302 	and.w	r3, r3, #2
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d101      	bne.n	80024ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80024aa:	2301      	movs	r3, #1
 80024ac:	e067      	b.n	800257e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80024ae:	4b37      	ldr	r3, [pc, #220]	@ (800258c <HAL_RCC_ClockConfig+0x1bc>)
 80024b0:	689b      	ldr	r3, [r3, #8]
 80024b2:	f023 0203 	bic.w	r2, r3, #3
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	685b      	ldr	r3, [r3, #4]
 80024ba:	4934      	ldr	r1, [pc, #208]	@ (800258c <HAL_RCC_ClockConfig+0x1bc>)
 80024bc:	4313      	orrs	r3, r2
 80024be:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80024c0:	f7fe fda0 	bl	8001004 <HAL_GetTick>
 80024c4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80024c6:	e00a      	b.n	80024de <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80024c8:	f7fe fd9c 	bl	8001004 <HAL_GetTick>
 80024cc:	4602      	mov	r2, r0
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	1ad3      	subs	r3, r2, r3
 80024d2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80024d6:	4293      	cmp	r3, r2
 80024d8:	d901      	bls.n	80024de <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80024da:	2303      	movs	r3, #3
 80024dc:	e04f      	b.n	800257e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80024de:	4b2b      	ldr	r3, [pc, #172]	@ (800258c <HAL_RCC_ClockConfig+0x1bc>)
 80024e0:	689b      	ldr	r3, [r3, #8]
 80024e2:	f003 020c 	and.w	r2, r3, #12
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	685b      	ldr	r3, [r3, #4]
 80024ea:	009b      	lsls	r3, r3, #2
 80024ec:	429a      	cmp	r2, r3
 80024ee:	d1eb      	bne.n	80024c8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80024f0:	4b25      	ldr	r3, [pc, #148]	@ (8002588 <HAL_RCC_ClockConfig+0x1b8>)
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	f003 0307 	and.w	r3, r3, #7
 80024f8:	683a      	ldr	r2, [r7, #0]
 80024fa:	429a      	cmp	r2, r3
 80024fc:	d20c      	bcs.n	8002518 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80024fe:	4b22      	ldr	r3, [pc, #136]	@ (8002588 <HAL_RCC_ClockConfig+0x1b8>)
 8002500:	683a      	ldr	r2, [r7, #0]
 8002502:	b2d2      	uxtb	r2, r2
 8002504:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002506:	4b20      	ldr	r3, [pc, #128]	@ (8002588 <HAL_RCC_ClockConfig+0x1b8>)
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	f003 0307 	and.w	r3, r3, #7
 800250e:	683a      	ldr	r2, [r7, #0]
 8002510:	429a      	cmp	r2, r3
 8002512:	d001      	beq.n	8002518 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002514:	2301      	movs	r3, #1
 8002516:	e032      	b.n	800257e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	f003 0304 	and.w	r3, r3, #4
 8002520:	2b00      	cmp	r3, #0
 8002522:	d008      	beq.n	8002536 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002524:	4b19      	ldr	r3, [pc, #100]	@ (800258c <HAL_RCC_ClockConfig+0x1bc>)
 8002526:	689b      	ldr	r3, [r3, #8]
 8002528:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	68db      	ldr	r3, [r3, #12]
 8002530:	4916      	ldr	r1, [pc, #88]	@ (800258c <HAL_RCC_ClockConfig+0x1bc>)
 8002532:	4313      	orrs	r3, r2
 8002534:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	f003 0308 	and.w	r3, r3, #8
 800253e:	2b00      	cmp	r3, #0
 8002540:	d009      	beq.n	8002556 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002542:	4b12      	ldr	r3, [pc, #72]	@ (800258c <HAL_RCC_ClockConfig+0x1bc>)
 8002544:	689b      	ldr	r3, [r3, #8]
 8002546:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	691b      	ldr	r3, [r3, #16]
 800254e:	00db      	lsls	r3, r3, #3
 8002550:	490e      	ldr	r1, [pc, #56]	@ (800258c <HAL_RCC_ClockConfig+0x1bc>)
 8002552:	4313      	orrs	r3, r2
 8002554:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002556:	f000 f821 	bl	800259c <HAL_RCC_GetSysClockFreq>
 800255a:	4602      	mov	r2, r0
 800255c:	4b0b      	ldr	r3, [pc, #44]	@ (800258c <HAL_RCC_ClockConfig+0x1bc>)
 800255e:	689b      	ldr	r3, [r3, #8]
 8002560:	091b      	lsrs	r3, r3, #4
 8002562:	f003 030f 	and.w	r3, r3, #15
 8002566:	490a      	ldr	r1, [pc, #40]	@ (8002590 <HAL_RCC_ClockConfig+0x1c0>)
 8002568:	5ccb      	ldrb	r3, [r1, r3]
 800256a:	fa22 f303 	lsr.w	r3, r2, r3
 800256e:	4a09      	ldr	r2, [pc, #36]	@ (8002594 <HAL_RCC_ClockConfig+0x1c4>)
 8002570:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002572:	4b09      	ldr	r3, [pc, #36]	@ (8002598 <HAL_RCC_ClockConfig+0x1c8>)
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	4618      	mov	r0, r3
 8002578:	f7fe fd00 	bl	8000f7c <HAL_InitTick>

  return HAL_OK;
 800257c:	2300      	movs	r3, #0
}
 800257e:	4618      	mov	r0, r3
 8002580:	3710      	adds	r7, #16
 8002582:	46bd      	mov	sp, r7
 8002584:	bd80      	pop	{r7, pc}
 8002586:	bf00      	nop
 8002588:	40023c00 	.word	0x40023c00
 800258c:	40023800 	.word	0x40023800
 8002590:	080078e8 	.word	0x080078e8
 8002594:	20000000 	.word	0x20000000
 8002598:	20000004 	.word	0x20000004

0800259c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800259c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80025a0:	b094      	sub	sp, #80	@ 0x50
 80025a2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80025a4:	2300      	movs	r3, #0
 80025a6:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80025a8:	2300      	movs	r3, #0
 80025aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80025ac:	2300      	movs	r3, #0
 80025ae:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80025b0:	2300      	movs	r3, #0
 80025b2:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80025b4:	4b79      	ldr	r3, [pc, #484]	@ (800279c <HAL_RCC_GetSysClockFreq+0x200>)
 80025b6:	689b      	ldr	r3, [r3, #8]
 80025b8:	f003 030c 	and.w	r3, r3, #12
 80025bc:	2b08      	cmp	r3, #8
 80025be:	d00d      	beq.n	80025dc <HAL_RCC_GetSysClockFreq+0x40>
 80025c0:	2b08      	cmp	r3, #8
 80025c2:	f200 80e1 	bhi.w	8002788 <HAL_RCC_GetSysClockFreq+0x1ec>
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d002      	beq.n	80025d0 <HAL_RCC_GetSysClockFreq+0x34>
 80025ca:	2b04      	cmp	r3, #4
 80025cc:	d003      	beq.n	80025d6 <HAL_RCC_GetSysClockFreq+0x3a>
 80025ce:	e0db      	b.n	8002788 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80025d0:	4b73      	ldr	r3, [pc, #460]	@ (80027a0 <HAL_RCC_GetSysClockFreq+0x204>)
 80025d2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80025d4:	e0db      	b.n	800278e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80025d6:	4b73      	ldr	r3, [pc, #460]	@ (80027a4 <HAL_RCC_GetSysClockFreq+0x208>)
 80025d8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80025da:	e0d8      	b.n	800278e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80025dc:	4b6f      	ldr	r3, [pc, #444]	@ (800279c <HAL_RCC_GetSysClockFreq+0x200>)
 80025de:	685b      	ldr	r3, [r3, #4]
 80025e0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80025e4:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80025e6:	4b6d      	ldr	r3, [pc, #436]	@ (800279c <HAL_RCC_GetSysClockFreq+0x200>)
 80025e8:	685b      	ldr	r3, [r3, #4]
 80025ea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d063      	beq.n	80026ba <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80025f2:	4b6a      	ldr	r3, [pc, #424]	@ (800279c <HAL_RCC_GetSysClockFreq+0x200>)
 80025f4:	685b      	ldr	r3, [r3, #4]
 80025f6:	099b      	lsrs	r3, r3, #6
 80025f8:	2200      	movs	r2, #0
 80025fa:	63bb      	str	r3, [r7, #56]	@ 0x38
 80025fc:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80025fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002600:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002604:	633b      	str	r3, [r7, #48]	@ 0x30
 8002606:	2300      	movs	r3, #0
 8002608:	637b      	str	r3, [r7, #52]	@ 0x34
 800260a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800260e:	4622      	mov	r2, r4
 8002610:	462b      	mov	r3, r5
 8002612:	f04f 0000 	mov.w	r0, #0
 8002616:	f04f 0100 	mov.w	r1, #0
 800261a:	0159      	lsls	r1, r3, #5
 800261c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002620:	0150      	lsls	r0, r2, #5
 8002622:	4602      	mov	r2, r0
 8002624:	460b      	mov	r3, r1
 8002626:	4621      	mov	r1, r4
 8002628:	1a51      	subs	r1, r2, r1
 800262a:	6139      	str	r1, [r7, #16]
 800262c:	4629      	mov	r1, r5
 800262e:	eb63 0301 	sbc.w	r3, r3, r1
 8002632:	617b      	str	r3, [r7, #20]
 8002634:	f04f 0200 	mov.w	r2, #0
 8002638:	f04f 0300 	mov.w	r3, #0
 800263c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002640:	4659      	mov	r1, fp
 8002642:	018b      	lsls	r3, r1, #6
 8002644:	4651      	mov	r1, sl
 8002646:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800264a:	4651      	mov	r1, sl
 800264c:	018a      	lsls	r2, r1, #6
 800264e:	4651      	mov	r1, sl
 8002650:	ebb2 0801 	subs.w	r8, r2, r1
 8002654:	4659      	mov	r1, fp
 8002656:	eb63 0901 	sbc.w	r9, r3, r1
 800265a:	f04f 0200 	mov.w	r2, #0
 800265e:	f04f 0300 	mov.w	r3, #0
 8002662:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002666:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800266a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800266e:	4690      	mov	r8, r2
 8002670:	4699      	mov	r9, r3
 8002672:	4623      	mov	r3, r4
 8002674:	eb18 0303 	adds.w	r3, r8, r3
 8002678:	60bb      	str	r3, [r7, #8]
 800267a:	462b      	mov	r3, r5
 800267c:	eb49 0303 	adc.w	r3, r9, r3
 8002680:	60fb      	str	r3, [r7, #12]
 8002682:	f04f 0200 	mov.w	r2, #0
 8002686:	f04f 0300 	mov.w	r3, #0
 800268a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800268e:	4629      	mov	r1, r5
 8002690:	024b      	lsls	r3, r1, #9
 8002692:	4621      	mov	r1, r4
 8002694:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002698:	4621      	mov	r1, r4
 800269a:	024a      	lsls	r2, r1, #9
 800269c:	4610      	mov	r0, r2
 800269e:	4619      	mov	r1, r3
 80026a0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80026a2:	2200      	movs	r2, #0
 80026a4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80026a6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80026a8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80026ac:	f7fd fdf0 	bl	8000290 <__aeabi_uldivmod>
 80026b0:	4602      	mov	r2, r0
 80026b2:	460b      	mov	r3, r1
 80026b4:	4613      	mov	r3, r2
 80026b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80026b8:	e058      	b.n	800276c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80026ba:	4b38      	ldr	r3, [pc, #224]	@ (800279c <HAL_RCC_GetSysClockFreq+0x200>)
 80026bc:	685b      	ldr	r3, [r3, #4]
 80026be:	099b      	lsrs	r3, r3, #6
 80026c0:	2200      	movs	r2, #0
 80026c2:	4618      	mov	r0, r3
 80026c4:	4611      	mov	r1, r2
 80026c6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80026ca:	623b      	str	r3, [r7, #32]
 80026cc:	2300      	movs	r3, #0
 80026ce:	627b      	str	r3, [r7, #36]	@ 0x24
 80026d0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80026d4:	4642      	mov	r2, r8
 80026d6:	464b      	mov	r3, r9
 80026d8:	f04f 0000 	mov.w	r0, #0
 80026dc:	f04f 0100 	mov.w	r1, #0
 80026e0:	0159      	lsls	r1, r3, #5
 80026e2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80026e6:	0150      	lsls	r0, r2, #5
 80026e8:	4602      	mov	r2, r0
 80026ea:	460b      	mov	r3, r1
 80026ec:	4641      	mov	r1, r8
 80026ee:	ebb2 0a01 	subs.w	sl, r2, r1
 80026f2:	4649      	mov	r1, r9
 80026f4:	eb63 0b01 	sbc.w	fp, r3, r1
 80026f8:	f04f 0200 	mov.w	r2, #0
 80026fc:	f04f 0300 	mov.w	r3, #0
 8002700:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002704:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002708:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800270c:	ebb2 040a 	subs.w	r4, r2, sl
 8002710:	eb63 050b 	sbc.w	r5, r3, fp
 8002714:	f04f 0200 	mov.w	r2, #0
 8002718:	f04f 0300 	mov.w	r3, #0
 800271c:	00eb      	lsls	r3, r5, #3
 800271e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002722:	00e2      	lsls	r2, r4, #3
 8002724:	4614      	mov	r4, r2
 8002726:	461d      	mov	r5, r3
 8002728:	4643      	mov	r3, r8
 800272a:	18e3      	adds	r3, r4, r3
 800272c:	603b      	str	r3, [r7, #0]
 800272e:	464b      	mov	r3, r9
 8002730:	eb45 0303 	adc.w	r3, r5, r3
 8002734:	607b      	str	r3, [r7, #4]
 8002736:	f04f 0200 	mov.w	r2, #0
 800273a:	f04f 0300 	mov.w	r3, #0
 800273e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002742:	4629      	mov	r1, r5
 8002744:	028b      	lsls	r3, r1, #10
 8002746:	4621      	mov	r1, r4
 8002748:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800274c:	4621      	mov	r1, r4
 800274e:	028a      	lsls	r2, r1, #10
 8002750:	4610      	mov	r0, r2
 8002752:	4619      	mov	r1, r3
 8002754:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002756:	2200      	movs	r2, #0
 8002758:	61bb      	str	r3, [r7, #24]
 800275a:	61fa      	str	r2, [r7, #28]
 800275c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002760:	f7fd fd96 	bl	8000290 <__aeabi_uldivmod>
 8002764:	4602      	mov	r2, r0
 8002766:	460b      	mov	r3, r1
 8002768:	4613      	mov	r3, r2
 800276a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800276c:	4b0b      	ldr	r3, [pc, #44]	@ (800279c <HAL_RCC_GetSysClockFreq+0x200>)
 800276e:	685b      	ldr	r3, [r3, #4]
 8002770:	0c1b      	lsrs	r3, r3, #16
 8002772:	f003 0303 	and.w	r3, r3, #3
 8002776:	3301      	adds	r3, #1
 8002778:	005b      	lsls	r3, r3, #1
 800277a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 800277c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800277e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002780:	fbb2 f3f3 	udiv	r3, r2, r3
 8002784:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002786:	e002      	b.n	800278e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002788:	4b05      	ldr	r3, [pc, #20]	@ (80027a0 <HAL_RCC_GetSysClockFreq+0x204>)
 800278a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800278c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800278e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8002790:	4618      	mov	r0, r3
 8002792:	3750      	adds	r7, #80	@ 0x50
 8002794:	46bd      	mov	sp, r7
 8002796:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800279a:	bf00      	nop
 800279c:	40023800 	.word	0x40023800
 80027a0:	00f42400 	.word	0x00f42400
 80027a4:	007a1200 	.word	0x007a1200

080027a8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80027a8:	b480      	push	{r7}
 80027aa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80027ac:	4b03      	ldr	r3, [pc, #12]	@ (80027bc <HAL_RCC_GetHCLKFreq+0x14>)
 80027ae:	681b      	ldr	r3, [r3, #0]
}
 80027b0:	4618      	mov	r0, r3
 80027b2:	46bd      	mov	sp, r7
 80027b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b8:	4770      	bx	lr
 80027ba:	bf00      	nop
 80027bc:	20000000 	.word	0x20000000

080027c0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80027c0:	b580      	push	{r7, lr}
 80027c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80027c4:	f7ff fff0 	bl	80027a8 <HAL_RCC_GetHCLKFreq>
 80027c8:	4602      	mov	r2, r0
 80027ca:	4b05      	ldr	r3, [pc, #20]	@ (80027e0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80027cc:	689b      	ldr	r3, [r3, #8]
 80027ce:	0a9b      	lsrs	r3, r3, #10
 80027d0:	f003 0307 	and.w	r3, r3, #7
 80027d4:	4903      	ldr	r1, [pc, #12]	@ (80027e4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80027d6:	5ccb      	ldrb	r3, [r1, r3]
 80027d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80027dc:	4618      	mov	r0, r3
 80027de:	bd80      	pop	{r7, pc}
 80027e0:	40023800 	.word	0x40023800
 80027e4:	080078f8 	.word	0x080078f8

080027e8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80027e8:	b580      	push	{r7, lr}
 80027ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80027ec:	f7ff ffdc 	bl	80027a8 <HAL_RCC_GetHCLKFreq>
 80027f0:	4602      	mov	r2, r0
 80027f2:	4b05      	ldr	r3, [pc, #20]	@ (8002808 <HAL_RCC_GetPCLK2Freq+0x20>)
 80027f4:	689b      	ldr	r3, [r3, #8]
 80027f6:	0b5b      	lsrs	r3, r3, #13
 80027f8:	f003 0307 	and.w	r3, r3, #7
 80027fc:	4903      	ldr	r1, [pc, #12]	@ (800280c <HAL_RCC_GetPCLK2Freq+0x24>)
 80027fe:	5ccb      	ldrb	r3, [r1, r3]
 8002800:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002804:	4618      	mov	r0, r3
 8002806:	bd80      	pop	{r7, pc}
 8002808:	40023800 	.word	0x40023800
 800280c:	080078f8 	.word	0x080078f8

08002810 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002810:	b580      	push	{r7, lr}
 8002812:	b082      	sub	sp, #8
 8002814:	af00      	add	r7, sp, #0
 8002816:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	2b00      	cmp	r3, #0
 800281c:	d101      	bne.n	8002822 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800281e:	2301      	movs	r3, #1
 8002820:	e07b      	b.n	800291a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002826:	2b00      	cmp	r3, #0
 8002828:	d108      	bne.n	800283c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	685b      	ldr	r3, [r3, #4]
 800282e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002832:	d009      	beq.n	8002848 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	2200      	movs	r2, #0
 8002838:	61da      	str	r2, [r3, #28]
 800283a:	e005      	b.n	8002848 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	2200      	movs	r2, #0
 8002840:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	2200      	movs	r2, #0
 8002846:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	2200      	movs	r2, #0
 800284c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002854:	b2db      	uxtb	r3, r3
 8002856:	2b00      	cmp	r3, #0
 8002858:	d106      	bne.n	8002868 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	2200      	movs	r2, #0
 800285e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002862:	6878      	ldr	r0, [r7, #4]
 8002864:	f7fe f9fa 	bl	8000c5c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	2202      	movs	r2, #2
 800286c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	681a      	ldr	r2, [r3, #0]
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800287e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	685b      	ldr	r3, [r3, #4]
 8002884:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	689b      	ldr	r3, [r3, #8]
 800288c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8002890:	431a      	orrs	r2, r3
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	68db      	ldr	r3, [r3, #12]
 8002896:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800289a:	431a      	orrs	r2, r3
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	691b      	ldr	r3, [r3, #16]
 80028a0:	f003 0302 	and.w	r3, r3, #2
 80028a4:	431a      	orrs	r2, r3
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	695b      	ldr	r3, [r3, #20]
 80028aa:	f003 0301 	and.w	r3, r3, #1
 80028ae:	431a      	orrs	r2, r3
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	699b      	ldr	r3, [r3, #24]
 80028b4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80028b8:	431a      	orrs	r2, r3
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	69db      	ldr	r3, [r3, #28]
 80028be:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80028c2:	431a      	orrs	r2, r3
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	6a1b      	ldr	r3, [r3, #32]
 80028c8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80028cc:	ea42 0103 	orr.w	r1, r2, r3
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028d4:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	430a      	orrs	r2, r1
 80028de:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	699b      	ldr	r3, [r3, #24]
 80028e4:	0c1b      	lsrs	r3, r3, #16
 80028e6:	f003 0104 	and.w	r1, r3, #4
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028ee:	f003 0210 	and.w	r2, r3, #16
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	430a      	orrs	r2, r1
 80028f8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	69da      	ldr	r2, [r3, #28]
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002908:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	2200      	movs	r2, #0
 800290e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	2201      	movs	r2, #1
 8002914:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8002918:	2300      	movs	r3, #0
}
 800291a:	4618      	mov	r0, r3
 800291c:	3708      	adds	r7, #8
 800291e:	46bd      	mov	sp, r7
 8002920:	bd80      	pop	{r7, pc}

08002922 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002922:	b580      	push	{r7, lr}
 8002924:	b088      	sub	sp, #32
 8002926:	af00      	add	r7, sp, #0
 8002928:	60f8      	str	r0, [r7, #12]
 800292a:	60b9      	str	r1, [r7, #8]
 800292c:	603b      	str	r3, [r7, #0]
 800292e:	4613      	mov	r3, r2
 8002930:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002932:	f7fe fb67 	bl	8001004 <HAL_GetTick>
 8002936:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8002938:	88fb      	ldrh	r3, [r7, #6]
 800293a:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002942:	b2db      	uxtb	r3, r3
 8002944:	2b01      	cmp	r3, #1
 8002946:	d001      	beq.n	800294c <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8002948:	2302      	movs	r3, #2
 800294a:	e12a      	b.n	8002ba2 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 800294c:	68bb      	ldr	r3, [r7, #8]
 800294e:	2b00      	cmp	r3, #0
 8002950:	d002      	beq.n	8002958 <HAL_SPI_Transmit+0x36>
 8002952:	88fb      	ldrh	r3, [r7, #6]
 8002954:	2b00      	cmp	r3, #0
 8002956:	d101      	bne.n	800295c <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8002958:	2301      	movs	r3, #1
 800295a:	e122      	b.n	8002ba2 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002962:	2b01      	cmp	r3, #1
 8002964:	d101      	bne.n	800296a <HAL_SPI_Transmit+0x48>
 8002966:	2302      	movs	r3, #2
 8002968:	e11b      	b.n	8002ba2 <HAL_SPI_Transmit+0x280>
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	2201      	movs	r2, #1
 800296e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	2203      	movs	r2, #3
 8002976:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	2200      	movs	r2, #0
 800297e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	68ba      	ldr	r2, [r7, #8]
 8002984:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	88fa      	ldrh	r2, [r7, #6]
 800298a:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	88fa      	ldrh	r2, [r7, #6]
 8002990:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	2200      	movs	r2, #0
 8002996:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	2200      	movs	r2, #0
 800299c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	2200      	movs	r2, #0
 80029a2:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	2200      	movs	r2, #0
 80029a8:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	2200      	movs	r2, #0
 80029ae:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	689b      	ldr	r3, [r3, #8]
 80029b4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80029b8:	d10f      	bne.n	80029da <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	681a      	ldr	r2, [r3, #0]
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80029c8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	681a      	ldr	r2, [r3, #0]
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80029d8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80029e4:	2b40      	cmp	r3, #64	@ 0x40
 80029e6:	d007      	beq.n	80029f8 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	681a      	ldr	r2, [r3, #0]
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80029f6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	68db      	ldr	r3, [r3, #12]
 80029fc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002a00:	d152      	bne.n	8002aa8 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	685b      	ldr	r3, [r3, #4]
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d002      	beq.n	8002a10 <HAL_SPI_Transmit+0xee>
 8002a0a:	8b7b      	ldrh	r3, [r7, #26]
 8002a0c:	2b01      	cmp	r3, #1
 8002a0e:	d145      	bne.n	8002a9c <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a14:	881a      	ldrh	r2, [r3, #0]
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a20:	1c9a      	adds	r2, r3, #2
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002a2a:	b29b      	uxth	r3, r3
 8002a2c:	3b01      	subs	r3, #1
 8002a2e:	b29a      	uxth	r2, r3
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002a34:	e032      	b.n	8002a9c <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	689b      	ldr	r3, [r3, #8]
 8002a3c:	f003 0302 	and.w	r3, r3, #2
 8002a40:	2b02      	cmp	r3, #2
 8002a42:	d112      	bne.n	8002a6a <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a48:	881a      	ldrh	r2, [r3, #0]
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a54:	1c9a      	adds	r2, r3, #2
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002a5e:	b29b      	uxth	r3, r3
 8002a60:	3b01      	subs	r3, #1
 8002a62:	b29a      	uxth	r2, r3
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	86da      	strh	r2, [r3, #54]	@ 0x36
 8002a68:	e018      	b.n	8002a9c <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002a6a:	f7fe facb 	bl	8001004 <HAL_GetTick>
 8002a6e:	4602      	mov	r2, r0
 8002a70:	69fb      	ldr	r3, [r7, #28]
 8002a72:	1ad3      	subs	r3, r2, r3
 8002a74:	683a      	ldr	r2, [r7, #0]
 8002a76:	429a      	cmp	r2, r3
 8002a78:	d803      	bhi.n	8002a82 <HAL_SPI_Transmit+0x160>
 8002a7a:	683b      	ldr	r3, [r7, #0]
 8002a7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a80:	d102      	bne.n	8002a88 <HAL_SPI_Transmit+0x166>
 8002a82:	683b      	ldr	r3, [r7, #0]
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d109      	bne.n	8002a9c <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	2201      	movs	r2, #1
 8002a8c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	2200      	movs	r2, #0
 8002a94:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8002a98:	2303      	movs	r3, #3
 8002a9a:	e082      	b.n	8002ba2 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002aa0:	b29b      	uxth	r3, r3
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d1c7      	bne.n	8002a36 <HAL_SPI_Transmit+0x114>
 8002aa6:	e053      	b.n	8002b50 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	685b      	ldr	r3, [r3, #4]
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d002      	beq.n	8002ab6 <HAL_SPI_Transmit+0x194>
 8002ab0:	8b7b      	ldrh	r3, [r7, #26]
 8002ab2:	2b01      	cmp	r3, #1
 8002ab4:	d147      	bne.n	8002b46 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	330c      	adds	r3, #12
 8002ac0:	7812      	ldrb	r2, [r2, #0]
 8002ac2:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ac8:	1c5a      	adds	r2, r3, #1
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002ad2:	b29b      	uxth	r3, r3
 8002ad4:	3b01      	subs	r3, #1
 8002ad6:	b29a      	uxth	r2, r3
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8002adc:	e033      	b.n	8002b46 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	689b      	ldr	r3, [r3, #8]
 8002ae4:	f003 0302 	and.w	r3, r3, #2
 8002ae8:	2b02      	cmp	r3, #2
 8002aea:	d113      	bne.n	8002b14 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	330c      	adds	r3, #12
 8002af6:	7812      	ldrb	r2, [r2, #0]
 8002af8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002afe:	1c5a      	adds	r2, r3, #1
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002b08:	b29b      	uxth	r3, r3
 8002b0a:	3b01      	subs	r3, #1
 8002b0c:	b29a      	uxth	r2, r3
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	86da      	strh	r2, [r3, #54]	@ 0x36
 8002b12:	e018      	b.n	8002b46 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002b14:	f7fe fa76 	bl	8001004 <HAL_GetTick>
 8002b18:	4602      	mov	r2, r0
 8002b1a:	69fb      	ldr	r3, [r7, #28]
 8002b1c:	1ad3      	subs	r3, r2, r3
 8002b1e:	683a      	ldr	r2, [r7, #0]
 8002b20:	429a      	cmp	r2, r3
 8002b22:	d803      	bhi.n	8002b2c <HAL_SPI_Transmit+0x20a>
 8002b24:	683b      	ldr	r3, [r7, #0]
 8002b26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b2a:	d102      	bne.n	8002b32 <HAL_SPI_Transmit+0x210>
 8002b2c:	683b      	ldr	r3, [r7, #0]
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d109      	bne.n	8002b46 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	2201      	movs	r2, #1
 8002b36:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	2200      	movs	r2, #0
 8002b3e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8002b42:	2303      	movs	r3, #3
 8002b44:	e02d      	b.n	8002ba2 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002b4a:	b29b      	uxth	r3, r3
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d1c6      	bne.n	8002ade <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002b50:	69fa      	ldr	r2, [r7, #28]
 8002b52:	6839      	ldr	r1, [r7, #0]
 8002b54:	68f8      	ldr	r0, [r7, #12]
 8002b56:	f000 fb6b 	bl	8003230 <SPI_EndRxTxTransaction>
 8002b5a:	4603      	mov	r3, r0
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d002      	beq.n	8002b66 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	2220      	movs	r2, #32
 8002b64:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	689b      	ldr	r3, [r3, #8]
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d10a      	bne.n	8002b84 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002b6e:	2300      	movs	r3, #0
 8002b70:	617b      	str	r3, [r7, #20]
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	68db      	ldr	r3, [r3, #12]
 8002b78:	617b      	str	r3, [r7, #20]
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	689b      	ldr	r3, [r3, #8]
 8002b80:	617b      	str	r3, [r7, #20]
 8002b82:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	2201      	movs	r2, #1
 8002b88:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	2200      	movs	r2, #0
 8002b90:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d001      	beq.n	8002ba0 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8002b9c:	2301      	movs	r3, #1
 8002b9e:	e000      	b.n	8002ba2 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8002ba0:	2300      	movs	r3, #0
  }
}
 8002ba2:	4618      	mov	r0, r3
 8002ba4:	3720      	adds	r7, #32
 8002ba6:	46bd      	mov	sp, r7
 8002ba8:	bd80      	pop	{r7, pc}

08002baa <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8002baa:	b580      	push	{r7, lr}
 8002bac:	b08a      	sub	sp, #40	@ 0x28
 8002bae:	af00      	add	r7, sp, #0
 8002bb0:	60f8      	str	r0, [r7, #12]
 8002bb2:	60b9      	str	r1, [r7, #8]
 8002bb4:	607a      	str	r2, [r7, #4]
 8002bb6:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8002bb8:	2301      	movs	r3, #1
 8002bba:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002bbc:	f7fe fa22 	bl	8001004 <HAL_GetTick>
 8002bc0:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002bc8:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	685b      	ldr	r3, [r3, #4]
 8002bce:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8002bd0:	887b      	ldrh	r3, [r7, #2]
 8002bd2:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002bd4:	7ffb      	ldrb	r3, [r7, #31]
 8002bd6:	2b01      	cmp	r3, #1
 8002bd8:	d00c      	beq.n	8002bf4 <HAL_SPI_TransmitReceive+0x4a>
 8002bda:	69bb      	ldr	r3, [r7, #24]
 8002bdc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002be0:	d106      	bne.n	8002bf0 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	689b      	ldr	r3, [r3, #8]
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d102      	bne.n	8002bf0 <HAL_SPI_TransmitReceive+0x46>
 8002bea:	7ffb      	ldrb	r3, [r7, #31]
 8002bec:	2b04      	cmp	r3, #4
 8002bee:	d001      	beq.n	8002bf4 <HAL_SPI_TransmitReceive+0x4a>
  {
    return HAL_BUSY;
 8002bf0:	2302      	movs	r3, #2
 8002bf2:	e17f      	b.n	8002ef4 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002bf4:	68bb      	ldr	r3, [r7, #8]
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d005      	beq.n	8002c06 <HAL_SPI_TransmitReceive+0x5c>
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d002      	beq.n	8002c06 <HAL_SPI_TransmitReceive+0x5c>
 8002c00:	887b      	ldrh	r3, [r7, #2]
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d101      	bne.n	8002c0a <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8002c06:	2301      	movs	r3, #1
 8002c08:	e174      	b.n	8002ef4 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002c10:	2b01      	cmp	r3, #1
 8002c12:	d101      	bne.n	8002c18 <HAL_SPI_TransmitReceive+0x6e>
 8002c14:	2302      	movs	r3, #2
 8002c16:	e16d      	b.n	8002ef4 <HAL_SPI_TransmitReceive+0x34a>
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	2201      	movs	r2, #1
 8002c1c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002c26:	b2db      	uxtb	r3, r3
 8002c28:	2b04      	cmp	r3, #4
 8002c2a:	d003      	beq.n	8002c34 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	2205      	movs	r2, #5
 8002c30:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	2200      	movs	r2, #0
 8002c38:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	687a      	ldr	r2, [r7, #4]
 8002c3e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	887a      	ldrh	r2, [r7, #2]
 8002c44:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	887a      	ldrh	r2, [r7, #2]
 8002c4a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	68ba      	ldr	r2, [r7, #8]
 8002c50:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	887a      	ldrh	r2, [r7, #2]
 8002c56:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	887a      	ldrh	r2, [r7, #2]
 8002c5c:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	2200      	movs	r2, #0
 8002c62:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	2200      	movs	r2, #0
 8002c68:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002c74:	2b40      	cmp	r3, #64	@ 0x40
 8002c76:	d007      	beq.n	8002c88 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	681a      	ldr	r2, [r3, #0]
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002c86:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	68db      	ldr	r3, [r3, #12]
 8002c8c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002c90:	d17e      	bne.n	8002d90 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	685b      	ldr	r3, [r3, #4]
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d002      	beq.n	8002ca0 <HAL_SPI_TransmitReceive+0xf6>
 8002c9a:	8afb      	ldrh	r3, [r7, #22]
 8002c9c:	2b01      	cmp	r3, #1
 8002c9e:	d16c      	bne.n	8002d7a <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ca4:	881a      	ldrh	r2, [r3, #0]
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cb0:	1c9a      	adds	r2, r3, #2
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002cba:	b29b      	uxth	r3, r3
 8002cbc:	3b01      	subs	r3, #1
 8002cbe:	b29a      	uxth	r2, r3
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002cc4:	e059      	b.n	8002d7a <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	689b      	ldr	r3, [r3, #8]
 8002ccc:	f003 0302 	and.w	r3, r3, #2
 8002cd0:	2b02      	cmp	r3, #2
 8002cd2:	d11b      	bne.n	8002d0c <HAL_SPI_TransmitReceive+0x162>
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002cd8:	b29b      	uxth	r3, r3
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d016      	beq.n	8002d0c <HAL_SPI_TransmitReceive+0x162>
 8002cde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ce0:	2b01      	cmp	r3, #1
 8002ce2:	d113      	bne.n	8002d0c <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ce8:	881a      	ldrh	r2, [r3, #0]
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cf4:	1c9a      	adds	r2, r3, #2
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002cfe:	b29b      	uxth	r3, r3
 8002d00:	3b01      	subs	r3, #1
 8002d02:	b29a      	uxth	r2, r3
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002d08:	2300      	movs	r3, #0
 8002d0a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	689b      	ldr	r3, [r3, #8]
 8002d12:	f003 0301 	and.w	r3, r3, #1
 8002d16:	2b01      	cmp	r3, #1
 8002d18:	d119      	bne.n	8002d4e <HAL_SPI_TransmitReceive+0x1a4>
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002d1e:	b29b      	uxth	r3, r3
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d014      	beq.n	8002d4e <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	68da      	ldr	r2, [r3, #12]
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d2e:	b292      	uxth	r2, r2
 8002d30:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d36:	1c9a      	adds	r2, r3, #2
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002d40:	b29b      	uxth	r3, r3
 8002d42:	3b01      	subs	r3, #1
 8002d44:	b29a      	uxth	r2, r3
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002d4a:	2301      	movs	r3, #1
 8002d4c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8002d4e:	f7fe f959 	bl	8001004 <HAL_GetTick>
 8002d52:	4602      	mov	r2, r0
 8002d54:	6a3b      	ldr	r3, [r7, #32]
 8002d56:	1ad3      	subs	r3, r2, r3
 8002d58:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002d5a:	429a      	cmp	r2, r3
 8002d5c:	d80d      	bhi.n	8002d7a <HAL_SPI_TransmitReceive+0x1d0>
 8002d5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d64:	d009      	beq.n	8002d7a <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	2201      	movs	r2, #1
 8002d6a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	2200      	movs	r2, #0
 8002d72:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8002d76:	2303      	movs	r3, #3
 8002d78:	e0bc      	b.n	8002ef4 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002d7e:	b29b      	uxth	r3, r3
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d1a0      	bne.n	8002cc6 <HAL_SPI_TransmitReceive+0x11c>
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002d88:	b29b      	uxth	r3, r3
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d19b      	bne.n	8002cc6 <HAL_SPI_TransmitReceive+0x11c>
 8002d8e:	e082      	b.n	8002e96 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	685b      	ldr	r3, [r3, #4]
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d002      	beq.n	8002d9e <HAL_SPI_TransmitReceive+0x1f4>
 8002d98:	8afb      	ldrh	r3, [r7, #22]
 8002d9a:	2b01      	cmp	r3, #1
 8002d9c:	d171      	bne.n	8002e82 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	330c      	adds	r3, #12
 8002da8:	7812      	ldrb	r2, [r2, #0]
 8002daa:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002db0:	1c5a      	adds	r2, r3, #1
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002dba:	b29b      	uxth	r3, r3
 8002dbc:	3b01      	subs	r3, #1
 8002dbe:	b29a      	uxth	r2, r3
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002dc4:	e05d      	b.n	8002e82 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	689b      	ldr	r3, [r3, #8]
 8002dcc:	f003 0302 	and.w	r3, r3, #2
 8002dd0:	2b02      	cmp	r3, #2
 8002dd2:	d11c      	bne.n	8002e0e <HAL_SPI_TransmitReceive+0x264>
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002dd8:	b29b      	uxth	r3, r3
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d017      	beq.n	8002e0e <HAL_SPI_TransmitReceive+0x264>
 8002dde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002de0:	2b01      	cmp	r3, #1
 8002de2:	d114      	bne.n	8002e0e <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	330c      	adds	r3, #12
 8002dee:	7812      	ldrb	r2, [r2, #0]
 8002df0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002df6:	1c5a      	adds	r2, r3, #1
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002e00:	b29b      	uxth	r3, r3
 8002e02:	3b01      	subs	r3, #1
 8002e04:	b29a      	uxth	r2, r3
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002e0a:	2300      	movs	r3, #0
 8002e0c:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	689b      	ldr	r3, [r3, #8]
 8002e14:	f003 0301 	and.w	r3, r3, #1
 8002e18:	2b01      	cmp	r3, #1
 8002e1a:	d119      	bne.n	8002e50 <HAL_SPI_TransmitReceive+0x2a6>
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002e20:	b29b      	uxth	r3, r3
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d014      	beq.n	8002e50 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	68da      	ldr	r2, [r3, #12]
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e30:	b2d2      	uxtb	r2, r2
 8002e32:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e38:	1c5a      	adds	r2, r3, #1
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002e42:	b29b      	uxth	r3, r3
 8002e44:	3b01      	subs	r3, #1
 8002e46:	b29a      	uxth	r2, r3
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002e4c:	2301      	movs	r3, #1
 8002e4e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8002e50:	f7fe f8d8 	bl	8001004 <HAL_GetTick>
 8002e54:	4602      	mov	r2, r0
 8002e56:	6a3b      	ldr	r3, [r7, #32]
 8002e58:	1ad3      	subs	r3, r2, r3
 8002e5a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002e5c:	429a      	cmp	r2, r3
 8002e5e:	d803      	bhi.n	8002e68 <HAL_SPI_TransmitReceive+0x2be>
 8002e60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e62:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e66:	d102      	bne.n	8002e6e <HAL_SPI_TransmitReceive+0x2c4>
 8002e68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d109      	bne.n	8002e82 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	2201      	movs	r2, #1
 8002e72:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	2200      	movs	r2, #0
 8002e7a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8002e7e:	2303      	movs	r3, #3
 8002e80:	e038      	b.n	8002ef4 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002e86:	b29b      	uxth	r3, r3
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d19c      	bne.n	8002dc6 <HAL_SPI_TransmitReceive+0x21c>
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002e90:	b29b      	uxth	r3, r3
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d197      	bne.n	8002dc6 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002e96:	6a3a      	ldr	r2, [r7, #32]
 8002e98:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8002e9a:	68f8      	ldr	r0, [r7, #12]
 8002e9c:	f000 f9c8 	bl	8003230 <SPI_EndRxTxTransaction>
 8002ea0:	4603      	mov	r3, r0
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d008      	beq.n	8002eb8 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	2220      	movs	r2, #32
 8002eaa:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	2200      	movs	r2, #0
 8002eb0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8002eb4:	2301      	movs	r3, #1
 8002eb6:	e01d      	b.n	8002ef4 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	689b      	ldr	r3, [r3, #8]
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d10a      	bne.n	8002ed6 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002ec0:	2300      	movs	r3, #0
 8002ec2:	613b      	str	r3, [r7, #16]
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	68db      	ldr	r3, [r3, #12]
 8002eca:	613b      	str	r3, [r7, #16]
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	689b      	ldr	r3, [r3, #8]
 8002ed2:	613b      	str	r3, [r7, #16]
 8002ed4:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	2201      	movs	r2, #1
 8002eda:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	2200      	movs	r2, #0
 8002ee2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d001      	beq.n	8002ef2 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8002eee:	2301      	movs	r3, #1
 8002ef0:	e000      	b.n	8002ef4 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8002ef2:	2300      	movs	r3, #0
  }
}
 8002ef4:	4618      	mov	r0, r3
 8002ef6:	3728      	adds	r7, #40	@ 0x28
 8002ef8:	46bd      	mov	sp, r7
 8002efa:	bd80      	pop	{r7, pc}

08002efc <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8002efc:	b580      	push	{r7, lr}
 8002efe:	b088      	sub	sp, #32
 8002f00:	af00      	add	r7, sp, #0
 8002f02:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	685b      	ldr	r3, [r3, #4]
 8002f0a:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	689b      	ldr	r3, [r3, #8]
 8002f12:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8002f14:	69bb      	ldr	r3, [r7, #24]
 8002f16:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d10e      	bne.n	8002f3c <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8002f1e:	69bb      	ldr	r3, [r7, #24]
 8002f20:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d009      	beq.n	8002f3c <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8002f28:	69fb      	ldr	r3, [r7, #28]
 8002f2a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d004      	beq.n	8002f3c <HAL_SPI_IRQHandler+0x40>
  {
    hspi->RxISR(hspi);
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f36:	6878      	ldr	r0, [r7, #4]
 8002f38:	4798      	blx	r3
    return;
 8002f3a:	e0ce      	b.n	80030da <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8002f3c:	69bb      	ldr	r3, [r7, #24]
 8002f3e:	f003 0302 	and.w	r3, r3, #2
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d009      	beq.n	8002f5a <HAL_SPI_IRQHandler+0x5e>
 8002f46:	69fb      	ldr	r3, [r7, #28]
 8002f48:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d004      	beq.n	8002f5a <HAL_SPI_IRQHandler+0x5e>
  {
    hspi->TxISR(hspi);
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f54:	6878      	ldr	r0, [r7, #4]
 8002f56:	4798      	blx	r3
    return;
 8002f58:	e0bf      	b.n	80030da <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8002f5a:	69bb      	ldr	r3, [r7, #24]
 8002f5c:	f003 0320 	and.w	r3, r3, #32
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d10a      	bne.n	8002f7a <HAL_SPI_IRQHandler+0x7e>
 8002f64:	69bb      	ldr	r3, [r7, #24]
 8002f66:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d105      	bne.n	8002f7a <HAL_SPI_IRQHandler+0x7e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8002f6e:	69bb      	ldr	r3, [r7, #24]
 8002f70:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	f000 80b0 	beq.w	80030da <HAL_SPI_IRQHandler+0x1de>
 8002f7a:	69fb      	ldr	r3, [r7, #28]
 8002f7c:	f003 0320 	and.w	r3, r3, #32
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	f000 80aa 	beq.w	80030da <HAL_SPI_IRQHandler+0x1de>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8002f86:	69bb      	ldr	r3, [r7, #24]
 8002f88:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d023      	beq.n	8002fd8 <HAL_SPI_IRQHandler+0xdc>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002f96:	b2db      	uxtb	r3, r3
 8002f98:	2b03      	cmp	r3, #3
 8002f9a:	d011      	beq.n	8002fc0 <HAL_SPI_IRQHandler+0xc4>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002fa0:	f043 0204 	orr.w	r2, r3, #4
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	655a      	str	r2, [r3, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002fa8:	2300      	movs	r3, #0
 8002faa:	617b      	str	r3, [r7, #20]
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	68db      	ldr	r3, [r3, #12]
 8002fb2:	617b      	str	r3, [r7, #20]
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	689b      	ldr	r3, [r3, #8]
 8002fba:	617b      	str	r3, [r7, #20]
 8002fbc:	697b      	ldr	r3, [r7, #20]
 8002fbe:	e00b      	b.n	8002fd8 <HAL_SPI_IRQHandler+0xdc>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002fc0:	2300      	movs	r3, #0
 8002fc2:	613b      	str	r3, [r7, #16]
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	68db      	ldr	r3, [r3, #12]
 8002fca:	613b      	str	r3, [r7, #16]
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	689b      	ldr	r3, [r3, #8]
 8002fd2:	613b      	str	r3, [r7, #16]
 8002fd4:	693b      	ldr	r3, [r7, #16]
        return;
 8002fd6:	e080      	b.n	80030da <HAL_SPI_IRQHandler+0x1de>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8002fd8:	69bb      	ldr	r3, [r7, #24]
 8002fda:	f003 0320 	and.w	r3, r3, #32
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d014      	beq.n	800300c <HAL_SPI_IRQHandler+0x110>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002fe6:	f043 0201 	orr.w	r2, r3, #1
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8002fee:	2300      	movs	r3, #0
 8002ff0:	60fb      	str	r3, [r7, #12]
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	689b      	ldr	r3, [r3, #8]
 8002ff8:	60fb      	str	r3, [r7, #12]
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	681a      	ldr	r2, [r3, #0]
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003008:	601a      	str	r2, [r3, #0]
 800300a:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 800300c:	69bb      	ldr	r3, [r7, #24]
 800300e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003012:	2b00      	cmp	r3, #0
 8003014:	d00c      	beq.n	8003030 <HAL_SPI_IRQHandler+0x134>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800301a:	f043 0208 	orr.w	r2, r3, #8
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8003022:	2300      	movs	r3, #0
 8003024:	60bb      	str	r3, [r7, #8]
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	689b      	ldr	r3, [r3, #8]
 800302c:	60bb      	str	r3, [r7, #8]
 800302e:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003034:	2b00      	cmp	r3, #0
 8003036:	d04f      	beq.n	80030d8 <HAL_SPI_IRQHandler+0x1dc>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	685a      	ldr	r2, [r3, #4]
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003046:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	2201      	movs	r2, #1
 800304c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8003050:	69fb      	ldr	r3, [r7, #28]
 8003052:	f003 0302 	and.w	r3, r3, #2
 8003056:	2b00      	cmp	r3, #0
 8003058:	d104      	bne.n	8003064 <HAL_SPI_IRQHandler+0x168>
 800305a:	69fb      	ldr	r3, [r7, #28]
 800305c:	f003 0301 	and.w	r3, r3, #1
 8003060:	2b00      	cmp	r3, #0
 8003062:	d034      	beq.n	80030ce <HAL_SPI_IRQHandler+0x1d2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	685a      	ldr	r2, [r3, #4]
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	f022 0203 	bic.w	r2, r2, #3
 8003072:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003078:	2b00      	cmp	r3, #0
 800307a:	d011      	beq.n	80030a0 <HAL_SPI_IRQHandler+0x1a4>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003080:	4a17      	ldr	r2, [pc, #92]	@ (80030e0 <HAL_SPI_IRQHandler+0x1e4>)
 8003082:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003088:	4618      	mov	r0, r3
 800308a:	f7fe fd68 	bl	8001b5e <HAL_DMA_Abort_IT>
 800308e:	4603      	mov	r3, r0
 8003090:	2b00      	cmp	r3, #0
 8003092:	d005      	beq.n	80030a0 <HAL_SPI_IRQHandler+0x1a4>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003098:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	655a      	str	r2, [r3, #84]	@ 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d016      	beq.n	80030d6 <HAL_SPI_IRQHandler+0x1da>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80030ac:	4a0c      	ldr	r2, [pc, #48]	@ (80030e0 <HAL_SPI_IRQHandler+0x1e4>)
 80030ae:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80030b4:	4618      	mov	r0, r3
 80030b6:	f7fe fd52 	bl	8001b5e <HAL_DMA_Abort_IT>
 80030ba:	4603      	mov	r3, r0
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d00a      	beq.n	80030d6 <HAL_SPI_IRQHandler+0x1da>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030c4:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	655a      	str	r2, [r3, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 80030cc:	e003      	b.n	80030d6 <HAL_SPI_IRQHandler+0x1da>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 80030ce:	6878      	ldr	r0, [r7, #4]
 80030d0:	f000 f808 	bl	80030e4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 80030d4:	e000      	b.n	80030d8 <HAL_SPI_IRQHandler+0x1dc>
        if (hspi->hdmatx != NULL)
 80030d6:	bf00      	nop
    return;
 80030d8:	bf00      	nop
  }
}
 80030da:	3720      	adds	r7, #32
 80030dc:	46bd      	mov	sp, r7
 80030de:	bd80      	pop	{r7, pc}
 80030e0:	080030f9 	.word	0x080030f9

080030e4 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80030e4:	b480      	push	{r7}
 80030e6:	b083      	sub	sp, #12
 80030e8:	af00      	add	r7, sp, #0
 80030ea:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80030ec:	bf00      	nop
 80030ee:	370c      	adds	r7, #12
 80030f0:	46bd      	mov	sp, r7
 80030f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f6:	4770      	bx	lr

080030f8 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80030f8:	b580      	push	{r7, lr}
 80030fa:	b084      	sub	sp, #16
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003104:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	2200      	movs	r2, #0
 800310a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	2200      	movs	r2, #0
 8003110:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8003112:	68f8      	ldr	r0, [r7, #12]
 8003114:	f7ff ffe6 	bl	80030e4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003118:	bf00      	nop
 800311a:	3710      	adds	r7, #16
 800311c:	46bd      	mov	sp, r7
 800311e:	bd80      	pop	{r7, pc}

08003120 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003120:	b580      	push	{r7, lr}
 8003122:	b088      	sub	sp, #32
 8003124:	af00      	add	r7, sp, #0
 8003126:	60f8      	str	r0, [r7, #12]
 8003128:	60b9      	str	r1, [r7, #8]
 800312a:	603b      	str	r3, [r7, #0]
 800312c:	4613      	mov	r3, r2
 800312e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003130:	f7fd ff68 	bl	8001004 <HAL_GetTick>
 8003134:	4602      	mov	r2, r0
 8003136:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003138:	1a9b      	subs	r3, r3, r2
 800313a:	683a      	ldr	r2, [r7, #0]
 800313c:	4413      	add	r3, r2
 800313e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003140:	f7fd ff60 	bl	8001004 <HAL_GetTick>
 8003144:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003146:	4b39      	ldr	r3, [pc, #228]	@ (800322c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	015b      	lsls	r3, r3, #5
 800314c:	0d1b      	lsrs	r3, r3, #20
 800314e:	69fa      	ldr	r2, [r7, #28]
 8003150:	fb02 f303 	mul.w	r3, r2, r3
 8003154:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003156:	e054      	b.n	8003202 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003158:	683b      	ldr	r3, [r7, #0]
 800315a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800315e:	d050      	beq.n	8003202 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003160:	f7fd ff50 	bl	8001004 <HAL_GetTick>
 8003164:	4602      	mov	r2, r0
 8003166:	69bb      	ldr	r3, [r7, #24]
 8003168:	1ad3      	subs	r3, r2, r3
 800316a:	69fa      	ldr	r2, [r7, #28]
 800316c:	429a      	cmp	r2, r3
 800316e:	d902      	bls.n	8003176 <SPI_WaitFlagStateUntilTimeout+0x56>
 8003170:	69fb      	ldr	r3, [r7, #28]
 8003172:	2b00      	cmp	r3, #0
 8003174:	d13d      	bne.n	80031f2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	685a      	ldr	r2, [r3, #4]
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003184:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	685b      	ldr	r3, [r3, #4]
 800318a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800318e:	d111      	bne.n	80031b4 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	689b      	ldr	r3, [r3, #8]
 8003194:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003198:	d004      	beq.n	80031a4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	689b      	ldr	r3, [r3, #8]
 800319e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80031a2:	d107      	bne.n	80031b4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	681a      	ldr	r2, [r3, #0]
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80031b2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031b8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80031bc:	d10f      	bne.n	80031de <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	681a      	ldr	r2, [r3, #0]
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80031cc:	601a      	str	r2, [r3, #0]
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	681a      	ldr	r2, [r3, #0]
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80031dc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	2201      	movs	r2, #1
 80031e2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	2200      	movs	r2, #0
 80031ea:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80031ee:	2303      	movs	r3, #3
 80031f0:	e017      	b.n	8003222 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80031f2:	697b      	ldr	r3, [r7, #20]
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d101      	bne.n	80031fc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80031f8:	2300      	movs	r3, #0
 80031fa:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80031fc:	697b      	ldr	r3, [r7, #20]
 80031fe:	3b01      	subs	r3, #1
 8003200:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	689a      	ldr	r2, [r3, #8]
 8003208:	68bb      	ldr	r3, [r7, #8]
 800320a:	4013      	ands	r3, r2
 800320c:	68ba      	ldr	r2, [r7, #8]
 800320e:	429a      	cmp	r2, r3
 8003210:	bf0c      	ite	eq
 8003212:	2301      	moveq	r3, #1
 8003214:	2300      	movne	r3, #0
 8003216:	b2db      	uxtb	r3, r3
 8003218:	461a      	mov	r2, r3
 800321a:	79fb      	ldrb	r3, [r7, #7]
 800321c:	429a      	cmp	r2, r3
 800321e:	d19b      	bne.n	8003158 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003220:	2300      	movs	r3, #0
}
 8003222:	4618      	mov	r0, r3
 8003224:	3720      	adds	r7, #32
 8003226:	46bd      	mov	sp, r7
 8003228:	bd80      	pop	{r7, pc}
 800322a:	bf00      	nop
 800322c:	20000000 	.word	0x20000000

08003230 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003230:	b580      	push	{r7, lr}
 8003232:	b088      	sub	sp, #32
 8003234:	af02      	add	r7, sp, #8
 8003236:	60f8      	str	r0, [r7, #12]
 8003238:	60b9      	str	r1, [r7, #8]
 800323a:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	9300      	str	r3, [sp, #0]
 8003240:	68bb      	ldr	r3, [r7, #8]
 8003242:	2201      	movs	r2, #1
 8003244:	2102      	movs	r1, #2
 8003246:	68f8      	ldr	r0, [r7, #12]
 8003248:	f7ff ff6a 	bl	8003120 <SPI_WaitFlagStateUntilTimeout>
 800324c:	4603      	mov	r3, r0
 800324e:	2b00      	cmp	r3, #0
 8003250:	d007      	beq.n	8003262 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003256:	f043 0220 	orr.w	r2, r3, #32
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800325e:	2303      	movs	r3, #3
 8003260:	e032      	b.n	80032c8 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003262:	4b1b      	ldr	r3, [pc, #108]	@ (80032d0 <SPI_EndRxTxTransaction+0xa0>)
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	4a1b      	ldr	r2, [pc, #108]	@ (80032d4 <SPI_EndRxTxTransaction+0xa4>)
 8003268:	fba2 2303 	umull	r2, r3, r2, r3
 800326c:	0d5b      	lsrs	r3, r3, #21
 800326e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003272:	fb02 f303 	mul.w	r3, r2, r3
 8003276:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	685b      	ldr	r3, [r3, #4]
 800327c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003280:	d112      	bne.n	80032a8 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	9300      	str	r3, [sp, #0]
 8003286:	68bb      	ldr	r3, [r7, #8]
 8003288:	2200      	movs	r2, #0
 800328a:	2180      	movs	r1, #128	@ 0x80
 800328c:	68f8      	ldr	r0, [r7, #12]
 800328e:	f7ff ff47 	bl	8003120 <SPI_WaitFlagStateUntilTimeout>
 8003292:	4603      	mov	r3, r0
 8003294:	2b00      	cmp	r3, #0
 8003296:	d016      	beq.n	80032c6 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800329c:	f043 0220 	orr.w	r2, r3, #32
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80032a4:	2303      	movs	r3, #3
 80032a6:	e00f      	b.n	80032c8 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80032a8:	697b      	ldr	r3, [r7, #20]
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d00a      	beq.n	80032c4 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 80032ae:	697b      	ldr	r3, [r7, #20]
 80032b0:	3b01      	subs	r3, #1
 80032b2:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	689b      	ldr	r3, [r3, #8]
 80032ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80032be:	2b80      	cmp	r3, #128	@ 0x80
 80032c0:	d0f2      	beq.n	80032a8 <SPI_EndRxTxTransaction+0x78>
 80032c2:	e000      	b.n	80032c6 <SPI_EndRxTxTransaction+0x96>
        break;
 80032c4:	bf00      	nop
  }

  return HAL_OK;
 80032c6:	2300      	movs	r3, #0
}
 80032c8:	4618      	mov	r0, r3
 80032ca:	3718      	adds	r7, #24
 80032cc:	46bd      	mov	sp, r7
 80032ce:	bd80      	pop	{r7, pc}
 80032d0:	20000000 	.word	0x20000000
 80032d4:	165e9f81 	.word	0x165e9f81

080032d8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80032d8:	b580      	push	{r7, lr}
 80032da:	b082      	sub	sp, #8
 80032dc:	af00      	add	r7, sp, #0
 80032de:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d101      	bne.n	80032ea <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80032e6:	2301      	movs	r3, #1
 80032e8:	e042      	b.n	8003370 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80032f0:	b2db      	uxtb	r3, r3
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d106      	bne.n	8003304 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	2200      	movs	r2, #0
 80032fa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80032fe:	6878      	ldr	r0, [r7, #4]
 8003300:	f7fd fd1c 	bl	8000d3c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	2224      	movs	r2, #36	@ 0x24
 8003308:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	68da      	ldr	r2, [r3, #12]
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800331a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800331c:	6878      	ldr	r0, [r7, #4]
 800331e:	f000 f973 	bl	8003608 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	691a      	ldr	r2, [r3, #16]
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003330:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	695a      	ldr	r2, [r3, #20]
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003340:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	68da      	ldr	r2, [r3, #12]
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003350:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	2200      	movs	r2, #0
 8003356:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	2220      	movs	r2, #32
 800335c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	2220      	movs	r2, #32
 8003364:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	2200      	movs	r2, #0
 800336c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800336e:	2300      	movs	r3, #0
}
 8003370:	4618      	mov	r0, r3
 8003372:	3708      	adds	r7, #8
 8003374:	46bd      	mov	sp, r7
 8003376:	bd80      	pop	{r7, pc}

08003378 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003378:	b580      	push	{r7, lr}
 800337a:	b08a      	sub	sp, #40	@ 0x28
 800337c:	af02      	add	r7, sp, #8
 800337e:	60f8      	str	r0, [r7, #12]
 8003380:	60b9      	str	r1, [r7, #8]
 8003382:	603b      	str	r3, [r7, #0]
 8003384:	4613      	mov	r3, r2
 8003386:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003388:	2300      	movs	r3, #0
 800338a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003392:	b2db      	uxtb	r3, r3
 8003394:	2b20      	cmp	r3, #32
 8003396:	d175      	bne.n	8003484 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003398:	68bb      	ldr	r3, [r7, #8]
 800339a:	2b00      	cmp	r3, #0
 800339c:	d002      	beq.n	80033a4 <HAL_UART_Transmit+0x2c>
 800339e:	88fb      	ldrh	r3, [r7, #6]
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d101      	bne.n	80033a8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80033a4:	2301      	movs	r3, #1
 80033a6:	e06e      	b.n	8003486 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	2200      	movs	r2, #0
 80033ac:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	2221      	movs	r2, #33	@ 0x21
 80033b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80033b6:	f7fd fe25 	bl	8001004 <HAL_GetTick>
 80033ba:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	88fa      	ldrh	r2, [r7, #6]
 80033c0:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	88fa      	ldrh	r2, [r7, #6]
 80033c6:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	689b      	ldr	r3, [r3, #8]
 80033cc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80033d0:	d108      	bne.n	80033e4 <HAL_UART_Transmit+0x6c>
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	691b      	ldr	r3, [r3, #16]
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d104      	bne.n	80033e4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80033da:	2300      	movs	r3, #0
 80033dc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80033de:	68bb      	ldr	r3, [r7, #8]
 80033e0:	61bb      	str	r3, [r7, #24]
 80033e2:	e003      	b.n	80033ec <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80033e4:	68bb      	ldr	r3, [r7, #8]
 80033e6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80033e8:	2300      	movs	r3, #0
 80033ea:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80033ec:	e02e      	b.n	800344c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80033ee:	683b      	ldr	r3, [r7, #0]
 80033f0:	9300      	str	r3, [sp, #0]
 80033f2:	697b      	ldr	r3, [r7, #20]
 80033f4:	2200      	movs	r2, #0
 80033f6:	2180      	movs	r1, #128	@ 0x80
 80033f8:	68f8      	ldr	r0, [r7, #12]
 80033fa:	f000 f848 	bl	800348e <UART_WaitOnFlagUntilTimeout>
 80033fe:	4603      	mov	r3, r0
 8003400:	2b00      	cmp	r3, #0
 8003402:	d005      	beq.n	8003410 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	2220      	movs	r2, #32
 8003408:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800340c:	2303      	movs	r3, #3
 800340e:	e03a      	b.n	8003486 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003410:	69fb      	ldr	r3, [r7, #28]
 8003412:	2b00      	cmp	r3, #0
 8003414:	d10b      	bne.n	800342e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003416:	69bb      	ldr	r3, [r7, #24]
 8003418:	881b      	ldrh	r3, [r3, #0]
 800341a:	461a      	mov	r2, r3
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003424:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003426:	69bb      	ldr	r3, [r7, #24]
 8003428:	3302      	adds	r3, #2
 800342a:	61bb      	str	r3, [r7, #24]
 800342c:	e007      	b.n	800343e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800342e:	69fb      	ldr	r3, [r7, #28]
 8003430:	781a      	ldrb	r2, [r3, #0]
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003438:	69fb      	ldr	r3, [r7, #28]
 800343a:	3301      	adds	r3, #1
 800343c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003442:	b29b      	uxth	r3, r3
 8003444:	3b01      	subs	r3, #1
 8003446:	b29a      	uxth	r2, r3
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003450:	b29b      	uxth	r3, r3
 8003452:	2b00      	cmp	r3, #0
 8003454:	d1cb      	bne.n	80033ee <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003456:	683b      	ldr	r3, [r7, #0]
 8003458:	9300      	str	r3, [sp, #0]
 800345a:	697b      	ldr	r3, [r7, #20]
 800345c:	2200      	movs	r2, #0
 800345e:	2140      	movs	r1, #64	@ 0x40
 8003460:	68f8      	ldr	r0, [r7, #12]
 8003462:	f000 f814 	bl	800348e <UART_WaitOnFlagUntilTimeout>
 8003466:	4603      	mov	r3, r0
 8003468:	2b00      	cmp	r3, #0
 800346a:	d005      	beq.n	8003478 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	2220      	movs	r2, #32
 8003470:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003474:	2303      	movs	r3, #3
 8003476:	e006      	b.n	8003486 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	2220      	movs	r2, #32
 800347c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003480:	2300      	movs	r3, #0
 8003482:	e000      	b.n	8003486 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003484:	2302      	movs	r3, #2
  }
}
 8003486:	4618      	mov	r0, r3
 8003488:	3720      	adds	r7, #32
 800348a:	46bd      	mov	sp, r7
 800348c:	bd80      	pop	{r7, pc}

0800348e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800348e:	b580      	push	{r7, lr}
 8003490:	b086      	sub	sp, #24
 8003492:	af00      	add	r7, sp, #0
 8003494:	60f8      	str	r0, [r7, #12]
 8003496:	60b9      	str	r1, [r7, #8]
 8003498:	603b      	str	r3, [r7, #0]
 800349a:	4613      	mov	r3, r2
 800349c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800349e:	e03b      	b.n	8003518 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80034a0:	6a3b      	ldr	r3, [r7, #32]
 80034a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034a6:	d037      	beq.n	8003518 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80034a8:	f7fd fdac 	bl	8001004 <HAL_GetTick>
 80034ac:	4602      	mov	r2, r0
 80034ae:	683b      	ldr	r3, [r7, #0]
 80034b0:	1ad3      	subs	r3, r2, r3
 80034b2:	6a3a      	ldr	r2, [r7, #32]
 80034b4:	429a      	cmp	r2, r3
 80034b6:	d302      	bcc.n	80034be <UART_WaitOnFlagUntilTimeout+0x30>
 80034b8:	6a3b      	ldr	r3, [r7, #32]
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d101      	bne.n	80034c2 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80034be:	2303      	movs	r3, #3
 80034c0:	e03a      	b.n	8003538 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	68db      	ldr	r3, [r3, #12]
 80034c8:	f003 0304 	and.w	r3, r3, #4
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d023      	beq.n	8003518 <UART_WaitOnFlagUntilTimeout+0x8a>
 80034d0:	68bb      	ldr	r3, [r7, #8]
 80034d2:	2b80      	cmp	r3, #128	@ 0x80
 80034d4:	d020      	beq.n	8003518 <UART_WaitOnFlagUntilTimeout+0x8a>
 80034d6:	68bb      	ldr	r3, [r7, #8]
 80034d8:	2b40      	cmp	r3, #64	@ 0x40
 80034da:	d01d      	beq.n	8003518 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	f003 0308 	and.w	r3, r3, #8
 80034e6:	2b08      	cmp	r3, #8
 80034e8:	d116      	bne.n	8003518 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80034ea:	2300      	movs	r3, #0
 80034ec:	617b      	str	r3, [r7, #20]
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	617b      	str	r3, [r7, #20]
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	685b      	ldr	r3, [r3, #4]
 80034fc:	617b      	str	r3, [r7, #20]
 80034fe:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003500:	68f8      	ldr	r0, [r7, #12]
 8003502:	f000 f81d 	bl	8003540 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	2208      	movs	r2, #8
 800350a:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	2200      	movs	r2, #0
 8003510:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003514:	2301      	movs	r3, #1
 8003516:	e00f      	b.n	8003538 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	681a      	ldr	r2, [r3, #0]
 800351e:	68bb      	ldr	r3, [r7, #8]
 8003520:	4013      	ands	r3, r2
 8003522:	68ba      	ldr	r2, [r7, #8]
 8003524:	429a      	cmp	r2, r3
 8003526:	bf0c      	ite	eq
 8003528:	2301      	moveq	r3, #1
 800352a:	2300      	movne	r3, #0
 800352c:	b2db      	uxtb	r3, r3
 800352e:	461a      	mov	r2, r3
 8003530:	79fb      	ldrb	r3, [r7, #7]
 8003532:	429a      	cmp	r2, r3
 8003534:	d0b4      	beq.n	80034a0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003536:	2300      	movs	r3, #0
}
 8003538:	4618      	mov	r0, r3
 800353a:	3718      	adds	r7, #24
 800353c:	46bd      	mov	sp, r7
 800353e:	bd80      	pop	{r7, pc}

08003540 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003540:	b480      	push	{r7}
 8003542:	b095      	sub	sp, #84	@ 0x54
 8003544:	af00      	add	r7, sp, #0
 8003546:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	330c      	adds	r3, #12
 800354e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003550:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003552:	e853 3f00 	ldrex	r3, [r3]
 8003556:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003558:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800355a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800355e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	330c      	adds	r3, #12
 8003566:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003568:	643a      	str	r2, [r7, #64]	@ 0x40
 800356a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800356c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800356e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003570:	e841 2300 	strex	r3, r2, [r1]
 8003574:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003576:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003578:	2b00      	cmp	r3, #0
 800357a:	d1e5      	bne.n	8003548 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	3314      	adds	r3, #20
 8003582:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003584:	6a3b      	ldr	r3, [r7, #32]
 8003586:	e853 3f00 	ldrex	r3, [r3]
 800358a:	61fb      	str	r3, [r7, #28]
   return(result);
 800358c:	69fb      	ldr	r3, [r7, #28]
 800358e:	f023 0301 	bic.w	r3, r3, #1
 8003592:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	3314      	adds	r3, #20
 800359a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800359c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800359e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80035a0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80035a2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80035a4:	e841 2300 	strex	r3, r2, [r1]
 80035a8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80035aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d1e5      	bne.n	800357c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035b4:	2b01      	cmp	r3, #1
 80035b6:	d119      	bne.n	80035ec <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	330c      	adds	r3, #12
 80035be:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	e853 3f00 	ldrex	r3, [r3]
 80035c6:	60bb      	str	r3, [r7, #8]
   return(result);
 80035c8:	68bb      	ldr	r3, [r7, #8]
 80035ca:	f023 0310 	bic.w	r3, r3, #16
 80035ce:	647b      	str	r3, [r7, #68]	@ 0x44
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	330c      	adds	r3, #12
 80035d6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80035d8:	61ba      	str	r2, [r7, #24]
 80035da:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80035dc:	6979      	ldr	r1, [r7, #20]
 80035de:	69ba      	ldr	r2, [r7, #24]
 80035e0:	e841 2300 	strex	r3, r2, [r1]
 80035e4:	613b      	str	r3, [r7, #16]
   return(result);
 80035e6:	693b      	ldr	r3, [r7, #16]
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d1e5      	bne.n	80035b8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	2220      	movs	r2, #32
 80035f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	2200      	movs	r2, #0
 80035f8:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80035fa:	bf00      	nop
 80035fc:	3754      	adds	r7, #84	@ 0x54
 80035fe:	46bd      	mov	sp, r7
 8003600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003604:	4770      	bx	lr
	...

08003608 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003608:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800360c:	b0c0      	sub	sp, #256	@ 0x100
 800360e:	af00      	add	r7, sp, #0
 8003610:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003614:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	691b      	ldr	r3, [r3, #16]
 800361c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003620:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003624:	68d9      	ldr	r1, [r3, #12]
 8003626:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800362a:	681a      	ldr	r2, [r3, #0]
 800362c:	ea40 0301 	orr.w	r3, r0, r1
 8003630:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003632:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003636:	689a      	ldr	r2, [r3, #8]
 8003638:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800363c:	691b      	ldr	r3, [r3, #16]
 800363e:	431a      	orrs	r2, r3
 8003640:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003644:	695b      	ldr	r3, [r3, #20]
 8003646:	431a      	orrs	r2, r3
 8003648:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800364c:	69db      	ldr	r3, [r3, #28]
 800364e:	4313      	orrs	r3, r2
 8003650:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003654:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	68db      	ldr	r3, [r3, #12]
 800365c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8003660:	f021 010c 	bic.w	r1, r1, #12
 8003664:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003668:	681a      	ldr	r2, [r3, #0]
 800366a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800366e:	430b      	orrs	r3, r1
 8003670:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003672:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	695b      	ldr	r3, [r3, #20]
 800367a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800367e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003682:	6999      	ldr	r1, [r3, #24]
 8003684:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003688:	681a      	ldr	r2, [r3, #0]
 800368a:	ea40 0301 	orr.w	r3, r0, r1
 800368e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003690:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003694:	681a      	ldr	r2, [r3, #0]
 8003696:	4b8f      	ldr	r3, [pc, #572]	@ (80038d4 <UART_SetConfig+0x2cc>)
 8003698:	429a      	cmp	r2, r3
 800369a:	d005      	beq.n	80036a8 <UART_SetConfig+0xa0>
 800369c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80036a0:	681a      	ldr	r2, [r3, #0]
 80036a2:	4b8d      	ldr	r3, [pc, #564]	@ (80038d8 <UART_SetConfig+0x2d0>)
 80036a4:	429a      	cmp	r2, r3
 80036a6:	d104      	bne.n	80036b2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80036a8:	f7ff f89e 	bl	80027e8 <HAL_RCC_GetPCLK2Freq>
 80036ac:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80036b0:	e003      	b.n	80036ba <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80036b2:	f7ff f885 	bl	80027c0 <HAL_RCC_GetPCLK1Freq>
 80036b6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80036ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80036be:	69db      	ldr	r3, [r3, #28]
 80036c0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80036c4:	f040 810c 	bne.w	80038e0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80036c8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80036cc:	2200      	movs	r2, #0
 80036ce:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80036d2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80036d6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80036da:	4622      	mov	r2, r4
 80036dc:	462b      	mov	r3, r5
 80036de:	1891      	adds	r1, r2, r2
 80036e0:	65b9      	str	r1, [r7, #88]	@ 0x58
 80036e2:	415b      	adcs	r3, r3
 80036e4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80036e6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80036ea:	4621      	mov	r1, r4
 80036ec:	eb12 0801 	adds.w	r8, r2, r1
 80036f0:	4629      	mov	r1, r5
 80036f2:	eb43 0901 	adc.w	r9, r3, r1
 80036f6:	f04f 0200 	mov.w	r2, #0
 80036fa:	f04f 0300 	mov.w	r3, #0
 80036fe:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003702:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003706:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800370a:	4690      	mov	r8, r2
 800370c:	4699      	mov	r9, r3
 800370e:	4623      	mov	r3, r4
 8003710:	eb18 0303 	adds.w	r3, r8, r3
 8003714:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003718:	462b      	mov	r3, r5
 800371a:	eb49 0303 	adc.w	r3, r9, r3
 800371e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003722:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003726:	685b      	ldr	r3, [r3, #4]
 8003728:	2200      	movs	r2, #0
 800372a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800372e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8003732:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003736:	460b      	mov	r3, r1
 8003738:	18db      	adds	r3, r3, r3
 800373a:	653b      	str	r3, [r7, #80]	@ 0x50
 800373c:	4613      	mov	r3, r2
 800373e:	eb42 0303 	adc.w	r3, r2, r3
 8003742:	657b      	str	r3, [r7, #84]	@ 0x54
 8003744:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8003748:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800374c:	f7fc fda0 	bl	8000290 <__aeabi_uldivmod>
 8003750:	4602      	mov	r2, r0
 8003752:	460b      	mov	r3, r1
 8003754:	4b61      	ldr	r3, [pc, #388]	@ (80038dc <UART_SetConfig+0x2d4>)
 8003756:	fba3 2302 	umull	r2, r3, r3, r2
 800375a:	095b      	lsrs	r3, r3, #5
 800375c:	011c      	lsls	r4, r3, #4
 800375e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003762:	2200      	movs	r2, #0
 8003764:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003768:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800376c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8003770:	4642      	mov	r2, r8
 8003772:	464b      	mov	r3, r9
 8003774:	1891      	adds	r1, r2, r2
 8003776:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003778:	415b      	adcs	r3, r3
 800377a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800377c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003780:	4641      	mov	r1, r8
 8003782:	eb12 0a01 	adds.w	sl, r2, r1
 8003786:	4649      	mov	r1, r9
 8003788:	eb43 0b01 	adc.w	fp, r3, r1
 800378c:	f04f 0200 	mov.w	r2, #0
 8003790:	f04f 0300 	mov.w	r3, #0
 8003794:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003798:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800379c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80037a0:	4692      	mov	sl, r2
 80037a2:	469b      	mov	fp, r3
 80037a4:	4643      	mov	r3, r8
 80037a6:	eb1a 0303 	adds.w	r3, sl, r3
 80037aa:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80037ae:	464b      	mov	r3, r9
 80037b0:	eb4b 0303 	adc.w	r3, fp, r3
 80037b4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80037b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80037bc:	685b      	ldr	r3, [r3, #4]
 80037be:	2200      	movs	r2, #0
 80037c0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80037c4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80037c8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80037cc:	460b      	mov	r3, r1
 80037ce:	18db      	adds	r3, r3, r3
 80037d0:	643b      	str	r3, [r7, #64]	@ 0x40
 80037d2:	4613      	mov	r3, r2
 80037d4:	eb42 0303 	adc.w	r3, r2, r3
 80037d8:	647b      	str	r3, [r7, #68]	@ 0x44
 80037da:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80037de:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80037e2:	f7fc fd55 	bl	8000290 <__aeabi_uldivmod>
 80037e6:	4602      	mov	r2, r0
 80037e8:	460b      	mov	r3, r1
 80037ea:	4611      	mov	r1, r2
 80037ec:	4b3b      	ldr	r3, [pc, #236]	@ (80038dc <UART_SetConfig+0x2d4>)
 80037ee:	fba3 2301 	umull	r2, r3, r3, r1
 80037f2:	095b      	lsrs	r3, r3, #5
 80037f4:	2264      	movs	r2, #100	@ 0x64
 80037f6:	fb02 f303 	mul.w	r3, r2, r3
 80037fa:	1acb      	subs	r3, r1, r3
 80037fc:	00db      	lsls	r3, r3, #3
 80037fe:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8003802:	4b36      	ldr	r3, [pc, #216]	@ (80038dc <UART_SetConfig+0x2d4>)
 8003804:	fba3 2302 	umull	r2, r3, r3, r2
 8003808:	095b      	lsrs	r3, r3, #5
 800380a:	005b      	lsls	r3, r3, #1
 800380c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003810:	441c      	add	r4, r3
 8003812:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003816:	2200      	movs	r2, #0
 8003818:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800381c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003820:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003824:	4642      	mov	r2, r8
 8003826:	464b      	mov	r3, r9
 8003828:	1891      	adds	r1, r2, r2
 800382a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800382c:	415b      	adcs	r3, r3
 800382e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003830:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003834:	4641      	mov	r1, r8
 8003836:	1851      	adds	r1, r2, r1
 8003838:	6339      	str	r1, [r7, #48]	@ 0x30
 800383a:	4649      	mov	r1, r9
 800383c:	414b      	adcs	r3, r1
 800383e:	637b      	str	r3, [r7, #52]	@ 0x34
 8003840:	f04f 0200 	mov.w	r2, #0
 8003844:	f04f 0300 	mov.w	r3, #0
 8003848:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800384c:	4659      	mov	r1, fp
 800384e:	00cb      	lsls	r3, r1, #3
 8003850:	4651      	mov	r1, sl
 8003852:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003856:	4651      	mov	r1, sl
 8003858:	00ca      	lsls	r2, r1, #3
 800385a:	4610      	mov	r0, r2
 800385c:	4619      	mov	r1, r3
 800385e:	4603      	mov	r3, r0
 8003860:	4642      	mov	r2, r8
 8003862:	189b      	adds	r3, r3, r2
 8003864:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003868:	464b      	mov	r3, r9
 800386a:	460a      	mov	r2, r1
 800386c:	eb42 0303 	adc.w	r3, r2, r3
 8003870:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003874:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003878:	685b      	ldr	r3, [r3, #4]
 800387a:	2200      	movs	r2, #0
 800387c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003880:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8003884:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003888:	460b      	mov	r3, r1
 800388a:	18db      	adds	r3, r3, r3
 800388c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800388e:	4613      	mov	r3, r2
 8003890:	eb42 0303 	adc.w	r3, r2, r3
 8003894:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003896:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800389a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800389e:	f7fc fcf7 	bl	8000290 <__aeabi_uldivmod>
 80038a2:	4602      	mov	r2, r0
 80038a4:	460b      	mov	r3, r1
 80038a6:	4b0d      	ldr	r3, [pc, #52]	@ (80038dc <UART_SetConfig+0x2d4>)
 80038a8:	fba3 1302 	umull	r1, r3, r3, r2
 80038ac:	095b      	lsrs	r3, r3, #5
 80038ae:	2164      	movs	r1, #100	@ 0x64
 80038b0:	fb01 f303 	mul.w	r3, r1, r3
 80038b4:	1ad3      	subs	r3, r2, r3
 80038b6:	00db      	lsls	r3, r3, #3
 80038b8:	3332      	adds	r3, #50	@ 0x32
 80038ba:	4a08      	ldr	r2, [pc, #32]	@ (80038dc <UART_SetConfig+0x2d4>)
 80038bc:	fba2 2303 	umull	r2, r3, r2, r3
 80038c0:	095b      	lsrs	r3, r3, #5
 80038c2:	f003 0207 	and.w	r2, r3, #7
 80038c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	4422      	add	r2, r4
 80038ce:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80038d0:	e106      	b.n	8003ae0 <UART_SetConfig+0x4d8>
 80038d2:	bf00      	nop
 80038d4:	40011000 	.word	0x40011000
 80038d8:	40011400 	.word	0x40011400
 80038dc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80038e0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80038e4:	2200      	movs	r2, #0
 80038e6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80038ea:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80038ee:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80038f2:	4642      	mov	r2, r8
 80038f4:	464b      	mov	r3, r9
 80038f6:	1891      	adds	r1, r2, r2
 80038f8:	6239      	str	r1, [r7, #32]
 80038fa:	415b      	adcs	r3, r3
 80038fc:	627b      	str	r3, [r7, #36]	@ 0x24
 80038fe:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003902:	4641      	mov	r1, r8
 8003904:	1854      	adds	r4, r2, r1
 8003906:	4649      	mov	r1, r9
 8003908:	eb43 0501 	adc.w	r5, r3, r1
 800390c:	f04f 0200 	mov.w	r2, #0
 8003910:	f04f 0300 	mov.w	r3, #0
 8003914:	00eb      	lsls	r3, r5, #3
 8003916:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800391a:	00e2      	lsls	r2, r4, #3
 800391c:	4614      	mov	r4, r2
 800391e:	461d      	mov	r5, r3
 8003920:	4643      	mov	r3, r8
 8003922:	18e3      	adds	r3, r4, r3
 8003924:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003928:	464b      	mov	r3, r9
 800392a:	eb45 0303 	adc.w	r3, r5, r3
 800392e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003932:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003936:	685b      	ldr	r3, [r3, #4]
 8003938:	2200      	movs	r2, #0
 800393a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800393e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003942:	f04f 0200 	mov.w	r2, #0
 8003946:	f04f 0300 	mov.w	r3, #0
 800394a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800394e:	4629      	mov	r1, r5
 8003950:	008b      	lsls	r3, r1, #2
 8003952:	4621      	mov	r1, r4
 8003954:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003958:	4621      	mov	r1, r4
 800395a:	008a      	lsls	r2, r1, #2
 800395c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8003960:	f7fc fc96 	bl	8000290 <__aeabi_uldivmod>
 8003964:	4602      	mov	r2, r0
 8003966:	460b      	mov	r3, r1
 8003968:	4b60      	ldr	r3, [pc, #384]	@ (8003aec <UART_SetConfig+0x4e4>)
 800396a:	fba3 2302 	umull	r2, r3, r3, r2
 800396e:	095b      	lsrs	r3, r3, #5
 8003970:	011c      	lsls	r4, r3, #4
 8003972:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003976:	2200      	movs	r2, #0
 8003978:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800397c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003980:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8003984:	4642      	mov	r2, r8
 8003986:	464b      	mov	r3, r9
 8003988:	1891      	adds	r1, r2, r2
 800398a:	61b9      	str	r1, [r7, #24]
 800398c:	415b      	adcs	r3, r3
 800398e:	61fb      	str	r3, [r7, #28]
 8003990:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003994:	4641      	mov	r1, r8
 8003996:	1851      	adds	r1, r2, r1
 8003998:	6139      	str	r1, [r7, #16]
 800399a:	4649      	mov	r1, r9
 800399c:	414b      	adcs	r3, r1
 800399e:	617b      	str	r3, [r7, #20]
 80039a0:	f04f 0200 	mov.w	r2, #0
 80039a4:	f04f 0300 	mov.w	r3, #0
 80039a8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80039ac:	4659      	mov	r1, fp
 80039ae:	00cb      	lsls	r3, r1, #3
 80039b0:	4651      	mov	r1, sl
 80039b2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80039b6:	4651      	mov	r1, sl
 80039b8:	00ca      	lsls	r2, r1, #3
 80039ba:	4610      	mov	r0, r2
 80039bc:	4619      	mov	r1, r3
 80039be:	4603      	mov	r3, r0
 80039c0:	4642      	mov	r2, r8
 80039c2:	189b      	adds	r3, r3, r2
 80039c4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80039c8:	464b      	mov	r3, r9
 80039ca:	460a      	mov	r2, r1
 80039cc:	eb42 0303 	adc.w	r3, r2, r3
 80039d0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80039d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80039d8:	685b      	ldr	r3, [r3, #4]
 80039da:	2200      	movs	r2, #0
 80039dc:	67bb      	str	r3, [r7, #120]	@ 0x78
 80039de:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80039e0:	f04f 0200 	mov.w	r2, #0
 80039e4:	f04f 0300 	mov.w	r3, #0
 80039e8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80039ec:	4649      	mov	r1, r9
 80039ee:	008b      	lsls	r3, r1, #2
 80039f0:	4641      	mov	r1, r8
 80039f2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80039f6:	4641      	mov	r1, r8
 80039f8:	008a      	lsls	r2, r1, #2
 80039fa:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80039fe:	f7fc fc47 	bl	8000290 <__aeabi_uldivmod>
 8003a02:	4602      	mov	r2, r0
 8003a04:	460b      	mov	r3, r1
 8003a06:	4611      	mov	r1, r2
 8003a08:	4b38      	ldr	r3, [pc, #224]	@ (8003aec <UART_SetConfig+0x4e4>)
 8003a0a:	fba3 2301 	umull	r2, r3, r3, r1
 8003a0e:	095b      	lsrs	r3, r3, #5
 8003a10:	2264      	movs	r2, #100	@ 0x64
 8003a12:	fb02 f303 	mul.w	r3, r2, r3
 8003a16:	1acb      	subs	r3, r1, r3
 8003a18:	011b      	lsls	r3, r3, #4
 8003a1a:	3332      	adds	r3, #50	@ 0x32
 8003a1c:	4a33      	ldr	r2, [pc, #204]	@ (8003aec <UART_SetConfig+0x4e4>)
 8003a1e:	fba2 2303 	umull	r2, r3, r2, r3
 8003a22:	095b      	lsrs	r3, r3, #5
 8003a24:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003a28:	441c      	add	r4, r3
 8003a2a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003a2e:	2200      	movs	r2, #0
 8003a30:	673b      	str	r3, [r7, #112]	@ 0x70
 8003a32:	677a      	str	r2, [r7, #116]	@ 0x74
 8003a34:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8003a38:	4642      	mov	r2, r8
 8003a3a:	464b      	mov	r3, r9
 8003a3c:	1891      	adds	r1, r2, r2
 8003a3e:	60b9      	str	r1, [r7, #8]
 8003a40:	415b      	adcs	r3, r3
 8003a42:	60fb      	str	r3, [r7, #12]
 8003a44:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003a48:	4641      	mov	r1, r8
 8003a4a:	1851      	adds	r1, r2, r1
 8003a4c:	6039      	str	r1, [r7, #0]
 8003a4e:	4649      	mov	r1, r9
 8003a50:	414b      	adcs	r3, r1
 8003a52:	607b      	str	r3, [r7, #4]
 8003a54:	f04f 0200 	mov.w	r2, #0
 8003a58:	f04f 0300 	mov.w	r3, #0
 8003a5c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003a60:	4659      	mov	r1, fp
 8003a62:	00cb      	lsls	r3, r1, #3
 8003a64:	4651      	mov	r1, sl
 8003a66:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003a6a:	4651      	mov	r1, sl
 8003a6c:	00ca      	lsls	r2, r1, #3
 8003a6e:	4610      	mov	r0, r2
 8003a70:	4619      	mov	r1, r3
 8003a72:	4603      	mov	r3, r0
 8003a74:	4642      	mov	r2, r8
 8003a76:	189b      	adds	r3, r3, r2
 8003a78:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003a7a:	464b      	mov	r3, r9
 8003a7c:	460a      	mov	r2, r1
 8003a7e:	eb42 0303 	adc.w	r3, r2, r3
 8003a82:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003a84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a88:	685b      	ldr	r3, [r3, #4]
 8003a8a:	2200      	movs	r2, #0
 8003a8c:	663b      	str	r3, [r7, #96]	@ 0x60
 8003a8e:	667a      	str	r2, [r7, #100]	@ 0x64
 8003a90:	f04f 0200 	mov.w	r2, #0
 8003a94:	f04f 0300 	mov.w	r3, #0
 8003a98:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8003a9c:	4649      	mov	r1, r9
 8003a9e:	008b      	lsls	r3, r1, #2
 8003aa0:	4641      	mov	r1, r8
 8003aa2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003aa6:	4641      	mov	r1, r8
 8003aa8:	008a      	lsls	r2, r1, #2
 8003aaa:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8003aae:	f7fc fbef 	bl	8000290 <__aeabi_uldivmod>
 8003ab2:	4602      	mov	r2, r0
 8003ab4:	460b      	mov	r3, r1
 8003ab6:	4b0d      	ldr	r3, [pc, #52]	@ (8003aec <UART_SetConfig+0x4e4>)
 8003ab8:	fba3 1302 	umull	r1, r3, r3, r2
 8003abc:	095b      	lsrs	r3, r3, #5
 8003abe:	2164      	movs	r1, #100	@ 0x64
 8003ac0:	fb01 f303 	mul.w	r3, r1, r3
 8003ac4:	1ad3      	subs	r3, r2, r3
 8003ac6:	011b      	lsls	r3, r3, #4
 8003ac8:	3332      	adds	r3, #50	@ 0x32
 8003aca:	4a08      	ldr	r2, [pc, #32]	@ (8003aec <UART_SetConfig+0x4e4>)
 8003acc:	fba2 2303 	umull	r2, r3, r2, r3
 8003ad0:	095b      	lsrs	r3, r3, #5
 8003ad2:	f003 020f 	and.w	r2, r3, #15
 8003ad6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	4422      	add	r2, r4
 8003ade:	609a      	str	r2, [r3, #8]
}
 8003ae0:	bf00      	nop
 8003ae2:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8003ae6:	46bd      	mov	sp, r7
 8003ae8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003aec:	51eb851f 	.word	0x51eb851f

08003af0 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8003af0:	b580      	push	{r7, lr}
 8003af2:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8003af4:	4904      	ldr	r1, [pc, #16]	@ (8003b08 <MX_FATFS_Init+0x18>)
 8003af6:	4805      	ldr	r0, [pc, #20]	@ (8003b0c <MX_FATFS_Init+0x1c>)
 8003af8:	f003 f924 	bl	8006d44 <FATFS_LinkDriver>
 8003afc:	4603      	mov	r3, r0
 8003afe:	461a      	mov	r2, r3
 8003b00:	4b03      	ldr	r3, [pc, #12]	@ (8003b10 <MX_FATFS_Init+0x20>)
 8003b02:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8003b04:	bf00      	nop
 8003b06:	bd80      	pop	{r7, pc}
 8003b08:	200002a0 	.word	0x200002a0
 8003b0c:	2000000c 	.word	0x2000000c
 8003b10:	2000029c 	.word	0x2000029c

08003b14 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8003b14:	b480      	push	{r7}
 8003b16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8003b18:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8003b1a:	4618      	mov	r0, r3
 8003b1c:	46bd      	mov	sp, r7
 8003b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b22:	4770      	bx	lr

08003b24 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8003b24:	b580      	push	{r7, lr}
 8003b26:	b082      	sub	sp, #8
 8003b28:	af00      	add	r7, sp, #0
 8003b2a:	4603      	mov	r3, r0
 8003b2c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    return USER_SPI_initialize(pdrv);
 8003b2e:	79fb      	ldrb	r3, [r7, #7]
 8003b30:	4618      	mov	r0, r3
 8003b32:	f000 f9db 	bl	8003eec <USER_SPI_initialize>
 8003b36:	4603      	mov	r3, r0
 8003b38:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 8003b3a:	4618      	mov	r0, r3
 8003b3c:	3708      	adds	r7, #8
 8003b3e:	46bd      	mov	sp, r7
 8003b40:	bd80      	pop	{r7, pc}

08003b42 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8003b42:	b580      	push	{r7, lr}
 8003b44:	b082      	sub	sp, #8
 8003b46:	af00      	add	r7, sp, #0
 8003b48:	4603      	mov	r3, r0
 8003b4a:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    return USER_SPI_status(pdrv);
 8003b4c:	79fb      	ldrb	r3, [r7, #7]
 8003b4e:	4618      	mov	r0, r3
 8003b50:	f000 fab8 	bl	80040c4 <USER_SPI_status>
 8003b54:	4603      	mov	r3, r0
 8003b56:	b2db      	uxtb	r3, r3
  /* USER CODE END STATUS */
}
 8003b58:	4618      	mov	r0, r3
 8003b5a:	3708      	adds	r7, #8
 8003b5c:	46bd      	mov	sp, r7
 8003b5e:	bd80      	pop	{r7, pc}

08003b60 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8003b60:	b580      	push	{r7, lr}
 8003b62:	b084      	sub	sp, #16
 8003b64:	af00      	add	r7, sp, #0
 8003b66:	60b9      	str	r1, [r7, #8]
 8003b68:	607a      	str	r2, [r7, #4]
 8003b6a:	603b      	str	r3, [r7, #0]
 8003b6c:	4603      	mov	r3, r0
 8003b6e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return USER_SPI_read(pdrv, buff, sector, count);
 8003b70:	7bf8      	ldrb	r0, [r7, #15]
 8003b72:	683b      	ldr	r3, [r7, #0]
 8003b74:	687a      	ldr	r2, [r7, #4]
 8003b76:	68b9      	ldr	r1, [r7, #8]
 8003b78:	f000 faba 	bl	80040f0 <USER_SPI_read>
 8003b7c:	4603      	mov	r3, r0
 8003b7e:	b2db      	uxtb	r3, r3
  /* USER CODE END READ */
}
 8003b80:	4618      	mov	r0, r3
 8003b82:	3710      	adds	r7, #16
 8003b84:	46bd      	mov	sp, r7
 8003b86:	bd80      	pop	{r7, pc}

08003b88 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8003b88:	b580      	push	{r7, lr}
 8003b8a:	b084      	sub	sp, #16
 8003b8c:	af00      	add	r7, sp, #0
 8003b8e:	60b9      	str	r1, [r7, #8]
 8003b90:	607a      	str	r2, [r7, #4]
 8003b92:	603b      	str	r3, [r7, #0]
 8003b94:	4603      	mov	r3, r0
 8003b96:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return USER_SPI_write(pdrv, buff, sector, count);
 8003b98:	7bf8      	ldrb	r0, [r7, #15]
 8003b9a:	683b      	ldr	r3, [r7, #0]
 8003b9c:	687a      	ldr	r2, [r7, #4]
 8003b9e:	68b9      	ldr	r1, [r7, #8]
 8003ba0:	f000 fb0c 	bl	80041bc <USER_SPI_write>
 8003ba4:	4603      	mov	r3, r0
 8003ba6:	b2db      	uxtb	r3, r3
  /* USER CODE END WRITE */
}
 8003ba8:	4618      	mov	r0, r3
 8003baa:	3710      	adds	r7, #16
 8003bac:	46bd      	mov	sp, r7
 8003bae:	bd80      	pop	{r7, pc}

08003bb0 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8003bb0:	b580      	push	{r7, lr}
 8003bb2:	b082      	sub	sp, #8
 8003bb4:	af00      	add	r7, sp, #0
 8003bb6:	4603      	mov	r3, r0
 8003bb8:	603a      	str	r2, [r7, #0]
 8003bba:	71fb      	strb	r3, [r7, #7]
 8003bbc:	460b      	mov	r3, r1
 8003bbe:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    return USER_SPI_ioctl(pdrv, cmd, buff);
 8003bc0:	79fb      	ldrb	r3, [r7, #7]
 8003bc2:	79b9      	ldrb	r1, [r7, #6]
 8003bc4:	683a      	ldr	r2, [r7, #0]
 8003bc6:	4618      	mov	r0, r3
 8003bc8:	f000 fb74 	bl	80042b4 <USER_SPI_ioctl>
 8003bcc:	4603      	mov	r3, r0
 8003bce:	b2db      	uxtb	r3, r3
  /* USER CODE END IOCTL */
}
 8003bd0:	4618      	mov	r0, r3
 8003bd2:	3708      	adds	r7, #8
 8003bd4:	46bd      	mov	sp, r7
 8003bd6:	bd80      	pop	{r7, pc}

08003bd8 <SPI_Timer_On>:
BYTE CardType;			/* Card type flags */

uint32_t spiTimerTickStart;
uint32_t spiTimerTickDelay;

void SPI_Timer_On(uint32_t waitTicks) {
 8003bd8:	b580      	push	{r7, lr}
 8003bda:	b082      	sub	sp, #8
 8003bdc:	af00      	add	r7, sp, #0
 8003bde:	6078      	str	r0, [r7, #4]
    spiTimerTickStart = HAL_GetTick();
 8003be0:	f7fd fa10 	bl	8001004 <HAL_GetTick>
 8003be4:	4603      	mov	r3, r0
 8003be6:	4a04      	ldr	r2, [pc, #16]	@ (8003bf8 <SPI_Timer_On+0x20>)
 8003be8:	6013      	str	r3, [r2, #0]
    spiTimerTickDelay = waitTicks;
 8003bea:	4a04      	ldr	r2, [pc, #16]	@ (8003bfc <SPI_Timer_On+0x24>)
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	6013      	str	r3, [r2, #0]
}
 8003bf0:	bf00      	nop
 8003bf2:	3708      	adds	r7, #8
 8003bf4:	46bd      	mov	sp, r7
 8003bf6:	bd80      	pop	{r7, pc}
 8003bf8:	200002a8 	.word	0x200002a8
 8003bfc:	200002ac 	.word	0x200002ac

08003c00 <SPI_Timer_Status>:

uint8_t SPI_Timer_Status() {
 8003c00:	b580      	push	{r7, lr}
 8003c02:	af00      	add	r7, sp, #0
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 8003c04:	f7fd f9fe 	bl	8001004 <HAL_GetTick>
 8003c08:	4602      	mov	r2, r0
 8003c0a:	4b06      	ldr	r3, [pc, #24]	@ (8003c24 <SPI_Timer_Status+0x24>)
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	1ad2      	subs	r2, r2, r3
 8003c10:	4b05      	ldr	r3, [pc, #20]	@ (8003c28 <SPI_Timer_Status+0x28>)
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	429a      	cmp	r2, r3
 8003c16:	bf34      	ite	cc
 8003c18:	2301      	movcc	r3, #1
 8003c1a:	2300      	movcs	r3, #0
 8003c1c:	b2db      	uxtb	r3, r3
}
 8003c1e:	4618      	mov	r0, r3
 8003c20:	bd80      	pop	{r7, pc}
 8003c22:	bf00      	nop
 8003c24:	200002a8 	.word	0x200002a8
 8003c28:	200002ac 	.word	0x200002ac

08003c2c <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
	BYTE dat	/* Data to send */
)
{
 8003c2c:	b580      	push	{r7, lr}
 8003c2e:	b086      	sub	sp, #24
 8003c30:	af02      	add	r7, sp, #8
 8003c32:	4603      	mov	r3, r0
 8003c34:	71fb      	strb	r3, [r7, #7]
	BYTE rxDat;
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 8003c36:	f107 020f 	add.w	r2, r7, #15
 8003c3a:	1df9      	adds	r1, r7, #7
 8003c3c:	2332      	movs	r3, #50	@ 0x32
 8003c3e:	9300      	str	r3, [sp, #0]
 8003c40:	2301      	movs	r3, #1
 8003c42:	4804      	ldr	r0, [pc, #16]	@ (8003c54 <xchg_spi+0x28>)
 8003c44:	f7fe ffb1 	bl	8002baa <HAL_SPI_TransmitReceive>
    return rxDat;
 8003c48:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c4a:	4618      	mov	r0, r3
 8003c4c:	3710      	adds	r7, #16
 8003c4e:	46bd      	mov	sp, r7
 8003c50:	bd80      	pop	{r7, pc}
 8003c52:	bf00      	nop
 8003c54:	200000d8 	.word	0x200000d8

08003c58 <rcvr_spi_multi>:
static
void rcvr_spi_multi (
	BYTE *buff,		/* Pointer to data buffer */
	UINT btr		/* Number of bytes to receive (even number) */
)
{
 8003c58:	b590      	push	{r4, r7, lr}
 8003c5a:	b085      	sub	sp, #20
 8003c5c:	af00      	add	r7, sp, #0
 8003c5e:	6078      	str	r0, [r7, #4]
 8003c60:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btr; i++) {
 8003c62:	2300      	movs	r3, #0
 8003c64:	60fb      	str	r3, [r7, #12]
 8003c66:	e00a      	b.n	8003c7e <rcvr_spi_multi+0x26>
		*(buff+i) = xchg_spi(0xFF);
 8003c68:	687a      	ldr	r2, [r7, #4]
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	18d4      	adds	r4, r2, r3
 8003c6e:	20ff      	movs	r0, #255	@ 0xff
 8003c70:	f7ff ffdc 	bl	8003c2c <xchg_spi>
 8003c74:	4603      	mov	r3, r0
 8003c76:	7023      	strb	r3, [r4, #0]
	for(UINT i=0; i<btr; i++) {
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	3301      	adds	r3, #1
 8003c7c:	60fb      	str	r3, [r7, #12]
 8003c7e:	68fa      	ldr	r2, [r7, #12]
 8003c80:	683b      	ldr	r3, [r7, #0]
 8003c82:	429a      	cmp	r2, r3
 8003c84:	d3f0      	bcc.n	8003c68 <rcvr_spi_multi+0x10>
	}
}
 8003c86:	bf00      	nop
 8003c88:	bf00      	nop
 8003c8a:	3714      	adds	r7, #20
 8003c8c:	46bd      	mov	sp, r7
 8003c8e:	bd90      	pop	{r4, r7, pc}

08003c90 <xmit_spi_multi>:
static
void xmit_spi_multi (
	const BYTE *buff,	/* Pointer to the data */
	UINT btx			/* Number of bytes to send (even number) */
)
{
 8003c90:	b580      	push	{r7, lr}
 8003c92:	b082      	sub	sp, #8
 8003c94:	af00      	add	r7, sp, #0
 8003c96:	6078      	str	r0, [r7, #4]
 8003c98:	6039      	str	r1, [r7, #0]
	HAL_SPI_Transmit(&SD_SPI_HANDLE, buff, btx, HAL_MAX_DELAY);
 8003c9a:	683b      	ldr	r3, [r7, #0]
 8003c9c:	b29a      	uxth	r2, r3
 8003c9e:	f04f 33ff 	mov.w	r3, #4294967295
 8003ca2:	6879      	ldr	r1, [r7, #4]
 8003ca4:	4803      	ldr	r0, [pc, #12]	@ (8003cb4 <xmit_spi_multi+0x24>)
 8003ca6:	f7fe fe3c 	bl	8002922 <HAL_SPI_Transmit>
}
 8003caa:	bf00      	nop
 8003cac:	3708      	adds	r7, #8
 8003cae:	46bd      	mov	sp, r7
 8003cb0:	bd80      	pop	{r7, pc}
 8003cb2:	bf00      	nop
 8003cb4:	200000d8 	.word	0x200000d8

08003cb8 <wait_ready>:

static
int wait_ready (	/* 1:Ready, 0:Timeout */
	UINT wt			/* Timeout [ms] */
)
{
 8003cb8:	b580      	push	{r7, lr}
 8003cba:	b086      	sub	sp, #24
 8003cbc:	af00      	add	r7, sp, #0
 8003cbe:	6078      	str	r0, [r7, #4]
	//wait_ready needs its own timer, unfortunately, so it can't use the
	//spi_timer functions
	uint32_t waitSpiTimerTickStart;
	uint32_t waitSpiTimerTickDelay;

	waitSpiTimerTickStart = HAL_GetTick();
 8003cc0:	f7fd f9a0 	bl	8001004 <HAL_GetTick>
 8003cc4:	6178      	str	r0, [r7, #20]
	waitSpiTimerTickDelay = (uint32_t)wt;
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	613b      	str	r3, [r7, #16]
	do {
		d = xchg_spi(0xFF);
 8003cca:	20ff      	movs	r0, #255	@ 0xff
 8003ccc:	f7ff ffae 	bl	8003c2c <xchg_spi>
 8003cd0:	4603      	mov	r3, r0
 8003cd2:	73fb      	strb	r3, [r7, #15]
		/* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
	} while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));	/* Wait for card goes ready or timeout */
 8003cd4:	7bfb      	ldrb	r3, [r7, #15]
 8003cd6:	2bff      	cmp	r3, #255	@ 0xff
 8003cd8:	d007      	beq.n	8003cea <wait_ready+0x32>
 8003cda:	f7fd f993 	bl	8001004 <HAL_GetTick>
 8003cde:	4602      	mov	r2, r0
 8003ce0:	697b      	ldr	r3, [r7, #20]
 8003ce2:	1ad3      	subs	r3, r2, r3
 8003ce4:	693a      	ldr	r2, [r7, #16]
 8003ce6:	429a      	cmp	r2, r3
 8003ce8:	d8ef      	bhi.n	8003cca <wait_ready+0x12>

	return (d == 0xFF) ? 1 : 0;
 8003cea:	7bfb      	ldrb	r3, [r7, #15]
 8003cec:	2bff      	cmp	r3, #255	@ 0xff
 8003cee:	bf0c      	ite	eq
 8003cf0:	2301      	moveq	r3, #1
 8003cf2:	2300      	movne	r3, #0
 8003cf4:	b2db      	uxtb	r3, r3
}
 8003cf6:	4618      	mov	r0, r3
 8003cf8:	3718      	adds	r7, #24
 8003cfa:	46bd      	mov	sp, r7
 8003cfc:	bd80      	pop	{r7, pc}
	...

08003d00 <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 8003d00:	b580      	push	{r7, lr}
 8003d02:	af00      	add	r7, sp, #0
	CS_HIGH();		/* Set CS# high */
 8003d04:	2201      	movs	r2, #1
 8003d06:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8003d0a:	4804      	ldr	r0, [pc, #16]	@ (8003d1c <despiselect+0x1c>)
 8003d0c:	f7fe f8ce 	bl	8001eac <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO hi-z for multiple slave SPI) */
 8003d10:	20ff      	movs	r0, #255	@ 0xff
 8003d12:	f7ff ff8b 	bl	8003c2c <xchg_spi>

}
 8003d16:	bf00      	nop
 8003d18:	bd80      	pop	{r7, pc}
 8003d1a:	bf00      	nop
 8003d1c:	40020000 	.word	0x40020000

08003d20 <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)	/* 1:OK, 0:Timeout */
{
 8003d20:	b580      	push	{r7, lr}
 8003d22:	af00      	add	r7, sp, #0
	CS_LOW();		/* Set CS# low */
 8003d24:	2200      	movs	r2, #0
 8003d26:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8003d2a:	480a      	ldr	r0, [pc, #40]	@ (8003d54 <spiselect+0x34>)
 8003d2c:	f7fe f8be 	bl	8001eac <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO enabled) */
 8003d30:	20ff      	movs	r0, #255	@ 0xff
 8003d32:	f7ff ff7b 	bl	8003c2c <xchg_spi>
	if (wait_ready(500)) return 1;	/* Wait for card ready */
 8003d36:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8003d3a:	f7ff ffbd 	bl	8003cb8 <wait_ready>
 8003d3e:	4603      	mov	r3, r0
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d001      	beq.n	8003d48 <spiselect+0x28>
 8003d44:	2301      	movs	r3, #1
 8003d46:	e002      	b.n	8003d4e <spiselect+0x2e>

	despiselect();
 8003d48:	f7ff ffda 	bl	8003d00 <despiselect>
	return 0;	/* Timeout */
 8003d4c:	2300      	movs	r3, #0
}
 8003d4e:	4618      	mov	r0, r3
 8003d50:	bd80      	pop	{r7, pc}
 8003d52:	bf00      	nop
 8003d54:	40020000 	.word	0x40020000

08003d58 <rcvr_datablock>:
static
int rcvr_datablock (	/* 1:OK, 0:Error */
	BYTE *buff,			/* Data buffer */
	UINT btr			/* Data block length (byte) */
)
{
 8003d58:	b580      	push	{r7, lr}
 8003d5a:	b084      	sub	sp, #16
 8003d5c:	af00      	add	r7, sp, #0
 8003d5e:	6078      	str	r0, [r7, #4]
 8003d60:	6039      	str	r1, [r7, #0]
	BYTE token;


	SPI_Timer_On(200);
 8003d62:	20c8      	movs	r0, #200	@ 0xc8
 8003d64:	f7ff ff38 	bl	8003bd8 <SPI_Timer_On>
	do {							/* Wait for DataStart token in timeout of 200ms */
		token = xchg_spi(0xFF);
 8003d68:	20ff      	movs	r0, #255	@ 0xff
 8003d6a:	f7ff ff5f 	bl	8003c2c <xchg_spi>
 8003d6e:	4603      	mov	r3, r0
 8003d70:	73fb      	strb	r3, [r7, #15]
		/* This loop will take a time. Insert rot_rdq() here for multitask envilonment. */
	} while ((token == 0xFF) && SPI_Timer_Status());
 8003d72:	7bfb      	ldrb	r3, [r7, #15]
 8003d74:	2bff      	cmp	r3, #255	@ 0xff
 8003d76:	d104      	bne.n	8003d82 <rcvr_datablock+0x2a>
 8003d78:	f7ff ff42 	bl	8003c00 <SPI_Timer_Status>
 8003d7c:	4603      	mov	r3, r0
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d1f2      	bne.n	8003d68 <rcvr_datablock+0x10>
	if(token != 0xFE) return 0;		/* Function fails if invalid DataStart token or timeout */
 8003d82:	7bfb      	ldrb	r3, [r7, #15]
 8003d84:	2bfe      	cmp	r3, #254	@ 0xfe
 8003d86:	d001      	beq.n	8003d8c <rcvr_datablock+0x34>
 8003d88:	2300      	movs	r3, #0
 8003d8a:	e00a      	b.n	8003da2 <rcvr_datablock+0x4a>

	rcvr_spi_multi(buff, btr);		/* Store trailing data to the buffer */
 8003d8c:	6839      	ldr	r1, [r7, #0]
 8003d8e:	6878      	ldr	r0, [r7, #4]
 8003d90:	f7ff ff62 	bl	8003c58 <rcvr_spi_multi>
	xchg_spi(0xFF); xchg_spi(0xFF);			/* Discard CRC */
 8003d94:	20ff      	movs	r0, #255	@ 0xff
 8003d96:	f7ff ff49 	bl	8003c2c <xchg_spi>
 8003d9a:	20ff      	movs	r0, #255	@ 0xff
 8003d9c:	f7ff ff46 	bl	8003c2c <xchg_spi>

	return 1;						/* Function succeeded */
 8003da0:	2301      	movs	r3, #1
}
 8003da2:	4618      	mov	r0, r3
 8003da4:	3710      	adds	r7, #16
 8003da6:	46bd      	mov	sp, r7
 8003da8:	bd80      	pop	{r7, pc}

08003daa <xmit_datablock>:
static
int xmit_datablock (	/* 1:OK, 0:Failed */
	const BYTE *buff,	/* Ponter to 512 byte data to be sent */
	BYTE token			/* Token */
)
{
 8003daa:	b580      	push	{r7, lr}
 8003dac:	b084      	sub	sp, #16
 8003dae:	af00      	add	r7, sp, #0
 8003db0:	6078      	str	r0, [r7, #4]
 8003db2:	460b      	mov	r3, r1
 8003db4:	70fb      	strb	r3, [r7, #3]
	BYTE resp;


	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 8003db6:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8003dba:	f7ff ff7d 	bl	8003cb8 <wait_ready>
 8003dbe:	4603      	mov	r3, r0
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d101      	bne.n	8003dc8 <xmit_datablock+0x1e>
 8003dc4:	2300      	movs	r3, #0
 8003dc6:	e01e      	b.n	8003e06 <xmit_datablock+0x5c>

	xchg_spi(token);					/* Send token */
 8003dc8:	78fb      	ldrb	r3, [r7, #3]
 8003dca:	4618      	mov	r0, r3
 8003dcc:	f7ff ff2e 	bl	8003c2c <xchg_spi>
	if (token != 0xFD) {				/* Send data if token is other than StopTran */
 8003dd0:	78fb      	ldrb	r3, [r7, #3]
 8003dd2:	2bfd      	cmp	r3, #253	@ 0xfd
 8003dd4:	d016      	beq.n	8003e04 <xmit_datablock+0x5a>
		xmit_spi_multi(buff, 512);		/* Data */
 8003dd6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003dda:	6878      	ldr	r0, [r7, #4]
 8003ddc:	f7ff ff58 	bl	8003c90 <xmit_spi_multi>
		xchg_spi(0xFF); xchg_spi(0xFF);	/* Dummy CRC */
 8003de0:	20ff      	movs	r0, #255	@ 0xff
 8003de2:	f7ff ff23 	bl	8003c2c <xchg_spi>
 8003de6:	20ff      	movs	r0, #255	@ 0xff
 8003de8:	f7ff ff20 	bl	8003c2c <xchg_spi>

		resp = xchg_spi(0xFF);				/* Receive data resp */
 8003dec:	20ff      	movs	r0, #255	@ 0xff
 8003dee:	f7ff ff1d 	bl	8003c2c <xchg_spi>
 8003df2:	4603      	mov	r3, r0
 8003df4:	73fb      	strb	r3, [r7, #15]
		if ((resp & 0x1F) != 0x05) return 0;	/* Function fails if the data packet was not accepted */
 8003df6:	7bfb      	ldrb	r3, [r7, #15]
 8003df8:	f003 031f 	and.w	r3, r3, #31
 8003dfc:	2b05      	cmp	r3, #5
 8003dfe:	d001      	beq.n	8003e04 <xmit_datablock+0x5a>
 8003e00:	2300      	movs	r3, #0
 8003e02:	e000      	b.n	8003e06 <xmit_datablock+0x5c>
	}
	return 1;
 8003e04:	2301      	movs	r3, #1
}
 8003e06:	4618      	mov	r0, r3
 8003e08:	3710      	adds	r7, #16
 8003e0a:	46bd      	mov	sp, r7
 8003e0c:	bd80      	pop	{r7, pc}

08003e0e <send_cmd>:
static
BYTE send_cmd (		/* Return value: R1 resp (bit7==1:Failed to send) */
	BYTE cmd,		/* Command index */
	DWORD arg		/* Argument */
)
{
 8003e0e:	b580      	push	{r7, lr}
 8003e10:	b084      	sub	sp, #16
 8003e12:	af00      	add	r7, sp, #0
 8003e14:	4603      	mov	r3, r0
 8003e16:	6039      	str	r1, [r7, #0]
 8003e18:	71fb      	strb	r3, [r7, #7]
	BYTE n, res;


	if (cmd & 0x80) {	/* Send a CMD55 prior to ACMD<n> */
 8003e1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	da0e      	bge.n	8003e40 <send_cmd+0x32>
		cmd &= 0x7F;
 8003e22:	79fb      	ldrb	r3, [r7, #7]
 8003e24:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003e28:	71fb      	strb	r3, [r7, #7]
		res = send_cmd(CMD55, 0);
 8003e2a:	2100      	movs	r1, #0
 8003e2c:	2037      	movs	r0, #55	@ 0x37
 8003e2e:	f7ff ffee 	bl	8003e0e <send_cmd>
 8003e32:	4603      	mov	r3, r0
 8003e34:	73bb      	strb	r3, [r7, #14]
		if (res > 1) return res;
 8003e36:	7bbb      	ldrb	r3, [r7, #14]
 8003e38:	2b01      	cmp	r3, #1
 8003e3a:	d901      	bls.n	8003e40 <send_cmd+0x32>
 8003e3c:	7bbb      	ldrb	r3, [r7, #14]
 8003e3e:	e051      	b.n	8003ee4 <send_cmd+0xd6>
	}

	/* Select the card and wait for ready except to stop multiple block read */
	if (cmd != CMD12) {
 8003e40:	79fb      	ldrb	r3, [r7, #7]
 8003e42:	2b0c      	cmp	r3, #12
 8003e44:	d008      	beq.n	8003e58 <send_cmd+0x4a>
		despiselect();
 8003e46:	f7ff ff5b 	bl	8003d00 <despiselect>
		if (!spiselect()) return 0xFF;
 8003e4a:	f7ff ff69 	bl	8003d20 <spiselect>
 8003e4e:	4603      	mov	r3, r0
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d101      	bne.n	8003e58 <send_cmd+0x4a>
 8003e54:	23ff      	movs	r3, #255	@ 0xff
 8003e56:	e045      	b.n	8003ee4 <send_cmd+0xd6>
	}

	/* Send command packet */
	xchg_spi(0x40 | cmd);				/* Start + command index */
 8003e58:	79fb      	ldrb	r3, [r7, #7]
 8003e5a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003e5e:	b2db      	uxtb	r3, r3
 8003e60:	4618      	mov	r0, r3
 8003e62:	f7ff fee3 	bl	8003c2c <xchg_spi>
	xchg_spi((BYTE)(arg >> 24));		/* Argument[31..24] */
 8003e66:	683b      	ldr	r3, [r7, #0]
 8003e68:	0e1b      	lsrs	r3, r3, #24
 8003e6a:	b2db      	uxtb	r3, r3
 8003e6c:	4618      	mov	r0, r3
 8003e6e:	f7ff fedd 	bl	8003c2c <xchg_spi>
	xchg_spi((BYTE)(arg >> 16));		/* Argument[23..16] */
 8003e72:	683b      	ldr	r3, [r7, #0]
 8003e74:	0c1b      	lsrs	r3, r3, #16
 8003e76:	b2db      	uxtb	r3, r3
 8003e78:	4618      	mov	r0, r3
 8003e7a:	f7ff fed7 	bl	8003c2c <xchg_spi>
	xchg_spi((BYTE)(arg >> 8));			/* Argument[15..8] */
 8003e7e:	683b      	ldr	r3, [r7, #0]
 8003e80:	0a1b      	lsrs	r3, r3, #8
 8003e82:	b2db      	uxtb	r3, r3
 8003e84:	4618      	mov	r0, r3
 8003e86:	f7ff fed1 	bl	8003c2c <xchg_spi>
	xchg_spi((BYTE)arg);				/* Argument[7..0] */
 8003e8a:	683b      	ldr	r3, [r7, #0]
 8003e8c:	b2db      	uxtb	r3, r3
 8003e8e:	4618      	mov	r0, r3
 8003e90:	f7ff fecc 	bl	8003c2c <xchg_spi>
	n = 0x01;							/* Dummy CRC + Stop */
 8003e94:	2301      	movs	r3, #1
 8003e96:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 8003e98:	79fb      	ldrb	r3, [r7, #7]
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d101      	bne.n	8003ea2 <send_cmd+0x94>
 8003e9e:	2395      	movs	r3, #149	@ 0x95
 8003ea0:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 8003ea2:	79fb      	ldrb	r3, [r7, #7]
 8003ea4:	2b08      	cmp	r3, #8
 8003ea6:	d101      	bne.n	8003eac <send_cmd+0x9e>
 8003ea8:	2387      	movs	r3, #135	@ 0x87
 8003eaa:	73fb      	strb	r3, [r7, #15]
	xchg_spi(n);
 8003eac:	7bfb      	ldrb	r3, [r7, #15]
 8003eae:	4618      	mov	r0, r3
 8003eb0:	f7ff febc 	bl	8003c2c <xchg_spi>

	/* Receive command resp */
	if (cmd == CMD12) xchg_spi(0xFF);	/* Diacard following one byte when CMD12 */
 8003eb4:	79fb      	ldrb	r3, [r7, #7]
 8003eb6:	2b0c      	cmp	r3, #12
 8003eb8:	d102      	bne.n	8003ec0 <send_cmd+0xb2>
 8003eba:	20ff      	movs	r0, #255	@ 0xff
 8003ebc:	f7ff feb6 	bl	8003c2c <xchg_spi>
	n = 10;								/* Wait for response (10 bytes max) */
 8003ec0:	230a      	movs	r3, #10
 8003ec2:	73fb      	strb	r3, [r7, #15]
	do {
		res = xchg_spi(0xFF);
 8003ec4:	20ff      	movs	r0, #255	@ 0xff
 8003ec6:	f7ff feb1 	bl	8003c2c <xchg_spi>
 8003eca:	4603      	mov	r3, r0
 8003ecc:	73bb      	strb	r3, [r7, #14]
	} while ((res & 0x80) && --n);
 8003ece:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	da05      	bge.n	8003ee2 <send_cmd+0xd4>
 8003ed6:	7bfb      	ldrb	r3, [r7, #15]
 8003ed8:	3b01      	subs	r3, #1
 8003eda:	73fb      	strb	r3, [r7, #15]
 8003edc:	7bfb      	ldrb	r3, [r7, #15]
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d1f0      	bne.n	8003ec4 <send_cmd+0xb6>

	return res;							/* Return received response */
 8003ee2:	7bbb      	ldrb	r3, [r7, #14]
}
 8003ee4:	4618      	mov	r0, r3
 8003ee6:	3710      	adds	r7, #16
 8003ee8:	46bd      	mov	sp, r7
 8003eea:	bd80      	pop	{r7, pc}

08003eec <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
	BYTE drv		/* Physical drive number (0) */
)
{
 8003eec:	b590      	push	{r4, r7, lr}
 8003eee:	b085      	sub	sp, #20
 8003ef0:	af00      	add	r7, sp, #0
 8003ef2:	4603      	mov	r3, r0
 8003ef4:	71fb      	strb	r3, [r7, #7]
	BYTE n, cmd, ty, ocr[4];

	if (drv != 0) return STA_NOINIT;		/* Supports only drive 0 */
 8003ef6:	79fb      	ldrb	r3, [r7, #7]
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d001      	beq.n	8003f00 <USER_SPI_initialize+0x14>
 8003efc:	2301      	movs	r3, #1
 8003efe:	e0d6      	b.n	80040ae <USER_SPI_initialize+0x1c2>
	//assume SPI already init init_spi();	/* Initialize SPI */

	if (Stat & STA_NODISK) return Stat;	/* Is card existing in the soket? */
 8003f00:	4b6d      	ldr	r3, [pc, #436]	@ (80040b8 <USER_SPI_initialize+0x1cc>)
 8003f02:	781b      	ldrb	r3, [r3, #0]
 8003f04:	b2db      	uxtb	r3, r3
 8003f06:	f003 0302 	and.w	r3, r3, #2
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d003      	beq.n	8003f16 <USER_SPI_initialize+0x2a>
 8003f0e:	4b6a      	ldr	r3, [pc, #424]	@ (80040b8 <USER_SPI_initialize+0x1cc>)
 8003f10:	781b      	ldrb	r3, [r3, #0]
 8003f12:	b2db      	uxtb	r3, r3
 8003f14:	e0cb      	b.n	80040ae <USER_SPI_initialize+0x1c2>

	FCLK_SLOW();
 8003f16:	4b69      	ldr	r3, [pc, #420]	@ (80040bc <USER_SPI_initialize+0x1d0>)
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 8003f20:	4b66      	ldr	r3, [pc, #408]	@ (80040bc <USER_SPI_initialize+0x1d0>)
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	f042 0230 	orr.w	r2, r2, #48	@ 0x30
 8003f28:	601a      	str	r2, [r3, #0]
	for (n = 10; n; n--) xchg_spi(0xFF);	/* Send 80 dummy clocks */
 8003f2a:	230a      	movs	r3, #10
 8003f2c:	73fb      	strb	r3, [r7, #15]
 8003f2e:	e005      	b.n	8003f3c <USER_SPI_initialize+0x50>
 8003f30:	20ff      	movs	r0, #255	@ 0xff
 8003f32:	f7ff fe7b 	bl	8003c2c <xchg_spi>
 8003f36:	7bfb      	ldrb	r3, [r7, #15]
 8003f38:	3b01      	subs	r3, #1
 8003f3a:	73fb      	strb	r3, [r7, #15]
 8003f3c:	7bfb      	ldrb	r3, [r7, #15]
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d1f6      	bne.n	8003f30 <USER_SPI_initialize+0x44>

	ty = 0;
 8003f42:	2300      	movs	r3, #0
 8003f44:	737b      	strb	r3, [r7, #13]
	if (send_cmd(CMD0, 0) == 1) {			/* Put the card SPI/Idle state */
 8003f46:	2100      	movs	r1, #0
 8003f48:	2000      	movs	r0, #0
 8003f4a:	f7ff ff60 	bl	8003e0e <send_cmd>
 8003f4e:	4603      	mov	r3, r0
 8003f50:	2b01      	cmp	r3, #1
 8003f52:	f040 808b 	bne.w	800406c <USER_SPI_initialize+0x180>
		SPI_Timer_On(1000);					/* Initialization timeout = 1 sec */
 8003f56:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8003f5a:	f7ff fe3d 	bl	8003bd8 <SPI_Timer_On>
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2? */
 8003f5e:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 8003f62:	2008      	movs	r0, #8
 8003f64:	f7ff ff53 	bl	8003e0e <send_cmd>
 8003f68:	4603      	mov	r3, r0
 8003f6a:	2b01      	cmp	r3, #1
 8003f6c:	d151      	bne.n	8004012 <USER_SPI_initialize+0x126>
			for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);	/* Get 32 bit return value of R7 resp */
 8003f6e:	2300      	movs	r3, #0
 8003f70:	73fb      	strb	r3, [r7, #15]
 8003f72:	e00d      	b.n	8003f90 <USER_SPI_initialize+0xa4>
 8003f74:	7bfc      	ldrb	r4, [r7, #15]
 8003f76:	20ff      	movs	r0, #255	@ 0xff
 8003f78:	f7ff fe58 	bl	8003c2c <xchg_spi>
 8003f7c:	4603      	mov	r3, r0
 8003f7e:	461a      	mov	r2, r3
 8003f80:	f104 0310 	add.w	r3, r4, #16
 8003f84:	443b      	add	r3, r7
 8003f86:	f803 2c08 	strb.w	r2, [r3, #-8]
 8003f8a:	7bfb      	ldrb	r3, [r7, #15]
 8003f8c:	3301      	adds	r3, #1
 8003f8e:	73fb      	strb	r3, [r7, #15]
 8003f90:	7bfb      	ldrb	r3, [r7, #15]
 8003f92:	2b03      	cmp	r3, #3
 8003f94:	d9ee      	bls.n	8003f74 <USER_SPI_initialize+0x88>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {				/* Is the card supports vcc of 2.7-3.6V? */
 8003f96:	7abb      	ldrb	r3, [r7, #10]
 8003f98:	2b01      	cmp	r3, #1
 8003f9a:	d167      	bne.n	800406c <USER_SPI_initialize+0x180>
 8003f9c:	7afb      	ldrb	r3, [r7, #11]
 8003f9e:	2baa      	cmp	r3, #170	@ 0xaa
 8003fa0:	d164      	bne.n	800406c <USER_SPI_initialize+0x180>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ;	/* Wait for end of initialization with ACMD41(HCS) */
 8003fa2:	bf00      	nop
 8003fa4:	f7ff fe2c 	bl	8003c00 <SPI_Timer_Status>
 8003fa8:	4603      	mov	r3, r0
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d007      	beq.n	8003fbe <USER_SPI_initialize+0xd2>
 8003fae:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8003fb2:	20a9      	movs	r0, #169	@ 0xa9
 8003fb4:	f7ff ff2b 	bl	8003e0e <send_cmd>
 8003fb8:	4603      	mov	r3, r0
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d1f2      	bne.n	8003fa4 <USER_SPI_initialize+0xb8>
				if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
 8003fbe:	f7ff fe1f 	bl	8003c00 <SPI_Timer_Status>
 8003fc2:	4603      	mov	r3, r0
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d051      	beq.n	800406c <USER_SPI_initialize+0x180>
 8003fc8:	2100      	movs	r1, #0
 8003fca:	203a      	movs	r0, #58	@ 0x3a
 8003fcc:	f7ff ff1f 	bl	8003e0e <send_cmd>
 8003fd0:	4603      	mov	r3, r0
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d14a      	bne.n	800406c <USER_SPI_initialize+0x180>
					for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 8003fd6:	2300      	movs	r3, #0
 8003fd8:	73fb      	strb	r3, [r7, #15]
 8003fda:	e00d      	b.n	8003ff8 <USER_SPI_initialize+0x10c>
 8003fdc:	7bfc      	ldrb	r4, [r7, #15]
 8003fde:	20ff      	movs	r0, #255	@ 0xff
 8003fe0:	f7ff fe24 	bl	8003c2c <xchg_spi>
 8003fe4:	4603      	mov	r3, r0
 8003fe6:	461a      	mov	r2, r3
 8003fe8:	f104 0310 	add.w	r3, r4, #16
 8003fec:	443b      	add	r3, r7
 8003fee:	f803 2c08 	strb.w	r2, [r3, #-8]
 8003ff2:	7bfb      	ldrb	r3, [r7, #15]
 8003ff4:	3301      	adds	r3, #1
 8003ff6:	73fb      	strb	r3, [r7, #15]
 8003ff8:	7bfb      	ldrb	r3, [r7, #15]
 8003ffa:	2b03      	cmp	r3, #3
 8003ffc:	d9ee      	bls.n	8003fdc <USER_SPI_initialize+0xf0>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* Card id SDv2 */
 8003ffe:	7a3b      	ldrb	r3, [r7, #8]
 8004000:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004004:	2b00      	cmp	r3, #0
 8004006:	d001      	beq.n	800400c <USER_SPI_initialize+0x120>
 8004008:	230c      	movs	r3, #12
 800400a:	e000      	b.n	800400e <USER_SPI_initialize+0x122>
 800400c:	2304      	movs	r3, #4
 800400e:	737b      	strb	r3, [r7, #13]
 8004010:	e02c      	b.n	800406c <USER_SPI_initialize+0x180>
				}
			}
		} else {	/* Not SDv2 card */
			if (send_cmd(ACMD41, 0) <= 1) 	{	/* SDv1 or MMC? */
 8004012:	2100      	movs	r1, #0
 8004014:	20a9      	movs	r0, #169	@ 0xa9
 8004016:	f7ff fefa 	bl	8003e0e <send_cmd>
 800401a:	4603      	mov	r3, r0
 800401c:	2b01      	cmp	r3, #1
 800401e:	d804      	bhi.n	800402a <USER_SPI_initialize+0x13e>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 (ACMD41(0)) */
 8004020:	2302      	movs	r3, #2
 8004022:	737b      	strb	r3, [r7, #13]
 8004024:	23a9      	movs	r3, #169	@ 0xa9
 8004026:	73bb      	strb	r3, [r7, #14]
 8004028:	e003      	b.n	8004032 <USER_SPI_initialize+0x146>
			} else {
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 (CMD1(0)) */
 800402a:	2301      	movs	r3, #1
 800402c:	737b      	strb	r3, [r7, #13]
 800402e:	2301      	movs	r3, #1
 8004030:	73bb      	strb	r3, [r7, #14]
			}
			while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;		/* Wait for end of initialization */
 8004032:	bf00      	nop
 8004034:	f7ff fde4 	bl	8003c00 <SPI_Timer_Status>
 8004038:	4603      	mov	r3, r0
 800403a:	2b00      	cmp	r3, #0
 800403c:	d007      	beq.n	800404e <USER_SPI_initialize+0x162>
 800403e:	7bbb      	ldrb	r3, [r7, #14]
 8004040:	2100      	movs	r1, #0
 8004042:	4618      	mov	r0, r3
 8004044:	f7ff fee3 	bl	8003e0e <send_cmd>
 8004048:	4603      	mov	r3, r0
 800404a:	2b00      	cmp	r3, #0
 800404c:	d1f2      	bne.n	8004034 <USER_SPI_initialize+0x148>
			if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)	/* Set block length: 512 */
 800404e:	f7ff fdd7 	bl	8003c00 <SPI_Timer_Status>
 8004052:	4603      	mov	r3, r0
 8004054:	2b00      	cmp	r3, #0
 8004056:	d007      	beq.n	8004068 <USER_SPI_initialize+0x17c>
 8004058:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800405c:	2010      	movs	r0, #16
 800405e:	f7ff fed6 	bl	8003e0e <send_cmd>
 8004062:	4603      	mov	r3, r0
 8004064:	2b00      	cmp	r3, #0
 8004066:	d001      	beq.n	800406c <USER_SPI_initialize+0x180>
				ty = 0;
 8004068:	2300      	movs	r3, #0
 800406a:	737b      	strb	r3, [r7, #13]
		}
	}
	CardType = ty;	/* Card type */
 800406c:	4a14      	ldr	r2, [pc, #80]	@ (80040c0 <USER_SPI_initialize+0x1d4>)
 800406e:	7b7b      	ldrb	r3, [r7, #13]
 8004070:	7013      	strb	r3, [r2, #0]
	despiselect();
 8004072:	f7ff fe45 	bl	8003d00 <despiselect>

	if (ty) {			/* OK */
 8004076:	7b7b      	ldrb	r3, [r7, #13]
 8004078:	2b00      	cmp	r3, #0
 800407a:	d012      	beq.n	80040a2 <USER_SPI_initialize+0x1b6>
		FCLK_FAST();			/* Set fast clock */
 800407c:	4b0f      	ldr	r3, [pc, #60]	@ (80040bc <USER_SPI_initialize+0x1d0>)
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 8004086:	4b0d      	ldr	r3, [pc, #52]	@ (80040bc <USER_SPI_initialize+0x1d0>)
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	f042 0210 	orr.w	r2, r2, #16
 800408e:	601a      	str	r2, [r3, #0]
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
 8004090:	4b09      	ldr	r3, [pc, #36]	@ (80040b8 <USER_SPI_initialize+0x1cc>)
 8004092:	781b      	ldrb	r3, [r3, #0]
 8004094:	b2db      	uxtb	r3, r3
 8004096:	f023 0301 	bic.w	r3, r3, #1
 800409a:	b2da      	uxtb	r2, r3
 800409c:	4b06      	ldr	r3, [pc, #24]	@ (80040b8 <USER_SPI_initialize+0x1cc>)
 800409e:	701a      	strb	r2, [r3, #0]
 80040a0:	e002      	b.n	80040a8 <USER_SPI_initialize+0x1bc>
	} else {			/* Failed */
		Stat = STA_NOINIT;
 80040a2:	4b05      	ldr	r3, [pc, #20]	@ (80040b8 <USER_SPI_initialize+0x1cc>)
 80040a4:	2201      	movs	r2, #1
 80040a6:	701a      	strb	r2, [r3, #0]
	}

	return Stat;
 80040a8:	4b03      	ldr	r3, [pc, #12]	@ (80040b8 <USER_SPI_initialize+0x1cc>)
 80040aa:	781b      	ldrb	r3, [r3, #0]
 80040ac:	b2db      	uxtb	r3, r3
}
 80040ae:	4618      	mov	r0, r3
 80040b0:	3714      	adds	r7, #20
 80040b2:	46bd      	mov	sp, r7
 80040b4:	bd90      	pop	{r4, r7, pc}
 80040b6:	bf00      	nop
 80040b8:	20000020 	.word	0x20000020
 80040bc:	200000d8 	.word	0x200000d8
 80040c0:	200002a4 	.word	0x200002a4

080040c4 <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status (
	BYTE drv		/* Physical drive number (0) */
)
{
 80040c4:	b480      	push	{r7}
 80040c6:	b083      	sub	sp, #12
 80040c8:	af00      	add	r7, sp, #0
 80040ca:	4603      	mov	r3, r0
 80040cc:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;		/* Supports only drive 0 */
 80040ce:	79fb      	ldrb	r3, [r7, #7]
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d001      	beq.n	80040d8 <USER_SPI_status+0x14>
 80040d4:	2301      	movs	r3, #1
 80040d6:	e002      	b.n	80040de <USER_SPI_status+0x1a>

	return Stat;	/* Return disk status */
 80040d8:	4b04      	ldr	r3, [pc, #16]	@ (80040ec <USER_SPI_status+0x28>)
 80040da:	781b      	ldrb	r3, [r3, #0]
 80040dc:	b2db      	uxtb	r3, r3
}
 80040de:	4618      	mov	r0, r3
 80040e0:	370c      	adds	r7, #12
 80040e2:	46bd      	mov	sp, r7
 80040e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e8:	4770      	bx	lr
 80040ea:	bf00      	nop
 80040ec:	20000020 	.word	0x20000020

080040f0 <USER_SPI_read>:
	BYTE drv,		/* Physical drive number (0) */
	BYTE *buff,		/* Pointer to the data buffer to store read data */
	DWORD sector,	/* Start sector number (LBA) */
	UINT count		/* Number of sectors to read (1..128) */
)
{
 80040f0:	b580      	push	{r7, lr}
 80040f2:	b084      	sub	sp, #16
 80040f4:	af00      	add	r7, sp, #0
 80040f6:	60b9      	str	r1, [r7, #8]
 80040f8:	607a      	str	r2, [r7, #4]
 80040fa:	603b      	str	r3, [r7, #0]
 80040fc:	4603      	mov	r3, r0
 80040fe:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8004100:	7bfb      	ldrb	r3, [r7, #15]
 8004102:	2b00      	cmp	r3, #0
 8004104:	d102      	bne.n	800410c <USER_SPI_read+0x1c>
 8004106:	683b      	ldr	r3, [r7, #0]
 8004108:	2b00      	cmp	r3, #0
 800410a:	d101      	bne.n	8004110 <USER_SPI_read+0x20>
 800410c:	2304      	movs	r3, #4
 800410e:	e04d      	b.n	80041ac <USER_SPI_read+0xbc>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8004110:	4b28      	ldr	r3, [pc, #160]	@ (80041b4 <USER_SPI_read+0xc4>)
 8004112:	781b      	ldrb	r3, [r3, #0]
 8004114:	b2db      	uxtb	r3, r3
 8004116:	f003 0301 	and.w	r3, r3, #1
 800411a:	2b00      	cmp	r3, #0
 800411c:	d001      	beq.n	8004122 <USER_SPI_read+0x32>
 800411e:	2303      	movs	r3, #3
 8004120:	e044      	b.n	80041ac <USER_SPI_read+0xbc>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ot BA conversion (byte addressing cards) */
 8004122:	4b25      	ldr	r3, [pc, #148]	@ (80041b8 <USER_SPI_read+0xc8>)
 8004124:	781b      	ldrb	r3, [r3, #0]
 8004126:	f003 0308 	and.w	r3, r3, #8
 800412a:	2b00      	cmp	r3, #0
 800412c:	d102      	bne.n	8004134 <USER_SPI_read+0x44>
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	025b      	lsls	r3, r3, #9
 8004132:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector read */
 8004134:	683b      	ldr	r3, [r7, #0]
 8004136:	2b01      	cmp	r3, #1
 8004138:	d111      	bne.n	800415e <USER_SPI_read+0x6e>
		if ((send_cmd(CMD17, sector) == 0)	/* READ_SINGLE_BLOCK */
 800413a:	6879      	ldr	r1, [r7, #4]
 800413c:	2011      	movs	r0, #17
 800413e:	f7ff fe66 	bl	8003e0e <send_cmd>
 8004142:	4603      	mov	r3, r0
 8004144:	2b00      	cmp	r3, #0
 8004146:	d129      	bne.n	800419c <USER_SPI_read+0xac>
			&& rcvr_datablock(buff, 512)) {
 8004148:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800414c:	68b8      	ldr	r0, [r7, #8]
 800414e:	f7ff fe03 	bl	8003d58 <rcvr_datablock>
 8004152:	4603      	mov	r3, r0
 8004154:	2b00      	cmp	r3, #0
 8004156:	d021      	beq.n	800419c <USER_SPI_read+0xac>
			count = 0;
 8004158:	2300      	movs	r3, #0
 800415a:	603b      	str	r3, [r7, #0]
 800415c:	e01e      	b.n	800419c <USER_SPI_read+0xac>
		}
	}
	else {				/* Multiple sector read */
		if (send_cmd(CMD18, sector) == 0) {	/* READ_MULTIPLE_BLOCK */
 800415e:	6879      	ldr	r1, [r7, #4]
 8004160:	2012      	movs	r0, #18
 8004162:	f7ff fe54 	bl	8003e0e <send_cmd>
 8004166:	4603      	mov	r3, r0
 8004168:	2b00      	cmp	r3, #0
 800416a:	d117      	bne.n	800419c <USER_SPI_read+0xac>
			do {
				if (!rcvr_datablock(buff, 512)) break;
 800416c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8004170:	68b8      	ldr	r0, [r7, #8]
 8004172:	f7ff fdf1 	bl	8003d58 <rcvr_datablock>
 8004176:	4603      	mov	r3, r0
 8004178:	2b00      	cmp	r3, #0
 800417a:	d00a      	beq.n	8004192 <USER_SPI_read+0xa2>
				buff += 512;
 800417c:	68bb      	ldr	r3, [r7, #8]
 800417e:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8004182:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8004184:	683b      	ldr	r3, [r7, #0]
 8004186:	3b01      	subs	r3, #1
 8004188:	603b      	str	r3, [r7, #0]
 800418a:	683b      	ldr	r3, [r7, #0]
 800418c:	2b00      	cmp	r3, #0
 800418e:	d1ed      	bne.n	800416c <USER_SPI_read+0x7c>
 8004190:	e000      	b.n	8004194 <USER_SPI_read+0xa4>
				if (!rcvr_datablock(buff, 512)) break;
 8004192:	bf00      	nop
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
 8004194:	2100      	movs	r1, #0
 8004196:	200c      	movs	r0, #12
 8004198:	f7ff fe39 	bl	8003e0e <send_cmd>
		}
	}
	despiselect();
 800419c:	f7ff fdb0 	bl	8003d00 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 80041a0:	683b      	ldr	r3, [r7, #0]
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	bf14      	ite	ne
 80041a6:	2301      	movne	r3, #1
 80041a8:	2300      	moveq	r3, #0
 80041aa:	b2db      	uxtb	r3, r3
}
 80041ac:	4618      	mov	r0, r3
 80041ae:	3710      	adds	r7, #16
 80041b0:	46bd      	mov	sp, r7
 80041b2:	bd80      	pop	{r7, pc}
 80041b4:	20000020 	.word	0x20000020
 80041b8:	200002a4 	.word	0x200002a4

080041bc <USER_SPI_write>:
	BYTE drv,			/* Physical drive number (0) */
	const BYTE *buff,	/* Ponter to the data to write */
	DWORD sector,		/* Start sector number (LBA) */
	UINT count			/* Number of sectors to write (1..128) */
)
{
 80041bc:	b580      	push	{r7, lr}
 80041be:	b084      	sub	sp, #16
 80041c0:	af00      	add	r7, sp, #0
 80041c2:	60b9      	str	r1, [r7, #8]
 80041c4:	607a      	str	r2, [r7, #4]
 80041c6:	603b      	str	r3, [r7, #0]
 80041c8:	4603      	mov	r3, r0
 80041ca:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 80041cc:	7bfb      	ldrb	r3, [r7, #15]
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d102      	bne.n	80041d8 <USER_SPI_write+0x1c>
 80041d2:	683b      	ldr	r3, [r7, #0]
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d101      	bne.n	80041dc <USER_SPI_write+0x20>
 80041d8:	2304      	movs	r3, #4
 80041da:	e063      	b.n	80042a4 <USER_SPI_write+0xe8>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check drive status */
 80041dc:	4b33      	ldr	r3, [pc, #204]	@ (80042ac <USER_SPI_write+0xf0>)
 80041de:	781b      	ldrb	r3, [r3, #0]
 80041e0:	b2db      	uxtb	r3, r3
 80041e2:	f003 0301 	and.w	r3, r3, #1
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d001      	beq.n	80041ee <USER_SPI_write+0x32>
 80041ea:	2303      	movs	r3, #3
 80041ec:	e05a      	b.n	80042a4 <USER_SPI_write+0xe8>
	if (Stat & STA_PROTECT) return RES_WRPRT;	/* Check write protect */
 80041ee:	4b2f      	ldr	r3, [pc, #188]	@ (80042ac <USER_SPI_write+0xf0>)
 80041f0:	781b      	ldrb	r3, [r3, #0]
 80041f2:	b2db      	uxtb	r3, r3
 80041f4:	f003 0304 	and.w	r3, r3, #4
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d001      	beq.n	8004200 <USER_SPI_write+0x44>
 80041fc:	2302      	movs	r3, #2
 80041fe:	e051      	b.n	80042a4 <USER_SPI_write+0xe8>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ==> BA conversion (byte addressing cards) */
 8004200:	4b2b      	ldr	r3, [pc, #172]	@ (80042b0 <USER_SPI_write+0xf4>)
 8004202:	781b      	ldrb	r3, [r3, #0]
 8004204:	f003 0308 	and.w	r3, r3, #8
 8004208:	2b00      	cmp	r3, #0
 800420a:	d102      	bne.n	8004212 <USER_SPI_write+0x56>
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	025b      	lsls	r3, r3, #9
 8004210:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector write */
 8004212:	683b      	ldr	r3, [r7, #0]
 8004214:	2b01      	cmp	r3, #1
 8004216:	d110      	bne.n	800423a <USER_SPI_write+0x7e>
		if ((send_cmd(CMD24, sector) == 0)	/* WRITE_BLOCK */
 8004218:	6879      	ldr	r1, [r7, #4]
 800421a:	2018      	movs	r0, #24
 800421c:	f7ff fdf7 	bl	8003e0e <send_cmd>
 8004220:	4603      	mov	r3, r0
 8004222:	2b00      	cmp	r3, #0
 8004224:	d136      	bne.n	8004294 <USER_SPI_write+0xd8>
			&& xmit_datablock(buff, 0xFE)) {
 8004226:	21fe      	movs	r1, #254	@ 0xfe
 8004228:	68b8      	ldr	r0, [r7, #8]
 800422a:	f7ff fdbe 	bl	8003daa <xmit_datablock>
 800422e:	4603      	mov	r3, r0
 8004230:	2b00      	cmp	r3, #0
 8004232:	d02f      	beq.n	8004294 <USER_SPI_write+0xd8>
			count = 0;
 8004234:	2300      	movs	r3, #0
 8004236:	603b      	str	r3, [r7, #0]
 8004238:	e02c      	b.n	8004294 <USER_SPI_write+0xd8>
		}
	}
	else {				/* Multiple sector write */
		if (CardType & CT_SDC) send_cmd(ACMD23, count);	/* Predefine number of sectors */
 800423a:	4b1d      	ldr	r3, [pc, #116]	@ (80042b0 <USER_SPI_write+0xf4>)
 800423c:	781b      	ldrb	r3, [r3, #0]
 800423e:	f003 0306 	and.w	r3, r3, #6
 8004242:	2b00      	cmp	r3, #0
 8004244:	d003      	beq.n	800424e <USER_SPI_write+0x92>
 8004246:	6839      	ldr	r1, [r7, #0]
 8004248:	2097      	movs	r0, #151	@ 0x97
 800424a:	f7ff fde0 	bl	8003e0e <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {	/* WRITE_MULTIPLE_BLOCK */
 800424e:	6879      	ldr	r1, [r7, #4]
 8004250:	2019      	movs	r0, #25
 8004252:	f7ff fddc 	bl	8003e0e <send_cmd>
 8004256:	4603      	mov	r3, r0
 8004258:	2b00      	cmp	r3, #0
 800425a:	d11b      	bne.n	8004294 <USER_SPI_write+0xd8>
			do {
				if (!xmit_datablock(buff, 0xFC)) break;
 800425c:	21fc      	movs	r1, #252	@ 0xfc
 800425e:	68b8      	ldr	r0, [r7, #8]
 8004260:	f7ff fda3 	bl	8003daa <xmit_datablock>
 8004264:	4603      	mov	r3, r0
 8004266:	2b00      	cmp	r3, #0
 8004268:	d00a      	beq.n	8004280 <USER_SPI_write+0xc4>
				buff += 512;
 800426a:	68bb      	ldr	r3, [r7, #8]
 800426c:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8004270:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8004272:	683b      	ldr	r3, [r7, #0]
 8004274:	3b01      	subs	r3, #1
 8004276:	603b      	str	r3, [r7, #0]
 8004278:	683b      	ldr	r3, [r7, #0]
 800427a:	2b00      	cmp	r3, #0
 800427c:	d1ee      	bne.n	800425c <USER_SPI_write+0xa0>
 800427e:	e000      	b.n	8004282 <USER_SPI_write+0xc6>
				if (!xmit_datablock(buff, 0xFC)) break;
 8004280:	bf00      	nop
			if (!xmit_datablock(0, 0xFD)) count = 1;	/* STOP_TRAN token */
 8004282:	21fd      	movs	r1, #253	@ 0xfd
 8004284:	2000      	movs	r0, #0
 8004286:	f7ff fd90 	bl	8003daa <xmit_datablock>
 800428a:	4603      	mov	r3, r0
 800428c:	2b00      	cmp	r3, #0
 800428e:	d101      	bne.n	8004294 <USER_SPI_write+0xd8>
 8004290:	2301      	movs	r3, #1
 8004292:	603b      	str	r3, [r7, #0]
		}
	}
	despiselect();
 8004294:	f7ff fd34 	bl	8003d00 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8004298:	683b      	ldr	r3, [r7, #0]
 800429a:	2b00      	cmp	r3, #0
 800429c:	bf14      	ite	ne
 800429e:	2301      	movne	r3, #1
 80042a0:	2300      	moveq	r3, #0
 80042a2:	b2db      	uxtb	r3, r3
}
 80042a4:	4618      	mov	r0, r3
 80042a6:	3710      	adds	r7, #16
 80042a8:	46bd      	mov	sp, r7
 80042aa:	bd80      	pop	{r7, pc}
 80042ac:	20000020 	.word	0x20000020
 80042b0:	200002a4 	.word	0x200002a4

080042b4 <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
	BYTE drv,		/* Physical drive number (0) */
	BYTE cmd,		/* Control command code */
	void *buff		/* Pointer to the conrtol data */
)
{
 80042b4:	b580      	push	{r7, lr}
 80042b6:	b08c      	sub	sp, #48	@ 0x30
 80042b8:	af00      	add	r7, sp, #0
 80042ba:	4603      	mov	r3, r0
 80042bc:	603a      	str	r2, [r7, #0]
 80042be:	71fb      	strb	r3, [r7, #7]
 80042c0:	460b      	mov	r3, r1
 80042c2:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	BYTE n, csd[16];
	DWORD *dp, st, ed, csize;


	if (drv) return RES_PARERR;					/* Check parameter */
 80042c4:	79fb      	ldrb	r3, [r7, #7]
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d001      	beq.n	80042ce <USER_SPI_ioctl+0x1a>
 80042ca:	2304      	movs	r3, #4
 80042cc:	e15a      	b.n	8004584 <USER_SPI_ioctl+0x2d0>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 80042ce:	4baf      	ldr	r3, [pc, #700]	@ (800458c <USER_SPI_ioctl+0x2d8>)
 80042d0:	781b      	ldrb	r3, [r3, #0]
 80042d2:	b2db      	uxtb	r3, r3
 80042d4:	f003 0301 	and.w	r3, r3, #1
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d001      	beq.n	80042e0 <USER_SPI_ioctl+0x2c>
 80042dc:	2303      	movs	r3, #3
 80042de:	e151      	b.n	8004584 <USER_SPI_ioctl+0x2d0>

	res = RES_ERROR;
 80042e0:	2301      	movs	r3, #1
 80042e2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

	switch (cmd) {
 80042e6:	79bb      	ldrb	r3, [r7, #6]
 80042e8:	2b04      	cmp	r3, #4
 80042ea:	f200 8136 	bhi.w	800455a <USER_SPI_ioctl+0x2a6>
 80042ee:	a201      	add	r2, pc, #4	@ (adr r2, 80042f4 <USER_SPI_ioctl+0x40>)
 80042f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042f4:	08004309 	.word	0x08004309
 80042f8:	0800431d 	.word	0x0800431d
 80042fc:	0800455b 	.word	0x0800455b
 8004300:	080043c9 	.word	0x080043c9
 8004304:	080044bf 	.word	0x080044bf
	case CTRL_SYNC :		/* Wait for end of internal write process of the drive */
		if (spiselect()) res = RES_OK;
 8004308:	f7ff fd0a 	bl	8003d20 <spiselect>
 800430c:	4603      	mov	r3, r0
 800430e:	2b00      	cmp	r3, #0
 8004310:	f000 8127 	beq.w	8004562 <USER_SPI_ioctl+0x2ae>
 8004314:	2300      	movs	r3, #0
 8004316:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		break;
 800431a:	e122      	b.n	8004562 <USER_SPI_ioctl+0x2ae>

	case GET_SECTOR_COUNT :	/* Get drive capacity in unit of sector (DWORD) */
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 800431c:	2100      	movs	r1, #0
 800431e:	2009      	movs	r0, #9
 8004320:	f7ff fd75 	bl	8003e0e <send_cmd>
 8004324:	4603      	mov	r3, r0
 8004326:	2b00      	cmp	r3, #0
 8004328:	f040 811d 	bne.w	8004566 <USER_SPI_ioctl+0x2b2>
 800432c:	f107 030c 	add.w	r3, r7, #12
 8004330:	2110      	movs	r1, #16
 8004332:	4618      	mov	r0, r3
 8004334:	f7ff fd10 	bl	8003d58 <rcvr_datablock>
 8004338:	4603      	mov	r3, r0
 800433a:	2b00      	cmp	r3, #0
 800433c:	f000 8113 	beq.w	8004566 <USER_SPI_ioctl+0x2b2>
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 8004340:	7b3b      	ldrb	r3, [r7, #12]
 8004342:	099b      	lsrs	r3, r3, #6
 8004344:	b2db      	uxtb	r3, r3
 8004346:	2b01      	cmp	r3, #1
 8004348:	d111      	bne.n	800436e <USER_SPI_ioctl+0xba>
				csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 800434a:	7d7b      	ldrb	r3, [r7, #21]
 800434c:	461a      	mov	r2, r3
 800434e:	7d3b      	ldrb	r3, [r7, #20]
 8004350:	021b      	lsls	r3, r3, #8
 8004352:	4413      	add	r3, r2
 8004354:	461a      	mov	r2, r3
 8004356:	7cfb      	ldrb	r3, [r7, #19]
 8004358:	041b      	lsls	r3, r3, #16
 800435a:	f403 137c 	and.w	r3, r3, #4128768	@ 0x3f0000
 800435e:	4413      	add	r3, r2
 8004360:	3301      	adds	r3, #1
 8004362:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << 10;
 8004364:	69fb      	ldr	r3, [r7, #28]
 8004366:	029a      	lsls	r2, r3, #10
 8004368:	683b      	ldr	r3, [r7, #0]
 800436a:	601a      	str	r2, [r3, #0]
 800436c:	e028      	b.n	80043c0 <USER_SPI_ioctl+0x10c>
			} else {					/* SDC ver 1.XX or MMC ver 3 */
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 800436e:	7c7b      	ldrb	r3, [r7, #17]
 8004370:	f003 030f 	and.w	r3, r3, #15
 8004374:	b2da      	uxtb	r2, r3
 8004376:	7dbb      	ldrb	r3, [r7, #22]
 8004378:	09db      	lsrs	r3, r3, #7
 800437a:	b2db      	uxtb	r3, r3
 800437c:	4413      	add	r3, r2
 800437e:	b2da      	uxtb	r2, r3
 8004380:	7d7b      	ldrb	r3, [r7, #21]
 8004382:	005b      	lsls	r3, r3, #1
 8004384:	b2db      	uxtb	r3, r3
 8004386:	f003 0306 	and.w	r3, r3, #6
 800438a:	b2db      	uxtb	r3, r3
 800438c:	4413      	add	r3, r2
 800438e:	b2db      	uxtb	r3, r3
 8004390:	3302      	adds	r3, #2
 8004392:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 8004396:	7d3b      	ldrb	r3, [r7, #20]
 8004398:	099b      	lsrs	r3, r3, #6
 800439a:	b2db      	uxtb	r3, r3
 800439c:	461a      	mov	r2, r3
 800439e:	7cfb      	ldrb	r3, [r7, #19]
 80043a0:	009b      	lsls	r3, r3, #2
 80043a2:	441a      	add	r2, r3
 80043a4:	7cbb      	ldrb	r3, [r7, #18]
 80043a6:	029b      	lsls	r3, r3, #10
 80043a8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80043ac:	4413      	add	r3, r2
 80043ae:	3301      	adds	r3, #1
 80043b0:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << (n - 9);
 80043b2:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80043b6:	3b09      	subs	r3, #9
 80043b8:	69fa      	ldr	r2, [r7, #28]
 80043ba:	409a      	lsls	r2, r3
 80043bc:	683b      	ldr	r3, [r7, #0]
 80043be:	601a      	str	r2, [r3, #0]
			}
			res = RES_OK;
 80043c0:	2300      	movs	r3, #0
 80043c2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
		break;
 80043c6:	e0ce      	b.n	8004566 <USER_SPI_ioctl+0x2b2>

	case GET_BLOCK_SIZE :	/* Get erase block size in unit of sector (DWORD) */
		if (CardType & CT_SD2) {	/* SDC ver 2.00 */
 80043c8:	4b71      	ldr	r3, [pc, #452]	@ (8004590 <USER_SPI_ioctl+0x2dc>)
 80043ca:	781b      	ldrb	r3, [r3, #0]
 80043cc:	f003 0304 	and.w	r3, r3, #4
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d031      	beq.n	8004438 <USER_SPI_ioctl+0x184>
			if (send_cmd(ACMD13, 0) == 0) {	/* Read SD status */
 80043d4:	2100      	movs	r1, #0
 80043d6:	208d      	movs	r0, #141	@ 0x8d
 80043d8:	f7ff fd19 	bl	8003e0e <send_cmd>
 80043dc:	4603      	mov	r3, r0
 80043de:	2b00      	cmp	r3, #0
 80043e0:	f040 80c3 	bne.w	800456a <USER_SPI_ioctl+0x2b6>
				xchg_spi(0xFF);
 80043e4:	20ff      	movs	r0, #255	@ 0xff
 80043e6:	f7ff fc21 	bl	8003c2c <xchg_spi>
				if (rcvr_datablock(csd, 16)) {				/* Read partial block */
 80043ea:	f107 030c 	add.w	r3, r7, #12
 80043ee:	2110      	movs	r1, #16
 80043f0:	4618      	mov	r0, r3
 80043f2:	f7ff fcb1 	bl	8003d58 <rcvr_datablock>
 80043f6:	4603      	mov	r3, r0
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	f000 80b6 	beq.w	800456a <USER_SPI_ioctl+0x2b6>
					for (n = 64 - 16; n; n--) xchg_spi(0xFF);	/* Purge trailing data */
 80043fe:	2330      	movs	r3, #48	@ 0x30
 8004400:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8004404:	e007      	b.n	8004416 <USER_SPI_ioctl+0x162>
 8004406:	20ff      	movs	r0, #255	@ 0xff
 8004408:	f7ff fc10 	bl	8003c2c <xchg_spi>
 800440c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004410:	3b01      	subs	r3, #1
 8004412:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8004416:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800441a:	2b00      	cmp	r3, #0
 800441c:	d1f3      	bne.n	8004406 <USER_SPI_ioctl+0x152>
					*(DWORD*)buff = 16UL << (csd[10] >> 4);
 800441e:	7dbb      	ldrb	r3, [r7, #22]
 8004420:	091b      	lsrs	r3, r3, #4
 8004422:	b2db      	uxtb	r3, r3
 8004424:	461a      	mov	r2, r3
 8004426:	2310      	movs	r3, #16
 8004428:	fa03 f202 	lsl.w	r2, r3, r2
 800442c:	683b      	ldr	r3, [r7, #0]
 800442e:	601a      	str	r2, [r3, #0]
					res = RES_OK;
 8004430:	2300      	movs	r3, #0
 8004432:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
				}
				res = RES_OK;
			}
		}
		break;
 8004436:	e098      	b.n	800456a <USER_SPI_ioctl+0x2b6>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {	/* Read CSD */
 8004438:	2100      	movs	r1, #0
 800443a:	2009      	movs	r0, #9
 800443c:	f7ff fce7 	bl	8003e0e <send_cmd>
 8004440:	4603      	mov	r3, r0
 8004442:	2b00      	cmp	r3, #0
 8004444:	f040 8091 	bne.w	800456a <USER_SPI_ioctl+0x2b6>
 8004448:	f107 030c 	add.w	r3, r7, #12
 800444c:	2110      	movs	r1, #16
 800444e:	4618      	mov	r0, r3
 8004450:	f7ff fc82 	bl	8003d58 <rcvr_datablock>
 8004454:	4603      	mov	r3, r0
 8004456:	2b00      	cmp	r3, #0
 8004458:	f000 8087 	beq.w	800456a <USER_SPI_ioctl+0x2b6>
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 800445c:	4b4c      	ldr	r3, [pc, #304]	@ (8004590 <USER_SPI_ioctl+0x2dc>)
 800445e:	781b      	ldrb	r3, [r3, #0]
 8004460:	f003 0302 	and.w	r3, r3, #2
 8004464:	2b00      	cmp	r3, #0
 8004466:	d012      	beq.n	800448e <USER_SPI_ioctl+0x1da>
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 8004468:	7dbb      	ldrb	r3, [r7, #22]
 800446a:	005b      	lsls	r3, r3, #1
 800446c:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 8004470:	7dfa      	ldrb	r2, [r7, #23]
 8004472:	09d2      	lsrs	r2, r2, #7
 8004474:	b2d2      	uxtb	r2, r2
 8004476:	4413      	add	r3, r2
 8004478:	1c5a      	adds	r2, r3, #1
 800447a:	7e7b      	ldrb	r3, [r7, #25]
 800447c:	099b      	lsrs	r3, r3, #6
 800447e:	b2db      	uxtb	r3, r3
 8004480:	3b01      	subs	r3, #1
 8004482:	fa02 f303 	lsl.w	r3, r2, r3
 8004486:	461a      	mov	r2, r3
 8004488:	683b      	ldr	r3, [r7, #0]
 800448a:	601a      	str	r2, [r3, #0]
 800448c:	e013      	b.n	80044b6 <USER_SPI_ioctl+0x202>
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 800448e:	7dbb      	ldrb	r3, [r7, #22]
 8004490:	109b      	asrs	r3, r3, #2
 8004492:	b29b      	uxth	r3, r3
 8004494:	f003 031f 	and.w	r3, r3, #31
 8004498:	3301      	adds	r3, #1
 800449a:	7dfa      	ldrb	r2, [r7, #23]
 800449c:	00d2      	lsls	r2, r2, #3
 800449e:	f002 0218 	and.w	r2, r2, #24
 80044a2:	7df9      	ldrb	r1, [r7, #23]
 80044a4:	0949      	lsrs	r1, r1, #5
 80044a6:	b2c9      	uxtb	r1, r1
 80044a8:	440a      	add	r2, r1
 80044aa:	3201      	adds	r2, #1
 80044ac:	fb02 f303 	mul.w	r3, r2, r3
 80044b0:	461a      	mov	r2, r3
 80044b2:	683b      	ldr	r3, [r7, #0]
 80044b4:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 80044b6:	2300      	movs	r3, #0
 80044b8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		break;
 80044bc:	e055      	b.n	800456a <USER_SPI_ioctl+0x2b6>

	case CTRL_TRIM :	/* Erase a block of sectors (used when _USE_ERASE == 1) */
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 80044be:	4b34      	ldr	r3, [pc, #208]	@ (8004590 <USER_SPI_ioctl+0x2dc>)
 80044c0:	781b      	ldrb	r3, [r3, #0]
 80044c2:	f003 0306 	and.w	r3, r3, #6
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d051      	beq.n	800456e <USER_SPI_ioctl+0x2ba>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 80044ca:	f107 020c 	add.w	r2, r7, #12
 80044ce:	79fb      	ldrb	r3, [r7, #7]
 80044d0:	210b      	movs	r1, #11
 80044d2:	4618      	mov	r0, r3
 80044d4:	f7ff feee 	bl	80042b4 <USER_SPI_ioctl>
 80044d8:	4603      	mov	r3, r0
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d149      	bne.n	8004572 <USER_SPI_ioctl+0x2be>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 80044de:	7b3b      	ldrb	r3, [r7, #12]
 80044e0:	099b      	lsrs	r3, r3, #6
 80044e2:	b2db      	uxtb	r3, r3
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d104      	bne.n	80044f2 <USER_SPI_ioctl+0x23e>
 80044e8:	7dbb      	ldrb	r3, [r7, #22]
 80044ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d041      	beq.n	8004576 <USER_SPI_ioctl+0x2c2>
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
 80044f2:	683b      	ldr	r3, [r7, #0]
 80044f4:	623b      	str	r3, [r7, #32]
 80044f6:	6a3b      	ldr	r3, [r7, #32]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	62bb      	str	r3, [r7, #40]	@ 0x28
 80044fc:	6a3b      	ldr	r3, [r7, #32]
 80044fe:	685b      	ldr	r3, [r3, #4]
 8004500:	627b      	str	r3, [r7, #36]	@ 0x24
		if (!(CardType & CT_BLOCK)) {
 8004502:	4b23      	ldr	r3, [pc, #140]	@ (8004590 <USER_SPI_ioctl+0x2dc>)
 8004504:	781b      	ldrb	r3, [r3, #0]
 8004506:	f003 0308 	and.w	r3, r3, #8
 800450a:	2b00      	cmp	r3, #0
 800450c:	d105      	bne.n	800451a <USER_SPI_ioctl+0x266>
			st *= 512; ed *= 512;
 800450e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004510:	025b      	lsls	r3, r3, #9
 8004512:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004514:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004516:	025b      	lsls	r3, r3, #9
 8004518:	627b      	str	r3, [r7, #36]	@ 0x24
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 800451a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800451c:	2020      	movs	r0, #32
 800451e:	f7ff fc76 	bl	8003e0e <send_cmd>
 8004522:	4603      	mov	r3, r0
 8004524:	2b00      	cmp	r3, #0
 8004526:	d128      	bne.n	800457a <USER_SPI_ioctl+0x2c6>
 8004528:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800452a:	2021      	movs	r0, #33	@ 0x21
 800452c:	f7ff fc6f 	bl	8003e0e <send_cmd>
 8004530:	4603      	mov	r3, r0
 8004532:	2b00      	cmp	r3, #0
 8004534:	d121      	bne.n	800457a <USER_SPI_ioctl+0x2c6>
 8004536:	2100      	movs	r1, #0
 8004538:	2026      	movs	r0, #38	@ 0x26
 800453a:	f7ff fc68 	bl	8003e0e <send_cmd>
 800453e:	4603      	mov	r3, r0
 8004540:	2b00      	cmp	r3, #0
 8004542:	d11a      	bne.n	800457a <USER_SPI_ioctl+0x2c6>
 8004544:	f247 5030 	movw	r0, #30000	@ 0x7530
 8004548:	f7ff fbb6 	bl	8003cb8 <wait_ready>
 800454c:	4603      	mov	r3, r0
 800454e:	2b00      	cmp	r3, #0
 8004550:	d013      	beq.n	800457a <USER_SPI_ioctl+0x2c6>
			res = RES_OK;	/* FatFs does not check result of this command */
 8004552:	2300      	movs	r3, #0
 8004554:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
		break;
 8004558:	e00f      	b.n	800457a <USER_SPI_ioctl+0x2c6>

	default:
		res = RES_PARERR;
 800455a:	2304      	movs	r3, #4
 800455c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8004560:	e00c      	b.n	800457c <USER_SPI_ioctl+0x2c8>
		break;
 8004562:	bf00      	nop
 8004564:	e00a      	b.n	800457c <USER_SPI_ioctl+0x2c8>
		break;
 8004566:	bf00      	nop
 8004568:	e008      	b.n	800457c <USER_SPI_ioctl+0x2c8>
		break;
 800456a:	bf00      	nop
 800456c:	e006      	b.n	800457c <USER_SPI_ioctl+0x2c8>
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 800456e:	bf00      	nop
 8004570:	e004      	b.n	800457c <USER_SPI_ioctl+0x2c8>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 8004572:	bf00      	nop
 8004574:	e002      	b.n	800457c <USER_SPI_ioctl+0x2c8>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 8004576:	bf00      	nop
 8004578:	e000      	b.n	800457c <USER_SPI_ioctl+0x2c8>
		break;
 800457a:	bf00      	nop
	}

	despiselect();
 800457c:	f7ff fbc0 	bl	8003d00 <despiselect>

	return res;
 8004580:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8004584:	4618      	mov	r0, r3
 8004586:	3730      	adds	r7, #48	@ 0x30
 8004588:	46bd      	mov	sp, r7
 800458a:	bd80      	pop	{r7, pc}
 800458c:	20000020 	.word	0x20000020
 8004590:	200002a4 	.word	0x200002a4

08004594 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8004594:	b580      	push	{r7, lr}
 8004596:	b084      	sub	sp, #16
 8004598:	af00      	add	r7, sp, #0
 800459a:	4603      	mov	r3, r0
 800459c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800459e:	79fb      	ldrb	r3, [r7, #7]
 80045a0:	4a08      	ldr	r2, [pc, #32]	@ (80045c4 <disk_status+0x30>)
 80045a2:	009b      	lsls	r3, r3, #2
 80045a4:	4413      	add	r3, r2
 80045a6:	685b      	ldr	r3, [r3, #4]
 80045a8:	685b      	ldr	r3, [r3, #4]
 80045aa:	79fa      	ldrb	r2, [r7, #7]
 80045ac:	4905      	ldr	r1, [pc, #20]	@ (80045c4 <disk_status+0x30>)
 80045ae:	440a      	add	r2, r1
 80045b0:	7a12      	ldrb	r2, [r2, #8]
 80045b2:	4610      	mov	r0, r2
 80045b4:	4798      	blx	r3
 80045b6:	4603      	mov	r3, r0
 80045b8:	73fb      	strb	r3, [r7, #15]
  return stat;
 80045ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80045bc:	4618      	mov	r0, r3
 80045be:	3710      	adds	r7, #16
 80045c0:	46bd      	mov	sp, r7
 80045c2:	bd80      	pop	{r7, pc}
 80045c4:	200002d8 	.word	0x200002d8

080045c8 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 80045c8:	b580      	push	{r7, lr}
 80045ca:	b084      	sub	sp, #16
 80045cc:	af00      	add	r7, sp, #0
 80045ce:	4603      	mov	r3, r0
 80045d0:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 80045d2:	2300      	movs	r3, #0
 80045d4:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 80045d6:	79fb      	ldrb	r3, [r7, #7]
 80045d8:	4a0e      	ldr	r2, [pc, #56]	@ (8004614 <disk_initialize+0x4c>)
 80045da:	5cd3      	ldrb	r3, [r2, r3]
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d114      	bne.n	800460a <disk_initialize+0x42>
  {
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 80045e0:	79fb      	ldrb	r3, [r7, #7]
 80045e2:	4a0c      	ldr	r2, [pc, #48]	@ (8004614 <disk_initialize+0x4c>)
 80045e4:	009b      	lsls	r3, r3, #2
 80045e6:	4413      	add	r3, r2
 80045e8:	685b      	ldr	r3, [r3, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	79fa      	ldrb	r2, [r7, #7]
 80045ee:	4909      	ldr	r1, [pc, #36]	@ (8004614 <disk_initialize+0x4c>)
 80045f0:	440a      	add	r2, r1
 80045f2:	7a12      	ldrb	r2, [r2, #8]
 80045f4:	4610      	mov	r0, r2
 80045f6:	4798      	blx	r3
 80045f8:	4603      	mov	r3, r0
 80045fa:	73fb      	strb	r3, [r7, #15]
    if(stat == RES_OK)
 80045fc:	7bfb      	ldrb	r3, [r7, #15]
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d103      	bne.n	800460a <disk_initialize+0x42>
    {
      disk.is_initialized[pdrv] = 1;
 8004602:	79fb      	ldrb	r3, [r7, #7]
 8004604:	4a03      	ldr	r2, [pc, #12]	@ (8004614 <disk_initialize+0x4c>)
 8004606:	2101      	movs	r1, #1
 8004608:	54d1      	strb	r1, [r2, r3]
    }
  }
  return stat;
 800460a:	7bfb      	ldrb	r3, [r7, #15]
}
 800460c:	4618      	mov	r0, r3
 800460e:	3710      	adds	r7, #16
 8004610:	46bd      	mov	sp, r7
 8004612:	bd80      	pop	{r7, pc}
 8004614:	200002d8 	.word	0x200002d8

08004618 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8004618:	b590      	push	{r4, r7, lr}
 800461a:	b087      	sub	sp, #28
 800461c:	af00      	add	r7, sp, #0
 800461e:	60b9      	str	r1, [r7, #8]
 8004620:	607a      	str	r2, [r7, #4]
 8004622:	603b      	str	r3, [r7, #0]
 8004624:	4603      	mov	r3, r0
 8004626:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8004628:	7bfb      	ldrb	r3, [r7, #15]
 800462a:	4a0a      	ldr	r2, [pc, #40]	@ (8004654 <disk_read+0x3c>)
 800462c:	009b      	lsls	r3, r3, #2
 800462e:	4413      	add	r3, r2
 8004630:	685b      	ldr	r3, [r3, #4]
 8004632:	689c      	ldr	r4, [r3, #8]
 8004634:	7bfb      	ldrb	r3, [r7, #15]
 8004636:	4a07      	ldr	r2, [pc, #28]	@ (8004654 <disk_read+0x3c>)
 8004638:	4413      	add	r3, r2
 800463a:	7a18      	ldrb	r0, [r3, #8]
 800463c:	683b      	ldr	r3, [r7, #0]
 800463e:	687a      	ldr	r2, [r7, #4]
 8004640:	68b9      	ldr	r1, [r7, #8]
 8004642:	47a0      	blx	r4
 8004644:	4603      	mov	r3, r0
 8004646:	75fb      	strb	r3, [r7, #23]
  return res;
 8004648:	7dfb      	ldrb	r3, [r7, #23]
}
 800464a:	4618      	mov	r0, r3
 800464c:	371c      	adds	r7, #28
 800464e:	46bd      	mov	sp, r7
 8004650:	bd90      	pop	{r4, r7, pc}
 8004652:	bf00      	nop
 8004654:	200002d8 	.word	0x200002d8

08004658 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8004658:	b590      	push	{r4, r7, lr}
 800465a:	b087      	sub	sp, #28
 800465c:	af00      	add	r7, sp, #0
 800465e:	60b9      	str	r1, [r7, #8]
 8004660:	607a      	str	r2, [r7, #4]
 8004662:	603b      	str	r3, [r7, #0]
 8004664:	4603      	mov	r3, r0
 8004666:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8004668:	7bfb      	ldrb	r3, [r7, #15]
 800466a:	4a0a      	ldr	r2, [pc, #40]	@ (8004694 <disk_write+0x3c>)
 800466c:	009b      	lsls	r3, r3, #2
 800466e:	4413      	add	r3, r2
 8004670:	685b      	ldr	r3, [r3, #4]
 8004672:	68dc      	ldr	r4, [r3, #12]
 8004674:	7bfb      	ldrb	r3, [r7, #15]
 8004676:	4a07      	ldr	r2, [pc, #28]	@ (8004694 <disk_write+0x3c>)
 8004678:	4413      	add	r3, r2
 800467a:	7a18      	ldrb	r0, [r3, #8]
 800467c:	683b      	ldr	r3, [r7, #0]
 800467e:	687a      	ldr	r2, [r7, #4]
 8004680:	68b9      	ldr	r1, [r7, #8]
 8004682:	47a0      	blx	r4
 8004684:	4603      	mov	r3, r0
 8004686:	75fb      	strb	r3, [r7, #23]
  return res;
 8004688:	7dfb      	ldrb	r3, [r7, #23]
}
 800468a:	4618      	mov	r0, r3
 800468c:	371c      	adds	r7, #28
 800468e:	46bd      	mov	sp, r7
 8004690:	bd90      	pop	{r4, r7, pc}
 8004692:	bf00      	nop
 8004694:	200002d8 	.word	0x200002d8

08004698 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8004698:	b580      	push	{r7, lr}
 800469a:	b084      	sub	sp, #16
 800469c:	af00      	add	r7, sp, #0
 800469e:	4603      	mov	r3, r0
 80046a0:	603a      	str	r2, [r7, #0]
 80046a2:	71fb      	strb	r3, [r7, #7]
 80046a4:	460b      	mov	r3, r1
 80046a6:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 80046a8:	79fb      	ldrb	r3, [r7, #7]
 80046aa:	4a09      	ldr	r2, [pc, #36]	@ (80046d0 <disk_ioctl+0x38>)
 80046ac:	009b      	lsls	r3, r3, #2
 80046ae:	4413      	add	r3, r2
 80046b0:	685b      	ldr	r3, [r3, #4]
 80046b2:	691b      	ldr	r3, [r3, #16]
 80046b4:	79fa      	ldrb	r2, [r7, #7]
 80046b6:	4906      	ldr	r1, [pc, #24]	@ (80046d0 <disk_ioctl+0x38>)
 80046b8:	440a      	add	r2, r1
 80046ba:	7a10      	ldrb	r0, [r2, #8]
 80046bc:	79b9      	ldrb	r1, [r7, #6]
 80046be:	683a      	ldr	r2, [r7, #0]
 80046c0:	4798      	blx	r3
 80046c2:	4603      	mov	r3, r0
 80046c4:	73fb      	strb	r3, [r7, #15]
  return res;
 80046c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80046c8:	4618      	mov	r0, r3
 80046ca:	3710      	adds	r7, #16
 80046cc:	46bd      	mov	sp, r7
 80046ce:	bd80      	pop	{r7, pc}
 80046d0:	200002d8 	.word	0x200002d8

080046d4 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 80046d4:	b480      	push	{r7}
 80046d6:	b085      	sub	sp, #20
 80046d8:	af00      	add	r7, sp, #0
 80046da:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	3301      	adds	r3, #1
 80046e0:	781b      	ldrb	r3, [r3, #0]
 80046e2:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 80046e4:	89fb      	ldrh	r3, [r7, #14]
 80046e6:	021b      	lsls	r3, r3, #8
 80046e8:	b21a      	sxth	r2, r3
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	781b      	ldrb	r3, [r3, #0]
 80046ee:	b21b      	sxth	r3, r3
 80046f0:	4313      	orrs	r3, r2
 80046f2:	b21b      	sxth	r3, r3
 80046f4:	81fb      	strh	r3, [r7, #14]
	return rv;
 80046f6:	89fb      	ldrh	r3, [r7, #14]
}
 80046f8:	4618      	mov	r0, r3
 80046fa:	3714      	adds	r7, #20
 80046fc:	46bd      	mov	sp, r7
 80046fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004702:	4770      	bx	lr

08004704 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8004704:	b480      	push	{r7}
 8004706:	b085      	sub	sp, #20
 8004708:	af00      	add	r7, sp, #0
 800470a:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	3303      	adds	r3, #3
 8004710:	781b      	ldrb	r3, [r3, #0]
 8004712:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	021b      	lsls	r3, r3, #8
 8004718:	687a      	ldr	r2, [r7, #4]
 800471a:	3202      	adds	r2, #2
 800471c:	7812      	ldrb	r2, [r2, #0]
 800471e:	4313      	orrs	r3, r2
 8004720:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	021b      	lsls	r3, r3, #8
 8004726:	687a      	ldr	r2, [r7, #4]
 8004728:	3201      	adds	r2, #1
 800472a:	7812      	ldrb	r2, [r2, #0]
 800472c:	4313      	orrs	r3, r2
 800472e:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	021b      	lsls	r3, r3, #8
 8004734:	687a      	ldr	r2, [r7, #4]
 8004736:	7812      	ldrb	r2, [r2, #0]
 8004738:	4313      	orrs	r3, r2
 800473a:	60fb      	str	r3, [r7, #12]
	return rv;
 800473c:	68fb      	ldr	r3, [r7, #12]
}
 800473e:	4618      	mov	r0, r3
 8004740:	3714      	adds	r7, #20
 8004742:	46bd      	mov	sp, r7
 8004744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004748:	4770      	bx	lr

0800474a <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800474a:	b480      	push	{r7}
 800474c:	b083      	sub	sp, #12
 800474e:	af00      	add	r7, sp, #0
 8004750:	6078      	str	r0, [r7, #4]
 8004752:	460b      	mov	r3, r1
 8004754:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	1c5a      	adds	r2, r3, #1
 800475a:	607a      	str	r2, [r7, #4]
 800475c:	887a      	ldrh	r2, [r7, #2]
 800475e:	b2d2      	uxtb	r2, r2
 8004760:	701a      	strb	r2, [r3, #0]
 8004762:	887b      	ldrh	r3, [r7, #2]
 8004764:	0a1b      	lsrs	r3, r3, #8
 8004766:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	1c5a      	adds	r2, r3, #1
 800476c:	607a      	str	r2, [r7, #4]
 800476e:	887a      	ldrh	r2, [r7, #2]
 8004770:	b2d2      	uxtb	r2, r2
 8004772:	701a      	strb	r2, [r3, #0]
}
 8004774:	bf00      	nop
 8004776:	370c      	adds	r7, #12
 8004778:	46bd      	mov	sp, r7
 800477a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800477e:	4770      	bx	lr

08004780 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8004780:	b480      	push	{r7}
 8004782:	b083      	sub	sp, #12
 8004784:	af00      	add	r7, sp, #0
 8004786:	6078      	str	r0, [r7, #4]
 8004788:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	1c5a      	adds	r2, r3, #1
 800478e:	607a      	str	r2, [r7, #4]
 8004790:	683a      	ldr	r2, [r7, #0]
 8004792:	b2d2      	uxtb	r2, r2
 8004794:	701a      	strb	r2, [r3, #0]
 8004796:	683b      	ldr	r3, [r7, #0]
 8004798:	0a1b      	lsrs	r3, r3, #8
 800479a:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	1c5a      	adds	r2, r3, #1
 80047a0:	607a      	str	r2, [r7, #4]
 80047a2:	683a      	ldr	r2, [r7, #0]
 80047a4:	b2d2      	uxtb	r2, r2
 80047a6:	701a      	strb	r2, [r3, #0]
 80047a8:	683b      	ldr	r3, [r7, #0]
 80047aa:	0a1b      	lsrs	r3, r3, #8
 80047ac:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	1c5a      	adds	r2, r3, #1
 80047b2:	607a      	str	r2, [r7, #4]
 80047b4:	683a      	ldr	r2, [r7, #0]
 80047b6:	b2d2      	uxtb	r2, r2
 80047b8:	701a      	strb	r2, [r3, #0]
 80047ba:	683b      	ldr	r3, [r7, #0]
 80047bc:	0a1b      	lsrs	r3, r3, #8
 80047be:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	1c5a      	adds	r2, r3, #1
 80047c4:	607a      	str	r2, [r7, #4]
 80047c6:	683a      	ldr	r2, [r7, #0]
 80047c8:	b2d2      	uxtb	r2, r2
 80047ca:	701a      	strb	r2, [r3, #0]
}
 80047cc:	bf00      	nop
 80047ce:	370c      	adds	r7, #12
 80047d0:	46bd      	mov	sp, r7
 80047d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047d6:	4770      	bx	lr

080047d8 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 80047d8:	b480      	push	{r7}
 80047da:	b087      	sub	sp, #28
 80047dc:	af00      	add	r7, sp, #0
 80047de:	60f8      	str	r0, [r7, #12]
 80047e0:	60b9      	str	r1, [r7, #8]
 80047e2:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 80047e8:	68bb      	ldr	r3, [r7, #8]
 80047ea:	613b      	str	r3, [r7, #16]

	if (cnt) {
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d00d      	beq.n	800480e <mem_cpy+0x36>
		do {
			*d++ = *s++;
 80047f2:	693a      	ldr	r2, [r7, #16]
 80047f4:	1c53      	adds	r3, r2, #1
 80047f6:	613b      	str	r3, [r7, #16]
 80047f8:	697b      	ldr	r3, [r7, #20]
 80047fa:	1c59      	adds	r1, r3, #1
 80047fc:	6179      	str	r1, [r7, #20]
 80047fe:	7812      	ldrb	r2, [r2, #0]
 8004800:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	3b01      	subs	r3, #1
 8004806:	607b      	str	r3, [r7, #4]
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	2b00      	cmp	r3, #0
 800480c:	d1f1      	bne.n	80047f2 <mem_cpy+0x1a>
	}
}
 800480e:	bf00      	nop
 8004810:	371c      	adds	r7, #28
 8004812:	46bd      	mov	sp, r7
 8004814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004818:	4770      	bx	lr

0800481a <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800481a:	b480      	push	{r7}
 800481c:	b087      	sub	sp, #28
 800481e:	af00      	add	r7, sp, #0
 8004820:	60f8      	str	r0, [r7, #12]
 8004822:	60b9      	str	r1, [r7, #8]
 8004824:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800482a:	697b      	ldr	r3, [r7, #20]
 800482c:	1c5a      	adds	r2, r3, #1
 800482e:	617a      	str	r2, [r7, #20]
 8004830:	68ba      	ldr	r2, [r7, #8]
 8004832:	b2d2      	uxtb	r2, r2
 8004834:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	3b01      	subs	r3, #1
 800483a:	607b      	str	r3, [r7, #4]
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	2b00      	cmp	r3, #0
 8004840:	d1f3      	bne.n	800482a <mem_set+0x10>
}
 8004842:	bf00      	nop
 8004844:	bf00      	nop
 8004846:	371c      	adds	r7, #28
 8004848:	46bd      	mov	sp, r7
 800484a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800484e:	4770      	bx	lr

08004850 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8004850:	b480      	push	{r7}
 8004852:	b089      	sub	sp, #36	@ 0x24
 8004854:	af00      	add	r7, sp, #0
 8004856:	60f8      	str	r0, [r7, #12]
 8004858:	60b9      	str	r1, [r7, #8]
 800485a:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	61fb      	str	r3, [r7, #28]
 8004860:	68bb      	ldr	r3, [r7, #8]
 8004862:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8004864:	2300      	movs	r3, #0
 8004866:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8004868:	69fb      	ldr	r3, [r7, #28]
 800486a:	1c5a      	adds	r2, r3, #1
 800486c:	61fa      	str	r2, [r7, #28]
 800486e:	781b      	ldrb	r3, [r3, #0]
 8004870:	4619      	mov	r1, r3
 8004872:	69bb      	ldr	r3, [r7, #24]
 8004874:	1c5a      	adds	r2, r3, #1
 8004876:	61ba      	str	r2, [r7, #24]
 8004878:	781b      	ldrb	r3, [r3, #0]
 800487a:	1acb      	subs	r3, r1, r3
 800487c:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	3b01      	subs	r3, #1
 8004882:	607b      	str	r3, [r7, #4]
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	2b00      	cmp	r3, #0
 8004888:	d002      	beq.n	8004890 <mem_cmp+0x40>
 800488a:	697b      	ldr	r3, [r7, #20]
 800488c:	2b00      	cmp	r3, #0
 800488e:	d0eb      	beq.n	8004868 <mem_cmp+0x18>

	return r;
 8004890:	697b      	ldr	r3, [r7, #20]
}
 8004892:	4618      	mov	r0, r3
 8004894:	3724      	adds	r7, #36	@ 0x24
 8004896:	46bd      	mov	sp, r7
 8004898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800489c:	4770      	bx	lr

0800489e <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800489e:	b480      	push	{r7}
 80048a0:	b083      	sub	sp, #12
 80048a2:	af00      	add	r7, sp, #0
 80048a4:	6078      	str	r0, [r7, #4]
 80048a6:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 80048a8:	e002      	b.n	80048b0 <chk_chr+0x12>
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	3301      	adds	r3, #1
 80048ae:	607b      	str	r3, [r7, #4]
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	781b      	ldrb	r3, [r3, #0]
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d005      	beq.n	80048c4 <chk_chr+0x26>
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	781b      	ldrb	r3, [r3, #0]
 80048bc:	461a      	mov	r2, r3
 80048be:	683b      	ldr	r3, [r7, #0]
 80048c0:	4293      	cmp	r3, r2
 80048c2:	d1f2      	bne.n	80048aa <chk_chr+0xc>
	return *str;
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	781b      	ldrb	r3, [r3, #0]
}
 80048c8:	4618      	mov	r0, r3
 80048ca:	370c      	adds	r7, #12
 80048cc:	46bd      	mov	sp, r7
 80048ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048d2:	4770      	bx	lr

080048d4 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 80048d4:	b480      	push	{r7}
 80048d6:	b085      	sub	sp, #20
 80048d8:	af00      	add	r7, sp, #0
 80048da:	6078      	str	r0, [r7, #4]
 80048dc:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 80048de:	2300      	movs	r3, #0
 80048e0:	60bb      	str	r3, [r7, #8]
 80048e2:	68bb      	ldr	r3, [r7, #8]
 80048e4:	60fb      	str	r3, [r7, #12]
 80048e6:	e029      	b.n	800493c <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 80048e8:	4a27      	ldr	r2, [pc, #156]	@ (8004988 <chk_lock+0xb4>)
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	011b      	lsls	r3, r3, #4
 80048ee:	4413      	add	r3, r2
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d01d      	beq.n	8004932 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 80048f6:	4a24      	ldr	r2, [pc, #144]	@ (8004988 <chk_lock+0xb4>)
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	011b      	lsls	r3, r3, #4
 80048fc:	4413      	add	r3, r2
 80048fe:	681a      	ldr	r2, [r3, #0]
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	429a      	cmp	r2, r3
 8004906:	d116      	bne.n	8004936 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8004908:	4a1f      	ldr	r2, [pc, #124]	@ (8004988 <chk_lock+0xb4>)
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	011b      	lsls	r3, r3, #4
 800490e:	4413      	add	r3, r2
 8004910:	3304      	adds	r3, #4
 8004912:	681a      	ldr	r2, [r3, #0]
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8004918:	429a      	cmp	r2, r3
 800491a:	d10c      	bne.n	8004936 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800491c:	4a1a      	ldr	r2, [pc, #104]	@ (8004988 <chk_lock+0xb4>)
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	011b      	lsls	r3, r3, #4
 8004922:	4413      	add	r3, r2
 8004924:	3308      	adds	r3, #8
 8004926:	681a      	ldr	r2, [r3, #0]
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800492c:	429a      	cmp	r2, r3
 800492e:	d102      	bne.n	8004936 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8004930:	e007      	b.n	8004942 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 8004932:	2301      	movs	r3, #1
 8004934:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	3301      	adds	r3, #1
 800493a:	60fb      	str	r3, [r7, #12]
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	2b01      	cmp	r3, #1
 8004940:	d9d2      	bls.n	80048e8 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	2b02      	cmp	r3, #2
 8004946:	d109      	bne.n	800495c <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8004948:	68bb      	ldr	r3, [r7, #8]
 800494a:	2b00      	cmp	r3, #0
 800494c:	d102      	bne.n	8004954 <chk_lock+0x80>
 800494e:	683b      	ldr	r3, [r7, #0]
 8004950:	2b02      	cmp	r3, #2
 8004952:	d101      	bne.n	8004958 <chk_lock+0x84>
 8004954:	2300      	movs	r3, #0
 8004956:	e010      	b.n	800497a <chk_lock+0xa6>
 8004958:	2312      	movs	r3, #18
 800495a:	e00e      	b.n	800497a <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800495c:	683b      	ldr	r3, [r7, #0]
 800495e:	2b00      	cmp	r3, #0
 8004960:	d108      	bne.n	8004974 <chk_lock+0xa0>
 8004962:	4a09      	ldr	r2, [pc, #36]	@ (8004988 <chk_lock+0xb4>)
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	011b      	lsls	r3, r3, #4
 8004968:	4413      	add	r3, r2
 800496a:	330c      	adds	r3, #12
 800496c:	881b      	ldrh	r3, [r3, #0]
 800496e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004972:	d101      	bne.n	8004978 <chk_lock+0xa4>
 8004974:	2310      	movs	r3, #16
 8004976:	e000      	b.n	800497a <chk_lock+0xa6>
 8004978:	2300      	movs	r3, #0
}
 800497a:	4618      	mov	r0, r3
 800497c:	3714      	adds	r7, #20
 800497e:	46bd      	mov	sp, r7
 8004980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004984:	4770      	bx	lr
 8004986:	bf00      	nop
 8004988:	200002b8 	.word	0x200002b8

0800498c <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800498c:	b480      	push	{r7}
 800498e:	b083      	sub	sp, #12
 8004990:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8004992:	2300      	movs	r3, #0
 8004994:	607b      	str	r3, [r7, #4]
 8004996:	e002      	b.n	800499e <enq_lock+0x12>
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	3301      	adds	r3, #1
 800499c:	607b      	str	r3, [r7, #4]
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	2b01      	cmp	r3, #1
 80049a2:	d806      	bhi.n	80049b2 <enq_lock+0x26>
 80049a4:	4a09      	ldr	r2, [pc, #36]	@ (80049cc <enq_lock+0x40>)
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	011b      	lsls	r3, r3, #4
 80049aa:	4413      	add	r3, r2
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d1f2      	bne.n	8004998 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	2b02      	cmp	r3, #2
 80049b6:	bf14      	ite	ne
 80049b8:	2301      	movne	r3, #1
 80049ba:	2300      	moveq	r3, #0
 80049bc:	b2db      	uxtb	r3, r3
}
 80049be:	4618      	mov	r0, r3
 80049c0:	370c      	adds	r7, #12
 80049c2:	46bd      	mov	sp, r7
 80049c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c8:	4770      	bx	lr
 80049ca:	bf00      	nop
 80049cc:	200002b8 	.word	0x200002b8

080049d0 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 80049d0:	b480      	push	{r7}
 80049d2:	b085      	sub	sp, #20
 80049d4:	af00      	add	r7, sp, #0
 80049d6:	6078      	str	r0, [r7, #4]
 80049d8:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 80049da:	2300      	movs	r3, #0
 80049dc:	60fb      	str	r3, [r7, #12]
 80049de:	e01f      	b.n	8004a20 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 80049e0:	4a41      	ldr	r2, [pc, #260]	@ (8004ae8 <inc_lock+0x118>)
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	011b      	lsls	r3, r3, #4
 80049e6:	4413      	add	r3, r2
 80049e8:	681a      	ldr	r2, [r3, #0]
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	429a      	cmp	r2, r3
 80049f0:	d113      	bne.n	8004a1a <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 80049f2:	4a3d      	ldr	r2, [pc, #244]	@ (8004ae8 <inc_lock+0x118>)
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	011b      	lsls	r3, r3, #4
 80049f8:	4413      	add	r3, r2
 80049fa:	3304      	adds	r3, #4
 80049fc:	681a      	ldr	r2, [r3, #0]
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8004a02:	429a      	cmp	r2, r3
 8004a04:	d109      	bne.n	8004a1a <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8004a06:	4a38      	ldr	r2, [pc, #224]	@ (8004ae8 <inc_lock+0x118>)
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	011b      	lsls	r3, r3, #4
 8004a0c:	4413      	add	r3, r2
 8004a0e:	3308      	adds	r3, #8
 8004a10:	681a      	ldr	r2, [r3, #0]
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 8004a16:	429a      	cmp	r2, r3
 8004a18:	d006      	beq.n	8004a28 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	3301      	adds	r3, #1
 8004a1e:	60fb      	str	r3, [r7, #12]
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	2b01      	cmp	r3, #1
 8004a24:	d9dc      	bls.n	80049e0 <inc_lock+0x10>
 8004a26:	e000      	b.n	8004a2a <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8004a28:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	2b02      	cmp	r3, #2
 8004a2e:	d132      	bne.n	8004a96 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8004a30:	2300      	movs	r3, #0
 8004a32:	60fb      	str	r3, [r7, #12]
 8004a34:	e002      	b.n	8004a3c <inc_lock+0x6c>
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	3301      	adds	r3, #1
 8004a3a:	60fb      	str	r3, [r7, #12]
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	2b01      	cmp	r3, #1
 8004a40:	d806      	bhi.n	8004a50 <inc_lock+0x80>
 8004a42:	4a29      	ldr	r2, [pc, #164]	@ (8004ae8 <inc_lock+0x118>)
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	011b      	lsls	r3, r3, #4
 8004a48:	4413      	add	r3, r2
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d1f2      	bne.n	8004a36 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	2b02      	cmp	r3, #2
 8004a54:	d101      	bne.n	8004a5a <inc_lock+0x8a>
 8004a56:	2300      	movs	r3, #0
 8004a58:	e040      	b.n	8004adc <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681a      	ldr	r2, [r3, #0]
 8004a5e:	4922      	ldr	r1, [pc, #136]	@ (8004ae8 <inc_lock+0x118>)
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	011b      	lsls	r3, r3, #4
 8004a64:	440b      	add	r3, r1
 8004a66:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	689a      	ldr	r2, [r3, #8]
 8004a6c:	491e      	ldr	r1, [pc, #120]	@ (8004ae8 <inc_lock+0x118>)
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	011b      	lsls	r3, r3, #4
 8004a72:	440b      	add	r3, r1
 8004a74:	3304      	adds	r3, #4
 8004a76:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	695a      	ldr	r2, [r3, #20]
 8004a7c:	491a      	ldr	r1, [pc, #104]	@ (8004ae8 <inc_lock+0x118>)
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	011b      	lsls	r3, r3, #4
 8004a82:	440b      	add	r3, r1
 8004a84:	3308      	adds	r3, #8
 8004a86:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8004a88:	4a17      	ldr	r2, [pc, #92]	@ (8004ae8 <inc_lock+0x118>)
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	011b      	lsls	r3, r3, #4
 8004a8e:	4413      	add	r3, r2
 8004a90:	330c      	adds	r3, #12
 8004a92:	2200      	movs	r2, #0
 8004a94:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8004a96:	683b      	ldr	r3, [r7, #0]
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d009      	beq.n	8004ab0 <inc_lock+0xe0>
 8004a9c:	4a12      	ldr	r2, [pc, #72]	@ (8004ae8 <inc_lock+0x118>)
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	011b      	lsls	r3, r3, #4
 8004aa2:	4413      	add	r3, r2
 8004aa4:	330c      	adds	r3, #12
 8004aa6:	881b      	ldrh	r3, [r3, #0]
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d001      	beq.n	8004ab0 <inc_lock+0xe0>
 8004aac:	2300      	movs	r3, #0
 8004aae:	e015      	b.n	8004adc <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8004ab0:	683b      	ldr	r3, [r7, #0]
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d108      	bne.n	8004ac8 <inc_lock+0xf8>
 8004ab6:	4a0c      	ldr	r2, [pc, #48]	@ (8004ae8 <inc_lock+0x118>)
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	011b      	lsls	r3, r3, #4
 8004abc:	4413      	add	r3, r2
 8004abe:	330c      	adds	r3, #12
 8004ac0:	881b      	ldrh	r3, [r3, #0]
 8004ac2:	3301      	adds	r3, #1
 8004ac4:	b29a      	uxth	r2, r3
 8004ac6:	e001      	b.n	8004acc <inc_lock+0xfc>
 8004ac8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004acc:	4906      	ldr	r1, [pc, #24]	@ (8004ae8 <inc_lock+0x118>)
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	011b      	lsls	r3, r3, #4
 8004ad2:	440b      	add	r3, r1
 8004ad4:	330c      	adds	r3, #12
 8004ad6:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	3301      	adds	r3, #1
}
 8004adc:	4618      	mov	r0, r3
 8004ade:	3714      	adds	r7, #20
 8004ae0:	46bd      	mov	sp, r7
 8004ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae6:	4770      	bx	lr
 8004ae8:	200002b8 	.word	0x200002b8

08004aec <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8004aec:	b480      	push	{r7}
 8004aee:	b085      	sub	sp, #20
 8004af0:	af00      	add	r7, sp, #0
 8004af2:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	3b01      	subs	r3, #1
 8004af8:	607b      	str	r3, [r7, #4]
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	2b01      	cmp	r3, #1
 8004afe:	d825      	bhi.n	8004b4c <dec_lock+0x60>
		n = Files[i].ctr;
 8004b00:	4a17      	ldr	r2, [pc, #92]	@ (8004b60 <dec_lock+0x74>)
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	011b      	lsls	r3, r3, #4
 8004b06:	4413      	add	r3, r2
 8004b08:	330c      	adds	r3, #12
 8004b0a:	881b      	ldrh	r3, [r3, #0]
 8004b0c:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8004b0e:	89fb      	ldrh	r3, [r7, #14]
 8004b10:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004b14:	d101      	bne.n	8004b1a <dec_lock+0x2e>
 8004b16:	2300      	movs	r3, #0
 8004b18:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 8004b1a:	89fb      	ldrh	r3, [r7, #14]
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d002      	beq.n	8004b26 <dec_lock+0x3a>
 8004b20:	89fb      	ldrh	r3, [r7, #14]
 8004b22:	3b01      	subs	r3, #1
 8004b24:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8004b26:	4a0e      	ldr	r2, [pc, #56]	@ (8004b60 <dec_lock+0x74>)
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	011b      	lsls	r3, r3, #4
 8004b2c:	4413      	add	r3, r2
 8004b2e:	330c      	adds	r3, #12
 8004b30:	89fa      	ldrh	r2, [r7, #14]
 8004b32:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8004b34:	89fb      	ldrh	r3, [r7, #14]
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d105      	bne.n	8004b46 <dec_lock+0x5a>
 8004b3a:	4a09      	ldr	r2, [pc, #36]	@ (8004b60 <dec_lock+0x74>)
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	011b      	lsls	r3, r3, #4
 8004b40:	4413      	add	r3, r2
 8004b42:	2200      	movs	r2, #0
 8004b44:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 8004b46:	2300      	movs	r3, #0
 8004b48:	737b      	strb	r3, [r7, #13]
 8004b4a:	e001      	b.n	8004b50 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8004b4c:	2302      	movs	r3, #2
 8004b4e:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8004b50:	7b7b      	ldrb	r3, [r7, #13]
}
 8004b52:	4618      	mov	r0, r3
 8004b54:	3714      	adds	r7, #20
 8004b56:	46bd      	mov	sp, r7
 8004b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b5c:	4770      	bx	lr
 8004b5e:	bf00      	nop
 8004b60:	200002b8 	.word	0x200002b8

08004b64 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8004b64:	b480      	push	{r7}
 8004b66:	b085      	sub	sp, #20
 8004b68:	af00      	add	r7, sp, #0
 8004b6a:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8004b6c:	2300      	movs	r3, #0
 8004b6e:	60fb      	str	r3, [r7, #12]
 8004b70:	e010      	b.n	8004b94 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8004b72:	4a0d      	ldr	r2, [pc, #52]	@ (8004ba8 <clear_lock+0x44>)
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	011b      	lsls	r3, r3, #4
 8004b78:	4413      	add	r3, r2
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	687a      	ldr	r2, [r7, #4]
 8004b7e:	429a      	cmp	r2, r3
 8004b80:	d105      	bne.n	8004b8e <clear_lock+0x2a>
 8004b82:	4a09      	ldr	r2, [pc, #36]	@ (8004ba8 <clear_lock+0x44>)
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	011b      	lsls	r3, r3, #4
 8004b88:	4413      	add	r3, r2
 8004b8a:	2200      	movs	r2, #0
 8004b8c:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	3301      	adds	r3, #1
 8004b92:	60fb      	str	r3, [r7, #12]
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	2b01      	cmp	r3, #1
 8004b98:	d9eb      	bls.n	8004b72 <clear_lock+0xe>
	}
}
 8004b9a:	bf00      	nop
 8004b9c:	bf00      	nop
 8004b9e:	3714      	adds	r7, #20
 8004ba0:	46bd      	mov	sp, r7
 8004ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba6:	4770      	bx	lr
 8004ba8:	200002b8 	.word	0x200002b8

08004bac <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8004bac:	b580      	push	{r7, lr}
 8004bae:	b086      	sub	sp, #24
 8004bb0:	af00      	add	r7, sp, #0
 8004bb2:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8004bb4:	2300      	movs	r3, #0
 8004bb6:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	78db      	ldrb	r3, [r3, #3]
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d034      	beq.n	8004c2a <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bc4:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	7858      	ldrb	r0, [r3, #1]
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8004bd0:	2301      	movs	r3, #1
 8004bd2:	697a      	ldr	r2, [r7, #20]
 8004bd4:	f7ff fd40 	bl	8004658 <disk_write>
 8004bd8:	4603      	mov	r3, r0
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d002      	beq.n	8004be4 <sync_window+0x38>
			res = FR_DISK_ERR;
 8004bde:	2301      	movs	r3, #1
 8004be0:	73fb      	strb	r3, [r7, #15]
 8004be2:	e022      	b.n	8004c2a <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	2200      	movs	r2, #0
 8004be8:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	6a1b      	ldr	r3, [r3, #32]
 8004bee:	697a      	ldr	r2, [r7, #20]
 8004bf0:	1ad2      	subs	r2, r2, r3
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	699b      	ldr	r3, [r3, #24]
 8004bf6:	429a      	cmp	r2, r3
 8004bf8:	d217      	bcs.n	8004c2a <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	789b      	ldrb	r3, [r3, #2]
 8004bfe:	613b      	str	r3, [r7, #16]
 8004c00:	e010      	b.n	8004c24 <sync_window+0x78>
					wsect += fs->fsize;
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	699b      	ldr	r3, [r3, #24]
 8004c06:	697a      	ldr	r2, [r7, #20]
 8004c08:	4413      	add	r3, r2
 8004c0a:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	7858      	ldrb	r0, [r3, #1]
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8004c16:	2301      	movs	r3, #1
 8004c18:	697a      	ldr	r2, [r7, #20]
 8004c1a:	f7ff fd1d 	bl	8004658 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8004c1e:	693b      	ldr	r3, [r7, #16]
 8004c20:	3b01      	subs	r3, #1
 8004c22:	613b      	str	r3, [r7, #16]
 8004c24:	693b      	ldr	r3, [r7, #16]
 8004c26:	2b01      	cmp	r3, #1
 8004c28:	d8eb      	bhi.n	8004c02 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8004c2a:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c2c:	4618      	mov	r0, r3
 8004c2e:	3718      	adds	r7, #24
 8004c30:	46bd      	mov	sp, r7
 8004c32:	bd80      	pop	{r7, pc}

08004c34 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8004c34:	b580      	push	{r7, lr}
 8004c36:	b084      	sub	sp, #16
 8004c38:	af00      	add	r7, sp, #0
 8004c3a:	6078      	str	r0, [r7, #4]
 8004c3c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8004c3e:	2300      	movs	r3, #0
 8004c40:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c46:	683a      	ldr	r2, [r7, #0]
 8004c48:	429a      	cmp	r2, r3
 8004c4a:	d01b      	beq.n	8004c84 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8004c4c:	6878      	ldr	r0, [r7, #4]
 8004c4e:	f7ff ffad 	bl	8004bac <sync_window>
 8004c52:	4603      	mov	r3, r0
 8004c54:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8004c56:	7bfb      	ldrb	r3, [r7, #15]
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d113      	bne.n	8004c84 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	7858      	ldrb	r0, [r3, #1]
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8004c66:	2301      	movs	r3, #1
 8004c68:	683a      	ldr	r2, [r7, #0]
 8004c6a:	f7ff fcd5 	bl	8004618 <disk_read>
 8004c6e:	4603      	mov	r3, r0
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d004      	beq.n	8004c7e <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8004c74:	f04f 33ff 	mov.w	r3, #4294967295
 8004c78:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8004c7a:	2301      	movs	r3, #1
 8004c7c:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	683a      	ldr	r2, [r7, #0]
 8004c82:	62da      	str	r2, [r3, #44]	@ 0x2c
		}
	}
	return res;
 8004c84:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c86:	4618      	mov	r0, r3
 8004c88:	3710      	adds	r7, #16
 8004c8a:	46bd      	mov	sp, r7
 8004c8c:	bd80      	pop	{r7, pc}
	...

08004c90 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8004c90:	b580      	push	{r7, lr}
 8004c92:	b084      	sub	sp, #16
 8004c94:	af00      	add	r7, sp, #0
 8004c96:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8004c98:	6878      	ldr	r0, [r7, #4]
 8004c9a:	f7ff ff87 	bl	8004bac <sync_window>
 8004c9e:	4603      	mov	r3, r0
 8004ca0:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8004ca2:	7bfb      	ldrb	r3, [r7, #15]
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d158      	bne.n	8004d5a <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	781b      	ldrb	r3, [r3, #0]
 8004cac:	2b03      	cmp	r3, #3
 8004cae:	d148      	bne.n	8004d42 <sync_fs+0xb2>
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	791b      	ldrb	r3, [r3, #4]
 8004cb4:	2b01      	cmp	r3, #1
 8004cb6:	d144      	bne.n	8004d42 <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	3330      	adds	r3, #48	@ 0x30
 8004cbc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004cc0:	2100      	movs	r1, #0
 8004cc2:	4618      	mov	r0, r3
 8004cc4:	f7ff fda9 	bl	800481a <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	3330      	adds	r3, #48	@ 0x30
 8004ccc:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8004cd0:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 8004cd4:	4618      	mov	r0, r3
 8004cd6:	f7ff fd38 	bl	800474a <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	3330      	adds	r3, #48	@ 0x30
 8004cde:	4921      	ldr	r1, [pc, #132]	@ (8004d64 <sync_fs+0xd4>)
 8004ce0:	4618      	mov	r0, r3
 8004ce2:	f7ff fd4d 	bl	8004780 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	3330      	adds	r3, #48	@ 0x30
 8004cea:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 8004cee:	491e      	ldr	r1, [pc, #120]	@ (8004d68 <sync_fs+0xd8>)
 8004cf0:	4618      	mov	r0, r3
 8004cf2:	f7ff fd45 	bl	8004780 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	3330      	adds	r3, #48	@ 0x30
 8004cfa:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	691b      	ldr	r3, [r3, #16]
 8004d02:	4619      	mov	r1, r3
 8004d04:	4610      	mov	r0, r2
 8004d06:	f7ff fd3b 	bl	8004780 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	3330      	adds	r3, #48	@ 0x30
 8004d0e:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	68db      	ldr	r3, [r3, #12]
 8004d16:	4619      	mov	r1, r3
 8004d18:	4610      	mov	r0, r2
 8004d1a:	f7ff fd31 	bl	8004780 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	69db      	ldr	r3, [r3, #28]
 8004d22:	1c5a      	adds	r2, r3, #1
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	62da      	str	r2, [r3, #44]	@ 0x2c
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	7858      	ldrb	r0, [r3, #1]
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004d36:	2301      	movs	r3, #1
 8004d38:	f7ff fc8e 	bl	8004658 <disk_write>
			fs->fsi_flag = 0;
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	2200      	movs	r2, #0
 8004d40:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	785b      	ldrb	r3, [r3, #1]
 8004d46:	2200      	movs	r2, #0
 8004d48:	2100      	movs	r1, #0
 8004d4a:	4618      	mov	r0, r3
 8004d4c:	f7ff fca4 	bl	8004698 <disk_ioctl>
 8004d50:	4603      	mov	r3, r0
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d001      	beq.n	8004d5a <sync_fs+0xca>
 8004d56:	2301      	movs	r3, #1
 8004d58:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8004d5a:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d5c:	4618      	mov	r0, r3
 8004d5e:	3710      	adds	r7, #16
 8004d60:	46bd      	mov	sp, r7
 8004d62:	bd80      	pop	{r7, pc}
 8004d64:	41615252 	.word	0x41615252
 8004d68:	61417272 	.word	0x61417272

08004d6c <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8004d6c:	b480      	push	{r7}
 8004d6e:	b083      	sub	sp, #12
 8004d70:	af00      	add	r7, sp, #0
 8004d72:	6078      	str	r0, [r7, #4]
 8004d74:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8004d76:	683b      	ldr	r3, [r7, #0]
 8004d78:	3b02      	subs	r3, #2
 8004d7a:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	695b      	ldr	r3, [r3, #20]
 8004d80:	3b02      	subs	r3, #2
 8004d82:	683a      	ldr	r2, [r7, #0]
 8004d84:	429a      	cmp	r2, r3
 8004d86:	d301      	bcc.n	8004d8c <clust2sect+0x20>
 8004d88:	2300      	movs	r3, #0
 8004d8a:	e008      	b.n	8004d9e <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	895b      	ldrh	r3, [r3, #10]
 8004d90:	461a      	mov	r2, r3
 8004d92:	683b      	ldr	r3, [r7, #0]
 8004d94:	fb03 f202 	mul.w	r2, r3, r2
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d9c:	4413      	add	r3, r2
}
 8004d9e:	4618      	mov	r0, r3
 8004da0:	370c      	adds	r7, #12
 8004da2:	46bd      	mov	sp, r7
 8004da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004da8:	4770      	bx	lr

08004daa <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8004daa:	b580      	push	{r7, lr}
 8004dac:	b086      	sub	sp, #24
 8004dae:	af00      	add	r7, sp, #0
 8004db0:	6078      	str	r0, [r7, #4]
 8004db2:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8004dba:	683b      	ldr	r3, [r7, #0]
 8004dbc:	2b01      	cmp	r3, #1
 8004dbe:	d904      	bls.n	8004dca <get_fat+0x20>
 8004dc0:	693b      	ldr	r3, [r7, #16]
 8004dc2:	695b      	ldr	r3, [r3, #20]
 8004dc4:	683a      	ldr	r2, [r7, #0]
 8004dc6:	429a      	cmp	r2, r3
 8004dc8:	d302      	bcc.n	8004dd0 <get_fat+0x26>
		val = 1;	/* Internal error */
 8004dca:	2301      	movs	r3, #1
 8004dcc:	617b      	str	r3, [r7, #20]
 8004dce:	e08e      	b.n	8004eee <get_fat+0x144>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8004dd0:	f04f 33ff 	mov.w	r3, #4294967295
 8004dd4:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8004dd6:	693b      	ldr	r3, [r7, #16]
 8004dd8:	781b      	ldrb	r3, [r3, #0]
 8004dda:	2b03      	cmp	r3, #3
 8004ddc:	d061      	beq.n	8004ea2 <get_fat+0xf8>
 8004dde:	2b03      	cmp	r3, #3
 8004de0:	dc7b      	bgt.n	8004eda <get_fat+0x130>
 8004de2:	2b01      	cmp	r3, #1
 8004de4:	d002      	beq.n	8004dec <get_fat+0x42>
 8004de6:	2b02      	cmp	r3, #2
 8004de8:	d041      	beq.n	8004e6e <get_fat+0xc4>
 8004dea:	e076      	b.n	8004eda <get_fat+0x130>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8004dec:	683b      	ldr	r3, [r7, #0]
 8004dee:	60fb      	str	r3, [r7, #12]
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	085b      	lsrs	r3, r3, #1
 8004df4:	68fa      	ldr	r2, [r7, #12]
 8004df6:	4413      	add	r3, r2
 8004df8:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8004dfa:	693b      	ldr	r3, [r7, #16]
 8004dfc:	6a1a      	ldr	r2, [r3, #32]
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	0a5b      	lsrs	r3, r3, #9
 8004e02:	4413      	add	r3, r2
 8004e04:	4619      	mov	r1, r3
 8004e06:	6938      	ldr	r0, [r7, #16]
 8004e08:	f7ff ff14 	bl	8004c34 <move_window>
 8004e0c:	4603      	mov	r3, r0
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d166      	bne.n	8004ee0 <get_fat+0x136>
			wc = fs->win[bc++ % SS(fs)];
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	1c5a      	adds	r2, r3, #1
 8004e16:	60fa      	str	r2, [r7, #12]
 8004e18:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004e1c:	693a      	ldr	r2, [r7, #16]
 8004e1e:	4413      	add	r3, r2
 8004e20:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8004e24:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8004e26:	693b      	ldr	r3, [r7, #16]
 8004e28:	6a1a      	ldr	r2, [r3, #32]
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	0a5b      	lsrs	r3, r3, #9
 8004e2e:	4413      	add	r3, r2
 8004e30:	4619      	mov	r1, r3
 8004e32:	6938      	ldr	r0, [r7, #16]
 8004e34:	f7ff fefe 	bl	8004c34 <move_window>
 8004e38:	4603      	mov	r3, r0
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d152      	bne.n	8004ee4 <get_fat+0x13a>
			wc |= fs->win[bc % SS(fs)] << 8;
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004e44:	693a      	ldr	r2, [r7, #16]
 8004e46:	4413      	add	r3, r2
 8004e48:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8004e4c:	021b      	lsls	r3, r3, #8
 8004e4e:	68ba      	ldr	r2, [r7, #8]
 8004e50:	4313      	orrs	r3, r2
 8004e52:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8004e54:	683b      	ldr	r3, [r7, #0]
 8004e56:	f003 0301 	and.w	r3, r3, #1
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d002      	beq.n	8004e64 <get_fat+0xba>
 8004e5e:	68bb      	ldr	r3, [r7, #8]
 8004e60:	091b      	lsrs	r3, r3, #4
 8004e62:	e002      	b.n	8004e6a <get_fat+0xc0>
 8004e64:	68bb      	ldr	r3, [r7, #8]
 8004e66:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004e6a:	617b      	str	r3, [r7, #20]
			break;
 8004e6c:	e03f      	b.n	8004eee <get_fat+0x144>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8004e6e:	693b      	ldr	r3, [r7, #16]
 8004e70:	6a1a      	ldr	r2, [r3, #32]
 8004e72:	683b      	ldr	r3, [r7, #0]
 8004e74:	0a1b      	lsrs	r3, r3, #8
 8004e76:	4413      	add	r3, r2
 8004e78:	4619      	mov	r1, r3
 8004e7a:	6938      	ldr	r0, [r7, #16]
 8004e7c:	f7ff feda 	bl	8004c34 <move_window>
 8004e80:	4603      	mov	r3, r0
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d130      	bne.n	8004ee8 <get_fat+0x13e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8004e86:	693b      	ldr	r3, [r7, #16]
 8004e88:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8004e8c:	683b      	ldr	r3, [r7, #0]
 8004e8e:	005b      	lsls	r3, r3, #1
 8004e90:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 8004e94:	4413      	add	r3, r2
 8004e96:	4618      	mov	r0, r3
 8004e98:	f7ff fc1c 	bl	80046d4 <ld_word>
 8004e9c:	4603      	mov	r3, r0
 8004e9e:	617b      	str	r3, [r7, #20]
			break;
 8004ea0:	e025      	b.n	8004eee <get_fat+0x144>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8004ea2:	693b      	ldr	r3, [r7, #16]
 8004ea4:	6a1a      	ldr	r2, [r3, #32]
 8004ea6:	683b      	ldr	r3, [r7, #0]
 8004ea8:	09db      	lsrs	r3, r3, #7
 8004eaa:	4413      	add	r3, r2
 8004eac:	4619      	mov	r1, r3
 8004eae:	6938      	ldr	r0, [r7, #16]
 8004eb0:	f7ff fec0 	bl	8004c34 <move_window>
 8004eb4:	4603      	mov	r3, r0
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d118      	bne.n	8004eec <get_fat+0x142>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8004eba:	693b      	ldr	r3, [r7, #16]
 8004ebc:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8004ec0:	683b      	ldr	r3, [r7, #0]
 8004ec2:	009b      	lsls	r3, r3, #2
 8004ec4:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8004ec8:	4413      	add	r3, r2
 8004eca:	4618      	mov	r0, r3
 8004ecc:	f7ff fc1a 	bl	8004704 <ld_dword>
 8004ed0:	4603      	mov	r3, r0
 8004ed2:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8004ed6:	617b      	str	r3, [r7, #20]
			break;
 8004ed8:	e009      	b.n	8004eee <get_fat+0x144>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8004eda:	2301      	movs	r3, #1
 8004edc:	617b      	str	r3, [r7, #20]
 8004ede:	e006      	b.n	8004eee <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8004ee0:	bf00      	nop
 8004ee2:	e004      	b.n	8004eee <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8004ee4:	bf00      	nop
 8004ee6:	e002      	b.n	8004eee <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8004ee8:	bf00      	nop
 8004eea:	e000      	b.n	8004eee <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8004eec:	bf00      	nop
		}
	}

	return val;
 8004eee:	697b      	ldr	r3, [r7, #20]
}
 8004ef0:	4618      	mov	r0, r3
 8004ef2:	3718      	adds	r7, #24
 8004ef4:	46bd      	mov	sp, r7
 8004ef6:	bd80      	pop	{r7, pc}

08004ef8 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8004ef8:	b590      	push	{r4, r7, lr}
 8004efa:	b089      	sub	sp, #36	@ 0x24
 8004efc:	af00      	add	r7, sp, #0
 8004efe:	60f8      	str	r0, [r7, #12]
 8004f00:	60b9      	str	r1, [r7, #8]
 8004f02:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8004f04:	2302      	movs	r3, #2
 8004f06:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8004f08:	68bb      	ldr	r3, [r7, #8]
 8004f0a:	2b01      	cmp	r3, #1
 8004f0c:	f240 80d9 	bls.w	80050c2 <put_fat+0x1ca>
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	695b      	ldr	r3, [r3, #20]
 8004f14:	68ba      	ldr	r2, [r7, #8]
 8004f16:	429a      	cmp	r2, r3
 8004f18:	f080 80d3 	bcs.w	80050c2 <put_fat+0x1ca>
		switch (fs->fs_type) {
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	781b      	ldrb	r3, [r3, #0]
 8004f20:	2b03      	cmp	r3, #3
 8004f22:	f000 8096 	beq.w	8005052 <put_fat+0x15a>
 8004f26:	2b03      	cmp	r3, #3
 8004f28:	f300 80cb 	bgt.w	80050c2 <put_fat+0x1ca>
 8004f2c:	2b01      	cmp	r3, #1
 8004f2e:	d002      	beq.n	8004f36 <put_fat+0x3e>
 8004f30:	2b02      	cmp	r3, #2
 8004f32:	d06e      	beq.n	8005012 <put_fat+0x11a>
 8004f34:	e0c5      	b.n	80050c2 <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8004f36:	68bb      	ldr	r3, [r7, #8]
 8004f38:	61bb      	str	r3, [r7, #24]
 8004f3a:	69bb      	ldr	r3, [r7, #24]
 8004f3c:	085b      	lsrs	r3, r3, #1
 8004f3e:	69ba      	ldr	r2, [r7, #24]
 8004f40:	4413      	add	r3, r2
 8004f42:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	6a1a      	ldr	r2, [r3, #32]
 8004f48:	69bb      	ldr	r3, [r7, #24]
 8004f4a:	0a5b      	lsrs	r3, r3, #9
 8004f4c:	4413      	add	r3, r2
 8004f4e:	4619      	mov	r1, r3
 8004f50:	68f8      	ldr	r0, [r7, #12]
 8004f52:	f7ff fe6f 	bl	8004c34 <move_window>
 8004f56:	4603      	mov	r3, r0
 8004f58:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8004f5a:	7ffb      	ldrb	r3, [r7, #31]
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	f040 80a9 	bne.w	80050b4 <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8004f68:	69bb      	ldr	r3, [r7, #24]
 8004f6a:	1c59      	adds	r1, r3, #1
 8004f6c:	61b9      	str	r1, [r7, #24]
 8004f6e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004f72:	4413      	add	r3, r2
 8004f74:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8004f76:	68bb      	ldr	r3, [r7, #8]
 8004f78:	f003 0301 	and.w	r3, r3, #1
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d00d      	beq.n	8004f9c <put_fat+0xa4>
 8004f80:	697b      	ldr	r3, [r7, #20]
 8004f82:	781b      	ldrb	r3, [r3, #0]
 8004f84:	b25b      	sxtb	r3, r3
 8004f86:	f003 030f 	and.w	r3, r3, #15
 8004f8a:	b25a      	sxtb	r2, r3
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	b2db      	uxtb	r3, r3
 8004f90:	011b      	lsls	r3, r3, #4
 8004f92:	b25b      	sxtb	r3, r3
 8004f94:	4313      	orrs	r3, r2
 8004f96:	b25b      	sxtb	r3, r3
 8004f98:	b2db      	uxtb	r3, r3
 8004f9a:	e001      	b.n	8004fa0 <put_fat+0xa8>
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	b2db      	uxtb	r3, r3
 8004fa0:	697a      	ldr	r2, [r7, #20]
 8004fa2:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	2201      	movs	r2, #1
 8004fa8:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	6a1a      	ldr	r2, [r3, #32]
 8004fae:	69bb      	ldr	r3, [r7, #24]
 8004fb0:	0a5b      	lsrs	r3, r3, #9
 8004fb2:	4413      	add	r3, r2
 8004fb4:	4619      	mov	r1, r3
 8004fb6:	68f8      	ldr	r0, [r7, #12]
 8004fb8:	f7ff fe3c 	bl	8004c34 <move_window>
 8004fbc:	4603      	mov	r3, r0
 8004fbe:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8004fc0:	7ffb      	ldrb	r3, [r7, #31]
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d178      	bne.n	80050b8 <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8004fcc:	69bb      	ldr	r3, [r7, #24]
 8004fce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004fd2:	4413      	add	r3, r2
 8004fd4:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8004fd6:	68bb      	ldr	r3, [r7, #8]
 8004fd8:	f003 0301 	and.w	r3, r3, #1
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d003      	beq.n	8004fe8 <put_fat+0xf0>
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	091b      	lsrs	r3, r3, #4
 8004fe4:	b2db      	uxtb	r3, r3
 8004fe6:	e00e      	b.n	8005006 <put_fat+0x10e>
 8004fe8:	697b      	ldr	r3, [r7, #20]
 8004fea:	781b      	ldrb	r3, [r3, #0]
 8004fec:	b25b      	sxtb	r3, r3
 8004fee:	f023 030f 	bic.w	r3, r3, #15
 8004ff2:	b25a      	sxtb	r2, r3
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	0a1b      	lsrs	r3, r3, #8
 8004ff8:	b25b      	sxtb	r3, r3
 8004ffa:	f003 030f 	and.w	r3, r3, #15
 8004ffe:	b25b      	sxtb	r3, r3
 8005000:	4313      	orrs	r3, r2
 8005002:	b25b      	sxtb	r3, r3
 8005004:	b2db      	uxtb	r3, r3
 8005006:	697a      	ldr	r2, [r7, #20]
 8005008:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	2201      	movs	r2, #1
 800500e:	70da      	strb	r2, [r3, #3]
			break;
 8005010:	e057      	b.n	80050c2 <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	6a1a      	ldr	r2, [r3, #32]
 8005016:	68bb      	ldr	r3, [r7, #8]
 8005018:	0a1b      	lsrs	r3, r3, #8
 800501a:	4413      	add	r3, r2
 800501c:	4619      	mov	r1, r3
 800501e:	68f8      	ldr	r0, [r7, #12]
 8005020:	f7ff fe08 	bl	8004c34 <move_window>
 8005024:	4603      	mov	r3, r0
 8005026:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8005028:	7ffb      	ldrb	r3, [r7, #31]
 800502a:	2b00      	cmp	r3, #0
 800502c:	d146      	bne.n	80050bc <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8005034:	68bb      	ldr	r3, [r7, #8]
 8005036:	005b      	lsls	r3, r3, #1
 8005038:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800503c:	4413      	add	r3, r2
 800503e:	687a      	ldr	r2, [r7, #4]
 8005040:	b292      	uxth	r2, r2
 8005042:	4611      	mov	r1, r2
 8005044:	4618      	mov	r0, r3
 8005046:	f7ff fb80 	bl	800474a <st_word>
			fs->wflag = 1;
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	2201      	movs	r2, #1
 800504e:	70da      	strb	r2, [r3, #3]
			break;
 8005050:	e037      	b.n	80050c2 <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	6a1a      	ldr	r2, [r3, #32]
 8005056:	68bb      	ldr	r3, [r7, #8]
 8005058:	09db      	lsrs	r3, r3, #7
 800505a:	4413      	add	r3, r2
 800505c:	4619      	mov	r1, r3
 800505e:	68f8      	ldr	r0, [r7, #12]
 8005060:	f7ff fde8 	bl	8004c34 <move_window>
 8005064:	4603      	mov	r3, r0
 8005066:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8005068:	7ffb      	ldrb	r3, [r7, #31]
 800506a:	2b00      	cmp	r3, #0
 800506c:	d128      	bne.n	80050c0 <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800507a:	68bb      	ldr	r3, [r7, #8]
 800507c:	009b      	lsls	r3, r3, #2
 800507e:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8005082:	4413      	add	r3, r2
 8005084:	4618      	mov	r0, r3
 8005086:	f7ff fb3d 	bl	8004704 <ld_dword>
 800508a:	4603      	mov	r3, r0
 800508c:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8005090:	4323      	orrs	r3, r4
 8005092:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800509a:	68bb      	ldr	r3, [r7, #8]
 800509c:	009b      	lsls	r3, r3, #2
 800509e:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 80050a2:	4413      	add	r3, r2
 80050a4:	6879      	ldr	r1, [r7, #4]
 80050a6:	4618      	mov	r0, r3
 80050a8:	f7ff fb6a 	bl	8004780 <st_dword>
			fs->wflag = 1;
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	2201      	movs	r2, #1
 80050b0:	70da      	strb	r2, [r3, #3]
			break;
 80050b2:	e006      	b.n	80050c2 <put_fat+0x1ca>
			if (res != FR_OK) break;
 80050b4:	bf00      	nop
 80050b6:	e004      	b.n	80050c2 <put_fat+0x1ca>
			if (res != FR_OK) break;
 80050b8:	bf00      	nop
 80050ba:	e002      	b.n	80050c2 <put_fat+0x1ca>
			if (res != FR_OK) break;
 80050bc:	bf00      	nop
 80050be:	e000      	b.n	80050c2 <put_fat+0x1ca>
			if (res != FR_OK) break;
 80050c0:	bf00      	nop
		}
	}
	return res;
 80050c2:	7ffb      	ldrb	r3, [r7, #31]
}
 80050c4:	4618      	mov	r0, r3
 80050c6:	3724      	adds	r7, #36	@ 0x24
 80050c8:	46bd      	mov	sp, r7
 80050ca:	bd90      	pop	{r4, r7, pc}

080050cc <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 80050cc:	b580      	push	{r7, lr}
 80050ce:	b088      	sub	sp, #32
 80050d0:	af00      	add	r7, sp, #0
 80050d2:	60f8      	str	r0, [r7, #12]
 80050d4:	60b9      	str	r1, [r7, #8]
 80050d6:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 80050d8:	2300      	movs	r3, #0
 80050da:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 80050e2:	68bb      	ldr	r3, [r7, #8]
 80050e4:	2b01      	cmp	r3, #1
 80050e6:	d904      	bls.n	80050f2 <remove_chain+0x26>
 80050e8:	69bb      	ldr	r3, [r7, #24]
 80050ea:	695b      	ldr	r3, [r3, #20]
 80050ec:	68ba      	ldr	r2, [r7, #8]
 80050ee:	429a      	cmp	r2, r3
 80050f0:	d301      	bcc.n	80050f6 <remove_chain+0x2a>
 80050f2:	2302      	movs	r3, #2
 80050f4:	e04b      	b.n	800518e <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d00c      	beq.n	8005116 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 80050fc:	f04f 32ff 	mov.w	r2, #4294967295
 8005100:	6879      	ldr	r1, [r7, #4]
 8005102:	69b8      	ldr	r0, [r7, #24]
 8005104:	f7ff fef8 	bl	8004ef8 <put_fat>
 8005108:	4603      	mov	r3, r0
 800510a:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800510c:	7ffb      	ldrb	r3, [r7, #31]
 800510e:	2b00      	cmp	r3, #0
 8005110:	d001      	beq.n	8005116 <remove_chain+0x4a>
 8005112:	7ffb      	ldrb	r3, [r7, #31]
 8005114:	e03b      	b.n	800518e <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8005116:	68b9      	ldr	r1, [r7, #8]
 8005118:	68f8      	ldr	r0, [r7, #12]
 800511a:	f7ff fe46 	bl	8004daa <get_fat>
 800511e:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8005120:	697b      	ldr	r3, [r7, #20]
 8005122:	2b00      	cmp	r3, #0
 8005124:	d031      	beq.n	800518a <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8005126:	697b      	ldr	r3, [r7, #20]
 8005128:	2b01      	cmp	r3, #1
 800512a:	d101      	bne.n	8005130 <remove_chain+0x64>
 800512c:	2302      	movs	r3, #2
 800512e:	e02e      	b.n	800518e <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8005130:	697b      	ldr	r3, [r7, #20]
 8005132:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005136:	d101      	bne.n	800513c <remove_chain+0x70>
 8005138:	2301      	movs	r3, #1
 800513a:	e028      	b.n	800518e <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800513c:	2200      	movs	r2, #0
 800513e:	68b9      	ldr	r1, [r7, #8]
 8005140:	69b8      	ldr	r0, [r7, #24]
 8005142:	f7ff fed9 	bl	8004ef8 <put_fat>
 8005146:	4603      	mov	r3, r0
 8005148:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800514a:	7ffb      	ldrb	r3, [r7, #31]
 800514c:	2b00      	cmp	r3, #0
 800514e:	d001      	beq.n	8005154 <remove_chain+0x88>
 8005150:	7ffb      	ldrb	r3, [r7, #31]
 8005152:	e01c      	b.n	800518e <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8005154:	69bb      	ldr	r3, [r7, #24]
 8005156:	691a      	ldr	r2, [r3, #16]
 8005158:	69bb      	ldr	r3, [r7, #24]
 800515a:	695b      	ldr	r3, [r3, #20]
 800515c:	3b02      	subs	r3, #2
 800515e:	429a      	cmp	r2, r3
 8005160:	d20b      	bcs.n	800517a <remove_chain+0xae>
			fs->free_clst++;
 8005162:	69bb      	ldr	r3, [r7, #24]
 8005164:	691b      	ldr	r3, [r3, #16]
 8005166:	1c5a      	adds	r2, r3, #1
 8005168:	69bb      	ldr	r3, [r7, #24]
 800516a:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;
 800516c:	69bb      	ldr	r3, [r7, #24]
 800516e:	791b      	ldrb	r3, [r3, #4]
 8005170:	f043 0301 	orr.w	r3, r3, #1
 8005174:	b2da      	uxtb	r2, r3
 8005176:	69bb      	ldr	r3, [r7, #24]
 8005178:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800517a:	697b      	ldr	r3, [r7, #20]
 800517c:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800517e:	69bb      	ldr	r3, [r7, #24]
 8005180:	695b      	ldr	r3, [r3, #20]
 8005182:	68ba      	ldr	r2, [r7, #8]
 8005184:	429a      	cmp	r2, r3
 8005186:	d3c6      	bcc.n	8005116 <remove_chain+0x4a>
 8005188:	e000      	b.n	800518c <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800518a:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800518c:	2300      	movs	r3, #0
}
 800518e:	4618      	mov	r0, r3
 8005190:	3720      	adds	r7, #32
 8005192:	46bd      	mov	sp, r7
 8005194:	bd80      	pop	{r7, pc}

08005196 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8005196:	b580      	push	{r7, lr}
 8005198:	b088      	sub	sp, #32
 800519a:	af00      	add	r7, sp, #0
 800519c:	6078      	str	r0, [r7, #4]
 800519e:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 80051a6:	683b      	ldr	r3, [r7, #0]
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d10d      	bne.n	80051c8 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 80051ac:	693b      	ldr	r3, [r7, #16]
 80051ae:	68db      	ldr	r3, [r3, #12]
 80051b0:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 80051b2:	69bb      	ldr	r3, [r7, #24]
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d004      	beq.n	80051c2 <create_chain+0x2c>
 80051b8:	693b      	ldr	r3, [r7, #16]
 80051ba:	695b      	ldr	r3, [r3, #20]
 80051bc:	69ba      	ldr	r2, [r7, #24]
 80051be:	429a      	cmp	r2, r3
 80051c0:	d31b      	bcc.n	80051fa <create_chain+0x64>
 80051c2:	2301      	movs	r3, #1
 80051c4:	61bb      	str	r3, [r7, #24]
 80051c6:	e018      	b.n	80051fa <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 80051c8:	6839      	ldr	r1, [r7, #0]
 80051ca:	6878      	ldr	r0, [r7, #4]
 80051cc:	f7ff fded 	bl	8004daa <get_fat>
 80051d0:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	2b01      	cmp	r3, #1
 80051d6:	d801      	bhi.n	80051dc <create_chain+0x46>
 80051d8:	2301      	movs	r3, #1
 80051da:	e070      	b.n	80052be <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051e2:	d101      	bne.n	80051e8 <create_chain+0x52>
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	e06a      	b.n	80052be <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 80051e8:	693b      	ldr	r3, [r7, #16]
 80051ea:	695b      	ldr	r3, [r3, #20]
 80051ec:	68fa      	ldr	r2, [r7, #12]
 80051ee:	429a      	cmp	r2, r3
 80051f0:	d201      	bcs.n	80051f6 <create_chain+0x60>
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	e063      	b.n	80052be <create_chain+0x128>
		scl = clst;
 80051f6:	683b      	ldr	r3, [r7, #0]
 80051f8:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 80051fa:	69bb      	ldr	r3, [r7, #24]
 80051fc:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 80051fe:	69fb      	ldr	r3, [r7, #28]
 8005200:	3301      	adds	r3, #1
 8005202:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8005204:	693b      	ldr	r3, [r7, #16]
 8005206:	695b      	ldr	r3, [r3, #20]
 8005208:	69fa      	ldr	r2, [r7, #28]
 800520a:	429a      	cmp	r2, r3
 800520c:	d307      	bcc.n	800521e <create_chain+0x88>
				ncl = 2;
 800520e:	2302      	movs	r3, #2
 8005210:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8005212:	69fa      	ldr	r2, [r7, #28]
 8005214:	69bb      	ldr	r3, [r7, #24]
 8005216:	429a      	cmp	r2, r3
 8005218:	d901      	bls.n	800521e <create_chain+0x88>
 800521a:	2300      	movs	r3, #0
 800521c:	e04f      	b.n	80052be <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800521e:	69f9      	ldr	r1, [r7, #28]
 8005220:	6878      	ldr	r0, [r7, #4]
 8005222:	f7ff fdc2 	bl	8004daa <get_fat>
 8005226:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	2b00      	cmp	r3, #0
 800522c:	d00e      	beq.n	800524c <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	2b01      	cmp	r3, #1
 8005232:	d003      	beq.n	800523c <create_chain+0xa6>
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	f1b3 3fff 	cmp.w	r3, #4294967295
 800523a:	d101      	bne.n	8005240 <create_chain+0xaa>
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	e03e      	b.n	80052be <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8005240:	69fa      	ldr	r2, [r7, #28]
 8005242:	69bb      	ldr	r3, [r7, #24]
 8005244:	429a      	cmp	r2, r3
 8005246:	d1da      	bne.n	80051fe <create_chain+0x68>
 8005248:	2300      	movs	r3, #0
 800524a:	e038      	b.n	80052be <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800524c:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800524e:	f04f 32ff 	mov.w	r2, #4294967295
 8005252:	69f9      	ldr	r1, [r7, #28]
 8005254:	6938      	ldr	r0, [r7, #16]
 8005256:	f7ff fe4f 	bl	8004ef8 <put_fat>
 800525a:	4603      	mov	r3, r0
 800525c:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800525e:	7dfb      	ldrb	r3, [r7, #23]
 8005260:	2b00      	cmp	r3, #0
 8005262:	d109      	bne.n	8005278 <create_chain+0xe2>
 8005264:	683b      	ldr	r3, [r7, #0]
 8005266:	2b00      	cmp	r3, #0
 8005268:	d006      	beq.n	8005278 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800526a:	69fa      	ldr	r2, [r7, #28]
 800526c:	6839      	ldr	r1, [r7, #0]
 800526e:	6938      	ldr	r0, [r7, #16]
 8005270:	f7ff fe42 	bl	8004ef8 <put_fat>
 8005274:	4603      	mov	r3, r0
 8005276:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8005278:	7dfb      	ldrb	r3, [r7, #23]
 800527a:	2b00      	cmp	r3, #0
 800527c:	d116      	bne.n	80052ac <create_chain+0x116>
		fs->last_clst = ncl;
 800527e:	693b      	ldr	r3, [r7, #16]
 8005280:	69fa      	ldr	r2, [r7, #28]
 8005282:	60da      	str	r2, [r3, #12]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8005284:	693b      	ldr	r3, [r7, #16]
 8005286:	691a      	ldr	r2, [r3, #16]
 8005288:	693b      	ldr	r3, [r7, #16]
 800528a:	695b      	ldr	r3, [r3, #20]
 800528c:	3b02      	subs	r3, #2
 800528e:	429a      	cmp	r2, r3
 8005290:	d804      	bhi.n	800529c <create_chain+0x106>
 8005292:	693b      	ldr	r3, [r7, #16]
 8005294:	691b      	ldr	r3, [r3, #16]
 8005296:	1e5a      	subs	r2, r3, #1
 8005298:	693b      	ldr	r3, [r7, #16]
 800529a:	611a      	str	r2, [r3, #16]
		fs->fsi_flag |= 1;
 800529c:	693b      	ldr	r3, [r7, #16]
 800529e:	791b      	ldrb	r3, [r3, #4]
 80052a0:	f043 0301 	orr.w	r3, r3, #1
 80052a4:	b2da      	uxtb	r2, r3
 80052a6:	693b      	ldr	r3, [r7, #16]
 80052a8:	711a      	strb	r2, [r3, #4]
 80052aa:	e007      	b.n	80052bc <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 80052ac:	7dfb      	ldrb	r3, [r7, #23]
 80052ae:	2b01      	cmp	r3, #1
 80052b0:	d102      	bne.n	80052b8 <create_chain+0x122>
 80052b2:	f04f 33ff 	mov.w	r3, #4294967295
 80052b6:	e000      	b.n	80052ba <create_chain+0x124>
 80052b8:	2301      	movs	r3, #1
 80052ba:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 80052bc:	69fb      	ldr	r3, [r7, #28]
}
 80052be:	4618      	mov	r0, r3
 80052c0:	3720      	adds	r7, #32
 80052c2:	46bd      	mov	sp, r7
 80052c4:	bd80      	pop	{r7, pc}

080052c6 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 80052c6:	b480      	push	{r7}
 80052c8:	b087      	sub	sp, #28
 80052ca:	af00      	add	r7, sp, #0
 80052cc:	6078      	str	r0, [r7, #4]
 80052ce:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052da:	3304      	adds	r3, #4
 80052dc:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 80052de:	683b      	ldr	r3, [r7, #0]
 80052e0:	0a5b      	lsrs	r3, r3, #9
 80052e2:	68fa      	ldr	r2, [r7, #12]
 80052e4:	8952      	ldrh	r2, [r2, #10]
 80052e6:	fbb3 f3f2 	udiv	r3, r3, r2
 80052ea:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80052ec:	693b      	ldr	r3, [r7, #16]
 80052ee:	1d1a      	adds	r2, r3, #4
 80052f0:	613a      	str	r2, [r7, #16]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 80052f6:	68bb      	ldr	r3, [r7, #8]
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d101      	bne.n	8005300 <clmt_clust+0x3a>
 80052fc:	2300      	movs	r3, #0
 80052fe:	e010      	b.n	8005322 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 8005300:	697a      	ldr	r2, [r7, #20]
 8005302:	68bb      	ldr	r3, [r7, #8]
 8005304:	429a      	cmp	r2, r3
 8005306:	d307      	bcc.n	8005318 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 8005308:	697a      	ldr	r2, [r7, #20]
 800530a:	68bb      	ldr	r3, [r7, #8]
 800530c:	1ad3      	subs	r3, r2, r3
 800530e:	617b      	str	r3, [r7, #20]
 8005310:	693b      	ldr	r3, [r7, #16]
 8005312:	3304      	adds	r3, #4
 8005314:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8005316:	e7e9      	b.n	80052ec <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 8005318:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800531a:	693b      	ldr	r3, [r7, #16]
 800531c:	681a      	ldr	r2, [r3, #0]
 800531e:	697b      	ldr	r3, [r7, #20]
 8005320:	4413      	add	r3, r2
}
 8005322:	4618      	mov	r0, r3
 8005324:	371c      	adds	r7, #28
 8005326:	46bd      	mov	sp, r7
 8005328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800532c:	4770      	bx	lr

0800532e <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800532e:	b580      	push	{r7, lr}
 8005330:	b086      	sub	sp, #24
 8005332:	af00      	add	r7, sp, #0
 8005334:	6078      	str	r0, [r7, #4]
 8005336:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800533e:	683b      	ldr	r3, [r7, #0]
 8005340:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005344:	d204      	bcs.n	8005350 <dir_sdi+0x22>
 8005346:	683b      	ldr	r3, [r7, #0]
 8005348:	f003 031f 	and.w	r3, r3, #31
 800534c:	2b00      	cmp	r3, #0
 800534e:	d001      	beq.n	8005354 <dir_sdi+0x26>
		return FR_INT_ERR;
 8005350:	2302      	movs	r3, #2
 8005352:	e063      	b.n	800541c <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	683a      	ldr	r2, [r7, #0]
 8005358:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	689b      	ldr	r3, [r3, #8]
 800535e:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8005360:	697b      	ldr	r3, [r7, #20]
 8005362:	2b00      	cmp	r3, #0
 8005364:	d106      	bne.n	8005374 <dir_sdi+0x46>
 8005366:	693b      	ldr	r3, [r7, #16]
 8005368:	781b      	ldrb	r3, [r3, #0]
 800536a:	2b02      	cmp	r3, #2
 800536c:	d902      	bls.n	8005374 <dir_sdi+0x46>
		clst = fs->dirbase;
 800536e:	693b      	ldr	r3, [r7, #16]
 8005370:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005372:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8005374:	697b      	ldr	r3, [r7, #20]
 8005376:	2b00      	cmp	r3, #0
 8005378:	d10c      	bne.n	8005394 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800537a:	683b      	ldr	r3, [r7, #0]
 800537c:	095b      	lsrs	r3, r3, #5
 800537e:	693a      	ldr	r2, [r7, #16]
 8005380:	8912      	ldrh	r2, [r2, #8]
 8005382:	4293      	cmp	r3, r2
 8005384:	d301      	bcc.n	800538a <dir_sdi+0x5c>
 8005386:	2302      	movs	r3, #2
 8005388:	e048      	b.n	800541c <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 800538a:	693b      	ldr	r3, [r7, #16]
 800538c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	61da      	str	r2, [r3, #28]
 8005392:	e029      	b.n	80053e8 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8005394:	693b      	ldr	r3, [r7, #16]
 8005396:	895b      	ldrh	r3, [r3, #10]
 8005398:	025b      	lsls	r3, r3, #9
 800539a:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800539c:	e019      	b.n	80053d2 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	6979      	ldr	r1, [r7, #20]
 80053a2:	4618      	mov	r0, r3
 80053a4:	f7ff fd01 	bl	8004daa <get_fat>
 80053a8:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80053aa:	697b      	ldr	r3, [r7, #20]
 80053ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053b0:	d101      	bne.n	80053b6 <dir_sdi+0x88>
 80053b2:	2301      	movs	r3, #1
 80053b4:	e032      	b.n	800541c <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 80053b6:	697b      	ldr	r3, [r7, #20]
 80053b8:	2b01      	cmp	r3, #1
 80053ba:	d904      	bls.n	80053c6 <dir_sdi+0x98>
 80053bc:	693b      	ldr	r3, [r7, #16]
 80053be:	695b      	ldr	r3, [r3, #20]
 80053c0:	697a      	ldr	r2, [r7, #20]
 80053c2:	429a      	cmp	r2, r3
 80053c4:	d301      	bcc.n	80053ca <dir_sdi+0x9c>
 80053c6:	2302      	movs	r3, #2
 80053c8:	e028      	b.n	800541c <dir_sdi+0xee>
			ofs -= csz;
 80053ca:	683a      	ldr	r2, [r7, #0]
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	1ad3      	subs	r3, r2, r3
 80053d0:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 80053d2:	683a      	ldr	r2, [r7, #0]
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	429a      	cmp	r2, r3
 80053d8:	d2e1      	bcs.n	800539e <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 80053da:	6979      	ldr	r1, [r7, #20]
 80053dc:	6938      	ldr	r0, [r7, #16]
 80053de:	f7ff fcc5 	bl	8004d6c <clust2sect>
 80053e2:	4602      	mov	r2, r0
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	697a      	ldr	r2, [r7, #20]
 80053ec:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	69db      	ldr	r3, [r3, #28]
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d101      	bne.n	80053fa <dir_sdi+0xcc>
 80053f6:	2302      	movs	r3, #2
 80053f8:	e010      	b.n	800541c <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	69da      	ldr	r2, [r3, #28]
 80053fe:	683b      	ldr	r3, [r7, #0]
 8005400:	0a5b      	lsrs	r3, r3, #9
 8005402:	441a      	add	r2, r3
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8005408:	693b      	ldr	r3, [r7, #16]
 800540a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800540e:	683b      	ldr	r3, [r7, #0]
 8005410:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005414:	441a      	add	r2, r3
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800541a:	2300      	movs	r3, #0
}
 800541c:	4618      	mov	r0, r3
 800541e:	3718      	adds	r7, #24
 8005420:	46bd      	mov	sp, r7
 8005422:	bd80      	pop	{r7, pc}

08005424 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8005424:	b580      	push	{r7, lr}
 8005426:	b086      	sub	sp, #24
 8005428:	af00      	add	r7, sp, #0
 800542a:	6078      	str	r0, [r7, #4]
 800542c:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	695b      	ldr	r3, [r3, #20]
 8005438:	3320      	adds	r3, #32
 800543a:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	69db      	ldr	r3, [r3, #28]
 8005440:	2b00      	cmp	r3, #0
 8005442:	d003      	beq.n	800544c <dir_next+0x28>
 8005444:	68bb      	ldr	r3, [r7, #8]
 8005446:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800544a:	d301      	bcc.n	8005450 <dir_next+0x2c>
 800544c:	2304      	movs	r3, #4
 800544e:	e0aa      	b.n	80055a6 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8005450:	68bb      	ldr	r3, [r7, #8]
 8005452:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005456:	2b00      	cmp	r3, #0
 8005458:	f040 8098 	bne.w	800558c <dir_next+0x168>
		dp->sect++;				/* Next sector */
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	69db      	ldr	r3, [r3, #28]
 8005460:	1c5a      	adds	r2, r3, #1
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	699b      	ldr	r3, [r3, #24]
 800546a:	2b00      	cmp	r3, #0
 800546c:	d10b      	bne.n	8005486 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800546e:	68bb      	ldr	r3, [r7, #8]
 8005470:	095b      	lsrs	r3, r3, #5
 8005472:	68fa      	ldr	r2, [r7, #12]
 8005474:	8912      	ldrh	r2, [r2, #8]
 8005476:	4293      	cmp	r3, r2
 8005478:	f0c0 8088 	bcc.w	800558c <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	2200      	movs	r2, #0
 8005480:	61da      	str	r2, [r3, #28]
 8005482:	2304      	movs	r3, #4
 8005484:	e08f      	b.n	80055a6 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8005486:	68bb      	ldr	r3, [r7, #8]
 8005488:	0a5b      	lsrs	r3, r3, #9
 800548a:	68fa      	ldr	r2, [r7, #12]
 800548c:	8952      	ldrh	r2, [r2, #10]
 800548e:	3a01      	subs	r2, #1
 8005490:	4013      	ands	r3, r2
 8005492:	2b00      	cmp	r3, #0
 8005494:	d17a      	bne.n	800558c <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8005496:	687a      	ldr	r2, [r7, #4]
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	699b      	ldr	r3, [r3, #24]
 800549c:	4619      	mov	r1, r3
 800549e:	4610      	mov	r0, r2
 80054a0:	f7ff fc83 	bl	8004daa <get_fat>
 80054a4:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 80054a6:	697b      	ldr	r3, [r7, #20]
 80054a8:	2b01      	cmp	r3, #1
 80054aa:	d801      	bhi.n	80054b0 <dir_next+0x8c>
 80054ac:	2302      	movs	r3, #2
 80054ae:	e07a      	b.n	80055a6 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 80054b0:	697b      	ldr	r3, [r7, #20]
 80054b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054b6:	d101      	bne.n	80054bc <dir_next+0x98>
 80054b8:	2301      	movs	r3, #1
 80054ba:	e074      	b.n	80055a6 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	695b      	ldr	r3, [r3, #20]
 80054c0:	697a      	ldr	r2, [r7, #20]
 80054c2:	429a      	cmp	r2, r3
 80054c4:	d358      	bcc.n	8005578 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 80054c6:	683b      	ldr	r3, [r7, #0]
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d104      	bne.n	80054d6 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	2200      	movs	r2, #0
 80054d0:	61da      	str	r2, [r3, #28]
 80054d2:	2304      	movs	r3, #4
 80054d4:	e067      	b.n	80055a6 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 80054d6:	687a      	ldr	r2, [r7, #4]
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	699b      	ldr	r3, [r3, #24]
 80054dc:	4619      	mov	r1, r3
 80054de:	4610      	mov	r0, r2
 80054e0:	f7ff fe59 	bl	8005196 <create_chain>
 80054e4:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 80054e6:	697b      	ldr	r3, [r7, #20]
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d101      	bne.n	80054f0 <dir_next+0xcc>
 80054ec:	2307      	movs	r3, #7
 80054ee:	e05a      	b.n	80055a6 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 80054f0:	697b      	ldr	r3, [r7, #20]
 80054f2:	2b01      	cmp	r3, #1
 80054f4:	d101      	bne.n	80054fa <dir_next+0xd6>
 80054f6:	2302      	movs	r3, #2
 80054f8:	e055      	b.n	80055a6 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80054fa:	697b      	ldr	r3, [r7, #20]
 80054fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005500:	d101      	bne.n	8005506 <dir_next+0xe2>
 8005502:	2301      	movs	r3, #1
 8005504:	e04f      	b.n	80055a6 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8005506:	68f8      	ldr	r0, [r7, #12]
 8005508:	f7ff fb50 	bl	8004bac <sync_window>
 800550c:	4603      	mov	r3, r0
 800550e:	2b00      	cmp	r3, #0
 8005510:	d001      	beq.n	8005516 <dir_next+0xf2>
 8005512:	2301      	movs	r3, #1
 8005514:	e047      	b.n	80055a6 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	3330      	adds	r3, #48	@ 0x30
 800551a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800551e:	2100      	movs	r1, #0
 8005520:	4618      	mov	r0, r3
 8005522:	f7ff f97a 	bl	800481a <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8005526:	2300      	movs	r3, #0
 8005528:	613b      	str	r3, [r7, #16]
 800552a:	6979      	ldr	r1, [r7, #20]
 800552c:	68f8      	ldr	r0, [r7, #12]
 800552e:	f7ff fc1d 	bl	8004d6c <clust2sect>
 8005532:	4602      	mov	r2, r0
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	62da      	str	r2, [r3, #44]	@ 0x2c
 8005538:	e012      	b.n	8005560 <dir_next+0x13c>
						fs->wflag = 1;
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	2201      	movs	r2, #1
 800553e:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8005540:	68f8      	ldr	r0, [r7, #12]
 8005542:	f7ff fb33 	bl	8004bac <sync_window>
 8005546:	4603      	mov	r3, r0
 8005548:	2b00      	cmp	r3, #0
 800554a:	d001      	beq.n	8005550 <dir_next+0x12c>
 800554c:	2301      	movs	r3, #1
 800554e:	e02a      	b.n	80055a6 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8005550:	693b      	ldr	r3, [r7, #16]
 8005552:	3301      	adds	r3, #1
 8005554:	613b      	str	r3, [r7, #16]
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800555a:	1c5a      	adds	r2, r3, #1
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	62da      	str	r2, [r3, #44]	@ 0x2c
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	895b      	ldrh	r3, [r3, #10]
 8005564:	461a      	mov	r2, r3
 8005566:	693b      	ldr	r3, [r7, #16]
 8005568:	4293      	cmp	r3, r2
 800556a:	d3e6      	bcc.n	800553a <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005570:	693b      	ldr	r3, [r7, #16]
 8005572:	1ad2      	subs	r2, r2, r3
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	62da      	str	r2, [r3, #44]	@ 0x2c
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	697a      	ldr	r2, [r7, #20]
 800557c:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800557e:	6979      	ldr	r1, [r7, #20]
 8005580:	68f8      	ldr	r0, [r7, #12]
 8005582:	f7ff fbf3 	bl	8004d6c <clust2sect>
 8005586:	4602      	mov	r2, r0
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	68ba      	ldr	r2, [r7, #8]
 8005590:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8005598:	68bb      	ldr	r3, [r7, #8]
 800559a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800559e:	441a      	add	r2, r3
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	621a      	str	r2, [r3, #32]

	return FR_OK;
 80055a4:	2300      	movs	r3, #0
}
 80055a6:	4618      	mov	r0, r3
 80055a8:	3718      	adds	r7, #24
 80055aa:	46bd      	mov	sp, r7
 80055ac:	bd80      	pop	{r7, pc}

080055ae <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 80055ae:	b580      	push	{r7, lr}
 80055b0:	b086      	sub	sp, #24
 80055b2:	af00      	add	r7, sp, #0
 80055b4:	6078      	str	r0, [r7, #4]
 80055b6:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 80055be:	2100      	movs	r1, #0
 80055c0:	6878      	ldr	r0, [r7, #4]
 80055c2:	f7ff feb4 	bl	800532e <dir_sdi>
 80055c6:	4603      	mov	r3, r0
 80055c8:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 80055ca:	7dfb      	ldrb	r3, [r7, #23]
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d12b      	bne.n	8005628 <dir_alloc+0x7a>
		n = 0;
 80055d0:	2300      	movs	r3, #0
 80055d2:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	69db      	ldr	r3, [r3, #28]
 80055d8:	4619      	mov	r1, r3
 80055da:	68f8      	ldr	r0, [r7, #12]
 80055dc:	f7ff fb2a 	bl	8004c34 <move_window>
 80055e0:	4603      	mov	r3, r0
 80055e2:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 80055e4:	7dfb      	ldrb	r3, [r7, #23]
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d11d      	bne.n	8005626 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	6a1b      	ldr	r3, [r3, #32]
 80055ee:	781b      	ldrb	r3, [r3, #0]
 80055f0:	2be5      	cmp	r3, #229	@ 0xe5
 80055f2:	d004      	beq.n	80055fe <dir_alloc+0x50>
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	6a1b      	ldr	r3, [r3, #32]
 80055f8:	781b      	ldrb	r3, [r3, #0]
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d107      	bne.n	800560e <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 80055fe:	693b      	ldr	r3, [r7, #16]
 8005600:	3301      	adds	r3, #1
 8005602:	613b      	str	r3, [r7, #16]
 8005604:	693a      	ldr	r2, [r7, #16]
 8005606:	683b      	ldr	r3, [r7, #0]
 8005608:	429a      	cmp	r2, r3
 800560a:	d102      	bne.n	8005612 <dir_alloc+0x64>
 800560c:	e00c      	b.n	8005628 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800560e:	2300      	movs	r3, #0
 8005610:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8005612:	2101      	movs	r1, #1
 8005614:	6878      	ldr	r0, [r7, #4]
 8005616:	f7ff ff05 	bl	8005424 <dir_next>
 800561a:	4603      	mov	r3, r0
 800561c:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800561e:	7dfb      	ldrb	r3, [r7, #23]
 8005620:	2b00      	cmp	r3, #0
 8005622:	d0d7      	beq.n	80055d4 <dir_alloc+0x26>
 8005624:	e000      	b.n	8005628 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8005626:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8005628:	7dfb      	ldrb	r3, [r7, #23]
 800562a:	2b04      	cmp	r3, #4
 800562c:	d101      	bne.n	8005632 <dir_alloc+0x84>
 800562e:	2307      	movs	r3, #7
 8005630:	75fb      	strb	r3, [r7, #23]
	return res;
 8005632:	7dfb      	ldrb	r3, [r7, #23]
}
 8005634:	4618      	mov	r0, r3
 8005636:	3718      	adds	r7, #24
 8005638:	46bd      	mov	sp, r7
 800563a:	bd80      	pop	{r7, pc}

0800563c <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800563c:	b580      	push	{r7, lr}
 800563e:	b084      	sub	sp, #16
 8005640:	af00      	add	r7, sp, #0
 8005642:	6078      	str	r0, [r7, #4]
 8005644:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8005646:	683b      	ldr	r3, [r7, #0]
 8005648:	331a      	adds	r3, #26
 800564a:	4618      	mov	r0, r3
 800564c:	f7ff f842 	bl	80046d4 <ld_word>
 8005650:	4603      	mov	r3, r0
 8005652:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	781b      	ldrb	r3, [r3, #0]
 8005658:	2b03      	cmp	r3, #3
 800565a:	d109      	bne.n	8005670 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800565c:	683b      	ldr	r3, [r7, #0]
 800565e:	3314      	adds	r3, #20
 8005660:	4618      	mov	r0, r3
 8005662:	f7ff f837 	bl	80046d4 <ld_word>
 8005666:	4603      	mov	r3, r0
 8005668:	041b      	lsls	r3, r3, #16
 800566a:	68fa      	ldr	r2, [r7, #12]
 800566c:	4313      	orrs	r3, r2
 800566e:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8005670:	68fb      	ldr	r3, [r7, #12]
}
 8005672:	4618      	mov	r0, r3
 8005674:	3710      	adds	r7, #16
 8005676:	46bd      	mov	sp, r7
 8005678:	bd80      	pop	{r7, pc}

0800567a <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800567a:	b580      	push	{r7, lr}
 800567c:	b084      	sub	sp, #16
 800567e:	af00      	add	r7, sp, #0
 8005680:	60f8      	str	r0, [r7, #12]
 8005682:	60b9      	str	r1, [r7, #8]
 8005684:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8005686:	68bb      	ldr	r3, [r7, #8]
 8005688:	331a      	adds	r3, #26
 800568a:	687a      	ldr	r2, [r7, #4]
 800568c:	b292      	uxth	r2, r2
 800568e:	4611      	mov	r1, r2
 8005690:	4618      	mov	r0, r3
 8005692:	f7ff f85a 	bl	800474a <st_word>
	if (fs->fs_type == FS_FAT32) {
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	781b      	ldrb	r3, [r3, #0]
 800569a:	2b03      	cmp	r3, #3
 800569c:	d109      	bne.n	80056b2 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800569e:	68bb      	ldr	r3, [r7, #8]
 80056a0:	f103 0214 	add.w	r2, r3, #20
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	0c1b      	lsrs	r3, r3, #16
 80056a8:	b29b      	uxth	r3, r3
 80056aa:	4619      	mov	r1, r3
 80056ac:	4610      	mov	r0, r2
 80056ae:	f7ff f84c 	bl	800474a <st_word>
	}
}
 80056b2:	bf00      	nop
 80056b4:	3710      	adds	r7, #16
 80056b6:	46bd      	mov	sp, r7
 80056b8:	bd80      	pop	{r7, pc}

080056ba <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 80056ba:	b580      	push	{r7, lr}
 80056bc:	b086      	sub	sp, #24
 80056be:	af00      	add	r7, sp, #0
 80056c0:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 80056c8:	2100      	movs	r1, #0
 80056ca:	6878      	ldr	r0, [r7, #4]
 80056cc:	f7ff fe2f 	bl	800532e <dir_sdi>
 80056d0:	4603      	mov	r3, r0
 80056d2:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 80056d4:	7dfb      	ldrb	r3, [r7, #23]
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d001      	beq.n	80056de <dir_find+0x24>
 80056da:	7dfb      	ldrb	r3, [r7, #23]
 80056dc:	e03e      	b.n	800575c <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	69db      	ldr	r3, [r3, #28]
 80056e2:	4619      	mov	r1, r3
 80056e4:	6938      	ldr	r0, [r7, #16]
 80056e6:	f7ff faa5 	bl	8004c34 <move_window>
 80056ea:	4603      	mov	r3, r0
 80056ec:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 80056ee:	7dfb      	ldrb	r3, [r7, #23]
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d12f      	bne.n	8005754 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	6a1b      	ldr	r3, [r3, #32]
 80056f8:	781b      	ldrb	r3, [r3, #0]
 80056fa:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 80056fc:	7bfb      	ldrb	r3, [r7, #15]
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d102      	bne.n	8005708 <dir_find+0x4e>
 8005702:	2304      	movs	r3, #4
 8005704:	75fb      	strb	r3, [r7, #23]
 8005706:	e028      	b.n	800575a <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	6a1b      	ldr	r3, [r3, #32]
 800570c:	330b      	adds	r3, #11
 800570e:	781b      	ldrb	r3, [r3, #0]
 8005710:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005714:	b2da      	uxtb	r2, r3
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	6a1b      	ldr	r3, [r3, #32]
 800571e:	330b      	adds	r3, #11
 8005720:	781b      	ldrb	r3, [r3, #0]
 8005722:	f003 0308 	and.w	r3, r3, #8
 8005726:	2b00      	cmp	r3, #0
 8005728:	d10a      	bne.n	8005740 <dir_find+0x86>
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	6a18      	ldr	r0, [r3, #32]
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	3324      	adds	r3, #36	@ 0x24
 8005732:	220b      	movs	r2, #11
 8005734:	4619      	mov	r1, r3
 8005736:	f7ff f88b 	bl	8004850 <mem_cmp>
 800573a:	4603      	mov	r3, r0
 800573c:	2b00      	cmp	r3, #0
 800573e:	d00b      	beq.n	8005758 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8005740:	2100      	movs	r1, #0
 8005742:	6878      	ldr	r0, [r7, #4]
 8005744:	f7ff fe6e 	bl	8005424 <dir_next>
 8005748:	4603      	mov	r3, r0
 800574a:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800574c:	7dfb      	ldrb	r3, [r7, #23]
 800574e:	2b00      	cmp	r3, #0
 8005750:	d0c5      	beq.n	80056de <dir_find+0x24>
 8005752:	e002      	b.n	800575a <dir_find+0xa0>
		if (res != FR_OK) break;
 8005754:	bf00      	nop
 8005756:	e000      	b.n	800575a <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8005758:	bf00      	nop

	return res;
 800575a:	7dfb      	ldrb	r3, [r7, #23]
}
 800575c:	4618      	mov	r0, r3
 800575e:	3718      	adds	r7, #24
 8005760:	46bd      	mov	sp, r7
 8005762:	bd80      	pop	{r7, pc}

08005764 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8005764:	b580      	push	{r7, lr}
 8005766:	b084      	sub	sp, #16
 8005768:	af00      	add	r7, sp, #0
 800576a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 8005772:	2101      	movs	r1, #1
 8005774:	6878      	ldr	r0, [r7, #4]
 8005776:	f7ff ff1a 	bl	80055ae <dir_alloc>
 800577a:	4603      	mov	r3, r0
 800577c:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800577e:	7bfb      	ldrb	r3, [r7, #15]
 8005780:	2b00      	cmp	r3, #0
 8005782:	d11c      	bne.n	80057be <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	69db      	ldr	r3, [r3, #28]
 8005788:	4619      	mov	r1, r3
 800578a:	68b8      	ldr	r0, [r7, #8]
 800578c:	f7ff fa52 	bl	8004c34 <move_window>
 8005790:	4603      	mov	r3, r0
 8005792:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8005794:	7bfb      	ldrb	r3, [r7, #15]
 8005796:	2b00      	cmp	r3, #0
 8005798:	d111      	bne.n	80057be <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	6a1b      	ldr	r3, [r3, #32]
 800579e:	2220      	movs	r2, #32
 80057a0:	2100      	movs	r1, #0
 80057a2:	4618      	mov	r0, r3
 80057a4:	f7ff f839 	bl	800481a <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	6a18      	ldr	r0, [r3, #32]
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	3324      	adds	r3, #36	@ 0x24
 80057b0:	220b      	movs	r2, #11
 80057b2:	4619      	mov	r1, r3
 80057b4:	f7ff f810 	bl	80047d8 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 80057b8:	68bb      	ldr	r3, [r7, #8]
 80057ba:	2201      	movs	r2, #1
 80057bc:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 80057be:	7bfb      	ldrb	r3, [r7, #15]
}
 80057c0:	4618      	mov	r0, r3
 80057c2:	3710      	adds	r7, #16
 80057c4:	46bd      	mov	sp, r7
 80057c6:	bd80      	pop	{r7, pc}

080057c8 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 80057c8:	b580      	push	{r7, lr}
 80057ca:	b088      	sub	sp, #32
 80057cc:	af00      	add	r7, sp, #0
 80057ce:	6078      	str	r0, [r7, #4]
 80057d0:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 80057d2:	683b      	ldr	r3, [r7, #0]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	60fb      	str	r3, [r7, #12]
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	3324      	adds	r3, #36	@ 0x24
 80057dc:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 80057de:	220b      	movs	r2, #11
 80057e0:	2120      	movs	r1, #32
 80057e2:	68b8      	ldr	r0, [r7, #8]
 80057e4:	f7ff f819 	bl	800481a <mem_set>
	si = i = 0; ni = 8;
 80057e8:	2300      	movs	r3, #0
 80057ea:	613b      	str	r3, [r7, #16]
 80057ec:	693b      	ldr	r3, [r7, #16]
 80057ee:	61fb      	str	r3, [r7, #28]
 80057f0:	2308      	movs	r3, #8
 80057f2:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 80057f4:	69fb      	ldr	r3, [r7, #28]
 80057f6:	1c5a      	adds	r2, r3, #1
 80057f8:	61fa      	str	r2, [r7, #28]
 80057fa:	68fa      	ldr	r2, [r7, #12]
 80057fc:	4413      	add	r3, r2
 80057fe:	781b      	ldrb	r3, [r3, #0]
 8005800:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 8005802:	7efb      	ldrb	r3, [r7, #27]
 8005804:	2b20      	cmp	r3, #32
 8005806:	d94e      	bls.n	80058a6 <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 8005808:	7efb      	ldrb	r3, [r7, #27]
 800580a:	2b2f      	cmp	r3, #47	@ 0x2f
 800580c:	d006      	beq.n	800581c <create_name+0x54>
 800580e:	7efb      	ldrb	r3, [r7, #27]
 8005810:	2b5c      	cmp	r3, #92	@ 0x5c
 8005812:	d110      	bne.n	8005836 <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8005814:	e002      	b.n	800581c <create_name+0x54>
 8005816:	69fb      	ldr	r3, [r7, #28]
 8005818:	3301      	adds	r3, #1
 800581a:	61fb      	str	r3, [r7, #28]
 800581c:	68fa      	ldr	r2, [r7, #12]
 800581e:	69fb      	ldr	r3, [r7, #28]
 8005820:	4413      	add	r3, r2
 8005822:	781b      	ldrb	r3, [r3, #0]
 8005824:	2b2f      	cmp	r3, #47	@ 0x2f
 8005826:	d0f6      	beq.n	8005816 <create_name+0x4e>
 8005828:	68fa      	ldr	r2, [r7, #12]
 800582a:	69fb      	ldr	r3, [r7, #28]
 800582c:	4413      	add	r3, r2
 800582e:	781b      	ldrb	r3, [r3, #0]
 8005830:	2b5c      	cmp	r3, #92	@ 0x5c
 8005832:	d0f0      	beq.n	8005816 <create_name+0x4e>
			break;
 8005834:	e038      	b.n	80058a8 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 8005836:	7efb      	ldrb	r3, [r7, #27]
 8005838:	2b2e      	cmp	r3, #46	@ 0x2e
 800583a:	d003      	beq.n	8005844 <create_name+0x7c>
 800583c:	693a      	ldr	r2, [r7, #16]
 800583e:	697b      	ldr	r3, [r7, #20]
 8005840:	429a      	cmp	r2, r3
 8005842:	d30c      	bcc.n	800585e <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 8005844:	697b      	ldr	r3, [r7, #20]
 8005846:	2b0b      	cmp	r3, #11
 8005848:	d002      	beq.n	8005850 <create_name+0x88>
 800584a:	7efb      	ldrb	r3, [r7, #27]
 800584c:	2b2e      	cmp	r3, #46	@ 0x2e
 800584e:	d001      	beq.n	8005854 <create_name+0x8c>
 8005850:	2306      	movs	r3, #6
 8005852:	e044      	b.n	80058de <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 8005854:	2308      	movs	r3, #8
 8005856:	613b      	str	r3, [r7, #16]
 8005858:	230b      	movs	r3, #11
 800585a:	617b      	str	r3, [r7, #20]
			continue;
 800585c:	e022      	b.n	80058a4 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 800585e:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8005862:	2b00      	cmp	r3, #0
 8005864:	da04      	bge.n	8005870 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 8005866:	7efb      	ldrb	r3, [r7, #27]
 8005868:	3b80      	subs	r3, #128	@ 0x80
 800586a:	4a1f      	ldr	r2, [pc, #124]	@ (80058e8 <create_name+0x120>)
 800586c:	5cd3      	ldrb	r3, [r2, r3]
 800586e:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 8005870:	7efb      	ldrb	r3, [r7, #27]
 8005872:	4619      	mov	r1, r3
 8005874:	481d      	ldr	r0, [pc, #116]	@ (80058ec <create_name+0x124>)
 8005876:	f7ff f812 	bl	800489e <chk_chr>
 800587a:	4603      	mov	r3, r0
 800587c:	2b00      	cmp	r3, #0
 800587e:	d001      	beq.n	8005884 <create_name+0xbc>
 8005880:	2306      	movs	r3, #6
 8005882:	e02c      	b.n	80058de <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 8005884:	7efb      	ldrb	r3, [r7, #27]
 8005886:	2b60      	cmp	r3, #96	@ 0x60
 8005888:	d905      	bls.n	8005896 <create_name+0xce>
 800588a:	7efb      	ldrb	r3, [r7, #27]
 800588c:	2b7a      	cmp	r3, #122	@ 0x7a
 800588e:	d802      	bhi.n	8005896 <create_name+0xce>
 8005890:	7efb      	ldrb	r3, [r7, #27]
 8005892:	3b20      	subs	r3, #32
 8005894:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 8005896:	693b      	ldr	r3, [r7, #16]
 8005898:	1c5a      	adds	r2, r3, #1
 800589a:	613a      	str	r2, [r7, #16]
 800589c:	68ba      	ldr	r2, [r7, #8]
 800589e:	4413      	add	r3, r2
 80058a0:	7efa      	ldrb	r2, [r7, #27]
 80058a2:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 80058a4:	e7a6      	b.n	80057f4 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 80058a6:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 80058a8:	68fa      	ldr	r2, [r7, #12]
 80058aa:	69fb      	ldr	r3, [r7, #28]
 80058ac:	441a      	add	r2, r3
 80058ae:	683b      	ldr	r3, [r7, #0]
 80058b0:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 80058b2:	693b      	ldr	r3, [r7, #16]
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d101      	bne.n	80058bc <create_name+0xf4>
 80058b8:	2306      	movs	r3, #6
 80058ba:	e010      	b.n	80058de <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 80058bc:	68bb      	ldr	r3, [r7, #8]
 80058be:	781b      	ldrb	r3, [r3, #0]
 80058c0:	2be5      	cmp	r3, #229	@ 0xe5
 80058c2:	d102      	bne.n	80058ca <create_name+0x102>
 80058c4:	68bb      	ldr	r3, [r7, #8]
 80058c6:	2205      	movs	r2, #5
 80058c8:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 80058ca:	7efb      	ldrb	r3, [r7, #27]
 80058cc:	2b20      	cmp	r3, #32
 80058ce:	d801      	bhi.n	80058d4 <create_name+0x10c>
 80058d0:	2204      	movs	r2, #4
 80058d2:	e000      	b.n	80058d6 <create_name+0x10e>
 80058d4:	2200      	movs	r2, #0
 80058d6:	68bb      	ldr	r3, [r7, #8]
 80058d8:	330b      	adds	r3, #11
 80058da:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 80058dc:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 80058de:	4618      	mov	r0, r3
 80058e0:	3720      	adds	r7, #32
 80058e2:	46bd      	mov	sp, r7
 80058e4:	bd80      	pop	{r7, pc}
 80058e6:	bf00      	nop
 80058e8:	08007900 	.word	0x08007900
 80058ec:	080078a4 	.word	0x080078a4

080058f0 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 80058f0:	b580      	push	{r7, lr}
 80058f2:	b086      	sub	sp, #24
 80058f4:	af00      	add	r7, sp, #0
 80058f6:	6078      	str	r0, [r7, #4]
 80058f8:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 80058fe:	693b      	ldr	r3, [r7, #16]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8005904:	e002      	b.n	800590c <follow_path+0x1c>
 8005906:	683b      	ldr	r3, [r7, #0]
 8005908:	3301      	adds	r3, #1
 800590a:	603b      	str	r3, [r7, #0]
 800590c:	683b      	ldr	r3, [r7, #0]
 800590e:	781b      	ldrb	r3, [r3, #0]
 8005910:	2b2f      	cmp	r3, #47	@ 0x2f
 8005912:	d0f8      	beq.n	8005906 <follow_path+0x16>
 8005914:	683b      	ldr	r3, [r7, #0]
 8005916:	781b      	ldrb	r3, [r3, #0]
 8005918:	2b5c      	cmp	r3, #92	@ 0x5c
 800591a:	d0f4      	beq.n	8005906 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800591c:	693b      	ldr	r3, [r7, #16]
 800591e:	2200      	movs	r2, #0
 8005920:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8005922:	683b      	ldr	r3, [r7, #0]
 8005924:	781b      	ldrb	r3, [r3, #0]
 8005926:	2b1f      	cmp	r3, #31
 8005928:	d80a      	bhi.n	8005940 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	2280      	movs	r2, #128	@ 0x80
 800592e:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 8005932:	2100      	movs	r1, #0
 8005934:	6878      	ldr	r0, [r7, #4]
 8005936:	f7ff fcfa 	bl	800532e <dir_sdi>
 800593a:	4603      	mov	r3, r0
 800593c:	75fb      	strb	r3, [r7, #23]
 800593e:	e043      	b.n	80059c8 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8005940:	463b      	mov	r3, r7
 8005942:	4619      	mov	r1, r3
 8005944:	6878      	ldr	r0, [r7, #4]
 8005946:	f7ff ff3f 	bl	80057c8 <create_name>
 800594a:	4603      	mov	r3, r0
 800594c:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800594e:	7dfb      	ldrb	r3, [r7, #23]
 8005950:	2b00      	cmp	r3, #0
 8005952:	d134      	bne.n	80059be <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 8005954:	6878      	ldr	r0, [r7, #4]
 8005956:	f7ff feb0 	bl	80056ba <dir_find>
 800595a:	4603      	mov	r3, r0
 800595c:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8005964:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8005966:	7dfb      	ldrb	r3, [r7, #23]
 8005968:	2b00      	cmp	r3, #0
 800596a:	d00a      	beq.n	8005982 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800596c:	7dfb      	ldrb	r3, [r7, #23]
 800596e:	2b04      	cmp	r3, #4
 8005970:	d127      	bne.n	80059c2 <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8005972:	7afb      	ldrb	r3, [r7, #11]
 8005974:	f003 0304 	and.w	r3, r3, #4
 8005978:	2b00      	cmp	r3, #0
 800597a:	d122      	bne.n	80059c2 <follow_path+0xd2>
 800597c:	2305      	movs	r3, #5
 800597e:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 8005980:	e01f      	b.n	80059c2 <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8005982:	7afb      	ldrb	r3, [r7, #11]
 8005984:	f003 0304 	and.w	r3, r3, #4
 8005988:	2b00      	cmp	r3, #0
 800598a:	d11c      	bne.n	80059c6 <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800598c:	693b      	ldr	r3, [r7, #16]
 800598e:	799b      	ldrb	r3, [r3, #6]
 8005990:	f003 0310 	and.w	r3, r3, #16
 8005994:	2b00      	cmp	r3, #0
 8005996:	d102      	bne.n	800599e <follow_path+0xae>
				res = FR_NO_PATH; break;
 8005998:	2305      	movs	r3, #5
 800599a:	75fb      	strb	r3, [r7, #23]
 800599c:	e014      	b.n	80059c8 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	695b      	ldr	r3, [r3, #20]
 80059a8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80059ac:	4413      	add	r3, r2
 80059ae:	4619      	mov	r1, r3
 80059b0:	68f8      	ldr	r0, [r7, #12]
 80059b2:	f7ff fe43 	bl	800563c <ld_clust>
 80059b6:	4602      	mov	r2, r0
 80059b8:	693b      	ldr	r3, [r7, #16]
 80059ba:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80059bc:	e7c0      	b.n	8005940 <follow_path+0x50>
			if (res != FR_OK) break;
 80059be:	bf00      	nop
 80059c0:	e002      	b.n	80059c8 <follow_path+0xd8>
				break;
 80059c2:	bf00      	nop
 80059c4:	e000      	b.n	80059c8 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80059c6:	bf00      	nop
			}
		}
	}

	return res;
 80059c8:	7dfb      	ldrb	r3, [r7, #23]
}
 80059ca:	4618      	mov	r0, r3
 80059cc:	3718      	adds	r7, #24
 80059ce:	46bd      	mov	sp, r7
 80059d0:	bd80      	pop	{r7, pc}

080059d2 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 80059d2:	b480      	push	{r7}
 80059d4:	b087      	sub	sp, #28
 80059d6:	af00      	add	r7, sp, #0
 80059d8:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 80059da:	f04f 33ff 	mov.w	r3, #4294967295
 80059de:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d031      	beq.n	8005a4c <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	617b      	str	r3, [r7, #20]
 80059ee:	e002      	b.n	80059f6 <get_ldnumber+0x24>
 80059f0:	697b      	ldr	r3, [r7, #20]
 80059f2:	3301      	adds	r3, #1
 80059f4:	617b      	str	r3, [r7, #20]
 80059f6:	697b      	ldr	r3, [r7, #20]
 80059f8:	781b      	ldrb	r3, [r3, #0]
 80059fa:	2b20      	cmp	r3, #32
 80059fc:	d903      	bls.n	8005a06 <get_ldnumber+0x34>
 80059fe:	697b      	ldr	r3, [r7, #20]
 8005a00:	781b      	ldrb	r3, [r3, #0]
 8005a02:	2b3a      	cmp	r3, #58	@ 0x3a
 8005a04:	d1f4      	bne.n	80059f0 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8005a06:	697b      	ldr	r3, [r7, #20]
 8005a08:	781b      	ldrb	r3, [r3, #0]
 8005a0a:	2b3a      	cmp	r3, #58	@ 0x3a
 8005a0c:	d11c      	bne.n	8005a48 <get_ldnumber+0x76>
			tp = *path;
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	1c5a      	adds	r2, r3, #1
 8005a18:	60fa      	str	r2, [r7, #12]
 8005a1a:	781b      	ldrb	r3, [r3, #0]
 8005a1c:	3b30      	subs	r3, #48	@ 0x30
 8005a1e:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8005a20:	68bb      	ldr	r3, [r7, #8]
 8005a22:	2b09      	cmp	r3, #9
 8005a24:	d80e      	bhi.n	8005a44 <get_ldnumber+0x72>
 8005a26:	68fa      	ldr	r2, [r7, #12]
 8005a28:	697b      	ldr	r3, [r7, #20]
 8005a2a:	429a      	cmp	r2, r3
 8005a2c:	d10a      	bne.n	8005a44 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8005a2e:	68bb      	ldr	r3, [r7, #8]
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d107      	bne.n	8005a44 <get_ldnumber+0x72>
					vol = (int)i;
 8005a34:	68bb      	ldr	r3, [r7, #8]
 8005a36:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8005a38:	697b      	ldr	r3, [r7, #20]
 8005a3a:	3301      	adds	r3, #1
 8005a3c:	617b      	str	r3, [r7, #20]
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	697a      	ldr	r2, [r7, #20]
 8005a42:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8005a44:	693b      	ldr	r3, [r7, #16]
 8005a46:	e002      	b.n	8005a4e <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8005a48:	2300      	movs	r3, #0
 8005a4a:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8005a4c:	693b      	ldr	r3, [r7, #16]
}
 8005a4e:	4618      	mov	r0, r3
 8005a50:	371c      	adds	r7, #28
 8005a52:	46bd      	mov	sp, r7
 8005a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a58:	4770      	bx	lr
	...

08005a5c <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8005a5c:	b580      	push	{r7, lr}
 8005a5e:	b082      	sub	sp, #8
 8005a60:	af00      	add	r7, sp, #0
 8005a62:	6078      	str	r0, [r7, #4]
 8005a64:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	2200      	movs	r2, #0
 8005a6a:	70da      	strb	r2, [r3, #3]
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	f04f 32ff 	mov.w	r2, #4294967295
 8005a72:	62da      	str	r2, [r3, #44]	@ 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8005a74:	6839      	ldr	r1, [r7, #0]
 8005a76:	6878      	ldr	r0, [r7, #4]
 8005a78:	f7ff f8dc 	bl	8004c34 <move_window>
 8005a7c:	4603      	mov	r3, r0
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d001      	beq.n	8005a86 <check_fs+0x2a>
 8005a82:	2304      	movs	r3, #4
 8005a84:	e038      	b.n	8005af8 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	3330      	adds	r3, #48	@ 0x30
 8005a8a:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8005a8e:	4618      	mov	r0, r3
 8005a90:	f7fe fe20 	bl	80046d4 <ld_word>
 8005a94:	4603      	mov	r3, r0
 8005a96:	461a      	mov	r2, r3
 8005a98:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 8005a9c:	429a      	cmp	r2, r3
 8005a9e:	d001      	beq.n	8005aa4 <check_fs+0x48>
 8005aa0:	2303      	movs	r3, #3
 8005aa2:	e029      	b.n	8005af8 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8005aaa:	2be9      	cmp	r3, #233	@ 0xe9
 8005aac:	d009      	beq.n	8005ac2 <check_fs+0x66>
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8005ab4:	2beb      	cmp	r3, #235	@ 0xeb
 8005ab6:	d11e      	bne.n	8005af6 <check_fs+0x9a>
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8005abe:	2b90      	cmp	r3, #144	@ 0x90
 8005ac0:	d119      	bne.n	8005af6 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	3330      	adds	r3, #48	@ 0x30
 8005ac6:	3336      	adds	r3, #54	@ 0x36
 8005ac8:	4618      	mov	r0, r3
 8005aca:	f7fe fe1b 	bl	8004704 <ld_dword>
 8005ace:	4603      	mov	r3, r0
 8005ad0:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8005ad4:	4a0a      	ldr	r2, [pc, #40]	@ (8005b00 <check_fs+0xa4>)
 8005ad6:	4293      	cmp	r3, r2
 8005ad8:	d101      	bne.n	8005ade <check_fs+0x82>
 8005ada:	2300      	movs	r3, #0
 8005adc:	e00c      	b.n	8005af8 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	3330      	adds	r3, #48	@ 0x30
 8005ae2:	3352      	adds	r3, #82	@ 0x52
 8005ae4:	4618      	mov	r0, r3
 8005ae6:	f7fe fe0d 	bl	8004704 <ld_dword>
 8005aea:	4603      	mov	r3, r0
 8005aec:	4a05      	ldr	r2, [pc, #20]	@ (8005b04 <check_fs+0xa8>)
 8005aee:	4293      	cmp	r3, r2
 8005af0:	d101      	bne.n	8005af6 <check_fs+0x9a>
 8005af2:	2300      	movs	r3, #0
 8005af4:	e000      	b.n	8005af8 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 8005af6:	2302      	movs	r3, #2
}
 8005af8:	4618      	mov	r0, r3
 8005afa:	3708      	adds	r7, #8
 8005afc:	46bd      	mov	sp, r7
 8005afe:	bd80      	pop	{r7, pc}
 8005b00:	00544146 	.word	0x00544146
 8005b04:	33544146 	.word	0x33544146

08005b08 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8005b08:	b580      	push	{r7, lr}
 8005b0a:	b096      	sub	sp, #88	@ 0x58
 8005b0c:	af00      	add	r7, sp, #0
 8005b0e:	60f8      	str	r0, [r7, #12]
 8005b10:	60b9      	str	r1, [r7, #8]
 8005b12:	4613      	mov	r3, r2
 8005b14:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8005b16:	68bb      	ldr	r3, [r7, #8]
 8005b18:	2200      	movs	r2, #0
 8005b1a:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8005b1c:	68f8      	ldr	r0, [r7, #12]
 8005b1e:	f7ff ff58 	bl	80059d2 <get_ldnumber>
 8005b22:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8005b24:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	da01      	bge.n	8005b2e <find_volume+0x26>
 8005b2a:	230b      	movs	r3, #11
 8005b2c:	e22d      	b.n	8005f8a <find_volume+0x482>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8005b2e:	4aa1      	ldr	r2, [pc, #644]	@ (8005db4 <find_volume+0x2ac>)
 8005b30:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005b32:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005b36:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8005b38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d101      	bne.n	8005b42 <find_volume+0x3a>
 8005b3e:	230c      	movs	r3, #12
 8005b40:	e223      	b.n	8005f8a <find_volume+0x482>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 8005b42:	68bb      	ldr	r3, [r7, #8]
 8005b44:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005b46:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8005b48:	79fb      	ldrb	r3, [r7, #7]
 8005b4a:	f023 0301 	bic.w	r3, r3, #1
 8005b4e:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8005b50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b52:	781b      	ldrb	r3, [r3, #0]
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d01a      	beq.n	8005b8e <find_volume+0x86>
		stat = disk_status(fs->drv);
 8005b58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b5a:	785b      	ldrb	r3, [r3, #1]
 8005b5c:	4618      	mov	r0, r3
 8005b5e:	f7fe fd19 	bl	8004594 <disk_status>
 8005b62:	4603      	mov	r3, r0
 8005b64:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8005b68:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8005b6c:	f003 0301 	and.w	r3, r3, #1
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d10c      	bne.n	8005b8e <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8005b74:	79fb      	ldrb	r3, [r7, #7]
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d007      	beq.n	8005b8a <find_volume+0x82>
 8005b7a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8005b7e:	f003 0304 	and.w	r3, r3, #4
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d001      	beq.n	8005b8a <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8005b86:	230a      	movs	r3, #10
 8005b88:	e1ff      	b.n	8005f8a <find_volume+0x482>
			}
			return FR_OK;				/* The file system object is valid */
 8005b8a:	2300      	movs	r3, #0
 8005b8c:	e1fd      	b.n	8005f8a <find_volume+0x482>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8005b8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b90:	2200      	movs	r2, #0
 8005b92:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8005b94:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005b96:	b2da      	uxtb	r2, r3
 8005b98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b9a:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8005b9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b9e:	785b      	ldrb	r3, [r3, #1]
 8005ba0:	4618      	mov	r0, r3
 8005ba2:	f7fe fd11 	bl	80045c8 <disk_initialize>
 8005ba6:	4603      	mov	r3, r0
 8005ba8:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8005bac:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8005bb0:	f003 0301 	and.w	r3, r3, #1
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d001      	beq.n	8005bbc <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8005bb8:	2303      	movs	r3, #3
 8005bba:	e1e6      	b.n	8005f8a <find_volume+0x482>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8005bbc:	79fb      	ldrb	r3, [r7, #7]
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d007      	beq.n	8005bd2 <find_volume+0xca>
 8005bc2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8005bc6:	f003 0304 	and.w	r3, r3, #4
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d001      	beq.n	8005bd2 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 8005bce:	230a      	movs	r3, #10
 8005bd0:	e1db      	b.n	8005f8a <find_volume+0x482>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 8005bd2:	2300      	movs	r3, #0
 8005bd4:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8005bd6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8005bd8:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8005bda:	f7ff ff3f 	bl	8005a5c <check_fs>
 8005bde:	4603      	mov	r3, r0
 8005be0:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8005be4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8005be8:	2b02      	cmp	r3, #2
 8005bea:	d149      	bne.n	8005c80 <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8005bec:	2300      	movs	r3, #0
 8005bee:	643b      	str	r3, [r7, #64]	@ 0x40
 8005bf0:	e01e      	b.n	8005c30 <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 8005bf2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005bf4:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8005bf8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005bfa:	011b      	lsls	r3, r3, #4
 8005bfc:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 8005c00:	4413      	add	r3, r2
 8005c02:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8005c04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c06:	3304      	adds	r3, #4
 8005c08:	781b      	ldrb	r3, [r3, #0]
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d006      	beq.n	8005c1c <find_volume+0x114>
 8005c0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c10:	3308      	adds	r3, #8
 8005c12:	4618      	mov	r0, r3
 8005c14:	f7fe fd76 	bl	8004704 <ld_dword>
 8005c18:	4602      	mov	r2, r0
 8005c1a:	e000      	b.n	8005c1e <find_volume+0x116>
 8005c1c:	2200      	movs	r2, #0
 8005c1e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005c20:	009b      	lsls	r3, r3, #2
 8005c22:	3358      	adds	r3, #88	@ 0x58
 8005c24:	443b      	add	r3, r7
 8005c26:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8005c2a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005c2c:	3301      	adds	r3, #1
 8005c2e:	643b      	str	r3, [r7, #64]	@ 0x40
 8005c30:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005c32:	2b03      	cmp	r3, #3
 8005c34:	d9dd      	bls.n	8005bf2 <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8005c36:	2300      	movs	r3, #0
 8005c38:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 8005c3a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d002      	beq.n	8005c46 <find_volume+0x13e>
 8005c40:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005c42:	3b01      	subs	r3, #1
 8005c44:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8005c46:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005c48:	009b      	lsls	r3, r3, #2
 8005c4a:	3358      	adds	r3, #88	@ 0x58
 8005c4c:	443b      	add	r3, r7
 8005c4e:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8005c52:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8005c54:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d005      	beq.n	8005c66 <find_volume+0x15e>
 8005c5a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8005c5c:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8005c5e:	f7ff fefd 	bl	8005a5c <check_fs>
 8005c62:	4603      	mov	r3, r0
 8005c64:	e000      	b.n	8005c68 <find_volume+0x160>
 8005c66:	2303      	movs	r3, #3
 8005c68:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8005c6c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8005c70:	2b01      	cmp	r3, #1
 8005c72:	d905      	bls.n	8005c80 <find_volume+0x178>
 8005c74:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005c76:	3301      	adds	r3, #1
 8005c78:	643b      	str	r3, [r7, #64]	@ 0x40
 8005c7a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005c7c:	2b03      	cmp	r3, #3
 8005c7e:	d9e2      	bls.n	8005c46 <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8005c80:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8005c84:	2b04      	cmp	r3, #4
 8005c86:	d101      	bne.n	8005c8c <find_volume+0x184>
 8005c88:	2301      	movs	r3, #1
 8005c8a:	e17e      	b.n	8005f8a <find_volume+0x482>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8005c8c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8005c90:	2b01      	cmp	r3, #1
 8005c92:	d901      	bls.n	8005c98 <find_volume+0x190>
 8005c94:	230d      	movs	r3, #13
 8005c96:	e178      	b.n	8005f8a <find_volume+0x482>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8005c98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c9a:	3330      	adds	r3, #48	@ 0x30
 8005c9c:	330b      	adds	r3, #11
 8005c9e:	4618      	mov	r0, r3
 8005ca0:	f7fe fd18 	bl	80046d4 <ld_word>
 8005ca4:	4603      	mov	r3, r0
 8005ca6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005caa:	d001      	beq.n	8005cb0 <find_volume+0x1a8>
 8005cac:	230d      	movs	r3, #13
 8005cae:	e16c      	b.n	8005f8a <find_volume+0x482>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8005cb0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005cb2:	3330      	adds	r3, #48	@ 0x30
 8005cb4:	3316      	adds	r3, #22
 8005cb6:	4618      	mov	r0, r3
 8005cb8:	f7fe fd0c 	bl	80046d4 <ld_word>
 8005cbc:	4603      	mov	r3, r0
 8005cbe:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8005cc0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d106      	bne.n	8005cd4 <find_volume+0x1cc>
 8005cc6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005cc8:	3330      	adds	r3, #48	@ 0x30
 8005cca:	3324      	adds	r3, #36	@ 0x24
 8005ccc:	4618      	mov	r0, r3
 8005cce:	f7fe fd19 	bl	8004704 <ld_dword>
 8005cd2:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 8005cd4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005cd6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005cd8:	619a      	str	r2, [r3, #24]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8005cda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005cdc:	f893 2040 	ldrb.w	r2, [r3, #64]	@ 0x40
 8005ce0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ce2:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8005ce4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ce6:	789b      	ldrb	r3, [r3, #2]
 8005ce8:	2b01      	cmp	r3, #1
 8005cea:	d005      	beq.n	8005cf8 <find_volume+0x1f0>
 8005cec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005cee:	789b      	ldrb	r3, [r3, #2]
 8005cf0:	2b02      	cmp	r3, #2
 8005cf2:	d001      	beq.n	8005cf8 <find_volume+0x1f0>
 8005cf4:	230d      	movs	r3, #13
 8005cf6:	e148      	b.n	8005f8a <find_volume+0x482>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8005cf8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005cfa:	789b      	ldrb	r3, [r3, #2]
 8005cfc:	461a      	mov	r2, r3
 8005cfe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005d00:	fb02 f303 	mul.w	r3, r2, r3
 8005d04:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8005d06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d08:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005d0c:	461a      	mov	r2, r3
 8005d0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d10:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8005d12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d14:	895b      	ldrh	r3, [r3, #10]
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d008      	beq.n	8005d2c <find_volume+0x224>
 8005d1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d1c:	895b      	ldrh	r3, [r3, #10]
 8005d1e:	461a      	mov	r2, r3
 8005d20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d22:	895b      	ldrh	r3, [r3, #10]
 8005d24:	3b01      	subs	r3, #1
 8005d26:	4013      	ands	r3, r2
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d001      	beq.n	8005d30 <find_volume+0x228>
 8005d2c:	230d      	movs	r3, #13
 8005d2e:	e12c      	b.n	8005f8a <find_volume+0x482>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8005d30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d32:	3330      	adds	r3, #48	@ 0x30
 8005d34:	3311      	adds	r3, #17
 8005d36:	4618      	mov	r0, r3
 8005d38:	f7fe fccc 	bl	80046d4 <ld_word>
 8005d3c:	4603      	mov	r3, r0
 8005d3e:	461a      	mov	r2, r3
 8005d40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d42:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8005d44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d46:	891b      	ldrh	r3, [r3, #8]
 8005d48:	f003 030f 	and.w	r3, r3, #15
 8005d4c:	b29b      	uxth	r3, r3
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d001      	beq.n	8005d56 <find_volume+0x24e>
 8005d52:	230d      	movs	r3, #13
 8005d54:	e119      	b.n	8005f8a <find_volume+0x482>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8005d56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d58:	3330      	adds	r3, #48	@ 0x30
 8005d5a:	3313      	adds	r3, #19
 8005d5c:	4618      	mov	r0, r3
 8005d5e:	f7fe fcb9 	bl	80046d4 <ld_word>
 8005d62:	4603      	mov	r3, r0
 8005d64:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8005d66:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d106      	bne.n	8005d7a <find_volume+0x272>
 8005d6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d6e:	3330      	adds	r3, #48	@ 0x30
 8005d70:	3320      	adds	r3, #32
 8005d72:	4618      	mov	r0, r3
 8005d74:	f7fe fcc6 	bl	8004704 <ld_dword>
 8005d78:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8005d7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d7c:	3330      	adds	r3, #48	@ 0x30
 8005d7e:	330e      	adds	r3, #14
 8005d80:	4618      	mov	r0, r3
 8005d82:	f7fe fca7 	bl	80046d4 <ld_word>
 8005d86:	4603      	mov	r3, r0
 8005d88:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8005d8a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d101      	bne.n	8005d94 <find_volume+0x28c>
 8005d90:	230d      	movs	r3, #13
 8005d92:	e0fa      	b.n	8005f8a <find_volume+0x482>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8005d94:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8005d96:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005d98:	4413      	add	r3, r2
 8005d9a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005d9c:	8912      	ldrh	r2, [r2, #8]
 8005d9e:	0912      	lsrs	r2, r2, #4
 8005da0:	b292      	uxth	r2, r2
 8005da2:	4413      	add	r3, r2
 8005da4:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8005da6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005da8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005daa:	429a      	cmp	r2, r3
 8005dac:	d204      	bcs.n	8005db8 <find_volume+0x2b0>
 8005dae:	230d      	movs	r3, #13
 8005db0:	e0eb      	b.n	8005f8a <find_volume+0x482>
 8005db2:	bf00      	nop
 8005db4:	200002b0 	.word	0x200002b0
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8005db8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005dba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005dbc:	1ad3      	subs	r3, r2, r3
 8005dbe:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005dc0:	8952      	ldrh	r2, [r2, #10]
 8005dc2:	fbb3 f3f2 	udiv	r3, r3, r2
 8005dc6:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8005dc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d101      	bne.n	8005dd2 <find_volume+0x2ca>
 8005dce:	230d      	movs	r3, #13
 8005dd0:	e0db      	b.n	8005f8a <find_volume+0x482>
		fmt = FS_FAT32;
 8005dd2:	2303      	movs	r3, #3
 8005dd4:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8005dd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005dda:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 8005dde:	4293      	cmp	r3, r2
 8005de0:	d802      	bhi.n	8005de8 <find_volume+0x2e0>
 8005de2:	2302      	movs	r3, #2
 8005de4:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8005de8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005dea:	f640 72f5 	movw	r2, #4085	@ 0xff5
 8005dee:	4293      	cmp	r3, r2
 8005df0:	d802      	bhi.n	8005df8 <find_volume+0x2f0>
 8005df2:	2301      	movs	r3, #1
 8005df4:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8005df8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005dfa:	1c9a      	adds	r2, r3, #2
 8005dfc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005dfe:	615a      	str	r2, [r3, #20]
		fs->volbase = bsect;							/* Volume start sector */
 8005e00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e02:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8005e04:	61da      	str	r2, [r3, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8005e06:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8005e08:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005e0a:	441a      	add	r2, r3
 8005e0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e0e:	621a      	str	r2, [r3, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 8005e10:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8005e12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e14:	441a      	add	r2, r3
 8005e16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e18:	629a      	str	r2, [r3, #40]	@ 0x28
		if (fmt == FS_FAT32) {
 8005e1a:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8005e1e:	2b03      	cmp	r3, #3
 8005e20:	d11e      	bne.n	8005e60 <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8005e22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e24:	3330      	adds	r3, #48	@ 0x30
 8005e26:	332a      	adds	r3, #42	@ 0x2a
 8005e28:	4618      	mov	r0, r3
 8005e2a:	f7fe fc53 	bl	80046d4 <ld_word>
 8005e2e:	4603      	mov	r3, r0
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d001      	beq.n	8005e38 <find_volume+0x330>
 8005e34:	230d      	movs	r3, #13
 8005e36:	e0a8      	b.n	8005f8a <find_volume+0x482>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8005e38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e3a:	891b      	ldrh	r3, [r3, #8]
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d001      	beq.n	8005e44 <find_volume+0x33c>
 8005e40:	230d      	movs	r3, #13
 8005e42:	e0a2      	b.n	8005f8a <find_volume+0x482>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8005e44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e46:	3330      	adds	r3, #48	@ 0x30
 8005e48:	332c      	adds	r3, #44	@ 0x2c
 8005e4a:	4618      	mov	r0, r3
 8005e4c:	f7fe fc5a 	bl	8004704 <ld_dword>
 8005e50:	4602      	mov	r2, r0
 8005e52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e54:	625a      	str	r2, [r3, #36]	@ 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8005e56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e58:	695b      	ldr	r3, [r3, #20]
 8005e5a:	009b      	lsls	r3, r3, #2
 8005e5c:	647b      	str	r3, [r7, #68]	@ 0x44
 8005e5e:	e01f      	b.n	8005ea0 <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8005e60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e62:	891b      	ldrh	r3, [r3, #8]
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d101      	bne.n	8005e6c <find_volume+0x364>
 8005e68:	230d      	movs	r3, #13
 8005e6a:	e08e      	b.n	8005f8a <find_volume+0x482>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8005e6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e6e:	6a1a      	ldr	r2, [r3, #32]
 8005e70:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005e72:	441a      	add	r2, r3
 8005e74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e76:	625a      	str	r2, [r3, #36]	@ 0x24
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8005e78:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8005e7c:	2b02      	cmp	r3, #2
 8005e7e:	d103      	bne.n	8005e88 <find_volume+0x380>
 8005e80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e82:	695b      	ldr	r3, [r3, #20]
 8005e84:	005b      	lsls	r3, r3, #1
 8005e86:	e00a      	b.n	8005e9e <find_volume+0x396>
 8005e88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e8a:	695a      	ldr	r2, [r3, #20]
 8005e8c:	4613      	mov	r3, r2
 8005e8e:	005b      	lsls	r3, r3, #1
 8005e90:	4413      	add	r3, r2
 8005e92:	085a      	lsrs	r2, r3, #1
 8005e94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e96:	695b      	ldr	r3, [r3, #20]
 8005e98:	f003 0301 	and.w	r3, r3, #1
 8005e9c:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8005e9e:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8005ea0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ea2:	699a      	ldr	r2, [r3, #24]
 8005ea4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005ea6:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 8005eaa:	0a5b      	lsrs	r3, r3, #9
 8005eac:	429a      	cmp	r2, r3
 8005eae:	d201      	bcs.n	8005eb4 <find_volume+0x3ac>
 8005eb0:	230d      	movs	r3, #13
 8005eb2:	e06a      	b.n	8005f8a <find_volume+0x482>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8005eb4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005eb6:	f04f 32ff 	mov.w	r2, #4294967295
 8005eba:	611a      	str	r2, [r3, #16]
 8005ebc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ebe:	691a      	ldr	r2, [r3, #16]
 8005ec0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ec2:	60da      	str	r2, [r3, #12]
		fs->fsi_flag = 0x80;
 8005ec4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ec6:	2280      	movs	r2, #128	@ 0x80
 8005ec8:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8005eca:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8005ece:	2b03      	cmp	r3, #3
 8005ed0:	d149      	bne.n	8005f66 <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8005ed2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ed4:	3330      	adds	r3, #48	@ 0x30
 8005ed6:	3330      	adds	r3, #48	@ 0x30
 8005ed8:	4618      	mov	r0, r3
 8005eda:	f7fe fbfb 	bl	80046d4 <ld_word>
 8005ede:	4603      	mov	r3, r0
 8005ee0:	2b01      	cmp	r3, #1
 8005ee2:	d140      	bne.n	8005f66 <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 8005ee4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005ee6:	3301      	adds	r3, #1
 8005ee8:	4619      	mov	r1, r3
 8005eea:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8005eec:	f7fe fea2 	bl	8004c34 <move_window>
 8005ef0:	4603      	mov	r3, r0
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d137      	bne.n	8005f66 <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 8005ef6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ef8:	2200      	movs	r2, #0
 8005efa:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8005efc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005efe:	3330      	adds	r3, #48	@ 0x30
 8005f00:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8005f04:	4618      	mov	r0, r3
 8005f06:	f7fe fbe5 	bl	80046d4 <ld_word>
 8005f0a:	4603      	mov	r3, r0
 8005f0c:	461a      	mov	r2, r3
 8005f0e:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 8005f12:	429a      	cmp	r2, r3
 8005f14:	d127      	bne.n	8005f66 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8005f16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f18:	3330      	adds	r3, #48	@ 0x30
 8005f1a:	4618      	mov	r0, r3
 8005f1c:	f7fe fbf2 	bl	8004704 <ld_dword>
 8005f20:	4603      	mov	r3, r0
 8005f22:	4a1c      	ldr	r2, [pc, #112]	@ (8005f94 <find_volume+0x48c>)
 8005f24:	4293      	cmp	r3, r2
 8005f26:	d11e      	bne.n	8005f66 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8005f28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f2a:	3330      	adds	r3, #48	@ 0x30
 8005f2c:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 8005f30:	4618      	mov	r0, r3
 8005f32:	f7fe fbe7 	bl	8004704 <ld_dword>
 8005f36:	4603      	mov	r3, r0
 8005f38:	4a17      	ldr	r2, [pc, #92]	@ (8005f98 <find_volume+0x490>)
 8005f3a:	4293      	cmp	r3, r2
 8005f3c:	d113      	bne.n	8005f66 <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8005f3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f40:	3330      	adds	r3, #48	@ 0x30
 8005f42:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 8005f46:	4618      	mov	r0, r3
 8005f48:	f7fe fbdc 	bl	8004704 <ld_dword>
 8005f4c:	4602      	mov	r2, r0
 8005f4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f50:	611a      	str	r2, [r3, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8005f52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f54:	3330      	adds	r3, #48	@ 0x30
 8005f56:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 8005f5a:	4618      	mov	r0, r3
 8005f5c:	f7fe fbd2 	bl	8004704 <ld_dword>
 8005f60:	4602      	mov	r2, r0
 8005f62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f64:	60da      	str	r2, [r3, #12]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8005f66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f68:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 8005f6c:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8005f6e:	4b0b      	ldr	r3, [pc, #44]	@ (8005f9c <find_volume+0x494>)
 8005f70:	881b      	ldrh	r3, [r3, #0]
 8005f72:	3301      	adds	r3, #1
 8005f74:	b29a      	uxth	r2, r3
 8005f76:	4b09      	ldr	r3, [pc, #36]	@ (8005f9c <find_volume+0x494>)
 8005f78:	801a      	strh	r2, [r3, #0]
 8005f7a:	4b08      	ldr	r3, [pc, #32]	@ (8005f9c <find_volume+0x494>)
 8005f7c:	881a      	ldrh	r2, [r3, #0]
 8005f7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f80:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8005f82:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8005f84:	f7fe fdee 	bl	8004b64 <clear_lock>
#endif
	return FR_OK;
 8005f88:	2300      	movs	r3, #0
}
 8005f8a:	4618      	mov	r0, r3
 8005f8c:	3758      	adds	r7, #88	@ 0x58
 8005f8e:	46bd      	mov	sp, r7
 8005f90:	bd80      	pop	{r7, pc}
 8005f92:	bf00      	nop
 8005f94:	41615252 	.word	0x41615252
 8005f98:	61417272 	.word	0x61417272
 8005f9c:	200002b4 	.word	0x200002b4

08005fa0 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8005fa0:	b580      	push	{r7, lr}
 8005fa2:	b084      	sub	sp, #16
 8005fa4:	af00      	add	r7, sp, #0
 8005fa6:	6078      	str	r0, [r7, #4]
 8005fa8:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 8005faa:	2309      	movs	r3, #9
 8005fac:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	d01c      	beq.n	8005fee <validate+0x4e>
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	d018      	beq.n	8005fee <validate+0x4e>
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	781b      	ldrb	r3, [r3, #0]
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d013      	beq.n	8005fee <validate+0x4e>
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	889a      	ldrh	r2, [r3, #4]
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	88db      	ldrh	r3, [r3, #6]
 8005fd0:	429a      	cmp	r2, r3
 8005fd2:	d10c      	bne.n	8005fee <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	785b      	ldrb	r3, [r3, #1]
 8005fda:	4618      	mov	r0, r3
 8005fdc:	f7fe fada 	bl	8004594 <disk_status>
 8005fe0:	4603      	mov	r3, r0
 8005fe2:	f003 0301 	and.w	r3, r3, #1
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d101      	bne.n	8005fee <validate+0x4e>
			res = FR_OK;
 8005fea:	2300      	movs	r3, #0
 8005fec:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8005fee:	7bfb      	ldrb	r3, [r7, #15]
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d102      	bne.n	8005ffa <validate+0x5a>
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	e000      	b.n	8005ffc <validate+0x5c>
 8005ffa:	2300      	movs	r3, #0
 8005ffc:	683a      	ldr	r2, [r7, #0]
 8005ffe:	6013      	str	r3, [r2, #0]
	return res;
 8006000:	7bfb      	ldrb	r3, [r7, #15]
}
 8006002:	4618      	mov	r0, r3
 8006004:	3710      	adds	r7, #16
 8006006:	46bd      	mov	sp, r7
 8006008:	bd80      	pop	{r7, pc}
	...

0800600c <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800600c:	b580      	push	{r7, lr}
 800600e:	b088      	sub	sp, #32
 8006010:	af00      	add	r7, sp, #0
 8006012:	60f8      	str	r0, [r7, #12]
 8006014:	60b9      	str	r1, [r7, #8]
 8006016:	4613      	mov	r3, r2
 8006018:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800601a:	68bb      	ldr	r3, [r7, #8]
 800601c:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800601e:	f107 0310 	add.w	r3, r7, #16
 8006022:	4618      	mov	r0, r3
 8006024:	f7ff fcd5 	bl	80059d2 <get_ldnumber>
 8006028:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800602a:	69fb      	ldr	r3, [r7, #28]
 800602c:	2b00      	cmp	r3, #0
 800602e:	da01      	bge.n	8006034 <f_mount+0x28>
 8006030:	230b      	movs	r3, #11
 8006032:	e02b      	b.n	800608c <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8006034:	4a17      	ldr	r2, [pc, #92]	@ (8006094 <f_mount+0x88>)
 8006036:	69fb      	ldr	r3, [r7, #28]
 8006038:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800603c:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800603e:	69bb      	ldr	r3, [r7, #24]
 8006040:	2b00      	cmp	r3, #0
 8006042:	d005      	beq.n	8006050 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8006044:	69b8      	ldr	r0, [r7, #24]
 8006046:	f7fe fd8d 	bl	8004b64 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800604a:	69bb      	ldr	r3, [r7, #24]
 800604c:	2200      	movs	r2, #0
 800604e:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	2b00      	cmp	r3, #0
 8006054:	d002      	beq.n	800605c <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	2200      	movs	r2, #0
 800605a:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800605c:	68fa      	ldr	r2, [r7, #12]
 800605e:	490d      	ldr	r1, [pc, #52]	@ (8006094 <f_mount+0x88>)
 8006060:	69fb      	ldr	r3, [r7, #28]
 8006062:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	2b00      	cmp	r3, #0
 800606a:	d002      	beq.n	8006072 <f_mount+0x66>
 800606c:	79fb      	ldrb	r3, [r7, #7]
 800606e:	2b01      	cmp	r3, #1
 8006070:	d001      	beq.n	8006076 <f_mount+0x6a>
 8006072:	2300      	movs	r3, #0
 8006074:	e00a      	b.n	800608c <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8006076:	f107 010c 	add.w	r1, r7, #12
 800607a:	f107 0308 	add.w	r3, r7, #8
 800607e:	2200      	movs	r2, #0
 8006080:	4618      	mov	r0, r3
 8006082:	f7ff fd41 	bl	8005b08 <find_volume>
 8006086:	4603      	mov	r3, r0
 8006088:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800608a:	7dfb      	ldrb	r3, [r7, #23]
}
 800608c:	4618      	mov	r0, r3
 800608e:	3720      	adds	r7, #32
 8006090:	46bd      	mov	sp, r7
 8006092:	bd80      	pop	{r7, pc}
 8006094:	200002b0 	.word	0x200002b0

08006098 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8006098:	b580      	push	{r7, lr}
 800609a:	b098      	sub	sp, #96	@ 0x60
 800609c:	af00      	add	r7, sp, #0
 800609e:	60f8      	str	r0, [r7, #12]
 80060a0:	60b9      	str	r1, [r7, #8]
 80060a2:	4613      	mov	r3, r2
 80060a4:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d101      	bne.n	80060b0 <f_open+0x18>
 80060ac:	2309      	movs	r3, #9
 80060ae:	e1a9      	b.n	8006404 <f_open+0x36c>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 80060b0:	79fb      	ldrb	r3, [r7, #7]
 80060b2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80060b6:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 80060b8:	79fa      	ldrb	r2, [r7, #7]
 80060ba:	f107 0110 	add.w	r1, r7, #16
 80060be:	f107 0308 	add.w	r3, r7, #8
 80060c2:	4618      	mov	r0, r3
 80060c4:	f7ff fd20 	bl	8005b08 <find_volume>
 80060c8:	4603      	mov	r3, r0
 80060ca:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	if (res == FR_OK) {
 80060ce:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	f040 818d 	bne.w	80063f2 <f_open+0x35a>
		dj.obj.fs = fs;
 80060d8:	693b      	ldr	r3, [r7, #16]
 80060da:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 80060dc:	68ba      	ldr	r2, [r7, #8]
 80060de:	f107 0314 	add.w	r3, r7, #20
 80060e2:	4611      	mov	r1, r2
 80060e4:	4618      	mov	r0, r3
 80060e6:	f7ff fc03 	bl	80058f0 <follow_path>
 80060ea:	4603      	mov	r3, r0
 80060ec:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 80060f0:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	d118      	bne.n	800612a <f_open+0x92>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 80060f8:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80060fc:	b25b      	sxtb	r3, r3
 80060fe:	2b00      	cmp	r3, #0
 8006100:	da03      	bge.n	800610a <f_open+0x72>
				res = FR_INVALID_NAME;
 8006102:	2306      	movs	r3, #6
 8006104:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8006108:	e00f      	b.n	800612a <f_open+0x92>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800610a:	79fb      	ldrb	r3, [r7, #7]
 800610c:	2b01      	cmp	r3, #1
 800610e:	bf8c      	ite	hi
 8006110:	2301      	movhi	r3, #1
 8006112:	2300      	movls	r3, #0
 8006114:	b2db      	uxtb	r3, r3
 8006116:	461a      	mov	r2, r3
 8006118:	f107 0314 	add.w	r3, r7, #20
 800611c:	4611      	mov	r1, r2
 800611e:	4618      	mov	r0, r3
 8006120:	f7fe fbd8 	bl	80048d4 <chk_lock>
 8006124:	4603      	mov	r3, r0
 8006126:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800612a:	79fb      	ldrb	r3, [r7, #7]
 800612c:	f003 031c 	and.w	r3, r3, #28
 8006130:	2b00      	cmp	r3, #0
 8006132:	d07f      	beq.n	8006234 <f_open+0x19c>
			if (res != FR_OK) {					/* No file, create new */
 8006134:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006138:	2b00      	cmp	r3, #0
 800613a:	d017      	beq.n	800616c <f_open+0xd4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800613c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006140:	2b04      	cmp	r3, #4
 8006142:	d10e      	bne.n	8006162 <f_open+0xca>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8006144:	f7fe fc22 	bl	800498c <enq_lock>
 8006148:	4603      	mov	r3, r0
 800614a:	2b00      	cmp	r3, #0
 800614c:	d006      	beq.n	800615c <f_open+0xc4>
 800614e:	f107 0314 	add.w	r3, r7, #20
 8006152:	4618      	mov	r0, r3
 8006154:	f7ff fb06 	bl	8005764 <dir_register>
 8006158:	4603      	mov	r3, r0
 800615a:	e000      	b.n	800615e <f_open+0xc6>
 800615c:	2312      	movs	r3, #18
 800615e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8006162:	79fb      	ldrb	r3, [r7, #7]
 8006164:	f043 0308 	orr.w	r3, r3, #8
 8006168:	71fb      	strb	r3, [r7, #7]
 800616a:	e010      	b.n	800618e <f_open+0xf6>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800616c:	7ebb      	ldrb	r3, [r7, #26]
 800616e:	f003 0311 	and.w	r3, r3, #17
 8006172:	2b00      	cmp	r3, #0
 8006174:	d003      	beq.n	800617e <f_open+0xe6>
					res = FR_DENIED;
 8006176:	2307      	movs	r3, #7
 8006178:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800617c:	e007      	b.n	800618e <f_open+0xf6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800617e:	79fb      	ldrb	r3, [r7, #7]
 8006180:	f003 0304 	and.w	r3, r3, #4
 8006184:	2b00      	cmp	r3, #0
 8006186:	d002      	beq.n	800618e <f_open+0xf6>
 8006188:	2308      	movs	r3, #8
 800618a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800618e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006192:	2b00      	cmp	r3, #0
 8006194:	d168      	bne.n	8006268 <f_open+0x1d0>
 8006196:	79fb      	ldrb	r3, [r7, #7]
 8006198:	f003 0308 	and.w	r3, r3, #8
 800619c:	2b00      	cmp	r3, #0
 800619e:	d063      	beq.n	8006268 <f_open+0x1d0>
				dw = GET_FATTIME();
 80061a0:	f7fd fcb8 	bl	8003b14 <get_fattime>
 80061a4:	6538      	str	r0, [r7, #80]	@ 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 80061a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80061a8:	330e      	adds	r3, #14
 80061aa:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80061ac:	4618      	mov	r0, r3
 80061ae:	f7fe fae7 	bl	8004780 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 80061b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80061b4:	3316      	adds	r3, #22
 80061b6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80061b8:	4618      	mov	r0, r3
 80061ba:	f7fe fae1 	bl	8004780 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 80061be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80061c0:	330b      	adds	r3, #11
 80061c2:	2220      	movs	r2, #32
 80061c4:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 80061c6:	693b      	ldr	r3, [r7, #16]
 80061c8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80061ca:	4611      	mov	r1, r2
 80061cc:	4618      	mov	r0, r3
 80061ce:	f7ff fa35 	bl	800563c <ld_clust>
 80061d2:	64f8      	str	r0, [r7, #76]	@ 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 80061d4:	693b      	ldr	r3, [r7, #16]
 80061d6:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80061d8:	2200      	movs	r2, #0
 80061da:	4618      	mov	r0, r3
 80061dc:	f7ff fa4d 	bl	800567a <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 80061e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80061e2:	331c      	adds	r3, #28
 80061e4:	2100      	movs	r1, #0
 80061e6:	4618      	mov	r0, r3
 80061e8:	f7fe faca 	bl	8004780 <st_dword>
					fs->wflag = 1;
 80061ec:	693b      	ldr	r3, [r7, #16]
 80061ee:	2201      	movs	r2, #1
 80061f0:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 80061f2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	d037      	beq.n	8006268 <f_open+0x1d0>
						dw = fs->winsect;
 80061f8:	693b      	ldr	r3, [r7, #16]
 80061fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061fc:	653b      	str	r3, [r7, #80]	@ 0x50
						res = remove_chain(&dj.obj, cl, 0);
 80061fe:	f107 0314 	add.w	r3, r7, #20
 8006202:	2200      	movs	r2, #0
 8006204:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8006206:	4618      	mov	r0, r3
 8006208:	f7fe ff60 	bl	80050cc <remove_chain>
 800620c:	4603      	mov	r3, r0
 800620e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
						if (res == FR_OK) {
 8006212:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006216:	2b00      	cmp	r3, #0
 8006218:	d126      	bne.n	8006268 <f_open+0x1d0>
							res = move_window(fs, dw);
 800621a:	693b      	ldr	r3, [r7, #16]
 800621c:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800621e:	4618      	mov	r0, r3
 8006220:	f7fe fd08 	bl	8004c34 <move_window>
 8006224:	4603      	mov	r3, r0
 8006226:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800622a:	693b      	ldr	r3, [r7, #16]
 800622c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800622e:	3a01      	subs	r2, #1
 8006230:	60da      	str	r2, [r3, #12]
 8006232:	e019      	b.n	8006268 <f_open+0x1d0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8006234:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006238:	2b00      	cmp	r3, #0
 800623a:	d115      	bne.n	8006268 <f_open+0x1d0>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800623c:	7ebb      	ldrb	r3, [r7, #26]
 800623e:	f003 0310 	and.w	r3, r3, #16
 8006242:	2b00      	cmp	r3, #0
 8006244:	d003      	beq.n	800624e <f_open+0x1b6>
					res = FR_NO_FILE;
 8006246:	2304      	movs	r3, #4
 8006248:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800624c:	e00c      	b.n	8006268 <f_open+0x1d0>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800624e:	79fb      	ldrb	r3, [r7, #7]
 8006250:	f003 0302 	and.w	r3, r3, #2
 8006254:	2b00      	cmp	r3, #0
 8006256:	d007      	beq.n	8006268 <f_open+0x1d0>
 8006258:	7ebb      	ldrb	r3, [r7, #26]
 800625a:	f003 0301 	and.w	r3, r3, #1
 800625e:	2b00      	cmp	r3, #0
 8006260:	d002      	beq.n	8006268 <f_open+0x1d0>
						res = FR_DENIED;
 8006262:	2307      	movs	r3, #7
 8006264:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 8006268:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800626c:	2b00      	cmp	r3, #0
 800626e:	d126      	bne.n	80062be <f_open+0x226>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8006270:	79fb      	ldrb	r3, [r7, #7]
 8006272:	f003 0308 	and.w	r3, r3, #8
 8006276:	2b00      	cmp	r3, #0
 8006278:	d003      	beq.n	8006282 <f_open+0x1ea>
				mode |= FA_MODIFIED;
 800627a:	79fb      	ldrb	r3, [r7, #7]
 800627c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006280:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8006282:	693b      	ldr	r3, [r7, #16]
 8006284:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 800628a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8006290:	79fb      	ldrb	r3, [r7, #7]
 8006292:	2b01      	cmp	r3, #1
 8006294:	bf8c      	ite	hi
 8006296:	2301      	movhi	r3, #1
 8006298:	2300      	movls	r3, #0
 800629a:	b2db      	uxtb	r3, r3
 800629c:	461a      	mov	r2, r3
 800629e:	f107 0314 	add.w	r3, r7, #20
 80062a2:	4611      	mov	r1, r2
 80062a4:	4618      	mov	r0, r3
 80062a6:	f7fe fb93 	bl	80049d0 <inc_lock>
 80062aa:	4602      	mov	r2, r0
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	691b      	ldr	r3, [r3, #16]
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d102      	bne.n	80062be <f_open+0x226>
 80062b8:	2302      	movs	r3, #2
 80062ba:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 80062be:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	f040 8095 	bne.w	80063f2 <f_open+0x35a>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 80062c8:	693b      	ldr	r3, [r7, #16]
 80062ca:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80062cc:	4611      	mov	r1, r2
 80062ce:	4618      	mov	r0, r3
 80062d0:	f7ff f9b4 	bl	800563c <ld_clust>
 80062d4:	4602      	mov	r2, r0
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 80062da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80062dc:	331c      	adds	r3, #28
 80062de:	4618      	mov	r0, r3
 80062e0:	f7fe fa10 	bl	8004704 <ld_dword>
 80062e4:	4602      	mov	r2, r0
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	2200      	movs	r2, #0
 80062ee:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 80062f0:	693a      	ldr	r2, [r7, #16]
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 80062f6:	693b      	ldr	r3, [r7, #16]
 80062f8:	88da      	ldrh	r2, [r3, #6]
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	79fa      	ldrb	r2, [r7, #7]
 8006302:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	2200      	movs	r2, #0
 8006308:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	2200      	movs	r2, #0
 800630e:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	2200      	movs	r2, #0
 8006314:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	3330      	adds	r3, #48	@ 0x30
 800631a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800631e:	2100      	movs	r1, #0
 8006320:	4618      	mov	r0, r3
 8006322:	f7fe fa7a 	bl	800481a <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8006326:	79fb      	ldrb	r3, [r7, #7]
 8006328:	f003 0320 	and.w	r3, r3, #32
 800632c:	2b00      	cmp	r3, #0
 800632e:	d060      	beq.n	80063f2 <f_open+0x35a>
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	68db      	ldr	r3, [r3, #12]
 8006334:	2b00      	cmp	r3, #0
 8006336:	d05c      	beq.n	80063f2 <f_open+0x35a>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	68da      	ldr	r2, [r3, #12]
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8006340:	693b      	ldr	r3, [r7, #16]
 8006342:	895b      	ldrh	r3, [r3, #10]
 8006344:	025b      	lsls	r3, r3, #9
 8006346:	64bb      	str	r3, [r7, #72]	@ 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	689b      	ldr	r3, [r3, #8]
 800634c:	65bb      	str	r3, [r7, #88]	@ 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	68db      	ldr	r3, [r3, #12]
 8006352:	657b      	str	r3, [r7, #84]	@ 0x54
 8006354:	e016      	b.n	8006384 <f_open+0x2ec>
					clst = get_fat(&fp->obj, clst);
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800635a:	4618      	mov	r0, r3
 800635c:	f7fe fd25 	bl	8004daa <get_fat>
 8006360:	65b8      	str	r0, [r7, #88]	@ 0x58
					if (clst <= 1) res = FR_INT_ERR;
 8006362:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006364:	2b01      	cmp	r3, #1
 8006366:	d802      	bhi.n	800636e <f_open+0x2d6>
 8006368:	2302      	movs	r3, #2
 800636a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800636e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006370:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006374:	d102      	bne.n	800637c <f_open+0x2e4>
 8006376:	2301      	movs	r3, #1
 8006378:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800637c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800637e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006380:	1ad3      	subs	r3, r2, r3
 8006382:	657b      	str	r3, [r7, #84]	@ 0x54
 8006384:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006388:	2b00      	cmp	r3, #0
 800638a:	d103      	bne.n	8006394 <f_open+0x2fc>
 800638c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800638e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006390:	429a      	cmp	r2, r3
 8006392:	d8e0      	bhi.n	8006356 <f_open+0x2be>
				}
				fp->clust = clst;
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006398:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800639a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d127      	bne.n	80063f2 <f_open+0x35a>
 80063a2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80063a4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	d022      	beq.n	80063f2 <f_open+0x35a>
					if ((sc = clust2sect(fs, clst)) == 0) {
 80063ac:	693b      	ldr	r3, [r7, #16]
 80063ae:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80063b0:	4618      	mov	r0, r3
 80063b2:	f7fe fcdb 	bl	8004d6c <clust2sect>
 80063b6:	6478      	str	r0, [r7, #68]	@ 0x44
 80063b8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d103      	bne.n	80063c6 <f_open+0x32e>
						res = FR_INT_ERR;
 80063be:	2302      	movs	r3, #2
 80063c0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 80063c4:	e015      	b.n	80063f2 <f_open+0x35a>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 80063c6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80063c8:	0a5a      	lsrs	r2, r3, #9
 80063ca:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80063cc:	441a      	add	r2, r3
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 80063d2:	693b      	ldr	r3, [r7, #16]
 80063d4:	7858      	ldrb	r0, [r3, #1]
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	6a1a      	ldr	r2, [r3, #32]
 80063e0:	2301      	movs	r3, #1
 80063e2:	f7fe f919 	bl	8004618 <disk_read>
 80063e6:	4603      	mov	r3, r0
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	d002      	beq.n	80063f2 <f_open+0x35a>
 80063ec:	2301      	movs	r3, #1
 80063ee:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 80063f2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d002      	beq.n	8006400 <f_open+0x368>
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	2200      	movs	r2, #0
 80063fe:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8006400:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 8006404:	4618      	mov	r0, r3
 8006406:	3760      	adds	r7, #96	@ 0x60
 8006408:	46bd      	mov	sp, r7
 800640a:	bd80      	pop	{r7, pc}

0800640c <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 800640c:	b580      	push	{r7, lr}
 800640e:	b08e      	sub	sp, #56	@ 0x38
 8006410:	af00      	add	r7, sp, #0
 8006412:	60f8      	str	r0, [r7, #12]
 8006414:	60b9      	str	r1, [r7, #8]
 8006416:	607a      	str	r2, [r7, #4]
 8006418:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 800641a:	68bb      	ldr	r3, [r7, #8]
 800641c:	627b      	str	r3, [r7, #36]	@ 0x24


	*br = 0;	/* Clear read byte counter */
 800641e:	683b      	ldr	r3, [r7, #0]
 8006420:	2200      	movs	r2, #0
 8006422:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	f107 0214 	add.w	r2, r7, #20
 800642a:	4611      	mov	r1, r2
 800642c:	4618      	mov	r0, r3
 800642e:	f7ff fdb7 	bl	8005fa0 <validate>
 8006432:	4603      	mov	r3, r0
 8006434:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8006438:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800643c:	2b00      	cmp	r3, #0
 800643e:	d107      	bne.n	8006450 <f_read+0x44>
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	7d5b      	ldrb	r3, [r3, #21]
 8006444:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8006448:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800644c:	2b00      	cmp	r3, #0
 800644e:	d002      	beq.n	8006456 <f_read+0x4a>
 8006450:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8006454:	e115      	b.n	8006682 <f_read+0x276>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	7d1b      	ldrb	r3, [r3, #20]
 800645a:	f003 0301 	and.w	r3, r3, #1
 800645e:	2b00      	cmp	r3, #0
 8006460:	d101      	bne.n	8006466 <f_read+0x5a>
 8006462:	2307      	movs	r3, #7
 8006464:	e10d      	b.n	8006682 <f_read+0x276>
	remain = fp->obj.objsize - fp->fptr;
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	68da      	ldr	r2, [r3, #12]
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	699b      	ldr	r3, [r3, #24]
 800646e:	1ad3      	subs	r3, r2, r3
 8006470:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 8006472:	687a      	ldr	r2, [r7, #4]
 8006474:	6a3b      	ldr	r3, [r7, #32]
 8006476:	429a      	cmp	r2, r3
 8006478:	f240 80fe 	bls.w	8006678 <f_read+0x26c>
 800647c:	6a3b      	ldr	r3, [r7, #32]
 800647e:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 8006480:	e0fa      	b.n	8006678 <f_read+0x26c>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	699b      	ldr	r3, [r3, #24]
 8006486:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800648a:	2b00      	cmp	r3, #0
 800648c:	f040 80c6 	bne.w	800661c <f_read+0x210>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	699b      	ldr	r3, [r3, #24]
 8006494:	0a5b      	lsrs	r3, r3, #9
 8006496:	697a      	ldr	r2, [r7, #20]
 8006498:	8952      	ldrh	r2, [r2, #10]
 800649a:	3a01      	subs	r2, #1
 800649c:	4013      	ands	r3, r2
 800649e:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 80064a0:	69fb      	ldr	r3, [r7, #28]
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d12f      	bne.n	8006506 <f_read+0xfa>
				if (fp->fptr == 0) {			/* On the top of the file? */
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	699b      	ldr	r3, [r3, #24]
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	d103      	bne.n	80064b6 <f_read+0xaa>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	689b      	ldr	r3, [r3, #8]
 80064b2:	633b      	str	r3, [r7, #48]	@ 0x30
 80064b4:	e013      	b.n	80064de <f_read+0xd2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d007      	beq.n	80064ce <f_read+0xc2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	699b      	ldr	r3, [r3, #24]
 80064c2:	4619      	mov	r1, r3
 80064c4:	68f8      	ldr	r0, [r7, #12]
 80064c6:	f7fe fefe 	bl	80052c6 <clmt_clust>
 80064ca:	6338      	str	r0, [r7, #48]	@ 0x30
 80064cc:	e007      	b.n	80064de <f_read+0xd2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 80064ce:	68fa      	ldr	r2, [r7, #12]
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	69db      	ldr	r3, [r3, #28]
 80064d4:	4619      	mov	r1, r3
 80064d6:	4610      	mov	r0, r2
 80064d8:	f7fe fc67 	bl	8004daa <get_fat>
 80064dc:	6338      	str	r0, [r7, #48]	@ 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 80064de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064e0:	2b01      	cmp	r3, #1
 80064e2:	d804      	bhi.n	80064ee <f_read+0xe2>
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	2202      	movs	r2, #2
 80064e8:	755a      	strb	r2, [r3, #21]
 80064ea:	2302      	movs	r3, #2
 80064ec:	e0c9      	b.n	8006682 <f_read+0x276>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80064ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80064f4:	d104      	bne.n	8006500 <f_read+0xf4>
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	2201      	movs	r2, #1
 80064fa:	755a      	strb	r2, [r3, #21]
 80064fc:	2301      	movs	r3, #1
 80064fe:	e0c0      	b.n	8006682 <f_read+0x276>
				fp->clust = clst;				/* Update current cluster */
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006504:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8006506:	697a      	ldr	r2, [r7, #20]
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	69db      	ldr	r3, [r3, #28]
 800650c:	4619      	mov	r1, r3
 800650e:	4610      	mov	r0, r2
 8006510:	f7fe fc2c 	bl	8004d6c <clust2sect>
 8006514:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8006516:	69bb      	ldr	r3, [r7, #24]
 8006518:	2b00      	cmp	r3, #0
 800651a:	d104      	bne.n	8006526 <f_read+0x11a>
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	2202      	movs	r2, #2
 8006520:	755a      	strb	r2, [r3, #21]
 8006522:	2302      	movs	r3, #2
 8006524:	e0ad      	b.n	8006682 <f_read+0x276>
			sect += csect;
 8006526:	69ba      	ldr	r2, [r7, #24]
 8006528:	69fb      	ldr	r3, [r7, #28]
 800652a:	4413      	add	r3, r2
 800652c:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	0a5b      	lsrs	r3, r3, #9
 8006532:	62bb      	str	r3, [r7, #40]	@ 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 8006534:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006536:	2b00      	cmp	r3, #0
 8006538:	d039      	beq.n	80065ae <f_read+0x1a2>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800653a:	69fa      	ldr	r2, [r7, #28]
 800653c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800653e:	4413      	add	r3, r2
 8006540:	697a      	ldr	r2, [r7, #20]
 8006542:	8952      	ldrh	r2, [r2, #10]
 8006544:	4293      	cmp	r3, r2
 8006546:	d905      	bls.n	8006554 <f_read+0x148>
					cc = fs->csize - csect;
 8006548:	697b      	ldr	r3, [r7, #20]
 800654a:	895b      	ldrh	r3, [r3, #10]
 800654c:	461a      	mov	r2, r3
 800654e:	69fb      	ldr	r3, [r7, #28]
 8006550:	1ad3      	subs	r3, r2, r3
 8006552:	62bb      	str	r3, [r7, #40]	@ 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8006554:	697b      	ldr	r3, [r7, #20]
 8006556:	7858      	ldrb	r0, [r3, #1]
 8006558:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800655a:	69ba      	ldr	r2, [r7, #24]
 800655c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800655e:	f7fe f85b 	bl	8004618 <disk_read>
 8006562:	4603      	mov	r3, r0
 8006564:	2b00      	cmp	r3, #0
 8006566:	d004      	beq.n	8006572 <f_read+0x166>
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	2201      	movs	r2, #1
 800656c:	755a      	strb	r2, [r3, #21]
 800656e:	2301      	movs	r3, #1
 8006570:	e087      	b.n	8006682 <f_read+0x276>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	7d1b      	ldrb	r3, [r3, #20]
 8006576:	b25b      	sxtb	r3, r3
 8006578:	2b00      	cmp	r3, #0
 800657a:	da14      	bge.n	80065a6 <f_read+0x19a>
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	6a1a      	ldr	r2, [r3, #32]
 8006580:	69bb      	ldr	r3, [r7, #24]
 8006582:	1ad3      	subs	r3, r2, r3
 8006584:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006586:	429a      	cmp	r2, r3
 8006588:	d90d      	bls.n	80065a6 <f_read+0x19a>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	6a1a      	ldr	r2, [r3, #32]
 800658e:	69bb      	ldr	r3, [r7, #24]
 8006590:	1ad3      	subs	r3, r2, r3
 8006592:	025b      	lsls	r3, r3, #9
 8006594:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006596:	18d0      	adds	r0, r2, r3
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	3330      	adds	r3, #48	@ 0x30
 800659c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80065a0:	4619      	mov	r1, r3
 80065a2:	f7fe f919 	bl	80047d8 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 80065a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065a8:	025b      	lsls	r3, r3, #9
 80065aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
				continue;
 80065ac:	e050      	b.n	8006650 <f_read+0x244>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	6a1b      	ldr	r3, [r3, #32]
 80065b2:	69ba      	ldr	r2, [r7, #24]
 80065b4:	429a      	cmp	r2, r3
 80065b6:	d02e      	beq.n	8006616 <f_read+0x20a>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	7d1b      	ldrb	r3, [r3, #20]
 80065bc:	b25b      	sxtb	r3, r3
 80065be:	2b00      	cmp	r3, #0
 80065c0:	da18      	bge.n	80065f4 <f_read+0x1e8>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80065c2:	697b      	ldr	r3, [r7, #20]
 80065c4:	7858      	ldrb	r0, [r3, #1]
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	6a1a      	ldr	r2, [r3, #32]
 80065d0:	2301      	movs	r3, #1
 80065d2:	f7fe f841 	bl	8004658 <disk_write>
 80065d6:	4603      	mov	r3, r0
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d004      	beq.n	80065e6 <f_read+0x1da>
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	2201      	movs	r2, #1
 80065e0:	755a      	strb	r2, [r3, #21]
 80065e2:	2301      	movs	r3, #1
 80065e4:	e04d      	b.n	8006682 <f_read+0x276>
					fp->flag &= (BYTE)~FA_DIRTY;
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	7d1b      	ldrb	r3, [r3, #20]
 80065ea:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80065ee:	b2da      	uxtb	r2, r3
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 80065f4:	697b      	ldr	r3, [r7, #20]
 80065f6:	7858      	ldrb	r0, [r3, #1]
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80065fe:	2301      	movs	r3, #1
 8006600:	69ba      	ldr	r2, [r7, #24]
 8006602:	f7fe f809 	bl	8004618 <disk_read>
 8006606:	4603      	mov	r3, r0
 8006608:	2b00      	cmp	r3, #0
 800660a:	d004      	beq.n	8006616 <f_read+0x20a>
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	2201      	movs	r2, #1
 8006610:	755a      	strb	r2, [r3, #21]
 8006612:	2301      	movs	r3, #1
 8006614:	e035      	b.n	8006682 <f_read+0x276>
			}
#endif
			fp->sect = sect;
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	69ba      	ldr	r2, [r7, #24]
 800661a:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	699b      	ldr	r3, [r3, #24]
 8006620:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006624:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 8006628:	62fb      	str	r3, [r7, #44]	@ 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 800662a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	429a      	cmp	r2, r3
 8006630:	d901      	bls.n	8006636 <f_read+0x22a>
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	62fb      	str	r3, [r7, #44]	@ 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	699b      	ldr	r3, [r3, #24]
 8006640:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006644:	4413      	add	r3, r2
 8006646:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006648:	4619      	mov	r1, r3
 800664a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800664c:	f7fe f8c4 	bl	80047d8 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 8006650:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006652:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006654:	4413      	add	r3, r2
 8006656:	627b      	str	r3, [r7, #36]	@ 0x24
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	699a      	ldr	r2, [r3, #24]
 800665c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800665e:	441a      	add	r2, r3
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	619a      	str	r2, [r3, #24]
 8006664:	683b      	ldr	r3, [r7, #0]
 8006666:	681a      	ldr	r2, [r3, #0]
 8006668:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800666a:	441a      	add	r2, r3
 800666c:	683b      	ldr	r3, [r7, #0]
 800666e:	601a      	str	r2, [r3, #0]
 8006670:	687a      	ldr	r2, [r7, #4]
 8006672:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006674:	1ad3      	subs	r3, r2, r3
 8006676:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	2b00      	cmp	r3, #0
 800667c:	f47f af01 	bne.w	8006482 <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 8006680:	2300      	movs	r3, #0
}
 8006682:	4618      	mov	r0, r3
 8006684:	3738      	adds	r7, #56	@ 0x38
 8006686:	46bd      	mov	sp, r7
 8006688:	bd80      	pop	{r7, pc}

0800668a <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800668a:	b580      	push	{r7, lr}
 800668c:	b08c      	sub	sp, #48	@ 0x30
 800668e:	af00      	add	r7, sp, #0
 8006690:	60f8      	str	r0, [r7, #12]
 8006692:	60b9      	str	r1, [r7, #8]
 8006694:	607a      	str	r2, [r7, #4]
 8006696:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 8006698:	68bb      	ldr	r3, [r7, #8]
 800669a:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 800669c:	683b      	ldr	r3, [r7, #0]
 800669e:	2200      	movs	r2, #0
 80066a0:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	f107 0210 	add.w	r2, r7, #16
 80066a8:	4611      	mov	r1, r2
 80066aa:	4618      	mov	r0, r3
 80066ac:	f7ff fc78 	bl	8005fa0 <validate>
 80066b0:	4603      	mov	r3, r0
 80066b2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 80066b6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	d107      	bne.n	80066ce <f_write+0x44>
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	7d5b      	ldrb	r3, [r3, #21]
 80066c2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80066c6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80066ca:	2b00      	cmp	r3, #0
 80066cc:	d002      	beq.n	80066d4 <f_write+0x4a>
 80066ce:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80066d2:	e14b      	b.n	800696c <f_write+0x2e2>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	7d1b      	ldrb	r3, [r3, #20]
 80066d8:	f003 0302 	and.w	r3, r3, #2
 80066dc:	2b00      	cmp	r3, #0
 80066de:	d101      	bne.n	80066e4 <f_write+0x5a>
 80066e0:	2307      	movs	r3, #7
 80066e2:	e143      	b.n	800696c <f_write+0x2e2>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	699a      	ldr	r2, [r3, #24]
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	441a      	add	r2, r3
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	699b      	ldr	r3, [r3, #24]
 80066f0:	429a      	cmp	r2, r3
 80066f2:	f080 812d 	bcs.w	8006950 <f_write+0x2c6>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	699b      	ldr	r3, [r3, #24]
 80066fa:	43db      	mvns	r3, r3
 80066fc:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 80066fe:	e127      	b.n	8006950 <f_write+0x2c6>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	699b      	ldr	r3, [r3, #24]
 8006704:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006708:	2b00      	cmp	r3, #0
 800670a:	f040 80e3 	bne.w	80068d4 <f_write+0x24a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	699b      	ldr	r3, [r3, #24]
 8006712:	0a5b      	lsrs	r3, r3, #9
 8006714:	693a      	ldr	r2, [r7, #16]
 8006716:	8952      	ldrh	r2, [r2, #10]
 8006718:	3a01      	subs	r2, #1
 800671a:	4013      	ands	r3, r2
 800671c:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 800671e:	69bb      	ldr	r3, [r7, #24]
 8006720:	2b00      	cmp	r3, #0
 8006722:	d143      	bne.n	80067ac <f_write+0x122>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	699b      	ldr	r3, [r3, #24]
 8006728:	2b00      	cmp	r3, #0
 800672a:	d10c      	bne.n	8006746 <f_write+0xbc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	689b      	ldr	r3, [r3, #8]
 8006730:	62bb      	str	r3, [r7, #40]	@ 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 8006732:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006734:	2b00      	cmp	r3, #0
 8006736:	d11a      	bne.n	800676e <f_write+0xe4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	2100      	movs	r1, #0
 800673c:	4618      	mov	r0, r3
 800673e:	f7fe fd2a 	bl	8005196 <create_chain>
 8006742:	62b8      	str	r0, [r7, #40]	@ 0x28
 8006744:	e013      	b.n	800676e <f_write+0xe4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800674a:	2b00      	cmp	r3, #0
 800674c:	d007      	beq.n	800675e <f_write+0xd4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	699b      	ldr	r3, [r3, #24]
 8006752:	4619      	mov	r1, r3
 8006754:	68f8      	ldr	r0, [r7, #12]
 8006756:	f7fe fdb6 	bl	80052c6 <clmt_clust>
 800675a:	62b8      	str	r0, [r7, #40]	@ 0x28
 800675c:	e007      	b.n	800676e <f_write+0xe4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800675e:	68fa      	ldr	r2, [r7, #12]
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	69db      	ldr	r3, [r3, #28]
 8006764:	4619      	mov	r1, r3
 8006766:	4610      	mov	r0, r2
 8006768:	f7fe fd15 	bl	8005196 <create_chain>
 800676c:	62b8      	str	r0, [r7, #40]	@ 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800676e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006770:	2b00      	cmp	r3, #0
 8006772:	f000 80f2 	beq.w	800695a <f_write+0x2d0>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 8006776:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006778:	2b01      	cmp	r3, #1
 800677a:	d104      	bne.n	8006786 <f_write+0xfc>
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	2202      	movs	r2, #2
 8006780:	755a      	strb	r2, [r3, #21]
 8006782:	2302      	movs	r3, #2
 8006784:	e0f2      	b.n	800696c <f_write+0x2e2>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8006786:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006788:	f1b3 3fff 	cmp.w	r3, #4294967295
 800678c:	d104      	bne.n	8006798 <f_write+0x10e>
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	2201      	movs	r2, #1
 8006792:	755a      	strb	r2, [r3, #21]
 8006794:	2301      	movs	r3, #1
 8006796:	e0e9      	b.n	800696c <f_write+0x2e2>
				fp->clust = clst;			/* Update current cluster */
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800679c:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	689b      	ldr	r3, [r3, #8]
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d102      	bne.n	80067ac <f_write+0x122>
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80067aa:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	7d1b      	ldrb	r3, [r3, #20]
 80067b0:	b25b      	sxtb	r3, r3
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	da18      	bge.n	80067e8 <f_write+0x15e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80067b6:	693b      	ldr	r3, [r7, #16]
 80067b8:	7858      	ldrb	r0, [r3, #1]
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	6a1a      	ldr	r2, [r3, #32]
 80067c4:	2301      	movs	r3, #1
 80067c6:	f7fd ff47 	bl	8004658 <disk_write>
 80067ca:	4603      	mov	r3, r0
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d004      	beq.n	80067da <f_write+0x150>
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	2201      	movs	r2, #1
 80067d4:	755a      	strb	r2, [r3, #21]
 80067d6:	2301      	movs	r3, #1
 80067d8:	e0c8      	b.n	800696c <f_write+0x2e2>
				fp->flag &= (BYTE)~FA_DIRTY;
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	7d1b      	ldrb	r3, [r3, #20]
 80067de:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80067e2:	b2da      	uxtb	r2, r3
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 80067e8:	693a      	ldr	r2, [r7, #16]
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	69db      	ldr	r3, [r3, #28]
 80067ee:	4619      	mov	r1, r3
 80067f0:	4610      	mov	r0, r2
 80067f2:	f7fe fabb 	bl	8004d6c <clust2sect>
 80067f6:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 80067f8:	697b      	ldr	r3, [r7, #20]
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d104      	bne.n	8006808 <f_write+0x17e>
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	2202      	movs	r2, #2
 8006802:	755a      	strb	r2, [r3, #21]
 8006804:	2302      	movs	r3, #2
 8006806:	e0b1      	b.n	800696c <f_write+0x2e2>
			sect += csect;
 8006808:	697a      	ldr	r2, [r7, #20]
 800680a:	69bb      	ldr	r3, [r7, #24]
 800680c:	4413      	add	r3, r2
 800680e:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	0a5b      	lsrs	r3, r3, #9
 8006814:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 8006816:	6a3b      	ldr	r3, [r7, #32]
 8006818:	2b00      	cmp	r3, #0
 800681a:	d03c      	beq.n	8006896 <f_write+0x20c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800681c:	69ba      	ldr	r2, [r7, #24]
 800681e:	6a3b      	ldr	r3, [r7, #32]
 8006820:	4413      	add	r3, r2
 8006822:	693a      	ldr	r2, [r7, #16]
 8006824:	8952      	ldrh	r2, [r2, #10]
 8006826:	4293      	cmp	r3, r2
 8006828:	d905      	bls.n	8006836 <f_write+0x1ac>
					cc = fs->csize - csect;
 800682a:	693b      	ldr	r3, [r7, #16]
 800682c:	895b      	ldrh	r3, [r3, #10]
 800682e:	461a      	mov	r2, r3
 8006830:	69bb      	ldr	r3, [r7, #24]
 8006832:	1ad3      	subs	r3, r2, r3
 8006834:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8006836:	693b      	ldr	r3, [r7, #16]
 8006838:	7858      	ldrb	r0, [r3, #1]
 800683a:	6a3b      	ldr	r3, [r7, #32]
 800683c:	697a      	ldr	r2, [r7, #20]
 800683e:	69f9      	ldr	r1, [r7, #28]
 8006840:	f7fd ff0a 	bl	8004658 <disk_write>
 8006844:	4603      	mov	r3, r0
 8006846:	2b00      	cmp	r3, #0
 8006848:	d004      	beq.n	8006854 <f_write+0x1ca>
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	2201      	movs	r2, #1
 800684e:	755a      	strb	r2, [r3, #21]
 8006850:	2301      	movs	r3, #1
 8006852:	e08b      	b.n	800696c <f_write+0x2e2>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	6a1a      	ldr	r2, [r3, #32]
 8006858:	697b      	ldr	r3, [r7, #20]
 800685a:	1ad3      	subs	r3, r2, r3
 800685c:	6a3a      	ldr	r2, [r7, #32]
 800685e:	429a      	cmp	r2, r3
 8006860:	d915      	bls.n	800688e <f_write+0x204>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	6a1a      	ldr	r2, [r3, #32]
 800686c:	697b      	ldr	r3, [r7, #20]
 800686e:	1ad3      	subs	r3, r2, r3
 8006870:	025b      	lsls	r3, r3, #9
 8006872:	69fa      	ldr	r2, [r7, #28]
 8006874:	4413      	add	r3, r2
 8006876:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800687a:	4619      	mov	r1, r3
 800687c:	f7fd ffac 	bl	80047d8 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	7d1b      	ldrb	r3, [r3, #20]
 8006884:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006888:	b2da      	uxtb	r2, r3
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800688e:	6a3b      	ldr	r3, [r7, #32]
 8006890:	025b      	lsls	r3, r3, #9
 8006892:	627b      	str	r3, [r7, #36]	@ 0x24
				continue;
 8006894:	e03f      	b.n	8006916 <f_write+0x28c>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	6a1b      	ldr	r3, [r3, #32]
 800689a:	697a      	ldr	r2, [r7, #20]
 800689c:	429a      	cmp	r2, r3
 800689e:	d016      	beq.n	80068ce <f_write+0x244>
				fp->fptr < fp->obj.objsize &&
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	699a      	ldr	r2, [r3, #24]
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 80068a8:	429a      	cmp	r2, r3
 80068aa:	d210      	bcs.n	80068ce <f_write+0x244>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 80068ac:	693b      	ldr	r3, [r7, #16]
 80068ae:	7858      	ldrb	r0, [r3, #1]
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80068b6:	2301      	movs	r3, #1
 80068b8:	697a      	ldr	r2, [r7, #20]
 80068ba:	f7fd fead 	bl	8004618 <disk_read>
 80068be:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	d004      	beq.n	80068ce <f_write+0x244>
					ABORT(fs, FR_DISK_ERR);
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	2201      	movs	r2, #1
 80068c8:	755a      	strb	r2, [r3, #21]
 80068ca:	2301      	movs	r3, #1
 80068cc:	e04e      	b.n	800696c <f_write+0x2e2>
			}
#endif
			fp->sect = sect;
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	697a      	ldr	r2, [r7, #20]
 80068d2:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	699b      	ldr	r3, [r3, #24]
 80068d8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80068dc:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 80068e0:	627b      	str	r3, [r7, #36]	@ 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 80068e2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	429a      	cmp	r2, r3
 80068e8:	d901      	bls.n	80068ee <f_write+0x264>
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	627b      	str	r3, [r7, #36]	@ 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	699b      	ldr	r3, [r3, #24]
 80068f8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80068fc:	4413      	add	r3, r2
 80068fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006900:	69f9      	ldr	r1, [r7, #28]
 8006902:	4618      	mov	r0, r3
 8006904:	f7fd ff68 	bl	80047d8 <mem_cpy>
		fp->flag |= FA_DIRTY;
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	7d1b      	ldrb	r3, [r3, #20]
 800690c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8006910:	b2da      	uxtb	r2, r3
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 8006916:	69fa      	ldr	r2, [r7, #28]
 8006918:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800691a:	4413      	add	r3, r2
 800691c:	61fb      	str	r3, [r7, #28]
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	699a      	ldr	r2, [r3, #24]
 8006922:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006924:	441a      	add	r2, r3
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	619a      	str	r2, [r3, #24]
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	68da      	ldr	r2, [r3, #12]
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	699b      	ldr	r3, [r3, #24]
 8006932:	429a      	cmp	r2, r3
 8006934:	bf38      	it	cc
 8006936:	461a      	movcc	r2, r3
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	60da      	str	r2, [r3, #12]
 800693c:	683b      	ldr	r3, [r7, #0]
 800693e:	681a      	ldr	r2, [r3, #0]
 8006940:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006942:	441a      	add	r2, r3
 8006944:	683b      	ldr	r3, [r7, #0]
 8006946:	601a      	str	r2, [r3, #0]
 8006948:	687a      	ldr	r2, [r7, #4]
 800694a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800694c:	1ad3      	subs	r3, r2, r3
 800694e:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	2b00      	cmp	r3, #0
 8006954:	f47f aed4 	bne.w	8006700 <f_write+0x76>
 8006958:	e000      	b.n	800695c <f_write+0x2d2>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800695a:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	7d1b      	ldrb	r3, [r3, #20]
 8006960:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006964:	b2da      	uxtb	r2, r3
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 800696a:	2300      	movs	r3, #0
}
 800696c:	4618      	mov	r0, r3
 800696e:	3730      	adds	r7, #48	@ 0x30
 8006970:	46bd      	mov	sp, r7
 8006972:	bd80      	pop	{r7, pc}

08006974 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8006974:	b580      	push	{r7, lr}
 8006976:	b086      	sub	sp, #24
 8006978:	af00      	add	r7, sp, #0
 800697a:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	f107 0208 	add.w	r2, r7, #8
 8006982:	4611      	mov	r1, r2
 8006984:	4618      	mov	r0, r3
 8006986:	f7ff fb0b 	bl	8005fa0 <validate>
 800698a:	4603      	mov	r3, r0
 800698c:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800698e:	7dfb      	ldrb	r3, [r7, #23]
 8006990:	2b00      	cmp	r3, #0
 8006992:	d168      	bne.n	8006a66 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	7d1b      	ldrb	r3, [r3, #20]
 8006998:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800699c:	2b00      	cmp	r3, #0
 800699e:	d062      	beq.n	8006a66 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	7d1b      	ldrb	r3, [r3, #20]
 80069a4:	b25b      	sxtb	r3, r3
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	da15      	bge.n	80069d6 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 80069aa:	68bb      	ldr	r3, [r7, #8]
 80069ac:	7858      	ldrb	r0, [r3, #1]
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	6a1a      	ldr	r2, [r3, #32]
 80069b8:	2301      	movs	r3, #1
 80069ba:	f7fd fe4d 	bl	8004658 <disk_write>
 80069be:	4603      	mov	r3, r0
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	d001      	beq.n	80069c8 <f_sync+0x54>
 80069c4:	2301      	movs	r3, #1
 80069c6:	e04f      	b.n	8006a68 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	7d1b      	ldrb	r3, [r3, #20]
 80069cc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80069d0:	b2da      	uxtb	r2, r3
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 80069d6:	f7fd f89d 	bl	8003b14 <get_fattime>
 80069da:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 80069dc:	68ba      	ldr	r2, [r7, #8]
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069e2:	4619      	mov	r1, r3
 80069e4:	4610      	mov	r0, r2
 80069e6:	f7fe f925 	bl	8004c34 <move_window>
 80069ea:	4603      	mov	r3, r0
 80069ec:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 80069ee:	7dfb      	ldrb	r3, [r7, #23]
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	d138      	bne.n	8006a66 <f_sync+0xf2>
					dir = fp->dir_ptr;
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80069f8:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	330b      	adds	r3, #11
 80069fe:	781a      	ldrb	r2, [r3, #0]
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	330b      	adds	r3, #11
 8006a04:	f042 0220 	orr.w	r2, r2, #32
 8006a08:	b2d2      	uxtb	r2, r2
 8006a0a:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	6818      	ldr	r0, [r3, #0]
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	689b      	ldr	r3, [r3, #8]
 8006a14:	461a      	mov	r2, r3
 8006a16:	68f9      	ldr	r1, [r7, #12]
 8006a18:	f7fe fe2f 	bl	800567a <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	f103 021c 	add.w	r2, r3, #28
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	68db      	ldr	r3, [r3, #12]
 8006a26:	4619      	mov	r1, r3
 8006a28:	4610      	mov	r0, r2
 8006a2a:	f7fd fea9 	bl	8004780 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	3316      	adds	r3, #22
 8006a32:	6939      	ldr	r1, [r7, #16]
 8006a34:	4618      	mov	r0, r3
 8006a36:	f7fd fea3 	bl	8004780 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	3312      	adds	r3, #18
 8006a3e:	2100      	movs	r1, #0
 8006a40:	4618      	mov	r0, r3
 8006a42:	f7fd fe82 	bl	800474a <st_word>
					fs->wflag = 1;
 8006a46:	68bb      	ldr	r3, [r7, #8]
 8006a48:	2201      	movs	r2, #1
 8006a4a:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8006a4c:	68bb      	ldr	r3, [r7, #8]
 8006a4e:	4618      	mov	r0, r3
 8006a50:	f7fe f91e 	bl	8004c90 <sync_fs>
 8006a54:	4603      	mov	r3, r0
 8006a56:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	7d1b      	ldrb	r3, [r3, #20]
 8006a5c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006a60:	b2da      	uxtb	r2, r3
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8006a66:	7dfb      	ldrb	r3, [r7, #23]
}
 8006a68:	4618      	mov	r0, r3
 8006a6a:	3718      	adds	r7, #24
 8006a6c:	46bd      	mov	sp, r7
 8006a6e:	bd80      	pop	{r7, pc}

08006a70 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8006a70:	b580      	push	{r7, lr}
 8006a72:	b084      	sub	sp, #16
 8006a74:	af00      	add	r7, sp, #0
 8006a76:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8006a78:	6878      	ldr	r0, [r7, #4]
 8006a7a:	f7ff ff7b 	bl	8006974 <f_sync>
 8006a7e:	4603      	mov	r3, r0
 8006a80:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8006a82:	7bfb      	ldrb	r3, [r7, #15]
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	d118      	bne.n	8006aba <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	f107 0208 	add.w	r2, r7, #8
 8006a8e:	4611      	mov	r1, r2
 8006a90:	4618      	mov	r0, r3
 8006a92:	f7ff fa85 	bl	8005fa0 <validate>
 8006a96:	4603      	mov	r3, r0
 8006a98:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8006a9a:	7bfb      	ldrb	r3, [r7, #15]
 8006a9c:	2b00      	cmp	r3, #0
 8006a9e:	d10c      	bne.n	8006aba <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	691b      	ldr	r3, [r3, #16]
 8006aa4:	4618      	mov	r0, r3
 8006aa6:	f7fe f821 	bl	8004aec <dec_lock>
 8006aaa:	4603      	mov	r3, r0
 8006aac:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8006aae:	7bfb      	ldrb	r3, [r7, #15]
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d102      	bne.n	8006aba <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	2200      	movs	r2, #0
 8006ab8:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 8006aba:	7bfb      	ldrb	r3, [r7, #15]
}
 8006abc:	4618      	mov	r0, r3
 8006abe:	3710      	adds	r7, #16
 8006ac0:	46bd      	mov	sp, r7
 8006ac2:	bd80      	pop	{r7, pc}

08006ac4 <f_getfree>:
FRESULT f_getfree (
	const TCHAR* path,	/* Path name of the logical drive number */
	DWORD* nclst,		/* Pointer to a variable to return number of free clusters */
	FATFS** fatfs		/* Pointer to return pointer to corresponding file system object */
)
{
 8006ac4:	b580      	push	{r7, lr}
 8006ac6:	b092      	sub	sp, #72	@ 0x48
 8006ac8:	af00      	add	r7, sp, #0
 8006aca:	60f8      	str	r0, [r7, #12]
 8006acc:	60b9      	str	r1, [r7, #8]
 8006ace:	607a      	str	r2, [r7, #4]
	BYTE *p;
	_FDID obj;


	/* Get logical drive */
	res = find_volume(&path, &fs, 0);
 8006ad0:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 8006ad4:	f107 030c 	add.w	r3, r7, #12
 8006ad8:	2200      	movs	r2, #0
 8006ada:	4618      	mov	r0, r3
 8006adc:	f7ff f814 	bl	8005b08 <find_volume>
 8006ae0:	4603      	mov	r3, r0
 8006ae2:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
	if (res == FR_OK) {
 8006ae6:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	f040 8099 	bne.w	8006c22 <f_getfree+0x15e>
		*fatfs = fs;				/* Return ptr to the fs object */
 8006af0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	601a      	str	r2, [r3, #0]
		/* If free_clst is valid, return it without full cluster scan */
		if (fs->free_clst <= fs->n_fatent - 2) {
 8006af6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006af8:	691a      	ldr	r2, [r3, #16]
 8006afa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006afc:	695b      	ldr	r3, [r3, #20]
 8006afe:	3b02      	subs	r3, #2
 8006b00:	429a      	cmp	r2, r3
 8006b02:	d804      	bhi.n	8006b0e <f_getfree+0x4a>
			*nclst = fs->free_clst;
 8006b04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b06:	691a      	ldr	r2, [r3, #16]
 8006b08:	68bb      	ldr	r3, [r7, #8]
 8006b0a:	601a      	str	r2, [r3, #0]
 8006b0c:	e089      	b.n	8006c22 <f_getfree+0x15e>
		} else {
			/* Get number of free clusters */
			nfree = 0;
 8006b0e:	2300      	movs	r3, #0
 8006b10:	643b      	str	r3, [r7, #64]	@ 0x40
			if (fs->fs_type == FS_FAT12) {	/* FAT12: Sector unalighed FAT entries */
 8006b12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b14:	781b      	ldrb	r3, [r3, #0]
 8006b16:	2b01      	cmp	r3, #1
 8006b18:	d128      	bne.n	8006b6c <f_getfree+0xa8>
				clst = 2; obj.fs = fs;
 8006b1a:	2302      	movs	r3, #2
 8006b1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006b1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b20:	617b      	str	r3, [r7, #20]
				do {
					stat = get_fat(&obj, clst);
 8006b22:	f107 0314 	add.w	r3, r7, #20
 8006b26:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006b28:	4618      	mov	r0, r3
 8006b2a:	f7fe f93e 	bl	8004daa <get_fat>
 8006b2e:	62f8      	str	r0, [r7, #44]	@ 0x2c
					if (stat == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }
 8006b30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b32:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b36:	d103      	bne.n	8006b40 <f_getfree+0x7c>
 8006b38:	2301      	movs	r3, #1
 8006b3a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8006b3e:	e063      	b.n	8006c08 <f_getfree+0x144>
					if (stat == 1) { res = FR_INT_ERR; break; }
 8006b40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b42:	2b01      	cmp	r3, #1
 8006b44:	d103      	bne.n	8006b4e <f_getfree+0x8a>
 8006b46:	2302      	movs	r3, #2
 8006b48:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8006b4c:	e05c      	b.n	8006c08 <f_getfree+0x144>
					if (stat == 0) nfree++;
 8006b4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	d102      	bne.n	8006b5a <f_getfree+0x96>
 8006b54:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006b56:	3301      	adds	r3, #1
 8006b58:	643b      	str	r3, [r7, #64]	@ 0x40
				} while (++clst < fs->n_fatent);
 8006b5a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006b5c:	3301      	adds	r3, #1
 8006b5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006b60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b62:	695b      	ldr	r3, [r3, #20]
 8006b64:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8006b66:	429a      	cmp	r2, r3
 8006b68:	d3db      	bcc.n	8006b22 <f_getfree+0x5e>
 8006b6a:	e04d      	b.n	8006c08 <f_getfree+0x144>
						i = (i + 1) % SS(fs);
					} while (clst);
				} else
#endif
				{	/* FAT16/32: Sector alighed FAT entries */
					clst = fs->n_fatent; sect = fs->fatbase;
 8006b6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b6e:	695b      	ldr	r3, [r3, #20]
 8006b70:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006b72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b74:	6a1b      	ldr	r3, [r3, #32]
 8006b76:	63bb      	str	r3, [r7, #56]	@ 0x38
					i = 0; p = 0;
 8006b78:	2300      	movs	r3, #0
 8006b7a:	637b      	str	r3, [r7, #52]	@ 0x34
 8006b7c:	2300      	movs	r3, #0
 8006b7e:	633b      	str	r3, [r7, #48]	@ 0x30
					do {
						if (i == 0) {
 8006b80:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	d113      	bne.n	8006bae <f_getfree+0xea>
							res = move_window(fs, sect++);
 8006b86:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006b88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b8a:	1c5a      	adds	r2, r3, #1
 8006b8c:	63ba      	str	r2, [r7, #56]	@ 0x38
 8006b8e:	4619      	mov	r1, r3
 8006b90:	f7fe f850 	bl	8004c34 <move_window>
 8006b94:	4603      	mov	r3, r0
 8006b96:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
							if (res != FR_OK) break;
 8006b9a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	d131      	bne.n	8006c06 <f_getfree+0x142>
							p = fs->win;
 8006ba2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ba4:	3330      	adds	r3, #48	@ 0x30
 8006ba6:	633b      	str	r3, [r7, #48]	@ 0x30
							i = SS(fs);
 8006ba8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006bac:	637b      	str	r3, [r7, #52]	@ 0x34
						}
						if (fs->fs_type == FS_FAT16) {
 8006bae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006bb0:	781b      	ldrb	r3, [r3, #0]
 8006bb2:	2b02      	cmp	r3, #2
 8006bb4:	d10f      	bne.n	8006bd6 <f_getfree+0x112>
							if (ld_word(p) == 0) nfree++;
 8006bb6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006bb8:	f7fd fd8c 	bl	80046d4 <ld_word>
 8006bbc:	4603      	mov	r3, r0
 8006bbe:	2b00      	cmp	r3, #0
 8006bc0:	d102      	bne.n	8006bc8 <f_getfree+0x104>
 8006bc2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006bc4:	3301      	adds	r3, #1
 8006bc6:	643b      	str	r3, [r7, #64]	@ 0x40
							p += 2; i -= 2;
 8006bc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bca:	3302      	adds	r3, #2
 8006bcc:	633b      	str	r3, [r7, #48]	@ 0x30
 8006bce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006bd0:	3b02      	subs	r3, #2
 8006bd2:	637b      	str	r3, [r7, #52]	@ 0x34
 8006bd4:	e010      	b.n	8006bf8 <f_getfree+0x134>
						} else {
							if ((ld_dword(p) & 0x0FFFFFFF) == 0) nfree++;
 8006bd6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006bd8:	f7fd fd94 	bl	8004704 <ld_dword>
 8006bdc:	4603      	mov	r3, r0
 8006bde:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	d102      	bne.n	8006bec <f_getfree+0x128>
 8006be6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006be8:	3301      	adds	r3, #1
 8006bea:	643b      	str	r3, [r7, #64]	@ 0x40
							p += 4; i -= 4;
 8006bec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bee:	3304      	adds	r3, #4
 8006bf0:	633b      	str	r3, [r7, #48]	@ 0x30
 8006bf2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006bf4:	3b04      	subs	r3, #4
 8006bf6:	637b      	str	r3, [r7, #52]	@ 0x34
						}
					} while (--clst);
 8006bf8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006bfa:	3b01      	subs	r3, #1
 8006bfc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006bfe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006c00:	2b00      	cmp	r3, #0
 8006c02:	d1bd      	bne.n	8006b80 <f_getfree+0xbc>
 8006c04:	e000      	b.n	8006c08 <f_getfree+0x144>
							if (res != FR_OK) break;
 8006c06:	bf00      	nop
				}
			}
			*nclst = nfree;			/* Return the free clusters */
 8006c08:	68bb      	ldr	r3, [r7, #8]
 8006c0a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006c0c:	601a      	str	r2, [r3, #0]
			fs->free_clst = nfree;	/* Now free_clst is valid */
 8006c0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c10:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006c12:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;		/* FSInfo is to be updated */
 8006c14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c16:	791a      	ldrb	r2, [r3, #4]
 8006c18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c1a:	f042 0201 	orr.w	r2, r2, #1
 8006c1e:	b2d2      	uxtb	r2, r2
 8006c20:	711a      	strb	r2, [r3, #4]
		}
	}

	LEAVE_FF(fs, res);
 8006c22:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 8006c26:	4618      	mov	r0, r3
 8006c28:	3748      	adds	r7, #72	@ 0x48
 8006c2a:	46bd      	mov	sp, r7
 8006c2c:	bd80      	pop	{r7, pc}

08006c2e <f_gets>:
TCHAR* f_gets (
	TCHAR* buff,	/* Pointer to the string buffer to read */
	int len,		/* Size of string buffer (characters) */
	FIL* fp			/* Pointer to the file object */
)
{
 8006c2e:	b580      	push	{r7, lr}
 8006c30:	b088      	sub	sp, #32
 8006c32:	af00      	add	r7, sp, #0
 8006c34:	60f8      	str	r0, [r7, #12]
 8006c36:	60b9      	str	r1, [r7, #8]
 8006c38:	607a      	str	r2, [r7, #4]
	int n = 0;
 8006c3a:	2300      	movs	r3, #0
 8006c3c:	61fb      	str	r3, [r7, #28]
	TCHAR c, *p = buff;
 8006c3e:	68fb      	ldr	r3, [r7, #12]
 8006c40:	61bb      	str	r3, [r7, #24]
	BYTE s[2];
	UINT rc;


	while (n < len - 1) {	/* Read characters until buffer gets filled */
 8006c42:	e01c      	b.n	8006c7e <f_gets+0x50>
		}
		c = ff_convert(c, 1);	/* OEM -> Unicode */
		if (!c) c = '?';
#endif
#else						/* Read a character without conversion */
		f_read(fp, s, 1, &rc);
 8006c44:	f107 0310 	add.w	r3, r7, #16
 8006c48:	f107 0114 	add.w	r1, r7, #20
 8006c4c:	2201      	movs	r2, #1
 8006c4e:	6878      	ldr	r0, [r7, #4]
 8006c50:	f7ff fbdc 	bl	800640c <f_read>
		if (rc != 1) break;
 8006c54:	693b      	ldr	r3, [r7, #16]
 8006c56:	2b01      	cmp	r3, #1
 8006c58:	d117      	bne.n	8006c8a <f_gets+0x5c>
		c = s[0];
 8006c5a:	7d3b      	ldrb	r3, [r7, #20]
 8006c5c:	75fb      	strb	r3, [r7, #23]
#endif
		if (_USE_STRFUNC == 2 && c == '\r') continue;	/* Strip '\r' */
 8006c5e:	7dfb      	ldrb	r3, [r7, #23]
 8006c60:	2b0d      	cmp	r3, #13
 8006c62:	d00b      	beq.n	8006c7c <f_gets+0x4e>
		*p++ = c;
 8006c64:	69bb      	ldr	r3, [r7, #24]
 8006c66:	1c5a      	adds	r2, r3, #1
 8006c68:	61ba      	str	r2, [r7, #24]
 8006c6a:	7dfa      	ldrb	r2, [r7, #23]
 8006c6c:	701a      	strb	r2, [r3, #0]
		n++;
 8006c6e:	69fb      	ldr	r3, [r7, #28]
 8006c70:	3301      	adds	r3, #1
 8006c72:	61fb      	str	r3, [r7, #28]
		if (c == '\n') break;		/* Break on EOL */
 8006c74:	7dfb      	ldrb	r3, [r7, #23]
 8006c76:	2b0a      	cmp	r3, #10
 8006c78:	d009      	beq.n	8006c8e <f_gets+0x60>
 8006c7a:	e000      	b.n	8006c7e <f_gets+0x50>
		if (_USE_STRFUNC == 2 && c == '\r') continue;	/* Strip '\r' */
 8006c7c:	bf00      	nop
	while (n < len - 1) {	/* Read characters until buffer gets filled */
 8006c7e:	68bb      	ldr	r3, [r7, #8]
 8006c80:	3b01      	subs	r3, #1
 8006c82:	69fa      	ldr	r2, [r7, #28]
 8006c84:	429a      	cmp	r2, r3
 8006c86:	dbdd      	blt.n	8006c44 <f_gets+0x16>
 8006c88:	e002      	b.n	8006c90 <f_gets+0x62>
		if (rc != 1) break;
 8006c8a:	bf00      	nop
 8006c8c:	e000      	b.n	8006c90 <f_gets+0x62>
		if (c == '\n') break;		/* Break on EOL */
 8006c8e:	bf00      	nop
	}
	*p = 0;
 8006c90:	69bb      	ldr	r3, [r7, #24]
 8006c92:	2200      	movs	r2, #0
 8006c94:	701a      	strb	r2, [r3, #0]
	return n ? buff : 0;			/* When no data read (eof or error), return with error. */
 8006c96:	69fb      	ldr	r3, [r7, #28]
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	d001      	beq.n	8006ca0 <f_gets+0x72>
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	e000      	b.n	8006ca2 <f_gets+0x74>
 8006ca0:	2300      	movs	r3, #0
}
 8006ca2:	4618      	mov	r0, r3
 8006ca4:	3720      	adds	r7, #32
 8006ca6:	46bd      	mov	sp, r7
 8006ca8:	bd80      	pop	{r7, pc}
	...

08006cac <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8006cac:	b480      	push	{r7}
 8006cae:	b087      	sub	sp, #28
 8006cb0:	af00      	add	r7, sp, #0
 8006cb2:	60f8      	str	r0, [r7, #12]
 8006cb4:	60b9      	str	r1, [r7, #8]
 8006cb6:	4613      	mov	r3, r2
 8006cb8:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8006cba:	2301      	movs	r3, #1
 8006cbc:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8006cbe:	2300      	movs	r3, #0
 8006cc0:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8006cc2:	4b1f      	ldr	r3, [pc, #124]	@ (8006d40 <FATFS_LinkDriverEx+0x94>)
 8006cc4:	7a5b      	ldrb	r3, [r3, #9]
 8006cc6:	b2db      	uxtb	r3, r3
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	d131      	bne.n	8006d30 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8006ccc:	4b1c      	ldr	r3, [pc, #112]	@ (8006d40 <FATFS_LinkDriverEx+0x94>)
 8006cce:	7a5b      	ldrb	r3, [r3, #9]
 8006cd0:	b2db      	uxtb	r3, r3
 8006cd2:	461a      	mov	r2, r3
 8006cd4:	4b1a      	ldr	r3, [pc, #104]	@ (8006d40 <FATFS_LinkDriverEx+0x94>)
 8006cd6:	2100      	movs	r1, #0
 8006cd8:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8006cda:	4b19      	ldr	r3, [pc, #100]	@ (8006d40 <FATFS_LinkDriverEx+0x94>)
 8006cdc:	7a5b      	ldrb	r3, [r3, #9]
 8006cde:	b2db      	uxtb	r3, r3
 8006ce0:	4a17      	ldr	r2, [pc, #92]	@ (8006d40 <FATFS_LinkDriverEx+0x94>)
 8006ce2:	009b      	lsls	r3, r3, #2
 8006ce4:	4413      	add	r3, r2
 8006ce6:	68fa      	ldr	r2, [r7, #12]
 8006ce8:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8006cea:	4b15      	ldr	r3, [pc, #84]	@ (8006d40 <FATFS_LinkDriverEx+0x94>)
 8006cec:	7a5b      	ldrb	r3, [r3, #9]
 8006cee:	b2db      	uxtb	r3, r3
 8006cf0:	461a      	mov	r2, r3
 8006cf2:	4b13      	ldr	r3, [pc, #76]	@ (8006d40 <FATFS_LinkDriverEx+0x94>)
 8006cf4:	4413      	add	r3, r2
 8006cf6:	79fa      	ldrb	r2, [r7, #7]
 8006cf8:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8006cfa:	4b11      	ldr	r3, [pc, #68]	@ (8006d40 <FATFS_LinkDriverEx+0x94>)
 8006cfc:	7a5b      	ldrb	r3, [r3, #9]
 8006cfe:	b2db      	uxtb	r3, r3
 8006d00:	1c5a      	adds	r2, r3, #1
 8006d02:	b2d1      	uxtb	r1, r2
 8006d04:	4a0e      	ldr	r2, [pc, #56]	@ (8006d40 <FATFS_LinkDriverEx+0x94>)
 8006d06:	7251      	strb	r1, [r2, #9]
 8006d08:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8006d0a:	7dbb      	ldrb	r3, [r7, #22]
 8006d0c:	3330      	adds	r3, #48	@ 0x30
 8006d0e:	b2da      	uxtb	r2, r3
 8006d10:	68bb      	ldr	r3, [r7, #8]
 8006d12:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8006d14:	68bb      	ldr	r3, [r7, #8]
 8006d16:	3301      	adds	r3, #1
 8006d18:	223a      	movs	r2, #58	@ 0x3a
 8006d1a:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8006d1c:	68bb      	ldr	r3, [r7, #8]
 8006d1e:	3302      	adds	r3, #2
 8006d20:	222f      	movs	r2, #47	@ 0x2f
 8006d22:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8006d24:	68bb      	ldr	r3, [r7, #8]
 8006d26:	3303      	adds	r3, #3
 8006d28:	2200      	movs	r2, #0
 8006d2a:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8006d2c:	2300      	movs	r3, #0
 8006d2e:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8006d30:	7dfb      	ldrb	r3, [r7, #23]
}
 8006d32:	4618      	mov	r0, r3
 8006d34:	371c      	adds	r7, #28
 8006d36:	46bd      	mov	sp, r7
 8006d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d3c:	4770      	bx	lr
 8006d3e:	bf00      	nop
 8006d40:	200002d8 	.word	0x200002d8

08006d44 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8006d44:	b580      	push	{r7, lr}
 8006d46:	b082      	sub	sp, #8
 8006d48:	af00      	add	r7, sp, #0
 8006d4a:	6078      	str	r0, [r7, #4]
 8006d4c:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8006d4e:	2200      	movs	r2, #0
 8006d50:	6839      	ldr	r1, [r7, #0]
 8006d52:	6878      	ldr	r0, [r7, #4]
 8006d54:	f7ff ffaa 	bl	8006cac <FATFS_LinkDriverEx>
 8006d58:	4603      	mov	r3, r0
}
 8006d5a:	4618      	mov	r0, r3
 8006d5c:	3708      	adds	r7, #8
 8006d5e:	46bd      	mov	sp, r7
 8006d60:	bd80      	pop	{r7, pc}

08006d62 <_vsniprintf_r>:
 8006d62:	b530      	push	{r4, r5, lr}
 8006d64:	4614      	mov	r4, r2
 8006d66:	2c00      	cmp	r4, #0
 8006d68:	b09b      	sub	sp, #108	@ 0x6c
 8006d6a:	4605      	mov	r5, r0
 8006d6c:	461a      	mov	r2, r3
 8006d6e:	da05      	bge.n	8006d7c <_vsniprintf_r+0x1a>
 8006d70:	238b      	movs	r3, #139	@ 0x8b
 8006d72:	6003      	str	r3, [r0, #0]
 8006d74:	f04f 30ff 	mov.w	r0, #4294967295
 8006d78:	b01b      	add	sp, #108	@ 0x6c
 8006d7a:	bd30      	pop	{r4, r5, pc}
 8006d7c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8006d80:	f8ad 300c 	strh.w	r3, [sp, #12]
 8006d84:	bf14      	ite	ne
 8006d86:	f104 33ff 	addne.w	r3, r4, #4294967295
 8006d8a:	4623      	moveq	r3, r4
 8006d8c:	9302      	str	r3, [sp, #8]
 8006d8e:	9305      	str	r3, [sp, #20]
 8006d90:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8006d94:	9100      	str	r1, [sp, #0]
 8006d96:	9104      	str	r1, [sp, #16]
 8006d98:	f8ad 300e 	strh.w	r3, [sp, #14]
 8006d9c:	4669      	mov	r1, sp
 8006d9e:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8006da0:	f000 f9a0 	bl	80070e4 <_svfiprintf_r>
 8006da4:	1c43      	adds	r3, r0, #1
 8006da6:	bfbc      	itt	lt
 8006da8:	238b      	movlt	r3, #139	@ 0x8b
 8006daa:	602b      	strlt	r3, [r5, #0]
 8006dac:	2c00      	cmp	r4, #0
 8006dae:	d0e3      	beq.n	8006d78 <_vsniprintf_r+0x16>
 8006db0:	9b00      	ldr	r3, [sp, #0]
 8006db2:	2200      	movs	r2, #0
 8006db4:	701a      	strb	r2, [r3, #0]
 8006db6:	e7df      	b.n	8006d78 <_vsniprintf_r+0x16>

08006db8 <vsniprintf>:
 8006db8:	b507      	push	{r0, r1, r2, lr}
 8006dba:	9300      	str	r3, [sp, #0]
 8006dbc:	4613      	mov	r3, r2
 8006dbe:	460a      	mov	r2, r1
 8006dc0:	4601      	mov	r1, r0
 8006dc2:	4803      	ldr	r0, [pc, #12]	@ (8006dd0 <vsniprintf+0x18>)
 8006dc4:	6800      	ldr	r0, [r0, #0]
 8006dc6:	f7ff ffcc 	bl	8006d62 <_vsniprintf_r>
 8006dca:	b003      	add	sp, #12
 8006dcc:	f85d fb04 	ldr.w	pc, [sp], #4
 8006dd0:	20000024 	.word	0x20000024

08006dd4 <memset>:
 8006dd4:	4402      	add	r2, r0
 8006dd6:	4603      	mov	r3, r0
 8006dd8:	4293      	cmp	r3, r2
 8006dda:	d100      	bne.n	8006dde <memset+0xa>
 8006ddc:	4770      	bx	lr
 8006dde:	f803 1b01 	strb.w	r1, [r3], #1
 8006de2:	e7f9      	b.n	8006dd8 <memset+0x4>

08006de4 <__errno>:
 8006de4:	4b01      	ldr	r3, [pc, #4]	@ (8006dec <__errno+0x8>)
 8006de6:	6818      	ldr	r0, [r3, #0]
 8006de8:	4770      	bx	lr
 8006dea:	bf00      	nop
 8006dec:	20000024 	.word	0x20000024

08006df0 <__libc_init_array>:
 8006df0:	b570      	push	{r4, r5, r6, lr}
 8006df2:	4d0d      	ldr	r5, [pc, #52]	@ (8006e28 <__libc_init_array+0x38>)
 8006df4:	4c0d      	ldr	r4, [pc, #52]	@ (8006e2c <__libc_init_array+0x3c>)
 8006df6:	1b64      	subs	r4, r4, r5
 8006df8:	10a4      	asrs	r4, r4, #2
 8006dfa:	2600      	movs	r6, #0
 8006dfc:	42a6      	cmp	r6, r4
 8006dfe:	d109      	bne.n	8006e14 <__libc_init_array+0x24>
 8006e00:	4d0b      	ldr	r5, [pc, #44]	@ (8006e30 <__libc_init_array+0x40>)
 8006e02:	4c0c      	ldr	r4, [pc, #48]	@ (8006e34 <__libc_init_array+0x44>)
 8006e04:	f000 fc66 	bl	80076d4 <_init>
 8006e08:	1b64      	subs	r4, r4, r5
 8006e0a:	10a4      	asrs	r4, r4, #2
 8006e0c:	2600      	movs	r6, #0
 8006e0e:	42a6      	cmp	r6, r4
 8006e10:	d105      	bne.n	8006e1e <__libc_init_array+0x2e>
 8006e12:	bd70      	pop	{r4, r5, r6, pc}
 8006e14:	f855 3b04 	ldr.w	r3, [r5], #4
 8006e18:	4798      	blx	r3
 8006e1a:	3601      	adds	r6, #1
 8006e1c:	e7ee      	b.n	8006dfc <__libc_init_array+0xc>
 8006e1e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006e22:	4798      	blx	r3
 8006e24:	3601      	adds	r6, #1
 8006e26:	e7f2      	b.n	8006e0e <__libc_init_array+0x1e>
 8006e28:	080079bc 	.word	0x080079bc
 8006e2c:	080079bc 	.word	0x080079bc
 8006e30:	080079bc 	.word	0x080079bc
 8006e34:	080079c0 	.word	0x080079c0

08006e38 <__retarget_lock_acquire_recursive>:
 8006e38:	4770      	bx	lr

08006e3a <__retarget_lock_release_recursive>:
 8006e3a:	4770      	bx	lr

08006e3c <_free_r>:
 8006e3c:	b538      	push	{r3, r4, r5, lr}
 8006e3e:	4605      	mov	r5, r0
 8006e40:	2900      	cmp	r1, #0
 8006e42:	d041      	beq.n	8006ec8 <_free_r+0x8c>
 8006e44:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006e48:	1f0c      	subs	r4, r1, #4
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	bfb8      	it	lt
 8006e4e:	18e4      	addlt	r4, r4, r3
 8006e50:	f000 f8e0 	bl	8007014 <__malloc_lock>
 8006e54:	4a1d      	ldr	r2, [pc, #116]	@ (8006ecc <_free_r+0x90>)
 8006e56:	6813      	ldr	r3, [r2, #0]
 8006e58:	b933      	cbnz	r3, 8006e68 <_free_r+0x2c>
 8006e5a:	6063      	str	r3, [r4, #4]
 8006e5c:	6014      	str	r4, [r2, #0]
 8006e5e:	4628      	mov	r0, r5
 8006e60:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006e64:	f000 b8dc 	b.w	8007020 <__malloc_unlock>
 8006e68:	42a3      	cmp	r3, r4
 8006e6a:	d908      	bls.n	8006e7e <_free_r+0x42>
 8006e6c:	6820      	ldr	r0, [r4, #0]
 8006e6e:	1821      	adds	r1, r4, r0
 8006e70:	428b      	cmp	r3, r1
 8006e72:	bf01      	itttt	eq
 8006e74:	6819      	ldreq	r1, [r3, #0]
 8006e76:	685b      	ldreq	r3, [r3, #4]
 8006e78:	1809      	addeq	r1, r1, r0
 8006e7a:	6021      	streq	r1, [r4, #0]
 8006e7c:	e7ed      	b.n	8006e5a <_free_r+0x1e>
 8006e7e:	461a      	mov	r2, r3
 8006e80:	685b      	ldr	r3, [r3, #4]
 8006e82:	b10b      	cbz	r3, 8006e88 <_free_r+0x4c>
 8006e84:	42a3      	cmp	r3, r4
 8006e86:	d9fa      	bls.n	8006e7e <_free_r+0x42>
 8006e88:	6811      	ldr	r1, [r2, #0]
 8006e8a:	1850      	adds	r0, r2, r1
 8006e8c:	42a0      	cmp	r0, r4
 8006e8e:	d10b      	bne.n	8006ea8 <_free_r+0x6c>
 8006e90:	6820      	ldr	r0, [r4, #0]
 8006e92:	4401      	add	r1, r0
 8006e94:	1850      	adds	r0, r2, r1
 8006e96:	4283      	cmp	r3, r0
 8006e98:	6011      	str	r1, [r2, #0]
 8006e9a:	d1e0      	bne.n	8006e5e <_free_r+0x22>
 8006e9c:	6818      	ldr	r0, [r3, #0]
 8006e9e:	685b      	ldr	r3, [r3, #4]
 8006ea0:	6053      	str	r3, [r2, #4]
 8006ea2:	4408      	add	r0, r1
 8006ea4:	6010      	str	r0, [r2, #0]
 8006ea6:	e7da      	b.n	8006e5e <_free_r+0x22>
 8006ea8:	d902      	bls.n	8006eb0 <_free_r+0x74>
 8006eaa:	230c      	movs	r3, #12
 8006eac:	602b      	str	r3, [r5, #0]
 8006eae:	e7d6      	b.n	8006e5e <_free_r+0x22>
 8006eb0:	6820      	ldr	r0, [r4, #0]
 8006eb2:	1821      	adds	r1, r4, r0
 8006eb4:	428b      	cmp	r3, r1
 8006eb6:	bf04      	itt	eq
 8006eb8:	6819      	ldreq	r1, [r3, #0]
 8006eba:	685b      	ldreq	r3, [r3, #4]
 8006ebc:	6063      	str	r3, [r4, #4]
 8006ebe:	bf04      	itt	eq
 8006ec0:	1809      	addeq	r1, r1, r0
 8006ec2:	6021      	streq	r1, [r4, #0]
 8006ec4:	6054      	str	r4, [r2, #4]
 8006ec6:	e7ca      	b.n	8006e5e <_free_r+0x22>
 8006ec8:	bd38      	pop	{r3, r4, r5, pc}
 8006eca:	bf00      	nop
 8006ecc:	20000428 	.word	0x20000428

08006ed0 <sbrk_aligned>:
 8006ed0:	b570      	push	{r4, r5, r6, lr}
 8006ed2:	4e0f      	ldr	r6, [pc, #60]	@ (8006f10 <sbrk_aligned+0x40>)
 8006ed4:	460c      	mov	r4, r1
 8006ed6:	6831      	ldr	r1, [r6, #0]
 8006ed8:	4605      	mov	r5, r0
 8006eda:	b911      	cbnz	r1, 8006ee2 <sbrk_aligned+0x12>
 8006edc:	f000 fba6 	bl	800762c <_sbrk_r>
 8006ee0:	6030      	str	r0, [r6, #0]
 8006ee2:	4621      	mov	r1, r4
 8006ee4:	4628      	mov	r0, r5
 8006ee6:	f000 fba1 	bl	800762c <_sbrk_r>
 8006eea:	1c43      	adds	r3, r0, #1
 8006eec:	d103      	bne.n	8006ef6 <sbrk_aligned+0x26>
 8006eee:	f04f 34ff 	mov.w	r4, #4294967295
 8006ef2:	4620      	mov	r0, r4
 8006ef4:	bd70      	pop	{r4, r5, r6, pc}
 8006ef6:	1cc4      	adds	r4, r0, #3
 8006ef8:	f024 0403 	bic.w	r4, r4, #3
 8006efc:	42a0      	cmp	r0, r4
 8006efe:	d0f8      	beq.n	8006ef2 <sbrk_aligned+0x22>
 8006f00:	1a21      	subs	r1, r4, r0
 8006f02:	4628      	mov	r0, r5
 8006f04:	f000 fb92 	bl	800762c <_sbrk_r>
 8006f08:	3001      	adds	r0, #1
 8006f0a:	d1f2      	bne.n	8006ef2 <sbrk_aligned+0x22>
 8006f0c:	e7ef      	b.n	8006eee <sbrk_aligned+0x1e>
 8006f0e:	bf00      	nop
 8006f10:	20000424 	.word	0x20000424

08006f14 <_malloc_r>:
 8006f14:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006f18:	1ccd      	adds	r5, r1, #3
 8006f1a:	f025 0503 	bic.w	r5, r5, #3
 8006f1e:	3508      	adds	r5, #8
 8006f20:	2d0c      	cmp	r5, #12
 8006f22:	bf38      	it	cc
 8006f24:	250c      	movcc	r5, #12
 8006f26:	2d00      	cmp	r5, #0
 8006f28:	4606      	mov	r6, r0
 8006f2a:	db01      	blt.n	8006f30 <_malloc_r+0x1c>
 8006f2c:	42a9      	cmp	r1, r5
 8006f2e:	d904      	bls.n	8006f3a <_malloc_r+0x26>
 8006f30:	230c      	movs	r3, #12
 8006f32:	6033      	str	r3, [r6, #0]
 8006f34:	2000      	movs	r0, #0
 8006f36:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006f3a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007010 <_malloc_r+0xfc>
 8006f3e:	f000 f869 	bl	8007014 <__malloc_lock>
 8006f42:	f8d8 3000 	ldr.w	r3, [r8]
 8006f46:	461c      	mov	r4, r3
 8006f48:	bb44      	cbnz	r4, 8006f9c <_malloc_r+0x88>
 8006f4a:	4629      	mov	r1, r5
 8006f4c:	4630      	mov	r0, r6
 8006f4e:	f7ff ffbf 	bl	8006ed0 <sbrk_aligned>
 8006f52:	1c43      	adds	r3, r0, #1
 8006f54:	4604      	mov	r4, r0
 8006f56:	d158      	bne.n	800700a <_malloc_r+0xf6>
 8006f58:	f8d8 4000 	ldr.w	r4, [r8]
 8006f5c:	4627      	mov	r7, r4
 8006f5e:	2f00      	cmp	r7, #0
 8006f60:	d143      	bne.n	8006fea <_malloc_r+0xd6>
 8006f62:	2c00      	cmp	r4, #0
 8006f64:	d04b      	beq.n	8006ffe <_malloc_r+0xea>
 8006f66:	6823      	ldr	r3, [r4, #0]
 8006f68:	4639      	mov	r1, r7
 8006f6a:	4630      	mov	r0, r6
 8006f6c:	eb04 0903 	add.w	r9, r4, r3
 8006f70:	f000 fb5c 	bl	800762c <_sbrk_r>
 8006f74:	4581      	cmp	r9, r0
 8006f76:	d142      	bne.n	8006ffe <_malloc_r+0xea>
 8006f78:	6821      	ldr	r1, [r4, #0]
 8006f7a:	1a6d      	subs	r5, r5, r1
 8006f7c:	4629      	mov	r1, r5
 8006f7e:	4630      	mov	r0, r6
 8006f80:	f7ff ffa6 	bl	8006ed0 <sbrk_aligned>
 8006f84:	3001      	adds	r0, #1
 8006f86:	d03a      	beq.n	8006ffe <_malloc_r+0xea>
 8006f88:	6823      	ldr	r3, [r4, #0]
 8006f8a:	442b      	add	r3, r5
 8006f8c:	6023      	str	r3, [r4, #0]
 8006f8e:	f8d8 3000 	ldr.w	r3, [r8]
 8006f92:	685a      	ldr	r2, [r3, #4]
 8006f94:	bb62      	cbnz	r2, 8006ff0 <_malloc_r+0xdc>
 8006f96:	f8c8 7000 	str.w	r7, [r8]
 8006f9a:	e00f      	b.n	8006fbc <_malloc_r+0xa8>
 8006f9c:	6822      	ldr	r2, [r4, #0]
 8006f9e:	1b52      	subs	r2, r2, r5
 8006fa0:	d420      	bmi.n	8006fe4 <_malloc_r+0xd0>
 8006fa2:	2a0b      	cmp	r2, #11
 8006fa4:	d917      	bls.n	8006fd6 <_malloc_r+0xc2>
 8006fa6:	1961      	adds	r1, r4, r5
 8006fa8:	42a3      	cmp	r3, r4
 8006faa:	6025      	str	r5, [r4, #0]
 8006fac:	bf18      	it	ne
 8006fae:	6059      	strne	r1, [r3, #4]
 8006fb0:	6863      	ldr	r3, [r4, #4]
 8006fb2:	bf08      	it	eq
 8006fb4:	f8c8 1000 	streq.w	r1, [r8]
 8006fb8:	5162      	str	r2, [r4, r5]
 8006fba:	604b      	str	r3, [r1, #4]
 8006fbc:	4630      	mov	r0, r6
 8006fbe:	f000 f82f 	bl	8007020 <__malloc_unlock>
 8006fc2:	f104 000b 	add.w	r0, r4, #11
 8006fc6:	1d23      	adds	r3, r4, #4
 8006fc8:	f020 0007 	bic.w	r0, r0, #7
 8006fcc:	1ac2      	subs	r2, r0, r3
 8006fce:	bf1c      	itt	ne
 8006fd0:	1a1b      	subne	r3, r3, r0
 8006fd2:	50a3      	strne	r3, [r4, r2]
 8006fd4:	e7af      	b.n	8006f36 <_malloc_r+0x22>
 8006fd6:	6862      	ldr	r2, [r4, #4]
 8006fd8:	42a3      	cmp	r3, r4
 8006fda:	bf0c      	ite	eq
 8006fdc:	f8c8 2000 	streq.w	r2, [r8]
 8006fe0:	605a      	strne	r2, [r3, #4]
 8006fe2:	e7eb      	b.n	8006fbc <_malloc_r+0xa8>
 8006fe4:	4623      	mov	r3, r4
 8006fe6:	6864      	ldr	r4, [r4, #4]
 8006fe8:	e7ae      	b.n	8006f48 <_malloc_r+0x34>
 8006fea:	463c      	mov	r4, r7
 8006fec:	687f      	ldr	r7, [r7, #4]
 8006fee:	e7b6      	b.n	8006f5e <_malloc_r+0x4a>
 8006ff0:	461a      	mov	r2, r3
 8006ff2:	685b      	ldr	r3, [r3, #4]
 8006ff4:	42a3      	cmp	r3, r4
 8006ff6:	d1fb      	bne.n	8006ff0 <_malloc_r+0xdc>
 8006ff8:	2300      	movs	r3, #0
 8006ffa:	6053      	str	r3, [r2, #4]
 8006ffc:	e7de      	b.n	8006fbc <_malloc_r+0xa8>
 8006ffe:	230c      	movs	r3, #12
 8007000:	6033      	str	r3, [r6, #0]
 8007002:	4630      	mov	r0, r6
 8007004:	f000 f80c 	bl	8007020 <__malloc_unlock>
 8007008:	e794      	b.n	8006f34 <_malloc_r+0x20>
 800700a:	6005      	str	r5, [r0, #0]
 800700c:	e7d6      	b.n	8006fbc <_malloc_r+0xa8>
 800700e:	bf00      	nop
 8007010:	20000428 	.word	0x20000428

08007014 <__malloc_lock>:
 8007014:	4801      	ldr	r0, [pc, #4]	@ (800701c <__malloc_lock+0x8>)
 8007016:	f7ff bf0f 	b.w	8006e38 <__retarget_lock_acquire_recursive>
 800701a:	bf00      	nop
 800701c:	20000420 	.word	0x20000420

08007020 <__malloc_unlock>:
 8007020:	4801      	ldr	r0, [pc, #4]	@ (8007028 <__malloc_unlock+0x8>)
 8007022:	f7ff bf0a 	b.w	8006e3a <__retarget_lock_release_recursive>
 8007026:	bf00      	nop
 8007028:	20000420 	.word	0x20000420

0800702c <__ssputs_r>:
 800702c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007030:	688e      	ldr	r6, [r1, #8]
 8007032:	461f      	mov	r7, r3
 8007034:	42be      	cmp	r6, r7
 8007036:	680b      	ldr	r3, [r1, #0]
 8007038:	4682      	mov	sl, r0
 800703a:	460c      	mov	r4, r1
 800703c:	4690      	mov	r8, r2
 800703e:	d82d      	bhi.n	800709c <__ssputs_r+0x70>
 8007040:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007044:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007048:	d026      	beq.n	8007098 <__ssputs_r+0x6c>
 800704a:	6965      	ldr	r5, [r4, #20]
 800704c:	6909      	ldr	r1, [r1, #16]
 800704e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007052:	eba3 0901 	sub.w	r9, r3, r1
 8007056:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800705a:	1c7b      	adds	r3, r7, #1
 800705c:	444b      	add	r3, r9
 800705e:	106d      	asrs	r5, r5, #1
 8007060:	429d      	cmp	r5, r3
 8007062:	bf38      	it	cc
 8007064:	461d      	movcc	r5, r3
 8007066:	0553      	lsls	r3, r2, #21
 8007068:	d527      	bpl.n	80070ba <__ssputs_r+0x8e>
 800706a:	4629      	mov	r1, r5
 800706c:	f7ff ff52 	bl	8006f14 <_malloc_r>
 8007070:	4606      	mov	r6, r0
 8007072:	b360      	cbz	r0, 80070ce <__ssputs_r+0xa2>
 8007074:	6921      	ldr	r1, [r4, #16]
 8007076:	464a      	mov	r2, r9
 8007078:	f000 fae8 	bl	800764c <memcpy>
 800707c:	89a3      	ldrh	r3, [r4, #12]
 800707e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007082:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007086:	81a3      	strh	r3, [r4, #12]
 8007088:	6126      	str	r6, [r4, #16]
 800708a:	6165      	str	r5, [r4, #20]
 800708c:	444e      	add	r6, r9
 800708e:	eba5 0509 	sub.w	r5, r5, r9
 8007092:	6026      	str	r6, [r4, #0]
 8007094:	60a5      	str	r5, [r4, #8]
 8007096:	463e      	mov	r6, r7
 8007098:	42be      	cmp	r6, r7
 800709a:	d900      	bls.n	800709e <__ssputs_r+0x72>
 800709c:	463e      	mov	r6, r7
 800709e:	6820      	ldr	r0, [r4, #0]
 80070a0:	4632      	mov	r2, r6
 80070a2:	4641      	mov	r1, r8
 80070a4:	f000 faa8 	bl	80075f8 <memmove>
 80070a8:	68a3      	ldr	r3, [r4, #8]
 80070aa:	1b9b      	subs	r3, r3, r6
 80070ac:	60a3      	str	r3, [r4, #8]
 80070ae:	6823      	ldr	r3, [r4, #0]
 80070b0:	4433      	add	r3, r6
 80070b2:	6023      	str	r3, [r4, #0]
 80070b4:	2000      	movs	r0, #0
 80070b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80070ba:	462a      	mov	r2, r5
 80070bc:	f000 fad4 	bl	8007668 <_realloc_r>
 80070c0:	4606      	mov	r6, r0
 80070c2:	2800      	cmp	r0, #0
 80070c4:	d1e0      	bne.n	8007088 <__ssputs_r+0x5c>
 80070c6:	6921      	ldr	r1, [r4, #16]
 80070c8:	4650      	mov	r0, sl
 80070ca:	f7ff feb7 	bl	8006e3c <_free_r>
 80070ce:	230c      	movs	r3, #12
 80070d0:	f8ca 3000 	str.w	r3, [sl]
 80070d4:	89a3      	ldrh	r3, [r4, #12]
 80070d6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80070da:	81a3      	strh	r3, [r4, #12]
 80070dc:	f04f 30ff 	mov.w	r0, #4294967295
 80070e0:	e7e9      	b.n	80070b6 <__ssputs_r+0x8a>
	...

080070e4 <_svfiprintf_r>:
 80070e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070e8:	4698      	mov	r8, r3
 80070ea:	898b      	ldrh	r3, [r1, #12]
 80070ec:	061b      	lsls	r3, r3, #24
 80070ee:	b09d      	sub	sp, #116	@ 0x74
 80070f0:	4607      	mov	r7, r0
 80070f2:	460d      	mov	r5, r1
 80070f4:	4614      	mov	r4, r2
 80070f6:	d510      	bpl.n	800711a <_svfiprintf_r+0x36>
 80070f8:	690b      	ldr	r3, [r1, #16]
 80070fa:	b973      	cbnz	r3, 800711a <_svfiprintf_r+0x36>
 80070fc:	2140      	movs	r1, #64	@ 0x40
 80070fe:	f7ff ff09 	bl	8006f14 <_malloc_r>
 8007102:	6028      	str	r0, [r5, #0]
 8007104:	6128      	str	r0, [r5, #16]
 8007106:	b930      	cbnz	r0, 8007116 <_svfiprintf_r+0x32>
 8007108:	230c      	movs	r3, #12
 800710a:	603b      	str	r3, [r7, #0]
 800710c:	f04f 30ff 	mov.w	r0, #4294967295
 8007110:	b01d      	add	sp, #116	@ 0x74
 8007112:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007116:	2340      	movs	r3, #64	@ 0x40
 8007118:	616b      	str	r3, [r5, #20]
 800711a:	2300      	movs	r3, #0
 800711c:	9309      	str	r3, [sp, #36]	@ 0x24
 800711e:	2320      	movs	r3, #32
 8007120:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007124:	f8cd 800c 	str.w	r8, [sp, #12]
 8007128:	2330      	movs	r3, #48	@ 0x30
 800712a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80072c8 <_svfiprintf_r+0x1e4>
 800712e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007132:	f04f 0901 	mov.w	r9, #1
 8007136:	4623      	mov	r3, r4
 8007138:	469a      	mov	sl, r3
 800713a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800713e:	b10a      	cbz	r2, 8007144 <_svfiprintf_r+0x60>
 8007140:	2a25      	cmp	r2, #37	@ 0x25
 8007142:	d1f9      	bne.n	8007138 <_svfiprintf_r+0x54>
 8007144:	ebba 0b04 	subs.w	fp, sl, r4
 8007148:	d00b      	beq.n	8007162 <_svfiprintf_r+0x7e>
 800714a:	465b      	mov	r3, fp
 800714c:	4622      	mov	r2, r4
 800714e:	4629      	mov	r1, r5
 8007150:	4638      	mov	r0, r7
 8007152:	f7ff ff6b 	bl	800702c <__ssputs_r>
 8007156:	3001      	adds	r0, #1
 8007158:	f000 80a7 	beq.w	80072aa <_svfiprintf_r+0x1c6>
 800715c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800715e:	445a      	add	r2, fp
 8007160:	9209      	str	r2, [sp, #36]	@ 0x24
 8007162:	f89a 3000 	ldrb.w	r3, [sl]
 8007166:	2b00      	cmp	r3, #0
 8007168:	f000 809f 	beq.w	80072aa <_svfiprintf_r+0x1c6>
 800716c:	2300      	movs	r3, #0
 800716e:	f04f 32ff 	mov.w	r2, #4294967295
 8007172:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007176:	f10a 0a01 	add.w	sl, sl, #1
 800717a:	9304      	str	r3, [sp, #16]
 800717c:	9307      	str	r3, [sp, #28]
 800717e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007182:	931a      	str	r3, [sp, #104]	@ 0x68
 8007184:	4654      	mov	r4, sl
 8007186:	2205      	movs	r2, #5
 8007188:	f814 1b01 	ldrb.w	r1, [r4], #1
 800718c:	484e      	ldr	r0, [pc, #312]	@ (80072c8 <_svfiprintf_r+0x1e4>)
 800718e:	f7f9 f82f 	bl	80001f0 <memchr>
 8007192:	9a04      	ldr	r2, [sp, #16]
 8007194:	b9d8      	cbnz	r0, 80071ce <_svfiprintf_r+0xea>
 8007196:	06d0      	lsls	r0, r2, #27
 8007198:	bf44      	itt	mi
 800719a:	2320      	movmi	r3, #32
 800719c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80071a0:	0711      	lsls	r1, r2, #28
 80071a2:	bf44      	itt	mi
 80071a4:	232b      	movmi	r3, #43	@ 0x2b
 80071a6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80071aa:	f89a 3000 	ldrb.w	r3, [sl]
 80071ae:	2b2a      	cmp	r3, #42	@ 0x2a
 80071b0:	d015      	beq.n	80071de <_svfiprintf_r+0xfa>
 80071b2:	9a07      	ldr	r2, [sp, #28]
 80071b4:	4654      	mov	r4, sl
 80071b6:	2000      	movs	r0, #0
 80071b8:	f04f 0c0a 	mov.w	ip, #10
 80071bc:	4621      	mov	r1, r4
 80071be:	f811 3b01 	ldrb.w	r3, [r1], #1
 80071c2:	3b30      	subs	r3, #48	@ 0x30
 80071c4:	2b09      	cmp	r3, #9
 80071c6:	d94b      	bls.n	8007260 <_svfiprintf_r+0x17c>
 80071c8:	b1b0      	cbz	r0, 80071f8 <_svfiprintf_r+0x114>
 80071ca:	9207      	str	r2, [sp, #28]
 80071cc:	e014      	b.n	80071f8 <_svfiprintf_r+0x114>
 80071ce:	eba0 0308 	sub.w	r3, r0, r8
 80071d2:	fa09 f303 	lsl.w	r3, r9, r3
 80071d6:	4313      	orrs	r3, r2
 80071d8:	9304      	str	r3, [sp, #16]
 80071da:	46a2      	mov	sl, r4
 80071dc:	e7d2      	b.n	8007184 <_svfiprintf_r+0xa0>
 80071de:	9b03      	ldr	r3, [sp, #12]
 80071e0:	1d19      	adds	r1, r3, #4
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	9103      	str	r1, [sp, #12]
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	bfbb      	ittet	lt
 80071ea:	425b      	neglt	r3, r3
 80071ec:	f042 0202 	orrlt.w	r2, r2, #2
 80071f0:	9307      	strge	r3, [sp, #28]
 80071f2:	9307      	strlt	r3, [sp, #28]
 80071f4:	bfb8      	it	lt
 80071f6:	9204      	strlt	r2, [sp, #16]
 80071f8:	7823      	ldrb	r3, [r4, #0]
 80071fa:	2b2e      	cmp	r3, #46	@ 0x2e
 80071fc:	d10a      	bne.n	8007214 <_svfiprintf_r+0x130>
 80071fe:	7863      	ldrb	r3, [r4, #1]
 8007200:	2b2a      	cmp	r3, #42	@ 0x2a
 8007202:	d132      	bne.n	800726a <_svfiprintf_r+0x186>
 8007204:	9b03      	ldr	r3, [sp, #12]
 8007206:	1d1a      	adds	r2, r3, #4
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	9203      	str	r2, [sp, #12]
 800720c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007210:	3402      	adds	r4, #2
 8007212:	9305      	str	r3, [sp, #20]
 8007214:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80072d8 <_svfiprintf_r+0x1f4>
 8007218:	7821      	ldrb	r1, [r4, #0]
 800721a:	2203      	movs	r2, #3
 800721c:	4650      	mov	r0, sl
 800721e:	f7f8 ffe7 	bl	80001f0 <memchr>
 8007222:	b138      	cbz	r0, 8007234 <_svfiprintf_r+0x150>
 8007224:	9b04      	ldr	r3, [sp, #16]
 8007226:	eba0 000a 	sub.w	r0, r0, sl
 800722a:	2240      	movs	r2, #64	@ 0x40
 800722c:	4082      	lsls	r2, r0
 800722e:	4313      	orrs	r3, r2
 8007230:	3401      	adds	r4, #1
 8007232:	9304      	str	r3, [sp, #16]
 8007234:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007238:	4824      	ldr	r0, [pc, #144]	@ (80072cc <_svfiprintf_r+0x1e8>)
 800723a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800723e:	2206      	movs	r2, #6
 8007240:	f7f8 ffd6 	bl	80001f0 <memchr>
 8007244:	2800      	cmp	r0, #0
 8007246:	d036      	beq.n	80072b6 <_svfiprintf_r+0x1d2>
 8007248:	4b21      	ldr	r3, [pc, #132]	@ (80072d0 <_svfiprintf_r+0x1ec>)
 800724a:	bb1b      	cbnz	r3, 8007294 <_svfiprintf_r+0x1b0>
 800724c:	9b03      	ldr	r3, [sp, #12]
 800724e:	3307      	adds	r3, #7
 8007250:	f023 0307 	bic.w	r3, r3, #7
 8007254:	3308      	adds	r3, #8
 8007256:	9303      	str	r3, [sp, #12]
 8007258:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800725a:	4433      	add	r3, r6
 800725c:	9309      	str	r3, [sp, #36]	@ 0x24
 800725e:	e76a      	b.n	8007136 <_svfiprintf_r+0x52>
 8007260:	fb0c 3202 	mla	r2, ip, r2, r3
 8007264:	460c      	mov	r4, r1
 8007266:	2001      	movs	r0, #1
 8007268:	e7a8      	b.n	80071bc <_svfiprintf_r+0xd8>
 800726a:	2300      	movs	r3, #0
 800726c:	3401      	adds	r4, #1
 800726e:	9305      	str	r3, [sp, #20]
 8007270:	4619      	mov	r1, r3
 8007272:	f04f 0c0a 	mov.w	ip, #10
 8007276:	4620      	mov	r0, r4
 8007278:	f810 2b01 	ldrb.w	r2, [r0], #1
 800727c:	3a30      	subs	r2, #48	@ 0x30
 800727e:	2a09      	cmp	r2, #9
 8007280:	d903      	bls.n	800728a <_svfiprintf_r+0x1a6>
 8007282:	2b00      	cmp	r3, #0
 8007284:	d0c6      	beq.n	8007214 <_svfiprintf_r+0x130>
 8007286:	9105      	str	r1, [sp, #20]
 8007288:	e7c4      	b.n	8007214 <_svfiprintf_r+0x130>
 800728a:	fb0c 2101 	mla	r1, ip, r1, r2
 800728e:	4604      	mov	r4, r0
 8007290:	2301      	movs	r3, #1
 8007292:	e7f0      	b.n	8007276 <_svfiprintf_r+0x192>
 8007294:	ab03      	add	r3, sp, #12
 8007296:	9300      	str	r3, [sp, #0]
 8007298:	462a      	mov	r2, r5
 800729a:	4b0e      	ldr	r3, [pc, #56]	@ (80072d4 <_svfiprintf_r+0x1f0>)
 800729c:	a904      	add	r1, sp, #16
 800729e:	4638      	mov	r0, r7
 80072a0:	f3af 8000 	nop.w
 80072a4:	1c42      	adds	r2, r0, #1
 80072a6:	4606      	mov	r6, r0
 80072a8:	d1d6      	bne.n	8007258 <_svfiprintf_r+0x174>
 80072aa:	89ab      	ldrh	r3, [r5, #12]
 80072ac:	065b      	lsls	r3, r3, #25
 80072ae:	f53f af2d 	bmi.w	800710c <_svfiprintf_r+0x28>
 80072b2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80072b4:	e72c      	b.n	8007110 <_svfiprintf_r+0x2c>
 80072b6:	ab03      	add	r3, sp, #12
 80072b8:	9300      	str	r3, [sp, #0]
 80072ba:	462a      	mov	r2, r5
 80072bc:	4b05      	ldr	r3, [pc, #20]	@ (80072d4 <_svfiprintf_r+0x1f0>)
 80072be:	a904      	add	r1, sp, #16
 80072c0:	4638      	mov	r0, r7
 80072c2:	f000 f879 	bl	80073b8 <_printf_i>
 80072c6:	e7ed      	b.n	80072a4 <_svfiprintf_r+0x1c0>
 80072c8:	08007980 	.word	0x08007980
 80072cc:	0800798a 	.word	0x0800798a
 80072d0:	00000000 	.word	0x00000000
 80072d4:	0800702d 	.word	0x0800702d
 80072d8:	08007986 	.word	0x08007986

080072dc <_printf_common>:
 80072dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80072e0:	4616      	mov	r6, r2
 80072e2:	4698      	mov	r8, r3
 80072e4:	688a      	ldr	r2, [r1, #8]
 80072e6:	690b      	ldr	r3, [r1, #16]
 80072e8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80072ec:	4293      	cmp	r3, r2
 80072ee:	bfb8      	it	lt
 80072f0:	4613      	movlt	r3, r2
 80072f2:	6033      	str	r3, [r6, #0]
 80072f4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80072f8:	4607      	mov	r7, r0
 80072fa:	460c      	mov	r4, r1
 80072fc:	b10a      	cbz	r2, 8007302 <_printf_common+0x26>
 80072fe:	3301      	adds	r3, #1
 8007300:	6033      	str	r3, [r6, #0]
 8007302:	6823      	ldr	r3, [r4, #0]
 8007304:	0699      	lsls	r1, r3, #26
 8007306:	bf42      	ittt	mi
 8007308:	6833      	ldrmi	r3, [r6, #0]
 800730a:	3302      	addmi	r3, #2
 800730c:	6033      	strmi	r3, [r6, #0]
 800730e:	6825      	ldr	r5, [r4, #0]
 8007310:	f015 0506 	ands.w	r5, r5, #6
 8007314:	d106      	bne.n	8007324 <_printf_common+0x48>
 8007316:	f104 0a19 	add.w	sl, r4, #25
 800731a:	68e3      	ldr	r3, [r4, #12]
 800731c:	6832      	ldr	r2, [r6, #0]
 800731e:	1a9b      	subs	r3, r3, r2
 8007320:	42ab      	cmp	r3, r5
 8007322:	dc26      	bgt.n	8007372 <_printf_common+0x96>
 8007324:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007328:	6822      	ldr	r2, [r4, #0]
 800732a:	3b00      	subs	r3, #0
 800732c:	bf18      	it	ne
 800732e:	2301      	movne	r3, #1
 8007330:	0692      	lsls	r2, r2, #26
 8007332:	d42b      	bmi.n	800738c <_printf_common+0xb0>
 8007334:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007338:	4641      	mov	r1, r8
 800733a:	4638      	mov	r0, r7
 800733c:	47c8      	blx	r9
 800733e:	3001      	adds	r0, #1
 8007340:	d01e      	beq.n	8007380 <_printf_common+0xa4>
 8007342:	6823      	ldr	r3, [r4, #0]
 8007344:	6922      	ldr	r2, [r4, #16]
 8007346:	f003 0306 	and.w	r3, r3, #6
 800734a:	2b04      	cmp	r3, #4
 800734c:	bf02      	ittt	eq
 800734e:	68e5      	ldreq	r5, [r4, #12]
 8007350:	6833      	ldreq	r3, [r6, #0]
 8007352:	1aed      	subeq	r5, r5, r3
 8007354:	68a3      	ldr	r3, [r4, #8]
 8007356:	bf0c      	ite	eq
 8007358:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800735c:	2500      	movne	r5, #0
 800735e:	4293      	cmp	r3, r2
 8007360:	bfc4      	itt	gt
 8007362:	1a9b      	subgt	r3, r3, r2
 8007364:	18ed      	addgt	r5, r5, r3
 8007366:	2600      	movs	r6, #0
 8007368:	341a      	adds	r4, #26
 800736a:	42b5      	cmp	r5, r6
 800736c:	d11a      	bne.n	80073a4 <_printf_common+0xc8>
 800736e:	2000      	movs	r0, #0
 8007370:	e008      	b.n	8007384 <_printf_common+0xa8>
 8007372:	2301      	movs	r3, #1
 8007374:	4652      	mov	r2, sl
 8007376:	4641      	mov	r1, r8
 8007378:	4638      	mov	r0, r7
 800737a:	47c8      	blx	r9
 800737c:	3001      	adds	r0, #1
 800737e:	d103      	bne.n	8007388 <_printf_common+0xac>
 8007380:	f04f 30ff 	mov.w	r0, #4294967295
 8007384:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007388:	3501      	adds	r5, #1
 800738a:	e7c6      	b.n	800731a <_printf_common+0x3e>
 800738c:	18e1      	adds	r1, r4, r3
 800738e:	1c5a      	adds	r2, r3, #1
 8007390:	2030      	movs	r0, #48	@ 0x30
 8007392:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007396:	4422      	add	r2, r4
 8007398:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800739c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80073a0:	3302      	adds	r3, #2
 80073a2:	e7c7      	b.n	8007334 <_printf_common+0x58>
 80073a4:	2301      	movs	r3, #1
 80073a6:	4622      	mov	r2, r4
 80073a8:	4641      	mov	r1, r8
 80073aa:	4638      	mov	r0, r7
 80073ac:	47c8      	blx	r9
 80073ae:	3001      	adds	r0, #1
 80073b0:	d0e6      	beq.n	8007380 <_printf_common+0xa4>
 80073b2:	3601      	adds	r6, #1
 80073b4:	e7d9      	b.n	800736a <_printf_common+0x8e>
	...

080073b8 <_printf_i>:
 80073b8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80073bc:	7e0f      	ldrb	r7, [r1, #24]
 80073be:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80073c0:	2f78      	cmp	r7, #120	@ 0x78
 80073c2:	4691      	mov	r9, r2
 80073c4:	4680      	mov	r8, r0
 80073c6:	460c      	mov	r4, r1
 80073c8:	469a      	mov	sl, r3
 80073ca:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80073ce:	d807      	bhi.n	80073e0 <_printf_i+0x28>
 80073d0:	2f62      	cmp	r7, #98	@ 0x62
 80073d2:	d80a      	bhi.n	80073ea <_printf_i+0x32>
 80073d4:	2f00      	cmp	r7, #0
 80073d6:	f000 80d2 	beq.w	800757e <_printf_i+0x1c6>
 80073da:	2f58      	cmp	r7, #88	@ 0x58
 80073dc:	f000 80b9 	beq.w	8007552 <_printf_i+0x19a>
 80073e0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80073e4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80073e8:	e03a      	b.n	8007460 <_printf_i+0xa8>
 80073ea:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80073ee:	2b15      	cmp	r3, #21
 80073f0:	d8f6      	bhi.n	80073e0 <_printf_i+0x28>
 80073f2:	a101      	add	r1, pc, #4	@ (adr r1, 80073f8 <_printf_i+0x40>)
 80073f4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80073f8:	08007451 	.word	0x08007451
 80073fc:	08007465 	.word	0x08007465
 8007400:	080073e1 	.word	0x080073e1
 8007404:	080073e1 	.word	0x080073e1
 8007408:	080073e1 	.word	0x080073e1
 800740c:	080073e1 	.word	0x080073e1
 8007410:	08007465 	.word	0x08007465
 8007414:	080073e1 	.word	0x080073e1
 8007418:	080073e1 	.word	0x080073e1
 800741c:	080073e1 	.word	0x080073e1
 8007420:	080073e1 	.word	0x080073e1
 8007424:	08007565 	.word	0x08007565
 8007428:	0800748f 	.word	0x0800748f
 800742c:	0800751f 	.word	0x0800751f
 8007430:	080073e1 	.word	0x080073e1
 8007434:	080073e1 	.word	0x080073e1
 8007438:	08007587 	.word	0x08007587
 800743c:	080073e1 	.word	0x080073e1
 8007440:	0800748f 	.word	0x0800748f
 8007444:	080073e1 	.word	0x080073e1
 8007448:	080073e1 	.word	0x080073e1
 800744c:	08007527 	.word	0x08007527
 8007450:	6833      	ldr	r3, [r6, #0]
 8007452:	1d1a      	adds	r2, r3, #4
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	6032      	str	r2, [r6, #0]
 8007458:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800745c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007460:	2301      	movs	r3, #1
 8007462:	e09d      	b.n	80075a0 <_printf_i+0x1e8>
 8007464:	6833      	ldr	r3, [r6, #0]
 8007466:	6820      	ldr	r0, [r4, #0]
 8007468:	1d19      	adds	r1, r3, #4
 800746a:	6031      	str	r1, [r6, #0]
 800746c:	0606      	lsls	r6, r0, #24
 800746e:	d501      	bpl.n	8007474 <_printf_i+0xbc>
 8007470:	681d      	ldr	r5, [r3, #0]
 8007472:	e003      	b.n	800747c <_printf_i+0xc4>
 8007474:	0645      	lsls	r5, r0, #25
 8007476:	d5fb      	bpl.n	8007470 <_printf_i+0xb8>
 8007478:	f9b3 5000 	ldrsh.w	r5, [r3]
 800747c:	2d00      	cmp	r5, #0
 800747e:	da03      	bge.n	8007488 <_printf_i+0xd0>
 8007480:	232d      	movs	r3, #45	@ 0x2d
 8007482:	426d      	negs	r5, r5
 8007484:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007488:	4859      	ldr	r0, [pc, #356]	@ (80075f0 <_printf_i+0x238>)
 800748a:	230a      	movs	r3, #10
 800748c:	e011      	b.n	80074b2 <_printf_i+0xfa>
 800748e:	6821      	ldr	r1, [r4, #0]
 8007490:	6833      	ldr	r3, [r6, #0]
 8007492:	0608      	lsls	r0, r1, #24
 8007494:	f853 5b04 	ldr.w	r5, [r3], #4
 8007498:	d402      	bmi.n	80074a0 <_printf_i+0xe8>
 800749a:	0649      	lsls	r1, r1, #25
 800749c:	bf48      	it	mi
 800749e:	b2ad      	uxthmi	r5, r5
 80074a0:	2f6f      	cmp	r7, #111	@ 0x6f
 80074a2:	4853      	ldr	r0, [pc, #332]	@ (80075f0 <_printf_i+0x238>)
 80074a4:	6033      	str	r3, [r6, #0]
 80074a6:	bf14      	ite	ne
 80074a8:	230a      	movne	r3, #10
 80074aa:	2308      	moveq	r3, #8
 80074ac:	2100      	movs	r1, #0
 80074ae:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80074b2:	6866      	ldr	r6, [r4, #4]
 80074b4:	60a6      	str	r6, [r4, #8]
 80074b6:	2e00      	cmp	r6, #0
 80074b8:	bfa2      	ittt	ge
 80074ba:	6821      	ldrge	r1, [r4, #0]
 80074bc:	f021 0104 	bicge.w	r1, r1, #4
 80074c0:	6021      	strge	r1, [r4, #0]
 80074c2:	b90d      	cbnz	r5, 80074c8 <_printf_i+0x110>
 80074c4:	2e00      	cmp	r6, #0
 80074c6:	d04b      	beq.n	8007560 <_printf_i+0x1a8>
 80074c8:	4616      	mov	r6, r2
 80074ca:	fbb5 f1f3 	udiv	r1, r5, r3
 80074ce:	fb03 5711 	mls	r7, r3, r1, r5
 80074d2:	5dc7      	ldrb	r7, [r0, r7]
 80074d4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80074d8:	462f      	mov	r7, r5
 80074da:	42bb      	cmp	r3, r7
 80074dc:	460d      	mov	r5, r1
 80074de:	d9f4      	bls.n	80074ca <_printf_i+0x112>
 80074e0:	2b08      	cmp	r3, #8
 80074e2:	d10b      	bne.n	80074fc <_printf_i+0x144>
 80074e4:	6823      	ldr	r3, [r4, #0]
 80074e6:	07df      	lsls	r7, r3, #31
 80074e8:	d508      	bpl.n	80074fc <_printf_i+0x144>
 80074ea:	6923      	ldr	r3, [r4, #16]
 80074ec:	6861      	ldr	r1, [r4, #4]
 80074ee:	4299      	cmp	r1, r3
 80074f0:	bfde      	ittt	le
 80074f2:	2330      	movle	r3, #48	@ 0x30
 80074f4:	f806 3c01 	strble.w	r3, [r6, #-1]
 80074f8:	f106 36ff 	addle.w	r6, r6, #4294967295
 80074fc:	1b92      	subs	r2, r2, r6
 80074fe:	6122      	str	r2, [r4, #16]
 8007500:	f8cd a000 	str.w	sl, [sp]
 8007504:	464b      	mov	r3, r9
 8007506:	aa03      	add	r2, sp, #12
 8007508:	4621      	mov	r1, r4
 800750a:	4640      	mov	r0, r8
 800750c:	f7ff fee6 	bl	80072dc <_printf_common>
 8007510:	3001      	adds	r0, #1
 8007512:	d14a      	bne.n	80075aa <_printf_i+0x1f2>
 8007514:	f04f 30ff 	mov.w	r0, #4294967295
 8007518:	b004      	add	sp, #16
 800751a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800751e:	6823      	ldr	r3, [r4, #0]
 8007520:	f043 0320 	orr.w	r3, r3, #32
 8007524:	6023      	str	r3, [r4, #0]
 8007526:	4833      	ldr	r0, [pc, #204]	@ (80075f4 <_printf_i+0x23c>)
 8007528:	2778      	movs	r7, #120	@ 0x78
 800752a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800752e:	6823      	ldr	r3, [r4, #0]
 8007530:	6831      	ldr	r1, [r6, #0]
 8007532:	061f      	lsls	r7, r3, #24
 8007534:	f851 5b04 	ldr.w	r5, [r1], #4
 8007538:	d402      	bmi.n	8007540 <_printf_i+0x188>
 800753a:	065f      	lsls	r7, r3, #25
 800753c:	bf48      	it	mi
 800753e:	b2ad      	uxthmi	r5, r5
 8007540:	6031      	str	r1, [r6, #0]
 8007542:	07d9      	lsls	r1, r3, #31
 8007544:	bf44      	itt	mi
 8007546:	f043 0320 	orrmi.w	r3, r3, #32
 800754a:	6023      	strmi	r3, [r4, #0]
 800754c:	b11d      	cbz	r5, 8007556 <_printf_i+0x19e>
 800754e:	2310      	movs	r3, #16
 8007550:	e7ac      	b.n	80074ac <_printf_i+0xf4>
 8007552:	4827      	ldr	r0, [pc, #156]	@ (80075f0 <_printf_i+0x238>)
 8007554:	e7e9      	b.n	800752a <_printf_i+0x172>
 8007556:	6823      	ldr	r3, [r4, #0]
 8007558:	f023 0320 	bic.w	r3, r3, #32
 800755c:	6023      	str	r3, [r4, #0]
 800755e:	e7f6      	b.n	800754e <_printf_i+0x196>
 8007560:	4616      	mov	r6, r2
 8007562:	e7bd      	b.n	80074e0 <_printf_i+0x128>
 8007564:	6833      	ldr	r3, [r6, #0]
 8007566:	6825      	ldr	r5, [r4, #0]
 8007568:	6961      	ldr	r1, [r4, #20]
 800756a:	1d18      	adds	r0, r3, #4
 800756c:	6030      	str	r0, [r6, #0]
 800756e:	062e      	lsls	r6, r5, #24
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	d501      	bpl.n	8007578 <_printf_i+0x1c0>
 8007574:	6019      	str	r1, [r3, #0]
 8007576:	e002      	b.n	800757e <_printf_i+0x1c6>
 8007578:	0668      	lsls	r0, r5, #25
 800757a:	d5fb      	bpl.n	8007574 <_printf_i+0x1bc>
 800757c:	8019      	strh	r1, [r3, #0]
 800757e:	2300      	movs	r3, #0
 8007580:	6123      	str	r3, [r4, #16]
 8007582:	4616      	mov	r6, r2
 8007584:	e7bc      	b.n	8007500 <_printf_i+0x148>
 8007586:	6833      	ldr	r3, [r6, #0]
 8007588:	1d1a      	adds	r2, r3, #4
 800758a:	6032      	str	r2, [r6, #0]
 800758c:	681e      	ldr	r6, [r3, #0]
 800758e:	6862      	ldr	r2, [r4, #4]
 8007590:	2100      	movs	r1, #0
 8007592:	4630      	mov	r0, r6
 8007594:	f7f8 fe2c 	bl	80001f0 <memchr>
 8007598:	b108      	cbz	r0, 800759e <_printf_i+0x1e6>
 800759a:	1b80      	subs	r0, r0, r6
 800759c:	6060      	str	r0, [r4, #4]
 800759e:	6863      	ldr	r3, [r4, #4]
 80075a0:	6123      	str	r3, [r4, #16]
 80075a2:	2300      	movs	r3, #0
 80075a4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80075a8:	e7aa      	b.n	8007500 <_printf_i+0x148>
 80075aa:	6923      	ldr	r3, [r4, #16]
 80075ac:	4632      	mov	r2, r6
 80075ae:	4649      	mov	r1, r9
 80075b0:	4640      	mov	r0, r8
 80075b2:	47d0      	blx	sl
 80075b4:	3001      	adds	r0, #1
 80075b6:	d0ad      	beq.n	8007514 <_printf_i+0x15c>
 80075b8:	6823      	ldr	r3, [r4, #0]
 80075ba:	079b      	lsls	r3, r3, #30
 80075bc:	d413      	bmi.n	80075e6 <_printf_i+0x22e>
 80075be:	68e0      	ldr	r0, [r4, #12]
 80075c0:	9b03      	ldr	r3, [sp, #12]
 80075c2:	4298      	cmp	r0, r3
 80075c4:	bfb8      	it	lt
 80075c6:	4618      	movlt	r0, r3
 80075c8:	e7a6      	b.n	8007518 <_printf_i+0x160>
 80075ca:	2301      	movs	r3, #1
 80075cc:	4632      	mov	r2, r6
 80075ce:	4649      	mov	r1, r9
 80075d0:	4640      	mov	r0, r8
 80075d2:	47d0      	blx	sl
 80075d4:	3001      	adds	r0, #1
 80075d6:	d09d      	beq.n	8007514 <_printf_i+0x15c>
 80075d8:	3501      	adds	r5, #1
 80075da:	68e3      	ldr	r3, [r4, #12]
 80075dc:	9903      	ldr	r1, [sp, #12]
 80075de:	1a5b      	subs	r3, r3, r1
 80075e0:	42ab      	cmp	r3, r5
 80075e2:	dcf2      	bgt.n	80075ca <_printf_i+0x212>
 80075e4:	e7eb      	b.n	80075be <_printf_i+0x206>
 80075e6:	2500      	movs	r5, #0
 80075e8:	f104 0619 	add.w	r6, r4, #25
 80075ec:	e7f5      	b.n	80075da <_printf_i+0x222>
 80075ee:	bf00      	nop
 80075f0:	08007991 	.word	0x08007991
 80075f4:	080079a2 	.word	0x080079a2

080075f8 <memmove>:
 80075f8:	4288      	cmp	r0, r1
 80075fa:	b510      	push	{r4, lr}
 80075fc:	eb01 0402 	add.w	r4, r1, r2
 8007600:	d902      	bls.n	8007608 <memmove+0x10>
 8007602:	4284      	cmp	r4, r0
 8007604:	4623      	mov	r3, r4
 8007606:	d807      	bhi.n	8007618 <memmove+0x20>
 8007608:	1e43      	subs	r3, r0, #1
 800760a:	42a1      	cmp	r1, r4
 800760c:	d008      	beq.n	8007620 <memmove+0x28>
 800760e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007612:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007616:	e7f8      	b.n	800760a <memmove+0x12>
 8007618:	4402      	add	r2, r0
 800761a:	4601      	mov	r1, r0
 800761c:	428a      	cmp	r2, r1
 800761e:	d100      	bne.n	8007622 <memmove+0x2a>
 8007620:	bd10      	pop	{r4, pc}
 8007622:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007626:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800762a:	e7f7      	b.n	800761c <memmove+0x24>

0800762c <_sbrk_r>:
 800762c:	b538      	push	{r3, r4, r5, lr}
 800762e:	4d06      	ldr	r5, [pc, #24]	@ (8007648 <_sbrk_r+0x1c>)
 8007630:	2300      	movs	r3, #0
 8007632:	4604      	mov	r4, r0
 8007634:	4608      	mov	r0, r1
 8007636:	602b      	str	r3, [r5, #0]
 8007638:	f7f9 fc0c 	bl	8000e54 <_sbrk>
 800763c:	1c43      	adds	r3, r0, #1
 800763e:	d102      	bne.n	8007646 <_sbrk_r+0x1a>
 8007640:	682b      	ldr	r3, [r5, #0]
 8007642:	b103      	cbz	r3, 8007646 <_sbrk_r+0x1a>
 8007644:	6023      	str	r3, [r4, #0]
 8007646:	bd38      	pop	{r3, r4, r5, pc}
 8007648:	2000041c 	.word	0x2000041c

0800764c <memcpy>:
 800764c:	440a      	add	r2, r1
 800764e:	4291      	cmp	r1, r2
 8007650:	f100 33ff 	add.w	r3, r0, #4294967295
 8007654:	d100      	bne.n	8007658 <memcpy+0xc>
 8007656:	4770      	bx	lr
 8007658:	b510      	push	{r4, lr}
 800765a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800765e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007662:	4291      	cmp	r1, r2
 8007664:	d1f9      	bne.n	800765a <memcpy+0xe>
 8007666:	bd10      	pop	{r4, pc}

08007668 <_realloc_r>:
 8007668:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800766c:	4680      	mov	r8, r0
 800766e:	4615      	mov	r5, r2
 8007670:	460c      	mov	r4, r1
 8007672:	b921      	cbnz	r1, 800767e <_realloc_r+0x16>
 8007674:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007678:	4611      	mov	r1, r2
 800767a:	f7ff bc4b 	b.w	8006f14 <_malloc_r>
 800767e:	b92a      	cbnz	r2, 800768c <_realloc_r+0x24>
 8007680:	f7ff fbdc 	bl	8006e3c <_free_r>
 8007684:	2400      	movs	r4, #0
 8007686:	4620      	mov	r0, r4
 8007688:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800768c:	f000 f81a 	bl	80076c4 <_malloc_usable_size_r>
 8007690:	4285      	cmp	r5, r0
 8007692:	4606      	mov	r6, r0
 8007694:	d802      	bhi.n	800769c <_realloc_r+0x34>
 8007696:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800769a:	d8f4      	bhi.n	8007686 <_realloc_r+0x1e>
 800769c:	4629      	mov	r1, r5
 800769e:	4640      	mov	r0, r8
 80076a0:	f7ff fc38 	bl	8006f14 <_malloc_r>
 80076a4:	4607      	mov	r7, r0
 80076a6:	2800      	cmp	r0, #0
 80076a8:	d0ec      	beq.n	8007684 <_realloc_r+0x1c>
 80076aa:	42b5      	cmp	r5, r6
 80076ac:	462a      	mov	r2, r5
 80076ae:	4621      	mov	r1, r4
 80076b0:	bf28      	it	cs
 80076b2:	4632      	movcs	r2, r6
 80076b4:	f7ff ffca 	bl	800764c <memcpy>
 80076b8:	4621      	mov	r1, r4
 80076ba:	4640      	mov	r0, r8
 80076bc:	f7ff fbbe 	bl	8006e3c <_free_r>
 80076c0:	463c      	mov	r4, r7
 80076c2:	e7e0      	b.n	8007686 <_realloc_r+0x1e>

080076c4 <_malloc_usable_size_r>:
 80076c4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80076c8:	1f18      	subs	r0, r3, #4
 80076ca:	2b00      	cmp	r3, #0
 80076cc:	bfbc      	itt	lt
 80076ce:	580b      	ldrlt	r3, [r1, r0]
 80076d0:	18c0      	addlt	r0, r0, r3
 80076d2:	4770      	bx	lr

080076d4 <_init>:
 80076d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80076d6:	bf00      	nop
 80076d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80076da:	bc08      	pop	{r3}
 80076dc:	469e      	mov	lr, r3
 80076de:	4770      	bx	lr

080076e0 <_fini>:
 80076e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80076e2:	bf00      	nop
 80076e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80076e6:	bc08      	pop	{r3}
 80076e8:	469e      	mov	lr, r3
 80076ea:	4770      	bx	lr
