Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Nov 30 17:23:53 2023
| Host         : LAPTOP-K6G3ST0S running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    27          
TIMING-18  Warning           Missing input or output delay  24          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (27)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (38)
5. checking no_input_delay (1)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (27)
-------------------------
 There are 9 register/latch pins with no clock driven by root clock pin: CLK/ACLK_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: CLK/CLK_DIV_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CLK/CLK_DIV_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: station/WasherPWM/TCR0/E_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (38)
-------------------------------------------------
 There are 38 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.009        0.000                      0                  118        0.189        0.000                      0                  118        4.500        0.000                       0                    67  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.009        0.000                      0                  118        0.189        0.000                      0                  118        4.500        0.000                       0                    67  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.009ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.009ns  (required time - arrival time)
  Source:                 station/SSEGDriver0/capture_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            station/SSEGDriver0/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.999ns  (logic 1.969ns (49.243%)  route 2.030ns (50.757%))
  Logic Levels:           6  (CARRY4=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.762ns = ( 14.762 - 10.000 ) 
    Source Clock Delay      (SCD):    5.056ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.535     5.056    station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y76         FDRE                                         r  station/SSEGDriver0/capture_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y76         FDRE (Prop_fdre_C_Q)         0.456     5.512 r  station/SSEGDriver0/capture_reg[2]/Q
                         net (fo=2, routed)           0.531     6.043    station/SSEGDriver0/capture_reg_n_0_[2]
    SLICE_X30Y76         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.563 r  station/SSEGDriver0/state3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.563    station/SSEGDriver0/state3_carry_n_0
    SLICE_X30Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.680 r  station/SSEGDriver0/state3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.680    station/SSEGDriver0/state3_carry__0_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.919 f  station/SSEGDriver0/state3_carry__1/O[2]
                         net (fo=2, routed)           0.831     7.750    station/SSEGDriver0/in7[11]
    SLICE_X31Y77         LUT6 (Prop_lut6_I0_O)        0.301     8.051 f  station/SSEGDriver0/FSM_sequential_state[0]_i_5/O
                         net (fo=1, routed)           0.667     8.718    station/SSEGDriver0/FSM_sequential_state[0]_i_5_n_0
    SLICE_X31Y77         LUT6 (Prop_lut6_I3_O)        0.124     8.842 r  station/SSEGDriver0/FSM_sequential_state[0]_i_2/O
                         net (fo=1, routed)           0.000     8.842    station/SSEGDriver0/FSM_sequential_state[0]_i_2_n_0
    SLICE_X31Y77         MUXF7 (Prop_muxf7_I0_O)      0.212     9.054 r  station/SSEGDriver0/FSM_sequential_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     9.054    station/SSEGDriver0/state__0[0]
    SLICE_X31Y77         FDRE                                         r  station/SSEGDriver0/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.421    14.762    station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y77         FDRE                                         r  station/SSEGDriver0/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.273    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X31Y77         FDRE (Setup_fdre_C_D)        0.064    15.064    station/SSEGDriver0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.064    
                         arrival time                          -9.054    
  -------------------------------------------------------------------
                         slack                                  6.009    

Slack (MET) :             6.476ns  (required time - arrival time)
  Source:                 CLK/ACLK_GEN_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/ACLK_GEN_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.039ns  (logic 0.704ns (23.163%)  route 2.335ns (76.837%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.760ns = ( 14.760 - 10.000 ) 
    Source Clock Delay      (SCD):    5.053ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.532     5.053    CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y75         FDRE                                         r  CLK/ACLK_GEN_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y75         FDRE (Prop_fdre_C_Q)         0.456     5.509 r  CLK/ACLK_GEN_reg[3]/Q
                         net (fo=2, routed)           0.973     6.482    CLK/ACLK_GEN[3]
    SLICE_X34Y76         LUT4 (Prop_lut4_I0_O)        0.124     6.606 f  CLK/ACLK_GEN[16]_i_3/O
                         net (fo=1, routed)           0.670     7.276    CLK/ACLK_GEN[16]_i_3_n_0
    SLICE_X34Y76         LUT6 (Prop_lut6_I1_O)        0.124     7.400 r  CLK/ACLK_GEN[16]_i_1/O
                         net (fo=18, routed)          0.692     8.092    CLK/ACLK_0
    SLICE_X35Y76         FDRE                                         r  CLK/ACLK_GEN_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.419    14.760    CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y76         FDRE                                         r  CLK/ACLK_GEN_reg[5]/C
                         clock pessimism              0.273    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X35Y76         FDRE (Setup_fdre_C_R)       -0.429    14.569    CLK/ACLK_GEN_reg[5]
  -------------------------------------------------------------------
                         required time                         14.569    
                         arrival time                          -8.092    
  -------------------------------------------------------------------
                         slack                                  6.476    

Slack (MET) :             6.476ns  (required time - arrival time)
  Source:                 CLK/ACLK_GEN_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/ACLK_GEN_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.039ns  (logic 0.704ns (23.163%)  route 2.335ns (76.837%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.760ns = ( 14.760 - 10.000 ) 
    Source Clock Delay      (SCD):    5.053ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.532     5.053    CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y75         FDRE                                         r  CLK/ACLK_GEN_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y75         FDRE (Prop_fdre_C_Q)         0.456     5.509 r  CLK/ACLK_GEN_reg[3]/Q
                         net (fo=2, routed)           0.973     6.482    CLK/ACLK_GEN[3]
    SLICE_X34Y76         LUT4 (Prop_lut4_I0_O)        0.124     6.606 f  CLK/ACLK_GEN[16]_i_3/O
                         net (fo=1, routed)           0.670     7.276    CLK/ACLK_GEN[16]_i_3_n_0
    SLICE_X34Y76         LUT6 (Prop_lut6_I1_O)        0.124     7.400 r  CLK/ACLK_GEN[16]_i_1/O
                         net (fo=18, routed)          0.692     8.092    CLK/ACLK_0
    SLICE_X35Y76         FDRE                                         r  CLK/ACLK_GEN_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.419    14.760    CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y76         FDRE                                         r  CLK/ACLK_GEN_reg[6]/C
                         clock pessimism              0.273    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X35Y76         FDRE (Setup_fdre_C_R)       -0.429    14.569    CLK/ACLK_GEN_reg[6]
  -------------------------------------------------------------------
                         required time                         14.569    
                         arrival time                          -8.092    
  -------------------------------------------------------------------
                         slack                                  6.476    

Slack (MET) :             6.476ns  (required time - arrival time)
  Source:                 CLK/ACLK_GEN_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/ACLK_GEN_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.039ns  (logic 0.704ns (23.163%)  route 2.335ns (76.837%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.760ns = ( 14.760 - 10.000 ) 
    Source Clock Delay      (SCD):    5.053ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.532     5.053    CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y75         FDRE                                         r  CLK/ACLK_GEN_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y75         FDRE (Prop_fdre_C_Q)         0.456     5.509 r  CLK/ACLK_GEN_reg[3]/Q
                         net (fo=2, routed)           0.973     6.482    CLK/ACLK_GEN[3]
    SLICE_X34Y76         LUT4 (Prop_lut4_I0_O)        0.124     6.606 f  CLK/ACLK_GEN[16]_i_3/O
                         net (fo=1, routed)           0.670     7.276    CLK/ACLK_GEN[16]_i_3_n_0
    SLICE_X34Y76         LUT6 (Prop_lut6_I1_O)        0.124     7.400 r  CLK/ACLK_GEN[16]_i_1/O
                         net (fo=18, routed)          0.692     8.092    CLK/ACLK_0
    SLICE_X35Y76         FDRE                                         r  CLK/ACLK_GEN_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.419    14.760    CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y76         FDRE                                         r  CLK/ACLK_GEN_reg[7]/C
                         clock pessimism              0.273    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X35Y76         FDRE (Setup_fdre_C_R)       -0.429    14.569    CLK/ACLK_GEN_reg[7]
  -------------------------------------------------------------------
                         required time                         14.569    
                         arrival time                          -8.092    
  -------------------------------------------------------------------
                         slack                                  6.476    

Slack (MET) :             6.476ns  (required time - arrival time)
  Source:                 CLK/ACLK_GEN_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/ACLK_GEN_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.039ns  (logic 0.704ns (23.163%)  route 2.335ns (76.837%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.760ns = ( 14.760 - 10.000 ) 
    Source Clock Delay      (SCD):    5.053ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.532     5.053    CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y75         FDRE                                         r  CLK/ACLK_GEN_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y75         FDRE (Prop_fdre_C_Q)         0.456     5.509 r  CLK/ACLK_GEN_reg[3]/Q
                         net (fo=2, routed)           0.973     6.482    CLK/ACLK_GEN[3]
    SLICE_X34Y76         LUT4 (Prop_lut4_I0_O)        0.124     6.606 f  CLK/ACLK_GEN[16]_i_3/O
                         net (fo=1, routed)           0.670     7.276    CLK/ACLK_GEN[16]_i_3_n_0
    SLICE_X34Y76         LUT6 (Prop_lut6_I1_O)        0.124     7.400 r  CLK/ACLK_GEN[16]_i_1/O
                         net (fo=18, routed)          0.692     8.092    CLK/ACLK_0
    SLICE_X35Y76         FDRE                                         r  CLK/ACLK_GEN_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.419    14.760    CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y76         FDRE                                         r  CLK/ACLK_GEN_reg[8]/C
                         clock pessimism              0.273    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X35Y76         FDRE (Setup_fdre_C_R)       -0.429    14.569    CLK/ACLK_GEN_reg[8]
  -------------------------------------------------------------------
                         required time                         14.569    
                         arrival time                          -8.092    
  -------------------------------------------------------------------
                         slack                                  6.476    

Slack (MET) :             6.544ns  (required time - arrival time)
  Source:                 CLK/ACLK_GEN_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/ACLK_GEN_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.878ns  (logic 0.704ns (24.460%)  route 2.174ns (75.540%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 14.761 - 10.000 ) 
    Source Clock Delay      (SCD):    5.053ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.532     5.053    CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y75         FDRE                                         r  CLK/ACLK_GEN_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y75         FDRE (Prop_fdre_C_Q)         0.456     5.509 r  CLK/ACLK_GEN_reg[3]/Q
                         net (fo=2, routed)           0.973     6.482    CLK/ACLK_GEN[3]
    SLICE_X34Y76         LUT4 (Prop_lut4_I0_O)        0.124     6.606 f  CLK/ACLK_GEN[16]_i_3/O
                         net (fo=1, routed)           0.670     7.276    CLK/ACLK_GEN[16]_i_3_n_0
    SLICE_X34Y76         LUT6 (Prop_lut6_I1_O)        0.124     7.400 r  CLK/ACLK_GEN[16]_i_1/O
                         net (fo=18, routed)          0.531     7.931    CLK/ACLK_0
    SLICE_X34Y77         FDRE                                         r  CLK/ACLK_GEN_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.420    14.761    CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y77         FDRE                                         r  CLK/ACLK_GEN_reg[0]/C
                         clock pessimism              0.273    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X34Y77         FDRE (Setup_fdre_C_R)       -0.524    14.475    CLK/ACLK_GEN_reg[0]
  -------------------------------------------------------------------
                         required time                         14.475    
                         arrival time                          -7.931    
  -------------------------------------------------------------------
                         slack                                  6.544    

Slack (MET) :             6.594ns  (required time - arrival time)
  Source:                 CLK/ACLK_GEN_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/ACLK_GEN_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.925ns  (logic 0.704ns (24.071%)  route 2.221ns (75.929%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 14.763 - 10.000 ) 
    Source Clock Delay      (SCD):    5.053ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.532     5.053    CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y75         FDRE                                         r  CLK/ACLK_GEN_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y75         FDRE (Prop_fdre_C_Q)         0.456     5.509 r  CLK/ACLK_GEN_reg[3]/Q
                         net (fo=2, routed)           0.973     6.482    CLK/ACLK_GEN[3]
    SLICE_X34Y76         LUT4 (Prop_lut4_I0_O)        0.124     6.606 f  CLK/ACLK_GEN[16]_i_3/O
                         net (fo=1, routed)           0.670     7.276    CLK/ACLK_GEN[16]_i_3_n_0
    SLICE_X34Y76         LUT6 (Prop_lut6_I1_O)        0.124     7.400 r  CLK/ACLK_GEN[16]_i_1/O
                         net (fo=18, routed)          0.577     7.978    CLK/ACLK_0
    SLICE_X35Y78         FDRE                                         r  CLK/ACLK_GEN_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.422    14.763    CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y78         FDRE                                         r  CLK/ACLK_GEN_reg[13]/C
                         clock pessimism              0.273    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X35Y78         FDRE (Setup_fdre_C_R)       -0.429    14.572    CLK/ACLK_GEN_reg[13]
  -------------------------------------------------------------------
                         required time                         14.572    
                         arrival time                          -7.978    
  -------------------------------------------------------------------
                         slack                                  6.594    

Slack (MET) :             6.594ns  (required time - arrival time)
  Source:                 CLK/ACLK_GEN_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/ACLK_GEN_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.925ns  (logic 0.704ns (24.071%)  route 2.221ns (75.929%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 14.763 - 10.000 ) 
    Source Clock Delay      (SCD):    5.053ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.532     5.053    CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y75         FDRE                                         r  CLK/ACLK_GEN_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y75         FDRE (Prop_fdre_C_Q)         0.456     5.509 r  CLK/ACLK_GEN_reg[3]/Q
                         net (fo=2, routed)           0.973     6.482    CLK/ACLK_GEN[3]
    SLICE_X34Y76         LUT4 (Prop_lut4_I0_O)        0.124     6.606 f  CLK/ACLK_GEN[16]_i_3/O
                         net (fo=1, routed)           0.670     7.276    CLK/ACLK_GEN[16]_i_3_n_0
    SLICE_X34Y76         LUT6 (Prop_lut6_I1_O)        0.124     7.400 r  CLK/ACLK_GEN[16]_i_1/O
                         net (fo=18, routed)          0.577     7.978    CLK/ACLK_0
    SLICE_X35Y78         FDRE                                         r  CLK/ACLK_GEN_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.422    14.763    CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y78         FDRE                                         r  CLK/ACLK_GEN_reg[14]/C
                         clock pessimism              0.273    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X35Y78         FDRE (Setup_fdre_C_R)       -0.429    14.572    CLK/ACLK_GEN_reg[14]
  -------------------------------------------------------------------
                         required time                         14.572    
                         arrival time                          -7.978    
  -------------------------------------------------------------------
                         slack                                  6.594    

Slack (MET) :             6.594ns  (required time - arrival time)
  Source:                 CLK/ACLK_GEN_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/ACLK_GEN_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.925ns  (logic 0.704ns (24.071%)  route 2.221ns (75.929%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 14.763 - 10.000 ) 
    Source Clock Delay      (SCD):    5.053ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.532     5.053    CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y75         FDRE                                         r  CLK/ACLK_GEN_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y75         FDRE (Prop_fdre_C_Q)         0.456     5.509 r  CLK/ACLK_GEN_reg[3]/Q
                         net (fo=2, routed)           0.973     6.482    CLK/ACLK_GEN[3]
    SLICE_X34Y76         LUT4 (Prop_lut4_I0_O)        0.124     6.606 f  CLK/ACLK_GEN[16]_i_3/O
                         net (fo=1, routed)           0.670     7.276    CLK/ACLK_GEN[16]_i_3_n_0
    SLICE_X34Y76         LUT6 (Prop_lut6_I1_O)        0.124     7.400 r  CLK/ACLK_GEN[16]_i_1/O
                         net (fo=18, routed)          0.577     7.978    CLK/ACLK_0
    SLICE_X35Y78         FDRE                                         r  CLK/ACLK_GEN_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.422    14.763    CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y78         FDRE                                         r  CLK/ACLK_GEN_reg[15]/C
                         clock pessimism              0.273    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X35Y78         FDRE (Setup_fdre_C_R)       -0.429    14.572    CLK/ACLK_GEN_reg[15]
  -------------------------------------------------------------------
                         required time                         14.572    
                         arrival time                          -7.978    
  -------------------------------------------------------------------
                         slack                                  6.594    

Slack (MET) :             6.594ns  (required time - arrival time)
  Source:                 CLK/ACLK_GEN_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/ACLK_GEN_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.925ns  (logic 0.704ns (24.071%)  route 2.221ns (75.929%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 14.763 - 10.000 ) 
    Source Clock Delay      (SCD):    5.053ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.532     5.053    CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y75         FDRE                                         r  CLK/ACLK_GEN_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y75         FDRE (Prop_fdre_C_Q)         0.456     5.509 r  CLK/ACLK_GEN_reg[3]/Q
                         net (fo=2, routed)           0.973     6.482    CLK/ACLK_GEN[3]
    SLICE_X34Y76         LUT4 (Prop_lut4_I0_O)        0.124     6.606 f  CLK/ACLK_GEN[16]_i_3/O
                         net (fo=1, routed)           0.670     7.276    CLK/ACLK_GEN[16]_i_3_n_0
    SLICE_X34Y76         LUT6 (Prop_lut6_I1_O)        0.124     7.400 r  CLK/ACLK_GEN[16]_i_1/O
                         net (fo=18, routed)          0.577     7.978    CLK/ACLK_0
    SLICE_X35Y78         FDRE                                         r  CLK/ACLK_GEN_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.422    14.763    CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y78         FDRE                                         r  CLK/ACLK_GEN_reg[16]/C
                         clock pessimism              0.273    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X35Y78         FDRE (Setup_fdre_C_R)       -0.429    14.572    CLK/ACLK_GEN_reg[16]
  -------------------------------------------------------------------
                         required time                         14.572    
                         arrival time                          -7.978    
  -------------------------------------------------------------------
                         slack                                  6.594    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 station/SSEGDriver0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            station/SSEGDriver0/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.226ns (76.846%)  route 0.068ns (23.154%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.551     1.434    station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y77         FDRE                                         r  station/SSEGDriver0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  station/SSEGDriver0/FSM_sequential_state_reg[0]/Q
                         net (fo=20, routed)          0.068     1.643    station/SSEGDriver0/FSM_sequential_state_reg_n_0_[0]
    SLICE_X31Y77         MUXF7 (Prop_muxf7_S_O)       0.085     1.728 r  station/SSEGDriver0/FSM_sequential_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.728    station/SSEGDriver0/state__0[0]
    SLICE_X31Y77         FDRE                                         r  station/SSEGDriver0/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.816     1.944    station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y77         FDRE                                         r  station/SSEGDriver0/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.510     1.434    
    SLICE_X31Y77         FDRE (Hold_fdre_C_D)         0.105     1.539    station/SSEGDriver0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 station/SSEGDriver0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            station/SSEGDriver0/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.473%)  route 0.122ns (39.527%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.551     1.434    station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y77         FDRE                                         r  station/SSEGDriver0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  station/SSEGDriver0/FSM_sequential_state_reg[0]/Q
                         net (fo=20, routed)          0.122     1.697    station/SSEGDriver0/FSM_sequential_state_reg_n_0_[0]
    SLICE_X31Y77         LUT4 (Prop_lut4_I2_O)        0.045     1.742 r  station/SSEGDriver0/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.742    station/SSEGDriver0/state__0[1]
    SLICE_X31Y77         FDRE                                         r  station/SSEGDriver0/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.816     1.944    station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y77         FDRE                                         r  station/SSEGDriver0/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.510     1.434    
    SLICE_X31Y77         FDRE (Hold_fdre_C_D)         0.092     1.526    station/SSEGDriver0/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 station/SSEGDriver0/y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            station/SSEGDriver0/decimalTemp_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.164ns (55.110%)  route 0.134ns (44.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.554     1.437    station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y81         FDRE                                         r  station/SSEGDriver0/y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y81         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  station/SSEGDriver0/y_reg[1]/Q
                         net (fo=7, routed)           0.134     1.735    station/SSEGDriver0/y_reg_n_0_[1]
    SLICE_X33Y80         FDSE                                         r  station/SSEGDriver0/decimalTemp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.819     1.947    station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y80         FDSE                                         r  station/SSEGDriver0/decimalTemp_reg[1]/C
                         clock pessimism             -0.497     1.450    
    SLICE_X33Y80         FDSE (Hold_fdse_C_D)         0.066     1.516    station/SSEGDriver0/decimalTemp_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 station/SSEGDriver0/y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            station/SSEGDriver0/decimalTemp_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.164ns (54.129%)  route 0.139ns (45.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.554     1.437    station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y81         FDRE                                         r  station/SSEGDriver0/y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y81         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  station/SSEGDriver0/y_reg[4]/Q
                         net (fo=4, routed)           0.139     1.740    station/SSEGDriver0/p_0_in__0[0]
    SLICE_X30Y80         FDSE                                         r  station/SSEGDriver0/decimalTemp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.819     1.947    station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y80         FDSE                                         r  station/SSEGDriver0/decimalTemp_reg[4]/C
                         clock pessimism             -0.497     1.450    
    SLICE_X30Y80         FDSE (Hold_fdse_C_D)         0.059     1.509    station/SSEGDriver0/decimalTemp_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 station/SSEGDriver0/y_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            station/SSEGDriver0/decimalTemp_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.903%)  route 0.188ns (57.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.553     1.436    station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y80         FDRE                                         r  station/SSEGDriver0/y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  station/SSEGDriver0/y_reg[6]/Q
                         net (fo=3, routed)           0.188     1.765    station/SSEGDriver0/p_0_in__0[2]
    SLICE_X32Y80         FDSE                                         r  station/SSEGDriver0/decimalTemp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.819     1.947    station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y80         FDSE                                         r  station/SSEGDriver0/decimalTemp_reg[6]/C
                         clock pessimism             -0.497     1.450    
    SLICE_X32Y80         FDSE (Hold_fdse_C_D)         0.070     1.520    station/SSEGDriver0/decimalTemp_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 station/SSEGDriver0/y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            station/SSEGDriver0/decimalTemp_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.546%)  route 0.198ns (58.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.553     1.436    station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y80         FDRE                                         r  station/SSEGDriver0/y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  station/SSEGDriver0/y_reg[0]/Q
                         net (fo=8, routed)           0.198     1.776    station/SSEGDriver0/y_reg_n_0_[0]
    SLICE_X33Y80         FDSE                                         r  station/SSEGDriver0/decimalTemp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.819     1.947    station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y80         FDSE                                         r  station/SSEGDriver0/decimalTemp_reg[0]/C
                         clock pessimism             -0.497     1.450    
    SLICE_X33Y80         FDSE (Hold_fdse_C_D)         0.070     1.520    station/SSEGDriver0/decimalTemp_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 CLK/ACLK_GEN_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/ACLK_GEN_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.548     1.431    CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y76         FDRE                                         r  CLK/ACLK_GEN_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y76         FDRE (Prop_fdre_C_Q)         0.141     1.572 r  CLK/ACLK_GEN_reg[8]/Q
                         net (fo=2, routed)           0.119     1.692    CLK/ACLK_GEN[8]
    SLICE_X35Y76         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.800 r  CLK/ACLK_GEN0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.800    CLK/p_1_in__0[8]
    SLICE_X35Y76         FDRE                                         r  CLK/ACLK_GEN_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.813     1.941    CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y76         FDRE                                         r  CLK/ACLK_GEN_reg[8]/C
                         clock pessimism             -0.510     1.431    
    SLICE_X35Y76         FDRE (Hold_fdre_C_D)         0.105     1.536    CLK/ACLK_GEN_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 CLK/ACLK_GEN_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/ACLK_GEN_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.550     1.433    CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y77         FDRE                                         r  CLK/ACLK_GEN_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y77         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  CLK/ACLK_GEN_reg[12]/Q
                         net (fo=2, routed)           0.120     1.695    CLK/ACLK_GEN[12]
    SLICE_X35Y77         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.803 r  CLK/ACLK_GEN0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.803    CLK/p_1_in__0[12]
    SLICE_X35Y77         FDRE                                         r  CLK/ACLK_GEN_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.815     1.943    CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y77         FDRE                                         r  CLK/ACLK_GEN_reg[12]/C
                         clock pessimism             -0.510     1.433    
    SLICE_X35Y77         FDRE (Hold_fdre_C_D)         0.105     1.538    CLK/ACLK_GEN_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 CLK/ACLK_GEN_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/ACLK_GEN_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.547     1.430    CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y75         FDRE                                         r  CLK/ACLK_GEN_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y75         FDRE (Prop_fdre_C_Q)         0.141     1.571 r  CLK/ACLK_GEN_reg[4]/Q
                         net (fo=2, routed)           0.120     1.692    CLK/ACLK_GEN[4]
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.800 r  CLK/ACLK_GEN0_carry/O[3]
                         net (fo=1, routed)           0.000     1.800    CLK/p_1_in__0[4]
    SLICE_X35Y75         FDRE                                         r  CLK/ACLK_GEN_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.812     1.940    CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y75         FDRE                                         r  CLK/ACLK_GEN_reg[4]/C
                         clock pessimism             -0.510     1.430    
    SLICE_X35Y75         FDRE (Hold_fdre_C_D)         0.105     1.535    CLK/ACLK_GEN_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 CLK/ACLK_GEN_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/ACLK_GEN_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.550     1.433    CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y78         FDRE                                         r  CLK/ACLK_GEN_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y78         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  CLK/ACLK_GEN_reg[16]/Q
                         net (fo=2, routed)           0.120     1.695    CLK/ACLK_GEN[16]
    SLICE_X35Y78         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.803 r  CLK/ACLK_GEN0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.803    CLK/p_1_in__0[16]
    SLICE_X35Y78         FDRE                                         r  CLK/ACLK_GEN_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.817     1.944    CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y78         FDRE                                         r  CLK/ACLK_GEN_reg[16]/C
                         clock pessimism             -0.511     1.433    
    SLICE_X35Y78         FDRE (Hold_fdre_C_D)         0.105     1.538    CLK/ACLK_GEN_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK  n/a            4.000         10.000      6.000      XADC_X0Y0      station/XADC0/xadc1/inst/DCLK
Min Period        n/a     BUFG/I     n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X34Y77   CLK/ACLK_GEN_reg[0]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X35Y77   CLK/ACLK_GEN_reg[10]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X35Y77   CLK/ACLK_GEN_reg[11]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X35Y77   CLK/ACLK_GEN_reg[12]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X35Y78   CLK/ACLK_GEN_reg[13]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X35Y78   CLK/ACLK_GEN_reg[14]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X35Y78   CLK/ACLK_GEN_reg[15]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X35Y78   CLK/ACLK_GEN_reg[16]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X34Y77   CLK/ACLK_GEN_reg[0]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X34Y77   CLK/ACLK_GEN_reg[0]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X35Y77   CLK/ACLK_GEN_reg[10]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X35Y77   CLK/ACLK_GEN_reg[10]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X35Y77   CLK/ACLK_GEN_reg[11]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X35Y77   CLK/ACLK_GEN_reg[11]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X35Y77   CLK/ACLK_GEN_reg[12]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X35Y77   CLK/ACLK_GEN_reg[12]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X35Y78   CLK/ACLK_GEN_reg[13]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X35Y78   CLK/ACLK_GEN_reg[13]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X34Y77   CLK/ACLK_GEN_reg[0]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X34Y77   CLK/ACLK_GEN_reg[0]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X35Y77   CLK/ACLK_GEN_reg[10]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X35Y77   CLK/ACLK_GEN_reg[10]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X35Y77   CLK/ACLK_GEN_reg[11]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X35Y77   CLK/ACLK_GEN_reg[11]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X35Y77   CLK/ACLK_GEN_reg[12]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X35Y77   CLK/ACLK_GEN_reg[12]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X35Y78   CLK/ACLK_GEN_reg[13]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X35Y78   CLK/ACLK_GEN_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            60 Endpoints
Min Delay            60 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 JC5
                            (input port)
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.666ns  (logic 5.110ns (43.801%)  route 6.556ns (56.199%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  JC5 (IN)
                         net (fo=0)                   0.000     0.000    JC5
    M19                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  JC5_IBUF_inst/O
                         net (fo=5, routed)           3.796     5.260    JC5_IBUF
    SLICE_X42Y77         LUT1 (Prop_lut1_I0_O)        0.124     5.384 r  LED_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           2.760     8.144    LED_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521    11.666 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000    11.666    LED[15]
    L1                                                                r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 station/SSEG_Display0/ASEL_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.759ns  (logic 4.264ns (39.626%)  route 6.496ns (60.374%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y79         FDRE                         0.000     0.000 r  station/SSEG_Display0/ASEL_reg[0]/C
    SLICE_X34Y79         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  station/SSEG_Display0/ASEL_reg[0]/Q
                         net (fo=15, routed)          0.960     1.478    station/SSEG_Display0/Q[0]
    SLICE_X34Y79         LUT2 (Prop_lut2_I0_O)        0.124     1.602 r  station/SSEG_Display0/A_OBUF[3]_inst_i_1/O
                         net (fo=5, routed)           0.824     2.426    station/SSEGDriver0/sseg[1]
    SLICE_X34Y77         LUT6 (Prop_lut6_I0_O)        0.124     2.550 r  station/SSEGDriver0/sseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.712     7.262    sseg_OBUF[0]
    V7                   OBUF (Prop_obuf_I_O)         3.498    10.759 r  sseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.759    sseg[0]
    V7                                                                r  sseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 station/SSEG_Display0/ASEL_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.728ns  (logic 4.297ns (40.056%)  route 6.431ns (59.944%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y79         FDRE                         0.000     0.000 r  station/SSEG_Display0/ASEL_reg[0]/C
    SLICE_X34Y79         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  station/SSEG_Display0/ASEL_reg[0]/Q
                         net (fo=15, routed)          0.960     1.478    station/SSEG_Display0/Q[0]
    SLICE_X34Y79         LUT2 (Prop_lut2_I0_O)        0.124     1.602 r  station/SSEG_Display0/A_OBUF[3]_inst_i_1/O
                         net (fo=5, routed)           0.759     2.361    station/SSEGDriver0/sseg[1]
    SLICE_X34Y78         LUT6 (Prop_lut6_I1_O)        0.124     2.485 r  station/SSEGDriver0/sseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.712     7.197    sseg_OBUF[1]
    U7                   OBUF (Prop_obuf_I_O)         3.531    10.728 r  sseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.728    sseg[1]
    U7                                                                r  sseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 station/SSEG_Display0/ASEL_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.468ns  (logic 4.301ns (41.088%)  route 6.167ns (58.912%))
  Logic Levels:           4  (FDRE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y79         FDRE                         0.000     0.000 r  station/SSEG_Display0/ASEL_reg[1]/C
    SLICE_X34Y79         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  station/SSEG_Display0/ASEL_reg[1]/Q
                         net (fo=16, routed)          0.886     1.404    station/SSEGDriver0/sseg_OBUF[2]_inst_i_1_0[1]
    SLICE_X33Y78         LUT6 (Prop_lut6_I1_O)        0.124     1.528 f  station/SSEGDriver0/sseg_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.813     2.341    station/SSEGDriver0/sseg_OBUF[5]_inst_i_2_n_0
    SLICE_X34Y77         LUT6 (Prop_lut6_I5_O)        0.124     2.465 r  station/SSEGDriver0/sseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.468     6.933    sseg_OBUF[5]
    U8                   OBUF (Prop_obuf_I_O)         3.535    10.468 r  sseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.468    sseg[5]
    U8                                                                r  sseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 station/SSEG_Display0/ASEL_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.331ns  (logic 4.286ns (41.485%)  route 6.045ns (58.515%))
  Logic Levels:           4  (FDRE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y79         FDRE                         0.000     0.000 r  station/SSEG_Display0/ASEL_reg[0]/C
    SLICE_X34Y79         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  station/SSEG_Display0/ASEL_reg[0]/Q
                         net (fo=15, routed)          0.797     1.315    station/SSEGDriver0/sseg_OBUF[2]_inst_i_1_0[0]
    SLICE_X34Y78         LUT6 (Prop_lut6_I4_O)        0.124     1.439 f  station/SSEGDriver0/sseg_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.731     2.170    station/SSEGDriver0/sseg_OBUF[3]_inst_i_2_n_0
    SLICE_X34Y77         LUT6 (Prop_lut6_I5_O)        0.124     2.294 r  station/SSEGDriver0/sseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.517     6.811    sseg_OBUF[3]
    U5                   OBUF (Prop_obuf_I_O)         3.520    10.331 r  sseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.331    sseg[3]
    U5                                                                r  sseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 station/SSEG_Display0/ASEL_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sseg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.100ns  (logic 4.538ns (44.937%)  route 5.561ns (55.063%))
  Logic Levels:           4  (FDRE=1 LUT5=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y79         FDRE                         0.000     0.000 r  station/SSEG_Display0/ASEL_reg[1]/C
    SLICE_X34Y79         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  station/SSEG_Display0/ASEL_reg[1]/Q
                         net (fo=16, routed)          0.847     1.365    station/SSEGDriver0/sseg_OBUF[2]_inst_i_1_0[1]
    SLICE_X32Y78         LUT5 (Prop_lut5_I1_O)        0.124     1.489 r  station/SSEGDriver0/sseg_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.000     1.489    station/SSEGDriver0/sseg_OBUF[2]_inst_i_3_n_0
    SLICE_X32Y78         MUXF7 (Prop_muxf7_I1_O)      0.217     1.706 r  station/SSEGDriver0/sseg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.714     6.420    sseg_OBUF[2]
    V5                   OBUF (Prop_obuf_I_O)         3.679    10.100 r  sseg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.100    sseg[2]
    V5                                                                r  sseg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 station/SSEG_Display0/ASEL_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            A[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.837ns  (logic 4.395ns (44.677%)  route 5.442ns (55.323%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y79         FDRE                         0.000     0.000 r  station/SSEG_Display0/ASEL_reg[1]/C
    SLICE_X34Y79         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  station/SSEG_Display0/ASEL_reg[1]/Q
                         net (fo=16, routed)          1.206     1.724    station/SSEG_Display0/Q[1]
    SLICE_X34Y76         LUT2 (Prop_lut2_I1_O)        0.150     1.874 r  station/SSEG_Display0/A_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.236     6.110    A_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.727     9.837 r  A_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.837    A[2]
    V4                                                                r  A[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 station/SSEG_Display0/ASEL_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.779ns  (logic 4.540ns (46.425%)  route 5.239ns (53.575%))
  Logic Levels:           4  (FDRE=1 LUT5=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y79         FDRE                         0.000     0.000 r  station/SSEG_Display0/ASEL_reg[1]/C
    SLICE_X34Y79         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  station/SSEG_Display0/ASEL_reg[1]/Q
                         net (fo=16, routed)          0.868     1.386    station/SSEGDriver0/sseg_OBUF[2]_inst_i_1_0[1]
    SLICE_X34Y80         LUT5 (Prop_lut5_I0_O)        0.124     1.510 r  station/SSEGDriver0/sseg_OBUF[7]_inst_i_3/O
                         net (fo=1, routed)           0.000     1.510    station/SSEGDriver0/sseg_OBUF[7]_inst_i_3_n_0
    SLICE_X34Y80         MUXF7 (Prop_muxf7_I1_O)      0.214     1.724 r  station/SSEGDriver0/sseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           4.371     6.095    sseg_OBUF[7]
    W7                   OBUF (Prop_obuf_I_O)         3.684     9.779 r  sseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.779    sseg[7]
    W7                                                                r  sseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 station/SSEG_Display0/ASEL_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.711ns  (logic 4.560ns (46.953%)  route 5.151ns (53.047%))
  Logic Levels:           4  (FDRE=1 LUT5=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y79         FDRE                         0.000     0.000 r  station/SSEG_Display0/ASEL_reg[1]/C
    SLICE_X34Y79         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  station/SSEG_Display0/ASEL_reg[1]/Q
                         net (fo=16, routed)          0.779     1.297    station/SSEGDriver0/sseg_OBUF[2]_inst_i_1_0[1]
    SLICE_X34Y79         LUT5 (Prop_lut5_I0_O)        0.124     1.421 r  station/SSEGDriver0/sseg_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.000     1.421    station/SSEGDriver0/sseg_OBUF[4]_inst_i_2_n_0
    SLICE_X34Y79         MUXF7 (Prop_muxf7_I0_O)      0.209     1.630 r  station/SSEGDriver0/sseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.373     6.002    sseg_OBUF[4]
    V8                   OBUF (Prop_obuf_I_O)         3.709     9.711 r  sseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.711    sseg[4]
    V8                                                                r  sseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 station/SSEG_Display0/ASEL_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.649ns  (logic 4.295ns (44.515%)  route 5.354ns (55.485%))
  Logic Levels:           4  (FDRE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y79         FDRE                         0.000     0.000 r  station/SSEG_Display0/ASEL_reg[0]/C
    SLICE_X34Y79         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  station/SSEG_Display0/ASEL_reg[0]/Q
                         net (fo=15, routed)          0.868     1.386    station/SSEGDriver0/sseg_OBUF[2]_inst_i_1_0[0]
    SLICE_X33Y78         LUT6 (Prop_lut6_I4_O)        0.124     1.510 r  station/SSEGDriver0/sseg_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.151     1.662    station/SSEGDriver0/sseg_OBUF[6]_inst_i_2_n_0
    SLICE_X33Y78         LUT6 (Prop_lut6_I5_O)        0.124     1.786 r  station/SSEGDriver0/sseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.334     6.120    sseg_OBUF[6]
    W6                   OBUF (Prop_obuf_I_O)         3.529     9.649 r  sseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.649    sseg[6]
    W6                                                                r  sseg[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 station/WasherPWM/TCR0/TCR_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            station/WasherPWM/TCR0/TCR_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.232ns (77.037%)  route 0.069ns (22.963%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y74         FDRE                         0.000     0.000 r  station/WasherPWM/TCR0/TCR_reg[7]/C
    SLICE_X33Y74         FDRE (Prop_fdre_C_Q)         0.133     0.133 r  station/WasherPWM/TCR0/TCR_reg[7]/Q
                         net (fo=6, routed)           0.069     0.202    station/WasherPWM/TCR0/Q[7]
    SLICE_X33Y74         LUT6 (Prop_lut6_I2_O)        0.099     0.301 r  station/WasherPWM/TCR0/TCR[8]_i_1/O
                         net (fo=1, routed)           0.000     0.301    station/WasherPWM/TCR0/TCR[8]_i_1_n_0
    SLICE_X33Y74         FDRE                                         r  station/WasherPWM/TCR0/TCR_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 station/matSys/correctStation_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            station/matSys/controlServo_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.186ns (57.612%)  route 0.137ns (42.388%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y72         FDRE                         0.000     0.000 r  station/matSys/correctStation_reg/C
    SLICE_X33Y72         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  station/matSys/correctStation_reg/Q
                         net (fo=3, routed)           0.137     0.278    station/matSys/in0
    SLICE_X33Y72         LUT5 (Prop_lut5_I1_O)        0.045     0.323 r  station/matSys/controlServo_i_1/O
                         net (fo=1, routed)           0.000     0.323    station/matSys/controlServo_i_1_n_0
    SLICE_X33Y72         FDRE                                         r  station/matSys/controlServo_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 station/matSys/state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            station/matSys/station_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.186ns (56.161%)  route 0.145ns (43.839%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y72         FDRE                         0.000     0.000 r  station/matSys/state_reg[1]/C
    SLICE_X33Y72         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  station/matSys/state_reg[1]/Q
                         net (fo=11, routed)          0.145     0.286    station/matSys/state_reg[3]_0[1]
    SLICE_X30Y72         LUT4 (Prop_lut4_I3_O)        0.045     0.331 r  station/matSys/station[0]_i_1/O
                         net (fo=1, routed)           0.000     0.331    station/matSys/station[0]_i_1_n_0
    SLICE_X30Y72         FDRE                                         r  station/matSys/station_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 station/WasherPWM/TCR0/TCR_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            station/WasherPWM/TCR0/TCR_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.337ns  (logic 0.191ns (56.677%)  route 0.146ns (43.323%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y74         FDRE                         0.000     0.000 r  station/WasherPWM/TCR0/TCR_reg[5]/C
    SLICE_X33Y74         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  station/WasherPWM/TCR0/TCR_reg[5]/Q
                         net (fo=10, routed)          0.146     0.292    station/WasherPWM/TCR0/Q[5]
    SLICE_X33Y74         LUT6 (Prop_lut6_I5_O)        0.045     0.337 r  station/WasherPWM/TCR0/TCR[5]_i_1/O
                         net (fo=1, routed)           0.000     0.337    station/WasherPWM/TCR0/TCR[5]_i_1_n_0
    SLICE_X33Y74         FDRE                                         r  station/WasherPWM/TCR0/TCR_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 station/matSys/controlServo_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            station/WasherPWM/CCRServo_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.141ns (41.590%)  route 0.198ns (58.410%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y72         FDRE                         0.000     0.000 r  station/matSys/controlServo_reg/C
    SLICE_X33Y72         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  station/matSys/controlServo_reg/Q
                         net (fo=3, routed)           0.198     0.339    station/WasherPWM/controlServo
    SLICE_X35Y72         FDRE                                         r  station/WasherPWM/CCRServo_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 station/matSys/state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            station/matSys/correctStation_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.226ns (63.458%)  route 0.130ns (36.542%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y72         FDRE                         0.000     0.000 r  station/matSys/state_reg[2]/C
    SLICE_X33Y72         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  station/matSys/state_reg[2]/Q
                         net (fo=12, routed)          0.130     0.258    station/matSys/state_reg[3]_0[2]
    SLICE_X33Y72         LUT4 (Prop_lut4_I1_O)        0.098     0.356 r  station/matSys/correctStation_i_1/O
                         net (fo=1, routed)           0.000     0.356    station/matSys/correctStation_i_1_n_0
    SLICE_X33Y72         FDRE                                         r  station/matSys/correctStation_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 station/WasherPWM/ServoMotorOUT/out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            station/WasherPWM/ServoMotorOUT/out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.191ns (52.840%)  route 0.170ns (47.160%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y73         FDRE                         0.000     0.000 r  station/WasherPWM/ServoMotorOUT/out_reg/C
    SLICE_X35Y73         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  station/WasherPWM/ServoMotorOUT/out_reg/Q
                         net (fo=2, routed)           0.170     0.316    station/WasherPWM/ServoMotorOUT/JC4_OBUF
    SLICE_X35Y73         LUT3 (Prop_lut3_I1_O)        0.045     0.361 r  station/WasherPWM/ServoMotorOUT/out0/O
                         net (fo=1, routed)           0.000     0.361    station/WasherPWM/ServoMotorOUT/out0_n_0
    SLICE_X35Y73         FDRE                                         r  station/WasherPWM/ServoMotorOUT/out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 station/matSys/station_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            station/matSys/station_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.209ns (55.638%)  route 0.167ns (44.362%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y72         FDRE                         0.000     0.000 r  station/matSys/station_reg[0]/C
    SLICE_X30Y72         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  station/matSys/station_reg[0]/Q
                         net (fo=6, routed)           0.167     0.331    station/matSys/out[0]
    SLICE_X30Y71         LUT3 (Prop_lut3_I1_O)        0.045     0.376 r  station/matSys/station[1]_i_1/O
                         net (fo=1, routed)           0.000     0.376    station/matSys/station[1]_i_1_n_0
    SLICE_X30Y71         FDRE                                         r  station/matSys/station_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 station/matSys/state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            station/matSys/state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.186ns (49.227%)  route 0.192ns (50.773%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y72         FDRE                         0.000     0.000 r  station/matSys/state_reg[1]/C
    SLICE_X33Y72         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  station/matSys/state_reg[1]/Q
                         net (fo=11, routed)          0.192     0.333    station/matSys/state_reg[3]_0[1]
    SLICE_X33Y72         LUT4 (Prop_lut4_I2_O)        0.045     0.378 r  station/matSys/state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.378    station/matSys/p_0_in[1]
    SLICE_X33Y72         FDRE                                         r  station/matSys/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 station/WasherPWM/TCR0/TCR_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            station/WasherPWM/TCR0/TCR_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.188ns (49.542%)  route 0.191ns (50.458%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y74         FDRE                         0.000     0.000 r  station/WasherPWM/TCR0/TCR_reg[6]/C
    SLICE_X33Y74         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  station/WasherPWM/TCR0/TCR_reg[6]/Q
                         net (fo=7, routed)           0.191     0.337    station/WasherPWM/TCR0/Q[6]
    SLICE_X33Y74         LUT5 (Prop_lut5_I1_O)        0.042     0.379 r  station/WasherPWM/TCR0/TCR[7]_i_1/O
                         net (fo=1, routed)           0.000     0.379    station/WasherPWM/TCR0/TCR[7]_i_1_n_0
    SLICE_X33Y74         FDRE                                         r  station/WasherPWM/TCR0/TCR_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 station/SSEGDriver0/decimalTemp_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.520ns  (logic 4.224ns (40.150%)  route 6.296ns (59.850%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.541     5.062    station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y80         FDSE                                         r  station/SSEGDriver0/decimalTemp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y80         FDSE (Prop_fdse_C_Q)         0.456     5.518 r  station/SSEGDriver0/decimalTemp_reg[3]/Q
                         net (fo=8, routed)           1.048     6.566    station/SSEGDriver0/decimalTemp_reg_n_0_[3]
    SLICE_X34Y78         LUT6 (Prop_lut6_I5_O)        0.124     6.690 f  station/SSEGDriver0/sseg_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.731     7.421    station/SSEGDriver0/sseg_OBUF[3]_inst_i_2_n_0
    SLICE_X34Y77         LUT6 (Prop_lut6_I5_O)        0.124     7.545 r  station/SSEGDriver0/sseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.517    12.062    sseg_OBUF[3]
    U5                   OBUF (Prop_obuf_I_O)         3.520    15.582 r  sseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.582    sseg[3]
    U5                                                                r  sseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 station/SSEGDriver0/decimalTemp_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.383ns  (logic 4.202ns (40.464%)  route 6.182ns (59.536%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.541     5.062    station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y80         FDSE                                         r  station/SSEGDriver0/decimalTemp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y80         FDSE (Prop_fdse_C_Q)         0.456     5.518 r  station/SSEGDriver0/decimalTemp_reg[2]/Q
                         net (fo=8, routed)           1.166     6.683    station/SSEGDriver0/decimalTemp_reg_n_0_[2]
    SLICE_X34Y78         LUT6 (Prop_lut6_I2_O)        0.124     6.807 f  station/SSEGDriver0/sseg_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.304     7.112    station/SSEGDriver0/sseg_OBUF[0]_inst_i_2_n_0
    SLICE_X34Y77         LUT6 (Prop_lut6_I5_O)        0.124     7.236 r  station/SSEGDriver0/sseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.712    11.948    sseg_OBUF[0]
    V7                   OBUF (Prop_obuf_I_O)         3.498    15.445 r  sseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.445    sseg[0]
    V7                                                                r  sseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 station/SSEGDriver0/decimalTemp_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.362ns  (logic 4.239ns (40.912%)  route 6.122ns (59.088%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.541     5.062    station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y80         FDSE                                         r  station/SSEGDriver0/decimalTemp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y80         FDSE (Prop_fdse_C_Q)         0.456     5.518 r  station/SSEGDriver0/decimalTemp_reg[1]/Q
                         net (fo=8, routed)           0.841     6.359    station/SSEGDriver0/decimalTemp_reg_n_0_[1]
    SLICE_X33Y78         LUT6 (Prop_lut6_I4_O)        0.124     6.483 f  station/SSEGDriver0/sseg_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.813     7.296    station/SSEGDriver0/sseg_OBUF[5]_inst_i_2_n_0
    SLICE_X34Y77         LUT6 (Prop_lut6_I5_O)        0.124     7.420 r  station/SSEGDriver0/sseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.468    11.888    sseg_OBUF[5]
    U8                   OBUF (Prop_obuf_I_O)         3.535    15.423 r  sseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.423    sseg[5]
    U8                                                                r  sseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 station/SSEGDriver0/decimalTemp_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.332ns  (logic 4.471ns (43.277%)  route 5.861ns (56.723%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.541     5.062    station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y80         FDSE                                         r  station/SSEGDriver0/decimalTemp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y80         FDSE (Prop_fdse_C_Q)         0.456     5.518 r  station/SSEGDriver0/decimalTemp_reg[2]/Q
                         net (fo=8, routed)           1.147     6.665    station/SSEGDriver0/decimalTemp_reg_n_0_[2]
    SLICE_X32Y78         LUT5 (Prop_lut5_I3_O)        0.124     6.789 r  station/SSEGDriver0/sseg_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.000     6.789    station/SSEGDriver0/sseg_OBUF[2]_inst_i_2_n_0
    SLICE_X32Y78         MUXF7 (Prop_muxf7_I0_O)      0.212     7.001 r  station/SSEGDriver0/sseg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.714    11.715    sseg_OBUF[2]
    V5                   OBUF (Prop_obuf_I_O)         3.679    15.394 r  sseg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.394    sseg[2]
    V5                                                                r  sseg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 station/SSEGDriver0/decimalTemp_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.138ns  (logic 4.235ns (41.778%)  route 5.903ns (58.222%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.541     5.062    station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y80         FDSE                                         r  station/SSEGDriver0/decimalTemp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y80         FDSE (Prop_fdse_C_Q)         0.456     5.518 r  station/SSEGDriver0/decimalTemp_reg[3]/Q
                         net (fo=8, routed)           1.029     6.547    station/SSEGDriver0/decimalTemp_reg_n_0_[3]
    SLICE_X34Y78         LUT6 (Prop_lut6_I5_O)        0.124     6.671 r  station/SSEGDriver0/sseg_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.162     6.833    station/SSEGDriver0/sseg_OBUF[1]_inst_i_2_n_0
    SLICE_X34Y78         LUT6 (Prop_lut6_I0_O)        0.124     6.957 r  station/SSEGDriver0/sseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.712    11.668    sseg_OBUF[1]
    U7                   OBUF (Prop_obuf_I_O)         3.531    15.200 r  sseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.200    sseg[1]
    U7                                                                r  sseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 station/SSEGDriver0/decimalTemp_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.028ns  (logic 4.498ns (44.850%)  route 5.530ns (55.150%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.541     5.062    station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y80         FDSE                                         r  station/SSEGDriver0/decimalTemp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y80         FDSE (Prop_fdse_C_Q)         0.456     5.518 r  station/SSEGDriver0/decimalTemp_reg[0]/Q
                         net (fo=8, routed)           1.158     6.675    station/SSEGDriver0/decimalTemp_reg_n_0_[0]
    SLICE_X34Y79         LUT5 (Prop_lut5_I3_O)        0.124     6.799 r  station/SSEGDriver0/sseg_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.000     6.799    station/SSEGDriver0/sseg_OBUF[4]_inst_i_2_n_0
    SLICE_X34Y79         MUXF7 (Prop_muxf7_I0_O)      0.209     7.008 r  station/SSEGDriver0/sseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.373    11.381    sseg_OBUF[4]
    V8                   OBUF (Prop_obuf_I_O)         3.709    15.090 r  sseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.090    sseg[4]
    V8                                                                r  sseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 station/SSEGDriver0/decimalTemp_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.777ns  (logic 4.295ns (43.930%)  route 5.482ns (56.070%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.541     5.062    station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y80         FDSE                                         r  station/SSEGDriver0/decimalTemp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y80         FDSE (Prop_fdse_C_Q)         0.518     5.580 r  station/SSEGDriver0/decimalTemp_reg[4]/Q
                         net (fo=8, routed)           0.997     6.577    station/SSEGDriver0/sel0[0]
    SLICE_X33Y78         LUT6 (Prop_lut6_I3_O)        0.124     6.701 r  station/SSEGDriver0/sseg_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.151     6.852    station/SSEGDriver0/sseg_OBUF[6]_inst_i_2_n_0
    SLICE_X33Y78         LUT6 (Prop_lut6_I5_O)        0.124     6.976 r  station/SSEGDriver0/sseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.334    11.310    sseg_OBUF[6]
    W6                   OBUF (Prop_obuf_I_O)         3.529    14.839 r  sseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.839    sseg[6]
    W6                                                                r  sseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 station/XADC0/xadc1/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.716ns  (logic 4.710ns (48.480%)  route 5.005ns (51.520%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.534     5.055    station/XADC0/xadc1/dclk_in
    XADC_X0Y0            XADC                                         r  station/XADC0/xadc1/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     6.259 r  station/XADC0/xadc1/inst/DRDY
                         net (fo=15, routed)          5.005    11.264    ready
    U14                  OBUF (Prop_obuf_I_O)         3.506    14.771 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.771    LED[6]
    U14                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 station/SSEGDriver0/decimalTemp_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.672ns  (logic 4.473ns (46.245%)  route 5.199ns (53.755%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.541     5.062    station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y80         FDSE                                         r  station/SSEGDriver0/decimalTemp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y80         FDSE (Prop_fdse_C_Q)         0.456     5.518 r  station/SSEGDriver0/decimalTemp_reg[2]/Q
                         net (fo=8, routed)           0.828     6.346    station/SSEGDriver0/decimalTemp_reg_n_0_[2]
    SLICE_X34Y80         LUT5 (Prop_lut5_I3_O)        0.124     6.470 r  station/SSEGDriver0/sseg_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           0.000     6.470    station/SSEGDriver0/sseg_OBUF[7]_inst_i_2_n_0
    SLICE_X34Y80         MUXF7 (Prop_muxf7_I0_O)      0.209     6.679 r  station/SSEGDriver0/sseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           4.371    11.050    sseg_OBUF[7]
    W7                   OBUF (Prop_obuf_I_O)         3.684    14.734 r  sseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000    14.734    sseg[7]
    W7                                                                r  sseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 station/XADC0/xadc1/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            station/matSys/state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.209ns  (logic 1.710ns (32.829%)  route 3.499ns (67.171%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.534     5.055    station/XADC0/xadc1/dclk_in
    XADC_X0Y0            XADC                                         r  station/XADC0/xadc1/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[13])
                                                      1.214     6.269 r  station/XADC0/xadc1/inst/DO[13]
                         net (fo=4, routed)           1.151     7.420    station/XADC0/do_out[8]
    SLICE_X29Y75         LUT2 (Prop_lut2_I1_O)        0.124     7.544 f  station/XADC0/state[0]_i_11/O
                         net (fo=2, routed)           0.881     8.425    station/XADC0/state[0]_i_11_n_0
    SLICE_X28Y75         LUT6 (Prop_lut6_I3_O)        0.124     8.549 f  station/XADC0/state[0]_i_8/O
                         net (fo=1, routed)           0.868     9.417    station/XADC0/state[0]_i_8_n_0
    SLICE_X29Y75         LUT4 (Prop_lut4_I1_O)        0.124     9.541 r  station/XADC0/state[0]_i_3/O
                         net (fo=1, routed)           0.598    10.140    station/matSys/state_reg[0]_0
    SLICE_X30Y75         LUT5 (Prop_lut5_I1_O)        0.124    10.264 r  station/matSys/state[0]_i_1/O
                         net (fo=1, routed)           0.000    10.264    station/matSys/p_0_in[0]
    SLICE_X30Y75         FDRE                                         r  station/matSys/state_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 station/XADC0/xadc1/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            station/matSys/state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.592ns  (logic 0.346ns (58.468%)  route 0.246ns (41.532%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.548     1.431    station/XADC0/xadc1/dclk_in
    XADC_X0Y0            XADC                                         r  station/XADC0/xadc1/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[15])
                                                      0.256     1.687 r  station/XADC0/xadc1/inst/DO[15]
                         net (fo=3, routed)           0.190     1.877    station/matSys/do_out[0]
    SLICE_X30Y75         LUT6 (Prop_lut6_I1_O)        0.045     1.922 r  station/matSys/state[0]_i_4/O
                         net (fo=1, routed)           0.056     1.978    station/matSys/state[0]_i_4_n_0
    SLICE_X30Y75         LUT5 (Prop_lut5_I2_O)        0.045     2.023 r  station/matSys/state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.023    station/matSys/p_0_in[0]
    SLICE_X30Y75         FDRE                                         r  station/matSys/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 station/SSEGDriver0/decimalTemp_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.200ns  (logic 1.416ns (44.252%)  route 1.784ns (55.748%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.553     1.436    station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y80         FDSE                                         r  station/SSEGDriver0/decimalTemp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y80         FDSE (Prop_fdse_C_Q)         0.141     1.577 r  station/SSEGDriver0/decimalTemp_reg[0]/Q
                         net (fo=8, routed)           0.184     1.761    station/SSEGDriver0/decimalTemp_reg_n_0_[0]
    SLICE_X33Y78         LUT6 (Prop_lut6_I4_O)        0.045     1.806 r  station/SSEGDriver0/sseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.600     3.406    sseg_OBUF[6]
    W6                   OBUF (Prop_obuf_I_O)         1.230     4.636 r  sseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.636    sseg[6]
    W6                                                                r  sseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 station/SSEGDriver0/decimalTemp_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.276ns  (logic 1.523ns (46.480%)  route 1.753ns (53.520%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.553     1.436    station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y80         FDSE                                         r  station/SSEGDriver0/decimalTemp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y80         FDSE (Prop_fdse_C_Q)         0.141     1.577 r  station/SSEGDriver0/decimalTemp_reg[0]/Q
                         net (fo=8, routed)           0.127     1.704    station/SSEGDriver0/decimalTemp_reg_n_0_[0]
    SLICE_X34Y80         LUT5 (Prop_lut5_I1_O)        0.045     1.749 r  station/SSEGDriver0/sseg_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           0.000     1.749    station/SSEGDriver0/sseg_OBUF[7]_inst_i_2_n_0
    SLICE_X34Y80         MUXF7 (Prop_muxf7_I0_O)      0.062     1.811 r  station/SSEGDriver0/sseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.626     3.438    sseg_OBUF[7]
    W7                   OBUF (Prop_obuf_I_O)         1.275     4.712 r  sseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.712    sseg[7]
    W7                                                                r  sseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 station/XADC0/xadc1/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.297ns  (logic 1.463ns (44.385%)  route 1.834ns (55.615%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.548     1.431    station/XADC0/xadc1/dclk_in
    XADC_X0Y0            XADC                                         r  station/XADC0/xadc1/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      0.256     1.687 r  station/XADC0/xadc1/inst/DRDY
                         net (fo=15, routed)          1.834     3.521    ready
    U14                  OBUF (Prop_obuf_I_O)         1.207     4.728 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.728    LED[6]
    U14                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 station/SSEGDriver0/decimalTemp_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.375ns  (logic 1.549ns (45.912%)  route 1.825ns (54.088%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.553     1.436    station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y80         FDSE                                         r  station/SSEGDriver0/decimalTemp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y80         FDSE (Prop_fdse_C_Q)         0.141     1.577 r  station/SSEGDriver0/decimalTemp_reg[7]/Q
                         net (fo=8, routed)           0.202     1.779    station/SSEGDriver0/sel0[3]
    SLICE_X34Y79         LUT5 (Prop_lut5_I2_O)        0.045     1.824 r  station/SSEGDriver0/sseg_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.000     1.824    station/SSEGDriver0/sseg_OBUF[4]_inst_i_3_n_0
    SLICE_X34Y79         MUXF7 (Prop_muxf7_I1_O)      0.064     1.888 r  station/SSEGDriver0/sseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.624     3.512    sseg_OBUF[4]
    V8                   OBUF (Prop_obuf_I_O)         1.299     4.811 r  sseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.811    sseg[4]
    V8                                                                r  sseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 station/SSEGDriver0/decimalTemp_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.386ns  (logic 1.422ns (41.991%)  route 1.964ns (58.009%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.553     1.436    station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y80         FDSE                                         r  station/SSEGDriver0/decimalTemp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y80         FDSE (Prop_fdse_C_Q)         0.141     1.577 r  station/SSEGDriver0/decimalTemp_reg[6]/Q
                         net (fo=8, routed)           0.315     1.892    station/SSEGDriver0/sel0[2]
    SLICE_X34Y77         LUT6 (Prop_lut6_I1_O)        0.045     1.937 r  station/SSEGDriver0/sseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.649     3.587    sseg_OBUF[5]
    U8                   OBUF (Prop_obuf_I_O)         1.236     4.823 r  sseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.823    sseg[5]
    U8                                                                r  sseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 station/SSEGDriver0/decimalTemp_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.411ns  (logic 1.430ns (41.923%)  route 1.981ns (58.077%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.553     1.436    station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y80         FDSE                                         r  station/SSEGDriver0/decimalTemp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y80         FDSE (Prop_fdse_C_Q)         0.164     1.600 r  station/SSEGDriver0/decimalTemp_reg[4]/Q
                         net (fo=8, routed)           0.316     1.917    station/SSEGDriver0/sel0[0]
    SLICE_X34Y77         LUT6 (Prop_lut6_I0_O)        0.045     1.962 r  station/SSEGDriver0/sseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.664     3.626    sseg_OBUF[3]
    U5                   OBUF (Prop_obuf_I_O)         1.221     4.847 r  sseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.847    sseg[3]
    U5                                                                r  sseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 station/SSEGDriver0/decimalTemp_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.451ns  (logic 1.441ns (41.763%)  route 2.010ns (58.237%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.553     1.436    station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y80         FDSE                                         r  station/SSEGDriver0/decimalTemp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y80         FDSE (Prop_fdse_C_Q)         0.164     1.600 r  station/SSEGDriver0/decimalTemp_reg[4]/Q
                         net (fo=8, routed)           0.243     1.843    station/SSEGDriver0/sel0[0]
    SLICE_X34Y78         LUT6 (Prop_lut6_I5_O)        0.045     1.888 r  station/SSEGDriver0/sseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.767     3.655    sseg_OBUF[1]
    U7                   OBUF (Prop_obuf_I_O)         1.232     4.887 r  sseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.887    sseg[1]
    U7                                                                r  sseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 station/SSEGDriver0/decimalTemp_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.460ns  (logic 1.408ns (40.683%)  route 2.053ns (59.317%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.553     1.436    station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y80         FDSE                                         r  station/SSEGDriver0/decimalTemp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y80         FDSE (Prop_fdse_C_Q)         0.164     1.600 r  station/SSEGDriver0/decimalTemp_reg[4]/Q
                         net (fo=8, routed)           0.286     1.886    station/SSEGDriver0/sel0[0]
    SLICE_X34Y77         LUT6 (Prop_lut6_I2_O)        0.045     1.931 r  station/SSEGDriver0/sseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.767     3.698    sseg_OBUF[0]
    V7                   OBUF (Prop_obuf_I_O)         1.199     4.896 r  sseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.896    sseg[0]
    V7                                                                r  sseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 station/SSEGDriver0/decimalTemp_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.519ns  (logic 1.517ns (43.101%)  route 2.002ns (56.899%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.553     1.436    station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y80         FDSE                                         r  station/SSEGDriver0/decimalTemp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y80         FDSE (Prop_fdse_C_Q)         0.141     1.577 r  station/SSEGDriver0/decimalTemp_reg[1]/Q
                         net (fo=8, routed)           0.238     1.815    station/SSEGDriver0/decimalTemp_reg_n_0_[1]
    SLICE_X32Y78         LUT5 (Prop_lut5_I4_O)        0.045     1.860 r  station/SSEGDriver0/sseg_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.000     1.860    station/SSEGDriver0/sseg_OBUF[2]_inst_i_2_n_0
    SLICE_X32Y78         MUXF7 (Prop_muxf7_I0_O)      0.062     1.922 r  station/SSEGDriver0/sseg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.764     3.686    sseg_OBUF[2]
    V5                   OBUF (Prop_obuf_I_O)         1.269     4.955 r  sseg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.955    sseg[2]
    V5                                                                r  sseg[2] (OUT)
  -------------------------------------------------------------------    -------------------





