--------------------------------------------------------------------------------
Release 14.1 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 3 -s 1 -n 10 -fastpaths
-xml ml505top.twx ml505top.ncd -o ml505top.twr ml505top.pcf

Design file:              ml505top.ncd
Physical constraint file: ml505top.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.73 2012-04-23, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_USER_CLK = PERIOD TIMEGRP "USER_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_USER_CLK = PERIOD TIMEGRP "USER_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: user_clk_pll/CLKIN1
  Logical resource: user_clk_pll/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: user_clk_g
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: user_clk_pll/CLKIN1
  Logical resource: user_clk_pll/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: user_clk_g
--------------------------------------------------------------------------------
Slack: 8.451ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.549ns (645.578MHz) (Tpllper_CLKIN)
  Physical resource: user_clk_pll/CLKIN1
  Logical resource: user_clk_pll/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: user_clk_g
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cpu_clk = PERIOD TIMEGRP "cpu_clk" TS_USER_CLK / 0.5 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7573 paths analyzed, 1112 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.472ns.
--------------------------------------------------------------------------------

Paths for end point dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_38 (SLICE_X8Y67.D1), 41 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.528ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_r_0 (FF)
  Destination:          dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_38 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.358ns (Levels of Logic = 4)
  Clock Path Skew:      0.023ns (1.317 - 1.294)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.137ns

  Clock Uncertainty:          0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: count_r_0 to dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y46.DQ      Tcko                  0.450   count_r<0>
                                                       count_r_0
    SLICE_X49Y54.A2      net (fanout=25)       1.175   count_r<0>
    SLICE_X49Y54.A       Tilo                  0.094   N38
                                                       rst1202_SW0
    SLICE_X38Y60.B1      net (fanout=3)        2.135   N38
    SLICE_X38Y60.B       Tilo                  0.094   dvi/DVIInit/I2CCmdInit/_or0000
                                                       rst2_1
    SLICE_X16Y60.A5      net (fanout=10)       1.151   rst2
    SLICE_X16Y60.A       Tilo                  0.094   dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out<2>
                                                       dvi/DVIInit/I2CDatInit/_or00001
    SLICE_X8Y67.D1       net (fanout=40)       2.155   dvi/DVIInit/I2CDatInit/_or0000
    SLICE_X8Y67.CLK      Tas                   0.010   dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out<38>
                                                       dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_38_rstpot
                                                       dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_38
    -------------------------------------------------  ---------------------------
    Total                                      7.358ns (0.742ns logic, 6.616ns route)
                                                       (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.781ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_r_19 (FF)
  Destination:          dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_38 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.111ns (Levels of Logic = 4)
  Clock Path Skew:      0.029ns (1.317 - 1.288)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.137ns

  Clock Uncertainty:          0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: count_r_19 to dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y54.DQ      Tcko                  0.471   count_r<19>
                                                       count_r_19
    SLICE_X49Y55.B1      net (fanout=2)        1.009   count_r<19>
    SLICE_X49Y55.B       Tilo                  0.094   rst1128
                                                       rst1128
    SLICE_X38Y60.B2      net (fanout=5)        2.033   rst1128
    SLICE_X38Y60.B       Tilo                  0.094   dvi/DVIInit/I2CCmdInit/_or0000
                                                       rst2_1
    SLICE_X16Y60.A5      net (fanout=10)       1.151   rst2
    SLICE_X16Y60.A       Tilo                  0.094   dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out<2>
                                                       dvi/DVIInit/I2CDatInit/_or00001
    SLICE_X8Y67.D1       net (fanout=40)       2.155   dvi/DVIInit/I2CDatInit/_or0000
    SLICE_X8Y67.CLK      Tas                   0.010   dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out<38>
                                                       dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_38_rstpot
                                                       dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_38
    -------------------------------------------------  ---------------------------
    Total                                      7.111ns (0.763ns logic, 6.348ns route)
                                                       (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.993ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_r_5 (FF)
  Destination:          dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_38 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.914ns (Levels of Logic = 4)
  Clock Path Skew:      0.044ns (1.317 - 1.273)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.137ns

  Clock Uncertainty:          0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: count_r_5 to dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y51.BQ      Tcko                  0.471   count_r<7>
                                                       count_r_5
    SLICE_X49Y53.B1      net (fanout=2)        1.041   count_r<5>
    SLICE_X49Y53.B       Tilo                  0.094   rst171
                                                       rst171
    SLICE_X38Y60.B5      net (fanout=5)        1.804   rst171
    SLICE_X38Y60.B       Tilo                  0.094   dvi/DVIInit/I2CCmdInit/_or0000
                                                       rst2_1
    SLICE_X16Y60.A5      net (fanout=10)       1.151   rst2
    SLICE_X16Y60.A       Tilo                  0.094   dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out<2>
                                                       dvi/DVIInit/I2CDatInit/_or00001
    SLICE_X8Y67.D1       net (fanout=40)       2.155   dvi/DVIInit/I2CDatInit/_or0000
    SLICE_X8Y67.CLK      Tas                   0.010   dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out<38>
                                                       dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_38_rstpot
                                                       dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_38
    -------------------------------------------------  ---------------------------
    Total                                      6.914ns (0.763ns logic, 6.151ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------

Paths for end point dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_37 (SLICE_X8Y67.C1), 41 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.541ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_r_0 (FF)
  Destination:          dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_37 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.345ns (Levels of Logic = 4)
  Clock Path Skew:      0.023ns (1.317 - 1.294)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.137ns

  Clock Uncertainty:          0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: count_r_0 to dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y46.DQ      Tcko                  0.450   count_r<0>
                                                       count_r_0
    SLICE_X49Y54.A2      net (fanout=25)       1.175   count_r<0>
    SLICE_X49Y54.A       Tilo                  0.094   N38
                                                       rst1202_SW0
    SLICE_X38Y60.B1      net (fanout=3)        2.135   N38
    SLICE_X38Y60.B       Tilo                  0.094   dvi/DVIInit/I2CCmdInit/_or0000
                                                       rst2_1
    SLICE_X16Y60.A5      net (fanout=10)       1.151   rst2
    SLICE_X16Y60.A       Tilo                  0.094   dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out<2>
                                                       dvi/DVIInit/I2CDatInit/_or00001
    SLICE_X8Y67.C1       net (fanout=40)       2.143   dvi/DVIInit/I2CDatInit/_or0000
    SLICE_X8Y67.CLK      Tas                   0.009   dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out<38>
                                                       dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_37_rstpot
                                                       dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_37
    -------------------------------------------------  ---------------------------
    Total                                      7.345ns (0.741ns logic, 6.604ns route)
                                                       (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.794ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_r_19 (FF)
  Destination:          dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_37 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.098ns (Levels of Logic = 4)
  Clock Path Skew:      0.029ns (1.317 - 1.288)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.137ns

  Clock Uncertainty:          0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: count_r_19 to dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y54.DQ      Tcko                  0.471   count_r<19>
                                                       count_r_19
    SLICE_X49Y55.B1      net (fanout=2)        1.009   count_r<19>
    SLICE_X49Y55.B       Tilo                  0.094   rst1128
                                                       rst1128
    SLICE_X38Y60.B2      net (fanout=5)        2.033   rst1128
    SLICE_X38Y60.B       Tilo                  0.094   dvi/DVIInit/I2CCmdInit/_or0000
                                                       rst2_1
    SLICE_X16Y60.A5      net (fanout=10)       1.151   rst2
    SLICE_X16Y60.A       Tilo                  0.094   dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out<2>
                                                       dvi/DVIInit/I2CDatInit/_or00001
    SLICE_X8Y67.C1       net (fanout=40)       2.143   dvi/DVIInit/I2CDatInit/_or0000
    SLICE_X8Y67.CLK      Tas                   0.009   dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out<38>
                                                       dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_37_rstpot
                                                       dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_37
    -------------------------------------------------  ---------------------------
    Total                                      7.098ns (0.762ns logic, 6.336ns route)
                                                       (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.006ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_r_5 (FF)
  Destination:          dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_37 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.901ns (Levels of Logic = 4)
  Clock Path Skew:      0.044ns (1.317 - 1.273)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.137ns

  Clock Uncertainty:          0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: count_r_5 to dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y51.BQ      Tcko                  0.471   count_r<7>
                                                       count_r_5
    SLICE_X49Y53.B1      net (fanout=2)        1.041   count_r<5>
    SLICE_X49Y53.B       Tilo                  0.094   rst171
                                                       rst171
    SLICE_X38Y60.B5      net (fanout=5)        1.804   rst171
    SLICE_X38Y60.B       Tilo                  0.094   dvi/DVIInit/I2CCmdInit/_or0000
                                                       rst2_1
    SLICE_X16Y60.A5      net (fanout=10)       1.151   rst2
    SLICE_X16Y60.A       Tilo                  0.094   dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out<2>
                                                       dvi/DVIInit/I2CDatInit/_or00001
    SLICE_X8Y67.C1       net (fanout=40)       2.143   dvi/DVIInit/I2CDatInit/_or0000
    SLICE_X8Y67.CLK      Tas                   0.009   dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out<38>
                                                       dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_37_rstpot
                                                       dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_37
    -------------------------------------------------  ---------------------------
    Total                                      6.901ns (0.762ns logic, 6.139ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------

Paths for end point dvi/DVIData/PixCnt/RgnVS/FSM.State/Out_1 (SLICE_X67Y39.SR), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.928ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_r_0 (FF)
  Destination:          dvi/DVIData/PixCnt/RgnVS/FSM.State/Out_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.968ns (Levels of Logic = 2)
  Clock Path Skew:      0.033ns (1.327 - 1.294)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.137ns

  Clock Uncertainty:          0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: count_r_0 to dvi/DVIData/PixCnt/RgnVS/FSM.State/Out_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y46.DQ      Tcko                  0.450   count_r<0>
                                                       count_r_0
    SLICE_X49Y54.A2      net (fanout=25)       1.175   count_r<0>
    SLICE_X49Y54.A       Tilo                  0.094   N38
                                                       rst1202_SW0
    SLICE_X38Y60.B1      net (fanout=3)        2.135   N38
    SLICE_X38Y60.B       Tilo                  0.094   dvi/DVIInit/I2CCmdInit/_or0000
                                                       rst2_1
    SLICE_X67Y39.SR      net (fanout=10)       2.473   rst2
    SLICE_X67Y39.CLK     Tsrck                 0.547   dvi/DVIData/PixCnt/RgnVS/FSM.State/Out<1>
                                                       dvi/DVIData/PixCnt/RgnVS/FSM.State/Out_1
    -------------------------------------------------  ---------------------------
    Total                                      6.968ns (1.185ns logic, 5.783ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.181ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_r_19 (FF)
  Destination:          dvi/DVIData/PixCnt/RgnVS/FSM.State/Out_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.721ns (Levels of Logic = 2)
  Clock Path Skew:      0.039ns (1.327 - 1.288)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.137ns

  Clock Uncertainty:          0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: count_r_19 to dvi/DVIData/PixCnt/RgnVS/FSM.State/Out_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y54.DQ      Tcko                  0.471   count_r<19>
                                                       count_r_19
    SLICE_X49Y55.B1      net (fanout=2)        1.009   count_r<19>
    SLICE_X49Y55.B       Tilo                  0.094   rst1128
                                                       rst1128
    SLICE_X38Y60.B2      net (fanout=5)        2.033   rst1128
    SLICE_X38Y60.B       Tilo                  0.094   dvi/DVIInit/I2CCmdInit/_or0000
                                                       rst2_1
    SLICE_X67Y39.SR      net (fanout=10)       2.473   rst2
    SLICE_X67Y39.CLK     Tsrck                 0.547   dvi/DVIData/PixCnt/RgnVS/FSM.State/Out<1>
                                                       dvi/DVIData/PixCnt/RgnVS/FSM.State/Out_1
    -------------------------------------------------  ---------------------------
    Total                                      6.721ns (1.206ns logic, 5.515ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.393ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_r_5 (FF)
  Destination:          dvi/DVIData/PixCnt/RgnVS/FSM.State/Out_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.524ns (Levels of Logic = 2)
  Clock Path Skew:      0.054ns (1.327 - 1.273)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.137ns

  Clock Uncertainty:          0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: count_r_5 to dvi/DVIData/PixCnt/RgnVS/FSM.State/Out_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y51.BQ      Tcko                  0.471   count_r<7>
                                                       count_r_5
    SLICE_X49Y53.B1      net (fanout=2)        1.041   count_r<5>
    SLICE_X49Y53.B       Tilo                  0.094   rst171
                                                       rst171
    SLICE_X38Y60.B5      net (fanout=5)        1.804   rst171
    SLICE_X38Y60.B       Tilo                  0.094   dvi/DVIInit/I2CCmdInit/_or0000
                                                       rst2_1
    SLICE_X67Y39.SR      net (fanout=10)       2.473   rst2
    SLICE_X67Y39.CLK     Tsrck                 0.547   dvi/DVIData/PixCnt/RgnVS/FSM.State/Out<1>
                                                       dvi/DVIData/PixCnt/RgnVS/FSM.State/Out_1
    -------------------------------------------------  ---------------------------
    Total                                      6.524ns (1.206ns logic, 5.318ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------

Paths for end point dvi/DVIData/PixCnt/RgnVS/FSM.State/Out_2 (SLICE_X67Y39.SR), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.930ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_r_0 (FF)
  Destination:          dvi/DVIData/PixCnt/RgnVS/FSM.State/Out_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.966ns (Levels of Logic = 2)
  Clock Path Skew:      0.033ns (1.327 - 1.294)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.137ns

  Clock Uncertainty:          0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: count_r_0 to dvi/DVIData/PixCnt/RgnVS/FSM.State/Out_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y46.DQ      Tcko                  0.450   count_r<0>
                                                       count_r_0
    SLICE_X49Y54.A2      net (fanout=25)       1.175   count_r<0>
    SLICE_X49Y54.A       Tilo                  0.094   N38
                                                       rst1202_SW0
    SLICE_X38Y60.B1      net (fanout=3)        2.135   N38
    SLICE_X38Y60.B       Tilo                  0.094   dvi/DVIInit/I2CCmdInit/_or0000
                                                       rst2_1
    SLICE_X67Y39.SR      net (fanout=10)       2.473   rst2
    SLICE_X67Y39.CLK     Tsrck                 0.545   dvi/DVIData/PixCnt/RgnVS/FSM.State/Out<1>
                                                       dvi/DVIData/PixCnt/RgnVS/FSM.State/Out_2
    -------------------------------------------------  ---------------------------
    Total                                      6.966ns (1.183ns logic, 5.783ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.183ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_r_19 (FF)
  Destination:          dvi/DVIData/PixCnt/RgnVS/FSM.State/Out_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.719ns (Levels of Logic = 2)
  Clock Path Skew:      0.039ns (1.327 - 1.288)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.137ns

  Clock Uncertainty:          0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: count_r_19 to dvi/DVIData/PixCnt/RgnVS/FSM.State/Out_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y54.DQ      Tcko                  0.471   count_r<19>
                                                       count_r_19
    SLICE_X49Y55.B1      net (fanout=2)        1.009   count_r<19>
    SLICE_X49Y55.B       Tilo                  0.094   rst1128
                                                       rst1128
    SLICE_X38Y60.B2      net (fanout=5)        2.033   rst1128
    SLICE_X38Y60.B       Tilo                  0.094   dvi/DVIInit/I2CCmdInit/_or0000
                                                       rst2_1
    SLICE_X67Y39.SR      net (fanout=10)       2.473   rst2
    SLICE_X67Y39.CLK     Tsrck                 0.545   dvi/DVIData/PixCnt/RgnVS/FSM.State/Out<1>
                                                       dvi/DVIData/PixCnt/RgnVS/FSM.State/Out_2
    -------------------------------------------------  ---------------------------
    Total                                      6.719ns (1.204ns logic, 5.515ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.395ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_r_5 (FF)
  Destination:          dvi/DVIData/PixCnt/RgnVS/FSM.State/Out_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.522ns (Levels of Logic = 2)
  Clock Path Skew:      0.054ns (1.327 - 1.273)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.137ns

  Clock Uncertainty:          0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: count_r_5 to dvi/DVIData/PixCnt/RgnVS/FSM.State/Out_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y51.BQ      Tcko                  0.471   count_r<7>
                                                       count_r_5
    SLICE_X49Y53.B1      net (fanout=2)        1.041   count_r<5>
    SLICE_X49Y53.B       Tilo                  0.094   rst171
                                                       rst171
    SLICE_X38Y60.B5      net (fanout=5)        1.804   rst171
    SLICE_X38Y60.B       Tilo                  0.094   dvi/DVIInit/I2CCmdInit/_or0000
                                                       rst2_1
    SLICE_X67Y39.SR      net (fanout=10)       2.473   rst2
    SLICE_X67Y39.CLK     Tsrck                 0.545   dvi/DVIData/PixCnt/RgnVS/FSM.State/Out<1>
                                                       dvi/DVIData/PixCnt/RgnVS/FSM.State/Out_2
    -------------------------------------------------  ---------------------------
    Total                                      6.522ns (1.204ns logic, 5.318ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------

Paths for end point dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_3 (SLICE_X4Y67.A1), 41 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.968ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_r_0 (FF)
  Destination:          dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.940ns (Levels of Logic = 4)
  Clock Path Skew:      0.045ns (1.339 - 1.294)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.137ns

  Clock Uncertainty:          0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: count_r_0 to dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y46.DQ      Tcko                  0.450   count_r<0>
                                                       count_r_0
    SLICE_X49Y54.A2      net (fanout=25)       1.175   count_r<0>
    SLICE_X49Y54.A       Tilo                  0.094   N38
                                                       rst1202_SW0
    SLICE_X38Y60.B1      net (fanout=3)        2.135   N38
    SLICE_X38Y60.B       Tilo                  0.094   dvi/DVIInit/I2CCmdInit/_or0000
                                                       rst2_1
    SLICE_X16Y60.A5      net (fanout=10)       1.151   rst2
    SLICE_X16Y60.A       Tilo                  0.094   dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out<2>
                                                       dvi/DVIInit/I2CDatInit/_or00001
    SLICE_X4Y67.A1       net (fanout=40)       1.740   dvi/DVIInit/I2CDatInit/_or0000
    SLICE_X4Y67.CLK      Tas                   0.007   dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out<6>
                                                       dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_3_rstpot
                                                       dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_3
    -------------------------------------------------  ---------------------------
    Total                                      6.940ns (0.739ns logic, 6.201ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.221ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_r_19 (FF)
  Destination:          dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.693ns (Levels of Logic = 4)
  Clock Path Skew:      0.051ns (1.339 - 1.288)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.137ns

  Clock Uncertainty:          0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: count_r_19 to dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y54.DQ      Tcko                  0.471   count_r<19>
                                                       count_r_19
    SLICE_X49Y55.B1      net (fanout=2)        1.009   count_r<19>
    SLICE_X49Y55.B       Tilo                  0.094   rst1128
                                                       rst1128
    SLICE_X38Y60.B2      net (fanout=5)        2.033   rst1128
    SLICE_X38Y60.B       Tilo                  0.094   dvi/DVIInit/I2CCmdInit/_or0000
                                                       rst2_1
    SLICE_X16Y60.A5      net (fanout=10)       1.151   rst2
    SLICE_X16Y60.A       Tilo                  0.094   dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out<2>
                                                       dvi/DVIInit/I2CDatInit/_or00001
    SLICE_X4Y67.A1       net (fanout=40)       1.740   dvi/DVIInit/I2CDatInit/_or0000
    SLICE_X4Y67.CLK      Tas                   0.007   dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out<6>
                                                       dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_3_rstpot
                                                       dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_3
    -------------------------------------------------  ---------------------------
    Total                                      6.693ns (0.760ns logic, 5.933ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.433ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_r_5 (FF)
  Destination:          dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.496ns (Levels of Logic = 4)
  Clock Path Skew:      0.066ns (1.339 - 1.273)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.137ns

  Clock Uncertainty:          0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: count_r_5 to dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y51.BQ      Tcko                  0.471   count_r<7>
                                                       count_r_5
    SLICE_X49Y53.B1      net (fanout=2)        1.041   count_r<5>
    SLICE_X49Y53.B       Tilo                  0.094   rst171
                                                       rst171
    SLICE_X38Y60.B5      net (fanout=5)        1.804   rst171
    SLICE_X38Y60.B       Tilo                  0.094   dvi/DVIInit/I2CCmdInit/_or0000
                                                       rst2_1
    SLICE_X16Y60.A5      net (fanout=10)       1.151   rst2
    SLICE_X16Y60.A       Tilo                  0.094   dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out<2>
                                                       dvi/DVIInit/I2CDatInit/_or00001
    SLICE_X4Y67.A1       net (fanout=40)       1.740   dvi/DVIInit/I2CDatInit/_or0000
    SLICE_X4Y67.CLK      Tas                   0.007   dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out<6>
                                                       dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_3_rstpot
                                                       dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_3
    -------------------------------------------------  ---------------------------
    Total                                      6.496ns (0.760ns logic, 5.736ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------

Paths for end point dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_4 (SLICE_X4Y67.B1), 41 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.977ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_r_0 (FF)
  Destination:          dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.931ns (Levels of Logic = 4)
  Clock Path Skew:      0.045ns (1.339 - 1.294)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.137ns

  Clock Uncertainty:          0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: count_r_0 to dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y46.DQ      Tcko                  0.450   count_r<0>
                                                       count_r_0
    SLICE_X49Y54.A2      net (fanout=25)       1.175   count_r<0>
    SLICE_X49Y54.A       Tilo                  0.094   N38
                                                       rst1202_SW0
    SLICE_X38Y60.B1      net (fanout=3)        2.135   N38
    SLICE_X38Y60.B       Tilo                  0.094   dvi/DVIInit/I2CCmdInit/_or0000
                                                       rst2_1
    SLICE_X16Y60.A5      net (fanout=10)       1.151   rst2
    SLICE_X16Y60.A       Tilo                  0.094   dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out<2>
                                                       dvi/DVIInit/I2CDatInit/_or00001
    SLICE_X4Y67.B1       net (fanout=40)       1.735   dvi/DVIInit/I2CDatInit/_or0000
    SLICE_X4Y67.CLK      Tas                   0.003   dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out<6>
                                                       dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_4_rstpot
                                                       dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_4
    -------------------------------------------------  ---------------------------
    Total                                      6.931ns (0.735ns logic, 6.196ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.230ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_r_19 (FF)
  Destination:          dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.684ns (Levels of Logic = 4)
  Clock Path Skew:      0.051ns (1.339 - 1.288)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.137ns

  Clock Uncertainty:          0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: count_r_19 to dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y54.DQ      Tcko                  0.471   count_r<19>
                                                       count_r_19
    SLICE_X49Y55.B1      net (fanout=2)        1.009   count_r<19>
    SLICE_X49Y55.B       Tilo                  0.094   rst1128
                                                       rst1128
    SLICE_X38Y60.B2      net (fanout=5)        2.033   rst1128
    SLICE_X38Y60.B       Tilo                  0.094   dvi/DVIInit/I2CCmdInit/_or0000
                                                       rst2_1
    SLICE_X16Y60.A5      net (fanout=10)       1.151   rst2
    SLICE_X16Y60.A       Tilo                  0.094   dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out<2>
                                                       dvi/DVIInit/I2CDatInit/_or00001
    SLICE_X4Y67.B1       net (fanout=40)       1.735   dvi/DVIInit/I2CDatInit/_or0000
    SLICE_X4Y67.CLK      Tas                   0.003   dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out<6>
                                                       dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_4_rstpot
                                                       dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_4
    -------------------------------------------------  ---------------------------
    Total                                      6.684ns (0.756ns logic, 5.928ns route)
                                                       (11.3% logic, 88.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.442ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_r_5 (FF)
  Destination:          dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.487ns (Levels of Logic = 4)
  Clock Path Skew:      0.066ns (1.339 - 1.273)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.137ns

  Clock Uncertainty:          0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: count_r_5 to dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y51.BQ      Tcko                  0.471   count_r<7>
                                                       count_r_5
    SLICE_X49Y53.B1      net (fanout=2)        1.041   count_r<5>
    SLICE_X49Y53.B       Tilo                  0.094   rst171
                                                       rst171
    SLICE_X38Y60.B5      net (fanout=5)        1.804   rst171
    SLICE_X38Y60.B       Tilo                  0.094   dvi/DVIInit/I2CCmdInit/_or0000
                                                       rst2_1
    SLICE_X16Y60.A5      net (fanout=10)       1.151   rst2
    SLICE_X16Y60.A       Tilo                  0.094   dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out<2>
                                                       dvi/DVIInit/I2CDatInit/_or00001
    SLICE_X4Y67.B1       net (fanout=40)       1.735   dvi/DVIInit/I2CDatInit/_or0000
    SLICE_X4Y67.CLK      Tas                   0.003   dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out<6>
                                                       dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_4_rstpot
                                                       dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_4
    -------------------------------------------------  ---------------------------
    Total                                      6.487ns (0.756ns logic, 5.731ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------

Paths for end point dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_14 (SLICE_X2Y67.D1), 41 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.979ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_r_0 (FF)
  Destination:          dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.957ns (Levels of Logic = 4)
  Clock Path Skew:      0.073ns (1.367 - 1.294)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.137ns

  Clock Uncertainty:          0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: count_r_0 to dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y46.DQ      Tcko                  0.450   count_r<0>
                                                       count_r_0
    SLICE_X49Y54.A2      net (fanout=25)       1.175   count_r<0>
    SLICE_X49Y54.A       Tilo                  0.094   N38
                                                       rst1202_SW0
    SLICE_X38Y60.B1      net (fanout=3)        2.135   N38
    SLICE_X38Y60.B       Tilo                  0.094   dvi/DVIInit/I2CCmdInit/_or0000
                                                       rst2_1
    SLICE_X16Y60.A5      net (fanout=10)       1.151   rst2
    SLICE_X16Y60.A       Tilo                  0.094   dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out<2>
                                                       dvi/DVIInit/I2CDatInit/_or00001
    SLICE_X2Y67.D1       net (fanout=40)       1.736   dvi/DVIInit/I2CDatInit/_or0000
    SLICE_X2Y67.CLK      Tas                   0.028   dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out<14>
                                                       dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_14_rstpot
                                                       dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_14
    -------------------------------------------------  ---------------------------
    Total                                      6.957ns (0.760ns logic, 6.197ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.232ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_r_19 (FF)
  Destination:          dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.710ns (Levels of Logic = 4)
  Clock Path Skew:      0.079ns (1.367 - 1.288)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.137ns

  Clock Uncertainty:          0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: count_r_19 to dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y54.DQ      Tcko                  0.471   count_r<19>
                                                       count_r_19
    SLICE_X49Y55.B1      net (fanout=2)        1.009   count_r<19>
    SLICE_X49Y55.B       Tilo                  0.094   rst1128
                                                       rst1128
    SLICE_X38Y60.B2      net (fanout=5)        2.033   rst1128
    SLICE_X38Y60.B       Tilo                  0.094   dvi/DVIInit/I2CCmdInit/_or0000
                                                       rst2_1
    SLICE_X16Y60.A5      net (fanout=10)       1.151   rst2
    SLICE_X16Y60.A       Tilo                  0.094   dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out<2>
                                                       dvi/DVIInit/I2CDatInit/_or00001
    SLICE_X2Y67.D1       net (fanout=40)       1.736   dvi/DVIInit/I2CDatInit/_or0000
    SLICE_X2Y67.CLK      Tas                   0.028   dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out<14>
                                                       dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_14_rstpot
                                                       dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_14
    -------------------------------------------------  ---------------------------
    Total                                      6.710ns (0.781ns logic, 5.929ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.444ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_r_5 (FF)
  Destination:          dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.513ns (Levels of Logic = 4)
  Clock Path Skew:      0.094ns (1.367 - 1.273)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.137ns

  Clock Uncertainty:          0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: count_r_5 to dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y51.BQ      Tcko                  0.471   count_r<7>
                                                       count_r_5
    SLICE_X49Y53.B1      net (fanout=2)        1.041   count_r<5>
    SLICE_X49Y53.B       Tilo                  0.094   rst171
                                                       rst171
    SLICE_X38Y60.B5      net (fanout=5)        1.804   rst171
    SLICE_X38Y60.B       Tilo                  0.094   dvi/DVIInit/I2CCmdInit/_or0000
                                                       rst2_1
    SLICE_X16Y60.A5      net (fanout=10)       1.151   rst2
    SLICE_X16Y60.A       Tilo                  0.094   dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out<2>
                                                       dvi/DVIInit/I2CDatInit/_or00001
    SLICE_X2Y67.D1       net (fanout=40)       1.736   dvi/DVIInit/I2CDatInit/_or0000
    SLICE_X2Y67.CLK      Tas                   0.028   dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out<14>
                                                       dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_14_rstpot
                                                       dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_14
    -------------------------------------------------  ---------------------------
    Total                                      6.513ns (0.781ns logic, 5.732ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------

Paths for end point dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_27 (SLICE_X5Y67.A1), 41 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.989ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_r_0 (FF)
  Destination:          dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.919ns (Levels of Logic = 4)
  Clock Path Skew:      0.045ns (1.339 - 1.294)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.137ns

  Clock Uncertainty:          0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: count_r_0 to dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y46.DQ      Tcko                  0.450   count_r<0>
                                                       count_r_0
    SLICE_X49Y54.A2      net (fanout=25)       1.175   count_r<0>
    SLICE_X49Y54.A       Tilo                  0.094   N38
                                                       rst1202_SW0
    SLICE_X38Y60.B1      net (fanout=3)        2.135   N38
    SLICE_X38Y60.B       Tilo                  0.094   dvi/DVIInit/I2CCmdInit/_or0000
                                                       rst2_1
    SLICE_X16Y60.A5      net (fanout=10)       1.151   rst2
    SLICE_X16Y60.A       Tilo                  0.094   dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out<2>
                                                       dvi/DVIInit/I2CDatInit/_or00001
    SLICE_X5Y67.A1       net (fanout=40)       1.700   dvi/DVIInit/I2CDatInit/_or0000
    SLICE_X5Y67.CLK      Tas                   0.026   dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out<30>
                                                       dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_27_rstpot
                                                       dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_27
    -------------------------------------------------  ---------------------------
    Total                                      6.919ns (0.758ns logic, 6.161ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.242ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_r_19 (FF)
  Destination:          dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.672ns (Levels of Logic = 4)
  Clock Path Skew:      0.051ns (1.339 - 1.288)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.137ns

  Clock Uncertainty:          0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: count_r_19 to dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y54.DQ      Tcko                  0.471   count_r<19>
                                                       count_r_19
    SLICE_X49Y55.B1      net (fanout=2)        1.009   count_r<19>
    SLICE_X49Y55.B       Tilo                  0.094   rst1128
                                                       rst1128
    SLICE_X38Y60.B2      net (fanout=5)        2.033   rst1128
    SLICE_X38Y60.B       Tilo                  0.094   dvi/DVIInit/I2CCmdInit/_or0000
                                                       rst2_1
    SLICE_X16Y60.A5      net (fanout=10)       1.151   rst2
    SLICE_X16Y60.A       Tilo                  0.094   dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out<2>
                                                       dvi/DVIInit/I2CDatInit/_or00001
    SLICE_X5Y67.A1       net (fanout=40)       1.700   dvi/DVIInit/I2CDatInit/_or0000
    SLICE_X5Y67.CLK      Tas                   0.026   dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out<30>
                                                       dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_27_rstpot
                                                       dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_27
    -------------------------------------------------  ---------------------------
    Total                                      6.672ns (0.779ns logic, 5.893ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.454ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_r_5 (FF)
  Destination:          dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.475ns (Levels of Logic = 4)
  Clock Path Skew:      0.066ns (1.339 - 1.273)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.137ns

  Clock Uncertainty:          0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: count_r_5 to dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y51.BQ      Tcko                  0.471   count_r<7>
                                                       count_r_5
    SLICE_X49Y53.B1      net (fanout=2)        1.041   count_r<5>
    SLICE_X49Y53.B       Tilo                  0.094   rst171
                                                       rst171
    SLICE_X38Y60.B5      net (fanout=5)        1.804   rst171
    SLICE_X38Y60.B       Tilo                  0.094   dvi/DVIInit/I2CCmdInit/_or0000
                                                       rst2_1
    SLICE_X16Y60.A5      net (fanout=10)       1.151   rst2
    SLICE_X16Y60.A       Tilo                  0.094   dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out<2>
                                                       dvi/DVIInit/I2CDatInit/_or00001
    SLICE_X5Y67.A1       net (fanout=40)       1.700   dvi/DVIInit/I2CDatInit/_or0000
    SLICE_X5Y67.CLK      Tas                   0.026   dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out<30>
                                                       dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_27_rstpot
                                                       dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_27
    -------------------------------------------------  ---------------------------
    Total                                      6.475ns (0.779ns logic, 5.696ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------

Paths for end point dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_13 (SLICE_X2Y67.C1), 41 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.990ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_r_0 (FF)
  Destination:          dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.946ns (Levels of Logic = 4)
  Clock Path Skew:      0.073ns (1.367 - 1.294)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.137ns

  Clock Uncertainty:          0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: count_r_0 to dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y46.DQ      Tcko                  0.450   count_r<0>
                                                       count_r_0
    SLICE_X49Y54.A2      net (fanout=25)       1.175   count_r<0>
    SLICE_X49Y54.A       Tilo                  0.094   N38
                                                       rst1202_SW0
    SLICE_X38Y60.B1      net (fanout=3)        2.135   N38
    SLICE_X38Y60.B       Tilo                  0.094   dvi/DVIInit/I2CCmdInit/_or0000
                                                       rst2_1
    SLICE_X16Y60.A5      net (fanout=10)       1.151   rst2
    SLICE_X16Y60.A       Tilo                  0.094   dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out<2>
                                                       dvi/DVIInit/I2CDatInit/_or00001
    SLICE_X2Y67.C1       net (fanout=40)       1.724   dvi/DVIInit/I2CDatInit/_or0000
    SLICE_X2Y67.CLK      Tas                   0.029   dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out<14>
                                                       dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_13_rstpot
                                                       dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_13
    -------------------------------------------------  ---------------------------
    Total                                      6.946ns (0.761ns logic, 6.185ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.243ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_r_19 (FF)
  Destination:          dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.699ns (Levels of Logic = 4)
  Clock Path Skew:      0.079ns (1.367 - 1.288)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.137ns

  Clock Uncertainty:          0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: count_r_19 to dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y54.DQ      Tcko                  0.471   count_r<19>
                                                       count_r_19
    SLICE_X49Y55.B1      net (fanout=2)        1.009   count_r<19>
    SLICE_X49Y55.B       Tilo                  0.094   rst1128
                                                       rst1128
    SLICE_X38Y60.B2      net (fanout=5)        2.033   rst1128
    SLICE_X38Y60.B       Tilo                  0.094   dvi/DVIInit/I2CCmdInit/_or0000
                                                       rst2_1
    SLICE_X16Y60.A5      net (fanout=10)       1.151   rst2
    SLICE_X16Y60.A       Tilo                  0.094   dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out<2>
                                                       dvi/DVIInit/I2CDatInit/_or00001
    SLICE_X2Y67.C1       net (fanout=40)       1.724   dvi/DVIInit/I2CDatInit/_or0000
    SLICE_X2Y67.CLK      Tas                   0.029   dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out<14>
                                                       dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_13_rstpot
                                                       dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_13
    -------------------------------------------------  ---------------------------
    Total                                      6.699ns (0.782ns logic, 5.917ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.455ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_r_5 (FF)
  Destination:          dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.502ns (Levels of Logic = 4)
  Clock Path Skew:      0.094ns (1.367 - 1.273)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.137ns

  Clock Uncertainty:          0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: count_r_5 to dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y51.BQ      Tcko                  0.471   count_r<7>
                                                       count_r_5
    SLICE_X49Y53.B1      net (fanout=2)        1.041   count_r<5>
    SLICE_X49Y53.B       Tilo                  0.094   rst171
                                                       rst171
    SLICE_X38Y60.B5      net (fanout=5)        1.804   rst171
    SLICE_X38Y60.B       Tilo                  0.094   dvi/DVIInit/I2CCmdInit/_or0000
                                                       rst2_1
    SLICE_X16Y60.A5      net (fanout=10)       1.151   rst2
    SLICE_X16Y60.A       Tilo                  0.094   dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out<2>
                                                       dvi/DVIInit/I2CDatInit/_or00001
    SLICE_X2Y67.C1       net (fanout=40)       1.724   dvi/DVIInit/I2CDatInit/_or0000
    SLICE_X2Y67.CLK      Tas                   0.029   dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out<14>
                                                       dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_13_rstpot
                                                       dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_13
    -------------------------------------------------  ---------------------------
    Total                                      6.502ns (0.782ns logic, 5.720ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------

Paths for end point dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_28 (SLICE_X5Y67.B1), 41 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.990ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_r_0 (FF)
  Destination:          dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_28 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.918ns (Levels of Logic = 4)
  Clock Path Skew:      0.045ns (1.339 - 1.294)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.137ns

  Clock Uncertainty:          0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: count_r_0 to dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y46.DQ      Tcko                  0.450   count_r<0>
                                                       count_r_0
    SLICE_X49Y54.A2      net (fanout=25)       1.175   count_r<0>
    SLICE_X49Y54.A       Tilo                  0.094   N38
                                                       rst1202_SW0
    SLICE_X38Y60.B1      net (fanout=3)        2.135   N38
    SLICE_X38Y60.B       Tilo                  0.094   dvi/DVIInit/I2CCmdInit/_or0000
                                                       rst2_1
    SLICE_X16Y60.A5      net (fanout=10)       1.151   rst2
    SLICE_X16Y60.A       Tilo                  0.094   dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out<2>
                                                       dvi/DVIInit/I2CDatInit/_or00001
    SLICE_X5Y67.B1       net (fanout=40)       1.698   dvi/DVIInit/I2CDatInit/_or0000
    SLICE_X5Y67.CLK      Tas                   0.027   dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out<30>
                                                       dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_28_rstpot
                                                       dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_28
    -------------------------------------------------  ---------------------------
    Total                                      6.918ns (0.759ns logic, 6.159ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.243ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_r_19 (FF)
  Destination:          dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_28 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.671ns (Levels of Logic = 4)
  Clock Path Skew:      0.051ns (1.339 - 1.288)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.137ns

  Clock Uncertainty:          0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: count_r_19 to dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y54.DQ      Tcko                  0.471   count_r<19>
                                                       count_r_19
    SLICE_X49Y55.B1      net (fanout=2)        1.009   count_r<19>
    SLICE_X49Y55.B       Tilo                  0.094   rst1128
                                                       rst1128
    SLICE_X38Y60.B2      net (fanout=5)        2.033   rst1128
    SLICE_X38Y60.B       Tilo                  0.094   dvi/DVIInit/I2CCmdInit/_or0000
                                                       rst2_1
    SLICE_X16Y60.A5      net (fanout=10)       1.151   rst2
    SLICE_X16Y60.A       Tilo                  0.094   dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out<2>
                                                       dvi/DVIInit/I2CDatInit/_or00001
    SLICE_X5Y67.B1       net (fanout=40)       1.698   dvi/DVIInit/I2CDatInit/_or0000
    SLICE_X5Y67.CLK      Tas                   0.027   dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out<30>
                                                       dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_28_rstpot
                                                       dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_28
    -------------------------------------------------  ---------------------------
    Total                                      6.671ns (0.780ns logic, 5.891ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.455ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_r_5 (FF)
  Destination:          dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_28 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.474ns (Levels of Logic = 4)
  Clock Path Skew:      0.066ns (1.339 - 1.273)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.137ns

  Clock Uncertainty:          0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: count_r_5 to dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y51.BQ      Tcko                  0.471   count_r<7>
                                                       count_r_5
    SLICE_X49Y53.B1      net (fanout=2)        1.041   count_r<5>
    SLICE_X49Y53.B       Tilo                  0.094   rst171
                                                       rst171
    SLICE_X38Y60.B5      net (fanout=5)        1.804   rst171
    SLICE_X38Y60.B       Tilo                  0.094   dvi/DVIInit/I2CCmdInit/_or0000
                                                       rst2_1
    SLICE_X16Y60.A5      net (fanout=10)       1.151   rst2
    SLICE_X16Y60.A       Tilo                  0.094   dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out<2>
                                                       dvi/DVIInit/I2CDatInit/_or00001
    SLICE_X5Y67.B1       net (fanout=40)       1.698   dvi/DVIInit/I2CDatInit/_or0000
    SLICE_X5Y67.CLK      Tas                   0.027   dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out<30>
                                                       dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_28_rstpot
                                                       dvi/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_28
    -------------------------------------------------  ---------------------------
    Total                                      6.474ns (0.780ns logic, 5.694ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_cpu_clk = PERIOD TIMEGRP "cpu_clk" TS_USER_CLK / 0.5 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc_asreg_11 (SLICE_X92Y61.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.006ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc_11 (FF)
  Destination:          pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc_asreg_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.524ns (Levels of Logic = 0)
  Clock Path Skew:      0.261ns (3.667 - 3.406)
  Source Clock:         clk50_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc_11 to pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc_asreg_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y60.BQ      Tcko                  0.433   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc[12]
                                                       pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc_11
    SLICE_X92Y61.BX      net (fanout=1)        0.333   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc[11]
    SLICE_X92Y61.CLK     Tckdi       (-Th)     0.242   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc_asreg[12]
                                                       pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc_asreg_11
    -------------------------------------------------  ---------------------------
    Total                                      0.524ns (0.191ns logic, 0.333ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------

Paths for end point pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc_asreg_8 (SLICE_X90Y62.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.096ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc_8 (FF)
  Destination:          pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc_asreg_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.643ns (Levels of Logic = 0)
  Clock Path Skew:      0.290ns (3.659 - 3.369)
  Source Clock:         clk50_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc_8 to pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc_asreg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y62.CQ      Tcko                  0.414   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc[9]
                                                       pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc_8
    SLICE_X90Y62.CX      net (fanout=1)        0.447   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc[8]
    SLICE_X90Y62.CLK     Tckdi       (-Th)     0.218   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc_asreg[9]
                                                       pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc_asreg_8
    -------------------------------------------------  ---------------------------
    Total                                      0.643ns (0.196ns logic, 0.447ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------

Paths for end point pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc_asreg_5 (SLICE_X90Y65.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.125ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc_5 (FF)
  Destination:          pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc_asreg_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.672ns (Levels of Logic = 0)
  Clock Path Skew:      0.290ns (3.651 - 3.361)
  Source Clock:         clk50_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc_5 to pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc_asreg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y65.DQ      Tcko                  0.433   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc[5]
                                                       pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc_5
    SLICE_X90Y65.DX      net (fanout=1)        0.458   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc[5]
    SLICE_X90Y65.CLK     Tckdi       (-Th)     0.219   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc_asreg[5]
                                                       pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc_asreg_5
    -------------------------------------------------  ---------------------------
    Total                                      0.672ns (0.214ns logic, 0.458ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------

Paths for end point pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc_asreg_12 (SLICE_X92Y61.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.130ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc_12 (FF)
  Destination:          pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc_asreg_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.648ns (Levels of Logic = 0)
  Clock Path Skew:      0.261ns (3.667 - 3.406)
  Source Clock:         clk50_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc_12 to pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc_asreg_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y60.CQ      Tcko                  0.433   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc[12]
                                                       pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc_12
    SLICE_X92Y61.CX      net (fanout=1)        0.445   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc[12]
    SLICE_X92Y61.CLK     Tckdi       (-Th)     0.230   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc_asreg[12]
                                                       pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc_asreg_12
    -------------------------------------------------  ---------------------------
    Total                                      0.648ns (0.203ns logic, 0.445ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------

Paths for end point pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc_asreg_7 (SLICE_X90Y62.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.366ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc_7 (FF)
  Destination:          pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc_asreg_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.913ns (Levels of Logic = 0)
  Clock Path Skew:      0.290ns (3.659 - 3.369)
  Source Clock:         clk50_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc_7 to pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc_asreg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y62.BQ      Tcko                  0.414   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc[9]
                                                       pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc_7
    SLICE_X90Y62.BX      net (fanout=1)        0.730   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc[7]
    SLICE_X90Y62.CLK     Tckdi       (-Th)     0.231   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc_asreg[9]
                                                       pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc_asreg_7
    -------------------------------------------------  ---------------------------
    Total                                      0.913ns (0.183ns logic, 0.730ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------

Paths for end point pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3 (SLICE_X90Y65.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.389ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc_3 (FF)
  Destination:          pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.936ns (Levels of Logic = 0)
  Clock Path Skew:      0.290ns (3.651 - 3.361)
  Source Clock:         clk50_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc_3 to pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y65.BQ      Tcko                  0.433   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc[5]
                                                       pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc_3
    SLICE_X90Y65.BX      net (fanout=1)        0.734   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc[3]
    SLICE_X90Y65.CLK     Tckdi       (-Th)     0.231   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc_asreg[5]
                                                       pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.936ns (0.202ns logic, 0.734ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------

Paths for end point pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2 (SLICE_X90Y65.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc_2 (FF)
  Destination:          pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.946ns (Levels of Logic = 0)
  Clock Path Skew:      0.290ns (3.651 - 3.361)
  Source Clock:         clk50_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc_2 to pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y65.AQ      Tcko                  0.433   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc[5]
                                                       pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc_2
    SLICE_X90Y65.AX      net (fanout=1)        0.742   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc[2]
    SLICE_X90Y65.CLK     Tckdi       (-Th)     0.229   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc_asreg[5]
                                                       pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2
    -------------------------------------------------  ---------------------------
    Total                                      0.946ns (0.204ns logic, 0.742ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------

Paths for end point pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X3Y11.ADDRAU11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.432ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/wpntr/count_d2_6 (FF)
  Destination:          pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.644ns (Levels of Logic = 0)
  Clock Path Skew:      0.212ns (0.781 - 0.569)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/wpntr/count_d2_6 to pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X84Y56.CQ         Tcko                  0.433   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/wpntr/count_d2[7]
                                                          pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/wpntr/count_d2_6
    RAMB36_X3Y11.ADDRAU11   net (fanout=17)       0.505   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/wpntr/count_d2[6]
    RAMB36_X3Y11.CLKARDCLKU Trckc_ADDRA (-Th)     0.294   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                          pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         0.644ns (0.139ns logic, 0.505ns route)
                                                          (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------

Paths for end point pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X3Y11.ADDRAL11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.436ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/wpntr/count_d2_6 (FF)
  Destination:          pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.644ns (Levels of Logic = 0)
  Clock Path Skew:      0.208ns (0.777 - 0.569)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/wpntr/count_d2_6 to pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X84Y56.CQ         Tcko                  0.433   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/wpntr/count_d2[7]
                                                          pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/wpntr/count_d2_6
    RAMB36_X3Y11.ADDRAL11   net (fanout=17)       0.505   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/wpntr/count_d2[6]
    RAMB36_X3Y11.CLKARDCLKL Trckc_ADDRA (-Th)     0.294   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                          pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         0.644ns (0.139ns logic, 0.505ns route)
                                                          (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------

Paths for end point pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1 (SLICE_X84Y61.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.449ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg (FF)
  Destination:          pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.462ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.153 - 0.140)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg to pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y62.AQ      Tcko                  0.414   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
                                                       pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X84Y61.AX      net (fanout=2)        0.284   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X84Y61.CLK     Tckdi       (-Th)     0.236   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
                                                       pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1
    -------------------------------------------------  ---------------------------
    Total                                      0.462ns (0.178ns logic, 0.284ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cpu_clk = PERIOD TIMEGRP "cpu_clk" TS_USER_CLK / 0.5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: DVI_D_10_OBUF/SR
  Logical resource: dvi/DVIData/VideoBuf/bit[10].ODDR/SR
  Location pin: OLOGIC_X2Y78.SR
  Clock network: dvi/DVIData/VideoBuf_not0000
--------------------------------------------------------------------------------
Slack: 17.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: DVI_D_11_OBUF/SR
  Logical resource: dvi/DVIData/VideoBuf/bit[11].ODDR/SR
  Location pin: OLOGIC_X2Y79.SR
  Clock network: dvi/DVIData/VideoBuf_not0000
--------------------------------------------------------------------------------
Slack: 17.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: DVI_D_0_OBUF/SR
  Logical resource: dvi/DVIData/VideoBuf/bit[0].ODDR/SR
  Location pin: OLOGIC_X2Y68.SR
  Clock network: dvi/DVIData/VideoBuf_not0000
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk50 = PERIOD TIMEGRP "clk50" TS_USER_CLK / 0.5 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 891 paths analyzed, 500 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.608ns.
--------------------------------------------------------------------------------

Paths for end point pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X3Y7.ENBWRENL), 7 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.392ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi/DVIData/PixCnt/RgnAX/FSM.State/Out_1 (FF)
  Destination:          pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      10.350ns (Levels of Logic = 3)
  Clock Path Skew:      -0.001ns (3.670 - 3.671)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    clk50_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: dvi/DVIData/PixCnt/RgnAX/FSM.State/Out_1 to pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X63Y38.AQ        Tcko                  0.450   dvi/DVIData/PixCnt/RgnAX/FSM.State/Out<2>
                                                         dvi/DVIData/PixCnt/RgnAX/FSM.State/Out_1
    SLICE_X66Y37.A4        net (fanout=4)        0.688   dvi/DVIData/PixCnt/RgnAX/FSM.State/Out<1>
    SLICE_X66Y37.A         Tilo                  0.094   dvi/DVIData/SyncBuf/Out<2>
                                                         dvi/DVIData/PixCnt/PixelActive1
    BUFGCTRL_X0Y31.I0      net (fanout=1)        3.888   video_ready1
    BUFGCTRL_X0Y31.O       Tbgcko_O              0.250   video_ready_BUFG
                                                         video_ready_BUFG
    SLICE_X77Y57.A1        net (fanout=14)       2.657   video_ready
    SLICE_X77Y57.A         Tilo                  0.094   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]
                                                         pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/bindec_b.bindec_inst_b/ENOUT_1_mux00001
    RAMB36_X3Y7.ENBWRENL   net (fanout=4)        1.815   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/enb_array[1]
    RAMB36_X3Y7.CLKBWRCLKL Trcck_ENB             0.414   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                         pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ---------------------------------------------------  ---------------------------
    Total                                       10.350ns (1.302ns logic, 9.048ns route)
                                                         (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.715ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi/DVIData/PixCnt/RgnAY/FSM.State/Out_1 (FF)
  Destination:          pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      9.982ns (Levels of Logic = 3)
  Clock Path Skew:      -0.046ns (3.670 - 3.716)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    clk50_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: dvi/DVIData/PixCnt/RgnAY/FSM.State/Out_1 to pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X66Y39.AQ        Tcko                  0.450   dvi/DVIData/PixCnt/RgnAY/FSM.State/Out<2>
                                                         dvi/DVIData/PixCnt/RgnAY/FSM.State/Out_1
    SLICE_X66Y37.A6        net (fanout=4)        0.320   dvi/DVIData/PixCnt/RgnAY/FSM.State/Out<1>
    SLICE_X66Y37.A         Tilo                  0.094   dvi/DVIData/SyncBuf/Out<2>
                                                         dvi/DVIData/PixCnt/PixelActive1
    BUFGCTRL_X0Y31.I0      net (fanout=1)        3.888   video_ready1
    BUFGCTRL_X0Y31.O       Tbgcko_O              0.250   video_ready_BUFG
                                                         video_ready_BUFG
    SLICE_X77Y57.A1        net (fanout=14)       2.657   video_ready
    SLICE_X77Y57.A         Tilo                  0.094   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]
                                                         pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/bindec_b.bindec_inst_b/ENOUT_1_mux00001
    RAMB36_X3Y7.ENBWRENL   net (fanout=4)        1.815   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/enb_array[1]
    RAMB36_X3Y7.CLKBWRCLKL Trcck_ENB             0.414   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                         pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ---------------------------------------------------  ---------------------------
    Total                                        9.982ns (1.302ns logic, 8.680ns route)
                                                         (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.321ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_0 (FF)
  Destination:          pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      3.699ns (Levels of Logic = 1)
  Clock Path Skew:      0.157ns (1.566 - 1.409)
  Source Clock:         clk50_g rising at 0.000ns
  Destination Clock:    clk50_g rising at 20.000ns
  Clock Uncertainty:    0.137ns

  Clock Uncertainty:          0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_0 to pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X77Y54.AQ        Tcko                  0.450   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state[1]
                                                         pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_0
    SLICE_X77Y57.A2        net (fanout=8)        0.926   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state[0]
    SLICE_X77Y57.A         Tilo                  0.094   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]
                                                         pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/bindec_b.bindec_inst_b/ENOUT_1_mux00001
    RAMB36_X3Y7.ENBWRENL   net (fanout=4)        1.815   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/enb_array[1]
    RAMB36_X3Y7.CLKBWRCLKL Trcck_ENB             0.414   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                         pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ---------------------------------------------------  ---------------------------
    Total                                        3.699ns (0.958ns logic, 2.741ns route)
                                                         (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------

Paths for end point pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X3Y7.ENBU), 7 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.396ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi/DVIData/PixCnt/RgnAX/FSM.State/Out_1 (FF)
  Destination:          pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      10.350ns (Levels of Logic = 3)
  Clock Path Skew:      0.003ns (3.674 - 3.671)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    clk50_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: dvi/DVIData/PixCnt/RgnAX/FSM.State/Out_1 to pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X63Y38.AQ        Tcko                  0.450   dvi/DVIData/PixCnt/RgnAX/FSM.State/Out<2>
                                                         dvi/DVIData/PixCnt/RgnAX/FSM.State/Out_1
    SLICE_X66Y37.A4        net (fanout=4)        0.688   dvi/DVIData/PixCnt/RgnAX/FSM.State/Out<1>
    SLICE_X66Y37.A         Tilo                  0.094   dvi/DVIData/SyncBuf/Out<2>
                                                         dvi/DVIData/PixCnt/PixelActive1
    BUFGCTRL_X0Y31.I0      net (fanout=1)        3.888   video_ready1
    BUFGCTRL_X0Y31.O       Tbgcko_O              0.250   video_ready_BUFG
                                                         video_ready_BUFG
    SLICE_X77Y57.A1        net (fanout=14)       2.657   video_ready
    SLICE_X77Y57.A         Tilo                  0.094   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]
                                                         pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/bindec_b.bindec_inst_b/ENOUT_1_mux00001
    RAMB36_X3Y7.ENBU       net (fanout=4)        1.815   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/enb_array[1]
    RAMB36_X3Y7.CLKBWRCLKU Trcck_ENB             0.414   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                         pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ---------------------------------------------------  ---------------------------
    Total                                       10.350ns (1.302ns logic, 9.048ns route)
                                                         (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.719ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi/DVIData/PixCnt/RgnAY/FSM.State/Out_1 (FF)
  Destination:          pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      9.982ns (Levels of Logic = 3)
  Clock Path Skew:      -0.042ns (3.674 - 3.716)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    clk50_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: dvi/DVIData/PixCnt/RgnAY/FSM.State/Out_1 to pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X66Y39.AQ        Tcko                  0.450   dvi/DVIData/PixCnt/RgnAY/FSM.State/Out<2>
                                                         dvi/DVIData/PixCnt/RgnAY/FSM.State/Out_1
    SLICE_X66Y37.A6        net (fanout=4)        0.320   dvi/DVIData/PixCnt/RgnAY/FSM.State/Out<1>
    SLICE_X66Y37.A         Tilo                  0.094   dvi/DVIData/SyncBuf/Out<2>
                                                         dvi/DVIData/PixCnt/PixelActive1
    BUFGCTRL_X0Y31.I0      net (fanout=1)        3.888   video_ready1
    BUFGCTRL_X0Y31.O       Tbgcko_O              0.250   video_ready_BUFG
                                                         video_ready_BUFG
    SLICE_X77Y57.A1        net (fanout=14)       2.657   video_ready
    SLICE_X77Y57.A         Tilo                  0.094   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]
                                                         pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/bindec_b.bindec_inst_b/ENOUT_1_mux00001
    RAMB36_X3Y7.ENBU       net (fanout=4)        1.815   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/enb_array[1]
    RAMB36_X3Y7.CLKBWRCLKU Trcck_ENB             0.414   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                         pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ---------------------------------------------------  ---------------------------
    Total                                        9.982ns (1.302ns logic, 8.680ns route)
                                                         (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.325ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_0 (FF)
  Destination:          pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      3.699ns (Levels of Logic = 1)
  Clock Path Skew:      0.161ns (1.570 - 1.409)
  Source Clock:         clk50_g rising at 0.000ns
  Destination Clock:    clk50_g rising at 20.000ns
  Clock Uncertainty:    0.137ns

  Clock Uncertainty:          0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_0 to pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X77Y54.AQ        Tcko                  0.450   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state[1]
                                                         pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_0
    SLICE_X77Y57.A2        net (fanout=8)        0.926   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state[0]
    SLICE_X77Y57.A         Tilo                  0.094   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]
                                                         pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/bindec_b.bindec_inst_b/ENOUT_1_mux00001
    RAMB36_X3Y7.ENBU       net (fanout=4)        1.815   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/enb_array[1]
    RAMB36_X3Y7.CLKBWRCLKU Trcck_ENB             0.414   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                         pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ---------------------------------------------------  ---------------------------
    Total                                        3.699ns (0.958ns logic, 2.741ns route)
                                                         (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------

Paths for end point pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X3Y8.ENBU), 7 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.684ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi/DVIData/PixCnt/RgnAX/FSM.State/Out_1 (FF)
  Destination:          pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      9.993ns (Levels of Logic = 3)
  Clock Path Skew:      -0.066ns (3.605 - 3.671)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    clk50_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: dvi/DVIData/PixCnt/RgnAX/FSM.State/Out_1 to pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X63Y38.AQ        Tcko                  0.450   dvi/DVIData/PixCnt/RgnAX/FSM.State/Out<2>
                                                         dvi/DVIData/PixCnt/RgnAX/FSM.State/Out_1
    SLICE_X66Y37.A4        net (fanout=4)        0.688   dvi/DVIData/PixCnt/RgnAX/FSM.State/Out<1>
    SLICE_X66Y37.A         Tilo                  0.094   dvi/DVIData/SyncBuf/Out<2>
                                                         dvi/DVIData/PixCnt/PixelActive1
    BUFGCTRL_X0Y31.I0      net (fanout=1)        3.888   video_ready1
    BUFGCTRL_X0Y31.O       Tbgcko_O              0.250   video_ready_BUFG
                                                         video_ready_BUFG
    SLICE_X79Y54.A1        net (fanout=14)       2.671   video_ready
    SLICE_X79Y54.A         Tilo                  0.094   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/enb_array[0]
                                                         pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/bindec_b.bindec_inst_b/ENOUT_0_mux00001
    RAMB36_X3Y8.ENBU       net (fanout=4)        1.444   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/enb_array[0]
    RAMB36_X3Y8.CLKBWRCLKU Trcck_ENB             0.414   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                         pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ---------------------------------------------------  ---------------------------
    Total                                        9.993ns (1.302ns logic, 8.691ns route)
                                                         (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi/DVIData/PixCnt/RgnAY/FSM.State/Out_1 (FF)
  Destination:          pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      9.625ns (Levels of Logic = 3)
  Clock Path Skew:      -0.111ns (3.605 - 3.716)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    clk50_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: dvi/DVIData/PixCnt/RgnAY/FSM.State/Out_1 to pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X66Y39.AQ        Tcko                  0.450   dvi/DVIData/PixCnt/RgnAY/FSM.State/Out<2>
                                                         dvi/DVIData/PixCnt/RgnAY/FSM.State/Out_1
    SLICE_X66Y37.A6        net (fanout=4)        0.320   dvi/DVIData/PixCnt/RgnAY/FSM.State/Out<1>
    SLICE_X66Y37.A         Tilo                  0.094   dvi/DVIData/SyncBuf/Out<2>
                                                         dvi/DVIData/PixCnt/PixelActive1
    BUFGCTRL_X0Y31.I0      net (fanout=1)        3.888   video_ready1
    BUFGCTRL_X0Y31.O       Tbgcko_O              0.250   video_ready_BUFG
                                                         video_ready_BUFG
    SLICE_X79Y54.A1        net (fanout=14)       2.671   video_ready
    SLICE_X79Y54.A         Tilo                  0.094   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/enb_array[0]
                                                         pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/bindec_b.bindec_inst_b/ENOUT_0_mux00001
    RAMB36_X3Y8.ENBU       net (fanout=4)        1.444   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/enb_array[0]
    RAMB36_X3Y8.CLKBWRCLKU Trcck_ENB             0.414   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                         pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ---------------------------------------------------  ---------------------------
    Total                                        9.625ns (1.302ns logic, 8.323ns route)
                                                         (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.519ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0 (FF)
  Destination:          pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      3.486ns (Levels of Logic = 1)
  Clock Path Skew:      0.142ns (0.723 - 0.581)
  Source Clock:         clk50_g rising at 0.000ns
  Destination Clock:    clk50_g rising at 20.000ns
  Clock Uncertainty:    0.137ns

  Clock Uncertainty:          0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0 to pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X77Y57.BQ        Tcko                  0.450   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]
                                                         pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0
    SLICE_X79Y54.A2        net (fanout=24)       1.084   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]
    SLICE_X79Y54.A         Tilo                  0.094   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/enb_array[0]
                                                         pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/bindec_b.bindec_inst_b/ENOUT_0_mux00001
    RAMB36_X3Y8.ENBU       net (fanout=4)        1.444   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/enb_array[0]
    RAMB36_X3Y8.CLKBWRCLKU Trcck_ENB             0.414   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                         pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ---------------------------------------------------  ---------------------------
    Total                                        3.486ns (0.958ns logic, 2.528ns route)
                                                         (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------

Paths for end point pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X3Y8.ENBWRENL), 7 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.688ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi/DVIData/PixCnt/RgnAX/FSM.State/Out_1 (FF)
  Destination:          pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      9.993ns (Levels of Logic = 3)
  Clock Path Skew:      -0.062ns (3.609 - 3.671)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    clk50_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: dvi/DVIData/PixCnt/RgnAX/FSM.State/Out_1 to pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X63Y38.AQ        Tcko                  0.450   dvi/DVIData/PixCnt/RgnAX/FSM.State/Out<2>
                                                         dvi/DVIData/PixCnt/RgnAX/FSM.State/Out_1
    SLICE_X66Y37.A4        net (fanout=4)        0.688   dvi/DVIData/PixCnt/RgnAX/FSM.State/Out<1>
    SLICE_X66Y37.A         Tilo                  0.094   dvi/DVIData/SyncBuf/Out<2>
                                                         dvi/DVIData/PixCnt/PixelActive1
    BUFGCTRL_X0Y31.I0      net (fanout=1)        3.888   video_ready1
    BUFGCTRL_X0Y31.O       Tbgcko_O              0.250   video_ready_BUFG
                                                         video_ready_BUFG
    SLICE_X79Y54.A1        net (fanout=14)       2.671   video_ready
    SLICE_X79Y54.A         Tilo                  0.094   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/enb_array[0]
                                                         pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/bindec_b.bindec_inst_b/ENOUT_0_mux00001
    RAMB36_X3Y8.ENBWRENL   net (fanout=4)        1.444   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/enb_array[0]
    RAMB36_X3Y8.CLKBWRCLKL Trcck_ENB             0.414   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                         pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ---------------------------------------------------  ---------------------------
    Total                                        9.993ns (1.302ns logic, 8.691ns route)
                                                         (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi/DVIData/PixCnt/RgnAY/FSM.State/Out_1 (FF)
  Destination:          pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      9.625ns (Levels of Logic = 3)
  Clock Path Skew:      -0.107ns (3.609 - 3.716)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    clk50_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: dvi/DVIData/PixCnt/RgnAY/FSM.State/Out_1 to pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X66Y39.AQ        Tcko                  0.450   dvi/DVIData/PixCnt/RgnAY/FSM.State/Out<2>
                                                         dvi/DVIData/PixCnt/RgnAY/FSM.State/Out_1
    SLICE_X66Y37.A6        net (fanout=4)        0.320   dvi/DVIData/PixCnt/RgnAY/FSM.State/Out<1>
    SLICE_X66Y37.A         Tilo                  0.094   dvi/DVIData/SyncBuf/Out<2>
                                                         dvi/DVIData/PixCnt/PixelActive1
    BUFGCTRL_X0Y31.I0      net (fanout=1)        3.888   video_ready1
    BUFGCTRL_X0Y31.O       Tbgcko_O              0.250   video_ready_BUFG
                                                         video_ready_BUFG
    SLICE_X79Y54.A1        net (fanout=14)       2.671   video_ready
    SLICE_X79Y54.A         Tilo                  0.094   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/enb_array[0]
                                                         pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/bindec_b.bindec_inst_b/ENOUT_0_mux00001
    RAMB36_X3Y8.ENBWRENL   net (fanout=4)        1.444   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/enb_array[0]
    RAMB36_X3Y8.CLKBWRCLKL Trcck_ENB             0.414   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                         pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ---------------------------------------------------  ---------------------------
    Total                                        9.625ns (1.302ns logic, 8.323ns route)
                                                         (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.523ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0 (FF)
  Destination:          pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      3.486ns (Levels of Logic = 1)
  Clock Path Skew:      0.146ns (0.727 - 0.581)
  Source Clock:         clk50_g rising at 0.000ns
  Destination Clock:    clk50_g rising at 20.000ns
  Clock Uncertainty:    0.137ns

  Clock Uncertainty:          0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0 to pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X77Y57.BQ        Tcko                  0.450   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]
                                                         pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0
    SLICE_X79Y54.A2        net (fanout=24)       1.084   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]
    SLICE_X79Y54.A         Tilo                  0.094   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/enb_array[0]
                                                         pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/bindec_b.bindec_inst_b/ENOUT_0_mux00001
    RAMB36_X3Y8.ENBWRENL   net (fanout=4)        1.444   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/enb_array[0]
    RAMB36_X3Y8.CLKBWRCLKL Trcck_ENB             0.414   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                         pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ---------------------------------------------------  ---------------------------
    Total                                        3.486ns (0.958ns logic, 2.528ns route)
                                                         (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------

Paths for end point pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X2Y9.ENBU), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.920ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi/DVIData/PixCnt/RgnAX/FSM.State/Out_1 (FF)
  Destination:          pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      9.636ns (Levels of Logic = 3)
  Clock Path Skew:      -0.187ns (3.484 - 3.671)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    clk50_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: dvi/DVIData/PixCnt/RgnAX/FSM.State/Out_1 to pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X63Y38.AQ        Tcko                  0.450   dvi/DVIData/PixCnt/RgnAX/FSM.State/Out<2>
                                                         dvi/DVIData/PixCnt/RgnAX/FSM.State/Out_1
    SLICE_X66Y37.A4        net (fanout=4)        0.688   dvi/DVIData/PixCnt/RgnAX/FSM.State/Out<1>
    SLICE_X66Y37.A         Tilo                  0.094   dvi/DVIData/SyncBuf/Out<2>
                                                         dvi/DVIData/PixCnt/PixelActive1
    BUFGCTRL_X0Y31.I0      net (fanout=1)        3.888   video_ready1
    BUFGCTRL_X0Y31.O       Tbgcko_O              0.250   video_ready_BUFG
                                                         video_ready_BUFG
    SLICE_X81Y54.A5        net (fanout=14)       2.199   video_ready
    SLICE_X81Y54.A         Tilo                  0.094   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/tmp_ram_rd_en
                                                         pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/tmp_ram_rd_en1
    RAMB36_X2Y9.ENBU       net (fanout=8)        1.559   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/tmp_ram_rd_en
    RAMB36_X2Y9.CLKBWRCLKU Trcck_ENB             0.414   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                         pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ---------------------------------------------------  ---------------------------
    Total                                        9.636ns (1.302ns logic, 8.334ns route)
                                                         (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.243ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi/DVIData/PixCnt/RgnAY/FSM.State/Out_1 (FF)
  Destination:          pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      9.268ns (Levels of Logic = 3)
  Clock Path Skew:      -0.232ns (3.484 - 3.716)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    clk50_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: dvi/DVIData/PixCnt/RgnAY/FSM.State/Out_1 to pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X66Y39.AQ        Tcko                  0.450   dvi/DVIData/PixCnt/RgnAY/FSM.State/Out<2>
                                                         dvi/DVIData/PixCnt/RgnAY/FSM.State/Out_1
    SLICE_X66Y37.A6        net (fanout=4)        0.320   dvi/DVIData/PixCnt/RgnAY/FSM.State/Out<1>
    SLICE_X66Y37.A         Tilo                  0.094   dvi/DVIData/SyncBuf/Out<2>
                                                         dvi/DVIData/PixCnt/PixelActive1
    BUFGCTRL_X0Y31.I0      net (fanout=1)        3.888   video_ready1
    BUFGCTRL_X0Y31.O       Tbgcko_O              0.250   video_ready_BUFG
                                                         video_ready_BUFG
    SLICE_X81Y54.A5        net (fanout=14)       2.199   video_ready
    SLICE_X81Y54.A         Tilo                  0.094   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/tmp_ram_rd_en
                                                         pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/tmp_ram_rd_en1
    RAMB36_X2Y9.ENBU       net (fanout=8)        1.559   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/tmp_ram_rd_en
    RAMB36_X2Y9.CLKBWRCLKU Trcck_ENB             0.414   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                         pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ---------------------------------------------------  ---------------------------
    Total                                        9.268ns (1.302ns logic, 7.966ns route)
                                                         (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.134ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0 (FF)
  Destination:          pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      3.750ns (Levels of Logic = 1)
  Clock Path Skew:      0.021ns (0.602 - 0.581)
  Source Clock:         clk50_g rising at 0.000ns
  Destination Clock:    clk50_g rising at 20.000ns
  Clock Uncertainty:    0.137ns

  Clock Uncertainty:          0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0 to pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X77Y57.BQ        Tcko                  0.450   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]
                                                         pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0
    SLICE_X81Y54.A2        net (fanout=24)       1.233   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]
    SLICE_X81Y54.A         Tilo                  0.094   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/tmp_ram_rd_en
                                                         pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/tmp_ram_rd_en1
    RAMB36_X2Y9.ENBU       net (fanout=8)        1.559   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/tmp_ram_rd_en
    RAMB36_X2Y9.CLKBWRCLKU Trcck_ENB             0.414   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                         pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ---------------------------------------------------  ---------------------------
    Total                                        3.750ns (0.958ns logic, 2.792ns route)
                                                         (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------

Paths for end point pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X2Y9.ENBWRENL), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.930ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi/DVIData/PixCnt/RgnAX/FSM.State/Out_1 (FF)
  Destination:          pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      9.636ns (Levels of Logic = 3)
  Clock Path Skew:      -0.177ns (3.494 - 3.671)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    clk50_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: dvi/DVIData/PixCnt/RgnAX/FSM.State/Out_1 to pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X63Y38.AQ        Tcko                  0.450   dvi/DVIData/PixCnt/RgnAX/FSM.State/Out<2>
                                                         dvi/DVIData/PixCnt/RgnAX/FSM.State/Out_1
    SLICE_X66Y37.A4        net (fanout=4)        0.688   dvi/DVIData/PixCnt/RgnAX/FSM.State/Out<1>
    SLICE_X66Y37.A         Tilo                  0.094   dvi/DVIData/SyncBuf/Out<2>
                                                         dvi/DVIData/PixCnt/PixelActive1
    BUFGCTRL_X0Y31.I0      net (fanout=1)        3.888   video_ready1
    BUFGCTRL_X0Y31.O       Tbgcko_O              0.250   video_ready_BUFG
                                                         video_ready_BUFG
    SLICE_X81Y54.A5        net (fanout=14)       2.199   video_ready
    SLICE_X81Y54.A         Tilo                  0.094   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/tmp_ram_rd_en
                                                         pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/tmp_ram_rd_en1
    RAMB36_X2Y9.ENBWRENL   net (fanout=8)        1.559   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/tmp_ram_rd_en
    RAMB36_X2Y9.CLKBWRCLKL Trcck_ENB             0.414   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                         pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ---------------------------------------------------  ---------------------------
    Total                                        9.636ns (1.302ns logic, 8.334ns route)
                                                         (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.253ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi/DVIData/PixCnt/RgnAY/FSM.State/Out_1 (FF)
  Destination:          pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      9.268ns (Levels of Logic = 3)
  Clock Path Skew:      -0.222ns (3.494 - 3.716)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    clk50_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: dvi/DVIData/PixCnt/RgnAY/FSM.State/Out_1 to pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X66Y39.AQ        Tcko                  0.450   dvi/DVIData/PixCnt/RgnAY/FSM.State/Out<2>
                                                         dvi/DVIData/PixCnt/RgnAY/FSM.State/Out_1
    SLICE_X66Y37.A6        net (fanout=4)        0.320   dvi/DVIData/PixCnt/RgnAY/FSM.State/Out<1>
    SLICE_X66Y37.A         Tilo                  0.094   dvi/DVIData/SyncBuf/Out<2>
                                                         dvi/DVIData/PixCnt/PixelActive1
    BUFGCTRL_X0Y31.I0      net (fanout=1)        3.888   video_ready1
    BUFGCTRL_X0Y31.O       Tbgcko_O              0.250   video_ready_BUFG
                                                         video_ready_BUFG
    SLICE_X81Y54.A5        net (fanout=14)       2.199   video_ready
    SLICE_X81Y54.A         Tilo                  0.094   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/tmp_ram_rd_en
                                                         pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/tmp_ram_rd_en1
    RAMB36_X2Y9.ENBWRENL   net (fanout=8)        1.559   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/tmp_ram_rd_en
    RAMB36_X2Y9.CLKBWRCLKL Trcck_ENB             0.414   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                         pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ---------------------------------------------------  ---------------------------
    Total                                        9.268ns (1.302ns logic, 7.966ns route)
                                                         (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.144ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0 (FF)
  Destination:          pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      3.750ns (Levels of Logic = 1)
  Clock Path Skew:      0.031ns (0.612 - 0.581)
  Source Clock:         clk50_g rising at 0.000ns
  Destination Clock:    clk50_g rising at 20.000ns
  Clock Uncertainty:    0.137ns

  Clock Uncertainty:          0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0 to pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X77Y57.BQ        Tcko                  0.450   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]
                                                         pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0
    SLICE_X81Y54.A2        net (fanout=24)       1.233   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]
    SLICE_X81Y54.A         Tilo                  0.094   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/tmp_ram_rd_en
                                                         pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/tmp_ram_rd_en1
    RAMB36_X2Y9.ENBWRENL   net (fanout=8)        1.559   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/tmp_ram_rd_en
    RAMB36_X2Y9.CLKBWRCLKL Trcck_ENB             0.414   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                         pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ---------------------------------------------------  ---------------------------
    Total                                        3.750ns (0.958ns logic, 2.792ns route)
                                                         (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------

Paths for end point pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/dout_i_16 (SLICE_X93Y38.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.986ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi/DVIData/PixCnt/RgnAX/FSM.State/Out_1 (FF)
  Destination:          pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/dout_i_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.654ns (Levels of Logic = 3)
  Clock Path Skew:      -0.103ns (3.568 - 3.671)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    clk50_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: dvi/DVIData/PixCnt/RgnAX/FSM.State/Out_1 to pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/dout_i_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y38.AQ      Tcko                  0.450   dvi/DVIData/PixCnt/RgnAX/FSM.State/Out<2>
                                                       dvi/DVIData/PixCnt/RgnAX/FSM.State/Out_1
    SLICE_X66Y37.A4      net (fanout=4)        0.688   dvi/DVIData/PixCnt/RgnAX/FSM.State/Out<1>
    SLICE_X66Y37.A       Tilo                  0.094   dvi/DVIData/SyncBuf/Out<2>
                                                       dvi/DVIData/PixCnt/PixelActive1
    BUFGCTRL_X0Y31.I0    net (fanout=1)        3.888   video_ready1
    BUFGCTRL_X0Y31.O     Tbgcko_O              0.250   video_ready_BUFG
                                                       video_ready_BUFG
    SLICE_X87Y54.D3      net (fanout=14)       2.435   video_ready
    SLICE_X87Y54.D       Tilo                  0.094   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/ram_regout_en
                                                       pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1
    SLICE_X93Y38.CE      net (fanout=6)        1.526   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/ram_regout_en
    SLICE_X93Y38.CLK     Tceck                 0.229   pixelfeed/feeder_dout<19>
                                                       pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/dout_i_16
    -------------------------------------------------  ---------------------------
    Total                                      9.654ns (1.117ns logic, 8.537ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.309ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi/DVIData/PixCnt/RgnAY/FSM.State/Out_1 (FF)
  Destination:          pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/dout_i_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.286ns (Levels of Logic = 3)
  Clock Path Skew:      -0.148ns (3.568 - 3.716)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    clk50_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: dvi/DVIData/PixCnt/RgnAY/FSM.State/Out_1 to pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/dout_i_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y39.AQ      Tcko                  0.450   dvi/DVIData/PixCnt/RgnAY/FSM.State/Out<2>
                                                       dvi/DVIData/PixCnt/RgnAY/FSM.State/Out_1
    SLICE_X66Y37.A6      net (fanout=4)        0.320   dvi/DVIData/PixCnt/RgnAY/FSM.State/Out<1>
    SLICE_X66Y37.A       Tilo                  0.094   dvi/DVIData/SyncBuf/Out<2>
                                                       dvi/DVIData/PixCnt/PixelActive1
    BUFGCTRL_X0Y31.I0    net (fanout=1)        3.888   video_ready1
    BUFGCTRL_X0Y31.O     Tbgcko_O              0.250   video_ready_BUFG
                                                       video_ready_BUFG
    SLICE_X87Y54.D3      net (fanout=14)       2.435   video_ready
    SLICE_X87Y54.D       Tilo                  0.094   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/ram_regout_en
                                                       pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1
    SLICE_X93Y38.CE      net (fanout=6)        1.526   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/ram_regout_en
    SLICE_X93Y38.CLK     Tceck                 0.229   pixelfeed/feeder_dout<19>
                                                       pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/dout_i_16
    -------------------------------------------------  ---------------------------
    Total                                      9.286ns (1.117ns logic, 8.169ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.881ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_0 (FF)
  Destination:          pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/dout_i_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.037ns (Levels of Logic = 1)
  Clock Path Skew:      0.055ns (1.464 - 1.409)
  Source Clock:         clk50_g rising at 0.000ns
  Destination Clock:    clk50_g rising at 20.000ns
  Clock Uncertainty:    0.137ns

  Clock Uncertainty:          0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_0 to pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/dout_i_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y54.AQ      Tcko                  0.450   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state[1]
                                                       pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_0
    SLICE_X87Y54.D5      net (fanout=8)        0.738   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state[0]
    SLICE_X87Y54.D       Tilo                  0.094   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/ram_regout_en
                                                       pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1
    SLICE_X93Y38.CE      net (fanout=6)        1.526   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/ram_regout_en
    SLICE_X93Y38.CLK     Tceck                 0.229   pixelfeed/feeder_dout<19>
                                                       pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/dout_i_16
    -------------------------------------------------  ---------------------------
    Total                                      3.037ns (0.773ns logic, 2.264ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------

Paths for end point pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/dout_i_17 (SLICE_X93Y38.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.986ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi/DVIData/PixCnt/RgnAX/FSM.State/Out_1 (FF)
  Destination:          pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/dout_i_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.654ns (Levels of Logic = 3)
  Clock Path Skew:      -0.103ns (3.568 - 3.671)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    clk50_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: dvi/DVIData/PixCnt/RgnAX/FSM.State/Out_1 to pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/dout_i_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y38.AQ      Tcko                  0.450   dvi/DVIData/PixCnt/RgnAX/FSM.State/Out<2>
                                                       dvi/DVIData/PixCnt/RgnAX/FSM.State/Out_1
    SLICE_X66Y37.A4      net (fanout=4)        0.688   dvi/DVIData/PixCnt/RgnAX/FSM.State/Out<1>
    SLICE_X66Y37.A       Tilo                  0.094   dvi/DVIData/SyncBuf/Out<2>
                                                       dvi/DVIData/PixCnt/PixelActive1
    BUFGCTRL_X0Y31.I0    net (fanout=1)        3.888   video_ready1
    BUFGCTRL_X0Y31.O     Tbgcko_O              0.250   video_ready_BUFG
                                                       video_ready_BUFG
    SLICE_X87Y54.D3      net (fanout=14)       2.435   video_ready
    SLICE_X87Y54.D       Tilo                  0.094   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/ram_regout_en
                                                       pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1
    SLICE_X93Y38.CE      net (fanout=6)        1.526   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/ram_regout_en
    SLICE_X93Y38.CLK     Tceck                 0.229   pixelfeed/feeder_dout<19>
                                                       pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/dout_i_17
    -------------------------------------------------  ---------------------------
    Total                                      9.654ns (1.117ns logic, 8.537ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.309ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi/DVIData/PixCnt/RgnAY/FSM.State/Out_1 (FF)
  Destination:          pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/dout_i_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.286ns (Levels of Logic = 3)
  Clock Path Skew:      -0.148ns (3.568 - 3.716)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    clk50_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: dvi/DVIData/PixCnt/RgnAY/FSM.State/Out_1 to pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/dout_i_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y39.AQ      Tcko                  0.450   dvi/DVIData/PixCnt/RgnAY/FSM.State/Out<2>
                                                       dvi/DVIData/PixCnt/RgnAY/FSM.State/Out_1
    SLICE_X66Y37.A6      net (fanout=4)        0.320   dvi/DVIData/PixCnt/RgnAY/FSM.State/Out<1>
    SLICE_X66Y37.A       Tilo                  0.094   dvi/DVIData/SyncBuf/Out<2>
                                                       dvi/DVIData/PixCnt/PixelActive1
    BUFGCTRL_X0Y31.I0    net (fanout=1)        3.888   video_ready1
    BUFGCTRL_X0Y31.O     Tbgcko_O              0.250   video_ready_BUFG
                                                       video_ready_BUFG
    SLICE_X87Y54.D3      net (fanout=14)       2.435   video_ready
    SLICE_X87Y54.D       Tilo                  0.094   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/ram_regout_en
                                                       pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1
    SLICE_X93Y38.CE      net (fanout=6)        1.526   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/ram_regout_en
    SLICE_X93Y38.CLK     Tceck                 0.229   pixelfeed/feeder_dout<19>
                                                       pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/dout_i_17
    -------------------------------------------------  ---------------------------
    Total                                      9.286ns (1.117ns logic, 8.169ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.881ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_0 (FF)
  Destination:          pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/dout_i_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.037ns (Levels of Logic = 1)
  Clock Path Skew:      0.055ns (1.464 - 1.409)
  Source Clock:         clk50_g rising at 0.000ns
  Destination Clock:    clk50_g rising at 20.000ns
  Clock Uncertainty:    0.137ns

  Clock Uncertainty:          0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_0 to pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/dout_i_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y54.AQ      Tcko                  0.450   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state[1]
                                                       pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_0
    SLICE_X87Y54.D5      net (fanout=8)        0.738   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state[0]
    SLICE_X87Y54.D       Tilo                  0.094   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/ram_regout_en
                                                       pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1
    SLICE_X93Y38.CE      net (fanout=6)        1.526   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/ram_regout_en
    SLICE_X93Y38.CLK     Tceck                 0.229   pixelfeed/feeder_dout<19>
                                                       pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/dout_i_17
    -------------------------------------------------  ---------------------------
    Total                                      3.037ns (0.773ns logic, 2.264ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------

Paths for end point pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/dout_i_18 (SLICE_X93Y38.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.986ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi/DVIData/PixCnt/RgnAX/FSM.State/Out_1 (FF)
  Destination:          pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/dout_i_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.654ns (Levels of Logic = 3)
  Clock Path Skew:      -0.103ns (3.568 - 3.671)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    clk50_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: dvi/DVIData/PixCnt/RgnAX/FSM.State/Out_1 to pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/dout_i_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y38.AQ      Tcko                  0.450   dvi/DVIData/PixCnt/RgnAX/FSM.State/Out<2>
                                                       dvi/DVIData/PixCnt/RgnAX/FSM.State/Out_1
    SLICE_X66Y37.A4      net (fanout=4)        0.688   dvi/DVIData/PixCnt/RgnAX/FSM.State/Out<1>
    SLICE_X66Y37.A       Tilo                  0.094   dvi/DVIData/SyncBuf/Out<2>
                                                       dvi/DVIData/PixCnt/PixelActive1
    BUFGCTRL_X0Y31.I0    net (fanout=1)        3.888   video_ready1
    BUFGCTRL_X0Y31.O     Tbgcko_O              0.250   video_ready_BUFG
                                                       video_ready_BUFG
    SLICE_X87Y54.D3      net (fanout=14)       2.435   video_ready
    SLICE_X87Y54.D       Tilo                  0.094   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/ram_regout_en
                                                       pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1
    SLICE_X93Y38.CE      net (fanout=6)        1.526   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/ram_regout_en
    SLICE_X93Y38.CLK     Tceck                 0.229   pixelfeed/feeder_dout<19>
                                                       pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/dout_i_18
    -------------------------------------------------  ---------------------------
    Total                                      9.654ns (1.117ns logic, 8.537ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.309ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi/DVIData/PixCnt/RgnAY/FSM.State/Out_1 (FF)
  Destination:          pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/dout_i_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.286ns (Levels of Logic = 3)
  Clock Path Skew:      -0.148ns (3.568 - 3.716)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    clk50_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: dvi/DVIData/PixCnt/RgnAY/FSM.State/Out_1 to pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/dout_i_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y39.AQ      Tcko                  0.450   dvi/DVIData/PixCnt/RgnAY/FSM.State/Out<2>
                                                       dvi/DVIData/PixCnt/RgnAY/FSM.State/Out_1
    SLICE_X66Y37.A6      net (fanout=4)        0.320   dvi/DVIData/PixCnt/RgnAY/FSM.State/Out<1>
    SLICE_X66Y37.A       Tilo                  0.094   dvi/DVIData/SyncBuf/Out<2>
                                                       dvi/DVIData/PixCnt/PixelActive1
    BUFGCTRL_X0Y31.I0    net (fanout=1)        3.888   video_ready1
    BUFGCTRL_X0Y31.O     Tbgcko_O              0.250   video_ready_BUFG
                                                       video_ready_BUFG
    SLICE_X87Y54.D3      net (fanout=14)       2.435   video_ready
    SLICE_X87Y54.D       Tilo                  0.094   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/ram_regout_en
                                                       pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1
    SLICE_X93Y38.CE      net (fanout=6)        1.526   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/ram_regout_en
    SLICE_X93Y38.CLK     Tceck                 0.229   pixelfeed/feeder_dout<19>
                                                       pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/dout_i_18
    -------------------------------------------------  ---------------------------
    Total                                      9.286ns (1.117ns logic, 8.169ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.881ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_0 (FF)
  Destination:          pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/dout_i_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.037ns (Levels of Logic = 1)
  Clock Path Skew:      0.055ns (1.464 - 1.409)
  Source Clock:         clk50_g rising at 0.000ns
  Destination Clock:    clk50_g rising at 20.000ns
  Clock Uncertainty:    0.137ns

  Clock Uncertainty:          0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_0 to pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/dout_i_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y54.AQ      Tcko                  0.450   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state[1]
                                                       pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_0
    SLICE_X87Y54.D5      net (fanout=8)        0.738   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state[0]
    SLICE_X87Y54.D       Tilo                  0.094   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/ram_regout_en
                                                       pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1
    SLICE_X93Y38.CE      net (fanout=6)        1.526   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/ram_regout_en
    SLICE_X93Y38.CLK     Tceck                 0.229   pixelfeed/feeder_dout<19>
                                                       pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/dout_i_18
    -------------------------------------------------  ---------------------------
    Total                                      3.037ns (0.773ns logic, 2.264ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------

Paths for end point pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/dout_i_19 (SLICE_X93Y38.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.986ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi/DVIData/PixCnt/RgnAX/FSM.State/Out_1 (FF)
  Destination:          pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/dout_i_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.654ns (Levels of Logic = 3)
  Clock Path Skew:      -0.103ns (3.568 - 3.671)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    clk50_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: dvi/DVIData/PixCnt/RgnAX/FSM.State/Out_1 to pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/dout_i_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y38.AQ      Tcko                  0.450   dvi/DVIData/PixCnt/RgnAX/FSM.State/Out<2>
                                                       dvi/DVIData/PixCnt/RgnAX/FSM.State/Out_1
    SLICE_X66Y37.A4      net (fanout=4)        0.688   dvi/DVIData/PixCnt/RgnAX/FSM.State/Out<1>
    SLICE_X66Y37.A       Tilo                  0.094   dvi/DVIData/SyncBuf/Out<2>
                                                       dvi/DVIData/PixCnt/PixelActive1
    BUFGCTRL_X0Y31.I0    net (fanout=1)        3.888   video_ready1
    BUFGCTRL_X0Y31.O     Tbgcko_O              0.250   video_ready_BUFG
                                                       video_ready_BUFG
    SLICE_X87Y54.D3      net (fanout=14)       2.435   video_ready
    SLICE_X87Y54.D       Tilo                  0.094   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/ram_regout_en
                                                       pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1
    SLICE_X93Y38.CE      net (fanout=6)        1.526   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/ram_regout_en
    SLICE_X93Y38.CLK     Tceck                 0.229   pixelfeed/feeder_dout<19>
                                                       pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/dout_i_19
    -------------------------------------------------  ---------------------------
    Total                                      9.654ns (1.117ns logic, 8.537ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.309ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi/DVIData/PixCnt/RgnAY/FSM.State/Out_1 (FF)
  Destination:          pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/dout_i_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.286ns (Levels of Logic = 3)
  Clock Path Skew:      -0.148ns (3.568 - 3.716)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    clk50_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: dvi/DVIData/PixCnt/RgnAY/FSM.State/Out_1 to pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/dout_i_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y39.AQ      Tcko                  0.450   dvi/DVIData/PixCnt/RgnAY/FSM.State/Out<2>
                                                       dvi/DVIData/PixCnt/RgnAY/FSM.State/Out_1
    SLICE_X66Y37.A6      net (fanout=4)        0.320   dvi/DVIData/PixCnt/RgnAY/FSM.State/Out<1>
    SLICE_X66Y37.A       Tilo                  0.094   dvi/DVIData/SyncBuf/Out<2>
                                                       dvi/DVIData/PixCnt/PixelActive1
    BUFGCTRL_X0Y31.I0    net (fanout=1)        3.888   video_ready1
    BUFGCTRL_X0Y31.O     Tbgcko_O              0.250   video_ready_BUFG
                                                       video_ready_BUFG
    SLICE_X87Y54.D3      net (fanout=14)       2.435   video_ready
    SLICE_X87Y54.D       Tilo                  0.094   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/ram_regout_en
                                                       pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1
    SLICE_X93Y38.CE      net (fanout=6)        1.526   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/ram_regout_en
    SLICE_X93Y38.CLK     Tceck                 0.229   pixelfeed/feeder_dout<19>
                                                       pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/dout_i_19
    -------------------------------------------------  ---------------------------
    Total                                      9.286ns (1.117ns logic, 8.169ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.881ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_0 (FF)
  Destination:          pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/dout_i_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.037ns (Levels of Logic = 1)
  Clock Path Skew:      0.055ns (1.464 - 1.409)
  Source Clock:         clk50_g rising at 0.000ns
  Destination Clock:    clk50_g rising at 20.000ns
  Clock Uncertainty:    0.137ns

  Clock Uncertainty:          0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_0 to pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/dout_i_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y54.AQ      Tcko                  0.450   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state[1]
                                                       pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_0
    SLICE_X87Y54.D5      net (fanout=8)        0.738   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state[0]
    SLICE_X87Y54.D       Tilo                  0.094   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/ram_regout_en
                                                       pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1
    SLICE_X93Y38.CE      net (fanout=6)        1.526   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/ram_regout_en
    SLICE_X93Y38.CLK     Tceck                 0.229   pixelfeed/feeder_dout<19>
                                                       pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/dout_i_19
    -------------------------------------------------  ---------------------------
    Total                                      3.037ns (0.773ns logic, 2.264ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk50 = PERIOD TIMEGRP "clk50" TS_USER_CLK / 0.5 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_asreg_4 (SLICE_X70Y63.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.000ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_4 (FF)
  Destination:          pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_asreg_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.535ns (Levels of Logic = 0)
  Clock Path Skew:      0.278ns (3.551 - 3.273)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    clk50_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_4 to pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_asreg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y63.AQ      Tcko                  0.414   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc[7]
                                                       pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_4
    SLICE_X70Y63.AX      net (fanout=1)        0.350   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc[4]
    SLICE_X70Y63.CLK     Tckdi       (-Th)     0.229   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_asreg[7]
                                                       pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_asreg_4
    -------------------------------------------------  ---------------------------
    Total                                      0.535ns (0.185ns logic, 0.350ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------

Paths for end point pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_asreg_0 (SLICE_X72Y63.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.002ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_0 (FF)
  Destination:          pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_asreg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.508ns (Levels of Logic = 0)
  Clock Path Skew:      0.249ns (3.558 - 3.309)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    clk50_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_0 to pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_asreg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y62.AQ      Tcko                  0.414   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc[3]
                                                       pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_0
    SLICE_X72Y63.AX      net (fanout=1)        0.330   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc[0]
    SLICE_X72Y63.CLK     Tckdi       (-Th)     0.236   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_asreg[3]
                                                       pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_asreg_0
    -------------------------------------------------  ---------------------------
    Total                                      0.508ns (0.178ns logic, 0.330ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------

Paths for end point pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1 (SLICE_X72Y63.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.100ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_1 (FF)
  Destination:          pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.606ns (Levels of Logic = 0)
  Clock Path Skew:      0.249ns (3.558 - 3.309)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    clk50_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_1 to pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y62.BQ      Tcko                  0.414   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc[3]
                                                       pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_1
    SLICE_X72Y63.BX      net (fanout=1)        0.434   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc[1]
    SLICE_X72Y63.CLK     Tckdi       (-Th)     0.242   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_asreg[3]
                                                       pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.606ns (0.172ns logic, 0.434ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------

Paths for end point pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_asreg_8 (SLICE_X69Y66.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.127ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_8 (FF)
  Destination:          pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_asreg_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.620ns (Levels of Logic = 0)
  Clock Path Skew:      0.236ns (3.504 - 3.268)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    clk50_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_8 to pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_asreg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y65.AQ      Tcko                  0.414   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc[10]
                                                       pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_8
    SLICE_X69Y66.AX      net (fanout=1)        0.435   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc[8]
    SLICE_X69Y66.CLK     Tckdi       (-Th)     0.229   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_bin[10]
                                                       pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_asreg_8
    -------------------------------------------------  ---------------------------
    Total                                      0.620ns (0.185ns logic, 0.435ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------

Paths for end point pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_bin_10 (SLICE_X69Y66.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.370ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_10 (FF)
  Destination:          pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_bin_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.380ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.138 - 0.128)
  Source Clock:         clk50_g rising at 20.000ns
  Destination Clock:    clk50_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_10 to pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_bin_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y66.CQ      Tcko                  0.433   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1[10]
                                                       pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_10
    SLICE_X69Y66.DX      net (fanout=9)        0.166   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1[10]
    SLICE_X69Y66.CLK     Tckdi       (-Th)     0.219   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_bin[10]
                                                       pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_bin_10
    -------------------------------------------------  ---------------------------
    Total                                      0.380ns (0.214ns logic, 0.166ns route)
                                                       (56.3% logic, 43.7% route)

--------------------------------------------------------------------------------

Paths for end point pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_9 (SLICE_X68Y66.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.444ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_asreg_9 (FF)
  Destination:          pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.454ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.138 - 0.128)
  Source Clock:         clk50_g rising at 20.000ns
  Destination Clock:    clk50_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_asreg_9 to pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y66.BQ      Tcko                  0.414   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_bin[10]
                                                       pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_asreg_9
    SLICE_X68Y66.BX      net (fanout=1)        0.282   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_asreg[9]
    SLICE_X68Y66.CLK     Tckdi       (-Th)     0.242   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1[10]
                                                       pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_9
    -------------------------------------------------  ---------------------------
    Total                                      0.454ns (0.172ns logic, 0.282ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------

Paths for end point pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_8 (SLICE_X68Y66.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.450ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_asreg_8 (FF)
  Destination:          pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.460ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.138 - 0.128)
  Source Clock:         clk50_g rising at 20.000ns
  Destination Clock:    clk50_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_asreg_8 to pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y66.AQ      Tcko                  0.414   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_bin[10]
                                                       pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_asreg_8
    SLICE_X68Y66.AX      net (fanout=1)        0.282   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_asreg[8]
    SLICE_X68Y66.CLK     Tckdi       (-Th)     0.236   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1[10]
                                                       pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_8
    -------------------------------------------------  ---------------------------
    Total                                      0.460ns (0.178ns logic, 0.282ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------

Paths for end point pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_10 (SLICE_X68Y66.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.456ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_asreg_10 (FF)
  Destination:          pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.466ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.138 - 0.128)
  Source Clock:         clk50_g rising at 20.000ns
  Destination Clock:    clk50_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_asreg_10 to pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y66.CQ      Tcko                  0.414   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_bin[10]
                                                       pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_asreg_10
    SLICE_X68Y66.CX      net (fanout=1)        0.282   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_asreg[10]
    SLICE_X68Y66.CLK     Tckdi       (-Th)     0.230   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1[10]
                                                       pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_10
    -------------------------------------------------  ---------------------------
    Total                                      0.466ns (0.184ns logic, 0.282ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------

Paths for end point pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3 (SLICE_X72Y63.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.466ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_3 (FF)
  Destination:          pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.972ns (Levels of Logic = 0)
  Clock Path Skew:      0.249ns (3.558 - 3.309)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    clk50_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_3 to pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y62.DQ      Tcko                  0.414   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc[3]
                                                       pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_3
    SLICE_X72Y63.DX      net (fanout=1)        0.788   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc[3]
    SLICE_X72Y63.CLK     Tckdi       (-Th)     0.230   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_asreg[3]
                                                       pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.972ns (0.184ns logic, 0.788ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------

Paths for end point pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_bin_7 (SLICE_X70Y66.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.471ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_10 (FF)
  Destination:          pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_bin_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.543ns (Levels of Logic = 1)
  Clock Path Skew:      0.072ns (0.538 - 0.466)
  Source Clock:         clk50_g rising at 20.000ns
  Destination Clock:    clk50_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_10 to pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_bin_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y66.CQ      Tcko                  0.433   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1[10]
                                                       pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_10
    SLICE_X70Y66.C6      net (fanout=9)        0.305   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1[10]
    SLICE_X70Y66.CLK     Tah         (-Th)     0.195   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_bin[8]
                                                       pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/Mxor_wr_pntr_bin_xor0002_Result1
                                                       pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_bin_7
    -------------------------------------------------  ---------------------------
    Total                                      0.543ns (0.238ns logic, 0.305ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk50 = PERIOD TIMEGRP "clk50" TS_USER_CLK / 0.5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKBL
  Logical resource: pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKBL
  Location pin: RAMB36_X2Y8.CLKBWRCLKL
  Clock network: clk50_g
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKBL
  Logical resource: pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKBL
  Location pin: RAMB36_X2Y8.REGCLKBWRRCLKL
  Clock network: clk50_g
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKBL
  Logical resource: pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKBL
  Location pin: RAMB36_X3Y11.CLKBWRCLKL
  Clock network: clk50_g
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_USER_CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_USER_CLK                    |     10.000ns|      4.000ns|      5.304ns|            0|            0|            0|         8464|
| TS_cpu_clk                    |     20.000ns|      7.472ns|          N/A|            0|            0|         7573|            0|
| TS_clk50                      |     20.000ns|     10.608ns|          N/A|            0|            0|          891|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock USER_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
USER_CLK       |   10.608|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 8464 paths, 0 nets, and 2011 connections

Design statistics:
   Minimum period:  10.608ns{1}   (Maximum frequency:  94.268MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu May  2 18:08:11 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 616 MB



