;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* J1_1 */
J1_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE3
J1_1__0__MASK EQU 0x08
J1_1__0__PC EQU CYREG_PRT12_PC3
J1_1__0__PORT EQU 12
J1_1__0__SHIFT EQU 3
J1_1__AG EQU CYREG_PRT12_AG
J1_1__BIE EQU CYREG_PRT12_BIE
J1_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
J1_1__BYP EQU CYREG_PRT12_BYP
J1_1__DM0 EQU CYREG_PRT12_DM0
J1_1__DM1 EQU CYREG_PRT12_DM1
J1_1__DM2 EQU CYREG_PRT12_DM2
J1_1__DR EQU CYREG_PRT12_DR
J1_1__INP_DIS EQU CYREG_PRT12_INP_DIS
J1_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
J1_1__MASK EQU 0x08
J1_1__PORT EQU 12
J1_1__PRT EQU CYREG_PRT12_PRT
J1_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
J1_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
J1_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
J1_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
J1_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
J1_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
J1_1__PS EQU CYREG_PRT12_PS
J1_1__SHIFT EQU 3
J1_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
J1_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
J1_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
J1_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
J1_1__SLW EQU CYREG_PRT12_SLW

/* J1_2 */
J1_2__0__INTTYPE EQU CYREG_PICU12_INTTYPE4
J1_2__0__MASK EQU 0x10
J1_2__0__PC EQU CYREG_PRT12_PC4
J1_2__0__PORT EQU 12
J1_2__0__SHIFT EQU 4
J1_2__AG EQU CYREG_PRT12_AG
J1_2__BIE EQU CYREG_PRT12_BIE
J1_2__BIT_MASK EQU CYREG_PRT12_BIT_MASK
J1_2__BYP EQU CYREG_PRT12_BYP
J1_2__DM0 EQU CYREG_PRT12_DM0
J1_2__DM1 EQU CYREG_PRT12_DM1
J1_2__DM2 EQU CYREG_PRT12_DM2
J1_2__DR EQU CYREG_PRT12_DR
J1_2__INP_DIS EQU CYREG_PRT12_INP_DIS
J1_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
J1_2__MASK EQU 0x10
J1_2__PORT EQU 12
J1_2__PRT EQU CYREG_PRT12_PRT
J1_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
J1_2__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
J1_2__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
J1_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
J1_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
J1_2__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
J1_2__PS EQU CYREG_PRT12_PS
J1_2__SHIFT EQU 4
J1_2__SIO_CFG EQU CYREG_PRT12_SIO_CFG
J1_2__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
J1_2__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
J1_2__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
J1_2__SLW EQU CYREG_PRT12_SLW
J1_2_Reg_Sync_ctrl_reg__0__MASK EQU 0x01
J1_2_Reg_Sync_ctrl_reg__0__POS EQU 0
J1_2_Reg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
J1_2_Reg_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB11_CTL
J1_2_Reg_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB11_ST_CTL
J1_2_Reg_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB11_CTL
J1_2_Reg_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB11_ST_CTL
J1_2_Reg_Sync_ctrl_reg__MASK EQU 0x01
J1_2_Reg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
J1_2_Reg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
J1_2_Reg_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB11_MSK

/* J3_1 */
J3_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE5
J3_1__0__MASK EQU 0x20
J3_1__0__PC EQU CYREG_PRT12_PC5
J3_1__0__PORT EQU 12
J3_1__0__SHIFT EQU 5
J3_1__AG EQU CYREG_PRT12_AG
J3_1__BIE EQU CYREG_PRT12_BIE
J3_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
J3_1__BYP EQU CYREG_PRT12_BYP
J3_1__DM0 EQU CYREG_PRT12_DM0
J3_1__DM1 EQU CYREG_PRT12_DM1
J3_1__DM2 EQU CYREG_PRT12_DM2
J3_1__DR EQU CYREG_PRT12_DR
J3_1__INP_DIS EQU CYREG_PRT12_INP_DIS
J3_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
J3_1__MASK EQU 0x20
J3_1__PORT EQU 12
J3_1__PRT EQU CYREG_PRT12_PRT
J3_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
J3_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
J3_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
J3_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
J3_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
J3_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
J3_1__PS EQU CYREG_PRT12_PS
J3_1__SHIFT EQU 5
J3_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
J3_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
J3_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
J3_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
J3_1__SLW EQU CYREG_PRT12_SLW

/* R3_2 */
R3_2__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
R3_2__0__MASK EQU 0x10
R3_2__0__PC EQU CYREG_PRT0_PC4
R3_2__0__PORT EQU 0
R3_2__0__SHIFT EQU 4
R3_2__AG EQU CYREG_PRT0_AG
R3_2__AMUX EQU CYREG_PRT0_AMUX
R3_2__BIE EQU CYREG_PRT0_BIE
R3_2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
R3_2__BYP EQU CYREG_PRT0_BYP
R3_2__CTL EQU CYREG_PRT0_CTL
R3_2__DM0 EQU CYREG_PRT0_DM0
R3_2__DM1 EQU CYREG_PRT0_DM1
R3_2__DM2 EQU CYREG_PRT0_DM2
R3_2__DR EQU CYREG_PRT0_DR
R3_2__INP_DIS EQU CYREG_PRT0_INP_DIS
R3_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
R3_2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
R3_2__LCD_EN EQU CYREG_PRT0_LCD_EN
R3_2__MASK EQU 0x10
R3_2__PORT EQU 0
R3_2__PRT EQU CYREG_PRT0_PRT
R3_2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
R3_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
R3_2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
R3_2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
R3_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
R3_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
R3_2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
R3_2__PS EQU CYREG_PRT0_PS
R3_2__SHIFT EQU 4
R3_2__SLW EQU CYREG_PRT0_SLW
R3_2_Reg_Sync_ctrl_reg__0__MASK EQU 0x01
R3_2_Reg_Sync_ctrl_reg__0__POS EQU 0
R3_2_Reg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
R3_2_Reg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
R3_2_Reg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
R3_2_Reg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
R3_2_Reg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
R3_2_Reg_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB05_06_MSK
R3_2_Reg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
R3_2_Reg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB05_06_MSK
R3_2_Reg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
R3_2_Reg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
R3_2_Reg_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB05_CTL
R3_2_Reg_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB05_ST_CTL
R3_2_Reg_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB05_CTL
R3_2_Reg_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB05_ST_CTL
R3_2_Reg_Sync_ctrl_reg__MASK EQU 0x01
R3_2_Reg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
R3_2_Reg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
R3_2_Reg_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB05_MSK

/* RX_1 */
RX_1__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
RX_1__0__MASK EQU 0x02
RX_1__0__PC EQU CYREG_PRT3_PC1
RX_1__0__PORT EQU 3
RX_1__0__SHIFT EQU 1
RX_1__AG EQU CYREG_PRT3_AG
RX_1__AMUX EQU CYREG_PRT3_AMUX
RX_1__BIE EQU CYREG_PRT3_BIE
RX_1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
RX_1__BYP EQU CYREG_PRT3_BYP
RX_1__CTL EQU CYREG_PRT3_CTL
RX_1__DM0 EQU CYREG_PRT3_DM0
RX_1__DM1 EQU CYREG_PRT3_DM1
RX_1__DM2 EQU CYREG_PRT3_DM2
RX_1__DR EQU CYREG_PRT3_DR
RX_1__INP_DIS EQU CYREG_PRT3_INP_DIS
RX_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
RX_1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
RX_1__LCD_EN EQU CYREG_PRT3_LCD_EN
RX_1__MASK EQU 0x02
RX_1__PORT EQU 3
RX_1__PRT EQU CYREG_PRT3_PRT
RX_1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
RX_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
RX_1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
RX_1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
RX_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
RX_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
RX_1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
RX_1__PS EQU CYREG_PRT3_PS
RX_1__SHIFT EQU 1
RX_1__SLW EQU CYREG_PRT3_SLW

/* S1_1 */
S1_1__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
S1_1__0__MASK EQU 0x20
S1_1__0__PC EQU CYREG_PRT0_PC5
S1_1__0__PORT EQU 0
S1_1__0__SHIFT EQU 5
S1_1__AG EQU CYREG_PRT0_AG
S1_1__AMUX EQU CYREG_PRT0_AMUX
S1_1__BIE EQU CYREG_PRT0_BIE
S1_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
S1_1__BYP EQU CYREG_PRT0_BYP
S1_1__CTL EQU CYREG_PRT0_CTL
S1_1__DM0 EQU CYREG_PRT0_DM0
S1_1__DM1 EQU CYREG_PRT0_DM1
S1_1__DM2 EQU CYREG_PRT0_DM2
S1_1__DR EQU CYREG_PRT0_DR
S1_1__INP_DIS EQU CYREG_PRT0_INP_DIS
S1_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
S1_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
S1_1__LCD_EN EQU CYREG_PRT0_LCD_EN
S1_1__MASK EQU 0x20
S1_1__PORT EQU 0
S1_1__PRT EQU CYREG_PRT0_PRT
S1_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
S1_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
S1_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
S1_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
S1_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
S1_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
S1_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
S1_1__PS EQU CYREG_PRT0_PS
S1_1__SHIFT EQU 5
S1_1__SLW EQU CYREG_PRT0_SLW

/* TX_1 */
TX_1__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
TX_1__0__MASK EQU 0x02
TX_1__0__PC EQU CYREG_PRT0_PC1
TX_1__0__PORT EQU 0
TX_1__0__SHIFT EQU 1
TX_1__AG EQU CYREG_PRT0_AG
TX_1__AMUX EQU CYREG_PRT0_AMUX
TX_1__BIE EQU CYREG_PRT0_BIE
TX_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
TX_1__BYP EQU CYREG_PRT0_BYP
TX_1__CTL EQU CYREG_PRT0_CTL
TX_1__DM0 EQU CYREG_PRT0_DM0
TX_1__DM1 EQU CYREG_PRT0_DM1
TX_1__DM2 EQU CYREG_PRT0_DM2
TX_1__DR EQU CYREG_PRT0_DR
TX_1__INP_DIS EQU CYREG_PRT0_INP_DIS
TX_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
TX_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
TX_1__LCD_EN EQU CYREG_PRT0_LCD_EN
TX_1__MASK EQU 0x02
TX_1__PORT EQU 0
TX_1__PRT EQU CYREG_PRT0_PRT
TX_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
TX_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
TX_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
TX_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
TX_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
TX_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
TX_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
TX_1__PS EQU CYREG_PRT0_PS
TX_1__SHIFT EQU 1
TX_1__SLW EQU CYREG_PRT0_SLW

/* TX_2 */
TX_2__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
TX_2__0__MASK EQU 0x01
TX_2__0__PC EQU CYREG_PRT0_PC0
TX_2__0__PORT EQU 0
TX_2__0__SHIFT EQU 0
TX_2__AG EQU CYREG_PRT0_AG
TX_2__AMUX EQU CYREG_PRT0_AMUX
TX_2__BIE EQU CYREG_PRT0_BIE
TX_2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
TX_2__BYP EQU CYREG_PRT0_BYP
TX_2__CTL EQU CYREG_PRT0_CTL
TX_2__DM0 EQU CYREG_PRT0_DM0
TX_2__DM1 EQU CYREG_PRT0_DM1
TX_2__DM2 EQU CYREG_PRT0_DM2
TX_2__DR EQU CYREG_PRT0_DR
TX_2__INP_DIS EQU CYREG_PRT0_INP_DIS
TX_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
TX_2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
TX_2__LCD_EN EQU CYREG_PRT0_LCD_EN
TX_2__MASK EQU 0x01
TX_2__PORT EQU 0
TX_2__PRT EQU CYREG_PRT0_PRT
TX_2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
TX_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
TX_2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
TX_2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
TX_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
TX_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
TX_2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
TX_2__PS EQU CYREG_PRT0_PS
TX_2__SHIFT EQU 0
TX_2__SLW EQU CYREG_PRT0_SLW

/* PGA_1 */
PGA_1_SC__BST EQU CYREG_SC3_BST
PGA_1_SC__CLK EQU CYREG_SC3_CLK
PGA_1_SC__CMPINV EQU CYREG_SC_CMPINV
PGA_1_SC__CMPINV_MASK EQU 0x08
PGA_1_SC__CPTR EQU CYREG_SC_CPTR
PGA_1_SC__CPTR_MASK EQU 0x08
PGA_1_SC__CR0 EQU CYREG_SC3_CR0
PGA_1_SC__CR1 EQU CYREG_SC3_CR1
PGA_1_SC__CR2 EQU CYREG_SC3_CR2
PGA_1_SC__MSK EQU CYREG_SC_MSK
PGA_1_SC__MSK_MASK EQU 0x08
PGA_1_SC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG9
PGA_1_SC__PM_ACT_MSK EQU 0x08
PGA_1_SC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG9
PGA_1_SC__PM_STBY_MSK EQU 0x08
PGA_1_SC__SR EQU CYREG_SC_SR
PGA_1_SC__SR_MASK EQU 0x08
PGA_1_SC__SW0 EQU CYREG_SC3_SW0
PGA_1_SC__SW10 EQU CYREG_SC3_SW10
PGA_1_SC__SW2 EQU CYREG_SC3_SW2
PGA_1_SC__SW3 EQU CYREG_SC3_SW3
PGA_1_SC__SW4 EQU CYREG_SC3_SW4
PGA_1_SC__SW6 EQU CYREG_SC3_SW6
PGA_1_SC__SW7 EQU CYREG_SC3_SW7
PGA_1_SC__SW8 EQU CYREG_SC3_SW8
PGA_1_SC__WRK1 EQU CYREG_SC_WRK1
PGA_1_SC__WRK1_MASK EQU 0x08

/* isr_1 */
isr_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_1__INTC_MASK EQU 0x20000
isr_1__INTC_NUMBER EQU 17
isr_1__INTC_PRIOR_NUM EQU 7
isr_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_17
isr_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* isr_2 */
isr_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_2__INTC_MASK EQU 0x01
isr_2__INTC_NUMBER EQU 0
isr_2__INTC_PRIOR_NUM EQU 7
isr_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
isr_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Comp_1 */
Comp_1_ctComp__CLK EQU CYREG_CMP3_CLK
Comp_1_ctComp__CMP_MASK EQU 0x08
Comp_1_ctComp__CMP_NUMBER EQU 3
Comp_1_ctComp__CR EQU CYREG_CMP3_CR
Comp_1_ctComp__LUT__CR EQU CYREG_LUT3_CR
Comp_1_ctComp__LUT__MSK EQU CYREG_LUT_MSK
Comp_1_ctComp__LUT__MSK_MASK EQU 0x08
Comp_1_ctComp__LUT__MSK_SHIFT EQU 3
Comp_1_ctComp__LUT__MX EQU CYREG_LUT3_MX
Comp_1_ctComp__LUT__SR EQU CYREG_LUT_SR
Comp_1_ctComp__LUT__SR_MASK EQU 0x08
Comp_1_ctComp__LUT__SR_SHIFT EQU 3
Comp_1_ctComp__PM_ACT_CFG EQU CYREG_PM_ACT_CFG7
Comp_1_ctComp__PM_ACT_MSK EQU 0x08
Comp_1_ctComp__PM_STBY_CFG EQU CYREG_PM_STBY_CFG7
Comp_1_ctComp__PM_STBY_MSK EQU 0x08
Comp_1_ctComp__SW0 EQU CYREG_CMP3_SW0
Comp_1_ctComp__SW2 EQU CYREG_CMP3_SW2
Comp_1_ctComp__SW3 EQU CYREG_CMP3_SW3
Comp_1_ctComp__SW4 EQU CYREG_CMP3_SW4
Comp_1_ctComp__SW6 EQU CYREG_CMP3_SW6
Comp_1_ctComp__TR0 EQU CYREG_CMP3_TR0
Comp_1_ctComp__TR1 EQU CYREG_CMP3_TR1
Comp_1_ctComp__TRIM__TR0 EQU CYREG_FLSHID_MFG_CFG_CMP3_TR0
Comp_1_ctComp__TRIM__TR0_HS EQU CYREG_FLSHID_CUST_TABLES_CMP3_TR0_HS
Comp_1_ctComp__TRIM__TR1 EQU CYREG_FLSHID_MFG_CFG_CMP3_TR1
Comp_1_ctComp__TRIM__TR1_HS EQU CYREG_FLSHID_CUST_TABLES_CMP3_TR1_HS
Comp_1_ctComp__WRK EQU CYREG_CMP_WRK
Comp_1_ctComp__WRK_MASK EQU 0x08
Comp_1_ctComp__WRK_SHIFT EQU 3

/* Digit_0 */
Digit_0__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
Digit_0__0__MASK EQU 0x80
Digit_0__0__PC EQU CYREG_PRT1_PC7
Digit_0__0__PORT EQU 1
Digit_0__0__SHIFT EQU 7
Digit_0__AG EQU CYREG_PRT1_AG
Digit_0__AMUX EQU CYREG_PRT1_AMUX
Digit_0__BIE EQU CYREG_PRT1_BIE
Digit_0__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Digit_0__BYP EQU CYREG_PRT1_BYP
Digit_0__CTL EQU CYREG_PRT1_CTL
Digit_0__DM0 EQU CYREG_PRT1_DM0
Digit_0__DM1 EQU CYREG_PRT1_DM1
Digit_0__DM2 EQU CYREG_PRT1_DM2
Digit_0__DR EQU CYREG_PRT1_DR
Digit_0__INP_DIS EQU CYREG_PRT1_INP_DIS
Digit_0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Digit_0__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Digit_0__LCD_EN EQU CYREG_PRT1_LCD_EN
Digit_0__MASK EQU 0x80
Digit_0__PORT EQU 1
Digit_0__PRT EQU CYREG_PRT1_PRT
Digit_0__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Digit_0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Digit_0__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Digit_0__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Digit_0__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Digit_0__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Digit_0__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Digit_0__PS EQU CYREG_PRT1_PS
Digit_0__SHIFT EQU 7
Digit_0__SLW EQU CYREG_PRT1_SLW

/* Digit_1 */
Digit_1__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
Digit_1__0__MASK EQU 0x40
Digit_1__0__PC EQU CYREG_PRT1_PC6
Digit_1__0__PORT EQU 1
Digit_1__0__SHIFT EQU 6
Digit_1__AG EQU CYREG_PRT1_AG
Digit_1__AMUX EQU CYREG_PRT1_AMUX
Digit_1__BIE EQU CYREG_PRT1_BIE
Digit_1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Digit_1__BYP EQU CYREG_PRT1_BYP
Digit_1__CTL EQU CYREG_PRT1_CTL
Digit_1__DM0 EQU CYREG_PRT1_DM0
Digit_1__DM1 EQU CYREG_PRT1_DM1
Digit_1__DM2 EQU CYREG_PRT1_DM2
Digit_1__DR EQU CYREG_PRT1_DR
Digit_1__INP_DIS EQU CYREG_PRT1_INP_DIS
Digit_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Digit_1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Digit_1__LCD_EN EQU CYREG_PRT1_LCD_EN
Digit_1__MASK EQU 0x40
Digit_1__PORT EQU 1
Digit_1__PRT EQU CYREG_PRT1_PRT
Digit_1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Digit_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Digit_1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Digit_1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Digit_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Digit_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Digit_1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Digit_1__PS EQU CYREG_PRT1_PS
Digit_1__SHIFT EQU 6
Digit_1__SLW EQU CYREG_PRT1_SLW

/* Digit_2 */
Digit_2__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
Digit_2__0__MASK EQU 0x20
Digit_2__0__PC EQU CYREG_PRT1_PC5
Digit_2__0__PORT EQU 1
Digit_2__0__SHIFT EQU 5
Digit_2__AG EQU CYREG_PRT1_AG
Digit_2__AMUX EQU CYREG_PRT1_AMUX
Digit_2__BIE EQU CYREG_PRT1_BIE
Digit_2__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Digit_2__BYP EQU CYREG_PRT1_BYP
Digit_2__CTL EQU CYREG_PRT1_CTL
Digit_2__DM0 EQU CYREG_PRT1_DM0
Digit_2__DM1 EQU CYREG_PRT1_DM1
Digit_2__DM2 EQU CYREG_PRT1_DM2
Digit_2__DR EQU CYREG_PRT1_DR
Digit_2__INP_DIS EQU CYREG_PRT1_INP_DIS
Digit_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Digit_2__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Digit_2__LCD_EN EQU CYREG_PRT1_LCD_EN
Digit_2__MASK EQU 0x20
Digit_2__PORT EQU 1
Digit_2__PRT EQU CYREG_PRT1_PRT
Digit_2__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Digit_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Digit_2__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Digit_2__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Digit_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Digit_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Digit_2__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Digit_2__PS EQU CYREG_PRT1_PS
Digit_2__SHIFT EQU 5
Digit_2__SLW EQU CYREG_PRT1_SLW

/* Digit_3 */
Digit_3__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
Digit_3__0__MASK EQU 0x10
Digit_3__0__PC EQU CYREG_PRT1_PC4
Digit_3__0__PORT EQU 1
Digit_3__0__SHIFT EQU 4
Digit_3__AG EQU CYREG_PRT1_AG
Digit_3__AMUX EQU CYREG_PRT1_AMUX
Digit_3__BIE EQU CYREG_PRT1_BIE
Digit_3__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Digit_3__BYP EQU CYREG_PRT1_BYP
Digit_3__CTL EQU CYREG_PRT1_CTL
Digit_3__DM0 EQU CYREG_PRT1_DM0
Digit_3__DM1 EQU CYREG_PRT1_DM1
Digit_3__DM2 EQU CYREG_PRT1_DM2
Digit_3__DR EQU CYREG_PRT1_DR
Digit_3__INP_DIS EQU CYREG_PRT1_INP_DIS
Digit_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Digit_3__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Digit_3__LCD_EN EQU CYREG_PRT1_LCD_EN
Digit_3__MASK EQU 0x10
Digit_3__PORT EQU 1
Digit_3__PRT EQU CYREG_PRT1_PRT
Digit_3__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Digit_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Digit_3__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Digit_3__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Digit_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Digit_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Digit_3__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Digit_3__PS EQU CYREG_PRT1_PS
Digit_3__SHIFT EQU 4
Digit_3__SLW EQU CYREG_PRT1_SLW

/* VDAC8_1 */
VDAC8_1_viDAC8__CR0 EQU CYREG_DAC1_CR0
VDAC8_1_viDAC8__CR1 EQU CYREG_DAC1_CR1
VDAC8_1_viDAC8__D EQU CYREG_DAC1_D
VDAC8_1_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
VDAC8_1_viDAC8__PM_ACT_MSK EQU 0x02
VDAC8_1_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
VDAC8_1_viDAC8__PM_STBY_MSK EQU 0x02
VDAC8_1_viDAC8__STROBE EQU CYREG_DAC1_STROBE
VDAC8_1_viDAC8__SW0 EQU CYREG_DAC1_SW0
VDAC8_1_viDAC8__SW2 EQU CYREG_DAC1_SW2
VDAC8_1_viDAC8__SW3 EQU CYREG_DAC1_SW3
VDAC8_1_viDAC8__SW4 EQU CYREG_DAC1_SW4
VDAC8_1_viDAC8__TR EQU CYREG_DAC1_TR
VDAC8_1_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M1
VDAC8_1_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M2
VDAC8_1_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M3
VDAC8_1_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M4
VDAC8_1_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M5
VDAC8_1_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M6
VDAC8_1_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M7
VDAC8_1_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M8
VDAC8_1_viDAC8__TST EQU CYREG_DAC1_TST

/* Digit_Reg */
Digit_Reg_Sync_ctrl_reg__0__MASK EQU 0x01
Digit_Reg_Sync_ctrl_reg__0__POS EQU 0
Digit_Reg_Sync_ctrl_reg__1__MASK EQU 0x02
Digit_Reg_Sync_ctrl_reg__1__POS EQU 1
Digit_Reg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
Digit_Reg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
Digit_Reg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
Digit_Reg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
Digit_Reg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
Digit_Reg_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB12_13_MSK
Digit_Reg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
Digit_Reg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB12_13_MSK
Digit_Reg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
Digit_Reg_Sync_ctrl_reg__2__MASK EQU 0x04
Digit_Reg_Sync_ctrl_reg__2__POS EQU 2
Digit_Reg_Sync_ctrl_reg__3__MASK EQU 0x08
Digit_Reg_Sync_ctrl_reg__3__POS EQU 3
Digit_Reg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
Digit_Reg_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB12_CTL
Digit_Reg_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB12_ST_CTL
Digit_Reg_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB12_CTL
Digit_Reg_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB12_ST_CTL
Digit_Reg_Sync_ctrl_reg__MASK EQU 0x0F
Digit_Reg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
Digit_Reg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
Digit_Reg_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB12_MSK

/* RX_Tie_High */
RX_Tie_High__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
RX_Tie_High__0__MASK EQU 0x01
RX_Tie_High__0__PC EQU CYREG_PRT3_PC0
RX_Tie_High__0__PORT EQU 3
RX_Tie_High__0__SHIFT EQU 0
RX_Tie_High__AG EQU CYREG_PRT3_AG
RX_Tie_High__AMUX EQU CYREG_PRT3_AMUX
RX_Tie_High__BIE EQU CYREG_PRT3_BIE
RX_Tie_High__BIT_MASK EQU CYREG_PRT3_BIT_MASK
RX_Tie_High__BYP EQU CYREG_PRT3_BYP
RX_Tie_High__CTL EQU CYREG_PRT3_CTL
RX_Tie_High__DM0 EQU CYREG_PRT3_DM0
RX_Tie_High__DM1 EQU CYREG_PRT3_DM1
RX_Tie_High__DM2 EQU CYREG_PRT3_DM2
RX_Tie_High__DR EQU CYREG_PRT3_DR
RX_Tie_High__INP_DIS EQU CYREG_PRT3_INP_DIS
RX_Tie_High__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
RX_Tie_High__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
RX_Tie_High__LCD_EN EQU CYREG_PRT3_LCD_EN
RX_Tie_High__MASK EQU 0x01
RX_Tie_High__PORT EQU 3
RX_Tie_High__PRT EQU CYREG_PRT3_PRT
RX_Tie_High__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
RX_Tie_High__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
RX_Tie_High__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
RX_Tie_High__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
RX_Tie_High__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
RX_Tie_High__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
RX_Tie_High__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
RX_Tie_High__PS EQU CYREG_PRT3_PS
RX_Tie_High__SHIFT EQU 0
RX_Tie_High__SLW EQU CYREG_PRT3_SLW

/* Vssa_Buffer */
Vssa_Buffer_ABuf__CR EQU CYREG_OPAMP3_CR
Vssa_Buffer_ABuf__MX EQU CYREG_OPAMP3_MX
Vssa_Buffer_ABuf__NPUMP_OPAMP_TR0 EQU CYREG_NPUMP_OPAMP_TR0
Vssa_Buffer_ABuf__PM_ACT_CFG EQU CYREG_PM_ACT_CFG4
Vssa_Buffer_ABuf__PM_ACT_MSK EQU 0x08
Vssa_Buffer_ABuf__PM_STBY_CFG EQU CYREG_PM_STBY_CFG4
Vssa_Buffer_ABuf__PM_STBY_MSK EQU 0x08
Vssa_Buffer_ABuf__RSVD EQU CYREG_OPAMP3_RSVD
Vssa_Buffer_ABuf__SW EQU CYREG_OPAMP3_SW
Vssa_Buffer_ABuf__TR0 EQU CYREG_OPAMP3_TR0
Vssa_Buffer_ABuf__TR1 EQU CYREG_OPAMP3_TR1

/* Flight_Timer */
Flight_Timer_Clock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Flight_Timer_Clock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Flight_Timer_Clock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Flight_Timer_Clock__CFG2_SRC_SEL_MASK EQU 0x07
Flight_Timer_Clock__INDEX EQU 0x00
Flight_Timer_Clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Flight_Timer_Clock__PM_ACT_MSK EQU 0x01
Flight_Timer_Clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Flight_Timer_Clock__PM_STBY_MSK EQU 0x01
Flight_Timer_Reset_Reg_Sync_ctrl_reg__0__MASK EQU 0x01
Flight_Timer_Reset_Reg_Sync_ctrl_reg__0__POS EQU 0
Flight_Timer_Reset_Reg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
Flight_Timer_Reset_Reg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
Flight_Timer_Reset_Reg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
Flight_Timer_Reset_Reg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
Flight_Timer_Reset_Reg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
Flight_Timer_Reset_Reg_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB13_14_MSK
Flight_Timer_Reset_Reg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
Flight_Timer_Reset_Reg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB13_14_MSK
Flight_Timer_Reset_Reg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
Flight_Timer_Reset_Reg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
Flight_Timer_Reset_Reg_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB13_CTL
Flight_Timer_Reset_Reg_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB13_ST_CTL
Flight_Timer_Reset_Reg_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB13_CTL
Flight_Timer_Reset_Reg_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB13_ST_CTL
Flight_Timer_Reset_Reg_Sync_ctrl_reg__MASK EQU 0x01
Flight_Timer_Reset_Reg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
Flight_Timer_Reset_Reg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
Flight_Timer_Reset_Reg_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB13_MSK
Flight_Timer_TimerHW__CAP0 EQU CYREG_TMR0_CAP0
Flight_Timer_TimerHW__CAP1 EQU CYREG_TMR0_CAP1
Flight_Timer_TimerHW__CFG0 EQU CYREG_TMR0_CFG0
Flight_Timer_TimerHW__CFG1 EQU CYREG_TMR0_CFG1
Flight_Timer_TimerHW__CFG2 EQU CYREG_TMR0_CFG2
Flight_Timer_TimerHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
Flight_Timer_TimerHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
Flight_Timer_TimerHW__PER0 EQU CYREG_TMR0_PER0
Flight_Timer_TimerHW__PER1 EQU CYREG_TMR0_PER1
Flight_Timer_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Flight_Timer_TimerHW__PM_ACT_MSK EQU 0x01
Flight_Timer_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Flight_Timer_TimerHW__PM_STBY_MSK EQU 0x01
Flight_Timer_TimerHW__RT0 EQU CYREG_TMR0_RT0
Flight_Timer_TimerHW__RT1 EQU CYREG_TMR0_RT1
Flight_Timer_TimerHW__SR0 EQU CYREG_TMR0_SR0

/* Decimal_place */
Decimal_place__0__INTTYPE EQU CYREG_PICU2_INTTYPE7
Decimal_place__0__MASK EQU 0x80
Decimal_place__0__PC EQU CYREG_PRT2_PC7
Decimal_place__0__PORT EQU 2
Decimal_place__0__SHIFT EQU 7
Decimal_place__AG EQU CYREG_PRT2_AG
Decimal_place__AMUX EQU CYREG_PRT2_AMUX
Decimal_place__BIE EQU CYREG_PRT2_BIE
Decimal_place__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Decimal_place__BYP EQU CYREG_PRT2_BYP
Decimal_place__CTL EQU CYREG_PRT2_CTL
Decimal_place__DM0 EQU CYREG_PRT2_DM0
Decimal_place__DM1 EQU CYREG_PRT2_DM1
Decimal_place__DM2 EQU CYREG_PRT2_DM2
Decimal_place__DR EQU CYREG_PRT2_DR
Decimal_place__INP_DIS EQU CYREG_PRT2_INP_DIS
Decimal_place__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Decimal_place__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Decimal_place__LCD_EN EQU CYREG_PRT2_LCD_EN
Decimal_place__MASK EQU 0x80
Decimal_place__PORT EQU 2
Decimal_place__PRT EQU CYREG_PRT2_PRT
Decimal_place__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Decimal_place__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Decimal_place__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Decimal_place__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Decimal_place__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Decimal_place__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Decimal_place__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Decimal_place__PS EQU CYREG_PRT2_PS
Decimal_place__SHIFT EQU 7
Decimal_place__SLW EQU CYREG_PRT2_SLW

/* Seven_Segment */
Seven_Segment__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
Seven_Segment__0__MASK EQU 0x01
Seven_Segment__0__PC EQU CYREG_PRT2_PC0
Seven_Segment__0__PORT EQU 2
Seven_Segment__0__SHIFT EQU 0
Seven_Segment__1__INTTYPE EQU CYREG_PICU2_INTTYPE1
Seven_Segment__1__MASK EQU 0x02
Seven_Segment__1__PC EQU CYREG_PRT2_PC1
Seven_Segment__1__PORT EQU 2
Seven_Segment__1__SHIFT EQU 1
Seven_Segment__2__INTTYPE EQU CYREG_PICU2_INTTYPE2
Seven_Segment__2__MASK EQU 0x04
Seven_Segment__2__PC EQU CYREG_PRT2_PC2
Seven_Segment__2__PORT EQU 2
Seven_Segment__2__SHIFT EQU 2
Seven_Segment__3__INTTYPE EQU CYREG_PICU2_INTTYPE3
Seven_Segment__3__MASK EQU 0x08
Seven_Segment__3__PC EQU CYREG_PRT2_PC3
Seven_Segment__3__PORT EQU 2
Seven_Segment__3__SHIFT EQU 3
Seven_Segment__4__INTTYPE EQU CYREG_PICU2_INTTYPE4
Seven_Segment__4__MASK EQU 0x10
Seven_Segment__4__PC EQU CYREG_PRT2_PC4
Seven_Segment__4__PORT EQU 2
Seven_Segment__4__SHIFT EQU 4
Seven_Segment__5__INTTYPE EQU CYREG_PICU2_INTTYPE5
Seven_Segment__5__MASK EQU 0x20
Seven_Segment__5__PC EQU CYREG_PRT2_PC5
Seven_Segment__5__PORT EQU 2
Seven_Segment__5__SHIFT EQU 5
Seven_Segment__6__INTTYPE EQU CYREG_PICU2_INTTYPE6
Seven_Segment__6__MASK EQU 0x40
Seven_Segment__6__PC EQU CYREG_PRT2_PC6
Seven_Segment__6__PORT EQU 2
Seven_Segment__6__SHIFT EQU 6
Seven_Segment__AG EQU CYREG_PRT2_AG
Seven_Segment__AMUX EQU CYREG_PRT2_AMUX
Seven_Segment__BIE EQU CYREG_PRT2_BIE
Seven_Segment__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Seven_Segment__BYP EQU CYREG_PRT2_BYP
Seven_Segment__CTL EQU CYREG_PRT2_CTL
Seven_Segment__DM0 EQU CYREG_PRT2_DM0
Seven_Segment__DM1 EQU CYREG_PRT2_DM1
Seven_Segment__DM2 EQU CYREG_PRT2_DM2
Seven_Segment__DR EQU CYREG_PRT2_DR
Seven_Segment__INP_DIS EQU CYREG_PRT2_INP_DIS
Seven_Segment__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Seven_Segment__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Seven_Segment__LCD_EN EQU CYREG_PRT2_LCD_EN
Seven_Segment__MASK EQU 0x7F
Seven_Segment__PORT EQU 2
Seven_Segment__PRT EQU CYREG_PRT2_PRT
Seven_Segment__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Seven_Segment__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Seven_Segment__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Seven_Segment__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Seven_Segment__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Seven_Segment__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Seven_Segment__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Seven_Segment__PS EQU CYREG_PRT2_PS
Seven_Segment__SHIFT EQU 0
Seven_Segment__SLW EQU CYREG_PRT2_SLW
Seven_Segment_Reg_Sync_ctrl_reg__0__MASK EQU 0x01
Seven_Segment_Reg_Sync_ctrl_reg__0__POS EQU 0
Seven_Segment_Reg_Sync_ctrl_reg__1__MASK EQU 0x02
Seven_Segment_Reg_Sync_ctrl_reg__1__POS EQU 1
Seven_Segment_Reg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
Seven_Segment_Reg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
Seven_Segment_Reg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
Seven_Segment_Reg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
Seven_Segment_Reg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
Seven_Segment_Reg_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB07_08_MSK
Seven_Segment_Reg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
Seven_Segment_Reg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB07_08_MSK
Seven_Segment_Reg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
Seven_Segment_Reg_Sync_ctrl_reg__2__MASK EQU 0x04
Seven_Segment_Reg_Sync_ctrl_reg__2__POS EQU 2
Seven_Segment_Reg_Sync_ctrl_reg__3__MASK EQU 0x08
Seven_Segment_Reg_Sync_ctrl_reg__3__POS EQU 3
Seven_Segment_Reg_Sync_ctrl_reg__4__MASK EQU 0x10
Seven_Segment_Reg_Sync_ctrl_reg__4__POS EQU 4
Seven_Segment_Reg_Sync_ctrl_reg__5__MASK EQU 0x20
Seven_Segment_Reg_Sync_ctrl_reg__5__POS EQU 5
Seven_Segment_Reg_Sync_ctrl_reg__6__MASK EQU 0x40
Seven_Segment_Reg_Sync_ctrl_reg__6__POS EQU 6
Seven_Segment_Reg_Sync_ctrl_reg__7__MASK EQU 0x80
Seven_Segment_Reg_Sync_ctrl_reg__7__POS EQU 7
Seven_Segment_Reg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
Seven_Segment_Reg_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB07_CTL
Seven_Segment_Reg_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB07_ST_CTL
Seven_Segment_Reg_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB07_CTL
Seven_Segment_Reg_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB07_ST_CTL
Seven_Segment_Reg_Sync_ctrl_reg__MASK EQU 0xFF
Seven_Segment_Reg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
Seven_Segment_Reg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
Seven_Segment_Reg_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB07_MSK

/* Button_Tie_High */
Button_Tie_High_Sync_ctrl_reg__0__MASK EQU 0x01
Button_Tie_High_Sync_ctrl_reg__0__POS EQU 0
Button_Tie_High_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
Button_Tie_High_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
Button_Tie_High_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
Button_Tie_High_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
Button_Tie_High_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
Button_Tie_High_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB10_11_MSK
Button_Tie_High_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
Button_Tie_High_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB10_11_MSK
Button_Tie_High_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
Button_Tie_High_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
Button_Tie_High_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB10_CTL
Button_Tie_High_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB10_ST_CTL
Button_Tie_High_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB10_CTL
Button_Tie_High_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB10_ST_CTL
Button_Tie_High_Sync_ctrl_reg__MASK EQU 0x01
Button_Tie_High_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
Button_Tie_High_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
Button_Tie_High_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB10_MSK

/* Ultrasonic_Drive */
Ultrasonic_Drive__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Ultrasonic_Drive__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Ultrasonic_Drive__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Ultrasonic_Drive__CFG2_SRC_SEL_MASK EQU 0x07
Ultrasonic_Drive__INDEX EQU 0x01
Ultrasonic_Drive__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Ultrasonic_Drive__PM_ACT_MSK EQU 0x02
Ultrasonic_Drive__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Ultrasonic_Drive__PM_STBY_MSK EQU 0x02

/* Ultrasonic_Set_Reg */
Ultrasonic_Set_Reg_Sync_ctrl_reg__0__MASK EQU 0x01
Ultrasonic_Set_Reg_Sync_ctrl_reg__0__POS EQU 0
Ultrasonic_Set_Reg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
Ultrasonic_Set_Reg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
Ultrasonic_Set_Reg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
Ultrasonic_Set_Reg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
Ultrasonic_Set_Reg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
Ultrasonic_Set_Reg_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB07_08_MSK
Ultrasonic_Set_Reg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
Ultrasonic_Set_Reg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB07_08_MSK
Ultrasonic_Set_Reg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
Ultrasonic_Set_Reg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
Ultrasonic_Set_Reg_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB07_CTL
Ultrasonic_Set_Reg_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB07_ST_CTL
Ultrasonic_Set_Reg_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB07_CTL
Ultrasonic_Set_Reg_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB07_ST_CTL
Ultrasonic_Set_Reg_Sync_ctrl_reg__MASK EQU 0x01
Ultrasonic_Set_Reg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
Ultrasonic_Set_Reg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
Ultrasonic_Set_Reg_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB07_MSK

/* Five_Millisec_Timer */
Five_Millisec_Timer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Five_Millisec_Timer_TimerUDB_rstSts_stsreg__0__POS EQU 0
Five_Millisec_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
Five_Millisec_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
Five_Millisec_Timer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Five_Millisec_Timer_TimerUDB_rstSts_stsreg__2__POS EQU 2
Five_Millisec_Timer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Five_Millisec_Timer_TimerUDB_rstSts_stsreg__3__POS EQU 3
Five_Millisec_Timer_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
Five_Millisec_Timer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B1_UDB07_MSK
Five_Millisec_Timer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
Five_Millisec_Timer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
Five_Millisec_Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
Five_Millisec_Timer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB07_ST_CTL
Five_Millisec_Timer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB07_ST_CTL
Five_Millisec_Timer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B1_UDB07_ST
Five_Millisec_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
Five_Millisec_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
Five_Millisec_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
Five_Millisec_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
Five_Millisec_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
Five_Millisec_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB04_05_MSK
Five_Millisec_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
Five_Millisec_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB04_05_MSK
Five_Millisec_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
Five_Millisec_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Five_Millisec_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Five_Millisec_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
Five_Millisec_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB04_CTL
Five_Millisec_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB04_ST_CTL
Five_Millisec_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B1_UDB04_CTL
Five_Millisec_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB04_ST_CTL
Five_Millisec_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
Five_Millisec_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
Five_Millisec_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
Five_Millisec_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB04_MSK
Five_Millisec_Timer_TimerUDB_sT32_timerdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
Five_Millisec_Timer_TimerUDB_sT32_timerdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
Five_Millisec_Timer_TimerUDB_sT32_timerdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
Five_Millisec_Timer_TimerUDB_sT32_timerdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
Five_Millisec_Timer_TimerUDB_sT32_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
Five_Millisec_Timer_TimerUDB_sT32_timerdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
Five_Millisec_Timer_TimerUDB_sT32_timerdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
Five_Millisec_Timer_TimerUDB_sT32_timerdp_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
Five_Millisec_Timer_TimerUDB_sT32_timerdp_u0__A0_REG EQU CYREG_B1_UDB04_A0
Five_Millisec_Timer_TimerUDB_sT32_timerdp_u0__A1_REG EQU CYREG_B1_UDB04_A1
Five_Millisec_Timer_TimerUDB_sT32_timerdp_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
Five_Millisec_Timer_TimerUDB_sT32_timerdp_u0__D0_REG EQU CYREG_B1_UDB04_D0
Five_Millisec_Timer_TimerUDB_sT32_timerdp_u0__D1_REG EQU CYREG_B1_UDB04_D1
Five_Millisec_Timer_TimerUDB_sT32_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
Five_Millisec_Timer_TimerUDB_sT32_timerdp_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
Five_Millisec_Timer_TimerUDB_sT32_timerdp_u0__F0_REG EQU CYREG_B1_UDB04_F0
Five_Millisec_Timer_TimerUDB_sT32_timerdp_u0__F1_REG EQU CYREG_B1_UDB04_F1
Five_Millisec_Timer_TimerUDB_sT32_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
Five_Millisec_Timer_TimerUDB_sT32_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
Five_Millisec_Timer_TimerUDB_sT32_timerdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
Five_Millisec_Timer_TimerUDB_sT32_timerdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
Five_Millisec_Timer_TimerUDB_sT32_timerdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
Five_Millisec_Timer_TimerUDB_sT32_timerdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
Five_Millisec_Timer_TimerUDB_sT32_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
Five_Millisec_Timer_TimerUDB_sT32_timerdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
Five_Millisec_Timer_TimerUDB_sT32_timerdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
Five_Millisec_Timer_TimerUDB_sT32_timerdp_u1__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
Five_Millisec_Timer_TimerUDB_sT32_timerdp_u1__A0_REG EQU CYREG_B1_UDB05_A0
Five_Millisec_Timer_TimerUDB_sT32_timerdp_u1__A1_REG EQU CYREG_B1_UDB05_A1
Five_Millisec_Timer_TimerUDB_sT32_timerdp_u1__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
Five_Millisec_Timer_TimerUDB_sT32_timerdp_u1__D0_REG EQU CYREG_B1_UDB05_D0
Five_Millisec_Timer_TimerUDB_sT32_timerdp_u1__D1_REG EQU CYREG_B1_UDB05_D1
Five_Millisec_Timer_TimerUDB_sT32_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
Five_Millisec_Timer_TimerUDB_sT32_timerdp_u1__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
Five_Millisec_Timer_TimerUDB_sT32_timerdp_u1__F0_REG EQU CYREG_B1_UDB05_F0
Five_Millisec_Timer_TimerUDB_sT32_timerdp_u1__F1_REG EQU CYREG_B1_UDB05_F1
Five_Millisec_Timer_TimerUDB_sT32_timerdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Five_Millisec_Timer_TimerUDB_sT32_timerdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Five_Millisec_Timer_TimerUDB_sT32_timerdp_u2__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
Five_Millisec_Timer_TimerUDB_sT32_timerdp_u2__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
Five_Millisec_Timer_TimerUDB_sT32_timerdp_u2__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
Five_Millisec_Timer_TimerUDB_sT32_timerdp_u2__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
Five_Millisec_Timer_TimerUDB_sT32_timerdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
Five_Millisec_Timer_TimerUDB_sT32_timerdp_u2__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
Five_Millisec_Timer_TimerUDB_sT32_timerdp_u2__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
Five_Millisec_Timer_TimerUDB_sT32_timerdp_u2__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
Five_Millisec_Timer_TimerUDB_sT32_timerdp_u2__A0_REG EQU CYREG_B1_UDB06_A0
Five_Millisec_Timer_TimerUDB_sT32_timerdp_u2__A1_REG EQU CYREG_B1_UDB06_A1
Five_Millisec_Timer_TimerUDB_sT32_timerdp_u2__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
Five_Millisec_Timer_TimerUDB_sT32_timerdp_u2__D0_REG EQU CYREG_B1_UDB06_D0
Five_Millisec_Timer_TimerUDB_sT32_timerdp_u2__D1_REG EQU CYREG_B1_UDB06_D1
Five_Millisec_Timer_TimerUDB_sT32_timerdp_u2__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
Five_Millisec_Timer_TimerUDB_sT32_timerdp_u2__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
Five_Millisec_Timer_TimerUDB_sT32_timerdp_u2__F0_REG EQU CYREG_B1_UDB06_F0
Five_Millisec_Timer_TimerUDB_sT32_timerdp_u2__F1_REG EQU CYREG_B1_UDB06_F1
Five_Millisec_Timer_TimerUDB_sT32_timerdp_u2__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
Five_Millisec_Timer_TimerUDB_sT32_timerdp_u2__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
Five_Millisec_Timer_TimerUDB_sT32_timerdp_u3__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
Five_Millisec_Timer_TimerUDB_sT32_timerdp_u3__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
Five_Millisec_Timer_TimerUDB_sT32_timerdp_u3__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
Five_Millisec_Timer_TimerUDB_sT32_timerdp_u3__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
Five_Millisec_Timer_TimerUDB_sT32_timerdp_u3__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
Five_Millisec_Timer_TimerUDB_sT32_timerdp_u3__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
Five_Millisec_Timer_TimerUDB_sT32_timerdp_u3__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
Five_Millisec_Timer_TimerUDB_sT32_timerdp_u3__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
Five_Millisec_Timer_TimerUDB_sT32_timerdp_u3__A0_REG EQU CYREG_B1_UDB07_A0
Five_Millisec_Timer_TimerUDB_sT32_timerdp_u3__A1_REG EQU CYREG_B1_UDB07_A1
Five_Millisec_Timer_TimerUDB_sT32_timerdp_u3__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
Five_Millisec_Timer_TimerUDB_sT32_timerdp_u3__D0_REG EQU CYREG_B1_UDB07_D0
Five_Millisec_Timer_TimerUDB_sT32_timerdp_u3__D1_REG EQU CYREG_B1_UDB07_D1
Five_Millisec_Timer_TimerUDB_sT32_timerdp_u3__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
Five_Millisec_Timer_TimerUDB_sT32_timerdp_u3__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
Five_Millisec_Timer_TimerUDB_sT32_timerdp_u3__F0_REG EQU CYREG_B1_UDB07_F0
Five_Millisec_Timer_TimerUDB_sT32_timerdp_u3__F1_REG EQU CYREG_B1_UDB07_F1
Five_Millisec_Timer_TimerUDB_sT32_timerdp_u3__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
Five_Millisec_Timer_TimerUDB_sT32_timerdp_u3__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL

/* Ultrasonic_Pulse_Counter */
Ultrasonic_Pulse_Counter_Counter7__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
Ultrasonic_Pulse_Counter_Counter7__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
Ultrasonic_Pulse_Counter_Counter7__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
Ultrasonic_Pulse_Counter_Counter7__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
Ultrasonic_Pulse_Counter_Counter7__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
Ultrasonic_Pulse_Counter_Counter7__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB06_07_MSK
Ultrasonic_Pulse_Counter_Counter7__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
Ultrasonic_Pulse_Counter_Counter7__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB06_07_MSK
Ultrasonic_Pulse_Counter_Counter7__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
Ultrasonic_Pulse_Counter_Counter7__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
Ultrasonic_Pulse_Counter_Counter7__CONTROL_REG EQU CYREG_B1_UDB06_CTL
Ultrasonic_Pulse_Counter_Counter7__CONTROL_ST_REG EQU CYREG_B1_UDB06_ST_CTL
Ultrasonic_Pulse_Counter_Counter7__COUNT_REG EQU CYREG_B1_UDB06_CTL
Ultrasonic_Pulse_Counter_Counter7__COUNT_ST_REG EQU CYREG_B1_UDB06_ST_CTL
Ultrasonic_Pulse_Counter_Counter7__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
Ultrasonic_Pulse_Counter_Counter7__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
Ultrasonic_Pulse_Counter_Counter7__PERIOD_REG EQU CYREG_B1_UDB06_MSK
Ultrasonic_Pulse_Counter_Counter7_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
Ultrasonic_Pulse_Counter_Counter7_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
Ultrasonic_Pulse_Counter_Counter7_ST__MASK_REG EQU CYREG_B1_UDB06_MSK
Ultrasonic_Pulse_Counter_Counter7_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
Ultrasonic_Pulse_Counter_Counter7_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
Ultrasonic_Pulse_Counter_Counter7_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
Ultrasonic_Pulse_Counter_Counter7_ST__STATUS_CNT_REG EQU CYREG_B1_UDB06_ST_CTL
Ultrasonic_Pulse_Counter_Counter7_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB06_ST_CTL
Ultrasonic_Pulse_Counter_Counter7_ST__STATUS_REG EQU CYREG_B1_UDB06_ST

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00020001
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
Dedicated_Output__INTTYPE EQU CYREG_PICU3_INTTYPE7
Dedicated_Output__MASK EQU 0x80
Dedicated_Output__PC EQU CYREG_PRT3_PC7
Dedicated_Output__PORT EQU 3
Dedicated_Output__SHIFT EQU 7
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
