Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Sun Apr 04 17:32:32 2021
| Host         : DESKTOP-V2DGADJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.15 2016-08-17
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 36 register/latch pins with no clock driven by root clock pin: timestone/pulse_1Hz_reg/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: timestone/pulse_500Hz_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 124 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 54 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    194.080        0.000                      0                  106        0.043        0.000                      0                  106        3.000        0.000                       0                    60  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLK100MHZ               {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0    {0.000 25.000}       50.000          20.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0_1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        194.080        0.000                      0                  106        0.361        0.000                      0                  106       13.360        0.000                       0                    56  
  clkfbout_clk_wiz_0                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1      194.109        0.000                      0                  106        0.361        0.000                      0                  106       13.360        0.000                       0                    56  
  clkfbout_clk_wiz_0_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0        194.080        0.000                      0                  106        0.043        0.000                      0                  106  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1      194.080        0.000                      0                  106        0.043        0.000                      0                  106  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  timestone/dormammu/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  timestone/dormammu/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  timestone/dormammu/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  timestone/dormammu/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  timestone/dormammu/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  timestone/dormammu/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      194.080ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.361ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             194.080ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.056ns  (logic 1.054ns (20.847%)  route 4.002ns (79.153%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 198.491 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.632    -0.908    timestone/clk_5MHz
    SLICE_X47Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.452 f  timestone/divider_count_1Hz_reg[2]/Q
                         net (fo=3, routed)           1.578     1.126    timestone/divider_count_1Hz[2]
    SLICE_X46Y90         LUT4 (Prop_lut4_I0_O)        0.146     1.272 f  timestone/divider_count_1Hz[25]_i_6/O
                         net (fo=1, routed)           0.665     1.937    timestone/divider_count_1Hz[25]_i_6_n_0
    SLICE_X46Y91         LUT5 (Prop_lut5_I4_O)        0.328     2.265 f  timestone/divider_count_1Hz[25]_i_3/O
                         net (fo=2, routed)           0.939     3.204    timestone/divider_count_1Hz[25]_i_3_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I1_O)        0.124     3.328 r  timestone/divider_count_1Hz[25]_i_1/O
                         net (fo=26, routed)          0.820     4.148    timestone/divider_count_1Hz[25]_i_1_n_0
    SLICE_X46Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.511   198.491    timestone/clk_5MHz
    SLICE_X46Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[0]/C
                         clock pessimism              0.579   199.070    
                         clock uncertainty           -0.318   198.753    
    SLICE_X46Y90         FDRE (Setup_fdre_C_R)       -0.524   198.229    timestone/divider_count_1Hz_reg[0]
  -------------------------------------------------------------------
                         required time                        198.229    
                         arrival time                          -4.148    
  -------------------------------------------------------------------
                         slack                                194.080    

Slack (MET) :             194.197ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.056ns  (logic 1.054ns (20.847%)  route 4.002ns (79.153%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 198.491 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.632    -0.908    timestone/clk_5MHz
    SLICE_X47Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.452 f  timestone/divider_count_1Hz_reg[2]/Q
                         net (fo=3, routed)           1.578     1.126    timestone/divider_count_1Hz[2]
    SLICE_X46Y90         LUT4 (Prop_lut4_I0_O)        0.146     1.272 f  timestone/divider_count_1Hz[25]_i_6/O
                         net (fo=1, routed)           0.665     1.937    timestone/divider_count_1Hz[25]_i_6_n_0
    SLICE_X46Y91         LUT5 (Prop_lut5_I4_O)        0.328     2.265 f  timestone/divider_count_1Hz[25]_i_3/O
                         net (fo=2, routed)           0.939     3.204    timestone/divider_count_1Hz[25]_i_3_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I1_O)        0.124     3.328 r  timestone/divider_count_1Hz[25]_i_1/O
                         net (fo=26, routed)          0.820     4.148    timestone/divider_count_1Hz[25]_i_1_n_0
    SLICE_X47Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.511   198.491    timestone/clk_5MHz
    SLICE_X47Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[1]/C
                         clock pessimism              0.601   199.092    
                         clock uncertainty           -0.318   198.775    
    SLICE_X47Y90         FDRE (Setup_fdre_C_R)       -0.429   198.346    timestone/divider_count_1Hz_reg[1]
  -------------------------------------------------------------------
                         required time                        198.346    
                         arrival time                          -4.148    
  -------------------------------------------------------------------
                         slack                                194.197    

Slack (MET) :             194.197ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.056ns  (logic 1.054ns (20.847%)  route 4.002ns (79.153%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 198.491 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.632    -0.908    timestone/clk_5MHz
    SLICE_X47Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.452 f  timestone/divider_count_1Hz_reg[2]/Q
                         net (fo=3, routed)           1.578     1.126    timestone/divider_count_1Hz[2]
    SLICE_X46Y90         LUT4 (Prop_lut4_I0_O)        0.146     1.272 f  timestone/divider_count_1Hz[25]_i_6/O
                         net (fo=1, routed)           0.665     1.937    timestone/divider_count_1Hz[25]_i_6_n_0
    SLICE_X46Y91         LUT5 (Prop_lut5_I4_O)        0.328     2.265 f  timestone/divider_count_1Hz[25]_i_3/O
                         net (fo=2, routed)           0.939     3.204    timestone/divider_count_1Hz[25]_i_3_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I1_O)        0.124     3.328 r  timestone/divider_count_1Hz[25]_i_1/O
                         net (fo=26, routed)          0.820     4.148    timestone/divider_count_1Hz[25]_i_1_n_0
    SLICE_X47Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.511   198.491    timestone/clk_5MHz
    SLICE_X47Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/C
                         clock pessimism              0.601   199.092    
                         clock uncertainty           -0.318   198.775    
    SLICE_X47Y90         FDRE (Setup_fdre_C_R)       -0.429   198.346    timestone/divider_count_1Hz_reg[2]
  -------------------------------------------------------------------
                         required time                        198.346    
                         arrival time                          -4.148    
  -------------------------------------------------------------------
                         slack                                194.197    

Slack (MET) :             194.197ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.056ns  (logic 1.054ns (20.847%)  route 4.002ns (79.153%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 198.491 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.632    -0.908    timestone/clk_5MHz
    SLICE_X47Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.452 f  timestone/divider_count_1Hz_reg[2]/Q
                         net (fo=3, routed)           1.578     1.126    timestone/divider_count_1Hz[2]
    SLICE_X46Y90         LUT4 (Prop_lut4_I0_O)        0.146     1.272 f  timestone/divider_count_1Hz[25]_i_6/O
                         net (fo=1, routed)           0.665     1.937    timestone/divider_count_1Hz[25]_i_6_n_0
    SLICE_X46Y91         LUT5 (Prop_lut5_I4_O)        0.328     2.265 f  timestone/divider_count_1Hz[25]_i_3/O
                         net (fo=2, routed)           0.939     3.204    timestone/divider_count_1Hz[25]_i_3_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I1_O)        0.124     3.328 r  timestone/divider_count_1Hz[25]_i_1/O
                         net (fo=26, routed)          0.820     4.148    timestone/divider_count_1Hz[25]_i_1_n_0
    SLICE_X47Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.511   198.491    timestone/clk_5MHz
    SLICE_X47Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[3]/C
                         clock pessimism              0.601   199.092    
                         clock uncertainty           -0.318   198.775    
    SLICE_X47Y90         FDRE (Setup_fdre_C_R)       -0.429   198.346    timestone/divider_count_1Hz_reg[3]
  -------------------------------------------------------------------
                         required time                        198.346    
                         arrival time                          -4.148    
  -------------------------------------------------------------------
                         slack                                194.197    

Slack (MET) :             194.197ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.056ns  (logic 1.054ns (20.847%)  route 4.002ns (79.153%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 198.491 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.632    -0.908    timestone/clk_5MHz
    SLICE_X47Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.452 f  timestone/divider_count_1Hz_reg[2]/Q
                         net (fo=3, routed)           1.578     1.126    timestone/divider_count_1Hz[2]
    SLICE_X46Y90         LUT4 (Prop_lut4_I0_O)        0.146     1.272 f  timestone/divider_count_1Hz[25]_i_6/O
                         net (fo=1, routed)           0.665     1.937    timestone/divider_count_1Hz[25]_i_6_n_0
    SLICE_X46Y91         LUT5 (Prop_lut5_I4_O)        0.328     2.265 f  timestone/divider_count_1Hz[25]_i_3/O
                         net (fo=2, routed)           0.939     3.204    timestone/divider_count_1Hz[25]_i_3_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I1_O)        0.124     3.328 r  timestone/divider_count_1Hz[25]_i_1/O
                         net (fo=26, routed)          0.820     4.148    timestone/divider_count_1Hz[25]_i_1_n_0
    SLICE_X47Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.511   198.491    timestone/clk_5MHz
    SLICE_X47Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[4]/C
                         clock pessimism              0.601   199.092    
                         clock uncertainty           -0.318   198.775    
    SLICE_X47Y90         FDRE (Setup_fdre_C_R)       -0.429   198.346    timestone/divider_count_1Hz_reg[4]
  -------------------------------------------------------------------
                         required time                        198.346    
                         arrival time                          -4.148    
  -------------------------------------------------------------------
                         slack                                194.197    

Slack (MET) :             194.273ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.956ns  (logic 1.054ns (21.266%)  route 3.902ns (78.734%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.632    -0.908    timestone/clk_5MHz
    SLICE_X47Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.452 f  timestone/divider_count_1Hz_reg[2]/Q
                         net (fo=3, routed)           1.578     1.126    timestone/divider_count_1Hz[2]
    SLICE_X46Y90         LUT4 (Prop_lut4_I0_O)        0.146     1.272 f  timestone/divider_count_1Hz[25]_i_6/O
                         net (fo=1, routed)           0.665     1.937    timestone/divider_count_1Hz[25]_i_6_n_0
    SLICE_X46Y91         LUT5 (Prop_lut5_I4_O)        0.328     2.265 f  timestone/divider_count_1Hz[25]_i_3/O
                         net (fo=2, routed)           0.939     3.204    timestone/divider_count_1Hz[25]_i_3_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I1_O)        0.124     3.328 r  timestone/divider_count_1Hz[25]_i_1/O
                         net (fo=26, routed)          0.721     4.049    timestone/divider_count_1Hz[25]_i_1_n_0
    SLICE_X47Y91         FDSE                                         r  timestone/divider_count_1Hz_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.512   198.492    timestone/clk_5MHz
    SLICE_X47Y91         FDSE                                         r  timestone/divider_count_1Hz_reg[5]/C
                         clock pessimism              0.576   199.068    
                         clock uncertainty           -0.318   198.751    
    SLICE_X47Y91         FDSE (Setup_fdse_C_S)       -0.429   198.322    timestone/divider_count_1Hz_reg[5]
  -------------------------------------------------------------------
                         required time                        198.322    
                         arrival time                          -4.049    
  -------------------------------------------------------------------
                         slack                                194.273    

Slack (MET) :             194.273ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.956ns  (logic 1.054ns (21.266%)  route 3.902ns (78.734%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.632    -0.908    timestone/clk_5MHz
    SLICE_X47Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.452 f  timestone/divider_count_1Hz_reg[2]/Q
                         net (fo=3, routed)           1.578     1.126    timestone/divider_count_1Hz[2]
    SLICE_X46Y90         LUT4 (Prop_lut4_I0_O)        0.146     1.272 f  timestone/divider_count_1Hz[25]_i_6/O
                         net (fo=1, routed)           0.665     1.937    timestone/divider_count_1Hz[25]_i_6_n_0
    SLICE_X46Y91         LUT5 (Prop_lut5_I4_O)        0.328     2.265 f  timestone/divider_count_1Hz[25]_i_3/O
                         net (fo=2, routed)           0.939     3.204    timestone/divider_count_1Hz[25]_i_3_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I1_O)        0.124     3.328 r  timestone/divider_count_1Hz[25]_i_1/O
                         net (fo=26, routed)          0.721     4.049    timestone/divider_count_1Hz[25]_i_1_n_0
    SLICE_X47Y91         FDRE                                         r  timestone/divider_count_1Hz_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.512   198.492    timestone/clk_5MHz
    SLICE_X47Y91         FDRE                                         r  timestone/divider_count_1Hz_reg[6]/C
                         clock pessimism              0.576   199.068    
                         clock uncertainty           -0.318   198.751    
    SLICE_X47Y91         FDRE (Setup_fdre_C_R)       -0.429   198.322    timestone/divider_count_1Hz_reg[6]
  -------------------------------------------------------------------
                         required time                        198.322    
                         arrival time                          -4.049    
  -------------------------------------------------------------------
                         slack                                194.273    

Slack (MET) :             194.273ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.956ns  (logic 1.054ns (21.266%)  route 3.902ns (78.734%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.632    -0.908    timestone/clk_5MHz
    SLICE_X47Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.452 f  timestone/divider_count_1Hz_reg[2]/Q
                         net (fo=3, routed)           1.578     1.126    timestone/divider_count_1Hz[2]
    SLICE_X46Y90         LUT4 (Prop_lut4_I0_O)        0.146     1.272 f  timestone/divider_count_1Hz[25]_i_6/O
                         net (fo=1, routed)           0.665     1.937    timestone/divider_count_1Hz[25]_i_6_n_0
    SLICE_X46Y91         LUT5 (Prop_lut5_I4_O)        0.328     2.265 f  timestone/divider_count_1Hz[25]_i_3/O
                         net (fo=2, routed)           0.939     3.204    timestone/divider_count_1Hz[25]_i_3_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I1_O)        0.124     3.328 r  timestone/divider_count_1Hz[25]_i_1/O
                         net (fo=26, routed)          0.721     4.049    timestone/divider_count_1Hz[25]_i_1_n_0
    SLICE_X47Y91         FDSE                                         r  timestone/divider_count_1Hz_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.512   198.492    timestone/clk_5MHz
    SLICE_X47Y91         FDSE                                         r  timestone/divider_count_1Hz_reg[7]/C
                         clock pessimism              0.576   199.068    
                         clock uncertainty           -0.318   198.751    
    SLICE_X47Y91         FDSE (Setup_fdse_C_S)       -0.429   198.322    timestone/divider_count_1Hz_reg[7]
  -------------------------------------------------------------------
                         required time                        198.322    
                         arrival time                          -4.049    
  -------------------------------------------------------------------
                         slack                                194.273    

Slack (MET) :             194.273ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.956ns  (logic 1.054ns (21.266%)  route 3.902ns (78.734%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.632    -0.908    timestone/clk_5MHz
    SLICE_X47Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.452 f  timestone/divider_count_1Hz_reg[2]/Q
                         net (fo=3, routed)           1.578     1.126    timestone/divider_count_1Hz[2]
    SLICE_X46Y90         LUT4 (Prop_lut4_I0_O)        0.146     1.272 f  timestone/divider_count_1Hz[25]_i_6/O
                         net (fo=1, routed)           0.665     1.937    timestone/divider_count_1Hz[25]_i_6_n_0
    SLICE_X46Y91         LUT5 (Prop_lut5_I4_O)        0.328     2.265 f  timestone/divider_count_1Hz[25]_i_3/O
                         net (fo=2, routed)           0.939     3.204    timestone/divider_count_1Hz[25]_i_3_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I1_O)        0.124     3.328 r  timestone/divider_count_1Hz[25]_i_1/O
                         net (fo=26, routed)          0.721     4.049    timestone/divider_count_1Hz[25]_i_1_n_0
    SLICE_X47Y91         FDSE                                         r  timestone/divider_count_1Hz_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.512   198.492    timestone/clk_5MHz
    SLICE_X47Y91         FDSE                                         r  timestone/divider_count_1Hz_reg[8]/C
                         clock pessimism              0.576   199.068    
                         clock uncertainty           -0.318   198.751    
    SLICE_X47Y91         FDSE (Setup_fdse_C_S)       -0.429   198.322    timestone/divider_count_1Hz_reg[8]
  -------------------------------------------------------------------
                         required time                        198.322    
                         arrival time                          -4.049    
  -------------------------------------------------------------------
                         slack                                194.273    

Slack (MET) :             194.322ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.907ns  (logic 1.054ns (21.478%)  route 3.853ns (78.522%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.632    -0.908    timestone/clk_5MHz
    SLICE_X47Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.452 f  timestone/divider_count_1Hz_reg[2]/Q
                         net (fo=3, routed)           1.578     1.126    timestone/divider_count_1Hz[2]
    SLICE_X46Y90         LUT4 (Prop_lut4_I0_O)        0.146     1.272 f  timestone/divider_count_1Hz[25]_i_6/O
                         net (fo=1, routed)           0.665     1.937    timestone/divider_count_1Hz[25]_i_6_n_0
    SLICE_X46Y91         LUT5 (Prop_lut5_I4_O)        0.328     2.265 f  timestone/divider_count_1Hz[25]_i_3/O
                         net (fo=2, routed)           0.939     3.204    timestone/divider_count_1Hz[25]_i_3_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I1_O)        0.124     3.328 r  timestone/divider_count_1Hz[25]_i_1/O
                         net (fo=26, routed)          0.672     4.000    timestone/divider_count_1Hz[25]_i_1_n_0
    SLICE_X47Y92         FDSE                                         r  timestone/divider_count_1Hz_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.512   198.492    timestone/clk_5MHz
    SLICE_X47Y92         FDSE                                         r  timestone/divider_count_1Hz_reg[10]/C
                         clock pessimism              0.576   199.068    
                         clock uncertainty           -0.318   198.751    
    SLICE_X47Y92         FDSE (Setup_fdse_C_S)       -0.429   198.322    timestone/divider_count_1Hz_reg[10]
  -------------------------------------------------------------------
                         required time                        198.322    
                         arrival time                          -4.000    
  -------------------------------------------------------------------
                         slack                                194.322    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 timestone/divider_count_500Hz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_500Hz_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.288ns (60.105%)  route 0.191ns (39.895%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.565    -0.599    timestone/clk_5MHz
    SLICE_X48Y91         FDRE                                         r  timestone/divider_count_500Hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  timestone/divider_count_500Hz_reg[0]/Q
                         net (fo=3, routed)           0.191    -0.267    timestone/divider_count_500Hz[0]
    SLICE_X49Y91         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147    -0.120 r  timestone/divider_count_500Hz0_carry/O[0]
                         net (fo=1, routed)           0.000    -0.120    timestone/data0[1]
    SLICE_X49Y91         FDRE                                         r  timestone/divider_count_500Hz_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.836    -0.837    timestone/clk_5MHz
    SLICE_X49Y91         FDRE                                         r  timestone/divider_count_500Hz_reg[1]/C
                         clock pessimism              0.251    -0.586    
    SLICE_X49Y91         FDRE (Hold_fdre_C_D)         0.105    -0.481    timestone/divider_count_500Hz_reg[1]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 timestone/divider_count_500Hz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_500Hz_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.308ns (61.704%)  route 0.191ns (38.296%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.565    -0.599    timestone/clk_5MHz
    SLICE_X48Y91         FDRE                                         r  timestone/divider_count_500Hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  timestone/divider_count_500Hz_reg[0]/Q
                         net (fo=3, routed)           0.191    -0.267    timestone/divider_count_500Hz[0]
    SLICE_X49Y91         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.167    -0.100 r  timestone/divider_count_500Hz0_carry/O[2]
                         net (fo=1, routed)           0.000    -0.100    timestone/data0[3]
    SLICE_X49Y91         FDSE                                         r  timestone/divider_count_500Hz_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.836    -0.837    timestone/clk_5MHz
    SLICE_X49Y91         FDSE                                         r  timestone/divider_count_500Hz_reg[3]/C
                         clock pessimism              0.251    -0.586    
    SLICE_X49Y91         FDSE (Hold_fdse_C_D)         0.105    -0.481    timestone/divider_count_500Hz_reg[3]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 timestone/divider_count_500Hz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_500Hz_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.316ns (62.308%)  route 0.191ns (37.692%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.565    -0.599    timestone/clk_5MHz
    SLICE_X48Y91         FDRE                                         r  timestone/divider_count_500Hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  timestone/divider_count_500Hz_reg[0]/Q
                         net (fo=3, routed)           0.191    -0.267    timestone/divider_count_500Hz[0]
    SLICE_X49Y91         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.175    -0.092 r  timestone/divider_count_500Hz0_carry/O[1]
                         net (fo=1, routed)           0.000    -0.092    timestone/data0[2]
    SLICE_X49Y91         FDRE                                         r  timestone/divider_count_500Hz_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.836    -0.837    timestone/clk_5MHz
    SLICE_X49Y91         FDRE                                         r  timestone/divider_count_500Hz_reg[2]/C
                         clock pessimism              0.251    -0.586    
    SLICE_X49Y91         FDRE (Hold_fdre_C_D)         0.105    -0.481    timestone/divider_count_500Hz_reg[2]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 timestone/divider_count_500Hz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_500Hz_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.330ns (63.320%)  route 0.191ns (36.680%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.565    -0.599    timestone/clk_5MHz
    SLICE_X48Y91         FDRE                                         r  timestone/divider_count_500Hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  timestone/divider_count_500Hz_reg[0]/Q
                         net (fo=3, routed)           0.191    -0.267    timestone/divider_count_500Hz[0]
    SLICE_X49Y91         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.189    -0.078 r  timestone/divider_count_500Hz0_carry/O[3]
                         net (fo=1, routed)           0.000    -0.078    timestone/data0[4]
    SLICE_X49Y91         FDRE                                         r  timestone/divider_count_500Hz_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.836    -0.837    timestone/clk_5MHz
    SLICE_X49Y91         FDRE                                         r  timestone/divider_count_500Hz_reg[4]/C
                         clock pessimism              0.251    -0.586    
    SLICE_X49Y91         FDRE (Hold_fdre_C_D)         0.105    -0.481    timestone/divider_count_500Hz_reg[4]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 timestone/divider_count_1Hz_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.186ns (44.871%)  route 0.229ns (55.129%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.566    -0.598    timestone/clk_5MHz
    SLICE_X47Y95         FDRE                                         r  timestone/divider_count_1Hz_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.457 f  timestone/divider_count_1Hz_reg[24]/Q
                         net (fo=4, routed)           0.101    -0.356    timestone/divider_count_1Hz[24]
    SLICE_X46Y95         LUT6 (Prop_lut6_I3_O)        0.045    -0.311 r  timestone/divider_count_1Hz[25]_i_1/O
                         net (fo=26, routed)          0.127    -0.184    timestone/divider_count_1Hz[25]_i_1_n_0
    SLICE_X47Y96         FDRE                                         r  timestone/divider_count_1Hz_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.837    -0.836    timestone/clk_5MHz
    SLICE_X47Y96         FDRE                                         r  timestone/divider_count_1Hz_reg[25]/C
                         clock pessimism              0.254    -0.582    
    SLICE_X47Y96         FDRE (Hold_fdre_C_R)        -0.018    -0.600    timestone/divider_count_1Hz_reg[25]
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 timestone/divider_count_1Hz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.311ns (56.421%)  route 0.240ns (43.579%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.565    -0.599    timestone/clk_5MHz
    SLICE_X46Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  timestone/divider_count_1Hz_reg[0]/Q
                         net (fo=3, routed)           0.240    -0.195    timestone/divider_count_1Hz[0]
    SLICE_X47Y90         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147    -0.048 r  timestone/divider_count_1Hz0_carry/O[0]
                         net (fo=1, routed)           0.000    -0.048    timestone/divider_count_1Hz0_carry_n_7
    SLICE_X47Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.836    -0.837    timestone/clk_5MHz
    SLICE_X47Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[1]/C
                         clock pessimism              0.251    -0.586    
    SLICE_X47Y90         FDRE (Hold_fdre_C_D)         0.105    -0.481    timestone/divider_count_1Hz_reg[1]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.048    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 timestone/divider_count_500Hz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_500Hz_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.368ns (65.813%)  route 0.191ns (34.187%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.565    -0.599    timestone/clk_5MHz
    SLICE_X48Y91         FDRE                                         r  timestone/divider_count_500Hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  timestone/divider_count_500Hz_reg[0]/Q
                         net (fo=3, routed)           0.191    -0.267    timestone/divider_count_500Hz[0]
    SLICE_X49Y91         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    -0.094 r  timestone/divider_count_500Hz0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.094    timestone/divider_count_500Hz0_carry_n_0
    SLICE_X49Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.040 r  timestone/divider_count_500Hz0_carry__0/O[0]
                         net (fo=1, routed)           0.000    -0.040    timestone/data0[5]
    SLICE_X49Y92         FDRE                                         r  timestone/divider_count_500Hz_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.836    -0.837    timestone/clk_5MHz
    SLICE_X49Y92         FDRE                                         r  timestone/divider_count_500Hz_reg[5]/C
                         clock pessimism              0.254    -0.583    
    SLICE_X49Y92         FDRE (Hold_fdre_C_D)         0.105    -0.478    timestone/divider_count_500Hz_reg[5]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.040    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 timestone/divider_count_1Hz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.209ns (36.905%)  route 0.357ns (63.095%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.565    -0.599    timestone/clk_5MHz
    SLICE_X46Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.164    -0.435 f  timestone/divider_count_1Hz_reg[0]/Q
                         net (fo=3, routed)           0.357    -0.078    timestone/divider_count_1Hz[0]
    SLICE_X46Y90         LUT1 (Prop_lut1_I0_O)        0.045    -0.033 r  timestone/divider_count_1Hz[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.033    timestone/divider_count_1Hz[0]_i_1_n_0
    SLICE_X46Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.836    -0.837    timestone/clk_5MHz
    SLICE_X46Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[0]/C
                         clock pessimism              0.238    -0.599    
    SLICE_X46Y90         FDRE (Hold_fdre_C_D)         0.120    -0.479    timestone/divider_count_1Hz_reg[0]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.033    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 timestone/divider_count_500Hz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_500Hz_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.379ns (66.473%)  route 0.191ns (33.527%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.565    -0.599    timestone/clk_5MHz
    SLICE_X48Y91         FDRE                                         r  timestone/divider_count_500Hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  timestone/divider_count_500Hz_reg[0]/Q
                         net (fo=3, routed)           0.191    -0.267    timestone/divider_count_500Hz[0]
    SLICE_X49Y91         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    -0.094 r  timestone/divider_count_500Hz0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.094    timestone/divider_count_500Hz0_carry_n_0
    SLICE_X49Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.029 r  timestone/divider_count_500Hz0_carry__0/O[2]
                         net (fo=1, routed)           0.000    -0.029    timestone/data0[7]
    SLICE_X49Y92         FDSE                                         r  timestone/divider_count_500Hz_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.836    -0.837    timestone/clk_5MHz
    SLICE_X49Y92         FDSE                                         r  timestone/divider_count_500Hz_reg[7]/C
                         clock pessimism              0.254    -0.583    
    SLICE_X49Y92         FDSE (Hold_fdse_C_D)         0.105    -0.478    timestone/divider_count_500Hz_reg[7]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 timestone/divider_count_1Hz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.331ns (57.947%)  route 0.240ns (42.053%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.565    -0.599    timestone/clk_5MHz
    SLICE_X46Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  timestone/divider_count_1Hz_reg[0]/Q
                         net (fo=3, routed)           0.240    -0.195    timestone/divider_count_1Hz[0]
    SLICE_X47Y90         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.167    -0.028 r  timestone/divider_count_1Hz0_carry/O[2]
                         net (fo=1, routed)           0.000    -0.028    timestone/divider_count_1Hz0_carry_n_5
    SLICE_X47Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.836    -0.837    timestone/clk_5MHz
    SLICE_X47Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[3]/C
                         clock pessimism              0.251    -0.586    
    SLICE_X47Y90         FDRE (Hold_fdre_C_D)         0.105    -0.481    timestone/divider_count_1Hz_reg[3]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.453    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   timestone/dormammu/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X46Y90     timestone/divider_count_1Hz_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         200.000     199.000    SLICE_X47Y92     timestone/divider_count_1Hz_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X47Y92     timestone/divider_count_1Hz_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X47Y92     timestone/divider_count_1Hz_reg[12]/C
Min Period        n/a     FDSE/C              n/a            1.000         200.000     199.000    SLICE_X47Y93     timestone/divider_count_1Hz_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X47Y93     timestone/divider_count_1Hz_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X47Y93     timestone/divider_count_1Hz_reg[16]/C
Min Period        n/a     FDSE/C              n/a            1.000         200.000     199.000    SLICE_X47Y94     timestone/divider_count_1Hz_reg[17]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X46Y90     timestone/divider_count_1Hz_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X47Y90     timestone/divider_count_1Hz_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X47Y90     timestone/divider_count_1Hz_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X47Y90     timestone/divider_count_1Hz_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X47Y90     timestone/divider_count_1Hz_reg[4]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X47Y92     timestone/divider_count_1Hz_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X47Y92     timestone/divider_count_1Hz_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X47Y92     timestone/divider_count_1Hz_reg[12]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X47Y93     timestone/divider_count_1Hz_reg[13]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X47Y93     timestone/divider_count_1Hz_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X46Y90     timestone/divider_count_1Hz_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X47Y92     timestone/divider_count_1Hz_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X47Y92     timestone/divider_count_1Hz_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X47Y92     timestone/divider_count_1Hz_reg[12]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X47Y93     timestone/divider_count_1Hz_reg[13]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X47Y93     timestone/divider_count_1Hz_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X47Y93     timestone/divider_count_1Hz_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X47Y93     timestone/divider_count_1Hz_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X47Y93     timestone/divider_count_1Hz_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X47Y93     timestone/divider_count_1Hz_reg[16]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { timestone/dormammu/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   timestone/dormammu/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  timestone/dormammu/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  timestone/dormammu/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  timestone/dormammu/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  timestone/dormammu/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  timestone/dormammu/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  timestone/dormammu/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  timestone/dormammu/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  timestone/dormammu/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  timestone/dormammu/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  timestone/dormammu/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      194.109ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.361ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             194.109ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.056ns  (logic 1.054ns (20.847%)  route 4.002ns (79.153%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 198.491 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.632    -0.908    timestone/clk_5MHz
    SLICE_X47Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.452 f  timestone/divider_count_1Hz_reg[2]/Q
                         net (fo=3, routed)           1.578     1.126    timestone/divider_count_1Hz[2]
    SLICE_X46Y90         LUT4 (Prop_lut4_I0_O)        0.146     1.272 f  timestone/divider_count_1Hz[25]_i_6/O
                         net (fo=1, routed)           0.665     1.937    timestone/divider_count_1Hz[25]_i_6_n_0
    SLICE_X46Y91         LUT5 (Prop_lut5_I4_O)        0.328     2.265 f  timestone/divider_count_1Hz[25]_i_3/O
                         net (fo=2, routed)           0.939     3.204    timestone/divider_count_1Hz[25]_i_3_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I1_O)        0.124     3.328 r  timestone/divider_count_1Hz[25]_i_1/O
                         net (fo=26, routed)          0.820     4.148    timestone/divider_count_1Hz[25]_i_1_n_0
    SLICE_X46Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.511   198.491    timestone/clk_5MHz
    SLICE_X46Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[0]/C
                         clock pessimism              0.579   199.070    
                         clock uncertainty           -0.289   198.781    
    SLICE_X46Y90         FDRE (Setup_fdre_C_R)       -0.524   198.257    timestone/divider_count_1Hz_reg[0]
  -------------------------------------------------------------------
                         required time                        198.257    
                         arrival time                          -4.148    
  -------------------------------------------------------------------
                         slack                                194.109    

Slack (MET) :             194.226ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.056ns  (logic 1.054ns (20.847%)  route 4.002ns (79.153%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 198.491 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.632    -0.908    timestone/clk_5MHz
    SLICE_X47Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.452 f  timestone/divider_count_1Hz_reg[2]/Q
                         net (fo=3, routed)           1.578     1.126    timestone/divider_count_1Hz[2]
    SLICE_X46Y90         LUT4 (Prop_lut4_I0_O)        0.146     1.272 f  timestone/divider_count_1Hz[25]_i_6/O
                         net (fo=1, routed)           0.665     1.937    timestone/divider_count_1Hz[25]_i_6_n_0
    SLICE_X46Y91         LUT5 (Prop_lut5_I4_O)        0.328     2.265 f  timestone/divider_count_1Hz[25]_i_3/O
                         net (fo=2, routed)           0.939     3.204    timestone/divider_count_1Hz[25]_i_3_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I1_O)        0.124     3.328 r  timestone/divider_count_1Hz[25]_i_1/O
                         net (fo=26, routed)          0.820     4.148    timestone/divider_count_1Hz[25]_i_1_n_0
    SLICE_X47Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.511   198.491    timestone/clk_5MHz
    SLICE_X47Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[1]/C
                         clock pessimism              0.601   199.092    
                         clock uncertainty           -0.289   198.803    
    SLICE_X47Y90         FDRE (Setup_fdre_C_R)       -0.429   198.374    timestone/divider_count_1Hz_reg[1]
  -------------------------------------------------------------------
                         required time                        198.374    
                         arrival time                          -4.148    
  -------------------------------------------------------------------
                         slack                                194.226    

Slack (MET) :             194.226ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.056ns  (logic 1.054ns (20.847%)  route 4.002ns (79.153%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 198.491 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.632    -0.908    timestone/clk_5MHz
    SLICE_X47Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.452 f  timestone/divider_count_1Hz_reg[2]/Q
                         net (fo=3, routed)           1.578     1.126    timestone/divider_count_1Hz[2]
    SLICE_X46Y90         LUT4 (Prop_lut4_I0_O)        0.146     1.272 f  timestone/divider_count_1Hz[25]_i_6/O
                         net (fo=1, routed)           0.665     1.937    timestone/divider_count_1Hz[25]_i_6_n_0
    SLICE_X46Y91         LUT5 (Prop_lut5_I4_O)        0.328     2.265 f  timestone/divider_count_1Hz[25]_i_3/O
                         net (fo=2, routed)           0.939     3.204    timestone/divider_count_1Hz[25]_i_3_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I1_O)        0.124     3.328 r  timestone/divider_count_1Hz[25]_i_1/O
                         net (fo=26, routed)          0.820     4.148    timestone/divider_count_1Hz[25]_i_1_n_0
    SLICE_X47Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.511   198.491    timestone/clk_5MHz
    SLICE_X47Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/C
                         clock pessimism              0.601   199.092    
                         clock uncertainty           -0.289   198.803    
    SLICE_X47Y90         FDRE (Setup_fdre_C_R)       -0.429   198.374    timestone/divider_count_1Hz_reg[2]
  -------------------------------------------------------------------
                         required time                        198.374    
                         arrival time                          -4.148    
  -------------------------------------------------------------------
                         slack                                194.226    

Slack (MET) :             194.226ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.056ns  (logic 1.054ns (20.847%)  route 4.002ns (79.153%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 198.491 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.632    -0.908    timestone/clk_5MHz
    SLICE_X47Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.452 f  timestone/divider_count_1Hz_reg[2]/Q
                         net (fo=3, routed)           1.578     1.126    timestone/divider_count_1Hz[2]
    SLICE_X46Y90         LUT4 (Prop_lut4_I0_O)        0.146     1.272 f  timestone/divider_count_1Hz[25]_i_6/O
                         net (fo=1, routed)           0.665     1.937    timestone/divider_count_1Hz[25]_i_6_n_0
    SLICE_X46Y91         LUT5 (Prop_lut5_I4_O)        0.328     2.265 f  timestone/divider_count_1Hz[25]_i_3/O
                         net (fo=2, routed)           0.939     3.204    timestone/divider_count_1Hz[25]_i_3_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I1_O)        0.124     3.328 r  timestone/divider_count_1Hz[25]_i_1/O
                         net (fo=26, routed)          0.820     4.148    timestone/divider_count_1Hz[25]_i_1_n_0
    SLICE_X47Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.511   198.491    timestone/clk_5MHz
    SLICE_X47Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[3]/C
                         clock pessimism              0.601   199.092    
                         clock uncertainty           -0.289   198.803    
    SLICE_X47Y90         FDRE (Setup_fdre_C_R)       -0.429   198.374    timestone/divider_count_1Hz_reg[3]
  -------------------------------------------------------------------
                         required time                        198.374    
                         arrival time                          -4.148    
  -------------------------------------------------------------------
                         slack                                194.226    

Slack (MET) :             194.226ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.056ns  (logic 1.054ns (20.847%)  route 4.002ns (79.153%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 198.491 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.632    -0.908    timestone/clk_5MHz
    SLICE_X47Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.452 f  timestone/divider_count_1Hz_reg[2]/Q
                         net (fo=3, routed)           1.578     1.126    timestone/divider_count_1Hz[2]
    SLICE_X46Y90         LUT4 (Prop_lut4_I0_O)        0.146     1.272 f  timestone/divider_count_1Hz[25]_i_6/O
                         net (fo=1, routed)           0.665     1.937    timestone/divider_count_1Hz[25]_i_6_n_0
    SLICE_X46Y91         LUT5 (Prop_lut5_I4_O)        0.328     2.265 f  timestone/divider_count_1Hz[25]_i_3/O
                         net (fo=2, routed)           0.939     3.204    timestone/divider_count_1Hz[25]_i_3_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I1_O)        0.124     3.328 r  timestone/divider_count_1Hz[25]_i_1/O
                         net (fo=26, routed)          0.820     4.148    timestone/divider_count_1Hz[25]_i_1_n_0
    SLICE_X47Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.511   198.491    timestone/clk_5MHz
    SLICE_X47Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[4]/C
                         clock pessimism              0.601   199.092    
                         clock uncertainty           -0.289   198.803    
    SLICE_X47Y90         FDRE (Setup_fdre_C_R)       -0.429   198.374    timestone/divider_count_1Hz_reg[4]
  -------------------------------------------------------------------
                         required time                        198.374    
                         arrival time                          -4.148    
  -------------------------------------------------------------------
                         slack                                194.226    

Slack (MET) :             194.301ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.956ns  (logic 1.054ns (21.266%)  route 3.902ns (78.734%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.632    -0.908    timestone/clk_5MHz
    SLICE_X47Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.452 f  timestone/divider_count_1Hz_reg[2]/Q
                         net (fo=3, routed)           1.578     1.126    timestone/divider_count_1Hz[2]
    SLICE_X46Y90         LUT4 (Prop_lut4_I0_O)        0.146     1.272 f  timestone/divider_count_1Hz[25]_i_6/O
                         net (fo=1, routed)           0.665     1.937    timestone/divider_count_1Hz[25]_i_6_n_0
    SLICE_X46Y91         LUT5 (Prop_lut5_I4_O)        0.328     2.265 f  timestone/divider_count_1Hz[25]_i_3/O
                         net (fo=2, routed)           0.939     3.204    timestone/divider_count_1Hz[25]_i_3_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I1_O)        0.124     3.328 r  timestone/divider_count_1Hz[25]_i_1/O
                         net (fo=26, routed)          0.721     4.049    timestone/divider_count_1Hz[25]_i_1_n_0
    SLICE_X47Y91         FDSE                                         r  timestone/divider_count_1Hz_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.512   198.492    timestone/clk_5MHz
    SLICE_X47Y91         FDSE                                         r  timestone/divider_count_1Hz_reg[5]/C
                         clock pessimism              0.576   199.068    
                         clock uncertainty           -0.289   198.779    
    SLICE_X47Y91         FDSE (Setup_fdse_C_S)       -0.429   198.350    timestone/divider_count_1Hz_reg[5]
  -------------------------------------------------------------------
                         required time                        198.350    
                         arrival time                          -4.049    
  -------------------------------------------------------------------
                         slack                                194.301    

Slack (MET) :             194.301ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.956ns  (logic 1.054ns (21.266%)  route 3.902ns (78.734%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.632    -0.908    timestone/clk_5MHz
    SLICE_X47Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.452 f  timestone/divider_count_1Hz_reg[2]/Q
                         net (fo=3, routed)           1.578     1.126    timestone/divider_count_1Hz[2]
    SLICE_X46Y90         LUT4 (Prop_lut4_I0_O)        0.146     1.272 f  timestone/divider_count_1Hz[25]_i_6/O
                         net (fo=1, routed)           0.665     1.937    timestone/divider_count_1Hz[25]_i_6_n_0
    SLICE_X46Y91         LUT5 (Prop_lut5_I4_O)        0.328     2.265 f  timestone/divider_count_1Hz[25]_i_3/O
                         net (fo=2, routed)           0.939     3.204    timestone/divider_count_1Hz[25]_i_3_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I1_O)        0.124     3.328 r  timestone/divider_count_1Hz[25]_i_1/O
                         net (fo=26, routed)          0.721     4.049    timestone/divider_count_1Hz[25]_i_1_n_0
    SLICE_X47Y91         FDRE                                         r  timestone/divider_count_1Hz_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.512   198.492    timestone/clk_5MHz
    SLICE_X47Y91         FDRE                                         r  timestone/divider_count_1Hz_reg[6]/C
                         clock pessimism              0.576   199.068    
                         clock uncertainty           -0.289   198.779    
    SLICE_X47Y91         FDRE (Setup_fdre_C_R)       -0.429   198.350    timestone/divider_count_1Hz_reg[6]
  -------------------------------------------------------------------
                         required time                        198.350    
                         arrival time                          -4.049    
  -------------------------------------------------------------------
                         slack                                194.301    

Slack (MET) :             194.301ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.956ns  (logic 1.054ns (21.266%)  route 3.902ns (78.734%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.632    -0.908    timestone/clk_5MHz
    SLICE_X47Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.452 f  timestone/divider_count_1Hz_reg[2]/Q
                         net (fo=3, routed)           1.578     1.126    timestone/divider_count_1Hz[2]
    SLICE_X46Y90         LUT4 (Prop_lut4_I0_O)        0.146     1.272 f  timestone/divider_count_1Hz[25]_i_6/O
                         net (fo=1, routed)           0.665     1.937    timestone/divider_count_1Hz[25]_i_6_n_0
    SLICE_X46Y91         LUT5 (Prop_lut5_I4_O)        0.328     2.265 f  timestone/divider_count_1Hz[25]_i_3/O
                         net (fo=2, routed)           0.939     3.204    timestone/divider_count_1Hz[25]_i_3_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I1_O)        0.124     3.328 r  timestone/divider_count_1Hz[25]_i_1/O
                         net (fo=26, routed)          0.721     4.049    timestone/divider_count_1Hz[25]_i_1_n_0
    SLICE_X47Y91         FDSE                                         r  timestone/divider_count_1Hz_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.512   198.492    timestone/clk_5MHz
    SLICE_X47Y91         FDSE                                         r  timestone/divider_count_1Hz_reg[7]/C
                         clock pessimism              0.576   199.068    
                         clock uncertainty           -0.289   198.779    
    SLICE_X47Y91         FDSE (Setup_fdse_C_S)       -0.429   198.350    timestone/divider_count_1Hz_reg[7]
  -------------------------------------------------------------------
                         required time                        198.350    
                         arrival time                          -4.049    
  -------------------------------------------------------------------
                         slack                                194.301    

Slack (MET) :             194.301ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.956ns  (logic 1.054ns (21.266%)  route 3.902ns (78.734%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.632    -0.908    timestone/clk_5MHz
    SLICE_X47Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.452 f  timestone/divider_count_1Hz_reg[2]/Q
                         net (fo=3, routed)           1.578     1.126    timestone/divider_count_1Hz[2]
    SLICE_X46Y90         LUT4 (Prop_lut4_I0_O)        0.146     1.272 f  timestone/divider_count_1Hz[25]_i_6/O
                         net (fo=1, routed)           0.665     1.937    timestone/divider_count_1Hz[25]_i_6_n_0
    SLICE_X46Y91         LUT5 (Prop_lut5_I4_O)        0.328     2.265 f  timestone/divider_count_1Hz[25]_i_3/O
                         net (fo=2, routed)           0.939     3.204    timestone/divider_count_1Hz[25]_i_3_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I1_O)        0.124     3.328 r  timestone/divider_count_1Hz[25]_i_1/O
                         net (fo=26, routed)          0.721     4.049    timestone/divider_count_1Hz[25]_i_1_n_0
    SLICE_X47Y91         FDSE                                         r  timestone/divider_count_1Hz_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.512   198.492    timestone/clk_5MHz
    SLICE_X47Y91         FDSE                                         r  timestone/divider_count_1Hz_reg[8]/C
                         clock pessimism              0.576   199.068    
                         clock uncertainty           -0.289   198.779    
    SLICE_X47Y91         FDSE (Setup_fdse_C_S)       -0.429   198.350    timestone/divider_count_1Hz_reg[8]
  -------------------------------------------------------------------
                         required time                        198.350    
                         arrival time                          -4.049    
  -------------------------------------------------------------------
                         slack                                194.301    

Slack (MET) :             194.350ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.907ns  (logic 1.054ns (21.478%)  route 3.853ns (78.522%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.632    -0.908    timestone/clk_5MHz
    SLICE_X47Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.452 f  timestone/divider_count_1Hz_reg[2]/Q
                         net (fo=3, routed)           1.578     1.126    timestone/divider_count_1Hz[2]
    SLICE_X46Y90         LUT4 (Prop_lut4_I0_O)        0.146     1.272 f  timestone/divider_count_1Hz[25]_i_6/O
                         net (fo=1, routed)           0.665     1.937    timestone/divider_count_1Hz[25]_i_6_n_0
    SLICE_X46Y91         LUT5 (Prop_lut5_I4_O)        0.328     2.265 f  timestone/divider_count_1Hz[25]_i_3/O
                         net (fo=2, routed)           0.939     3.204    timestone/divider_count_1Hz[25]_i_3_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I1_O)        0.124     3.328 r  timestone/divider_count_1Hz[25]_i_1/O
                         net (fo=26, routed)          0.672     4.000    timestone/divider_count_1Hz[25]_i_1_n_0
    SLICE_X47Y92         FDSE                                         r  timestone/divider_count_1Hz_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.512   198.492    timestone/clk_5MHz
    SLICE_X47Y92         FDSE                                         r  timestone/divider_count_1Hz_reg[10]/C
                         clock pessimism              0.576   199.068    
                         clock uncertainty           -0.289   198.779    
    SLICE_X47Y92         FDSE (Setup_fdse_C_S)       -0.429   198.350    timestone/divider_count_1Hz_reg[10]
  -------------------------------------------------------------------
                         required time                        198.350    
                         arrival time                          -4.000    
  -------------------------------------------------------------------
                         slack                                194.350    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 timestone/divider_count_500Hz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_500Hz_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.288ns (60.105%)  route 0.191ns (39.895%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.565    -0.599    timestone/clk_5MHz
    SLICE_X48Y91         FDRE                                         r  timestone/divider_count_500Hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  timestone/divider_count_500Hz_reg[0]/Q
                         net (fo=3, routed)           0.191    -0.267    timestone/divider_count_500Hz[0]
    SLICE_X49Y91         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147    -0.120 r  timestone/divider_count_500Hz0_carry/O[0]
                         net (fo=1, routed)           0.000    -0.120    timestone/data0[1]
    SLICE_X49Y91         FDRE                                         r  timestone/divider_count_500Hz_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.836    -0.837    timestone/clk_5MHz
    SLICE_X49Y91         FDRE                                         r  timestone/divider_count_500Hz_reg[1]/C
                         clock pessimism              0.251    -0.586    
    SLICE_X49Y91         FDRE (Hold_fdre_C_D)         0.105    -0.481    timestone/divider_count_500Hz_reg[1]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 timestone/divider_count_500Hz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_500Hz_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.308ns (61.704%)  route 0.191ns (38.296%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.565    -0.599    timestone/clk_5MHz
    SLICE_X48Y91         FDRE                                         r  timestone/divider_count_500Hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  timestone/divider_count_500Hz_reg[0]/Q
                         net (fo=3, routed)           0.191    -0.267    timestone/divider_count_500Hz[0]
    SLICE_X49Y91         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.167    -0.100 r  timestone/divider_count_500Hz0_carry/O[2]
                         net (fo=1, routed)           0.000    -0.100    timestone/data0[3]
    SLICE_X49Y91         FDSE                                         r  timestone/divider_count_500Hz_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.836    -0.837    timestone/clk_5MHz
    SLICE_X49Y91         FDSE                                         r  timestone/divider_count_500Hz_reg[3]/C
                         clock pessimism              0.251    -0.586    
    SLICE_X49Y91         FDSE (Hold_fdse_C_D)         0.105    -0.481    timestone/divider_count_500Hz_reg[3]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 timestone/divider_count_500Hz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_500Hz_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.316ns (62.308%)  route 0.191ns (37.692%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.565    -0.599    timestone/clk_5MHz
    SLICE_X48Y91         FDRE                                         r  timestone/divider_count_500Hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  timestone/divider_count_500Hz_reg[0]/Q
                         net (fo=3, routed)           0.191    -0.267    timestone/divider_count_500Hz[0]
    SLICE_X49Y91         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.175    -0.092 r  timestone/divider_count_500Hz0_carry/O[1]
                         net (fo=1, routed)           0.000    -0.092    timestone/data0[2]
    SLICE_X49Y91         FDRE                                         r  timestone/divider_count_500Hz_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.836    -0.837    timestone/clk_5MHz
    SLICE_X49Y91         FDRE                                         r  timestone/divider_count_500Hz_reg[2]/C
                         clock pessimism              0.251    -0.586    
    SLICE_X49Y91         FDRE (Hold_fdre_C_D)         0.105    -0.481    timestone/divider_count_500Hz_reg[2]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 timestone/divider_count_500Hz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_500Hz_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.330ns (63.320%)  route 0.191ns (36.680%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.565    -0.599    timestone/clk_5MHz
    SLICE_X48Y91         FDRE                                         r  timestone/divider_count_500Hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  timestone/divider_count_500Hz_reg[0]/Q
                         net (fo=3, routed)           0.191    -0.267    timestone/divider_count_500Hz[0]
    SLICE_X49Y91         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.189    -0.078 r  timestone/divider_count_500Hz0_carry/O[3]
                         net (fo=1, routed)           0.000    -0.078    timestone/data0[4]
    SLICE_X49Y91         FDRE                                         r  timestone/divider_count_500Hz_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.836    -0.837    timestone/clk_5MHz
    SLICE_X49Y91         FDRE                                         r  timestone/divider_count_500Hz_reg[4]/C
                         clock pessimism              0.251    -0.586    
    SLICE_X49Y91         FDRE (Hold_fdre_C_D)         0.105    -0.481    timestone/divider_count_500Hz_reg[4]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 timestone/divider_count_1Hz_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.186ns (44.871%)  route 0.229ns (55.129%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.566    -0.598    timestone/clk_5MHz
    SLICE_X47Y95         FDRE                                         r  timestone/divider_count_1Hz_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.457 f  timestone/divider_count_1Hz_reg[24]/Q
                         net (fo=4, routed)           0.101    -0.356    timestone/divider_count_1Hz[24]
    SLICE_X46Y95         LUT6 (Prop_lut6_I3_O)        0.045    -0.311 r  timestone/divider_count_1Hz[25]_i_1/O
                         net (fo=26, routed)          0.127    -0.184    timestone/divider_count_1Hz[25]_i_1_n_0
    SLICE_X47Y96         FDRE                                         r  timestone/divider_count_1Hz_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.837    -0.836    timestone/clk_5MHz
    SLICE_X47Y96         FDRE                                         r  timestone/divider_count_1Hz_reg[25]/C
                         clock pessimism              0.254    -0.582    
    SLICE_X47Y96         FDRE (Hold_fdre_C_R)        -0.018    -0.600    timestone/divider_count_1Hz_reg[25]
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 timestone/divider_count_1Hz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.311ns (56.421%)  route 0.240ns (43.579%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.565    -0.599    timestone/clk_5MHz
    SLICE_X46Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  timestone/divider_count_1Hz_reg[0]/Q
                         net (fo=3, routed)           0.240    -0.195    timestone/divider_count_1Hz[0]
    SLICE_X47Y90         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147    -0.048 r  timestone/divider_count_1Hz0_carry/O[0]
                         net (fo=1, routed)           0.000    -0.048    timestone/divider_count_1Hz0_carry_n_7
    SLICE_X47Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.836    -0.837    timestone/clk_5MHz
    SLICE_X47Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[1]/C
                         clock pessimism              0.251    -0.586    
    SLICE_X47Y90         FDRE (Hold_fdre_C_D)         0.105    -0.481    timestone/divider_count_1Hz_reg[1]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.048    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 timestone/divider_count_500Hz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_500Hz_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.368ns (65.813%)  route 0.191ns (34.187%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.565    -0.599    timestone/clk_5MHz
    SLICE_X48Y91         FDRE                                         r  timestone/divider_count_500Hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  timestone/divider_count_500Hz_reg[0]/Q
                         net (fo=3, routed)           0.191    -0.267    timestone/divider_count_500Hz[0]
    SLICE_X49Y91         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    -0.094 r  timestone/divider_count_500Hz0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.094    timestone/divider_count_500Hz0_carry_n_0
    SLICE_X49Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.040 r  timestone/divider_count_500Hz0_carry__0/O[0]
                         net (fo=1, routed)           0.000    -0.040    timestone/data0[5]
    SLICE_X49Y92         FDRE                                         r  timestone/divider_count_500Hz_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.836    -0.837    timestone/clk_5MHz
    SLICE_X49Y92         FDRE                                         r  timestone/divider_count_500Hz_reg[5]/C
                         clock pessimism              0.254    -0.583    
    SLICE_X49Y92         FDRE (Hold_fdre_C_D)         0.105    -0.478    timestone/divider_count_500Hz_reg[5]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.040    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 timestone/divider_count_1Hz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.209ns (36.905%)  route 0.357ns (63.095%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.565    -0.599    timestone/clk_5MHz
    SLICE_X46Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.164    -0.435 f  timestone/divider_count_1Hz_reg[0]/Q
                         net (fo=3, routed)           0.357    -0.078    timestone/divider_count_1Hz[0]
    SLICE_X46Y90         LUT1 (Prop_lut1_I0_O)        0.045    -0.033 r  timestone/divider_count_1Hz[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.033    timestone/divider_count_1Hz[0]_i_1_n_0
    SLICE_X46Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.836    -0.837    timestone/clk_5MHz
    SLICE_X46Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[0]/C
                         clock pessimism              0.238    -0.599    
    SLICE_X46Y90         FDRE (Hold_fdre_C_D)         0.120    -0.479    timestone/divider_count_1Hz_reg[0]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.033    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 timestone/divider_count_500Hz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_500Hz_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.379ns (66.473%)  route 0.191ns (33.527%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.565    -0.599    timestone/clk_5MHz
    SLICE_X48Y91         FDRE                                         r  timestone/divider_count_500Hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  timestone/divider_count_500Hz_reg[0]/Q
                         net (fo=3, routed)           0.191    -0.267    timestone/divider_count_500Hz[0]
    SLICE_X49Y91         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    -0.094 r  timestone/divider_count_500Hz0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.094    timestone/divider_count_500Hz0_carry_n_0
    SLICE_X49Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.029 r  timestone/divider_count_500Hz0_carry__0/O[2]
                         net (fo=1, routed)           0.000    -0.029    timestone/data0[7]
    SLICE_X49Y92         FDSE                                         r  timestone/divider_count_500Hz_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.836    -0.837    timestone/clk_5MHz
    SLICE_X49Y92         FDSE                                         r  timestone/divider_count_500Hz_reg[7]/C
                         clock pessimism              0.254    -0.583    
    SLICE_X49Y92         FDSE (Hold_fdse_C_D)         0.105    -0.478    timestone/divider_count_500Hz_reg[7]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 timestone/divider_count_1Hz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.331ns (57.947%)  route 0.240ns (42.053%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.565    -0.599    timestone/clk_5MHz
    SLICE_X46Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  timestone/divider_count_1Hz_reg[0]/Q
                         net (fo=3, routed)           0.240    -0.195    timestone/divider_count_1Hz[0]
    SLICE_X47Y90         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.167    -0.028 r  timestone/divider_count_1Hz0_carry/O[2]
                         net (fo=1, routed)           0.000    -0.028    timestone/divider_count_1Hz0_carry_n_5
    SLICE_X47Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.836    -0.837    timestone/clk_5MHz
    SLICE_X47Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[3]/C
                         clock pessimism              0.251    -0.586    
    SLICE_X47Y90         FDRE (Hold_fdre_C_D)         0.105    -0.481    timestone/divider_count_1Hz_reg[3]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.453    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   timestone/dormammu/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X46Y90     timestone/divider_count_1Hz_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         200.000     199.000    SLICE_X47Y92     timestone/divider_count_1Hz_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X47Y92     timestone/divider_count_1Hz_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X47Y92     timestone/divider_count_1Hz_reg[12]/C
Min Period        n/a     FDSE/C              n/a            1.000         200.000     199.000    SLICE_X47Y93     timestone/divider_count_1Hz_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X47Y93     timestone/divider_count_1Hz_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X47Y93     timestone/divider_count_1Hz_reg[16]/C
Min Period        n/a     FDSE/C              n/a            1.000         200.000     199.000    SLICE_X47Y94     timestone/divider_count_1Hz_reg[17]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X46Y90     timestone/divider_count_1Hz_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X47Y90     timestone/divider_count_1Hz_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X47Y90     timestone/divider_count_1Hz_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X47Y90     timestone/divider_count_1Hz_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X47Y90     timestone/divider_count_1Hz_reg[4]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X47Y92     timestone/divider_count_1Hz_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X47Y92     timestone/divider_count_1Hz_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X47Y92     timestone/divider_count_1Hz_reg[12]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X47Y93     timestone/divider_count_1Hz_reg[13]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X47Y93     timestone/divider_count_1Hz_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X46Y90     timestone/divider_count_1Hz_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X47Y92     timestone/divider_count_1Hz_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X47Y92     timestone/divider_count_1Hz_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X47Y92     timestone/divider_count_1Hz_reg[12]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X47Y93     timestone/divider_count_1Hz_reg[13]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X47Y93     timestone/divider_count_1Hz_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X47Y93     timestone/divider_count_1Hz_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X47Y93     timestone/divider_count_1Hz_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X47Y93     timestone/divider_count_1Hz_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X47Y93     timestone/divider_count_1Hz_reg[16]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { timestone/dormammu/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   timestone/dormammu/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  timestone/dormammu/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  timestone/dormammu/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  timestone/dormammu/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  timestone/dormammu/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      194.080ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             194.080ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.056ns  (logic 1.054ns (20.847%)  route 4.002ns (79.153%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 198.491 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.632    -0.908    timestone/clk_5MHz
    SLICE_X47Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.452 f  timestone/divider_count_1Hz_reg[2]/Q
                         net (fo=3, routed)           1.578     1.126    timestone/divider_count_1Hz[2]
    SLICE_X46Y90         LUT4 (Prop_lut4_I0_O)        0.146     1.272 f  timestone/divider_count_1Hz[25]_i_6/O
                         net (fo=1, routed)           0.665     1.937    timestone/divider_count_1Hz[25]_i_6_n_0
    SLICE_X46Y91         LUT5 (Prop_lut5_I4_O)        0.328     2.265 f  timestone/divider_count_1Hz[25]_i_3/O
                         net (fo=2, routed)           0.939     3.204    timestone/divider_count_1Hz[25]_i_3_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I1_O)        0.124     3.328 r  timestone/divider_count_1Hz[25]_i_1/O
                         net (fo=26, routed)          0.820     4.148    timestone/divider_count_1Hz[25]_i_1_n_0
    SLICE_X46Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.511   198.491    timestone/clk_5MHz
    SLICE_X46Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[0]/C
                         clock pessimism              0.579   199.070    
                         clock uncertainty           -0.318   198.753    
    SLICE_X46Y90         FDRE (Setup_fdre_C_R)       -0.524   198.229    timestone/divider_count_1Hz_reg[0]
  -------------------------------------------------------------------
                         required time                        198.229    
                         arrival time                          -4.148    
  -------------------------------------------------------------------
                         slack                                194.080    

Slack (MET) :             194.197ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.056ns  (logic 1.054ns (20.847%)  route 4.002ns (79.153%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 198.491 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.632    -0.908    timestone/clk_5MHz
    SLICE_X47Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.452 f  timestone/divider_count_1Hz_reg[2]/Q
                         net (fo=3, routed)           1.578     1.126    timestone/divider_count_1Hz[2]
    SLICE_X46Y90         LUT4 (Prop_lut4_I0_O)        0.146     1.272 f  timestone/divider_count_1Hz[25]_i_6/O
                         net (fo=1, routed)           0.665     1.937    timestone/divider_count_1Hz[25]_i_6_n_0
    SLICE_X46Y91         LUT5 (Prop_lut5_I4_O)        0.328     2.265 f  timestone/divider_count_1Hz[25]_i_3/O
                         net (fo=2, routed)           0.939     3.204    timestone/divider_count_1Hz[25]_i_3_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I1_O)        0.124     3.328 r  timestone/divider_count_1Hz[25]_i_1/O
                         net (fo=26, routed)          0.820     4.148    timestone/divider_count_1Hz[25]_i_1_n_0
    SLICE_X47Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.511   198.491    timestone/clk_5MHz
    SLICE_X47Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[1]/C
                         clock pessimism              0.601   199.092    
                         clock uncertainty           -0.318   198.775    
    SLICE_X47Y90         FDRE (Setup_fdre_C_R)       -0.429   198.346    timestone/divider_count_1Hz_reg[1]
  -------------------------------------------------------------------
                         required time                        198.346    
                         arrival time                          -4.148    
  -------------------------------------------------------------------
                         slack                                194.197    

Slack (MET) :             194.197ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.056ns  (logic 1.054ns (20.847%)  route 4.002ns (79.153%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 198.491 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.632    -0.908    timestone/clk_5MHz
    SLICE_X47Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.452 f  timestone/divider_count_1Hz_reg[2]/Q
                         net (fo=3, routed)           1.578     1.126    timestone/divider_count_1Hz[2]
    SLICE_X46Y90         LUT4 (Prop_lut4_I0_O)        0.146     1.272 f  timestone/divider_count_1Hz[25]_i_6/O
                         net (fo=1, routed)           0.665     1.937    timestone/divider_count_1Hz[25]_i_6_n_0
    SLICE_X46Y91         LUT5 (Prop_lut5_I4_O)        0.328     2.265 f  timestone/divider_count_1Hz[25]_i_3/O
                         net (fo=2, routed)           0.939     3.204    timestone/divider_count_1Hz[25]_i_3_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I1_O)        0.124     3.328 r  timestone/divider_count_1Hz[25]_i_1/O
                         net (fo=26, routed)          0.820     4.148    timestone/divider_count_1Hz[25]_i_1_n_0
    SLICE_X47Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.511   198.491    timestone/clk_5MHz
    SLICE_X47Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/C
                         clock pessimism              0.601   199.092    
                         clock uncertainty           -0.318   198.775    
    SLICE_X47Y90         FDRE (Setup_fdre_C_R)       -0.429   198.346    timestone/divider_count_1Hz_reg[2]
  -------------------------------------------------------------------
                         required time                        198.346    
                         arrival time                          -4.148    
  -------------------------------------------------------------------
                         slack                                194.197    

Slack (MET) :             194.197ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.056ns  (logic 1.054ns (20.847%)  route 4.002ns (79.153%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 198.491 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.632    -0.908    timestone/clk_5MHz
    SLICE_X47Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.452 f  timestone/divider_count_1Hz_reg[2]/Q
                         net (fo=3, routed)           1.578     1.126    timestone/divider_count_1Hz[2]
    SLICE_X46Y90         LUT4 (Prop_lut4_I0_O)        0.146     1.272 f  timestone/divider_count_1Hz[25]_i_6/O
                         net (fo=1, routed)           0.665     1.937    timestone/divider_count_1Hz[25]_i_6_n_0
    SLICE_X46Y91         LUT5 (Prop_lut5_I4_O)        0.328     2.265 f  timestone/divider_count_1Hz[25]_i_3/O
                         net (fo=2, routed)           0.939     3.204    timestone/divider_count_1Hz[25]_i_3_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I1_O)        0.124     3.328 r  timestone/divider_count_1Hz[25]_i_1/O
                         net (fo=26, routed)          0.820     4.148    timestone/divider_count_1Hz[25]_i_1_n_0
    SLICE_X47Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.511   198.491    timestone/clk_5MHz
    SLICE_X47Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[3]/C
                         clock pessimism              0.601   199.092    
                         clock uncertainty           -0.318   198.775    
    SLICE_X47Y90         FDRE (Setup_fdre_C_R)       -0.429   198.346    timestone/divider_count_1Hz_reg[3]
  -------------------------------------------------------------------
                         required time                        198.346    
                         arrival time                          -4.148    
  -------------------------------------------------------------------
                         slack                                194.197    

Slack (MET) :             194.197ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.056ns  (logic 1.054ns (20.847%)  route 4.002ns (79.153%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 198.491 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.632    -0.908    timestone/clk_5MHz
    SLICE_X47Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.452 f  timestone/divider_count_1Hz_reg[2]/Q
                         net (fo=3, routed)           1.578     1.126    timestone/divider_count_1Hz[2]
    SLICE_X46Y90         LUT4 (Prop_lut4_I0_O)        0.146     1.272 f  timestone/divider_count_1Hz[25]_i_6/O
                         net (fo=1, routed)           0.665     1.937    timestone/divider_count_1Hz[25]_i_6_n_0
    SLICE_X46Y91         LUT5 (Prop_lut5_I4_O)        0.328     2.265 f  timestone/divider_count_1Hz[25]_i_3/O
                         net (fo=2, routed)           0.939     3.204    timestone/divider_count_1Hz[25]_i_3_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I1_O)        0.124     3.328 r  timestone/divider_count_1Hz[25]_i_1/O
                         net (fo=26, routed)          0.820     4.148    timestone/divider_count_1Hz[25]_i_1_n_0
    SLICE_X47Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.511   198.491    timestone/clk_5MHz
    SLICE_X47Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[4]/C
                         clock pessimism              0.601   199.092    
                         clock uncertainty           -0.318   198.775    
    SLICE_X47Y90         FDRE (Setup_fdre_C_R)       -0.429   198.346    timestone/divider_count_1Hz_reg[4]
  -------------------------------------------------------------------
                         required time                        198.346    
                         arrival time                          -4.148    
  -------------------------------------------------------------------
                         slack                                194.197    

Slack (MET) :             194.273ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.956ns  (logic 1.054ns (21.266%)  route 3.902ns (78.734%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.632    -0.908    timestone/clk_5MHz
    SLICE_X47Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.452 f  timestone/divider_count_1Hz_reg[2]/Q
                         net (fo=3, routed)           1.578     1.126    timestone/divider_count_1Hz[2]
    SLICE_X46Y90         LUT4 (Prop_lut4_I0_O)        0.146     1.272 f  timestone/divider_count_1Hz[25]_i_6/O
                         net (fo=1, routed)           0.665     1.937    timestone/divider_count_1Hz[25]_i_6_n_0
    SLICE_X46Y91         LUT5 (Prop_lut5_I4_O)        0.328     2.265 f  timestone/divider_count_1Hz[25]_i_3/O
                         net (fo=2, routed)           0.939     3.204    timestone/divider_count_1Hz[25]_i_3_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I1_O)        0.124     3.328 r  timestone/divider_count_1Hz[25]_i_1/O
                         net (fo=26, routed)          0.721     4.049    timestone/divider_count_1Hz[25]_i_1_n_0
    SLICE_X47Y91         FDSE                                         r  timestone/divider_count_1Hz_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.512   198.492    timestone/clk_5MHz
    SLICE_X47Y91         FDSE                                         r  timestone/divider_count_1Hz_reg[5]/C
                         clock pessimism              0.576   199.068    
                         clock uncertainty           -0.318   198.751    
    SLICE_X47Y91         FDSE (Setup_fdse_C_S)       -0.429   198.322    timestone/divider_count_1Hz_reg[5]
  -------------------------------------------------------------------
                         required time                        198.322    
                         arrival time                          -4.049    
  -------------------------------------------------------------------
                         slack                                194.273    

Slack (MET) :             194.273ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.956ns  (logic 1.054ns (21.266%)  route 3.902ns (78.734%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.632    -0.908    timestone/clk_5MHz
    SLICE_X47Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.452 f  timestone/divider_count_1Hz_reg[2]/Q
                         net (fo=3, routed)           1.578     1.126    timestone/divider_count_1Hz[2]
    SLICE_X46Y90         LUT4 (Prop_lut4_I0_O)        0.146     1.272 f  timestone/divider_count_1Hz[25]_i_6/O
                         net (fo=1, routed)           0.665     1.937    timestone/divider_count_1Hz[25]_i_6_n_0
    SLICE_X46Y91         LUT5 (Prop_lut5_I4_O)        0.328     2.265 f  timestone/divider_count_1Hz[25]_i_3/O
                         net (fo=2, routed)           0.939     3.204    timestone/divider_count_1Hz[25]_i_3_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I1_O)        0.124     3.328 r  timestone/divider_count_1Hz[25]_i_1/O
                         net (fo=26, routed)          0.721     4.049    timestone/divider_count_1Hz[25]_i_1_n_0
    SLICE_X47Y91         FDRE                                         r  timestone/divider_count_1Hz_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.512   198.492    timestone/clk_5MHz
    SLICE_X47Y91         FDRE                                         r  timestone/divider_count_1Hz_reg[6]/C
                         clock pessimism              0.576   199.068    
                         clock uncertainty           -0.318   198.751    
    SLICE_X47Y91         FDRE (Setup_fdre_C_R)       -0.429   198.322    timestone/divider_count_1Hz_reg[6]
  -------------------------------------------------------------------
                         required time                        198.322    
                         arrival time                          -4.049    
  -------------------------------------------------------------------
                         slack                                194.273    

Slack (MET) :             194.273ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.956ns  (logic 1.054ns (21.266%)  route 3.902ns (78.734%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.632    -0.908    timestone/clk_5MHz
    SLICE_X47Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.452 f  timestone/divider_count_1Hz_reg[2]/Q
                         net (fo=3, routed)           1.578     1.126    timestone/divider_count_1Hz[2]
    SLICE_X46Y90         LUT4 (Prop_lut4_I0_O)        0.146     1.272 f  timestone/divider_count_1Hz[25]_i_6/O
                         net (fo=1, routed)           0.665     1.937    timestone/divider_count_1Hz[25]_i_6_n_0
    SLICE_X46Y91         LUT5 (Prop_lut5_I4_O)        0.328     2.265 f  timestone/divider_count_1Hz[25]_i_3/O
                         net (fo=2, routed)           0.939     3.204    timestone/divider_count_1Hz[25]_i_3_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I1_O)        0.124     3.328 r  timestone/divider_count_1Hz[25]_i_1/O
                         net (fo=26, routed)          0.721     4.049    timestone/divider_count_1Hz[25]_i_1_n_0
    SLICE_X47Y91         FDSE                                         r  timestone/divider_count_1Hz_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.512   198.492    timestone/clk_5MHz
    SLICE_X47Y91         FDSE                                         r  timestone/divider_count_1Hz_reg[7]/C
                         clock pessimism              0.576   199.068    
                         clock uncertainty           -0.318   198.751    
    SLICE_X47Y91         FDSE (Setup_fdse_C_S)       -0.429   198.322    timestone/divider_count_1Hz_reg[7]
  -------------------------------------------------------------------
                         required time                        198.322    
                         arrival time                          -4.049    
  -------------------------------------------------------------------
                         slack                                194.273    

Slack (MET) :             194.273ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.956ns  (logic 1.054ns (21.266%)  route 3.902ns (78.734%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.632    -0.908    timestone/clk_5MHz
    SLICE_X47Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.452 f  timestone/divider_count_1Hz_reg[2]/Q
                         net (fo=3, routed)           1.578     1.126    timestone/divider_count_1Hz[2]
    SLICE_X46Y90         LUT4 (Prop_lut4_I0_O)        0.146     1.272 f  timestone/divider_count_1Hz[25]_i_6/O
                         net (fo=1, routed)           0.665     1.937    timestone/divider_count_1Hz[25]_i_6_n_0
    SLICE_X46Y91         LUT5 (Prop_lut5_I4_O)        0.328     2.265 f  timestone/divider_count_1Hz[25]_i_3/O
                         net (fo=2, routed)           0.939     3.204    timestone/divider_count_1Hz[25]_i_3_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I1_O)        0.124     3.328 r  timestone/divider_count_1Hz[25]_i_1/O
                         net (fo=26, routed)          0.721     4.049    timestone/divider_count_1Hz[25]_i_1_n_0
    SLICE_X47Y91         FDSE                                         r  timestone/divider_count_1Hz_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.512   198.492    timestone/clk_5MHz
    SLICE_X47Y91         FDSE                                         r  timestone/divider_count_1Hz_reg[8]/C
                         clock pessimism              0.576   199.068    
                         clock uncertainty           -0.318   198.751    
    SLICE_X47Y91         FDSE (Setup_fdse_C_S)       -0.429   198.322    timestone/divider_count_1Hz_reg[8]
  -------------------------------------------------------------------
                         required time                        198.322    
                         arrival time                          -4.049    
  -------------------------------------------------------------------
                         slack                                194.273    

Slack (MET) :             194.322ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.907ns  (logic 1.054ns (21.478%)  route 3.853ns (78.522%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.632    -0.908    timestone/clk_5MHz
    SLICE_X47Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.452 f  timestone/divider_count_1Hz_reg[2]/Q
                         net (fo=3, routed)           1.578     1.126    timestone/divider_count_1Hz[2]
    SLICE_X46Y90         LUT4 (Prop_lut4_I0_O)        0.146     1.272 f  timestone/divider_count_1Hz[25]_i_6/O
                         net (fo=1, routed)           0.665     1.937    timestone/divider_count_1Hz[25]_i_6_n_0
    SLICE_X46Y91         LUT5 (Prop_lut5_I4_O)        0.328     2.265 f  timestone/divider_count_1Hz[25]_i_3/O
                         net (fo=2, routed)           0.939     3.204    timestone/divider_count_1Hz[25]_i_3_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I1_O)        0.124     3.328 r  timestone/divider_count_1Hz[25]_i_1/O
                         net (fo=26, routed)          0.672     4.000    timestone/divider_count_1Hz[25]_i_1_n_0
    SLICE_X47Y92         FDSE                                         r  timestone/divider_count_1Hz_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.512   198.492    timestone/clk_5MHz
    SLICE_X47Y92         FDSE                                         r  timestone/divider_count_1Hz_reg[10]/C
                         clock pessimism              0.576   199.068    
                         clock uncertainty           -0.318   198.751    
    SLICE_X47Y92         FDSE (Setup_fdse_C_S)       -0.429   198.322    timestone/divider_count_1Hz_reg[10]
  -------------------------------------------------------------------
                         required time                        198.322    
                         arrival time                          -4.000    
  -------------------------------------------------------------------
                         slack                                194.322    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 timestone/divider_count_500Hz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_500Hz_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.288ns (60.105%)  route 0.191ns (39.895%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.565    -0.599    timestone/clk_5MHz
    SLICE_X48Y91         FDRE                                         r  timestone/divider_count_500Hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  timestone/divider_count_500Hz_reg[0]/Q
                         net (fo=3, routed)           0.191    -0.267    timestone/divider_count_500Hz[0]
    SLICE_X49Y91         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147    -0.120 r  timestone/divider_count_500Hz0_carry/O[0]
                         net (fo=1, routed)           0.000    -0.120    timestone/data0[1]
    SLICE_X49Y91         FDRE                                         r  timestone/divider_count_500Hz_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.836    -0.837    timestone/clk_5MHz
    SLICE_X49Y91         FDRE                                         r  timestone/divider_count_500Hz_reg[1]/C
                         clock pessimism              0.251    -0.586    
                         clock uncertainty            0.318    -0.269    
    SLICE_X49Y91         FDRE (Hold_fdre_C_D)         0.105    -0.164    timestone/divider_count_500Hz_reg[1]
  -------------------------------------------------------------------
                         required time                          0.164    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 timestone/divider_count_500Hz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_500Hz_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.308ns (61.704%)  route 0.191ns (38.296%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.565    -0.599    timestone/clk_5MHz
    SLICE_X48Y91         FDRE                                         r  timestone/divider_count_500Hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  timestone/divider_count_500Hz_reg[0]/Q
                         net (fo=3, routed)           0.191    -0.267    timestone/divider_count_500Hz[0]
    SLICE_X49Y91         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.167    -0.100 r  timestone/divider_count_500Hz0_carry/O[2]
                         net (fo=1, routed)           0.000    -0.100    timestone/data0[3]
    SLICE_X49Y91         FDSE                                         r  timestone/divider_count_500Hz_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.836    -0.837    timestone/clk_5MHz
    SLICE_X49Y91         FDSE                                         r  timestone/divider_count_500Hz_reg[3]/C
                         clock pessimism              0.251    -0.586    
                         clock uncertainty            0.318    -0.269    
    SLICE_X49Y91         FDSE (Hold_fdse_C_D)         0.105    -0.164    timestone/divider_count_500Hz_reg[3]
  -------------------------------------------------------------------
                         required time                          0.164    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 timestone/divider_count_500Hz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_500Hz_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.316ns (62.308%)  route 0.191ns (37.692%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.565    -0.599    timestone/clk_5MHz
    SLICE_X48Y91         FDRE                                         r  timestone/divider_count_500Hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  timestone/divider_count_500Hz_reg[0]/Q
                         net (fo=3, routed)           0.191    -0.267    timestone/divider_count_500Hz[0]
    SLICE_X49Y91         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.175    -0.092 r  timestone/divider_count_500Hz0_carry/O[1]
                         net (fo=1, routed)           0.000    -0.092    timestone/data0[2]
    SLICE_X49Y91         FDRE                                         r  timestone/divider_count_500Hz_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.836    -0.837    timestone/clk_5MHz
    SLICE_X49Y91         FDRE                                         r  timestone/divider_count_500Hz_reg[2]/C
                         clock pessimism              0.251    -0.586    
                         clock uncertainty            0.318    -0.269    
    SLICE_X49Y91         FDRE (Hold_fdre_C_D)         0.105    -0.164    timestone/divider_count_500Hz_reg[2]
  -------------------------------------------------------------------
                         required time                          0.164    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 timestone/divider_count_500Hz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_500Hz_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.330ns (63.320%)  route 0.191ns (36.680%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.565    -0.599    timestone/clk_5MHz
    SLICE_X48Y91         FDRE                                         r  timestone/divider_count_500Hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  timestone/divider_count_500Hz_reg[0]/Q
                         net (fo=3, routed)           0.191    -0.267    timestone/divider_count_500Hz[0]
    SLICE_X49Y91         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.189    -0.078 r  timestone/divider_count_500Hz0_carry/O[3]
                         net (fo=1, routed)           0.000    -0.078    timestone/data0[4]
    SLICE_X49Y91         FDRE                                         r  timestone/divider_count_500Hz_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.836    -0.837    timestone/clk_5MHz
    SLICE_X49Y91         FDRE                                         r  timestone/divider_count_500Hz_reg[4]/C
                         clock pessimism              0.251    -0.586    
                         clock uncertainty            0.318    -0.269    
    SLICE_X49Y91         FDRE (Hold_fdre_C_D)         0.105    -0.164    timestone/divider_count_500Hz_reg[4]
  -------------------------------------------------------------------
                         required time                          0.164    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 timestone/divider_count_1Hz_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.186ns (44.871%)  route 0.229ns (55.129%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.566    -0.598    timestone/clk_5MHz
    SLICE_X47Y95         FDRE                                         r  timestone/divider_count_1Hz_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.457 f  timestone/divider_count_1Hz_reg[24]/Q
                         net (fo=4, routed)           0.101    -0.356    timestone/divider_count_1Hz[24]
    SLICE_X46Y95         LUT6 (Prop_lut6_I3_O)        0.045    -0.311 r  timestone/divider_count_1Hz[25]_i_1/O
                         net (fo=26, routed)          0.127    -0.184    timestone/divider_count_1Hz[25]_i_1_n_0
    SLICE_X47Y96         FDRE                                         r  timestone/divider_count_1Hz_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.837    -0.836    timestone/clk_5MHz
    SLICE_X47Y96         FDRE                                         r  timestone/divider_count_1Hz_reg[25]/C
                         clock pessimism              0.254    -0.582    
                         clock uncertainty            0.318    -0.265    
    SLICE_X47Y96         FDRE (Hold_fdre_C_R)        -0.018    -0.283    timestone/divider_count_1Hz_reg[25]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 timestone/divider_count_1Hz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.311ns (56.421%)  route 0.240ns (43.579%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.565    -0.599    timestone/clk_5MHz
    SLICE_X46Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  timestone/divider_count_1Hz_reg[0]/Q
                         net (fo=3, routed)           0.240    -0.195    timestone/divider_count_1Hz[0]
    SLICE_X47Y90         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147    -0.048 r  timestone/divider_count_1Hz0_carry/O[0]
                         net (fo=1, routed)           0.000    -0.048    timestone/divider_count_1Hz0_carry_n_7
    SLICE_X47Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.836    -0.837    timestone/clk_5MHz
    SLICE_X47Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[1]/C
                         clock pessimism              0.251    -0.586    
                         clock uncertainty            0.318    -0.269    
    SLICE_X47Y90         FDRE (Hold_fdre_C_D)         0.105    -0.164    timestone/divider_count_1Hz_reg[1]
  -------------------------------------------------------------------
                         required time                          0.164    
                         arrival time                          -0.048    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 timestone/divider_count_500Hz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_500Hz_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.368ns (65.813%)  route 0.191ns (34.187%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.565    -0.599    timestone/clk_5MHz
    SLICE_X48Y91         FDRE                                         r  timestone/divider_count_500Hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  timestone/divider_count_500Hz_reg[0]/Q
                         net (fo=3, routed)           0.191    -0.267    timestone/divider_count_500Hz[0]
    SLICE_X49Y91         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    -0.094 r  timestone/divider_count_500Hz0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.094    timestone/divider_count_500Hz0_carry_n_0
    SLICE_X49Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.040 r  timestone/divider_count_500Hz0_carry__0/O[0]
                         net (fo=1, routed)           0.000    -0.040    timestone/data0[5]
    SLICE_X49Y92         FDRE                                         r  timestone/divider_count_500Hz_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.836    -0.837    timestone/clk_5MHz
    SLICE_X49Y92         FDRE                                         r  timestone/divider_count_500Hz_reg[5]/C
                         clock pessimism              0.254    -0.583    
                         clock uncertainty            0.318    -0.266    
    SLICE_X49Y92         FDRE (Hold_fdre_C_D)         0.105    -0.161    timestone/divider_count_500Hz_reg[5]
  -------------------------------------------------------------------
                         required time                          0.161    
                         arrival time                          -0.040    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 timestone/divider_count_1Hz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.209ns (36.905%)  route 0.357ns (63.095%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.565    -0.599    timestone/clk_5MHz
    SLICE_X46Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.164    -0.435 f  timestone/divider_count_1Hz_reg[0]/Q
                         net (fo=3, routed)           0.357    -0.078    timestone/divider_count_1Hz[0]
    SLICE_X46Y90         LUT1 (Prop_lut1_I0_O)        0.045    -0.033 r  timestone/divider_count_1Hz[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.033    timestone/divider_count_1Hz[0]_i_1_n_0
    SLICE_X46Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.836    -0.837    timestone/clk_5MHz
    SLICE_X46Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[0]/C
                         clock pessimism              0.238    -0.599    
                         clock uncertainty            0.318    -0.282    
    SLICE_X46Y90         FDRE (Hold_fdre_C_D)         0.120    -0.162    timestone/divider_count_1Hz_reg[0]
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                          -0.033    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 timestone/divider_count_500Hz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_500Hz_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.379ns (66.473%)  route 0.191ns (33.527%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.565    -0.599    timestone/clk_5MHz
    SLICE_X48Y91         FDRE                                         r  timestone/divider_count_500Hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  timestone/divider_count_500Hz_reg[0]/Q
                         net (fo=3, routed)           0.191    -0.267    timestone/divider_count_500Hz[0]
    SLICE_X49Y91         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    -0.094 r  timestone/divider_count_500Hz0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.094    timestone/divider_count_500Hz0_carry_n_0
    SLICE_X49Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.029 r  timestone/divider_count_500Hz0_carry__0/O[2]
                         net (fo=1, routed)           0.000    -0.029    timestone/data0[7]
    SLICE_X49Y92         FDSE                                         r  timestone/divider_count_500Hz_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.836    -0.837    timestone/clk_5MHz
    SLICE_X49Y92         FDSE                                         r  timestone/divider_count_500Hz_reg[7]/C
                         clock pessimism              0.254    -0.583    
                         clock uncertainty            0.318    -0.266    
    SLICE_X49Y92         FDSE (Hold_fdse_C_D)         0.105    -0.161    timestone/divider_count_500Hz_reg[7]
  -------------------------------------------------------------------
                         required time                          0.161    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 timestone/divider_count_1Hz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.331ns (57.947%)  route 0.240ns (42.053%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.565    -0.599    timestone/clk_5MHz
    SLICE_X46Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  timestone/divider_count_1Hz_reg[0]/Q
                         net (fo=3, routed)           0.240    -0.195    timestone/divider_count_1Hz[0]
    SLICE_X47Y90         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.167    -0.028 r  timestone/divider_count_1Hz0_carry/O[2]
                         net (fo=1, routed)           0.000    -0.028    timestone/divider_count_1Hz0_carry_n_5
    SLICE_X47Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.836    -0.837    timestone/clk_5MHz
    SLICE_X47Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[3]/C
                         clock pessimism              0.251    -0.586    
                         clock uncertainty            0.318    -0.269    
    SLICE_X47Y90         FDRE (Hold_fdre_C_D)         0.105    -0.164    timestone/divider_count_1Hz_reg[3]
  -------------------------------------------------------------------
                         required time                          0.164    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.136    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      194.080ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             194.080ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.056ns  (logic 1.054ns (20.847%)  route 4.002ns (79.153%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 198.491 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.632    -0.908    timestone/clk_5MHz
    SLICE_X47Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.452 f  timestone/divider_count_1Hz_reg[2]/Q
                         net (fo=3, routed)           1.578     1.126    timestone/divider_count_1Hz[2]
    SLICE_X46Y90         LUT4 (Prop_lut4_I0_O)        0.146     1.272 f  timestone/divider_count_1Hz[25]_i_6/O
                         net (fo=1, routed)           0.665     1.937    timestone/divider_count_1Hz[25]_i_6_n_0
    SLICE_X46Y91         LUT5 (Prop_lut5_I4_O)        0.328     2.265 f  timestone/divider_count_1Hz[25]_i_3/O
                         net (fo=2, routed)           0.939     3.204    timestone/divider_count_1Hz[25]_i_3_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I1_O)        0.124     3.328 r  timestone/divider_count_1Hz[25]_i_1/O
                         net (fo=26, routed)          0.820     4.148    timestone/divider_count_1Hz[25]_i_1_n_0
    SLICE_X46Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.511   198.491    timestone/clk_5MHz
    SLICE_X46Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[0]/C
                         clock pessimism              0.579   199.070    
                         clock uncertainty           -0.318   198.753    
    SLICE_X46Y90         FDRE (Setup_fdre_C_R)       -0.524   198.229    timestone/divider_count_1Hz_reg[0]
  -------------------------------------------------------------------
                         required time                        198.229    
                         arrival time                          -4.148    
  -------------------------------------------------------------------
                         slack                                194.080    

Slack (MET) :             194.197ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.056ns  (logic 1.054ns (20.847%)  route 4.002ns (79.153%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 198.491 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.632    -0.908    timestone/clk_5MHz
    SLICE_X47Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.452 f  timestone/divider_count_1Hz_reg[2]/Q
                         net (fo=3, routed)           1.578     1.126    timestone/divider_count_1Hz[2]
    SLICE_X46Y90         LUT4 (Prop_lut4_I0_O)        0.146     1.272 f  timestone/divider_count_1Hz[25]_i_6/O
                         net (fo=1, routed)           0.665     1.937    timestone/divider_count_1Hz[25]_i_6_n_0
    SLICE_X46Y91         LUT5 (Prop_lut5_I4_O)        0.328     2.265 f  timestone/divider_count_1Hz[25]_i_3/O
                         net (fo=2, routed)           0.939     3.204    timestone/divider_count_1Hz[25]_i_3_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I1_O)        0.124     3.328 r  timestone/divider_count_1Hz[25]_i_1/O
                         net (fo=26, routed)          0.820     4.148    timestone/divider_count_1Hz[25]_i_1_n_0
    SLICE_X47Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.511   198.491    timestone/clk_5MHz
    SLICE_X47Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[1]/C
                         clock pessimism              0.601   199.092    
                         clock uncertainty           -0.318   198.775    
    SLICE_X47Y90         FDRE (Setup_fdre_C_R)       -0.429   198.346    timestone/divider_count_1Hz_reg[1]
  -------------------------------------------------------------------
                         required time                        198.346    
                         arrival time                          -4.148    
  -------------------------------------------------------------------
                         slack                                194.197    

Slack (MET) :             194.197ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.056ns  (logic 1.054ns (20.847%)  route 4.002ns (79.153%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 198.491 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.632    -0.908    timestone/clk_5MHz
    SLICE_X47Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.452 f  timestone/divider_count_1Hz_reg[2]/Q
                         net (fo=3, routed)           1.578     1.126    timestone/divider_count_1Hz[2]
    SLICE_X46Y90         LUT4 (Prop_lut4_I0_O)        0.146     1.272 f  timestone/divider_count_1Hz[25]_i_6/O
                         net (fo=1, routed)           0.665     1.937    timestone/divider_count_1Hz[25]_i_6_n_0
    SLICE_X46Y91         LUT5 (Prop_lut5_I4_O)        0.328     2.265 f  timestone/divider_count_1Hz[25]_i_3/O
                         net (fo=2, routed)           0.939     3.204    timestone/divider_count_1Hz[25]_i_3_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I1_O)        0.124     3.328 r  timestone/divider_count_1Hz[25]_i_1/O
                         net (fo=26, routed)          0.820     4.148    timestone/divider_count_1Hz[25]_i_1_n_0
    SLICE_X47Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.511   198.491    timestone/clk_5MHz
    SLICE_X47Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/C
                         clock pessimism              0.601   199.092    
                         clock uncertainty           -0.318   198.775    
    SLICE_X47Y90         FDRE (Setup_fdre_C_R)       -0.429   198.346    timestone/divider_count_1Hz_reg[2]
  -------------------------------------------------------------------
                         required time                        198.346    
                         arrival time                          -4.148    
  -------------------------------------------------------------------
                         slack                                194.197    

Slack (MET) :             194.197ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.056ns  (logic 1.054ns (20.847%)  route 4.002ns (79.153%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 198.491 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.632    -0.908    timestone/clk_5MHz
    SLICE_X47Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.452 f  timestone/divider_count_1Hz_reg[2]/Q
                         net (fo=3, routed)           1.578     1.126    timestone/divider_count_1Hz[2]
    SLICE_X46Y90         LUT4 (Prop_lut4_I0_O)        0.146     1.272 f  timestone/divider_count_1Hz[25]_i_6/O
                         net (fo=1, routed)           0.665     1.937    timestone/divider_count_1Hz[25]_i_6_n_0
    SLICE_X46Y91         LUT5 (Prop_lut5_I4_O)        0.328     2.265 f  timestone/divider_count_1Hz[25]_i_3/O
                         net (fo=2, routed)           0.939     3.204    timestone/divider_count_1Hz[25]_i_3_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I1_O)        0.124     3.328 r  timestone/divider_count_1Hz[25]_i_1/O
                         net (fo=26, routed)          0.820     4.148    timestone/divider_count_1Hz[25]_i_1_n_0
    SLICE_X47Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.511   198.491    timestone/clk_5MHz
    SLICE_X47Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[3]/C
                         clock pessimism              0.601   199.092    
                         clock uncertainty           -0.318   198.775    
    SLICE_X47Y90         FDRE (Setup_fdre_C_R)       -0.429   198.346    timestone/divider_count_1Hz_reg[3]
  -------------------------------------------------------------------
                         required time                        198.346    
                         arrival time                          -4.148    
  -------------------------------------------------------------------
                         slack                                194.197    

Slack (MET) :             194.197ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.056ns  (logic 1.054ns (20.847%)  route 4.002ns (79.153%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 198.491 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.632    -0.908    timestone/clk_5MHz
    SLICE_X47Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.452 f  timestone/divider_count_1Hz_reg[2]/Q
                         net (fo=3, routed)           1.578     1.126    timestone/divider_count_1Hz[2]
    SLICE_X46Y90         LUT4 (Prop_lut4_I0_O)        0.146     1.272 f  timestone/divider_count_1Hz[25]_i_6/O
                         net (fo=1, routed)           0.665     1.937    timestone/divider_count_1Hz[25]_i_6_n_0
    SLICE_X46Y91         LUT5 (Prop_lut5_I4_O)        0.328     2.265 f  timestone/divider_count_1Hz[25]_i_3/O
                         net (fo=2, routed)           0.939     3.204    timestone/divider_count_1Hz[25]_i_3_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I1_O)        0.124     3.328 r  timestone/divider_count_1Hz[25]_i_1/O
                         net (fo=26, routed)          0.820     4.148    timestone/divider_count_1Hz[25]_i_1_n_0
    SLICE_X47Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.511   198.491    timestone/clk_5MHz
    SLICE_X47Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[4]/C
                         clock pessimism              0.601   199.092    
                         clock uncertainty           -0.318   198.775    
    SLICE_X47Y90         FDRE (Setup_fdre_C_R)       -0.429   198.346    timestone/divider_count_1Hz_reg[4]
  -------------------------------------------------------------------
                         required time                        198.346    
                         arrival time                          -4.148    
  -------------------------------------------------------------------
                         slack                                194.197    

Slack (MET) :             194.273ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.956ns  (logic 1.054ns (21.266%)  route 3.902ns (78.734%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.632    -0.908    timestone/clk_5MHz
    SLICE_X47Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.452 f  timestone/divider_count_1Hz_reg[2]/Q
                         net (fo=3, routed)           1.578     1.126    timestone/divider_count_1Hz[2]
    SLICE_X46Y90         LUT4 (Prop_lut4_I0_O)        0.146     1.272 f  timestone/divider_count_1Hz[25]_i_6/O
                         net (fo=1, routed)           0.665     1.937    timestone/divider_count_1Hz[25]_i_6_n_0
    SLICE_X46Y91         LUT5 (Prop_lut5_I4_O)        0.328     2.265 f  timestone/divider_count_1Hz[25]_i_3/O
                         net (fo=2, routed)           0.939     3.204    timestone/divider_count_1Hz[25]_i_3_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I1_O)        0.124     3.328 r  timestone/divider_count_1Hz[25]_i_1/O
                         net (fo=26, routed)          0.721     4.049    timestone/divider_count_1Hz[25]_i_1_n_0
    SLICE_X47Y91         FDSE                                         r  timestone/divider_count_1Hz_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.512   198.492    timestone/clk_5MHz
    SLICE_X47Y91         FDSE                                         r  timestone/divider_count_1Hz_reg[5]/C
                         clock pessimism              0.576   199.068    
                         clock uncertainty           -0.318   198.751    
    SLICE_X47Y91         FDSE (Setup_fdse_C_S)       -0.429   198.322    timestone/divider_count_1Hz_reg[5]
  -------------------------------------------------------------------
                         required time                        198.322    
                         arrival time                          -4.049    
  -------------------------------------------------------------------
                         slack                                194.273    

Slack (MET) :             194.273ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.956ns  (logic 1.054ns (21.266%)  route 3.902ns (78.734%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.632    -0.908    timestone/clk_5MHz
    SLICE_X47Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.452 f  timestone/divider_count_1Hz_reg[2]/Q
                         net (fo=3, routed)           1.578     1.126    timestone/divider_count_1Hz[2]
    SLICE_X46Y90         LUT4 (Prop_lut4_I0_O)        0.146     1.272 f  timestone/divider_count_1Hz[25]_i_6/O
                         net (fo=1, routed)           0.665     1.937    timestone/divider_count_1Hz[25]_i_6_n_0
    SLICE_X46Y91         LUT5 (Prop_lut5_I4_O)        0.328     2.265 f  timestone/divider_count_1Hz[25]_i_3/O
                         net (fo=2, routed)           0.939     3.204    timestone/divider_count_1Hz[25]_i_3_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I1_O)        0.124     3.328 r  timestone/divider_count_1Hz[25]_i_1/O
                         net (fo=26, routed)          0.721     4.049    timestone/divider_count_1Hz[25]_i_1_n_0
    SLICE_X47Y91         FDRE                                         r  timestone/divider_count_1Hz_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.512   198.492    timestone/clk_5MHz
    SLICE_X47Y91         FDRE                                         r  timestone/divider_count_1Hz_reg[6]/C
                         clock pessimism              0.576   199.068    
                         clock uncertainty           -0.318   198.751    
    SLICE_X47Y91         FDRE (Setup_fdre_C_R)       -0.429   198.322    timestone/divider_count_1Hz_reg[6]
  -------------------------------------------------------------------
                         required time                        198.322    
                         arrival time                          -4.049    
  -------------------------------------------------------------------
                         slack                                194.273    

Slack (MET) :             194.273ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.956ns  (logic 1.054ns (21.266%)  route 3.902ns (78.734%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.632    -0.908    timestone/clk_5MHz
    SLICE_X47Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.452 f  timestone/divider_count_1Hz_reg[2]/Q
                         net (fo=3, routed)           1.578     1.126    timestone/divider_count_1Hz[2]
    SLICE_X46Y90         LUT4 (Prop_lut4_I0_O)        0.146     1.272 f  timestone/divider_count_1Hz[25]_i_6/O
                         net (fo=1, routed)           0.665     1.937    timestone/divider_count_1Hz[25]_i_6_n_0
    SLICE_X46Y91         LUT5 (Prop_lut5_I4_O)        0.328     2.265 f  timestone/divider_count_1Hz[25]_i_3/O
                         net (fo=2, routed)           0.939     3.204    timestone/divider_count_1Hz[25]_i_3_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I1_O)        0.124     3.328 r  timestone/divider_count_1Hz[25]_i_1/O
                         net (fo=26, routed)          0.721     4.049    timestone/divider_count_1Hz[25]_i_1_n_0
    SLICE_X47Y91         FDSE                                         r  timestone/divider_count_1Hz_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.512   198.492    timestone/clk_5MHz
    SLICE_X47Y91         FDSE                                         r  timestone/divider_count_1Hz_reg[7]/C
                         clock pessimism              0.576   199.068    
                         clock uncertainty           -0.318   198.751    
    SLICE_X47Y91         FDSE (Setup_fdse_C_S)       -0.429   198.322    timestone/divider_count_1Hz_reg[7]
  -------------------------------------------------------------------
                         required time                        198.322    
                         arrival time                          -4.049    
  -------------------------------------------------------------------
                         slack                                194.273    

Slack (MET) :             194.273ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.956ns  (logic 1.054ns (21.266%)  route 3.902ns (78.734%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.632    -0.908    timestone/clk_5MHz
    SLICE_X47Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.452 f  timestone/divider_count_1Hz_reg[2]/Q
                         net (fo=3, routed)           1.578     1.126    timestone/divider_count_1Hz[2]
    SLICE_X46Y90         LUT4 (Prop_lut4_I0_O)        0.146     1.272 f  timestone/divider_count_1Hz[25]_i_6/O
                         net (fo=1, routed)           0.665     1.937    timestone/divider_count_1Hz[25]_i_6_n_0
    SLICE_X46Y91         LUT5 (Prop_lut5_I4_O)        0.328     2.265 f  timestone/divider_count_1Hz[25]_i_3/O
                         net (fo=2, routed)           0.939     3.204    timestone/divider_count_1Hz[25]_i_3_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I1_O)        0.124     3.328 r  timestone/divider_count_1Hz[25]_i_1/O
                         net (fo=26, routed)          0.721     4.049    timestone/divider_count_1Hz[25]_i_1_n_0
    SLICE_X47Y91         FDSE                                         r  timestone/divider_count_1Hz_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.512   198.492    timestone/clk_5MHz
    SLICE_X47Y91         FDSE                                         r  timestone/divider_count_1Hz_reg[8]/C
                         clock pessimism              0.576   199.068    
                         clock uncertainty           -0.318   198.751    
    SLICE_X47Y91         FDSE (Setup_fdse_C_S)       -0.429   198.322    timestone/divider_count_1Hz_reg[8]
  -------------------------------------------------------------------
                         required time                        198.322    
                         arrival time                          -4.049    
  -------------------------------------------------------------------
                         slack                                194.273    

Slack (MET) :             194.322ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.907ns  (logic 1.054ns (21.478%)  route 3.853ns (78.522%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.632    -0.908    timestone/clk_5MHz
    SLICE_X47Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.452 f  timestone/divider_count_1Hz_reg[2]/Q
                         net (fo=3, routed)           1.578     1.126    timestone/divider_count_1Hz[2]
    SLICE_X46Y90         LUT4 (Prop_lut4_I0_O)        0.146     1.272 f  timestone/divider_count_1Hz[25]_i_6/O
                         net (fo=1, routed)           0.665     1.937    timestone/divider_count_1Hz[25]_i_6_n_0
    SLICE_X46Y91         LUT5 (Prop_lut5_I4_O)        0.328     2.265 f  timestone/divider_count_1Hz[25]_i_3/O
                         net (fo=2, routed)           0.939     3.204    timestone/divider_count_1Hz[25]_i_3_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I1_O)        0.124     3.328 r  timestone/divider_count_1Hz[25]_i_1/O
                         net (fo=26, routed)          0.672     4.000    timestone/divider_count_1Hz[25]_i_1_n_0
    SLICE_X47Y92         FDSE                                         r  timestone/divider_count_1Hz_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.512   198.492    timestone/clk_5MHz
    SLICE_X47Y92         FDSE                                         r  timestone/divider_count_1Hz_reg[10]/C
                         clock pessimism              0.576   199.068    
                         clock uncertainty           -0.318   198.751    
    SLICE_X47Y92         FDSE (Setup_fdse_C_S)       -0.429   198.322    timestone/divider_count_1Hz_reg[10]
  -------------------------------------------------------------------
                         required time                        198.322    
                         arrival time                          -4.000    
  -------------------------------------------------------------------
                         slack                                194.322    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 timestone/divider_count_500Hz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_500Hz_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.288ns (60.105%)  route 0.191ns (39.895%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.565    -0.599    timestone/clk_5MHz
    SLICE_X48Y91         FDRE                                         r  timestone/divider_count_500Hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  timestone/divider_count_500Hz_reg[0]/Q
                         net (fo=3, routed)           0.191    -0.267    timestone/divider_count_500Hz[0]
    SLICE_X49Y91         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147    -0.120 r  timestone/divider_count_500Hz0_carry/O[0]
                         net (fo=1, routed)           0.000    -0.120    timestone/data0[1]
    SLICE_X49Y91         FDRE                                         r  timestone/divider_count_500Hz_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.836    -0.837    timestone/clk_5MHz
    SLICE_X49Y91         FDRE                                         r  timestone/divider_count_500Hz_reg[1]/C
                         clock pessimism              0.251    -0.586    
                         clock uncertainty            0.318    -0.269    
    SLICE_X49Y91         FDRE (Hold_fdre_C_D)         0.105    -0.164    timestone/divider_count_500Hz_reg[1]
  -------------------------------------------------------------------
                         required time                          0.164    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 timestone/divider_count_500Hz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_500Hz_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.308ns (61.704%)  route 0.191ns (38.296%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.565    -0.599    timestone/clk_5MHz
    SLICE_X48Y91         FDRE                                         r  timestone/divider_count_500Hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  timestone/divider_count_500Hz_reg[0]/Q
                         net (fo=3, routed)           0.191    -0.267    timestone/divider_count_500Hz[0]
    SLICE_X49Y91         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.167    -0.100 r  timestone/divider_count_500Hz0_carry/O[2]
                         net (fo=1, routed)           0.000    -0.100    timestone/data0[3]
    SLICE_X49Y91         FDSE                                         r  timestone/divider_count_500Hz_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.836    -0.837    timestone/clk_5MHz
    SLICE_X49Y91         FDSE                                         r  timestone/divider_count_500Hz_reg[3]/C
                         clock pessimism              0.251    -0.586    
                         clock uncertainty            0.318    -0.269    
    SLICE_X49Y91         FDSE (Hold_fdse_C_D)         0.105    -0.164    timestone/divider_count_500Hz_reg[3]
  -------------------------------------------------------------------
                         required time                          0.164    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 timestone/divider_count_500Hz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_500Hz_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.316ns (62.308%)  route 0.191ns (37.692%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.565    -0.599    timestone/clk_5MHz
    SLICE_X48Y91         FDRE                                         r  timestone/divider_count_500Hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  timestone/divider_count_500Hz_reg[0]/Q
                         net (fo=3, routed)           0.191    -0.267    timestone/divider_count_500Hz[0]
    SLICE_X49Y91         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.175    -0.092 r  timestone/divider_count_500Hz0_carry/O[1]
                         net (fo=1, routed)           0.000    -0.092    timestone/data0[2]
    SLICE_X49Y91         FDRE                                         r  timestone/divider_count_500Hz_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.836    -0.837    timestone/clk_5MHz
    SLICE_X49Y91         FDRE                                         r  timestone/divider_count_500Hz_reg[2]/C
                         clock pessimism              0.251    -0.586    
                         clock uncertainty            0.318    -0.269    
    SLICE_X49Y91         FDRE (Hold_fdre_C_D)         0.105    -0.164    timestone/divider_count_500Hz_reg[2]
  -------------------------------------------------------------------
                         required time                          0.164    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 timestone/divider_count_500Hz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_500Hz_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.330ns (63.320%)  route 0.191ns (36.680%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.565    -0.599    timestone/clk_5MHz
    SLICE_X48Y91         FDRE                                         r  timestone/divider_count_500Hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  timestone/divider_count_500Hz_reg[0]/Q
                         net (fo=3, routed)           0.191    -0.267    timestone/divider_count_500Hz[0]
    SLICE_X49Y91         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.189    -0.078 r  timestone/divider_count_500Hz0_carry/O[3]
                         net (fo=1, routed)           0.000    -0.078    timestone/data0[4]
    SLICE_X49Y91         FDRE                                         r  timestone/divider_count_500Hz_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.836    -0.837    timestone/clk_5MHz
    SLICE_X49Y91         FDRE                                         r  timestone/divider_count_500Hz_reg[4]/C
                         clock pessimism              0.251    -0.586    
                         clock uncertainty            0.318    -0.269    
    SLICE_X49Y91         FDRE (Hold_fdre_C_D)         0.105    -0.164    timestone/divider_count_500Hz_reg[4]
  -------------------------------------------------------------------
                         required time                          0.164    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 timestone/divider_count_1Hz_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.186ns (44.871%)  route 0.229ns (55.129%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.566    -0.598    timestone/clk_5MHz
    SLICE_X47Y95         FDRE                                         r  timestone/divider_count_1Hz_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.457 f  timestone/divider_count_1Hz_reg[24]/Q
                         net (fo=4, routed)           0.101    -0.356    timestone/divider_count_1Hz[24]
    SLICE_X46Y95         LUT6 (Prop_lut6_I3_O)        0.045    -0.311 r  timestone/divider_count_1Hz[25]_i_1/O
                         net (fo=26, routed)          0.127    -0.184    timestone/divider_count_1Hz[25]_i_1_n_0
    SLICE_X47Y96         FDRE                                         r  timestone/divider_count_1Hz_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.837    -0.836    timestone/clk_5MHz
    SLICE_X47Y96         FDRE                                         r  timestone/divider_count_1Hz_reg[25]/C
                         clock pessimism              0.254    -0.582    
                         clock uncertainty            0.318    -0.265    
    SLICE_X47Y96         FDRE (Hold_fdre_C_R)        -0.018    -0.283    timestone/divider_count_1Hz_reg[25]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 timestone/divider_count_1Hz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.311ns (56.421%)  route 0.240ns (43.579%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.565    -0.599    timestone/clk_5MHz
    SLICE_X46Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  timestone/divider_count_1Hz_reg[0]/Q
                         net (fo=3, routed)           0.240    -0.195    timestone/divider_count_1Hz[0]
    SLICE_X47Y90         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147    -0.048 r  timestone/divider_count_1Hz0_carry/O[0]
                         net (fo=1, routed)           0.000    -0.048    timestone/divider_count_1Hz0_carry_n_7
    SLICE_X47Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.836    -0.837    timestone/clk_5MHz
    SLICE_X47Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[1]/C
                         clock pessimism              0.251    -0.586    
                         clock uncertainty            0.318    -0.269    
    SLICE_X47Y90         FDRE (Hold_fdre_C_D)         0.105    -0.164    timestone/divider_count_1Hz_reg[1]
  -------------------------------------------------------------------
                         required time                          0.164    
                         arrival time                          -0.048    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 timestone/divider_count_500Hz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_500Hz_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.368ns (65.813%)  route 0.191ns (34.187%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.565    -0.599    timestone/clk_5MHz
    SLICE_X48Y91         FDRE                                         r  timestone/divider_count_500Hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  timestone/divider_count_500Hz_reg[0]/Q
                         net (fo=3, routed)           0.191    -0.267    timestone/divider_count_500Hz[0]
    SLICE_X49Y91         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    -0.094 r  timestone/divider_count_500Hz0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.094    timestone/divider_count_500Hz0_carry_n_0
    SLICE_X49Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.040 r  timestone/divider_count_500Hz0_carry__0/O[0]
                         net (fo=1, routed)           0.000    -0.040    timestone/data0[5]
    SLICE_X49Y92         FDRE                                         r  timestone/divider_count_500Hz_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.836    -0.837    timestone/clk_5MHz
    SLICE_X49Y92         FDRE                                         r  timestone/divider_count_500Hz_reg[5]/C
                         clock pessimism              0.254    -0.583    
                         clock uncertainty            0.318    -0.266    
    SLICE_X49Y92         FDRE (Hold_fdre_C_D)         0.105    -0.161    timestone/divider_count_500Hz_reg[5]
  -------------------------------------------------------------------
                         required time                          0.161    
                         arrival time                          -0.040    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 timestone/divider_count_1Hz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.209ns (36.905%)  route 0.357ns (63.095%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.565    -0.599    timestone/clk_5MHz
    SLICE_X46Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.164    -0.435 f  timestone/divider_count_1Hz_reg[0]/Q
                         net (fo=3, routed)           0.357    -0.078    timestone/divider_count_1Hz[0]
    SLICE_X46Y90         LUT1 (Prop_lut1_I0_O)        0.045    -0.033 r  timestone/divider_count_1Hz[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.033    timestone/divider_count_1Hz[0]_i_1_n_0
    SLICE_X46Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.836    -0.837    timestone/clk_5MHz
    SLICE_X46Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[0]/C
                         clock pessimism              0.238    -0.599    
                         clock uncertainty            0.318    -0.282    
    SLICE_X46Y90         FDRE (Hold_fdre_C_D)         0.120    -0.162    timestone/divider_count_1Hz_reg[0]
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                          -0.033    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 timestone/divider_count_500Hz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_500Hz_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.379ns (66.473%)  route 0.191ns (33.527%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.565    -0.599    timestone/clk_5MHz
    SLICE_X48Y91         FDRE                                         r  timestone/divider_count_500Hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  timestone/divider_count_500Hz_reg[0]/Q
                         net (fo=3, routed)           0.191    -0.267    timestone/divider_count_500Hz[0]
    SLICE_X49Y91         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    -0.094 r  timestone/divider_count_500Hz0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.094    timestone/divider_count_500Hz0_carry_n_0
    SLICE_X49Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.029 r  timestone/divider_count_500Hz0_carry__0/O[2]
                         net (fo=1, routed)           0.000    -0.029    timestone/data0[7]
    SLICE_X49Y92         FDSE                                         r  timestone/divider_count_500Hz_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.836    -0.837    timestone/clk_5MHz
    SLICE_X49Y92         FDSE                                         r  timestone/divider_count_500Hz_reg[7]/C
                         clock pessimism              0.254    -0.583    
                         clock uncertainty            0.318    -0.266    
    SLICE_X49Y92         FDSE (Hold_fdse_C_D)         0.105    -0.161    timestone/divider_count_500Hz_reg[7]
  -------------------------------------------------------------------
                         required time                          0.161    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 timestone/divider_count_1Hz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.331ns (57.947%)  route 0.240ns (42.053%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.565    -0.599    timestone/clk_5MHz
    SLICE_X46Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  timestone/divider_count_1Hz_reg[0]/Q
                         net (fo=3, routed)           0.240    -0.195    timestone/divider_count_1Hz[0]
    SLICE_X47Y90         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.167    -0.028 r  timestone/divider_count_1Hz0_carry/O[2]
                         net (fo=1, routed)           0.000    -0.028    timestone/divider_count_1Hz0_carry_n_5
    SLICE_X47Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.836    -0.837    timestone/clk_5MHz
    SLICE_X47Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[3]/C
                         clock pessimism              0.251    -0.586    
                         clock uncertainty            0.318    -0.269    
    SLICE_X47Y90         FDRE (Hold_fdre_C_D)         0.105    -0.164    timestone/divider_count_1Hz_reg[3]
  -------------------------------------------------------------------
                         required time                          0.164    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.136    





