-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.2
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity atan2_cordic_double_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    y_in : IN STD_LOGIC_VECTOR (63 downto 0);
    x_in : IN STD_LOGIC_VECTOR (63 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (63 downto 0) );
end;


architecture behav of atan2_cordic_double_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (14 downto 0) := "000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (14 downto 0) := "000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (14 downto 0) := "000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (14 downto 0) := "000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (14 downto 0) := "000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (14 downto 0) := "000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (14 downto 0) := "000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (14 downto 0) := "000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (14 downto 0) := "000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (14 downto 0) := "001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (14 downto 0) := "010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (14 downto 0) := "100000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv64_3FE921FB54442D18 : STD_LOGIC_VECTOR (63 downto 0) := "0011111111101001001000011111101101010100010001000010110100011000";
    constant ap_const_lv64_C002D97C7F3321D2 : STD_LOGIC_VECTOR (63 downto 0) := "1100000000000010110110010111110001111111001100110010000111010010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv64_4002D97C7F3321D2 : STD_LOGIC_VECTOR (63 downto 0) := "0100000000000010110110010111110001111111001100110010000111010010";
    constant ap_const_lv64_BFE921FB54442D18 : STD_LOGIC_VECTOR (63 downto 0) := "1011111111101001001000011111101101010100010001000010110100011000";
    constant ap_const_lv64_C00921FB54442D18 : STD_LOGIC_VECTOR (63 downto 0) := "1100000000001001001000011111101101010100010001000010110100011000";
    constant ap_const_lv64_400921FB54442D18 : STD_LOGIC_VECTOR (63 downto 0) := "0100000000001001001000011111101101010100010001000010110100011000";
    constant ap_const_lv64_8000000000000000 : STD_LOGIC_VECTOR (63 downto 0) := "1000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_7FFFFFFFFFFFFFFF : STD_LOGIC_VECTOR (63 downto 0) := "0111111111111111111111111111111111111111111111111111111111111111";
    constant ap_const_lv64_3FF921FB54442D18 : STD_LOGIC_VECTOR (63 downto 0) := "0011111111111001001000011111101101010100010001000010110100011000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv32_3E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111110";
    constant ap_const_lv11_7FF : STD_LOGIC_VECTOR (10 downto 0) := "11111111111";
    constant ap_const_lv52_0 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000000000000000000000000000000000";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv64_BFF921FB54442D18 : STD_LOGIC_VECTOR (63 downto 0) := "1011111111111001001000011111101101010100010001000010110100011000";
    constant ap_const_lv63_3FF921FB54442D18 : STD_LOGIC_VECTOR (62 downto 0) := "011111111111001001000011111101101010100010001000010110100011000";
    constant ap_const_lv63_0 : STD_LOGIC_VECTOR (62 downto 0) := "000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv63_400921FB54442D18 : STD_LOGIC_VECTOR (62 downto 0) := "100000000001001001000011111101101010100010001000010110100011000";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (14 downto 0) := "000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal grp_atan2_generic_fu_171_ap_return : STD_LOGIC_VECTOR (63 downto 0);
    signal reg_190 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_atan2_generic_fu_171_ap_idle : STD_LOGIC;
    signal grp_atan2_generic_fu_171_ap_ready : STD_LOGIC;
    signal grp_atan2_generic_fu_171_ap_done : STD_LOGIC;
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal tmp_demorgan_fu_260_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_demorgan_reg_537 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_105_demorgan_fu_278_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_105_demorgan_reg_541 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_fu_284_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_reg_545 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1_fu_296_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1_reg_549 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_44_fu_302_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_44_reg_553 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_fu_314_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_reg_557 : STD_LOGIC_VECTOR (0 downto 0);
    signal m_fu_324_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal m_reg_561 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_129_demorgan_fu_334_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_129_demorgan_reg_565 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_131_demorgan_fu_340_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_131_demorgan_reg_569 : STD_LOGIC_VECTOR (0 downto 0);
    signal a_fu_358_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal a_reg_573 : STD_LOGIC_VECTOR (63 downto 0);
    signal b_fu_377_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal b_reg_579 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_1_fu_426_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal ret_i_i_i6_fu_442_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ret_i_i_i5_fu_454_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Result_72_fu_200_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_i_i_i4_fu_466_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ret_i_i_i3_fu_478_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ret_i_i_i2_fu_490_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ret_i_i_i1_fu_502_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_179_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_102_i_reg_626 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal d_reg_631 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal tmp_47_fu_516_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_atan2_generic_fu_171_ap_start : STD_LOGIC;
    signal grp_atan2_generic_fu_171_y_in : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_atan2_generic_fu_171_x_in : STD_LOGIC_VECTOR (63 downto 0);
    signal c_reg_82 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal tmp_i3_fu_384_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_s_phi_fu_108_p40 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_s_reg_96 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_48_fu_529_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal ap_phi_mux_UnifiedRetVal_phi_fu_164_p4 : STD_LOGIC_VECTOR (63 downto 0);
    signal UnifiedRetVal_reg_161 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_atan2_generic_fu_171_ap_start_reg : STD_LOGIC := '0';
    signal tmp_30_fu_420_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_179_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_179_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal tmp_29_fu_186_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_29_fu_186_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Val2_s_fu_196_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Val2_60_fu_222_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal loc_V_8_fu_234_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal loc_V_9_fu_244_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal tmp_i_fu_248_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_54_fu_254_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal loc_V_fu_208_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal loc_V_7_fu_218_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal tmp_i2_fu_266_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i2_55_fu_272_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_43_fu_290_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_45_fu_308_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_fu_226_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_46_fu_320_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_fu_346_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal p_Result_79_fu_350_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_99_fu_365_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal p_Result_80_fu_369_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal notlhs_fu_390_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs2_fu_402_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_26_fu_396_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_fu_408_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_28_fu_414_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_fu_186_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_78_fu_434_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Result_77_fu_446_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Result_76_fu_458_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Result_75_fu_470_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Result_74_fu_482_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Result_73_fu_494_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_270_to_int_fu_506_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_270_neg_fu_510_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_271_to_int_fu_520_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_271_neg_fu_523_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_return_preg : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_condition_619 : BOOLEAN;

    component atan2_generic IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        y_in : IN STD_LOGIC_VECTOR (63 downto 0);
        x_in : IN STD_LOGIC_VECTOR (63 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component convert_dsub_64nssc4 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component convert_dcmp_64nstde IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;



begin
    grp_atan2_generic_fu_171 : component atan2_generic
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_atan2_generic_fu_171_ap_start,
        ap_done => grp_atan2_generic_fu_171_ap_done,
        ap_idle => grp_atan2_generic_fu_171_ap_idle,
        ap_ready => grp_atan2_generic_fu_171_ap_ready,
        y_in => grp_atan2_generic_fu_171_y_in,
        x_in => grp_atan2_generic_fu_171_x_in,
        ap_return => grp_atan2_generic_fu_171_ap_return);

    convert_dsub_64nssc4_U39 : component convert_dsub_64nssc4
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_179_p0,
        din1 => grp_fu_179_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_179_p2);

    convert_dcmp_64nstde_U40 : component convert_dcmp_64nstde
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        din0 => tmp_29_fu_186_p0,
        din1 => tmp_29_fu_186_p1,
        opcode => ap_const_lv5_2,
        dout => tmp_29_fu_186_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_return_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_preg <= ap_const_lv64_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                    ap_return_preg <= ap_phi_mux_UnifiedRetVal_phi_fu_164_p4;
                end if; 
            end if;
        end if;
    end process;


    grp_atan2_generic_fu_171_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_atan2_generic_fu_171_ap_start_reg <= ap_const_logic_0;
            else
                if ((((tmp_131_demorgan_fu_340_p2 = ap_const_lv1_0) and (tmp_129_demorgan_fu_334_p2 = ap_const_lv1_0) and (or_cond_fu_314_p2 = ap_const_lv1_0) and (tmp_44_fu_302_p2 = ap_const_lv1_0) and (or_cond1_fu_296_p2 = ap_const_lv1_0) and (tmp_s_fu_284_p2 = ap_const_lv1_0) and (tmp_i3_fu_384_p2 = ap_const_lv1_0) and (tmp_105_demorgan_fu_278_p2 = ap_const_lv1_0) and (tmp_demorgan_fu_260_p2 = ap_const_lv1_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (tmp_30_fu_420_p2 = ap_const_lv1_1)) or ((tmp_131_demorgan_fu_340_p2 = ap_const_lv1_0) and (tmp_129_demorgan_fu_334_p2 = ap_const_lv1_0) and (or_cond_fu_314_p2 = ap_const_lv1_0) and (tmp_44_fu_302_p2 = ap_const_lv1_0) and (or_cond1_fu_296_p2 = ap_const_lv1_0) and (tmp_s_fu_284_p2 = ap_const_lv1_0) and (tmp_30_fu_420_p2 = ap_const_lv1_0) and (tmp_i3_fu_384_p2 = ap_const_lv1_0) and (tmp_105_demorgan_fu_278_p2 = ap_const_lv1_0) and (tmp_demorgan_fu_260_p2 = ap_const_lv1_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                    grp_atan2_generic_fu_171_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_atan2_generic_fu_171_ap_ready = ap_const_logic_1)) then 
                    grp_atan2_generic_fu_171_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    UnifiedRetVal_reg_161_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state15) and ((tmp_129_demorgan_reg_565 = ap_const_lv1_1) or (or_cond_reg_557 = ap_const_lv1_1) or (tmp_44_reg_553 = ap_const_lv1_1) or (or_cond1_reg_549 = ap_const_lv1_1) or (tmp_s_reg_545 = ap_const_lv1_1) or (tmp_131_demorgan_reg_569 = ap_const_lv1_0) or (tmp_105_demorgan_reg_541 = ap_const_lv1_1) or (tmp_demorgan_reg_537 = ap_const_lv1_1)))) then 
                UnifiedRetVal_reg_161 <= ap_phi_mux_p_s_phi_fu_108_p40;
            elsif (((tmp_131_demorgan_fu_340_p2 = ap_const_lv1_1) and (tmp_129_demorgan_fu_334_p2 = ap_const_lv1_0) and (or_cond_fu_314_p2 = ap_const_lv1_0) and (tmp_44_fu_302_p2 = ap_const_lv1_0) and (or_cond1_fu_296_p2 = ap_const_lv1_0) and (tmp_s_fu_284_p2 = ap_const_lv1_0) and (tmp_105_demorgan_fu_278_p2 = ap_const_lv1_0) and (tmp_demorgan_fu_260_p2 = ap_const_lv1_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                UnifiedRetVal_reg_161 <= p_1_fu_426_p3;
            end if; 
        end if;
    end process;

    c_reg_82_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_131_demorgan_fu_340_p2 = ap_const_lv1_0) and (tmp_129_demorgan_fu_334_p2 = ap_const_lv1_0) and (or_cond_fu_314_p2 = ap_const_lv1_0) and (tmp_44_fu_302_p2 = ap_const_lv1_0) and (or_cond1_fu_296_p2 = ap_const_lv1_0) and (tmp_s_fu_284_p2 = ap_const_lv1_0) and (tmp_105_demorgan_fu_278_p2 = ap_const_lv1_0) and (tmp_demorgan_fu_260_p2 = ap_const_lv1_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (tmp_i3_fu_384_p2 = ap_const_lv1_1))) then 
                c_reg_82 <= ap_const_lv64_3FE921FB54442D18;
            elsif (((grp_atan2_generic_fu_171_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                c_reg_82 <= grp_atan2_generic_fu_171_ap_return;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                c_reg_82 <= tmp_102_i_reg_626;
            end if; 
        end if;
    end process;

    p_s_reg_96_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_44_fu_302_p2 = ap_const_lv1_1) and (or_cond_fu_314_p2 = ap_const_lv1_0) and (or_cond1_fu_296_p2 = ap_const_lv1_0) and (tmp_s_fu_284_p2 = ap_const_lv1_0) and (tmp_105_demorgan_fu_278_p2 = ap_const_lv1_0) and (tmp_demorgan_fu_260_p2 = ap_const_lv1_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                p_s_reg_96 <= ret_i_i_i6_fu_442_p1;
            elsif (((tmp_s_fu_284_p2 = ap_const_lv1_1) and (or_cond_fu_314_p2 = ap_const_lv1_0) and (or_cond1_fu_296_p2 = ap_const_lv1_0) and (p_Result_72_fu_200_p3 = ap_const_lv1_0) and (tmp_105_demorgan_fu_278_p2 = ap_const_lv1_0) and (tmp_demorgan_fu_260_p2 = ap_const_lv1_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                p_s_reg_96 <= ret_i_i_i5_fu_454_p1;
            elsif (((tmp_s_fu_284_p2 = ap_const_lv1_1) and (or_cond_fu_314_p2 = ap_const_lv1_0) and (or_cond1_fu_296_p2 = ap_const_lv1_0) and (tmp_105_demorgan_fu_278_p2 = ap_const_lv1_0) and (tmp_demorgan_fu_260_p2 = ap_const_lv1_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (p_Result_72_fu_200_p3 = ap_const_lv1_1))) then 
                p_s_reg_96 <= ret_i_i_i4_fu_466_p1;
            elsif (((or_cond_fu_314_p2 = ap_const_lv1_1) and (or_cond1_fu_296_p2 = ap_const_lv1_0) and (tmp_105_demorgan_fu_278_p2 = ap_const_lv1_0) and (tmp_demorgan_fu_260_p2 = ap_const_lv1_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                p_s_reg_96 <= ret_i_i_i3_fu_478_p1;
            elsif (((or_cond1_fu_296_p2 = ap_const_lv1_1) and (p_Result_72_fu_200_p3 = ap_const_lv1_0) and (tmp_105_demorgan_fu_278_p2 = ap_const_lv1_0) and (tmp_demorgan_fu_260_p2 = ap_const_lv1_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                p_s_reg_96 <= ret_i_i_i2_fu_490_p1;
            elsif (((or_cond1_fu_296_p2 = ap_const_lv1_1) and (tmp_105_demorgan_fu_278_p2 = ap_const_lv1_0) and (tmp_demorgan_fu_260_p2 = ap_const_lv1_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (p_Result_72_fu_200_p3 = ap_const_lv1_1))) then 
                p_s_reg_96 <= ret_i_i_i1_fu_502_p1;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and ((tmp_105_demorgan_fu_278_p2 = ap_const_lv1_1) or (tmp_demorgan_fu_260_p2 = ap_const_lv1_1)))) then 
                p_s_reg_96 <= ap_const_lv64_7FFFFFFFFFFFFFFF;
            elsif ((((tmp_129_demorgan_fu_334_p2 = ap_const_lv1_1) and (tmp_131_demorgan_fu_340_p2 = ap_const_lv1_0) and (or_cond_fu_314_p2 = ap_const_lv1_0) and (tmp_44_fu_302_p2 = ap_const_lv1_0) and (or_cond1_fu_296_p2 = ap_const_lv1_0) and (tmp_s_fu_284_p2 = ap_const_lv1_0) and (tmp_105_demorgan_fu_278_p2 = ap_const_lv1_0) and (tmp_demorgan_fu_260_p2 = ap_const_lv1_0) and (m_fu_324_p4 = ap_const_lv32_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)) or (not((m_reg_561 = ap_const_lv32_0)) and not((m_reg_561 = ap_const_lv32_2)) and not((m_reg_561 = ap_const_lv32_3)) and not((m_reg_561 = ap_const_lv32_1)) and (ap_const_logic_1 = ap_CS_fsm_state14)))) then 
                p_s_reg_96 <= ap_const_lv64_0;
            elsif (((tmp_131_demorgan_fu_340_p2 = ap_const_lv1_1) and (tmp_129_demorgan_fu_334_p2 = ap_const_lv1_1) and (or_cond_fu_314_p2 = ap_const_lv1_0) and (tmp_44_fu_302_p2 = ap_const_lv1_0) and (or_cond1_fu_296_p2 = ap_const_lv1_0) and (tmp_s_fu_284_p2 = ap_const_lv1_0) and (tmp_105_demorgan_fu_278_p2 = ap_const_lv1_0) and (tmp_demorgan_fu_260_p2 = ap_const_lv1_0) and (m_fu_324_p4 = ap_const_lv32_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                p_s_reg_96 <= ap_const_lv64_3FE921FB54442D18;
            elsif (((tmp_129_demorgan_reg_565 = ap_const_lv1_0) and (m_reg_561 = ap_const_lv32_0) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
                p_s_reg_96 <= c_reg_82;
            elsif (((tmp_129_demorgan_reg_565 = ap_const_lv1_0) and (m_reg_561 = ap_const_lv32_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
                p_s_reg_96 <= tmp_47_fu_516_p1;
            elsif (((tmp_131_demorgan_reg_569 = ap_const_lv1_0) and (tmp_129_demorgan_reg_565 = ap_const_lv1_0) and (or_cond_reg_557 = ap_const_lv1_0) and (tmp_44_reg_553 = ap_const_lv1_0) and (or_cond1_reg_549 = ap_const_lv1_0) and (tmp_s_reg_545 = ap_const_lv1_0) and (tmp_105_demorgan_reg_541 = ap_const_lv1_0) and (tmp_demorgan_reg_537 = ap_const_lv1_0) and (m_reg_561 = ap_const_lv32_2) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                p_s_reg_96 <= d_reg_631;
            elsif (((m_reg_561 = ap_const_lv32_3) and (tmp_131_demorgan_reg_569 = ap_const_lv1_0) and (tmp_129_demorgan_reg_565 = ap_const_lv1_0) and (or_cond_reg_557 = ap_const_lv1_0) and (tmp_44_reg_553 = ap_const_lv1_0) and (or_cond1_reg_549 = ap_const_lv1_0) and (tmp_s_reg_545 = ap_const_lv1_0) and (tmp_105_demorgan_reg_541 = ap_const_lv1_0) and (tmp_demorgan_reg_537 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                p_s_reg_96 <= tmp_48_fu_529_p1;
            elsif (((tmp_129_demorgan_fu_334_p2 = ap_const_lv1_1) and (tmp_131_demorgan_fu_340_p2 = ap_const_lv1_0) and (or_cond_fu_314_p2 = ap_const_lv1_0) and (tmp_44_fu_302_p2 = ap_const_lv1_0) and (or_cond1_fu_296_p2 = ap_const_lv1_0) and (tmp_s_fu_284_p2 = ap_const_lv1_0) and (tmp_105_demorgan_fu_278_p2 = ap_const_lv1_0) and (tmp_demorgan_fu_260_p2 = ap_const_lv1_0) and (m_fu_324_p4 = ap_const_lv32_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                p_s_reg_96 <= ap_const_lv64_8000000000000000;
            elsif (((tmp_129_demorgan_fu_334_p2 = ap_const_lv1_1) and (tmp_131_demorgan_fu_340_p2 = ap_const_lv1_0) and (or_cond_fu_314_p2 = ap_const_lv1_0) and (tmp_44_fu_302_p2 = ap_const_lv1_0) and (or_cond1_fu_296_p2 = ap_const_lv1_0) and (tmp_s_fu_284_p2 = ap_const_lv1_0) and (tmp_105_demorgan_fu_278_p2 = ap_const_lv1_0) and (tmp_demorgan_fu_260_p2 = ap_const_lv1_0) and (m_fu_324_p4 = ap_const_lv32_2) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                p_s_reg_96 <= ap_const_lv64_400921FB54442D18;
            elsif (((tmp_129_demorgan_fu_334_p2 = ap_const_lv1_1) and (m_fu_324_p4 = ap_const_lv32_3) and (tmp_131_demorgan_fu_340_p2 = ap_const_lv1_0) and (or_cond_fu_314_p2 = ap_const_lv1_0) and (tmp_44_fu_302_p2 = ap_const_lv1_0) and (or_cond1_fu_296_p2 = ap_const_lv1_0) and (tmp_s_fu_284_p2 = ap_const_lv1_0) and (tmp_105_demorgan_fu_278_p2 = ap_const_lv1_0) and (tmp_demorgan_fu_260_p2 = ap_const_lv1_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                p_s_reg_96 <= ap_const_lv64_C00921FB54442D18;
            elsif (((tmp_131_demorgan_fu_340_p2 = ap_const_lv1_1) and (tmp_129_demorgan_fu_334_p2 = ap_const_lv1_1) and (or_cond_fu_314_p2 = ap_const_lv1_0) and (tmp_44_fu_302_p2 = ap_const_lv1_0) and (or_cond1_fu_296_p2 = ap_const_lv1_0) and (tmp_s_fu_284_p2 = ap_const_lv1_0) and (tmp_105_demorgan_fu_278_p2 = ap_const_lv1_0) and (tmp_demorgan_fu_260_p2 = ap_const_lv1_0) and (m_fu_324_p4 = ap_const_lv32_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                p_s_reg_96 <= ap_const_lv64_BFE921FB54442D18;
            elsif (((tmp_131_demorgan_fu_340_p2 = ap_const_lv1_1) and (tmp_129_demorgan_fu_334_p2 = ap_const_lv1_1) and (or_cond_fu_314_p2 = ap_const_lv1_0) and (tmp_44_fu_302_p2 = ap_const_lv1_0) and (or_cond1_fu_296_p2 = ap_const_lv1_0) and (tmp_s_fu_284_p2 = ap_const_lv1_0) and (tmp_105_demorgan_fu_278_p2 = ap_const_lv1_0) and (tmp_demorgan_fu_260_p2 = ap_const_lv1_0) and (m_fu_324_p4 = ap_const_lv32_2) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                p_s_reg_96 <= ap_const_lv64_4002D97C7F3321D2;
            elsif (((tmp_131_demorgan_fu_340_p2 = ap_const_lv1_1) and (tmp_129_demorgan_fu_334_p2 = ap_const_lv1_1) and (m_fu_324_p4 = ap_const_lv32_3) and (or_cond_fu_314_p2 = ap_const_lv1_0) and (tmp_44_fu_302_p2 = ap_const_lv1_0) and (or_cond1_fu_296_p2 = ap_const_lv1_0) and (tmp_s_fu_284_p2 = ap_const_lv1_0) and (tmp_105_demorgan_fu_278_p2 = ap_const_lv1_0) and (tmp_demorgan_fu_260_p2 = ap_const_lv1_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                p_s_reg_96 <= ap_const_lv64_C002D97C7F3321D2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_131_demorgan_fu_340_p2 = ap_const_lv1_0) and (tmp_129_demorgan_fu_334_p2 = ap_const_lv1_0) and (or_cond_fu_314_p2 = ap_const_lv1_0) and (tmp_44_fu_302_p2 = ap_const_lv1_0) and (or_cond1_fu_296_p2 = ap_const_lv1_0) and (tmp_s_fu_284_p2 = ap_const_lv1_0) and (tmp_105_demorgan_fu_278_p2 = ap_const_lv1_0) and (tmp_demorgan_fu_260_p2 = ap_const_lv1_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    a_reg_573(62 downto 0) <= a_fu_358_p1(62 downto 0);
                    b_reg_579(62 downto 0) <= b_fu_377_p1(62 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_129_demorgan_reg_565 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                d_reg_631 <= grp_fu_179_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond_fu_314_p2 = ap_const_lv1_0) and (tmp_44_fu_302_p2 = ap_const_lv1_0) and (or_cond1_fu_296_p2 = ap_const_lv1_0) and (tmp_s_fu_284_p2 = ap_const_lv1_0) and (tmp_105_demorgan_fu_278_p2 = ap_const_lv1_0) and (tmp_demorgan_fu_260_p2 = ap_const_lv1_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                m_reg_561 <= m_fu_324_p4;
                tmp_129_demorgan_reg_565 <= tmp_129_demorgan_fu_334_p2;
                tmp_131_demorgan_reg_569 <= tmp_131_demorgan_fu_340_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_105_demorgan_fu_278_p2 = ap_const_lv1_0) and (tmp_demorgan_fu_260_p2 = ap_const_lv1_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                or_cond1_reg_549 <= or_cond1_fu_296_p2;
                tmp_s_reg_545 <= tmp_s_fu_284_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond1_fu_296_p2 = ap_const_lv1_0) and (tmp_105_demorgan_fu_278_p2 = ap_const_lv1_0) and (tmp_demorgan_fu_260_p2 = ap_const_lv1_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                or_cond_reg_557 <= or_cond_fu_314_p2;
                tmp_44_reg_553 <= tmp_44_fu_302_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((grp_atan2_generic_fu_171_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((grp_atan2_generic_fu_171_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then
                reg_190 <= grp_atan2_generic_fu_171_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
                tmp_102_i_reg_626 <= grp_fu_179_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_demorgan_fu_260_p2 = ap_const_lv1_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                tmp_105_demorgan_reg_541 <= tmp_105_demorgan_fu_278_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                tmp_demorgan_reg_537 <= tmp_demorgan_fu_260_p2;
            end if;
        end if;
    end process;
    a_reg_573(63) <= '0';
    b_reg_579(63) <= '0';

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, grp_atan2_generic_fu_171_ap_done, ap_CS_fsm_state3, tmp_demorgan_fu_260_p2, tmp_105_demorgan_fu_278_p2, tmp_s_fu_284_p2, or_cond1_fu_296_p2, tmp_44_fu_302_p2, or_cond_fu_314_p2, m_fu_324_p4, tmp_129_demorgan_fu_334_p2, tmp_131_demorgan_fu_340_p2, tmp_i3_fu_384_p2, tmp_30_fu_420_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not((m_fu_324_p4 = ap_const_lv32_0)) and not((m_fu_324_p4 = ap_const_lv32_1)) and not((m_fu_324_p4 = ap_const_lv32_2)) and not((m_fu_324_p4 = ap_const_lv32_3)) and (tmp_129_demorgan_fu_334_p2 = ap_const_lv1_1) and (or_cond_fu_314_p2 = ap_const_lv1_0) and (tmp_44_fu_302_p2 = ap_const_lv1_0) and (or_cond1_fu_296_p2 = ap_const_lv1_0) and (tmp_s_fu_284_p2 = ap_const_lv1_0) and (tmp_105_demorgan_fu_278_p2 = ap_const_lv1_0) and (tmp_demorgan_fu_260_p2 = ap_const_lv1_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and ((or_cond_fu_314_p2 = ap_const_lv1_1) or (tmp_44_fu_302_p2 = ap_const_lv1_1) or (or_cond1_fu_296_p2 = ap_const_lv1_1) or (tmp_s_fu_284_p2 = ap_const_lv1_1) or (tmp_105_demorgan_fu_278_p2 = ap_const_lv1_1) or (tmp_demorgan_fu_260_p2 = ap_const_lv1_1) or ((tmp_131_demorgan_fu_340_p2 = ap_const_lv1_1) and (tmp_129_demorgan_fu_334_p2 = ap_const_lv1_0)) or ((tmp_129_demorgan_fu_334_p2 = ap_const_lv1_1) and (m_fu_324_p4 = ap_const_lv32_0)) or ((tmp_129_demorgan_fu_334_p2 = ap_const_lv1_1) and (m_fu_324_p4 = ap_const_lv32_1)) or ((tmp_129_demorgan_fu_334_p2 = ap_const_lv1_1) and (m_fu_324_p4 = ap_const_lv32_2)) or ((tmp_129_demorgan_fu_334_p2 = ap_const_lv1_1) and (m_fu_324_p4 = ap_const_lv32_3))))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                elsif (((tmp_131_demorgan_fu_340_p2 = ap_const_lv1_0) and (tmp_129_demorgan_fu_334_p2 = ap_const_lv1_0) and (or_cond_fu_314_p2 = ap_const_lv1_0) and (tmp_44_fu_302_p2 = ap_const_lv1_0) and (or_cond1_fu_296_p2 = ap_const_lv1_0) and (tmp_s_fu_284_p2 = ap_const_lv1_0) and (tmp_i3_fu_384_p2 = ap_const_lv1_0) and (tmp_105_demorgan_fu_278_p2 = ap_const_lv1_0) and (tmp_demorgan_fu_260_p2 = ap_const_lv1_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (tmp_30_fu_420_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                elsif (((tmp_131_demorgan_fu_340_p2 = ap_const_lv1_0) and (tmp_129_demorgan_fu_334_p2 = ap_const_lv1_0) and (or_cond_fu_314_p2 = ap_const_lv1_0) and (tmp_44_fu_302_p2 = ap_const_lv1_0) and (or_cond1_fu_296_p2 = ap_const_lv1_0) and (tmp_s_fu_284_p2 = ap_const_lv1_0) and (tmp_30_fu_420_p2 = ap_const_lv1_0) and (tmp_i3_fu_384_p2 = ap_const_lv1_0) and (tmp_105_demorgan_fu_278_p2 = ap_const_lv1_0) and (tmp_demorgan_fu_260_p2 = ap_const_lv1_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                elsif (((tmp_131_demorgan_fu_340_p2 = ap_const_lv1_0) and (tmp_129_demorgan_fu_334_p2 = ap_const_lv1_0) and (or_cond_fu_314_p2 = ap_const_lv1_0) and (tmp_44_fu_302_p2 = ap_const_lv1_0) and (or_cond1_fu_296_p2 = ap_const_lv1_0) and (tmp_s_fu_284_p2 = ap_const_lv1_0) and (tmp_105_demorgan_fu_278_p2 = ap_const_lv1_0) and (tmp_demorgan_fu_260_p2 = ap_const_lv1_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (tmp_i3_fu_384_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((grp_atan2_generic_fu_171_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                if (((grp_atan2_generic_fu_171_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXX";
        end case;
    end process;
    a_fu_358_p1 <= p_Result_79_fu_350_p3;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_condition_619_assign_proc : process(tmp_demorgan_reg_537, tmp_105_demorgan_reg_541, tmp_s_reg_545, or_cond1_reg_549, tmp_44_reg_553, or_cond_reg_557, tmp_129_demorgan_reg_565, tmp_131_demorgan_reg_569, ap_CS_fsm_state15)
    begin
                ap_condition_619 <= ((tmp_131_demorgan_reg_569 = ap_const_lv1_0) and (tmp_129_demorgan_reg_565 = ap_const_lv1_0) and (or_cond_reg_557 = ap_const_lv1_0) and (tmp_44_reg_553 = ap_const_lv1_0) and (or_cond1_reg_549 = ap_const_lv1_0) and (tmp_s_reg_545 = ap_const_lv1_0) and (tmp_105_demorgan_reg_541 = ap_const_lv1_0) and (tmp_demorgan_reg_537 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state15)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state15) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_UnifiedRetVal_phi_fu_164_p4_assign_proc : process(tmp_demorgan_reg_537, tmp_105_demorgan_reg_541, tmp_s_reg_545, or_cond1_reg_549, tmp_44_reg_553, or_cond_reg_557, tmp_129_demorgan_reg_565, tmp_131_demorgan_reg_569, ap_phi_mux_p_s_phi_fu_108_p40, ap_CS_fsm_state15, UnifiedRetVal_reg_161)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state15) and ((tmp_129_demorgan_reg_565 = ap_const_lv1_1) or (or_cond_reg_557 = ap_const_lv1_1) or (tmp_44_reg_553 = ap_const_lv1_1) or (or_cond1_reg_549 = ap_const_lv1_1) or (tmp_s_reg_545 = ap_const_lv1_1) or (tmp_131_demorgan_reg_569 = ap_const_lv1_0) or (tmp_105_demorgan_reg_541 = ap_const_lv1_1) or (tmp_demorgan_reg_537 = ap_const_lv1_1)))) then 
            ap_phi_mux_UnifiedRetVal_phi_fu_164_p4 <= ap_phi_mux_p_s_phi_fu_108_p40;
        else 
            ap_phi_mux_UnifiedRetVal_phi_fu_164_p4 <= UnifiedRetVal_reg_161;
        end if; 
    end process;


    ap_phi_mux_p_s_phi_fu_108_p40_assign_proc : process(m_reg_561, d_reg_631, p_s_reg_96, tmp_48_fu_529_p1, ap_condition_619)
    begin
        if ((ap_const_boolean_1 = ap_condition_619)) then
            if ((m_reg_561 = ap_const_lv32_2)) then 
                ap_phi_mux_p_s_phi_fu_108_p40 <= d_reg_631;
            elsif ((m_reg_561 = ap_const_lv32_3)) then 
                ap_phi_mux_p_s_phi_fu_108_p40 <= tmp_48_fu_529_p1;
            else 
                ap_phi_mux_p_s_phi_fu_108_p40 <= p_s_reg_96;
            end if;
        else 
            ap_phi_mux_p_s_phi_fu_108_p40 <= p_s_reg_96;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_return_assign_proc : process(ap_CS_fsm_state15, ap_phi_mux_UnifiedRetVal_phi_fu_164_p4, ap_return_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            ap_return <= ap_phi_mux_UnifiedRetVal_phi_fu_164_p4;
        else 
            ap_return <= ap_return_preg;
        end if; 
    end process;

    b_fu_377_p1 <= p_Result_80_fu_369_p3;
    grp_atan2_generic_fu_171_ap_start <= grp_atan2_generic_fu_171_ap_start_reg;

    grp_atan2_generic_fu_171_x_in_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state3, a_reg_573, b_reg_579)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_atan2_generic_fu_171_x_in <= a_reg_573;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_atan2_generic_fu_171_x_in <= b_reg_579;
        else 
            grp_atan2_generic_fu_171_x_in <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_atan2_generic_fu_171_y_in_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state3, a_reg_573, b_reg_579)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_atan2_generic_fu_171_y_in <= b_reg_579;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_atan2_generic_fu_171_y_in <= a_reg_573;
        else 
            grp_atan2_generic_fu_171_y_in <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_179_p0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_179_p0 <= ap_const_lv64_400921FB54442D18;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_179_p0 <= ap_const_lv64_3FF921FB54442D18;
        else 
            grp_fu_179_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_179_p1_assign_proc : process(reg_190, c_reg_82, ap_CS_fsm_state4, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_179_p1 <= c_reg_82;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_179_p1 <= reg_190;
        else 
            grp_fu_179_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    loc_V_7_fu_218_p1 <= p_Val2_s_fu_196_p1(52 - 1 downto 0);
    loc_V_8_fu_234_p4 <= p_Val2_60_fu_222_p1(62 downto 52);
    loc_V_9_fu_244_p1 <= p_Val2_60_fu_222_p1(52 - 1 downto 0);
    loc_V_fu_208_p4 <= p_Val2_s_fu_196_p1(62 downto 52);
    
    m_fu_324_p4_proc : process(tmp_46_fu_320_p1, p_Result_72_fu_200_p3)
    begin
        m_fu_324_p4 <= tmp_46_fu_320_p1;
        m_fu_324_p4(1) <= p_Result_72_fu_200_p3(0);
    end process;

    notlhs2_fu_402_p2 <= "0" when (loc_V_fu_208_p4 = ap_const_lv11_7FF) else "1";
    notlhs_fu_390_p2 <= "0" when (loc_V_8_fu_234_p4 = ap_const_lv11_7FF) else "1";
    or_cond1_fu_296_p2 <= (tmp_s_fu_284_p2 and tmp_43_fu_290_p2);
    or_cond_fu_314_p2 <= (tmp_45_fu_308_p2 and tmp_44_fu_302_p2);
    p_1_fu_426_p3 <= 
        ap_const_lv64_BFF921FB54442D18 when (p_Result_s_fu_226_p3(0) = '1') else 
        ap_const_lv64_3FF921FB54442D18;
    p_Result_72_fu_200_p3 <= p_Val2_s_fu_196_p1(63 downto 63);
    p_Result_73_fu_494_p3 <= (p_Result_s_fu_226_p3 & ap_const_lv63_400921FB54442D18);
    p_Result_74_fu_482_p3 <= (p_Result_s_fu_226_p3 & ap_const_lv63_0);
    p_Result_75_fu_470_p3 <= (p_Result_s_fu_226_p3 & ap_const_lv63_3FF921FB54442D18);
    p_Result_76_fu_458_p3 <= (p_Result_s_fu_226_p3 & ap_const_lv63_400921FB54442D18);
    p_Result_77_fu_446_p3 <= (p_Result_s_fu_226_p3 & ap_const_lv63_0);
    p_Result_78_fu_434_p3 <= (p_Result_s_fu_226_p3 & ap_const_lv63_3FF921FB54442D18);
    p_Result_79_fu_350_p3 <= (ap_const_lv1_0 & tmp_fu_346_p1);
    p_Result_80_fu_369_p3 <= (ap_const_lv1_0 & tmp_99_fu_365_p1);
    p_Result_s_fu_226_p3 <= p_Val2_60_fu_222_p1(63 downto 63);
    p_Val2_60_fu_222_p1 <= y_in;
    p_Val2_s_fu_196_p1 <= x_in;
    ret_i_i_i1_fu_502_p1 <= p_Result_73_fu_494_p3;
    ret_i_i_i2_fu_490_p1 <= p_Result_74_fu_482_p3;
    ret_i_i_i3_fu_478_p1 <= p_Result_75_fu_470_p3;
    ret_i_i_i4_fu_466_p1 <= p_Result_76_fu_458_p3;
    ret_i_i_i5_fu_454_p1 <= p_Result_77_fu_446_p3;
    ret_i_i_i6_fu_442_p1 <= p_Result_78_fu_434_p3;
    tmp_105_demorgan_fu_278_p2 <= (tmp_i2_fu_266_p2 and tmp_i2_55_fu_272_p2);
    tmp_129_demorgan_fu_334_p2 <= (tmp_i2_fu_266_p2 and tmp_45_fu_308_p2);
    tmp_131_demorgan_fu_340_p2 <= (tmp_i_fu_248_p2 and tmp_43_fu_290_p2);
    tmp_26_fu_396_p2 <= (tmp_43_fu_290_p2 or notlhs_fu_390_p2);
    tmp_270_neg_fu_510_p2 <= (tmp_270_to_int_fu_506_p1 xor ap_const_lv64_8000000000000000);
    tmp_270_to_int_fu_506_p1 <= c_reg_82;
    tmp_271_neg_fu_523_p2 <= (tmp_271_to_int_fu_520_p1 xor ap_const_lv64_8000000000000000);
    tmp_271_to_int_fu_520_p1 <= d_reg_631;
    tmp_27_fu_408_p2 <= (tmp_45_fu_308_p2 or notlhs2_fu_402_p2);
    tmp_28_fu_414_p2 <= (tmp_27_fu_408_p2 and tmp_26_fu_396_p2);
    tmp_29_fu_186_p0 <= p_Result_79_fu_350_p3;
    tmp_29_fu_186_p1 <= p_Result_80_fu_369_p3;
    tmp_30_fu_420_p2 <= (tmp_29_fu_186_p2 and tmp_28_fu_414_p2);
    tmp_43_fu_290_p2 <= "1" when (loc_V_9_fu_244_p1 = ap_const_lv52_0) else "0";
    tmp_44_fu_302_p2 <= "1" when (loc_V_fu_208_p4 = ap_const_lv11_0) else "0";
    tmp_45_fu_308_p2 <= "1" when (loc_V_7_fu_218_p1 = ap_const_lv52_0) else "0";
    tmp_46_fu_320_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_s_fu_226_p3),32));
    tmp_47_fu_516_p1 <= tmp_270_neg_fu_510_p2;
    tmp_48_fu_529_p1 <= tmp_271_neg_fu_523_p2;
    tmp_99_fu_365_p1 <= p_Val2_s_fu_196_p1(63 - 1 downto 0);
    tmp_demorgan_fu_260_p2 <= (tmp_i_fu_248_p2 and tmp_i_54_fu_254_p2);
    tmp_fu_346_p1 <= p_Val2_60_fu_222_p1(63 - 1 downto 0);
    tmp_i2_55_fu_272_p2 <= "0" when (loc_V_7_fu_218_p1 = ap_const_lv52_0) else "1";
    tmp_i2_fu_266_p2 <= "1" when (loc_V_fu_208_p4 = ap_const_lv11_7FF) else "0";
    tmp_i3_fu_384_p2 <= "1" when (p_Result_80_fu_369_p3 = p_Result_79_fu_350_p3) else "0";
    tmp_i_54_fu_254_p2 <= "0" when (loc_V_9_fu_244_p1 = ap_const_lv52_0) else "1";
    tmp_i_fu_248_p2 <= "1" when (loc_V_8_fu_234_p4 = ap_const_lv11_7FF) else "0";
    tmp_s_fu_284_p2 <= "1" when (loc_V_8_fu_234_p4 = ap_const_lv11_0) else "0";
end behav;
