// Seed: 218506034
module module_0 (
    input tri0 id_0,
    input tri void id_1,
    output wire id_2,
    input wand id_3,
    input tri0 id_4,
    input tri1 id_5,
    input wand id_6,
    input tri0 id_7,
    output tri id_8
    , id_14,
    input tri0 id_9,
    input uwire id_10,
    input tri0 id_11,
    output wire id_12
);
  assign id_14 = 1;
  assign id_12 = id_4;
  wire id_15;
  wire id_16;
  wire id_17;
endmodule
module module_1 (
    input tri id_0,
    output wor id_1,
    input supply0 id_2,
    input wor id_3
);
  wire id_5, id_6;
  wire id_7;
  wire id_8;
  module_0(
      id_2, id_0, id_1, id_0, id_3, id_3, id_0, id_2, id_1, id_3, id_0, id_0, id_1
  );
  wire id_9;
  wire id_10, id_11, id_12;
  assign id_11 = id_7;
endmodule
