/***************************************************************************
 *     Copyright (c) 1999-2011, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: $
 * $brcm_Revision: $
 * $brcm_Date: $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Mon Feb  7 17:24:54 2011
 *                 MD5 Checksum         9ea0993e1ac972e15873cf04ea4c226d
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: $
 *
 ***************************************************************************/

#ifndef BCHP_DS_5_H__
#define BCHP_DS_5_H__

/***************************************************************************
 *DS_5 - Downstream Receiver 5 Registers
 ***************************************************************************/
#define BCHP_DS_5_GBL                            0x000b6000 /* Global Core Control Register */
#define BCHP_DS_5_PD                             0x000b6010 /* Global Power Down Register */
#define BCHP_DS_5_IRQSTS1                        0x000b6040 /* Interrupt Status Register 1 */
#define BCHP_DS_5_IRQSET1                        0x000b6044 /* Set Interrupt Status Register 1 */
#define BCHP_DS_5_IRQCLR1                        0x000b6048 /* Clear Interrupt Status Register 1 */
#define BCHP_DS_5_IRQMSK1                        0x000b604c /* Interrupt Mask Register 1 */
#define BCHP_DS_5_IRQMSET1                       0x000b6050 /* Set Interrupt Mask Register 1 */
#define BCHP_DS_5_IRQMCLR1                       0x000b6054 /* Clear Interrupt Mask Register 1 */
#define BCHP_DS_5_IRQSTS2                        0x000b6058 /* Interrupt Status Register 2 */
#define BCHP_DS_5_IRQSET2                        0x000b605c /* Set Interrupt Status Register 2 */
#define BCHP_DS_5_IRQCLR2                        0x000b6060 /* Clear Interrupt Status Register 2 */
#define BCHP_DS_5_IRQMSK2                        0x000b6064 /* Interrupt Mask Register 2 */
#define BCHP_DS_5_IRQMSET2                       0x000b6068 /* Set Interrupt Mask Register 2 */
#define BCHP_DS_5_IRQMCLR2                       0x000b606c /* Clear Interrupt Mask Register 2 */
#define BCHP_DS_5_STAT                           0x000b60fc /* Receiver Status Register */
#define BCHP_DS_5_RST                            0x000b6100 /* Global Reset Register */
#define BCHP_DS_5_FRZ                            0x000b6104 /* Global Freeze Register */
#define BCHP_DS_5_BURST_FRZ                      0x000b610c /* Global Burst noise detector Freeze  Register */
#define BCHP_DS_5_CLK                            0x000b6184 /* Clock Generation Control Register */
#define BCHP_DS_5_NCOU                           0x000b6190 /* NCO Instantaneous Value (Upper) */
#define BCHP_DS_5_NCOL                           0x000b6194 /* NCO Instantaneous Value (Lower) */
#define BCHP_DS_5_FECIN_NCON                     0x000b6198 /* FEC Clock Counter Numerator Value */
#define BCHP_DS_5_FECIN_NCODL                    0x000b619c /* FEC Clock Counter Delta Value */
#define BCHP_DS_5_FECOUT_NCON                    0x000b61a0 /* OI PLL Clock Rate Numerator */
#define BCHP_DS_5_FECOUT_NCODL                   0x000b61a4 /* OI PLL Clock Rate Delta */
#define BCHP_DS_5_US_FCW_DWELL                   0x000b61a8 /* Upstream Frequency Control Word Dwell-count register */
#define BCHP_DS_5_SGCG                           0x000b61ac /* Clockgen Signature Analyzer */
#define BCHP_DS_5_ICB_CTL                        0x000b6200 /* Internal Configuration Bus Control and Status */
#define BCHP_DS_5_MBOX_CSR_P                     0x000b6204 /* Mail Box Command and Status for processor */
#define BCHP_DS_5_MBOX_DATA_P                    0x000b6208 /* Mail Box Data for processor */
#define BCHP_DS_5_HI_TST                         0x000b6214 /* Test configuration for down steam core's bus interface */
#define BCHP_DS_5_MBOX_CSR_S                     0x000b6218 /* Mail Box Command and Status for serial test interface. */
#define BCHP_DS_5_MBOX_DATA_S                    0x000b621c /* Mail Box Data for serial test interface */
#define BCHP_DS_5_BR                             0x000b6300 /* Baud Receiver Control Register */
#define BCHP_DS_5_AGCB                           0x000b634c /* Digital AGCB Control Register */
#define BCHP_DS_5_AGCBI                          0x000b6350 /* Digital AGCB Integrator Value */
#define BCHP_DS_5_AGCBLI                         0x000b6354 /* Digital AGCB Leaky Integrator Value */
#define BCHP_DS_5_SGBR                           0x000b6358 /* Baud Receiver Signature Analyzer */
#define BCHP_DS_5_QMLPS                          0x000b6400 /* QAM Loop Control */
#define BCHP_DS_5_CFL                            0x000b6410 /* Carrier Frequency Loop Control Register */
#define BCHP_DS_5_CFLC                           0x000b6414 /* Carrier Frequency Loop Coefficient Control Register */
#define BCHP_DS_5_CFLI                           0x000b6418 /* Carrier Frequency Loop Integrator Value */
#define BCHP_DS_5_CFLSP                          0x000b641c /* Carrier Frequency Loop Sweep Control Register */
#define BCHP_DS_5_CFLFOS                         0x000b6480 /* Carrier Frequency Loop Frequency Offset Control Register */
#define BCHP_DS_5_CFLFO                          0x000b6488 /* Carrier Frequency Loop Filter Output Value */
#define BCHP_DS_5_TL                             0x000b6494 /* Timing Loop Control Register */
#define BCHP_DS_5_TLC                            0x000b6498 /* Timing Loop Coefficient Control Register */
#define BCHP_DS_5_TLI                            0x000b649c /* Timing Loop Integrator Value */
#define BCHP_DS_5_TLSWP                          0x000b64a0 /* Timing Loop Sweep Control Value */
#define BCHP_DS_5_TLTHRS                         0x000b64a4 /* Timing Loop Integrator Threshold Register */
#define BCHP_DS_5_TLFOS                          0x000b64a8 /* Timing Loop Phase Offset Control Register */
#define BCHP_DS_5_TLFO                           0x000b64ac /* Timing Loop Filter Output Value */
#define BCHP_DS_5_TLAGC                          0x000b6504 /* Timing Loop AGC Control Register */
#define BCHP_DS_5_TLAGCI                         0x000b6508 /* Timing Loop AGC Integrator Value */
#define BCHP_DS_5_TLAGCL                         0x000b650c /* Timing Loop AGC Leaky Integrator Value */
#define BCHP_DS_5_PERF                           0x000b6510 /* Performance Monitoring Control/Status Register */
#define BCHP_DS_5_TLDHT                          0x000b6514 /* Timing Lock Detector High Threshold Control Register */
#define BCHP_DS_5_TLDLT                          0x000b6518 /* Timing Lock Detector Low Threshold Control Register */
#define BCHP_DS_5_TLDA                           0x000b651c /* Timing Lock Detector Accumulator Value */
#define BCHP_DS_5_TLDC                           0x000b6520 /* Timing Lock Detector Maximum Count Control Register */
#define BCHP_DS_5_TLDCI                          0x000b6524 /* Timing Lock Detector Counter Value */
#define BCHP_DS_5_US_IFC                         0x000b6530 /* Upstream/Downstream interface control register */
#define BCHP_DS_5_US_FCW_HI                      0x000b6534 /* Upper-part of the Upstream Frequency Control Word register */
#define BCHP_DS_5_US_FCW_LO                      0x000b6538 /* Lower-part of the Upstream Frequency Control Word register */
#define BCHP_DS_5_US_TL_OFFSET                   0x000b653c /* Upstream Timing Offset register */
#define BCHP_DS_5_US_DSBCLK                      0x000b6540 /* Upstream baud clock register */
#define BCHP_DS_5_FEC                            0x000b6600 /* FEC Control / Status Register */
#define BCHP_DS_5_FECU                           0x000b6610 /* FEC Initialization Register (Upper) */
#define BCHP_DS_5_FECM                           0x000b6614 /* FEC Initialization Register (Middle) */
#define BCHP_DS_5_FECL                           0x000b6618 /* FEC Initialization Register (Lower) */
#define BCHP_DS_5_SGFEC                          0x000b6620 /* FEC Signature Analyzer */
#define BCHP_DS_5_OI_VCO                         0x000b6640 /* OI VCO Control */
#define BCHP_DS_5_OI_CTL                         0x000b6680 /* OI Control */
#define BCHP_DS_5_OI_OUT                         0x000b6684 /* OI PS Output Control */
#define BCHP_DS_5_OI_ERR                         0x000b669c /* OI Frame Error Count */
#define BCHP_DS_5_OI_SG                          0x000b66a0 /* Output Interface Signature Analyzer (Test) */
#define BCHP_DS_5_OI_BER_CTL                     0x000b66a4 /* OI BER Estimation Control Register */
#define BCHP_DS_5_OI_BER                         0x000b66a8 /* OI BER Estimation Error Counter Value */
#define BCHP_DS_5_BER                            0x000b6700 /* Pre-FEC BER Estimation Control Register */
#define BCHP_DS_5_BERI                           0x000b6704 /* Pre-FEC BER Estimation Error Counter Value */
#define BCHP_DS_5_CERC1                          0x000b6710 /* FEC RS Corrected Bit Counter */
#define BCHP_DS_5_UERC1                          0x000b6714 /* FEC Uncorrectable RS-Block Counter */
#define BCHP_DS_5_NBERC1                         0x000b6718 /* FEC Clean RS-Block Counter */
#define BCHP_DS_5_CBERC1                         0x000b671c /* FEC Corrected RS-Block Counter */
#define BCHP_DS_5_BMPG1                          0x000b6720 /* FEC Bad MPEG-Packet Counter */
#define BCHP_DS_5_CERC2                          0x000b6724 /* FEC RS Corrected Bit Counter */
#define BCHP_DS_5_UERC2                          0x000b6728 /* FEC Uncorrectable RS-Block Counter */
#define BCHP_DS_5_NBERC2                         0x000b672c /* FEC Clean RS-Block Counter */
#define BCHP_DS_5_CBERC2                         0x000b6730 /* FEC Corrected RS-Block Counter */
#define BCHP_DS_5_BMPG2                          0x000b6734 /* FEC Bad MPEG-Packet Counter */
#define BCHP_DS_5_TPFEC                          0x000b6738 /* Testport Control Register for FEC */
#define BCHP_DS_5_EUSEDC1                        0x000b673c /* FEC Erasure used RS-Block Counter */
#define BCHP_DS_5_EDISCARDC1                     0x000b6740 /* FEC Erasure discarded RS-Block Counter */
#define BCHP_DS_5_EUSEDC2                        0x000b6744 /* FEC Erasure used RS-Block Counter */
#define BCHP_DS_5_EDISCARDC2                     0x000b6748 /* FEC Erasure discarded RS-Block Counter */
#define BCHP_DS_5_FBCNT1                         0x000b67c0 /* Baud Rate Counter 1 */
#define BCHP_DS_5_FBCNT2                         0x000b67c4 /* Baud Rate Counter 2 */
#define BCHP_DS_5_SPARE                          0x000b67fc /* Reserved for Future Expansion */
#define BCHP_DS_5_BND                            0x000b6b00 /* BND Control Register */
#define BCHP_DS_5_BND_THR                        0x000b6b04 /* BND threshold value Register */
#define BCHP_DS_5_BND_FRZ                        0x000b6b08 /* BND Freeze Control Register */
#define BCHP_DS_5_BND_THRFRZ                     0x000b6b0c /* BND threshold value Register */
#define BCHP_DS_5_EQ_CTL                         0x000b6c00 /* Equalizer Control Register */
#define BCHP_DS_5_EQ_CWC                         0x000b6c04 /* CWC Control Register */
#define BCHP_DS_5_EQ_CWC_FSBAUD                  0x000b6c08 /* CWC BAUD SAMPLE RATE */
#define BCHP_DS_5_EQ_CWC_FSCARR                  0x000b6c0c /* CWC CARRIER SAMPLE RATE */
#define BCHP_DS_5_EQ_FFE                         0x000b6c10 /* FFE Control Register */
#define BCHP_DS_5_EQ_DFE                         0x000b6c14 /* DFE Control Register */
#define BCHP_DS_5_EQ_CMA                         0x000b6c18 /* Equalizer CMA Modulus Control Register */
#define BCHP_DS_5_EQ_RCA                         0x000b6c1c /* Equalizer RCA Gain Control Register */
#define BCHP_DS_5_EQ_FMTHR                       0x000b6c20 /* Equalizer Main Tap Threshold Control Register */
#define BCHP_DS_5_EQ_LEAK                        0x000b6c24 /* Equalizer Leakage Control Register */
#define BCHP_DS_5_EQ_SOFT                        0x000b6c28 /* Equalizer Soft Decision Value */
#define BCHP_DS_5_EQ_SGEQ                        0x000b6c2c /* Equalizer Signature Analyzer */
#define BCHP_DS_5_EQ_CPL                         0x000b6c30 /* Carrier Phase Loop Control */
#define BCHP_DS_5_EQ_CPLC                        0x000b6c34 /* Carrier Phase Loop Coefficients */
#define BCHP_DS_5_EQ_CPLSWP                      0x000b6c38 /* Carrier Phase Loop Sweep */
#define BCHP_DS_5_EQ_CPLI                        0x000b6c3c /* Carrier Phase Loop Integrator */
#define BCHP_DS_5_EQ_CPLPA                       0x000b6c40 /* Carrier Phase Loop Phase Accumulator */
#define BCHP_DS_5_EQ_CPLFO                       0x000b6c44 /* Carrier Phase Loop Filter Output */
#define BCHP_DS_5_EQ_SNR                         0x000b6c48 /* Slicer SNR */
#define BCHP_DS_5_EQ_SNRHT                       0x000b6c4c /* Slicer SNR High Threshold */
#define BCHP_DS_5_EQ_SNRLT                       0x000b6c50 /* Slicer SNR Low Threshold */
#define BCHP_DS_5_EQ_CLD                         0x000b6c54 /* Carrier Lock Detector */
#define BCHP_DS_5_EQ_CLDHT                       0x000b6c58 /* Carrier Lock Detector High Threshold */
#define BCHP_DS_5_EQ_CLDLT                       0x000b6c5c /* Carrier Lock Detector Low Threshold */
#define BCHP_DS_5_EQ_CLDA                        0x000b6c60 /* Carrier Lock Detector Accumulator */
#define BCHP_DS_5_EQ_CLDC                        0x000b6c64 /* Carrier Lock Detector Maximum Count Control */
#define BCHP_DS_5_EQ_CLDCI                       0x000b6c68 /* Carrier Lock Detector Counter */
#define BCHP_DS_5_EQ_CWC_LEAK                    0x000b6c6c /* CWC LEAK Control Register */
#define BCHP_DS_5_EQ_CWC_FIN1                    0x000b6c70 /* CWC 1st tap non-baud-related frequency in MHz */
#define BCHP_DS_5_EQ_CWC_FIN2                    0x000b6c74 /* CWC 2nd tap non-baud-related frequency in MHz */
#define BCHP_DS_5_EQ_CWC_FIN3                    0x000b6c78 /* CWC 3rd tap non-baud-related frequency in MHz */
#define BCHP_DS_5_EQ_CWC_FIN4                    0x000b6c7c /* CWC 4th tap non-baud-related frequency in MHz */
#define BCHP_DS_5_EQ_CWC_FOFS1                   0x000b6c80 /* CWC 1st tap baud-related frequency offset control word */
#define BCHP_DS_5_EQ_CWC_FOFS2                   0x000b6c84 /* CWC 2nd tap baud-related frequency offset control word */
#define BCHP_DS_5_EQ_CWC_FOFS3                   0x000b6c88 /* CWC 3rd tap non-baud-related frequency offset */
#define BCHP_DS_5_EQ_CWC_FOFS4                   0x000b6c8c /* CWC 4th tap non-baud-related frequency offset */
#define BCHP_DS_5_EQ_CWC_LFC1                    0x000b6c90 /* CWC 1st tap phase/freq loop filter control */
#define BCHP_DS_5_EQ_CWC_LFC2                    0x000b6c94 /* CWC 2nd tap phase/freq loop filter control */
#define BCHP_DS_5_EQ_CWC_LFC3                    0x000b6c98 /* CWC 3rd tap phase/freq loop filter control */
#define BCHP_DS_5_EQ_CWC_LFC4                    0x000b6c9c /* CWC 4th tap phase/freq loop filter control */
#define BCHP_DS_5_EQ_AGC                         0x000b6ca4 /* Equalizer HUM-AGC Loop Control */
#define BCHP_DS_5_EQ_AGCC                        0x000b6ca8 /* Equalizer HUM-AGC Loop Coefficients */
#define BCHP_DS_5_EQ_AGCI                        0x000b6cac /* Equalizer HUM-AGC Loop Integrator */
#define BCHP_DS_5_EQ_AGCPA                       0x000b6cb0 /* Equalizer HUM-AGC Loop Gain Accumulator */
#define BCHP_DS_5_EQ_AGCFO                       0x000b6cb4 /* Equalizer HUM-AGC Loop Filter Output */
#define BCHP_DS_5_EQ_FN                          0x000b6cb8 /* Equalizer HUM-AGC FN Modulus Control Register */
#define BCHP_DS_5_EQ_POWER                       0x000b6cbc /* Equalizer Input Power Estimator Register */
#define BCHP_DS_5_EQ_FFEU0                       0x000b6d00 /* FFE Coefficient Register 0 (Upper 16 bits I/Q) */
#define BCHP_DS_5_EQ_FFEL0                       0x000b6d04 /* FFE Coefficient Register 0 (Lower 8 bits I/Q) */
#define BCHP_DS_5_EQ_FFEU1                       0x000b6d08 /* FFE Coefficient Register 1 (Upper 16 bits I/Q) */
#define BCHP_DS_5_EQ_FFEL1                       0x000b6d0c /* FFE Coefficient Register 1 (Lower 8 bits I/Q) */
#define BCHP_DS_5_EQ_FFEU2                       0x000b6d10 /* FFE Coefficient Register 2 (Upper 16 bits I/Q) */
#define BCHP_DS_5_EQ_FFEL2                       0x000b6d14 /* FFE Coefficient Register 2 (Lower 8 bits I/Q) */
#define BCHP_DS_5_EQ_FFEU3                       0x000b6d18 /* FFE Coefficient Register 3 (Upper 16 bits I/Q) */
#define BCHP_DS_5_EQ_FFEL3                       0x000b6d1c /* FFE Coefficient Register 3 (Lower 8 bits I/Q) */
#define BCHP_DS_5_EQ_FFEU4                       0x000b6d20 /* FFE Coefficient Register 4 (Upper 16 bits I/Q) */
#define BCHP_DS_5_EQ_FFEL4                       0x000b6d24 /* FFE Coefficient Register 4 (Lower 8 bits I/Q) */
#define BCHP_DS_5_EQ_FFEU5                       0x000b6d28 /* FFE Coefficient Register 5 (Upper 16 bits I/Q) */
#define BCHP_DS_5_EQ_FFEL5                       0x000b6d2c /* FFE Coefficient Register 5 (Lower 8 bits I/Q) */
#define BCHP_DS_5_EQ_FFEU6                       0x000b6d30 /* FFE Coefficient Register 6 (Upper 16 bits I/Q) */
#define BCHP_DS_5_EQ_FFEL6                       0x000b6d34 /* FFE Coefficient Register 6 (Lower 8 bits I/Q) */
#define BCHP_DS_5_EQ_FFEU7                       0x000b6d38 /* FFE Coefficient Register 7 (Upper 16 bits I/Q) */
#define BCHP_DS_5_EQ_FFEL7                       0x000b6d3c /* FFE Coefficient Register 7 (Lower 8 bits I/Q) */
#define BCHP_DS_5_EQ_FFEU8                       0x000b6d40 /* FFE Coefficient Register 8 (Upper 16 bits I/Q) */
#define BCHP_DS_5_EQ_FFEL8                       0x000b6d44 /* FFE Coefficient Register 8 (Lower 8 bits I/Q) */
#define BCHP_DS_5_EQ_FFEU9                       0x000b6d48 /* FFE Coefficient Register 9 (Upper 16 bits I/Q) */
#define BCHP_DS_5_EQ_FFEL9                       0x000b6d4c /* FFE Coefficient Register 9 (Lower 8 bits I/Q) */
#define BCHP_DS_5_EQ_FFEU10                      0x000b6d50 /* FFE Coefficient Register 10 (Upper 16 bits I/Q) */
#define BCHP_DS_5_EQ_FFEL10                      0x000b6d54 /* FFE Coefficient Register 10 (Lower 8 bits I/Q) */
#define BCHP_DS_5_EQ_FFEU11                      0x000b6d58 /* FFE Coefficient Register 11 (Upper 16 bits I/Q) */
#define BCHP_DS_5_EQ_FFEL11                      0x000b6d5c /* FFE Coefficient Register 11 (Lower 8 bits I/Q) */
#define BCHP_DS_5_EQ_FFEU12                      0x000b6d60 /* FFE Coefficient Register 12 (Upper 16 bits I/Q) */
#define BCHP_DS_5_EQ_FFEL12                      0x000b6d64 /* FFE Coefficient Register 12 (Lower 8 bits I/Q) */
#define BCHP_DS_5_EQ_FFEU13                      0x000b6d68 /* FFE Coefficient Register 13 (Upper 16 bits I/Q) */
#define BCHP_DS_5_EQ_FFEL13                      0x000b6d6c /* FFE Coefficient Register 13 (Lower 8 bits I/Q) */
#define BCHP_DS_5_EQ_FFEU14                      0x000b6d70 /* FFE Coefficient Register 14 (Upper 16 bits I/Q) */
#define BCHP_DS_5_EQ_FFEL14                      0x000b6d74 /* FFE Coefficient Register 14 (Lower 8 bits I/Q) */
#define BCHP_DS_5_EQ_FFEU15                      0x000b6d78 /* FFE Coefficient Register 15 (Upper 16 bits I/Q) */
#define BCHP_DS_5_EQ_FFEL15                      0x000b6d7c /* FFE Coefficient Register 15 (Lower 8 bits I/Q) */
#define BCHP_DS_5_EQ_FFEU16                      0x000b6d80 /* FFE Coefficient Register 16 (Upper 16 bits I/Q) */
#define BCHP_DS_5_EQ_FFEL16                      0x000b6d84 /* FFE Coefficient Register 16 (Lower 8 bits I/Q) */
#define BCHP_DS_5_EQ_FFEU17                      0x000b6d88 /* FFE Coefficient Register 17 (Upper 16 bits I/Q) */
#define BCHP_DS_5_EQ_FFEL17                      0x000b6d8c /* FFE Coefficient Register 17 (Lower 8 bits I/Q) */
#define BCHP_DS_5_EQ_FFEU18                      0x000b6d90 /* FFE Coefficient Register 18 (Upper 16 bits I/Q) */
#define BCHP_DS_5_EQ_FFEL18                      0x000b6d94 /* FFE Coefficient Register 18 (Lower 8 bits I/Q) */
#define BCHP_DS_5_EQ_FFEU19                      0x000b6d98 /* FFE Coefficient Register 19 (Upper 16 bits I/Q) */
#define BCHP_DS_5_EQ_FFEL19                      0x000b6d9c /* FFE Coefficient Register 19 (Lower 8 bits I/Q) */
#define BCHP_DS_5_EQ_FFEU20                      0x000b6da0 /* FFE Coefficient Register 20 (Upper 16 bits I/Q) */
#define BCHP_DS_5_EQ_FFEL20                      0x000b6da4 /* FFE Coefficient Register 20 (Lower 8 bits I/Q) */
#define BCHP_DS_5_EQ_FFEU21                      0x000b6da8 /* FFE Coefficient Register 21 (Upper 16 bits I/Q) */
#define BCHP_DS_5_EQ_FFEL21                      0x000b6dac /* FFE Coefficient Register 21 (Lower 8 bits I/Q) */
#define BCHP_DS_5_EQ_FFEU22                      0x000b6db0 /* FFE Coefficient Register 22 (Upper 16 bits I/Q) */
#define BCHP_DS_5_EQ_FFEL22                      0x000b6db4 /* FFE Coefficient Register 22 (Lower 8 bits I/Q) */
#define BCHP_DS_5_EQ_FFEU23                      0x000b6db8 /* FFE Coefficient Register 23 (Upper 16 bits I/Q) */
#define BCHP_DS_5_EQ_FFEL23                      0x000b6dbc /* FFE Coefficient Register 23 (Lower 8 bits I/Q) */
#define BCHP_DS_5_EQ_FFEU24                      0x000b6dc0 /* FFE Coefficient Register 24 (Upper 16 bits I/Q) */
#define BCHP_DS_5_EQ_FFEL24                      0x000b6dc4 /* FFE Coefficient Register 24 (Lower 8 bits I/Q) */
#define BCHP_DS_5_EQ_FFEU25                      0x000b6dc8 /* FFE Coefficient Register 25 (Upper 16 bits I/Q) */
#define BCHP_DS_5_EQ_FFEL25                      0x000b6dcc /* FFE Coefficient Register 25 (Lower 8 bits I/Q) */
#define BCHP_DS_5_EQ_FFEU26                      0x000b6dd0 /* FFE Coefficient Register 26 (Upper 16 bits I/Q) */
#define BCHP_DS_5_EQ_FFEL26                      0x000b6dd4 /* FFE Coefficient Register 26 (Lower 8 bits I/Q) */
#define BCHP_DS_5_EQ_FFEU27                      0x000b6dd8 /* FFE Coefficient Register 27 (Upper 16 bits I/Q) */
#define BCHP_DS_5_EQ_FFEL27                      0x000b6ddc /* FFE Coefficient Register 27 (Lower 8 bits I/Q) */
#define BCHP_DS_5_EQ_FFEU28                      0x000b6de0 /* FFE Coefficient Register 28 (Upper 16 bits I/Q) */
#define BCHP_DS_5_EQ_FFEL28                      0x000b6de4 /* FFE Coefficient Register 28 (Lower 8 bits I/Q) */
#define BCHP_DS_5_EQ_FFEU29                      0x000b6de8 /* FFE Coefficient Register 29 (Upper 16 bits I/Q) */
#define BCHP_DS_5_EQ_FFEL29                      0x000b6dec /* FFE Coefficient Register 29 (Lower 8 bits I/Q) */
#define BCHP_DS_5_EQ_FFEU30                      0x000b6df0 /* FFE Coefficient Register 30 (Upper 16 bits I/Q) */
#define BCHP_DS_5_EQ_FFEL30                      0x000b6df4 /* FFE Coefficient Register 30 (Lower 8 bits I/Q) */
#define BCHP_DS_5_EQ_FFEU31                      0x000b6df8 /* FFE Coefficient Register 31 (Upper 16 bits I/Q) */
#define BCHP_DS_5_EQ_FFEL31                      0x000b6dfc /* FFE Coefficient Register 31 (Lower 8 bits I/Q) */
#define BCHP_DS_5_EQ_FFEU32                      0x000b6e00 /* FFE Coefficient Register 32 (Upper 16 bits I/Q) */
#define BCHP_DS_5_EQ_FFEL32                      0x000b6e04 /* FFE Coefficient Register 32 (Lower 8 bits I/Q) */
#define BCHP_DS_5_EQ_FFEU33                      0x000b6e08 /* FFE Coefficient Register 33 (Upper 16 bits I/Q) */
#define BCHP_DS_5_EQ_FFEL33                      0x000b6e0c /* FFE Coefficient Register 33 (Lower 8 bits I/Q) */
#define BCHP_DS_5_EQ_FFEU34                      0x000b6e10 /* FFE Coefficient Register 34 (Upper 16 bits I/Q) */
#define BCHP_DS_5_EQ_FFEL34                      0x000b6e14 /* FFE Coefficient Register 34 (Lower 8 bits I/Q) */
#define BCHP_DS_5_EQ_FFEU35                      0x000b6e18 /* FFE Coefficient Register 35 (Upper 16 bits I/Q) */
#define BCHP_DS_5_EQ_FFEL35                      0x000b6e1c /* FFE Coefficient Register 35 (Lower 8 bits I/Q) */
#define BCHP_DS_5_EQ_DFEU0                       0x000b6e20 /* DFE Coefficient Register 0 (Upper 16 bits I/Q) */
#define BCHP_DS_5_EQ_DFEL0                       0x000b6e24 /* DFE Coefficient Register 0 (Lower 8 bits I/Q) */
#define BCHP_DS_5_EQ_DFEU1                       0x000b6e28 /* DFE Coefficient Register 1 (Upper 16 bits I/Q) */
#define BCHP_DS_5_EQ_DFEL1                       0x000b6e2c /* DFE Coefficient Register 1 (Lower 8 bits I/Q) */
#define BCHP_DS_5_EQ_DFEU2                       0x000b6e30 /* DFE Coefficient Register 2 (Upper 16 bits I/Q) */
#define BCHP_DS_5_EQ_DFEL2                       0x000b6e34 /* DFE Coefficient Register 2 (Lower 8 bits I/Q) */
#define BCHP_DS_5_EQ_DFEU3                       0x000b6e38 /* DFE Coefficient Register 3 (Upper 16 bits I/Q) */
#define BCHP_DS_5_EQ_DFEL3                       0x000b6e3c /* DFE Coefficient Register 3 (Lower 8 bits I/Q) */
#define BCHP_DS_5_EQ_DFEU4                       0x000b6e40 /* DFE Coefficient Register 4 (Upper 16 bits I/Q) */
#define BCHP_DS_5_EQ_DFEL4                       0x000b6e44 /* DFE Coefficient Register 4 (Lower 8 bits I/Q) */
#define BCHP_DS_5_EQ_DFEU5                       0x000b6e48 /* DFE Coefficient Register 5 (Upper 16 bits I/Q) */
#define BCHP_DS_5_EQ_DFEL5                       0x000b6e4c /* DFE Coefficient Register 5 (Lower 8 bits I/Q) */
#define BCHP_DS_5_EQ_DFEU6                       0x000b6e50 /* DFE Coefficient Register 6 (Upper 16 bits I/Q) */
#define BCHP_DS_5_EQ_DFEL6                       0x000b6e54 /* DFE Coefficient Register 6 (Lower 8 bits I/Q) */
#define BCHP_DS_5_EQ_DFEU7                       0x000b6e58 /* DFE Coefficient Register 7 (Upper 16 bits I/Q) */
#define BCHP_DS_5_EQ_DFEL7                       0x000b6e5c /* DFE Coefficient Register 7 (Lower 8 bits I/Q) */
#define BCHP_DS_5_EQ_DFEU8                       0x000b6e60 /* DFE Coefficient Register 8 (Upper 16 bits I/Q) */
#define BCHP_DS_5_EQ_DFEL8                       0x000b6e64 /* DFE Coefficient Register 8 (Lower 8 bits I/Q) */
#define BCHP_DS_5_EQ_DFEU9                       0x000b6e68 /* DFE Coefficient Register 9 (Upper 16 bits I/Q) */
#define BCHP_DS_5_EQ_DFEL9                       0x000b6e6c /* DFE Coefficient Register 9 (Lower 8 bits I/Q) */
#define BCHP_DS_5_EQ_DFEU10                      0x000b6e70 /* DFE Coefficient Register 10 (Upper 16 bits I/Q) */
#define BCHP_DS_5_EQ_DFEL10                      0x000b6e74 /* DFE Coefficient Register 10 (Lower 8 bits I/Q) */
#define BCHP_DS_5_EQ_DFEU11                      0x000b6e78 /* DFE Coefficient Register 11 (Upper 16 bits I/Q) */
#define BCHP_DS_5_EQ_DFEL11                      0x000b6e7c /* DFE Coefficient Register 11 (Lower 8 bits I/Q) */
#define BCHP_DS_5_EQ_DFEU12                      0x000b6e80 /* DFE Coefficient Register 12 (Upper 16 bits I/Q) */
#define BCHP_DS_5_EQ_DFEL12                      0x000b6e84 /* DFE Coefficient Register 12 (Lower 8 bits I/Q) */
#define BCHP_DS_5_EQ_DFEU13                      0x000b6e88 /* DFE Coefficient Register 13 (Upper 16 bits I/Q) */
#define BCHP_DS_5_EQ_DFEL13                      0x000b6e8c /* DFE Coefficient Register 13 (Lower 8 bits I/Q) */
#define BCHP_DS_5_EQ_DFEU14                      0x000b6e90 /* DFE Coefficient Register 14 (Upper 16 bits I/Q) */
#define BCHP_DS_5_EQ_DFEL14                      0x000b6e94 /* DFE Coefficient Register 14 (Lower 8 bits I/Q) */
#define BCHP_DS_5_EQ_DFEU15                      0x000b6e98 /* DFE Coefficient Register 15 (Upper 16 bits I/Q) */
#define BCHP_DS_5_EQ_DFEL15                      0x000b6e9c /* DFE Coefficient Register 15 (Lower 8 bits I/Q) */
#define BCHP_DS_5_EQ_DFEU16                      0x000b6ea0 /* DFE Coefficient Register 16 (Upper 16 bits I/Q) */
#define BCHP_DS_5_EQ_DFEL16                      0x000b6ea4 /* DFE Coefficient Register 16 (Lower 8 bits I/Q) */
#define BCHP_DS_5_EQ_DFEU17                      0x000b6ea8 /* DFE Coefficient Register 17 (Upper 16 bits I/Q) */
#define BCHP_DS_5_EQ_DFEL17                      0x000b6eac /* DFE Coefficient Register 17 (Lower 8 bits I/Q) */
#define BCHP_DS_5_EQ_DFEU18                      0x000b6eb0 /* DFE Coefficient Register 18 (Upper 16 bits I/Q) */
#define BCHP_DS_5_EQ_DFEL18                      0x000b6eb4 /* DFE Coefficient Register 18 (Lower 8 bits I/Q) */
#define BCHP_DS_5_EQ_DFEU19                      0x000b6eb8 /* DFE Coefficient Register 19 (Upper 16 bits I/Q) */
#define BCHP_DS_5_EQ_DFEL19                      0x000b6ebc /* DFE Coefficient Register 19 (Lower 8 bits I/Q) */
#define BCHP_DS_5_EQ_DFEU20                      0x000b6ec0 /* DFE Coefficient Register 20 (Upper 16 bits I/Q) */
#define BCHP_DS_5_EQ_DFEL20                      0x000b6ec4 /* DFE Coefficient Register 20 (Lower 8 bits I/Q) */
#define BCHP_DS_5_EQ_DFEU21                      0x000b6ec8 /* DFE Coefficient Register 21 (Upper 16 bits I/Q) */
#define BCHP_DS_5_EQ_DFEL21                      0x000b6ecc /* DFE Coefficient Register 21 (Lower 8 bits I/Q) */
#define BCHP_DS_5_EQ_DFEU22                      0x000b6ed0 /* DFE Coefficient Register 22 (Upper 16 bits I/Q) */
#define BCHP_DS_5_EQ_DFEL22                      0x000b6ed4 /* DFE Coefficient Register 22 (Lower 8 bits I/Q) */
#define BCHP_DS_5_EQ_DFEU23                      0x000b6ed8 /* DFE Coefficient Register 23 (Upper 16 bits I/Q) */
#define BCHP_DS_5_EQ_DFEL23                      0x000b6edc /* DFE Coefficient Register 23 (Lower 8 bits I/Q) */
#define BCHP_DS_5_EQ_DFEU24                      0x000b6ee0 /* DFE Coefficient Register 24 (Upper 16 bits I/Q) */
#define BCHP_DS_5_EQ_DFEL24                      0x000b6ee4 /* DFE Coefficient Register 24 (Lower 8 bits I/Q) */
#define BCHP_DS_5_EQ_DFEU25                      0x000b6ee8 /* DFE Coefficient Register 25 (Upper 16 bits I/Q) */
#define BCHP_DS_5_EQ_DFEL25                      0x000b6eec /* DFE Coefficient Register 25 (Lower 8 bits I/Q) */
#define BCHP_DS_5_EQ_DFEU26                      0x000b6ef0 /* DFE Coefficient Register 26 (Upper 16 bits I/Q) */
#define BCHP_DS_5_EQ_DFEL26                      0x000b6ef4 /* DFE Coefficient Register 26 (Lower 8 bits I/Q) */
#define BCHP_DS_5_EQ_DFEU27                      0x000b6ef8 /* DFE Coefficient Register 27 (Upper 16 bits I/Q) */
#define BCHP_DS_5_EQ_DFEL27                      0x000b6efc /* DFE Coefficient Register 27 (Lower 8 bits I/Q) */
#define BCHP_DS_5_EQ_DFEU28                      0x000b6f00 /* DFE Coefficient Register 28 (Upper 16 bits I/Q) */
#define BCHP_DS_5_EQ_DFEL28                      0x000b6f04 /* DFE Coefficient Register 28 (Lower 8 bits I/Q) */
#define BCHP_DS_5_EQ_DFEU29                      0x000b6f08 /* DFE Coefficient Register 29 (Upper 16 bits I/Q) */
#define BCHP_DS_5_EQ_DFEL29                      0x000b6f0c /* DFE Coefficient Register 29 (Lower 8 bits I/Q) */
#define BCHP_DS_5_EQ_DFEU30                      0x000b6f10 /* DFE Coefficient Register 30 (Upper 16 bits I/Q) */
#define BCHP_DS_5_EQ_DFEL30                      0x000b6f14 /* DFE Coefficient Register 30 (Lower 8 bits I/Q) */
#define BCHP_DS_5_EQ_DFEU31                      0x000b6f18 /* DFE Coefficient Register 31 (Upper 16 bits I/Q) */
#define BCHP_DS_5_EQ_DFEL31                      0x000b6f1c /* DFE Coefficient Register 31 (Lower 8 bits I/Q) */
#define BCHP_DS_5_EQ_DFEU32                      0x000b6f20 /* DFE Coefficient Register 32 (Upper 16 bits I/Q) */
#define BCHP_DS_5_EQ_DFEL32                      0x000b6f24 /* DFE Coefficient Register 32 (Lower 8 bits I/Q) */
#define BCHP_DS_5_EQ_DFEU33                      0x000b6f28 /* DFE Coefficient Register 33 (Upper 16 bits I/Q) */
#define BCHP_DS_5_EQ_DFEL33                      0x000b6f2c /* DFE Coefficient Register 33 (Lower 8 bits I/Q) */
#define BCHP_DS_5_EQ_DFEU34                      0x000b6f30 /* DFE Coefficient Register 34 (Upper 16 bits I/Q) */
#define BCHP_DS_5_EQ_DFEL34                      0x000b6f34 /* DFE Coefficient Register 34 (Lower 8 bits I/Q) */
#define BCHP_DS_5_EQ_DFEU35                      0x000b6f38 /* DFE Coefficient Register 35 (Upper 16 bits I/Q) */
#define BCHP_DS_5_EQ_DFEL35                      0x000b6f3c /* DFE Coefficient Register 35 (Lower 8 bits I/Q) */
#define BCHP_DS_5_EQ_CWC_INT1                    0x000b7060 /* CWC Tap 1 Phase/Frequency Loop Integrator Register */
#define BCHP_DS_5_EQ_CWC_INT2                    0x000b7064 /* CWC Tap 2 Phase/Frequency Loop Integrator Register */
#define BCHP_DS_5_EQ_CWC_INT3                    0x000b7068 /* CWC Tap 3 Phase/Frequency Loop Integrator Register */
#define BCHP_DS_5_EQ_CWC_INT4                    0x000b706c /* CWC Tap 4 Phase/Frequency Loop Integrator Register */
#define BCHP_DS_5_EQ_FCA_CTL                     0x000b7070 /* Fast Carrier Acquisition Control Register */
#define BCHP_DS_5_EQ_CHSCN_CTL                   0x000b7074 /* CHSCN Control Register */
#define BCHP_DS_5_EQ_FFT_VAL                     0x000b7078 /* FCA Frequency Offset for Derotator Integrator Register */

#endif /* #ifndef BCHP_DS_5_H__ */

/* End of File */
