[N
114
30
30 thold_datac_clk_noedge_posedge
84
15 tpd_dataa_cout1
99
3 cin
70
14 tpd_cin0_regin
37
16 tpd_datac_regout
66
15 tpd_datab_regin
80
15 tpd_dataa_cout0
110
9 cin1_used
102
13 vital_le_atom
114
7 inverta
69
13 tpd_cin_regin
24
31 tsetup_datac_clk_noedge_posedge
104
21 register_cascade_mode
47
10 tipd_aload
106
8 lut_mask
96
5 dataa
18
12 vital_le_reg
97
5 datad
40
25 tpd_aload_qfbkout_posedge
36
24 tpd_aload_regout_posedge
82
14 tpd_cin0_cout0
34
22 tpd_clk_regout_posedge
25
30 tsetup_sclr_clk_noedge_posedge
109
9 cin0_used
57
17 tpd_datab_combout
12
20 tpd_oe_padio_negedge
72
17 tpd_inverta_regin
4
8 lpm_type
95
5 datab
83
17 tpd_inverta_cout0
87
17 tpd_inverta_cout1
89
10 tipd_datab
43
10 tipd_datac
90
10 tipd_datad
67
15 tpd_datac_regin
62
16 tpd_cin1_combout
6
17 open_drain_output
101
11 maxii_lcell
88
10 tipd_dataa
63
19 tpd_inverta_combout
71
14 tpd_cin1_regin
85
15 tpd_datab_cout1
61
16 tpd_cin0_combout
113
3 ena
16
10 tipd_padio
81
15 tpd_datab_cout0
26
31 tsetup_sload_clk_noedge_posedge
86
14 tpd_cin1_cout1
39
24 tpd_aclr_qfbkout_posedge
58
17 tpd_datac_combout
98
4 cin0
100
4 cin1
21
12 InstancePath
32
30 thold_sload_clk_noedge_posedge
8
3 XOn
55
3 lms
76
12 tpd_cin_cout
20
9 XOnChecks
19
11 MsgOnChecks
73
16 tpd_qfbkin_regin
44
14 tipd_regcascin
111
11 output_mode
3
6 behave
35
23 tpd_aclr_regout_posedge
68
15 tpd_datad_regin
50
5 aload
33
28 thold_ena_clk_noedge_posedge
9
5 MsgOn
112
14 x_on_violation
2
8 maxii_io
75
14 tpd_datab_cout
41
17 tpd_datac_qfbkout
77
13 tpd_cin0_cout
51
9 regcascin
59
17 tpd_datad_combout
46
9 tipd_aclr
13
17 tpd_padio_combout
17
20 maxii_lcell_register
29
31 thold_datain_clk_noedge_posedge
28
34 thold_regcascin_clk_noedge_posedge
42
8 tipd_clk
38
23 tpd_clk_qfbkout_posedge
11
20 tpd_oe_padio_posedge
45
8 tipd_ena
7
8 bus_hold
53
18 maxii_asynch_lcell
54
8 vital_le
48
9 tipd_sclr
74
14 tpd_dataa_cout
22
35 tsetup_regcascin_clk_noedge_posedge
92
9 tipd_cin0
93
9 tipd_cin1
105
14 sum_lutc_input
49
10 tipd_sload
65
15 tpd_dataa_regin
107
8 power_up
1
53 C:/intelFPGA_lite/23.1std/questa_fse/intel/vhdl/maxii
15
7 tipd_oe
64
18 tpd_qfbkin_combout
94
12 tipd_inverta
31
29 thold_sclr_clk_noedge_posedge
5
14 operation_mode
14
11 tipd_datain
108
8 cin_used
27
29 tsetup_ena_clk_noedge_posedge
10
16 tpd_datain_padio
91
8 tipd_cin
78
13 tpd_cin1_cout
79
16 tpd_inverta_cout
60
15 tpd_cin_combout
23
32 tsetup_datain_clk_noedge_posedge
103
10 synch_mode
52
4 sclr
56
17 tpd_dataa_combout
]
[G
1
53
54
1
92
0
0
0
0
16 1
0
0
0
]
[G
1
53
54
1
93
0
0
0
0
16 1
0
0
0
]
[G
1
53
54
1
65
0
0
0
0
16 1
0
0
0
]
[G
1
17
18
1
32
0
0
0
0
8 1
0
0
0
]
[G
1
53
54
1
94
0
0
0
0
16 1
0
0
0
]
[G
1
101
102
1
104
0
0
0
0
3 0
111
102
102
1
1
1 3 1 1
]
[G
1
101
102
1
110
0
0
0
0
5 0
102
97
108
115
101
1
1
1 5 1 1
]
[G
1
17
18
1
44
0
0
0
0
16 1
0
0
0
]
[G
1
2
3
1
12
0
0
0
0
16 1
0
0
0
]
[G
1
2
3
2
12
0
0
0
0
16 1
0
0
0
]
[G
1
2
3
1
4
0
0
0
0
8 8
109
97
120
105
105
95
105
111
1
1
1 8 1 1
]
[G
1
2
3
2
4
0
0
0
0
8 8
109
97
120
105
105
95
105
111
1
1
1 8 1 1
]
[G
1
17
18
1
9
0
0
0
0
0 0
0
0
]
[G
1
17
18
1
35
0
0
0
0
16 1
0
0
0
]
[G
1
53
54
1
64
0
0
0
0
16 1
0
0
0
]
[G
1
17
18
1
33
0
0
0
0
8 1
0
0
0
]
[G
1
53
54
1
91
0
0
0
0
16 1
0
0
0
]
[G
1
53
54
1
78
0
0
0
0
16 1
0
0
0
]
[G
1
2
3
2
6
0
0
0
0
5 0
102
97
108
115
101
1
1
1 5 1 1
]
[G
1
53
54
1
79
0
0
0
0
16 1
0
0
0
]
[G
1
101
102
1
106
0
0
0
0
4 1
48
1
1
1 4 1 1
]
[G
1
17
18
1
41
0
0
0
0
16 1
0
0
0
]
[G
1
101
102
1
109
0
0
0
0
5 0
102
97
108
115
101
1
1
1 5 1 1
]
[G
1
53
54
1
60
0
0
0
0
16 1
0
0
0
]
[G
1
53
54
1
56
0
0
0
0
16 1
0
0
0
]
[G
1
17
18
1
21
0
0
0
0
1 1
42
1
1
1 1 1 1
]
[G
1
53
54
1
19
0
0
1
0
0 0
0
0
]
[G
1
2
3
1
6
0
0
0
0
5 0
102
97
108
115
101
1
1
1 5 1 1
]
[G
1
17
18
1
46
0
0
0
0
16 1
0
0
0
]
[G
1
2
3
1
16
0
0
0
0
16 1
0
0
0
]
[G
1
2
3
2
16
0
0
0
0
16 1
0
0
0
]
[G
1
17
18
1
8
0
0
0
0
0 0
0
0
]
[G
1
17
18
1
29
0
0
0
0
8 1
0
0
0
]
[G
1
53
54
1
84
0
0
0
0
16 1
0
0
0
]
[G
1
17
18
1
28
0
0
0
0
8 1
0
0
0
]
[G
1
53
54
1
70
0
0
0
0
16 1
0
0
0
]
[G
1
17
18
1
42
0
0
0
0
16 1
0
0
0
]
[G
1
17
18
1
38
0
0
0
0
16 1
0
0
0
]
[G
1
53
54
1
66
0
0
0
0
16 1
0
0
0
]
[G
1
17
18
1
45
0
0
0
0
16 1
0
0
0
]
[G
1
53
54
1
80
0
0
0
0
16 1
0
0
0
]
[G
1
17
18
1
48
0
0
0
0
16 1
0
0
0
]
[G
1
101
102
1
4
0
0
0
0
11 0
109
97
120
105
105
95
108
99
101
108
108
1
1
1 11 1 1
]
[G
1
53
54
1
69
0
0
0
0
16 1
0
0
0
]
[G
1
53
54
1
82
0
0
0
0
16 1
0
0
0
]
[G
1
17
18
1
22
0
0
0
0
8 1
0
0
0
]
[G
1
17
18
1
49
0
0
0
0
16 1
0
0
0
]
[G
1
53
54
1
72
0
0
0
0
16 1
0
0
0
]
[G
1
53
54
1
20
0
0
1
0
0 0
0
0
]
[G
1
2
3
1
9
0
0
0
0
0 0
0
0
]
[G
1
2
3
2
9
0
0
0
0
0 0
0
0
]
[G
1
17
18
1
31
0
0
0
0
8 1
0
0
0
]
[G
1
17
18
1
27
0
0
0
0
8 1
0
0
0
]
[G
1
53
54
1
83
0
0
0
0
16 1
0
0
0
]
[G
1
53
54
1
87
0
0
0
0
16 1
0
0
0
]
[G
1
53
54
1
89
0
0
0
0
16 1
0
0
0
]
[G
1
53
54
1
43
0
0
0
0
16 1
0
0
0
]
[G
1
53
54
1
90
0
0
0
0
16 1
0
0
0
]
[G
1
53
54
1
67
0
0
0
0
16 1
0
0
0
]
[G
1
53
54
1
62
0
0
0
0
16 1
0
0
0
]
[G
1
53
54
1
57
0
0
0
0
16 1
0
0
0
]
[G
1
53
54
1
88
0
0
0
0
16 1
0
0
0
]
[G
1
53
54
1
63
0
0
0
0
16 1
0
0
0
]
[G
1
53
54
1
71
0
0
0
0
16 1
0
0
0
]
[G
1
53
54
1
85
0
0
0
0
16 1
0
0
0
]
[G
1
53
54
1
61
0
0
0
0
16 1
0
0
0
]
[G
1
101
102
1
111
0
0
0
0
8 8
114
101
103
95
111
110
108
121
1
1
1 8 1 1
]
[G
1
2
3
1
13
0
0
0
0
16 1
0
0
0
]
[G
1
2
3
2
13
0
0
0
0
16 1
0
0
0
]
[G
1
17
18
1
23
0
0
0
0
8 1
0
0
0
]
[G
1
53
54
1
81
0
0
0
0
16 1
0
0
0
]
[G
1
17
18
1
19
0
0
1
0
0 0
0
0
]
[G
1
2
3
1
8
0
0
0
0
0 0
0
0
]
[G
1
2
3
2
8
0
0
0
0
0 0
0
0
]
[G
1
53
54
1
86
0
0
0
0
16 1
0
0
0
]
[G
1
17
18
1
30
0
0
0
0
8 1
0
0
0
]
[G
1
101
102
1
112
0
0
0
0
2 0
111
110
1
1
1 2 1 1
]
[G
1
2
3
2
11
0
0
0
0
16 1
0
0
0
]
[G
1
2
3
1
7
0
0
0
0
5 0
102
97
108
115
101
1
1
1 5 1 1
]
[G
1
2
3
2
7
0
0
0
0
5 0
102
97
108
115
101
1
1
1 5 1 1
]
[G
1
17
18
1
37
0
0
0
0
16 1
0
0
0
]
[G
1
2
3
1
11
0
0
0
0
16 1
0
0
0
]
[G
1
53
54
1
58
0
0
0
0
16 1
0
0
0
]
[G
1
17
18
1
24
0
0
0
0
8 1
0
0
0
]
[G
1
53
54
1
73
0
0
0
0
16 1
0
0
0
]
[G
1
53
54
1
55
0
0
0
0
16 1
2
0
0
]
[G
1
17
18
1
47
0
0
0
0
16 1
0
0
0
]
[G
1
53
54
1
76
0
0
0
0
16 1
0
0
0
]
[G
1
17
18
1
40
0
0
0
0
16 1
0
0
0
]
[G
1
53
54
1
68
0
0
0
0
16 1
0
0
0
]
[G
1
17
18
1
36
0
0
0
0
16 1
0
0
0
]
[G
1
2
3
1
15
0
0
0
0
16 1
0
0
0
]
[G
1
2
3
2
15
0
0
0
0
16 1
0
0
0
]
[G
1
17
18
1
34
0
0
0
0
16 1
0
0
0
]
[G
1
17
18
1
25
0
0
0
0
8 1
0
0
0
]
[G
1
53
54
1
9
0
0
0
0
0 0
0
0
]
[G
1
17
18
1
20
0
0
1
0
0 0
0
0
]
[G
1
2
3
1
5
0
0
0
0
5 0
105
110
112
117
116
1
1
1 5 1 1
]
[G
1
2
3
2
5
0
0
0
0
6 0
111
117
116
112
117
116
1
1
1 6 1 1
]
[G
1
2
3
1
14
0
0
0
0
16 1
0
0
0
]
[G
1
2
3
2
14
0
0
0
0
16 1
0
0
0
]
[G
1
101
102
1
105
0
0
0
0
5 0
100
97
116
97
99
1
1
1 5 1 1
]
[G
1
17
18
1
43
0
0
0
0
16 1
0
0
0
]
[G
1
53
54
1
75
0
0
0
0
16 1
0
0
0
]
[G
1
2
3
2
10
0
0
0
0
16 1
0
0
0
]
[G
1
101
102
1
107
0
0
0
0
3 0
108
111
119
1
1
1 3 1 1
]
[G
1
53
54
1
77
0
0
0
0
16 1
0
0
0
]
[G
1
53
54
1
21
0
0
0
0
1 1
42
1
1
1 1 1 1
]
[G
1
53
54
1
59
0
0
0
0
16 1
0
0
0
]
[G
1
2
3
1
10
0
0
0
0
16 1
0
0
0
]
[G
1
101
102
1
5
0
0
0
0
6 0
110
111
114
109
97
108
1
1
1 6 1 1
]
[G
1
53
54
1
8
0
0
0
0
0 0
0
0
]
[G
1
101
102
1
108
0
0
0
0
5 0
102
97
108
115
101
1
1
1 5 1 1
]
[G
1
17
18
1
26
0
0
0
0
8 1
0
0
0
]
[G
1
53
54
1
74
0
0
0
0
16 1
0
0
0
]
[G
1
17
18
1
39
0
0
0
0
16 1
0
0
0
]
[G
1
101
102
1
103
0
0
0
0
2 0
111
110
1
1
1 2 1 1
]
[P
1
101
102
98
50
1
0
0
]
[P
1
101
102
100
96
1
0
0
]
[P
1
17
18
52
51
1
0
0
]
[P
1
101
102
51
50
1
0
0
]
[P
1
53
54
98
99
1
0
0
]
[P
1
53
54
100
96
1
0
0
]
[P
1
101
102
99
50
1
0
0
]
[P
1
101
102
52
50
1
0
0
]
[P
1
101
102
114
50
1
0
0
]
[P
1
17
18
50
51
1
0
0
]
[P
1
101
102
95
96
1
0
0
]
[P
1
101
102
97
96
1
0
0
]
[P
1
101
102
113
96
1
0
0
]
[P
1
53
54
95
96
1
0
0
]
[P
1
53
54
97
96
1
0
0
]
