# Verilog-Code
This Repository includes all my Verilog Code Snippets

This code is for assignments

Vector Machine: Implmentation of  a  list  processor  that  computes  the  squared-norm  of  a  complex  vector.

RISC Processor: Implementation of a RISC Processor.

