============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.14-s037_1
  Generated on:           Feb 13 2024  02:40:32 am
  Module:                 ExecutionUnit
  Operating conditions:   typical 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (777 ps) Path Delay Check
     Startpoint: (F) func[0]
       Endpoint: (F) out[0]

                   Capture    Launch  
      Path Delay:+    1000         -  
      Drv Adjust:+       0         0  
         Arrival:=    1000            
                                      
   Required Time:=    1000            
       Data Path:-     223            
           Slack:=     777            

Exceptions/Constraints:
  max_delay             1000            zipped_path_delay_0 

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  func[0]           -       -      F     (arrival)      1  1.0     0     0       0    (-,-) 
  drc_buf_sp48404/Z -       A->Z   F     CLKBUF_X1      5 10.7    27    50      50    (-,-) 
  g28429/ZN         -       A1->ZN F     OR3_X4        36 64.2    27    95     145    (-,-) 
  g28428/ZN         (i)     A1->ZN R     NOR3_X1      127  0.0     0    28     173    (-,-) 
  g46336/Z          -       S->Z   F     MUX2_X1        1  0.4     8    50     223    (-,-) 
  out[0]            <<<     -      F     (port)         -    -     -     0     223    (-,-) 
#-------------------------------------------------------------------------------------------

(i) : Net is ideal.

