
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001353    0.081382 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065602    0.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023168    0.001223    0.148207 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002648    0.018871    0.160495    0.308702 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.018871    0.000103    0.308804 v fanout68/A (sg13g2_buf_1)
     4    0.025546    0.085023    0.111595    0.420400 v fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.085051    0.001293    0.421693 v fanout67/A (sg13g2_buf_1)
     5    0.021105    0.074473    0.130418    0.552110 v fanout67/X (sg13g2_buf_1)
                                                         net67 (net)
                      0.074500    0.001320    0.553430 v _202_/A (sg13g2_xor2_1)
     2    0.010134    0.046963    0.105929    0.659359 v _202_/X (sg13g2_xor2_1)
                                                         _033_ (net)
                      0.046965    0.000341    0.659700 v _204_/A (sg13g2_xor2_1)
     1    0.002039    0.025048    0.059341    0.719041 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.025048    0.000074    0.719114 v _297_/D (sg13g2_dfrbpq_1)
                                              0.719114   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001353    0.081382 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065602    0.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023168    0.001223    0.148207 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.398207   clock uncertainty
                                  0.000000    0.398207   clock reconvergence pessimism
                                 -0.035323    0.362884   library hold time
                                              0.362884   data required time
---------------------------------------------------------------------------------------------
                                              0.362884   data required time
                                             -0.719114   data arrival time
---------------------------------------------------------------------------------------------
                                              0.356230   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001353    0.081382 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065602    0.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023168    0.001223    0.148207 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002648    0.018871    0.160495    0.308702 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.018871    0.000103    0.308804 v fanout68/A (sg13g2_buf_1)
     4    0.025546    0.085023    0.111595    0.420400 v fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.085051    0.001293    0.421693 v fanout67/A (sg13g2_buf_1)
     5    0.021105    0.074473    0.130418    0.552110 v fanout67/X (sg13g2_buf_1)
                                                         net67 (net)
                      0.074497    0.001253    0.553363 v _201_/A (sg13g2_and2_1)
     1    0.004470    0.024898    0.089146    0.642509 v _201_/X (sg13g2_and2_1)
                                                         _032_ (net)
                      0.024899    0.000315    0.642824 v _207_/B1 (sg13g2_a21oi_1)
     2    0.010852    0.078740    0.074183    0.717007 ^ _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.078742    0.000387    0.717394 ^ _208_/B (sg13g2_xor2_1)
     1    0.002659    0.026837    0.069439    0.786833 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.026837    0.000097    0.786930 v _298_/D (sg13g2_dfrbpq_1)
                                              0.786930   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001353    0.081382 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065602    0.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023168    0.001226    0.148209 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.398209   clock uncertainty
                                  0.000000    0.398209   clock reconvergence pessimism
                                 -0.035890    0.362319   library hold time
                                              0.362319   data required time
---------------------------------------------------------------------------------------------
                                              0.362319   data required time
                                             -0.786930   data arrival time
---------------------------------------------------------------------------------------------
                                              0.424610   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001367    0.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095    0.147491 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023661    0.000917    0.148408 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002458    0.022375    0.162960    0.311368 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.022375    0.000177    0.311545 ^ hold3/A (sg13g2_dlygate4sd3_1)
     1    0.010261    0.060686    0.378774    0.690319 ^ hold3/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.060686    0.000854    0.691173 ^ fanout77/A (sg13g2_buf_8)
     7    0.043022    0.035001    0.091558    0.782730 ^ fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.035304    0.002286    0.785016 ^ _128_/A (sg13g2_inv_2)
     5    0.020958    0.040092    0.046744    0.831760 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.040100    0.000484    0.832244 v _293_/D (sg13g2_dfrbpq_1)
                                              0.832244   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001367    0.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095    0.147491 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023661    0.000917    0.148408 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.398408   clock uncertainty
                                  0.000000    0.398408   clock reconvergence pessimism
                                 -0.039991    0.358417   library hold time
                                              0.358417   data required time
---------------------------------------------------------------------------------------------
                                              0.358417   data required time
                                             -0.832244   data arrival time
---------------------------------------------------------------------------------------------
                                              0.473827   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001367    0.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095    0.147491 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023661    0.000917    0.148408 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002458    0.022375    0.162960    0.311368 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.022375    0.000177    0.311545 ^ hold3/A (sg13g2_dlygate4sd3_1)
     1    0.010261    0.060686    0.378774    0.690319 ^ hold3/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.060686    0.000854    0.691173 ^ fanout77/A (sg13g2_buf_8)
     7    0.043022    0.035001    0.091558    0.782730 ^ fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.035305    0.002287    0.785017 ^ _192_/A (sg13g2_xnor2_1)
     1    0.002425    0.030351    0.060747    0.845764 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.030351    0.000087    0.845850 v _294_/D (sg13g2_dfrbpq_1)
                                              0.845850   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001367    0.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095    0.147491 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023665    0.001038    0.148529 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.398529   clock uncertainty
                                  0.000000    0.398529   clock reconvergence pessimism
                                 -0.036900    0.361629   library hold time
                                              0.361629   data required time
---------------------------------------------------------------------------------------------
                                              0.361629   data required time
                                             -0.845850   data arrival time
---------------------------------------------------------------------------------------------
                                              0.484222   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001353    0.081382 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065602    0.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023170    0.001287    0.148271 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002533    0.022648    0.162963    0.311234 ^ _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.022648    0.000089    0.311323 ^ hold9/A (sg13g2_dlygate4sd3_1)
     2    0.014449    0.077236    0.393575    0.704898 ^ hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.077239    0.000545    0.705443 ^ fanout55/A (sg13g2_buf_8)
     8    0.040382    0.034468    0.098917    0.804360 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.034839    0.002501    0.806861 ^ _195_/B (sg13g2_xor2_1)
     2    0.010286    0.047308    0.085413    0.892273 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.047316    0.000620    0.892894 v _196_/B (sg13g2_xor2_1)
     1    0.001607    0.024206    0.052552    0.945446 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.024206    0.000062    0.945507 v _295_/D (sg13g2_dfrbpq_2)
                                              0.945507   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001367    0.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095    0.147491 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023664    0.001034    0.148525 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.398525   clock uncertainty
                                  0.000000    0.398525   clock reconvergence pessimism
                                 -0.034981    0.363544   library hold time
                                              0.363544   data required time
---------------------------------------------------------------------------------------------
                                              0.363544   data required time
                                             -0.945507   data arrival time
---------------------------------------------------------------------------------------------
                                              0.581963   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001353    0.081382 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065602    0.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023168    0.001226    0.148209 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012435    0.046547    0.184182    0.332392 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.046552    0.000505    0.332896 v fanout61/A (sg13g2_buf_8)
     6    0.034661    0.028510    0.087328    0.420224 v fanout61/X (sg13g2_buf_8)
                                                         net61 (net)
                      0.028709    0.002117    0.422341 v _182_/A (sg13g2_nand2_1)
     1    0.004103    0.027860    0.034657    0.456998 ^ _182_/Y (sg13g2_nand2_1)
                                                         _020_ (net)
                      0.027860    0.000164    0.457162 ^ _217_/A (sg13g2_nor3_1)
     1    0.004754    0.030902    0.040300    0.497463 v _217_/Y (sg13g2_nor3_1)
                                                         _043_ (net)
                      0.030902    0.000194    0.497657 v _218_/A2 (sg13g2_o21ai_1)
     1    0.001946    0.041741    0.069821    0.567478 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.041741    0.000069    0.567547 ^ hold10/A (sg13g2_dlygate4sd3_1)
     1    0.004841    0.040626    0.370351    0.937898 ^ hold10/X (sg13g2_dlygate4sd3_1)
                                                         net46 (net)
                      0.040626    0.000367    0.938264 ^ _219_/A (sg13g2_inv_1)
     1    0.003887    0.022075    0.033077    0.971342 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.022077    0.000252    0.971593 v _301_/D (sg13g2_dfrbpq_1)
                                              0.971593   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001353    0.081382 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065602    0.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023170    0.001287    0.148271 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.398271   clock uncertainty
                                  0.000000    0.398271   clock reconvergence pessimism
                                 -0.034381    0.363890   library hold time
                                              0.363890   data required time
---------------------------------------------------------------------------------------------
                                              0.363890   data required time
                                             -0.971593   data arrival time
---------------------------------------------------------------------------------------------
                                              0.607703   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001353    0.081382 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065602    0.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023170    0.001287    0.148271 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002571    0.018669    0.160314    0.308585 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.018669    0.000091    0.308675 v hold9/A (sg13g2_dlygate4sd3_1)
     2    0.014076    0.071146    0.404182    0.712857 v hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.071150    0.000580    0.713437 v fanout56/A (sg13g2_buf_2)
     5    0.026328    0.053139    0.119469    0.832906 v fanout56/X (sg13g2_buf_2)
                                                         net56 (net)
                      0.053150    0.000740    0.833646 v _199_/B (sg13g2_xnor2_1)
     2    0.010083    0.070892    0.093430    0.927076 v _199_/Y (sg13g2_xnor2_1)
                                                         _031_ (net)
                      0.070896    0.000607    0.927683 v _200_/B (sg13g2_xor2_1)
     1    0.002001    0.024952    0.063351    0.991034 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.024953    0.000075    0.991110 v _296_/D (sg13g2_dfrbpq_1)
                                              0.991110   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001367    0.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095    0.147491 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023652    0.000526    0.148017 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.398017   clock uncertainty
                                  0.000000    0.398017   clock reconvergence pessimism
                                 -0.035192    0.362826   library hold time
                                              0.362826   data required time
---------------------------------------------------------------------------------------------
                                              0.362826   data required time
                                             -0.991110   data arrival time
---------------------------------------------------------------------------------------------
                                              0.628284   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001353    0.081382 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065602    0.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023168    0.001226    0.148209 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012684    0.060346    0.192284    0.340493 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.060349    0.000518    0.341011 ^ fanout61/A (sg13g2_buf_8)
     6    0.035118    0.031454    0.088570    0.429581 ^ fanout61/X (sg13g2_buf_8)
                                                         net61 (net)
                      0.031663    0.002100    0.431681 ^ _212_/A (sg13g2_nor2_1)
     2    0.009960    0.041877    0.051233    0.482914 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.041890    0.000581    0.483495 v _213_/C (sg13g2_nand3_1)
     2    0.012793    0.064269    0.076124    0.559619 ^ _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.064289    0.000913    0.560532 ^ _214_/B (sg13g2_xnor2_1)
     1    0.002730    0.032367    0.064642    0.625174 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.032367    0.000182    0.625356 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.002386    0.035269    0.371367    0.996723 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net38 (net)
                      0.035269    0.000088    0.996811 v _300_/D (sg13g2_dfrbpq_2)
                                              0.996811   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001367    0.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095    0.147491 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023661    0.000912    0.148403 ^ _300_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.398403   clock uncertainty
                                  0.000000    0.398403   clock reconvergence pessimism
                                 -0.038542    0.359860   library hold time
                                              0.359860   data required time
---------------------------------------------------------------------------------------------
                                              0.359860   data required time
                                             -0.996811   data arrival time
---------------------------------------------------------------------------------------------
                                              0.636950   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001353    0.081382 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065602    0.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023168    0.001223    0.148207 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002648    0.018871    0.160495    0.308702 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.018871    0.000103    0.308804 v fanout68/A (sg13g2_buf_1)
     4    0.025546    0.085023    0.111595    0.420400 v fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.085051    0.001293    0.421693 v fanout67/A (sg13g2_buf_1)
     5    0.021105    0.074473    0.130418    0.552110 v fanout67/X (sg13g2_buf_1)
                                                         net67 (net)
                      0.074497    0.001253    0.553363 v _201_/A (sg13g2_and2_1)
     1    0.004470    0.024898    0.089146    0.642509 v _201_/X (sg13g2_and2_1)
                                                         _032_ (net)
                      0.024899    0.000315    0.642824 v _207_/B1 (sg13g2_a21oi_1)
     2    0.010852    0.078740    0.074183    0.717007 ^ _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.078745    0.000521    0.717529 ^ _209_/A2 (sg13g2_o21ai_1)
     1    0.007908    0.059047    0.088824    0.806353 v _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.059058    0.000633    0.806985 v _211_/A (sg13g2_xnor2_1)
     1    0.003251    0.034852    0.073290    0.880276 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.034852    0.000208    0.880483 v hold8/A (sg13g2_dlygate4sd3_1)
     1    0.002109    0.034492    0.371776    1.252259 v hold8/X (sg13g2_dlygate4sd3_1)
                                                         net44 (net)
                      0.034492    0.000076    1.252335 v _299_/D (sg13g2_dfrbpq_2)
                                              1.252335   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001353    0.081382 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065602    0.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023170    0.001272    0.148256 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.398256   clock uncertainty
                                  0.000000    0.398256   clock reconvergence pessimism
                                 -0.038395    0.359862   library hold time
                                              0.359862   data required time
---------------------------------------------------------------------------------------------
                                              0.359862   data required time
                                             -1.252335   data arrival time
---------------------------------------------------------------------------------------------
                                              0.892473   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _301_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004365    0.018158    0.003162    5.003162 v rst (in)
                                                         rst (net)
                      0.018158    0.000000    5.003162 v input1/A (sg13g2_buf_1)
     2    0.012743    0.047817    0.080817    5.083979 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.047836    0.000893    5.084872 v _292_/A (sg13g2_inv_1)
     1    0.007051    0.040599    0.047265    5.132137 ^ _292_/Y (sg13g2_inv_1)
                                                         _008_ (net)
                      0.040611    0.000548    5.132685 ^ _301_/RESET_B (sg13g2_dfrbpq_1)
                                              5.132685   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001353    0.081382 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065602    0.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023170    0.001287    0.148271 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.398271   clock uncertainty
                                  0.000000    0.398271   clock reconvergence pessimism
                                 -0.106267    0.292003   library removal time
                                              0.292003   data required time
---------------------------------------------------------------------------------------------
                                              0.292003   data required time
                                             -5.132685   data arrival time
---------------------------------------------------------------------------------------------
                                              4.840682   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _293_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004365    0.018158    0.003162    5.003162 v rst (in)
                                                         rst (net)
                      0.018158    0.000000    5.003162 v input1/A (sg13g2_buf_1)
     2    0.012743    0.047817    0.080817    5.083979 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.047842    0.001002    5.084981 v fanout78/A (sg13g2_buf_8)
     8    0.033113    0.028069    0.087669    5.172650 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.028195    0.001994    5.174644 v _129_/A (sg13g2_inv_1)
     1    0.005711    0.031900    0.036954    5.211598 ^ _129_/Y (sg13g2_inv_1)
                                                         _000_ (net)
                      0.031914    0.000235    5.211833 ^ _293_/RESET_B (sg13g2_dfrbpq_1)
                                              5.211833   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001367    0.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095    0.147491 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023661    0.000917    0.148408 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.398408   clock uncertainty
                                  0.000000    0.398408   clock reconvergence pessimism
                                 -0.103602    0.294806   library removal time
                                              0.294806   data required time
---------------------------------------------------------------------------------------------
                                              0.294806   data required time
                                             -5.211833   data arrival time
---------------------------------------------------------------------------------------------
                                              4.917027   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _300_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004365    0.018158    0.003162    5.003162 v rst (in)
                                                         rst (net)
                      0.018158    0.000000    5.003162 v input1/A (sg13g2_buf_1)
     2    0.012743    0.047817    0.080817    5.083979 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.047842    0.001002    5.084981 v fanout78/A (sg13g2_buf_8)
     8    0.033113    0.028069    0.087669    5.172650 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.028145    0.001627    5.174277 v _291_/A (sg13g2_inv_1)
     1    0.006187    0.033711    0.038351    5.212628 ^ _291_/Y (sg13g2_inv_1)
                                                         _007_ (net)
                      0.033714    0.000260    5.212889 ^ _300_/RESET_B (sg13g2_dfrbpq_2)
                                              5.212889   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001367    0.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095    0.147491 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023661    0.000912    0.148403 ^ _300_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.398403   clock uncertainty
                                  0.000000    0.398403   clock reconvergence pessimism
                                 -0.104066    0.294337   library removal time
                                              0.294337   data required time
---------------------------------------------------------------------------------------------
                                              0.294337   data required time
                                             -5.212889   data arrival time
---------------------------------------------------------------------------------------------
                                              4.918552   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _297_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004365    0.018158    0.003162    5.003162 v rst (in)
                                                         rst (net)
                      0.018158    0.000000    5.003162 v input1/A (sg13g2_buf_1)
     2    0.012743    0.047817    0.080817    5.083979 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.047842    0.001002    5.084981 v fanout78/A (sg13g2_buf_8)
     8    0.033113    0.028069    0.087669    5.172650 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.028216    0.002122    5.174773 v _288_/A (sg13g2_inv_1)
     1    0.006085    0.033338    0.038074    5.212846 ^ _288_/Y (sg13g2_inv_1)
                                                         _004_ (net)
                      0.033341    0.000252    5.213098 ^ _297_/RESET_B (sg13g2_dfrbpq_1)
                                              5.213098   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001353    0.081382 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065602    0.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023168    0.001223    0.148207 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.398207   clock uncertainty
                                  0.000000    0.398207   clock reconvergence pessimism
                                 -0.104092    0.294116   library removal time
                                              0.294116   data required time
---------------------------------------------------------------------------------------------
                                              0.294116   data required time
                                             -5.213098   data arrival time
---------------------------------------------------------------------------------------------
                                              4.918982   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _294_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004365    0.018158    0.003162    5.003162 v rst (in)
                                                         rst (net)
                      0.018158    0.000000    5.003162 v input1/A (sg13g2_buf_1)
     2    0.012743    0.047817    0.080817    5.083979 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.047842    0.001002    5.084981 v fanout78/A (sg13g2_buf_8)
     8    0.033113    0.028069    0.087669    5.172650 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.028196    0.001997    5.174647 v _285_/A (sg13g2_inv_1)
     1    0.006500    0.034918    0.039299    5.213946 ^ _285_/Y (sg13g2_inv_1)
                                                         _001_ (net)
                      0.034921    0.000276    5.214222 ^ _294_/RESET_B (sg13g2_dfrbpq_1)
                                              5.214222   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001367    0.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095    0.147491 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023665    0.001038    0.148529 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.398529   clock uncertainty
                                  0.000000    0.398529   clock reconvergence pessimism
                                 -0.104502    0.294027   library removal time
                                              0.294027   data required time
---------------------------------------------------------------------------------------------
                                              0.294027   data required time
                                             -5.214222   data arrival time
---------------------------------------------------------------------------------------------
                                              4.920196   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _295_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004365    0.018158    0.003162    5.003162 v rst (in)
                                                         rst (net)
                      0.018158    0.000000    5.003162 v input1/A (sg13g2_buf_1)
     2    0.012743    0.047817    0.080817    5.083979 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.047842    0.001002    5.084981 v fanout78/A (sg13g2_buf_8)
     8    0.033113    0.028069    0.087669    5.172650 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.028196    0.001995    5.174646 v _286_/A (sg13g2_inv_1)
     1    0.006740    0.035856    0.039906    5.214552 ^ _286_/Y (sg13g2_inv_1)
                                                         _002_ (net)
                      0.035868    0.000518    5.215070 ^ _295_/RESET_B (sg13g2_dfrbpq_2)
                                              5.215070   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001367    0.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095    0.147491 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023664    0.001034    0.148525 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.398525   clock uncertainty
                                  0.000000    0.398525   clock reconvergence pessimism
                                 -0.104700    0.293825   library removal time
                                              0.293825   data required time
---------------------------------------------------------------------------------------------
                                              0.293825   data required time
                                             -5.215070   data arrival time
---------------------------------------------------------------------------------------------
                                              4.921245   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _296_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004365    0.018158    0.003162    5.003162 v rst (in)
                                                         rst (net)
                      0.018158    0.000000    5.003162 v input1/A (sg13g2_buf_1)
     2    0.012743    0.047817    0.080817    5.083979 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.047842    0.001002    5.084981 v fanout78/A (sg13g2_buf_8)
     8    0.033113    0.028069    0.087669    5.172650 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.028194    0.001983    5.174634 v _287_/A (sg13g2_inv_1)
     1    0.006690    0.035663    0.039756    5.214389 ^ _287_/Y (sg13g2_inv_1)
                                                         _003_ (net)
                      0.035675    0.000517    5.214907 ^ _296_/RESET_B (sg13g2_dfrbpq_1)
                                              5.214907   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001367    0.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095    0.147491 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023652    0.000526    0.148017 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.398017   clock uncertainty
                                  0.000000    0.398017   clock reconvergence pessimism
                                 -0.104729    0.293288   library removal time
                                              0.293288   data required time
---------------------------------------------------------------------------------------------
                                              0.293288   data required time
                                             -5.214907   data arrival time
---------------------------------------------------------------------------------------------
                                              4.921618   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _299_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004365    0.018158    0.003162    5.003162 v rst (in)
                                                         rst (net)
                      0.018158    0.000000    5.003162 v input1/A (sg13g2_buf_1)
     2    0.012743    0.047817    0.080817    5.083979 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.047842    0.001002    5.084981 v fanout78/A (sg13g2_buf_8)
     8    0.033113    0.028069    0.087669    5.172650 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.028181    0.001901    5.174551 v _290_/A (sg13g2_inv_1)
     1    0.007522    0.038879    0.042184    5.216735 ^ _290_/Y (sg13g2_inv_1)
                                                         _006_ (net)
                      0.038894    0.000611    5.217346 ^ _299_/RESET_B (sg13g2_dfrbpq_2)
                                              5.217346   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001353    0.081382 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065602    0.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023170    0.001272    0.148256 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.398256   clock uncertainty
                                  0.000000    0.398256   clock reconvergence pessimism
                                 -0.105653    0.292603   library removal time
                                              0.292603   data required time
---------------------------------------------------------------------------------------------
                                              0.292603   data required time
                                             -5.217346   data arrival time
---------------------------------------------------------------------------------------------
                                              4.924743   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _298_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004365    0.018158    0.003162    5.003162 v rst (in)
                                                         rst (net)
                      0.018158    0.000000    5.003162 v input1/A (sg13g2_buf_1)
     2    0.012743    0.047817    0.080817    5.083979 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.047842    0.001002    5.084981 v fanout78/A (sg13g2_buf_8)
     8    0.033113    0.028069    0.087669    5.172650 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.028189    0.001951    5.174602 v _289_/A (sg13g2_inv_1)
     1    0.007599    0.039178    0.042416    5.217017 ^ _289_/Y (sg13g2_inv_1)
                                                         _005_ (net)
                      0.039193    0.000616    5.217633 ^ _298_/RESET_B (sg13g2_dfrbpq_1)
                                              5.217633   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001353    0.081382 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065602    0.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023168    0.001226    0.148209 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.398209   clock uncertainty
                                  0.000000    0.398209   clock reconvergence pessimism
                                 -0.105843    0.292366   library removal time
                                              0.292366   data required time
---------------------------------------------------------------------------------------------
                                              0.292366   data required time
                                             -5.217633   data arrival time
---------------------------------------------------------------------------------------------
                                              4.925267   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001367    0.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095    0.147491 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023661    0.000912    0.148403 ^ _300_/CLK (sg13g2_dfrbpq_2)
     3    0.010328    0.029477    0.181776    0.330178 v _300_/Q (sg13g2_dfrbpq_2)
                                                         net2 (net)
                      0.029487    0.000307    0.330486 v output2/A (sg13g2_buf_1)
     1    0.008254    0.034662    0.075016    0.405501 v output2/X (sg13g2_buf_1)
                                                         sign (net)
                      0.034666    0.000389    0.405891 v sign (out)
                                              0.405891   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.405891   data arrival time
---------------------------------------------------------------------------------------------
                                              5.155890   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001367    0.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095    0.147491 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023661    0.000912    0.148403 ^ _300_/CLK (sg13g2_dfrbpq_2)
     3    0.010453    0.035455    0.184571    0.332974 ^ _300_/Q (sg13g2_dfrbpq_2)
                                                         net2 (net)
                      0.035455    0.000515    0.333489 ^ _127_/A (sg13g2_inv_1)
     1    0.004587    0.023031    0.033321    0.366810 v _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.023036    0.000305    0.367115 v output3/A (sg13g2_buf_1)
     1    0.011118    0.043105    0.079209    0.446324 v output3/X (sg13g2_buf_1)
                                                         signB (net)
                      0.043113    0.000597    0.446921 v signB (out)
                                              0.446921   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.446921   data arrival time
---------------------------------------------------------------------------------------------
                                              5.196921   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001353    0.081382 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065602    0.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023170    0.001272    0.148256 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.025094    0.062430    0.206723    0.354979 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.062443    0.000905    0.355884 ^ fanout58/A (sg13g2_buf_8)
     8    0.037029    0.032413    0.090490    0.446375 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.032667    0.002216    0.448591 ^ _165_/B1 (sg13g2_a21oi_1)
     1    0.002775    0.018985    0.030065    0.478656 v _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.018985    0.000107    0.478763 v output18/A (sg13g2_buf_1)
     1    0.008037    0.033804    0.070072    0.548834 v output18/X (sg13g2_buf_1)
                                                         sine_out[22] (net)
                      0.033805    0.000237    0.549072 v sine_out[22] (out)
                                              0.549072   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.549072   data arrival time
---------------------------------------------------------------------------------------------
                                              5.299072   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001353    0.081382 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065602    0.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023170    0.001272    0.148256 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.025094    0.062430    0.206723    0.354979 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.062474    0.001500    0.356479 ^ fanout59/A (sg13g2_buf_8)
     8    0.030496    0.029575    0.087833    0.444312 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.029805    0.002729    0.447041 ^ _148_/B1 (sg13g2_a21oi_1)
     1    0.003955    0.021572    0.032079    0.479119 v _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.021573    0.000284    0.479403 v output11/A (sg13g2_buf_1)
     1    0.008103    0.034064    0.071335    0.550738 v output11/X (sg13g2_buf_1)
                                                         sine_out[16] (net)
                      0.034065    0.000242    0.550980 v sine_out[16] (out)
                                              0.550980   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.550980   data arrival time
---------------------------------------------------------------------------------------------
                                              5.300980   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001353    0.081382 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065602    0.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023170    0.001272    0.148256 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.025094    0.062430    0.206723    0.354979 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.062443    0.000905    0.355884 ^ fanout58/A (sg13g2_buf_8)
     8    0.037029    0.032413    0.090490    0.446375 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.032667    0.002218    0.448593 ^ _162_/B1 (sg13g2_a21oi_1)
     1    0.002940    0.019421    0.030478    0.479071 v _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.019421    0.000112    0.479183 v output16/A (sg13g2_buf_1)
     1    0.009093    0.036895    0.072669    0.551852 v output16/X (sg13g2_buf_1)
                                                         sine_out[20] (net)
                      0.036906    0.000615    0.552468 v sine_out[20] (out)
                                              0.552468   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.552468   data arrival time
---------------------------------------------------------------------------------------------
                                              5.302467   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001353    0.081382 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065602    0.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023170    0.001272    0.148256 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.025094    0.062430    0.206723    0.354979 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.062443    0.000905    0.355884 ^ fanout58/A (sg13g2_buf_8)
     8    0.037029    0.032413    0.090490    0.446375 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.032656    0.002156    0.448531 ^ _160_/A (sg13g2_nor2_1)
     1    0.004291    0.025475    0.037943    0.486474 v _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.025476    0.000170    0.486644 v output14/A (sg13g2_buf_1)
     1    0.008138    0.034263    0.073083    0.559727 v output14/X (sg13g2_buf_1)
                                                         sine_out[19] (net)
                      0.034264    0.000243    0.559970 v sine_out[19] (out)
                                              0.559970   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.559970   data arrival time
---------------------------------------------------------------------------------------------
                                              5.309970   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001353    0.081382 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065602    0.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023170    0.001272    0.148256 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.025094    0.062430    0.206723    0.354979 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.062443    0.000905    0.355884 ^ fanout58/A (sg13g2_buf_8)
     8    0.037029    0.032413    0.090490    0.446375 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.032667    0.002220    0.448595 ^ _155_/C1 (sg13g2_a221oi_1)
     1    0.004347    0.026269    0.037399    0.485995 v _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.026270    0.000311    0.486306 v output12/A (sg13g2_buf_1)
     1    0.009004    0.036792    0.075405    0.561711 v output12/X (sg13g2_buf_1)
                                                         sine_out[17] (net)
                      0.036802    0.000581    0.562291 v sine_out[17] (out)
                                              0.562291   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.562291   data arrival time
---------------------------------------------------------------------------------------------
                                              5.312291   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001353    0.081382 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065602    0.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023168    0.001226    0.148209 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012684    0.060346    0.192284    0.340493 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.060349    0.000518    0.341011 ^ fanout61/A (sg13g2_buf_8)
     6    0.035118    0.031454    0.088570    0.429581 ^ fanout61/X (sg13g2_buf_8)
                                                         net61 (net)
                      0.031663    0.002100    0.431681 ^ _212_/A (sg13g2_nor2_1)
     2    0.009960    0.041877    0.051233    0.482914 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.041890    0.000566    0.483480 v output26/A (sg13g2_buf_1)
     1    0.010411    0.041381    0.085627    0.569107 v output26/X (sg13g2_buf_1)
                                                         sine_out[2] (net)
                      0.041385    0.000406    0.569513 v sine_out[2] (out)
                                              0.569513   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.569513   data arrival time
---------------------------------------------------------------------------------------------
                                              5.319513   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001353    0.081382 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065602    0.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023170    0.001272    0.148256 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.025094    0.062430    0.206723    0.354979 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.062443    0.000905    0.355884 ^ fanout58/A (sg13g2_buf_8)
     8    0.037029    0.032413    0.090490    0.446375 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.032662    0.002191    0.448566 ^ _281_/A (sg13g2_nor2_1)
     1    0.007126    0.033537    0.044631    0.493197 v _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.033575    0.000893    0.494091 v output35/A (sg13g2_buf_1)
     1    0.009417    0.038193    0.079471    0.573562 v output35/X (sg13g2_buf_1)
                                                         sine_out[8] (net)
                      0.038206    0.000672    0.574234 v sine_out[8] (out)
                                              0.574234   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.574234   data arrival time
---------------------------------------------------------------------------------------------
                                              5.324234   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001367    0.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095    0.147491 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023664    0.001034    0.148525 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.012166    0.038411    0.187069    0.335594 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.038455    0.000899    0.336493 ^ fanout72/A (sg13g2_buf_8)
     7    0.033065    0.029703    0.077535    0.414028 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.029765    0.001338    0.415366 ^ _187_/A1 (sg13g2_o21ai_1)
     1    0.006224    0.055050    0.072473    0.487840 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.055054    0.000449    0.488288 v output28/A (sg13g2_buf_1)
     1    0.010615    0.042230    0.091552    0.579840 v output28/X (sg13g2_buf_1)
                                                         sine_out[31] (net)
                      0.042248    0.000808    0.580648 v sine_out[31] (out)
                                              0.580648   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.580648   data arrival time
---------------------------------------------------------------------------------------------
                                              5.330648   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001353    0.081382 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065602    0.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023170    0.001272    0.148256 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.025094    0.062430    0.206723    0.354979 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.062474    0.001500    0.356479 ^ fanout59/A (sg13g2_buf_8)
     8    0.030496    0.029575    0.087833    0.444312 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.029890    0.003108    0.447419 ^ _274_/B2 (sg13g2_a22oi_1)
     1    0.004316    0.041035    0.051949    0.499368 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.041035    0.000278    0.499645 v output15/A (sg13g2_buf_1)
     1    0.010768    0.042427    0.086132    0.585778 v output15/X (sg13g2_buf_1)
                                                         sine_out[1] (net)
                      0.042431    0.000432    0.586210 v sine_out[1] (out)
                                              0.586210   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.586210   data arrival time
---------------------------------------------------------------------------------------------
                                              5.336210   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001353    0.081382 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065602    0.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023168    0.001223    0.148207 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002648    0.018871    0.160495    0.308702 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.018871    0.000103    0.308804 v fanout68/A (sg13g2_buf_1)
     4    0.025546    0.085023    0.111595    0.420400 v fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.085065    0.001576    0.421976 v _283_/A1 (sg13g2_a21oi_1)
     1    0.005153    0.056425    0.094218    0.516195 ^ _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.056425    0.000348    0.516543 ^ output6/A (sg13g2_buf_1)
     1    0.009456    0.047803    0.090432    0.606975 ^ output6/X (sg13g2_buf_1)
                                                         sine_out[11] (net)
                      0.047811    0.000622    0.607597 ^ sine_out[11] (out)
                                              0.607597   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.607597   data arrival time
---------------------------------------------------------------------------------------------
                                              5.357597   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001353    0.081382 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065602    0.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023170    0.001272    0.148256 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.025094    0.062430    0.206723    0.354979 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.062443    0.000905    0.355884 ^ fanout58/A (sg13g2_buf_8)
     8    0.037029    0.032413    0.090490    0.446375 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.032686    0.002323    0.448698 ^ fanout57/A (sg13g2_buf_8)
     8    0.031712    0.028845    0.074175    0.522873 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.028926    0.001559    0.524432 ^ _164_/B1 (sg13g2_a21oi_1)
     1    0.003189    0.019369    0.029935    0.554367 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.019370    0.000227    0.554594 v output17/A (sg13g2_buf_1)
     1    0.008272    0.034505    0.070805    0.625399 v output17/X (sg13g2_buf_1)
                                                         sine_out[21] (net)
                      0.034506    0.000252    0.625651 v sine_out[21] (out)
                                              0.625651   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.625651   data arrival time
---------------------------------------------------------------------------------------------
                                              5.375652   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001353    0.081382 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065602    0.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023168    0.001226    0.148209 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012684    0.060346    0.192284    0.340493 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.060349    0.000518    0.341011 ^ fanout61/A (sg13g2_buf_8)
     6    0.035118    0.031454    0.088570    0.429581 ^ fanout61/X (sg13g2_buf_8)
                                                         net61 (net)
                      0.031946    0.003367    0.432949 ^ fanout60/A (sg13g2_buf_8)
     8    0.031942    0.028919    0.073931    0.506880 ^ fanout60/X (sg13g2_buf_8)
                                                         net60 (net)
                      0.029012    0.001650    0.508530 ^ _275_/A (sg13g2_nor2_1)
     1    0.005270    0.028054    0.038882    0.547412 v _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.028059    0.000360    0.547772 v output30/A (sg13g2_buf_1)
     1    0.010001    0.039847    0.078710    0.626482 v output30/X (sg13g2_buf_1)
                                                         sine_out[3] (net)
                      0.039850    0.000374    0.626856 v sine_out[3] (out)
                                              0.626856   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.626856   data arrival time
---------------------------------------------------------------------------------------------
                                              5.376856   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001353    0.081382 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065602    0.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023170    0.001272    0.148256 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.024559    0.050195    0.200326    0.348582 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.050212    0.000883    0.349465 v fanout58/A (sg13g2_buf_8)
     8    0.036206    0.029133    0.089776    0.439241 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.029382    0.002267    0.441508 v fanout57/A (sg13g2_buf_8)
     8    0.030973    0.026770    0.078232    0.519740 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.026829    0.001649    0.521388 v _180_/A (sg13g2_nand2_1)
     1    0.002952    0.023280    0.030691    0.552079 ^ _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.023280    0.000113    0.552191 ^ output24/A (sg13g2_buf_1)
     1    0.009131    0.045734    0.075362    0.627553 ^ output24/X (sg13g2_buf_1)
                                                         sine_out[28] (net)
                      0.045735    0.000313    0.627866 ^ sine_out[28] (out)
                                              0.627866   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.627866   data arrival time
---------------------------------------------------------------------------------------------
                                              5.377866   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001353    0.081382 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065602    0.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023170    0.001272    0.148256 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.025094    0.062430    0.206723    0.354979 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.062443    0.000905    0.355884 ^ fanout58/A (sg13g2_buf_8)
     8    0.037029    0.032413    0.090490    0.446375 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.032686    0.002323    0.448698 ^ fanout57/A (sg13g2_buf_8)
     8    0.031712    0.028845    0.074175    0.522873 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.028938    0.001657    0.524529 ^ _157_/B1 (sg13g2_a21oi_1)
     1    0.004966    0.024168    0.034268    0.558797 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.024174    0.000350    0.559147 v output13/A (sg13g2_buf_1)
     1    0.008347    0.034846    0.073038    0.632185 v output13/X (sg13g2_buf_1)
                                                         sine_out[18] (net)
                      0.034847    0.000256    0.632441 v sine_out[18] (out)
                                              0.632441   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.632441   data arrival time
---------------------------------------------------------------------------------------------
                                              5.382442   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001353    0.081382 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065602    0.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023170    0.001272    0.148256 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.025094    0.062430    0.206723    0.354979 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.062443    0.000905    0.355884 ^ fanout58/A (sg13g2_buf_8)
     8    0.037029    0.032413    0.090490    0.446375 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.032686    0.002323    0.448698 ^ fanout57/A (sg13g2_buf_8)
     8    0.031712    0.028845    0.074175    0.522873 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.028940    0.001677    0.524550 ^ _167_/A (sg13g2_nor2_1)
     1    0.004784    0.026834    0.037696    0.562246 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.026835    0.000325    0.562570 v output19/A (sg13g2_buf_1)
     1    0.008879    0.036441    0.075314    0.637884 v output19/X (sg13g2_buf_1)
                                                         sine_out[23] (net)
                      0.036452    0.000600    0.638484 v sine_out[23] (out)
                                              0.638484   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.638484   data arrival time
---------------------------------------------------------------------------------------------
                                              5.388484   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001353    0.081382 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065602    0.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023170    0.001272    0.148256 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.024559    0.050195    0.200326    0.348582 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.050212    0.000883    0.349465 v fanout58/A (sg13g2_buf_8)
     8    0.036206    0.029133    0.089776    0.439241 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.029382    0.002267    0.441508 v fanout57/A (sg13g2_buf_8)
     8    0.030973    0.026770    0.078232    0.519740 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.026826    0.001620    0.521359 v _175_/A (sg13g2_nand2_1)
     1    0.005292    0.031831    0.037534    0.558893 ^ _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.031849    0.000367    0.559261 ^ output22/A (sg13g2_buf_1)
     1    0.009964    0.049219    0.081455    0.640715 ^ output22/X (sg13g2_buf_1)
                                                         sine_out[26] (net)
                      0.049221    0.000372    0.641087 ^ sine_out[26] (out)
                                              0.641087   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.641087   data arrival time
---------------------------------------------------------------------------------------------
                                              5.391087   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001353    0.081382 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065602    0.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023170    0.001272    0.148256 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.024559    0.050195    0.200326    0.348582 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.050212    0.000883    0.349465 v fanout58/A (sg13g2_buf_8)
     8    0.036206    0.029133    0.089776    0.439241 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.029382    0.002267    0.441508 v fanout57/A (sg13g2_buf_8)
     8    0.030973    0.026770    0.078232    0.519740 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.026835    0.001706    0.521445 v _172_/A (sg13g2_nand2_1)
     1    0.006172    0.035142    0.040121    0.561566 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.035164    0.000417    0.561983 ^ output21/A (sg13g2_buf_1)
     1    0.009178    0.046233    0.080604    0.642587 ^ output21/X (sg13g2_buf_1)
                                                         sine_out[25] (net)
                      0.046234    0.000315    0.642902 ^ sine_out[25] (out)
                                              0.642902   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.642902   data arrival time
---------------------------------------------------------------------------------------------
                                              5.392902   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001353    0.081382 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065602    0.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023170    0.001272    0.148256 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.024559    0.050195    0.200326    0.348582 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.050212    0.000883    0.349465 v fanout58/A (sg13g2_buf_8)
     8    0.036206    0.029133    0.089776    0.439241 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.029382    0.002267    0.441508 v fanout57/A (sg13g2_buf_8)
     8    0.030973    0.026770    0.078232    0.519740 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.026835    0.001710    0.521450 v _170_/A (sg13g2_nand2_1)
     1    0.006332    0.035760    0.040572    0.562022 ^ _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.035770    0.000453    0.562475 ^ output20/A (sg13g2_buf_1)
     1    0.009046    0.045663    0.080345    0.642820 ^ output20/X (sg13g2_buf_1)
                                                         sine_out[24] (net)
                      0.045671    0.000612    0.643432 ^ sine_out[24] (out)
                                              0.643432   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.643432   data arrival time
---------------------------------------------------------------------------------------------
                                              5.393432   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001353    0.081382 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065602    0.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023170    0.001272    0.148256 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.024559    0.050195    0.200326    0.348582 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.050212    0.000883    0.349465 v fanout58/A (sg13g2_buf_8)
     8    0.036206    0.029133    0.089776    0.439241 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.029382    0.002267    0.441508 v fanout57/A (sg13g2_buf_8)
     8    0.030973    0.026770    0.078232    0.519740 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.026778    0.000798    0.520537 v _176_/B1 (sg13g2_o21ai_1)
     1    0.004561    0.033879    0.041266    0.561804 ^ _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.033886    0.000319    0.562123 ^ output23/A (sg13g2_buf_1)
     1    0.009533    0.047586    0.081084    0.643207 ^ output23/X (sg13g2_buf_1)
                                                         sine_out[27] (net)
                      0.047588    0.000340    0.643547 ^ sine_out[27] (out)
                                              0.643547   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.643547   data arrival time
---------------------------------------------------------------------------------------------
                                              5.393547   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001367    0.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095    0.147491 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023664    0.001034    0.148525 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.011917    0.031633    0.183754    0.332279 v _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.031652    0.000874    0.333153 v fanout72/A (sg13g2_buf_8)
     7    0.031743    0.027095    0.079618    0.412771 v fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.027105    0.000910    0.413681 v _215_/C (sg13g2_nand3_1)
     2    0.008118    0.045679    0.055475    0.469155 ^ _215_/Y (sg13g2_nand3_1)
                                                         _041_ (net)
                      0.045688    0.000489    0.469644 ^ _284_/B (sg13g2_and2_1)
     1    0.006243    0.038059    0.097576    0.567220 ^ _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.038070    0.000587    0.567807 ^ output7/A (sg13g2_buf_1)
     1    0.008675    0.044287    0.080259    0.648066 ^ output7/X (sg13g2_buf_1)
                                                         sine_out[12] (net)
                      0.044295    0.000580    0.648646 ^ sine_out[12] (out)
                                              0.648646   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.648646   data arrival time
---------------------------------------------------------------------------------------------
                                              5.398646   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001367    0.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095    0.147491 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023664    0.001034    0.148525 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.012166    0.038411    0.187069    0.335594 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.038455    0.000899    0.336493 ^ fanout72/A (sg13g2_buf_8)
     7    0.033065    0.029703    0.077535    0.414028 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.029810    0.001722    0.415750 ^ _140_/B (sg13g2_nor2_2)
     5    0.021751    0.042131    0.050321    0.466072 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.042154    0.000597    0.466669 v _144_/A (sg13g2_nand2_1)
     2    0.009804    0.051884    0.056606    0.523274 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.051887    0.000293    0.523568 ^ _145_/B (sg13g2_nand2_1)
     1    0.003298    0.033683    0.055621    0.579189 v _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.033683    0.000126    0.579315 v output9/A (sg13g2_buf_1)
     1    0.009014    0.037007    0.078541    0.657856 v output9/X (sg13g2_buf_1)
                                                         sine_out[14] (net)
                      0.037019    0.000635    0.658491 v sine_out[14] (out)
                                              0.658491   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.658491   data arrival time
---------------------------------------------------------------------------------------------
                                              5.408491   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001353    0.081382 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065602    0.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023170    0.001272    0.148256 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.025094    0.062430    0.206723    0.354979 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.062474    0.001500    0.356479 ^ fanout59/A (sg13g2_buf_8)
     8    0.030496    0.029575    0.087833    0.444312 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.029895    0.003126    0.447438 ^ _255_/A (sg13g2_nor4_1)
     1    0.004317    0.034357    0.042787    0.490224 v _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.034358    0.000322    0.490547 v _256_/B2 (sg13g2_a22oi_1)
     1    0.004855    0.065428    0.067965    0.558512 ^ _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.065428    0.000333    0.558845 ^ output4/A (sg13g2_buf_1)
     1    0.011427    0.055739    0.100144    0.658988 ^ output4/X (sg13g2_buf_1)
                                                         sine_out[0] (net)
                      0.055743    0.000485    0.659473 ^ sine_out[0] (out)
                                              0.659473   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.659473   data arrival time
---------------------------------------------------------------------------------------------
                                              5.409473   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001353    0.081382 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065602    0.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023170    0.001272    0.148256 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.025094    0.062430    0.206723    0.354979 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.062474    0.001500    0.356479 ^ fanout59/A (sg13g2_buf_8)
     8    0.030496    0.029575    0.087833    0.444312 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.029685    0.002066    0.446378 ^ _130_/B (sg13g2_nor2_1)
     2    0.010723    0.040965    0.048755    0.495134 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.040970    0.000368    0.495502 v _136_/B (sg13g2_nand2b_2)
     4    0.015000    0.042461    0.047510    0.543012 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.042468    0.000446    0.543457 ^ _278_/A (sg13g2_nor2_1)
     1    0.004719    0.029245    0.042698    0.586155 v _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.029246    0.000302    0.586457 v output33/A (sg13g2_buf_1)
     1    0.010271    0.040853    0.079287    0.665744 v output33/X (sg13g2_buf_1)
                                                         sine_out[6] (net)
                      0.040952    0.001445    0.667189 v sine_out[6] (out)
                                              0.667189   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.667189   data arrival time
---------------------------------------------------------------------------------------------
                                              5.417189   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001353    0.081382 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065602    0.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023170    0.001272    0.148256 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.025094    0.062430    0.206723    0.354979 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.062474    0.001500    0.356479 ^ fanout59/A (sg13g2_buf_8)
     8    0.030496    0.029575    0.087833    0.444312 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.029685    0.002066    0.446378 ^ _130_/B (sg13g2_nor2_1)
     2    0.010723    0.040965    0.048755    0.495134 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.040970    0.000368    0.495502 v _136_/B (sg13g2_nand2b_2)
     4    0.015000    0.042461    0.047510    0.543012 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.042491    0.000894    0.543905 ^ _279_/A (sg13g2_nor2_1)
     1    0.006514    0.034015    0.047128    0.591033 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.034064    0.000811    0.591845 v output34/A (sg13g2_buf_1)
     1    0.009211    0.037588    0.079244    0.671089 v output34/X (sg13g2_buf_1)
                                                         sine_out[7] (net)
                      0.037598    0.000591    0.671680 v sine_out[7] (out)
                                              0.671680   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.671680   data arrival time
---------------------------------------------------------------------------------------------
                                              5.421680   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001353    0.081382 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065602    0.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023170    0.001272    0.148256 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.025094    0.062430    0.206723    0.354979 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.062474    0.001500    0.356479 ^ fanout59/A (sg13g2_buf_8)
     8    0.030496    0.029575    0.087833    0.444312 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.029685    0.002066    0.446378 ^ _130_/B (sg13g2_nor2_1)
     2    0.010723    0.040965    0.048755    0.495134 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.040970    0.000368    0.495502 v _136_/B (sg13g2_nand2b_2)
     4    0.015000    0.042461    0.047510    0.543012 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.042491    0.000889    0.543901 ^ _277_/A (sg13g2_nor2_1)
     1    0.007292    0.036203    0.049097    0.592997 v _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.036239    0.000875    0.593872 v output32/A (sg13g2_buf_1)
     1    0.010333    0.040989    0.082677    0.676549 v output32/X (sg13g2_buf_1)
                                                         sine_out[5] (net)
                      0.041022    0.001059    0.677608 v sine_out[5] (out)
                                              0.677608   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.677608   data arrival time
---------------------------------------------------------------------------------------------
                                              5.427608   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001353    0.081382 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065602    0.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023170    0.001272    0.148256 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.025094    0.062430    0.206723    0.354979 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.062474    0.001500    0.356479 ^ fanout59/A (sg13g2_buf_8)
     8    0.030496    0.029575    0.087833    0.444312 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.029685    0.002066    0.446378 ^ _130_/B (sg13g2_nor2_1)
     2    0.010723    0.040965    0.048755    0.495134 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.040970    0.000368    0.495502 v _136_/B (sg13g2_nand2b_2)
     4    0.015000    0.042461    0.047510    0.543012 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.042492    0.000896    0.543908 ^ _276_/A (sg13g2_nor2_1)
     1    0.007807    0.037635    0.050567    0.594475 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.037662    0.000513    0.594988 v output31/A (sg13g2_buf_1)
     1    0.010595    0.041801    0.083918    0.678906 v output31/X (sg13g2_buf_1)
                                                         sine_out[4] (net)
                      0.041835    0.001091    0.679997 v sine_out[4] (out)
                                              0.679997   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.679997   data arrival time
---------------------------------------------------------------------------------------------
                                              5.429997   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001353    0.081382 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065602    0.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023170    0.001272    0.148256 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.024559    0.050195    0.200326    0.348582 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.050212    0.000883    0.349465 v fanout58/A (sg13g2_buf_8)
     8    0.036206    0.029133    0.089776    0.439241 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.029323    0.001947    0.441188 v _183_/B (sg13g2_and2_1)
     2    0.007279    0.032683    0.082155    0.523343 v _183_/X (sg13g2_and2_1)
                                                         _021_ (net)
                      0.032684    0.000228    0.523570 v _186_/A1 (sg13g2_a21oi_1)
     1    0.004030    0.046183    0.069457    0.593028 ^ _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.046183    0.000281    0.593309 ^ output27/A (sg13g2_buf_1)
     1    0.009695    0.048459    0.086726    0.680035 ^ output27/X (sg13g2_buf_1)
                                                         sine_out[30] (net)
                      0.048467    0.000640    0.680674 ^ sine_out[30] (out)
                                              0.680674   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.680674   data arrival time
---------------------------------------------------------------------------------------------
                                              5.430675   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001367    0.081396 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020717    0.023651    0.066095    0.147491 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023652    0.000526    0.148017 ^ _296_/CLK (sg13g2_dfrbpq_1)
     2    0.012827    0.060782    0.192755    0.340772 ^ _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.060797    0.000945    0.341718 ^ fanout69/A (sg13g2_buf_8)
     8    0.035952    0.031865    0.089230    0.430947 ^ fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.032154    0.002469    0.433417 ^ _125_/A (sg13g2_inv_2)
     3    0.018747    0.036066    0.042811    0.476228 v _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.036080    0.000586    0.476814 v _161_/A (sg13g2_nand2_2)
     3    0.018761    0.049212    0.051283    0.528097 ^ _161_/Y (sg13g2_nand2_2)
                                                         _124_ (net)
                      0.049330    0.001923    0.530019 ^ _280_/A2 (sg13g2_a21oi_1)
     1    0.004438    0.035764    0.070013    0.600032 v _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.035765    0.000302    0.600334 v output36/A (sg13g2_buf_1)
     1    0.009210    0.037636    0.079906    0.680240 v output36/X (sg13g2_buf_1)
                                                         sine_out[9] (net)
                      0.037649    0.000653    0.680893 v sine_out[9] (out)
                                              0.680893   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.680893   data arrival time
---------------------------------------------------------------------------------------------
                                              5.430893   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001353    0.081382 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065602    0.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023170    0.001272    0.148256 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.024559    0.050195    0.200326    0.348582 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.050212    0.000883    0.349465 v fanout58/A (sg13g2_buf_8)
     8    0.036206    0.029133    0.089776    0.439241 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.029358    0.002141    0.441382 v _181_/B (sg13g2_and2_1)
     4    0.017247    0.062003    0.107027    0.548409 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.062006    0.000486    0.548895 v _189_/B1 (sg13g2_o21ai_1)
     1    0.003431    0.036139    0.049022    0.597917 ^ _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.036139    0.000130    0.598047 ^ output29/A (sg13g2_buf_1)
     1    0.010327    0.050653    0.084146    0.682193 ^ output29/X (sg13g2_buf_1)
                                                         sine_out[32] (net)
                      0.050666    0.000784    0.682977 ^ sine_out[32] (out)
                                              0.682977   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.682977   data arrival time
---------------------------------------------------------------------------------------------
                                              5.432977   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001353    0.081382 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065602    0.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023170    0.001272    0.148256 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.024559    0.050195    0.200326    0.348582 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.050212    0.000883    0.349465 v fanout58/A (sg13g2_buf_8)
     8    0.036206    0.029133    0.089776    0.439241 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.029323    0.001947    0.441188 v _183_/B (sg13g2_and2_1)
     2    0.007279    0.032683    0.082155    0.523343 v _183_/X (sg13g2_and2_1)
                                                         _021_ (net)
                      0.032683    0.000222    0.523564 v _184_/A2 (sg13g2_a21oi_1)
     1    0.003877    0.045385    0.076971    0.600535 ^ _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.045386    0.000268    0.600804 ^ output25/A (sg13g2_buf_1)
     1    0.008691    0.044550    0.083421    0.684225 ^ output25/X (sg13g2_buf_1)
                                                         sine_out[29] (net)
                      0.044558    0.000608    0.684832 ^ sine_out[29] (out)
                                              0.684832   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.684832   data arrival time
---------------------------------------------------------------------------------------------
                                              5.434832   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001353    0.081382 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065602    0.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023170    0.001272    0.148256 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.025094    0.062430    0.206723    0.354979 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.062474    0.001500    0.356479 ^ fanout59/A (sg13g2_buf_8)
     8    0.030496    0.029575    0.087833    0.444312 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.029891    0.003109    0.447421 ^ _143_/A (sg13g2_nor2_1)
     2    0.008968    0.038676    0.048056    0.495477 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.038690    0.000561    0.496038 v _147_/A (sg13g2_nand2_1)
     2    0.008533    0.046361    0.051401    0.547439 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.046363    0.000242    0.547682 ^ _149_/B (sg13g2_nand2_1)
     1    0.004711    0.040088    0.059851    0.607533 v _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.040091    0.000338    0.607871 v output10/A (sg13g2_buf_1)
     1    0.008246    0.034946    0.079581    0.687451 v output10/X (sg13g2_buf_1)
                                                         sine_out[15] (net)
                      0.034947    0.000250    0.687701 v sine_out[15] (out)
                                              0.687701   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.687701   data arrival time
---------------------------------------------------------------------------------------------
                                              5.437701   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001353    0.081382 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065602    0.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023168    0.001223    0.148207 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002648    0.018871    0.160495    0.308702 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.018871    0.000103    0.308804 v fanout68/A (sg13g2_buf_1)
     4    0.025546    0.085023    0.111595    0.420400 v fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.085116    0.002317    0.422716 v fanout65/A (sg13g2_buf_8)
     8    0.039204    0.031209    0.107485    0.530202 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.031485    0.002283    0.532485 v _139_/A1 (sg13g2_a21oi_1)
     1    0.004470    0.052976    0.071631    0.604115 ^ _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.052976    0.000325    0.604440 ^ output8/A (sg13g2_buf_1)
     1    0.008971    0.045840    0.087522    0.691962 ^ output8/X (sg13g2_buf_1)
                                                         sine_out[13] (net)
                      0.045848    0.000604    0.692567 ^ sine_out[13] (out)
                                              0.692567   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.692567   data arrival time
---------------------------------------------------------------------------------------------
                                              5.442567   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013236    0.029353    0.011278    0.011278 ^ clk (in)
                                                         clk (net)
                      0.029359    0.000000    0.011278 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021497    0.024225    0.068751    0.080029 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024249    0.001353    0.081382 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019592    0.023148    0.065602    0.146984 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023168    0.001223    0.148207 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002706    0.023263    0.163458    0.311665 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.023263    0.000105    0.311770 ^ fanout68/A (sg13g2_buf_1)
     4    0.025779    0.111172    0.122783    0.434554 ^ fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.111246    0.002359    0.436913 ^ fanout65/A (sg13g2_buf_8)
     8    0.039988    0.035847    0.112994    0.549907 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.036073    0.002307    0.552214 ^ _282_/A1 (sg13g2_a21oi_1)
     1    0.005138    0.037509    0.063954    0.616167 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.037518    0.000350    0.616517 v output5/A (sg13g2_buf_1)
     1    0.009567    0.038731    0.081524    0.698041 v output5/X (sg13g2_buf_1)
                                                         sine_out[10] (net)
                      0.038744    0.000684    0.698726 v sine_out[10] (out)
                                              0.698726   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.698726   data arrival time
---------------------------------------------------------------------------------------------
                                              5.448726   slack (MET)



