
---------- Begin Simulation Statistics ----------
final_tick                               2199312574245                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 715765                       # Simulator instruction rate (inst/s)
host_mem_usage                                8789196                       # Number of bytes of host memory used
host_op_rate                                  1091687                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1435.93                       # Real time elapsed on the host
host_tick_rate                             1531629024                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1027788100                       # Number of instructions simulated
sim_ops                                    1567585989                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.199313                       # Number of seconds simulated
sim_ticks                                2199312574245                       # Number of ticks simulated
system.cpu0.Branches                          2780018                       # Number of branches fetched
system.cpu0.committedInsts                   27788099                       # Number of instructions committed
system.cpu0.committedOps                     52797721                       # Number of ops (including micro ops) committed
system.cpu0.dtb.rdAccesses                   11113063                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         5446                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    5557395                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                            8                       # TLB misses on write requests
system.cpu0.idle_fraction                    0.969833                       # Percentage of idle cycles
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                   38902351                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                           46                       # TLB misses on write requests
system.cpu0.not_idle_fraction                0.030167                       # Percentage of non-idle cycles
system.cpu0.numCycles                       199238541                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles              6010408.386688                       # Number of busy cycles
system.cpu0.num_cc_register_reads            13899961                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes           16672913                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts      2779471                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                  1214                       # Number of float alu accesses
system.cpu0.num_fp_insts                         1214                       # number of float instructions
system.cpu0.num_fp_register_reads                1401                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                679                       # number of times the floating registers were written
system.cpu0.num_func_calls                        384                       # number of times a function call or return occured
system.cpu0.num_idle_cycles              193228132.613312                       # Number of idle cycles
system.cpu0.num_int_alu_accesses             52796880                       # Number of integer alu accesses
system.cpu0.num_int_insts                    52796880                       # number of integer instructions
system.cpu0.num_int_register_reads          105592520                       # number of times the integer registers were read
system.cpu0.num_int_register_writes          44459432                       # number of times the integer registers were written
system.cpu0.num_load_insts                   11113060                       # Number of load instructions
system.cpu0.num_mem_refs                     16670454                       # number of memory refs
system.cpu0.num_store_insts                   5557394                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                  336      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                 36126368     68.42%     68.42% # Class of executed instruction
system.cpu0.op_class::IntMult                       5      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::IntDiv                       28      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatAdd                    144      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAlu                     104      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdCvt                      54      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdMisc                    228      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::MemRead                11113000     21.05%     89.47% # Class of executed instruction
system.cpu0.op_class::MemWrite                5556913     10.52%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                 60      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite               481      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                  52797721                       # Class of executed instruction
system.cpu0.workload.numSyscalls                   12                       # Number of system calls
system.cpu1.Branches                         20606429                       # Number of branches fetched
system.cpu1.committedInsts                 1000000001                       # Number of instructions committed
system.cpu1.committedOps                   1514788268                       # Number of ops (including micro ops) committed
system.cpu1.dtb.rdAccesses                  256033106                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                        11248                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                   74690387                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                        17436                       # TLB misses on write requests
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                 1564967772                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                         3048                       # TLB misses on write requests
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                      6604542265                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                6604542265                       # Number of busy cycles
system.cpu1.num_cc_register_reads           103630304                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes           64545688                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts     15864010                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses            1314766263                       # Number of float alu accesses
system.cpu1.num_fp_insts                   1314766263                       # number of float instructions
system.cpu1.num_fp_register_reads          2250119346                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes         1247172637                       # number of times the floating registers were written
system.cpu1.num_func_calls                    2912311                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses            490312130                       # Number of integer alu accesses
system.cpu1.num_int_insts                   490312130                       # number of integer instructions
system.cpu1.num_int_register_reads         1244692614                       # number of times the integer registers were read
system.cpu1.num_int_register_writes         169728061                       # number of times the integer registers were written
system.cpu1.num_load_insts                  256005818                       # Number of load instructions
system.cpu1.num_mem_refs                    330679813                       # number of memory refs
system.cpu1.num_store_insts                  74673995                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass              1839477      0.12%      0.12% # Class of executed instruction
system.cpu1.op_class::IntAlu                477343677     31.51%     31.63% # Class of executed instruction
system.cpu1.op_class::IntMult                 1191006      0.08%     31.71% # Class of executed instruction
system.cpu1.op_class::IntDiv                    11322      0.00%     31.71% # Class of executed instruction
system.cpu1.op_class::FloatAdd              165913277     10.95%     42.67% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     42.67% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     42.67% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     42.67% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     42.67% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     42.67% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     42.67% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     42.67% # Class of executed instruction
system.cpu1.op_class::SimdAdd                  168556      0.01%     42.68% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     42.68% # Class of executed instruction
system.cpu1.op_class::SimdAlu                55171773      3.64%     46.32% # Class of executed instruction
system.cpu1.op_class::SimdCmp                    3014      0.00%     46.32% # Class of executed instruction
system.cpu1.op_class::SimdCvt                  329628      0.02%     46.34% # Class of executed instruction
system.cpu1.op_class::SimdMisc                3186284      0.21%     46.55% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     46.55% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     46.55% # Class of executed instruction
system.cpu1.op_class::SimdShift                  5055      0.00%     46.55% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     46.55% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     46.55% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     46.55% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd          220915411     14.58%     61.14% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     61.14% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  2      0.00%     61.14% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt            9201834      0.61%     61.74% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv            5116675      0.34%     62.08% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     62.08% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult         242806672     16.03%     78.11% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     78.11% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt            904792      0.06%     78.17% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     78.17% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     78.17% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     78.17% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     78.17% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     78.17% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     78.17% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     78.17% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     78.17% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     78.17% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     78.17% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     78.17% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     78.17% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     78.17% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     78.17% # Class of executed instruction
system.cpu1.op_class::MemRead                31231766      2.06%     80.23% # Class of executed instruction
system.cpu1.op_class::MemWrite               10231416      0.68%     80.91% # Class of executed instruction
system.cpu1.op_class::FloatMemRead          224774052     14.84%     95.75% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite          64442579      4.25%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                1514788268                       # Class of executed instruction
system.cpu1.workload.numSyscalls                  313                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1308221                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2879537                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     84293944                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1441                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    168588847                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1441                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2199312574245                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             478799                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       865959                       # Transaction distribution
system.membus.trans_dist::CleanEvict           442262                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1092517                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1092517                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        478799                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      4450853                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      4450853                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4450853                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    155985600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    155985600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               155985600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1571316                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1571316    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1571316                       # Request fanout histogram
system.membus.reqLayer4.occupancy          8065508068                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         8412408663                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::ON   2199312574245                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2199312574245                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     38901902                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        38901902                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     38901902                       # number of overall hits
system.cpu0.icache.overall_hits::total       38901902                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst          449                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           449                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst          449                       # number of overall misses
system.cpu0.icache.overall_misses::total          449                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst     38071224                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     38071224                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst     38071224                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     38071224                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     38902351                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     38902351                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     38902351                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     38902351                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000012                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000012                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 84791.144766                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 84791.144766                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 84791.144766                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 84791.144766                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks           18                       # number of writebacks
system.cpu0.icache.writebacks::total               18                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst          449                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          449                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst          449                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          449                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst     37772190                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     37772190                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst     37772190                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     37772190                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000012                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000012                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000012                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000012                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 84125.144766                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 84125.144766                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 84125.144766                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 84125.144766                       # average overall mshr miss latency
system.cpu0.icache.replacements                    18                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     38901902                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       38901902                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst          449                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          449                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst     38071224                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     38071224                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     38902351                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     38902351                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 84791.144766                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 84791.144766                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst          449                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          449                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst     37772190                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     37772190                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 84125.144766                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 84125.144766                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2199312574245                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          428.491786                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           38902351                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              449                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         86642.207127                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            83250                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   428.491786                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.836898                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.836898                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          431                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          431                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.841797                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        311219257                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       311219257                       # Number of data accesses
system.cpu0.icache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu0.icache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu0.icache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2199312574245                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2199312574245                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2199312574245                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu0.itb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu0.itb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2199312574245                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2199312574245                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2199312574245                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu0.dtb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu0.dtb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2199312574245                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     16322542                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16322542                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     16322542                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16322542                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       347916                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        347916                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       347916                       # number of overall misses
system.cpu0.dcache.overall_misses::total       347916                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  29528904537                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  29528904537                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  29528904537                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  29528904537                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     16670458                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16670458                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     16670458                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16670458                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.020870                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.020870                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.020870                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.020870                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 84873.660703                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 84873.660703                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 84873.660703                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 84873.660703                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks          514                       # number of writebacks
system.cpu0.dcache.writebacks::total              514                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       347916                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       347916                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       347916                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       347916                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  29297192481                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  29297192481                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  29297192481                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  29297192481                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.020870                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.020870                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.020870                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.020870                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 84207.660703                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 84207.660703                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 84207.660703                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 84207.660703                       # average overall mshr miss latency
system.cpu0.dcache.replacements                347908                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     10765403                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10765403                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       347660                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       347660                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data  29517712740                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  29517712740                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     11113063                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11113063                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.031284                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031284                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 84903.965771                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 84903.965771                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       347660                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       347660                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  29286171180                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  29286171180                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.031284                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.031284                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 84237.965771                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 84237.965771                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      5557139                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       5557139                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data          256                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          256                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data     11191797                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     11191797                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5557395                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      5557395                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.000046                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000046                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 43717.957031                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 43717.957031                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data          256                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          256                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data     11021301                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     11021301                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.000046                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000046                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 43051.957031                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 43051.957031                       # average WriteReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2199312574245                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse            7.999997                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           16670458                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           347916                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            47.915181                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           165168                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     7.999997                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     1.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        133711580                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       133711580                       # Number of data accesses
system.cpu0.dcache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu0.dcache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu0.dcache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu1.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu1.pwrStateResidencyTicks::ON   2199312574245                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2199312574245                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst   1564893113                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      1564893113                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst   1564893113                       # number of overall hits
system.cpu1.icache.overall_hits::total     1564893113                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        74659                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         74659                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        74659                       # number of overall misses
system.cpu1.icache.overall_misses::total        74659                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1383401214                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1383401214                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1383401214                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1383401214                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst   1564967772                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   1564967772                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst   1564967772                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   1564967772                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000048                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000048                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000048                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000048                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 18529.597423                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 18529.597423                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 18529.597423                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 18529.597423                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        74147                       # number of writebacks
system.cpu1.icache.writebacks::total            74147                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        74659                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        74659                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        74659                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        74659                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1333678320                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1333678320                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1333678320                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1333678320                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000048                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000048                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000048                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000048                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 17863.597423                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 17863.597423                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 17863.597423                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 17863.597423                       # average overall mshr miss latency
system.cpu1.icache.replacements                 74147                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst   1564893113                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     1564893113                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        74659                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        74659                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1383401214                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1383401214                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst   1564967772                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   1564967772                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000048                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000048                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 18529.597423                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 18529.597423                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        74659                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        74659                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1333678320                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1333678320                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000048                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000048                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 17863.597423                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 17863.597423                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2199312574245                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          511.987562                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         1564967772                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            74659                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         20961.542105                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            88245                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   511.987562                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999976                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses      12519816835                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses     12519816835                       # Number of data accesses
system.cpu1.icache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu1.icache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu1.icache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2199312574245                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2199312574245                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2199312574245                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu1.itb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu1.itb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2199312574245                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2199312574245                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2199312574245                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu1.dtb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu1.dtb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2199312574245                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    246851614                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       246851614                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    246851614                       # number of overall hits
system.cpu1.dcache.overall_hits::total      246851614                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     83871879                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      83871879                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     83871879                       # number of overall misses
system.cpu1.dcache.overall_misses::total     83871879                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 991390805145                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 991390805145                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 991390805145                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 991390805145                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    330723493                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    330723493                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    330723493                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    330723493                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.253601                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.253601                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.253601                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.253601                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 11820.300403                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 11820.300403                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 11820.300403                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 11820.300403                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     73789625                       # number of writebacks
system.cpu1.dcache.writebacks::total         73789625                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     83871879                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     83871879                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     83871879                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     83871879                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 935532133731                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 935532133731                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 935532133731                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 935532133731                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.253601                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.253601                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.253601                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.253601                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 11154.300403                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 11154.300403                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 11154.300403                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 11154.300403                       # average overall mshr miss latency
system.cpu1.dcache.replacements              83871871                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    194573286                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      194573286                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     61459820                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     61459820                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 674306462889                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 674306462889                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    256033106                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    256033106                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.240046                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.240046                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 10971.500777                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 10971.500777                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     61459820                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     61459820                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 633374222769                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 633374222769                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.240046                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.240046                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 10305.500777                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 10305.500777                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     52278328                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      52278328                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data     22412059                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total     22412059                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 317084342256                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 317084342256                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     74690387                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     74690387                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.300066                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.300066                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 14147.934478                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 14147.934478                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data     22412059                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total     22412059                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 302157910962                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 302157910962                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.300066                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.300066                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 13481.934478                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 13481.934478                       # average WriteReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2199312574245                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse            7.999997                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          330723493                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         83871879                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             3.943199                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           170163                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     7.999997                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     1.000000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       2729659823                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      2729659823                       # Number of data accesses
system.cpu1.dcache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu1.dcache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu1.dcache.tags.repl_valid_data             0                       # Number of global replacements
system.l2.pwrStateResidencyTicks::UNDEFINED 2199312574245                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.data                 440                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               66200                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data            82656947                       # number of demand (read+write) hits
system.l2.demand_hits::total                 82723587                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.data                440                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              66200                       # number of overall hits
system.l2.overall_hits::.cpu1.data           82656947                       # number of overall hits
system.l2.overall_hits::total                82723587                       # number of overall hits
system.l2.demand_misses::.cpu0.inst               449                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            347476                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              8459                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1214932                       # number of demand (read+write) misses
system.l2.demand_misses::total                1571316                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst              449                       # number of overall misses
system.l2.overall_misses::.cpu0.data           347476                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             8459                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1214932                       # number of overall misses
system.l2.overall_misses::total               1571316                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst     37314981                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  28938565467                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    706272687                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 106260458508                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     135942611643                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst     37314981                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  28938565467                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    706272687                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 106260458508                       # number of overall miss cycles
system.l2.overall_miss_latency::total    135942611643                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst             449                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          347916                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           74659                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        83871879                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             84294903                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst            449                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         347916                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          74659                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       83871879                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            84294903                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst              1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.998735                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.113302                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.014486                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.018641                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst             1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.998735                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.113302                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.014486                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.018641                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83106.861915                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 83282.199251                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 83493.638373                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 87462.062492                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86515.132311                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83106.861915                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 83282.199251                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 83493.638373                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 87462.062492                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86515.132311                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              865959                       # number of writebacks
system.l2.writebacks::total                    865959                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst          449                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       347476                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         8459                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1214932                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1571316                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst          449                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       347476                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         8459                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1214932                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1571316                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst     34252204                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  26566711192                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    648512928                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  97967303621                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 125216779945                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst     34252204                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  26566711192                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    648512928                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  97967303621                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 125216779945                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.998735                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.113302                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.014486                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.018641                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.998735                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.113302                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.014486                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.018641                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 76285.532294                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 76456.247891                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 76665.436576                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 80636.038577                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79689.114058                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 76285.532294                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 76456.247891                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 76665.436576                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 80636.038577                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79689.114058                       # average overall mshr miss latency
system.l2.replacements                        1309662                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     73790139                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         73790139                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     73790139                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     73790139                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        74165                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            74165                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        74165                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        74165                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu0.data              133                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data         21319665                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total              21319798                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data            123                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1092394                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1092517                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data      9618705                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  95018140746                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   95027759451                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data          256                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data     22412059                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          22412315                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.480469                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.048741                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.048746                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 78200.853659                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 86981.565942                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86980.577374                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data          123                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1092394                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1092517                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data      8778931                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  87561448528                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  87570227459                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.480469                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.048741                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.048746                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 71373.422764                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 80155.556080                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 80154.567351                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu1.inst         66200                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              66200                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst          449                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         8459                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             8908                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst     37314981                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    706272687                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    743587668                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst          449                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        74659                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          75108                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.113302                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.118603                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83106.861915                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 83493.638373                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83474.143242                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst          449                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         8459                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         8908                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst     34252204                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    648512928                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    682765132                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.113302                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.118603                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 76285.532294                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 76665.436576                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76646.287831                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data          307                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data     61337282                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          61337589                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       347353                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       122538                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          469891                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  28928946762                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  11242317762                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  40171264524                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       347660                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     61459820                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      61807480                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.999117                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.001994                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.007602                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 83283.998589                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 91745.562699                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85490.602127                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       347353                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       122538                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       469891                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  26557932261                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  10405855093                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  36963787354                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.999117                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.001994                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.007602                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 76458.047753                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 84919.413513                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78664.599565                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2199312574245                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 259319.962033                       # Cycle average of tags in use
system.l2.tags.total_refs                   168588847                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1571806                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    107.258050                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     76000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     110.343008                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       17.741937                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data    21260.831335                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst      784.981455                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data    237146.064298                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000421                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000068                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.081104                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.002994                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.904640                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.989227                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024        262144                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          433                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4354                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4       257291                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                2698993358                       # Number of tag accesses
system.l2.tags.data_accesses               2698993358                       # Number of data accesses
system.l2.tags.repl_invalid                         0                       # Number of initial replacements
system.l2.tags.repl_valid_tag                       0                       # Number of local replacements
system.l2.tags.repl_valid_data                      0                       # Number of global replacements
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2199312574245                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst         28736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      22238464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        541376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      77755648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          100564224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst        28736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       541376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        570112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     55421376                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        55421376                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst            449                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         347476                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           8459                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1214932                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1571316                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       865959                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             865959                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst            13066                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         10111552                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           246157                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         35354523                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              45725299                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst        13066                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       246157                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           259223                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       25199409                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             25199409                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       25199409                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst           13066                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        10111552                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          246157                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        35354523                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             70924707                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    865959.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples       449.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    347476.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      8459.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1214898.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000031652                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.114496761644                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        53493                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        53493                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4522430                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             814064                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1571316                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     865959                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1571316                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   865959                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     34                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             49280                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             49108                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             49135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             49125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             49113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             49120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             49090                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             49113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             49107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             49106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            49110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            49094                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            49099                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            49099                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            49085                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            49120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::16            49096                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::17            49114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::18            49103                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::19            49089                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::20            49093                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::21            49100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::22            49076                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::23            49068                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::24            49063                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::25            49068                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::26            49067                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::27            49086                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::28            49077                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::29            49109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::30            49090                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::31            49079                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             27246                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             27064                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             27072                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             27065                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             27067                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             27069                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             27066                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             27065                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             27064                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             27061                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            27066                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            27056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            27063                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            27058                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            27056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            27049                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::16            27053                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::17            27051                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::18            27045                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::19            27040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::20            27042                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::21            27042                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::22            27040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::23            27034                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::24            27040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::25            27040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::26            27040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::27            27055                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::28            27049                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::29            27054                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::30            27048                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::31            27043                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      56.61                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  36297728759                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 5235511624                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             63782593503                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     23100.71                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                40592.71                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  0.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1571316                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               865959                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1565005                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    6273                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  53310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  53494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  53494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  53517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  53547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  53600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  53552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  53533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  53496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  53501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  53494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  53493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  53493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  53493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  53493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                  53493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2437185                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean            64                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    64.000000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-71      2437185    100.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2437185                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        53493                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      29.373413                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.142888                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1038.272357                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        53465     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191           12      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-12287           10      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-16383            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-28671            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-32767            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::229376-233471            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         53493                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        53493                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.187221                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.177302                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.585442                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            48502     90.67%     90.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               40      0.07%     90.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4878      9.12%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               73      0.14%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         53493                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              100562048                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2176                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                55417792                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               100564224                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             55421376                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        45.72                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        25.20                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     45.73                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     25.20                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.37                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.24                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.13                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2199311296191                       # Total gap between requests
system.mem_ctrls.avgGap                     902364.85                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst        28736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     22238464                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       541376                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     77753472                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     55417792                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 13065.900834884626                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 10111552.246107729152                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 246156.915728928841                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 35353534.059019289911                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 25197778.910087086260                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst          449                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       347476                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         8459                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1214932                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       865959                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     16645754                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  13022644424                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    316924618                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  50426378707                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 123245320943918                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     37072.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     37477.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     37465.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     41505.52                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 142322351.22                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                     0.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         1899466549.344661                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         3353289023.649825                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        2154215201.108928                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy       1020801276.096235                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     190912296373.101990                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     59412208318.714180                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     676840089672.517944                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       935592366421.702759                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        425.402181                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 2058289102079                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  98866250000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  42157222166                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         1901021247.216674                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         3356033663.354639                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        2155657967.771341                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       1021912391.472234                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     190912296373.101990                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     59420075714.497505                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     676834658373.900757                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       935601655738.470459                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        425.406405                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 2058265317926                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  98866250000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  42181006319                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2199312574245                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          61882588                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     74656098                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        74165                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        10873343                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         22412315                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        22412315                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         75108                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     61807480                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          916                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1043740                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       223465                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    251615629                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             252883750                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        29888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     22299520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      9523584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side  10090336256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            10122189248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1309662                       # Total snoops (count)
system.tol2bus.snoopTraffic                  55421376                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         85604565                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000017                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.004103                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               85603124    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1441      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           85604565                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       105333712515                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.8                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       83788007121                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          74584341                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         349344616                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            449547                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
