FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 92;
0"NC";
%"XC7Z015_1CLG485C"
"3","(-6450,4300)","0","kvm_matrix_lib","I1";
;
VALUE"XC7Z015_1CLG485C"
CDS_LIB"kvm_matrix_lib"
CDS_LMAN_SYM_OUTLINE"-125,1250,1175,-100";
"R8"0;
"R7"0;
"P7"0;
"R4"0;
"R5"0;
"M3"0;
"M4"0;
"N3"0;
"N4"0;
"P5"0;
"P6"0;
"N5"0;
"N6"0;
"P2"0;
"P3"0;
"R2"0;
"R3"0;
"P1"0;
"N1"0;
"M1"0;
"M2"0;
"U1"0;
"U2"0;
"T1"0;
"T2"0;
"L4"0;
"L5"0;
"K3"0;
"K4"0;
"L1"0;
"L2"0;
"K2"0;
"J3"0;
"J1"0;
"J2"0;
"K5"0;
"J5"0;
"M7"0;
"M8"0;
"P8"0;
"N8"0;
"M6"0;
"L6"0;
"L7"0;
"K7"0;
"J6"0;
"J7"0;
"K8"0;
"J8"0;
"H8"0;
END.
