$date
	Tue Jan 28 01:54:37 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! o $end
$var wire 1 " no $end
$var reg 4 # i [3:0] $end
$scope module dut $end
$var wire 1 " nq $end
$var wire 1 ! q $end
$var wire 1 $ r $end
$var wire 1 % s $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0%
0$
b0 #
x"
x!
$end
#5
b1 #
#10
b10 #
#15
b11 #
#20
1!
0"
1%
b100 #
#25
b101 #
#30
b110 #
#35
b111 #
#40
1"
0!
1$
0%
b1000 #
#45
b1001 #
#50
b1010 #
#55
b1011 #
#60
0"
1%
b1100 #
#65
b1101 #
#70
b1110 #
#75
b1111 #
