INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPU/vivado_project/FPU1.srcs/sources_1/new/FPU_single.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU_single
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPU/vivado_project/FPU1.srcs/sim_1/new/tb_FPU_single.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_FPU_single
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPU/vivado_project/FPU1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
