

================================================================
== Vivado HLS Report for 'axis_width_upsizer'
================================================================
* Date:           Tue Oct 20 12:45:17 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        axisWidthUpsizer_prj
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku040-ffva1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.66|     1.671|        0.83|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    2|    2|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|      82|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     228|
|Register         |        -|      -|     305|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     305|     310|
+-----------------+---------+-------+--------+--------+
|Available        |     1200|   1920|  484800|  242400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |tmp_7_fu_375_p2                     |     +    |      0|  0|  11|           3|           1|
    |ap_block_state1_pp0_stage0_iter0    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state2_io                  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_io                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_334                    |    and   |      0|  0|   2|           1|           1|
    |ap_condition_368                    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op44_write_state2      |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op56_write_state3      |    and   |      0|  0|   2|           1|           1|
    |data_out_V_data_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |data_out_V_data_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |data_out_V_keep_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |data_out_V_keep_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |data_out_V_last_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |data_out_V_last_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |tmp_nbreadreq_fu_108_p4             |    and   |      0|  0|   2|           1|           0|
    |data_out_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |data_out_V_keep_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |data_out_V_last_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |tmp_5_fu_363_p2                     |   icmp   |      0|  0|   9|           3|           2|
    |ap_block_pp0_stage0_01001           |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001           |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2    |    or    |      0|  0|   2|           1|           1|
    |or_cond_fu_369_p2                   |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                       |    xor   |      0|  0|   2|           1|           2|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      0|  0|  82|          31|          25|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_phi_reg_pp0_iter1_tmp_data_V_1_reg_179  |  44|          9|   64|        576|
    |ap_phi_reg_pp0_iter1_tmp_keep_V_reg_139    |  44|          9|    8|         72|
    |counter_V                                  |   9|          2|    3|          6|
    |data_in_TDATA_blk_n                        |   9|          2|    1|          2|
    |data_out_TDATA_blk_n                       |   9|          2|    1|          2|
    |data_out_V_data_V_1_data_out               |   9|          2|   64|        128|
    |data_out_V_data_V_1_state                  |  15|          3|    2|          6|
    |data_out_V_keep_V_1_data_out               |   9|          2|    8|         16|
    |data_out_V_keep_V_1_state                  |  15|          3|    2|          6|
    |data_out_V_last_V_1_data_out               |   9|          2|    1|          2|
    |data_out_V_last_V_1_state                  |  15|          3|    2|          6|
    |send_word_data_V                           |  41|          8|   64|        512|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 228|         47|  220|       1334|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_tmp_data_V_1_reg_179  |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter1_tmp_keep_V_reg_139    |   8|   0|    8|          0|
    |counter_V                                  |   3|   0|    3|          0|
    |data_out_V_data_V_1_payload_A              |  64|   0|   64|          0|
    |data_out_V_data_V_1_payload_B              |  64|   0|   64|          0|
    |data_out_V_data_V_1_sel_rd                 |   1|   0|    1|          0|
    |data_out_V_data_V_1_sel_wr                 |   1|   0|    1|          0|
    |data_out_V_data_V_1_state                  |   2|   0|    2|          0|
    |data_out_V_keep_V_1_payload_A              |   8|   0|    8|          0|
    |data_out_V_keep_V_1_payload_B              |   8|   0|    8|          0|
    |data_out_V_keep_V_1_sel_rd                 |   1|   0|    1|          0|
    |data_out_V_keep_V_1_sel_wr                 |   1|   0|    1|          0|
    |data_out_V_keep_V_1_state                  |   2|   0|    2|          0|
    |data_out_V_last_V_1_payload_A              |   1|   0|    1|          0|
    |data_out_V_last_V_1_payload_B              |   1|   0|    1|          0|
    |data_out_V_last_V_1_sel_rd                 |   1|   0|    1|          0|
    |data_out_V_last_V_1_sel_wr                 |   1|   0|    1|          0|
    |data_out_V_last_V_1_state                  |   2|   0|    2|          0|
    |or_cond_reg_445                            |   1|   0|    1|          0|
    |or_cond_reg_445_pp0_iter1_reg              |   1|   0|    1|          0|
    |send_word_data_V                           |  64|   0|   64|          0|
    |tmp_last_V_reg_397                         |   1|   0|    1|          0|
    |tmp_reg_393                                |   1|   0|    1|          0|
    |tmp_reg_393_pp0_iter1_reg                  |   1|   0|    1|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 305|   0|  305|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+--------------+--------------------+--------------+
|    RTL Ports    | Dir | Bits|   Protocol   |    Source Object   |    C Type    |
+-----------------+-----+-----+--------------+--------------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_none | axis_width_upsizer | return value |
|ap_rst_n         |  in |    1| ap_ctrl_none | axis_width_upsizer | return value |
|data_in_TDATA    |  in |    8|     axis     |  data_in_V_data_V  |    pointer   |
|data_in_TVALID   |  in |    1|     axis     |  data_in_V_last_V  |    pointer   |
|data_in_TREADY   | out |    1|     axis     |  data_in_V_last_V  |    pointer   |
|data_in_TLAST    |  in |    1|     axis     |  data_in_V_last_V  |    pointer   |
|data_out_TDATA   | out |   64|     axis     |  data_out_V_data_V |    pointer   |
|data_out_TREADY  |  in |    1|     axis     |  data_out_V_data_V |    pointer   |
|data_out_TVALID  | out |    1|     axis     |  data_out_V_keep_V |    pointer   |
|data_out_TKEEP   | out |    8|     axis     |  data_out_V_keep_V |    pointer   |
|data_out_TLAST   | out |    1|     axis     |  data_out_V_last_V |    pointer   |
+-----------------+-----+-----+--------------+--------------------+--------------+

