<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>CIRCT: circt::ImportVerilog::Context Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdn.jsdelivr.net/npm/mathjax@2/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">CIRCT
   &#160;<span id="projectnumber">19.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacecirct.html">circt</a></li><li class="navelem"><a class="el" href="namespacecirct_1_1ImportVerilog.html">ImportVerilog</a></li><li class="navelem"><a class="el" href="structcirct_1_1ImportVerilog_1_1Context.html">Context</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-types">Public Types</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="structcirct_1_1ImportVerilog_1_1Context-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">circt::ImportVerilog::Context Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>A helper class to facilitate the conversion from a Slang AST to MLIR operations.  
 <a href="structcirct_1_1ImportVerilog_1_1Context.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="ImportVerilogInternals_8h_source.html">ImportVerilogInternals.h</a>&gt;</code></p>
<div class="dynheader">
Collaboration diagram for circt::ImportVerilog::Context:</div>
<div class="dyncontent">
<div class="center"><img src="structcirct_1_1ImportVerilog_1_1Context__coll__graph.png" border="0" usemap="#acirct_1_1ImportVerilog_1_1Context_coll__map" alt="Collaboration graph"/></div>
<map name="acirct_1_1ImportVerilog_1_1Context_coll__map" id="acirct_1_1ImportVerilog_1_1Context_coll__map">
<area shape="rect" title="A helper class to facilitate the conversion from a Slang AST to MLIR operations." alt="" coords="820,303,967,345"/>
<area shape="rect" href="classllvm_1_1SmallDenseMap.html" title=" " alt="" coords="444,14,660,55"/>
<area shape="rect" href="classllvm_1_1SmallDenseMap.html" title=" " alt="" coords="5,7,225,63"/>
<area shape="rect" title=" " alt="" coords="508,80,596,107"/>
<area shape="rect" title=" " alt="" coords="455,131,649,187"/>
<area shape="rect" title=" " alt="" coords="70,145,161,172"/>
<area shape="rect" title=" " alt="" coords="446,211,658,253"/>
<area shape="rect" title=" " alt="" coords="509,277,595,304"/>
<area shape="rect" title=" " alt="" coords="459,328,645,384"/>
<area shape="rect" title=" " alt="" coords="483,408,621,435"/>
<area shape="rect" title=" " alt="" coords="441,459,663,501"/>
<area shape="rect" title=" " alt="" coords="469,525,635,552"/>
<area shape="rect" title=" " alt="" coords="65,525,165,552"/>
<area shape="rect" title=" " alt="" coords="499,576,605,603"/>
</map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:a9cf4182e35c4a63b5a28768189f8d5fb"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcirct_1_1ImportVerilog_1_1Context.html#a9cf4182e35c4a63b5a28768189f8d5fb">ValueSymbols</a> = llvm::ScopedHashTable&lt; const slang::ast::ValueSymbol *, Value &gt;</td></tr>
<tr class="memdesc:a9cf4182e35c4a63b5a28768189f8d5fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">A table of defined values, such as variables, that may be referred to by name in expressions.  <a href="structcirct_1_1ImportVerilog_1_1Context.html#a9cf4182e35c4a63b5a28768189f8d5fb">More...</a><br /></td></tr>
<tr class="separator:a9cf4182e35c4a63b5a28768189f8d5fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92d2ad6046024952ee7b17ff0a0377b0"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcirct_1_1ImportVerilog_1_1Context.html#a92d2ad6046024952ee7b17ff0a0377b0">ValueSymbolScope</a> = ValueSymbols::ScopeTy</td></tr>
<tr class="separator:a92d2ad6046024952ee7b17ff0a0377b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a99f338f8cbd64a7e1b65ee64e313b8d6"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcirct_1_1ImportVerilog_1_1Context.html#a99f338f8cbd64a7e1b65ee64e313b8d6">Context</a> (mlir::ModuleOp <a class="el" href="structcirct_1_1ImportVerilog_1_1Context.html#ac353fb618975656338f4bc7b01a819ba">intoModuleOp</a>, const slang::SourceManager &amp;<a class="el" href="structcirct_1_1ImportVerilog_1_1Context.html#ab2e1006fe70708b613a4ae6e683dea43">sourceManager</a>, <a class="el" href="classllvm_1_1SmallDenseMap.html">SmallDenseMap</a>&lt; slang::BufferID, StringRef &gt; &amp;<a class="el" href="structcirct_1_1ImportVerilog_1_1Context.html#a7bae1043ee4b837f34f61403319dea28">bufferFilePaths</a>)</td></tr>
<tr class="separator:a99f338f8cbd64a7e1b65ee64e313b8d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6578295a6f9758c2d9e926a6a2a3c6e1"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcirct_1_1ImportVerilog_1_1Context.html#a6578295a6f9758c2d9e926a6a2a3c6e1">Context</a> (const <a class="el" href="structcirct_1_1ImportVerilog_1_1Context.html">Context</a> &amp;)=delete</td></tr>
<tr class="separator:a6578295a6f9758c2d9e926a6a2a3c6e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebf1a81c0219f92adcf143a5c241a70f"><td class="memItemLeft" align="right" valign="top">MLIRContext *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcirct_1_1ImportVerilog_1_1Context.html#aebf1a81c0219f92adcf143a5c241a70f">getContext</a> ()</td></tr>
<tr class="memdesc:aebf1a81c0219f92adcf143a5c241a70f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the MLIR context.  <a href="structcirct_1_1ImportVerilog_1_1Context.html#aebf1a81c0219f92adcf143a5c241a70f">More...</a><br /></td></tr>
<tr class="separator:aebf1a81c0219f92adcf143a5c241a70f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd0793ecb2da9beee35b3c43dc743859"><td class="memItemLeft" align="right" valign="top">Location&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcirct_1_1ImportVerilog_1_1Context.html#afd0793ecb2da9beee35b3c43dc743859">convertLocation</a> (slang::SourceLocation loc)</td></tr>
<tr class="memdesc:afd0793ecb2da9beee35b3c43dc743859"><td class="mdescLeft">&#160;</td><td class="mdescRight">Convert a slang <code>SourceLocation</code> into an MLIR <code>Location</code>.  <a href="structcirct_1_1ImportVerilog_1_1Context.html#afd0793ecb2da9beee35b3c43dc743859">More...</a><br /></td></tr>
<tr class="separator:afd0793ecb2da9beee35b3c43dc743859"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace0f0b0b84a460387df0ffa2783c48d2"><td class="memItemLeft" align="right" valign="top">Location&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcirct_1_1ImportVerilog_1_1Context.html#ace0f0b0b84a460387df0ffa2783c48d2">convertLocation</a> (slang::SourceRange range)</td></tr>
<tr class="memdesc:ace0f0b0b84a460387df0ffa2783c48d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Convert a slang <code>SourceRange</code> into an MLIR <code>Location</code>.  <a href="structcirct_1_1ImportVerilog_1_1Context.html#ace0f0b0b84a460387df0ffa2783c48d2">More...</a><br /></td></tr>
<tr class="separator:ace0f0b0b84a460387df0ffa2783c48d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b4bbe8cf9d1bf9c63ceb8f199d2fe75"><td class="memItemLeft" align="right" valign="top">Type&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcirct_1_1ImportVerilog_1_1Context.html#a6b4bbe8cf9d1bf9c63ceb8f199d2fe75">convertType</a> (const slang::ast::Type &amp;type, LocationAttr loc={})</td></tr>
<tr class="memdesc:a6b4bbe8cf9d1bf9c63ceb8f199d2fe75"><td class="mdescLeft">&#160;</td><td class="mdescRight">Convert a slang type into an MLIR type.  <a href="structcirct_1_1ImportVerilog_1_1Context.html#a6b4bbe8cf9d1bf9c63ceb8f199d2fe75">More...</a><br /></td></tr>
<tr class="separator:a6b4bbe8cf9d1bf9c63ceb8f199d2fe75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06a0ae7d989e1a09535077a4dff2fd45"><td class="memItemLeft" align="right" valign="top">Type&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcirct_1_1ImportVerilog_1_1Context.html#a06a0ae7d989e1a09535077a4dff2fd45">convertType</a> (const slang::ast::DeclaredType &amp;type)</td></tr>
<tr class="separator:a06a0ae7d989e1a09535077a4dff2fd45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58ff9854356dfe701851153fbd4d8926"><td class="memItemLeft" align="right" valign="top">LogicalResult&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcirct_1_1ImportVerilog_1_1Context.html#a58ff9854356dfe701851153fbd4d8926">convertCompilation</a> (slang::ast::Compilation &amp;compilation)</td></tr>
<tr class="memdesc:a58ff9854356dfe701851153fbd4d8926"><td class="mdescLeft">&#160;</td><td class="mdescRight">Convert hierarchy and structure AST nodes to MLIR ops.  <a href="structcirct_1_1ImportVerilog_1_1Context.html#a58ff9854356dfe701851153fbd4d8926">More...</a><br /></td></tr>
<tr class="separator:a58ff9854356dfe701851153fbd4d8926"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a881c89dec5895c1a6deaffc4c4b1c791"><td class="memItemLeft" align="right" valign="top">moore::SVModuleOp&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcirct_1_1ImportVerilog_1_1Context.html#a881c89dec5895c1a6deaffc4c4b1c791">convertModuleHeader</a> (const slang::ast::InstanceBodySymbol *module)</td></tr>
<tr class="memdesc:a881c89dec5895c1a6deaffc4c4b1c791"><td class="mdescLeft">&#160;</td><td class="mdescRight">Convert a module and its ports to an empty module op in the IR.  <a href="structcirct_1_1ImportVerilog_1_1Context.html#a881c89dec5895c1a6deaffc4c4b1c791">More...</a><br /></td></tr>
<tr class="separator:a881c89dec5895c1a6deaffc4c4b1c791"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c1fa4eb9e72a3fcc8afad1e3a03f812"><td class="memItemLeft" align="right" valign="top">LogicalResult&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcirct_1_1ImportVerilog_1_1Context.html#a1c1fa4eb9e72a3fcc8afad1e3a03f812">convertModuleBody</a> (const slang::ast::InstanceBodySymbol *module)</td></tr>
<tr class="memdesc:a1c1fa4eb9e72a3fcc8afad1e3a03f812"><td class="mdescLeft">&#160;</td><td class="mdescRight">Convert a module's body to the corresponding IR ops.  <a href="structcirct_1_1ImportVerilog_1_1Context.html#a1c1fa4eb9e72a3fcc8afad1e3a03f812">More...</a><br /></td></tr>
<tr class="separator:a1c1fa4eb9e72a3fcc8afad1e3a03f812"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed26380438af68b4ce66cef984537fb1"><td class="memItemLeft" align="right" valign="top">LogicalResult&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcirct_1_1ImportVerilog_1_1Context.html#aed26380438af68b4ce66cef984537fb1">convertStatement</a> (const slang::ast::Statement &amp;stmt)</td></tr>
<tr class="separator:aed26380438af68b4ce66cef984537fb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5da7a3578bf94039a47d591b87c91bad"><td class="memItemLeft" align="right" valign="top">Value&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcirct_1_1ImportVerilog_1_1Context.html#a5da7a3578bf94039a47d591b87c91bad">convertExpression</a> (const slang::ast::Expression &amp;expr)</td></tr>
<tr class="separator:a5da7a3578bf94039a47d591b87c91bad"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:ac353fb618975656338f4bc7b01a819ba"><td class="memItemLeft" align="right" valign="top">mlir::ModuleOp&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcirct_1_1ImportVerilog_1_1Context.html#ac353fb618975656338f4bc7b01a819ba">intoModuleOp</a></td></tr>
<tr class="separator:ac353fb618975656338f4bc7b01a819ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2e1006fe70708b613a4ae6e683dea43"><td class="memItemLeft" align="right" valign="top">const slang::SourceManager &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcirct_1_1ImportVerilog_1_1Context.html#ab2e1006fe70708b613a4ae6e683dea43">sourceManager</a></td></tr>
<tr class="separator:ab2e1006fe70708b613a4ae6e683dea43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bae1043ee4b837f34f61403319dea28"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SmallDenseMap.html">SmallDenseMap</a>&lt; slang::BufferID, StringRef &gt; &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcirct_1_1ImportVerilog_1_1Context.html#a7bae1043ee4b837f34f61403319dea28">bufferFilePaths</a></td></tr>
<tr class="separator:a7bae1043ee4b837f34f61403319dea28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4639ae49a494c5668790e8bc77246e0d"><td class="memItemLeft" align="right" valign="top">OpBuilder&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcirct_1_1ImportVerilog_1_1Context.html#a4639ae49a494c5668790e8bc77246e0d">builder</a></td></tr>
<tr class="memdesc:a4639ae49a494c5668790e8bc77246e0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">The builder used to create IR operations.  <a href="structcirct_1_1ImportVerilog_1_1Context.html#a4639ae49a494c5668790e8bc77246e0d">More...</a><br /></td></tr>
<tr class="separator:a4639ae49a494c5668790e8bc77246e0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac370f17bc4760d4d5a54cf8a4bd90f28"><td class="memItemLeft" align="right" valign="top">SymbolTable&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcirct_1_1ImportVerilog_1_1Context.html#ac370f17bc4760d4d5a54cf8a4bd90f28">symbolTable</a></td></tr>
<tr class="memdesc:ac370f17bc4760d4d5a54cf8a4bd90f28"><td class="mdescLeft">&#160;</td><td class="mdescRight">A symbol table of the MLIR module we are emitting into.  <a href="structcirct_1_1ImportVerilog_1_1Context.html#ac370f17bc4760d4d5a54cf8a4bd90f28">More...</a><br /></td></tr>
<tr class="separator:ac370f17bc4760d4d5a54cf8a4bd90f28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a6447c0f955e9a4d25623bd31ecea3f"><td class="memItemLeft" align="right" valign="top">std::map&lt; slang::SourceLocation, Operation * &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcirct_1_1ImportVerilog_1_1Context.html#a6a6447c0f955e9a4d25623bd31ecea3f">orderedRootOps</a></td></tr>
<tr class="memdesc:a6a6447c0f955e9a4d25623bd31ecea3f"><td class="mdescLeft">&#160;</td><td class="mdescRight">The top-level operations ordered by their Slang source location.  <a href="structcirct_1_1ImportVerilog_1_1Context.html#a6a6447c0f955e9a4d25623bd31ecea3f">More...</a><br /></td></tr>
<tr class="separator:a6a6447c0f955e9a4d25623bd31ecea3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d5bafe96c2faaefdf33d38e0bc8f4c3"><td class="memItemLeft" align="right" valign="top">DenseMap&lt; const slang::ast::InstanceBodySymbol *, moore::SVModuleOp &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcirct_1_1ImportVerilog_1_1Context.html#a7d5bafe96c2faaefdf33d38e0bc8f4c3">moduleOps</a></td></tr>
<tr class="memdesc:a7d5bafe96c2faaefdf33d38e0bc8f4c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">How we have lowered modules to MLIR.  <a href="structcirct_1_1ImportVerilog_1_1Context.html#a7d5bafe96c2faaefdf33d38e0bc8f4c3">More...</a><br /></td></tr>
<tr class="separator:a7d5bafe96c2faaefdf33d38e0bc8f4c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4669717e1db853f25cc855c862e7f620"><td class="memItemLeft" align="right" valign="top">std::queue&lt; const slang::ast::InstanceBodySymbol * &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcirct_1_1ImportVerilog_1_1Context.html#a4669717e1db853f25cc855c862e7f620">moduleWorklist</a></td></tr>
<tr class="memdesc:a4669717e1db853f25cc855c862e7f620"><td class="mdescLeft">&#160;</td><td class="mdescRight">A list of modules for which the header has been created, but the body has not been converted yet.  <a href="structcirct_1_1ImportVerilog_1_1Context.html#a4669717e1db853f25cc855c862e7f620">More...</a><br /></td></tr>
<tr class="separator:a4669717e1db853f25cc855c862e7f620"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80f80bff3f2c6766f00de0fb1c7885ae"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structcirct_1_1ImportVerilog_1_1Context.html#a9cf4182e35c4a63b5a28768189f8d5fb">ValueSymbols</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcirct_1_1ImportVerilog_1_1Context.html#a80f80bff3f2c6766f00de0fb1c7885ae">valueSymbols</a></td></tr>
<tr class="separator:a80f80bff3f2c6766f00de0fb1c7885ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa21c0b93d17da20c7d9444f91e16871"><td class="memItemLeft" align="right" valign="top">SmallVector&lt; Value &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcirct_1_1ImportVerilog_1_1Context.html#afa21c0b93d17da20c7d9444f91e16871">lvalueStack</a></td></tr>
<tr class="memdesc:afa21c0b93d17da20c7d9444f91e16871"><td class="mdescLeft">&#160;</td><td class="mdescRight">A stack of assignment left-hand side values.  <a href="structcirct_1_1ImportVerilog_1_1Context.html#afa21c0b93d17da20c7d9444f91e16871">More...</a><br /></td></tr>
<tr class="separator:afa21c0b93d17da20c7d9444f91e16871"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>A helper class to facilitate the conversion from a Slang AST to MLIR operations. </p>
<p>Keeps track of the destination MLIR module, builders, and various worklists and utilities needed for conversion. </p>

<p class="definition">Definition at line <a class="el" href="ImportVerilogInternals_8h_source.html#l00031">31</a> of file <a class="el" href="ImportVerilogInternals_8h_source.html">ImportVerilogInternals.h</a>.</p>
</div><h2 class="groupheader">Member Typedef Documentation</h2>
<a id="a9cf4182e35c4a63b5a28768189f8d5fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9cf4182e35c4a63b5a28768189f8d5fb">&#9670;&nbsp;</a></span>ValueSymbols</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structcirct_1_1ImportVerilog_1_1Context.html#a9cf4182e35c4a63b5a28768189f8d5fb">circt::ImportVerilog::Context::ValueSymbols</a> =  llvm::ScopedHashTable&lt;const slang::ast::ValueSymbol *, Value&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>A table of defined values, such as variables, that may be referred to by name in expressions. </p>
<p>The expressions use this table to lookup the MLIR value that was created for a given declaration in the Slang AST node. </p>

<p class="definition">Definition at line <a class="el" href="ImportVerilogInternals_8h_source.html#l00089">89</a> of file <a class="el" href="ImportVerilogInternals_8h_source.html">ImportVerilogInternals.h</a>.</p>

</div>
</div>
<a id="a92d2ad6046024952ee7b17ff0a0377b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92d2ad6046024952ee7b17ff0a0377b0">&#9670;&nbsp;</a></span>ValueSymbolScope</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structcirct_1_1ImportVerilog_1_1Context.html#a92d2ad6046024952ee7b17ff0a0377b0">circt::ImportVerilog::Context::ValueSymbolScope</a> =  ValueSymbols::ScopeTy</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ImportVerilogInternals_8h_source.html#l00091">91</a> of file <a class="el" href="ImportVerilogInternals_8h_source.html">ImportVerilogInternals.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="a99f338f8cbd64a7e1b65ee64e313b8d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99f338f8cbd64a7e1b65ee64e313b8d6">&#9670;&nbsp;</a></span>Context() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">circt::ImportVerilog::Context::Context </td>
          <td>(</td>
          <td class="paramtype">mlir::ModuleOp&#160;</td>
          <td class="paramname"><em>intoModuleOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const slang::SourceManager &amp;&#160;</td>
          <td class="paramname"><em>sourceManager</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallDenseMap.html">SmallDenseMap</a>&lt; slang::BufferID, StringRef &gt; &amp;&#160;</td>
          <td class="paramname"><em>bufferFilePaths</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ImportVerilogInternals_8h_source.html#l00032">32</a> of file <a class="el" href="ImportVerilogInternals_8h_source.html">ImportVerilogInternals.h</a>.</p>

</div>
</div>
<a id="a6578295a6f9758c2d9e926a6a2a3c6e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6578295a6f9758c2d9e926a6a2a3c6e1">&#9670;&nbsp;</a></span>Context() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">circt::ImportVerilog::Context::Context </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="structcirct_1_1ImportVerilog_1_1Context.html">Context</a> &amp;&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">delete</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="a58ff9854356dfe701851153fbd4d8926"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58ff9854356dfe701851153fbd4d8926">&#9670;&nbsp;</a></span>convertCompilation()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">LogicalResult Context::convertCompilation </td>
          <td>(</td>
          <td class="paramtype">slang::ast::Compilation &amp;&#160;</td>
          <td class="paramname"><em>compilation</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Convert hierarchy and structure AST nodes to MLIR ops. </p>
<p>Convert an entire Slang compilation to MLIR ops.</p>
<p>This is the main entry point for the conversion. </p>

<p class="definition">Definition at line <a class="el" href="Structure_8cpp_source.html#l00154">154</a> of file <a class="el" href="Structure_8cpp_source.html">Structure.cpp</a>.</p>

<p class="reference">References <a class="el" href="ImportVerilog_8cpp_source.html#l00063">convertLocation()</a>, <a class="el" href="Structure_8cpp_source.html#l00240">convertModuleBody()</a>, <a class="el" href="Structure_8cpp_source.html#l00190">convertModuleHeader()</a>, <a class="el" href="ImportVerilogInternals_8h_source.html#l00084">moduleWorklist</a>, and <a class="el" href="FIRRTLOps_8cpp_source.html#l00169">toString()</a>.</p>

</div>
</div>
<a id="a5da7a3578bf94039a47d591b87c91bad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5da7a3578bf94039a47d591b87c91bad">&#9670;&nbsp;</a></span>convertExpression()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Value Context::convertExpression </td>
          <td>(</td>
          <td class="paramtype">const slang::ast::Expression &amp;&#160;</td>
          <td class="paramname"><em>expr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Expressions_8cpp_source.html#l00385">385</a> of file <a class="el" href="Expressions_8cpp_source.html">Expressions.cpp</a>.</p>

<p class="reference">References <a class="el" href="ImportVerilog_8cpp_source.html#l00063">convertLocation()</a>.</p>

</div>
</div>
<a id="afd0793ecb2da9beee35b3c43dc743859"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd0793ecb2da9beee35b3c43dc743859">&#9670;&nbsp;</a></span>convertLocation() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Location Context::convertLocation </td>
          <td>(</td>
          <td class="paramtype">slang::SourceLocation&#160;</td>
          <td class="paramname"><em>loc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Convert a slang <code>SourceLocation</code> into an MLIR <code>Location</code>. </p>

<p class="definition">Definition at line <a class="el" href="ImportVerilog_8cpp_source.html#l00063">63</a> of file <a class="el" href="ImportVerilog_8cpp_source.html">ImportVerilog.cpp</a>.</p>

<p class="reference">References <a class="el" href="ImportVerilog_8cpp_source.html#l00051">convertLocation()</a>.</p>

<p class="reference">Referenced by <a class="el" href="Structure_8cpp_source.html#l00154">convertCompilation()</a>, <a class="el" href="Expressions_8cpp_source.html#l00385">convertExpression()</a>, <a class="el" href="Structure_8cpp_source.html#l00240">convertModuleBody()</a>, <a class="el" href="Structure_8cpp_source.html#l00190">convertModuleHeader()</a>, and <a class="el" href="Types_8cpp_source.html#l00208">convertType()</a>.</p>

</div>
</div>
<a id="ace0f0b0b84a460387df0ffa2783c48d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace0f0b0b84a460387df0ffa2783c48d2">&#9670;&nbsp;</a></span>convertLocation() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Location Context::convertLocation </td>
          <td>(</td>
          <td class="paramtype">slang::SourceRange&#160;</td>
          <td class="paramname"><em>range</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Convert a slang <code>SourceRange</code> into an MLIR <code>Location</code>. </p>

<p class="definition">Definition at line <a class="el" href="ImportVerilog_8cpp_source.html#l00067">67</a> of file <a class="el" href="ImportVerilog_8cpp_source.html">ImportVerilog.cpp</a>.</p>

<p class="reference">References <a class="el" href="ImportVerilog_8cpp_source.html#l00051">convertLocation()</a>.</p>

</div>
</div>
<a id="a1c1fa4eb9e72a3fcc8afad1e3a03f812"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c1fa4eb9e72a3fcc8afad1e3a03f812">&#9670;&nbsp;</a></span>convertModuleBody()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">LogicalResult Context::convertModuleBody </td>
          <td>(</td>
          <td class="paramtype">const slang::ast::InstanceBodySymbol *&#160;</td>
          <td class="paramname"><em>module</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Convert a module's body to the corresponding IR ops. </p>
<p>The module op must have already been created earlier through a <code>convertModuleHeader</code> call. </p>

<p class="definition">Definition at line <a class="el" href="Structure_8cpp_source.html#l00240">240</a> of file <a class="el" href="Structure_8cpp_source.html">Structure.cpp</a>.</p>

<p class="reference">References <a class="el" href="CHIRRTL_8cpp.html#a3d3071d4df598249100e2e782ce857b2">assert()</a>, <a class="el" href="ImportVerilogInternals_8h_source.html#l00073">builder</a>, <a class="el" href="ImportVerilog_8cpp_source.html#l00063">convertLocation()</a>, <a class="el" href="ImportVerilogInternals_8h_source.html#l00081">moduleOps</a>, and <a class="el" href="ImportVerilogInternals_8h_source.html#l00092">valueSymbols</a>.</p>

<p class="reference">Referenced by <a class="el" href="Structure_8cpp_source.html#l00154">convertCompilation()</a>.</p>

</div>
</div>
<a id="a881c89dec5895c1a6deaffc4c4b1c791"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a881c89dec5895c1a6deaffc4c4b1c791">&#9670;&nbsp;</a></span>convertModuleHeader()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">moore::SVModuleOp Context::convertModuleHeader </td>
          <td>(</td>
          <td class="paramtype">const slang::ast::InstanceBodySymbol *&#160;</td>
          <td class="paramname"><em>module</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Convert a module and its ports to an empty module op in the IR. </p>
<p>Also adds the op to the worklist of module bodies to be lowered. This acts like a module "declaration", allowing instances to already refer to a module even before its body has been lowered. </p>

<p class="definition">Definition at line <a class="el" href="Structure_8cpp_source.html#l00190">190</a> of file <a class="el" href="Structure_8cpp_source.html">Structure.cpp</a>.</p>

<p class="reference">References <a class="el" href="ImportVerilogInternals_8h_source.html#l00073">builder</a>, <a class="el" href="ImportVerilog_8cpp_source.html#l00063">convertLocation()</a>, <a class="el" href="ImportVerilogInternals_8h_source.html#l00068">intoModuleOp</a>, <a class="el" href="ImportVerilogInternals_8h_source.html#l00081">moduleOps</a>, <a class="el" href="ImportVerilogInternals_8h_source.html#l00084">moduleWorklist</a>, <a class="el" href="ImportVerilogInternals_8h_source.html#l00079">orderedRootOps</a>, <a class="el" href="ImportVerilogInternals_8h_source.html#l00075">symbolTable</a>, and <a class="el" href="FIRRTLOps_8cpp_source.html#l00169">toString()</a>.</p>

<p class="reference">Referenced by <a class="el" href="Structure_8cpp_source.html#l00154">convertCompilation()</a>.</p>

</div>
</div>
<a id="aed26380438af68b4ce66cef984537fb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed26380438af68b4ce66cef984537fb1">&#9670;&nbsp;</a></span>convertStatement()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">LogicalResult Context::convertStatement </td>
          <td>(</td>
          <td class="paramtype">const slang::ast::Statement &amp;&#160;</td>
          <td class="paramname"><em>stmt</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Statements_8cpp_source.html#l00269">269</a> of file <a class="el" href="Statements_8cpp_source.html">Statements.cpp</a>.</p>

<p class="reference">References <a class="el" href="ImportVerilog_8cpp_source.html#l00051">convertLocation()</a>.</p>

</div>
</div>
<a id="a06a0ae7d989e1a09535077a4dff2fd45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06a0ae7d989e1a09535077a4dff2fd45">&#9670;&nbsp;</a></span>convertType() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Type Context::convertType </td>
          <td>(</td>
          <td class="paramtype">const slang::ast::DeclaredType &amp;&#160;</td>
          <td class="paramname"><em>type</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Types_8cpp_source.html#l00214">214</a> of file <a class="el" href="Types_8cpp_source.html">Types.cpp</a>.</p>

<p class="reference">References <a class="el" href="ImportVerilog_8cpp_source.html#l00063">convertLocation()</a>, and <a class="el" href="Types_8cpp_source.html#l00208">convertType()</a>.</p>

</div>
</div>
<a id="a6b4bbe8cf9d1bf9c63ceb8f199d2fe75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b4bbe8cf9d1bf9c63ceb8f199d2fe75">&#9670;&nbsp;</a></span>convertType() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Type Context::convertType </td>
          <td>(</td>
          <td class="paramtype">const slang::ast::Type &amp;&#160;</td>
          <td class="paramname"><em>type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">LocationAttr&#160;</td>
          <td class="paramname"><em>loc</em> = <code>{}</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Convert a slang type into an MLIR type. </p>
<p>Returns null on failure. Uses the provided location for error reporting, or tries to guess one from the given type. Types tend to have unreliable location information, so it's generally a good idea to pass in a location. </p>

<p class="definition">Definition at line <a class="el" href="Types_8cpp_source.html#l00208">208</a> of file <a class="el" href="Types_8cpp_source.html">Types.cpp</a>.</p>

<p class="reference">References <a class="el" href="ImportVerilog_8cpp_source.html#l00063">convertLocation()</a>.</p>

<p class="reference">Referenced by <a class="el" href="Types_8cpp_source.html#l00214">convertType()</a>.</p>

</div>
</div>
<a id="aebf1a81c0219f92adcf143a5c241a70f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebf1a81c0219f92adcf143a5c241a70f">&#9670;&nbsp;</a></span>getContext()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">MLIRContext* circt::ImportVerilog::Context::getContext </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the MLIR context. </p>

<p class="definition">Definition at line <a class="el" href="ImportVerilogInternals_8h_source.html#l00042">42</a> of file <a class="el" href="ImportVerilogInternals_8h_source.html">ImportVerilogInternals.h</a>.</p>

<p class="reference">References <a class="el" href="ImportVerilogInternals_8h_source.html#l00068">intoModuleOp</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="a7bae1043ee4b837f34f61403319dea28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7bae1043ee4b837f34f61403319dea28">&#9670;&nbsp;</a></span>bufferFilePaths</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SmallDenseMap.html">SmallDenseMap</a>&lt;slang::BufferID, StringRef&gt;&amp; circt::ImportVerilog::Context::bufferFilePaths</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ImportVerilogInternals_8h_source.html#l00070">70</a> of file <a class="el" href="ImportVerilogInternals_8h_source.html">ImportVerilogInternals.h</a>.</p>

</div>
</div>
<a id="a4639ae49a494c5668790e8bc77246e0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4639ae49a494c5668790e8bc77246e0d">&#9670;&nbsp;</a></span>builder</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">OpBuilder circt::ImportVerilog::Context::builder</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The builder used to create IR operations. </p>

<p class="definition">Definition at line <a class="el" href="ImportVerilogInternals_8h_source.html#l00073">73</a> of file <a class="el" href="ImportVerilogInternals_8h_source.html">ImportVerilogInternals.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="Structure_8cpp_source.html#l00240">convertModuleBody()</a>, and <a class="el" href="Structure_8cpp_source.html#l00190">convertModuleHeader()</a>.</p>

</div>
</div>
<a id="ac353fb618975656338f4bc7b01a819ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac353fb618975656338f4bc7b01a819ba">&#9670;&nbsp;</a></span>intoModuleOp</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">mlir::ModuleOp circt::ImportVerilog::Context::intoModuleOp</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ImportVerilogInternals_8h_source.html#l00068">68</a> of file <a class="el" href="ImportVerilogInternals_8h_source.html">ImportVerilogInternals.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="Structure_8cpp_source.html#l00190">convertModuleHeader()</a>, and <a class="el" href="ImportVerilogInternals_8h_source.html#l00042">getContext()</a>.</p>

</div>
</div>
<a id="afa21c0b93d17da20c7d9444f91e16871"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa21c0b93d17da20c7d9444f91e16871">&#9670;&nbsp;</a></span>lvalueStack</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SmallVector&lt;Value&gt; circt::ImportVerilog::Context::lvalueStack</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>A stack of assignment left-hand side values. </p>
<p>Each assignment will push its lowered left-hand side onto this stack before lowering its right-hand side. This allows expressions to resolve the opaque <code>LValueReferenceExpression</code>s in the AST. </p>

<p class="definition">Definition at line <a class="el" href="ImportVerilogInternals_8h_source.html#l00098">98</a> of file <a class="el" href="ImportVerilogInternals_8h_source.html">ImportVerilogInternals.h</a>.</p>

</div>
</div>
<a id="a7d5bafe96c2faaefdf33d38e0bc8f4c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d5bafe96c2faaefdf33d38e0bc8f4c3">&#9670;&nbsp;</a></span>moduleOps</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">DenseMap&lt;const slang::ast::InstanceBodySymbol *, moore::SVModuleOp&gt; circt::ImportVerilog::Context::moduleOps</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>How we have lowered modules to MLIR. </p>

<p class="definition">Definition at line <a class="el" href="ImportVerilogInternals_8h_source.html#l00081">81</a> of file <a class="el" href="ImportVerilogInternals_8h_source.html">ImportVerilogInternals.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="Structure_8cpp_source.html#l00240">convertModuleBody()</a>, and <a class="el" href="Structure_8cpp_source.html#l00190">convertModuleHeader()</a>.</p>

</div>
</div>
<a id="a4669717e1db853f25cc855c862e7f620"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4669717e1db853f25cc855c862e7f620">&#9670;&nbsp;</a></span>moduleWorklist</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::queue&lt;const slang::ast::InstanceBodySymbol *&gt; circt::ImportVerilog::Context::moduleWorklist</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>A list of modules for which the header has been created, but the body has not been converted yet. </p>

<p class="definition">Definition at line <a class="el" href="ImportVerilogInternals_8h_source.html#l00084">84</a> of file <a class="el" href="ImportVerilogInternals_8h_source.html">ImportVerilogInternals.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="Structure_8cpp_source.html#l00154">convertCompilation()</a>, and <a class="el" href="Structure_8cpp_source.html#l00190">convertModuleHeader()</a>.</p>

</div>
</div>
<a id="a6a6447c0f955e9a4d25623bd31ecea3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a6447c0f955e9a4d25623bd31ecea3f">&#9670;&nbsp;</a></span>orderedRootOps</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::map&lt;slang::SourceLocation, Operation *&gt; circt::ImportVerilog::Context::orderedRootOps</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The top-level operations ordered by their Slang source location. </p>
<p>This is used to produce IR that follows the source file order. </p>

<p class="definition">Definition at line <a class="el" href="ImportVerilogInternals_8h_source.html#l00079">79</a> of file <a class="el" href="ImportVerilogInternals_8h_source.html">ImportVerilogInternals.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="Structure_8cpp_source.html#l00190">convertModuleHeader()</a>.</p>

</div>
</div>
<a id="ab2e1006fe70708b613a4ae6e683dea43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2e1006fe70708b613a4ae6e683dea43">&#9670;&nbsp;</a></span>sourceManager</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const slang::SourceManager&amp; circt::ImportVerilog::Context::sourceManager</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ImportVerilogInternals_8h_source.html#l00069">69</a> of file <a class="el" href="ImportVerilogInternals_8h_source.html">ImportVerilogInternals.h</a>.</p>

</div>
</div>
<a id="ac370f17bc4760d4d5a54cf8a4bd90f28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac370f17bc4760d4d5a54cf8a4bd90f28">&#9670;&nbsp;</a></span>symbolTable</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SymbolTable circt::ImportVerilog::Context::symbolTable</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>A symbol table of the MLIR module we are emitting into. </p>

<p class="definition">Definition at line <a class="el" href="ImportVerilogInternals_8h_source.html#l00075">75</a> of file <a class="el" href="ImportVerilogInternals_8h_source.html">ImportVerilogInternals.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="Structure_8cpp_source.html#l00190">convertModuleHeader()</a>.</p>

</div>
</div>
<a id="a80f80bff3f2c6766f00de0fb1c7885ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80f80bff3f2c6766f00de0fb1c7885ae">&#9670;&nbsp;</a></span>valueSymbols</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structcirct_1_1ImportVerilog_1_1Context.html#a9cf4182e35c4a63b5a28768189f8d5fb">ValueSymbols</a> circt::ImportVerilog::Context::valueSymbols</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ImportVerilogInternals_8h_source.html#l00092">92</a> of file <a class="el" href="ImportVerilogInternals_8h_source.html">ImportVerilogInternals.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="Structure_8cpp_source.html#l00240">convertModuleBody()</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following files:<ul>
<li>/home/runner/work/circt-www/circt-www/circt_src/lib/Conversion/ImportVerilog/<a class="el" href="ImportVerilogInternals_8h_source.html">ImportVerilogInternals.h</a></li>
<li>/home/runner/work/circt-www/circt-www/circt_src/lib/Conversion/ImportVerilog/<a class="el" href="Expressions_8cpp_source.html">Expressions.cpp</a></li>
<li>/home/runner/work/circt-www/circt-www/circt_src/lib/Conversion/ImportVerilog/<a class="el" href="ImportVerilog_8cpp_source.html">ImportVerilog.cpp</a></li>
<li>/home/runner/work/circt-www/circt-www/circt_src/lib/Conversion/ImportVerilog/<a class="el" href="Statements_8cpp_source.html">Statements.cpp</a></li>
<li>/home/runner/work/circt-www/circt-www/circt_src/lib/Conversion/ImportVerilog/<a class="el" href="Structure_8cpp_source.html">Structure.cpp</a></li>
<li>/home/runner/work/circt-www/circt-www/circt_src/lib/Conversion/ImportVerilog/<a class="el" href="Types_8cpp_source.html">Types.cpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Thu Mar 28 2024 00:06:56 for CIRCT by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
