                   SYNTHESIS REPORT
====================Information====================
commit date: Thu_Oct_28_20:06:53_2021_+0800
top_name: ysyx_210092
foundry: SMIC (110nm)
corner: MAX
track: 8T
voltage channel: LVT40
====================ERROR & WARNING====================
Errors
Warnings
****** Message Summary: 0 Error(s), 0 Warning(s) ******
#========================================================================
# Area
#========================================================================
total     std       mem  ipio  sub_harden
255649.2  255649.2  0.0  0.0   0.0 
#========================================================================
# Cell Count
#========================================================================
total  std    mem  ipio  sub_harden
23733  23733  0    0     0 
#========================================================================
f=100MHz PASS!!!
======================AREA REPORT======================
 
****************************************
Report : area
Design : ysyx_210092
Date   : Thu Oct 28 20:13:39 2021
****************************************
    
Number of ports:                        10158
Number of nets:                         33011
Number of cells:                        23957
Number of combinational cells:          19609
Number of sequential cells:              4124
Number of macros/black boxes:               0
Number of buf/inv:                       4442
Number of references:                       4
Combinational area:             150266.606705
Buf/Inv area:                    20310.514332
Noncombinational area:          105382.565969
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)
Total cell area:                255649.172674
Total area:                 undefined
Hierarchical area distribution
------------------------------
                                  Global cell area              Local cell area
                                  --------------------  -------------------------------- 
Hierarchical cell                 Absolute     Percent  Combi-       Noncombi-    Black-
                                  Total        Total    national     national     boxes   Design
--------------------------------  -----------  -------  -----------  -----------  ------  ----------------------------
ysyx_210092                       255649.1727    100.0     753.0880       0.0000  0.0000  ysyx_210092
my_axi_rw                          16972.7210      6.6   10506.9224    6465.7986  0.0000  ysyx_210092_axi_rw_0
my_cpu                            236246.3981     92.4       6.7240       0.0000  0.0000  ysyx_210092_cpu_0
my_cpu/my_ex2mem                   13914.6459      5.4    4531.9760    9382.6699  0.0000  ysyx_210092_ex2mem_0
my_cpu/my_ex_top                   27565.7104     10.8    6949.9264    3270.5537  0.0000  ysyx_210092_ex_top_0
my_cpu/my_ex_top/my_ex_core        16871.8607      6.6    4081.4680       0.0000  0.0000  ysyx_210092_ex_core_0
my_cpu/my_ex_top/my_ex_core/my_ex_alu
                                    6744.1720      2.6    6744.1720       0.0000  0.0000  ysyx_210092_ex_alu_0
my_cpu/my_ex_top/my_ex_core/my_ex_shifter
                                    5389.9584      2.1    5389.9584       0.0000  0.0000  ysyx_210092_ex_shifter_0
my_cpu/my_ex_top/my_ex_core/res_pre_ex_wordgen
                                     215.1680      0.1     215.1680       0.0000  0.0000  ysyx_210092_ex_wordgen_4
my_cpu/my_ex_top/my_ex_core/rs1_ex_wordgen
                                     220.5472      0.1     220.5472       0.0000  0.0000  ysyx_210092_ex_wordgen_3
my_cpu/my_ex_top/my_ex_core/rs2_ex_wordgen
                                     220.5472      0.1     220.5472       0.0000  0.0000  ysyx_210092_ex_wordgen_5
my_cpu/my_ex_top/my_ex_forward       473.3696      0.2     473.3696       0.0000  0.0000  ysyx_210092_ex_forward_0
my_cpu/my_id2ex                    17015.7548      6.7    5517.7144   11498.0404  0.0000  ysyx_210092_id2ex_0
my_cpu/my_id_top                  115912.3479     45.3    8230.1760       0.0000  0.0000  ysyx_210092_id_top_0
my_cpu/my_id_top/my_id_branchjudge
                                    2532.2584      1.0    2532.2584       0.0000  0.0000  ysyx_210092_id_branchjudge_0
my_cpu/my_id_top/my_id_control       755.7776      0.3     755.7776       0.0000  0.0000  ysyx_210092_id_control_0
my_cpu/my_id_top/my_id_forward       695.2616      0.3     695.2616       0.0000  0.0000  ysyx_210092_id_forward_0
my_cpu/my_id_top/my_id_immgen        465.3008      0.2     465.3008       0.0000  0.0000  ysyx_210092_id_immgen_0
my_cpu/my_id_top/my_id_regfile    103233.5735     40.4   52539.9910   50693.5825  0.0000  ysyx_210092_id_regfile_0
my_cpu/my_if2id                     3647.0977      1.4    1218.3888    2428.7089  0.0000  ysyx_210092_if2id_0
my_cpu/my_if_top                    5532.5072      2.2    3080.9368       0.0000  0.0000  ysyx_210092_if_top_0
my_cpu/my_if_top/my_if_pc           2451.5705      1.0     816.2936    1635.2769  0.0000  ysyx_210092_if_pc_0
my_cpu/my_mem2wb                    5166.7217      2.0    1690.4136    3476.3081  0.0000  ysyx_210092_mem2wb_0
my_cpu/my_mem_top                  47211.8941     18.5    2802.5632       0.0000  0.0000  ysyx_210092_mem_top_0
my_cpu/my_mem_top/my_mem_clint      8801.7161      3.4    5454.5088    3347.2073  0.0000  ysyx_210092_mem_clint_0
my_cpu/my_mem_top/my_mem_clint_dstb
                                    2387.0200      0.9    2387.0200       0.0000  0.0000  ysyx_210092_mem_clint_dstb_0
my_cpu/my_mem_top/my_mem_csr       28211.2147     11.0   16764.2767   11446.9380  0.0000  ysyx_210092_mem_csr_0
my_cpu/my_mem_top/my_mem_forward     166.7552      0.1     166.7552       0.0000  0.0000  ysyx_210092_mem_forward_0
my_cpu/my_mem_top/my_mem_interface
                                    4842.6248      1.9    3181.7968    1660.8281  0.0000  ysyx_210092_mem_interface_0
my_cpu/my_pipeline_ctrl              272.9944      0.1     196.3408      76.6536  0.0000  ysyx_210092_pipeline_ctrl_0
my_if_mem_arbiter                   1676.9656      0.7    1676.9656       0.0000  0.0000  ysyx_210092_if_mem_arbiter_0
--------------------------------  -----------  -------  -----------  -----------  ------  ----------------------------
Total                                                   150266.6067  105382.5660  0.0000
=====================TIMING REPORT====================
 
****************************************
Report : timing
        -path full
        -delay max
        -input_pins
        -nets
        -max_paths 3
        -transition_time
Design : ysyx_210092
Date   : Thu Oct 28 20:13:37 2021
****************************************
 # A fanout number of 1000 was used for high fanout net computations.
 scc011ums_hd_lvt_ss_v1p08_125c_ccs
  Startpoint: my_cpu/my_if2id/inst_r_reg_2_
              (rising edge-triggered flip-flop clocked by CLK_clock)
  Endpoint: my_cpu/my_id2ex/jumpbranch_addr_r_reg_63_
            (rising edge-triggered flip-flop clocked by CLK_clock)
  Path Group: CLK_clock
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK_clock (rise edge)                                     0.0000     0.0000
  clock network delay (ideal)                                     0.0000     0.0000
  my_cpu/my_if2id/inst_r_reg_2_/CK (LVT_DQHDV1)         0.0000    0.0000 #   0.0000 r
  my_cpu/my_if2id/inst_r_reg_2_/Q (LVT_DQHDV1)          0.1388    0.2857     0.2857 f
  my_cpu/my_if2id/if2id_inst_o[2] (net)         5                 0.0000     0.2857 f
  my_cpu/my_if2id/if2id_inst_o[2] (ysyx_210092_if2id_0)           0.0000     0.2857 f
  my_cpu/if2id_inst_o[2] (net)                                    0.0000     0.2857 f
  my_cpu/my_id_top/id_top_inst_i[2] (ysyx_210092_id_top_0)        0.0000     0.2857 f
  my_cpu/my_id_top/id_top_inst_i[2] (net)                         0.0000     0.2857 f
  my_cpu/my_id_top/my_id_control/id_control_opcode_i[2] (ysyx_210092_id_control_0)
                                                                  0.0000     0.2857 f
  my_cpu/my_id_top/my_id_control/id_control_opcode_i[2] (net)     0.0000     0.2857 f
  my_cpu/my_id_top/my_id_control/U43/I (LVT_INHDV1)     0.1388    0.0000     0.2857 f
  my_cpu/my_id_top/my_id_control/U43/ZN (LVT_INHDV1)    0.1399    0.1113     0.3970 r
  my_cpu/my_id_top/my_id_control/n3 (net)       4                 0.0000     0.3970 r
  my_cpu/my_id_top/my_id_control/U9/A1 (LVT_NAND3HDV1)
                                                        0.1399    0.0000     0.3970 r
  my_cpu/my_id_top/my_id_control/U9/ZN (LVT_NAND3HDV1)
                                                        0.1419    0.1059     0.5029 f
  my_cpu/my_id_top/my_id_control/n38 (net)      2                 0.0000     0.5029 f
  my_cpu/my_id_top/my_id_control/U18/I (LVT_INHDV1)     0.1419    0.0000     0.5029 f
  my_cpu/my_id_top/my_id_control/U18/ZN (LVT_INHDV1)    0.0873    0.0742     0.5771 r
  my_cpu/my_id_top/my_id_control/n59 (net)      2                 0.0000     0.5771 r
  my_cpu/my_id_top/my_id_control/U34/A1 (LVT_NAND2HDV1)
                                                        0.0873    0.0000     0.5771 r
  my_cpu/my_id_top/my_id_control/U34/ZN (LVT_NAND2HDV1)
                                                        0.1573    0.1154     0.6924 f
  my_cpu/my_id_top/my_id_control/id_control_inst_csr_o_BAR (net)
                                                5                 0.0000     0.6924 f
  my_cpu/my_id_top/my_id_control/U7/I (LVT_INHDV2)      0.1573    0.0000     0.6924 f
  my_cpu/my_id_top/my_id_control/U7/ZN (LVT_INHDV2)     0.0658    0.0561     0.7485 r
  my_cpu/my_id_top/my_id_control/n2 (net)       1                 0.0000     0.7485 r
  my_cpu/my_id_top/my_id_control/U6/A1 (LVT_NAND2HDV2)
                                                        0.0658    0.0000     0.7485 r
  my_cpu/my_id_top/my_id_control/U6/ZN (LVT_NAND2HDV2)
                                                        0.0970    0.0639     0.8124 f
  my_cpu/my_id_top/my_id_control/id_control_csr_ctrl_o[2] (net)
                                                3                 0.0000     0.8124 f
  my_cpu/my_id_top/my_id_control/U38/A1 (LVT_OAI21HDV2)
                                                        0.0970    0.0000     0.8124 f
  my_cpu/my_id_top/my_id_control/U38/ZN (LVT_OAI21HDV2)
                                                        0.2355    0.1568     0.9692 r
  my_cpu/my_id_top/my_id_control/id_control_rs1_en_o (net)
                                                4                 0.0000     0.9692 r
  my_cpu/my_id_top/my_id_control/id_control_rs1_en_o (ysyx_210092_id_control_0)
                                                                  0.0000     0.9692 r
  my_cpu/my_id_top/id_top_rs1_en_o (net)                          0.0000     0.9692 r
  my_cpu/my_id_top/my_id_forward/id_forward_id_rs1_en_i (ysyx_210092_id_forward_0)
                                                                  0.0000     0.9692 r
  my_cpu/my_id_top/my_id_forward/id_forward_id_rs1_en_i (net)     0.0000     0.9692 r
  my_cpu/my_id_top/my_id_forward/U46/A1 (LVT_NAND2HDV2)
                                                        0.2355    0.0000     0.9692 r
  my_cpu/my_id_top/my_id_forward/U46/ZN (LVT_NAND2HDV2)
                                                        0.1120    0.0941     1.0633 f
  my_cpu/my_id_top/my_id_forward/n56 (net)      3                 0.0000     1.0633 f
  my_cpu/my_id_top/my_id_forward/U3/A1 (LVT_NOR2HDV2)   0.1120    0.0000     1.0633 f
  my_cpu/my_id_top/my_id_forward/U3/ZN (LVT_NOR2HDV2)   0.1089    0.0806     1.1439 r
  my_cpu/my_id_top/my_id_forward/n62 (net)      1                 0.0000     1.1439 r
  my_cpu/my_id_top/my_id_forward/U2/I (LVT_INHDV2)      0.1089    0.0000     1.1439 r
  my_cpu/my_id_top/my_id_forward/U2/ZN (LVT_INHDV2)     0.0652    0.0576     1.2015 f
  my_cpu/my_id_top/my_id_forward/n1 (net)       1                 0.0000     1.2015 f
  my_cpu/my_id_top/my_id_forward/U1/I (LVT_INHDV6)      0.0652    0.0000     1.2015 f
  my_cpu/my_id_top/my_id_forward/U1/ZN (LVT_INHDV6)     0.1398    0.0961     1.2977 r
  my_cpu/my_id_top/my_id_forward/id_forward_id_rs1_src_id2ex_o (net)
                                               22                 0.0000     1.2977 r
  my_cpu/my_id_top/my_id_forward/U5/A1 (LVT_NOR3HDV2)   0.1398    0.0000     1.2977 r
  my_cpu/my_id_top/my_id_forward/U5/ZN (LVT_NOR3HDV2)   0.0713    0.0648     1.3624 f
  my_cpu/my_id_top/my_id_forward/n58 (net)      2                 0.0000     1.3624 f
  my_cpu/my_id_top/my_id_forward/U4/I (LVT_BUFHDV6)     0.0713    0.0000     1.3624 f
  my_cpu/my_id_top/my_id_forward/U4/Z (LVT_BUFHDV6)     0.0874    0.1301     1.4925 f
  my_cpu/my_id_top/my_id_forward/id_forward_id_rs1_src_ex2mem_o (net)
                                               20                 0.0000     1.4925 f
  my_cpu/my_id_top/my_id_forward/U10/A3 (LVT_NOR3HDV2)
                                                        0.0874    0.0000     1.4925 f
  my_cpu/my_id_top/my_id_forward/U10/ZN (LVT_NOR3HDV2)
                                                        0.1761    0.1373     1.6299 r
  my_cpu/my_id_top/my_id_forward/id_forward_id_rs1_src_reg_o (net)
                                                1                 0.0000     1.6299 r
  my_cpu/my_id_top/my_id_forward/id_forward_id_rs1_src_reg_o (ysyx_210092_id_forward_0)
                                                                  0.0000     1.6299 r
  my_cpu/my_id_top/id_forward_id_rs1_src_reg_o (net)              0.0000     1.6299 r
  my_cpu/my_id_top/U8/I (LVT_INHDV2)                    0.1761    0.0000     1.6299 r
  my_cpu/my_id_top/U8/ZN (LVT_INHDV2)                   0.0681    0.0574     1.6873 f
  my_cpu/my_id_top/n19 (net)                    1                 0.0000     1.6873 f
  my_cpu/my_id_top/U1/I (LVT_INHDV4)                    0.0681    0.0000     1.6873 f
  my_cpu/my_id_top/U1/ZN (LVT_INHDV4)                   0.1342    0.0937     1.7810 r
  my_cpu/my_id_top/n20 (net)                   14                 0.0000     1.7810 r
  my_cpu/my_id_top/U3/I (LVT_BUFHDV4)                   0.1342    0.0000     1.7810 r
  my_cpu/my_id_top/U3/Z (LVT_BUFHDV4)                   0.2285    0.1977     1.9787 r
  my_cpu/my_id_top/n17 (net)                   25                 0.0000     1.9787 r
  my_cpu/my_id_top/U510/A1 (LVT_NAND2HDV1)              0.2285    0.0000     1.9787 r
  my_cpu/my_id_top/U510/ZN (LVT_NAND2HDV1)              0.0895    0.0735     2.0522 f
  my_cpu/my_id_top/n200 (net)                   1                 0.0000     2.0522 f
  my_cpu/my_id_top/U6/B (LVT_OAI211HDV1)                0.0895    0.0000     2.0522 f
  my_cpu/my_id_top/U6/ZN (LVT_OAI211HDV1)               0.3353    0.1018     2.1540 r
  my_cpu/my_id_top/id_top_rs1_data_o[0] (net)
                                                4                 0.0000     2.1540 r
  my_cpu/my_id_top/U512/I1 (LVT_MUX2HDV1)               0.3353    0.0000     2.1540 r
  my_cpu/my_id_top/U512/Z (LVT_MUX2HDV1)                0.0906    0.2101     2.3642 r
  my_cpu/my_id_top/n201 (net)                   2                 0.0000     2.3642 r
  my_cpu/my_id_top/U514/A1 (LVT_NAND2HDV1)              0.0906    0.0000     2.3642 r
  my_cpu/my_id_top/U514/ZN (LVT_NAND2HDV1)              0.1207    0.0765     2.4407 f
  my_cpu/my_id_top/n769 (net)                   3                 0.0000     2.4407 f
  my_cpu/my_id_top/U652/A2 (LVT_OAI21HDV1)              0.1207    0.0000     2.4407 f
  my_cpu/my_id_top/U652/ZN (LVT_OAI21HDV1)              0.1951    0.1446     2.5853 r
  my_cpu/my_id_top/n755 (net)                   2                 0.0000     2.5853 r
  my_cpu/my_id_top/U656/A2 (LVT_AOI21HDV1)              0.1951    0.0000     2.5853 r
  my_cpu/my_id_top/U656/ZN (LVT_AOI21HDV1)              0.1150    0.1011     2.6864 f
  my_cpu/my_id_top/n731 (net)                   2                 0.0000     2.6864 f
  my_cpu/my_id_top/U675/A1 (LVT_OAI21HDV1)              0.1150    0.0000     2.6864 f
  my_cpu/my_id_top/U675/ZN (LVT_OAI21HDV1)              0.1925    0.1385     2.8249 r
  my_cpu/my_id_top/n676 (net)                   2                 0.0000     2.8249 r
  my_cpu/my_id_top/U714/A1 (LVT_AOI21HDV1)              0.1925    0.0000     2.8249 r
  my_cpu/my_id_top/U714/ZN (LVT_AOI21HDV1)              0.1203    0.1060     2.9309 f
  my_cpu/my_id_top/n573 (net)                   2                 0.0000     2.9309 f
  my_cpu/my_id_top/U793/A1 (LVT_OAI21HDV1)              0.1203    0.0000     2.9309 f
  my_cpu/my_id_top/U793/ZN (LVT_OAI21HDV1)              0.1929    0.1399     3.0708 r
  my_cpu/my_id_top/n503 (net)                   2                 0.0000     3.0708 r
  my_cpu/my_id_top/U39/A1 (LVT_AOI21HDV1)               0.1929    0.0000     3.0708 r
  my_cpu/my_id_top/U39/ZN (LVT_AOI21HDV1)               0.1297    0.1141     3.1849 f
  my_cpu/my_id_top/n502 (net)                   2                 0.0000     3.1849 f
  my_cpu/my_id_top/U40/A1 (LVT_OAI21HDV1)               0.1297    0.0000     3.1849 f
  my_cpu/my_id_top/U40/ZN (LVT_OAI21HDV1)               0.2308    0.1630     3.3480 r
  my_cpu/my_id_top/n497 (net)                   2                 0.0000     3.3480 r
  my_cpu/my_id_top/U31/A1 (LVT_AOI21HDV2)               0.2308    0.0000     3.3480 r
  my_cpu/my_id_top/U31/ZN (LVT_AOI21HDV2)               0.1380    0.1211     3.4690 f
  my_cpu/my_id_top/n493 (net)                   2                 0.0000     3.4690 f
  my_cpu/my_id_top/U851/A1 (LVT_OAI21HDV4)              0.1380    0.0000     3.4690 f
  my_cpu/my_id_top/U851/ZN (LVT_OAI21HDV4)              0.1403    0.1107     3.5797 r
  my_cpu/my_id_top/n488 (net)                   2                 0.0000     3.5797 r
  my_cpu/my_id_top/U41/A1 (LVT_AOI21HDV2)               0.1403    0.0000     3.5797 r
  my_cpu/my_id_top/U41/ZN (LVT_AOI21HDV2)               0.1048    0.0913     3.6710 f
  my_cpu/my_id_top/n484 (net)                   2                 0.0000     3.6710 f
  my_cpu/my_id_top/U102/A1 (LVT_OAI21HDV2)              0.1048    0.0000     3.6710 f
  my_cpu/my_id_top/U102/ZN (LVT_OAI21HDV2)              0.1868    0.1310     3.8020 r
  my_cpu/my_id_top/n479 (net)                   2                 0.0000     3.8020 r
  my_cpu/my_id_top/U43/A1 (LVT_AOI21HDV2)               0.1868    0.0000     3.8020 r
  my_cpu/my_id_top/U43/ZN (LVT_AOI21HDV2)               0.1133    0.1011     3.9032 f
  my_cpu/my_id_top/n475 (net)                   2                 0.0000     3.9032 f
  my_cpu/my_id_top/U48/A1 (LVT_OAI21HDV2)               0.1133    0.0000     3.9032 f
  my_cpu/my_id_top/U48/ZN (LVT_OAI21HDV2)               0.1868    0.1332     4.0364 r
  my_cpu/my_id_top/n470 (net)                   2                 0.0000     4.0364 r
  my_cpu/my_id_top/U50/A1 (LVT_AOI21HDV2)               0.1868    0.0000     4.0364 r
  my_cpu/my_id_top/U50/ZN (LVT_AOI21HDV2)               0.1133    0.1011     4.1376 f
  my_cpu/my_id_top/n466 (net)                   2                 0.0000     4.1376 f
  my_cpu/my_id_top/U55/A1 (LVT_OAI21HDV2)               0.1133    0.0000     4.1376 f
  my_cpu/my_id_top/U55/ZN (LVT_OAI21HDV2)               0.1868    0.1332     4.2708 r
  my_cpu/my_id_top/n461 (net)                   2                 0.0000     4.2708 r
  my_cpu/my_id_top/U57/A1 (LVT_AOI21HDV2)               0.1868    0.0000     4.2708 r
  my_cpu/my_id_top/U57/ZN (LVT_AOI21HDV2)               0.1133    0.1011     4.3719 f
  my_cpu/my_id_top/n457 (net)                   2                 0.0000     4.3719 f
  my_cpu/my_id_top/U62/A1 (LVT_OAI21HDV2)               0.1133    0.0000     4.3719 f
  my_cpu/my_id_top/U62/ZN (LVT_OAI21HDV2)               0.1868    0.1332     4.5052 r
  my_cpu/my_id_top/n452 (net)                   2                 0.0000     4.5052 r
  my_cpu/my_id_top/U64/A1 (LVT_AOI21HDV2)               0.1868    0.0000     4.5052 r
  my_cpu/my_id_top/U64/ZN (LVT_AOI21HDV2)               0.1133    0.1011     4.6063 f
  my_cpu/my_id_top/n448 (net)                   2                 0.0000     4.6063 f
  my_cpu/my_id_top/U69/A1 (LVT_OAI21HDV2)               0.1133    0.0000     4.6063 f
  my_cpu/my_id_top/U69/ZN (LVT_OAI21HDV2)               0.2239    0.1545     4.7608 r
  my_cpu/my_id_top/n443 (net)                   2                 0.0000     4.7608 r
  my_cpu/my_id_top/U857/A1 (LVT_AOI21HDV4)              0.2239    0.0000     4.7608 r
  my_cpu/my_id_top/U857/ZN (LVT_AOI21HDV4)              0.1063    0.0926     4.8534 f
  my_cpu/my_id_top/n439 (net)                   2                 0.0000     4.8534 f
  my_cpu/my_id_top/U858/A1 (LVT_OAI21HDV4)              0.1063    0.0000     4.8534 f
  my_cpu/my_id_top/U858/ZN (LVT_OAI21HDV4)              0.1584    0.1133     4.9668 r
  my_cpu/my_id_top/n434 (net)                   2                 0.0000     4.9668 r
  my_cpu/my_id_top/U859/A1 (LVT_AOI21HDV4)              0.1584    0.0000     4.9668 r
  my_cpu/my_id_top/U859/ZN (LVT_AOI21HDV4)              0.0935    0.0832     5.0500 f
  my_cpu/my_id_top/n430 (net)                   2                 0.0000     5.0500 f
  my_cpu/my_id_top/U860/A1 (LVT_OAI21HDV4)              0.0935    0.0000     5.0500 f
  my_cpu/my_id_top/U860/ZN (LVT_OAI21HDV4)              0.1326    0.0951     5.1451 r
  my_cpu/my_id_top/n425 (net)                   2                 0.0000     5.1451 r
  my_cpu/my_id_top/U71/A1 (LVT_AO21HDV2)                0.1326    0.0000     5.1451 r
  my_cpu/my_id_top/U71/Z (LVT_AO21HDV2)                 0.0668    0.1526     5.2977 r
  my_cpu/my_id_top/n420 (net)                   1                 0.0000     5.2977 r
  my_cpu/my_id_top/U868/CI (LVT_AD1HDV1)                0.0668    0.0000     5.2977 r
  my_cpu/my_id_top/U868/CO (LVT_AD1HDV1)                0.1305    0.1848     5.4826 r
  my_cpu/my_id_top/n418 (net)                   1                 0.0000     5.4826 r
  my_cpu/my_id_top/U867/CI (LVT_AD1HDV1)                0.1305    0.0000     5.4826 r
  my_cpu/my_id_top/U867/CO (LVT_AD1HDV1)                0.1305    0.1981     5.6806 r
  my_cpu/my_id_top/n416 (net)                   1                 0.0000     5.6806 r
  my_cpu/my_id_top/U866/CI (LVT_AD1HDV1)                0.1305    0.0000     5.6806 r
  my_cpu/my_id_top/U866/CO (LVT_AD1HDV1)                0.1277    0.1962     5.8768 r
  my_cpu/my_id_top/n415 (net)                   1                 0.0000     5.8768 r
  my_cpu/my_id_top/U92/A1 (LVT_XOR2HDV1)                0.1277    0.0000     5.8768 r
  my_cpu/my_id_top/U92/Z (LVT_XOR2HDV1)                 0.0733    0.1565     6.0334 f
  my_cpu/my_id_top/id_top_jumpbranch_addr_o[63] (net)
                                                1                 0.0000     6.0334 f
  my_cpu/my_id_top/id_top_jumpbranch_addr_o[63] (ysyx_210092_id_top_0)
                                                                  0.0000     6.0334 f
  my_cpu/id_top_jumpbranch_addr_o[63] (net)                       0.0000     6.0334 f
  my_cpu/my_id2ex/id2ex_jumpbranch_addr_i[63] (ysyx_210092_id2ex_0)
                                                                  0.0000     6.0334 f
  my_cpu/my_id2ex/id2ex_jumpbranch_addr_i[63] (net)               0.0000     6.0334 f
  my_cpu/my_id2ex/U14/B1 (LVT_AO22HDV2)                 0.0733    0.0000     6.0334 f
  my_cpu/my_id2ex/U14/Z (LVT_AO22HDV2)                  0.0631    0.1686     6.2020 f
  my_cpu/my_id2ex/n71 (net)                     1                 0.0000     6.2020 f
  my_cpu/my_id2ex/jumpbranch_addr_r_reg_63_/D (LVT_DQHDV1)
                                                        0.0631    0.0000     6.2020 f
  data arrival time                                                          6.2020
  clock CLK_clock (rise edge)                                     6.5000     6.5000
  clock network delay (ideal)                                     0.0000     6.5000
  clock uncertainty                                              -0.1500     6.3500
  my_cpu/my_id2ex/jumpbranch_addr_r_reg_63_/CK (LVT_DQHDV1)       0.0000     6.3500 r
  library setup time                                             -0.1465     6.2035
  data required time                                                         6.2035
  ------------------------------------------------------------------------------------
  data required time                                                         6.2035
  data arrival time                                                         -6.2020
  ------------------------------------------------------------------------------------
  slack (MET)                                                                0.0015
  Startpoint: my_cpu/my_mem2wb/rd_index_r_reg_2_
              (rising edge-triggered flip-flop clocked by CLK_clock)
  Endpoint: my_cpu/my_ex2mem/rd_data_r_reg_0_
            (rising edge-triggered flip-flop clocked by CLK_clock)
  Path Group: CLK_clock
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK_clock (rise edge)                                     0.0000     0.0000
  clock network delay (ideal)                                     0.0000     0.0000
  my_cpu/my_mem2wb/rd_index_r_reg_2_/CK (LVT_DQHDV2)    0.0000    0.0000 #   0.0000 r
  my_cpu/my_mem2wb/rd_index_r_reg_2_/Q (LVT_DQHDV2)     0.2655    0.3588     0.3588 r
  my_cpu/my_mem2wb/mem2wb_rd_index_o[2] (net)
                                               16                 0.0000     0.3588 r
  my_cpu/my_mem2wb/mem2wb_rd_index_o[2] (ysyx_210092_mem2wb_0)    0.0000     0.3588 r
  my_cpu/mem2wb_rd_index_o[2] (net)                               0.0000     0.3588 r
  my_cpu/my_ex_top/ex_top_mem2wb_rd_index_i[2] (ysyx_210092_ex_top_0)
                                                                  0.0000     0.3588 r
  my_cpu/my_ex_top/ex_top_mem2wb_rd_index_i[2] (net)              0.0000     0.3588 r
  my_cpu/my_ex_top/my_ex_forward/ex_forward_mem2wb_rd_index_i[2] (ysyx_210092_ex_forward_0)
                                                                  0.0000     0.3588 r
  my_cpu/my_ex_top/my_ex_forward/ex_forward_mem2wb_rd_index_i[2] (net)
                                                                  0.0000     0.3588 r
  my_cpu/my_ex_top/my_ex_forward/U29/A3 (LVT_OR3HDV2)   0.2655    0.0000     0.3588 r
  my_cpu/my_ex_top/my_ex_forward/U29/Z (LVT_OR3HDV2)    0.0589    0.1558     0.5146 r
  my_cpu/my_ex_top/my_ex_forward/n12 (net)      1                 0.0000     0.5146 r
  my_cpu/my_ex_top/my_ex_forward/U30/A1 (LVT_OR3HDV4)   0.0589    0.0000     0.5146 r
  my_cpu/my_ex_top/my_ex_forward/U30/Z (LVT_OR3HDV4)    0.0488    0.0844     0.5990 r
  my_cpu/my_ex_top/my_ex_forward/n36 (net)      2                 0.0000     0.5990 r
  my_cpu/my_ex_top/my_ex_forward/U42/A1 (LVT_NAND4HDV1)
                                                        0.0488    0.0000     0.5990 r
  my_cpu/my_ex_top/my_ex_forward/U42/ZN (LVT_NAND4HDV1)
                                                        0.1526    0.0890     0.6880 f
  my_cpu/my_ex_top/my_ex_forward/n42 (net)      1                 0.0000     0.6880 f
  my_cpu/my_ex_top/my_ex_forward/U47/A1 (LVT_NOR3HDV2)
                                                        0.1526    0.0000     0.6880 f
  my_cpu/my_ex_top/my_ex_forward/U47/ZN (LVT_NOR3HDV2)
                                                        0.1708    0.1194     0.8074 r
  my_cpu/my_ex_top/my_ex_forward/n45 (net)      1                 0.0000     0.8074 r
  my_cpu/my_ex_top/my_ex_forward/U50/A1 (LVT_AND4HDV4)
                                                        0.1708    0.0000     0.8074 r
  my_cpu/my_ex_top/my_ex_forward/U50/Z (LVT_AND4HDV4)   0.0896    0.1904     0.9978 r
  my_cpu/my_ex_top/my_ex_forward/ex_forward_ex_rs1_src_mem2wb_o (net)
                                                4                 0.0000     0.9978 r
  my_cpu/my_ex_top/my_ex_forward/U26/B1 (LVT_INOR2HDV2)
                                                        0.0896    0.0000     0.9978 r
  my_cpu/my_ex_top/my_ex_forward/U26/ZN (LVT_INOR2HDV2)
                                                        0.0506    0.0453     1.0431 f
  my_cpu/my_ex_top/my_ex_forward/ex_forward_ex_rs1_src_id2ex_o (net)
                                                2                 0.0000     1.0431 f
  my_cpu/my_ex_top/my_ex_forward/ex_forward_ex_rs1_src_id2ex_o (ysyx_210092_ex_forward_0)
                                                                  0.0000     1.0431 f
  my_cpu/my_ex_top/ex_forward_ex_rs1_src_id2ex_o (net)            0.0000     1.0431 f
  my_cpu/my_ex_top/U46/A1 (LVT_INOR2HDV2)               0.0506    0.0000     1.0431 f
  my_cpu/my_ex_top/U46/ZN (LVT_INOR2HDV2)               0.0918    0.1069     1.1499 f
  my_cpu/my_ex_top/n497 (net)                   2                 0.0000     1.1499 f
  my_cpu/my_ex_top/U24/I (LVT_BUFHDV4)                  0.0918    0.0000     1.1499 f
  my_cpu/my_ex_top/U24/Z (LVT_BUFHDV4)                  0.1833    0.1984     1.3484 f
  my_cpu/my_ex_top/n758 (net)                  31                 0.0000     1.3484 f
  my_cpu/my_ex_top/U778/A1 (LVT_NAND2HDV1)              0.1833    0.0000     1.3484 f
  my_cpu/my_ex_top/U778/ZN (LVT_NAND2HDV1)              0.0827    0.0698     1.4182 r
  my_cpu/my_ex_top/n649 (net)                   1                 0.0000     1.4182 r
  my_cpu/my_ex_top/U35/B (LVT_OAI211HDV1)               0.0827    0.0000     1.4182 r
  my_cpu/my_ex_top/U35/ZN (LVT_OAI211HDV1)              0.1593    0.1115     1.5297 f
  my_cpu/my_ex_top/ex_top_rs1_data_o[16] (net)
                                                3                 0.0000     1.5297 f
  my_cpu/my_ex_top/my_ex_core/ex_core_rs1_data_i[16] (ysyx_210092_ex_core_0)
                                                                  0.0000     1.5297 f
  my_cpu/my_ex_top/my_ex_core/ex_core_rs1_data_i[16] (net)        0.0000     1.5297 f
  my_cpu/my_ex_top/my_ex_core/rs1_ex_wordgen/ex_wordgen_wordgen_src_data_i[16] (ysyx_210092_ex_wordgen_3)
                                                                  0.0000     1.5297 f
  my_cpu/my_ex_top/my_ex_core/rs1_ex_wordgen/ex_wordgen_wordgen_src_data_i[16] (net)
                                                                  0.0000     1.5297 f
  my_cpu/my_ex_top/my_ex_core/rs1_ex_wordgen/U10/A1 (LVT_AND2HDV2)
                                                        0.1593    0.0000     1.5297 f
  my_cpu/my_ex_top/my_ex_core/rs1_ex_wordgen/U10/Z (LVT_AND2HDV2)
                                                        0.0414    0.1272     1.6570 f
  my_cpu/my_ex_top/my_ex_core/rs1_ex_wordgen/ex_wordgen_res_data_o[16] (net)
                                                1                 0.0000     1.6570 f
  my_cpu/my_ex_top/my_ex_core/rs1_ex_wordgen/ex_wordgen_res_data_o[16] (ysyx_210092_ex_wordgen_3)
                                                                  0.0000     1.6570 f
  my_cpu/my_ex_top/my_ex_core/ex_wordgen_rs1_data_o[16] (net)     0.0000     1.6570 f
  my_cpu/my_ex_top/my_ex_core/U263/I0 (LVT_MUX2HDV1)    0.0414    0.0000     1.6570 f
  my_cpu/my_ex_top/my_ex_core/U263/Z (LVT_MUX2HDV1)     0.1290    0.2208     1.8778 f
  my_cpu/my_ex_top/my_ex_core/rs1_data[16] (net)
                                                5                 0.0000     1.8778 f
  my_cpu/my_ex_top/my_ex_core/U25/I1 (LVT_MUX2HDV1)     0.1290    0.0000     1.8778 f
  my_cpu/my_ex_top/my_ex_core/U25/Z (LVT_MUX2HDV1)      0.1262    0.2457     2.1235 f
  my_cpu/my_ex_top/my_ex_core/ex_alu_op1_i[16] (net)
                                                4                 0.0000     2.1235 f
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/ex_alu_op1_i[16] (ysyx_210092_ex_alu_0)
                                                                  0.0000     2.1235 f
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/ex_alu_op1_i[16] (net)    0.0000     2.1235 f
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/U217/A1 (LVT_NOR2HDV1)
                                                        0.1262    0.0000     2.1235 f
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/U217/ZN (LVT_NOR2HDV1)
                                                        0.2083    0.1458     2.2693 r
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/n223 (net)
                                                3                 0.0000     2.2693 r
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/U227/A1 (LVT_OAI21HDV1)
                                                        0.2083    0.0000     2.2693 r
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/U227/ZN (LVT_OAI21HDV1)
                                                        0.0992    0.0943     2.3636 f
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/n621 (net)
                                                2                 0.0000     2.3636 f
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/U231/A2 (LVT_AOI21HDV1)
                                                        0.0992    0.0000     2.3636 f
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/U231/ZN (LVT_AOI21HDV1)
                                                        0.1985    0.1520     2.5156 r
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/n209 (net)
                                                2                 0.0000     2.5156 r
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/U238/A1 (LVT_OAI21HDV2)
                                                        0.1985    0.0000     2.5156 r
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/U238/ZN (LVT_OAI21HDV2)
                                                        0.0898    0.0812     2.5968 f
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/n241 (net)
                                                2                 0.0000     2.5968 f
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/U252/A1 (LVT_AOI21HDV1)
                                                        0.0898    0.0000     2.5968 f
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/U252/ZN (LVT_AOI21HDV1)
                                                        0.2075    0.1429     2.7398 r
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/n112 (net)
                                                1                 0.0000     2.7398 r
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/U253/B (LVT_OAI21HDV4)
                                                        0.2075    0.0000     2.7398 r
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/U253/ZN (LVT_OAI21HDV4)
                                                        0.0956    0.0867     2.8265 f
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/n478 (net)
                                                2                 0.0000     2.8265 f
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/U268/A2 (LVT_AOI21HDV4)
                                                        0.0956    0.0000     2.8265 f
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/U268/ZN (LVT_AOI21HDV4)
                                                        0.1317    0.1118     2.9383 r
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/n418 (net)
                                                2                 0.0000     2.9383 r
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/U313/A1 (LVT_OAI21HDV4)
                                                        0.1317    0.0000     2.9383 r
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/U313/ZN (LVT_OAI21HDV4)
                                                        0.0981    0.0721     3.0103 f
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/n369 (net)
                                                2                 0.0000     3.0103 f
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/U319/A1 (LVT_AOI21HDV4)
                                                        0.0981    0.0000     3.0103 f
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/U319/ZN (LVT_AOI21HDV4)
                                                        0.1396    0.1043     3.1146 r
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/n404 (net)
                                                2                 0.0000     3.1146 r
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/U324/A1 (LVT_OAI21HDV4)
                                                        0.1396    0.0000     3.1146 r
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/U324/ZN (LVT_OAI21HDV4)
                                                        0.0907    0.0687     3.1833 f
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/n391 (net)
                                                2                 0.0000     3.1833 f
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/U330/A1 (LVT_AOI21HDV4)
                                                        0.0907    0.0000     3.1833 f
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/U330/ZN (LVT_AOI21HDV4)
                                                        0.1195    0.0918     3.2751 r
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/n378 (net)
                                                2                 0.0000     3.2751 r
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/U335/A1 (LVT_OAI21HDV2)
                                                        0.1195    0.0000     3.2751 r
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/U335/ZN (LVT_OAI21HDV2)
                                                        0.1206    0.0944     3.3695 f
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/n383 (net)
                                                2                 0.0000     3.3695 f
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/U341/A1 (LVT_AOI21HDV4)
                                                        0.1206    0.0000     3.3695 f
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/U341/ZN (LVT_AOI21HDV4)
                                                        0.1396    0.1076     3.4771 r
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/n413 (net)
                                                2                 0.0000     3.4771 r
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/U346/A1 (LVT_OAI21HDV4)
                                                        0.1396    0.0000     3.4771 r
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/U346/ZN (LVT_OAI21HDV4)
                                                        0.0843    0.0640     3.5411 f
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/n517 (net)
                                                2                 0.0000     3.5411 f
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/U31/A1 (LVT_AOI21HDV1)
                                                        0.0843    0.0000     3.5411 f
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/U31/ZN (LVT_AOI21HDV1)
                                                        0.2213    0.1494     3.6904 r
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/n822 (net)
                                                2                 0.0000     3.6904 r
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/U33/A1 (LVT_OAI21HDV2)
                                                        0.2213    0.0000     3.6904 r
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/U33/ZN (LVT_OAI21HDV2)
                                                        0.0965    0.0885     3.7790 f
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/n774 (net)
                                                2                 0.0000     3.7790 f
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/U360/A1 (LVT_AOI21HDV1)
                                                        0.0965    0.0000     3.7790 f
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/U360/ZN (LVT_AOI21HDV1)
                                                        0.2213    0.1515     3.9305 r
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/n783 (net)
                                                2                 0.0000     3.9305 r
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/U36/A1 (LVT_OAI21HDV2)
                                                        0.2213    0.0000     3.9305 r
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/U36/ZN (LVT_OAI21HDV2)
                                                        0.0965    0.0885     4.0190 f
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/n806 (net)
                                                2                 0.0000     4.0190 f
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/U368/A1 (LVT_AOI21HDV1)
                                                        0.0965    0.0000     4.0190 f
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/U368/ZN (LVT_AOI21HDV1)
                                                        0.2213    0.1515     4.1705 r
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/n758 (net)
                                                2                 0.0000     4.1705 r
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/U23/A1 (LVT_OAI21HDV2)
                                                        0.2213    0.0000     4.1705 r
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/U23/ZN (LVT_OAI21HDV2)
                                                        0.0965    0.0885     4.2590 f
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/n749 (net)
                                                2                 0.0000     4.2590 f
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/U375/A1 (LVT_AOI21HDV1)
                                                        0.0965    0.0000     4.2590 f
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/U375/ZN (LVT_AOI21HDV1)
                                                        0.2213    0.1515     4.4105 r
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/n798 (net)
                                                2                 0.0000     4.4105 r
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/U24/A1 (LVT_OAI21HDV2)
                                                        0.2213    0.0000     4.4105 r
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/U24/ZN (LVT_OAI21HDV2)
                                                        0.1020    0.0931     4.5036 f
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/n766 (net)
                                                2                 0.0000     4.5036 f
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/U383/A1 (LVT_AO21HDV4)
                                                        0.1020    0.0000     4.5036 f
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/U383/Z (LVT_AO21HDV4)
                                                        0.0472    0.1486     4.6522 f
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/n788 (net)
                                                1                 0.0000     4.6522 f
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/U871/CI (LVT_AD1HDV1)
                                                        0.0472    0.0000     4.6522 f
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/U871/CO (LVT_AD1HDV1)
                                                        0.1170    0.1892     4.8414 f
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/n811 (net)
                                                1                 0.0000     4.8414 f
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/U889/CI (LVT_AD1HDV1)
                                                        0.1170    0.0000     4.8414 f
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/U889/CO (LVT_AD1HDV1)
                                                        0.1170    0.2097     5.0511 f
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/n836 (net)
                                                1                 0.0000     5.0511 f
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/U902/CI (LVT_AD1HDV1)
                                                        0.1170    0.0000     5.0511 f
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/U902/CO (LVT_AD1HDV1)
                                                        0.1187    0.2115     5.2625 f
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/n196 (net)
                                                1                 0.0000     5.2625 f
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/U389/A1 (LVT_XOR2HDV2)
                                                        0.1187    0.0000     5.2625 f
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/U389/Z (LVT_XOR2HDV2)
                                                        0.0604    0.1442     5.4067 f
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/n206 (net)
                                                1                 0.0000     5.4067 f
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/U399/A1 (LVT_IOA21HDV2)
                                                        0.0604    0.0000     5.4067 f
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/U399/ZN (LVT_IOA21HDV2)
                                                        0.0617    0.1205     5.5272 f
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/ex_alu_res_data_o[0] (net)
                                                1                 0.0000     5.5272 f
  my_cpu/my_ex_top/my_ex_core/my_ex_alu/ex_alu_res_data_o[0] (ysyx_210092_ex_alu_0)
                                                                  0.0000     5.5272 f
  my_cpu/my_ex_top/my_ex_core/ex_alu_res_data_o[0] (net)          0.0000     5.5272 f
  my_cpu/my_ex_top/my_ex_core/U65/A1 (LVT_NAND2HDV1)    0.0617    0.0000     5.5272 f
  my_cpu/my_ex_top/my_ex_core/U65/ZN (LVT_NAND2HDV1)    0.1103    0.0521     5.5793 r
  my_cpu/my_ex_top/my_ex_core/n159 (net)        1                 0.0000     5.5793 r
  my_cpu/my_ex_top/my_ex_core/U67/A1 (LVT_NAND2HDV2)    0.1103    0.0000     5.5793 r
  my_cpu/my_ex_top/my_ex_core/U67/ZN (LVT_NAND2HDV2)    0.0622    0.0560     5.6353 f
  my_cpu/my_ex_top/my_ex_core/res_pre[0] (net)
                                                2                 0.0000     5.6353 f
  my_cpu/my_ex_top/my_ex_core/res_pre_ex_wordgen/ex_wordgen_wordgen_src_data_i[0] (ysyx_210092_ex_wordgen_4)
                                                                  0.0000     5.6353 f
  my_cpu/my_ex_top/my_ex_core/res_pre_ex_wordgen/ex_wordgen_wordgen_src_data_i[0] (net)
                                                                  0.0000     5.6353 f
  my_cpu/my_ex_top/my_ex_core/res_pre_ex_wordgen/U18/A1 (LVT_AND2HDV2)
                                                        0.0622    0.0000     5.6353 f
  my_cpu/my_ex_top/my_ex_core/res_pre_ex_wordgen/U18/Z (LVT_AND2HDV2)
                                                        0.0443    0.1007     5.7360 f
  my_cpu/my_ex_top/my_ex_core/res_pre_ex_wordgen/ex_wordgen_res_data_o[0] (net)
                                                1                 0.0000     5.7360 f
  my_cpu/my_ex_top/my_ex_core/res_pre_ex_wordgen/ex_wordgen_res_data_o[0] (ysyx_210092_ex_wordgen_4)
                                                                  0.0000     5.7360 f
  my_cpu/my_ex_top/my_ex_core/ex_wordgen_res_pre_data_o[0] (net)
                                                                  0.0000     5.7360 f
  my_cpu/my_ex_top/my_ex_core/U434/I1 (LVT_MUX2HDV2)    0.0443    0.0000     5.7360 f
  my_cpu/my_ex_top/my_ex_core/U434/Z (LVT_MUX2HDV2)     0.0670    0.1645     5.9005 f
  my_cpu/my_ex_top/my_ex_core/ex_core_res_data_o[0] (net)
                                                1                 0.0000     5.9005 f
  my_cpu/my_ex_top/my_ex_core/ex_core_res_data_o[0] (ysyx_210092_ex_core_0)
                                                                  0.0000     5.9005 f
  my_cpu/my_ex_top/ex_core_res_data_o[0] (net)                    0.0000     5.9005 f
  my_cpu/my_ex_top/U54/I0 (LVT_MUX2HDV4)                0.0670    0.0000     5.9005 f
  my_cpu/my_ex_top/U54/Z (LVT_MUX2HDV4)                 0.0521    0.1371     6.0375 f
  my_cpu/my_ex_top/ex_top_rd_data_o[0] (net)
                                                1                 0.0000     6.0375 f
  my_cpu/my_ex_top/ex_top_rd_data_o[0] (ysyx_210092_ex_top_0)     0.0000     6.0375 f
  my_cpu/ex_top_rd_data_o[0] (net)                                0.0000     6.0375 f
  my_cpu/my_ex2mem/ex2mem_rd_data_i[0] (ysyx_210092_ex2mem_0)     0.0000     6.0375 f
  my_cpu/my_ex2mem/ex2mem_rd_data_i[0] (net)                      0.0000     6.0375 f
  my_cpu/my_ex2mem/U333/B1 (LVT_AO22HDV2)               0.0521    0.0000     6.0375 f
  my_cpu/my_ex2mem/U333/Z (LVT_AO22HDV2)                0.0640    0.1633     6.2009 f
  my_cpu/my_ex2mem/n70 (net)                    1                 0.0000     6.2009 f
  my_cpu/my_ex2mem/rd_data_r_reg_0_/D (LVT_DQHDV1)      0.0640    0.0000     6.2009 f
  data arrival time                                                          6.2009
  clock CLK_clock (rise edge)                                     6.5000     6.5000
  clock network delay (ideal)                                     0.0000     6.5000
  clock uncertainty                                              -0.1500     6.3500
  my_cpu/my_ex2mem/rd_data_r_reg_0_/CK (LVT_DQHDV1)               0.0000     6.3500 r
  library setup time                                             -0.1467     6.2033
  data required time                                                         6.2033
  ------------------------------------------------------------------------------------
  data required time                                                         6.2033
  data arrival time                                                         -6.2009
  ------------------------------------------------------------------------------------
  slack (MET)                                                                0.0024
  Startpoint: my_cpu/my_if2id/inst_r_reg_4_
              (rising edge-triggered flip-flop clocked by CLK_clock)
  Endpoint: my_cpu/my_id2ex/jumpbranch_en_r_reg
            (rising edge-triggered flip-flop clocked by CLK_clock)
  Path Group: CLK_clock
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK_clock (rise edge)                                     0.0000     0.0000
  clock network delay (ideal)                                     0.0000     0.0000
  my_cpu/my_if2id/inst_r_reg_4_/CK (LVT_DQHDV1)         0.0000    0.0000 #   0.0000 r
  my_cpu/my_if2id/inst_r_reg_4_/Q (LVT_DQHDV1)          0.1578    0.3036     0.3036 f
  my_cpu/my_if2id/if2id_inst_o[4] (net)         6                 0.0000     0.3036 f
  my_cpu/my_if2id/if2id_inst_o[4] (ysyx_210092_if2id_0)           0.0000     0.3036 f
  my_cpu/if2id_inst_o[4] (net)                                    0.0000     0.3036 f
  my_cpu/my_id_top/id_top_inst_i[4] (ysyx_210092_id_top_0)        0.0000     0.3036 f
  my_cpu/my_id_top/id_top_inst_i[4] (net)                         0.0000     0.3036 f
  my_cpu/my_id_top/my_id_control/id_control_opcode_i[4] (ysyx_210092_id_control_0)
                                                                  0.0000     0.3036 f
  my_cpu/my_id_top/my_id_control/id_control_opcode_i[4] (net)     0.0000     0.3036 f
  my_cpu/my_id_top/my_id_control/U39/I (LVT_INHDV1)     0.1578    0.0000     0.3036 f
  my_cpu/my_id_top/my_id_control/U39/ZN (LVT_INHDV1)    0.1251    0.1033     0.4069 r
  my_cpu/my_id_top/my_id_control/n39 (net)      3                 0.0000     0.4069 r
  my_cpu/my_id_top/my_id_control/U41/A1 (LVT_NAND2HDV2)
                                                        0.1251    0.0000     0.4069 r
  my_cpu/my_id_top/my_id_control/U41/ZN (LVT_NAND2HDV2)
                                                        0.0760    0.0669     0.4738 f
  my_cpu/my_id_top/my_id_control/n5 (net)       2                 0.0000     0.4738 f
  my_cpu/my_id_top/my_id_control/U4/A1 (LVT_NOR2HDV2)   0.0760    0.0000     0.4738 f
  my_cpu/my_id_top/my_id_control/U4/ZN (LVT_NOR2HDV2)   0.1810    0.1171     0.5909 r
  my_cpu/my_id_top/my_id_control/n22 (net)      4                 0.0000     0.5909 r
  my_cpu/my_id_top/my_id_control/U44/A1 (LVT_NAND2HDV2)
                                                        0.1810    0.0000     0.5909 r
  my_cpu/my_id_top/my_id_control/U44/ZN (LVT_NAND2HDV2)
                                                        0.1485    0.1267     0.7176 f
  my_cpu/my_id_top/my_id_control/n77 (net)      5                 0.0000     0.7176 f
  my_cpu/my_id_top/my_id_control/U45/I (LVT_INHDV4)     0.1485    0.0000     0.7176 f
  my_cpu/my_id_top/my_id_control/U45/ZN (LVT_INHDV4)    0.0823    0.0692     0.7868 r
  my_cpu/my_id_top/my_id_control/id_control_inst_branch_o (net)
                                                6                 0.0000     0.7868 r
  my_cpu/my_id_top/my_id_control/U37/C (LVT_AO211HDV2)
                                                        0.0823    0.0000     0.7868 r
  my_cpu/my_id_top/my_id_control/U37/Z (LVT_AO211HDV2)
                                                        0.1271    0.1404     0.9271 r
  my_cpu/my_id_top/my_id_control/id_control_rs2_en_o (net)
                                                4                 0.0000     0.9271 r
  my_cpu/my_id_top/my_id_control/id_control_rs2_en_o (ysyx_210092_id_control_0)
                                                                  0.0000     0.9271 r
  my_cpu/my_id_top/id_top_rs2_en_o (net)                          0.0000     0.9271 r
  my_cpu/my_id_top/my_id_forward/id_forward_id_rs2_en_i (ysyx_210092_id_forward_0)
                                                                  0.0000     0.9271 r
  my_cpu/my_id_top/my_id_forward/id_forward_id_rs2_en_i (net)     0.0000     0.9271 r
  my_cpu/my_id_top/my_id_forward/U27/A1 (LVT_NAND2HDV1)
                                                        0.1271    0.0000     0.9271 r
  my_cpu/my_id_top/my_id_forward/U27/ZN (LVT_NAND2HDV1)
                                                        0.1356    0.1080     1.0352 f
  my_cpu/my_id_top/my_id_forward/n47 (net)      3                 0.0000     1.0352 f
  my_cpu/my_id_top/my_id_forward/U9/A1 (LVT_NOR3HDV4)   0.1356    0.0000     1.0352 f
  my_cpu/my_id_top/my_id_forward/U9/ZN (LVT_NOR3HDV4)   0.2283    0.1446     1.1798 r
  my_cpu/my_id_top/my_id_forward/n11 (net)      1                 0.0000     1.1798 r
  my_cpu/my_id_top/my_id_forward/U8/I (LVT_BUFHDV16)    0.2283    0.0000     1.1798 r
  my_cpu/my_id_top/my_id_forward/U8/Z (LVT_BUFHDV16)    0.1291    0.1550     1.3348 r
  my_cpu/my_id_top/my_id_forward/id_forward_id_rs2_src_id2ex_o (net)
                                               51                 0.0000     1.3348 r
  my_cpu/my_id_top/my_id_forward/U43/A1 (LVT_NOR3HDV2)
                                                        0.1291    0.0000     1.3348 r
  my_cpu/my_id_top/my_id_forward/U43/ZN (LVT_NOR3HDV2)
                                                        0.0581    0.0424     1.3772 f
  my_cpu/my_id_top/my_id_forward/n20 (net)      1                 0.0000     1.3772 f
  my_cpu/my_id_top/my_id_forward/U36/I (LVT_BUFHDV2)    0.0581    0.0000     1.3772 f
  my_cpu/my_id_top/my_id_forward/U36/Z (LVT_BUFHDV2)    0.1494    0.1766     1.5538 f
  my_cpu/my_id_top/my_id_forward/id_forward_id_rs2_src_ex2mem_o (net)
                                               11                 0.0000     1.5538 f
  my_cpu/my_id_top/my_id_forward/U59/A1 (LVT_NOR3HDV4)
                                                        0.1494    0.0000     1.5538 f
  my_cpu/my_id_top/my_id_forward/U59/ZN (LVT_NOR3HDV4)
                                                        0.4122    0.2499     1.8037 r
  my_cpu/my_id_top/my_id_forward/id_forward_id_rs2_src_mem2wb_o (net)
                                               12                 0.0000     1.8037 r
  my_cpu/my_id_top/my_id_forward/U35/A1 (LVT_NOR3HDV2)
                                                        0.4122    0.0000     1.8037 r
  my_cpu/my_id_top/my_id_forward/U35/ZN (LVT_NOR3HDV2)
                                                        0.1032    0.0637     1.8675 f
  my_cpu/my_id_top/my_id_forward/id_forward_id_rs2_src_reg_o (net)
                                                2                 0.0000     1.8675 f
  my_cpu/my_id_top/my_id_forward/id_forward_id_rs2_src_reg_o (ysyx_210092_id_forward_0)
                                                                  0.0000     1.8675 f
  my_cpu/my_id_top/id_forward_id_rs2_src_reg_o (net)              0.0000     1.8675 f
  my_cpu/my_id_top/U100/I (LVT_BUFHDV2)                 0.1032    0.0000     1.8675 f
  my_cpu/my_id_top/U100/Z (LVT_BUFHDV2)                 0.1509    0.1904     2.0579 f
  my_cpu/my_id_top/n798 (net)                  12                 0.0000     2.0579 f
  my_cpu/my_id_top/U1101/A1 (LVT_NAND2HDV1)             0.1509    0.0000     2.0579 f
  my_cpu/my_id_top/U1101/ZN (LVT_NAND2HDV1)             0.0867    0.0706     2.1285 r
  my_cpu/my_id_top/n772 (net)                   1                 0.0000     2.1285 r
  my_cpu/my_id_top/U72/B (LVT_OAI211HDV2)               0.0867    0.0000     2.1285 r
  my_cpu/my_id_top/U72/ZN (LVT_OAI211HDV2)              0.1250    0.0887     2.2172 f
  my_cpu/my_id_top/id_top_rs2_data_o[0] (net)
                                                2                 0.0000     2.2172 f
  my_cpu/my_id_top/my_id_branchjudge/id_branchjudge_rs2_data_i[0] (ysyx_210092_id_branchjudge_0)
                                                                  0.0000     2.2172 f
  my_cpu/my_id_top/my_id_branchjudge/id_branchjudge_rs2_data_i[0] (net)
                                                                  0.0000     2.2172 f
  my_cpu/my_id_top/my_id_branchjudge/U56/I (LVT_INHDV1)
                                                        0.1250    0.0000     2.2172 f
  my_cpu/my_id_top/my_id_branchjudge/U56/ZN (LVT_INHDV1)
                                                        0.0799    0.0683     2.2855 r
  my_cpu/my_id_top/my_id_branchjudge/n194 (net)
                                                2                 0.0000     2.2855 r
  my_cpu/my_id_top/my_id_branchjudge/U57/A2 (LVT_XNOR2HDV1)
                                                        0.0799    0.0000     2.2855 r
  my_cpu/my_id_top/my_id_branchjudge/U57/ZN (LVT_XNOR2HDV1)
                                                        0.0671    0.1915     2.4771 f
  my_cpu/my_id_top/my_id_branchjudge/n17 (net)
                                                1                 0.0000     2.4771 f
  my_cpu/my_id_top/my_id_branchjudge/U58/A4 (LVT_OR4HDV1)
                                                        0.0671    0.0000     2.4771 f
  my_cpu/my_id_top/my_id_branchjudge/U58/Z (LVT_OR4HDV1)
                                                        0.1054    0.3815     2.8586 f
  my_cpu/my_id_top/my_id_branchjudge/n21 (net)
                                                1                 0.0000     2.8586 f
  my_cpu/my_id_top/my_id_branchjudge/U59/A3 (LVT_OR3HDV1)
                                                        0.1054    0.0000     2.8586 f
  my_cpu/my_id_top/my_id_branchjudge/U59/Z (LVT_OR3HDV1)
                                                        0.0855    0.2727     3.1312 f
  my_cpu/my_id_top/my_id_branchjudge/n24 (net)
                                                1                 0.0000     3.1312 f
  my_cpu/my_id_top/my_id_branchjudge/U60/A4 (LVT_OR4HDV2)
                                                        0.0855    0.0000     3.1312 f
  my_cpu/my_id_top/my_id_branchjudge/U60/Z (LVT_OR4HDV2)
                                                        0.0869    0.3261     3.4573 f
  my_cpu/my_id_top/my_id_branchjudge/n37 (net)
                                                1                 0.0000     3.4573 f
  my_cpu/my_id_top/my_id_branchjudge/U10/A1 (LVT_OR4HDV1)
                                                        0.0869    0.0000     3.4573 f
  my_cpu/my_id_top/my_id_branchjudge/U10/Z (LVT_OR4HDV1)
                                                        0.1066    0.3053     3.7626 f
  my_cpu/my_id_top/my_id_branchjudge/n47 (net)
                                                1                 0.0000     3.7626 f
  my_cpu/my_id_top/my_id_branchjudge/U91/A1 (LVT_OR4HDV2)
                                                        0.1066    0.0000     3.7626 f
  my_cpu/my_id_top/my_id_branchjudge/U91/Z (LVT_OR4HDV2)
                                                        0.0885    0.2584     4.0210 f
  my_cpu/my_id_top/my_id_branchjudge/n57 (net)
                                                1                 0.0000     4.0210 f
  my_cpu/my_id_top/my_id_branchjudge/U107/A1 (LVT_OR4HDV2)
                                                        0.0885    0.0000     4.0210 f
  my_cpu/my_id_top/my_id_branchjudge/U107/Z (LVT_OR4HDV2)
                                                        0.0870    0.2523     4.2733 f
  my_cpu/my_id_top/my_id_branchjudge/n83 (net)
                                                1                 0.0000     4.2733 f
  my_cpu/my_id_top/my_id_branchjudge/U11/A1 (LVT_OR4HDV1)
                                                        0.0870    0.0000     4.2733 f
  my_cpu/my_id_top/my_id_branchjudge/U11/Z (LVT_OR4HDV1)
                                                        0.1066    0.3053     4.5786 f
  my_cpu/my_id_top/my_id_branchjudge/n175 (net)
                                                1                 0.0000     4.5786 f
  my_cpu/my_id_top/my_id_branchjudge/U296/A1 (LVT_OR4HDV2)
                                                        0.1066    0.0000     4.5786 f
  my_cpu/my_id_top/my_id_branchjudge/U296/Z (LVT_OR4HDV2)
                                                        0.0882    0.2584     4.8370 f
  my_cpu/my_id_top/my_id_branchjudge/n183 (net)
                                                1                 0.0000     4.8370 f
  my_cpu/my_id_top/my_id_branchjudge/U310/A1 (LVT_OR4HDV2)
                                                        0.0882    0.0000     4.8370 f
  my_cpu/my_id_top/my_id_branchjudge/U310/Z (LVT_OR4HDV2)
                                                        0.0870    0.2523     5.0893 f
  my_cpu/my_id_top/my_id_branchjudge/n192 (net)
                                                1                 0.0000     5.0893 f
  my_cpu/my_id_top/my_id_branchjudge/U13/A1 (LVT_OR4HDV1)
                                                        0.0870    0.0000     5.0893 f
  my_cpu/my_id_top/my_id_branchjudge/U13/Z (LVT_OR4HDV1)
                                                        0.1156    0.3149     5.4042 f
  my_cpu/my_id_top/my_id_branchjudge/n432 (net)
                                                1                 0.0000     5.4042 f
  my_cpu/my_id_top/my_id_branchjudge/U440/A1 (LVT_OR4HDV4)
                                                        0.1156    0.0000     5.4042 f
  my_cpu/my_id_top/my_id_branchjudge/U440/Z (LVT_OR4HDV4)
                                                        0.0730    0.2188     5.6230 f
  my_cpu/my_id_top/my_id_branchjudge/n436 (net)
                                                1                 0.0000     5.6230 f
  my_cpu/my_id_top/my_id_branchjudge/U443/A1 (LVT_NOR2HDV1)
                                                        0.0730    0.0000     5.6230 f
  my_cpu/my_id_top/my_id_branchjudge/U443/ZN (LVT_NOR2HDV1)
                                                        0.1482    0.0970     5.7199 r
  my_cpu/my_id_top/my_id_branchjudge/n437 (net)
                                                1                 0.0000     5.7199 r
  my_cpu/my_id_top/my_id_branchjudge/U444/A1 (LVT_XNOR2HDV2)
                                                        0.1482    0.0000     5.7199 r
  my_cpu/my_id_top/my_id_branchjudge/U444/ZN (LVT_XNOR2HDV2)
                                                        0.0551    0.1220     5.8419 r
  my_cpu/my_id_top/my_id_branchjudge/n449 (net)
                                                1                 0.0000     5.8419 r
  my_cpu/my_id_top/my_id_branchjudge/U15/A1 (LVT_AOI21HDV1)
                                                        0.0551    0.0000     5.8419 r
  my_cpu/my_id_top/my_id_branchjudge/U15/ZN (LVT_AOI21HDV1)
                                                        0.0654    0.0556     5.8975 f
  my_cpu/my_id_top/my_id_branchjudge/id_branchjudge_ok_o (net)
                                                1                 0.0000     5.8975 f
  my_cpu/my_id_top/my_id_branchjudge/id_branchjudge_ok_o (ysyx_210092_id_branchjudge_0)
                                                                  0.0000     5.8975 f
  my_cpu/my_id_top/id_branchjudge_ok_o (net)                      0.0000     5.8975 f
  my_cpu/my_id_top/U95/A1 (LVT_IOA21HDV1)               0.0654    0.0000     5.8975 f
  my_cpu/my_id_top/U95/ZN (LVT_IOA21HDV1)               0.0674    0.1364     6.0338 f
  my_cpu/my_id_top/id_top_jumpbranch_en_o (net)
                                                1                 0.0000     6.0338 f
  my_cpu/my_id_top/id_top_jumpbranch_en_o (ysyx_210092_id_top_0)
                                                                  0.0000     6.0338 f
  my_cpu/id_top_jumpbranch_en_o (net)                             0.0000     6.0338 f
  my_cpu/my_id2ex/id2ex_jumpbranch_en_i (ysyx_210092_id2ex_0)     0.0000     6.0338 f
  my_cpu/my_id2ex/id2ex_jumpbranch_en_i (net)                     0.0000     6.0338 f
  my_cpu/my_id2ex/U20/B1 (LVT_AO22HDV2)                 0.0674    0.0000     6.0338 f
  my_cpu/my_id2ex/U20/Z (LVT_AO22HDV2)                  0.0631    0.1671     6.2009 f
  my_cpu/my_id2ex/n392 (net)                    1                 0.0000     6.2009 f
  my_cpu/my_id2ex/jumpbranch_en_r_reg/D (LVT_DQHDV1)    0.0631    0.0000     6.2009 f
  data arrival time                                                          6.2009
  clock CLK_clock (rise edge)                                     6.5000     6.5000
  clock network delay (ideal)                                     0.0000     6.5000
  clock uncertainty                                              -0.1500     6.3500
  my_cpu/my_id2ex/jumpbranch_en_r_reg/CK (LVT_DQHDV1)             0.0000     6.3500 r
  library setup time                                             -0.1465     6.2035
  data required time                                                         6.2035
  ------------------------------------------------------------------------------------
  data required time                                                         6.2035
  data arrival time                                                         -6.2009
  ------------------------------------------------------------------------------------
  slack (MET)                                                                0.0025
=====================CHECK DESIGN REPORT====================
 
****************************************
****************************************
                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                   1299
    Unconnected ports (LINT-28)                                   329
    Feedthrough (LINT-29)                                         515
    Shorted outputs (LINT-31)                                     343
    Constant outputs (LINT-52)                                    112
Cells                                                              24
    Cells do not drive (LINT-1)                                     7
    Nets connected to multiple pins on same cell (LINT-33)         17
Nets                                                               65
    Unloaded nets (LINT-2)                                         65
--------------------------------------------------------------------------------
Warning: In design 'ysyx_210092_axi_rw', cell 'C2179' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210092_axi_rw', cell 'C2304' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210092_axi_rw', cell 'B_21' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210092_if_top', cell 'B_3' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210092_mem_clint', cell 'B_3' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210092_mem_clint', cell 'C684' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210092_ex_alu', cell 'B_2' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210092', net 'ar_addr[32]' driven by pin 'my_axi_rw/axi_ar_addr_o[32]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'aw_addr[32]' driven by pin 'my_axi_rw/axi_aw_addr_o[32]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'ar_addr[33]' driven by pin 'my_axi_rw/axi_ar_addr_o[33]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'aw_addr[33]' driven by pin 'my_axi_rw/axi_aw_addr_o[33]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'ar_addr[34]' driven by pin 'my_axi_rw/axi_ar_addr_o[34]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'aw_addr[34]' driven by pin 'my_axi_rw/axi_aw_addr_o[34]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'ar_addr[35]' driven by pin 'my_axi_rw/axi_ar_addr_o[35]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'aw_addr[35]' driven by pin 'my_axi_rw/axi_aw_addr_o[35]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'ar_addr[36]' driven by pin 'my_axi_rw/axi_ar_addr_o[36]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'aw_addr[36]' driven by pin 'my_axi_rw/axi_aw_addr_o[36]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'ar_addr[37]' driven by pin 'my_axi_rw/axi_ar_addr_o[37]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'aw_addr[37]' driven by pin 'my_axi_rw/axi_aw_addr_o[37]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'ar_addr[38]' driven by pin 'my_axi_rw/axi_ar_addr_o[38]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'aw_addr[38]' driven by pin 'my_axi_rw/axi_aw_addr_o[38]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'ar_addr[39]' driven by pin 'my_axi_rw/axi_ar_addr_o[39]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'aw_addr[39]' driven by pin 'my_axi_rw/axi_aw_addr_o[39]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'ar_addr[40]' driven by pin 'my_axi_rw/axi_ar_addr_o[40]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'aw_addr[40]' driven by pin 'my_axi_rw/axi_aw_addr_o[40]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'ar_addr[41]' driven by pin 'my_axi_rw/axi_ar_addr_o[41]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'aw_addr[41]' driven by pin 'my_axi_rw/axi_aw_addr_o[41]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'ar_addr[42]' driven by pin 'my_axi_rw/axi_ar_addr_o[42]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'aw_addr[42]' driven by pin 'my_axi_rw/axi_aw_addr_o[42]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'ar_addr[43]' driven by pin 'my_axi_rw/axi_ar_addr_o[43]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'aw_addr[43]' driven by pin 'my_axi_rw/axi_aw_addr_o[43]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'ar_addr[44]' driven by pin 'my_axi_rw/axi_ar_addr_o[44]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'aw_addr[44]' driven by pin 'my_axi_rw/axi_aw_addr_o[44]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'ar_addr[45]' driven by pin 'my_axi_rw/axi_ar_addr_o[45]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'aw_addr[45]' driven by pin 'my_axi_rw/axi_aw_addr_o[45]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'ar_addr[46]' driven by pin 'my_axi_rw/axi_ar_addr_o[46]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'aw_addr[46]' driven by pin 'my_axi_rw/axi_aw_addr_o[46]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'ar_addr[47]' driven by pin 'my_axi_rw/axi_ar_addr_o[47]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'aw_addr[47]' driven by pin 'my_axi_rw/axi_aw_addr_o[47]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'ar_addr[48]' driven by pin 'my_axi_rw/axi_ar_addr_o[48]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'aw_addr[48]' driven by pin 'my_axi_rw/axi_aw_addr_o[48]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'ar_addr[49]' driven by pin 'my_axi_rw/axi_ar_addr_o[49]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'aw_addr[49]' driven by pin 'my_axi_rw/axi_aw_addr_o[49]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'ar_addr[50]' driven by pin 'my_axi_rw/axi_ar_addr_o[50]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'aw_addr[50]' driven by pin 'my_axi_rw/axi_aw_addr_o[50]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'ar_addr[51]' driven by pin 'my_axi_rw/axi_ar_addr_o[51]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'aw_addr[51]' driven by pin 'my_axi_rw/axi_aw_addr_o[51]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'ar_addr[52]' driven by pin 'my_axi_rw/axi_ar_addr_o[52]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'aw_addr[52]' driven by pin 'my_axi_rw/axi_aw_addr_o[52]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'ar_addr[53]' driven by pin 'my_axi_rw/axi_ar_addr_o[53]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'aw_addr[53]' driven by pin 'my_axi_rw/axi_aw_addr_o[53]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'ar_addr[54]' driven by pin 'my_axi_rw/axi_ar_addr_o[54]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'aw_addr[54]' driven by pin 'my_axi_rw/axi_aw_addr_o[54]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'ar_addr[55]' driven by pin 'my_axi_rw/axi_ar_addr_o[55]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'aw_addr[55]' driven by pin 'my_axi_rw/axi_aw_addr_o[55]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'ar_addr[56]' driven by pin 'my_axi_rw/axi_ar_addr_o[56]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'aw_addr[56]' driven by pin 'my_axi_rw/axi_aw_addr_o[56]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'ar_addr[57]' driven by pin 'my_axi_rw/axi_ar_addr_o[57]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'aw_addr[57]' driven by pin 'my_axi_rw/axi_aw_addr_o[57]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'ar_addr[58]' driven by pin 'my_axi_rw/axi_ar_addr_o[58]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'aw_addr[58]' driven by pin 'my_axi_rw/axi_aw_addr_o[58]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'ar_addr[59]' driven by pin 'my_axi_rw/axi_ar_addr_o[59]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'aw_addr[59]' driven by pin 'my_axi_rw/axi_aw_addr_o[59]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'ar_addr[60]' driven by pin 'my_axi_rw/axi_ar_addr_o[60]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'aw_addr[60]' driven by pin 'my_axi_rw/axi_aw_addr_o[60]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'ar_addr[61]' driven by pin 'my_axi_rw/axi_ar_addr_o[61]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'aw_addr[61]' driven by pin 'my_axi_rw/axi_aw_addr_o[61]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'ar_addr[62]' driven by pin 'my_axi_rw/axi_ar_addr_o[62]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'aw_addr[62]' driven by pin 'my_axi_rw/axi_aw_addr_o[62]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'ar_addr[63]' driven by pin 'my_axi_rw/axi_ar_addr_o[63]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'aw_addr[63]' driven by pin 'my_axi_rw/axi_aw_addr_o[63]' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', net 'my_cpu/my_id_top/my_id_regfile/*Logic1*' driven by pin 'my_cpu/my_id_top/my_id_regfile/U3/**logic_1**' has no loads. (LINT-2)
Warning: In design 'ysyx_210092', port 'io_interrupt' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_awvalid' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_awaddr[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_awaddr[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_awaddr[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_awaddr[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_awaddr[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_awaddr[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_awaddr[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_awaddr[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_awaddr[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_awaddr[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_awaddr[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_awaddr[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_awaddr[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_awaddr[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_awaddr[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_awaddr[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_awaddr[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_awaddr[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_awaddr[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_awaddr[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_awaddr[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_awaddr[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_awaddr[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_awaddr[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_awaddr[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_awaddr[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_awaddr[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_awaddr[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_awaddr[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_awaddr[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_awaddr[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_awaddr[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_awid[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_awid[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_awid[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_awid[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_awlen[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_awlen[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_awlen[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_awlen[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_awlen[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_awlen[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_awlen[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_awlen[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_awsize[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_awsize[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_awsize[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_awburst[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_awburst[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wvalid' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[63]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[62]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[61]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[60]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[59]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[58]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[57]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[56]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[55]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[54]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[53]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[52]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[51]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[50]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[49]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[48]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[47]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[46]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[45]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[44]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[43]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[42]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[41]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[40]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[39]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[38]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[37]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[36]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[35]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[34]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wdata[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wstrb[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wstrb[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wstrb[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wstrb[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wstrb[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wstrb[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wstrb[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wstrb[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_wlast' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_bready' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_arvalid' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_araddr[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_araddr[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_araddr[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_araddr[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_araddr[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_araddr[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_araddr[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_araddr[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_araddr[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_araddr[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_araddr[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_araddr[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_araddr[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_araddr[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_araddr[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_araddr[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_araddr[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_araddr[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_araddr[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_araddr[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_araddr[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_araddr[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_araddr[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_araddr[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_araddr[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_araddr[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_araddr[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_araddr[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_araddr[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_araddr[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_araddr[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_araddr[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_arid[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_arid[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_arid[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_arid[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_arlen[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_arlen[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_arlen[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_arlen[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_arlen[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_arlen[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_arlen[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_arlen[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_arsize[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_arsize[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_arsize[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_arburst[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_arburst[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092', port 'io_slave_rready' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_axi_rw', port 'axi_b_id_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_axi_rw', port 'axi_b_id_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_axi_rw', port 'axi_b_id_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_axi_rw', port 'axi_b_id_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_axi_rw', port 'axi_r_id_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_axi_rw', port 'axi_r_id_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_axi_rw', port 'axi_r_id_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_axi_rw', port 'axi_r_id_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_if_top', port 'if_top_if_data_read_i[63]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_if_top', port 'if_top_if_data_read_i[62]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_if_top', port 'if_top_if_data_read_i[61]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_if_top', port 'if_top_if_data_read_i[60]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_if_top', port 'if_top_if_data_read_i[59]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_if_top', port 'if_top_if_data_read_i[58]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_if_top', port 'if_top_if_data_read_i[57]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_if_top', port 'if_top_if_data_read_i[56]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_if_top', port 'if_top_if_data_read_i[55]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_if_top', port 'if_top_if_data_read_i[54]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_if_top', port 'if_top_if_data_read_i[53]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_if_top', port 'if_top_if_data_read_i[52]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_if_top', port 'if_top_if_data_read_i[51]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_if_top', port 'if_top_if_data_read_i[50]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_if_top', port 'if_top_if_data_read_i[49]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_if_top', port 'if_top_if_data_read_i[48]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_if_top', port 'if_top_if_data_read_i[47]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_if_top', port 'if_top_if_data_read_i[46]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_if_top', port 'if_top_if_data_read_i[45]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_if_top', port 'if_top_if_data_read_i[44]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_if_top', port 'if_top_if_data_read_i[43]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_if_top', port 'if_top_if_data_read_i[42]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_if_top', port 'if_top_if_data_read_i[41]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_if_top', port 'if_top_if_data_read_i[40]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_if_top', port 'if_top_if_data_read_i[39]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_if_top', port 'if_top_if_data_read_i[38]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_if_top', port 'if_top_if_data_read_i[37]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_if_top', port 'if_top_if_data_read_i[36]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_if_top', port 'if_top_if_data_read_i[35]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_if_top', port 'if_top_if_data_read_i[34]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_if_top', port 'if_top_if_data_read_i[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_if_top', port 'if_top_if_data_read_i[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_if_top', port 'if_top_if_resp_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_if_top', port 'if_top_if_resp_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_id_control', port 'id_control_inst_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_id_control', port 'id_control_inst_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_id_control', port 'id_control_inst_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_id_control', port 'id_control_inst_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_id_control', port 'id_control_inst_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_id_control', port 'id_control_inst_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_id_control', port 'id_control_inst_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_id_control', port 'id_control_opcode_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_id_control', port 'id_control_opcode_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_id_immgen', port 'id_immgen_inst_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_id_immgen', port 'id_immgen_inst_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_id_immgen', port 'id_immgen_inst_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_id_immgen', port 'id_immgen_inst_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_id_immgen', port 'id_immgen_inst_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_id_immgen', port 'id_immgen_inst_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_id_immgen', port 'id_immgen_inst_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_mem_interface', port 'mem_interface_resp_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_mem_interface', port 'mem_interface_resp_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_mem_clint', port 'mem_clint_clint_size_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_mem_clint', port 'mem_clint_clint_size_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_shifter', port 'ex_shifter_shift_num_i[63]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_shifter', port 'ex_shifter_shift_num_i[62]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_shifter', port 'ex_shifter_shift_num_i[61]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_shifter', port 'ex_shifter_shift_num_i[60]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_shifter', port 'ex_shifter_shift_num_i[59]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_shifter', port 'ex_shifter_shift_num_i[58]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_shifter', port 'ex_shifter_shift_num_i[57]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_shifter', port 'ex_shifter_shift_num_i[56]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_shifter', port 'ex_shifter_shift_num_i[55]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_shifter', port 'ex_shifter_shift_num_i[54]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_shifter', port 'ex_shifter_shift_num_i[53]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_shifter', port 'ex_shifter_shift_num_i[52]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_shifter', port 'ex_shifter_shift_num_i[51]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_shifter', port 'ex_shifter_shift_num_i[50]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_shifter', port 'ex_shifter_shift_num_i[49]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_shifter', port 'ex_shifter_shift_num_i[48]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_shifter', port 'ex_shifter_shift_num_i[47]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_shifter', port 'ex_shifter_shift_num_i[46]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_shifter', port 'ex_shifter_shift_num_i[45]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_shifter', port 'ex_shifter_shift_num_i[44]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_shifter', port 'ex_shifter_shift_num_i[43]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_shifter', port 'ex_shifter_shift_num_i[42]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_shifter', port 'ex_shifter_shift_num_i[41]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_shifter', port 'ex_shifter_shift_num_i[40]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_shifter', port 'ex_shifter_shift_num_i[39]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_shifter', port 'ex_shifter_shift_num_i[38]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_shifter', port 'ex_shifter_shift_num_i[37]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_shifter', port 'ex_shifter_shift_num_i[36]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_shifter', port 'ex_shifter_shift_num_i[35]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_shifter', port 'ex_shifter_shift_num_i[34]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_shifter', port 'ex_shifter_shift_num_i[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_shifter', port 'ex_shifter_shift_num_i[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_shifter', port 'ex_shifter_shift_num_i[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_shifter', port 'ex_shifter_shift_num_i[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_shifter', port 'ex_shifter_shift_num_i[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_shifter', port 'ex_shifter_shift_num_i[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_shifter', port 'ex_shifter_shift_num_i[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_shifter', port 'ex_shifter_shift_num_i[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_shifter', port 'ex_shifter_shift_num_i[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_shifter', port 'ex_shifter_shift_num_i[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_shifter', port 'ex_shifter_shift_num_i[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_shifter', port 'ex_shifter_shift_num_i[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_shifter', port 'ex_shifter_shift_num_i[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_shifter', port 'ex_shifter_shift_num_i[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_shifter', port 'ex_shifter_shift_num_i[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_shifter', port 'ex_shifter_shift_num_i[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_shifter', port 'ex_shifter_shift_num_i[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_shifter', port 'ex_shifter_shift_num_i[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_shifter', port 'ex_shifter_shift_num_i[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_shifter', port 'ex_shifter_shift_num_i[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_shifter', port 'ex_shifter_shift_num_i[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_shifter', port 'ex_shifter_shift_num_i[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_shifter', port 'ex_shifter_shift_num_i[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_shifter', port 'ex_shifter_shift_num_i[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_shifter', port 'ex_shifter_shift_num_i[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_shifter', port 'ex_shifter_shift_num_i[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_shifter', port 'ex_shifter_shift_num_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_shifter', port 'ex_shifter_shift_num_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_wordgen', port 'ex_wordgen_wordgen_src_data_i[63]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_wordgen', port 'ex_wordgen_wordgen_src_data_i[62]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_wordgen', port 'ex_wordgen_wordgen_src_data_i[61]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_wordgen', port 'ex_wordgen_wordgen_src_data_i[60]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_wordgen', port 'ex_wordgen_wordgen_src_data_i[59]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_wordgen', port 'ex_wordgen_wordgen_src_data_i[58]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_wordgen', port 'ex_wordgen_wordgen_src_data_i[57]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_wordgen', port 'ex_wordgen_wordgen_src_data_i[56]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_wordgen', port 'ex_wordgen_wordgen_src_data_i[55]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_wordgen', port 'ex_wordgen_wordgen_src_data_i[54]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_wordgen', port 'ex_wordgen_wordgen_src_data_i[53]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_wordgen', port 'ex_wordgen_wordgen_src_data_i[52]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_wordgen', port 'ex_wordgen_wordgen_src_data_i[51]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_wordgen', port 'ex_wordgen_wordgen_src_data_i[50]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_wordgen', port 'ex_wordgen_wordgen_src_data_i[49]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_wordgen', port 'ex_wordgen_wordgen_src_data_i[48]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_wordgen', port 'ex_wordgen_wordgen_src_data_i[47]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_wordgen', port 'ex_wordgen_wordgen_src_data_i[46]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_wordgen', port 'ex_wordgen_wordgen_src_data_i[45]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_wordgen', port 'ex_wordgen_wordgen_src_data_i[44]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_wordgen', port 'ex_wordgen_wordgen_src_data_i[43]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_wordgen', port 'ex_wordgen_wordgen_src_data_i[42]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_wordgen', port 'ex_wordgen_wordgen_src_data_i[41]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_wordgen', port 'ex_wordgen_wordgen_src_data_i[40]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_wordgen', port 'ex_wordgen_wordgen_src_data_i[39]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_wordgen', port 'ex_wordgen_wordgen_src_data_i[38]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_wordgen', port 'ex_wordgen_wordgen_src_data_i[37]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_wordgen', port 'ex_wordgen_wordgen_src_data_i[36]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_wordgen', port 'ex_wordgen_wordgen_src_data_i[35]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_wordgen', port 'ex_wordgen_wordgen_src_data_i[34]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_wordgen', port 'ex_wordgen_wordgen_src_data_i[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_ex_wordgen', port 'ex_wordgen_wordgen_src_data_i[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[63]' is connected directly to output port 'axi_ar_addr_o[63]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[63]' is connected directly to output port 'axi_aw_addr_o[63]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[62]' is connected directly to output port 'axi_ar_addr_o[62]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[62]' is connected directly to output port 'axi_aw_addr_o[62]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[61]' is connected directly to output port 'axi_ar_addr_o[61]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[61]' is connected directly to output port 'axi_aw_addr_o[61]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[60]' is connected directly to output port 'axi_ar_addr_o[60]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[60]' is connected directly to output port 'axi_aw_addr_o[60]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[59]' is connected directly to output port 'axi_ar_addr_o[59]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[59]' is connected directly to output port 'axi_aw_addr_o[59]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[58]' is connected directly to output port 'axi_ar_addr_o[58]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[58]' is connected directly to output port 'axi_aw_addr_o[58]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[57]' is connected directly to output port 'axi_ar_addr_o[57]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[57]' is connected directly to output port 'axi_aw_addr_o[57]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[56]' is connected directly to output port 'axi_ar_addr_o[56]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[56]' is connected directly to output port 'axi_aw_addr_o[56]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[55]' is connected directly to output port 'axi_ar_addr_o[55]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[55]' is connected directly to output port 'axi_aw_addr_o[55]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[54]' is connected directly to output port 'axi_ar_addr_o[54]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[54]' is connected directly to output port 'axi_aw_addr_o[54]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[53]' is connected directly to output port 'axi_ar_addr_o[53]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[53]' is connected directly to output port 'axi_aw_addr_o[53]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[52]' is connected directly to output port 'axi_ar_addr_o[52]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[52]' is connected directly to output port 'axi_aw_addr_o[52]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[51]' is connected directly to output port 'axi_ar_addr_o[51]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[51]' is connected directly to output port 'axi_aw_addr_o[51]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[50]' is connected directly to output port 'axi_ar_addr_o[50]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[50]' is connected directly to output port 'axi_aw_addr_o[50]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[49]' is connected directly to output port 'axi_ar_addr_o[49]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[49]' is connected directly to output port 'axi_aw_addr_o[49]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[48]' is connected directly to output port 'axi_ar_addr_o[48]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[48]' is connected directly to output port 'axi_aw_addr_o[48]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[47]' is connected directly to output port 'axi_ar_addr_o[47]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[47]' is connected directly to output port 'axi_aw_addr_o[47]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[46]' is connected directly to output port 'axi_ar_addr_o[46]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[46]' is connected directly to output port 'axi_aw_addr_o[46]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[45]' is connected directly to output port 'axi_ar_addr_o[45]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[45]' is connected directly to output port 'axi_aw_addr_o[45]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[44]' is connected directly to output port 'axi_ar_addr_o[44]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[44]' is connected directly to output port 'axi_aw_addr_o[44]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[43]' is connected directly to output port 'axi_ar_addr_o[43]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[43]' is connected directly to output port 'axi_aw_addr_o[43]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[42]' is connected directly to output port 'axi_ar_addr_o[42]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[42]' is connected directly to output port 'axi_aw_addr_o[42]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[41]' is connected directly to output port 'axi_ar_addr_o[41]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[41]' is connected directly to output port 'axi_aw_addr_o[41]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[40]' is connected directly to output port 'axi_ar_addr_o[40]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[40]' is connected directly to output port 'axi_aw_addr_o[40]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[39]' is connected directly to output port 'axi_ar_addr_o[39]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[39]' is connected directly to output port 'axi_aw_addr_o[39]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[38]' is connected directly to output port 'axi_ar_addr_o[38]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[38]' is connected directly to output port 'axi_aw_addr_o[38]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[37]' is connected directly to output port 'axi_ar_addr_o[37]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[37]' is connected directly to output port 'axi_aw_addr_o[37]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[36]' is connected directly to output port 'axi_ar_addr_o[36]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[36]' is connected directly to output port 'axi_aw_addr_o[36]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[35]' is connected directly to output port 'axi_ar_addr_o[35]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[35]' is connected directly to output port 'axi_aw_addr_o[35]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[34]' is connected directly to output port 'axi_ar_addr_o[34]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[34]' is connected directly to output port 'axi_aw_addr_o[34]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[33]' is connected directly to output port 'axi_ar_addr_o[33]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[33]' is connected directly to output port 'axi_aw_addr_o[33]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[32]' is connected directly to output port 'axi_ar_addr_o[32]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[32]' is connected directly to output port 'axi_aw_addr_o[32]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[31]' is connected directly to output port 'axi_ar_addr_o[31]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[31]' is connected directly to output port 'axi_aw_addr_o[31]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[30]' is connected directly to output port 'axi_ar_addr_o[30]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[30]' is connected directly to output port 'axi_aw_addr_o[30]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[29]' is connected directly to output port 'axi_ar_addr_o[29]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[29]' is connected directly to output port 'axi_aw_addr_o[29]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[28]' is connected directly to output port 'axi_ar_addr_o[28]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[28]' is connected directly to output port 'axi_aw_addr_o[28]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[27]' is connected directly to output port 'axi_ar_addr_o[27]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[27]' is connected directly to output port 'axi_aw_addr_o[27]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[26]' is connected directly to output port 'axi_ar_addr_o[26]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[26]' is connected directly to output port 'axi_aw_addr_o[26]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[25]' is connected directly to output port 'axi_ar_addr_o[25]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[25]' is connected directly to output port 'axi_aw_addr_o[25]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[24]' is connected directly to output port 'axi_ar_addr_o[24]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[24]' is connected directly to output port 'axi_aw_addr_o[24]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[23]' is connected directly to output port 'axi_ar_addr_o[23]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[23]' is connected directly to output port 'axi_aw_addr_o[23]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[22]' is connected directly to output port 'axi_ar_addr_o[22]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[22]' is connected directly to output port 'axi_aw_addr_o[22]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[21]' is connected directly to output port 'axi_ar_addr_o[21]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[21]' is connected directly to output port 'axi_aw_addr_o[21]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[20]' is connected directly to output port 'axi_ar_addr_o[20]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[20]' is connected directly to output port 'axi_aw_addr_o[20]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[19]' is connected directly to output port 'axi_ar_addr_o[19]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[19]' is connected directly to output port 'axi_aw_addr_o[19]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[18]' is connected directly to output port 'axi_ar_addr_o[18]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[18]' is connected directly to output port 'axi_aw_addr_o[18]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[17]' is connected directly to output port 'axi_ar_addr_o[17]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[17]' is connected directly to output port 'axi_aw_addr_o[17]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[16]' is connected directly to output port 'axi_ar_addr_o[16]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[16]' is connected directly to output port 'axi_aw_addr_o[16]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[15]' is connected directly to output port 'axi_ar_addr_o[15]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[15]' is connected directly to output port 'axi_aw_addr_o[15]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[14]' is connected directly to output port 'axi_ar_addr_o[14]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[14]' is connected directly to output port 'axi_aw_addr_o[14]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[13]' is connected directly to output port 'axi_ar_addr_o[13]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[13]' is connected directly to output port 'axi_aw_addr_o[13]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[12]' is connected directly to output port 'axi_ar_addr_o[12]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[12]' is connected directly to output port 'axi_aw_addr_o[12]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[11]' is connected directly to output port 'axi_ar_addr_o[11]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[11]' is connected directly to output port 'axi_aw_addr_o[11]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[10]' is connected directly to output port 'axi_ar_addr_o[10]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[10]' is connected directly to output port 'axi_aw_addr_o[10]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[9]' is connected directly to output port 'axi_ar_addr_o[9]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[9]' is connected directly to output port 'axi_aw_addr_o[9]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[8]' is connected directly to output port 'axi_ar_addr_o[8]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[8]' is connected directly to output port 'axi_aw_addr_o[8]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[7]' is connected directly to output port 'axi_ar_addr_o[7]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[7]' is connected directly to output port 'axi_aw_addr_o[7]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[6]' is connected directly to output port 'axi_ar_addr_o[6]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[6]' is connected directly to output port 'axi_aw_addr_o[6]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[5]' is connected directly to output port 'axi_ar_addr_o[5]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[5]' is connected directly to output port 'axi_aw_addr_o[5]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[4]' is connected directly to output port 'axi_ar_addr_o[4]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[4]' is connected directly to output port 'axi_aw_addr_o[4]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[3]' is connected directly to output port 'axi_ar_addr_o[3]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_addr_i[3]' is connected directly to output port 'axi_aw_addr_o[3]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_id_i[3]' is connected directly to output port 'axi_ar_id_o[3]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_id_i[3]' is connected directly to output port 'axi_aw_id_o[3]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_id_i[2]' is connected directly to output port 'axi_ar_id_o[2]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_id_i[2]' is connected directly to output port 'axi_aw_id_o[2]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_id_i[1]' is connected directly to output port 'axi_ar_id_o[1]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_id_i[1]' is connected directly to output port 'axi_aw_id_o[1]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_id_i[0]' is connected directly to output port 'axi_ar_id_o[0]'. (LINT-29)
Warning: In design 'ysyx_210092_axi_rw', input port 'rw_id_i[0]' is connected directly to output port 'axi_aw_id_o[0]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[63]' is connected directly to output port 'data_write[63]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[62]' is connected directly to output port 'data_write[62]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[61]' is connected directly to output port 'data_write[61]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[60]' is connected directly to output port 'data_write[60]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[59]' is connected directly to output port 'data_write[59]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[58]' is connected directly to output port 'data_write[58]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[57]' is connected directly to output port 'data_write[57]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[56]' is connected directly to output port 'data_write[56]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[55]' is connected directly to output port 'data_write[55]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[54]' is connected directly to output port 'data_write[54]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[53]' is connected directly to output port 'data_write[53]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[52]' is connected directly to output port 'data_write[52]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[51]' is connected directly to output port 'data_write[51]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[50]' is connected directly to output port 'data_write[50]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[49]' is connected directly to output port 'data_write[49]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[48]' is connected directly to output port 'data_write[48]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[47]' is connected directly to output port 'data_write[47]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[46]' is connected directly to output port 'data_write[46]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[45]' is connected directly to output port 'data_write[45]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[44]' is connected directly to output port 'data_write[44]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[43]' is connected directly to output port 'data_write[43]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[42]' is connected directly to output port 'data_write[42]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[41]' is connected directly to output port 'data_write[41]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[40]' is connected directly to output port 'data_write[40]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[39]' is connected directly to output port 'data_write[39]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[38]' is connected directly to output port 'data_write[38]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[37]' is connected directly to output port 'data_write[37]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[36]' is connected directly to output port 'data_write[36]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[35]' is connected directly to output port 'data_write[35]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[34]' is connected directly to output port 'data_write[34]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[33]' is connected directly to output port 'data_write[33]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[32]' is connected directly to output port 'data_write[32]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[31]' is connected directly to output port 'data_write[31]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[30]' is connected directly to output port 'data_write[30]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[29]' is connected directly to output port 'data_write[29]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[28]' is connected directly to output port 'data_write[28]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[27]' is connected directly to output port 'data_write[27]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[26]' is connected directly to output port 'data_write[26]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[25]' is connected directly to output port 'data_write[25]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[24]' is connected directly to output port 'data_write[24]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[23]' is connected directly to output port 'data_write[23]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[22]' is connected directly to output port 'data_write[22]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[21]' is connected directly to output port 'data_write[21]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[20]' is connected directly to output port 'data_write[20]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[19]' is connected directly to output port 'data_write[19]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[18]' is connected directly to output port 'data_write[18]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[17]' is connected directly to output port 'data_write[17]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[16]' is connected directly to output port 'data_write[16]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[15]' is connected directly to output port 'data_write[15]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[14]' is connected directly to output port 'data_write[14]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[13]' is connected directly to output port 'data_write[13]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[12]' is connected directly to output port 'data_write[12]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[11]' is connected directly to output port 'data_write[11]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[10]' is connected directly to output port 'data_write[10]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[9]' is connected directly to output port 'data_write[9]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[8]' is connected directly to output port 'data_write[8]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[7]' is connected directly to output port 'data_write[7]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[6]' is connected directly to output port 'data_write[6]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[5]' is connected directly to output port 'data_write[5]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[4]' is connected directly to output port 'data_write[4]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[3]' is connected directly to output port 'data_write[3]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[2]' is connected directly to output port 'data_write[2]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[1]' is connected directly to output port 'data_write[1]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'mem_data_write[0]' is connected directly to output port 'data_write[0]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[63]' is connected directly to output port 'mem_data_read[63]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[63]' is connected directly to output port 'if_data_read[63]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[62]' is connected directly to output port 'mem_data_read[62]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[62]' is connected directly to output port 'if_data_read[62]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[61]' is connected directly to output port 'mem_data_read[61]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[61]' is connected directly to output port 'if_data_read[61]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[60]' is connected directly to output port 'mem_data_read[60]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[60]' is connected directly to output port 'if_data_read[60]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[59]' is connected directly to output port 'mem_data_read[59]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[59]' is connected directly to output port 'if_data_read[59]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[58]' is connected directly to output port 'mem_data_read[58]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[58]' is connected directly to output port 'if_data_read[58]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[57]' is connected directly to output port 'mem_data_read[57]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[57]' is connected directly to output port 'if_data_read[57]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[56]' is connected directly to output port 'mem_data_read[56]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[56]' is connected directly to output port 'if_data_read[56]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[55]' is connected directly to output port 'mem_data_read[55]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[55]' is connected directly to output port 'if_data_read[55]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[54]' is connected directly to output port 'mem_data_read[54]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[54]' is connected directly to output port 'if_data_read[54]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[53]' is connected directly to output port 'mem_data_read[53]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[53]' is connected directly to output port 'if_data_read[53]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[52]' is connected directly to output port 'mem_data_read[52]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[52]' is connected directly to output port 'if_data_read[52]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[51]' is connected directly to output port 'mem_data_read[51]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[51]' is connected directly to output port 'if_data_read[51]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[50]' is connected directly to output port 'mem_data_read[50]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[50]' is connected directly to output port 'if_data_read[50]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[49]' is connected directly to output port 'mem_data_read[49]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[49]' is connected directly to output port 'if_data_read[49]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[48]' is connected directly to output port 'mem_data_read[48]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[48]' is connected directly to output port 'if_data_read[48]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[47]' is connected directly to output port 'mem_data_read[47]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[47]' is connected directly to output port 'if_data_read[47]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[46]' is connected directly to output port 'mem_data_read[46]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[46]' is connected directly to output port 'if_data_read[46]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[45]' is connected directly to output port 'mem_data_read[45]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[45]' is connected directly to output port 'if_data_read[45]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[44]' is connected directly to output port 'mem_data_read[44]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[44]' is connected directly to output port 'if_data_read[44]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[43]' is connected directly to output port 'mem_data_read[43]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[43]' is connected directly to output port 'if_data_read[43]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[42]' is connected directly to output port 'mem_data_read[42]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[42]' is connected directly to output port 'if_data_read[42]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[41]' is connected directly to output port 'mem_data_read[41]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[41]' is connected directly to output port 'if_data_read[41]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[40]' is connected directly to output port 'mem_data_read[40]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[40]' is connected directly to output port 'if_data_read[40]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[39]' is connected directly to output port 'mem_data_read[39]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[39]' is connected directly to output port 'if_data_read[39]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[38]' is connected directly to output port 'mem_data_read[38]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[38]' is connected directly to output port 'if_data_read[38]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[37]' is connected directly to output port 'mem_data_read[37]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[37]' is connected directly to output port 'if_data_read[37]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[36]' is connected directly to output port 'mem_data_read[36]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[36]' is connected directly to output port 'if_data_read[36]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[35]' is connected directly to output port 'mem_data_read[35]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[35]' is connected directly to output port 'if_data_read[35]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[34]' is connected directly to output port 'mem_data_read[34]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[34]' is connected directly to output port 'if_data_read[34]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[33]' is connected directly to output port 'mem_data_read[33]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[33]' is connected directly to output port 'if_data_read[33]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[32]' is connected directly to output port 'mem_data_read[32]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[32]' is connected directly to output port 'if_data_read[32]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[31]' is connected directly to output port 'mem_data_read[31]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[31]' is connected directly to output port 'if_data_read[31]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[30]' is connected directly to output port 'mem_data_read[30]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[30]' is connected directly to output port 'if_data_read[30]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[29]' is connected directly to output port 'mem_data_read[29]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[29]' is connected directly to output port 'if_data_read[29]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[28]' is connected directly to output port 'mem_data_read[28]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[28]' is connected directly to output port 'if_data_read[28]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[27]' is connected directly to output port 'mem_data_read[27]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[27]' is connected directly to output port 'if_data_read[27]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[26]' is connected directly to output port 'mem_data_read[26]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[26]' is connected directly to output port 'if_data_read[26]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[25]' is connected directly to output port 'mem_data_read[25]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[25]' is connected directly to output port 'if_data_read[25]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[24]' is connected directly to output port 'mem_data_read[24]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[24]' is connected directly to output port 'if_data_read[24]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[23]' is connected directly to output port 'mem_data_read[23]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[23]' is connected directly to output port 'if_data_read[23]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[22]' is connected directly to output port 'mem_data_read[22]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[22]' is connected directly to output port 'if_data_read[22]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[21]' is connected directly to output port 'mem_data_read[21]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[21]' is connected directly to output port 'if_data_read[21]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[20]' is connected directly to output port 'mem_data_read[20]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[20]' is connected directly to output port 'if_data_read[20]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[19]' is connected directly to output port 'mem_data_read[19]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[19]' is connected directly to output port 'if_data_read[19]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[18]' is connected directly to output port 'mem_data_read[18]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[18]' is connected directly to output port 'if_data_read[18]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[17]' is connected directly to output port 'mem_data_read[17]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[17]' is connected directly to output port 'if_data_read[17]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[16]' is connected directly to output port 'mem_data_read[16]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[16]' is connected directly to output port 'if_data_read[16]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[15]' is connected directly to output port 'mem_data_read[15]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[15]' is connected directly to output port 'if_data_read[15]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[14]' is connected directly to output port 'mem_data_read[14]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[14]' is connected directly to output port 'if_data_read[14]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[13]' is connected directly to output port 'mem_data_read[13]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[13]' is connected directly to output port 'if_data_read[13]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[12]' is connected directly to output port 'mem_data_read[12]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[12]' is connected directly to output port 'if_data_read[12]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[11]' is connected directly to output port 'mem_data_read[11]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[11]' is connected directly to output port 'if_data_read[11]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[10]' is connected directly to output port 'mem_data_read[10]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[10]' is connected directly to output port 'if_data_read[10]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[9]' is connected directly to output port 'mem_data_read[9]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[9]' is connected directly to output port 'if_data_read[9]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[8]' is connected directly to output port 'mem_data_read[8]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[8]' is connected directly to output port 'if_data_read[8]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[7]' is connected directly to output port 'mem_data_read[7]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[7]' is connected directly to output port 'if_data_read[7]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[6]' is connected directly to output port 'mem_data_read[6]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[6]' is connected directly to output port 'if_data_read[6]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[5]' is connected directly to output port 'mem_data_read[5]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[5]' is connected directly to output port 'if_data_read[5]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[4]' is connected directly to output port 'mem_data_read[4]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[4]' is connected directly to output port 'if_data_read[4]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[3]' is connected directly to output port 'mem_data_read[3]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[3]' is connected directly to output port 'if_data_read[3]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[2]' is connected directly to output port 'mem_data_read[2]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[2]' is connected directly to output port 'if_data_read[2]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[1]' is connected directly to output port 'mem_data_read[1]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[1]' is connected directly to output port 'if_data_read[1]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[0]' is connected directly to output port 'mem_data_read[0]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'data_read[0]' is connected directly to output port 'if_data_read[0]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'rw_resp[1]' is connected directly to output port 'mem_resp[1]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'rw_resp[1]' is connected directly to output port 'if_resp[1]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'rw_resp[0]' is connected directly to output port 'mem_resp[0]'. (LINT-29)
Warning: In design 'ysyx_210092_if_mem_arbiter', input port 'rw_resp[0]' is connected directly to output port 'if_resp[0]'. (LINT-29)
Warning: In design 'ysyx_210092_if_top', input port 'if_top_if_data_read_i[31]' is connected directly to output port 'if_top_inst_o[31]'. (LINT-29)
Warning: In design 'ysyx_210092_if_top', input port 'if_top_if_data_read_i[30]' is connected directly to output port 'if_top_inst_o[30]'. (LINT-29)
Warning: In design 'ysyx_210092_if_top', input port 'if_top_if_data_read_i[29]' is connected directly to output port 'if_top_inst_o[29]'. (LINT-29)
Warning: In design 'ysyx_210092_if_top', input port 'if_top_if_data_read_i[28]' is connected directly to output port 'if_top_inst_o[28]'. (LINT-29)
Warning: In design 'ysyx_210092_if_top', input port 'if_top_if_data_read_i[27]' is connected directly to output port 'if_top_inst_o[27]'. (LINT-29)
Warning: In design 'ysyx_210092_if_top', input port 'if_top_if_data_read_i[26]' is connected directly to output port 'if_top_inst_o[26]'. (LINT-29)
Warning: In design 'ysyx_210092_if_top', input port 'if_top_if_data_read_i[25]' is connected directly to output port 'if_top_inst_o[25]'. (LINT-29)
Warning: In design 'ysyx_210092_if_top', input port 'if_top_if_data_read_i[24]' is connected directly to output port 'if_top_inst_o[24]'. (LINT-29)
Warning: In design 'ysyx_210092_if_top', input port 'if_top_if_data_read_i[23]' is connected directly to output port 'if_top_inst_o[23]'. (LINT-29)
Warning: In design 'ysyx_210092_if_top', input port 'if_top_if_data_read_i[22]' is connected directly to output port 'if_top_inst_o[22]'. (LINT-29)
Warning: In design 'ysyx_210092_if_top', input port 'if_top_if_data_read_i[21]' is connected directly to output port 'if_top_inst_o[21]'. (LINT-29)
Warning: In design 'ysyx_210092_if_top', input port 'if_top_if_data_read_i[20]' is connected directly to output port 'if_top_inst_o[20]'. (LINT-29)
Warning: In design 'ysyx_210092_if_top', input port 'if_top_if_data_read_i[19]' is connected directly to output port 'if_top_inst_o[19]'. (LINT-29)
Warning: In design 'ysyx_210092_if_top', input port 'if_top_if_data_read_i[18]' is connected directly to output port 'if_top_inst_o[18]'. (LINT-29)
Warning: In design 'ysyx_210092_if_top', input port 'if_top_if_data_read_i[17]' is connected directly to output port 'if_top_inst_o[17]'. (LINT-29)
Warning: In design 'ysyx_210092_if_top', input port 'if_top_if_data_read_i[16]' is connected directly to output port 'if_top_inst_o[16]'. (LINT-29)
Warning: In design 'ysyx_210092_if_top', input port 'if_top_if_data_read_i[15]' is connected directly to output port 'if_top_inst_o[15]'. (LINT-29)
Warning: In design 'ysyx_210092_if_top', input port 'if_top_if_data_read_i[14]' is connected directly to output port 'if_top_inst_o[14]'. (LINT-29)
Warning: In design 'ysyx_210092_if_top', input port 'if_top_if_data_read_i[13]' is connected directly to output port 'if_top_inst_o[13]'. (LINT-29)
Warning: In design 'ysyx_210092_if_top', input port 'if_top_if_data_read_i[12]' is connected directly to output port 'if_top_inst_o[12]'. (LINT-29)
Warning: In design 'ysyx_210092_if_top', input port 'if_top_if_data_read_i[11]' is connected directly to output port 'if_top_inst_o[11]'. (LINT-29)
Warning: In design 'ysyx_210092_if_top', input port 'if_top_if_data_read_i[10]' is connected directly to output port 'if_top_inst_o[10]'. (LINT-29)
Warning: In design 'ysyx_210092_if_top', input port 'if_top_if_data_read_i[9]' is connected directly to output port 'if_top_inst_o[9]'. (LINT-29)
Warning: In design 'ysyx_210092_if_top', input port 'if_top_if_data_read_i[8]' is connected directly to output port 'if_top_inst_o[8]'. (LINT-29)
Warning: In design 'ysyx_210092_if_top', input port 'if_top_if_data_read_i[7]' is connected directly to output port 'if_top_inst_o[7]'. (LINT-29)
Warning: In design 'ysyx_210092_if_top', input port 'if_top_if_data_read_i[6]' is connected directly to output port 'if_top_inst_o[6]'. (LINT-29)
Warning: In design 'ysyx_210092_if_top', input port 'if_top_if_data_read_i[5]' is connected directly to output port 'if_top_inst_o[5]'. (LINT-29)
Warning: In design 'ysyx_210092_if_top', input port 'if_top_if_data_read_i[4]' is connected directly to output port 'if_top_inst_o[4]'. (LINT-29)
Warning: In design 'ysyx_210092_if_top', input port 'if_top_if_data_read_i[3]' is connected directly to output port 'if_top_inst_o[3]'. (LINT-29)
Warning: In design 'ysyx_210092_if_top', input port 'if_top_if_data_read_i[2]' is connected directly to output port 'if_top_inst_o[2]'. (LINT-29)
Warning: In design 'ysyx_210092_if_top', input port 'if_top_if_data_read_i[1]' is connected directly to output port 'if_top_inst_o[1]'. (LINT-29)
Warning: In design 'ysyx_210092_if_top', input port 'if_top_if_data_read_i[0]' is connected directly to output port 'if_top_inst_o[0]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_i[31]' is connected directly to output port 'id_top_csr_index_o[11]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_i[30]' is connected directly to output port 'id_top_csr_index_o[10]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_i[29]' is connected directly to output port 'id_top_csr_index_o[9]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_i[28]' is connected directly to output port 'id_top_csr_index_o[8]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_i[27]' is connected directly to output port 'id_top_csr_index_o[7]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_i[26]' is connected directly to output port 'id_top_csr_index_o[6]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_i[25]' is connected directly to output port 'id_top_csr_index_o[5]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_i[24]' is connected directly to output port 'id_top_csr_index_o[4]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_i[24]' is connected directly to output port 'id_top_rs2_index_o[4]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_i[23]' is connected directly to output port 'id_top_csr_index_o[3]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_i[23]' is connected directly to output port 'id_top_rs2_index_o[3]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_i[22]' is connected directly to output port 'id_top_csr_index_o[2]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_i[22]' is connected directly to output port 'id_top_rs2_index_o[2]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_i[21]' is connected directly to output port 'id_top_csr_index_o[1]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_i[21]' is connected directly to output port 'id_top_rs2_index_o[1]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_i[20]' is connected directly to output port 'id_top_csr_index_o[0]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_i[20]' is connected directly to output port 'id_top_rs2_index_o[0]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_i[19]' is connected directly to output port 'id_top_rs1_index_o[4]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_i[18]' is connected directly to output port 'id_top_rs1_index_o[3]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_i[17]' is connected directly to output port 'id_top_rs1_index_o[2]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_i[16]' is connected directly to output port 'id_top_rs1_index_o[1]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_i[15]' is connected directly to output port 'id_top_rs1_index_o[0]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_i[11]' is connected directly to output port 'id_top_rd_index_o[4]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_i[10]' is connected directly to output port 'id_top_rd_index_o[3]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_i[9]' is connected directly to output port 'id_top_rd_index_o[2]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_i[8]' is connected directly to output port 'id_top_rd_index_o[1]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_i[7]' is connected directly to output port 'id_top_rd_index_o[0]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[63]' is connected directly to output port 'id_top_inst_addr_o[63]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[62]' is connected directly to output port 'id_top_inst_addr_o[62]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[61]' is connected directly to output port 'id_top_inst_addr_o[61]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[60]' is connected directly to output port 'id_top_inst_addr_o[60]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[59]' is connected directly to output port 'id_top_inst_addr_o[59]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[58]' is connected directly to output port 'id_top_inst_addr_o[58]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[57]' is connected directly to output port 'id_top_inst_addr_o[57]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[56]' is connected directly to output port 'id_top_inst_addr_o[56]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[55]' is connected directly to output port 'id_top_inst_addr_o[55]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[54]' is connected directly to output port 'id_top_inst_addr_o[54]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[53]' is connected directly to output port 'id_top_inst_addr_o[53]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[52]' is connected directly to output port 'id_top_inst_addr_o[52]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[51]' is connected directly to output port 'id_top_inst_addr_o[51]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[50]' is connected directly to output port 'id_top_inst_addr_o[50]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[49]' is connected directly to output port 'id_top_inst_addr_o[49]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[48]' is connected directly to output port 'id_top_inst_addr_o[48]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[47]' is connected directly to output port 'id_top_inst_addr_o[47]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[46]' is connected directly to output port 'id_top_inst_addr_o[46]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[45]' is connected directly to output port 'id_top_inst_addr_o[45]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[44]' is connected directly to output port 'id_top_inst_addr_o[44]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[43]' is connected directly to output port 'id_top_inst_addr_o[43]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[42]' is connected directly to output port 'id_top_inst_addr_o[42]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[41]' is connected directly to output port 'id_top_inst_addr_o[41]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[40]' is connected directly to output port 'id_top_inst_addr_o[40]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[39]' is connected directly to output port 'id_top_inst_addr_o[39]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[38]' is connected directly to output port 'id_top_inst_addr_o[38]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[37]' is connected directly to output port 'id_top_inst_addr_o[37]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[36]' is connected directly to output port 'id_top_inst_addr_o[36]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[35]' is connected directly to output port 'id_top_inst_addr_o[35]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[34]' is connected directly to output port 'id_top_inst_addr_o[34]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[33]' is connected directly to output port 'id_top_inst_addr_o[33]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[32]' is connected directly to output port 'id_top_inst_addr_o[32]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[31]' is connected directly to output port 'id_top_inst_addr_o[31]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[30]' is connected directly to output port 'id_top_inst_addr_o[30]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[29]' is connected directly to output port 'id_top_inst_addr_o[29]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[28]' is connected directly to output port 'id_top_inst_addr_o[28]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[27]' is connected directly to output port 'id_top_inst_addr_o[27]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[26]' is connected directly to output port 'id_top_inst_addr_o[26]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[25]' is connected directly to output port 'id_top_inst_addr_o[25]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[24]' is connected directly to output port 'id_top_inst_addr_o[24]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[23]' is connected directly to output port 'id_top_inst_addr_o[23]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[22]' is connected directly to output port 'id_top_inst_addr_o[22]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[21]' is connected directly to output port 'id_top_inst_addr_o[21]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[20]' is connected directly to output port 'id_top_inst_addr_o[20]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[19]' is connected directly to output port 'id_top_inst_addr_o[19]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[18]' is connected directly to output port 'id_top_inst_addr_o[18]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[17]' is connected directly to output port 'id_top_inst_addr_o[17]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[16]' is connected directly to output port 'id_top_inst_addr_o[16]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[15]' is connected directly to output port 'id_top_inst_addr_o[15]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[14]' is connected directly to output port 'id_top_inst_addr_o[14]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[13]' is connected directly to output port 'id_top_inst_addr_o[13]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[12]' is connected directly to output port 'id_top_inst_addr_o[12]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[11]' is connected directly to output port 'id_top_inst_addr_o[11]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[10]' is connected directly to output port 'id_top_inst_addr_o[10]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[9]' is connected directly to output port 'id_top_inst_addr_o[9]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[8]' is connected directly to output port 'id_top_inst_addr_o[8]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[7]' is connected directly to output port 'id_top_inst_addr_o[7]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[6]' is connected directly to output port 'id_top_inst_addr_o[6]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[5]' is connected directly to output port 'id_top_inst_addr_o[5]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[4]' is connected directly to output port 'id_top_inst_addr_o[4]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[3]' is connected directly to output port 'id_top_inst_addr_o[3]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[2]' is connected directly to output port 'id_top_inst_addr_o[2]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[1]' is connected directly to output port 'id_top_inst_addr_o[1]'. (LINT-29)
Warning: In design 'ysyx_210092_id_top', input port 'id_top_inst_addr_i[0]' is connected directly to output port 'id_top_inst_addr_o[0]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_top', input port 'mem_top_intp_en_i' is connected directly to output port 'mem_top_intp_en_o'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_mem_write_i' is connected directly to output port 'mem_interface_req_o'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[63]' is connected directly to output port 'mem_interface_addr_o[63]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[62]' is connected directly to output port 'mem_interface_addr_o[62]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[61]' is connected directly to output port 'mem_interface_addr_o[61]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[60]' is connected directly to output port 'mem_interface_addr_o[60]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[59]' is connected directly to output port 'mem_interface_addr_o[59]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[58]' is connected directly to output port 'mem_interface_addr_o[58]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[57]' is connected directly to output port 'mem_interface_addr_o[57]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[56]' is connected directly to output port 'mem_interface_addr_o[56]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[55]' is connected directly to output port 'mem_interface_addr_o[55]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[54]' is connected directly to output port 'mem_interface_addr_o[54]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[53]' is connected directly to output port 'mem_interface_addr_o[53]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[52]' is connected directly to output port 'mem_interface_addr_o[52]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[51]' is connected directly to output port 'mem_interface_addr_o[51]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[50]' is connected directly to output port 'mem_interface_addr_o[50]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[49]' is connected directly to output port 'mem_interface_addr_o[49]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[48]' is connected directly to output port 'mem_interface_addr_o[48]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[47]' is connected directly to output port 'mem_interface_addr_o[47]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[46]' is connected directly to output port 'mem_interface_addr_o[46]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[45]' is connected directly to output port 'mem_interface_addr_o[45]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[44]' is connected directly to output port 'mem_interface_addr_o[44]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[43]' is connected directly to output port 'mem_interface_addr_o[43]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[42]' is connected directly to output port 'mem_interface_addr_o[42]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[41]' is connected directly to output port 'mem_interface_addr_o[41]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[40]' is connected directly to output port 'mem_interface_addr_o[40]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[39]' is connected directly to output port 'mem_interface_addr_o[39]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[38]' is connected directly to output port 'mem_interface_addr_o[38]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[37]' is connected directly to output port 'mem_interface_addr_o[37]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[36]' is connected directly to output port 'mem_interface_addr_o[36]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[35]' is connected directly to output port 'mem_interface_addr_o[35]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[34]' is connected directly to output port 'mem_interface_addr_o[34]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[33]' is connected directly to output port 'mem_interface_addr_o[33]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[32]' is connected directly to output port 'mem_interface_addr_o[32]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[31]' is connected directly to output port 'mem_interface_addr_o[31]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[30]' is connected directly to output port 'mem_interface_addr_o[30]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[29]' is connected directly to output port 'mem_interface_addr_o[29]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[28]' is connected directly to output port 'mem_interface_addr_o[28]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[27]' is connected directly to output port 'mem_interface_addr_o[27]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[26]' is connected directly to output port 'mem_interface_addr_o[26]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[25]' is connected directly to output port 'mem_interface_addr_o[25]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[24]' is connected directly to output port 'mem_interface_addr_o[24]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[23]' is connected directly to output port 'mem_interface_addr_o[23]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[22]' is connected directly to output port 'mem_interface_addr_o[22]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[21]' is connected directly to output port 'mem_interface_addr_o[21]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[20]' is connected directly to output port 'mem_interface_addr_o[20]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[19]' is connected directly to output port 'mem_interface_addr_o[19]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[18]' is connected directly to output port 'mem_interface_addr_o[18]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[17]' is connected directly to output port 'mem_interface_addr_o[17]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[16]' is connected directly to output port 'mem_interface_addr_o[16]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[15]' is connected directly to output port 'mem_interface_addr_o[15]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[14]' is connected directly to output port 'mem_interface_addr_o[14]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[13]' is connected directly to output port 'mem_interface_addr_o[13]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[12]' is connected directly to output port 'mem_interface_addr_o[12]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[11]' is connected directly to output port 'mem_interface_addr_o[11]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[10]' is connected directly to output port 'mem_interface_addr_o[10]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[9]' is connected directly to output port 'mem_interface_addr_o[9]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[8]' is connected directly to output port 'mem_interface_addr_o[8]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[7]' is connected directly to output port 'mem_interface_addr_o[7]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[6]' is connected directly to output port 'mem_interface_addr_o[6]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[5]' is connected directly to output port 'mem_interface_addr_o[5]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[4]' is connected directly to output port 'mem_interface_addr_o[4]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[3]' is connected directly to output port 'mem_interface_addr_o[3]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[2]' is connected directly to output port 'mem_interface_addr_o[2]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[1]' is connected directly to output port 'mem_interface_addr_o[1]'. (LINT-29)
Warning: In design 'ysyx_210092_mem_interface', input port 'mem_interface_data_addr_i[0]' is connected directly to output port 'mem_interface_addr_o[0]'. (LINT-29)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rid[0]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rid[1]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rid[2]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rid[3]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rlast'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[0]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[1]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[2]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[3]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[4]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[5]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[6]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[7]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[8]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[9]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[10]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[11]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[12]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[13]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[14]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[15]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[16]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[17]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[18]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[19]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[20]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[21]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[22]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[23]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[24]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[25]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[26]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[27]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[28]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[29]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[30]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[31]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[32]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[33]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[34]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[35]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[36]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[37]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[38]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[39]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[40]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[41]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[42]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[43]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[44]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[45]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[46]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[47]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[48]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[49]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[50]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[51]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[52]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[53]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[54]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[55]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[56]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[57]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[58]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[59]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[60]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[61]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[62]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[63]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rresp[0]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rresp[1]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_rvalid'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_arready'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_bid[0]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_bid[1]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_bid[2]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_bid[3]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_bresp[0]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_bresp[1]'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_bvalid'. (LINT-31)
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to output port 'io_slave_wready'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[63]' is connected directly to output port 'axi_ar_addr_o[63]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[62]' is connected directly to output port 'axi_ar_addr_o[62]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[61]' is connected directly to output port 'axi_ar_addr_o[61]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[60]' is connected directly to output port 'axi_ar_addr_o[60]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[59]' is connected directly to output port 'axi_ar_addr_o[59]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[58]' is connected directly to output port 'axi_ar_addr_o[58]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[57]' is connected directly to output port 'axi_ar_addr_o[57]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[56]' is connected directly to output port 'axi_ar_addr_o[56]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[55]' is connected directly to output port 'axi_ar_addr_o[55]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[54]' is connected directly to output port 'axi_ar_addr_o[54]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[53]' is connected directly to output port 'axi_ar_addr_o[53]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[52]' is connected directly to output port 'axi_ar_addr_o[52]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[51]' is connected directly to output port 'axi_ar_addr_o[51]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[50]' is connected directly to output port 'axi_ar_addr_o[50]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[49]' is connected directly to output port 'axi_ar_addr_o[49]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[48]' is connected directly to output port 'axi_ar_addr_o[48]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[47]' is connected directly to output port 'axi_ar_addr_o[47]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[46]' is connected directly to output port 'axi_ar_addr_o[46]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[45]' is connected directly to output port 'axi_ar_addr_o[45]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[44]' is connected directly to output port 'axi_ar_addr_o[44]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[43]' is connected directly to output port 'axi_ar_addr_o[43]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[42]' is connected directly to output port 'axi_ar_addr_o[42]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[41]' is connected directly to output port 'axi_ar_addr_o[41]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[40]' is connected directly to output port 'axi_ar_addr_o[40]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[39]' is connected directly to output port 'axi_ar_addr_o[39]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[38]' is connected directly to output port 'axi_ar_addr_o[38]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[37]' is connected directly to output port 'axi_ar_addr_o[37]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[36]' is connected directly to output port 'axi_ar_addr_o[36]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[35]' is connected directly to output port 'axi_ar_addr_o[35]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[34]' is connected directly to output port 'axi_ar_addr_o[34]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[33]' is connected directly to output port 'axi_ar_addr_o[33]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[32]' is connected directly to output port 'axi_ar_addr_o[32]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[31]' is connected directly to output port 'axi_ar_addr_o[31]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[30]' is connected directly to output port 'axi_ar_addr_o[30]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[29]' is connected directly to output port 'axi_ar_addr_o[29]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[28]' is connected directly to output port 'axi_ar_addr_o[28]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[27]' is connected directly to output port 'axi_ar_addr_o[27]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[26]' is connected directly to output port 'axi_ar_addr_o[26]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[25]' is connected directly to output port 'axi_ar_addr_o[25]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[24]' is connected directly to output port 'axi_ar_addr_o[24]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[23]' is connected directly to output port 'axi_ar_addr_o[23]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[22]' is connected directly to output port 'axi_ar_addr_o[22]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[21]' is connected directly to output port 'axi_ar_addr_o[21]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[20]' is connected directly to output port 'axi_ar_addr_o[20]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[19]' is connected directly to output port 'axi_ar_addr_o[19]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[18]' is connected directly to output port 'axi_ar_addr_o[18]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[17]' is connected directly to output port 'axi_ar_addr_o[17]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[16]' is connected directly to output port 'axi_ar_addr_o[16]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[15]' is connected directly to output port 'axi_ar_addr_o[15]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[14]' is connected directly to output port 'axi_ar_addr_o[14]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[13]' is connected directly to output port 'axi_ar_addr_o[13]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[12]' is connected directly to output port 'axi_ar_addr_o[12]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[11]' is connected directly to output port 'axi_ar_addr_o[11]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[10]' is connected directly to output port 'axi_ar_addr_o[10]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[9]' is connected directly to output port 'axi_ar_addr_o[9]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[8]' is connected directly to output port 'axi_ar_addr_o[8]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[7]' is connected directly to output port 'axi_ar_addr_o[7]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[6]' is connected directly to output port 'axi_ar_addr_o[6]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[5]' is connected directly to output port 'axi_ar_addr_o[5]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[4]' is connected directly to output port 'axi_ar_addr_o[4]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[3]' is connected directly to output port 'axi_ar_addr_o[3]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[2]' is connected directly to output port 'axi_ar_addr_o[2]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[1]' is connected directly to output port 'axi_ar_addr_o[1]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_addr_o[0]' is connected directly to output port 'axi_ar_addr_o[0]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_id_o[3]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_id_o[2]' is connected directly to output port 'axi_ar_id_o[2]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_id_o[1]' is connected directly to output port 'axi_ar_id_o[1]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_id_o[0]' is connected directly to output port 'axi_ar_id_o[0]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_len_o[7]' is connected directly to output port 'axi_ar_size_o[2]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_len_o[7]' is connected directly to output port 'axi_aw_size_o[2]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_len_o[7]' is connected directly to output port 'axi_ar_len_o[7]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_len_o[7]' is connected directly to output port 'axi_ar_len_o[6]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_len_o[7]' is connected directly to output port 'axi_aw_len_o[6]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_len_o[7]' is connected directly to output port 'axi_ar_len_o[5]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_len_o[7]' is connected directly to output port 'axi_aw_len_o[5]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_len_o[7]' is connected directly to output port 'axi_ar_len_o[4]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_len_o[7]' is connected directly to output port 'axi_aw_len_o[4]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_len_o[7]' is connected directly to output port 'axi_ar_len_o[3]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_len_o[7]' is connected directly to output port 'axi_aw_len_o[3]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_len_o[7]' is connected directly to output port 'axi_ar_len_o[2]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_len_o[7]' is connected directly to output port 'axi_aw_len_o[2]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_len_o[7]' is connected directly to output port 'axi_ar_len_o[1]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_len_o[7]' is connected directly to output port 'axi_aw_len_o[1]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_len_o[7]' is connected directly to output port 'axi_ar_burst_o[1]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_len_o[7]' is connected directly to output port 'axi_aw_burst_o[1]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_len_o[0]' is connected directly to output port 'axi_ar_len_o[0]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_size_o[1]' is connected directly to output port 'axi_ar_size_o[1]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_size_o[0]' is connected directly to output port 'axi_ar_size_o[0]'. (LINT-31)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_burst_o[0]' is connected directly to output port 'axi_ar_burst_o[0]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[63]' is connected directly to output port 'mem_data_read[63]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[62]' is connected directly to output port 'mem_data_read[62]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[61]' is connected directly to output port 'mem_data_read[61]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[60]' is connected directly to output port 'mem_data_read[60]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[59]' is connected directly to output port 'mem_data_read[59]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[58]' is connected directly to output port 'mem_data_read[58]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[57]' is connected directly to output port 'mem_data_read[57]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[56]' is connected directly to output port 'mem_data_read[56]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[55]' is connected directly to output port 'mem_data_read[55]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[54]' is connected directly to output port 'mem_data_read[54]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[53]' is connected directly to output port 'mem_data_read[53]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[52]' is connected directly to output port 'mem_data_read[52]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[51]' is connected directly to output port 'mem_data_read[51]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[50]' is connected directly to output port 'mem_data_read[50]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[49]' is connected directly to output port 'mem_data_read[49]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[48]' is connected directly to output port 'mem_data_read[48]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[47]' is connected directly to output port 'mem_data_read[47]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[46]' is connected directly to output port 'mem_data_read[46]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[45]' is connected directly to output port 'mem_data_read[45]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[44]' is connected directly to output port 'mem_data_read[44]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[43]' is connected directly to output port 'mem_data_read[43]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[42]' is connected directly to output port 'mem_data_read[42]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[41]' is connected directly to output port 'mem_data_read[41]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[40]' is connected directly to output port 'mem_data_read[40]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[39]' is connected directly to output port 'mem_data_read[39]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[38]' is connected directly to output port 'mem_data_read[38]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[37]' is connected directly to output port 'mem_data_read[37]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[36]' is connected directly to output port 'mem_data_read[36]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[35]' is connected directly to output port 'mem_data_read[35]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[34]' is connected directly to output port 'mem_data_read[34]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[33]' is connected directly to output port 'mem_data_read[33]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[32]' is connected directly to output port 'mem_data_read[32]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[31]' is connected directly to output port 'mem_data_read[31]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[30]' is connected directly to output port 'mem_data_read[30]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[29]' is connected directly to output port 'mem_data_read[29]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[28]' is connected directly to output port 'mem_data_read[28]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[27]' is connected directly to output port 'mem_data_read[27]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[26]' is connected directly to output port 'mem_data_read[26]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[25]' is connected directly to output port 'mem_data_read[25]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[24]' is connected directly to output port 'mem_data_read[24]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[23]' is connected directly to output port 'mem_data_read[23]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[22]' is connected directly to output port 'mem_data_read[22]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[21]' is connected directly to output port 'mem_data_read[21]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[20]' is connected directly to output port 'mem_data_read[20]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[19]' is connected directly to output port 'mem_data_read[19]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[18]' is connected directly to output port 'mem_data_read[18]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[17]' is connected directly to output port 'mem_data_read[17]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[16]' is connected directly to output port 'mem_data_read[16]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[15]' is connected directly to output port 'mem_data_read[15]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[14]' is connected directly to output port 'mem_data_read[14]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[13]' is connected directly to output port 'mem_data_read[13]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[12]' is connected directly to output port 'mem_data_read[12]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[11]' is connected directly to output port 'mem_data_read[11]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[10]' is connected directly to output port 'mem_data_read[10]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[9]' is connected directly to output port 'mem_data_read[9]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[8]' is connected directly to output port 'mem_data_read[8]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[7]' is connected directly to output port 'mem_data_read[7]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[6]' is connected directly to output port 'mem_data_read[6]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[5]' is connected directly to output port 'mem_data_read[5]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[4]' is connected directly to output port 'mem_data_read[4]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[3]' is connected directly to output port 'mem_data_read[3]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[2]' is connected directly to output port 'mem_data_read[2]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[1]' is connected directly to output port 'mem_data_read[1]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_data_read[0]' is connected directly to output port 'mem_data_read[0]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_resp[1]' is connected directly to output port 'mem_resp[1]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'if_resp[0]' is connected directly to output port 'mem_resp[0]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'rw_id[3]' is connected directly to output port 'rw_id[0]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'rw_id[3]' is connected directly to output port 'rw_id[1]'. (LINT-31)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'rw_id[3]' is connected directly to output port 'rw_id[2]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[63]' is connected directly to output port 'if_top_if_addr_o[63]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[62]' is connected directly to output port 'if_top_if_addr_o[62]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[61]' is connected directly to output port 'if_top_if_addr_o[61]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[60]' is connected directly to output port 'if_top_if_addr_o[60]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[59]' is connected directly to output port 'if_top_if_addr_o[59]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[58]' is connected directly to output port 'if_top_if_addr_o[58]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[57]' is connected directly to output port 'if_top_if_addr_o[57]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[56]' is connected directly to output port 'if_top_if_addr_o[56]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[55]' is connected directly to output port 'if_top_if_addr_o[55]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[54]' is connected directly to output port 'if_top_if_addr_o[54]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[53]' is connected directly to output port 'if_top_if_addr_o[53]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[52]' is connected directly to output port 'if_top_if_addr_o[52]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[51]' is connected directly to output port 'if_top_if_addr_o[51]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[50]' is connected directly to output port 'if_top_if_addr_o[50]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[49]' is connected directly to output port 'if_top_if_addr_o[49]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[48]' is connected directly to output port 'if_top_if_addr_o[48]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[47]' is connected directly to output port 'if_top_if_addr_o[47]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[46]' is connected directly to output port 'if_top_if_addr_o[46]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[45]' is connected directly to output port 'if_top_if_addr_o[45]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[44]' is connected directly to output port 'if_top_if_addr_o[44]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[43]' is connected directly to output port 'if_top_if_addr_o[43]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[42]' is connected directly to output port 'if_top_if_addr_o[42]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[41]' is connected directly to output port 'if_top_if_addr_o[41]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[40]' is connected directly to output port 'if_top_if_addr_o[40]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[39]' is connected directly to output port 'if_top_if_addr_o[39]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[38]' is connected directly to output port 'if_top_if_addr_o[38]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[37]' is connected directly to output port 'if_top_if_addr_o[37]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[36]' is connected directly to output port 'if_top_if_addr_o[36]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[35]' is connected directly to output port 'if_top_if_addr_o[35]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[34]' is connected directly to output port 'if_top_if_addr_o[34]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[33]' is connected directly to output port 'if_top_if_addr_o[33]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[32]' is connected directly to output port 'if_top_if_addr_o[32]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[31]' is connected directly to output port 'if_top_if_addr_o[31]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[30]' is connected directly to output port 'if_top_if_addr_o[30]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[29]' is connected directly to output port 'if_top_if_addr_o[29]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[28]' is connected directly to output port 'if_top_if_addr_o[28]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[27]' is connected directly to output port 'if_top_if_addr_o[27]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[26]' is connected directly to output port 'if_top_if_addr_o[26]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[25]' is connected directly to output port 'if_top_if_addr_o[25]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[24]' is connected directly to output port 'if_top_if_addr_o[24]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[23]' is connected directly to output port 'if_top_if_addr_o[23]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[22]' is connected directly to output port 'if_top_if_addr_o[22]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[21]' is connected directly to output port 'if_top_if_addr_o[21]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[20]' is connected directly to output port 'if_top_if_addr_o[20]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[19]' is connected directly to output port 'if_top_if_addr_o[19]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[18]' is connected directly to output port 'if_top_if_addr_o[18]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[17]' is connected directly to output port 'if_top_if_addr_o[17]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[16]' is connected directly to output port 'if_top_if_addr_o[16]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[15]' is connected directly to output port 'if_top_if_addr_o[15]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[14]' is connected directly to output port 'if_top_if_addr_o[14]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[13]' is connected directly to output port 'if_top_if_addr_o[13]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[12]' is connected directly to output port 'if_top_if_addr_o[12]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[11]' is connected directly to output port 'if_top_if_addr_o[11]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[10]' is connected directly to output port 'if_top_if_addr_o[10]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[9]' is connected directly to output port 'if_top_if_addr_o[9]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[8]' is connected directly to output port 'if_top_if_addr_o[8]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[7]' is connected directly to output port 'if_top_if_addr_o[7]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[6]' is connected directly to output port 'if_top_if_addr_o[6]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[5]' is connected directly to output port 'if_top_if_addr_o[5]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[4]' is connected directly to output port 'if_top_if_addr_o[4]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[3]' is connected directly to output port 'if_top_if_addr_o[3]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[2]' is connected directly to output port 'if_top_if_addr_o[2]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[1]' is connected directly to output port 'if_top_if_addr_o[1]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_inst_addr_o[0]' is connected directly to output port 'if_top_if_addr_o[0]'. (LINT-31)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_if_size_o[0]' is connected directly to output port 'if_top_if_req_o'. (LINT-31)
Warning: In design 'ysyx_210092_id_top', output port 'id_top_rs2_index_o[4]' is connected directly to output port 'id_top_csr_index_o[4]'. (LINT-31)
Warning: In design 'ysyx_210092_id_top', output port 'id_top_rs2_index_o[3]' is connected directly to output port 'id_top_csr_index_o[3]'. (LINT-31)
Warning: In design 'ysyx_210092_id_top', output port 'id_top_rs2_index_o[2]' is connected directly to output port 'id_top_csr_index_o[2]'. (LINT-31)
Warning: In design 'ysyx_210092_id_top', output port 'id_top_rs2_index_o[1]' is connected directly to output port 'id_top_csr_index_o[1]'. (LINT-31)
Warning: In design 'ysyx_210092_id_top', output port 'id_top_rs2_index_o[0]' is connected directly to output port 'id_top_csr_index_o[0]'. (LINT-31)
Warning: In design 'ysyx_210092_id_control', output port 'id_control_inst_load_o' is connected directly to output port 'id_control_mem_read_o'. (LINT-31)
Warning: In design 'ysyx_210092_id_immgen', output port 'id_immgen_imm_data_o[63]' is connected directly to output port 'id_immgen_imm_data_o[31]'. (LINT-31)
Warning: In design 'ysyx_210092_id_immgen', output port 'id_immgen_imm_data_o[63]' is connected directly to output port 'id_immgen_imm_data_o[32]'. (LINT-31)
Warning: In design 'ysyx_210092_id_immgen', output port 'id_immgen_imm_data_o[63]' is connected directly to output port 'id_immgen_imm_data_o[33]'. (LINT-31)
Warning: In design 'ysyx_210092_id_immgen', output port 'id_immgen_imm_data_o[63]' is connected directly to output port 'id_immgen_imm_data_o[34]'. (LINT-31)
Warning: In design 'ysyx_210092_id_immgen', output port 'id_immgen_imm_data_o[63]' is connected directly to output port 'id_immgen_imm_data_o[35]'. (LINT-31)
Warning: In design 'ysyx_210092_id_immgen', output port 'id_immgen_imm_data_o[63]' is connected directly to output port 'id_immgen_imm_data_o[36]'. (LINT-31)
Warning: In design 'ysyx_210092_id_immgen', output port 'id_immgen_imm_data_o[63]' is connected directly to output port 'id_immgen_imm_data_o[37]'. (LINT-31)
Warning: In design 'ysyx_210092_id_immgen', output port 'id_immgen_imm_data_o[63]' is connected directly to output port 'id_immgen_imm_data_o[38]'. (LINT-31)
Warning: In design 'ysyx_210092_id_immgen', output port 'id_immgen_imm_data_o[63]' is connected directly to output port 'id_immgen_imm_data_o[39]'. (LINT-31)
Warning: In design 'ysyx_210092_id_immgen', output port 'id_immgen_imm_data_o[63]' is connected directly to output port 'id_immgen_imm_data_o[40]'. (LINT-31)
Warning: In design 'ysyx_210092_id_immgen', output port 'id_immgen_imm_data_o[63]' is connected directly to output port 'id_immgen_imm_data_o[41]'. (LINT-31)
Warning: In design 'ysyx_210092_id_immgen', output port 'id_immgen_imm_data_o[63]' is connected directly to output port 'id_immgen_imm_data_o[42]'. (LINT-31)
Warning: In design 'ysyx_210092_id_immgen', output port 'id_immgen_imm_data_o[63]' is connected directly to output port 'id_immgen_imm_data_o[43]'. (LINT-31)
Warning: In design 'ysyx_210092_id_immgen', output port 'id_immgen_imm_data_o[63]' is connected directly to output port 'id_immgen_imm_data_o[44]'. (LINT-31)
Warning: In design 'ysyx_210092_id_immgen', output port 'id_immgen_imm_data_o[63]' is connected directly to output port 'id_immgen_imm_data_o[45]'. (LINT-31)
Warning: In design 'ysyx_210092_id_immgen', output port 'id_immgen_imm_data_o[63]' is connected directly to output port 'id_immgen_imm_data_o[46]'. (LINT-31)
Warning: In design 'ysyx_210092_id_immgen', output port 'id_immgen_imm_data_o[63]' is connected directly to output port 'id_immgen_imm_data_o[47]'. (LINT-31)
Warning: In design 'ysyx_210092_id_immgen', output port 'id_immgen_imm_data_o[63]' is connected directly to output port 'id_immgen_imm_data_o[48]'. (LINT-31)
Warning: In design 'ysyx_210092_id_immgen', output port 'id_immgen_imm_data_o[63]' is connected directly to output port 'id_immgen_imm_data_o[49]'. (LINT-31)
Warning: In design 'ysyx_210092_id_immgen', output port 'id_immgen_imm_data_o[63]' is connected directly to output port 'id_immgen_imm_data_o[50]'. (LINT-31)
Warning: In design 'ysyx_210092_id_immgen', output port 'id_immgen_imm_data_o[63]' is connected directly to output port 'id_immgen_imm_data_o[51]'. (LINT-31)
Warning: In design 'ysyx_210092_id_immgen', output port 'id_immgen_imm_data_o[63]' is connected directly to output port 'id_immgen_imm_data_o[52]'. (LINT-31)
Warning: In design 'ysyx_210092_id_immgen', output port 'id_immgen_imm_data_o[63]' is connected directly to output port 'id_immgen_imm_data_o[53]'. (LINT-31)
Warning: In design 'ysyx_210092_id_immgen', output port 'id_immgen_imm_data_o[63]' is connected directly to output port 'id_immgen_imm_data_o[54]'. (LINT-31)
Warning: In design 'ysyx_210092_id_immgen', output port 'id_immgen_imm_data_o[63]' is connected directly to output port 'id_immgen_imm_data_o[55]'. (LINT-31)
Warning: In design 'ysyx_210092_id_immgen', output port 'id_immgen_imm_data_o[63]' is connected directly to output port 'id_immgen_imm_data_o[56]'. (LINT-31)
Warning: In design 'ysyx_210092_id_immgen', output port 'id_immgen_imm_data_o[63]' is connected directly to output port 'id_immgen_imm_data_o[57]'. (LINT-31)
Warning: In design 'ysyx_210092_id_immgen', output port 'id_immgen_imm_data_o[63]' is connected directly to output port 'id_immgen_imm_data_o[58]'. (LINT-31)
Warning: In design 'ysyx_210092_id_immgen', output port 'id_immgen_imm_data_o[63]' is connected directly to output port 'id_immgen_imm_data_o[59]'. (LINT-31)
Warning: In design 'ysyx_210092_id_immgen', output port 'id_immgen_imm_data_o[63]' is connected directly to output port 'id_immgen_imm_data_o[60]'. (LINT-31)
Warning: In design 'ysyx_210092_id_immgen', output port 'id_immgen_imm_data_o[63]' is connected directly to output port 'id_immgen_imm_data_o[61]'. (LINT-31)
Warning: In design 'ysyx_210092_id_immgen', output port 'id_immgen_imm_data_o[63]' is connected directly to output port 'id_immgen_imm_data_o[62]'. (LINT-31)
Warning: In design 'ysyx_210092_mem_clint', output port 'mem_clint_clint_resp_o[1]' is connected directly to output port 'mem_clint_clint_resp_o[0]'. (LINT-31)
Warning: In design 'ysyx_210092_id_top', the same net is connected to more than one pin on submodule 'my_id_control'. (LINT-33)
   Net 'id_top_csr_index_o[11]' is connected to pins 'id_control_inst_i[31]', 'id_control_funct7_i[6]''.
Warning: In design 'ysyx_210092_id_top', the same net is connected to more than one pin on submodule 'my_id_control'. (LINT-33)
   Net 'id_top_csr_index_o[10]' is connected to pins 'id_control_inst_i[30]', 'id_control_funct7_i[5]''.
Warning: In design 'ysyx_210092_id_top', the same net is connected to more than one pin on submodule 'my_id_control'. (LINT-33)
   Net 'id_top_csr_index_o[9]' is connected to pins 'id_control_inst_i[29]', 'id_control_funct7_i[4]''.
Warning: In design 'ysyx_210092_id_top', the same net is connected to more than one pin on submodule 'my_id_control'. (LINT-33)
   Net 'id_top_csr_index_o[8]' is connected to pins 'id_control_inst_i[28]', 'id_control_funct7_i[3]''.
Warning: In design 'ysyx_210092_id_top', the same net is connected to more than one pin on submodule 'my_id_control'. (LINT-33)
   Net 'id_top_csr_index_o[7]' is connected to pins 'id_control_inst_i[27]', 'id_control_funct7_i[2]''.
Warning: In design 'ysyx_210092_id_top', the same net is connected to more than one pin on submodule 'my_id_control'. (LINT-33)
   Net 'id_top_csr_index_o[6]' is connected to pins 'id_control_inst_i[26]', 'id_control_funct7_i[1]''.
Warning: In design 'ysyx_210092_id_top', the same net is connected to more than one pin on submodule 'my_id_control'. (LINT-33)
   Net 'id_top_csr_index_o[5]' is connected to pins 'id_control_inst_i[25]', 'id_control_funct7_i[0]''.
Warning: In design 'ysyx_210092_id_top', the same net is connected to more than one pin on submodule 'my_id_control'. (LINT-33)
   Net 'id_top_inst_i_14' is connected to pins 'id_control_inst_i[14]', 'id_control_funct3_i[2]''.
Warning: In design 'ysyx_210092_id_top', the same net is connected to more than one pin on submodule 'my_id_control'. (LINT-33)
   Net 'id_top_inst_i_13' is connected to pins 'id_control_inst_i[13]', 'id_control_funct3_i[1]''.
Warning: In design 'ysyx_210092_id_top', the same net is connected to more than one pin on submodule 'my_id_control'. (LINT-33)
   Net 'id_top_inst_i_12' is connected to pins 'id_control_inst_i[12]', 'id_control_funct3_i[0]''.
Warning: In design 'ysyx_210092_id_top', the same net is connected to more than one pin on submodule 'my_id_control'. (LINT-33)
   Net 'id_top_inst_i[6]' is connected to pins 'id_control_inst_i[6]', 'id_control_opcode_i[6]''.
Warning: In design 'ysyx_210092_id_top', the same net is connected to more than one pin on submodule 'my_id_control'. (LINT-33)
   Net 'id_top_inst_i[5]' is connected to pins 'id_control_inst_i[5]', 'id_control_opcode_i[5]''.
Warning: In design 'ysyx_210092_id_top', the same net is connected to more than one pin on submodule 'my_id_control'. (LINT-33)
   Net 'id_top_inst_i[4]' is connected to pins 'id_control_inst_i[4]', 'id_control_opcode_i[4]''.
Warning: In design 'ysyx_210092_id_top', the same net is connected to more than one pin on submodule 'my_id_control'. (LINT-33)
   Net 'id_top_inst_i[3]' is connected to pins 'id_control_inst_i[3]', 'id_control_opcode_i[3]''.
Warning: In design 'ysyx_210092_id_top', the same net is connected to more than one pin on submodule 'my_id_control'. (LINT-33)
   Net 'id_top_inst_i[2]' is connected to pins 'id_control_inst_i[2]', 'id_control_opcode_i[2]''.
Warning: In design 'ysyx_210092_id_top', the same net is connected to more than one pin on submodule 'my_id_control'. (LINT-33)
   Net 'id_top_inst_i[1]' is connected to pins 'id_control_inst_i[1]', 'id_control_opcode_i[1]''.
Warning: In design 'ysyx_210092_id_top', the same net is connected to more than one pin on submodule 'my_id_control'. (LINT-33)
   Net 'id_top_inst_i[0]' is connected to pins 'id_control_inst_i[0]', 'id_control_opcode_i[0]''.
Warning: In design 'ysyx_210092', output port 'io_slave_awready' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_wready' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_bvalid' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_bresp[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_bresp[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_bid[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_bid[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_bid[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_bid[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_arready' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rvalid' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rresp[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rresp[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[63]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[62]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[61]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[60]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[59]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[58]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[57]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[56]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[55]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[54]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[53]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[52]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[51]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[50]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[49]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[48]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[47]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[46]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[45]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[44]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[43]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[42]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[41]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[40]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[39]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[38]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[37]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[36]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[35]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[34]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[33]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[32]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rdata[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rlast' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rid[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rid[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rid[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092', output port 'io_slave_rid[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_len_o[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_len_o[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_len_o[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_len_o[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_len_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_len_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_len_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_size_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_burst_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_aw_burst_o[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_ar_len_o[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_ar_len_o[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_ar_len_o[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_ar_len_o[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_ar_len_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_ar_len_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_ar_len_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_ar_size_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_ar_burst_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092_axi_rw', output port 'axi_ar_burst_o[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'rw_id[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'rw_id[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'rw_id[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092_if_mem_arbiter', output port 'rw_id[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_if_size_o[1]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_if_size_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092_if_top', output port 'if_top_if_req_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092_mem_clint', output port 'mem_clint_clint_ready_o' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210092_mem_clint', output port 'mem_clint_clint_resp_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210092_mem_clint', output port 'mem_clint_clint_resp_o[0]' is connected directly to 'logic 0'. (LINT-52)
1
