#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Aug 18 03:04:36 2022
# Process ID: 4720
# Current directory: C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2980 C:\Users\Cipla 1\Downloads\Group32Nanoprocessor\Lab9Dummy2\Lab9Dummy2.xpr
# Log file: C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/vivado.log
# Journal file: C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:37 ; elapsed = 00:00:43 . Memory (MB): peak = 878.742 ; gain = 168.605
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/imports/UOM_CS1050/Lab5/Lab5.srcs/sources_1/new/D_FF.vhd}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/imports/UOM_CS1050/Lab5/Lab5.srcs/sources_1/new/D_FF.vhd}}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/imports/UOM_CS1050/Lab3/Lab3.srcs/sources_1/new/HA.vhd}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/imports/UOM_CS1050/Lab3/Lab3.srcs/sources_1/new/HA.vhd}}
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Nanoprocessor_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Nanoprocessor_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/new/AU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/imports/UOM_CS1050/Lab4/Lab4.srcs/sources_1/new/Decoder_2_to_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder_2_to_4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/imports/UOM_CS1050/Lab4/Lab4.srcs/sources_1/new/Decoder_3_to_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder_3_to_8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/imports/UOM_CS1050/Lab3/Lab3.srcs/sources_1/new/FA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/imports/From Chinthani/Ins_Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Ins_Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/imports/new/LUT_16_7.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SevenSeg_LUT_16_7
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/new/Mux_2_to_1_3Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_2_to_1_3Bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/new/Mux_2_to_1_4Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_2_to_1_4Bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/imports/From Chinthani/Mux_8_to_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_8_to_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/new/Mux_8way_4bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_8way_4bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/new/Nanoprocessor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Nanoprocessor
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/new/PC_3Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC_3Bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/new/Program_ROM_LUT_8_12.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Program_ROM_LUT_8_12
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/new/RCA_3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RCA_3
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/imports/UOM_CS1050/Lab3/Lab3.srcs/sources_1/new/RCA_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RCA_4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/imports/UOM_CS1050/Lab6/Lab6.srcs/sources_1/new/Reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Reg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/imports/From Chinthani/Reg_Bank.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Reg_Bank
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/imports/UOM_CS1050/Lab5/Lab5.srcs/sources_1/new/Slow_Clk.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Slow_Clk
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sim_1/new/Nanoprocessor_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Nanoprocessor_TB
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0093d9cb140d490699bfbcb1a3fdea35 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Nanoprocessor_TB_behav xil_defaultlib.Nanoprocessor_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.SevenSeg_LUT_16_7 [sevenseg_lut_16_7_default]
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_Bank [reg_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8_to_1 [mux_8_to_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8way_4bit [mux_8way_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.RCA_4 [rca_4_default]
Compiling architecture behavioral of entity xil_defaultlib.AU [au_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_to_1_4Bit [mux_2_to_1_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_ROM_LUT_8_12 [program_rom_lut_8_12_default]
Compiling architecture behavioral of entity xil_defaultlib.PC_3Bit [pc_3bit_default]
Compiling architecture behavioral of entity xil_defaultlib.RCA_3 [rca_3_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_to_1_3Bit [mux_2_to_1_3bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Ins_Decoder [ins_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Nanoprocessor [nanoprocessor_default]
Compiling architecture behavioral of entity xil_defaultlib.nanoprocessor_tb
Built simulation snapshot Nanoprocessor_TB_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Cipla -notrace
couldn't read file "C:/Users/Cipla": permission denied
INFO: [Common 17-206] Exiting Webtalk at Thu Aug 18 03:09:16 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 915.102 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Nanoprocessor_TB_behav -key {Behavioral:sim_1:Functional:Nanoprocessor_TB} -tclbatch {Nanoprocessor_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Nanoprocessor_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 921.484 ; gain = 6.383
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Nanoprocessor_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 921.484 ; gain = 6.383
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.runs/synth_1

launch_runs impl_1 -jobs 4
[Thu Aug 18 03:10:08 2022] Launched synth_1...
Run output will be captured here: C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.runs/synth_1/runme.log
[Thu Aug 18 03:10:08 2022] Launched impl_1...
Run output will be captured here: C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1 -jobs 4
[Thu Aug 18 03:11:14 2022] Launched impl_1...
Run output will be captured here: C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.runs/impl_1/runme.log
archive_project {C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2.xpr.zip} -temp_dir {C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/.Xil/Vivado-4720-DESKTOP-0PFKP0U} -force -include_local_ip_cache
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/.Xil/Vivado-4720-DESKTOP-0PFKP0U' for archiving project
Scanning sources...
Finished scanning sources
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [ProjectBase 1-495] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience any problem with archiving the project, please consider setting environment variable $TEMP to a shorter path.
Current project path is 'C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/.Xil/Vivado-4720-DESKTOP-0PFKP0U/PrjAr/_X_'.
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
