set tool_name "ModelSim-Altera (VHDL)"
set corner_file_list {
	{{"Slow Model"} {REG0.vho REG0_vhd.sdo}}
	{{"Fast Model"} {REG0_fast.vho REG0_vhd_fast.sdo}}
}
