
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.036053                       # Number of seconds simulated
sim_ticks                                 36053379648                       # Number of ticks simulated
final_tick                               563019742833                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  59830                       # Simulator instruction rate (inst/s)
host_op_rate                                    75492                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 980010                       # Simulator tick rate (ticks/s)
host_mem_usage                               16901672                       # Number of bytes of host memory used
host_seconds                                 36788.77                       # Real time elapsed on the host
sim_insts                                  2201087357                       # Number of instructions simulated
sim_ops                                    2777273238                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1543168                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       244224                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1791104                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3712                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       740864                       # Number of bytes written to this memory
system.physmem.bytes_written::total            740864                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        12056                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1908                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 13993                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            5788                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 5788                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        49704                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     42802312                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        53254                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      6773956                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                49679226                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        49704                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        53254                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             102958                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          20549086                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               20549086                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          20549086                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        49704                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     42802312                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        53254                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      6773956                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               70228312                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                86458945                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31096659                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25272785                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2122750                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13022235                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12129867                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3281072                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        89893                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31213105                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             172494302                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31096659                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15410939                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37930500                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       11401142                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6457648                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         15285771                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       911595                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84832352                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.511738                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.305266                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        46901852     55.29%     55.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3338976      3.94%     59.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2683467      3.16%     62.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         6550593      7.72%     70.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1764078      2.08%     72.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2282287      2.69%     74.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1655491      1.95%     76.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          926644      1.09%     77.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18728964     22.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84832352                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.359670                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.995101                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        32652251                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6266697                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         36480207                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       244273                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       9188922                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5312349                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        42533                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     206216356                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        83256                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       9188922                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35038564                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1335538                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1414622                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34281863                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      3572841                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     198950540                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        29535                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1481606                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents      1110618                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         1078                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    278586010                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    928791056                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    928791056                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695504                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       107890461                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        40814                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        23016                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          9794061                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18537151                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9449705                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       146606                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2892656                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         188134552                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        39314                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        149433647                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       292416                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     65030561                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    198613139                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         6246                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84832352                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.761517                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.887988                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29483385     34.75%     34.75% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18292861     21.56%     56.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11868263     13.99%     70.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8856358     10.44%     80.75% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7646475      9.01%     89.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3940360      4.64%     94.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3388561      3.99%     98.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       632592      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       723497      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84832352                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         874865     71.10%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             7      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        177630     14.44%     85.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       178008     14.47%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124500435     83.31%     83.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2126833      1.42%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14832913      9.93%     94.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7956932      5.32%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     149433647                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.728377                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1230510                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008234                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    385222570                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    253205056                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    145622066                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     150664157                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       558442                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7303183                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2923                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          631                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2423929                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       9188922                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         541347                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        80925                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    188173866                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       411876                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18537151                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9449705                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        22780                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         72745                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          631                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1270825                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1191404                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2462229                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    147051745                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13916981                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2381900                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21660467                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20743462                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7743486                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.700827                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             145718835                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            145622066                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         94880445                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        267885393                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.684291                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354183                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809435                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     65365162                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2127463                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75643430                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.623531                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.139673                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29405096     38.87%     38.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20967187     27.72%     66.59% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8537585     11.29%     77.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4795771      6.34%     84.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3913218      5.17%     89.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1585421      2.10%     91.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1882419      2.49%     93.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       948590      1.25%     95.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3608143      4.77%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75643430                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809435                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259741                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233968                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645481                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655596                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3608143                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           260209884                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          385543950                       # The number of ROB writes
system.switch_cpus0.timesIdled                  41188                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1626593                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809435                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.864589                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.864589                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.156618                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.156618                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       661533860                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      201268599                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      190296914                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                86458945                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        32094553                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     26163506                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2141493                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13608360                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12547000                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3460276                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        95150                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     32104743                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             176260302                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           32094553                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     16007276                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             39158503                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11380375                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5206714                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         15848576                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1038357                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     85682409                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.549119                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.295468                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        46523906     54.30%     54.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2592428      3.03%     57.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4845303      5.65%     62.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         4823143      5.63%     68.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2996150      3.50%     72.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2383927      2.78%     74.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1490372      1.74%     76.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1401730      1.64%     78.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18625450     21.74%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     85682409                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.371211                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.038659                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        33473109                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5148032                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         37618461                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       230598                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9212205                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5432354                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          266                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     211473726                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1384                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9212205                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        35903430                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1004930                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       816593                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         35372255                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3372992                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     203919430                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           24                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1402858                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1032642                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    286339677                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    951337819                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    951337819                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    177189613                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       109150026                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36336                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17448                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9391098                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18854534                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9636669                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       121577                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3278371                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         192263835                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34896                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        153202628                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       302056                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     64957808                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    198665110                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     85682409                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.788029                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.897967                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29136501     34.01%     34.01% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18699270     21.82%     55.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12339587     14.40%     70.23% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8094823      9.45%     79.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8535825      9.96%     89.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4118991      4.81%     94.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3258346      3.80%     98.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       741144      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       757922      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     85682409                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         954830     72.54%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        180764     13.73%     86.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       180644     13.72%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    128142490     83.64%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2057912      1.34%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17447      0.01%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14822656      9.68%     94.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8162123      5.33%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     153202628                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.771970                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1316238                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008591                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    393705956                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    257256897                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    149695613                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     154518866                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       479035                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7303364                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2157                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          358                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2319019                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9212205                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         511311                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        91328                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    192298731                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       386044                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18854534                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9636669                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17448                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         71857                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          358                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1339813                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1188945                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2528758                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    151174385                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14144533                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2028240                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            22112222                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        21438169                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7967689                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.748511                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             149742379                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            149695613                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         95409158                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        273788728                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.731407                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348477                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    103194694                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    127063387                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     65235823                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34896                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2167421                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     76470204                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.661606                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.151302                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     28784692     37.64%     37.64% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21526015     28.15%     65.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8946372     11.70%     77.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4462530      5.84%     83.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4445843      5.81%     89.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1798818      2.35%     91.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1800802      2.35%     93.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       966292      1.26%     95.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3738840      4.89%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     76470204                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    103194694                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     127063387                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18868820                       # Number of memory references committed
system.switch_cpus1.commit.loads             11551170                       # Number of loads committed
system.switch_cpus1.commit.membars              17448                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18340282                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        114474439                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2620773                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3738840                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           265030574                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          393816526                       # The number of ROB writes
system.switch_cpus1.timesIdled                  31201                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 776536                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          103194694                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            127063387                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    103194694                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.837824                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.837824                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.193569                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.193569                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       679095811                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      207939115                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      194275769                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34896                       # number of misc regfile writes
system.l20.replacements                         12070                       # number of replacements
system.l20.tagsinuse                            32768                       # Cycle average of tags in use
system.l20.total_refs                          911063                       # Total number of references to valid blocks.
system.l20.sampled_refs                         44838                       # Sample count of references to valid blocks.
system.l20.avg_refs                         20.318993                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks         6862.969844                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    13.051176                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5052.413448                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst            73.826223                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         20765.739310                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.209441                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000398                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.154187                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.002253                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.633720                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        60388                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  60388                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           23943                       # number of Writeback hits
system.l20.Writeback_hits::total                23943                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        60388                       # number of demand (read+write) hits
system.l20.demand_hits::total                   60388                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        60388                       # number of overall hits
system.l20.overall_hits::total                  60388                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        12056                       # number of ReadReq misses
system.l20.ReadReq_misses::total                12070                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        12056                       # number of demand (read+write) misses
system.l20.demand_misses::total                 12070                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        12056                       # number of overall misses
system.l20.overall_misses::total                12070                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1401320                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1159847402                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1161248722                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1401320                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1159847402                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1161248722                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1401320                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1159847402                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1161248722                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        72444                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              72458                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        23943                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            23943                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        72444                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               72458                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        72444                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              72458                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.166418                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.166579                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.166418                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.166579                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.166418                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.166579                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 100094.285714                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 96204.993530                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 96209.504722                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 100094.285714                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 96204.993530                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 96209.504722                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 100094.285714                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 96204.993530                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 96209.504722                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                3974                       # number of writebacks
system.l20.writebacks::total                     3974                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        12056                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           12070                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        12056                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            12070                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        12056                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           12070                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1296380                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1069816030                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1071112410                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1296380                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1069816030                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1071112410                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1296380                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1069816030                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1071112410                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.166418                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.166579                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.166418                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.166579                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.166418                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.166579                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 92598.571429                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 88737.228766                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 88741.707539                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 92598.571429                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 88737.228766                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 88741.707539                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 92598.571429                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 88737.228766                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 88741.707539                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1923                       # number of replacements
system.l21.tagsinuse                            32768                       # Cycle average of tags in use
system.l21.total_refs                          468117                       # Total number of references to valid blocks.
system.l21.sampled_refs                         34691                       # Sample count of references to valid blocks.
system.l21.avg_refs                         13.493903                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks         7123.591566                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    14.997321                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   975.750729                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst           108.088792                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         24545.571592                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.217395                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000458                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.029778                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.003299                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.749071                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        38069                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  38069                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           11529                       # number of Writeback hits
system.l21.Writeback_hits::total                11529                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        38069                       # number of demand (read+write) hits
system.l21.demand_hits::total                   38069                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        38069                       # number of overall hits
system.l21.overall_hits::total                  38069                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1908                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1923                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1908                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1923                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1908                       # number of overall misses
system.l21.overall_misses::total                 1923                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1001108                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    186006966                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      187008074                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1001108                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    186006966                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       187008074                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1001108                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    186006966                       # number of overall miss cycles
system.l21.overall_miss_latency::total      187008074                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        39977                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              39992                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        11529                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            11529                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        39977                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               39992                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        39977                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              39992                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.047727                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.048085                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.047727                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.048085                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.047727                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.048085                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 66740.533333                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 97487.927673                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 97248.088404                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 66740.533333                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 97487.927673                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 97248.088404                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 66740.533333                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 97487.927673                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 97248.088404                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                1814                       # number of writebacks
system.l21.writebacks::total                     1814                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1908                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1923                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1908                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1923                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1908                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1923                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst       884689                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    171287896                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    172172585                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst       884689                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    171287896                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    172172585                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst       884689                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    171287896                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    172172585                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.047727                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.048085                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.047727                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.048085                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.047727                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.048085                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 58979.266667                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 89773.530398                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 89533.325533                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 58979.266667                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 89773.530398                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 89533.325533                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 58979.266667                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 89773.530398                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 89533.325533                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               496.995303                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015293371                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2042843.804829                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.995303                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022428                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.796467                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15285754                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15285754                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15285754                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15285754                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15285754                       # number of overall hits
system.cpu0.icache.overall_hits::total       15285754                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1855442                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1855442                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1855442                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1855442                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1855442                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1855442                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15285771                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15285771                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15285771                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15285771                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15285771                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15285771                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 109143.647059                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 109143.647059                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 109143.647059                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 109143.647059                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 109143.647059                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 109143.647059                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1450660                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1450660                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1450660                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1450660                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1450660                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1450660                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 103618.571429                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 103618.571429                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 103618.571429                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 103618.571429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 103618.571429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 103618.571429                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 72444                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               180566228                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 72700                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2483.717029                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.515217                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.484783                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.900450                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.099550                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10574085                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10574085                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        22420                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        22420                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17566790                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17566790                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17566790                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17566790                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       154930                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       154930                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       154930                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        154930                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       154930                       # number of overall misses
system.cpu0.dcache.overall_misses::total       154930                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   5748782815                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   5748782815                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   5748782815                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   5748782815                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   5748782815                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   5748782815                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10729015                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10729015                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        22420                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        22420                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17721720                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17721720                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17721720                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17721720                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014440                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014440                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008742                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008742                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008742                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008742                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 37105.678790                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 37105.678790                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 37105.678790                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 37105.678790                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 37105.678790                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 37105.678790                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        23943                       # number of writebacks
system.cpu0.dcache.writebacks::total            23943                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        82486                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        82486                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        82486                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        82486                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        82486                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        82486                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        72444                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        72444                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        72444                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        72444                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        72444                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        72444                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1636455189                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1636455189                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1636455189                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1636455189                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1636455189                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1636455189                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006752                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006752                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004088                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004088                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004088                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004088                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 22589.243954                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 22589.243954                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 22589.243954                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 22589.243954                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 22589.243954                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 22589.243954                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               463.997318                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1013748867                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   464                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2184803.592672                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.997318                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024034                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.743585                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15848558                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15848558                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15848558                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15848558                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15848558                       # number of overall hits
system.cpu1.icache.overall_hits::total       15848558                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1300531                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1300531                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1300531                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1300531                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1300531                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1300531                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15848576                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15848576                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15848576                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15848576                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15848576                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15848576                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 72251.722222                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 72251.722222                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 72251.722222                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 72251.722222                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 72251.722222                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 72251.722222                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1017778                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1017778                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1017778                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1017778                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1017778                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1017778                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 67851.866667                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 67851.866667                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 67851.866667                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 67851.866667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 67851.866667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 67851.866667                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 39977                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               169439262                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 40233                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4211.449855                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.779292                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.220708                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.905388                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.094612                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10793353                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10793353                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7283315                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7283315                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17448                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17448                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17448                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17448                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     18076668                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18076668                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     18076668                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18076668                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       103259                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       103259                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       103259                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        103259                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       103259                       # number of overall misses
system.cpu1.dcache.overall_misses::total       103259                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   3073999211                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   3073999211                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   3073999211                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   3073999211                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   3073999211                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   3073999211                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10896612                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10896612                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7283315                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7283315                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17448                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17448                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17448                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17448                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     18179927                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     18179927                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     18179927                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     18179927                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009476                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009476                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005680                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005680                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005680                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005680                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 29769.794507                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 29769.794507                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 29769.794507                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 29769.794507                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 29769.794507                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 29769.794507                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        11529                       # number of writebacks
system.cpu1.dcache.writebacks::total            11529                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        63282                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        63282                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        63282                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        63282                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        63282                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        63282                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        39977                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        39977                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        39977                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        39977                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        39977                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        39977                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    444981140                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    444981140                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    444981140                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    444981140                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    444981140                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    444981140                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003669                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003669                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002199                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002199                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002199                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002199                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 11130.928784                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 11130.928784                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 11130.928784                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 11130.928784                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 11130.928784                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 11130.928784                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
