// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition"

// DATE "12/16/2021 12:11:16"

// 
// Device: Altera 5CSTFD5D5F31I7 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Entradas (
	clock,
	writen,
	reset,
	address,
	data_in,
	port_out_00,
	port_out_01,
	port_out_02,
	port_out_03,
	port_out_04,
	port_out_05,
	port_out_06,
	port_out_07,
	port_out_08,
	port_out_09,
	port_out_10,
	port_out_11,
	port_out_12,
	port_out_13,
	port_out_14,
	port_out_15);
input 	clock;
input 	writen;
input 	reset;
input 	[7:0] address;
input 	[7:0] data_in;
output 	[7:0] port_out_00;
output 	[7:0] port_out_01;
output 	[7:0] port_out_02;
output 	[7:0] port_out_03;
output 	[7:0] port_out_04;
output 	[7:0] port_out_05;
output 	[7:0] port_out_06;
output 	[7:0] port_out_07;
output 	[7:0] port_out_08;
output 	[7:0] port_out_09;
output 	[7:0] port_out_10;
output 	[7:0] port_out_11;
output 	[7:0] port_out_12;
output 	[7:0] port_out_13;
output 	[7:0] port_out_14;
output 	[7:0] port_out_15;

// Design Ports Information
// port_out_00[0]	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_00[1]	=>  Location: PIN_AF4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_00[2]	=>  Location: PIN_AG5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_00[3]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_00[4]	=>  Location: PIN_AG3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_00[5]	=>  Location: PIN_AK7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_00[6]	=>  Location: PIN_AG8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_00[7]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_01[0]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_01[1]	=>  Location: PIN_AJ7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_01[2]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_01[3]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_01[4]	=>  Location: PIN_AK6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_01[5]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_01[6]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_01[7]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_02[0]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_02[1]	=>  Location: PIN_AH2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_02[2]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_02[3]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_02[4]	=>  Location: PIN_AG2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_02[5]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_02[6]	=>  Location: PIN_AD9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_02[7]	=>  Location: PIN_AG1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_03[0]	=>  Location: PIN_AK2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_03[1]	=>  Location: PIN_AJ6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_03[2]	=>  Location: PIN_AJ14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_03[3]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_03[4]	=>  Location: PIN_AJ4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_03[5]	=>  Location: PIN_AG13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_03[6]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_03[7]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_04[0]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_04[1]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_04[2]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_04[3]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_04[4]	=>  Location: PIN_AH9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_04[5]	=>  Location: PIN_AD7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_04[6]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_04[7]	=>  Location: PIN_AK19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_05[0]	=>  Location: PIN_AH14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_05[1]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_05[2]	=>  Location: PIN_AJ10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_05[3]	=>  Location: PIN_AK12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_05[4]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_05[5]	=>  Location: PIN_AJ1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_05[6]	=>  Location: PIN_AK13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_05[7]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_06[0]	=>  Location: PIN_AG26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_06[1]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_06[2]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_06[3]	=>  Location: PIN_AK26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_06[4]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_06[5]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_06[6]	=>  Location: PIN_AK27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_06[7]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_07[0]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_07[1]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_07[2]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_07[3]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_07[4]	=>  Location: PIN_AH5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_07[5]	=>  Location: PIN_AH13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_07[6]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_07[7]	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_08[0]	=>  Location: PIN_AJ19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_08[1]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_08[2]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_08[3]	=>  Location: PIN_AJ2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_08[4]	=>  Location: PIN_AJ5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_08[5]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_08[6]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_08[7]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_09[0]	=>  Location: PIN_AK24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_09[1]	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_09[2]	=>  Location: PIN_AK23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_09[3]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_09[4]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_09[5]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_09[6]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_09[7]	=>  Location: PIN_AK22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_10[0]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_10[1]	=>  Location: PIN_AD21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_10[2]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_10[3]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_10[4]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_10[5]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_10[6]	=>  Location: PIN_AJ22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_10[7]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_11[0]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_11[1]	=>  Location: PIN_AK3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_11[2]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_11[3]	=>  Location: PIN_AJ24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_11[4]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_11[5]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_11[6]	=>  Location: PIN_AG20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_11[7]	=>  Location: PIN_AK4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_12[0]	=>  Location: PIN_Y18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_12[1]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_12[2]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_12[3]	=>  Location: PIN_AC20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_12[4]	=>  Location: PIN_AJ26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_12[5]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_12[6]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_12[7]	=>  Location: PIN_AJ25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_13[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_13[1]	=>  Location: PIN_AG15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_13[2]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_13[3]	=>  Location: PIN_AJ12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_13[4]	=>  Location: PIN_AJ9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_13[5]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_13[6]	=>  Location: PIN_AK16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_13[7]	=>  Location: PIN_AK14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_14[0]	=>  Location: PIN_AK9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_14[1]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_14[2]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_14[3]	=>  Location: PIN_AK11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_14[4]	=>  Location: PIN_AG7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_14[5]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_14[6]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_14[7]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_15[0]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_15[1]	=>  Location: PIN_AJ17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_15[2]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_15[3]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_15[4]	=>  Location: PIN_AK18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_15[5]	=>  Location: PIN_AJ16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_15[6]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_15[7]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[0]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[1]	=>  Location: PIN_AJ21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[2]	=>  Location: PIN_AJ20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[3]	=>  Location: PIN_AE23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[0]	=>  Location: PIN_AJ11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writen	=>  Location: PIN_AH20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[4]	=>  Location: PIN_AG16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[5]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[6]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[7]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[1]	=>  Location: PIN_AH24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[2]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[3]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[4]	=>  Location: PIN_AK8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[5]	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[6]	=>  Location: PIN_AK21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[7]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clock~input_o ;
wire \clock~inputCLKENA0_outclk ;
wire \data_in[0]~input_o ;
wire \port_out_00[0]~reg0feeder_combout ;
wire \reset~input_o ;
wire \reset~inputCLKENA0_outclk ;
wire \address[3]~input_o ;
wire \address[2]~input_o ;
wire \address[0]~input_o ;
wire \address[1]~input_o ;
wire \address[5]~input_o ;
wire \address[6]~input_o ;
wire \address[4]~input_o ;
wire \address[7]~input_o ;
wire \writen~input_o ;
wire \U18~0_combout ;
wire \U3~0_combout ;
wire \port_out_00[0]~reg0_q ;
wire \data_in[1]~input_o ;
wire \port_out_00[1]~reg0_q ;
wire \data_in[2]~input_o ;
wire \port_out_00[2]~reg0_q ;
wire \data_in[3]~input_o ;
wire \port_out_00[3]~reg0feeder_combout ;
wire \port_out_00[3]~reg0_q ;
wire \data_in[4]~input_o ;
wire \port_out_00[4]~reg0feeder_combout ;
wire \port_out_00[4]~reg0_q ;
wire \data_in[5]~input_o ;
wire \port_out_00[5]~reg0feeder_combout ;
wire \port_out_00[5]~reg0_q ;
wire \data_in[6]~input_o ;
wire \port_out_00[6]~reg0_q ;
wire \data_in[7]~input_o ;
wire \port_out_00[7]~reg0feeder_combout ;
wire \port_out_00[7]~reg0_q ;
wire \port_out_01[0]~reg0feeder_combout ;
wire \U18~1_combout ;
wire \U4~0_combout ;
wire \port_out_01[0]~reg0_q ;
wire \port_out_01[1]~reg0feeder_combout ;
wire \port_out_01[1]~reg0_q ;
wire \port_out_01[2]~reg0feeder_combout ;
wire \port_out_01[2]~reg0_q ;
wire \port_out_01[3]~reg0feeder_combout ;
wire \port_out_01[3]~reg0_q ;
wire \port_out_01[4]~reg0_q ;
wire \port_out_01[5]~reg0feeder_combout ;
wire \port_out_01[5]~reg0_q ;
wire \port_out_01[6]~reg0_q ;
wire \port_out_01[7]~reg0feeder_combout ;
wire \port_out_01[7]~reg0_q ;
wire \port_out_02[0]~reg0feeder_combout ;
wire \U5~0_combout ;
wire \port_out_02[0]~reg0_q ;
wire \port_out_02[1]~reg0_q ;
wire \port_out_02[2]~reg0_q ;
wire \port_out_02[3]~reg0_q ;
wire \port_out_02[4]~reg0feeder_combout ;
wire \port_out_02[4]~reg0_q ;
wire \port_out_02[5]~reg0feeder_combout ;
wire \port_out_02[5]~reg0_q ;
wire \port_out_02[6]~reg0feeder_combout ;
wire \port_out_02[6]~reg0_q ;
wire \port_out_02[7]~reg0feeder_combout ;
wire \port_out_02[7]~reg0_q ;
wire \port_out_03[0]~reg0feeder_combout ;
wire \U6~0_combout ;
wire \port_out_03[0]~reg0_q ;
wire \port_out_03[1]~reg0feeder_combout ;
wire \port_out_03[1]~reg0_q ;
wire \port_out_03[2]~reg0feeder_combout ;
wire \port_out_03[2]~reg0_q ;
wire \port_out_03[3]~reg0feeder_combout ;
wire \port_out_03[3]~reg0_q ;
wire \port_out_03[4]~reg0_q ;
wire \port_out_03[5]~reg0feeder_combout ;
wire \port_out_03[5]~reg0_q ;
wire \port_out_03[6]~reg0_q ;
wire \port_out_03[7]~reg0feeder_combout ;
wire \port_out_03[7]~reg0_q ;
wire \port_out_04[0]~reg0feeder_combout ;
wire \U7~0_combout ;
wire \port_out_04[0]~reg0_q ;
wire \port_out_04[1]~reg0feeder_combout ;
wire \port_out_04[1]~reg0_q ;
wire \port_out_04[2]~reg0feeder_combout ;
wire \port_out_04[2]~reg0_q ;
wire \port_out_04[3]~reg0feeder_combout ;
wire \port_out_04[3]~reg0_q ;
wire \port_out_04[4]~reg0feeder_combout ;
wire \port_out_04[4]~reg0_q ;
wire \port_out_04[5]~reg0feeder_combout ;
wire \port_out_04[5]~reg0_q ;
wire \port_out_04[6]~reg0feeder_combout ;
wire \port_out_04[6]~reg0_q ;
wire \port_out_04[7]~reg0_q ;
wire \port_out_05[0]~reg0feeder_combout ;
wire \U8~0_combout ;
wire \port_out_05[0]~reg0_q ;
wire \port_out_05[1]~reg0feeder_combout ;
wire \port_out_05[1]~reg0_q ;
wire \port_out_05[2]~reg0feeder_combout ;
wire \port_out_05[2]~reg0_q ;
wire \port_out_05[3]~reg0feeder_combout ;
wire \port_out_05[3]~reg0_q ;
wire \port_out_05[4]~reg0feeder_combout ;
wire \port_out_05[4]~reg0_q ;
wire \port_out_05[5]~reg0feeder_combout ;
wire \port_out_05[5]~reg0_q ;
wire \port_out_05[6]~reg0feeder_combout ;
wire \port_out_05[6]~reg0_q ;
wire \port_out_05[7]~reg0_q ;
wire \port_out_06[0]~reg0feeder_combout ;
wire \U9~0_combout ;
wire \port_out_06[0]~reg0_q ;
wire \port_out_06[1]~reg0_q ;
wire \port_out_06[2]~reg0_q ;
wire \port_out_06[3]~reg0feeder_combout ;
wire \port_out_06[3]~reg0_q ;
wire \port_out_06[4]~reg0_q ;
wire \port_out_06[5]~reg0feeder_combout ;
wire \port_out_06[5]~reg0_q ;
wire \port_out_06[6]~reg0feeder_combout ;
wire \port_out_06[6]~reg0_q ;
wire \port_out_06[7]~reg0feeder_combout ;
wire \port_out_06[7]~reg0_q ;
wire \port_out_07[0]~reg0feeder_combout ;
wire \U10~0_combout ;
wire \port_out_07[0]~reg0_q ;
wire \port_out_07[1]~reg0_q ;
wire \port_out_07[2]~reg0_q ;
wire \port_out_07[3]~reg0_q ;
wire \port_out_07[4]~reg0feeder_combout ;
wire \port_out_07[4]~reg0_q ;
wire \port_out_07[5]~reg0feeder_combout ;
wire \port_out_07[5]~reg0_q ;
wire \port_out_07[6]~reg0_q ;
wire \port_out_07[7]~reg0feeder_combout ;
wire \port_out_07[7]~reg0_q ;
wire \port_out_08[0]~reg0feeder_combout ;
wire \U11~0_combout ;
wire \port_out_08[0]~reg0_q ;
wire \port_out_08[1]~reg0feeder_combout ;
wire \port_out_08[1]~reg0_q ;
wire \port_out_08[2]~reg0feeder_combout ;
wire \port_out_08[2]~reg0_q ;
wire \port_out_08[3]~reg0feeder_combout ;
wire \port_out_08[3]~reg0_q ;
wire \port_out_08[4]~reg0_q ;
wire \port_out_08[5]~reg0feeder_combout ;
wire \port_out_08[5]~reg0_q ;
wire \port_out_08[6]~reg0_q ;
wire \port_out_08[7]~reg0feeder_combout ;
wire \port_out_08[7]~reg0_q ;
wire \port_out_09[0]~reg0feeder_combout ;
wire \U12~0_combout ;
wire \port_out_09[0]~reg0_q ;
wire \port_out_09[1]~reg0_q ;
wire \port_out_09[2]~reg0_q ;
wire \port_out_09[3]~reg0_q ;
wire \port_out_09[4]~reg0_q ;
wire \port_out_09[5]~reg0feeder_combout ;
wire \port_out_09[5]~reg0_q ;
wire \port_out_09[6]~reg0feeder_combout ;
wire \port_out_09[6]~reg0_q ;
wire \port_out_09[7]~reg0feeder_combout ;
wire \port_out_09[7]~reg0_q ;
wire \U13~0_combout ;
wire \port_out_10[0]~reg0_q ;
wire \port_out_10[1]~reg0_q ;
wire \port_out_10[2]~reg0feeder_combout ;
wire \port_out_10[2]~reg0_q ;
wire \port_out_10[3]~reg0feeder_combout ;
wire \port_out_10[3]~reg0_q ;
wire \port_out_10[4]~reg0_q ;
wire \port_out_10[5]~reg0feeder_combout ;
wire \port_out_10[5]~reg0_q ;
wire \port_out_10[6]~reg0feeder_combout ;
wire \port_out_10[6]~reg0_q ;
wire \port_out_10[7]~reg0feeder_combout ;
wire \port_out_10[7]~reg0_q ;
wire \port_out_11[0]~reg0feeder_combout ;
wire \U14~0_combout ;
wire \port_out_11[0]~reg0_q ;
wire \port_out_11[1]~reg0feeder_combout ;
wire \port_out_11[1]~reg0_q ;
wire \port_out_11[2]~reg0feeder_combout ;
wire \port_out_11[2]~reg0_q ;
wire \port_out_11[3]~reg0feeder_combout ;
wire \port_out_11[3]~reg0_q ;
wire \port_out_11[4]~reg0_q ;
wire \port_out_11[5]~reg0feeder_combout ;
wire \port_out_11[5]~reg0_q ;
wire \port_out_11[6]~reg0_q ;
wire \port_out_11[7]~reg0_q ;
wire \port_out_12[0]~reg0feeder_combout ;
wire \U15~0_combout ;
wire \port_out_12[0]~reg0_q ;
wire \port_out_12[1]~reg0_q ;
wire \port_out_12[2]~reg0_q ;
wire \port_out_12[3]~reg0feeder_combout ;
wire \port_out_12[3]~reg0_q ;
wire \port_out_12[4]~reg0_q ;
wire \port_out_12[5]~reg0feeder_combout ;
wire \port_out_12[5]~reg0_q ;
wire \port_out_12[6]~reg0feeder_combout ;
wire \port_out_12[6]~reg0_q ;
wire \port_out_12[7]~reg0feeder_combout ;
wire \port_out_12[7]~reg0_q ;
wire \port_out_13[0]~reg0feeder_combout ;
wire \U16~0_combout ;
wire \port_out_13[0]~reg0_q ;
wire \port_out_13[1]~reg0feeder_combout ;
wire \port_out_13[1]~reg0_q ;
wire \port_out_13[2]~reg0feeder_combout ;
wire \port_out_13[2]~reg0_q ;
wire \port_out_13[3]~reg0feeder_combout ;
wire \port_out_13[3]~reg0_q ;
wire \port_out_13[4]~reg0feeder_combout ;
wire \port_out_13[4]~reg0_q ;
wire \port_out_13[5]~reg0feeder_combout ;
wire \port_out_13[5]~reg0_q ;
wire \port_out_13[6]~reg0_q ;
wire \port_out_13[7]~reg0_q ;
wire \port_out_14[0]~reg0feeder_combout ;
wire \U17~0_combout ;
wire \port_out_14[0]~reg0_q ;
wire \port_out_14[1]~reg0feeder_combout ;
wire \port_out_14[1]~reg0_q ;
wire \port_out_14[2]~reg0feeder_combout ;
wire \port_out_14[2]~reg0_q ;
wire \port_out_14[3]~reg0feeder_combout ;
wire \port_out_14[3]~reg0_q ;
wire \port_out_14[4]~reg0_q ;
wire \port_out_14[5]~reg0feeder_combout ;
wire \port_out_14[5]~reg0_q ;
wire \port_out_14[6]~reg0_q ;
wire \port_out_14[7]~reg0_q ;
wire \port_out_15[0]~reg0feeder_combout ;
wire \U18~2_combout ;
wire \port_out_15[0]~reg0_q ;
wire \port_out_15[1]~reg0feeder_combout ;
wire \port_out_15[1]~reg0_q ;
wire \port_out_15[2]~reg0feeder_combout ;
wire \port_out_15[2]~reg0_q ;
wire \port_out_15[3]~reg0feeder_combout ;
wire \port_out_15[3]~reg0_q ;
wire \port_out_15[4]~reg0feeder_combout ;
wire \port_out_15[4]~reg0_q ;
wire \port_out_15[5]~reg0feeder_combout ;
wire \port_out_15[5]~reg0_q ;
wire \port_out_15[6]~reg0feeder_combout ;
wire \port_out_15[6]~reg0_q ;
wire \port_out_15[7]~reg0feeder_combout ;
wire \port_out_15[7]~reg0_q ;


// Location: IOOBUF_X10_Y0_N76
cyclonev_io_obuf \port_out_00[0]~output (
	.i(\port_out_00[0]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_00[0]),
	.obar());
// synopsys translate_off
defparam \port_out_00[0]~output .bus_hold = "false";
defparam \port_out_00[0]~output .open_drain_output = "false";
defparam \port_out_00[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N2
cyclonev_io_obuf \port_out_00[1]~output (
	.i(\port_out_00[1]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_00[1]),
	.obar());
// synopsys translate_off
defparam \port_out_00[1]~output .bus_hold = "false";
defparam \port_out_00[1]~output .open_drain_output = "false";
defparam \port_out_00[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N36
cyclonev_io_obuf \port_out_00[2]~output (
	.i(\port_out_00[2]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_00[2]),
	.obar());
// synopsys translate_off
defparam \port_out_00[2]~output .bus_hold = "false";
defparam \port_out_00[2]~output .open_drain_output = "false";
defparam \port_out_00[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N53
cyclonev_io_obuf \port_out_00[3]~output (
	.i(\port_out_00[3]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_00[3]),
	.obar());
// synopsys translate_off
defparam \port_out_00[3]~output .bus_hold = "false";
defparam \port_out_00[3]~output .open_drain_output = "false";
defparam \port_out_00[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N36
cyclonev_io_obuf \port_out_00[4]~output (
	.i(\port_out_00[4]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_00[4]),
	.obar());
// synopsys translate_off
defparam \port_out_00[4]~output .bus_hold = "false";
defparam \port_out_00[4]~output .open_drain_output = "false";
defparam \port_out_00[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N36
cyclonev_io_obuf \port_out_00[5]~output (
	.i(\port_out_00[5]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_00[5]),
	.obar());
// synopsys translate_off
defparam \port_out_00[5]~output .bus_hold = "false";
defparam \port_out_00[5]~output .open_drain_output = "false";
defparam \port_out_00[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N53
cyclonev_io_obuf \port_out_00[6]~output (
	.i(\port_out_00[6]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_00[6]),
	.obar());
// synopsys translate_off
defparam \port_out_00[6]~output .bus_hold = "false";
defparam \port_out_00[6]~output .open_drain_output = "false";
defparam \port_out_00[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N36
cyclonev_io_obuf \port_out_00[7]~output (
	.i(\port_out_00[7]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_00[7]),
	.obar());
// synopsys translate_off
defparam \port_out_00[7]~output .bus_hold = "false";
defparam \port_out_00[7]~output .open_drain_output = "false";
defparam \port_out_00[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cyclonev_io_obuf \port_out_01[0]~output (
	.i(\port_out_01[0]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_01[0]),
	.obar());
// synopsys translate_off
defparam \port_out_01[0]~output .bus_hold = "false";
defparam \port_out_01[0]~output .open_drain_output = "false";
defparam \port_out_01[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N93
cyclonev_io_obuf \port_out_01[1]~output (
	.i(\port_out_01[1]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_01[1]),
	.obar());
// synopsys translate_off
defparam \port_out_01[1]~output .bus_hold = "false";
defparam \port_out_01[1]~output .open_drain_output = "false";
defparam \port_out_01[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N19
cyclonev_io_obuf \port_out_01[2]~output (
	.i(\port_out_01[2]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_01[2]),
	.obar());
// synopsys translate_off
defparam \port_out_01[2]~output .bus_hold = "false";
defparam \port_out_01[2]~output .open_drain_output = "false";
defparam \port_out_01[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \port_out_01[3]~output (
	.i(\port_out_01[3]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_01[3]),
	.obar());
// synopsys translate_off
defparam \port_out_01[3]~output .bus_hold = "false";
defparam \port_out_01[3]~output .open_drain_output = "false";
defparam \port_out_01[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N53
cyclonev_io_obuf \port_out_01[4]~output (
	.i(\port_out_01[4]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_01[4]),
	.obar());
// synopsys translate_off
defparam \port_out_01[4]~output .bus_hold = "false";
defparam \port_out_01[4]~output .open_drain_output = "false";
defparam \port_out_01[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N19
cyclonev_io_obuf \port_out_01[5]~output (
	.i(\port_out_01[5]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_01[5]),
	.obar());
// synopsys translate_off
defparam \port_out_01[5]~output .bus_hold = "false";
defparam \port_out_01[5]~output .open_drain_output = "false";
defparam \port_out_01[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N2
cyclonev_io_obuf \port_out_01[6]~output (
	.i(\port_out_01[6]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_01[6]),
	.obar());
// synopsys translate_off
defparam \port_out_01[6]~output .bus_hold = "false";
defparam \port_out_01[6]~output .open_drain_output = "false";
defparam \port_out_01[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N2
cyclonev_io_obuf \port_out_01[7]~output (
	.i(\port_out_01[7]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_01[7]),
	.obar());
// synopsys translate_off
defparam \port_out_01[7]~output .bus_hold = "false";
defparam \port_out_01[7]~output .open_drain_output = "false";
defparam \port_out_01[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N36
cyclonev_io_obuf \port_out_02[0]~output (
	.i(\port_out_02[0]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_02[0]),
	.obar());
// synopsys translate_off
defparam \port_out_02[0]~output .bus_hold = "false";
defparam \port_out_02[0]~output .open_drain_output = "false";
defparam \port_out_02[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N59
cyclonev_io_obuf \port_out_02[1]~output (
	.i(\port_out_02[1]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_02[1]),
	.obar());
// synopsys translate_off
defparam \port_out_02[1]~output .bus_hold = "false";
defparam \port_out_02[1]~output .open_drain_output = "false";
defparam \port_out_02[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N19
cyclonev_io_obuf \port_out_02[2]~output (
	.i(\port_out_02[2]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_02[2]),
	.obar());
// synopsys translate_off
defparam \port_out_02[2]~output .bus_hold = "false";
defparam \port_out_02[2]~output .open_drain_output = "false";
defparam \port_out_02[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N59
cyclonev_io_obuf \port_out_02[3]~output (
	.i(\port_out_02[3]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_02[3]),
	.obar());
// synopsys translate_off
defparam \port_out_02[3]~output .bus_hold = "false";
defparam \port_out_02[3]~output .open_drain_output = "false";
defparam \port_out_02[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N36
cyclonev_io_obuf \port_out_02[4]~output (
	.i(\port_out_02[4]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_02[4]),
	.obar());
// synopsys translate_off
defparam \port_out_02[4]~output .bus_hold = "false";
defparam \port_out_02[4]~output .open_drain_output = "false";
defparam \port_out_02[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N19
cyclonev_io_obuf \port_out_02[5]~output (
	.i(\port_out_02[5]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_02[5]),
	.obar());
// synopsys translate_off
defparam \port_out_02[5]~output .bus_hold = "false";
defparam \port_out_02[5]~output .open_drain_output = "false";
defparam \port_out_02[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N76
cyclonev_io_obuf \port_out_02[6]~output (
	.i(\port_out_02[6]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_02[6]),
	.obar());
// synopsys translate_off
defparam \port_out_02[6]~output .bus_hold = "false";
defparam \port_out_02[6]~output .open_drain_output = "false";
defparam \port_out_02[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N42
cyclonev_io_obuf \port_out_02[7]~output (
	.i(\port_out_02[7]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_02[7]),
	.obar());
// synopsys translate_off
defparam \port_out_02[7]~output .bus_hold = "false";
defparam \port_out_02[7]~output .open_drain_output = "false";
defparam \port_out_02[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N36
cyclonev_io_obuf \port_out_03[0]~output (
	.i(\port_out_03[0]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_03[0]),
	.obar());
// synopsys translate_off
defparam \port_out_03[0]~output .bus_hold = "false";
defparam \port_out_03[0]~output .open_drain_output = "false";
defparam \port_out_03[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N76
cyclonev_io_obuf \port_out_03[1]~output (
	.i(\port_out_03[1]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_03[1]),
	.obar());
// synopsys translate_off
defparam \port_out_03[1]~output .bus_hold = "false";
defparam \port_out_03[1]~output .open_drain_output = "false";
defparam \port_out_03[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N36
cyclonev_io_obuf \port_out_03[2]~output (
	.i(\port_out_03[2]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_03[2]),
	.obar());
// synopsys translate_off
defparam \port_out_03[2]~output .bus_hold = "false";
defparam \port_out_03[2]~output .open_drain_output = "false";
defparam \port_out_03[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N19
cyclonev_io_obuf \port_out_03[3]~output (
	.i(\port_out_03[3]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_03[3]),
	.obar());
// synopsys translate_off
defparam \port_out_03[3]~output .bus_hold = "false";
defparam \port_out_03[3]~output .open_drain_output = "false";
defparam \port_out_03[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N36
cyclonev_io_obuf \port_out_03[4]~output (
	.i(\port_out_03[4]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_03[4]),
	.obar());
// synopsys translate_off
defparam \port_out_03[4]~output .bus_hold = "false";
defparam \port_out_03[4]~output .open_drain_output = "false";
defparam \port_out_03[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N59
cyclonev_io_obuf \port_out_03[5]~output (
	.i(\port_out_03[5]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_03[5]),
	.obar());
// synopsys translate_off
defparam \port_out_03[5]~output .bus_hold = "false";
defparam \port_out_03[5]~output .open_drain_output = "false";
defparam \port_out_03[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cyclonev_io_obuf \port_out_03[6]~output (
	.i(\port_out_03[6]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_03[6]),
	.obar());
// synopsys translate_off
defparam \port_out_03[6]~output .bus_hold = "false";
defparam \port_out_03[6]~output .open_drain_output = "false";
defparam \port_out_03[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N53
cyclonev_io_obuf \port_out_03[7]~output (
	.i(\port_out_03[7]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_03[7]),
	.obar());
// synopsys translate_off
defparam \port_out_03[7]~output .bus_hold = "false";
defparam \port_out_03[7]~output .open_drain_output = "false";
defparam \port_out_03[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N53
cyclonev_io_obuf \port_out_04[0]~output (
	.i(\port_out_04[0]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_04[0]),
	.obar());
// synopsys translate_off
defparam \port_out_04[0]~output .bus_hold = "false";
defparam \port_out_04[0]~output .open_drain_output = "false";
defparam \port_out_04[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N2
cyclonev_io_obuf \port_out_04[1]~output (
	.i(\port_out_04[1]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_04[1]),
	.obar());
// synopsys translate_off
defparam \port_out_04[1]~output .bus_hold = "false";
defparam \port_out_04[1]~output .open_drain_output = "false";
defparam \port_out_04[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cyclonev_io_obuf \port_out_04[2]~output (
	.i(\port_out_04[2]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_04[2]),
	.obar());
// synopsys translate_off
defparam \port_out_04[2]~output .bus_hold = "false";
defparam \port_out_04[2]~output .open_drain_output = "false";
defparam \port_out_04[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N42
cyclonev_io_obuf \port_out_04[3]~output (
	.i(\port_out_04[3]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_04[3]),
	.obar());
// synopsys translate_off
defparam \port_out_04[3]~output .bus_hold = "false";
defparam \port_out_04[3]~output .open_drain_output = "false";
defparam \port_out_04[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N93
cyclonev_io_obuf \port_out_04[4]~output (
	.i(\port_out_04[4]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_04[4]),
	.obar());
// synopsys translate_off
defparam \port_out_04[4]~output .bus_hold = "false";
defparam \port_out_04[4]~output .open_drain_output = "false";
defparam \port_out_04[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N2
cyclonev_io_obuf \port_out_04[5]~output (
	.i(\port_out_04[5]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_04[5]),
	.obar());
// synopsys translate_off
defparam \port_out_04[5]~output .bus_hold = "false";
defparam \port_out_04[5]~output .open_drain_output = "false";
defparam \port_out_04[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N19
cyclonev_io_obuf \port_out_04[6]~output (
	.i(\port_out_04[6]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_04[6]),
	.obar());
// synopsys translate_off
defparam \port_out_04[6]~output .bus_hold = "false";
defparam \port_out_04[6]~output .open_drain_output = "false";
defparam \port_out_04[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N53
cyclonev_io_obuf \port_out_04[7]~output (
	.i(\port_out_04[7]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_04[7]),
	.obar());
// synopsys translate_off
defparam \port_out_04[7]~output .bus_hold = "false";
defparam \port_out_04[7]~output .open_drain_output = "false";
defparam \port_out_04[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N19
cyclonev_io_obuf \port_out_05[0]~output (
	.i(\port_out_05[0]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_05[0]),
	.obar());
// synopsys translate_off
defparam \port_out_05[0]~output .bus_hold = "false";
defparam \port_out_05[0]~output .open_drain_output = "false";
defparam \port_out_05[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N36
cyclonev_io_obuf \port_out_05[1]~output (
	.i(\port_out_05[1]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_05[1]),
	.obar());
// synopsys translate_off
defparam \port_out_05[1]~output .bus_hold = "false";
defparam \port_out_05[1]~output .open_drain_output = "false";
defparam \port_out_05[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N93
cyclonev_io_obuf \port_out_05[2]~output (
	.i(\port_out_05[2]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_05[2]),
	.obar());
// synopsys translate_off
defparam \port_out_05[2]~output .bus_hold = "false";
defparam \port_out_05[2]~output .open_drain_output = "false";
defparam \port_out_05[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N36
cyclonev_io_obuf \port_out_05[3]~output (
	.i(\port_out_05[3]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_05[3]),
	.obar());
// synopsys translate_off
defparam \port_out_05[3]~output .bus_hold = "false";
defparam \port_out_05[3]~output .open_drain_output = "false";
defparam \port_out_05[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N76
cyclonev_io_obuf \port_out_05[4]~output (
	.i(\port_out_05[4]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_05[4]),
	.obar());
// synopsys translate_off
defparam \port_out_05[4]~output .bus_hold = "false";
defparam \port_out_05[4]~output .open_drain_output = "false";
defparam \port_out_05[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N2
cyclonev_io_obuf \port_out_05[5]~output (
	.i(\port_out_05[5]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_05[5]),
	.obar());
// synopsys translate_off
defparam \port_out_05[5]~output .bus_hold = "false";
defparam \port_out_05[5]~output .open_drain_output = "false";
defparam \port_out_05[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N53
cyclonev_io_obuf \port_out_05[6]~output (
	.i(\port_out_05[6]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_05[6]),
	.obar());
// synopsys translate_off
defparam \port_out_05[6]~output .bus_hold = "false";
defparam \port_out_05[6]~output .open_drain_output = "false";
defparam \port_out_05[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \port_out_05[7]~output (
	.i(\port_out_05[7]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_05[7]),
	.obar());
// synopsys translate_off
defparam \port_out_05[7]~output .bus_hold = "false";
defparam \port_out_05[7]~output .open_drain_output = "false";
defparam \port_out_05[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N36
cyclonev_io_obuf \port_out_06[0]~output (
	.i(\port_out_06[0]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_06[0]),
	.obar());
// synopsys translate_off
defparam \port_out_06[0]~output .bus_hold = "false";
defparam \port_out_06[0]~output .open_drain_output = "false";
defparam \port_out_06[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N19
cyclonev_io_obuf \port_out_06[1]~output (
	.i(\port_out_06[1]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_06[1]),
	.obar());
// synopsys translate_off
defparam \port_out_06[1]~output .bus_hold = "false";
defparam \port_out_06[1]~output .open_drain_output = "false";
defparam \port_out_06[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \port_out_06[2]~output (
	.i(\port_out_06[2]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_06[2]),
	.obar());
// synopsys translate_off
defparam \port_out_06[2]~output .bus_hold = "false";
defparam \port_out_06[2]~output .open_drain_output = "false";
defparam \port_out_06[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N53
cyclonev_io_obuf \port_out_06[3]~output (
	.i(\port_out_06[3]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_06[3]),
	.obar());
// synopsys translate_off
defparam \port_out_06[3]~output .bus_hold = "false";
defparam \port_out_06[3]~output .open_drain_output = "false";
defparam \port_out_06[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N36
cyclonev_io_obuf \port_out_06[4]~output (
	.i(\port_out_06[4]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_06[4]),
	.obar());
// synopsys translate_off
defparam \port_out_06[4]~output .bus_hold = "false";
defparam \port_out_06[4]~output .open_drain_output = "false";
defparam \port_out_06[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N53
cyclonev_io_obuf \port_out_06[5]~output (
	.i(\port_out_06[5]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_06[5]),
	.obar());
// synopsys translate_off
defparam \port_out_06[5]~output .bus_hold = "false";
defparam \port_out_06[5]~output .open_drain_output = "false";
defparam \port_out_06[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N53
cyclonev_io_obuf \port_out_06[6]~output (
	.i(\port_out_06[6]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_06[6]),
	.obar());
// synopsys translate_off
defparam \port_out_06[6]~output .bus_hold = "false";
defparam \port_out_06[6]~output .open_drain_output = "false";
defparam \port_out_06[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N59
cyclonev_io_obuf \port_out_06[7]~output (
	.i(\port_out_06[7]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_06[7]),
	.obar());
// synopsys translate_off
defparam \port_out_06[7]~output .bus_hold = "false";
defparam \port_out_06[7]~output .open_drain_output = "false";
defparam \port_out_06[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N76
cyclonev_io_obuf \port_out_07[0]~output (
	.i(\port_out_07[0]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_07[0]),
	.obar());
// synopsys translate_off
defparam \port_out_07[0]~output .bus_hold = "false";
defparam \port_out_07[0]~output .open_drain_output = "false";
defparam \port_out_07[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N19
cyclonev_io_obuf \port_out_07[1]~output (
	.i(\port_out_07[1]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_07[1]),
	.obar());
// synopsys translate_off
defparam \port_out_07[1]~output .bus_hold = "false";
defparam \port_out_07[1]~output .open_drain_output = "false";
defparam \port_out_07[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N19
cyclonev_io_obuf \port_out_07[2]~output (
	.i(\port_out_07[2]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_07[2]),
	.obar());
// synopsys translate_off
defparam \port_out_07[2]~output .bus_hold = "false";
defparam \port_out_07[2]~output .open_drain_output = "false";
defparam \port_out_07[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N19
cyclonev_io_obuf \port_out_07[3]~output (
	.i(\port_out_07[3]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_07[3]),
	.obar());
// synopsys translate_off
defparam \port_out_07[3]~output .bus_hold = "false";
defparam \port_out_07[3]~output .open_drain_output = "false";
defparam \port_out_07[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N53
cyclonev_io_obuf \port_out_07[4]~output (
	.i(\port_out_07[4]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_07[4]),
	.obar());
// synopsys translate_off
defparam \port_out_07[4]~output .bus_hold = "false";
defparam \port_out_07[4]~output .open_drain_output = "false";
defparam \port_out_07[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cyclonev_io_obuf \port_out_07[5]~output (
	.i(\port_out_07[5]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_07[5]),
	.obar());
// synopsys translate_off
defparam \port_out_07[5]~output .bus_hold = "false";
defparam \port_out_07[5]~output .open_drain_output = "false";
defparam \port_out_07[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N36
cyclonev_io_obuf \port_out_07[6]~output (
	.i(\port_out_07[6]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_07[6]),
	.obar());
// synopsys translate_off
defparam \port_out_07[6]~output .bus_hold = "false";
defparam \port_out_07[6]~output .open_drain_output = "false";
defparam \port_out_07[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N53
cyclonev_io_obuf \port_out_07[7]~output (
	.i(\port_out_07[7]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_07[7]),
	.obar());
// synopsys translate_off
defparam \port_out_07[7]~output .bus_hold = "false";
defparam \port_out_07[7]~output .open_drain_output = "false";
defparam \port_out_07[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N36
cyclonev_io_obuf \port_out_08[0]~output (
	.i(\port_out_08[0]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_08[0]),
	.obar());
// synopsys translate_off
defparam \port_out_08[0]~output .bus_hold = "false";
defparam \port_out_08[0]~output .open_drain_output = "false";
defparam \port_out_08[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N42
cyclonev_io_obuf \port_out_08[1]~output (
	.i(\port_out_08[1]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_08[1]),
	.obar());
// synopsys translate_off
defparam \port_out_08[1]~output .bus_hold = "false";
defparam \port_out_08[1]~output .open_drain_output = "false";
defparam \port_out_08[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N36
cyclonev_io_obuf \port_out_08[2]~output (
	.i(\port_out_08[2]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_08[2]),
	.obar());
// synopsys translate_off
defparam \port_out_08[2]~output .bus_hold = "false";
defparam \port_out_08[2]~output .open_drain_output = "false";
defparam \port_out_08[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N19
cyclonev_io_obuf \port_out_08[3]~output (
	.i(\port_out_08[3]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_08[3]),
	.obar());
// synopsys translate_off
defparam \port_out_08[3]~output .bus_hold = "false";
defparam \port_out_08[3]~output .open_drain_output = "false";
defparam \port_out_08[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N36
cyclonev_io_obuf \port_out_08[4]~output (
	.i(\port_out_08[4]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_08[4]),
	.obar());
// synopsys translate_off
defparam \port_out_08[4]~output .bus_hold = "false";
defparam \port_out_08[4]~output .open_drain_output = "false";
defparam \port_out_08[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N19
cyclonev_io_obuf \port_out_08[5]~output (
	.i(\port_out_08[5]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_08[5]),
	.obar());
// synopsys translate_off
defparam \port_out_08[5]~output .bus_hold = "false";
defparam \port_out_08[5]~output .open_drain_output = "false";
defparam \port_out_08[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N2
cyclonev_io_obuf \port_out_08[6]~output (
	.i(\port_out_08[6]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_08[6]),
	.obar());
// synopsys translate_off
defparam \port_out_08[6]~output .bus_hold = "false";
defparam \port_out_08[6]~output .open_drain_output = "false";
defparam \port_out_08[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
cyclonev_io_obuf \port_out_08[7]~output (
	.i(\port_out_08[7]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_08[7]),
	.obar());
// synopsys translate_off
defparam \port_out_08[7]~output .bus_hold = "false";
defparam \port_out_08[7]~output .open_drain_output = "false";
defparam \port_out_08[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N53
cyclonev_io_obuf \port_out_09[0]~output (
	.i(\port_out_09[0]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_09[0]),
	.obar());
// synopsys translate_off
defparam \port_out_09[0]~output .bus_hold = "false";
defparam \port_out_09[0]~output .open_drain_output = "false";
defparam \port_out_09[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N2
cyclonev_io_obuf \port_out_09[1]~output (
	.i(\port_out_09[1]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_09[1]),
	.obar());
// synopsys translate_off
defparam \port_out_09[1]~output .bus_hold = "false";
defparam \port_out_09[1]~output .open_drain_output = "false";
defparam \port_out_09[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N36
cyclonev_io_obuf \port_out_09[2]~output (
	.i(\port_out_09[2]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_09[2]),
	.obar());
// synopsys translate_off
defparam \port_out_09[2]~output .bus_hold = "false";
defparam \port_out_09[2]~output .open_drain_output = "false";
defparam \port_out_09[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N36
cyclonev_io_obuf \port_out_09[3]~output (
	.i(\port_out_09[3]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_09[3]),
	.obar());
// synopsys translate_off
defparam \port_out_09[3]~output .bus_hold = "false";
defparam \port_out_09[3]~output .open_drain_output = "false";
defparam \port_out_09[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N76
cyclonev_io_obuf \port_out_09[4]~output (
	.i(\port_out_09[4]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_09[4]),
	.obar());
// synopsys translate_off
defparam \port_out_09[4]~output .bus_hold = "false";
defparam \port_out_09[4]~output .open_drain_output = "false";
defparam \port_out_09[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N59
cyclonev_io_obuf \port_out_09[5]~output (
	.i(\port_out_09[5]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_09[5]),
	.obar());
// synopsys translate_off
defparam \port_out_09[5]~output .bus_hold = "false";
defparam \port_out_09[5]~output .open_drain_output = "false";
defparam \port_out_09[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \port_out_09[6]~output (
	.i(\port_out_09[6]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_09[6]),
	.obar());
// synopsys translate_off
defparam \port_out_09[6]~output .bus_hold = "false";
defparam \port_out_09[6]~output .open_drain_output = "false";
defparam \port_out_09[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N53
cyclonev_io_obuf \port_out_09[7]~output (
	.i(\port_out_09[7]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_09[7]),
	.obar());
// synopsys translate_off
defparam \port_out_09[7]~output .bus_hold = "false";
defparam \port_out_09[7]~output .open_drain_output = "false";
defparam \port_out_09[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N42
cyclonev_io_obuf \port_out_10[0]~output (
	.i(\port_out_10[0]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_10[0]),
	.obar());
// synopsys translate_off
defparam \port_out_10[0]~output .bus_hold = "false";
defparam \port_out_10[0]~output .open_drain_output = "false";
defparam \port_out_10[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N59
cyclonev_io_obuf \port_out_10[1]~output (
	.i(\port_out_10[1]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_10[1]),
	.obar());
// synopsys translate_off
defparam \port_out_10[1]~output .bus_hold = "false";
defparam \port_out_10[1]~output .open_drain_output = "false";
defparam \port_out_10[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N2
cyclonev_io_obuf \port_out_10[2]~output (
	.i(\port_out_10[2]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_10[2]),
	.obar());
// synopsys translate_off
defparam \port_out_10[2]~output .bus_hold = "false";
defparam \port_out_10[2]~output .open_drain_output = "false";
defparam \port_out_10[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \port_out_10[3]~output (
	.i(\port_out_10[3]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_10[3]),
	.obar());
// synopsys translate_off
defparam \port_out_10[3]~output .bus_hold = "false";
defparam \port_out_10[3]~output .open_drain_output = "false";
defparam \port_out_10[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N2
cyclonev_io_obuf \port_out_10[4]~output (
	.i(\port_out_10[4]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_10[4]),
	.obar());
// synopsys translate_off
defparam \port_out_10[4]~output .bus_hold = "false";
defparam \port_out_10[4]~output .open_drain_output = "false";
defparam \port_out_10[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \port_out_10[5]~output (
	.i(\port_out_10[5]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_10[5]),
	.obar());
// synopsys translate_off
defparam \port_out_10[5]~output .bus_hold = "false";
defparam \port_out_10[5]~output .open_drain_output = "false";
defparam \port_out_10[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N53
cyclonev_io_obuf \port_out_10[6]~output (
	.i(\port_out_10[6]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_10[6]),
	.obar());
// synopsys translate_off
defparam \port_out_10[6]~output .bus_hold = "false";
defparam \port_out_10[6]~output .open_drain_output = "false";
defparam \port_out_10[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N19
cyclonev_io_obuf \port_out_10[7]~output (
	.i(\port_out_10[7]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_10[7]),
	.obar());
// synopsys translate_off
defparam \port_out_10[7]~output .bus_hold = "false";
defparam \port_out_10[7]~output .open_drain_output = "false";
defparam \port_out_10[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N93
cyclonev_io_obuf \port_out_11[0]~output (
	.i(\port_out_11[0]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_11[0]),
	.obar());
// synopsys translate_off
defparam \port_out_11[0]~output .bus_hold = "false";
defparam \port_out_11[0]~output .open_drain_output = "false";
defparam \port_out_11[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N53
cyclonev_io_obuf \port_out_11[1]~output (
	.i(\port_out_11[1]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_11[1]),
	.obar());
// synopsys translate_off
defparam \port_out_11[1]~output .bus_hold = "false";
defparam \port_out_11[1]~output .open_drain_output = "false";
defparam \port_out_11[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \port_out_11[2]~output (
	.i(\port_out_11[2]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_11[2]),
	.obar());
// synopsys translate_off
defparam \port_out_11[2]~output .bus_hold = "false";
defparam \port_out_11[2]~output .open_drain_output = "false";
defparam \port_out_11[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N76
cyclonev_io_obuf \port_out_11[3]~output (
	.i(\port_out_11[3]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_11[3]),
	.obar());
// synopsys translate_off
defparam \port_out_11[3]~output .bus_hold = "false";
defparam \port_out_11[3]~output .open_drain_output = "false";
defparam \port_out_11[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N59
cyclonev_io_obuf \port_out_11[4]~output (
	.i(\port_out_11[4]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_11[4]),
	.obar());
// synopsys translate_off
defparam \port_out_11[4]~output .bus_hold = "false";
defparam \port_out_11[4]~output .open_drain_output = "false";
defparam \port_out_11[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N42
cyclonev_io_obuf \port_out_11[5]~output (
	.i(\port_out_11[5]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_11[5]),
	.obar());
// synopsys translate_off
defparam \port_out_11[5]~output .bus_hold = "false";
defparam \port_out_11[5]~output .open_drain_output = "false";
defparam \port_out_11[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N19
cyclonev_io_obuf \port_out_11[6]~output (
	.i(\port_out_11[6]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_11[6]),
	.obar());
// synopsys translate_off
defparam \port_out_11[6]~output .bus_hold = "false";
defparam \port_out_11[6]~output .open_drain_output = "false";
defparam \port_out_11[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N53
cyclonev_io_obuf \port_out_11[7]~output (
	.i(\port_out_11[7]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_11[7]),
	.obar());
// synopsys translate_off
defparam \port_out_11[7]~output .bus_hold = "false";
defparam \port_out_11[7]~output .open_drain_output = "false";
defparam \port_out_11[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cyclonev_io_obuf \port_out_12[0]~output (
	.i(\port_out_12[0]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_12[0]),
	.obar());
// synopsys translate_off
defparam \port_out_12[0]~output .bus_hold = "false";
defparam \port_out_12[0]~output .open_drain_output = "false";
defparam \port_out_12[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N19
cyclonev_io_obuf \port_out_12[1]~output (
	.i(\port_out_12[1]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_12[1]),
	.obar());
// synopsys translate_off
defparam \port_out_12[1]~output .bus_hold = "false";
defparam \port_out_12[1]~output .open_drain_output = "false";
defparam \port_out_12[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N2
cyclonev_io_obuf \port_out_12[2]~output (
	.i(\port_out_12[2]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_12[2]),
	.obar());
// synopsys translate_off
defparam \port_out_12[2]~output .bus_hold = "false";
defparam \port_out_12[2]~output .open_drain_output = "false";
defparam \port_out_12[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N2
cyclonev_io_obuf \port_out_12[3]~output (
	.i(\port_out_12[3]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_12[3]),
	.obar());
// synopsys translate_off
defparam \port_out_12[3]~output .bus_hold = "false";
defparam \port_out_12[3]~output .open_drain_output = "false";
defparam \port_out_12[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N36
cyclonev_io_obuf \port_out_12[4]~output (
	.i(\port_out_12[4]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_12[4]),
	.obar());
// synopsys translate_off
defparam \port_out_12[4]~output .bus_hold = "false";
defparam \port_out_12[4]~output .open_drain_output = "false";
defparam \port_out_12[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \port_out_12[5]~output (
	.i(\port_out_12[5]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_12[5]),
	.obar());
// synopsys translate_off
defparam \port_out_12[5]~output .bus_hold = "false";
defparam \port_out_12[5]~output .open_drain_output = "false";
defparam \port_out_12[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N59
cyclonev_io_obuf \port_out_12[6]~output (
	.i(\port_out_12[6]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_12[6]),
	.obar());
// synopsys translate_off
defparam \port_out_12[6]~output .bus_hold = "false";
defparam \port_out_12[6]~output .open_drain_output = "false";
defparam \port_out_12[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N93
cyclonev_io_obuf \port_out_12[7]~output (
	.i(\port_out_12[7]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_12[7]),
	.obar());
// synopsys translate_off
defparam \port_out_12[7]~output .bus_hold = "false";
defparam \port_out_12[7]~output .open_drain_output = "false";
defparam \port_out_12[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \port_out_13[0]~output (
	.i(\port_out_13[0]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_13[0]),
	.obar());
// synopsys translate_off
defparam \port_out_13[0]~output .bus_hold = "false";
defparam \port_out_13[0]~output .open_drain_output = "false";
defparam \port_out_13[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cyclonev_io_obuf \port_out_13[1]~output (
	.i(\port_out_13[1]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_13[1]),
	.obar());
// synopsys translate_off
defparam \port_out_13[1]~output .bus_hold = "false";
defparam \port_out_13[1]~output .open_drain_output = "false";
defparam \port_out_13[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N19
cyclonev_io_obuf \port_out_13[2]~output (
	.i(\port_out_13[2]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_13[2]),
	.obar());
// synopsys translate_off
defparam \port_out_13[2]~output .bus_hold = "false";
defparam \port_out_13[2]~output .open_drain_output = "false";
defparam \port_out_13[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \port_out_13[3]~output (
	.i(\port_out_13[3]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_13[3]),
	.obar());
// synopsys translate_off
defparam \port_out_13[3]~output .bus_hold = "false";
defparam \port_out_13[3]~output .open_drain_output = "false";
defparam \port_out_13[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N36
cyclonev_io_obuf \port_out_13[4]~output (
	.i(\port_out_13[4]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_13[4]),
	.obar());
// synopsys translate_off
defparam \port_out_13[4]~output .bus_hold = "false";
defparam \port_out_13[4]~output .open_drain_output = "false";
defparam \port_out_13[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N53
cyclonev_io_obuf \port_out_13[5]~output (
	.i(\port_out_13[5]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_13[5]),
	.obar());
// synopsys translate_off
defparam \port_out_13[5]~output .bus_hold = "false";
defparam \port_out_13[5]~output .open_drain_output = "false";
defparam \port_out_13[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N53
cyclonev_io_obuf \port_out_13[6]~output (
	.i(\port_out_13[6]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_13[6]),
	.obar());
// synopsys translate_off
defparam \port_out_13[6]~output .bus_hold = "false";
defparam \port_out_13[6]~output .open_drain_output = "false";
defparam \port_out_13[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N53
cyclonev_io_obuf \port_out_13[7]~output (
	.i(\port_out_13[7]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_13[7]),
	.obar());
// synopsys translate_off
defparam \port_out_13[7]~output .bus_hold = "false";
defparam \port_out_13[7]~output .open_drain_output = "false";
defparam \port_out_13[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N53
cyclonev_io_obuf \port_out_14[0]~output (
	.i(\port_out_14[0]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_14[0]),
	.obar());
// synopsys translate_off
defparam \port_out_14[0]~output .bus_hold = "false";
defparam \port_out_14[0]~output .open_drain_output = "false";
defparam \port_out_14[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N19
cyclonev_io_obuf \port_out_14[1]~output (
	.i(\port_out_14[1]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_14[1]),
	.obar());
// synopsys translate_off
defparam \port_out_14[1]~output .bus_hold = "false";
defparam \port_out_14[1]~output .open_drain_output = "false";
defparam \port_out_14[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N2
cyclonev_io_obuf \port_out_14[2]~output (
	.i(\port_out_14[2]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_14[2]),
	.obar());
// synopsys translate_off
defparam \port_out_14[2]~output .bus_hold = "false";
defparam \port_out_14[2]~output .open_drain_output = "false";
defparam \port_out_14[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N59
cyclonev_io_obuf \port_out_14[3]~output (
	.i(\port_out_14[3]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_14[3]),
	.obar());
// synopsys translate_off
defparam \port_out_14[3]~output .bus_hold = "false";
defparam \port_out_14[3]~output .open_drain_output = "false";
defparam \port_out_14[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N93
cyclonev_io_obuf \port_out_14[4]~output (
	.i(\port_out_14[4]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_14[4]),
	.obar());
// synopsys translate_off
defparam \port_out_14[4]~output .bus_hold = "false";
defparam \port_out_14[4]~output .open_drain_output = "false";
defparam \port_out_14[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N2
cyclonev_io_obuf \port_out_14[5]~output (
	.i(\port_out_14[5]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_14[5]),
	.obar());
// synopsys translate_off
defparam \port_out_14[5]~output .bus_hold = "false";
defparam \port_out_14[5]~output .open_drain_output = "false";
defparam \port_out_14[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N53
cyclonev_io_obuf \port_out_14[6]~output (
	.i(\port_out_14[6]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_14[6]),
	.obar());
// synopsys translate_off
defparam \port_out_14[6]~output .bus_hold = "false";
defparam \port_out_14[6]~output .open_drain_output = "false";
defparam \port_out_14[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \port_out_14[7]~output (
	.i(\port_out_14[7]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_14[7]),
	.obar());
// synopsys translate_off
defparam \port_out_14[7]~output .bus_hold = "false";
defparam \port_out_14[7]~output .open_drain_output = "false";
defparam \port_out_14[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N19
cyclonev_io_obuf \port_out_15[0]~output (
	.i(\port_out_15[0]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_15[0]),
	.obar());
// synopsys translate_off
defparam \port_out_15[0]~output .bus_hold = "false";
defparam \port_out_15[0]~output .open_drain_output = "false";
defparam \port_out_15[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N42
cyclonev_io_obuf \port_out_15[1]~output (
	.i(\port_out_15[1]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_15[1]),
	.obar());
// synopsys translate_off
defparam \port_out_15[1]~output .bus_hold = "false";
defparam \port_out_15[1]~output .open_drain_output = "false";
defparam \port_out_15[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \port_out_15[2]~output (
	.i(\port_out_15[2]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_15[2]),
	.obar());
// synopsys translate_off
defparam \port_out_15[2]~output .bus_hold = "false";
defparam \port_out_15[2]~output .open_drain_output = "false";
defparam \port_out_15[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N36
cyclonev_io_obuf \port_out_15[3]~output (
	.i(\port_out_15[3]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_15[3]),
	.obar());
// synopsys translate_off
defparam \port_out_15[3]~output .bus_hold = "false";
defparam \port_out_15[3]~output .open_drain_output = "false";
defparam \port_out_15[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N59
cyclonev_io_obuf \port_out_15[4]~output (
	.i(\port_out_15[4]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_15[4]),
	.obar());
// synopsys translate_off
defparam \port_out_15[4]~output .bus_hold = "false";
defparam \port_out_15[4]~output .open_drain_output = "false";
defparam \port_out_15[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N36
cyclonev_io_obuf \port_out_15[5]~output (
	.i(\port_out_15[5]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_15[5]),
	.obar());
// synopsys translate_off
defparam \port_out_15[5]~output .bus_hold = "false";
defparam \port_out_15[5]~output .open_drain_output = "false";
defparam \port_out_15[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N93
cyclonev_io_obuf \port_out_15[6]~output (
	.i(\port_out_15[6]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_15[6]),
	.obar());
// synopsys translate_off
defparam \port_out_15[6]~output .bus_hold = "false";
defparam \port_out_15[6]~output .open_drain_output = "false";
defparam \port_out_15[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N76
cyclonev_io_obuf \port_out_15[7]~output (
	.i(\port_out_15[7]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(port_out_15[7]),
	.obar());
// synopsys translate_off
defparam \port_out_15[7]~output .bus_hold = "false";
defparam \port_out_15[7]~output .open_drain_output = "false";
defparam \port_out_15[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N21
cyclonev_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \clock~inputCLKENA0 (
	.inclk(\clock~input_o ),
	.ena(vcc),
	.outclk(\clock~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clock~inputCLKENA0 .clock_type = "global clock";
defparam \clock~inputCLKENA0 .disable_mode = "low";
defparam \clock~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clock~inputCLKENA0 .ena_register_power_up = "high";
defparam \clock~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N1
cyclonev_io_ibuf \data_in[0]~input (
	.i(data_in[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[0]~input_o ));
// synopsys translate_off
defparam \data_in[0]~input .bus_hold = "false";
defparam \data_in[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X18_Y1_N33
cyclonev_lcell_comb \port_out_00[0]~reg0feeder (
// Equation(s):
// \port_out_00[0]~reg0feeder_combout  = ( \data_in[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\port_out_00[0]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \port_out_00[0]~reg0feeder .extended_lut = "off";
defparam \port_out_00[0]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \port_out_00[0]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y23_N4
cyclonev_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G8
cyclonev_clkena \reset~inputCLKENA0 (
	.inclk(\reset~input_o ),
	.ena(vcc),
	.outclk(\reset~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \reset~inputCLKENA0 .clock_type = "global clock";
defparam \reset~inputCLKENA0 .disable_mode = "low";
defparam \reset~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \reset~inputCLKENA0 .ena_register_power_up = "high";
defparam \reset~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X78_Y0_N18
cyclonev_io_ibuf \address[3]~input (
	.i(address[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[3]~input_o ));
// synopsys translate_off
defparam \address[3]~input .bus_hold = "false";
defparam \address[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N35
cyclonev_io_ibuf \address[2]~input (
	.i(address[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[2]~input_o ));
// synopsys translate_off
defparam \address[2]~input .bus_hold = "false";
defparam \address[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N41
cyclonev_io_ibuf \address[0]~input (
	.i(address[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[0]~input_o ));
// synopsys translate_off
defparam \address[0]~input .bus_hold = "false";
defparam \address[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N52
cyclonev_io_ibuf \address[1]~input (
	.i(address[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[1]~input_o ));
// synopsys translate_off
defparam \address[1]~input .bus_hold = "false";
defparam \address[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N92
cyclonev_io_ibuf \address[5]~input (
	.i(address[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[5]~input_o ));
// synopsys translate_off
defparam \address[5]~input .bus_hold = "false";
defparam \address[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N35
cyclonev_io_ibuf \address[6]~input (
	.i(address[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[6]~input_o ));
// synopsys translate_off
defparam \address[6]~input .bus_hold = "false";
defparam \address[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N75
cyclonev_io_ibuf \address[4]~input (
	.i(address[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[4]~input_o ));
// synopsys translate_off
defparam \address[4]~input .bus_hold = "false";
defparam \address[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \address[7]~input (
	.i(address[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[7]~input_o ));
// synopsys translate_off
defparam \address[7]~input .bus_hold = "false";
defparam \address[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N18
cyclonev_io_ibuf \writen~input (
	.i(writen),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\writen~input_o ));
// synopsys translate_off
defparam \writen~input .bus_hold = "false";
defparam \writen~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N33
cyclonev_lcell_comb \U18~0 (
// Equation(s):
// \U18~0_combout  = ( \address[7]~input_o  & ( \writen~input_o  & ( (\address[5]~input_o  & (\address[6]~input_o  & !\address[4]~input_o )) ) ) )

	.dataa(!\address[5]~input_o ),
	.datab(!\address[6]~input_o ),
	.datac(!\address[4]~input_o ),
	.datad(gnd),
	.datae(!\address[7]~input_o ),
	.dataf(!\writen~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U18~0 .extended_lut = "off";
defparam \U18~0 .lut_mask = 64'h0000000000001010;
defparam \U18~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N15
cyclonev_lcell_comb \U3~0 (
// Equation(s):
// \U3~0_combout  = ( \U18~0_combout  & ( (!\address[3]~input_o  & (!\address[2]~input_o  & (!\address[0]~input_o  & !\address[1]~input_o ))) ) )

	.dataa(!\address[3]~input_o ),
	.datab(!\address[2]~input_o ),
	.datac(!\address[0]~input_o ),
	.datad(!\address[1]~input_o ),
	.datae(gnd),
	.dataf(!\U18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3~0 .extended_lut = "off";
defparam \U3~0 .lut_mask = 64'h0000000080008000;
defparam \U3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y1_N35
dffeas \port_out_00[0]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\port_out_00[0]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_00[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_00[0]~reg0 .is_wysiwyg = "true";
defparam \port_out_00[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N52
cyclonev_io_ibuf \data_in[1]~input (
	.i(data_in[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[1]~input_o ));
// synopsys translate_off
defparam \data_in[1]~input .bus_hold = "false";
defparam \data_in[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X18_Y1_N7
dffeas \port_out_00[1]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_00[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_00[1]~reg0 .is_wysiwyg = "true";
defparam \port_out_00[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N41
cyclonev_io_ibuf \data_in[2]~input (
	.i(data_in[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[2]~input_o ));
// synopsys translate_off
defparam \data_in[2]~input .bus_hold = "false";
defparam \data_in[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X18_Y1_N43
dffeas \port_out_00[2]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_00[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_00[2]~reg0 .is_wysiwyg = "true";
defparam \port_out_00[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N18
cyclonev_io_ibuf \data_in[3]~input (
	.i(data_in[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[3]~input_o ));
// synopsys translate_off
defparam \data_in[3]~input .bus_hold = "false";
defparam \data_in[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X18_Y1_N9
cyclonev_lcell_comb \port_out_00[3]~reg0feeder (
// Equation(s):
// \port_out_00[3]~reg0feeder_combout  = ( \data_in[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\port_out_00[3]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \port_out_00[3]~reg0feeder .extended_lut = "off";
defparam \port_out_00[3]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \port_out_00[3]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y1_N10
dffeas \port_out_00[3]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\port_out_00[3]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_00[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_00[3]~reg0 .is_wysiwyg = "true";
defparam \port_out_00[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N52
cyclonev_io_ibuf \data_in[4]~input (
	.i(data_in[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[4]~input_o ));
// synopsys translate_off
defparam \data_in[4]~input .bus_hold = "false";
defparam \data_in[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X18_Y1_N18
cyclonev_lcell_comb \port_out_00[4]~reg0feeder (
// Equation(s):
// \port_out_00[4]~reg0feeder_combout  = ( \data_in[4]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\port_out_00[4]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \port_out_00[4]~reg0feeder .extended_lut = "off";
defparam \port_out_00[4]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \port_out_00[4]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y1_N19
dffeas \port_out_00[4]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\port_out_00[4]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_00[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_00[4]~reg0 .is_wysiwyg = "true";
defparam \port_out_00[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N18
cyclonev_io_ibuf \data_in[5]~input (
	.i(data_in[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[5]~input_o ));
// synopsys translate_off
defparam \data_in[5]~input .bus_hold = "false";
defparam \data_in[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y1_N30
cyclonev_lcell_comb \port_out_00[5]~reg0feeder (
// Equation(s):
// \port_out_00[5]~reg0feeder_combout  = ( \data_in[5]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\port_out_00[5]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \port_out_00[5]~reg0feeder .extended_lut = "off";
defparam \port_out_00[5]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \port_out_00[5]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y1_N31
dffeas \port_out_00[5]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\port_out_00[5]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_00[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_00[5]~reg0 .is_wysiwyg = "true";
defparam \port_out_00[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N35
cyclonev_io_ibuf \data_in[6]~input (
	.i(data_in[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[6]~input_o ));
// synopsys translate_off
defparam \data_in[6]~input .bus_hold = "false";
defparam \data_in[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X18_Y1_N23
dffeas \port_out_00[6]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_00[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_00[6]~reg0 .is_wysiwyg = "true";
defparam \port_out_00[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N18
cyclonev_io_ibuf \data_in[7]~input (
	.i(data_in[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[7]~input_o ));
// synopsys translate_off
defparam \data_in[7]~input .bus_hold = "false";
defparam \data_in[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X18_Y1_N30
cyclonev_lcell_comb \port_out_00[7]~reg0feeder (
// Equation(s):
// \port_out_00[7]~reg0feeder_combout  = ( \data_in[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\port_out_00[7]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \port_out_00[7]~reg0feeder .extended_lut = "off";
defparam \port_out_00[7]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \port_out_00[7]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y1_N31
dffeas \port_out_00[7]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\port_out_00[7]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_00[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_00[7]~reg0 .is_wysiwyg = "true";
defparam \port_out_00[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y1_N3
cyclonev_lcell_comb \port_out_01[0]~reg0feeder (
// Equation(s):
// \port_out_01[0]~reg0feeder_combout  = ( \data_in[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\port_out_01[0]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \port_out_01[0]~reg0feeder .extended_lut = "off";
defparam \port_out_01[0]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \port_out_01[0]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N18
cyclonev_lcell_comb \U18~1 (
// Equation(s):
// \U18~1_combout  = ( \address[7]~input_o  & ( \writen~input_o  & ( (\address[5]~input_o  & (!\address[4]~input_o  & (\address[0]~input_o  & \address[6]~input_o ))) ) ) )

	.dataa(!\address[5]~input_o ),
	.datab(!\address[4]~input_o ),
	.datac(!\address[0]~input_o ),
	.datad(!\address[6]~input_o ),
	.datae(!\address[7]~input_o ),
	.dataf(!\writen~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U18~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U18~1 .extended_lut = "off";
defparam \U18~1 .lut_mask = 64'h0000000000000004;
defparam \U18~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N12
cyclonev_lcell_comb \U4~0 (
// Equation(s):
// \U4~0_combout  = ( !\address[3]~input_o  & ( (!\address[2]~input_o  & (\U18~1_combout  & !\address[1]~input_o )) ) )

	.dataa(gnd),
	.datab(!\address[2]~input_o ),
	.datac(!\U18~1_combout ),
	.datad(!\address[1]~input_o ),
	.datae(gnd),
	.dataf(!\address[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U4~0 .extended_lut = "off";
defparam \U4~0 .lut_mask = 64'h0C000C0000000000;
defparam \U4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y1_N4
dffeas \port_out_01[0]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\port_out_01[0]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_01[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_01[0]~reg0 .is_wysiwyg = "true";
defparam \port_out_01[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N0
cyclonev_lcell_comb \port_out_01[1]~reg0feeder (
// Equation(s):
// \port_out_01[1]~reg0feeder_combout  = ( \data_in[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\port_out_01[1]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \port_out_01[1]~reg0feeder .extended_lut = "off";
defparam \port_out_01[1]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \port_out_01[1]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y1_N1
dffeas \port_out_01[1]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\port_out_01[1]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_01[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_01[1]~reg0 .is_wysiwyg = "true";
defparam \port_out_01[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y1_N6
cyclonev_lcell_comb \port_out_01[2]~reg0feeder (
// Equation(s):
// \port_out_01[2]~reg0feeder_combout  = ( \data_in[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\port_out_01[2]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \port_out_01[2]~reg0feeder .extended_lut = "off";
defparam \port_out_01[2]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \port_out_01[2]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y1_N7
dffeas \port_out_01[2]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\port_out_01[2]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_01[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_01[2]~reg0 .is_wysiwyg = "true";
defparam \port_out_01[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y1_N45
cyclonev_lcell_comb \port_out_01[3]~reg0feeder (
// Equation(s):
// \port_out_01[3]~reg0feeder_combout  = ( \data_in[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\port_out_01[3]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \port_out_01[3]~reg0feeder .extended_lut = "off";
defparam \port_out_01[3]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \port_out_01[3]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y1_N47
dffeas \port_out_01[3]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\port_out_01[3]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_01[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_01[3]~reg0 .is_wysiwyg = "true";
defparam \port_out_01[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y1_N11
dffeas \port_out_01[4]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_01[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_01[4]~reg0 .is_wysiwyg = "true";
defparam \port_out_01[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N15
cyclonev_lcell_comb \port_out_01[5]~reg0feeder (
// Equation(s):
// \port_out_01[5]~reg0feeder_combout  = ( \data_in[5]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\port_out_01[5]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \port_out_01[5]~reg0feeder .extended_lut = "off";
defparam \port_out_01[5]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \port_out_01[5]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y1_N17
dffeas \port_out_01[5]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\port_out_01[5]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_01[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_01[5]~reg0 .is_wysiwyg = "true";
defparam \port_out_01[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y1_N19
dffeas \port_out_01[6]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_01[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_01[6]~reg0 .is_wysiwyg = "true";
defparam \port_out_01[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y1_N18
cyclonev_lcell_comb \port_out_01[7]~reg0feeder (
// Equation(s):
// \port_out_01[7]~reg0feeder_combout  = ( \data_in[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\port_out_01[7]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \port_out_01[7]~reg0feeder .extended_lut = "off";
defparam \port_out_01[7]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \port_out_01[7]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y1_N19
dffeas \port_out_01[7]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\port_out_01[7]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_01[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_01[7]~reg0 .is_wysiwyg = "true";
defparam \port_out_01[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y1_N54
cyclonev_lcell_comb \port_out_02[0]~reg0feeder (
// Equation(s):
// \port_out_02[0]~reg0feeder_combout  = ( \data_in[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\port_out_02[0]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \port_out_02[0]~reg0feeder .extended_lut = "off";
defparam \port_out_02[0]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \port_out_02[0]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N54
cyclonev_lcell_comb \U5~0 (
// Equation(s):
// \U5~0_combout  = ( !\address[3]~input_o  & ( (\U18~0_combout  & (!\address[2]~input_o  & (!\address[0]~input_o  & \address[1]~input_o ))) ) )

	.dataa(!\U18~0_combout ),
	.datab(!\address[2]~input_o ),
	.datac(!\address[0]~input_o ),
	.datad(!\address[1]~input_o ),
	.datae(gnd),
	.dataf(!\address[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U5~0 .extended_lut = "off";
defparam \U5~0 .lut_mask = 64'h0040004000000000;
defparam \U5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y1_N55
dffeas \port_out_02[0]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\port_out_02[0]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_02[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_02[0]~reg0 .is_wysiwyg = "true";
defparam \port_out_02[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y1_N1
dffeas \port_out_02[1]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_02[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_02[1]~reg0 .is_wysiwyg = "true";
defparam \port_out_02[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y1_N59
dffeas \port_out_02[2]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_02[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_02[2]~reg0 .is_wysiwyg = "true";
defparam \port_out_02[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y1_N40
dffeas \port_out_02[3]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_02[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_02[3]~reg0 .is_wysiwyg = "true";
defparam \port_out_02[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y1_N3
cyclonev_lcell_comb \port_out_02[4]~reg0feeder (
// Equation(s):
// \port_out_02[4]~reg0feeder_combout  = ( \data_in[4]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\port_out_02[4]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \port_out_02[4]~reg0feeder .extended_lut = "off";
defparam \port_out_02[4]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \port_out_02[4]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y1_N4
dffeas \port_out_02[4]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\port_out_02[4]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_02[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_02[4]~reg0 .is_wysiwyg = "true";
defparam \port_out_02[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y2_N30
cyclonev_lcell_comb \port_out_02[5]~reg0feeder (
// Equation(s):
// \port_out_02[5]~reg0feeder_combout  = ( \data_in[5]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\port_out_02[5]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \port_out_02[5]~reg0feeder .extended_lut = "off";
defparam \port_out_02[5]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \port_out_02[5]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y2_N31
dffeas \port_out_02[5]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\port_out_02[5]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_02[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_02[5]~reg0 .is_wysiwyg = "true";
defparam \port_out_02[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y1_N36
cyclonev_lcell_comb \port_out_02[6]~reg0feeder (
// Equation(s):
// \port_out_02[6]~reg0feeder_combout  = ( \data_in[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\port_out_02[6]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \port_out_02[6]~reg0feeder .extended_lut = "off";
defparam \port_out_02[6]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \port_out_02[6]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y1_N37
dffeas \port_out_02[6]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\port_out_02[6]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_02[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_02[6]~reg0 .is_wysiwyg = "true";
defparam \port_out_02[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y1_N12
cyclonev_lcell_comb \port_out_02[7]~reg0feeder (
// Equation(s):
// \port_out_02[7]~reg0feeder_combout  = ( \data_in[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\port_out_02[7]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \port_out_02[7]~reg0feeder .extended_lut = "off";
defparam \port_out_02[7]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \port_out_02[7]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y1_N13
dffeas \port_out_02[7]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\port_out_02[7]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_02[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_02[7]~reg0 .is_wysiwyg = "true";
defparam \port_out_02[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y1_N3
cyclonev_lcell_comb \port_out_03[0]~reg0feeder (
// Equation(s):
// \port_out_03[0]~reg0feeder_combout  = ( \data_in[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\port_out_03[0]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \port_out_03[0]~reg0feeder .extended_lut = "off";
defparam \port_out_03[0]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \port_out_03[0]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N0
cyclonev_lcell_comb \U6~0 (
// Equation(s):
// \U6~0_combout  = ( !\address[3]~input_o  & ( (\U18~1_combout  & (!\address[2]~input_o  & \address[1]~input_o )) ) )

	.dataa(!\U18~1_combout ),
	.datab(!\address[2]~input_o ),
	.datac(!\address[1]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\address[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U6~0 .extended_lut = "off";
defparam \U6~0 .lut_mask = 64'h0404040400000000;
defparam \U6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y1_N4
dffeas \port_out_03[0]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\port_out_03[0]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_03[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_03[0]~reg0 .is_wysiwyg = "true";
defparam \port_out_03[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N24
cyclonev_lcell_comb \port_out_03[1]~reg0feeder (
// Equation(s):
// \port_out_03[1]~reg0feeder_combout  = ( \data_in[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\port_out_03[1]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \port_out_03[1]~reg0feeder .extended_lut = "off";
defparam \port_out_03[1]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \port_out_03[1]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y1_N25
dffeas \port_out_03[1]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\port_out_03[1]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_03[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_03[1]~reg0 .is_wysiwyg = "true";
defparam \port_out_03[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y1_N6
cyclonev_lcell_comb \port_out_03[2]~reg0feeder (
// Equation(s):
// \port_out_03[2]~reg0feeder_combout  = ( \data_in[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\port_out_03[2]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \port_out_03[2]~reg0feeder .extended_lut = "off";
defparam \port_out_03[2]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \port_out_03[2]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y1_N7
dffeas \port_out_03[2]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\port_out_03[2]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_03[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_03[2]~reg0 .is_wysiwyg = "true";
defparam \port_out_03[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y1_N33
cyclonev_lcell_comb \port_out_03[3]~reg0feeder (
// Equation(s):
// \port_out_03[3]~reg0feeder_combout  = ( \data_in[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\port_out_03[3]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \port_out_03[3]~reg0feeder .extended_lut = "off";
defparam \port_out_03[3]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \port_out_03[3]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y1_N34
dffeas \port_out_03[3]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\port_out_03[3]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_03[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_03[3]~reg0 .is_wysiwyg = "true";
defparam \port_out_03[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y1_N31
dffeas \port_out_03[4]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_03[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_03[4]~reg0 .is_wysiwyg = "true";
defparam \port_out_03[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N39
cyclonev_lcell_comb \port_out_03[5]~reg0feeder (
// Equation(s):
// \port_out_03[5]~reg0feeder_combout  = ( \data_in[5]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\port_out_03[5]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \port_out_03[5]~reg0feeder .extended_lut = "off";
defparam \port_out_03[5]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \port_out_03[5]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y1_N40
dffeas \port_out_03[5]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\port_out_03[5]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_03[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_03[5]~reg0 .is_wysiwyg = "true";
defparam \port_out_03[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y1_N46
dffeas \port_out_03[6]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_03[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_03[6]~reg0 .is_wysiwyg = "true";
defparam \port_out_03[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y1_N6
cyclonev_lcell_comb \port_out_03[7]~reg0feeder (
// Equation(s):
// \port_out_03[7]~reg0feeder_combout  = ( \data_in[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\port_out_03[7]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \port_out_03[7]~reg0feeder .extended_lut = "off";
defparam \port_out_03[7]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \port_out_03[7]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y1_N7
dffeas \port_out_03[7]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\port_out_03[7]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_03[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_03[7]~reg0 .is_wysiwyg = "true";
defparam \port_out_03[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y1_N57
cyclonev_lcell_comb \port_out_04[0]~reg0feeder (
// Equation(s):
// \port_out_04[0]~reg0feeder_combout  = ( \data_in[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\port_out_04[0]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \port_out_04[0]~reg0feeder .extended_lut = "off";
defparam \port_out_04[0]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \port_out_04[0]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N6
cyclonev_lcell_comb \U7~0 (
// Equation(s):
// \U7~0_combout  = ( !\address[3]~input_o  & ( (!\address[0]~input_o  & (\address[2]~input_o  & (\U18~0_combout  & !\address[1]~input_o ))) ) )

	.dataa(!\address[0]~input_o ),
	.datab(!\address[2]~input_o ),
	.datac(!\U18~0_combout ),
	.datad(!\address[1]~input_o ),
	.datae(gnd),
	.dataf(!\address[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U7~0 .extended_lut = "off";
defparam \U7~0 .lut_mask = 64'h0200020000000000;
defparam \U7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y1_N58
dffeas \port_out_04[0]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\port_out_04[0]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_04[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_04[0]~reg0 .is_wysiwyg = "true";
defparam \port_out_04[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N0
cyclonev_lcell_comb \port_out_04[1]~reg0feeder (
// Equation(s):
// \port_out_04[1]~reg0feeder_combout  = ( \data_in[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\port_out_04[1]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \port_out_04[1]~reg0feeder .extended_lut = "off";
defparam \port_out_04[1]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \port_out_04[1]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y2_N1
dffeas \port_out_04[1]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\port_out_04[1]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_04[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_04[1]~reg0 .is_wysiwyg = "true";
defparam \port_out_04[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y1_N54
cyclonev_lcell_comb \port_out_04[2]~reg0feeder (
// Equation(s):
// \port_out_04[2]~reg0feeder_combout  = ( \data_in[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\port_out_04[2]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \port_out_04[2]~reg0feeder .extended_lut = "off";
defparam \port_out_04[2]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \port_out_04[2]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y1_N55
dffeas \port_out_04[2]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\port_out_04[2]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_04[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_04[2]~reg0 .is_wysiwyg = "true";
defparam \port_out_04[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y1_N42
cyclonev_lcell_comb \port_out_04[3]~reg0feeder (
// Equation(s):
// \port_out_04[3]~reg0feeder_combout  = ( \data_in[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\port_out_04[3]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \port_out_04[3]~reg0feeder .extended_lut = "off";
defparam \port_out_04[3]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \port_out_04[3]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y1_N43
dffeas \port_out_04[3]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\port_out_04[3]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_04[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_04[3]~reg0 .is_wysiwyg = "true";
defparam \port_out_04[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y1_N21
cyclonev_lcell_comb \port_out_04[4]~reg0feeder (
// Equation(s):
// \port_out_04[4]~reg0feeder_combout  = ( \data_in[4]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\port_out_04[4]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \port_out_04[4]~reg0feeder .extended_lut = "off";
defparam \port_out_04[4]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \port_out_04[4]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y1_N23
dffeas \port_out_04[4]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\port_out_04[4]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_04[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_04[4]~reg0 .is_wysiwyg = "true";
defparam \port_out_04[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N9
cyclonev_lcell_comb \port_out_04[5]~reg0feeder (
// Equation(s):
// \port_out_04[5]~reg0feeder_combout  = ( \data_in[5]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\port_out_04[5]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \port_out_04[5]~reg0feeder .extended_lut = "off";
defparam \port_out_04[5]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \port_out_04[5]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y2_N10
dffeas \port_out_04[5]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\port_out_04[5]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_04[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_04[5]~reg0 .is_wysiwyg = "true";
defparam \port_out_04[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y1_N54
cyclonev_lcell_comb \port_out_04[6]~reg0feeder (
// Equation(s):
// \port_out_04[6]~reg0feeder_combout  = ( \data_in[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\port_out_04[6]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \port_out_04[6]~reg0feeder .extended_lut = "off";
defparam \port_out_04[6]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \port_out_04[6]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y1_N56
dffeas \port_out_04[6]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\port_out_04[6]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_04[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_04[6]~reg0 .is_wysiwyg = "true";
defparam \port_out_04[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y1_N34
dffeas \port_out_04[7]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_04[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_04[7]~reg0 .is_wysiwyg = "true";
defparam \port_out_04[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N30
cyclonev_lcell_comb \port_out_05[0]~reg0feeder (
// Equation(s):
// \port_out_05[0]~reg0feeder_combout  = ( \data_in[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\port_out_05[0]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \port_out_05[0]~reg0feeder .extended_lut = "off";
defparam \port_out_05[0]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \port_out_05[0]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N3
cyclonev_lcell_comb \U8~0 (
// Equation(s):
// \U8~0_combout  = ( !\address[3]~input_o  & ( (\U18~1_combout  & (\address[2]~input_o  & !\address[1]~input_o )) ) )

	.dataa(!\U18~1_combout ),
	.datab(!\address[2]~input_o ),
	.datac(gnd),
	.datad(!\address[1]~input_o ),
	.datae(gnd),
	.dataf(!\address[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8~0 .extended_lut = "off";
defparam \U8~0 .lut_mask = 64'h1100110000000000;
defparam \U8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y2_N31
dffeas \port_out_05[0]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\port_out_05[0]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_05[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_05[0]~reg0 .is_wysiwyg = "true";
defparam \port_out_05[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y2_N0
cyclonev_lcell_comb \port_out_05[1]~reg0feeder (
// Equation(s):
// \port_out_05[1]~reg0feeder_combout  = ( \data_in[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\port_out_05[1]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \port_out_05[1]~reg0feeder .extended_lut = "off";
defparam \port_out_05[1]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \port_out_05[1]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y2_N1
dffeas \port_out_05[1]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\port_out_05[1]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_05[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_05[1]~reg0 .is_wysiwyg = "true";
defparam \port_out_05[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N9
cyclonev_lcell_comb \port_out_05[2]~reg0feeder (
// Equation(s):
// \port_out_05[2]~reg0feeder_combout  = ( \data_in[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\port_out_05[2]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \port_out_05[2]~reg0feeder .extended_lut = "off";
defparam \port_out_05[2]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \port_out_05[2]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y2_N11
dffeas \port_out_05[2]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\port_out_05[2]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_05[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_05[2]~reg0 .is_wysiwyg = "true";
defparam \port_out_05[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N45
cyclonev_lcell_comb \port_out_05[3]~reg0feeder (
// Equation(s):
// \port_out_05[3]~reg0feeder_combout  = ( \data_in[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\port_out_05[3]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \port_out_05[3]~reg0feeder .extended_lut = "off";
defparam \port_out_05[3]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \port_out_05[3]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y2_N47
dffeas \port_out_05[3]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\port_out_05[3]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_05[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_05[3]~reg0 .is_wysiwyg = "true";
defparam \port_out_05[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y2_N39
cyclonev_lcell_comb \port_out_05[4]~reg0feeder (
// Equation(s):
// \port_out_05[4]~reg0feeder_combout  = ( \data_in[4]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\port_out_05[4]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \port_out_05[4]~reg0feeder .extended_lut = "off";
defparam \port_out_05[4]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \port_out_05[4]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y2_N40
dffeas \port_out_05[4]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\port_out_05[4]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_05[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_05[4]~reg0 .is_wysiwyg = "true";
defparam \port_out_05[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y2_N42
cyclonev_lcell_comb \port_out_05[5]~reg0feeder (
// Equation(s):
// \port_out_05[5]~reg0feeder_combout  = ( \data_in[5]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\port_out_05[5]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \port_out_05[5]~reg0feeder .extended_lut = "off";
defparam \port_out_05[5]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \port_out_05[5]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y2_N43
dffeas \port_out_05[5]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\port_out_05[5]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_05[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_05[5]~reg0 .is_wysiwyg = "true";
defparam \port_out_05[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N18
cyclonev_lcell_comb \port_out_05[6]~reg0feeder (
// Equation(s):
// \port_out_05[6]~reg0feeder_combout  = ( \data_in[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\port_out_05[6]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \port_out_05[6]~reg0feeder .extended_lut = "off";
defparam \port_out_05[6]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \port_out_05[6]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y2_N20
dffeas \port_out_05[6]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\port_out_05[6]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_05[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_05[6]~reg0 .is_wysiwyg = "true";
defparam \port_out_05[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y2_N25
dffeas \port_out_05[7]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_05[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_05[7]~reg0 .is_wysiwyg = "true";
defparam \port_out_05[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N3
cyclonev_lcell_comb \port_out_06[0]~reg0feeder (
// Equation(s):
// \port_out_06[0]~reg0feeder_combout  = ( \data_in[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\port_out_06[0]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \port_out_06[0]~reg0feeder .extended_lut = "off";
defparam \port_out_06[0]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \port_out_06[0]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N57
cyclonev_lcell_comb \U9~0 (
// Equation(s):
// \U9~0_combout  = ( !\address[3]~input_o  & ( (\U18~0_combout  & (\address[2]~input_o  & (!\address[0]~input_o  & \address[1]~input_o ))) ) )

	.dataa(!\U18~0_combout ),
	.datab(!\address[2]~input_o ),
	.datac(!\address[0]~input_o ),
	.datad(!\address[1]~input_o ),
	.datae(gnd),
	.dataf(!\address[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U9~0 .extended_lut = "off";
defparam \U9~0 .lut_mask = 64'h0010001000000000;
defparam \U9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y2_N4
dffeas \port_out_06[0]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\port_out_06[0]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_06[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_06[0]~reg0 .is_wysiwyg = "true";
defparam \port_out_06[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y2_N37
dffeas \port_out_06[1]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_06[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_06[1]~reg0 .is_wysiwyg = "true";
defparam \port_out_06[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y2_N16
dffeas \port_out_06[2]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_06[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_06[2]~reg0 .is_wysiwyg = "true";
defparam \port_out_06[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N12
cyclonev_lcell_comb \port_out_06[3]~reg0feeder (
// Equation(s):
// \port_out_06[3]~reg0feeder_combout  = ( \data_in[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\port_out_06[3]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \port_out_06[3]~reg0feeder .extended_lut = "off";
defparam \port_out_06[3]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \port_out_06[3]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y2_N13
dffeas \port_out_06[3]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\port_out_06[3]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_06[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_06[3]~reg0 .is_wysiwyg = "true";
defparam \port_out_06[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y2_N1
dffeas \port_out_06[4]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_06[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_06[4]~reg0 .is_wysiwyg = "true";
defparam \port_out_06[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y1_N6
cyclonev_lcell_comb \port_out_06[5]~reg0feeder (
// Equation(s):
// \port_out_06[5]~reg0feeder_combout  = ( \data_in[5]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\port_out_06[5]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \port_out_06[5]~reg0feeder .extended_lut = "off";
defparam \port_out_06[5]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \port_out_06[5]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y1_N8
dffeas \port_out_06[5]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\port_out_06[5]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_06[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_06[5]~reg0 .is_wysiwyg = "true";
defparam \port_out_06[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N21
cyclonev_lcell_comb \port_out_06[6]~reg0feeder (
// Equation(s):
// \port_out_06[6]~reg0feeder_combout  = ( \data_in[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\port_out_06[6]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \port_out_06[6]~reg0feeder .extended_lut = "off";
defparam \port_out_06[6]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \port_out_06[6]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y2_N22
dffeas \port_out_06[6]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\port_out_06[6]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_06[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_06[6]~reg0 .is_wysiwyg = "true";
defparam \port_out_06[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N18
cyclonev_lcell_comb \port_out_06[7]~reg0feeder (
// Equation(s):
// \port_out_06[7]~reg0feeder_combout  = ( \data_in[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\port_out_06[7]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \port_out_06[7]~reg0feeder .extended_lut = "off";
defparam \port_out_06[7]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \port_out_06[7]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y2_N20
dffeas \port_out_06[7]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\port_out_06[7]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_06[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_06[7]~reg0 .is_wysiwyg = "true";
defparam \port_out_06[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y1_N48
cyclonev_lcell_comb \port_out_07[0]~reg0feeder (
// Equation(s):
// \port_out_07[0]~reg0feeder_combout  = ( \data_in[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\port_out_07[0]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \port_out_07[0]~reg0feeder .extended_lut = "off";
defparam \port_out_07[0]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \port_out_07[0]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y1_N30
cyclonev_lcell_comb \U10~0 (
// Equation(s):
// \U10~0_combout  = ( !\address[3]~input_o  & ( (\address[1]~input_o  & (\address[2]~input_o  & \U18~1_combout )) ) )

	.dataa(!\address[1]~input_o ),
	.datab(!\address[2]~input_o ),
	.datac(gnd),
	.datad(!\U18~1_combout ),
	.datae(!\address[3]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U10~0 .extended_lut = "off";
defparam \U10~0 .lut_mask = 64'h0011000000110000;
defparam \U10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y1_N49
dffeas \port_out_07[0]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\port_out_07[0]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_07[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_07[0]~reg0 .is_wysiwyg = "true";
defparam \port_out_07[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y1_N26
dffeas \port_out_07[1]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_07[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_07[1]~reg0 .is_wysiwyg = "true";
defparam \port_out_07[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y1_N29
dffeas \port_out_07[2]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_07[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_07[2]~reg0 .is_wysiwyg = "true";
defparam \port_out_07[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y1_N50
dffeas \port_out_07[3]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_07[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_07[3]~reg0 .is_wysiwyg = "true";
defparam \port_out_07[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y1_N27
cyclonev_lcell_comb \port_out_07[4]~reg0feeder (
// Equation(s):
// \port_out_07[4]~reg0feeder_combout  = \data_in[4]~input_o 

	.dataa(!\data_in[4]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\port_out_07[4]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \port_out_07[4]~reg0feeder .extended_lut = "off";
defparam \port_out_07[4]~reg0feeder .lut_mask = 64'h5555555555555555;
defparam \port_out_07[4]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y1_N28
dffeas \port_out_07[4]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\port_out_07[4]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_07[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_07[4]~reg0 .is_wysiwyg = "true";
defparam \port_out_07[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y1_N42
cyclonev_lcell_comb \port_out_07[5]~reg0feeder (
// Equation(s):
// \port_out_07[5]~reg0feeder_combout  = ( \data_in[5]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\port_out_07[5]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \port_out_07[5]~reg0feeder .extended_lut = "off";
defparam \port_out_07[5]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \port_out_07[5]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y1_N43
dffeas \port_out_07[5]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\port_out_07[5]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_07[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_07[5]~reg0 .is_wysiwyg = "true";
defparam \port_out_07[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y1_N53
dffeas \port_out_07[6]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_07[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_07[6]~reg0 .is_wysiwyg = "true";
defparam \port_out_07[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y1_N24
cyclonev_lcell_comb \port_out_07[7]~reg0feeder (
// Equation(s):
// \port_out_07[7]~reg0feeder_combout  = ( \data_in[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\port_out_07[7]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \port_out_07[7]~reg0feeder .extended_lut = "off";
defparam \port_out_07[7]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \port_out_07[7]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y1_N25
dffeas \port_out_07[7]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\port_out_07[7]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_07[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_07[7]~reg0 .is_wysiwyg = "true";
defparam \port_out_07[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y2_N30
cyclonev_lcell_comb \port_out_08[0]~reg0feeder (
// Equation(s):
// \port_out_08[0]~reg0feeder_combout  = ( \data_in[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\port_out_08[0]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \port_out_08[0]~reg0feeder .extended_lut = "off";
defparam \port_out_08[0]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \port_out_08[0]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N9
cyclonev_lcell_comb \U11~0 (
// Equation(s):
// \U11~0_combout  = ( \address[3]~input_o  & ( (!\address[0]~input_o  & (!\address[2]~input_o  & (\U18~0_combout  & !\address[1]~input_o ))) ) )

	.dataa(!\address[0]~input_o ),
	.datab(!\address[2]~input_o ),
	.datac(!\U18~0_combout ),
	.datad(!\address[1]~input_o ),
	.datae(gnd),
	.dataf(!\address[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U11~0 .extended_lut = "off";
defparam \U11~0 .lut_mask = 64'h0000000008000800;
defparam \U11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y2_N31
dffeas \port_out_08[0]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\port_out_08[0]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_08[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_08[0]~reg0 .is_wysiwyg = "true";
defparam \port_out_08[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N48
cyclonev_lcell_comb \port_out_08[1]~reg0feeder (
// Equation(s):
// \port_out_08[1]~reg0feeder_combout  = ( \data_in[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\port_out_08[1]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \port_out_08[1]~reg0feeder .extended_lut = "off";
defparam \port_out_08[1]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \port_out_08[1]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y1_N49
dffeas \port_out_08[1]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\port_out_08[1]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_08[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_08[1]~reg0 .is_wysiwyg = "true";
defparam \port_out_08[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y2_N39
cyclonev_lcell_comb \port_out_08[2]~reg0feeder (
// Equation(s):
// \port_out_08[2]~reg0feeder_combout  = ( \data_in[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\port_out_08[2]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \port_out_08[2]~reg0feeder .extended_lut = "off";
defparam \port_out_08[2]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \port_out_08[2]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y2_N40
dffeas \port_out_08[2]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\port_out_08[2]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_08[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_08[2]~reg0 .is_wysiwyg = "true";
defparam \port_out_08[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y1_N0
cyclonev_lcell_comb \port_out_08[3]~reg0feeder (
// Equation(s):
// \port_out_08[3]~reg0feeder_combout  = ( \data_in[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\port_out_08[3]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \port_out_08[3]~reg0feeder .extended_lut = "off";
defparam \port_out_08[3]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \port_out_08[3]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y1_N1
dffeas \port_out_08[3]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\port_out_08[3]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_08[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_08[3]~reg0 .is_wysiwyg = "true";
defparam \port_out_08[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y1_N53
dffeas \port_out_08[4]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_08[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_08[4]~reg0 .is_wysiwyg = "true";
defparam \port_out_08[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N54
cyclonev_lcell_comb \port_out_08[5]~reg0feeder (
// Equation(s):
// \port_out_08[5]~reg0feeder_combout  = ( \data_in[5]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\port_out_08[5]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \port_out_08[5]~reg0feeder .extended_lut = "off";
defparam \port_out_08[5]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \port_out_08[5]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y1_N55
dffeas \port_out_08[5]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\port_out_08[5]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_08[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_08[5]~reg0 .is_wysiwyg = "true";
defparam \port_out_08[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y1_N58
dffeas \port_out_08[6]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_08[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_08[6]~reg0 .is_wysiwyg = "true";
defparam \port_out_08[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y1_N39
cyclonev_lcell_comb \port_out_08[7]~reg0feeder (
// Equation(s):
// \port_out_08[7]~reg0feeder_combout  = ( \data_in[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\port_out_08[7]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \port_out_08[7]~reg0feeder .extended_lut = "off";
defparam \port_out_08[7]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \port_out_08[7]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y1_N41
dffeas \port_out_08[7]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\port_out_08[7]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_08[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_08[7]~reg0 .is_wysiwyg = "true";
defparam \port_out_08[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N54
cyclonev_lcell_comb \port_out_09[0]~reg0feeder (
// Equation(s):
// \port_out_09[0]~reg0feeder_combout  = ( \data_in[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\port_out_09[0]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \port_out_09[0]~reg0feeder .extended_lut = "off";
defparam \port_out_09[0]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \port_out_09[0]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N45
cyclonev_lcell_comb \U12~0 (
// Equation(s):
// \U12~0_combout  = ( \address[3]~input_o  & ( (\U18~1_combout  & (!\address[2]~input_o  & !\address[1]~input_o )) ) )

	.dataa(!\U18~1_combout ),
	.datab(!\address[2]~input_o ),
	.datac(gnd),
	.datad(!\address[1]~input_o ),
	.datae(gnd),
	.dataf(!\address[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U12~0 .extended_lut = "off";
defparam \U12~0 .lut_mask = 64'h0000000044004400;
defparam \U12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y2_N56
dffeas \port_out_09[0]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\port_out_09[0]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_09[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_09[0]~reg0 .is_wysiwyg = "true";
defparam \port_out_09[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y2_N34
dffeas \port_out_09[1]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_09[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_09[1]~reg0 .is_wysiwyg = "true";
defparam \port_out_09[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y2_N58
dffeas \port_out_09[2]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_09[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_09[2]~reg0 .is_wysiwyg = "true";
defparam \port_out_09[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y2_N55
dffeas \port_out_09[3]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_09[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_09[3]~reg0 .is_wysiwyg = "true";
defparam \port_out_09[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y2_N32
dffeas \port_out_09[4]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_09[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_09[4]~reg0 .is_wysiwyg = "true";
defparam \port_out_09[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y2_N30
cyclonev_lcell_comb \port_out_09[5]~reg0feeder (
// Equation(s):
// \port_out_09[5]~reg0feeder_combout  = ( \data_in[5]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\port_out_09[5]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \port_out_09[5]~reg0feeder .extended_lut = "off";
defparam \port_out_09[5]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \port_out_09[5]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y2_N31
dffeas \port_out_09[5]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\port_out_09[5]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_09[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_09[5]~reg0 .is_wysiwyg = "true";
defparam \port_out_09[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N33
cyclonev_lcell_comb \port_out_09[6]~reg0feeder (
// Equation(s):
// \port_out_09[6]~reg0feeder_combout  = ( \data_in[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\port_out_09[6]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \port_out_09[6]~reg0feeder .extended_lut = "off";
defparam \port_out_09[6]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \port_out_09[6]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y2_N35
dffeas \port_out_09[6]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\port_out_09[6]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_09[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_09[6]~reg0 .is_wysiwyg = "true";
defparam \port_out_09[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N30
cyclonev_lcell_comb \port_out_09[7]~reg0feeder (
// Equation(s):
// \port_out_09[7]~reg0feeder_combout  = ( \data_in[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\port_out_09[7]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \port_out_09[7]~reg0feeder .extended_lut = "off";
defparam \port_out_09[7]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \port_out_09[7]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y2_N31
dffeas \port_out_09[7]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\port_out_09[7]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_09[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_09[7]~reg0 .is_wysiwyg = "true";
defparam \port_out_09[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N48
cyclonev_lcell_comb \U13~0 (
// Equation(s):
// \U13~0_combout  = ( \address[3]~input_o  & ( (\U18~0_combout  & (!\address[2]~input_o  & (!\address[0]~input_o  & \address[1]~input_o ))) ) )

	.dataa(!\U18~0_combout ),
	.datab(!\address[2]~input_o ),
	.datac(!\address[0]~input_o ),
	.datad(!\address[1]~input_o ),
	.datae(gnd),
	.dataf(!\address[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U13~0 .extended_lut = "off";
defparam \U13~0 .lut_mask = 64'h0000000000400040;
defparam \U13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y2_N4
dffeas \port_out_10[0]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_10[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_10[0]~reg0 .is_wysiwyg = "true";
defparam \port_out_10[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y2_N37
dffeas \port_out_10[1]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_10[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_10[1]~reg0 .is_wysiwyg = "true";
defparam \port_out_10[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N15
cyclonev_lcell_comb \port_out_10[2]~reg0feeder (
// Equation(s):
// \port_out_10[2]~reg0feeder_combout  = ( \data_in[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\port_out_10[2]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \port_out_10[2]~reg0feeder .extended_lut = "off";
defparam \port_out_10[2]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \port_out_10[2]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y2_N16
dffeas \port_out_10[2]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\port_out_10[2]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_10[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_10[2]~reg0 .is_wysiwyg = "true";
defparam \port_out_10[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N48
cyclonev_lcell_comb \port_out_10[3]~reg0feeder (
// Equation(s):
// \port_out_10[3]~reg0feeder_combout  = ( \data_in[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\port_out_10[3]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \port_out_10[3]~reg0feeder .extended_lut = "off";
defparam \port_out_10[3]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \port_out_10[3]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y2_N49
dffeas \port_out_10[3]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\port_out_10[3]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_10[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_10[3]~reg0 .is_wysiwyg = "true";
defparam \port_out_10[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y2_N10
dffeas \port_out_10[4]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_10[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_10[4]~reg0 .is_wysiwyg = "true";
defparam \port_out_10[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y2_N42
cyclonev_lcell_comb \port_out_10[5]~reg0feeder (
// Equation(s):
// \port_out_10[5]~reg0feeder_combout  = ( \data_in[5]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\port_out_10[5]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \port_out_10[5]~reg0feeder .extended_lut = "off";
defparam \port_out_10[5]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \port_out_10[5]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y2_N43
dffeas \port_out_10[5]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\port_out_10[5]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_10[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_10[5]~reg0 .is_wysiwyg = "true";
defparam \port_out_10[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N27
cyclonev_lcell_comb \port_out_10[6]~reg0feeder (
// Equation(s):
// \port_out_10[6]~reg0feeder_combout  = ( \data_in[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\port_out_10[6]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \port_out_10[6]~reg0feeder .extended_lut = "off";
defparam \port_out_10[6]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \port_out_10[6]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y2_N28
dffeas \port_out_10[6]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\port_out_10[6]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_10[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_10[6]~reg0 .is_wysiwyg = "true";
defparam \port_out_10[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N30
cyclonev_lcell_comb \port_out_10[7]~reg0feeder (
// Equation(s):
// \port_out_10[7]~reg0feeder_combout  = ( \data_in[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\port_out_10[7]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \port_out_10[7]~reg0feeder .extended_lut = "off";
defparam \port_out_10[7]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \port_out_10[7]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y2_N31
dffeas \port_out_10[7]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\port_out_10[7]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_10[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_10[7]~reg0 .is_wysiwyg = "true";
defparam \port_out_10[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y2_N12
cyclonev_lcell_comb \port_out_11[0]~reg0feeder (
// Equation(s):
// \port_out_11[0]~reg0feeder_combout  = ( \data_in[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\port_out_11[0]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \port_out_11[0]~reg0feeder .extended_lut = "off";
defparam \port_out_11[0]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \port_out_11[0]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N27
cyclonev_lcell_comb \U14~0 (
// Equation(s):
// \U14~0_combout  = ( \address[3]~input_o  & ( (\U18~1_combout  & (!\address[2]~input_o  & \address[1]~input_o )) ) )

	.dataa(!\U18~1_combout ),
	.datab(!\address[2]~input_o ),
	.datac(gnd),
	.datad(!\address[1]~input_o ),
	.datae(gnd),
	.dataf(!\address[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U14~0 .extended_lut = "off";
defparam \U14~0 .lut_mask = 64'h0000000000440044;
defparam \U14~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y2_N14
dffeas \port_out_11[0]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\port_out_11[0]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_11[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_11[0]~reg0 .is_wysiwyg = "true";
defparam \port_out_11[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N42
cyclonev_lcell_comb \port_out_11[1]~reg0feeder (
// Equation(s):
// \port_out_11[1]~reg0feeder_combout  = ( \data_in[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\port_out_11[1]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \port_out_11[1]~reg0feeder .extended_lut = "off";
defparam \port_out_11[1]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \port_out_11[1]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y2_N44
dffeas \port_out_11[1]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\port_out_11[1]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_11[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_11[1]~reg0 .is_wysiwyg = "true";
defparam \port_out_11[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y2_N51
cyclonev_lcell_comb \port_out_11[2]~reg0feeder (
// Equation(s):
// \port_out_11[2]~reg0feeder_combout  = ( \data_in[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\port_out_11[2]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \port_out_11[2]~reg0feeder .extended_lut = "off";
defparam \port_out_11[2]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \port_out_11[2]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y2_N52
dffeas \port_out_11[2]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\port_out_11[2]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_11[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_11[2]~reg0 .is_wysiwyg = "true";
defparam \port_out_11[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y2_N54
cyclonev_lcell_comb \port_out_11[3]~reg0feeder (
// Equation(s):
// \port_out_11[3]~reg0feeder_combout  = ( \data_in[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\port_out_11[3]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \port_out_11[3]~reg0feeder .extended_lut = "off";
defparam \port_out_11[3]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \port_out_11[3]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y2_N55
dffeas \port_out_11[3]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\port_out_11[3]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_11[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_11[3]~reg0 .is_wysiwyg = "true";
defparam \port_out_11[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y2_N19
dffeas \port_out_11[4]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_11[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_11[4]~reg0 .is_wysiwyg = "true";
defparam \port_out_11[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N27
cyclonev_lcell_comb \port_out_11[5]~reg0feeder (
// Equation(s):
// \port_out_11[5]~reg0feeder_combout  = ( \data_in[5]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\port_out_11[5]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \port_out_11[5]~reg0feeder .extended_lut = "off";
defparam \port_out_11[5]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \port_out_11[5]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y2_N28
dffeas \port_out_11[5]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\port_out_11[5]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_11[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_11[5]~reg0 .is_wysiwyg = "true";
defparam \port_out_11[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y2_N4
dffeas \port_out_11[6]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_11[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_11[6]~reg0 .is_wysiwyg = "true";
defparam \port_out_11[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y2_N34
dffeas \port_out_11[7]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_11[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_11[7]~reg0 .is_wysiwyg = "true";
defparam \port_out_11[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N9
cyclonev_lcell_comb \port_out_12[0]~reg0feeder (
// Equation(s):
// \port_out_12[0]~reg0feeder_combout  = ( \data_in[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\port_out_12[0]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \port_out_12[0]~reg0feeder .extended_lut = "off";
defparam \port_out_12[0]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \port_out_12[0]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N51
cyclonev_lcell_comb \U15~0 (
// Equation(s):
// \U15~0_combout  = ( \address[3]~input_o  & ( (\U18~0_combout  & (\address[2]~input_o  & (!\address[0]~input_o  & !\address[1]~input_o ))) ) )

	.dataa(!\U18~0_combout ),
	.datab(!\address[2]~input_o ),
	.datac(!\address[0]~input_o ),
	.datad(!\address[1]~input_o ),
	.datae(gnd),
	.dataf(!\address[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U15~0 .extended_lut = "off";
defparam \U15~0 .lut_mask = 64'h0000000010001000;
defparam \U15~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y2_N10
dffeas \port_out_12[0]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\port_out_12[0]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_12[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_12[0]~reg0 .is_wysiwyg = "true";
defparam \port_out_12[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y2_N43
dffeas \port_out_12[1]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_12[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_12[1]~reg0 .is_wysiwyg = "true";
defparam \port_out_12[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y2_N47
dffeas \port_out_12[2]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_12[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_12[2]~reg0 .is_wysiwyg = "true";
defparam \port_out_12[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N48
cyclonev_lcell_comb \port_out_12[3]~reg0feeder (
// Equation(s):
// \port_out_12[3]~reg0feeder_combout  = ( \data_in[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\port_out_12[3]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \port_out_12[3]~reg0feeder .extended_lut = "off";
defparam \port_out_12[3]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \port_out_12[3]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y2_N49
dffeas \port_out_12[3]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\port_out_12[3]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_12[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_12[3]~reg0 .is_wysiwyg = "true";
defparam \port_out_12[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y2_N7
dffeas \port_out_12[4]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_12[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_12[4]~reg0 .is_wysiwyg = "true";
defparam \port_out_12[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y2_N18
cyclonev_lcell_comb \port_out_12[5]~reg0feeder (
// Equation(s):
// \port_out_12[5]~reg0feeder_combout  = ( \data_in[5]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\port_out_12[5]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \port_out_12[5]~reg0feeder .extended_lut = "off";
defparam \port_out_12[5]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \port_out_12[5]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y2_N19
dffeas \port_out_12[5]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\port_out_12[5]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_12[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_12[5]~reg0 .is_wysiwyg = "true";
defparam \port_out_12[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N24
cyclonev_lcell_comb \port_out_12[6]~reg0feeder (
// Equation(s):
// \port_out_12[6]~reg0feeder_combout  = ( \data_in[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\port_out_12[6]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \port_out_12[6]~reg0feeder .extended_lut = "off";
defparam \port_out_12[6]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \port_out_12[6]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y2_N26
dffeas \port_out_12[6]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\port_out_12[6]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_12[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_12[6]~reg0 .is_wysiwyg = "true";
defparam \port_out_12[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N51
cyclonev_lcell_comb \port_out_12[7]~reg0feeder (
// Equation(s):
// \port_out_12[7]~reg0feeder_combout  = ( \data_in[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\port_out_12[7]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \port_out_12[7]~reg0feeder .extended_lut = "off";
defparam \port_out_12[7]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \port_out_12[7]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y2_N52
dffeas \port_out_12[7]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\port_out_12[7]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_12[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_12[7]~reg0 .is_wysiwyg = "true";
defparam \port_out_12[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N0
cyclonev_lcell_comb \port_out_13[0]~reg0feeder (
// Equation(s):
// \port_out_13[0]~reg0feeder_combout  = ( \data_in[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\port_out_13[0]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \port_out_13[0]~reg0feeder .extended_lut = "off";
defparam \port_out_13[0]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \port_out_13[0]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N24
cyclonev_lcell_comb \U16~0 (
// Equation(s):
// \U16~0_combout  = ( \address[3]~input_o  & ( (\U18~1_combout  & (\address[2]~input_o  & !\address[1]~input_o )) ) )

	.dataa(!\U18~1_combout ),
	.datab(!\address[2]~input_o ),
	.datac(!\address[1]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\address[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U16~0 .extended_lut = "off";
defparam \U16~0 .lut_mask = 64'h0000000010101010;
defparam \U16~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y2_N1
dffeas \port_out_13[0]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\port_out_13[0]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_13[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_13[0]~reg0 .is_wysiwyg = "true";
defparam \port_out_13[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y2_N21
cyclonev_lcell_comb \port_out_13[1]~reg0feeder (
// Equation(s):
// \port_out_13[1]~reg0feeder_combout  = ( \data_in[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\port_out_13[1]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \port_out_13[1]~reg0feeder .extended_lut = "off";
defparam \port_out_13[1]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \port_out_13[1]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y2_N22
dffeas \port_out_13[1]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\port_out_13[1]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_13[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_13[1]~reg0 .is_wysiwyg = "true";
defparam \port_out_13[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N39
cyclonev_lcell_comb \port_out_13[2]~reg0feeder (
// Equation(s):
// \port_out_13[2]~reg0feeder_combout  = ( \data_in[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\port_out_13[2]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \port_out_13[2]~reg0feeder .extended_lut = "off";
defparam \port_out_13[2]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \port_out_13[2]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y2_N40
dffeas \port_out_13[2]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\port_out_13[2]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_13[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_13[2]~reg0 .is_wysiwyg = "true";
defparam \port_out_13[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N15
cyclonev_lcell_comb \port_out_13[3]~reg0feeder (
// Equation(s):
// \port_out_13[3]~reg0feeder_combout  = ( \data_in[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\port_out_13[3]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \port_out_13[3]~reg0feeder .extended_lut = "off";
defparam \port_out_13[3]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \port_out_13[3]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y2_N16
dffeas \port_out_13[3]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\port_out_13[3]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_13[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_13[3]~reg0 .is_wysiwyg = "true";
defparam \port_out_13[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y2_N24
cyclonev_lcell_comb \port_out_13[4]~reg0feeder (
// Equation(s):
// \port_out_13[4]~reg0feeder_combout  = ( \data_in[4]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\port_out_13[4]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \port_out_13[4]~reg0feeder .extended_lut = "off";
defparam \port_out_13[4]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \port_out_13[4]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y2_N25
dffeas \port_out_13[4]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\port_out_13[4]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_13[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_13[4]~reg0 .is_wysiwyg = "true";
defparam \port_out_13[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y2_N30
cyclonev_lcell_comb \port_out_13[5]~reg0feeder (
// Equation(s):
// \port_out_13[5]~reg0feeder_combout  = ( \data_in[5]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\port_out_13[5]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \port_out_13[5]~reg0feeder .extended_lut = "off";
defparam \port_out_13[5]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \port_out_13[5]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y2_N32
dffeas \port_out_13[5]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\port_out_13[5]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_13[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_13[5]~reg0 .is_wysiwyg = "true";
defparam \port_out_13[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y2_N31
dffeas \port_out_13[6]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_13[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_13[6]~reg0 .is_wysiwyg = "true";
defparam \port_out_13[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y2_N13
dffeas \port_out_13[7]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_13[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_13[7]~reg0 .is_wysiwyg = "true";
defparam \port_out_13[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N48
cyclonev_lcell_comb \port_out_14[0]~reg0feeder (
// Equation(s):
// \port_out_14[0]~reg0feeder_combout  = ( \data_in[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\port_out_14[0]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \port_out_14[0]~reg0feeder .extended_lut = "off";
defparam \port_out_14[0]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \port_out_14[0]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N39
cyclonev_lcell_comb \U17~0 (
// Equation(s):
// \U17~0_combout  = ( \address[1]~input_o  & ( \address[3]~input_o  & ( (!\address[0]~input_o  & (\address[2]~input_o  & \U18~0_combout )) ) ) )

	.dataa(!\address[0]~input_o ),
	.datab(gnd),
	.datac(!\address[2]~input_o ),
	.datad(!\U18~0_combout ),
	.datae(!\address[1]~input_o ),
	.dataf(!\address[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U17~0 .extended_lut = "off";
defparam \U17~0 .lut_mask = 64'h000000000000000A;
defparam \U17~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y2_N49
dffeas \port_out_14[0]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\port_out_14[0]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U17~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_14[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_14[0]~reg0 .is_wysiwyg = "true";
defparam \port_out_14[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N36
cyclonev_lcell_comb \port_out_14[1]~reg0feeder (
// Equation(s):
// \port_out_14[1]~reg0feeder_combout  = ( \data_in[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\port_out_14[1]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \port_out_14[1]~reg0feeder .extended_lut = "off";
defparam \port_out_14[1]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \port_out_14[1]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y2_N37
dffeas \port_out_14[1]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\port_out_14[1]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U17~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_14[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_14[1]~reg0 .is_wysiwyg = "true";
defparam \port_out_14[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N51
cyclonev_lcell_comb \port_out_14[2]~reg0feeder (
// Equation(s):
// \port_out_14[2]~reg0feeder_combout  = ( \data_in[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\port_out_14[2]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \port_out_14[2]~reg0feeder .extended_lut = "off";
defparam \port_out_14[2]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \port_out_14[2]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y2_N52
dffeas \port_out_14[2]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\port_out_14[2]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U17~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_14[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_14[2]~reg0 .is_wysiwyg = "true";
defparam \port_out_14[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N57
cyclonev_lcell_comb \port_out_14[3]~reg0feeder (
// Equation(s):
// \port_out_14[3]~reg0feeder_combout  = ( \data_in[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\port_out_14[3]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \port_out_14[3]~reg0feeder .extended_lut = "off";
defparam \port_out_14[3]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \port_out_14[3]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y2_N59
dffeas \port_out_14[3]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\port_out_14[3]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U17~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_14[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_14[3]~reg0 .is_wysiwyg = "true";
defparam \port_out_14[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y2_N14
dffeas \port_out_14[4]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U17~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_14[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_14[4]~reg0 .is_wysiwyg = "true";
defparam \port_out_14[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N51
cyclonev_lcell_comb \port_out_14[5]~reg0feeder (
// Equation(s):
// \port_out_14[5]~reg0feeder_combout  = ( \data_in[5]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\port_out_14[5]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \port_out_14[5]~reg0feeder .extended_lut = "off";
defparam \port_out_14[5]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \port_out_14[5]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y2_N52
dffeas \port_out_14[5]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\port_out_14[5]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U17~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_14[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_14[5]~reg0 .is_wysiwyg = "true";
defparam \port_out_14[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y2_N38
dffeas \port_out_14[6]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U17~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_14[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_14[6]~reg0 .is_wysiwyg = "true";
defparam \port_out_14[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y2_N56
dffeas \port_out_14[7]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U17~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_14[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_14[7]~reg0 .is_wysiwyg = "true";
defparam \port_out_14[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y1_N39
cyclonev_lcell_comb \port_out_15[0]~reg0feeder (
// Equation(s):
// \port_out_15[0]~reg0feeder_combout  = ( \data_in[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\port_out_15[0]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \port_out_15[0]~reg0feeder .extended_lut = "off";
defparam \port_out_15[0]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \port_out_15[0]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N42
cyclonev_lcell_comb \U18~2 (
// Equation(s):
// \U18~2_combout  = ( \address[3]~input_o  & ( (\U18~1_combout  & (\address[2]~input_o  & \address[1]~input_o )) ) )

	.dataa(!\U18~1_combout ),
	.datab(!\address[2]~input_o ),
	.datac(!\address[1]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\address[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U18~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U18~2 .extended_lut = "off";
defparam \U18~2 .lut_mask = 64'h0000000001010101;
defparam \U18~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y1_N40
dffeas \port_out_15[0]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\port_out_15[0]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U18~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_15[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_15[0]~reg0 .is_wysiwyg = "true";
defparam \port_out_15[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y1_N12
cyclonev_lcell_comb \port_out_15[1]~reg0feeder (
// Equation(s):
// \port_out_15[1]~reg0feeder_combout  = ( \data_in[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\port_out_15[1]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \port_out_15[1]~reg0feeder .extended_lut = "off";
defparam \port_out_15[1]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \port_out_15[1]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y1_N13
dffeas \port_out_15[1]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\port_out_15[1]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U18~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_15[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_15[1]~reg0 .is_wysiwyg = "true";
defparam \port_out_15[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y1_N48
cyclonev_lcell_comb \port_out_15[2]~reg0feeder (
// Equation(s):
// \port_out_15[2]~reg0feeder_combout  = ( \data_in[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\port_out_15[2]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \port_out_15[2]~reg0feeder .extended_lut = "off";
defparam \port_out_15[2]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \port_out_15[2]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y1_N50
dffeas \port_out_15[2]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\port_out_15[2]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U18~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_15[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_15[2]~reg0 .is_wysiwyg = "true";
defparam \port_out_15[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y1_N51
cyclonev_lcell_comb \port_out_15[3]~reg0feeder (
// Equation(s):
// \port_out_15[3]~reg0feeder_combout  = ( \data_in[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\port_out_15[3]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \port_out_15[3]~reg0feeder .extended_lut = "off";
defparam \port_out_15[3]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \port_out_15[3]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y1_N53
dffeas \port_out_15[3]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\port_out_15[3]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U18~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_15[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_15[3]~reg0 .is_wysiwyg = "true";
defparam \port_out_15[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y1_N24
cyclonev_lcell_comb \port_out_15[4]~reg0feeder (
// Equation(s):
// \port_out_15[4]~reg0feeder_combout  = ( \data_in[4]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\port_out_15[4]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \port_out_15[4]~reg0feeder .extended_lut = "off";
defparam \port_out_15[4]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \port_out_15[4]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y1_N25
dffeas \port_out_15[4]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\port_out_15[4]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U18~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_15[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_15[4]~reg0 .is_wysiwyg = "true";
defparam \port_out_15[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y1_N33
cyclonev_lcell_comb \port_out_15[5]~reg0feeder (
// Equation(s):
// \port_out_15[5]~reg0feeder_combout  = ( \data_in[5]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\port_out_15[5]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \port_out_15[5]~reg0feeder .extended_lut = "off";
defparam \port_out_15[5]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \port_out_15[5]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y1_N34
dffeas \port_out_15[5]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\port_out_15[5]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U18~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_15[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_15[5]~reg0 .is_wysiwyg = "true";
defparam \port_out_15[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y1_N27
cyclonev_lcell_comb \port_out_15[6]~reg0feeder (
// Equation(s):
// \port_out_15[6]~reg0feeder_combout  = ( \data_in[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\port_out_15[6]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \port_out_15[6]~reg0feeder .extended_lut = "off";
defparam \port_out_15[6]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \port_out_15[6]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y1_N28
dffeas \port_out_15[6]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\port_out_15[6]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U18~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_15[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_15[6]~reg0 .is_wysiwyg = "true";
defparam \port_out_15[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y1_N36
cyclonev_lcell_comb \port_out_15[7]~reg0feeder (
// Equation(s):
// \port_out_15[7]~reg0feeder_combout  = ( \data_in[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_in[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\port_out_15[7]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \port_out_15[7]~reg0feeder .extended_lut = "off";
defparam \port_out_15[7]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \port_out_15[7]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y1_N37
dffeas \port_out_15[7]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\port_out_15[7]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U18~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_out_15[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_out_15[7]~reg0 .is_wysiwyg = "true";
defparam \port_out_15[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y11_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
