module AsyncRegister(clk, reset, RD, RS1, RS2, REG_IN, WR_EN, DATA1, DATA2);
	input clk, reset, WR_EN;
	input[3:0] RD, RS1, RS2;
	input[31:0] REG_IN;
	output reg[31:0] DATA1, DATA2;
	reg[31:0] registers[15:0];
	
	
endmodule