// Seed: 1925316066
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
endmodule
module module_1 (
    input wand id_0
);
  logic [7:0] id_2;
  ;
  wire id_3;
  assign id_2[""] = id_2;
  assign id_2 = id_3;
  wire id_4;
  wire id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_4
  );
  id_6 :
  assert property (@(negedge -1 or id_2) 1)
  else;
endmodule
