INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/archi/Documents/GitHub/digitalDesign/synth_data/synth_data.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/archi/Documents/GitHub/digitalDesign/synth_data/synth_data.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/archi/Documents/GitHub/digitalDesign/synth_data/synth_data.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/archi/OneDrive - University of Bristol/Vivado_Projects/Assignment 2/peak_detector/UART_RX_CTRL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_RX_CTRL'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/archi/OneDrive - University of Bristol/Vivado_Projects/Assignment 2/peak_detector/UART_TX_CTRL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_TX_CTRL'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/archi/OneDrive - University of Bristol/Vivado_Projects/Assignment 2/peak_detector/common_pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/archi/Documents/GitHub/digitalDesign/dataProcSim/dataProcSim.srcs/sources_1/new/dataConsume.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dataConsume'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/archi/OneDrive - University of Bristol/Vivado_Projects/Assignment 2/peak_detector/dataGen.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dataGen'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/archi/OneDrive - University of Bristol/Vivado_Projects/Assignment 2/peak_detector/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
