/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice_trm.h"

/* I2C_0 */
#define I2C_0_SCB__BIST_CONTROL CYREG_SCB0_BIST_CONTROL
#define I2C_0_SCB__BIST_DATA CYREG_SCB0_BIST_DATA
#define I2C_0_SCB__CTRL CYREG_SCB0_CTRL
#define I2C_0_SCB__EZ_DATA00 CYREG_SCB0_EZ_DATA00
#define I2C_0_SCB__EZ_DATA01 CYREG_SCB0_EZ_DATA01
#define I2C_0_SCB__EZ_DATA02 CYREG_SCB0_EZ_DATA02
#define I2C_0_SCB__EZ_DATA03 CYREG_SCB0_EZ_DATA03
#define I2C_0_SCB__EZ_DATA04 CYREG_SCB0_EZ_DATA04
#define I2C_0_SCB__EZ_DATA05 CYREG_SCB0_EZ_DATA05
#define I2C_0_SCB__EZ_DATA06 CYREG_SCB0_EZ_DATA06
#define I2C_0_SCB__EZ_DATA07 CYREG_SCB0_EZ_DATA07
#define I2C_0_SCB__EZ_DATA08 CYREG_SCB0_EZ_DATA08
#define I2C_0_SCB__EZ_DATA09 CYREG_SCB0_EZ_DATA09
#define I2C_0_SCB__EZ_DATA10 CYREG_SCB0_EZ_DATA10
#define I2C_0_SCB__EZ_DATA11 CYREG_SCB0_EZ_DATA11
#define I2C_0_SCB__EZ_DATA12 CYREG_SCB0_EZ_DATA12
#define I2C_0_SCB__EZ_DATA13 CYREG_SCB0_EZ_DATA13
#define I2C_0_SCB__EZ_DATA14 CYREG_SCB0_EZ_DATA14
#define I2C_0_SCB__EZ_DATA15 CYREG_SCB0_EZ_DATA15
#define I2C_0_SCB__EZ_DATA16 CYREG_SCB0_EZ_DATA16
#define I2C_0_SCB__EZ_DATA17 CYREG_SCB0_EZ_DATA17
#define I2C_0_SCB__EZ_DATA18 CYREG_SCB0_EZ_DATA18
#define I2C_0_SCB__EZ_DATA19 CYREG_SCB0_EZ_DATA19
#define I2C_0_SCB__EZ_DATA20 CYREG_SCB0_EZ_DATA20
#define I2C_0_SCB__EZ_DATA21 CYREG_SCB0_EZ_DATA21
#define I2C_0_SCB__EZ_DATA22 CYREG_SCB0_EZ_DATA22
#define I2C_0_SCB__EZ_DATA23 CYREG_SCB0_EZ_DATA23
#define I2C_0_SCB__EZ_DATA24 CYREG_SCB0_EZ_DATA24
#define I2C_0_SCB__EZ_DATA25 CYREG_SCB0_EZ_DATA25
#define I2C_0_SCB__EZ_DATA26 CYREG_SCB0_EZ_DATA26
#define I2C_0_SCB__EZ_DATA27 CYREG_SCB0_EZ_DATA27
#define I2C_0_SCB__EZ_DATA28 CYREG_SCB0_EZ_DATA28
#define I2C_0_SCB__EZ_DATA29 CYREG_SCB0_EZ_DATA29
#define I2C_0_SCB__EZ_DATA30 CYREG_SCB0_EZ_DATA30
#define I2C_0_SCB__EZ_DATA31 CYREG_SCB0_EZ_DATA31
#define I2C_0_SCB__I2C_CFG CYREG_SCB0_I2C_CFG
#define I2C_0_SCB__I2C_CTRL CYREG_SCB0_I2C_CTRL
#define I2C_0_SCB__I2C_M_CMD CYREG_SCB0_I2C_M_CMD
#define I2C_0_SCB__I2C_S_CMD CYREG_SCB0_I2C_S_CMD
#define I2C_0_SCB__I2C_STATUS CYREG_SCB0_I2C_STATUS
#define I2C_0_SCB__INTR_CAUSE CYREG_SCB0_INTR_CAUSE
#define I2C_0_SCB__INTR_I2C_EC CYREG_SCB0_INTR_I2C_EC
#define I2C_0_SCB__INTR_I2C_EC_MASK CYREG_SCB0_INTR_I2C_EC_MASK
#define I2C_0_SCB__INTR_I2C_EC_MASKED CYREG_SCB0_INTR_I2C_EC_MASKED
#define I2C_0_SCB__INTR_M CYREG_SCB0_INTR_M
#define I2C_0_SCB__INTR_M_MASK CYREG_SCB0_INTR_M_MASK
#define I2C_0_SCB__INTR_M_MASKED CYREG_SCB0_INTR_M_MASKED
#define I2C_0_SCB__INTR_M_SET CYREG_SCB0_INTR_M_SET
#define I2C_0_SCB__INTR_RX CYREG_SCB0_INTR_RX
#define I2C_0_SCB__INTR_RX_MASK CYREG_SCB0_INTR_RX_MASK
#define I2C_0_SCB__INTR_RX_MASKED CYREG_SCB0_INTR_RX_MASKED
#define I2C_0_SCB__INTR_RX_SET CYREG_SCB0_INTR_RX_SET
#define I2C_0_SCB__INTR_S CYREG_SCB0_INTR_S
#define I2C_0_SCB__INTR_S_MASK CYREG_SCB0_INTR_S_MASK
#define I2C_0_SCB__INTR_S_MASKED CYREG_SCB0_INTR_S_MASKED
#define I2C_0_SCB__INTR_S_SET CYREG_SCB0_INTR_S_SET
#define I2C_0_SCB__INTR_SPI_EC CYREG_SCB0_INTR_SPI_EC
#define I2C_0_SCB__INTR_SPI_EC_MASK CYREG_SCB0_INTR_SPI_EC_MASK
#define I2C_0_SCB__INTR_SPI_EC_MASKED CYREG_SCB0_INTR_SPI_EC_MASKED
#define I2C_0_SCB__INTR_TX CYREG_SCB0_INTR_TX
#define I2C_0_SCB__INTR_TX_MASK CYREG_SCB0_INTR_TX_MASK
#define I2C_0_SCB__INTR_TX_MASKED CYREG_SCB0_INTR_TX_MASKED
#define I2C_0_SCB__INTR_TX_SET CYREG_SCB0_INTR_TX_SET
#define I2C_0_SCB__RX_CTRL CYREG_SCB0_RX_CTRL
#define I2C_0_SCB__RX_FIFO_CTRL CYREG_SCB0_RX_FIFO_CTRL
#define I2C_0_SCB__RX_FIFO_RD CYREG_SCB0_RX_FIFO_RD
#define I2C_0_SCB__RX_FIFO_RD_SILENT CYREG_SCB0_RX_FIFO_RD_SILENT
#define I2C_0_SCB__RX_FIFO_STATUS CYREG_SCB0_RX_FIFO_STATUS
#define I2C_0_SCB__RX_MATCH CYREG_SCB0_RX_MATCH
#define I2C_0_SCB__SPI_CTRL CYREG_SCB0_SPI_CTRL
#define I2C_0_SCB__SPI_STATUS CYREG_SCB0_SPI_STATUS
#define I2C_0_SCB__SS0_POSISTION 0u
#define I2C_0_SCB__SS1_POSISTION 1u
#define I2C_0_SCB__SS2_POSISTION 2u
#define I2C_0_SCB__SS3_POSISTION 3u
#define I2C_0_SCB__STATUS CYREG_SCB0_STATUS
#define I2C_0_SCB__TX_CTRL CYREG_SCB0_TX_CTRL
#define I2C_0_SCB__TX_FIFO_CTRL CYREG_SCB0_TX_FIFO_CTRL
#define I2C_0_SCB__TX_FIFO_STATUS CYREG_SCB0_TX_FIFO_STATUS
#define I2C_0_SCB__TX_FIFO_WR CYREG_SCB0_TX_FIFO_WR
#define I2C_0_SCB__UART_CTRL CYREG_SCB0_UART_CTRL
#define I2C_0_SCB__UART_RX_CTRL CYREG_SCB0_UART_RX_CTRL
#define I2C_0_SCB__UART_RX_STATUS CYREG_SCB0_UART_RX_STATUS
#define I2C_0_SCB__UART_TX_CTRL CYREG_SCB0_UART_TX_CTRL
#define I2C_0_SCB_IRQ__INTC_CLR_EN_REG CYREG_CM0_ICER
#define I2C_0_SCB_IRQ__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define I2C_0_SCB_IRQ__INTC_MASK 0x400u
#define I2C_0_SCB_IRQ__INTC_NUMBER 10u
#define I2C_0_SCB_IRQ__INTC_PRIOR_MASK 0xC00000u
#define I2C_0_SCB_IRQ__INTC_PRIOR_NUM 3u
#define I2C_0_SCB_IRQ__INTC_PRIOR_REG CYREG_CM0_IPR2
#define I2C_0_SCB_IRQ__INTC_SET_EN_REG CYREG_CM0_ISER
#define I2C_0_SCB_IRQ__INTC_SET_PD_REG CYREG_CM0_ISPR
#define I2C_0_SCBCLK__DIVIDER_MASK 0x0000FFFFu
#define I2C_0_SCBCLK__ENABLE CYREG_CLK_DIVIDER_B00
#define I2C_0_SCBCLK__ENABLE_MASK 0x80000000u
#define I2C_0_SCBCLK__MASK 0x80000000u
#define I2C_0_SCBCLK__REGISTER CYREG_CLK_DIVIDER_B00
#define I2C_0_scl__0__DM__MASK 0x07u
#define I2C_0_scl__0__DM__SHIFT 0u
#define I2C_0_scl__0__DR CYREG_PRT4_DR
#define I2C_0_scl__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define I2C_0_scl__0__HSIOM_GPIO 0u
#define I2C_0_scl__0__HSIOM_I2C 14u
#define I2C_0_scl__0__HSIOM_I2C_SCL 14u
#define I2C_0_scl__0__HSIOM_MASK 0x0000000Fu
#define I2C_0_scl__0__HSIOM_SHIFT 0u
#define I2C_0_scl__0__HSIOM_SPI 15u
#define I2C_0_scl__0__HSIOM_SPI_MOSI 15u
#define I2C_0_scl__0__HSIOM_UART 9u
#define I2C_0_scl__0__HSIOM_UART_RX 9u
#define I2C_0_scl__0__INTCFG CYREG_PRT4_INTCFG
#define I2C_0_scl__0__INTSTAT CYREG_PRT4_INTSTAT
#define I2C_0_scl__0__MASK 0x01u
#define I2C_0_scl__0__PC CYREG_PRT4_PC
#define I2C_0_scl__0__PC2 CYREG_PRT4_PC2
#define I2C_0_scl__0__PORT 4u
#define I2C_0_scl__0__PS CYREG_PRT4_PS
#define I2C_0_scl__0__SHIFT 0u
#define I2C_0_scl__DR CYREG_PRT4_DR
#define I2C_0_scl__INTCFG CYREG_PRT4_INTCFG
#define I2C_0_scl__INTSTAT CYREG_PRT4_INTSTAT
#define I2C_0_scl__MASK 0x01u
#define I2C_0_scl__PC CYREG_PRT4_PC
#define I2C_0_scl__PC2 CYREG_PRT4_PC2
#define I2C_0_scl__PORT 4u
#define I2C_0_scl__PS CYREG_PRT4_PS
#define I2C_0_scl__SHIFT 0u
#define I2C_0_sda__0__DM__MASK 0x38u
#define I2C_0_sda__0__DM__SHIFT 3u
#define I2C_0_sda__0__DR CYREG_PRT4_DR
#define I2C_0_sda__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define I2C_0_sda__0__HSIOM_GPIO 0u
#define I2C_0_sda__0__HSIOM_I2C 14u
#define I2C_0_sda__0__HSIOM_I2C_SDA 14u
#define I2C_0_sda__0__HSIOM_MASK 0x000000F0u
#define I2C_0_sda__0__HSIOM_SHIFT 4u
#define I2C_0_sda__0__HSIOM_SPI 15u
#define I2C_0_sda__0__HSIOM_SPI_MISO 15u
#define I2C_0_sda__0__HSIOM_UART 9u
#define I2C_0_sda__0__HSIOM_UART_TX 9u
#define I2C_0_sda__0__INTCFG CYREG_PRT4_INTCFG
#define I2C_0_sda__0__INTSTAT CYREG_PRT4_INTSTAT
#define I2C_0_sda__0__MASK 0x02u
#define I2C_0_sda__0__PC CYREG_PRT4_PC
#define I2C_0_sda__0__PC2 CYREG_PRT4_PC2
#define I2C_0_sda__0__PORT 4u
#define I2C_0_sda__0__PS CYREG_PRT4_PS
#define I2C_0_sda__0__SHIFT 1u
#define I2C_0_sda__DR CYREG_PRT4_DR
#define I2C_0_sda__INTCFG CYREG_PRT4_INTCFG
#define I2C_0_sda__INTSTAT CYREG_PRT4_INTSTAT
#define I2C_0_sda__MASK 0x02u
#define I2C_0_sda__PC CYREG_PRT4_PC
#define I2C_0_sda__PC2 CYREG_PRT4_PC2
#define I2C_0_sda__PORT 4u
#define I2C_0_sda__PS CYREG_PRT4_PS
#define I2C_0_sda__SHIFT 1u

/* LED_0 */
#define LED_0__0__DM__MASK 0x07u
#define LED_0__0__DM__SHIFT 0u
#define LED_0__0__DR CYREG_PRT0_DR
#define LED_0__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define LED_0__0__HSIOM_MASK 0x0000000Fu
#define LED_0__0__HSIOM_SHIFT 0u
#define LED_0__0__INTCFG CYREG_PRT0_INTCFG
#define LED_0__0__INTSTAT CYREG_PRT0_INTSTAT
#define LED_0__0__MASK 0x01u
#define LED_0__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define LED_0__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define LED_0__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define LED_0__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define LED_0__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define LED_0__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define LED_0__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define LED_0__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define LED_0__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define LED_0__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define LED_0__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define LED_0__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define LED_0__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define LED_0__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define LED_0__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define LED_0__0__PC CYREG_PRT0_PC
#define LED_0__0__PC2 CYREG_PRT0_PC2
#define LED_0__0__PORT 0u
#define LED_0__0__PS CYREG_PRT0_PS
#define LED_0__0__SHIFT 0u
#define LED_0__DR CYREG_PRT0_DR
#define LED_0__INTCFG CYREG_PRT0_INTCFG
#define LED_0__INTSTAT CYREG_PRT0_INTSTAT
#define LED_0__MASK 0x01u
#define LED_0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define LED_0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define LED_0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define LED_0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define LED_0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define LED_0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define LED_0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define LED_0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define LED_0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define LED_0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define LED_0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define LED_0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define LED_0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define LED_0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define LED_0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define LED_0__PC CYREG_PRT0_PC
#define LED_0__PC2 CYREG_PRT0_PC2
#define LED_0__PORT 0u
#define LED_0__PS CYREG_PRT0_PS
#define LED_0__SHIFT 0u

/* LED_1 */
#define LED_1__0__DM__MASK 0x38u
#define LED_1__0__DM__SHIFT 3u
#define LED_1__0__DR CYREG_PRT0_DR
#define LED_1__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define LED_1__0__HSIOM_MASK 0x000000F0u
#define LED_1__0__HSIOM_SHIFT 4u
#define LED_1__0__INTCFG CYREG_PRT0_INTCFG
#define LED_1__0__INTSTAT CYREG_PRT0_INTSTAT
#define LED_1__0__MASK 0x02u
#define LED_1__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define LED_1__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define LED_1__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define LED_1__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define LED_1__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define LED_1__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define LED_1__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define LED_1__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define LED_1__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define LED_1__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define LED_1__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define LED_1__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define LED_1__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define LED_1__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define LED_1__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define LED_1__0__PC CYREG_PRT0_PC
#define LED_1__0__PC2 CYREG_PRT0_PC2
#define LED_1__0__PORT 0u
#define LED_1__0__PS CYREG_PRT0_PS
#define LED_1__0__SHIFT 1u
#define LED_1__DR CYREG_PRT0_DR
#define LED_1__INTCFG CYREG_PRT0_INTCFG
#define LED_1__INTSTAT CYREG_PRT0_INTSTAT
#define LED_1__MASK 0x02u
#define LED_1__PA__CFG0 CYREG_UDB_PA0_CFG0
#define LED_1__PA__CFG1 CYREG_UDB_PA0_CFG1
#define LED_1__PA__CFG10 CYREG_UDB_PA0_CFG10
#define LED_1__PA__CFG11 CYREG_UDB_PA0_CFG11
#define LED_1__PA__CFG12 CYREG_UDB_PA0_CFG12
#define LED_1__PA__CFG13 CYREG_UDB_PA0_CFG13
#define LED_1__PA__CFG14 CYREG_UDB_PA0_CFG14
#define LED_1__PA__CFG2 CYREG_UDB_PA0_CFG2
#define LED_1__PA__CFG3 CYREG_UDB_PA0_CFG3
#define LED_1__PA__CFG4 CYREG_UDB_PA0_CFG4
#define LED_1__PA__CFG5 CYREG_UDB_PA0_CFG5
#define LED_1__PA__CFG6 CYREG_UDB_PA0_CFG6
#define LED_1__PA__CFG7 CYREG_UDB_PA0_CFG7
#define LED_1__PA__CFG8 CYREG_UDB_PA0_CFG8
#define LED_1__PA__CFG9 CYREG_UDB_PA0_CFG9
#define LED_1__PC CYREG_PRT0_PC
#define LED_1__PC2 CYREG_PRT0_PC2
#define LED_1__PORT 0u
#define LED_1__PS CYREG_PRT0_PS
#define LED_1__SHIFT 1u

/* LED_2 */
#define LED_2__0__DM__MASK 0x1C0u
#define LED_2__0__DM__SHIFT 6u
#define LED_2__0__DR CYREG_PRT0_DR
#define LED_2__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define LED_2__0__HSIOM_MASK 0x00000F00u
#define LED_2__0__HSIOM_SHIFT 8u
#define LED_2__0__INTCFG CYREG_PRT0_INTCFG
#define LED_2__0__INTSTAT CYREG_PRT0_INTSTAT
#define LED_2__0__MASK 0x04u
#define LED_2__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define LED_2__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define LED_2__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define LED_2__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define LED_2__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define LED_2__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define LED_2__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define LED_2__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define LED_2__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define LED_2__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define LED_2__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define LED_2__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define LED_2__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define LED_2__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define LED_2__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define LED_2__0__PC CYREG_PRT0_PC
#define LED_2__0__PC2 CYREG_PRT0_PC2
#define LED_2__0__PORT 0u
#define LED_2__0__PS CYREG_PRT0_PS
#define LED_2__0__SHIFT 2u
#define LED_2__DR CYREG_PRT0_DR
#define LED_2__INTCFG CYREG_PRT0_INTCFG
#define LED_2__INTSTAT CYREG_PRT0_INTSTAT
#define LED_2__MASK 0x04u
#define LED_2__PA__CFG0 CYREG_UDB_PA0_CFG0
#define LED_2__PA__CFG1 CYREG_UDB_PA0_CFG1
#define LED_2__PA__CFG10 CYREG_UDB_PA0_CFG10
#define LED_2__PA__CFG11 CYREG_UDB_PA0_CFG11
#define LED_2__PA__CFG12 CYREG_UDB_PA0_CFG12
#define LED_2__PA__CFG13 CYREG_UDB_PA0_CFG13
#define LED_2__PA__CFG14 CYREG_UDB_PA0_CFG14
#define LED_2__PA__CFG2 CYREG_UDB_PA0_CFG2
#define LED_2__PA__CFG3 CYREG_UDB_PA0_CFG3
#define LED_2__PA__CFG4 CYREG_UDB_PA0_CFG4
#define LED_2__PA__CFG5 CYREG_UDB_PA0_CFG5
#define LED_2__PA__CFG6 CYREG_UDB_PA0_CFG6
#define LED_2__PA__CFG7 CYREG_UDB_PA0_CFG7
#define LED_2__PA__CFG8 CYREG_UDB_PA0_CFG8
#define LED_2__PA__CFG9 CYREG_UDB_PA0_CFG9
#define LED_2__PC CYREG_PRT0_PC
#define LED_2__PC2 CYREG_PRT0_PC2
#define LED_2__PORT 0u
#define LED_2__PS CYREG_PRT0_PS
#define LED_2__SHIFT 2u

/* LED_3 */
#define LED_3__0__DM__MASK 0xE00u
#define LED_3__0__DM__SHIFT 9u
#define LED_3__0__DR CYREG_PRT0_DR
#define LED_3__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define LED_3__0__HSIOM_MASK 0x0000F000u
#define LED_3__0__HSIOM_SHIFT 12u
#define LED_3__0__INTCFG CYREG_PRT0_INTCFG
#define LED_3__0__INTSTAT CYREG_PRT0_INTSTAT
#define LED_3__0__MASK 0x08u
#define LED_3__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define LED_3__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define LED_3__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define LED_3__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define LED_3__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define LED_3__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define LED_3__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define LED_3__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define LED_3__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define LED_3__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define LED_3__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define LED_3__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define LED_3__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define LED_3__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define LED_3__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define LED_3__0__PC CYREG_PRT0_PC
#define LED_3__0__PC2 CYREG_PRT0_PC2
#define LED_3__0__PORT 0u
#define LED_3__0__PS CYREG_PRT0_PS
#define LED_3__0__SHIFT 3u
#define LED_3__DR CYREG_PRT0_DR
#define LED_3__INTCFG CYREG_PRT0_INTCFG
#define LED_3__INTSTAT CYREG_PRT0_INTSTAT
#define LED_3__MASK 0x08u
#define LED_3__PA__CFG0 CYREG_UDB_PA0_CFG0
#define LED_3__PA__CFG1 CYREG_UDB_PA0_CFG1
#define LED_3__PA__CFG10 CYREG_UDB_PA0_CFG10
#define LED_3__PA__CFG11 CYREG_UDB_PA0_CFG11
#define LED_3__PA__CFG12 CYREG_UDB_PA0_CFG12
#define LED_3__PA__CFG13 CYREG_UDB_PA0_CFG13
#define LED_3__PA__CFG14 CYREG_UDB_PA0_CFG14
#define LED_3__PA__CFG2 CYREG_UDB_PA0_CFG2
#define LED_3__PA__CFG3 CYREG_UDB_PA0_CFG3
#define LED_3__PA__CFG4 CYREG_UDB_PA0_CFG4
#define LED_3__PA__CFG5 CYREG_UDB_PA0_CFG5
#define LED_3__PA__CFG6 CYREG_UDB_PA0_CFG6
#define LED_3__PA__CFG7 CYREG_UDB_PA0_CFG7
#define LED_3__PA__CFG8 CYREG_UDB_PA0_CFG8
#define LED_3__PA__CFG9 CYREG_UDB_PA0_CFG9
#define LED_3__PC CYREG_PRT0_PC
#define LED_3__PC2 CYREG_PRT0_PC2
#define LED_3__PORT 0u
#define LED_3__PS CYREG_PRT0_PS
#define LED_3__SHIFT 3u

/* PWM_1 */
#define PWM_1_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT1_CC
#define PWM_1_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT1_CC_BUFF
#define PWM_1_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT1_COUNTER
#define PWM_1_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT1_CTRL
#define PWM_1_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT1_INTR
#define PWM_1_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT1_INTR_MASK
#define PWM_1_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT1_INTR_MASKED
#define PWM_1_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT1_INTR_SET
#define PWM_1_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT1_PERIOD
#define PWM_1_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT1_PERIOD_BUFF
#define PWM_1_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT1_STATUS
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x02u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 1u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x200u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 9u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x2000000u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 25u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x20000u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 17u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x02u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 1u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x02u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 1u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_NUMBER 1u
#define PWM_1_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT1_TR_CTRL0
#define PWM_1_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT1_TR_CTRL1
#define PWM_1_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT1_TR_CTRL2

/* PWM_2 */
#define PWM_2_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT0_CC
#define PWM_2_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT0_CC_BUFF
#define PWM_2_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT0_COUNTER
#define PWM_2_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT0_CTRL
#define PWM_2_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT0_INTR
#define PWM_2_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT0_INTR_MASK
#define PWM_2_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT0_INTR_MASKED
#define PWM_2_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT0_INTR_SET
#define PWM_2_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT0_PERIOD
#define PWM_2_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT0_PERIOD_BUFF
#define PWM_2_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT0_STATUS
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x01u
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 0u
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x100u
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 8u
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x1000000u
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 24u
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x10000u
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 16u
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x01u
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 0u
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x01u
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 0u
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_NUMBER 0u
#define PWM_2_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT0_TR_CTRL0
#define PWM_2_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT0_TR_CTRL1
#define PWM_2_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT0_TR_CTRL2

/* Clock_1 */
#define Clock_1__DIVIDER_MASK 0x0000FFFFu
#define Clock_1__ENABLE CYREG_CLK_DIVIDER_A00
#define Clock_1__ENABLE_MASK 0x80000000u
#define Clock_1__MASK 0x80000000u
#define Clock_1__REGISTER CYREG_CLK_DIVIDER_A00

/* PWM_BACK */
#define PWM_BACK__0__DM__MASK 0xE00000u
#define PWM_BACK__0__DM__SHIFT 21u
#define PWM_BACK__0__DR CYREG_PRT2_DR
#define PWM_BACK__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define PWM_BACK__0__HSIOM_MASK 0xF0000000u
#define PWM_BACK__0__HSIOM_SHIFT 28u
#define PWM_BACK__0__INTCFG CYREG_PRT2_INTCFG
#define PWM_BACK__0__INTSTAT CYREG_PRT2_INTSTAT
#define PWM_BACK__0__MASK 0x80u
#define PWM_BACK__0__OUT_SEL CYREG_UDB_PA2_CFG10
#define PWM_BACK__0__OUT_SEL_SHIFT 14u
#define PWM_BACK__0__OUT_SEL_VAL 2u
#define PWM_BACK__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define PWM_BACK__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define PWM_BACK__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define PWM_BACK__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define PWM_BACK__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define PWM_BACK__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define PWM_BACK__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define PWM_BACK__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define PWM_BACK__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define PWM_BACK__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define PWM_BACK__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define PWM_BACK__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define PWM_BACK__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define PWM_BACK__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define PWM_BACK__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define PWM_BACK__0__PC CYREG_PRT2_PC
#define PWM_BACK__0__PC2 CYREG_PRT2_PC2
#define PWM_BACK__0__PORT 2u
#define PWM_BACK__0__PS CYREG_PRT2_PS
#define PWM_BACK__0__SHIFT 7u
#define PWM_BACK__DR CYREG_PRT2_DR
#define PWM_BACK__INTCFG CYREG_PRT2_INTCFG
#define PWM_BACK__INTSTAT CYREG_PRT2_INTSTAT
#define PWM_BACK__MASK 0x80u
#define PWM_BACK__PA__CFG0 CYREG_UDB_PA2_CFG0
#define PWM_BACK__PA__CFG1 CYREG_UDB_PA2_CFG1
#define PWM_BACK__PA__CFG10 CYREG_UDB_PA2_CFG10
#define PWM_BACK__PA__CFG11 CYREG_UDB_PA2_CFG11
#define PWM_BACK__PA__CFG12 CYREG_UDB_PA2_CFG12
#define PWM_BACK__PA__CFG13 CYREG_UDB_PA2_CFG13
#define PWM_BACK__PA__CFG14 CYREG_UDB_PA2_CFG14
#define PWM_BACK__PA__CFG2 CYREG_UDB_PA2_CFG2
#define PWM_BACK__PA__CFG3 CYREG_UDB_PA2_CFG3
#define PWM_BACK__PA__CFG4 CYREG_UDB_PA2_CFG4
#define PWM_BACK__PA__CFG5 CYREG_UDB_PA2_CFG5
#define PWM_BACK__PA__CFG6 CYREG_UDB_PA2_CFG6
#define PWM_BACK__PA__CFG7 CYREG_UDB_PA2_CFG7
#define PWM_BACK__PA__CFG8 CYREG_UDB_PA2_CFG8
#define PWM_BACK__PA__CFG9 CYREG_UDB_PA2_CFG9
#define PWM_BACK__PC CYREG_PRT2_PC
#define PWM_BACK__PC2 CYREG_PRT2_PC2
#define PWM_BACK__PORT 2u
#define PWM_BACK__PS CYREG_PRT2_PS
#define PWM_BACK__SHIFT 7u

/* PWM_FRONT */
#define PWM_FRONT__0__DM__MASK 0x1C0000u
#define PWM_FRONT__0__DM__SHIFT 18u
#define PWM_FRONT__0__DR CYREG_PRT2_DR
#define PWM_FRONT__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define PWM_FRONT__0__HSIOM_MASK 0x0F000000u
#define PWM_FRONT__0__HSIOM_SHIFT 24u
#define PWM_FRONT__0__INTCFG CYREG_PRT2_INTCFG
#define PWM_FRONT__0__INTSTAT CYREG_PRT2_INTSTAT
#define PWM_FRONT__0__MASK 0x40u
#define PWM_FRONT__0__OUT_SEL CYREG_UDB_PA2_CFG10
#define PWM_FRONT__0__OUT_SEL_SHIFT 12u
#define PWM_FRONT__0__OUT_SEL_VAL -1u
#define PWM_FRONT__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define PWM_FRONT__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define PWM_FRONT__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define PWM_FRONT__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define PWM_FRONT__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define PWM_FRONT__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define PWM_FRONT__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define PWM_FRONT__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define PWM_FRONT__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define PWM_FRONT__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define PWM_FRONT__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define PWM_FRONT__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define PWM_FRONT__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define PWM_FRONT__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define PWM_FRONT__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define PWM_FRONT__0__PC CYREG_PRT2_PC
#define PWM_FRONT__0__PC2 CYREG_PRT2_PC2
#define PWM_FRONT__0__PORT 2u
#define PWM_FRONT__0__PS CYREG_PRT2_PS
#define PWM_FRONT__0__SHIFT 6u
#define PWM_FRONT__DR CYREG_PRT2_DR
#define PWM_FRONT__INTCFG CYREG_PRT2_INTCFG
#define PWM_FRONT__INTSTAT CYREG_PRT2_INTSTAT
#define PWM_FRONT__MASK 0x40u
#define PWM_FRONT__PA__CFG0 CYREG_UDB_PA2_CFG0
#define PWM_FRONT__PA__CFG1 CYREG_UDB_PA2_CFG1
#define PWM_FRONT__PA__CFG10 CYREG_UDB_PA2_CFG10
#define PWM_FRONT__PA__CFG11 CYREG_UDB_PA2_CFG11
#define PWM_FRONT__PA__CFG12 CYREG_UDB_PA2_CFG12
#define PWM_FRONT__PA__CFG13 CYREG_UDB_PA2_CFG13
#define PWM_FRONT__PA__CFG14 CYREG_UDB_PA2_CFG14
#define PWM_FRONT__PA__CFG2 CYREG_UDB_PA2_CFG2
#define PWM_FRONT__PA__CFG3 CYREG_UDB_PA2_CFG3
#define PWM_FRONT__PA__CFG4 CYREG_UDB_PA2_CFG4
#define PWM_FRONT__PA__CFG5 CYREG_UDB_PA2_CFG5
#define PWM_FRONT__PA__CFG6 CYREG_UDB_PA2_CFG6
#define PWM_FRONT__PA__CFG7 CYREG_UDB_PA2_CFG7
#define PWM_FRONT__PA__CFG8 CYREG_UDB_PA2_CFG8
#define PWM_FRONT__PA__CFG9 CYREG_UDB_PA2_CFG9
#define PWM_FRONT__PC CYREG_PRT2_PC
#define PWM_FRONT__PC2 CYREG_PRT2_PC2
#define PWM_FRONT__PORT 2u
#define PWM_FRONT__PS CYREG_PRT2_PS
#define PWM_FRONT__SHIFT 6u

/* BUTTON_DIR_UP */
#define BUTTON_DIR_UP__0__DM__MASK 0x1C0000u
#define BUTTON_DIR_UP__0__DM__SHIFT 18u
#define BUTTON_DIR_UP__0__DR CYREG_PRT0_DR
#define BUTTON_DIR_UP__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define BUTTON_DIR_UP__0__HSIOM_MASK 0x0F000000u
#define BUTTON_DIR_UP__0__HSIOM_SHIFT 24u
#define BUTTON_DIR_UP__0__INTCFG CYREG_PRT0_INTCFG
#define BUTTON_DIR_UP__0__INTSTAT CYREG_PRT0_INTSTAT
#define BUTTON_DIR_UP__0__MASK 0x40u
#define BUTTON_DIR_UP__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define BUTTON_DIR_UP__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define BUTTON_DIR_UP__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define BUTTON_DIR_UP__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define BUTTON_DIR_UP__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define BUTTON_DIR_UP__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define BUTTON_DIR_UP__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define BUTTON_DIR_UP__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define BUTTON_DIR_UP__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define BUTTON_DIR_UP__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define BUTTON_DIR_UP__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define BUTTON_DIR_UP__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define BUTTON_DIR_UP__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define BUTTON_DIR_UP__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define BUTTON_DIR_UP__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define BUTTON_DIR_UP__0__PC CYREG_PRT0_PC
#define BUTTON_DIR_UP__0__PC2 CYREG_PRT0_PC2
#define BUTTON_DIR_UP__0__PORT 0u
#define BUTTON_DIR_UP__0__PS CYREG_PRT0_PS
#define BUTTON_DIR_UP__0__SHIFT 6u
#define BUTTON_DIR_UP__DR CYREG_PRT0_DR
#define BUTTON_DIR_UP__INTCFG CYREG_PRT0_INTCFG
#define BUTTON_DIR_UP__INTSTAT CYREG_PRT0_INTSTAT
#define BUTTON_DIR_UP__MASK 0x40u
#define BUTTON_DIR_UP__PA__CFG0 CYREG_UDB_PA0_CFG0
#define BUTTON_DIR_UP__PA__CFG1 CYREG_UDB_PA0_CFG1
#define BUTTON_DIR_UP__PA__CFG10 CYREG_UDB_PA0_CFG10
#define BUTTON_DIR_UP__PA__CFG11 CYREG_UDB_PA0_CFG11
#define BUTTON_DIR_UP__PA__CFG12 CYREG_UDB_PA0_CFG12
#define BUTTON_DIR_UP__PA__CFG13 CYREG_UDB_PA0_CFG13
#define BUTTON_DIR_UP__PA__CFG14 CYREG_UDB_PA0_CFG14
#define BUTTON_DIR_UP__PA__CFG2 CYREG_UDB_PA0_CFG2
#define BUTTON_DIR_UP__PA__CFG3 CYREG_UDB_PA0_CFG3
#define BUTTON_DIR_UP__PA__CFG4 CYREG_UDB_PA0_CFG4
#define BUTTON_DIR_UP__PA__CFG5 CYREG_UDB_PA0_CFG5
#define BUTTON_DIR_UP__PA__CFG6 CYREG_UDB_PA0_CFG6
#define BUTTON_DIR_UP__PA__CFG7 CYREG_UDB_PA0_CFG7
#define BUTTON_DIR_UP__PA__CFG8 CYREG_UDB_PA0_CFG8
#define BUTTON_DIR_UP__PA__CFG9 CYREG_UDB_PA0_CFG9
#define BUTTON_DIR_UP__PC CYREG_PRT0_PC
#define BUTTON_DIR_UP__PC2 CYREG_PRT0_PC2
#define BUTTON_DIR_UP__PORT 0u
#define BUTTON_DIR_UP__PS CYREG_PRT0_PS
#define BUTTON_DIR_UP__SHIFT 6u

/* DIR_BACK_LEFT */
#define DIR_BACK_LEFT__0__DM__MASK 0x1C0u
#define DIR_BACK_LEFT__0__DM__SHIFT 6u
#define DIR_BACK_LEFT__0__DR CYREG_PRT2_DR
#define DIR_BACK_LEFT__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define DIR_BACK_LEFT__0__HSIOM_MASK 0x00000F00u
#define DIR_BACK_LEFT__0__HSIOM_SHIFT 8u
#define DIR_BACK_LEFT__0__INTCFG CYREG_PRT2_INTCFG
#define DIR_BACK_LEFT__0__INTSTAT CYREG_PRT2_INTSTAT
#define DIR_BACK_LEFT__0__MASK 0x04u
#define DIR_BACK_LEFT__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define DIR_BACK_LEFT__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define DIR_BACK_LEFT__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define DIR_BACK_LEFT__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define DIR_BACK_LEFT__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define DIR_BACK_LEFT__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define DIR_BACK_LEFT__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define DIR_BACK_LEFT__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define DIR_BACK_LEFT__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define DIR_BACK_LEFT__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define DIR_BACK_LEFT__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define DIR_BACK_LEFT__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define DIR_BACK_LEFT__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define DIR_BACK_LEFT__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define DIR_BACK_LEFT__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define DIR_BACK_LEFT__0__PC CYREG_PRT2_PC
#define DIR_BACK_LEFT__0__PC2 CYREG_PRT2_PC2
#define DIR_BACK_LEFT__0__PORT 2u
#define DIR_BACK_LEFT__0__PS CYREG_PRT2_PS
#define DIR_BACK_LEFT__0__SHIFT 2u
#define DIR_BACK_LEFT__DR CYREG_PRT2_DR
#define DIR_BACK_LEFT__INTCFG CYREG_PRT2_INTCFG
#define DIR_BACK_LEFT__INTSTAT CYREG_PRT2_INTSTAT
#define DIR_BACK_LEFT__MASK 0x04u
#define DIR_BACK_LEFT__PA__CFG0 CYREG_UDB_PA2_CFG0
#define DIR_BACK_LEFT__PA__CFG1 CYREG_UDB_PA2_CFG1
#define DIR_BACK_LEFT__PA__CFG10 CYREG_UDB_PA2_CFG10
#define DIR_BACK_LEFT__PA__CFG11 CYREG_UDB_PA2_CFG11
#define DIR_BACK_LEFT__PA__CFG12 CYREG_UDB_PA2_CFG12
#define DIR_BACK_LEFT__PA__CFG13 CYREG_UDB_PA2_CFG13
#define DIR_BACK_LEFT__PA__CFG14 CYREG_UDB_PA2_CFG14
#define DIR_BACK_LEFT__PA__CFG2 CYREG_UDB_PA2_CFG2
#define DIR_BACK_LEFT__PA__CFG3 CYREG_UDB_PA2_CFG3
#define DIR_BACK_LEFT__PA__CFG4 CYREG_UDB_PA2_CFG4
#define DIR_BACK_LEFT__PA__CFG5 CYREG_UDB_PA2_CFG5
#define DIR_BACK_LEFT__PA__CFG6 CYREG_UDB_PA2_CFG6
#define DIR_BACK_LEFT__PA__CFG7 CYREG_UDB_PA2_CFG7
#define DIR_BACK_LEFT__PA__CFG8 CYREG_UDB_PA2_CFG8
#define DIR_BACK_LEFT__PA__CFG9 CYREG_UDB_PA2_CFG9
#define DIR_BACK_LEFT__PC CYREG_PRT2_PC
#define DIR_BACK_LEFT__PC2 CYREG_PRT2_PC2
#define DIR_BACK_LEFT__PORT 2u
#define DIR_BACK_LEFT__PS CYREG_PRT2_PS
#define DIR_BACK_LEFT__SHIFT 2u

/* ENABLE_MOTORS */
#define ENABLE_MOTORS__0__DM__MASK 0x1C0000u
#define ENABLE_MOTORS__0__DM__SHIFT 18u
#define ENABLE_MOTORS__0__DR CYREG_PRT1_DR
#define ENABLE_MOTORS__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define ENABLE_MOTORS__0__HSIOM_MASK 0x0F000000u
#define ENABLE_MOTORS__0__HSIOM_SHIFT 24u
#define ENABLE_MOTORS__0__INTCFG CYREG_PRT1_INTCFG
#define ENABLE_MOTORS__0__INTSTAT CYREG_PRT1_INTSTAT
#define ENABLE_MOTORS__0__MASK 0x40u
#define ENABLE_MOTORS__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define ENABLE_MOTORS__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define ENABLE_MOTORS__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define ENABLE_MOTORS__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define ENABLE_MOTORS__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define ENABLE_MOTORS__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define ENABLE_MOTORS__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define ENABLE_MOTORS__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define ENABLE_MOTORS__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define ENABLE_MOTORS__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define ENABLE_MOTORS__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define ENABLE_MOTORS__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define ENABLE_MOTORS__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define ENABLE_MOTORS__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define ENABLE_MOTORS__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define ENABLE_MOTORS__0__PC CYREG_PRT1_PC
#define ENABLE_MOTORS__0__PC2 CYREG_PRT1_PC2
#define ENABLE_MOTORS__0__PORT 1u
#define ENABLE_MOTORS__0__PS CYREG_PRT1_PS
#define ENABLE_MOTORS__0__SHIFT 6u
#define ENABLE_MOTORS__DR CYREG_PRT1_DR
#define ENABLE_MOTORS__INTCFG CYREG_PRT1_INTCFG
#define ENABLE_MOTORS__INTSTAT CYREG_PRT1_INTSTAT
#define ENABLE_MOTORS__MASK 0x40u
#define ENABLE_MOTORS__PA__CFG0 CYREG_UDB_PA1_CFG0
#define ENABLE_MOTORS__PA__CFG1 CYREG_UDB_PA1_CFG1
#define ENABLE_MOTORS__PA__CFG10 CYREG_UDB_PA1_CFG10
#define ENABLE_MOTORS__PA__CFG11 CYREG_UDB_PA1_CFG11
#define ENABLE_MOTORS__PA__CFG12 CYREG_UDB_PA1_CFG12
#define ENABLE_MOTORS__PA__CFG13 CYREG_UDB_PA1_CFG13
#define ENABLE_MOTORS__PA__CFG14 CYREG_UDB_PA1_CFG14
#define ENABLE_MOTORS__PA__CFG2 CYREG_UDB_PA1_CFG2
#define ENABLE_MOTORS__PA__CFG3 CYREG_UDB_PA1_CFG3
#define ENABLE_MOTORS__PA__CFG4 CYREG_UDB_PA1_CFG4
#define ENABLE_MOTORS__PA__CFG5 CYREG_UDB_PA1_CFG5
#define ENABLE_MOTORS__PA__CFG6 CYREG_UDB_PA1_CFG6
#define ENABLE_MOTORS__PA__CFG7 CYREG_UDB_PA1_CFG7
#define ENABLE_MOTORS__PA__CFG8 CYREG_UDB_PA1_CFG8
#define ENABLE_MOTORS__PA__CFG9 CYREG_UDB_PA1_CFG9
#define ENABLE_MOTORS__PC CYREG_PRT1_PC
#define ENABLE_MOTORS__PC2 CYREG_PRT1_PC2
#define ENABLE_MOTORS__PORT 1u
#define ENABLE_MOTORS__PS CYREG_PRT1_PS
#define ENABLE_MOTORS__SHIFT 6u

/* BUTTON_TILT_EN */
#define BUTTON_TILT_EN__0__DM__MASK 0x7000u
#define BUTTON_TILT_EN__0__DM__SHIFT 12u
#define BUTTON_TILT_EN__0__DR CYREG_PRT0_DR
#define BUTTON_TILT_EN__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define BUTTON_TILT_EN__0__HSIOM_MASK 0x000F0000u
#define BUTTON_TILT_EN__0__HSIOM_SHIFT 16u
#define BUTTON_TILT_EN__0__INTCFG CYREG_PRT0_INTCFG
#define BUTTON_TILT_EN__0__INTSTAT CYREG_PRT0_INTSTAT
#define BUTTON_TILT_EN__0__MASK 0x10u
#define BUTTON_TILT_EN__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define BUTTON_TILT_EN__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define BUTTON_TILT_EN__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define BUTTON_TILT_EN__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define BUTTON_TILT_EN__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define BUTTON_TILT_EN__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define BUTTON_TILT_EN__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define BUTTON_TILT_EN__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define BUTTON_TILT_EN__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define BUTTON_TILT_EN__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define BUTTON_TILT_EN__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define BUTTON_TILT_EN__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define BUTTON_TILT_EN__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define BUTTON_TILT_EN__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define BUTTON_TILT_EN__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define BUTTON_TILT_EN__0__PC CYREG_PRT0_PC
#define BUTTON_TILT_EN__0__PC2 CYREG_PRT0_PC2
#define BUTTON_TILT_EN__0__PORT 0u
#define BUTTON_TILT_EN__0__PS CYREG_PRT0_PS
#define BUTTON_TILT_EN__0__SHIFT 4u
#define BUTTON_TILT_EN__DR CYREG_PRT0_DR
#define BUTTON_TILT_EN__INTCFG CYREG_PRT0_INTCFG
#define BUTTON_TILT_EN__INTSTAT CYREG_PRT0_INTSTAT
#define BUTTON_TILT_EN__MASK 0x10u
#define BUTTON_TILT_EN__PA__CFG0 CYREG_UDB_PA0_CFG0
#define BUTTON_TILT_EN__PA__CFG1 CYREG_UDB_PA0_CFG1
#define BUTTON_TILT_EN__PA__CFG10 CYREG_UDB_PA0_CFG10
#define BUTTON_TILT_EN__PA__CFG11 CYREG_UDB_PA0_CFG11
#define BUTTON_TILT_EN__PA__CFG12 CYREG_UDB_PA0_CFG12
#define BUTTON_TILT_EN__PA__CFG13 CYREG_UDB_PA0_CFG13
#define BUTTON_TILT_EN__PA__CFG14 CYREG_UDB_PA0_CFG14
#define BUTTON_TILT_EN__PA__CFG2 CYREG_UDB_PA0_CFG2
#define BUTTON_TILT_EN__PA__CFG3 CYREG_UDB_PA0_CFG3
#define BUTTON_TILT_EN__PA__CFG4 CYREG_UDB_PA0_CFG4
#define BUTTON_TILT_EN__PA__CFG5 CYREG_UDB_PA0_CFG5
#define BUTTON_TILT_EN__PA__CFG6 CYREG_UDB_PA0_CFG6
#define BUTTON_TILT_EN__PA__CFG7 CYREG_UDB_PA0_CFG7
#define BUTTON_TILT_EN__PA__CFG8 CYREG_UDB_PA0_CFG8
#define BUTTON_TILT_EN__PA__CFG9 CYREG_UDB_PA0_CFG9
#define BUTTON_TILT_EN__PC CYREG_PRT0_PC
#define BUTTON_TILT_EN__PC2 CYREG_PRT0_PC2
#define BUTTON_TILT_EN__PORT 0u
#define BUTTON_TILT_EN__PS CYREG_PRT0_PS
#define BUTTON_TILT_EN__SHIFT 4u

/* DIR_BACK_RIGHT */
#define DIR_BACK_RIGHT__0__DM__MASK 0xE00u
#define DIR_BACK_RIGHT__0__DM__SHIFT 9u
#define DIR_BACK_RIGHT__0__DR CYREG_PRT2_DR
#define DIR_BACK_RIGHT__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define DIR_BACK_RIGHT__0__HSIOM_MASK 0x0000F000u
#define DIR_BACK_RIGHT__0__HSIOM_SHIFT 12u
#define DIR_BACK_RIGHT__0__INTCFG CYREG_PRT2_INTCFG
#define DIR_BACK_RIGHT__0__INTSTAT CYREG_PRT2_INTSTAT
#define DIR_BACK_RIGHT__0__MASK 0x08u
#define DIR_BACK_RIGHT__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define DIR_BACK_RIGHT__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define DIR_BACK_RIGHT__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define DIR_BACK_RIGHT__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define DIR_BACK_RIGHT__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define DIR_BACK_RIGHT__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define DIR_BACK_RIGHT__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define DIR_BACK_RIGHT__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define DIR_BACK_RIGHT__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define DIR_BACK_RIGHT__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define DIR_BACK_RIGHT__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define DIR_BACK_RIGHT__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define DIR_BACK_RIGHT__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define DIR_BACK_RIGHT__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define DIR_BACK_RIGHT__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define DIR_BACK_RIGHT__0__PC CYREG_PRT2_PC
#define DIR_BACK_RIGHT__0__PC2 CYREG_PRT2_PC2
#define DIR_BACK_RIGHT__0__PORT 2u
#define DIR_BACK_RIGHT__0__PS CYREG_PRT2_PS
#define DIR_BACK_RIGHT__0__SHIFT 3u
#define DIR_BACK_RIGHT__DR CYREG_PRT2_DR
#define DIR_BACK_RIGHT__INTCFG CYREG_PRT2_INTCFG
#define DIR_BACK_RIGHT__INTSTAT CYREG_PRT2_INTSTAT
#define DIR_BACK_RIGHT__MASK 0x08u
#define DIR_BACK_RIGHT__PA__CFG0 CYREG_UDB_PA2_CFG0
#define DIR_BACK_RIGHT__PA__CFG1 CYREG_UDB_PA2_CFG1
#define DIR_BACK_RIGHT__PA__CFG10 CYREG_UDB_PA2_CFG10
#define DIR_BACK_RIGHT__PA__CFG11 CYREG_UDB_PA2_CFG11
#define DIR_BACK_RIGHT__PA__CFG12 CYREG_UDB_PA2_CFG12
#define DIR_BACK_RIGHT__PA__CFG13 CYREG_UDB_PA2_CFG13
#define DIR_BACK_RIGHT__PA__CFG14 CYREG_UDB_PA2_CFG14
#define DIR_BACK_RIGHT__PA__CFG2 CYREG_UDB_PA2_CFG2
#define DIR_BACK_RIGHT__PA__CFG3 CYREG_UDB_PA2_CFG3
#define DIR_BACK_RIGHT__PA__CFG4 CYREG_UDB_PA2_CFG4
#define DIR_BACK_RIGHT__PA__CFG5 CYREG_UDB_PA2_CFG5
#define DIR_BACK_RIGHT__PA__CFG6 CYREG_UDB_PA2_CFG6
#define DIR_BACK_RIGHT__PA__CFG7 CYREG_UDB_PA2_CFG7
#define DIR_BACK_RIGHT__PA__CFG8 CYREG_UDB_PA2_CFG8
#define DIR_BACK_RIGHT__PA__CFG9 CYREG_UDB_PA2_CFG9
#define DIR_BACK_RIGHT__PC CYREG_PRT2_PC
#define DIR_BACK_RIGHT__PC2 CYREG_PRT2_PC2
#define DIR_BACK_RIGHT__PORT 2u
#define DIR_BACK_RIGHT__PS CYREG_PRT2_PS
#define DIR_BACK_RIGHT__SHIFT 3u

/* DIR_FRONT_LEFT */
#define DIR_FRONT_LEFT__0__DM__MASK 0x07u
#define DIR_FRONT_LEFT__0__DM__SHIFT 0u
#define DIR_FRONT_LEFT__0__DR CYREG_PRT2_DR
#define DIR_FRONT_LEFT__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define DIR_FRONT_LEFT__0__HSIOM_MASK 0x0000000Fu
#define DIR_FRONT_LEFT__0__HSIOM_SHIFT 0u
#define DIR_FRONT_LEFT__0__INTCFG CYREG_PRT2_INTCFG
#define DIR_FRONT_LEFT__0__INTSTAT CYREG_PRT2_INTSTAT
#define DIR_FRONT_LEFT__0__MASK 0x01u
#define DIR_FRONT_LEFT__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define DIR_FRONT_LEFT__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define DIR_FRONT_LEFT__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define DIR_FRONT_LEFT__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define DIR_FRONT_LEFT__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define DIR_FRONT_LEFT__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define DIR_FRONT_LEFT__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define DIR_FRONT_LEFT__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define DIR_FRONT_LEFT__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define DIR_FRONT_LEFT__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define DIR_FRONT_LEFT__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define DIR_FRONT_LEFT__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define DIR_FRONT_LEFT__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define DIR_FRONT_LEFT__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define DIR_FRONT_LEFT__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define DIR_FRONT_LEFT__0__PC CYREG_PRT2_PC
#define DIR_FRONT_LEFT__0__PC2 CYREG_PRT2_PC2
#define DIR_FRONT_LEFT__0__PORT 2u
#define DIR_FRONT_LEFT__0__PS CYREG_PRT2_PS
#define DIR_FRONT_LEFT__0__SHIFT 0u
#define DIR_FRONT_LEFT__DR CYREG_PRT2_DR
#define DIR_FRONT_LEFT__INTCFG CYREG_PRT2_INTCFG
#define DIR_FRONT_LEFT__INTSTAT CYREG_PRT2_INTSTAT
#define DIR_FRONT_LEFT__MASK 0x01u
#define DIR_FRONT_LEFT__PA__CFG0 CYREG_UDB_PA2_CFG0
#define DIR_FRONT_LEFT__PA__CFG1 CYREG_UDB_PA2_CFG1
#define DIR_FRONT_LEFT__PA__CFG10 CYREG_UDB_PA2_CFG10
#define DIR_FRONT_LEFT__PA__CFG11 CYREG_UDB_PA2_CFG11
#define DIR_FRONT_LEFT__PA__CFG12 CYREG_UDB_PA2_CFG12
#define DIR_FRONT_LEFT__PA__CFG13 CYREG_UDB_PA2_CFG13
#define DIR_FRONT_LEFT__PA__CFG14 CYREG_UDB_PA2_CFG14
#define DIR_FRONT_LEFT__PA__CFG2 CYREG_UDB_PA2_CFG2
#define DIR_FRONT_LEFT__PA__CFG3 CYREG_UDB_PA2_CFG3
#define DIR_FRONT_LEFT__PA__CFG4 CYREG_UDB_PA2_CFG4
#define DIR_FRONT_LEFT__PA__CFG5 CYREG_UDB_PA2_CFG5
#define DIR_FRONT_LEFT__PA__CFG6 CYREG_UDB_PA2_CFG6
#define DIR_FRONT_LEFT__PA__CFG7 CYREG_UDB_PA2_CFG7
#define DIR_FRONT_LEFT__PA__CFG8 CYREG_UDB_PA2_CFG8
#define DIR_FRONT_LEFT__PA__CFG9 CYREG_UDB_PA2_CFG9
#define DIR_FRONT_LEFT__PC CYREG_PRT2_PC
#define DIR_FRONT_LEFT__PC2 CYREG_PRT2_PC2
#define DIR_FRONT_LEFT__PORT 2u
#define DIR_FRONT_LEFT__PS CYREG_PRT2_PS
#define DIR_FRONT_LEFT__SHIFT 0u

/* BUTTON_DIR_DOWN */
#define BUTTON_DIR_DOWN__0__DM__MASK 0xE00000u
#define BUTTON_DIR_DOWN__0__DM__SHIFT 21u
#define BUTTON_DIR_DOWN__0__DR CYREG_PRT0_DR
#define BUTTON_DIR_DOWN__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define BUTTON_DIR_DOWN__0__HSIOM_MASK 0xF0000000u
#define BUTTON_DIR_DOWN__0__HSIOM_SHIFT 28u
#define BUTTON_DIR_DOWN__0__INTCFG CYREG_PRT0_INTCFG
#define BUTTON_DIR_DOWN__0__INTSTAT CYREG_PRT0_INTSTAT
#define BUTTON_DIR_DOWN__0__MASK 0x80u
#define BUTTON_DIR_DOWN__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define BUTTON_DIR_DOWN__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define BUTTON_DIR_DOWN__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define BUTTON_DIR_DOWN__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define BUTTON_DIR_DOWN__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define BUTTON_DIR_DOWN__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define BUTTON_DIR_DOWN__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define BUTTON_DIR_DOWN__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define BUTTON_DIR_DOWN__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define BUTTON_DIR_DOWN__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define BUTTON_DIR_DOWN__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define BUTTON_DIR_DOWN__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define BUTTON_DIR_DOWN__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define BUTTON_DIR_DOWN__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define BUTTON_DIR_DOWN__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define BUTTON_DIR_DOWN__0__PC CYREG_PRT0_PC
#define BUTTON_DIR_DOWN__0__PC2 CYREG_PRT0_PC2
#define BUTTON_DIR_DOWN__0__PORT 0u
#define BUTTON_DIR_DOWN__0__PS CYREG_PRT0_PS
#define BUTTON_DIR_DOWN__0__SHIFT 7u
#define BUTTON_DIR_DOWN__DR CYREG_PRT0_DR
#define BUTTON_DIR_DOWN__INTCFG CYREG_PRT0_INTCFG
#define BUTTON_DIR_DOWN__INTSTAT CYREG_PRT0_INTSTAT
#define BUTTON_DIR_DOWN__MASK 0x80u
#define BUTTON_DIR_DOWN__PA__CFG0 CYREG_UDB_PA0_CFG0
#define BUTTON_DIR_DOWN__PA__CFG1 CYREG_UDB_PA0_CFG1
#define BUTTON_DIR_DOWN__PA__CFG10 CYREG_UDB_PA0_CFG10
#define BUTTON_DIR_DOWN__PA__CFG11 CYREG_UDB_PA0_CFG11
#define BUTTON_DIR_DOWN__PA__CFG12 CYREG_UDB_PA0_CFG12
#define BUTTON_DIR_DOWN__PA__CFG13 CYREG_UDB_PA0_CFG13
#define BUTTON_DIR_DOWN__PA__CFG14 CYREG_UDB_PA0_CFG14
#define BUTTON_DIR_DOWN__PA__CFG2 CYREG_UDB_PA0_CFG2
#define BUTTON_DIR_DOWN__PA__CFG3 CYREG_UDB_PA0_CFG3
#define BUTTON_DIR_DOWN__PA__CFG4 CYREG_UDB_PA0_CFG4
#define BUTTON_DIR_DOWN__PA__CFG5 CYREG_UDB_PA0_CFG5
#define BUTTON_DIR_DOWN__PA__CFG6 CYREG_UDB_PA0_CFG6
#define BUTTON_DIR_DOWN__PA__CFG7 CYREG_UDB_PA0_CFG7
#define BUTTON_DIR_DOWN__PA__CFG8 CYREG_UDB_PA0_CFG8
#define BUTTON_DIR_DOWN__PA__CFG9 CYREG_UDB_PA0_CFG9
#define BUTTON_DIR_DOWN__PC CYREG_PRT0_PC
#define BUTTON_DIR_DOWN__PC2 CYREG_PRT0_PC2
#define BUTTON_DIR_DOWN__PORT 0u
#define BUTTON_DIR_DOWN__PS CYREG_PRT0_PS
#define BUTTON_DIR_DOWN__SHIFT 7u

/* BUTTON_MOTOR_EN */
#define BUTTON_MOTOR_EN__0__DM__MASK 0x38000u
#define BUTTON_MOTOR_EN__0__DM__SHIFT 15u
#define BUTTON_MOTOR_EN__0__DR CYREG_PRT0_DR
#define BUTTON_MOTOR_EN__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define BUTTON_MOTOR_EN__0__HSIOM_MASK 0x00F00000u
#define BUTTON_MOTOR_EN__0__HSIOM_SHIFT 20u
#define BUTTON_MOTOR_EN__0__INTCFG CYREG_PRT0_INTCFG
#define BUTTON_MOTOR_EN__0__INTSTAT CYREG_PRT0_INTSTAT
#define BUTTON_MOTOR_EN__0__MASK 0x20u
#define BUTTON_MOTOR_EN__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define BUTTON_MOTOR_EN__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define BUTTON_MOTOR_EN__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define BUTTON_MOTOR_EN__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define BUTTON_MOTOR_EN__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define BUTTON_MOTOR_EN__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define BUTTON_MOTOR_EN__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define BUTTON_MOTOR_EN__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define BUTTON_MOTOR_EN__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define BUTTON_MOTOR_EN__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define BUTTON_MOTOR_EN__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define BUTTON_MOTOR_EN__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define BUTTON_MOTOR_EN__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define BUTTON_MOTOR_EN__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define BUTTON_MOTOR_EN__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define BUTTON_MOTOR_EN__0__PC CYREG_PRT0_PC
#define BUTTON_MOTOR_EN__0__PC2 CYREG_PRT0_PC2
#define BUTTON_MOTOR_EN__0__PORT 0u
#define BUTTON_MOTOR_EN__0__PS CYREG_PRT0_PS
#define BUTTON_MOTOR_EN__0__SHIFT 5u
#define BUTTON_MOTOR_EN__DR CYREG_PRT0_DR
#define BUTTON_MOTOR_EN__INTCFG CYREG_PRT0_INTCFG
#define BUTTON_MOTOR_EN__INTSTAT CYREG_PRT0_INTSTAT
#define BUTTON_MOTOR_EN__MASK 0x20u
#define BUTTON_MOTOR_EN__PA__CFG0 CYREG_UDB_PA0_CFG0
#define BUTTON_MOTOR_EN__PA__CFG1 CYREG_UDB_PA0_CFG1
#define BUTTON_MOTOR_EN__PA__CFG10 CYREG_UDB_PA0_CFG10
#define BUTTON_MOTOR_EN__PA__CFG11 CYREG_UDB_PA0_CFG11
#define BUTTON_MOTOR_EN__PA__CFG12 CYREG_UDB_PA0_CFG12
#define BUTTON_MOTOR_EN__PA__CFG13 CYREG_UDB_PA0_CFG13
#define BUTTON_MOTOR_EN__PA__CFG14 CYREG_UDB_PA0_CFG14
#define BUTTON_MOTOR_EN__PA__CFG2 CYREG_UDB_PA0_CFG2
#define BUTTON_MOTOR_EN__PA__CFG3 CYREG_UDB_PA0_CFG3
#define BUTTON_MOTOR_EN__PA__CFG4 CYREG_UDB_PA0_CFG4
#define BUTTON_MOTOR_EN__PA__CFG5 CYREG_UDB_PA0_CFG5
#define BUTTON_MOTOR_EN__PA__CFG6 CYREG_UDB_PA0_CFG6
#define BUTTON_MOTOR_EN__PA__CFG7 CYREG_UDB_PA0_CFG7
#define BUTTON_MOTOR_EN__PA__CFG8 CYREG_UDB_PA0_CFG8
#define BUTTON_MOTOR_EN__PA__CFG9 CYREG_UDB_PA0_CFG9
#define BUTTON_MOTOR_EN__PC CYREG_PRT0_PC
#define BUTTON_MOTOR_EN__PC2 CYREG_PRT0_PC2
#define BUTTON_MOTOR_EN__PORT 0u
#define BUTTON_MOTOR_EN__PS CYREG_PRT0_PS
#define BUTTON_MOTOR_EN__SHIFT 5u

/* DIR_FRONT_RIGHT */
#define DIR_FRONT_RIGHT__0__DM__MASK 0x38u
#define DIR_FRONT_RIGHT__0__DM__SHIFT 3u
#define DIR_FRONT_RIGHT__0__DR CYREG_PRT2_DR
#define DIR_FRONT_RIGHT__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define DIR_FRONT_RIGHT__0__HSIOM_MASK 0x000000F0u
#define DIR_FRONT_RIGHT__0__HSIOM_SHIFT 4u
#define DIR_FRONT_RIGHT__0__INTCFG CYREG_PRT2_INTCFG
#define DIR_FRONT_RIGHT__0__INTSTAT CYREG_PRT2_INTSTAT
#define DIR_FRONT_RIGHT__0__MASK 0x02u
#define DIR_FRONT_RIGHT__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define DIR_FRONT_RIGHT__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define DIR_FRONT_RIGHT__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define DIR_FRONT_RIGHT__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define DIR_FRONT_RIGHT__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define DIR_FRONT_RIGHT__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define DIR_FRONT_RIGHT__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define DIR_FRONT_RIGHT__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define DIR_FRONT_RIGHT__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define DIR_FRONT_RIGHT__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define DIR_FRONT_RIGHT__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define DIR_FRONT_RIGHT__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define DIR_FRONT_RIGHT__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define DIR_FRONT_RIGHT__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define DIR_FRONT_RIGHT__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define DIR_FRONT_RIGHT__0__PC CYREG_PRT2_PC
#define DIR_FRONT_RIGHT__0__PC2 CYREG_PRT2_PC2
#define DIR_FRONT_RIGHT__0__PORT 2u
#define DIR_FRONT_RIGHT__0__PS CYREG_PRT2_PS
#define DIR_FRONT_RIGHT__0__SHIFT 1u
#define DIR_FRONT_RIGHT__DR CYREG_PRT2_DR
#define DIR_FRONT_RIGHT__INTCFG CYREG_PRT2_INTCFG
#define DIR_FRONT_RIGHT__INTSTAT CYREG_PRT2_INTSTAT
#define DIR_FRONT_RIGHT__MASK 0x02u
#define DIR_FRONT_RIGHT__PA__CFG0 CYREG_UDB_PA2_CFG0
#define DIR_FRONT_RIGHT__PA__CFG1 CYREG_UDB_PA2_CFG1
#define DIR_FRONT_RIGHT__PA__CFG10 CYREG_UDB_PA2_CFG10
#define DIR_FRONT_RIGHT__PA__CFG11 CYREG_UDB_PA2_CFG11
#define DIR_FRONT_RIGHT__PA__CFG12 CYREG_UDB_PA2_CFG12
#define DIR_FRONT_RIGHT__PA__CFG13 CYREG_UDB_PA2_CFG13
#define DIR_FRONT_RIGHT__PA__CFG14 CYREG_UDB_PA2_CFG14
#define DIR_FRONT_RIGHT__PA__CFG2 CYREG_UDB_PA2_CFG2
#define DIR_FRONT_RIGHT__PA__CFG3 CYREG_UDB_PA2_CFG3
#define DIR_FRONT_RIGHT__PA__CFG4 CYREG_UDB_PA2_CFG4
#define DIR_FRONT_RIGHT__PA__CFG5 CYREG_UDB_PA2_CFG5
#define DIR_FRONT_RIGHT__PA__CFG6 CYREG_UDB_PA2_CFG6
#define DIR_FRONT_RIGHT__PA__CFG7 CYREG_UDB_PA2_CFG7
#define DIR_FRONT_RIGHT__PA__CFG8 CYREG_UDB_PA2_CFG8
#define DIR_FRONT_RIGHT__PA__CFG9 CYREG_UDB_PA2_CFG9
#define DIR_FRONT_RIGHT__PC CYREG_PRT2_PC
#define DIR_FRONT_RIGHT__PC2 CYREG_PRT2_PC2
#define DIR_FRONT_RIGHT__PORT 2u
#define DIR_FRONT_RIGHT__PS CYREG_PRT2_PS
#define DIR_FRONT_RIGHT__SHIFT 1u

/* Miscellaneous */
#define CY_PROJECT_NAME "psoc_4200_uplift"
#define CY_VERSION "PSoC Creator  4.4"
#define CYDEV_BANDGAP_VOLTAGE 1.024
#define CYDEV_BCLK__HFCLK__HZ 24000000U
#define CYDEV_BCLK__HFCLK__KHZ 24000U
#define CYDEV_BCLK__HFCLK__MHZ 24U
#define CYDEV_BCLK__SYSCLK__HZ 24000000U
#define CYDEV_BCLK__SYSCLK__KHZ 24000U
#define CYDEV_BCLK__SYSCLK__MHZ 24U
#define CYDEV_BOOTLOADER_APPLICATIONS 2u
#define CYDEV_BOOTLOADER_CHECKSUM_BASIC 0
#define CYDEV_BOOTLOADER_CHECKSUM_CRC 1
#define CYDEV_BOOTLOADER_IO_COMP_CUSTOM_IO 0
#define CyBtldr_Custom_Interface CYDEV_BOOTLOADER_IO_COMP_CUSTOM_IO
#define CYDEV_BOOTLOADER_IO_COMP_I2C_0 2
#define CyBtldr_I2C_0 CYDEV_BOOTLOADER_IO_COMP_I2C_0
#define CYDEV_BOOTLOADER_IO_COMP_LAUNCHER_ONLY 1
#define CyBtldr_LAUNCHER_ONLY CYDEV_BOOTLOADER_IO_COMP_LAUNCHER_ONLY
#define CYDEV_BOOTLOADER_IO_COMP CYDEV_BOOTLOADER_IO_COMP_LAUNCHER_ONLY
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 26u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x04C81193u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 26u
#define CYDEV_CHIP_MEMBER_4AA 25u
#define CYDEV_CHIP_MEMBER_4AB 30u
#define CYDEV_CHIP_MEMBER_4AC 14u
#define CYDEV_CHIP_MEMBER_4AD 15u
#define CYDEV_CHIP_MEMBER_4AE 16u
#define CYDEV_CHIP_MEMBER_4D 20u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 27u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 24u
#define CYDEV_CHIP_MEMBER_4I 32u
#define CYDEV_CHIP_MEMBER_4J 21u
#define CYDEV_CHIP_MEMBER_4K 22u
#define CYDEV_CHIP_MEMBER_4L 31u
#define CYDEV_CHIP_MEMBER_4M 29u
#define CYDEV_CHIP_MEMBER_4N 11u
#define CYDEV_CHIP_MEMBER_4O 8u
#define CYDEV_CHIP_MEMBER_4P 28u
#define CYDEV_CHIP_MEMBER_4Q 17u
#define CYDEV_CHIP_MEMBER_4R 9u
#define CYDEV_CHIP_MEMBER_4S 12u
#define CYDEV_CHIP_MEMBER_4T 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 23u
#define CYDEV_CHIP_MEMBER_4W 13u
#define CYDEV_CHIP_MEMBER_4X 7u
#define CYDEV_CHIP_MEMBER_4Y 18u
#define CYDEV_CHIP_MEMBER_4Z 19u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 33u
#define CYDEV_CHIP_MEMBER_FM3 37u
#define CYDEV_CHIP_MEMBER_FM4 38u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 34u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 35u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 36u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4A
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4AA_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AB_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AC_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AD_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AE_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4W_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4X_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Y_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Z_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4A_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_Disallowed
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DFT_SELECT_CLK0 1u
#define CYDEV_DFT_SELECT_CLK1 2u
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_IMO_TRIMMED_BY_USB 0u
#define CYDEV_IMO_TRIMMED_BY_WCO 0u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 5
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x0400
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VDDA 3.3
#define CYDEV_VDDA_MV 3300
#define CYDEV_VDDD 3.3
#define CYDEV_VDDD_MV 3300
#define CYDEV_WDT_GENERATE_ISR 1u
#define CYIPBLOCK_M0S8_CTBM_VERSION 0
#define CYIPBLOCK_m0s8cpuss_VERSION 0
#define CYIPBLOCK_m0s8csd_VERSION 0
#define CYIPBLOCK_m0s8gpio2_VERSION 0
#define CYIPBLOCK_m0s8hsiom4a_VERSION 0
#define CYIPBLOCK_m0s8lcd_VERSION 0
#define CYIPBLOCK_m0s8lpcomp_VERSION 0
#define CYIPBLOCK_m0s8pclk_VERSION 0
#define CYIPBLOCK_m0s8sar_VERSION 0
#define CYIPBLOCK_m0s8scb_VERSION 0
#define CYIPBLOCK_m0s8srssv2_VERSION 1
#define CYIPBLOCK_m0s8tcpwm_VERSION 0
#define CYIPBLOCK_m0s8udbif_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 2
#define CYDEV_BOOTLOADER_ENABLE 1

#endif /* INCLUDED_CYFITTER_H */
