// Seed: 2087278826
module module_0 (
    input supply1 id_0,
    input supply1 id_1,
    output tri id_2,
    output wor id_3,
    input supply1 id_4,
    input uwire id_5,
    output tri0 id_6
);
  wire id_8, id_9;
  assign id_3 = (-1);
endmodule
module module_1 (
    output wor id_0,
    input uwire id_1,
    output tri1 id_2,
    input supply1 id_3,
    input tri0 id_4,
    output wor id_5,
    output wor id_6,
    input supply1 id_7,
    output supply1 id_8,
    output tri id_9
);
  wire id_11;
  module_0 modCall_1 (
      id_3,
      id_7,
      id_0,
      id_9,
      id_7,
      id_1,
      id_8
  );
  assign modCall_1.type_10 = 0;
  wire id_12;
  supply1 id_13;
  id_14(
      1, 1, id_13, 1, -1, id_6, 1'b0, -1, id_1, 1
  );
endmodule
