

================================================================
== Vivado HLS Report for 'TOPANN'
================================================================
* Date:           Sat May 12 20:59:55 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        ANN
* Solution:       PIPE+UNROLL
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.58|      5.76|        0.82|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  146|  146|  146|  146|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                                  |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- memcpy.Ainputs.V.addr.inputs.V  |    4|    4|         3|          1|          1|     3|    yes   |
        |- neuronLoop                      |   96|   96|        32|          -|          -|     3|    no    |
        | + resultNeuronLoop1              |   21|   21|         7|          -|          -|     3|    no    |
        |- resultNeuronLoop2               |   21|   21|         7|          -|          -|     3|    no    |
        +----------------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      0|   1678|
|FIFO             |        -|      -|      -|      -|
|Instance         |       14|     16|   2208|   1908|
|Memory           |        6|      -|      0|      0|
|Multiplexer      |        -|      -|      -|    372|
|Register         |        -|      -|   1304|      -|
+-----------------+---------+-------+-------+-------+
|Total            |       20|     16|   3512|   3958|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |       16|     20|      9|     22|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+-----------------------+---------+-------+-----+-----+
    |         Instance        |         Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+-----------------------+---------+-------+-----+-----+
    |TOPANN_AXILiteS_s_axi_U  |TOPANN_AXILiteS_s_axi  |       10|      0|  512|  518|
    |TOPANN_INPUTS_m_axi_U    |TOPANN_INPUTS_m_axi    |        2|      0|  512|  580|
    |TOPANN_OUTPUTS_m_axi_U   |TOPANN_OUTPUTS_m_axi   |        2|      0|  512|  580|
    |TOPANN_mul_32s_32cud_U2  |TOPANN_mul_32s_32cud   |        0|      4|  166|   49|
    |TOPANN_mul_32s_32cud_U5  |TOPANN_mul_32s_32cud   |        0|      4|  166|   49|
    |TOPANN_mul_32s_33dEe_U3  |TOPANN_mul_32s_33dEe   |        0|      4|  170|   51|
    |TOPANN_mul_32s_33dEe_U6  |TOPANN_mul_32s_33dEe   |        0|      4|  170|   51|
    |TOPANN_mux_32_32_bkb_U1  |TOPANN_mux_32_32_bkb   |        0|      0|    0|   15|
    |TOPANN_mux_32_32_bkb_U4  |TOPANN_mux_32_32_bkb   |        0|      0|    0|   15|
    +-------------------------+-----------------------+---------+-------+-----+-----+
    |Total                    |                       |       14|     16| 2208| 1908|
    +-------------------------+-----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +---------------+--------------------+---------+---+----+------+-----+------+-------------+
    |     Memory    |       Module       | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------------+--------------------+---------+---+----+------+-----+------+-------------+
    |coeTanSig_V_U  |TOPANN_coeTanSig_V  |        6|  0|   0|  4096|   25|     1|       102400|
    +---------------+--------------------+---------+---+----+------+-----+------+-------------+
    |Total          |                    |        6|  0|   0|  4096|   25|     1|       102400|
    +---------------+--------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_960_p2                      |     +    |      0|  0|  10|           2|           1|
    |i_2_fu_557_p2                      |     +    |      0|  0|  10|           2|           1|
    |indvar_next_fu_480_p2              |     +    |      0|  0|  10|           2|           1|
    |neuronIndex_1_fu_536_p2            |     +    |      0|  0|  10|           2|           1|
    |r_V_1_fu_713_p2                    |     +    |      0|  0|  40|          27|          33|
    |r_V_fu_1075_p2                     |     +    |      0|  0|  40|          27|          33|
    |ret_V_1_fu_1116_p2                 |     +    |      0|  0|  24|           1|          17|
    |ret_V_3_fu_754_p2                  |     +    |      0|  0|  24|           1|          17|
    |tmpCalc_V_1_fu_1048_p2             |     +    |      0|  0|  32|          32|          32|
    |tmpCalc_V_4_fu_692_p2              |     +    |      0|  0|  39|          32|          32|
    |tmpCalc_V_5_fu_1054_p2             |     +    |      0|  0|  39|          32|          32|
    |tmpCalc_V_fu_686_p2                |     +    |      0|  0|  32|          32|          32|
    |tmp_19_fu_1043_p2                  |     +    |      0|  0|  32|          32|          32|
    |tmp_21_fu_681_p2                   |     +    |      0|  0|  32|          32|          32|
    |tmp_24_fu_584_p2                   |     +    |      0|  0|  12|           3|           3|
    |ap_block_pp0_stage0_11001          |    and   |      0|  0|   8|           1|           1|
    |ap_block_state10_pp0_stage0_iter1  |    and   |      0|  0|   8|           1|           1|
    |qb_assign_1_fu_1034_p2             |    and   |      0|  0|   8|           1|           1|
    |qb_assign_3_fu_672_p2              |    and   |      0|  0|   8|           1|           1|
    |sel_tmp3_fu_1148_p2                |    and   |      0|  0|   8|           1|           1|
    |exitcond1_fu_530_p2                |   icmp   |      0|  0|   8|           2|           2|
    |exitcond2_fu_551_p2                |   icmp   |      0|  0|   8|           2|           2|
    |exitcond3_fu_474_p2                |   icmp   |      0|  0|   8|           2|           2|
    |exitcond_fu_954_p2                 |   icmp   |      0|  0|   8|           2|           2|
    |r_1_fu_1016_p2                     |   icmp   |      0|  0|  18|          23|           1|
    |r_fu_654_p2                        |   icmp   |      0|  0|  18|          23|           1|
    |sel_tmp5_fu_777_p2                 |   icmp   |      0|  0|   8|           2|           1|
    |sel_tmp7_fu_492_p2                 |   icmp   |      0|  0|   8|           2|           1|
    |sel_tmp8_fu_791_p2                 |   icmp   |      0|  0|   8|           2|           1|
    |sel_tmp_fu_486_p2                  |   icmp   |      0|  0|   8|           2|           1|
    |tmp_10_fu_703_p2                   |   icmp   |      0|  0|  18|          32|          28|
    |tmp_17_fu_749_p2                   |   icmp   |      0|  0|  24|          48|           1|
    |tmp_3_fu_1111_p2                   |   icmp   |      0|  0|  24|          48|           1|
    |tmp_4_fu_1065_p2                   |   icmp   |      0|  0|  18|          32|          28|
    |tmp_5_fu_697_p2                    |   icmp   |      0|  0|  18|          32|          27|
    |tmp_s_fu_1059_p2                   |   icmp   |      0|  0|  18|          32|          27|
    |r_i_i1_fu_666_p2                   |    or    |      0|  0|   8|           1|           1|
    |r_i_i_fu_1028_p2                   |    or    |      0|  0|   8|           1|           1|
    |tmp_12_fu_1161_p2                  |    or    |      0|  0|   8|           1|           1|
    |Ainputs_2_V_1_fu_504_p3            |  select  |      0|  0|  32|           1|          32|
    |Ainputs_2_V_2_fu_511_p3            |  select  |      0|  0|  32|           1|          32|
    |Ainputs_2_V_3_fu_517_p3            |  select  |      0|  0|  32|           1|          32|
    |Ainputs_2_V_5_fu_524_p3            |  select  |      0|  0|  32|           1|          32|
    |Ainputs_2_V_fu_498_p3              |  select  |      0|  0|  32|           1|          32|
    |layerResult_0_V_2_fu_864_p3        |  select  |      0|  0|  32|           1|          26|
    |layerResult_0_V_4_fu_926_p3        |  select  |      0|  0|  32|           1|          32|
    |layerResult_0_V_5_fu_947_p3        |  select  |      0|  0|  32|           1|          32|
    |layerResult_0_V_s_fu_821_p3        |  select  |      0|  0|  32|           1|          25|
    |layerResult_1_V_1_fu_813_p3        |  select  |      0|  0|  32|           1|          32|
    |layerResult_1_V_2_fu_856_p3        |  select  |      0|  0|  32|           1|          32|
    |layerResult_1_V_4_fu_919_p3        |  select  |      0|  0|  32|           1|          32|
    |layerResult_1_V_5_fu_940_p3        |  select  |      0|  0|  32|           1|          32|
    |layerResult_2_V_11_fu_904_p3       |  select  |      0|  0|  32|           1|          32|
    |layerResult_2_V_1_fu_797_p3        |  select  |      0|  0|  32|           1|          32|
    |layerResult_2_V_2_fu_840_p3        |  select  |      0|  0|  32|           1|          32|
    |layerResult_2_V_3_fu_880_p3        |  select  |      0|  0|  32|           1|          32|
    |layerResult_2_V_4_fu_912_p3        |  select  |      0|  0|  32|           1|          32|
    |layerResult_2_V_5_fu_933_p3        |  select  |      0|  0|  32|           1|          32|
    |layerResult_2_V_7_fu_872_p3        |  select  |      0|  0|  32|           1|          32|
    |layerResult_2_V_8_fu_888_p3        |  select  |      0|  0|  32|           1|          32|
    |layerResult_2_V_9_fu_896_p3        |  select  |      0|  0|  32|           1|          32|
    |layerResult_V_gep_fu_1166_p3       |  select  |      0|  0|  26|           1|          26|
    |layerWeigth_V_load_p_fu_614_p3     |  select  |      0|  0|  32|           1|          32|
    |p_1_fu_1121_p3                     |  select  |      0|  0|  17|           1|          17|
    |p_2_fu_1128_p3                     |  select  |      0|  0|  17|           1|          17|
    |p_3_fu_766_p3                      |  select  |      0|  0|  17|           1|          17|
    |p_s_fu_759_p3                      |  select  |      0|  0|  17|           1|          17|
    |sel_tmp10_fu_848_p3                |  select  |      0|  0|  32|           1|          26|
    |sel_tmp1_fu_832_p3                 |  select  |      0|  0|  32|           1|          32|
    |sel_tmp4_fu_1153_p3                |  select  |      0|  0|  26|           1|          26|
    |sel_tmp6_fu_783_p3                 |  select  |      0|  0|  32|           1|          32|
    |sel_tmp9_fu_805_p3                 |  select  |      0|  0|  32|           1|          25|
    |ap_enable_pp0                      |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   8|           2|           1|
    |sel_tmp2_fu_1143_p2                |    xor   |      0|  0|   8|           1|           2|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0|1678|         590|        1396|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+-----+-----------+-----+-----------+
    |              Name              | LUT | Input Size| Bits| Total Bits|
    +--------------------------------+-----+-----------+-----+-----------+
    |INPUTS_blk_n_AR                 |    9|          2|    1|          2|
    |INPUTS_blk_n_R                  |    9|          2|    1|          2|
    |OUTPUTS_blk_n_AW                |    9|          2|    1|          2|
    |OUTPUTS_blk_n_B                 |    9|          2|    1|          2|
    |OUTPUTS_blk_n_W                 |    9|          2|    1|          2|
    |ap_NS_fsm                       |  213|         49|    1|         49|
    |ap_enable_reg_pp0_iter1         |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2         |    9|          2|    1|          2|
    |ap_sig_ioackin_INPUTS_ARREADY   |    9|          2|    1|          2|
    |ap_sig_ioackin_OUTPUTS_AWREADY  |    9|          2|    1|          2|
    |ap_sig_ioackin_OUTPUTS_WREADY   |    9|          2|    1|          2|
    |coeTanSig_V_address0            |   15|          3|   12|         36|
    |i2_reg_423                      |    9|          2|    2|          4|
    |i_reg_400                       |    9|          2|    2|          4|
    |indvar_reg_329                  |    9|          2|    2|          4|
    |neuronIndex_reg_376             |    9|          2|    2|          4|
    |p_Val2_5_reg_388                |    9|          2|   32|         64|
    |p_Val2_s_reg_411                |    9|          2|   32|         64|
    +--------------------------------+-----+-----------+-----+-----------+
    |Total                           |  372|         84|   95|        249|
    +--------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |Ainputs_1_V_s_reg_305                |  32|   0|   32|          0|
    |Ainputs_2_V_4_reg_317                |  32|   0|   32|          0|
    |Ainputs_2_V_7_reg_1227               |  32|   0|   32|          0|
    |Ainputs_2_V_s_reg_293                |  32|   0|   32|          0|
    |OUTPUTS_addr_reg_1194                |  30|   0|   32|          2|
    |ap_CS_fsm                            |  48|   0|   48|          0|
    |ap_enable_reg_pp0_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_reg_ioackin_INPUTS_ARREADY        |   1|   0|    1|          0|
    |ap_reg_ioackin_OUTPUTS_AWREADY       |   1|   0|    1|          0|
    |ap_reg_ioackin_OUTPUTS_WREADY        |   1|   0|    1|          0|
    |ap_reg_pp0_iter1_exitcond3_reg_1205  |   1|   0|    1|          0|
    |ap_reg_pp0_iter1_sel_tmp7_reg_1220   |   1|   0|    1|          0|
    |ap_reg_pp0_iter1_sel_tmp_reg_1214    |   1|   0|    1|          0|
    |bias_V_addr_reg_1262                 |   2|   0|    2|          0|
    |exitcond3_reg_1205                   |   1|   0|    1|          0|
    |i2_reg_423                           |   2|   0|    2|          0|
    |i_1_reg_1415                         |   2|   0|    2|          0|
    |i_2_reg_1270                         |   2|   0|    2|          0|
    |i_reg_400                            |   2|   0|    2|          0|
    |indvar_reg_329                       |   2|   0|    2|          0|
    |inputs_V1_reg_1183                   |  30|   0|   30|          0|
    |layerResult_1_V_reg_352              |  32|   0|   32|          0|
    |layerResult_2_V_10_reg_364           |  32|   0|   32|          0|
    |layerResult_2_V_12_reg_1392          |  25|   0|   25|          0|
    |layerResult_2_V_reg_340              |  32|   0|   32|          0|
    |layerResult_V_gep_reg_1524           |  26|   0|   26|          0|
    |layerWeigth_V_load_p_reg_1295        |  32|   0|   32|          0|
    |neuronIndex_1_reg_1252               |   2|   0|    2|          0|
    |neuronIndex_reg_376                  |   2|   0|    2|          0|
    |outputLayerWeigth_V_1_reg_1425       |  32|   0|   32|          0|
    |p_2_reg_1514                         |  17|   0|   17|          0|
    |p_3_reg_1382                         |  17|   0|   17|          0|
    |p_Val2_1_reg_1471                    |  32|   0|   32|          0|
    |p_Val2_2_reg_1445                    |  64|   0|   64|          0|
    |p_Val2_3_reg_1451                    |  32|   0|   32|          0|
    |p_Val2_5_reg_388                     |  32|   0|   32|          0|
    |p_Val2_7_reg_1336                    |  32|   0|   32|          0|
    |p_Val2_8_reg_1310                    |  64|   0|   64|          0|
    |p_Val2_9_reg_1316                    |  32|   0|   32|          0|
    |p_Val2_s_reg_411                     |  32|   0|   32|          0|
    |qb_assign_1_reg_1461                 |   1|   0|    1|          0|
    |qb_assign_3_reg_1326                 |   1|   0|    1|          0|
    |r_V_1_reg_1355                       |  33|   0|   33|          0|
    |r_V_4_reg_1365                       |  65|   0|   65|          0|
    |r_V_5_reg_1497                       |  65|   0|   65|          0|
    |r_V_reg_1487                         |  33|   0|   33|          0|
    |result_V3_reg_1178                   |  30|   0|   30|          0|
    |ret_V_2_reg_1370                     |  17|   0|   17|          0|
    |ret_V_reg_1502                       |  17|   0|   17|          0|
    |sel_tmp7_reg_1220                    |   1|   0|    1|          0|
    |sel_tmp_reg_1214                     |   1|   0|    1|          0|
    |tmp_10_reg_1348                      |   1|   0|    1|          0|
    |tmp_15_reg_1430                      |  32|   0|   32|          0|
    |tmp_20_reg_1290                      |  32|   0|   32|          0|
    |tmp_25_reg_1509                      |  48|   0|   48|          0|
    |tmp_27_reg_1456                      |  23|   0|   23|          0|
    |tmp_30_reg_1377                      |  48|   0|   48|          0|
    |tmp_32_reg_1285                      |   1|   0|    1|          0|
    |tmp_34_reg_1321                      |  23|   0|   23|          0|
    |tmp_4_reg_1482                       |   1|   0|    1|          0|
    |tmp_5_reg_1341                       |   1|   0|    1|          0|
    |tmp_cast_reg_1257                    |   2|   0|    3|          1|
    |tmp_s_reg_1476                       |   1|   0|    1|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                |1304|   0| 1307|          3|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWADDR   |  in |    7|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARADDR   |  in |    7|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs |    TOPANN    | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |    TOPANN    | return value |
|interrupt               | out |    1| ap_ctrl_hs |    TOPANN    | return value |
|m_axi_INPUTS_AWVALID    | out |    1|    m_axi   |    INPUTS    |    pointer   |
|m_axi_INPUTS_AWREADY    |  in |    1|    m_axi   |    INPUTS    |    pointer   |
|m_axi_INPUTS_AWADDR     | out |   32|    m_axi   |    INPUTS    |    pointer   |
|m_axi_INPUTS_AWID       | out |    1|    m_axi   |    INPUTS    |    pointer   |
|m_axi_INPUTS_AWLEN      | out |    8|    m_axi   |    INPUTS    |    pointer   |
|m_axi_INPUTS_AWSIZE     | out |    3|    m_axi   |    INPUTS    |    pointer   |
|m_axi_INPUTS_AWBURST    | out |    2|    m_axi   |    INPUTS    |    pointer   |
|m_axi_INPUTS_AWLOCK     | out |    2|    m_axi   |    INPUTS    |    pointer   |
|m_axi_INPUTS_AWCACHE    | out |    4|    m_axi   |    INPUTS    |    pointer   |
|m_axi_INPUTS_AWPROT     | out |    3|    m_axi   |    INPUTS    |    pointer   |
|m_axi_INPUTS_AWQOS      | out |    4|    m_axi   |    INPUTS    |    pointer   |
|m_axi_INPUTS_AWREGION   | out |    4|    m_axi   |    INPUTS    |    pointer   |
|m_axi_INPUTS_AWUSER     | out |    1|    m_axi   |    INPUTS    |    pointer   |
|m_axi_INPUTS_WVALID     | out |    1|    m_axi   |    INPUTS    |    pointer   |
|m_axi_INPUTS_WREADY     |  in |    1|    m_axi   |    INPUTS    |    pointer   |
|m_axi_INPUTS_WDATA      | out |   32|    m_axi   |    INPUTS    |    pointer   |
|m_axi_INPUTS_WSTRB      | out |    4|    m_axi   |    INPUTS    |    pointer   |
|m_axi_INPUTS_WLAST      | out |    1|    m_axi   |    INPUTS    |    pointer   |
|m_axi_INPUTS_WID        | out |    1|    m_axi   |    INPUTS    |    pointer   |
|m_axi_INPUTS_WUSER      | out |    1|    m_axi   |    INPUTS    |    pointer   |
|m_axi_INPUTS_ARVALID    | out |    1|    m_axi   |    INPUTS    |    pointer   |
|m_axi_INPUTS_ARREADY    |  in |    1|    m_axi   |    INPUTS    |    pointer   |
|m_axi_INPUTS_ARADDR     | out |   32|    m_axi   |    INPUTS    |    pointer   |
|m_axi_INPUTS_ARID       | out |    1|    m_axi   |    INPUTS    |    pointer   |
|m_axi_INPUTS_ARLEN      | out |    8|    m_axi   |    INPUTS    |    pointer   |
|m_axi_INPUTS_ARSIZE     | out |    3|    m_axi   |    INPUTS    |    pointer   |
|m_axi_INPUTS_ARBURST    | out |    2|    m_axi   |    INPUTS    |    pointer   |
|m_axi_INPUTS_ARLOCK     | out |    2|    m_axi   |    INPUTS    |    pointer   |
|m_axi_INPUTS_ARCACHE    | out |    4|    m_axi   |    INPUTS    |    pointer   |
|m_axi_INPUTS_ARPROT     | out |    3|    m_axi   |    INPUTS    |    pointer   |
|m_axi_INPUTS_ARQOS      | out |    4|    m_axi   |    INPUTS    |    pointer   |
|m_axi_INPUTS_ARREGION   | out |    4|    m_axi   |    INPUTS    |    pointer   |
|m_axi_INPUTS_ARUSER     | out |    1|    m_axi   |    INPUTS    |    pointer   |
|m_axi_INPUTS_RVALID     |  in |    1|    m_axi   |    INPUTS    |    pointer   |
|m_axi_INPUTS_RREADY     | out |    1|    m_axi   |    INPUTS    |    pointer   |
|m_axi_INPUTS_RDATA      |  in |   32|    m_axi   |    INPUTS    |    pointer   |
|m_axi_INPUTS_RLAST      |  in |    1|    m_axi   |    INPUTS    |    pointer   |
|m_axi_INPUTS_RID        |  in |    1|    m_axi   |    INPUTS    |    pointer   |
|m_axi_INPUTS_RUSER      |  in |    1|    m_axi   |    INPUTS    |    pointer   |
|m_axi_INPUTS_RRESP      |  in |    2|    m_axi   |    INPUTS    |    pointer   |
|m_axi_INPUTS_BVALID     |  in |    1|    m_axi   |    INPUTS    |    pointer   |
|m_axi_INPUTS_BREADY     | out |    1|    m_axi   |    INPUTS    |    pointer   |
|m_axi_INPUTS_BRESP      |  in |    2|    m_axi   |    INPUTS    |    pointer   |
|m_axi_INPUTS_BID        |  in |    1|    m_axi   |    INPUTS    |    pointer   |
|m_axi_INPUTS_BUSER      |  in |    1|    m_axi   |    INPUTS    |    pointer   |
|m_axi_OUTPUTS_AWVALID   | out |    1|    m_axi   |    OUTPUTS   |    pointer   |
|m_axi_OUTPUTS_AWREADY   |  in |    1|    m_axi   |    OUTPUTS   |    pointer   |
|m_axi_OUTPUTS_AWADDR    | out |   32|    m_axi   |    OUTPUTS   |    pointer   |
|m_axi_OUTPUTS_AWID      | out |    1|    m_axi   |    OUTPUTS   |    pointer   |
|m_axi_OUTPUTS_AWLEN     | out |    8|    m_axi   |    OUTPUTS   |    pointer   |
|m_axi_OUTPUTS_AWSIZE    | out |    3|    m_axi   |    OUTPUTS   |    pointer   |
|m_axi_OUTPUTS_AWBURST   | out |    2|    m_axi   |    OUTPUTS   |    pointer   |
|m_axi_OUTPUTS_AWLOCK    | out |    2|    m_axi   |    OUTPUTS   |    pointer   |
|m_axi_OUTPUTS_AWCACHE   | out |    4|    m_axi   |    OUTPUTS   |    pointer   |
|m_axi_OUTPUTS_AWPROT    | out |    3|    m_axi   |    OUTPUTS   |    pointer   |
|m_axi_OUTPUTS_AWQOS     | out |    4|    m_axi   |    OUTPUTS   |    pointer   |
|m_axi_OUTPUTS_AWREGION  | out |    4|    m_axi   |    OUTPUTS   |    pointer   |
|m_axi_OUTPUTS_AWUSER    | out |    1|    m_axi   |    OUTPUTS   |    pointer   |
|m_axi_OUTPUTS_WVALID    | out |    1|    m_axi   |    OUTPUTS   |    pointer   |
|m_axi_OUTPUTS_WREADY    |  in |    1|    m_axi   |    OUTPUTS   |    pointer   |
|m_axi_OUTPUTS_WDATA     | out |   32|    m_axi   |    OUTPUTS   |    pointer   |
|m_axi_OUTPUTS_WSTRB     | out |    4|    m_axi   |    OUTPUTS   |    pointer   |
|m_axi_OUTPUTS_WLAST     | out |    1|    m_axi   |    OUTPUTS   |    pointer   |
|m_axi_OUTPUTS_WID       | out |    1|    m_axi   |    OUTPUTS   |    pointer   |
|m_axi_OUTPUTS_WUSER     | out |    1|    m_axi   |    OUTPUTS   |    pointer   |
|m_axi_OUTPUTS_ARVALID   | out |    1|    m_axi   |    OUTPUTS   |    pointer   |
|m_axi_OUTPUTS_ARREADY   |  in |    1|    m_axi   |    OUTPUTS   |    pointer   |
|m_axi_OUTPUTS_ARADDR    | out |   32|    m_axi   |    OUTPUTS   |    pointer   |
|m_axi_OUTPUTS_ARID      | out |    1|    m_axi   |    OUTPUTS   |    pointer   |
|m_axi_OUTPUTS_ARLEN     | out |    8|    m_axi   |    OUTPUTS   |    pointer   |
|m_axi_OUTPUTS_ARSIZE    | out |    3|    m_axi   |    OUTPUTS   |    pointer   |
|m_axi_OUTPUTS_ARBURST   | out |    2|    m_axi   |    OUTPUTS   |    pointer   |
|m_axi_OUTPUTS_ARLOCK    | out |    2|    m_axi   |    OUTPUTS   |    pointer   |
|m_axi_OUTPUTS_ARCACHE   | out |    4|    m_axi   |    OUTPUTS   |    pointer   |
|m_axi_OUTPUTS_ARPROT    | out |    3|    m_axi   |    OUTPUTS   |    pointer   |
|m_axi_OUTPUTS_ARQOS     | out |    4|    m_axi   |    OUTPUTS   |    pointer   |
|m_axi_OUTPUTS_ARREGION  | out |    4|    m_axi   |    OUTPUTS   |    pointer   |
|m_axi_OUTPUTS_ARUSER    | out |    1|    m_axi   |    OUTPUTS   |    pointer   |
|m_axi_OUTPUTS_RVALID    |  in |    1|    m_axi   |    OUTPUTS   |    pointer   |
|m_axi_OUTPUTS_RREADY    | out |    1|    m_axi   |    OUTPUTS   |    pointer   |
|m_axi_OUTPUTS_RDATA     |  in |   32|    m_axi   |    OUTPUTS   |    pointer   |
|m_axi_OUTPUTS_RLAST     |  in |    1|    m_axi   |    OUTPUTS   |    pointer   |
|m_axi_OUTPUTS_RID       |  in |    1|    m_axi   |    OUTPUTS   |    pointer   |
|m_axi_OUTPUTS_RUSER     |  in |    1|    m_axi   |    OUTPUTS   |    pointer   |
|m_axi_OUTPUTS_RRESP     |  in |    2|    m_axi   |    OUTPUTS   |    pointer   |
|m_axi_OUTPUTS_BVALID    |  in |    1|    m_axi   |    OUTPUTS   |    pointer   |
|m_axi_OUTPUTS_BREADY    | out |    1|    m_axi   |    OUTPUTS   |    pointer   |
|m_axi_OUTPUTS_BRESP     |  in |    2|    m_axi   |    OUTPUTS   |    pointer   |
|m_axi_OUTPUTS_BID       |  in |    1|    m_axi   |    OUTPUTS   |    pointer   |
|m_axi_OUTPUTS_BUSER     |  in |    1|    m_axi   |    OUTPUTS   |    pointer   |
+------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 50
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	12  / (exitcond3)
	10  / (!exitcond3)
10 --> 
	11  / true
11 --> 
	9  / true
12 --> 
	13  / true
13 --> 
	14  / (!exitcond1)
	30  / (exitcond1)
14 --> 
	15  / (!exitcond2)
	21  / (exitcond2)
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	14  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	13  / true
30 --> 
	31  / (!exitcond)
	37  / (exitcond)
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	30  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 

* FSM state operations: 

 <State 1> : 1.00ns
ST_1 : Operation 51 [1/1] (1.00ns)   --->   "%result_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %result_V)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 52 [1/1] (1.00ns)   --->   "%inputs_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %inputs_V)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%result_V3 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %result_V_read, i32 2, i32 31)"
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%inputs_V1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %inputs_V_read, i32 2, i32 31)"

 <State 2> : 5.76ns
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_1 = zext i30 %inputs_V1 to i64"
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%INPUTS_addr = getelementptr i32* %INPUTS, i64 %tmp_1"
ST_2 : Operation 57 [7/7] (5.75ns)   --->   "%INPUTS_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %INPUTS_addr, i32 3)" [ANN/ANN.cpp:10]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 3> : 5.76ns
ST_3 : Operation 58 [6/7] (5.75ns)   --->   "%INPUTS_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %INPUTS_addr, i32 3)" [ANN/ANN.cpp:10]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 4> : 5.76ns
ST_4 : Operation 59 [5/7] (5.75ns)   --->   "%INPUTS_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %INPUTS_addr, i32 3)" [ANN/ANN.cpp:10]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 5> : 5.76ns
ST_5 : Operation 60 [4/7] (5.75ns)   --->   "%INPUTS_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %INPUTS_addr, i32 3)" [ANN/ANN.cpp:10]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 6> : 5.76ns
ST_6 : Operation 61 [3/7] (5.75ns)   --->   "%INPUTS_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %INPUTS_addr, i32 3)" [ANN/ANN.cpp:10]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 7> : 5.76ns
ST_7 : Operation 62 [2/7] (5.75ns)   --->   "%INPUTS_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %INPUTS_addr, i32 3)" [ANN/ANN.cpp:10]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 8> : 5.76ns
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_8 = zext i30 %result_V3 to i64"
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "%OUTPUTS_addr = getelementptr i32* %OUTPUTS, i64 %tmp_8"
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %OUTPUTS), !map !86"
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %INPUTS), !map !90"
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([3 x i32]* %layerWeigth_1_V), !map !96"
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([6 x i32]* %layerWeigth_0_V), !map !102"
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([3 x i32]* %bias_V), !map !108"
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([3 x i32]* %outputLayerWeigth_V), !map !113"
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1 x i32]* %outputLayerBias_V), !map !117"
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%outputLayerBias_V_ad = getelementptr [1 x i32]* %outputLayerBias_V, i64 0, i64 0"
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @TOPANN_str) nounwind"
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecMemCore([6 x i32]* %layerWeigth_0_V, [1 x i8]* @p_str8, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str8, i32 -1, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8)"
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecMemCore([3 x i32]* %layerWeigth_1_V, [1 x i8]* @p_str14, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str14, i32 -1, [1 x i8]* @p_str14, [1 x i8]* @p_str14, [1 x i8]* @p_str14, [1 x i8]* @p_str14, [1 x i8]* @p_str14)"
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([6 x i32]* %layerWeigth_0_V, [3 x i32]* %layerWeigth_1_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %OUTPUTS, [6 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str4, i32 0, i32 1, [8 x i8]* @p_str6, [6 x i8]* @p_str7, [1 x i8]* @p_str4, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str4, [1 x i8]* @p_str4) nounwind" [ANN/ANN.cpp:8]
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %result_V, [10 x i8]* @mode1, i32 0, i32 0, [1 x i8]* @p_str4, i32 0, i32 1, [1 x i8]* @bundle2, [6 x i8]* @p_str7, [1 x i8]* @p_str4, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str4, [1 x i8]* @p_str4) nounwind" [ANN/ANN.cpp:8]
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecMemCore([1 x i32]* %outputLayerBias_V, [1 x i8]* @p_str17, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str17, i32 -1, [1 x i8]* @p_str17, [1 x i8]* @p_str17, [1 x i8]* @p_str17, [1 x i8]* @p_str17, [1 x i8]* @p_str17)"
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([1 x i32]* %outputLayerBias_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4) nounwind"
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecMemCore([3 x i32]* %outputLayerWeigth_V, [1 x i8]* @p_str16, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str16, i32 -1, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16)"
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([3 x i32]* %outputLayerWeigth_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecMemCore([3 x i32]* %bias_V, [1 x i8]* @p_str15, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str15, i32 -1, [1 x i8]* @p_str15, [1 x i8]* @p_str15, [1 x i8]* @p_str15, [1 x i8]* @p_str15, [1 x i8]* @p_str15)"
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([3 x i32]* %bias_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str4, [1 x i8]* @p_str4) nounwind" [ANN/ANN.cpp:8]
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %INPUTS, [6 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str4, i32 0, i32 3, [7 x i8]* @p_str9, [6 x i8]* @p_str7, [1 x i8]* @p_str4, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str4, [1 x i8]* @p_str4) nounwind" [ANN/ANN.cpp:8]
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %inputs_V, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str4, i32 0, i32 3, [1 x i8]* @bundle, [6 x i8]* @p_str7, [1 x i8]* @p_str4, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str4, [1 x i8]* @p_str4) nounwind" [ANN/ANN.cpp:8]
ST_8 : Operation 88 [1/7] (5.75ns)   --->   "%INPUTS_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %INPUTS_addr, i32 3)" [ANN/ANN.cpp:10]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 89 [1/1] (1.76ns)   --->   "br label %burst.rd.header"

 <State 9> : 1.89ns
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "%Ainputs_2_V_s = phi i32 [ undef, %arrayctor.loop1.preheader ], [ %Ainputs_2_V_1, %burst.rd.body_ifconv ]"
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "%Ainputs_1_V_s = phi i32 [ undef, %arrayctor.loop1.preheader ], [ %Ainputs_2_V_3, %burst.rd.body_ifconv ]"
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%Ainputs_2_V_4 = phi i32 [ undef, %arrayctor.loop1.preheader ], [ %Ainputs_2_V_5, %burst.rd.body_ifconv ]"
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "%indvar = phi i2 [ 0, %arrayctor.loop1.preheader ], [ %indvar_next, %burst.rd.body_ifconv ]"
ST_9 : Operation 94 [1/1] (0.95ns)   --->   "%exitcond3 = icmp eq i2 %indvar, -1"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 95 [1/1] (1.56ns)   --->   "%indvar_next = add i2 %indvar, 1"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %burst.rd.end.preheader, label %burst.rd.body_ifconv"
ST_9 : Operation 97 [1/1] (0.95ns)   --->   "%sel_tmp = icmp eq i2 %indvar, 1"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 98 [1/1] (0.95ns)   --->   "%sel_tmp7 = icmp eq i2 %indvar, 0"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

 <State 10> : 5.76ns
ST_10 : Operation 99 [1/1] (5.75ns)   --->   "%Ainputs_2_V_7 = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %INPUTS_addr)" [ANN/ANN.cpp:10]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 11> : 1.37ns
ST_11 : Operation 100 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"
ST_11 : Operation 101 [1/1] (0.00ns)   --->   "%burstread_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s)"
ST_11 : Operation 102 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str13)"
ST_11 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @memcpy_OC_Ainputs_OC)"
ST_11 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node Ainputs_2_V_1)   --->   "%Ainputs_2_V = select i1 %sel_tmp, i32 %Ainputs_2_V_s, i32 %Ainputs_2_V_7" [ANN/ANN.cpp:10]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 105 [1/1] (1.37ns) (out node of the LUT)   --->   "%Ainputs_2_V_1 = select i1 %sel_tmp7, i32 %Ainputs_2_V_s, i32 %Ainputs_2_V" [ANN/ANN.cpp:10]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node Ainputs_2_V_3)   --->   "%Ainputs_2_V_2 = select i1 %sel_tmp, i32 %Ainputs_2_V_7, i32 %Ainputs_1_V_s" [ANN/ANN.cpp:10]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 107 [1/1] (1.37ns) (out node of the LUT)   --->   "%Ainputs_2_V_3 = select i1 %sel_tmp7, i32 %Ainputs_1_V_s, i32 %Ainputs_2_V_2" [ANN/ANN.cpp:10]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 108 [1/1] (1.37ns)   --->   "%Ainputs_2_V_5 = select i1 %sel_tmp7, i32 %Ainputs_2_V_7, i32 %Ainputs_2_V_4" [ANN/ANN.cpp:10]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 109 [1/1] (0.00ns)   --->   "%burstread_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin)"
ST_11 : Operation 110 [1/1] (0.00ns)   --->   "br label %burst.rd.header"

 <State 12> : 1.77ns
ST_12 : Operation 111 [1/1] (1.76ns)   --->   "br label %burst.rd.end" [ANN/ANN.cpp:13]

 <State 13> : 1.89ns
ST_13 : Operation 112 [1/1] (0.00ns)   --->   "%layerResult_2_V = phi i32 [ %layerResult_2_V_5, %._crit_edge.i389_ifconv ], [ undef, %burst.rd.end.preheader ]" [ANN/ANN.cpp:23]
ST_13 : Operation 113 [1/1] (0.00ns)   --->   "%layerResult_1_V = phi i32 [ %layerResult_1_V_5, %._crit_edge.i389_ifconv ], [ undef, %burst.rd.end.preheader ]" [ANN/ANN.cpp:23]
ST_13 : Operation 114 [1/1] (0.00ns)   --->   "%layerResult_2_V_10 = phi i32 [ %layerResult_0_V_5, %._crit_edge.i389_ifconv ], [ undef, %burst.rd.end.preheader ]" [ANN/ANN.cpp:23]
ST_13 : Operation 115 [1/1] (0.00ns)   --->   "%neuronIndex = phi i2 [ %neuronIndex_1, %._crit_edge.i389_ifconv ], [ 0, %burst.rd.end.preheader ]"
ST_13 : Operation 116 [1/1] (0.95ns)   --->   "%exitcond1 = icmp eq i2 %neuronIndex, -1" [ANN/ANN.cpp:13]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 117 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"
ST_13 : Operation 118 [1/1] (1.56ns)   --->   "%neuronIndex_1 = add i2 %neuronIndex, 1" [ANN/ANN.cpp:13]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 119 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.preheader.preheader, label %0" [ANN/ANN.cpp:13]
ST_13 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str10) nounwind" [ANN/ANN.cpp:14]
ST_13 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str10)" [ANN/ANN.cpp:14]
ST_13 : Operation 122 [1/1] (0.00ns)   --->   "%tmp = zext i2 %neuronIndex to i64" [ANN/ANN.cpp:19]
ST_13 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_cast = zext i2 %neuronIndex to i3" [ANN/ANN.cpp:22]
ST_13 : Operation 124 [1/1] (0.00ns)   --->   "%bias_V_addr = getelementptr [3 x i32]* %bias_V, i64 0, i64 %tmp" [ANN/ANN.cpp:22]
ST_13 : Operation 125 [1/1] (1.76ns)   --->   "br label %1" [ANN/ANN.cpp:17]
ST_13 : Operation 126 [1/1] (1.76ns)   --->   "br label %.preheader" [ANN/ANN.cpp:38]

 <State 14> : 3.89ns
ST_14 : Operation 127 [1/1] (0.00ns)   --->   "%p_Val2_5 = phi i32 [ 0, %0 ], [ %tmpCalc_V, %"ap_fixed_base<64, 16, true, 5, 3, 0>.exit524_ifconv" ]"
ST_14 : Operation 128 [1/1] (0.00ns)   --->   "%i = phi i2 [ 0, %0 ], [ %i_2, %"ap_fixed_base<64, 16, true, 5, 3, 0>.exit524_ifconv" ]"
ST_14 : Operation 129 [1/1] (0.95ns)   --->   "%exitcond2 = icmp eq i2 %i, -1" [ANN/ANN.cpp:17]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 130 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"
ST_14 : Operation 131 [1/1] (1.56ns)   --->   "%i_2 = add i2 %i, 1" [ANN/ANN.cpp:17]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 132 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %._crit_edge.i389_ifconv, label %"ap_fixed_base<64, 16, true, 5, 3, 0>.exit524_ifconv"" [ANN/ANN.cpp:17]
ST_14 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_31 = trunc i2 %i to i1" [ANN/ANN.cpp:17]
ST_14 : Operation 134 [1/1] (0.00ns)   --->   "%newIndex1_cast = zext i1 %tmp_31 to i3" [ANN/ANN.cpp:17]
ST_14 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_22 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %neuronIndex, i1 %tmp_31)" [ANN/ANN.cpp:13]
ST_14 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_23 = zext i3 %tmp_22 to i64" [ANN/ANN.cpp:19]
ST_14 : Operation 137 [1/1] (0.00ns)   --->   "%layerWeigth_0_V_add = getelementptr [6 x i32]* %layerWeigth_0_V, i64 0, i64 %tmp_23" [ANN/ANN.cpp:19]
ST_14 : Operation 138 [1/1] (1.56ns)   --->   "%tmp_24 = add i3 %tmp_cast, %newIndex1_cast" [ANN/ANN.cpp:19]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_24_cast = zext i3 %tmp_24 to i64" [ANN/ANN.cpp:19]
ST_14 : Operation 140 [1/1] (0.00ns)   --->   "%layerWeigth_1_V_add = getelementptr [3 x i32]* %layerWeigth_1_V, i64 0, i64 %tmp_24_cast" [ANN/ANN.cpp:19]
ST_14 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_32 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %i, i32 1)" [ANN/ANN.cpp:19]
ST_14 : Operation 142 [2/2] (2.32ns)   --->   "%layerWeigth_0_V_loa = load i32* %layerWeigth_0_V_add, align 4" [ANN/ANN.cpp:19]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1> <RAM>
ST_14 : Operation 143 [2/2] (2.32ns)   --->   "%layerWeigth_1_V_loa = load i32* %layerWeigth_1_V_add, align 4" [ANN/ANN.cpp:19]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1> <RAM>
ST_14 : Operation 144 [1/1] (1.77ns)   --->   "%tmp_20 = call i32 @_ssdm_op_Mux.ap_auto.3i32.i2(i32 %Ainputs_2_V_4, i32 %Ainputs_1_V_s, i32 %Ainputs_2_V_s, i2 %i)" [ANN/ANN.cpp:10]   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 145 [2/2] (2.32ns)   --->   "%p_Val2_7 = load i32* %bias_V_addr, align 4" [ANN/ANN.cpp:22]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1> <RAM>

 <State 15> : 3.69ns
ST_15 : Operation 146 [1/2] (2.32ns)   --->   "%layerWeigth_0_V_loa = load i32* %layerWeigth_0_V_add, align 4" [ANN/ANN.cpp:19]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1> <RAM>
ST_15 : Operation 147 [1/2] (2.32ns)   --->   "%layerWeigth_1_V_loa = load i32* %layerWeigth_1_V_add, align 4" [ANN/ANN.cpp:19]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1> <RAM>
ST_15 : Operation 148 [1/1] (1.37ns)   --->   "%layerWeigth_V_load_p = select i1 %tmp_32, i32 %layerWeigth_1_V_loa, i32 %layerWeigth_0_V_loa" [ANN/ANN.cpp:19]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

 <State 16> : 5.75ns
ST_16 : Operation 149 [1/1] (0.00ns)   --->   "%OP1_V_1 = sext i32 %layerWeigth_V_load_p to i64" [ANN/ANN.cpp:19]
ST_16 : Operation 150 [1/1] (0.00ns)   --->   "%OP2_V_1 = sext i32 %tmp_20 to i64" [ANN/ANN.cpp:19]
ST_16 : Operation 151 [3/3] (5.74ns)   --->   "%p_Val2_8 = mul nsw i64 %OP2_V_1, %OP1_V_1" [ANN/ANN.cpp:19]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 17> : 5.75ns
ST_17 : Operation 152 [2/3] (5.74ns)   --->   "%p_Val2_8 = mul nsw i64 %OP2_V_1, %OP1_V_1" [ANN/ANN.cpp:19]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 18> : 5.75ns
ST_18 : Operation 153 [1/3] (5.74ns)   --->   "%p_Val2_8 = mul nsw i64 %OP2_V_1, %OP1_V_1" [ANN/ANN.cpp:19]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 154 [1/1] (0.00ns)   --->   "%p_Val2_9 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_8, i32 24, i32 55)" [ANN/ANN.cpp:19]
ST_18 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_34 = trunc i64 %p_Val2_8 to i23" [ANN/ANN.cpp:19]

 <State 19> : 3.38ns
ST_19 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node qb_assign_3)   --->   "%qbit = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_8, i32 23)" [ANN/ANN.cpp:19]
ST_19 : Operation 157 [1/1] (2.44ns)   --->   "%r = icmp ne i23 %tmp_34, 0" [ANN/ANN.cpp:19]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node qb_assign_3)   --->   "%tmp_35 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_8, i32 24)" [ANN/ANN.cpp:19]
ST_19 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node qb_assign_3)   --->   "%r_i_i1 = or i1 %tmp_35, %r" [ANN/ANN.cpp:19]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 160 [1/1] (0.93ns) (out node of the LUT)   --->   "%qb_assign_3 = and i1 %r_i_i1, %qbit" [ANN/ANN.cpp:19]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

 <State 20> : 4.37ns
ST_20 : Operation 161 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str11) nounwind" [ANN/ANN.cpp:18]
ST_20 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_16 = zext i1 %qb_assign_3 to i32" [ANN/ANN.cpp:19]
ST_20 : Operation 163 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_21 = add i32 %p_Val2_9, %tmp_16" [ANN/ANN.cpp:20]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 164 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmpCalc_V = add i32 %tmp_21, %p_Val2_5" [ANN/ANN.cpp:20]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 165 [1/1] (0.00ns)   --->   "br label %1" [ANN/ANN.cpp:17]

 <State 21> : 2.32ns
ST_21 : Operation 166 [1/2] (2.32ns)   --->   "%p_Val2_7 = load i32* %bias_V_addr, align 4" [ANN/ANN.cpp:22]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1> <RAM>

 <State 22> : 5.10ns
ST_22 : Operation 167 [1/1] (2.55ns)   --->   "%tmpCalc_V_4 = add i32 %p_Val2_5, %p_Val2_7" [ANN/ANN.cpp:22]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 168 [1/1] (2.47ns)   --->   "%tmp_5 = icmp sgt i32 %tmpCalc_V_4, 83886080" [ANN/ANN.cpp:23]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 169 [1/1] (2.47ns)   --->   "%tmp_10 = icmp slt i32 %tmpCalc_V_4, -83886080" [ANN/ANN.cpp:27]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_14 = sext i32 %tmpCalc_V_4 to i33" [ANN/ANN.cpp:31]
ST_22 : Operation 171 [1/1] (2.55ns)   --->   "%r_V_1 = add nsw i33 83886080, %tmp_14" [ANN/ANN.cpp:31]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 23> : 5.75ns
ST_23 : Operation 172 [1/1] (0.00ns)   --->   "%OP1_V_3 = zext i33 %r_V_1 to i65" [ANN/ANN.cpp:31]
ST_23 : Operation 173 [3/3] (5.74ns)   --->   "%r_V_4 = mul nsw i65 -1728053248, %OP1_V_3" [ANN/ANN.cpp:31]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 24> : 5.75ns
ST_24 : Operation 174 [2/3] (5.74ns)   --->   "%r_V_4 = mul nsw i65 -1728053248, %OP1_V_3" [ANN/ANN.cpp:31]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 25> : 5.75ns
ST_25 : Operation 175 [1/3] (5.74ns)   --->   "%r_V_4 = mul nsw i65 -1728053248, %OP1_V_3" [ANN/ANN.cpp:31]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 176 [1/1] (0.00ns)   --->   "%ret_V_2 = call i17 @_ssdm_op_PartSelect.i17.i65.i32.i32(i65 %r_V_4, i32 48, i32 64)" [ANN/ANN.cpp:31]
ST_25 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_30 = trunc i65 %r_V_4 to i48" [ANN/ANN.cpp:31]

 <State 26> : 4.21ns
ST_26 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node p_3)   --->   "%tmp_29 = call i1 @_ssdm_op_BitSelect.i1.i65.i32(i65 %r_V_4, i32 64)" [ANN/ANN.cpp:31]
ST_26 : Operation 179 [1/1] (2.83ns)   --->   "%tmp_17 = icmp eq i48 %tmp_30, 0" [ANN/ANN.cpp:31]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 180 [1/1] (2.10ns)   --->   "%ret_V_3 = add i17 1, %ret_V_2" [ANN/ANN.cpp:31]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node p_3)   --->   "%p_s = select i1 %tmp_17, i17 %ret_V_2, i17 %ret_V_3" [ANN/ANN.cpp:31]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 182 [1/1] (1.37ns) (out node of the LUT)   --->   "%p_3 = select i1 %tmp_29, i17 %p_s, i17 %ret_V_2" [ANN/ANN.cpp:31]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

 <State 27> : 3.25ns
ST_27 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_18 = sext i17 %p_3 to i64" [ANN/ANN.cpp:32]
ST_27 : Operation 184 [1/1] (0.00ns)   --->   "%coeTanSig_V_addr_1 = getelementptr [4096 x i25]* @coeTanSig_V, i64 0, i64 %tmp_18" [ANN/ANN.cpp:32]
ST_27 : Operation 185 [2/2] (3.25ns)   --->   "%layerResult_2_V_12 = load i25* %coeTanSig_V_addr_1, align 4" [ANN/ANN.cpp:32]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 4096> <ROM>

 <State 28> : 3.25ns
ST_28 : Operation 186 [1/2] (3.25ns)   --->   "%layerResult_2_V_12 = load i25* %coeTanSig_V_addr_1, align 4" [ANN/ANN.cpp:32]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 4096> <ROM>

 <State 29> : 5.07ns
ST_29 : Operation 187 [1/1] (0.95ns)   --->   "%sel_tmp5 = icmp eq i2 %neuronIndex, 1" [ANN/ANN.cpp:13]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node layerResult_2_V_5)   --->   "%sel_tmp6 = select i1 %sel_tmp5, i32 %layerResult_2_V, i32 16777216" [ANN/ANN.cpp:13]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 189 [1/1] (0.95ns)   --->   "%sel_tmp8 = icmp eq i2 %neuronIndex, 0" [ANN/ANN.cpp:13]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node layerResult_2_V_5)   --->   "%layerResult_2_V_1 = select i1 %sel_tmp8, i32 %layerResult_2_V, i32 %sel_tmp6" [ANN/ANN.cpp:13]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node layerResult_1_V_5)   --->   "%sel_tmp9 = select i1 %sel_tmp5, i32 16777216, i32 %layerResult_1_V" [ANN/ANN.cpp:13]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node layerResult_1_V_5)   --->   "%layerResult_1_V_1 = select i1 %sel_tmp8, i32 %layerResult_1_V, i32 %sel_tmp9" [ANN/ANN.cpp:13]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node layerResult_0_V_5)   --->   "%layerResult_0_V_s = select i1 %sel_tmp8, i32 16777216, i32 %layerResult_2_V_10" [ANN/ANN.cpp:13]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 194 [1/1] (0.00ns)   --->   "%layerResult_0_V_3_c = sext i25 %layerResult_2_V_12 to i32" [ANN/ANN.cpp:32]
ST_29 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node layerResult_2_V_4)   --->   "%sel_tmp1 = select i1 %sel_tmp5, i32 %layerResult_2_V, i32 -16777216" [ANN/ANN.cpp:13]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node layerResult_2_V_4)   --->   "%layerResult_2_V_2 = select i1 %sel_tmp8, i32 %layerResult_2_V, i32 %sel_tmp1" [ANN/ANN.cpp:13]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node layerResult_1_V_4)   --->   "%sel_tmp10 = select i1 %sel_tmp5, i32 -16777216, i32 %layerResult_1_V" [ANN/ANN.cpp:13]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node layerResult_1_V_4)   --->   "%layerResult_1_V_2 = select i1 %sel_tmp8, i32 %layerResult_1_V, i32 %sel_tmp10" [ANN/ANN.cpp:13]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node layerResult_0_V_4)   --->   "%layerResult_0_V_2 = select i1 %sel_tmp8, i32 -16777216, i32 %layerResult_2_V_10" [ANN/ANN.cpp:13]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node layerResult_2_V_3)   --->   "%layerResult_2_V_7 = select i1 %sel_tmp5, i32 %layerResult_2_V, i32 %layerResult_0_V_3_c" [ANN/ANN.cpp:13]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 201 [1/1] (1.37ns) (out node of the LUT)   --->   "%layerResult_2_V_3 = select i1 %sel_tmp8, i32 %layerResult_2_V, i32 %layerResult_2_V_7" [ANN/ANN.cpp:13]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node layerResult_2_V_9)   --->   "%layerResult_2_V_8 = select i1 %sel_tmp5, i32 %layerResult_0_V_3_c, i32 %layerResult_1_V" [ANN/ANN.cpp:13]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 203 [1/1] (1.37ns) (out node of the LUT)   --->   "%layerResult_2_V_9 = select i1 %sel_tmp8, i32 %layerResult_1_V, i32 %layerResult_2_V_8" [ANN/ANN.cpp:13]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node layerResult_0_V_4)   --->   "%layerResult_2_V_11 = select i1 %sel_tmp8, i32 %layerResult_0_V_3_c, i32 %layerResult_2_V_10" [ANN/ANN.cpp:13]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 205 [1/1] (1.37ns) (out node of the LUT)   --->   "%layerResult_2_V_4 = select i1 %tmp_10, i32 %layerResult_2_V_2, i32 %layerResult_2_V_3" [ANN/ANN.cpp:27]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 206 [1/1] (1.37ns) (out node of the LUT)   --->   "%layerResult_1_V_4 = select i1 %tmp_10, i32 %layerResult_1_V_2, i32 %layerResult_2_V_9" [ANN/ANN.cpp:27]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 207 [1/1] (1.37ns) (out node of the LUT)   --->   "%layerResult_0_V_4 = select i1 %tmp_10, i32 %layerResult_0_V_2, i32 %layerResult_2_V_11" [ANN/ANN.cpp:27]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 208 [1/1] (1.37ns) (out node of the LUT)   --->   "%layerResult_2_V_5 = select i1 %tmp_5, i32 %layerResult_2_V_1, i32 %layerResult_2_V_4" [ANN/ANN.cpp:23]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 209 [1/1] (1.37ns) (out node of the LUT)   --->   "%layerResult_1_V_5 = select i1 %tmp_5, i32 %layerResult_1_V_1, i32 %layerResult_1_V_4" [ANN/ANN.cpp:23]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 210 [1/1] (1.37ns) (out node of the LUT)   --->   "%layerResult_0_V_5 = select i1 %tmp_5, i32 %layerResult_0_V_s, i32 %layerResult_0_V_4" [ANN/ANN.cpp:23]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 211 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str10, i32 %tmp_2)" [ANN/ANN.cpp:35]
ST_29 : Operation 212 [1/1] (0.00ns)   --->   "br label %burst.rd.end" [ANN/ANN.cpp:13]

 <State 30> : 2.32ns
ST_30 : Operation 213 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i32 [ %tmpCalc_V_1, %"ap_fixed_base<64, 16, true, 5, 3, 0>.exit" ], [ 0, %.preheader.preheader ]"
ST_30 : Operation 214 [1/1] (0.00ns)   --->   "%i2 = phi i2 [ %i_1, %"ap_fixed_base<64, 16, true, 5, 3, 0>.exit" ], [ 0, %.preheader.preheader ]"
ST_30 : Operation 215 [1/1] (0.95ns)   --->   "%exitcond = icmp eq i2 %i2, -1" [ANN/ANN.cpp:38]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 216 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"
ST_30 : Operation 217 [1/1] (1.56ns)   --->   "%i_1 = add i2 %i2, 1" [ANN/ANN.cpp:38]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 218 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %._crit_edge.i_ifconv, label %"ap_fixed_base<64, 16, true, 5, 3, 0>.exit"" [ANN/ANN.cpp:38]
ST_30 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_6 = zext i2 %i2 to i64" [ANN/ANN.cpp:40]
ST_30 : Operation 220 [1/1] (0.00ns)   --->   "%outputLayerWeigth_V_s = getelementptr [3 x i32]* %outputLayerWeigth_V, i64 0, i64 %tmp_6" [ANN/ANN.cpp:40]
ST_30 : Operation 221 [2/2] (2.32ns)   --->   "%outputLayerWeigth_V_1 = load i32* %outputLayerWeigth_V_s, align 4" [ANN/ANN.cpp:40]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1> <RAM>
ST_30 : Operation 222 [2/2] (2.32ns)   --->   "%p_Val2_1 = load i32* %outputLayerBias_V_ad, align 4" [ANN/ANN.cpp:43]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1> <RAM>

 <State 31> : 2.32ns
ST_31 : Operation 223 [1/2] (2.32ns)   --->   "%outputLayerWeigth_V_1 = load i32* %outputLayerWeigth_V_s, align 4" [ANN/ANN.cpp:40]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1> <RAM>
ST_31 : Operation 224 [1/1] (1.77ns)   --->   "%tmp_15 = call i32 @_ssdm_op_Mux.ap_auto.3i32.i2(i32 %layerResult_2_V_10, i32 %layerResult_1_V, i32 %layerResult_2_V, i2 %i2)" [ANN/ANN.cpp:23]   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

 <State 32> : 5.75ns
ST_32 : Operation 225 [1/1] (0.00ns)   --->   "%OP1_V = sext i32 %outputLayerWeigth_V_1 to i64" [ANN/ANN.cpp:40]
ST_32 : Operation 226 [1/1] (0.00ns)   --->   "%OP2_V = sext i32 %tmp_15 to i64" [ANN/ANN.cpp:40]
ST_32 : Operation 227 [3/3] (5.74ns)   --->   "%p_Val2_2 = mul nsw i64 %OP1_V, %OP2_V" [ANN/ANN.cpp:40]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 33> : 5.75ns
ST_33 : Operation 228 [2/3] (5.74ns)   --->   "%p_Val2_2 = mul nsw i64 %OP1_V, %OP2_V" [ANN/ANN.cpp:40]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 34> : 5.75ns
ST_34 : Operation 229 [1/3] (5.74ns)   --->   "%p_Val2_2 = mul nsw i64 %OP1_V, %OP2_V" [ANN/ANN.cpp:40]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 230 [1/1] (0.00ns)   --->   "%p_Val2_3 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_2, i32 24, i32 55)" [ANN/ANN.cpp:40]
ST_34 : Operation 231 [1/1] (0.00ns)   --->   "%tmp_27 = trunc i64 %p_Val2_2 to i23" [ANN/ANN.cpp:40]

 <State 35> : 3.38ns
ST_35 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node qb_assign_1)   --->   "%qbit_1 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_2, i32 23)" [ANN/ANN.cpp:40]
ST_35 : Operation 233 [1/1] (2.44ns)   --->   "%r_1 = icmp ne i23 %tmp_27, 0" [ANN/ANN.cpp:40]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node qb_assign_1)   --->   "%tmp_28 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_2, i32 24)" [ANN/ANN.cpp:40]
ST_35 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node qb_assign_1)   --->   "%r_i_i = or i1 %tmp_28, %r_1" [ANN/ANN.cpp:40]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 236 [1/1] (0.93ns) (out node of the LUT)   --->   "%qb_assign_1 = and i1 %r_i_i, %qbit_1" [ANN/ANN.cpp:40]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

 <State 36> : 4.37ns
ST_36 : Operation 237 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str12) nounwind" [ANN/ANN.cpp:39]
ST_36 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_7 = zext i1 %qb_assign_1 to i32" [ANN/ANN.cpp:40]
ST_36 : Operation 239 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_19 = add i32 %tmp_7, %p_Val2_3" [ANN/ANN.cpp:41]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 240 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmpCalc_V_1 = add i32 %p_Val2_s, %tmp_19" [ANN/ANN.cpp:41]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 241 [1/1] (0.00ns)   --->   "br label %.preheader" [ANN/ANN.cpp:38]

 <State 37> : 2.32ns
ST_37 : Operation 242 [1/2] (2.32ns)   --->   "%p_Val2_1 = load i32* %outputLayerBias_V_ad, align 4" [ANN/ANN.cpp:43]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1> <RAM>

 <State 38> : 5.10ns
ST_38 : Operation 243 [1/1] (2.55ns)   --->   "%tmpCalc_V_5 = add i32 %p_Val2_1, %p_Val2_s" [ANN/ANN.cpp:43]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 244 [1/1] (2.47ns)   --->   "%tmp_s = icmp sgt i32 %tmpCalc_V_5, 83886080" [ANN/ANN.cpp:44]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 245 [1/1] (2.47ns)   --->   "%tmp_4 = icmp slt i32 %tmpCalc_V_5, -83886080" [ANN/ANN.cpp:48]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 246 [1/1] (0.00ns)   --->   "%tmp_9 = sext i32 %tmpCalc_V_5 to i33" [ANN/ANN.cpp:52]
ST_38 : Operation 247 [1/1] (2.55ns)   --->   "%r_V = add nsw i33 83886080, %tmp_9" [ANN/ANN.cpp:52]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 39> : 5.75ns
ST_39 : Operation 248 [1/1] (0.00ns)   --->   "%OP1_V_2 = zext i33 %r_V to i65" [ANN/ANN.cpp:52]
ST_39 : Operation 249 [3/3] (5.74ns)   --->   "%r_V_5 = mul nsw i65 -1728053248, %OP1_V_2" [ANN/ANN.cpp:52]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 40> : 5.75ns
ST_40 : Operation 250 [2/3] (5.74ns)   --->   "%r_V_5 = mul nsw i65 -1728053248, %OP1_V_2" [ANN/ANN.cpp:52]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 41> : 5.75ns
ST_41 : Operation 251 [1/3] (5.74ns)   --->   "%r_V_5 = mul nsw i65 -1728053248, %OP1_V_2" [ANN/ANN.cpp:52]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 252 [1/1] (0.00ns)   --->   "%ret_V = call i17 @_ssdm_op_PartSelect.i17.i65.i32.i32(i65 %r_V_5, i32 48, i32 64)" [ANN/ANN.cpp:52]
ST_41 : Operation 253 [1/1] (0.00ns)   --->   "%tmp_25 = trunc i65 %r_V_5 to i48" [ANN/ANN.cpp:52]

 <State 42> : 4.21ns
ST_42 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node p_2)   --->   "%tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i65.i32(i65 %r_V_5, i32 64)" [ANN/ANN.cpp:52]
ST_42 : Operation 255 [1/1] (2.83ns)   --->   "%tmp_3 = icmp eq i48 %tmp_25, 0" [ANN/ANN.cpp:52]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 256 [1/1] (2.10ns)   --->   "%ret_V_1 = add i17 1, %ret_V" [ANN/ANN.cpp:52]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node p_2)   --->   "%p_1 = select i1 %tmp_3, i17 %ret_V, i17 %ret_V_1" [ANN/ANN.cpp:52]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 258 [1/1] (1.37ns) (out node of the LUT)   --->   "%p_2 = select i1 %tmp_13, i17 %p_1, i17 %ret_V" [ANN/ANN.cpp:52]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

 <State 43> : 3.25ns
ST_43 : Operation 259 [1/1] (0.00ns)   --->   "%tmp_11 = sext i17 %p_2 to i64" [ANN/ANN.cpp:53]
ST_43 : Operation 260 [1/1] (0.00ns)   --->   "%coeTanSig_V_addr = getelementptr [4096 x i25]* @coeTanSig_V, i64 0, i64 %tmp_11" [ANN/ANN.cpp:53]
ST_43 : Operation 261 [2/2] (3.25ns)   --->   "%layerResult_0_V = load i25* %coeTanSig_V_addr, align 4" [ANN/ANN.cpp:53]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 4096> <ROM>

 <State 44> : 5.76ns
ST_44 : Operation 262 [1/2] (3.25ns)   --->   "%layerResult_0_V = load i25* %coeTanSig_V_addr, align 4" [ANN/ANN.cpp:53]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 4096> <ROM>
ST_44 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node layerResult_V_gep)   --->   "%layerResult_0_V_1_c = sext i25 %layerResult_0_V to i26" [ANN/ANN.cpp:53]
ST_44 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp3)   --->   "%sel_tmp2 = xor i1 %tmp_s, true" [ANN/ANN.cpp:44]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 265 [1/1] (0.93ns) (out node of the LUT)   --->   "%sel_tmp3 = and i1 %tmp_4, %sel_tmp2" [ANN/ANN.cpp:48]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node layerResult_V_gep)   --->   "%sel_tmp4 = select i1 %sel_tmp3, i26 -16777216, i26 16777216" [ANN/ANN.cpp:48]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node layerResult_V_gep)   --->   "%tmp_12 = or i1 %sel_tmp3, %tmp_s" [ANN/ANN.cpp:48]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 268 [1/1] (1.37ns) (out node of the LUT)   --->   "%layerResult_V_gep = select i1 %tmp_12, i26 %sel_tmp4, i26 %layerResult_0_V_1_c" [ANN/ANN.cpp:48]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 269 [1/1] (5.75ns)   --->   "%OUTPUTS_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %OUTPUTS_addr, i32 1)" [ANN/ANN.cpp:59]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 45> : 5.76ns
ST_45 : Operation 270 [1/1] (0.00ns)   --->   "%layerResult_V_gep_ca = sext i26 %layerResult_V_gep to i32" [ANN/ANN.cpp:48]
ST_45 : Operation 271 [1/1] (5.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %OUTPUTS_addr, i32 %layerResult_V_gep_ca, i4 -1)" [ANN/ANN.cpp:59]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 46> : 5.76ns
ST_46 : Operation 272 [5/5] (5.75ns)   --->   "%OUTPUTS_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %OUTPUTS_addr)" [ANN/ANN.cpp:59]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 47> : 5.76ns
ST_47 : Operation 273 [4/5] (5.75ns)   --->   "%OUTPUTS_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %OUTPUTS_addr)" [ANN/ANN.cpp:59]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 48> : 5.76ns
ST_48 : Operation 274 [3/5] (5.75ns)   --->   "%OUTPUTS_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %OUTPUTS_addr)" [ANN/ANN.cpp:59]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 49> : 5.76ns
ST_49 : Operation 275 [2/5] (5.75ns)   --->   "%OUTPUTS_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %OUTPUTS_addr)" [ANN/ANN.cpp:59]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 50> : 5.76ns
ST_50 : Operation 276 [1/5] (5.75ns)   --->   "%OUTPUTS_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %OUTPUTS_addr)" [ANN/ANN.cpp:59]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 277 [1/1] (0.00ns)   --->   "ret void" [ANN/ANN.cpp:60]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ INPUTS]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ OUTPUTS]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ inputs_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layerWeigth_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layerWeigth_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bias_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ outputLayerWeigth_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ outputLayerBias_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ result_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ coeTanSig_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
result_V_read         (read             ) [ 000000000000000000000000000000000000000000000000000]
inputs_V_read         (read             ) [ 000000000000000000000000000000000000000000000000000]
result_V3             (partselect       ) [ 001111111000000000000000000000000000000000000000000]
inputs_V1             (partselect       ) [ 001000000000000000000000000000000000000000000000000]
tmp_1                 (zext             ) [ 000000000000000000000000000000000000000000000000000]
INPUTS_addr           (getelementptr    ) [ 000111111111000000000000000000000000000000000000000]
tmp_8                 (zext             ) [ 000000000000000000000000000000000000000000000000000]
OUTPUTS_addr          (getelementptr    ) [ 000000000111111111111111111111111111111111111111111]
StgValue_65           (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000]
StgValue_66           (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000]
StgValue_67           (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000]
StgValue_68           (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000]
StgValue_69           (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000]
StgValue_70           (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000]
StgValue_71           (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000]
outputLayerBias_V_ad  (getelementptr    ) [ 000000000111111111111111111111111111110000000000000]
StgValue_73           (spectopmodule    ) [ 000000000000000000000000000000000000000000000000000]
empty                 (specmemcore      ) [ 000000000000000000000000000000000000000000000000000]
empty_23              (specmemcore      ) [ 000000000000000000000000000000000000000000000000000]
StgValue_76           (specinterface    ) [ 000000000000000000000000000000000000000000000000000]
StgValue_77           (specinterface    ) [ 000000000000000000000000000000000000000000000000000]
StgValue_78           (specinterface    ) [ 000000000000000000000000000000000000000000000000000]
empty_24              (specmemcore      ) [ 000000000000000000000000000000000000000000000000000]
StgValue_80           (specinterface    ) [ 000000000000000000000000000000000000000000000000000]
empty_25              (specmemcore      ) [ 000000000000000000000000000000000000000000000000000]
StgValue_82           (specinterface    ) [ 000000000000000000000000000000000000000000000000000]
empty_26              (specmemcore      ) [ 000000000000000000000000000000000000000000000000000]
StgValue_84           (specinterface    ) [ 000000000000000000000000000000000000000000000000000]
StgValue_85           (specinterface    ) [ 000000000000000000000000000000000000000000000000000]
StgValue_86           (specinterface    ) [ 000000000000000000000000000000000000000000000000000]
StgValue_87           (specinterface    ) [ 000000000000000000000000000000000000000000000000000]
INPUTS_addr_rd_req    (readreq          ) [ 000000000000000000000000000000000000000000000000000]
StgValue_89           (br               ) [ 000000001111000000000000000000000000000000000000000]
Ainputs_2_V_s         (phi              ) [ 000000000111111111111111111111000000000000000000000]
Ainputs_1_V_s         (phi              ) [ 000000000111111111111111111111000000000000000000000]
Ainputs_2_V_4         (phi              ) [ 000000000111111111111111111111000000000000000000000]
indvar                (phi              ) [ 000000000100000000000000000000000000000000000000000]
exitcond3             (icmp             ) [ 000000000111000000000000000000000000000000000000000]
indvar_next           (add              ) [ 000000001111000000000000000000000000000000000000000]
StgValue_96           (br               ) [ 000000000000000000000000000000000000000000000000000]
sel_tmp               (icmp             ) [ 000000000111000000000000000000000000000000000000000]
sel_tmp7              (icmp             ) [ 000000000111000000000000000000000000000000000000000]
Ainputs_2_V_7         (read             ) [ 000000000101000000000000000000000000000000000000000]
empty_27              (speclooptripcount) [ 000000000000000000000000000000000000000000000000000]
burstread_rbegin      (specregionbegin  ) [ 000000000000000000000000000000000000000000000000000]
empty_28              (specpipeline     ) [ 000000000000000000000000000000000000000000000000000]
StgValue_103          (specloopname     ) [ 000000000000000000000000000000000000000000000000000]
Ainputs_2_V           (select           ) [ 000000000000000000000000000000000000000000000000000]
Ainputs_2_V_1         (select           ) [ 000000001111000000000000000000000000000000000000000]
Ainputs_2_V_2         (select           ) [ 000000000000000000000000000000000000000000000000000]
Ainputs_2_V_3         (select           ) [ 000000001111000000000000000000000000000000000000000]
Ainputs_2_V_5         (select           ) [ 000000001111000000000000000000000000000000000000000]
burstread_rend        (specregionend    ) [ 000000000000000000000000000000000000000000000000000]
StgValue_110          (br               ) [ 000000001111000000000000000000000000000000000000000]
StgValue_111          (br               ) [ 000000000000111111111111111111000000000000000000000]
layerResult_2_V       (phi              ) [ 000000000000011111111111111111111111100000000000000]
layerResult_1_V       (phi              ) [ 000000000000011111111111111111111111100000000000000]
layerResult_2_V_10    (phi              ) [ 000000000000011111111111111111111111100000000000000]
neuronIndex           (phi              ) [ 000000000000011111111111111111000000000000000000000]
exitcond1             (icmp             ) [ 000000000000011111111111111111000000000000000000000]
empty_29              (speclooptripcount) [ 000000000000000000000000000000000000000000000000000]
neuronIndex_1         (add              ) [ 000000000000111111111111111111000000000000000000000]
StgValue_119          (br               ) [ 000000000000000000000000000000000000000000000000000]
StgValue_120          (specloopname     ) [ 000000000000000000000000000000000000000000000000000]
tmp_2                 (specregionbegin  ) [ 000000000000001111111111111111000000000000000000000]
tmp                   (zext             ) [ 000000000000000000000000000000000000000000000000000]
tmp_cast              (zext             ) [ 000000000000001111111000000000000000000000000000000]
bias_V_addr           (getelementptr    ) [ 000000000000001111111100000000000000000000000000000]
StgValue_125          (br               ) [ 000000000000011111111111111111000000000000000000000]
StgValue_126          (br               ) [ 000000000000011111111111111111111111100000000000000]
p_Val2_5              (phi              ) [ 000000000000001111111110000000000000000000000000000]
i                     (phi              ) [ 000000000000001000000000000000000000000000000000000]
exitcond2             (icmp             ) [ 000000000000011111111111111111000000000000000000000]
empty_30              (speclooptripcount) [ 000000000000000000000000000000000000000000000000000]
i_2                   (add              ) [ 000000000000011111111111111111000000000000000000000]
StgValue_132          (br               ) [ 000000000000000000000000000000000000000000000000000]
tmp_31                (trunc            ) [ 000000000000000000000000000000000000000000000000000]
newIndex1_cast        (zext             ) [ 000000000000000000000000000000000000000000000000000]
tmp_22                (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000]
tmp_23                (zext             ) [ 000000000000000000000000000000000000000000000000000]
layerWeigth_0_V_add   (getelementptr    ) [ 000000000000000100000000000000000000000000000000000]
tmp_24                (add              ) [ 000000000000000000000000000000000000000000000000000]
tmp_24_cast           (zext             ) [ 000000000000000000000000000000000000000000000000000]
layerWeigth_1_V_add   (getelementptr    ) [ 000000000000000100000000000000000000000000000000000]
tmp_32                (bitselect        ) [ 000000000000000100000000000000000000000000000000000]
tmp_20                (mux              ) [ 000000000000000110000000000000000000000000000000000]
layerWeigth_0_V_loa   (load             ) [ 000000000000000000000000000000000000000000000000000]
layerWeigth_1_V_loa   (load             ) [ 000000000000000000000000000000000000000000000000000]
layerWeigth_V_load_p  (select           ) [ 000000000000000010000000000000000000000000000000000]
OP1_V_1               (sext             ) [ 000000000000000001100000000000000000000000000000000]
OP2_V_1               (sext             ) [ 000000000000000001100000000000000000000000000000000]
p_Val2_8              (mul              ) [ 000000000000000000010000000000000000000000000000000]
p_Val2_9              (partselect       ) [ 000000000000000000011000000000000000000000000000000]
tmp_34                (trunc            ) [ 000000000000000000010000000000000000000000000000000]
qbit                  (bitselect        ) [ 000000000000000000000000000000000000000000000000000]
r                     (icmp             ) [ 000000000000000000000000000000000000000000000000000]
tmp_35                (bitselect        ) [ 000000000000000000000000000000000000000000000000000]
r_i_i1                (or               ) [ 000000000000000000000000000000000000000000000000000]
qb_assign_3           (and              ) [ 000000000000000000001000000000000000000000000000000]
StgValue_161          (specloopname     ) [ 000000000000000000000000000000000000000000000000000]
tmp_16                (zext             ) [ 000000000000000000000000000000000000000000000000000]
tmp_21                (add              ) [ 000000000000000000000000000000000000000000000000000]
tmpCalc_V             (add              ) [ 000000000000011111111111111111000000000000000000000]
StgValue_165          (br               ) [ 000000000000011111111111111111000000000000000000000]
p_Val2_7              (load             ) [ 000000000000000000000010000000000000000000000000000]
tmpCalc_V_4           (add              ) [ 000000000000000000000000000000000000000000000000000]
tmp_5                 (icmp             ) [ 000000000000000000000001111111000000000000000000000]
tmp_10                (icmp             ) [ 000000000000000000000001111111000000000000000000000]
tmp_14                (sext             ) [ 000000000000000000000000000000000000000000000000000]
r_V_1                 (add              ) [ 000000000000000000000001000000000000000000000000000]
OP1_V_3               (zext             ) [ 000000000000000000000000110000000000000000000000000]
r_V_4                 (mul              ) [ 000000000000000000000000001000000000000000000000000]
ret_V_2               (partselect       ) [ 000000000000000000000000001000000000000000000000000]
tmp_30                (trunc            ) [ 000000000000000000000000001000000000000000000000000]
tmp_29                (bitselect        ) [ 000000000000000000000000000000000000000000000000000]
tmp_17                (icmp             ) [ 000000000000000000000000000000000000000000000000000]
ret_V_3               (add              ) [ 000000000000000000000000000000000000000000000000000]
p_s                   (select           ) [ 000000000000000000000000000000000000000000000000000]
p_3                   (select           ) [ 000000000000000000000000000100000000000000000000000]
tmp_18                (sext             ) [ 000000000000000000000000000000000000000000000000000]
coeTanSig_V_addr_1    (getelementptr    ) [ 000000000000000000000000000010000000000000000000000]
layerResult_2_V_12    (load             ) [ 000000000000000000000000000001000000000000000000000]
sel_tmp5              (icmp             ) [ 000000000000000000000000000000000000000000000000000]
sel_tmp6              (select           ) [ 000000000000000000000000000000000000000000000000000]
sel_tmp8              (icmp             ) [ 000000000000000000000000000000000000000000000000000]
layerResult_2_V_1     (select           ) [ 000000000000000000000000000000000000000000000000000]
sel_tmp9              (select           ) [ 000000000000000000000000000000000000000000000000000]
layerResult_1_V_1     (select           ) [ 000000000000000000000000000000000000000000000000000]
layerResult_0_V_s     (select           ) [ 000000000000000000000000000000000000000000000000000]
layerResult_0_V_3_c   (sext             ) [ 000000000000000000000000000000000000000000000000000]
sel_tmp1              (select           ) [ 000000000000000000000000000000000000000000000000000]
layerResult_2_V_2     (select           ) [ 000000000000000000000000000000000000000000000000000]
sel_tmp10             (select           ) [ 000000000000000000000000000000000000000000000000000]
layerResult_1_V_2     (select           ) [ 000000000000000000000000000000000000000000000000000]
layerResult_0_V_2     (select           ) [ 000000000000000000000000000000000000000000000000000]
layerResult_2_V_7     (select           ) [ 000000000000000000000000000000000000000000000000000]
layerResult_2_V_3     (select           ) [ 000000000000000000000000000000000000000000000000000]
layerResult_2_V_8     (select           ) [ 000000000000000000000000000000000000000000000000000]
layerResult_2_V_9     (select           ) [ 000000000000000000000000000000000000000000000000000]
layerResult_2_V_11    (select           ) [ 000000000000000000000000000000000000000000000000000]
layerResult_2_V_4     (select           ) [ 000000000000000000000000000000000000000000000000000]
layerResult_1_V_4     (select           ) [ 000000000000000000000000000000000000000000000000000]
layerResult_0_V_4     (select           ) [ 000000000000000000000000000000000000000000000000000]
layerResult_2_V_5     (select           ) [ 000000000000111111111111111111000000000000000000000]
layerResult_1_V_5     (select           ) [ 000000000000111111111111111111000000000000000000000]
layerResult_0_V_5     (select           ) [ 000000000000111111111111111111000000000000000000000]
empty_31              (specregionend    ) [ 000000000000000000000000000000000000000000000000000]
StgValue_212          (br               ) [ 000000000000111111111111111111000000000000000000000]
p_Val2_s              (phi              ) [ 000000000000000000000000000000111111111000000000000]
i2                    (phi              ) [ 000000000000000000000000000000110000000000000000000]
exitcond              (icmp             ) [ 000000000000000000000000000000111111100000000000000]
empty_32              (speclooptripcount) [ 000000000000000000000000000000000000000000000000000]
i_1                   (add              ) [ 000000000000010000000000000000111111100000000000000]
StgValue_218          (br               ) [ 000000000000000000000000000000000000000000000000000]
tmp_6                 (zext             ) [ 000000000000000000000000000000000000000000000000000]
outputLayerWeigth_V_s (getelementptr    ) [ 000000000000000000000000000000010000000000000000000]
outputLayerWeigth_V_1 (load             ) [ 000000000000000000000000000000001000000000000000000]
tmp_15                (mux              ) [ 000000000000000000000000000000001000000000000000000]
OP1_V                 (sext             ) [ 000000000000000000000000000000000110000000000000000]
OP2_V                 (sext             ) [ 000000000000000000000000000000000110000000000000000]
p_Val2_2              (mul              ) [ 000000000000000000000000000000000001000000000000000]
p_Val2_3              (partselect       ) [ 000000000000000000000000000000000001100000000000000]
tmp_27                (trunc            ) [ 000000000000000000000000000000000001000000000000000]
qbit_1                (bitselect        ) [ 000000000000000000000000000000000000000000000000000]
r_1                   (icmp             ) [ 000000000000000000000000000000000000000000000000000]
tmp_28                (bitselect        ) [ 000000000000000000000000000000000000000000000000000]
r_i_i                 (or               ) [ 000000000000000000000000000000000000000000000000000]
qb_assign_1           (and              ) [ 000000000000000000000000000000000000100000000000000]
StgValue_237          (specloopname     ) [ 000000000000000000000000000000000000000000000000000]
tmp_7                 (zext             ) [ 000000000000000000000000000000000000000000000000000]
tmp_19                (add              ) [ 000000000000000000000000000000000000000000000000000]
tmpCalc_V_1           (add              ) [ 000000000000010000000000000000111111100000000000000]
StgValue_241          (br               ) [ 000000000000010000000000000000111111100000000000000]
p_Val2_1              (load             ) [ 000000000000000000000000000000000000001000000000000]
tmpCalc_V_5           (add              ) [ 000000000000000000000000000000000000000000000000000]
tmp_s                 (icmp             ) [ 000000000000000000000000000000000000000111111000000]
tmp_4                 (icmp             ) [ 000000000000000000000000000000000000000111111000000]
tmp_9                 (sext             ) [ 000000000000000000000000000000000000000000000000000]
r_V                   (add              ) [ 000000000000000000000000000000000000000100000000000]
OP1_V_2               (zext             ) [ 000000000000000000000000000000000000000011000000000]
r_V_5                 (mul              ) [ 000000000000000000000000000000000000000000100000000]
ret_V                 (partselect       ) [ 000000000000000000000000000000000000000000100000000]
tmp_25                (trunc            ) [ 000000000000000000000000000000000000000000100000000]
tmp_13                (bitselect        ) [ 000000000000000000000000000000000000000000000000000]
tmp_3                 (icmp             ) [ 000000000000000000000000000000000000000000000000000]
ret_V_1               (add              ) [ 000000000000000000000000000000000000000000000000000]
p_1                   (select           ) [ 000000000000000000000000000000000000000000000000000]
p_2                   (select           ) [ 000000000000000000000000000000000000000000010000000]
tmp_11                (sext             ) [ 000000000000000000000000000000000000000000000000000]
coeTanSig_V_addr      (getelementptr    ) [ 000000000000000000000000000000000000000000001000000]
layerResult_0_V       (load             ) [ 000000000000000000000000000000000000000000000000000]
layerResult_0_V_1_c   (sext             ) [ 000000000000000000000000000000000000000000000000000]
sel_tmp2              (xor              ) [ 000000000000000000000000000000000000000000000000000]
sel_tmp3              (and              ) [ 000000000000000000000000000000000000000000000000000]
sel_tmp4              (select           ) [ 000000000000000000000000000000000000000000000000000]
tmp_12                (or               ) [ 000000000000000000000000000000000000000000000000000]
layerResult_V_gep     (select           ) [ 000000000000000000000000000000000000000000000100000]
OUTPUTS_addr_req      (writereq         ) [ 000000000000000000000000000000000000000000000000000]
layerResult_V_gep_ca  (sext             ) [ 000000000000000000000000000000000000000000000000000]
StgValue_271          (write            ) [ 000000000000000000000000000000000000000000000000000]
OUTPUTS_addr_resp     (writeresp        ) [ 000000000000000000000000000000000000000000000000000]
StgValue_277          (ret              ) [ 000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="INPUTS">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUTS"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="OUTPUTS">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUTS"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="inputs_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputs_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="layerWeigth_0_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layerWeigth_0_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="layerWeigth_1_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layerWeigth_1_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="bias_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="outputLayerWeigth_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputLayerWeigth_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="outputLayerBias_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputLayerBias_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="result_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="coeTanSig_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coeTanSig_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="TOPANN_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RAM_1P_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str14"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode1"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle2"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str17"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str16"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="burstread_OC_region_s"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_OC_Ainputs_OC"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i2.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i32.i2"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i17.i65.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i65.i32"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="174" class="1004" name="result_V_read_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="result_V_read/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="inputs_V_read_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inputs_V_read/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_readreq_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="0"/>
<pin id="189" dir="0" index="2" bw="3" slack="0"/>
<pin id="190" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="INPUTS_addr_rd_req/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="Ainputs_2_V_7_read_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="0" index="1" bw="32" slack="8"/>
<pin id="196" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Ainputs_2_V_7/10 "/>
</bind>
</comp>

<comp id="198" class="1004" name="grp_writeresp_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="12"/>
<pin id="201" dir="0" index="2" bw="1" slack="0"/>
<pin id="202" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="OUTPUTS_addr_req/44 OUTPUTS_addr_resp/46 "/>
</bind>
</comp>

<comp id="205" class="1004" name="StgValue_271_write_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="0" slack="0"/>
<pin id="207" dir="0" index="1" bw="32" slack="13"/>
<pin id="208" dir="0" index="2" bw="26" slack="0"/>
<pin id="209" dir="0" index="3" bw="1" slack="0"/>
<pin id="210" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_271/45 "/>
</bind>
</comp>

<comp id="214" class="1004" name="outputLayerBias_V_ad_gep_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="0" index="2" bw="1" slack="0"/>
<pin id="218" dir="1" index="3" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outputLayerBias_V_ad/8 "/>
</bind>
</comp>

<comp id="222" class="1004" name="bias_V_addr_gep_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="0" index="2" bw="2" slack="0"/>
<pin id="226" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_V_addr/13 "/>
</bind>
</comp>

<comp id="229" class="1004" name="layerWeigth_0_V_add_gep_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="0" index="2" bw="3" slack="0"/>
<pin id="233" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layerWeigth_0_V_add/14 "/>
</bind>
</comp>

<comp id="236" class="1004" name="layerWeigth_1_V_add_gep_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="0" index="2" bw="3" slack="0"/>
<pin id="240" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layerWeigth_1_V_add/14 "/>
</bind>
</comp>

<comp id="243" class="1004" name="grp_access_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="3" slack="0"/>
<pin id="245" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="246" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layerWeigth_0_V_loa/14 "/>
</bind>
</comp>

<comp id="248" class="1004" name="grp_access_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="2" slack="0"/>
<pin id="250" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="251" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layerWeigth_1_V_loa/14 "/>
</bind>
</comp>

<comp id="253" class="1004" name="grp_access_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="2" slack="1"/>
<pin id="255" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="256" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_7/14 "/>
</bind>
</comp>

<comp id="257" class="1004" name="coeTanSig_V_addr_1_gep_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="25" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="0" index="2" bw="17" slack="0"/>
<pin id="261" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coeTanSig_V_addr_1/27 "/>
</bind>
</comp>

<comp id="264" class="1004" name="grp_access_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="12" slack="0"/>
<pin id="266" dir="0" index="1" bw="25" slack="2147483647"/>
<pin id="267" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layerResult_2_V_12/27 layerResult_0_V/43 "/>
</bind>
</comp>

<comp id="269" class="1004" name="outputLayerWeigth_V_s_gep_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="0" index="2" bw="2" slack="0"/>
<pin id="273" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outputLayerWeigth_V_s/30 "/>
</bind>
</comp>

<comp id="276" class="1004" name="grp_access_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="2" slack="0"/>
<pin id="278" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="279" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="outputLayerWeigth_V_1/30 "/>
</bind>
</comp>

<comp id="281" class="1004" name="grp_access_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="4"/>
<pin id="283" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="284" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_1/30 "/>
</bind>
</comp>

<comp id="285" class="1004" name="coeTanSig_V_addr_gep_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="25" slack="0"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="0" index="2" bw="17" slack="0"/>
<pin id="289" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coeTanSig_V_addr/43 "/>
</bind>
</comp>

<comp id="293" class="1005" name="Ainputs_2_V_s_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="1"/>
<pin id="295" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Ainputs_2_V_s (phireg) "/>
</bind>
</comp>

<comp id="297" class="1004" name="Ainputs_2_V_s_phi_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="1"/>
<pin id="299" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="300" dir="0" index="2" bw="32" slack="1"/>
<pin id="301" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="302" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="Ainputs_2_V_s/9 "/>
</bind>
</comp>

<comp id="305" class="1005" name="Ainputs_1_V_s_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="1"/>
<pin id="307" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Ainputs_1_V_s (phireg) "/>
</bind>
</comp>

<comp id="309" class="1004" name="Ainputs_1_V_s_phi_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="1"/>
<pin id="311" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="312" dir="0" index="2" bw="32" slack="1"/>
<pin id="313" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="314" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="Ainputs_1_V_s/9 "/>
</bind>
</comp>

<comp id="317" class="1005" name="Ainputs_2_V_4_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="1"/>
<pin id="319" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Ainputs_2_V_4 (phireg) "/>
</bind>
</comp>

<comp id="321" class="1004" name="Ainputs_2_V_4_phi_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="1"/>
<pin id="323" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="324" dir="0" index="2" bw="32" slack="1"/>
<pin id="325" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="326" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="Ainputs_2_V_4/9 "/>
</bind>
</comp>

<comp id="329" class="1005" name="indvar_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="2" slack="1"/>
<pin id="331" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="indvar (phireg) "/>
</bind>
</comp>

<comp id="333" class="1004" name="indvar_phi_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="1"/>
<pin id="335" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="336" dir="0" index="2" bw="2" slack="0"/>
<pin id="337" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="338" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar/9 "/>
</bind>
</comp>

<comp id="340" class="1005" name="layerResult_2_V_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="1"/>
<pin id="342" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="layerResult_2_V (phireg) "/>
</bind>
</comp>

<comp id="344" class="1004" name="layerResult_2_V_phi_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="1"/>
<pin id="346" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="347" dir="0" index="2" bw="1" slack="1"/>
<pin id="348" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="349" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="layerResult_2_V/13 "/>
</bind>
</comp>

<comp id="352" class="1005" name="layerResult_1_V_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="1"/>
<pin id="354" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="layerResult_1_V (phireg) "/>
</bind>
</comp>

<comp id="356" class="1004" name="layerResult_1_V_phi_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="1"/>
<pin id="358" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="359" dir="0" index="2" bw="1" slack="1"/>
<pin id="360" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="361" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="layerResult_1_V/13 "/>
</bind>
</comp>

<comp id="364" class="1005" name="layerResult_2_V_10_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="1"/>
<pin id="366" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="layerResult_2_V_10 (phireg) "/>
</bind>
</comp>

<comp id="368" class="1004" name="layerResult_2_V_10_phi_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="1"/>
<pin id="370" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="371" dir="0" index="2" bw="1" slack="1"/>
<pin id="372" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="373" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="layerResult_2_V_10/13 "/>
</bind>
</comp>

<comp id="376" class="1005" name="neuronIndex_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="2" slack="1"/>
<pin id="378" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="neuronIndex (phireg) "/>
</bind>
</comp>

<comp id="380" class="1004" name="neuronIndex_phi_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="2" slack="0"/>
<pin id="382" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="383" dir="0" index="2" bw="1" slack="1"/>
<pin id="384" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="385" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="neuronIndex/13 "/>
</bind>
</comp>

<comp id="388" class="1005" name="p_Val2_5_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="1"/>
<pin id="390" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_5 (phireg) "/>
</bind>
</comp>

<comp id="392" class="1004" name="p_Val2_5_phi_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="1"/>
<pin id="394" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="395" dir="0" index="2" bw="32" slack="1"/>
<pin id="396" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="397" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_5/14 "/>
</bind>
</comp>

<comp id="400" class="1005" name="i_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="2" slack="1"/>
<pin id="402" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="404" class="1004" name="i_phi_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="1"/>
<pin id="406" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="407" dir="0" index="2" bw="2" slack="0"/>
<pin id="408" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="409" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/14 "/>
</bind>
</comp>

<comp id="411" class="1005" name="p_Val2_s_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="32" slack="1"/>
<pin id="413" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="415" class="1004" name="p_Val2_s_phi_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="1"/>
<pin id="417" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="418" dir="0" index="2" bw="1" slack="1"/>
<pin id="419" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="420" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/30 "/>
</bind>
</comp>

<comp id="423" class="1005" name="i2_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="2" slack="1"/>
<pin id="425" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i2 (phireg) "/>
</bind>
</comp>

<comp id="427" class="1004" name="i2_phi_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="2" slack="0"/>
<pin id="429" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="430" dir="0" index="2" bw="1" slack="1"/>
<pin id="431" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="432" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i2/30 "/>
</bind>
</comp>

<comp id="435" class="1004" name="result_V3_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="30" slack="0"/>
<pin id="437" dir="0" index="1" bw="32" slack="0"/>
<pin id="438" dir="0" index="2" bw="3" slack="0"/>
<pin id="439" dir="0" index="3" bw="6" slack="0"/>
<pin id="440" dir="1" index="4" bw="30" slack="7"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="result_V3/1 "/>
</bind>
</comp>

<comp id="445" class="1004" name="inputs_V1_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="30" slack="0"/>
<pin id="447" dir="0" index="1" bw="32" slack="0"/>
<pin id="448" dir="0" index="2" bw="3" slack="0"/>
<pin id="449" dir="0" index="3" bw="6" slack="0"/>
<pin id="450" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="inputs_V1/1 "/>
</bind>
</comp>

<comp id="455" class="1004" name="tmp_1_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="30" slack="1"/>
<pin id="457" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="458" class="1004" name="INPUTS_addr_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="32" slack="0"/>
<pin id="460" dir="0" index="1" bw="32" slack="0"/>
<pin id="461" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="INPUTS_addr/2 "/>
</bind>
</comp>

<comp id="465" class="1004" name="tmp_8_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="30" slack="7"/>
<pin id="467" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8/8 "/>
</bind>
</comp>

<comp id="468" class="1004" name="OUTPUTS_addr_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="32" slack="0"/>
<pin id="470" dir="0" index="1" bw="32" slack="0"/>
<pin id="471" dir="1" index="2" bw="32" slack="12"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUTPUTS_addr/8 "/>
</bind>
</comp>

<comp id="474" class="1004" name="exitcond3_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="2" slack="0"/>
<pin id="476" dir="0" index="1" bw="2" slack="0"/>
<pin id="477" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/9 "/>
</bind>
</comp>

<comp id="480" class="1004" name="indvar_next_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="2" slack="0"/>
<pin id="482" dir="0" index="1" bw="1" slack="0"/>
<pin id="483" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_next/9 "/>
</bind>
</comp>

<comp id="486" class="1004" name="sel_tmp_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="2" slack="0"/>
<pin id="488" dir="0" index="1" bw="2" slack="0"/>
<pin id="489" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp/9 "/>
</bind>
</comp>

<comp id="492" class="1004" name="sel_tmp7_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="2" slack="0"/>
<pin id="494" dir="0" index="1" bw="2" slack="0"/>
<pin id="495" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp7/9 "/>
</bind>
</comp>

<comp id="498" class="1004" name="Ainputs_2_V_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="1" slack="2"/>
<pin id="500" dir="0" index="1" bw="32" slack="2"/>
<pin id="501" dir="0" index="2" bw="32" slack="1"/>
<pin id="502" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="Ainputs_2_V/11 "/>
</bind>
</comp>

<comp id="504" class="1004" name="Ainputs_2_V_1_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="1" slack="2"/>
<pin id="506" dir="0" index="1" bw="32" slack="2"/>
<pin id="507" dir="0" index="2" bw="32" slack="0"/>
<pin id="508" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="Ainputs_2_V_1/11 "/>
</bind>
</comp>

<comp id="511" class="1004" name="Ainputs_2_V_2_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="1" slack="2"/>
<pin id="513" dir="0" index="1" bw="32" slack="1"/>
<pin id="514" dir="0" index="2" bw="32" slack="2"/>
<pin id="515" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="Ainputs_2_V_2/11 "/>
</bind>
</comp>

<comp id="517" class="1004" name="Ainputs_2_V_3_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="1" slack="2"/>
<pin id="519" dir="0" index="1" bw="32" slack="2"/>
<pin id="520" dir="0" index="2" bw="32" slack="0"/>
<pin id="521" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="Ainputs_2_V_3/11 "/>
</bind>
</comp>

<comp id="524" class="1004" name="Ainputs_2_V_5_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="2"/>
<pin id="526" dir="0" index="1" bw="32" slack="1"/>
<pin id="527" dir="0" index="2" bw="32" slack="2"/>
<pin id="528" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="Ainputs_2_V_5/11 "/>
</bind>
</comp>

<comp id="530" class="1004" name="exitcond1_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="2" slack="0"/>
<pin id="532" dir="0" index="1" bw="2" slack="0"/>
<pin id="533" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/13 "/>
</bind>
</comp>

<comp id="536" class="1004" name="neuronIndex_1_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="2" slack="0"/>
<pin id="538" dir="0" index="1" bw="1" slack="0"/>
<pin id="539" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="neuronIndex_1/13 "/>
</bind>
</comp>

<comp id="542" class="1004" name="tmp_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="2" slack="0"/>
<pin id="544" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/13 "/>
</bind>
</comp>

<comp id="547" class="1004" name="tmp_cast_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="2" slack="0"/>
<pin id="549" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/13 "/>
</bind>
</comp>

<comp id="551" class="1004" name="exitcond2_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="2" slack="0"/>
<pin id="553" dir="0" index="1" bw="2" slack="0"/>
<pin id="554" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/14 "/>
</bind>
</comp>

<comp id="557" class="1004" name="i_2_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="2" slack="0"/>
<pin id="559" dir="0" index="1" bw="1" slack="0"/>
<pin id="560" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/14 "/>
</bind>
</comp>

<comp id="563" class="1004" name="tmp_31_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="2" slack="0"/>
<pin id="565" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_31/14 "/>
</bind>
</comp>

<comp id="567" class="1004" name="newIndex1_cast_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="1" slack="0"/>
<pin id="569" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="newIndex1_cast/14 "/>
</bind>
</comp>

<comp id="571" class="1004" name="tmp_22_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="3" slack="0"/>
<pin id="573" dir="0" index="1" bw="2" slack="1"/>
<pin id="574" dir="0" index="2" bw="1" slack="0"/>
<pin id="575" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_22/14 "/>
</bind>
</comp>

<comp id="579" class="1004" name="tmp_23_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="3" slack="0"/>
<pin id="581" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_23/14 "/>
</bind>
</comp>

<comp id="584" class="1004" name="tmp_24_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="2" slack="1"/>
<pin id="586" dir="0" index="1" bw="1" slack="0"/>
<pin id="587" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_24/14 "/>
</bind>
</comp>

<comp id="589" class="1004" name="tmp_24_cast_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="3" slack="0"/>
<pin id="591" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_24_cast/14 "/>
</bind>
</comp>

<comp id="594" class="1004" name="tmp_32_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="1" slack="0"/>
<pin id="596" dir="0" index="1" bw="2" slack="0"/>
<pin id="597" dir="0" index="2" bw="1" slack="0"/>
<pin id="598" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_32/14 "/>
</bind>
</comp>

<comp id="602" class="1004" name="tmp_20_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="32" slack="0"/>
<pin id="604" dir="0" index="1" bw="32" slack="3"/>
<pin id="605" dir="0" index="2" bw="32" slack="3"/>
<pin id="606" dir="0" index="3" bw="32" slack="3"/>
<pin id="607" dir="0" index="4" bw="2" slack="0"/>
<pin id="608" dir="1" index="5" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_20/14 "/>
</bind>
</comp>

<comp id="614" class="1004" name="layerWeigth_V_load_p_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="1" slack="1"/>
<pin id="616" dir="0" index="1" bw="32" slack="0"/>
<pin id="617" dir="0" index="2" bw="32" slack="0"/>
<pin id="618" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="layerWeigth_V_load_p/15 "/>
</bind>
</comp>

<comp id="621" class="1004" name="OP1_V_1_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="32" slack="1"/>
<pin id="623" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_1/16 "/>
</bind>
</comp>

<comp id="624" class="1004" name="OP2_V_1_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="32" slack="2"/>
<pin id="626" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_1/16 "/>
</bind>
</comp>

<comp id="627" class="1004" name="grp_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="32" slack="0"/>
<pin id="629" dir="0" index="1" bw="32" slack="0"/>
<pin id="630" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_8/16 "/>
</bind>
</comp>

<comp id="633" class="1004" name="p_Val2_9_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="32" slack="0"/>
<pin id="635" dir="0" index="1" bw="64" slack="0"/>
<pin id="636" dir="0" index="2" bw="6" slack="0"/>
<pin id="637" dir="0" index="3" bw="7" slack="0"/>
<pin id="638" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_9/18 "/>
</bind>
</comp>

<comp id="643" class="1004" name="tmp_34_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="64" slack="0"/>
<pin id="645" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_34/18 "/>
</bind>
</comp>

<comp id="647" class="1004" name="qbit_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="1" slack="0"/>
<pin id="649" dir="0" index="1" bw="64" slack="1"/>
<pin id="650" dir="0" index="2" bw="6" slack="0"/>
<pin id="651" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="qbit/19 "/>
</bind>
</comp>

<comp id="654" class="1004" name="r_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="23" slack="1"/>
<pin id="656" dir="0" index="1" bw="23" slack="0"/>
<pin id="657" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="r/19 "/>
</bind>
</comp>

<comp id="659" class="1004" name="tmp_35_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="1" slack="0"/>
<pin id="661" dir="0" index="1" bw="64" slack="1"/>
<pin id="662" dir="0" index="2" bw="6" slack="0"/>
<pin id="663" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_35/19 "/>
</bind>
</comp>

<comp id="666" class="1004" name="r_i_i1_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="1" slack="0"/>
<pin id="668" dir="0" index="1" bw="1" slack="0"/>
<pin id="669" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="r_i_i1/19 "/>
</bind>
</comp>

<comp id="672" class="1004" name="qb_assign_3_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="1" slack="0"/>
<pin id="674" dir="0" index="1" bw="1" slack="0"/>
<pin id="675" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign_3/19 "/>
</bind>
</comp>

<comp id="678" class="1004" name="tmp_16_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="1" slack="1"/>
<pin id="680" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_16/20 "/>
</bind>
</comp>

<comp id="681" class="1004" name="tmp_21_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="32" slack="2"/>
<pin id="683" dir="0" index="1" bw="1" slack="0"/>
<pin id="684" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_21/20 "/>
</bind>
</comp>

<comp id="686" class="1004" name="tmpCalc_V_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="32" slack="0"/>
<pin id="688" dir="0" index="1" bw="32" slack="6"/>
<pin id="689" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmpCalc_V/20 "/>
</bind>
</comp>

<comp id="692" class="1004" name="tmpCalc_V_4_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="32" slack="2"/>
<pin id="694" dir="0" index="1" bw="32" slack="1"/>
<pin id="695" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmpCalc_V_4/22 "/>
</bind>
</comp>

<comp id="697" class="1004" name="tmp_5_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="32" slack="0"/>
<pin id="699" dir="0" index="1" bw="32" slack="0"/>
<pin id="700" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/22 "/>
</bind>
</comp>

<comp id="703" class="1004" name="tmp_10_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="32" slack="0"/>
<pin id="705" dir="0" index="1" bw="32" slack="0"/>
<pin id="706" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_10/22 "/>
</bind>
</comp>

<comp id="709" class="1004" name="tmp_14_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="32" slack="0"/>
<pin id="711" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_14/22 "/>
</bind>
</comp>

<comp id="713" class="1004" name="r_V_1_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="28" slack="0"/>
<pin id="715" dir="0" index="1" bw="32" slack="0"/>
<pin id="716" dir="1" index="2" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_1/22 "/>
</bind>
</comp>

<comp id="719" class="1004" name="OP1_V_3_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="33" slack="1"/>
<pin id="721" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_3/23 "/>
</bind>
</comp>

<comp id="722" class="1004" name="grp_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="32" slack="0"/>
<pin id="724" dir="0" index="1" bw="33" slack="0"/>
<pin id="725" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_4/23 "/>
</bind>
</comp>

<comp id="728" class="1004" name="ret_V_2_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="17" slack="0"/>
<pin id="730" dir="0" index="1" bw="65" slack="0"/>
<pin id="731" dir="0" index="2" bw="7" slack="0"/>
<pin id="732" dir="0" index="3" bw="8" slack="0"/>
<pin id="733" dir="1" index="4" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ret_V_2/25 "/>
</bind>
</comp>

<comp id="738" class="1004" name="tmp_30_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="65" slack="0"/>
<pin id="740" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_30/25 "/>
</bind>
</comp>

<comp id="742" class="1004" name="tmp_29_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="1" slack="0"/>
<pin id="744" dir="0" index="1" bw="65" slack="1"/>
<pin id="745" dir="0" index="2" bw="8" slack="0"/>
<pin id="746" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_29/26 "/>
</bind>
</comp>

<comp id="749" class="1004" name="tmp_17_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="48" slack="1"/>
<pin id="751" dir="0" index="1" bw="48" slack="0"/>
<pin id="752" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_17/26 "/>
</bind>
</comp>

<comp id="754" class="1004" name="ret_V_3_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="1" slack="0"/>
<pin id="756" dir="0" index="1" bw="17" slack="1"/>
<pin id="757" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_3/26 "/>
</bind>
</comp>

<comp id="759" class="1004" name="p_s_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="1" slack="0"/>
<pin id="761" dir="0" index="1" bw="17" slack="1"/>
<pin id="762" dir="0" index="2" bw="17" slack="0"/>
<pin id="763" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_s/26 "/>
</bind>
</comp>

<comp id="766" class="1004" name="p_3_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="1" slack="0"/>
<pin id="768" dir="0" index="1" bw="17" slack="0"/>
<pin id="769" dir="0" index="2" bw="17" slack="1"/>
<pin id="770" dir="1" index="3" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_3/26 "/>
</bind>
</comp>

<comp id="773" class="1004" name="tmp_18_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="17" slack="1"/>
<pin id="775" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_18/27 "/>
</bind>
</comp>

<comp id="777" class="1004" name="sel_tmp5_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="2" slack="10"/>
<pin id="779" dir="0" index="1" bw="2" slack="0"/>
<pin id="780" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp5/29 "/>
</bind>
</comp>

<comp id="783" class="1004" name="sel_tmp6_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="1" slack="0"/>
<pin id="785" dir="0" index="1" bw="32" slack="10"/>
<pin id="786" dir="0" index="2" bw="32" slack="0"/>
<pin id="787" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp6/29 "/>
</bind>
</comp>

<comp id="791" class="1004" name="sel_tmp8_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="2" slack="10"/>
<pin id="793" dir="0" index="1" bw="2" slack="0"/>
<pin id="794" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp8/29 "/>
</bind>
</comp>

<comp id="797" class="1004" name="layerResult_2_V_1_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="1" slack="0"/>
<pin id="799" dir="0" index="1" bw="32" slack="10"/>
<pin id="800" dir="0" index="2" bw="32" slack="0"/>
<pin id="801" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="layerResult_2_V_1/29 "/>
</bind>
</comp>

<comp id="805" class="1004" name="sel_tmp9_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="1" slack="0"/>
<pin id="807" dir="0" index="1" bw="32" slack="0"/>
<pin id="808" dir="0" index="2" bw="32" slack="10"/>
<pin id="809" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp9/29 "/>
</bind>
</comp>

<comp id="813" class="1004" name="layerResult_1_V_1_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="1" slack="0"/>
<pin id="815" dir="0" index="1" bw="32" slack="10"/>
<pin id="816" dir="0" index="2" bw="32" slack="0"/>
<pin id="817" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="layerResult_1_V_1/29 "/>
</bind>
</comp>

<comp id="821" class="1004" name="layerResult_0_V_s_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="1" slack="0"/>
<pin id="823" dir="0" index="1" bw="32" slack="0"/>
<pin id="824" dir="0" index="2" bw="32" slack="10"/>
<pin id="825" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="layerResult_0_V_s/29 "/>
</bind>
</comp>

<comp id="829" class="1004" name="layerResult_0_V_3_c_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="25" slack="1"/>
<pin id="831" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="layerResult_0_V_3_c/29 "/>
</bind>
</comp>

<comp id="832" class="1004" name="sel_tmp1_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="1" slack="0"/>
<pin id="834" dir="0" index="1" bw="32" slack="10"/>
<pin id="835" dir="0" index="2" bw="32" slack="0"/>
<pin id="836" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp1/29 "/>
</bind>
</comp>

<comp id="840" class="1004" name="layerResult_2_V_2_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="1" slack="0"/>
<pin id="842" dir="0" index="1" bw="32" slack="10"/>
<pin id="843" dir="0" index="2" bw="32" slack="0"/>
<pin id="844" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="layerResult_2_V_2/29 "/>
</bind>
</comp>

<comp id="848" class="1004" name="sel_tmp10_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="1" slack="0"/>
<pin id="850" dir="0" index="1" bw="32" slack="0"/>
<pin id="851" dir="0" index="2" bw="32" slack="10"/>
<pin id="852" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp10/29 "/>
</bind>
</comp>

<comp id="856" class="1004" name="layerResult_1_V_2_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="1" slack="0"/>
<pin id="858" dir="0" index="1" bw="32" slack="10"/>
<pin id="859" dir="0" index="2" bw="32" slack="0"/>
<pin id="860" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="layerResult_1_V_2/29 "/>
</bind>
</comp>

<comp id="864" class="1004" name="layerResult_0_V_2_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="1" slack="0"/>
<pin id="866" dir="0" index="1" bw="32" slack="0"/>
<pin id="867" dir="0" index="2" bw="32" slack="10"/>
<pin id="868" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="layerResult_0_V_2/29 "/>
</bind>
</comp>

<comp id="872" class="1004" name="layerResult_2_V_7_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="1" slack="0"/>
<pin id="874" dir="0" index="1" bw="32" slack="10"/>
<pin id="875" dir="0" index="2" bw="32" slack="0"/>
<pin id="876" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="layerResult_2_V_7/29 "/>
</bind>
</comp>

<comp id="880" class="1004" name="layerResult_2_V_3_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="1" slack="0"/>
<pin id="882" dir="0" index="1" bw="32" slack="10"/>
<pin id="883" dir="0" index="2" bw="32" slack="0"/>
<pin id="884" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="layerResult_2_V_3/29 "/>
</bind>
</comp>

<comp id="888" class="1004" name="layerResult_2_V_8_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="1" slack="0"/>
<pin id="890" dir="0" index="1" bw="32" slack="0"/>
<pin id="891" dir="0" index="2" bw="32" slack="10"/>
<pin id="892" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="layerResult_2_V_8/29 "/>
</bind>
</comp>

<comp id="896" class="1004" name="layerResult_2_V_9_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="1" slack="0"/>
<pin id="898" dir="0" index="1" bw="32" slack="10"/>
<pin id="899" dir="0" index="2" bw="32" slack="0"/>
<pin id="900" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="layerResult_2_V_9/29 "/>
</bind>
</comp>

<comp id="904" class="1004" name="layerResult_2_V_11_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="1" slack="0"/>
<pin id="906" dir="0" index="1" bw="32" slack="0"/>
<pin id="907" dir="0" index="2" bw="32" slack="10"/>
<pin id="908" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="layerResult_2_V_11/29 "/>
</bind>
</comp>

<comp id="912" class="1004" name="layerResult_2_V_4_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="1" slack="7"/>
<pin id="914" dir="0" index="1" bw="32" slack="0"/>
<pin id="915" dir="0" index="2" bw="32" slack="0"/>
<pin id="916" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="layerResult_2_V_4/29 "/>
</bind>
</comp>

<comp id="919" class="1004" name="layerResult_1_V_4_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="1" slack="7"/>
<pin id="921" dir="0" index="1" bw="32" slack="0"/>
<pin id="922" dir="0" index="2" bw="32" slack="0"/>
<pin id="923" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="layerResult_1_V_4/29 "/>
</bind>
</comp>

<comp id="926" class="1004" name="layerResult_0_V_4_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="1" slack="7"/>
<pin id="928" dir="0" index="1" bw="32" slack="0"/>
<pin id="929" dir="0" index="2" bw="32" slack="0"/>
<pin id="930" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="layerResult_0_V_4/29 "/>
</bind>
</comp>

<comp id="933" class="1004" name="layerResult_2_V_5_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="1" slack="7"/>
<pin id="935" dir="0" index="1" bw="32" slack="0"/>
<pin id="936" dir="0" index="2" bw="32" slack="0"/>
<pin id="937" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="layerResult_2_V_5/29 "/>
</bind>
</comp>

<comp id="940" class="1004" name="layerResult_1_V_5_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="1" slack="7"/>
<pin id="942" dir="0" index="1" bw="32" slack="0"/>
<pin id="943" dir="0" index="2" bw="32" slack="0"/>
<pin id="944" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="layerResult_1_V_5/29 "/>
</bind>
</comp>

<comp id="947" class="1004" name="layerResult_0_V_5_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="1" slack="7"/>
<pin id="949" dir="0" index="1" bw="32" slack="0"/>
<pin id="950" dir="0" index="2" bw="32" slack="0"/>
<pin id="951" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="layerResult_0_V_5/29 "/>
</bind>
</comp>

<comp id="954" class="1004" name="exitcond_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="2" slack="0"/>
<pin id="956" dir="0" index="1" bw="2" slack="0"/>
<pin id="957" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/30 "/>
</bind>
</comp>

<comp id="960" class="1004" name="i_1_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="2" slack="0"/>
<pin id="962" dir="0" index="1" bw="1" slack="0"/>
<pin id="963" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/30 "/>
</bind>
</comp>

<comp id="966" class="1004" name="tmp_6_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="2" slack="0"/>
<pin id="968" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6/30 "/>
</bind>
</comp>

<comp id="971" class="1004" name="tmp_15_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="32" slack="0"/>
<pin id="973" dir="0" index="1" bw="32" slack="2"/>
<pin id="974" dir="0" index="2" bw="32" slack="2"/>
<pin id="975" dir="0" index="3" bw="32" slack="2"/>
<pin id="976" dir="0" index="4" bw="2" slack="1"/>
<pin id="977" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_15/31 "/>
</bind>
</comp>

<comp id="983" class="1004" name="OP1_V_fu_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="32" slack="1"/>
<pin id="985" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V/32 "/>
</bind>
</comp>

<comp id="986" class="1004" name="OP2_V_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="32" slack="1"/>
<pin id="988" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V/32 "/>
</bind>
</comp>

<comp id="989" class="1004" name="grp_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="32" slack="0"/>
<pin id="991" dir="0" index="1" bw="32" slack="0"/>
<pin id="992" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_2/32 "/>
</bind>
</comp>

<comp id="995" class="1004" name="p_Val2_3_fu_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="32" slack="0"/>
<pin id="997" dir="0" index="1" bw="64" slack="0"/>
<pin id="998" dir="0" index="2" bw="6" slack="0"/>
<pin id="999" dir="0" index="3" bw="7" slack="0"/>
<pin id="1000" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_3/34 "/>
</bind>
</comp>

<comp id="1005" class="1004" name="tmp_27_fu_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="64" slack="0"/>
<pin id="1007" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_27/34 "/>
</bind>
</comp>

<comp id="1009" class="1004" name="qbit_1_fu_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="1" slack="0"/>
<pin id="1011" dir="0" index="1" bw="64" slack="1"/>
<pin id="1012" dir="0" index="2" bw="6" slack="0"/>
<pin id="1013" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="qbit_1/35 "/>
</bind>
</comp>

<comp id="1016" class="1004" name="r_1_fu_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="23" slack="1"/>
<pin id="1018" dir="0" index="1" bw="23" slack="0"/>
<pin id="1019" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="r_1/35 "/>
</bind>
</comp>

<comp id="1021" class="1004" name="tmp_28_fu_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="1" slack="0"/>
<pin id="1023" dir="0" index="1" bw="64" slack="1"/>
<pin id="1024" dir="0" index="2" bw="6" slack="0"/>
<pin id="1025" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_28/35 "/>
</bind>
</comp>

<comp id="1028" class="1004" name="r_i_i_fu_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="1" slack="0"/>
<pin id="1030" dir="0" index="1" bw="1" slack="0"/>
<pin id="1031" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="r_i_i/35 "/>
</bind>
</comp>

<comp id="1034" class="1004" name="qb_assign_1_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="1" slack="0"/>
<pin id="1036" dir="0" index="1" bw="1" slack="0"/>
<pin id="1037" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign_1/35 "/>
</bind>
</comp>

<comp id="1040" class="1004" name="tmp_7_fu_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="1" slack="1"/>
<pin id="1042" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7/36 "/>
</bind>
</comp>

<comp id="1043" class="1004" name="tmp_19_fu_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="1" slack="0"/>
<pin id="1045" dir="0" index="1" bw="32" slack="2"/>
<pin id="1046" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_19/36 "/>
</bind>
</comp>

<comp id="1048" class="1004" name="tmpCalc_V_1_fu_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="32" slack="6"/>
<pin id="1050" dir="0" index="1" bw="32" slack="0"/>
<pin id="1051" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmpCalc_V_1/36 "/>
</bind>
</comp>

<comp id="1054" class="1004" name="tmpCalc_V_5_fu_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="32" slack="1"/>
<pin id="1056" dir="0" index="1" bw="32" slack="2"/>
<pin id="1057" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmpCalc_V_5/38 "/>
</bind>
</comp>

<comp id="1059" class="1004" name="tmp_s_fu_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="32" slack="0"/>
<pin id="1061" dir="0" index="1" bw="32" slack="0"/>
<pin id="1062" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/38 "/>
</bind>
</comp>

<comp id="1065" class="1004" name="tmp_4_fu_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="32" slack="0"/>
<pin id="1067" dir="0" index="1" bw="32" slack="0"/>
<pin id="1068" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/38 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="tmp_9_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="32" slack="0"/>
<pin id="1073" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_9/38 "/>
</bind>
</comp>

<comp id="1075" class="1004" name="r_V_fu_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="28" slack="0"/>
<pin id="1077" dir="0" index="1" bw="32" slack="0"/>
<pin id="1078" dir="1" index="2" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V/38 "/>
</bind>
</comp>

<comp id="1081" class="1004" name="OP1_V_2_fu_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="33" slack="1"/>
<pin id="1083" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_2/39 "/>
</bind>
</comp>

<comp id="1084" class="1004" name="grp_fu_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="32" slack="0"/>
<pin id="1086" dir="0" index="1" bw="33" slack="0"/>
<pin id="1087" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_5/39 "/>
</bind>
</comp>

<comp id="1090" class="1004" name="ret_V_fu_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="17" slack="0"/>
<pin id="1092" dir="0" index="1" bw="65" slack="0"/>
<pin id="1093" dir="0" index="2" bw="7" slack="0"/>
<pin id="1094" dir="0" index="3" bw="8" slack="0"/>
<pin id="1095" dir="1" index="4" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ret_V/41 "/>
</bind>
</comp>

<comp id="1100" class="1004" name="tmp_25_fu_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="65" slack="0"/>
<pin id="1102" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_25/41 "/>
</bind>
</comp>

<comp id="1104" class="1004" name="tmp_13_fu_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="1" slack="0"/>
<pin id="1106" dir="0" index="1" bw="65" slack="1"/>
<pin id="1107" dir="0" index="2" bw="8" slack="0"/>
<pin id="1108" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_13/42 "/>
</bind>
</comp>

<comp id="1111" class="1004" name="tmp_3_fu_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="48" slack="1"/>
<pin id="1113" dir="0" index="1" bw="48" slack="0"/>
<pin id="1114" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/42 "/>
</bind>
</comp>

<comp id="1116" class="1004" name="ret_V_1_fu_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="1" slack="0"/>
<pin id="1118" dir="0" index="1" bw="17" slack="1"/>
<pin id="1119" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_1/42 "/>
</bind>
</comp>

<comp id="1121" class="1004" name="p_1_fu_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="1" slack="0"/>
<pin id="1123" dir="0" index="1" bw="17" slack="1"/>
<pin id="1124" dir="0" index="2" bw="17" slack="0"/>
<pin id="1125" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_1/42 "/>
</bind>
</comp>

<comp id="1128" class="1004" name="p_2_fu_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="1" slack="0"/>
<pin id="1130" dir="0" index="1" bw="17" slack="0"/>
<pin id="1131" dir="0" index="2" bw="17" slack="1"/>
<pin id="1132" dir="1" index="3" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_2/42 "/>
</bind>
</comp>

<comp id="1135" class="1004" name="tmp_11_fu_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="17" slack="1"/>
<pin id="1137" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_11/43 "/>
</bind>
</comp>

<comp id="1139" class="1004" name="layerResult_0_V_1_c_fu_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="25" slack="0"/>
<pin id="1141" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="layerResult_0_V_1_c/44 "/>
</bind>
</comp>

<comp id="1143" class="1004" name="sel_tmp2_fu_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="1" slack="6"/>
<pin id="1145" dir="0" index="1" bw="1" slack="0"/>
<pin id="1146" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp2/44 "/>
</bind>
</comp>

<comp id="1148" class="1004" name="sel_tmp3_fu_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="1" slack="6"/>
<pin id="1150" dir="0" index="1" bw="1" slack="0"/>
<pin id="1151" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp3/44 "/>
</bind>
</comp>

<comp id="1153" class="1004" name="sel_tmp4_fu_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="1" slack="0"/>
<pin id="1155" dir="0" index="1" bw="26" slack="0"/>
<pin id="1156" dir="0" index="2" bw="26" slack="0"/>
<pin id="1157" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp4/44 "/>
</bind>
</comp>

<comp id="1161" class="1004" name="tmp_12_fu_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="1" slack="0"/>
<pin id="1163" dir="0" index="1" bw="1" slack="6"/>
<pin id="1164" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_12/44 "/>
</bind>
</comp>

<comp id="1166" class="1004" name="layerResult_V_gep_fu_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="1" slack="0"/>
<pin id="1168" dir="0" index="1" bw="26" slack="0"/>
<pin id="1169" dir="0" index="2" bw="26" slack="0"/>
<pin id="1170" dir="1" index="3" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="layerResult_V_gep/44 "/>
</bind>
</comp>

<comp id="1174" class="1004" name="layerResult_V_gep_ca_fu_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="26" slack="1"/>
<pin id="1176" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="layerResult_V_gep_ca/45 "/>
</bind>
</comp>

<comp id="1178" class="1005" name="result_V3_reg_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="30" slack="7"/>
<pin id="1180" dir="1" index="1" bw="30" slack="7"/>
</pin_list>
<bind>
<opset="result_V3 "/>
</bind>
</comp>

<comp id="1183" class="1005" name="inputs_V1_reg_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="30" slack="1"/>
<pin id="1185" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="inputs_V1 "/>
</bind>
</comp>

<comp id="1188" class="1005" name="INPUTS_addr_reg_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="32" slack="1"/>
<pin id="1190" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="INPUTS_addr "/>
</bind>
</comp>

<comp id="1194" class="1005" name="OUTPUTS_addr_reg_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="32" slack="12"/>
<pin id="1196" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="OUTPUTS_addr "/>
</bind>
</comp>

<comp id="1200" class="1005" name="outputLayerBias_V_ad_reg_1200">
<pin_list>
<pin id="1201" dir="0" index="0" bw="1" slack="4"/>
<pin id="1202" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="outputLayerBias_V_ad "/>
</bind>
</comp>

<comp id="1205" class="1005" name="exitcond3_reg_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="1" slack="1"/>
<pin id="1207" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond3 "/>
</bind>
</comp>

<comp id="1209" class="1005" name="indvar_next_reg_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="2" slack="0"/>
<pin id="1211" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="indvar_next "/>
</bind>
</comp>

<comp id="1214" class="1005" name="sel_tmp_reg_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="1" slack="2"/>
<pin id="1216" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="sel_tmp "/>
</bind>
</comp>

<comp id="1220" class="1005" name="sel_tmp7_reg_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="1" slack="2"/>
<pin id="1222" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="sel_tmp7 "/>
</bind>
</comp>

<comp id="1227" class="1005" name="Ainputs_2_V_7_reg_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="32" slack="1"/>
<pin id="1229" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Ainputs_2_V_7 "/>
</bind>
</comp>

<comp id="1234" class="1005" name="Ainputs_2_V_1_reg_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="32" slack="1"/>
<pin id="1236" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Ainputs_2_V_1 "/>
</bind>
</comp>

<comp id="1239" class="1005" name="Ainputs_2_V_3_reg_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="32" slack="1"/>
<pin id="1241" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Ainputs_2_V_3 "/>
</bind>
</comp>

<comp id="1244" class="1005" name="Ainputs_2_V_5_reg_1244">
<pin_list>
<pin id="1245" dir="0" index="0" bw="32" slack="1"/>
<pin id="1246" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Ainputs_2_V_5 "/>
</bind>
</comp>

<comp id="1252" class="1005" name="neuronIndex_1_reg_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="2" slack="0"/>
<pin id="1254" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="neuronIndex_1 "/>
</bind>
</comp>

<comp id="1257" class="1005" name="tmp_cast_reg_1257">
<pin_list>
<pin id="1258" dir="0" index="0" bw="3" slack="1"/>
<pin id="1259" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp_cast "/>
</bind>
</comp>

<comp id="1262" class="1005" name="bias_V_addr_reg_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="2" slack="1"/>
<pin id="1264" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="bias_V_addr "/>
</bind>
</comp>

<comp id="1270" class="1005" name="i_2_reg_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="2" slack="0"/>
<pin id="1272" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="1275" class="1005" name="layerWeigth_0_V_add_reg_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="3" slack="1"/>
<pin id="1277" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="layerWeigth_0_V_add "/>
</bind>
</comp>

<comp id="1280" class="1005" name="layerWeigth_1_V_add_reg_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="2" slack="1"/>
<pin id="1282" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="layerWeigth_1_V_add "/>
</bind>
</comp>

<comp id="1285" class="1005" name="tmp_32_reg_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="1" slack="1"/>
<pin id="1287" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_32 "/>
</bind>
</comp>

<comp id="1290" class="1005" name="tmp_20_reg_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="32" slack="2"/>
<pin id="1292" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_20 "/>
</bind>
</comp>

<comp id="1295" class="1005" name="layerWeigth_V_load_p_reg_1295">
<pin_list>
<pin id="1296" dir="0" index="0" bw="32" slack="1"/>
<pin id="1297" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="layerWeigth_V_load_p "/>
</bind>
</comp>

<comp id="1300" class="1005" name="OP1_V_1_reg_1300">
<pin_list>
<pin id="1301" dir="0" index="0" bw="64" slack="1"/>
<pin id="1302" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="OP1_V_1 "/>
</bind>
</comp>

<comp id="1305" class="1005" name="OP2_V_1_reg_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="64" slack="1"/>
<pin id="1307" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="OP2_V_1 "/>
</bind>
</comp>

<comp id="1310" class="1005" name="p_Val2_8_reg_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="64" slack="1"/>
<pin id="1312" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_8 "/>
</bind>
</comp>

<comp id="1316" class="1005" name="p_Val2_9_reg_1316">
<pin_list>
<pin id="1317" dir="0" index="0" bw="32" slack="2"/>
<pin id="1318" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_9 "/>
</bind>
</comp>

<comp id="1321" class="1005" name="tmp_34_reg_1321">
<pin_list>
<pin id="1322" dir="0" index="0" bw="23" slack="1"/>
<pin id="1323" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="tmp_34 "/>
</bind>
</comp>

<comp id="1326" class="1005" name="qb_assign_3_reg_1326">
<pin_list>
<pin id="1327" dir="0" index="0" bw="1" slack="1"/>
<pin id="1328" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="qb_assign_3 "/>
</bind>
</comp>

<comp id="1331" class="1005" name="tmpCalc_V_reg_1331">
<pin_list>
<pin id="1332" dir="0" index="0" bw="32" slack="1"/>
<pin id="1333" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmpCalc_V "/>
</bind>
</comp>

<comp id="1336" class="1005" name="p_Val2_7_reg_1336">
<pin_list>
<pin id="1337" dir="0" index="0" bw="32" slack="1"/>
<pin id="1338" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_7 "/>
</bind>
</comp>

<comp id="1341" class="1005" name="tmp_5_reg_1341">
<pin_list>
<pin id="1342" dir="0" index="0" bw="1" slack="7"/>
<pin id="1343" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="1348" class="1005" name="tmp_10_reg_1348">
<pin_list>
<pin id="1349" dir="0" index="0" bw="1" slack="7"/>
<pin id="1350" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="1355" class="1005" name="r_V_1_reg_1355">
<pin_list>
<pin id="1356" dir="0" index="0" bw="33" slack="1"/>
<pin id="1357" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="r_V_1 "/>
</bind>
</comp>

<comp id="1360" class="1005" name="OP1_V_3_reg_1360">
<pin_list>
<pin id="1361" dir="0" index="0" bw="65" slack="1"/>
<pin id="1362" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="OP1_V_3 "/>
</bind>
</comp>

<comp id="1365" class="1005" name="r_V_4_reg_1365">
<pin_list>
<pin id="1366" dir="0" index="0" bw="65" slack="1"/>
<pin id="1367" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="r_V_4 "/>
</bind>
</comp>

<comp id="1370" class="1005" name="ret_V_2_reg_1370">
<pin_list>
<pin id="1371" dir="0" index="0" bw="17" slack="1"/>
<pin id="1372" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_2 "/>
</bind>
</comp>

<comp id="1377" class="1005" name="tmp_30_reg_1377">
<pin_list>
<pin id="1378" dir="0" index="0" bw="48" slack="1"/>
<pin id="1379" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="tmp_30 "/>
</bind>
</comp>

<comp id="1382" class="1005" name="p_3_reg_1382">
<pin_list>
<pin id="1383" dir="0" index="0" bw="17" slack="1"/>
<pin id="1384" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="p_3 "/>
</bind>
</comp>

<comp id="1387" class="1005" name="coeTanSig_V_addr_1_reg_1387">
<pin_list>
<pin id="1388" dir="0" index="0" bw="12" slack="1"/>
<pin id="1389" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="coeTanSig_V_addr_1 "/>
</bind>
</comp>

<comp id="1392" class="1005" name="layerResult_2_V_12_reg_1392">
<pin_list>
<pin id="1393" dir="0" index="0" bw="25" slack="1"/>
<pin id="1394" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="layerResult_2_V_12 "/>
</bind>
</comp>

<comp id="1397" class="1005" name="layerResult_2_V_5_reg_1397">
<pin_list>
<pin id="1398" dir="0" index="0" bw="32" slack="1"/>
<pin id="1399" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="layerResult_2_V_5 "/>
</bind>
</comp>

<comp id="1402" class="1005" name="layerResult_1_V_5_reg_1402">
<pin_list>
<pin id="1403" dir="0" index="0" bw="32" slack="1"/>
<pin id="1404" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="layerResult_1_V_5 "/>
</bind>
</comp>

<comp id="1407" class="1005" name="layerResult_0_V_5_reg_1407">
<pin_list>
<pin id="1408" dir="0" index="0" bw="32" slack="1"/>
<pin id="1409" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="layerResult_0_V_5 "/>
</bind>
</comp>

<comp id="1415" class="1005" name="i_1_reg_1415">
<pin_list>
<pin id="1416" dir="0" index="0" bw="2" slack="0"/>
<pin id="1417" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="1420" class="1005" name="outputLayerWeigth_V_s_reg_1420">
<pin_list>
<pin id="1421" dir="0" index="0" bw="2" slack="1"/>
<pin id="1422" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="outputLayerWeigth_V_s "/>
</bind>
</comp>

<comp id="1425" class="1005" name="outputLayerWeigth_V_1_reg_1425">
<pin_list>
<pin id="1426" dir="0" index="0" bw="32" slack="1"/>
<pin id="1427" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="outputLayerWeigth_V_1 "/>
</bind>
</comp>

<comp id="1430" class="1005" name="tmp_15_reg_1430">
<pin_list>
<pin id="1431" dir="0" index="0" bw="32" slack="1"/>
<pin id="1432" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="1435" class="1005" name="OP1_V_reg_1435">
<pin_list>
<pin id="1436" dir="0" index="0" bw="64" slack="1"/>
<pin id="1437" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="OP1_V "/>
</bind>
</comp>

<comp id="1440" class="1005" name="OP2_V_reg_1440">
<pin_list>
<pin id="1441" dir="0" index="0" bw="64" slack="1"/>
<pin id="1442" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="OP2_V "/>
</bind>
</comp>

<comp id="1445" class="1005" name="p_Val2_2_reg_1445">
<pin_list>
<pin id="1446" dir="0" index="0" bw="64" slack="1"/>
<pin id="1447" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_2 "/>
</bind>
</comp>

<comp id="1451" class="1005" name="p_Val2_3_reg_1451">
<pin_list>
<pin id="1452" dir="0" index="0" bw="32" slack="2"/>
<pin id="1453" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_3 "/>
</bind>
</comp>

<comp id="1456" class="1005" name="tmp_27_reg_1456">
<pin_list>
<pin id="1457" dir="0" index="0" bw="23" slack="1"/>
<pin id="1458" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="tmp_27 "/>
</bind>
</comp>

<comp id="1461" class="1005" name="qb_assign_1_reg_1461">
<pin_list>
<pin id="1462" dir="0" index="0" bw="1" slack="1"/>
<pin id="1463" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="qb_assign_1 "/>
</bind>
</comp>

<comp id="1466" class="1005" name="tmpCalc_V_1_reg_1466">
<pin_list>
<pin id="1467" dir="0" index="0" bw="32" slack="1"/>
<pin id="1468" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmpCalc_V_1 "/>
</bind>
</comp>

<comp id="1471" class="1005" name="p_Val2_1_reg_1471">
<pin_list>
<pin id="1472" dir="0" index="0" bw="32" slack="1"/>
<pin id="1473" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_1 "/>
</bind>
</comp>

<comp id="1476" class="1005" name="tmp_s_reg_1476">
<pin_list>
<pin id="1477" dir="0" index="0" bw="1" slack="6"/>
<pin id="1478" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="1482" class="1005" name="tmp_4_reg_1482">
<pin_list>
<pin id="1483" dir="0" index="0" bw="1" slack="6"/>
<pin id="1484" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="1487" class="1005" name="r_V_reg_1487">
<pin_list>
<pin id="1488" dir="0" index="0" bw="33" slack="1"/>
<pin id="1489" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="1492" class="1005" name="OP1_V_2_reg_1492">
<pin_list>
<pin id="1493" dir="0" index="0" bw="65" slack="1"/>
<pin id="1494" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="OP1_V_2 "/>
</bind>
</comp>

<comp id="1497" class="1005" name="r_V_5_reg_1497">
<pin_list>
<pin id="1498" dir="0" index="0" bw="65" slack="1"/>
<pin id="1499" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="r_V_5 "/>
</bind>
</comp>

<comp id="1502" class="1005" name="ret_V_reg_1502">
<pin_list>
<pin id="1503" dir="0" index="0" bw="17" slack="1"/>
<pin id="1504" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="ret_V "/>
</bind>
</comp>

<comp id="1509" class="1005" name="tmp_25_reg_1509">
<pin_list>
<pin id="1510" dir="0" index="0" bw="48" slack="1"/>
<pin id="1511" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="tmp_25 "/>
</bind>
</comp>

<comp id="1514" class="1005" name="p_2_reg_1514">
<pin_list>
<pin id="1515" dir="0" index="0" bw="17" slack="1"/>
<pin id="1516" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="p_2 "/>
</bind>
</comp>

<comp id="1519" class="1005" name="coeTanSig_V_addr_reg_1519">
<pin_list>
<pin id="1520" dir="0" index="0" bw="12" slack="1"/>
<pin id="1521" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="coeTanSig_V_addr "/>
</bind>
</comp>

<comp id="1524" class="1005" name="layerResult_V_gep_reg_1524">
<pin_list>
<pin id="1525" dir="0" index="0" bw="26" slack="1"/>
<pin id="1526" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="layerResult_V_gep "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="178"><net_src comp="20" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="16" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="20" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="4" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="191"><net_src comp="28" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="30" pin="0"/><net_sink comp="186" pin=2"/></net>

<net id="197"><net_src comp="92" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="203"><net_src comp="166" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="60" pin="0"/><net_sink comp="198" pin=2"/></net>

<net id="211"><net_src comp="168" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="212"><net_src comp="170" pin="0"/><net_sink comp="205" pin=3"/></net>

<net id="213"><net_src comp="172" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="219"><net_src comp="14" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="34" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="221"><net_src comp="34" pin="0"/><net_sink comp="214" pin=2"/></net>

<net id="227"><net_src comp="10" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="34" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="234"><net_src comp="6" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="34" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="241"><net_src comp="8" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="34" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="247"><net_src comp="229" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="252"><net_src comp="236" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="262"><net_src comp="18" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="34" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="268"><net_src comp="257" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="274"><net_src comp="12" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="275"><net_src comp="34" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="280"><net_src comp="269" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="290"><net_src comp="18" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="291"><net_src comp="34" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="292"><net_src comp="285" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="296"><net_src comp="84" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="303"><net_src comp="293" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="304"><net_src comp="297" pin="4"/><net_sink comp="293" pin=0"/></net>

<net id="308"><net_src comp="84" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="315"><net_src comp="305" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="316"><net_src comp="309" pin="4"/><net_sink comp="305" pin=0"/></net>

<net id="320"><net_src comp="84" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="327"><net_src comp="317" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="328"><net_src comp="321" pin="4"/><net_sink comp="317" pin=0"/></net>

<net id="332"><net_src comp="86" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="339"><net_src comp="329" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="343"><net_src comp="84" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="350"><net_src comp="340" pin="1"/><net_sink comp="344" pin=2"/></net>

<net id="351"><net_src comp="344" pin="4"/><net_sink comp="340" pin=0"/></net>

<net id="355"><net_src comp="84" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="362"><net_src comp="352" pin="1"/><net_sink comp="356" pin=2"/></net>

<net id="363"><net_src comp="356" pin="4"/><net_sink comp="352" pin=0"/></net>

<net id="367"><net_src comp="84" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="374"><net_src comp="364" pin="1"/><net_sink comp="368" pin=2"/></net>

<net id="375"><net_src comp="368" pin="4"/><net_sink comp="364" pin=0"/></net>

<net id="379"><net_src comp="86" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="386"><net_src comp="376" pin="1"/><net_sink comp="380" pin=2"/></net>

<net id="387"><net_src comp="380" pin="4"/><net_sink comp="376" pin=0"/></net>

<net id="391"><net_src comp="54" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="398"><net_src comp="388" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="399"><net_src comp="392" pin="4"/><net_sink comp="388" pin=0"/></net>

<net id="403"><net_src comp="86" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="410"><net_src comp="400" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="414"><net_src comp="54" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="421"><net_src comp="411" pin="1"/><net_sink comp="415" pin=2"/></net>

<net id="422"><net_src comp="415" pin="4"/><net_sink comp="411" pin=0"/></net>

<net id="426"><net_src comp="86" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="433"><net_src comp="423" pin="1"/><net_sink comp="427" pin=2"/></net>

<net id="434"><net_src comp="427" pin="4"/><net_sink comp="423" pin=0"/></net>

<net id="441"><net_src comp="22" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="442"><net_src comp="174" pin="2"/><net_sink comp="435" pin=1"/></net>

<net id="443"><net_src comp="24" pin="0"/><net_sink comp="435" pin=2"/></net>

<net id="444"><net_src comp="26" pin="0"/><net_sink comp="435" pin=3"/></net>

<net id="451"><net_src comp="22" pin="0"/><net_sink comp="445" pin=0"/></net>

<net id="452"><net_src comp="180" pin="2"/><net_sink comp="445" pin=1"/></net>

<net id="453"><net_src comp="24" pin="0"/><net_sink comp="445" pin=2"/></net>

<net id="454"><net_src comp="26" pin="0"/><net_sink comp="445" pin=3"/></net>

<net id="462"><net_src comp="0" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="455" pin="1"/><net_sink comp="458" pin=1"/></net>

<net id="464"><net_src comp="458" pin="2"/><net_sink comp="186" pin=1"/></net>

<net id="472"><net_src comp="2" pin="0"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="465" pin="1"/><net_sink comp="468" pin=1"/></net>

<net id="478"><net_src comp="333" pin="4"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="88" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="484"><net_src comp="333" pin="4"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="90" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="490"><net_src comp="333" pin="4"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="90" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="496"><net_src comp="333" pin="4"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="86" pin="0"/><net_sink comp="492" pin=1"/></net>

<net id="503"><net_src comp="293" pin="1"/><net_sink comp="498" pin=1"/></net>

<net id="509"><net_src comp="293" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="510"><net_src comp="498" pin="3"/><net_sink comp="504" pin=2"/></net>

<net id="516"><net_src comp="305" pin="1"/><net_sink comp="511" pin=2"/></net>

<net id="522"><net_src comp="305" pin="1"/><net_sink comp="517" pin=1"/></net>

<net id="523"><net_src comp="511" pin="3"/><net_sink comp="517" pin=2"/></net>

<net id="529"><net_src comp="317" pin="1"/><net_sink comp="524" pin=2"/></net>

<net id="534"><net_src comp="380" pin="4"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="88" pin="0"/><net_sink comp="530" pin=1"/></net>

<net id="540"><net_src comp="380" pin="4"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="90" pin="0"/><net_sink comp="536" pin=1"/></net>

<net id="545"><net_src comp="380" pin="4"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="550"><net_src comp="380" pin="4"/><net_sink comp="547" pin=0"/></net>

<net id="555"><net_src comp="404" pin="4"/><net_sink comp="551" pin=0"/></net>

<net id="556"><net_src comp="88" pin="0"/><net_sink comp="551" pin=1"/></net>

<net id="561"><net_src comp="404" pin="4"/><net_sink comp="557" pin=0"/></net>

<net id="562"><net_src comp="90" pin="0"/><net_sink comp="557" pin=1"/></net>

<net id="566"><net_src comp="404" pin="4"/><net_sink comp="563" pin=0"/></net>

<net id="570"><net_src comp="563" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="576"><net_src comp="114" pin="0"/><net_sink comp="571" pin=0"/></net>

<net id="577"><net_src comp="376" pin="1"/><net_sink comp="571" pin=1"/></net>

<net id="578"><net_src comp="563" pin="1"/><net_sink comp="571" pin=2"/></net>

<net id="582"><net_src comp="571" pin="3"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="588"><net_src comp="567" pin="1"/><net_sink comp="584" pin=1"/></net>

<net id="592"><net_src comp="584" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="599"><net_src comp="116" pin="0"/><net_sink comp="594" pin=0"/></net>

<net id="600"><net_src comp="404" pin="4"/><net_sink comp="594" pin=1"/></net>

<net id="601"><net_src comp="60" pin="0"/><net_sink comp="594" pin=2"/></net>

<net id="609"><net_src comp="118" pin="0"/><net_sink comp="602" pin=0"/></net>

<net id="610"><net_src comp="317" pin="1"/><net_sink comp="602" pin=1"/></net>

<net id="611"><net_src comp="305" pin="1"/><net_sink comp="602" pin=2"/></net>

<net id="612"><net_src comp="293" pin="1"/><net_sink comp="602" pin=3"/></net>

<net id="613"><net_src comp="404" pin="4"/><net_sink comp="602" pin=4"/></net>

<net id="619"><net_src comp="248" pin="2"/><net_sink comp="614" pin=1"/></net>

<net id="620"><net_src comp="243" pin="2"/><net_sink comp="614" pin=2"/></net>

<net id="631"><net_src comp="624" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="632"><net_src comp="621" pin="1"/><net_sink comp="627" pin=1"/></net>

<net id="639"><net_src comp="120" pin="0"/><net_sink comp="633" pin=0"/></net>

<net id="640"><net_src comp="627" pin="2"/><net_sink comp="633" pin=1"/></net>

<net id="641"><net_src comp="122" pin="0"/><net_sink comp="633" pin=2"/></net>

<net id="642"><net_src comp="124" pin="0"/><net_sink comp="633" pin=3"/></net>

<net id="646"><net_src comp="627" pin="2"/><net_sink comp="643" pin=0"/></net>

<net id="652"><net_src comp="126" pin="0"/><net_sink comp="647" pin=0"/></net>

<net id="653"><net_src comp="128" pin="0"/><net_sink comp="647" pin=2"/></net>

<net id="658"><net_src comp="130" pin="0"/><net_sink comp="654" pin=1"/></net>

<net id="664"><net_src comp="126" pin="0"/><net_sink comp="659" pin=0"/></net>

<net id="665"><net_src comp="122" pin="0"/><net_sink comp="659" pin=2"/></net>

<net id="670"><net_src comp="659" pin="3"/><net_sink comp="666" pin=0"/></net>

<net id="671"><net_src comp="654" pin="2"/><net_sink comp="666" pin=1"/></net>

<net id="676"><net_src comp="666" pin="2"/><net_sink comp="672" pin=0"/></net>

<net id="677"><net_src comp="647" pin="3"/><net_sink comp="672" pin=1"/></net>

<net id="685"><net_src comp="678" pin="1"/><net_sink comp="681" pin=1"/></net>

<net id="690"><net_src comp="681" pin="2"/><net_sink comp="686" pin=0"/></net>

<net id="691"><net_src comp="388" pin="1"/><net_sink comp="686" pin=1"/></net>

<net id="696"><net_src comp="388" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="701"><net_src comp="692" pin="2"/><net_sink comp="697" pin=0"/></net>

<net id="702"><net_src comp="134" pin="0"/><net_sink comp="697" pin=1"/></net>

<net id="707"><net_src comp="692" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="708"><net_src comp="136" pin="0"/><net_sink comp="703" pin=1"/></net>

<net id="712"><net_src comp="692" pin="2"/><net_sink comp="709" pin=0"/></net>

<net id="717"><net_src comp="138" pin="0"/><net_sink comp="713" pin=0"/></net>

<net id="718"><net_src comp="709" pin="1"/><net_sink comp="713" pin=1"/></net>

<net id="726"><net_src comp="140" pin="0"/><net_sink comp="722" pin=0"/></net>

<net id="727"><net_src comp="719" pin="1"/><net_sink comp="722" pin=1"/></net>

<net id="734"><net_src comp="142" pin="0"/><net_sink comp="728" pin=0"/></net>

<net id="735"><net_src comp="722" pin="2"/><net_sink comp="728" pin=1"/></net>

<net id="736"><net_src comp="144" pin="0"/><net_sink comp="728" pin=2"/></net>

<net id="737"><net_src comp="146" pin="0"/><net_sink comp="728" pin=3"/></net>

<net id="741"><net_src comp="722" pin="2"/><net_sink comp="738" pin=0"/></net>

<net id="747"><net_src comp="148" pin="0"/><net_sink comp="742" pin=0"/></net>

<net id="748"><net_src comp="146" pin="0"/><net_sink comp="742" pin=2"/></net>

<net id="753"><net_src comp="150" pin="0"/><net_sink comp="749" pin=1"/></net>

<net id="758"><net_src comp="152" pin="0"/><net_sink comp="754" pin=0"/></net>

<net id="764"><net_src comp="749" pin="2"/><net_sink comp="759" pin=0"/></net>

<net id="765"><net_src comp="754" pin="2"/><net_sink comp="759" pin=2"/></net>

<net id="771"><net_src comp="742" pin="3"/><net_sink comp="766" pin=0"/></net>

<net id="772"><net_src comp="759" pin="3"/><net_sink comp="766" pin=1"/></net>

<net id="776"><net_src comp="773" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="781"><net_src comp="376" pin="1"/><net_sink comp="777" pin=0"/></net>

<net id="782"><net_src comp="90" pin="0"/><net_sink comp="777" pin=1"/></net>

<net id="788"><net_src comp="777" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="789"><net_src comp="340" pin="1"/><net_sink comp="783" pin=1"/></net>

<net id="790"><net_src comp="154" pin="0"/><net_sink comp="783" pin=2"/></net>

<net id="795"><net_src comp="376" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="796"><net_src comp="86" pin="0"/><net_sink comp="791" pin=1"/></net>

<net id="802"><net_src comp="791" pin="2"/><net_sink comp="797" pin=0"/></net>

<net id="803"><net_src comp="340" pin="1"/><net_sink comp="797" pin=1"/></net>

<net id="804"><net_src comp="783" pin="3"/><net_sink comp="797" pin=2"/></net>

<net id="810"><net_src comp="777" pin="2"/><net_sink comp="805" pin=0"/></net>

<net id="811"><net_src comp="154" pin="0"/><net_sink comp="805" pin=1"/></net>

<net id="812"><net_src comp="352" pin="1"/><net_sink comp="805" pin=2"/></net>

<net id="818"><net_src comp="791" pin="2"/><net_sink comp="813" pin=0"/></net>

<net id="819"><net_src comp="352" pin="1"/><net_sink comp="813" pin=1"/></net>

<net id="820"><net_src comp="805" pin="3"/><net_sink comp="813" pin=2"/></net>

<net id="826"><net_src comp="791" pin="2"/><net_sink comp="821" pin=0"/></net>

<net id="827"><net_src comp="154" pin="0"/><net_sink comp="821" pin=1"/></net>

<net id="828"><net_src comp="364" pin="1"/><net_sink comp="821" pin=2"/></net>

<net id="837"><net_src comp="777" pin="2"/><net_sink comp="832" pin=0"/></net>

<net id="838"><net_src comp="340" pin="1"/><net_sink comp="832" pin=1"/></net>

<net id="839"><net_src comp="156" pin="0"/><net_sink comp="832" pin=2"/></net>

<net id="845"><net_src comp="791" pin="2"/><net_sink comp="840" pin=0"/></net>

<net id="846"><net_src comp="340" pin="1"/><net_sink comp="840" pin=1"/></net>

<net id="847"><net_src comp="832" pin="3"/><net_sink comp="840" pin=2"/></net>

<net id="853"><net_src comp="777" pin="2"/><net_sink comp="848" pin=0"/></net>

<net id="854"><net_src comp="156" pin="0"/><net_sink comp="848" pin=1"/></net>

<net id="855"><net_src comp="352" pin="1"/><net_sink comp="848" pin=2"/></net>

<net id="861"><net_src comp="791" pin="2"/><net_sink comp="856" pin=0"/></net>

<net id="862"><net_src comp="352" pin="1"/><net_sink comp="856" pin=1"/></net>

<net id="863"><net_src comp="848" pin="3"/><net_sink comp="856" pin=2"/></net>

<net id="869"><net_src comp="791" pin="2"/><net_sink comp="864" pin=0"/></net>

<net id="870"><net_src comp="156" pin="0"/><net_sink comp="864" pin=1"/></net>

<net id="871"><net_src comp="364" pin="1"/><net_sink comp="864" pin=2"/></net>

<net id="877"><net_src comp="777" pin="2"/><net_sink comp="872" pin=0"/></net>

<net id="878"><net_src comp="340" pin="1"/><net_sink comp="872" pin=1"/></net>

<net id="879"><net_src comp="829" pin="1"/><net_sink comp="872" pin=2"/></net>

<net id="885"><net_src comp="791" pin="2"/><net_sink comp="880" pin=0"/></net>

<net id="886"><net_src comp="340" pin="1"/><net_sink comp="880" pin=1"/></net>

<net id="887"><net_src comp="872" pin="3"/><net_sink comp="880" pin=2"/></net>

<net id="893"><net_src comp="777" pin="2"/><net_sink comp="888" pin=0"/></net>

<net id="894"><net_src comp="829" pin="1"/><net_sink comp="888" pin=1"/></net>

<net id="895"><net_src comp="352" pin="1"/><net_sink comp="888" pin=2"/></net>

<net id="901"><net_src comp="791" pin="2"/><net_sink comp="896" pin=0"/></net>

<net id="902"><net_src comp="352" pin="1"/><net_sink comp="896" pin=1"/></net>

<net id="903"><net_src comp="888" pin="3"/><net_sink comp="896" pin=2"/></net>

<net id="909"><net_src comp="791" pin="2"/><net_sink comp="904" pin=0"/></net>

<net id="910"><net_src comp="829" pin="1"/><net_sink comp="904" pin=1"/></net>

<net id="911"><net_src comp="364" pin="1"/><net_sink comp="904" pin=2"/></net>

<net id="917"><net_src comp="840" pin="3"/><net_sink comp="912" pin=1"/></net>

<net id="918"><net_src comp="880" pin="3"/><net_sink comp="912" pin=2"/></net>

<net id="924"><net_src comp="856" pin="3"/><net_sink comp="919" pin=1"/></net>

<net id="925"><net_src comp="896" pin="3"/><net_sink comp="919" pin=2"/></net>

<net id="931"><net_src comp="864" pin="3"/><net_sink comp="926" pin=1"/></net>

<net id="932"><net_src comp="904" pin="3"/><net_sink comp="926" pin=2"/></net>

<net id="938"><net_src comp="797" pin="3"/><net_sink comp="933" pin=1"/></net>

<net id="939"><net_src comp="912" pin="3"/><net_sink comp="933" pin=2"/></net>

<net id="945"><net_src comp="813" pin="3"/><net_sink comp="940" pin=1"/></net>

<net id="946"><net_src comp="919" pin="3"/><net_sink comp="940" pin=2"/></net>

<net id="952"><net_src comp="821" pin="3"/><net_sink comp="947" pin=1"/></net>

<net id="953"><net_src comp="926" pin="3"/><net_sink comp="947" pin=2"/></net>

<net id="958"><net_src comp="427" pin="4"/><net_sink comp="954" pin=0"/></net>

<net id="959"><net_src comp="88" pin="0"/><net_sink comp="954" pin=1"/></net>

<net id="964"><net_src comp="427" pin="4"/><net_sink comp="960" pin=0"/></net>

<net id="965"><net_src comp="90" pin="0"/><net_sink comp="960" pin=1"/></net>

<net id="969"><net_src comp="427" pin="4"/><net_sink comp="966" pin=0"/></net>

<net id="970"><net_src comp="966" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="978"><net_src comp="118" pin="0"/><net_sink comp="971" pin=0"/></net>

<net id="979"><net_src comp="364" pin="1"/><net_sink comp="971" pin=1"/></net>

<net id="980"><net_src comp="352" pin="1"/><net_sink comp="971" pin=2"/></net>

<net id="981"><net_src comp="340" pin="1"/><net_sink comp="971" pin=3"/></net>

<net id="982"><net_src comp="423" pin="1"/><net_sink comp="971" pin=4"/></net>

<net id="993"><net_src comp="983" pin="1"/><net_sink comp="989" pin=0"/></net>

<net id="994"><net_src comp="986" pin="1"/><net_sink comp="989" pin=1"/></net>

<net id="1001"><net_src comp="120" pin="0"/><net_sink comp="995" pin=0"/></net>

<net id="1002"><net_src comp="989" pin="2"/><net_sink comp="995" pin=1"/></net>

<net id="1003"><net_src comp="122" pin="0"/><net_sink comp="995" pin=2"/></net>

<net id="1004"><net_src comp="124" pin="0"/><net_sink comp="995" pin=3"/></net>

<net id="1008"><net_src comp="989" pin="2"/><net_sink comp="1005" pin=0"/></net>

<net id="1014"><net_src comp="126" pin="0"/><net_sink comp="1009" pin=0"/></net>

<net id="1015"><net_src comp="128" pin="0"/><net_sink comp="1009" pin=2"/></net>

<net id="1020"><net_src comp="130" pin="0"/><net_sink comp="1016" pin=1"/></net>

<net id="1026"><net_src comp="126" pin="0"/><net_sink comp="1021" pin=0"/></net>

<net id="1027"><net_src comp="122" pin="0"/><net_sink comp="1021" pin=2"/></net>

<net id="1032"><net_src comp="1021" pin="3"/><net_sink comp="1028" pin=0"/></net>

<net id="1033"><net_src comp="1016" pin="2"/><net_sink comp="1028" pin=1"/></net>

<net id="1038"><net_src comp="1028" pin="2"/><net_sink comp="1034" pin=0"/></net>

<net id="1039"><net_src comp="1009" pin="3"/><net_sink comp="1034" pin=1"/></net>

<net id="1047"><net_src comp="1040" pin="1"/><net_sink comp="1043" pin=0"/></net>

<net id="1052"><net_src comp="411" pin="1"/><net_sink comp="1048" pin=0"/></net>

<net id="1053"><net_src comp="1043" pin="2"/><net_sink comp="1048" pin=1"/></net>

<net id="1058"><net_src comp="411" pin="1"/><net_sink comp="1054" pin=1"/></net>

<net id="1063"><net_src comp="1054" pin="2"/><net_sink comp="1059" pin=0"/></net>

<net id="1064"><net_src comp="134" pin="0"/><net_sink comp="1059" pin=1"/></net>

<net id="1069"><net_src comp="1054" pin="2"/><net_sink comp="1065" pin=0"/></net>

<net id="1070"><net_src comp="136" pin="0"/><net_sink comp="1065" pin=1"/></net>

<net id="1074"><net_src comp="1054" pin="2"/><net_sink comp="1071" pin=0"/></net>

<net id="1079"><net_src comp="138" pin="0"/><net_sink comp="1075" pin=0"/></net>

<net id="1080"><net_src comp="1071" pin="1"/><net_sink comp="1075" pin=1"/></net>

<net id="1088"><net_src comp="140" pin="0"/><net_sink comp="1084" pin=0"/></net>

<net id="1089"><net_src comp="1081" pin="1"/><net_sink comp="1084" pin=1"/></net>

<net id="1096"><net_src comp="142" pin="0"/><net_sink comp="1090" pin=0"/></net>

<net id="1097"><net_src comp="1084" pin="2"/><net_sink comp="1090" pin=1"/></net>

<net id="1098"><net_src comp="144" pin="0"/><net_sink comp="1090" pin=2"/></net>

<net id="1099"><net_src comp="146" pin="0"/><net_sink comp="1090" pin=3"/></net>

<net id="1103"><net_src comp="1084" pin="2"/><net_sink comp="1100" pin=0"/></net>

<net id="1109"><net_src comp="148" pin="0"/><net_sink comp="1104" pin=0"/></net>

<net id="1110"><net_src comp="146" pin="0"/><net_sink comp="1104" pin=2"/></net>

<net id="1115"><net_src comp="150" pin="0"/><net_sink comp="1111" pin=1"/></net>

<net id="1120"><net_src comp="152" pin="0"/><net_sink comp="1116" pin=0"/></net>

<net id="1126"><net_src comp="1111" pin="2"/><net_sink comp="1121" pin=0"/></net>

<net id="1127"><net_src comp="1116" pin="2"/><net_sink comp="1121" pin=2"/></net>

<net id="1133"><net_src comp="1104" pin="3"/><net_sink comp="1128" pin=0"/></net>

<net id="1134"><net_src comp="1121" pin="3"/><net_sink comp="1128" pin=1"/></net>

<net id="1138"><net_src comp="1135" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="1142"><net_src comp="264" pin="2"/><net_sink comp="1139" pin=0"/></net>

<net id="1147"><net_src comp="160" pin="0"/><net_sink comp="1143" pin=1"/></net>

<net id="1152"><net_src comp="1143" pin="2"/><net_sink comp="1148" pin=1"/></net>

<net id="1158"><net_src comp="1148" pin="2"/><net_sink comp="1153" pin=0"/></net>

<net id="1159"><net_src comp="162" pin="0"/><net_sink comp="1153" pin=1"/></net>

<net id="1160"><net_src comp="164" pin="0"/><net_sink comp="1153" pin=2"/></net>

<net id="1165"><net_src comp="1148" pin="2"/><net_sink comp="1161" pin=0"/></net>

<net id="1171"><net_src comp="1161" pin="2"/><net_sink comp="1166" pin=0"/></net>

<net id="1172"><net_src comp="1153" pin="3"/><net_sink comp="1166" pin=1"/></net>

<net id="1173"><net_src comp="1139" pin="1"/><net_sink comp="1166" pin=2"/></net>

<net id="1177"><net_src comp="1174" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="1181"><net_src comp="435" pin="4"/><net_sink comp="1178" pin=0"/></net>

<net id="1182"><net_src comp="1178" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="1186"><net_src comp="445" pin="4"/><net_sink comp="1183" pin=0"/></net>

<net id="1187"><net_src comp="1183" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="1191"><net_src comp="458" pin="2"/><net_sink comp="1188" pin=0"/></net>

<net id="1192"><net_src comp="1188" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="1193"><net_src comp="1188" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="1197"><net_src comp="468" pin="2"/><net_sink comp="1194" pin=0"/></net>

<net id="1198"><net_src comp="1194" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="1199"><net_src comp="1194" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="1203"><net_src comp="214" pin="3"/><net_sink comp="1200" pin=0"/></net>

<net id="1204"><net_src comp="1200" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="1208"><net_src comp="474" pin="2"/><net_sink comp="1205" pin=0"/></net>

<net id="1212"><net_src comp="480" pin="2"/><net_sink comp="1209" pin=0"/></net>

<net id="1213"><net_src comp="1209" pin="1"/><net_sink comp="333" pin=2"/></net>

<net id="1217"><net_src comp="486" pin="2"/><net_sink comp="1214" pin=0"/></net>

<net id="1218"><net_src comp="1214" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="1219"><net_src comp="1214" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="1223"><net_src comp="492" pin="2"/><net_sink comp="1220" pin=0"/></net>

<net id="1224"><net_src comp="1220" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="1225"><net_src comp="1220" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="1226"><net_src comp="1220" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="1230"><net_src comp="193" pin="2"/><net_sink comp="1227" pin=0"/></net>

<net id="1231"><net_src comp="1227" pin="1"/><net_sink comp="498" pin=2"/></net>

<net id="1232"><net_src comp="1227" pin="1"/><net_sink comp="511" pin=1"/></net>

<net id="1233"><net_src comp="1227" pin="1"/><net_sink comp="524" pin=1"/></net>

<net id="1237"><net_src comp="504" pin="3"/><net_sink comp="1234" pin=0"/></net>

<net id="1238"><net_src comp="1234" pin="1"/><net_sink comp="297" pin=2"/></net>

<net id="1242"><net_src comp="517" pin="3"/><net_sink comp="1239" pin=0"/></net>

<net id="1243"><net_src comp="1239" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="1247"><net_src comp="524" pin="3"/><net_sink comp="1244" pin=0"/></net>

<net id="1248"><net_src comp="1244" pin="1"/><net_sink comp="321" pin=2"/></net>

<net id="1255"><net_src comp="536" pin="2"/><net_sink comp="1252" pin=0"/></net>

<net id="1256"><net_src comp="1252" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="1260"><net_src comp="547" pin="1"/><net_sink comp="1257" pin=0"/></net>

<net id="1261"><net_src comp="1257" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="1265"><net_src comp="222" pin="3"/><net_sink comp="1262" pin=0"/></net>

<net id="1266"><net_src comp="1262" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="1273"><net_src comp="557" pin="2"/><net_sink comp="1270" pin=0"/></net>

<net id="1274"><net_src comp="1270" pin="1"/><net_sink comp="404" pin=2"/></net>

<net id="1278"><net_src comp="229" pin="3"/><net_sink comp="1275" pin=0"/></net>

<net id="1279"><net_src comp="1275" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="1283"><net_src comp="236" pin="3"/><net_sink comp="1280" pin=0"/></net>

<net id="1284"><net_src comp="1280" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="1288"><net_src comp="594" pin="3"/><net_sink comp="1285" pin=0"/></net>

<net id="1289"><net_src comp="1285" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="1293"><net_src comp="602" pin="5"/><net_sink comp="1290" pin=0"/></net>

<net id="1294"><net_src comp="1290" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="1298"><net_src comp="614" pin="3"/><net_sink comp="1295" pin=0"/></net>

<net id="1299"><net_src comp="1295" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="1303"><net_src comp="621" pin="1"/><net_sink comp="1300" pin=0"/></net>

<net id="1304"><net_src comp="1300" pin="1"/><net_sink comp="627" pin=1"/></net>

<net id="1308"><net_src comp="624" pin="1"/><net_sink comp="1305" pin=0"/></net>

<net id="1309"><net_src comp="1305" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="1313"><net_src comp="627" pin="2"/><net_sink comp="1310" pin=0"/></net>

<net id="1314"><net_src comp="1310" pin="1"/><net_sink comp="647" pin=1"/></net>

<net id="1315"><net_src comp="1310" pin="1"/><net_sink comp="659" pin=1"/></net>

<net id="1319"><net_src comp="633" pin="4"/><net_sink comp="1316" pin=0"/></net>

<net id="1320"><net_src comp="1316" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="1324"><net_src comp="643" pin="1"/><net_sink comp="1321" pin=0"/></net>

<net id="1325"><net_src comp="1321" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="1329"><net_src comp="672" pin="2"/><net_sink comp="1326" pin=0"/></net>

<net id="1330"><net_src comp="1326" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="1334"><net_src comp="686" pin="2"/><net_sink comp="1331" pin=0"/></net>

<net id="1335"><net_src comp="1331" pin="1"/><net_sink comp="392" pin=2"/></net>

<net id="1339"><net_src comp="253" pin="2"/><net_sink comp="1336" pin=0"/></net>

<net id="1340"><net_src comp="1336" pin="1"/><net_sink comp="692" pin=1"/></net>

<net id="1344"><net_src comp="697" pin="2"/><net_sink comp="1341" pin=0"/></net>

<net id="1345"><net_src comp="1341" pin="1"/><net_sink comp="933" pin=0"/></net>

<net id="1346"><net_src comp="1341" pin="1"/><net_sink comp="940" pin=0"/></net>

<net id="1347"><net_src comp="1341" pin="1"/><net_sink comp="947" pin=0"/></net>

<net id="1351"><net_src comp="703" pin="2"/><net_sink comp="1348" pin=0"/></net>

<net id="1352"><net_src comp="1348" pin="1"/><net_sink comp="912" pin=0"/></net>

<net id="1353"><net_src comp="1348" pin="1"/><net_sink comp="919" pin=0"/></net>

<net id="1354"><net_src comp="1348" pin="1"/><net_sink comp="926" pin=0"/></net>

<net id="1358"><net_src comp="713" pin="2"/><net_sink comp="1355" pin=0"/></net>

<net id="1359"><net_src comp="1355" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="1363"><net_src comp="719" pin="1"/><net_sink comp="1360" pin=0"/></net>

<net id="1364"><net_src comp="1360" pin="1"/><net_sink comp="722" pin=1"/></net>

<net id="1368"><net_src comp="722" pin="2"/><net_sink comp="1365" pin=0"/></net>

<net id="1369"><net_src comp="1365" pin="1"/><net_sink comp="742" pin=1"/></net>

<net id="1373"><net_src comp="728" pin="4"/><net_sink comp="1370" pin=0"/></net>

<net id="1374"><net_src comp="1370" pin="1"/><net_sink comp="754" pin=1"/></net>

<net id="1375"><net_src comp="1370" pin="1"/><net_sink comp="759" pin=1"/></net>

<net id="1376"><net_src comp="1370" pin="1"/><net_sink comp="766" pin=2"/></net>

<net id="1380"><net_src comp="738" pin="1"/><net_sink comp="1377" pin=0"/></net>

<net id="1381"><net_src comp="1377" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="1385"><net_src comp="766" pin="3"/><net_sink comp="1382" pin=0"/></net>

<net id="1386"><net_src comp="1382" pin="1"/><net_sink comp="773" pin=0"/></net>

<net id="1390"><net_src comp="257" pin="3"/><net_sink comp="1387" pin=0"/></net>

<net id="1391"><net_src comp="1387" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="1395"><net_src comp="264" pin="2"/><net_sink comp="1392" pin=0"/></net>

<net id="1396"><net_src comp="1392" pin="1"/><net_sink comp="829" pin=0"/></net>

<net id="1400"><net_src comp="933" pin="3"/><net_sink comp="1397" pin=0"/></net>

<net id="1401"><net_src comp="1397" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="1405"><net_src comp="940" pin="3"/><net_sink comp="1402" pin=0"/></net>

<net id="1406"><net_src comp="1402" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="1410"><net_src comp="947" pin="3"/><net_sink comp="1407" pin=0"/></net>

<net id="1411"><net_src comp="1407" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="1418"><net_src comp="960" pin="2"/><net_sink comp="1415" pin=0"/></net>

<net id="1419"><net_src comp="1415" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="1423"><net_src comp="269" pin="3"/><net_sink comp="1420" pin=0"/></net>

<net id="1424"><net_src comp="1420" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="1428"><net_src comp="276" pin="2"/><net_sink comp="1425" pin=0"/></net>

<net id="1429"><net_src comp="1425" pin="1"/><net_sink comp="983" pin=0"/></net>

<net id="1433"><net_src comp="971" pin="5"/><net_sink comp="1430" pin=0"/></net>

<net id="1434"><net_src comp="1430" pin="1"/><net_sink comp="986" pin=0"/></net>

<net id="1438"><net_src comp="983" pin="1"/><net_sink comp="1435" pin=0"/></net>

<net id="1439"><net_src comp="1435" pin="1"/><net_sink comp="989" pin=0"/></net>

<net id="1443"><net_src comp="986" pin="1"/><net_sink comp="1440" pin=0"/></net>

<net id="1444"><net_src comp="1440" pin="1"/><net_sink comp="989" pin=1"/></net>

<net id="1448"><net_src comp="989" pin="2"/><net_sink comp="1445" pin=0"/></net>

<net id="1449"><net_src comp="1445" pin="1"/><net_sink comp="1009" pin=1"/></net>

<net id="1450"><net_src comp="1445" pin="1"/><net_sink comp="1021" pin=1"/></net>

<net id="1454"><net_src comp="995" pin="4"/><net_sink comp="1451" pin=0"/></net>

<net id="1455"><net_src comp="1451" pin="1"/><net_sink comp="1043" pin=1"/></net>

<net id="1459"><net_src comp="1005" pin="1"/><net_sink comp="1456" pin=0"/></net>

<net id="1460"><net_src comp="1456" pin="1"/><net_sink comp="1016" pin=0"/></net>

<net id="1464"><net_src comp="1034" pin="2"/><net_sink comp="1461" pin=0"/></net>

<net id="1465"><net_src comp="1461" pin="1"/><net_sink comp="1040" pin=0"/></net>

<net id="1469"><net_src comp="1048" pin="2"/><net_sink comp="1466" pin=0"/></net>

<net id="1470"><net_src comp="1466" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="1474"><net_src comp="281" pin="2"/><net_sink comp="1471" pin=0"/></net>

<net id="1475"><net_src comp="1471" pin="1"/><net_sink comp="1054" pin=0"/></net>

<net id="1479"><net_src comp="1059" pin="2"/><net_sink comp="1476" pin=0"/></net>

<net id="1480"><net_src comp="1476" pin="1"/><net_sink comp="1143" pin=0"/></net>

<net id="1481"><net_src comp="1476" pin="1"/><net_sink comp="1161" pin=1"/></net>

<net id="1485"><net_src comp="1065" pin="2"/><net_sink comp="1482" pin=0"/></net>

<net id="1486"><net_src comp="1482" pin="1"/><net_sink comp="1148" pin=0"/></net>

<net id="1490"><net_src comp="1075" pin="2"/><net_sink comp="1487" pin=0"/></net>

<net id="1491"><net_src comp="1487" pin="1"/><net_sink comp="1081" pin=0"/></net>

<net id="1495"><net_src comp="1081" pin="1"/><net_sink comp="1492" pin=0"/></net>

<net id="1496"><net_src comp="1492" pin="1"/><net_sink comp="1084" pin=1"/></net>

<net id="1500"><net_src comp="1084" pin="2"/><net_sink comp="1497" pin=0"/></net>

<net id="1501"><net_src comp="1497" pin="1"/><net_sink comp="1104" pin=1"/></net>

<net id="1505"><net_src comp="1090" pin="4"/><net_sink comp="1502" pin=0"/></net>

<net id="1506"><net_src comp="1502" pin="1"/><net_sink comp="1116" pin=1"/></net>

<net id="1507"><net_src comp="1502" pin="1"/><net_sink comp="1121" pin=1"/></net>

<net id="1508"><net_src comp="1502" pin="1"/><net_sink comp="1128" pin=2"/></net>

<net id="1512"><net_src comp="1100" pin="1"/><net_sink comp="1509" pin=0"/></net>

<net id="1513"><net_src comp="1509" pin="1"/><net_sink comp="1111" pin=0"/></net>

<net id="1517"><net_src comp="1128" pin="3"/><net_sink comp="1514" pin=0"/></net>

<net id="1518"><net_src comp="1514" pin="1"/><net_sink comp="1135" pin=0"/></net>

<net id="1522"><net_src comp="285" pin="3"/><net_sink comp="1519" pin=0"/></net>

<net id="1523"><net_src comp="1519" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="1527"><net_src comp="1166" pin="3"/><net_sink comp="1524" pin=0"/></net>

<net id="1528"><net_src comp="1524" pin="1"/><net_sink comp="1174" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: OUTPUTS | {44 45 46 47 48 49 50 }
 - Input state : 
	Port: TOPANN : INPUTS | {2 3 4 5 6 7 8 10 }
	Port: TOPANN : inputs_V | {1 }
	Port: TOPANN : layerWeigth_0_V | {14 15 }
	Port: TOPANN : layerWeigth_1_V | {14 15 }
	Port: TOPANN : bias_V | {14 21 }
	Port: TOPANN : outputLayerWeigth_V | {30 31 }
	Port: TOPANN : outputLayerBias_V | {30 37 }
	Port: TOPANN : result_V | {1 }
	Port: TOPANN : coeTanSig_V | {27 28 43 44 }
  - Chain level:
	State 1
	State 2
		INPUTS_addr : 1
		INPUTS_addr_rd_req : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
		OUTPUTS_addr : 1
	State 9
		exitcond3 : 1
		indvar_next : 1
		StgValue_96 : 2
		sel_tmp : 1
		sel_tmp7 : 1
	State 10
	State 11
		Ainputs_2_V_1 : 1
		Ainputs_2_V_3 : 1
		burstread_rend : 1
	State 12
	State 13
		exitcond1 : 1
		neuronIndex_1 : 1
		StgValue_119 : 2
		tmp : 1
		tmp_cast : 1
		bias_V_addr : 2
	State 14
		exitcond2 : 1
		i_2 : 1
		StgValue_132 : 2
		tmp_31 : 1
		newIndex1_cast : 2
		tmp_22 : 2
		tmp_23 : 3
		layerWeigth_0_V_add : 4
		tmp_24 : 3
		tmp_24_cast : 4
		layerWeigth_1_V_add : 5
		tmp_32 : 1
		layerWeigth_0_V_loa : 5
		layerWeigth_1_V_loa : 6
		tmp_20 : 1
	State 15
		layerWeigth_V_load_p : 1
	State 16
		p_Val2_8 : 1
	State 17
	State 18
		p_Val2_9 : 1
		tmp_34 : 1
	State 19
		r_i_i1 : 1
		qb_assign_3 : 1
	State 20
		tmp_21 : 1
		tmpCalc_V : 2
	State 21
	State 22
		tmp_5 : 1
		tmp_10 : 1
		tmp_14 : 1
		r_V_1 : 2
	State 23
		r_V_4 : 1
	State 24
	State 25
		ret_V_2 : 1
		tmp_30 : 1
	State 26
		p_s : 1
		p_3 : 2
	State 27
		coeTanSig_V_addr_1 : 1
		layerResult_2_V_12 : 2
	State 28
	State 29
		sel_tmp6 : 1
		layerResult_2_V_1 : 2
		sel_tmp9 : 1
		layerResult_1_V_1 : 2
		layerResult_0_V_s : 1
		sel_tmp1 : 1
		layerResult_2_V_2 : 2
		sel_tmp10 : 1
		layerResult_1_V_2 : 2
		layerResult_0_V_2 : 1
		layerResult_2_V_7 : 1
		layerResult_2_V_3 : 2
		layerResult_2_V_8 : 1
		layerResult_2_V_9 : 2
		layerResult_2_V_11 : 1
		layerResult_2_V_4 : 3
		layerResult_1_V_4 : 3
		layerResult_0_V_4 : 2
		layerResult_2_V_5 : 4
		layerResult_1_V_5 : 4
		layerResult_0_V_5 : 3
	State 30
		exitcond : 1
		i_1 : 1
		StgValue_218 : 2
		tmp_6 : 1
		outputLayerWeigth_V_s : 2
		outputLayerWeigth_V_1 : 3
	State 31
	State 32
		p_Val2_2 : 1
	State 33
	State 34
		p_Val2_3 : 1
		tmp_27 : 1
	State 35
		r_i_i : 1
		qb_assign_1 : 1
	State 36
		tmp_19 : 1
		tmpCalc_V_1 : 2
	State 37
	State 38
		tmp_s : 1
		tmp_4 : 1
		tmp_9 : 1
		r_V : 2
	State 39
		r_V_5 : 1
	State 40
	State 41
		ret_V : 1
		tmp_25 : 1
	State 42
		p_1 : 1
		p_2 : 2
	State 43
		coeTanSig_V_addr : 1
		layerResult_0_V : 2
	State 44
		layerResult_0_V_1_c : 1
	State 45
		StgValue_271 : 1
	State 46
	State 47
	State 48
	State 49
	State 50


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |      Ainputs_2_V_fu_498      |    0    |    0    |    32   |
|          |     Ainputs_2_V_1_fu_504     |    0    |    0    |    32   |
|          |     Ainputs_2_V_2_fu_511     |    0    |    0    |    32   |
|          |     Ainputs_2_V_3_fu_517     |    0    |    0    |    32   |
|          |     Ainputs_2_V_5_fu_524     |    0    |    0    |    32   |
|          |  layerWeigth_V_load_p_fu_614 |    0    |    0    |    32   |
|          |          p_s_fu_759          |    0    |    0    |    17   |
|          |          p_3_fu_766          |    0    |    0    |    17   |
|          |        sel_tmp6_fu_783       |    0    |    0    |    32   |
|          |   layerResult_2_V_1_fu_797   |    0    |    0    |    32   |
|          |        sel_tmp9_fu_805       |    0    |    0    |    32   |
|          |   layerResult_1_V_1_fu_813   |    0    |    0    |    32   |
|          |   layerResult_0_V_s_fu_821   |    0    |    0    |    32   |
|          |        sel_tmp1_fu_832       |    0    |    0    |    32   |
|          |   layerResult_2_V_2_fu_840   |    0    |    0    |    32   |
|          |       sel_tmp10_fu_848       |    0    |    0    |    32   |
|  select  |   layerResult_1_V_2_fu_856   |    0    |    0    |    32   |
|          |   layerResult_0_V_2_fu_864   |    0    |    0    |    32   |
|          |   layerResult_2_V_7_fu_872   |    0    |    0    |    32   |
|          |   layerResult_2_V_3_fu_880   |    0    |    0    |    32   |
|          |   layerResult_2_V_8_fu_888   |    0    |    0    |    32   |
|          |   layerResult_2_V_9_fu_896   |    0    |    0    |    32   |
|          |   layerResult_2_V_11_fu_904  |    0    |    0    |    32   |
|          |   layerResult_2_V_4_fu_912   |    0    |    0    |    32   |
|          |   layerResult_1_V_4_fu_919   |    0    |    0    |    32   |
|          |   layerResult_0_V_4_fu_926   |    0    |    0    |    32   |
|          |   layerResult_2_V_5_fu_933   |    0    |    0    |    32   |
|          |   layerResult_1_V_5_fu_940   |    0    |    0    |    32   |
|          |   layerResult_0_V_5_fu_947   |    0    |    0    |    32   |
|          |          p_1_fu_1121         |    0    |    0    |    17   |
|          |          p_2_fu_1128         |    0    |    0    |    17   |
|          |       sel_tmp4_fu_1153       |    0    |    0    |    26   |
|          |   layerResult_V_gep_fu_1166  |    0    |    0    |    26   |
|----------|------------------------------|---------|---------|---------|
|          |          grp_fu_627          |    4    |   166   |    49   |
|    mul   |          grp_fu_722          |    4    |   170   |    51   |
|          |          grp_fu_989          |    4    |   166   |    49   |
|          |          grp_fu_1084         |    4    |   170   |    51   |
|----------|------------------------------|---------|---------|---------|
|          |      indvar_next_fu_480      |    0    |    0    |    10   |
|          |     neuronIndex_1_fu_536     |    0    |    0    |    10   |
|          |          i_2_fu_557          |    0    |    0    |    10   |
|          |         tmp_24_fu_584        |    0    |    0    |    10   |
|          |         tmp_21_fu_681        |    0    |    0    |    32   |
|          |       tmpCalc_V_fu_686       |    0    |    0    |    32   |
|          |      tmpCalc_V_4_fu_692      |    0    |    0    |    39   |
|    add   |         r_V_1_fu_713         |    0    |    0    |    39   |
|          |        ret_V_3_fu_754        |    0    |    0    |    24   |
|          |          i_1_fu_960          |    0    |    0    |    10   |
|          |        tmp_19_fu_1043        |    0    |    0    |    32   |
|          |      tmpCalc_V_1_fu_1048     |    0    |    0    |    32   |
|          |      tmpCalc_V_5_fu_1054     |    0    |    0    |    39   |
|          |          r_V_fu_1075         |    0    |    0    |    39   |
|          |        ret_V_1_fu_1116       |    0    |    0    |    24   |
|----------|------------------------------|---------|---------|---------|
|          |       exitcond3_fu_474       |    0    |    0    |    8    |
|          |        sel_tmp_fu_486        |    0    |    0    |    8    |
|          |        sel_tmp7_fu_492       |    0    |    0    |    8    |
|          |       exitcond1_fu_530       |    0    |    0    |    8    |
|          |       exitcond2_fu_551       |    0    |    0    |    8    |
|          |           r_fu_654           |    0    |    0    |    18   |
|          |         tmp_5_fu_697         |    0    |    0    |    18   |
|   icmp   |         tmp_10_fu_703        |    0    |    0    |    18   |
|          |         tmp_17_fu_749        |    0    |    0    |    24   |
|          |        sel_tmp5_fu_777       |    0    |    0    |    8    |
|          |        sel_tmp8_fu_791       |    0    |    0    |    8    |
|          |        exitcond_fu_954       |    0    |    0    |    8    |
|          |          r_1_fu_1016         |    0    |    0    |    18   |
|          |         tmp_s_fu_1059        |    0    |    0    |    18   |
|          |         tmp_4_fu_1065        |    0    |    0    |    18   |
|          |         tmp_3_fu_1111        |    0    |    0    |    24   |
|----------|------------------------------|---------|---------|---------|
|    mux   |         tmp_20_fu_602        |    0    |    0    |    15   |
|          |         tmp_15_fu_971        |    0    |    0    |    15   |
|----------|------------------------------|---------|---------|---------|
|          |         r_i_i1_fu_666        |    0    |    0    |    8    |
|    or    |         r_i_i_fu_1028        |    0    |    0    |    8    |
|          |        tmp_12_fu_1161        |    0    |    0    |    8    |
|----------|------------------------------|---------|---------|---------|
|          |      qb_assign_3_fu_672      |    0    |    0    |    8    |
|    and   |      qb_assign_1_fu_1034     |    0    |    0    |    8    |
|          |       sel_tmp3_fu_1148       |    0    |    0    |    8    |
|----------|------------------------------|---------|---------|---------|
|    xor   |       sel_tmp2_fu_1143       |    0    |    0    |    8    |
|----------|------------------------------|---------|---------|---------|
|          |   result_V_read_read_fu_174  |    0    |    0    |    0    |
|   read   |   inputs_V_read_read_fu_180  |    0    |    0    |    0    |
|          |   Ainputs_2_V_7_read_fu_193  |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|  readreq |      grp_readreq_fu_186      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
| writeresp|     grp_writeresp_fu_198     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   write  |   StgValue_271_write_fu_205  |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       result_V3_fu_435       |    0    |    0    |    0    |
|          |       inputs_V1_fu_445       |    0    |    0    |    0    |
|partselect|        p_Val2_9_fu_633       |    0    |    0    |    0    |
|          |        ret_V_2_fu_728        |    0    |    0    |    0    |
|          |        p_Val2_3_fu_995       |    0    |    0    |    0    |
|          |         ret_V_fu_1090        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_1_fu_455         |    0    |    0    |    0    |
|          |         tmp_8_fu_465         |    0    |    0    |    0    |
|          |          tmp_fu_542          |    0    |    0    |    0    |
|          |        tmp_cast_fu_547       |    0    |    0    |    0    |
|          |     newIndex1_cast_fu_567    |    0    |    0    |    0    |
|   zext   |         tmp_23_fu_579        |    0    |    0    |    0    |
|          |      tmp_24_cast_fu_589      |    0    |    0    |    0    |
|          |         tmp_16_fu_678        |    0    |    0    |    0    |
|          |        OP1_V_3_fu_719        |    0    |    0    |    0    |
|          |         tmp_6_fu_966         |    0    |    0    |    0    |
|          |         tmp_7_fu_1040        |    0    |    0    |    0    |
|          |        OP1_V_2_fu_1081       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_31_fu_563        |    0    |    0    |    0    |
|          |         tmp_34_fu_643        |    0    |    0    |    0    |
|   trunc  |         tmp_30_fu_738        |    0    |    0    |    0    |
|          |        tmp_27_fu_1005        |    0    |    0    |    0    |
|          |        tmp_25_fu_1100        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|bitconcatenate|         tmp_22_fu_571        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_32_fu_594        |    0    |    0    |    0    |
|          |          qbit_fu_647         |    0    |    0    |    0    |
|          |         tmp_35_fu_659        |    0    |    0    |    0    |
| bitselect|         tmp_29_fu_742        |    0    |    0    |    0    |
|          |        qbit_1_fu_1009        |    0    |    0    |    0    |
|          |        tmp_28_fu_1021        |    0    |    0    |    0    |
|          |        tmp_13_fu_1104        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |        OP1_V_1_fu_621        |    0    |    0    |    0    |
|          |        OP2_V_1_fu_624        |    0    |    0    |    0    |
|          |         tmp_14_fu_709        |    0    |    0    |    0    |
|          |         tmp_18_fu_773        |    0    |    0    |    0    |
|          |  layerResult_0_V_3_c_fu_829  |    0    |    0    |    0    |
|   sext   |         OP1_V_fu_983         |    0    |    0    |    0    |
|          |         OP2_V_fu_986         |    0    |    0    |    0    |
|          |         tmp_9_fu_1071        |    0    |    0    |    0    |
|          |        tmp_11_fu_1135        |    0    |    0    |    0    |
|          |  layerResult_0_V_1_c_fu_1139 |    0    |    0    |    0    |
|          | layerResult_V_gep_ca_fu_1174 |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    16   |   672   |   1872  |
|----------|------------------------------|---------|---------|---------|

Memories:
+-----------+--------+--------+--------+
|           |  BRAM  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|coeTanSig_V|    6   |    0   |    0   |
+-----------+--------+--------+--------+
|   Total   |    6   |    0   |    0   |
+-----------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|     Ainputs_1_V_s_reg_305    |   32   |
|    Ainputs_2_V_1_reg_1234    |   32   |
|    Ainputs_2_V_3_reg_1239    |   32   |
|     Ainputs_2_V_4_reg_317    |   32   |
|    Ainputs_2_V_5_reg_1244    |   32   |
|    Ainputs_2_V_7_reg_1227    |   32   |
|     Ainputs_2_V_s_reg_293    |   32   |
|     INPUTS_addr_reg_1188     |   32   |
|       OP1_V_1_reg_1300       |   64   |
|       OP1_V_2_reg_1492       |   65   |
|       OP1_V_3_reg_1360       |   65   |
|        OP1_V_reg_1435        |   64   |
|       OP2_V_1_reg_1305       |   64   |
|        OP2_V_reg_1440        |   64   |
|     OUTPUTS_addr_reg_1194    |   32   |
|     bias_V_addr_reg_1262     |    2   |
|  coeTanSig_V_addr_1_reg_1387 |   12   |
|   coeTanSig_V_addr_reg_1519  |   12   |
|      exitcond3_reg_1205      |    1   |
|          i2_reg_423          |    2   |
|         i_1_reg_1415         |    2   |
|         i_2_reg_1270         |    2   |
|           i_reg_400          |    2   |
|     indvar_next_reg_1209     |    2   |
|        indvar_reg_329        |    2   |
|      inputs_V1_reg_1183      |   30   |
|  layerResult_0_V_5_reg_1407  |   32   |
|  layerResult_1_V_5_reg_1402  |   32   |
|    layerResult_1_V_reg_352   |   32   |
|  layerResult_2_V_10_reg_364  |   32   |
|  layerResult_2_V_12_reg_1392 |   25   |
|  layerResult_2_V_5_reg_1397  |   32   |
|    layerResult_2_V_reg_340   |   32   |
|  layerResult_V_gep_reg_1524  |   26   |
| layerWeigth_0_V_add_reg_1275 |    3   |
| layerWeigth_1_V_add_reg_1280 |    2   |
| layerWeigth_V_load_p_reg_1295|   32   |
|    neuronIndex_1_reg_1252    |    2   |
|      neuronIndex_reg_376     |    2   |
| outputLayerBias_V_ad_reg_1200|    1   |
|outputLayerWeigth_V_1_reg_1425|   32   |
|outputLayerWeigth_V_s_reg_1420|    2   |
|         p_2_reg_1514         |   17   |
|         p_3_reg_1382         |   17   |
|       p_Val2_1_reg_1471      |   32   |
|       p_Val2_2_reg_1445      |   64   |
|       p_Val2_3_reg_1451      |   32   |
|       p_Val2_5_reg_388       |   32   |
|       p_Val2_7_reg_1336      |   32   |
|       p_Val2_8_reg_1310      |   64   |
|       p_Val2_9_reg_1316      |   32   |
|       p_Val2_s_reg_411       |   32   |
|     qb_assign_1_reg_1461     |    1   |
|     qb_assign_3_reg_1326     |    1   |
|        r_V_1_reg_1355        |   33   |
|        r_V_4_reg_1365        |   65   |
|        r_V_5_reg_1497        |   65   |
|         r_V_reg_1487         |   33   |
|      result_V3_reg_1178      |   30   |
|       ret_V_2_reg_1370       |   17   |
|        ret_V_reg_1502        |   17   |
|       sel_tmp7_reg_1220      |    1   |
|       sel_tmp_reg_1214       |    1   |
|     tmpCalc_V_1_reg_1466     |   32   |
|      tmpCalc_V_reg_1331      |   32   |
|        tmp_10_reg_1348       |    1   |
|        tmp_15_reg_1430       |   32   |
|        tmp_20_reg_1290       |   32   |
|        tmp_25_reg_1509       |   48   |
|        tmp_27_reg_1456       |   23   |
|        tmp_30_reg_1377       |   48   |
|        tmp_32_reg_1285       |    1   |
|        tmp_34_reg_1321       |   23   |
|        tmp_4_reg_1482        |    1   |
|        tmp_5_reg_1341        |    1   |
|       tmp_cast_reg_1257      |    3   |
|        tmp_s_reg_1476        |    1   |
+------------------------------+--------+
|             Total            |  1958  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------|------|------|------|--------||---------||---------|
|            Comp            |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------|------|------|------|--------||---------||---------|
|     grp_readreq_fu_186     |  p1  |   2  |  32  |   64   ||    9    |
|    grp_writeresp_fu_198    |  p0  |   2  |   1  |    2   |
|      grp_access_fu_243     |  p0  |   2  |   3  |    6   ||    9    |
|      grp_access_fu_248     |  p0  |   2  |   2  |    4   ||    9    |
|      grp_access_fu_264     |  p0  |   4  |  12  |   48   ||    21   |
|      grp_access_fu_276     |  p0  |   2  |   2  |    4   ||    9    |
|    Ainputs_2_V_s_reg_293   |  p0  |   2  |  32  |   64   ||    9    |
|    Ainputs_1_V_s_reg_305   |  p0  |   2  |  32  |   64   ||    9    |
|    Ainputs_2_V_4_reg_317   |  p0  |   2  |  32  |   64   ||    9    |
|   layerResult_2_V_reg_340  |  p0  |   2  |  32  |   64   ||    9    |
|   layerResult_1_V_reg_352  |  p0  |   2  |  32  |   64   ||    9    |
| layerResult_2_V_10_reg_364 |  p0  |   2  |  32  |   64   ||    9    |
|     neuronIndex_reg_376    |  p0  |   2  |   2  |    4   ||    9    |
|      p_Val2_5_reg_388      |  p0  |   2  |  32  |   64   ||    9    |
|      p_Val2_s_reg_411      |  p0  |   2  |  32  |   64   ||    9    |
|         i2_reg_423         |  p0  |   2  |   2  |    4   ||    9    |
|         grp_fu_627         |  p0  |   2  |  32  |   64   ||    9    |
|         grp_fu_627         |  p1  |   2  |  32  |   64   ||    9    |
|         grp_fu_722         |  p1  |   2  |  33  |   66   ||    9    |
|         grp_fu_989         |  p0  |   2  |  32  |   64   ||    9    |
|         grp_fu_989         |  p1  |   2  |  32  |   64   ||    9    |
|         grp_fu_1084        |  p1  |   2  |  33  |   66   ||    9    |
|----------------------------|------|------|------|--------||---------||---------|
|            Total           |      |      |      |  1036  || 39.0095 ||   201   |
|----------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   16   |    -   |   672  |  1872  |
|   Memory  |    6   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   39   |    -   |   201  |
|  Register |    -   |    -   |    -   |  1958  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    6   |   16   |   39   |  2630  |  2073  |
+-----------+--------+--------+--------+--------+--------+
