#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Apr 26 09:39:32 2025
# Process ID: 22416
# Current directory: C:/Users/pokor/Desktop/Digital_komplet/Digital_komplet/Digital_scoreboard
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent25788 C:\Users\pokor\Desktop\Digital_komplet\Digital_komplet\Digital_scoreboard\Digital_scoreboard.xpr
# Log file: C:/Users/pokor/Desktop/Digital_komplet/Digital_komplet/Digital_scoreboard/vivado.log
# Journal file: C:/Users/pokor/Desktop/Digital_komplet/Digital_komplet/Digital_scoreboard\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/pokor/Desktop/Digital_komplet/Digital_komplet/Digital_scoreboard/Digital_scoreboard.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/256464/Downloads/Digital_komplet/Digital_scoreboard' since last save.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'C:/Users/pokor/Desktop/Digital_komplet/Digital_komplet/Digital_scoreboard/Digital_scoreboard.gen/sources_1', nor could it be found using path 'C:/Users/256464/Downloads/Digital_komplet/Digital_scoreboard/Digital_scoreboard.gen/sources_1'.
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for digilentinc.com:nexys-a7-50t:part0:1.2. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 1000.762 ; gain = 0.000
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sat Apr 26 09:40:44 2025] Launched synth_1...
Run output will be captured here: C:/Users/pokor/Desktop/Digital_komplet/Digital_komplet/Digital_scoreboard/Digital_scoreboard.runs/synth_1/runme.log
[Sat Apr 26 09:40:45 2025] Launched impl_1...
Run output will be captured here: C:/Users/pokor/Desktop/Digital_komplet/Digital_komplet/Digital_scoreboard/Digital_scoreboard.runs/impl_1/runme.log
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pokor/Desktop/Digital_komplet/Digital_komplet/Digital_scoreboard/Digital_scoreboard.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_game_timer' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pokor/Desktop/Digital_komplet/Digital_komplet/Digital_scoreboard/Digital_scoreboard.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_game_timer_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/pokor/Desktop/Digital_komplet/Digital_komplet/Digital_scoreboard/Digital_scoreboard.srcs/sources_1/new/game_timer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'game_timer'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/pokor/Desktop/Digital_komplet/Digital_komplet/Digital_scoreboard/Digital_scoreboard.srcs/sim_1/new/game_timer_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_game_timer'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pokor/Desktop/Digital_komplet/Digital_komplet/Digital_scoreboard/Digital_scoreboard.sim/sim_1/behav/xsim'
"xelab -wto f2e7aba70a1a4c67892ede5acb41ccba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_game_timer_behav xil_defaultlib.tb_game_timer -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f2e7aba70a1a4c67892ede5acb41ccba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_game_timer_behav xil_defaultlib.tb_game_timer -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.game_timer [game_timer_default]
Compiling architecture tb of entity xil_defaultlib.tb_game_timer
Built simulation snapshot tb_game_timer_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/pokor/Desktop/Digital_komplet/Digital_komplet/Digital_scoreboard/Digital_scoreboard.sim/sim_1/behav/xsim/xsim.dir/tb_game_timer_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Apr 26 09:46:45 2025...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1000.762 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pokor/Desktop/Digital_komplet/Digital_komplet/Digital_scoreboard/Digital_scoreboard.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_game_timer_behav -key {Behavioral:sim_1:Functional:tb_game_timer} -tclbatch {tb_game_timer.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_game_timer.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_game_timer_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 1000.762 ; gain = 0.000
run 0.0000012 s
run 0.0000012 s
run 0.0000012 s
run 0.0000012 s
run 0.0000012 s
run 0.0000012 s
run 0.0000012 s
run 0.0000012 s
run 0.0000012 s
run 0.0000012 s
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pokor/Desktop/Digital_komplet/Digital_komplet/Digital_scoreboard/Digital_scoreboard.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_game_timer' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pokor/Desktop/Digital_komplet/Digital_komplet/Digital_scoreboard/Digital_scoreboard.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_game_timer_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/pokor/Desktop/Digital_komplet/Digital_komplet/Digital_scoreboard/Digital_scoreboard.srcs/sim_1/new/game_timer_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_game_timer'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pokor/Desktop/Digital_komplet/Digital_komplet/Digital_scoreboard/Digital_scoreboard.sim/sim_1/behav/xsim'
"xelab -wto f2e7aba70a1a4c67892ede5acb41ccba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_game_timer_behav xil_defaultlib.tb_game_timer -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f2e7aba70a1a4c67892ede5acb41ccba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_game_timer_behav xil_defaultlib.tb_game_timer -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.game_timer [game_timer_default]
Compiling architecture tb of entity xil_defaultlib.tb_game_timer
Built simulation snapshot tb_game_timer_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pokor/Desktop/Digital_komplet/Digital_komplet/Digital_scoreboard/Digital_scoreboard.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_game_timer_behav -key {Behavioral:sim_1:Functional:tb_game_timer} -tclbatch {tb_game_timer.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_game_timer.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_game_timer_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1000.762 ; gain = 0.000
run 0.0000012 s
run 0.000005 s
run 0.000005 s
run 0.000005 s
run 0.000005 s
run 0.000005 s
run 0.000005 s
run 0.000005 s
run 0.000005 s
run 0.00008 s
run 0.00008 s
run 0.00008 s
run 0.18 s
run: Time (s): cpu = 00:00:35 ; elapsed = 00:00:23 . Memory (MB): peak = 1000.762 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pokor/Desktop/Digital_komplet/Digital_komplet/Digital_scoreboard/Digital_scoreboard.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_game_timer' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pokor/Desktop/Digital_komplet/Digital_komplet/Digital_scoreboard/Digital_scoreboard.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_game_timer_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/pokor/Desktop/Digital_komplet/Digital_komplet/Digital_scoreboard/Digital_scoreboard.srcs/sim_1/new/game_timer_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_game_timer'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pokor/Desktop/Digital_komplet/Digital_komplet/Digital_scoreboard/Digital_scoreboard.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pokor/Desktop/Digital_komplet/Digital_komplet/Digital_scoreboard/Digital_scoreboard.sim/sim_1/behav/xsim'
"xelab -wto f2e7aba70a1a4c67892ede5acb41ccba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_game_timer_behav xil_defaultlib.tb_game_timer -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f2e7aba70a1a4c67892ede5acb41ccba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_game_timer_behav xil_defaultlib.tb_game_timer -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.game_timer [game_timer_default]
Compiling architecture tb of entity xil_defaultlib.tb_game_timer
Built simulation snapshot tb_game_timer_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1000.762 ; gain = 0.000
run 0.18 s
run: Time (s): cpu = 00:00:32 ; elapsed = 00:00:23 . Memory (MB): peak = 1000.762 ; gain = 0.000
run 0.5 s
run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 1000.762 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pokor/Desktop/Digital_komplet/Digital_komplet/Digital_scoreboard/Digital_scoreboard.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_game_timer' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pokor/Desktop/Digital_komplet/Digital_komplet/Digital_scoreboard/Digital_scoreboard.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_game_timer_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/pokor/Desktop/Digital_komplet/Digital_komplet/Digital_scoreboard/Digital_scoreboard.srcs/sources_1/new/game_timer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'game_timer'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pokor/Desktop/Digital_komplet/Digital_komplet/Digital_scoreboard/Digital_scoreboard.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pokor/Desktop/Digital_komplet/Digital_komplet/Digital_scoreboard/Digital_scoreboard.sim/sim_1/behav/xsim'
"xelab -wto f2e7aba70a1a4c67892ede5acb41ccba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_game_timer_behav xil_defaultlib.tb_game_timer -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f2e7aba70a1a4c67892ede5acb41ccba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_game_timer_behav xil_defaultlib.tb_game_timer -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.game_timer [game_timer_default]
Compiling architecture tb of entity xil_defaultlib.tb_game_timer
Built simulation snapshot tb_game_timer_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1000.762 ; gain = 0.000
run 0.5 s
run: Time (s): cpu = 00:00:43 ; elapsed = 00:00:42 . Memory (MB): peak = 1000.762 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pokor/Desktop/Digital_komplet/Digital_komplet/Digital_scoreboard/Digital_scoreboard.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_game_timer' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pokor/Desktop/Digital_komplet/Digital_komplet/Digital_scoreboard/Digital_scoreboard.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_game_timer_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/pokor/Desktop/Digital_komplet/Digital_komplet/Digital_scoreboard/Digital_scoreboard.srcs/sources_1/new/game_timer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'game_timer'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pokor/Desktop/Digital_komplet/Digital_komplet/Digital_scoreboard/Digital_scoreboard.sim/sim_1/behav/xsim'
"xelab -wto f2e7aba70a1a4c67892ede5acb41ccba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_game_timer_behav xil_defaultlib.tb_game_timer -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f2e7aba70a1a4c67892ede5acb41ccba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_game_timer_behav xil_defaultlib.tb_game_timer -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1537] value 2 is out of target constraint range 0 to 1 [C:/Users/pokor/Desktop/Digital_komplet/Digital_komplet/Digital_scoreboard/Digital_scoreboard.srcs/sources_1/new/game_timer.vhd:44]
WARNING: [VRFC 10-1537] value 9 is out of target constraint range 0 to 0 [C:/Users/pokor/Desktop/Digital_komplet/Digital_komplet/Digital_scoreboard/Digital_scoreboard.srcs/sources_1/new/game_timer.vhd:77]
WARNING: [VRFC 10-1537] value 5 is out of target constraint range 0 to 0 [C:/Users/pokor/Desktop/Digital_komplet/Digital_komplet/Digital_scoreboard/Digital_scoreboard.srcs/sources_1/new/game_timer.vhd:81]
WARNING: [VRFC 10-1537] value 9 is out of target constraint range 0 to 0 [C:/Users/pokor/Desktop/Digital_komplet/Digital_komplet/Digital_scoreboard/Digital_scoreboard.srcs/sources_1/new/game_timer.vhd:85]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.game_timer [game_timer_default]
Compiling architecture tb of entity xil_defaultlib.tb_game_timer
Built simulation snapshot tb_game_timer_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pokor/Desktop/Digital_komplet/Digital_komplet/Digital_scoreboard/Digital_scoreboard.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_game_timer_behav -key {Behavioral:sim_1:Functional:tb_game_timer} -tclbatch {tb_game_timer.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_game_timer.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_game_timer_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 0.5 s
run: Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 1000.762 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pokor/Desktop/Digital_komplet/Digital_komplet/Digital_scoreboard/Digital_scoreboard.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_game_timer' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pokor/Desktop/Digital_komplet/Digital_komplet/Digital_scoreboard/Digital_scoreboard.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_game_timer_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/pokor/Desktop/Digital_komplet/Digital_komplet/Digital_scoreboard/Digital_scoreboard.srcs/sources_1/new/game_timer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'game_timer'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pokor/Desktop/Digital_komplet/Digital_komplet/Digital_scoreboard/Digital_scoreboard.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pokor/Desktop/Digital_komplet/Digital_komplet/Digital_scoreboard/Digital_scoreboard.sim/sim_1/behav/xsim'
"xelab -wto f2e7aba70a1a4c67892ede5acb41ccba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_game_timer_behav xil_defaultlib.tb_game_timer -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f2e7aba70a1a4c67892ede5acb41ccba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_game_timer_behav xil_defaultlib.tb_game_timer -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1537] value 9 is out of target constraint range 0 to 0 [C:/Users/pokor/Desktop/Digital_komplet/Digital_komplet/Digital_scoreboard/Digital_scoreboard.srcs/sources_1/new/game_timer.vhd:77]
WARNING: [VRFC 10-1537] value 5 is out of target constraint range 0 to 0 [C:/Users/pokor/Desktop/Digital_komplet/Digital_komplet/Digital_scoreboard/Digital_scoreboard.srcs/sources_1/new/game_timer.vhd:81]
WARNING: [VRFC 10-1537] value 9 is out of target constraint range 0 to 0 [C:/Users/pokor/Desktop/Digital_komplet/Digital_komplet/Digital_scoreboard/Digital_scoreboard.srcs/sources_1/new/game_timer.vhd:85]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.game_timer [game_timer_default]
Compiling architecture tb of entity xil_defaultlib.tb_game_timer
Built simulation snapshot tb_game_timer_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1000.762 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pokor/Desktop/Digital_komplet/Digital_komplet/Digital_scoreboard/Digital_scoreboard.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_game_timer' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pokor/Desktop/Digital_komplet/Digital_komplet/Digital_scoreboard/Digital_scoreboard.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_game_timer_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/pokor/Desktop/Digital_komplet/Digital_komplet/Digital_scoreboard/Digital_scoreboard.srcs/sources_1/new/game_timer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'game_timer'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pokor/Desktop/Digital_komplet/Digital_komplet/Digital_scoreboard/Digital_scoreboard.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pokor/Desktop/Digital_komplet/Digital_komplet/Digital_scoreboard/Digital_scoreboard.sim/sim_1/behav/xsim'
"xelab -wto f2e7aba70a1a4c67892ede5acb41ccba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_game_timer_behav xil_defaultlib.tb_game_timer -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f2e7aba70a1a4c67892ede5acb41ccba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_game_timer_behav xil_defaultlib.tb_game_timer -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.game_timer [game_timer_default]
Compiling architecture tb of entity xil_defaultlib.tb_game_timer
Built simulation snapshot tb_game_timer_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
run 0.5 s
run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1000.762 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pokor/Desktop/Digital_komplet/Digital_komplet/Digital_scoreboard/Digital_scoreboard.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_game_timer' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pokor/Desktop/Digital_komplet/Digital_komplet/Digital_scoreboard/Digital_scoreboard.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_game_timer_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/pokor/Desktop/Digital_komplet/Digital_komplet/Digital_scoreboard/Digital_scoreboard.srcs/sources_1/new/game_timer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'game_timer'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pokor/Desktop/Digital_komplet/Digital_komplet/Digital_scoreboard/Digital_scoreboard.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pokor/Desktop/Digital_komplet/Digital_komplet/Digital_scoreboard/Digital_scoreboard.sim/sim_1/behav/xsim'
"xelab -wto f2e7aba70a1a4c67892ede5acb41ccba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_game_timer_behav xil_defaultlib.tb_game_timer -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f2e7aba70a1a4c67892ede5acb41ccba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_game_timer_behav xil_defaultlib.tb_game_timer -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.game_timer [game_timer_default]
Compiling architecture tb of entity xil_defaultlib.tb_game_timer
Built simulation snapshot tb_game_timer_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1000.762 ; gain = 0.000
run 0.5 s
run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1000.762 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pokor/Desktop/Digital_komplet/Digital_komplet/Digital_scoreboard/Digital_scoreboard.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_game_timer' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pokor/Desktop/Digital_komplet/Digital_komplet/Digital_scoreboard/Digital_scoreboard.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_game_timer_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/pokor/Desktop/Digital_komplet/Digital_komplet/Digital_scoreboard/Digital_scoreboard.srcs/sim_1/new/game_timer_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_game_timer'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pokor/Desktop/Digital_komplet/Digital_komplet/Digital_scoreboard/Digital_scoreboard.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pokor/Desktop/Digital_komplet/Digital_komplet/Digital_scoreboard/Digital_scoreboard.sim/sim_1/behav/xsim'
"xelab -wto f2e7aba70a1a4c67892ede5acb41ccba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_game_timer_behav xil_defaultlib.tb_game_timer -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f2e7aba70a1a4c67892ede5acb41ccba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_game_timer_behav xil_defaultlib.tb_game_timer -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.game_timer [game_timer_default]
Compiling architecture tb of entity xil_defaultlib.tb_game_timer
Built simulation snapshot tb_game_timer_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1023.133 ; gain = 0.000
run 0.5 s
run: Time (s): cpu = 00:01:09 ; elapsed = 00:00:54 . Memory (MB): peak = 1023.133 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top cfg_tb_clock_enable [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pokor/Desktop/Digital_komplet/Digital_komplet/Digital_scoreboard/Digital_scoreboard.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cfg_tb_clock_enable' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pokor/Desktop/Digital_komplet/Digital_komplet/Digital_scoreboard/Digital_scoreboard.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj cfg_tb_clock_enable_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/pokor/Desktop/Digital_komplet/Digital_komplet/Digital_scoreboard/Digital_scoreboard.srcs/sources_1/imports/Downloads/clock_enable.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clock_enable'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/pokor/Desktop/Digital_komplet/Digital_komplet/Digital_scoreboard/Digital_scoreboard.srcs/sim_1/new/clock_enable_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_clock_enable'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pokor/Desktop/Digital_komplet/Digital_komplet/Digital_scoreboard/Digital_scoreboard.sim/sim_1/behav/xsim'
"xelab -wto f2e7aba70a1a4c67892ede5acb41ccba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot cfg_tb_clock_enable_behav xil_defaultlib.cfg_tb_clock_enable -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f2e7aba70a1a4c67892ede5acb41ccba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot cfg_tb_clock_enable_behav xil_defaultlib.cfg_tb_clock_enable -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [clock_enable_default]
Compiling architecture tb of entity xil_defaultlib.tb_clock_enable [tb_clock_enable]
Built simulation snapshot cfg_tb_clock_enable_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/pokor/Desktop/Digital_komplet/Digital_komplet/Digital_scoreboard/Digital_scoreboard.sim/sim_1/behav/xsim/xsim.dir/cfg_tb_clock_enable_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Apr 26 11:08:52 2025...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1526.215 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pokor/Desktop/Digital_komplet/Digital_komplet/Digital_scoreboard/Digital_scoreboard.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cfg_tb_clock_enable_behav -key {Behavioral:sim_1:Functional:cfg_tb_clock_enable} -tclbatch {cfg_tb_clock_enable.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source cfg_tb_clock_enable.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cfg_tb_clock_enable_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1526.215 ; gain = 0.000
run 0.5 s
run: Time (s): cpu = 00:02:03 ; elapsed = 00:01:52 . Memory (MB): peak = 1526.215 ; gain = 0.000
run 0.5 s
run: Time (s): cpu = 00:01:38 ; elapsed = 00:01:45 . Memory (MB): peak = 1526.215 ; gain = 0.000
run 0.5 s
run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1526.215 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top tb_bin2seg [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pokor/Desktop/Digital_komplet/Digital_komplet/Digital_scoreboard/Digital_scoreboard.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_bin2seg' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pokor/Desktop/Digital_komplet/Digital_komplet/Digital_scoreboard/Digital_scoreboard.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_bin2seg_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/pokor/Desktop/Digital_komplet/Digital_komplet/Digital_scoreboard/Digital_scoreboard.srcs/sources_1/imports/Downloads/bin2seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bin2seg'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/pokor/Desktop/Digital_komplet/Digital_komplet/Digital_scoreboard/Digital_scoreboard.srcs/sim_1/new/bin2seg_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_bin2seg'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pokor/Desktop/Digital_komplet/Digital_komplet/Digital_scoreboard/Digital_scoreboard.sim/sim_1/behav/xsim'
"xelab -wto f2e7aba70a1a4c67892ede5acb41ccba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_bin2seg_behav xil_defaultlib.tb_bin2seg -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f2e7aba70a1a4c67892ede5acb41ccba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_bin2seg_behav xil_defaultlib.tb_bin2seg -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.bin2seg [bin2seg_default]
Compiling architecture tb of entity xil_defaultlib.tb_bin2seg
Built simulation snapshot tb_bin2seg_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/pokor/Desktop/Digital_komplet/Digital_komplet/Digital_scoreboard/Digital_scoreboard.sim/sim_1/behav/xsim/xsim.dir/tb_bin2seg_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Apr 26 11:17:58 2025...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pokor/Desktop/Digital_komplet/Digital_komplet/Digital_scoreboard/Digital_scoreboard.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_bin2seg_behav -key {Behavioral:sim_1:Functional:tb_bin2seg} -tclbatch {tb_bin2seg.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_bin2seg.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_bin2seg_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1526.215 ; gain = 0.000
run 0.5 s
run: Time (s): cpu = 00:01:23 ; elapsed = 00:01:06 . Memory (MB): peak = 1526.215 ; gain = 0.000
run 0.5 s
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1526.215 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top tb_position_counter [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pokor/Desktop/Digital_komplet/Digital_komplet/Digital_scoreboard/Digital_scoreboard.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_position_counter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pokor/Desktop/Digital_komplet/Digital_komplet/Digital_scoreboard/Digital_scoreboard.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_position_counter_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/pokor/Desktop/Digital_komplet/Digital_komplet/Digital_scoreboard/Digital_scoreboard.srcs/sources_1/new/position_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'position_counter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/pokor/Desktop/Digital_komplet/Digital_komplet/Digital_scoreboard/Digital_scoreboard.srcs/sim_1/new/position_counter_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_position_counter'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pokor/Desktop/Digital_komplet/Digital_komplet/Digital_scoreboard/Digital_scoreboard.sim/sim_1/behav/xsim'
"xelab -wto f2e7aba70a1a4c67892ede5acb41ccba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_position_counter_behav xil_defaultlib.tb_position_counter -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f2e7aba70a1a4c67892ede5acb41ccba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_position_counter_behav xil_defaultlib.tb_position_counter -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.position_counter [position_counter_default]
Compiling architecture tb of entity xil_defaultlib.tb_position_counter
Built simulation snapshot tb_position_counter_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/pokor/Desktop/Digital_komplet/Digital_komplet/Digital_scoreboard/Digital_scoreboard.sim/sim_1/behav/xsim/xsim.dir/tb_position_counter_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Apr 26 11:20:17 2025...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pokor/Desktop/Digital_komplet/Digital_komplet/Digital_scoreboard/Digital_scoreboard.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_position_counter_behav -key {Behavioral:sim_1:Functional:tb_position_counter} -tclbatch {tb_position_counter.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_position_counter.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_position_counter_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1526.215 ; gain = 0.000
run 0.5 s
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1526.215 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top tb_score_counter [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pokor/Desktop/Digital_komplet/Digital_komplet/Digital_scoreboard/Digital_scoreboard.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_score_counter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pokor/Desktop/Digital_komplet/Digital_komplet/Digital_scoreboard/Digital_scoreboard.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_score_counter_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/pokor/Desktop/Digital_komplet/Digital_komplet/Digital_scoreboard/Digital_scoreboard.srcs/sources_1/new/score_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'score_counter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/pokor/Desktop/Digital_komplet/Digital_komplet/Digital_scoreboard/Digital_scoreboard.srcs/sim_1/new/score_counter_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_score_counter'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pokor/Desktop/Digital_komplet/Digital_komplet/Digital_scoreboard/Digital_scoreboard.sim/sim_1/behav/xsim'
"xelab -wto f2e7aba70a1a4c67892ede5acb41ccba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_score_counter_behav xil_defaultlib.tb_score_counter -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f2e7aba70a1a4c67892ede5acb41ccba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_score_counter_behav xil_defaultlib.tb_score_counter -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.score_counter [score_counter_default]
Compiling architecture tb of entity xil_defaultlib.tb_score_counter
Built simulation snapshot tb_score_counter_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/pokor/Desktop/Digital_komplet/Digital_komplet/Digital_scoreboard/Digital_scoreboard.sim/sim_1/behav/xsim/xsim.dir/tb_score_counter_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Apr 26 11:23:13 2025...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pokor/Desktop/Digital_komplet/Digital_komplet/Digital_scoreboard/Digital_scoreboard.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_score_counter_behav -key {Behavioral:sim_1:Functional:tb_score_counter} -tclbatch {tb_score_counter.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_score_counter.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_score_counter_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1526.215 ; gain = 0.000
run 0.5 s
Note: Simulation finished
Time: 1290 ns  Iteration: 0  Process: /tb_score_counter/stimuli  File: C:/Users/pokor/Desktop/Digital_komplet/Digital_komplet/Digital_scoreboard/Digital_scoreboard.srcs/sim_1/new/score_counter_tb.vhd
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1526.215 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top tb_bin2seg [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pokor/Desktop/Digital_komplet/Digital_komplet/Digital_scoreboard/Digital_scoreboard.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_bin2seg' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pokor/Desktop/Digital_komplet/Digital_komplet/Digital_scoreboard/Digital_scoreboard.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_bin2seg_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pokor/Desktop/Digital_komplet/Digital_komplet/Digital_scoreboard/Digital_scoreboard.sim/sim_1/behav/xsim'
"xelab -wto f2e7aba70a1a4c67892ede5acb41ccba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_bin2seg_behav xil_defaultlib.tb_bin2seg -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f2e7aba70a1a4c67892ede5acb41ccba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_bin2seg_behav xil_defaultlib.tb_bin2seg -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pokor/Desktop/Digital_komplet/Digital_komplet/Digital_scoreboard/Digital_scoreboard.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_bin2seg_behav -key {Behavioral:sim_1:Functional:tb_bin2seg} -tclbatch {tb_bin2seg.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_bin2seg.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_bin2seg_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1526.215 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pokor/Desktop/Digital_komplet/Digital_komplet/Digital_scoreboard/Digital_scoreboard.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_bin2seg' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pokor/Desktop/Digital_komplet/Digital_komplet/Digital_scoreboard/Digital_scoreboard.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_bin2seg_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pokor/Desktop/Digital_komplet/Digital_komplet/Digital_scoreboard/Digital_scoreboard.sim/sim_1/behav/xsim'
"xelab -wto f2e7aba70a1a4c67892ede5acb41ccba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_bin2seg_behav xil_defaultlib.tb_bin2seg -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f2e7aba70a1a4c67892ede5acb41ccba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_bin2seg_behav xil_defaultlib.tb_bin2seg -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pokor/Desktop/Digital_komplet/Digital_komplet/Digital_scoreboard/Digital_scoreboard.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_bin2seg_behav -key {Behavioral:sim_1:Functional:tb_bin2seg} -tclbatch {tb_bin2seg.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_bin2seg.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_bin2seg_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1526.215 ; gain = 0.000
set_property top cfg_tb_clock_enable [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pokor/Desktop/Digital_komplet/Digital_komplet/Digital_scoreboard/Digital_scoreboard.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cfg_tb_clock_enable' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pokor/Desktop/Digital_komplet/Digital_komplet/Digital_scoreboard/Digital_scoreboard.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj cfg_tb_clock_enable_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pokor/Desktop/Digital_komplet/Digital_komplet/Digital_scoreboard/Digital_scoreboard.sim/sim_1/behav/xsim'
"xelab -wto f2e7aba70a1a4c67892ede5acb41ccba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot cfg_tb_clock_enable_behav xil_defaultlib.cfg_tb_clock_enable -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f2e7aba70a1a4c67892ede5acb41ccba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot cfg_tb_clock_enable_behav xil_defaultlib.cfg_tb_clock_enable -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pokor/Desktop/Digital_komplet/Digital_komplet/Digital_scoreboard/Digital_scoreboard.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cfg_tb_clock_enable_behav -key {Behavioral:sim_1:Functional:cfg_tb_clock_enable} -tclbatch {cfg_tb_clock_enable.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source cfg_tb_clock_enable.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cfg_tb_clock_enable_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1526.215 ; gain = 0.000
run 0.5 s
run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1526.215 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Apr 26 11:56:05 2025...
