

================================================================
== Vivado HLS Report for 'sc_FIFO_DCT_DCT'
================================================================
* Date:           Tue Jan 17 18:16:31 2017

* Version:        2016.3 (Build 1682563 on Mon Oct 10 19:41:59 MDT 2016)
* Project:        DCT_base
* Solution:       DCT
* Product family: artix7
* Target device:  xc7a35ticpg236-1l


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.62|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  7583|  7583|  7583|  7583|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+------+------+----------+-----------+-----------+------+----------+
        |               |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1       |  7581|  7581|      7581|          -|          -|  inf |    no    |
        | + DCT_loop    |  7576|  7576|       947|          -|          -|     8|    no    |
        |  ++ TA        |   472|   472|        59|          -|          -|     8|    no    |
        |   +++ multTA  |    56|    56|         7|          -|          -|     8|    no    |
        |  ++ AT        |   472|   472|        59|          -|          -|     8|    no    |
        |   +++ multAT  |    56|    56|         7|          -|          -|     8|    no    |
        +---------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      0|   1751|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      4|      0|      0|
|Memory           |        1|      -|     16|     16|
|Multiplexer      |        -|      -|      -|   1073|
|Register         |        -|      -|   1869|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        1|      4|   1885|   2840|
+-----------------+---------+-------+-------+-------+
|Available        |      100|     90|  41600|  20800|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        1|      4|      4|     13|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+---+----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF| LUT|
    +-------------------------+----------------------+---------+-------+---+----+
    |sc_FIFO_DCT_mul_3cud_U1  |sc_FIFO_DCT_mul_3cud  |        0|      2|  0|   0|
    |sc_FIFO_DCT_mul_8bkb_U0  |sc_FIFO_DCT_mul_8bkb  |        0|      2|  0|   0|
    +-------------------------+----------------------+---------+-------+---+----+
    |Total                    |                      |        0|      4|  0|   0|
    +-------------------------+----------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    +-------+---------------------+---------+---+----+------+-----+------+-------------+
    | Memory|        Module       | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------+---------------------+---------+---+----+------+-----+------+-------------+
    |a_U    |sc_FIFO_DCT_DCT_a    |        1|  0|   0|    64|   32|     1|         2048|
    |b_U    |sc_FIFO_DCT_DCT_b    |        0|  8|   8|    64|    8|     1|          512|
    |b_a_U  |sc_FIFO_DCT_DCT_b_a  |        0|  8|   8|    64|    8|     1|          512|
    +-------+---------------------+---------+---+----+------+-----+------+-------------+
    |Total  |                     |        1| 16|  16|   192|   48|     3|         3072|
    +-------+---------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |i0_1_fu_753_p2          |     +    |      0|  0|   4|           4|           1|
    |i1_2_fu_772_p2          |     +    |      0|  0|   4|           4|           1|
    |i1_3_fu_1115_p2         |     +    |      0|  0|   4|           4|           1|
    |i2_1_fu_812_p2          |     +    |      0|  0|   4|           4|           1|
    |i2_3_fu_1183_p2         |     +    |      0|  0|   4|           4|           1|
    |s_0_2_21_fu_1257_p2     |     +    |      0|  0|  16|          32|          32|
    |s_0_fu_886_p2           |     +    |      0|  0|  16|          32|          32|
    |sc_FIFO_DCT_exec_cnt_o  |     +    |      0|  0|  32|          32|           1|
    |tmp15_fu_850_p2         |     +    |      0|  0|  32|          32|          32|
    |tmp16_fu_856_p2         |     +    |      0|  0|  32|          32|          32|
    |tmp17_fu_862_p2         |     +    |      0|  0|  16|          32|          32|
    |tmp18_fu_868_p2         |     +    |      0|  0|  16|          32|          32|
    |tmp19_fu_874_p2         |     +    |      0|  0|  32|          32|          32|
    |tmp20_fu_880_p2         |     +    |      0|  0|  16|          32|          32|
    |tmp21_fu_1221_p2        |     +    |      0|  0|  32|          32|          32|
    |tmp22_fu_1227_p2        |     +    |      0|  0|  32|          32|          32|
    |tmp23_fu_1233_p2        |     +    |      0|  0|  16|          32|          32|
    |tmp24_fu_1239_p2        |     +    |      0|  0|  16|          32|          32|
    |tmp25_fu_1245_p2        |     +    |      0|  0|  32|          32|          32|
    |tmp26_fu_1251_p2        |     +    |      0|  0|  16|          32|          32|
    |tmp_10_fu_1201_p2       |     +    |      0|  0|   6|           6|           6|
    |tmp_11_fu_1211_p2       |     +    |      0|  0|   6|           6|           6|
    |tmp_15_fu_1536_p2       |     +    |      0|  0|  15|          15|           7|
    |tmp_16_fu_1283_p2       |     +    |      0|  0|   6|           6|           6|
    |tmp_3_fu_1096_p2        |     +    |      0|  0|   6|           6|           6|
    |tmp_6_fu_830_p2         |     +    |      0|  0|   6|           6|           6|
    |tmp_7_fu_840_p2         |     +    |      0|  0|   6|           6|           6|
    |tmp_8_fu_1263_p2        |     +    |      0|  0|   6|           6|           6|
    |p_neg_fu_1267_p2        |     -    |      0|  0|  32|           1|          32|
    |p_neg_t_fu_1505_p2      |     -    |      0|  0|  14|           1|          14|
    |exitcond1_fu_747_p2     |   icmp   |      0|  0|   2|           4|           5|
    |exitcond2_fu_766_p2     |   icmp   |      0|  0|   2|           4|           5|
    |exitcond3_fu_1109_p2    |   icmp   |      0|  0|   2|           4|           5|
    |exitcond4_fu_806_p2     |   icmp   |      0|  0|   2|           4|           5|
    |exitcond5_fu_1177_p2    |   icmp   |      0|  0|   2|           4|           5|
    |sel_tmp10_fu_1310_p2    |   icmp   |      0|  0|   2|           3|           2|
    |sel_tmp11_fu_1315_p2    |   icmp   |      0|  0|   2|           3|           2|
    |sel_tmp12_fu_1320_p2    |   icmp   |      0|  0|   2|           3|           1|
    |sel_tmp13_fu_1325_p2    |   icmp   |      0|  0|   2|           3|           1|
    |sel_tmp1_fu_925_p2      |   icmp   |      0|  0|   2|           3|           1|
    |sel_tmp2_fu_905_p2      |   icmp   |      0|  0|   2|           3|           3|
    |sel_tmp3_fu_930_p2      |   icmp   |      0|  0|   2|           3|           1|
    |sel_tmp4_fu_910_p2      |   icmp   |      0|  0|   2|           3|           4|
    |sel_tmp5_fu_1305_p2     |   icmp   |      0|  0|   2|           3|           4|
    |sel_tmp6_fu_915_p2      |   icmp   |      0|  0|   2|           3|           2|
    |sel_tmp7_fu_1295_p2     |   icmp   |      0|  0|   2|           3|           3|
    |sel_tmp8_fu_920_p2      |   icmp   |      0|  0|   2|           3|           2|
    |sel_tmp9_fu_1300_p2     |   icmp   |      0|  0|   2|           3|           3|
    |sel_tmp_fu_900_p2       |   icmp   |      0|  0|   2|           3|           3|
    |or_cond1_fu_941_p2      |    or    |      0|  0|   1|           1|           1|
    |or_cond2_fu_1009_p2     |    or    |      0|  0|   1|           1|           1|
    |or_cond3_fu_947_p2      |    or    |      0|  0|   1|           1|           1|
    |or_cond4_fu_1330_p2     |    or    |      0|  0|   1|           1|           1|
    |or_cond5_fu_1336_p2     |    or    |      0|  0|   1|           1|           1|
    |or_cond6_fu_1404_p2     |    or    |      0|  0|   1|           1|           1|
    |or_cond7_fu_1342_p2     |    or    |      0|  0|   1|           1|           1|
    |or_cond_fu_935_p2       |    or    |      0|  0|   1|           1|           1|
    |newSel10_fu_1408_p3     |  select  |      0|  0|  32|           1|          32|
    |newSel11_fu_1414_p3     |  select  |      0|  0|  32|           1|          32|
    |newSel12_fu_1429_p3     |  select  |      0|  0|  32|           1|          32|
    |newSel13_fu_1435_p3     |  select  |      0|  0|  32|           1|          32|
    |newSel14_fu_1450_p3     |  select  |      0|  0|  32|           1|          32|
    |newSel15_fu_1456_p3     |  select  |      0|  0|  32|           1|          32|
    |newSel16_fu_1348_p3     |  select  |      0|  0|  32|           1|          32|
    |newSel17_fu_1471_p3     |  select  |      0|  0|  32|           1|          32|
    |newSel18_fu_1477_p3     |  select  |      0|  0|  32|           1|          32|
    |newSel19_fu_1364_p3     |  select  |      0|  0|  32|           1|          32|
    |newSel1_fu_1019_p3      |  select  |      0|  0|  32|           1|          32|
    |newSel2_fu_1076_p3      |  select  |      0|  0|  32|           1|          32|
    |newSel3_fu_1034_p3      |  select  |      0|  0|  32|           1|          32|
    |newSel4_fu_1040_p3      |  select  |      0|  0|  32|           1|          32|
    |newSel5_fu_1082_p3      |  select  |      0|  0|  32|           1|          32|
    |newSel6_fu_1055_p3      |  select  |      0|  0|  32|           1|          32|
    |newSel7_fu_1061_p3      |  select  |      0|  0|  32|           1|          32|
    |newSel8_fu_969_p3       |  select  |      0|  0|  32|           1|          32|
    |newSel9_fu_953_p3       |  select  |      0|  0|  32|           1|          32|
    |newSel_fu_1013_p3       |  select  |      0|  0|  32|           1|          32|
    |s_7_16_fu_1422_p3       |  select  |      0|  0|  32|           1|          32|
    |s_7_17_fu_1443_p3       |  select  |      0|  0|  32|           1|          32|
    |s_7_1_fu_1048_p3        |  select  |      0|  0|  32|           1|          32|
    |s_7_28_fu_985_p3        |  select  |      0|  0|  32|           1|          32|
    |s_7_29_fu_993_p3        |  select  |      0|  0|  32|           1|          32|
    |s_7_30_fu_1001_p3       |  select  |      0|  0|  32|           1|          32|
    |s_7_33_fu_1464_p3       |  select  |      0|  0|  32|           1|          32|
    |s_7_34_fu_1356_p3       |  select  |      0|  0|  32|           1|          32|
    |s_7_35_fu_1484_p3       |  select  |      0|  0|  32|           1|          32|
    |s_7_36_fu_1372_p3       |  select  |      0|  0|  32|           1|          32|
    |s_7_37_fu_1380_p3       |  select  |      0|  0|  32|           1|          32|
    |s_7_38_fu_1388_p3       |  select  |      0|  0|  32|           1|          32|
    |s_7_39_fu_1396_p3       |  select  |      0|  0|  32|           1|          32|
    |s_7_3_14_fu_1069_p3     |  select  |      0|  0|  32|           1|          32|
    |s_7_5_fu_961_p3         |  select  |      0|  0|  32|           1|          32|
    |s_7_7_fu_1089_p3        |  select  |      0|  0|  32|           1|          32|
    |s_7_9_fu_977_p3         |  select  |      0|  0|  32|           1|          32|
    |s_7_fu_1027_p3          |  select  |      0|  0|  32|           1|          32|
    |tmp_13_fu_1524_p3       |  select  |      0|  0|  14|           1|          14|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0|1751|         668|        1844|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |a_address0        |   6|          3|    6|         18|
    |ap_NS_fsm         |  21|         26|    1|         26|
    |i0_reg_299        |   4|          2|    4|          8|
    |i1_1_reg_596      |   4|          2|    4|          8|
    |i1_reg_391        |   4|          2|    4|          8|
    |i2_2_reg_702      |   4|          2|    4|          8|
    |i2_reg_497        |   4|          2|    4|          8|
    |s_0_2_reg_381     |  32|          2|   32|         64|
    |s_0_5_17_reg_585  |  32|          2|   32|         64|
    |s_1_2_reg_371     |  32|          2|   32|         64|
    |s_1_5_reg_574     |  32|          2|   32|         64|
    |s_2_2_reg_361     |  32|          2|   32|         64|
    |s_2_5_reg_563     |  32|          2|   32|         64|
    |s_3_2_reg_351     |  32|          2|   32|         64|
    |s_3_5_reg_552     |  32|          2|   32|         64|
    |s_4_2_reg_341     |  32|          2|   32|         64|
    |s_4_5_reg_541     |  32|          2|   32|         64|
    |s_5_2_reg_331     |  32|          2|   32|         64|
    |s_5_5_reg_530     |  32|          2|   32|         64|
    |s_6_2_reg_321     |  32|          2|   32|         64|
    |s_6_3_reg_414     |  32|          2|   32|         64|
    |s_6_5_reg_519     |  32|          2|   32|         64|
    |s_6_6_reg_619     |  32|          2|   32|         64|
    |s_7_10_reg_486    |  32|          2|   32|         64|
    |s_7_11_reg_643    |  32|          2|   32|         64|
    |s_7_12_reg_655    |  32|          2|   32|         64|
    |s_7_13_reg_667    |  32|          2|   32|         64|
    |s_7_14_reg_679    |  32|          2|   32|         64|
    |s_7_15_reg_691    |  32|          2|   32|         64|
    |s_7_27_reg_474    |  32|          2|   32|         64|
    |s_7_2_12_reg_426  |  32|          2|   32|         64|
    |s_7_2_reg_311     |  32|          2|   32|         64|
    |s_7_32_reg_631    |  32|          2|   32|         64|
    |s_7_3_reg_402     |  32|          2|   32|         64|
    |s_7_4_reg_438     |  32|          2|   32|         64|
    |s_7_5_16_reg_508  |  32|          2|   32|         64|
    |s_7_6_19_reg_607  |  32|          2|   32|         64|
    |s_7_6_reg_450     |  32|          2|   32|         64|
    |s_7_8_reg_462     |  32|          2|   32|         64|
    |s_DCT             |   1|          3|    1|          3|
    |s_working         |   1|          3|    1|          3|
    +------------------+----+-----------+-----+-----------+
    |Total             |1073|        109| 1053|       2138|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |a_load_reg_1884               |  32|   0|   32|          0|
    |ap_CS_fsm                     |  25|   0|   25|          0|
    |b_a_load_reg_1715             |   8|   0|    8|          0|
    |b_load_reg_1889               |   8|   0|    8|          0|
    |i0_1_reg_1656                 |   4|   0|    4|          0|
    |i0_cast_reg_1645              |   4|   0|    6|          2|
    |i0_reg_299                    |   4|   0|    4|          0|
    |i1_1_cast_reg_1813            |   4|   0|    6|          2|
    |i1_1_reg_596                  |   4|   0|    4|          0|
    |i1_2_reg_1664                 |   4|   0|    4|          0|
    |i1_3_reg_1821                 |   4|   0|    4|          0|
    |i1_reg_391                    |   4|   0|    4|          0|
    |i2_1_reg_1683                 |   4|   0|    4|          0|
    |i2_2_reg_702                  |   4|   0|    4|          0|
    |i2_3_reg_1835                 |   4|   0|    4|          0|
    |i2_reg_497                    |   4|   0|    4|          0|
    |or_cond3_reg_1765             |   1|   0|    1|          0|
    |or_cond4_reg_1929             |   1|   0|    1|          0|
    |or_cond7_reg_1934             |   1|   0|    1|          0|
    |or_cond_reg_1760              |   1|   0|    1|          0|
    |s_0_1_fu_142                  |  32|   0|   32|          0|
    |s_0_2_21_reg_1861             |  32|   0|   32|          0|
    |s_0_2_reg_381                 |  32|   0|   32|          0|
    |s_0_5_17_reg_585              |  32|   0|   32|          0|
    |s_0_5_reg_1730                |  32|   0|   32|          0|
    |s_0_6_reg_1899                |  32|   0|   32|          0|
    |s_0_reg_1709                  |  32|   0|   32|          0|
    |s_1_2_reg_371                 |  32|   0|   32|          0|
    |s_1_5_reg_574                 |  32|   0|   32|          0|
    |s_2_2_reg_361                 |  32|   0|   32|          0|
    |s_2_5_reg_563                 |  32|   0|   32|          0|
    |s_3_2_reg_351                 |  32|   0|   32|          0|
    |s_3_5_reg_552                 |  32|   0|   32|          0|
    |s_4_2_reg_341                 |  32|   0|   32|          0|
    |s_4_5_reg_541                 |  32|   0|   32|          0|
    |s_5_2_reg_331                 |  32|   0|   32|          0|
    |s_5_5_reg_530                 |  32|   0|   32|          0|
    |s_6_2_reg_321                 |  32|   0|   32|          0|
    |s_6_3_reg_414                 |  32|   0|   32|          0|
    |s_6_5_reg_519                 |  32|   0|   32|          0|
    |s_6_6_reg_619                 |  32|   0|   32|          0|
    |s_7_10_reg_486                |  32|   0|   32|          0|
    |s_7_11_reg_643                |  32|   0|   32|          0|
    |s_7_12_reg_655                |  32|   0|   32|          0|
    |s_7_13_reg_667                |  32|   0|   32|          0|
    |s_7_14_reg_679                |  32|   0|   32|          0|
    |s_7_15_reg_691                |  32|   0|   32|          0|
    |s_7_19_fu_146                 |  32|   0|   32|          0|
    |s_7_20_fu_150                 |  32|   0|   32|          0|
    |s_7_21_fu_154                 |  32|   0|   32|          0|
    |s_7_22_fu_158                 |  32|   0|   32|          0|
    |s_7_23_fu_162                 |  32|   0|   32|          0|
    |s_7_24_fu_166                 |  32|   0|   32|          0|
    |s_7_25_fu_170                 |  32|   0|   32|          0|
    |s_7_27_reg_474                |  32|   0|   32|          0|
    |s_7_29_reg_1783               |  32|   0|   32|          0|
    |s_7_2_12_reg_426              |  32|   0|   32|          0|
    |s_7_2_reg_311                 |  32|   0|   32|          0|
    |s_7_30_reg_1788               |  32|   0|   32|          0|
    |s_7_32_reg_631                |  32|   0|   32|          0|
    |s_7_34_reg_1942               |  32|   0|   32|          0|
    |s_7_36_reg_1947               |  32|   0|   32|          0|
    |s_7_38_reg_1952               |  32|   0|   32|          0|
    |s_7_39_reg_1957               |  32|   0|   32|          0|
    |s_7_3_reg_402                 |  32|   0|   32|          0|
    |s_7_4_reg_438                 |  32|   0|   32|          0|
    |s_7_5_16_reg_508              |  32|   0|   32|          0|
    |s_7_5_reg_1773                |  32|   0|   32|          0|
    |s_7_6_19_reg_607              |  32|   0|   32|          0|
    |s_7_6_reg_450                 |  32|   0|   32|          0|
    |s_7_8_reg_462                 |  32|   0|   32|          0|
    |s_7_9_reg_1778                |  32|   0|   32|          0|
    |sc_FIFO_DCT_mA_load_reg_1720  |  32|   0|   32|          0|
    |sel_tmp11_reg_1924            |   1|   0|    1|          0|
    |sel_tmp2_reg_1744             |   1|   0|    1|          0|
    |sel_tmp4_reg_1749             |   1|   0|    1|          0|
    |sel_tmp5_reg_1918             |   1|   0|    1|          0|
    |sel_tmp7_reg_1907             |   1|   0|    1|          0|
    |sel_tmp8_reg_1755             |   1|   0|    1|          0|
    |sel_tmp9_reg_1913             |   1|   0|    1|          0|
    |sel_tmp_reg_1738              |   1|   0|    1|          0|
    |tmp_16_reg_1879               |   6|   0|    6|          0|
    |tmp_1_reg_1675                |   3|   0|    6|          3|
    |tmp_23_reg_1688               |   3|   0|    3|          0|
    |tmp_24_reg_1874               |  13|   0|   13|          0|
    |tmp_2_reg_1669                |   3|   0|    6|          3|
    |tmp_30_reg_1840               |   3|   0|    3|          0|
    |tmp_4_reg_1826                |   3|   0|    6|          3|
    |tmp_8_reg_1869                |   6|   0|    6|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         |1869|   0| 1882|         13|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+----------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                         |  in |    1| ap_ctrl_hs |   sc_FIFO_DCT::DCT   | return value |
|ap_rst                         |  in |    1| ap_ctrl_hs |   sc_FIFO_DCT::DCT   | return value |
|sc_FIFO_DCT_mA_address0        | out |    6|  ap_memory |    sc_FIFO_DCT_mA    |     array    |
|sc_FIFO_DCT_mA_ce0             | out |    1|  ap_memory |    sc_FIFO_DCT_mA    |     array    |
|sc_FIFO_DCT_mA_q0              |  in |   32|  ap_memory |    sc_FIFO_DCT_mA    |     array    |
|sc_FIFO_DCT_mB_address0        | out |    6|  ap_memory |    sc_FIFO_DCT_mB    |     array    |
|sc_FIFO_DCT_mB_ce0             | out |    1|  ap_memory |    sc_FIFO_DCT_mB    |     array    |
|sc_FIFO_DCT_mB_we0             | out |    1|  ap_memory |    sc_FIFO_DCT_mB    |     array    |
|sc_FIFO_DCT_mB_d0              | out |   32|  ap_memory |    sc_FIFO_DCT_mB    |     array    |
|sc_FIFO_DCT_mC_address0        | out |    6|  ap_memory |    sc_FIFO_DCT_mC    |     array    |
|sc_FIFO_DCT_mC_ce0             | out |    1|  ap_memory |    sc_FIFO_DCT_mC    |     array    |
|sc_FIFO_DCT_mC_we0             | out |    1|  ap_memory |    sc_FIFO_DCT_mC    |     array    |
|sc_FIFO_DCT_mC_d0              | out |   32|  ap_memory |    sc_FIFO_DCT_mC    |     array    |
|sc_FIFO_DCT_exec_cnt_i         |  in |   32|   ap_ovld  | sc_FIFO_DCT_exec_cnt |    pointer   |
|sc_FIFO_DCT_exec_cnt_o         | out |   32|   ap_ovld  | sc_FIFO_DCT_exec_cnt |    pointer   |
|sc_FIFO_DCT_exec_cnt_o_ap_vld  | out |    1|   ap_ovld  | sc_FIFO_DCT_exec_cnt |    pointer   |
|s_buffered                     |  in |    1|   ap_none  |      s_buffered      |    pointer   |
|s_working                      | out |    1|   ap_vld   |       s_working      |    pointer   |
|s_working_ap_vld               | out |    1|   ap_vld   |       s_working      |    pointer   |
|s_DCT                          | out |    1|   ap_vld   |         s_DCT        |    pointer   |
|s_DCT_ap_vld                   | out |    1|   ap_vld   |         s_DCT        |    pointer   |
|s_done                         |  in |    1|   ap_none  |        s_done        |    pointer   |
+-------------------------------+-----+-----+------------+----------------------+--------------+

