
TFT_01_controller.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a45c  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00012ca0  0800a600  0800a600  0001a600  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801d2a0  0801d2a0  000301e0  2**0
                  CONTENTS
  4 .ARM          00000008  0801d2a0  0801d2a0  0002d2a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801d2a8  0801d2a8  000301e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801d2a8  0801d2a8  0002d2a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801d2ac  0801d2ac  0002d2ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0801d2b0  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000318  200001e0  0801d490  000301e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200004f8  0801d490  000304f8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000301e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014049  00000000  00000000  00030210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000032d9  00000000  00000000  00044259  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ca8  00000000  00000000  00047538  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  0000513b  00000000  00000000  000481e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   00014c5b  00000000  00000000  0004d31b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    0008a690  00000000  00000000  00061f76  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000053  00000000  00000000  000ec606  2**0
                  CONTENTS, READONLY
 19 .debug_ranges 00000b68  00000000  00000000  000ec660  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000046d0  00000000  00000000  000ed1c8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001e0 	.word	0x200001e0
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800a5e4 	.word	0x0800a5e4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e4 	.word	0x200001e4
 80001dc:	0800a5e4 	.word	0x0800a5e4

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr

080001f4 <strlen>:
 80001f4:	4603      	mov	r3, r0
 80001f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001fa:	2a00      	cmp	r2, #0
 80001fc:	d1fb      	bne.n	80001f6 <strlen+0x2>
 80001fe:	1a18      	subs	r0, r3, r0
 8000200:	3801      	subs	r0, #1
 8000202:	4770      	bx	lr
	...

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_d2uiz>:
 8000bd8:	004a      	lsls	r2, r1, #1
 8000bda:	d211      	bcs.n	8000c00 <__aeabi_d2uiz+0x28>
 8000bdc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000be0:	d211      	bcs.n	8000c06 <__aeabi_d2uiz+0x2e>
 8000be2:	d50d      	bpl.n	8000c00 <__aeabi_d2uiz+0x28>
 8000be4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000be8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bec:	d40e      	bmi.n	8000c0c <__aeabi_d2uiz+0x34>
 8000bee:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bf2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bf6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bfa:	fa23 f002 	lsr.w	r0, r3, r2
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c0a:	d102      	bne.n	8000c12 <__aeabi_d2uiz+0x3a>
 8000c0c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c10:	4770      	bx	lr
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	4770      	bx	lr

08000c18 <__aeabi_d2f>:
 8000c18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c1c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c20:	bf24      	itt	cs
 8000c22:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c26:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c2a:	d90d      	bls.n	8000c48 <__aeabi_d2f+0x30>
 8000c2c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c30:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c34:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c38:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c3c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c40:	bf08      	it	eq
 8000c42:	f020 0001 	biceq.w	r0, r0, #1
 8000c46:	4770      	bx	lr
 8000c48:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c4c:	d121      	bne.n	8000c92 <__aeabi_d2f+0x7a>
 8000c4e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c52:	bfbc      	itt	lt
 8000c54:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c58:	4770      	bxlt	lr
 8000c5a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c5e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c62:	f1c2 0218 	rsb	r2, r2, #24
 8000c66:	f1c2 0c20 	rsb	ip, r2, #32
 8000c6a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c6e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c72:	bf18      	it	ne
 8000c74:	f040 0001 	orrne.w	r0, r0, #1
 8000c78:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c7c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c80:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c84:	ea40 000c 	orr.w	r0, r0, ip
 8000c88:	fa23 f302 	lsr.w	r3, r3, r2
 8000c8c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c90:	e7cc      	b.n	8000c2c <__aeabi_d2f+0x14>
 8000c92:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c96:	d107      	bne.n	8000ca8 <__aeabi_d2f+0x90>
 8000c98:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c9c:	bf1e      	ittt	ne
 8000c9e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000ca2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000ca6:	4770      	bxne	lr
 8000ca8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cac:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cb0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb4:	4770      	bx	lr
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_uldivmod>:
 8000cb8:	b953      	cbnz	r3, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cba:	b94a      	cbnz	r2, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cbc:	2900      	cmp	r1, #0
 8000cbe:	bf08      	it	eq
 8000cc0:	2800      	cmpeq	r0, #0
 8000cc2:	bf1c      	itt	ne
 8000cc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000ccc:	f000 b9a4 	b.w	8001018 <__aeabi_idiv0>
 8000cd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cd8:	f000 f83c 	bl	8000d54 <__udivmoddi4>
 8000cdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ce0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ce4:	b004      	add	sp, #16
 8000ce6:	4770      	bx	lr

08000ce8 <__aeabi_d2lz>:
 8000ce8:	b538      	push	{r3, r4, r5, lr}
 8000cea:	2200      	movs	r2, #0
 8000cec:	2300      	movs	r3, #0
 8000cee:	4604      	mov	r4, r0
 8000cf0:	460d      	mov	r5, r1
 8000cf2:	f7ff ff0b 	bl	8000b0c <__aeabi_dcmplt>
 8000cf6:	b928      	cbnz	r0, 8000d04 <__aeabi_d2lz+0x1c>
 8000cf8:	4620      	mov	r0, r4
 8000cfa:	4629      	mov	r1, r5
 8000cfc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d00:	f000 b80a 	b.w	8000d18 <__aeabi_d2ulz>
 8000d04:	4620      	mov	r0, r4
 8000d06:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000d0a:	f000 f805 	bl	8000d18 <__aeabi_d2ulz>
 8000d0e:	4240      	negs	r0, r0
 8000d10:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d14:	bd38      	pop	{r3, r4, r5, pc}
 8000d16:	bf00      	nop

08000d18 <__aeabi_d2ulz>:
 8000d18:	b5d0      	push	{r4, r6, r7, lr}
 8000d1a:	4b0c      	ldr	r3, [pc, #48]	; (8000d4c <__aeabi_d2ulz+0x34>)
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	4606      	mov	r6, r0
 8000d20:	460f      	mov	r7, r1
 8000d22:	f7ff fc81 	bl	8000628 <__aeabi_dmul>
 8000d26:	f7ff ff57 	bl	8000bd8 <__aeabi_d2uiz>
 8000d2a:	4604      	mov	r4, r0
 8000d2c:	f7ff fc02 	bl	8000534 <__aeabi_ui2d>
 8000d30:	4b07      	ldr	r3, [pc, #28]	; (8000d50 <__aeabi_d2ulz+0x38>)
 8000d32:	2200      	movs	r2, #0
 8000d34:	f7ff fc78 	bl	8000628 <__aeabi_dmul>
 8000d38:	4602      	mov	r2, r0
 8000d3a:	460b      	mov	r3, r1
 8000d3c:	4630      	mov	r0, r6
 8000d3e:	4639      	mov	r1, r7
 8000d40:	f7ff faba 	bl	80002b8 <__aeabi_dsub>
 8000d44:	f7ff ff48 	bl	8000bd8 <__aeabi_d2uiz>
 8000d48:	4621      	mov	r1, r4
 8000d4a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d4c:	3df00000 	.word	0x3df00000
 8000d50:	41f00000 	.word	0x41f00000

08000d54 <__udivmoddi4>:
 8000d54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d58:	9d08      	ldr	r5, [sp, #32]
 8000d5a:	4604      	mov	r4, r0
 8000d5c:	468c      	mov	ip, r1
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	f040 8083 	bne.w	8000e6a <__udivmoddi4+0x116>
 8000d64:	428a      	cmp	r2, r1
 8000d66:	4617      	mov	r7, r2
 8000d68:	d947      	bls.n	8000dfa <__udivmoddi4+0xa6>
 8000d6a:	fab2 f282 	clz	r2, r2
 8000d6e:	b142      	cbz	r2, 8000d82 <__udivmoddi4+0x2e>
 8000d70:	f1c2 0020 	rsb	r0, r2, #32
 8000d74:	fa24 f000 	lsr.w	r0, r4, r0
 8000d78:	4091      	lsls	r1, r2
 8000d7a:	4097      	lsls	r7, r2
 8000d7c:	ea40 0c01 	orr.w	ip, r0, r1
 8000d80:	4094      	lsls	r4, r2
 8000d82:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d86:	0c23      	lsrs	r3, r4, #16
 8000d88:	fbbc f6f8 	udiv	r6, ip, r8
 8000d8c:	fa1f fe87 	uxth.w	lr, r7
 8000d90:	fb08 c116 	mls	r1, r8, r6, ip
 8000d94:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d98:	fb06 f10e 	mul.w	r1, r6, lr
 8000d9c:	4299      	cmp	r1, r3
 8000d9e:	d909      	bls.n	8000db4 <__udivmoddi4+0x60>
 8000da0:	18fb      	adds	r3, r7, r3
 8000da2:	f106 30ff 	add.w	r0, r6, #4294967295
 8000da6:	f080 8119 	bcs.w	8000fdc <__udivmoddi4+0x288>
 8000daa:	4299      	cmp	r1, r3
 8000dac:	f240 8116 	bls.w	8000fdc <__udivmoddi4+0x288>
 8000db0:	3e02      	subs	r6, #2
 8000db2:	443b      	add	r3, r7
 8000db4:	1a5b      	subs	r3, r3, r1
 8000db6:	b2a4      	uxth	r4, r4
 8000db8:	fbb3 f0f8 	udiv	r0, r3, r8
 8000dbc:	fb08 3310 	mls	r3, r8, r0, r3
 8000dc0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000dc4:	fb00 fe0e 	mul.w	lr, r0, lr
 8000dc8:	45a6      	cmp	lr, r4
 8000dca:	d909      	bls.n	8000de0 <__udivmoddi4+0x8c>
 8000dcc:	193c      	adds	r4, r7, r4
 8000dce:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dd2:	f080 8105 	bcs.w	8000fe0 <__udivmoddi4+0x28c>
 8000dd6:	45a6      	cmp	lr, r4
 8000dd8:	f240 8102 	bls.w	8000fe0 <__udivmoddi4+0x28c>
 8000ddc:	3802      	subs	r0, #2
 8000dde:	443c      	add	r4, r7
 8000de0:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000de4:	eba4 040e 	sub.w	r4, r4, lr
 8000de8:	2600      	movs	r6, #0
 8000dea:	b11d      	cbz	r5, 8000df4 <__udivmoddi4+0xa0>
 8000dec:	40d4      	lsrs	r4, r2
 8000dee:	2300      	movs	r3, #0
 8000df0:	e9c5 4300 	strd	r4, r3, [r5]
 8000df4:	4631      	mov	r1, r6
 8000df6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dfa:	b902      	cbnz	r2, 8000dfe <__udivmoddi4+0xaa>
 8000dfc:	deff      	udf	#255	; 0xff
 8000dfe:	fab2 f282 	clz	r2, r2
 8000e02:	2a00      	cmp	r2, #0
 8000e04:	d150      	bne.n	8000ea8 <__udivmoddi4+0x154>
 8000e06:	1bcb      	subs	r3, r1, r7
 8000e08:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e0c:	fa1f f887 	uxth.w	r8, r7
 8000e10:	2601      	movs	r6, #1
 8000e12:	fbb3 fcfe 	udiv	ip, r3, lr
 8000e16:	0c21      	lsrs	r1, r4, #16
 8000e18:	fb0e 331c 	mls	r3, lr, ip, r3
 8000e1c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e20:	fb08 f30c 	mul.w	r3, r8, ip
 8000e24:	428b      	cmp	r3, r1
 8000e26:	d907      	bls.n	8000e38 <__udivmoddi4+0xe4>
 8000e28:	1879      	adds	r1, r7, r1
 8000e2a:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000e2e:	d202      	bcs.n	8000e36 <__udivmoddi4+0xe2>
 8000e30:	428b      	cmp	r3, r1
 8000e32:	f200 80e9 	bhi.w	8001008 <__udivmoddi4+0x2b4>
 8000e36:	4684      	mov	ip, r0
 8000e38:	1ac9      	subs	r1, r1, r3
 8000e3a:	b2a3      	uxth	r3, r4
 8000e3c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e40:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e44:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000e48:	fb08 f800 	mul.w	r8, r8, r0
 8000e4c:	45a0      	cmp	r8, r4
 8000e4e:	d907      	bls.n	8000e60 <__udivmoddi4+0x10c>
 8000e50:	193c      	adds	r4, r7, r4
 8000e52:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e56:	d202      	bcs.n	8000e5e <__udivmoddi4+0x10a>
 8000e58:	45a0      	cmp	r8, r4
 8000e5a:	f200 80d9 	bhi.w	8001010 <__udivmoddi4+0x2bc>
 8000e5e:	4618      	mov	r0, r3
 8000e60:	eba4 0408 	sub.w	r4, r4, r8
 8000e64:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e68:	e7bf      	b.n	8000dea <__udivmoddi4+0x96>
 8000e6a:	428b      	cmp	r3, r1
 8000e6c:	d909      	bls.n	8000e82 <__udivmoddi4+0x12e>
 8000e6e:	2d00      	cmp	r5, #0
 8000e70:	f000 80b1 	beq.w	8000fd6 <__udivmoddi4+0x282>
 8000e74:	2600      	movs	r6, #0
 8000e76:	e9c5 0100 	strd	r0, r1, [r5]
 8000e7a:	4630      	mov	r0, r6
 8000e7c:	4631      	mov	r1, r6
 8000e7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e82:	fab3 f683 	clz	r6, r3
 8000e86:	2e00      	cmp	r6, #0
 8000e88:	d14a      	bne.n	8000f20 <__udivmoddi4+0x1cc>
 8000e8a:	428b      	cmp	r3, r1
 8000e8c:	d302      	bcc.n	8000e94 <__udivmoddi4+0x140>
 8000e8e:	4282      	cmp	r2, r0
 8000e90:	f200 80b8 	bhi.w	8001004 <__udivmoddi4+0x2b0>
 8000e94:	1a84      	subs	r4, r0, r2
 8000e96:	eb61 0103 	sbc.w	r1, r1, r3
 8000e9a:	2001      	movs	r0, #1
 8000e9c:	468c      	mov	ip, r1
 8000e9e:	2d00      	cmp	r5, #0
 8000ea0:	d0a8      	beq.n	8000df4 <__udivmoddi4+0xa0>
 8000ea2:	e9c5 4c00 	strd	r4, ip, [r5]
 8000ea6:	e7a5      	b.n	8000df4 <__udivmoddi4+0xa0>
 8000ea8:	f1c2 0320 	rsb	r3, r2, #32
 8000eac:	fa20 f603 	lsr.w	r6, r0, r3
 8000eb0:	4097      	lsls	r7, r2
 8000eb2:	fa01 f002 	lsl.w	r0, r1, r2
 8000eb6:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000eba:	40d9      	lsrs	r1, r3
 8000ebc:	4330      	orrs	r0, r6
 8000ebe:	0c03      	lsrs	r3, r0, #16
 8000ec0:	fbb1 f6fe 	udiv	r6, r1, lr
 8000ec4:	fa1f f887 	uxth.w	r8, r7
 8000ec8:	fb0e 1116 	mls	r1, lr, r6, r1
 8000ecc:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ed0:	fb06 f108 	mul.w	r1, r6, r8
 8000ed4:	4299      	cmp	r1, r3
 8000ed6:	fa04 f402 	lsl.w	r4, r4, r2
 8000eda:	d909      	bls.n	8000ef0 <__udivmoddi4+0x19c>
 8000edc:	18fb      	adds	r3, r7, r3
 8000ede:	f106 3cff 	add.w	ip, r6, #4294967295
 8000ee2:	f080 808d 	bcs.w	8001000 <__udivmoddi4+0x2ac>
 8000ee6:	4299      	cmp	r1, r3
 8000ee8:	f240 808a 	bls.w	8001000 <__udivmoddi4+0x2ac>
 8000eec:	3e02      	subs	r6, #2
 8000eee:	443b      	add	r3, r7
 8000ef0:	1a5b      	subs	r3, r3, r1
 8000ef2:	b281      	uxth	r1, r0
 8000ef4:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ef8:	fb0e 3310 	mls	r3, lr, r0, r3
 8000efc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f00:	fb00 f308 	mul.w	r3, r0, r8
 8000f04:	428b      	cmp	r3, r1
 8000f06:	d907      	bls.n	8000f18 <__udivmoddi4+0x1c4>
 8000f08:	1879      	adds	r1, r7, r1
 8000f0a:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f0e:	d273      	bcs.n	8000ff8 <__udivmoddi4+0x2a4>
 8000f10:	428b      	cmp	r3, r1
 8000f12:	d971      	bls.n	8000ff8 <__udivmoddi4+0x2a4>
 8000f14:	3802      	subs	r0, #2
 8000f16:	4439      	add	r1, r7
 8000f18:	1acb      	subs	r3, r1, r3
 8000f1a:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000f1e:	e778      	b.n	8000e12 <__udivmoddi4+0xbe>
 8000f20:	f1c6 0c20 	rsb	ip, r6, #32
 8000f24:	fa03 f406 	lsl.w	r4, r3, r6
 8000f28:	fa22 f30c 	lsr.w	r3, r2, ip
 8000f2c:	431c      	orrs	r4, r3
 8000f2e:	fa20 f70c 	lsr.w	r7, r0, ip
 8000f32:	fa01 f306 	lsl.w	r3, r1, r6
 8000f36:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000f3a:	fa21 f10c 	lsr.w	r1, r1, ip
 8000f3e:	431f      	orrs	r7, r3
 8000f40:	0c3b      	lsrs	r3, r7, #16
 8000f42:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f46:	fa1f f884 	uxth.w	r8, r4
 8000f4a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f4e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000f52:	fb09 fa08 	mul.w	sl, r9, r8
 8000f56:	458a      	cmp	sl, r1
 8000f58:	fa02 f206 	lsl.w	r2, r2, r6
 8000f5c:	fa00 f306 	lsl.w	r3, r0, r6
 8000f60:	d908      	bls.n	8000f74 <__udivmoddi4+0x220>
 8000f62:	1861      	adds	r1, r4, r1
 8000f64:	f109 30ff 	add.w	r0, r9, #4294967295
 8000f68:	d248      	bcs.n	8000ffc <__udivmoddi4+0x2a8>
 8000f6a:	458a      	cmp	sl, r1
 8000f6c:	d946      	bls.n	8000ffc <__udivmoddi4+0x2a8>
 8000f6e:	f1a9 0902 	sub.w	r9, r9, #2
 8000f72:	4421      	add	r1, r4
 8000f74:	eba1 010a 	sub.w	r1, r1, sl
 8000f78:	b2bf      	uxth	r7, r7
 8000f7a:	fbb1 f0fe 	udiv	r0, r1, lr
 8000f7e:	fb0e 1110 	mls	r1, lr, r0, r1
 8000f82:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000f86:	fb00 f808 	mul.w	r8, r0, r8
 8000f8a:	45b8      	cmp	r8, r7
 8000f8c:	d907      	bls.n	8000f9e <__udivmoddi4+0x24a>
 8000f8e:	19e7      	adds	r7, r4, r7
 8000f90:	f100 31ff 	add.w	r1, r0, #4294967295
 8000f94:	d22e      	bcs.n	8000ff4 <__udivmoddi4+0x2a0>
 8000f96:	45b8      	cmp	r8, r7
 8000f98:	d92c      	bls.n	8000ff4 <__udivmoddi4+0x2a0>
 8000f9a:	3802      	subs	r0, #2
 8000f9c:	4427      	add	r7, r4
 8000f9e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000fa2:	eba7 0708 	sub.w	r7, r7, r8
 8000fa6:	fba0 8902 	umull	r8, r9, r0, r2
 8000faa:	454f      	cmp	r7, r9
 8000fac:	46c6      	mov	lr, r8
 8000fae:	4649      	mov	r1, r9
 8000fb0:	d31a      	bcc.n	8000fe8 <__udivmoddi4+0x294>
 8000fb2:	d017      	beq.n	8000fe4 <__udivmoddi4+0x290>
 8000fb4:	b15d      	cbz	r5, 8000fce <__udivmoddi4+0x27a>
 8000fb6:	ebb3 020e 	subs.w	r2, r3, lr
 8000fba:	eb67 0701 	sbc.w	r7, r7, r1
 8000fbe:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000fc2:	40f2      	lsrs	r2, r6
 8000fc4:	ea4c 0202 	orr.w	r2, ip, r2
 8000fc8:	40f7      	lsrs	r7, r6
 8000fca:	e9c5 2700 	strd	r2, r7, [r5]
 8000fce:	2600      	movs	r6, #0
 8000fd0:	4631      	mov	r1, r6
 8000fd2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fd6:	462e      	mov	r6, r5
 8000fd8:	4628      	mov	r0, r5
 8000fda:	e70b      	b.n	8000df4 <__udivmoddi4+0xa0>
 8000fdc:	4606      	mov	r6, r0
 8000fde:	e6e9      	b.n	8000db4 <__udivmoddi4+0x60>
 8000fe0:	4618      	mov	r0, r3
 8000fe2:	e6fd      	b.n	8000de0 <__udivmoddi4+0x8c>
 8000fe4:	4543      	cmp	r3, r8
 8000fe6:	d2e5      	bcs.n	8000fb4 <__udivmoddi4+0x260>
 8000fe8:	ebb8 0e02 	subs.w	lr, r8, r2
 8000fec:	eb69 0104 	sbc.w	r1, r9, r4
 8000ff0:	3801      	subs	r0, #1
 8000ff2:	e7df      	b.n	8000fb4 <__udivmoddi4+0x260>
 8000ff4:	4608      	mov	r0, r1
 8000ff6:	e7d2      	b.n	8000f9e <__udivmoddi4+0x24a>
 8000ff8:	4660      	mov	r0, ip
 8000ffa:	e78d      	b.n	8000f18 <__udivmoddi4+0x1c4>
 8000ffc:	4681      	mov	r9, r0
 8000ffe:	e7b9      	b.n	8000f74 <__udivmoddi4+0x220>
 8001000:	4666      	mov	r6, ip
 8001002:	e775      	b.n	8000ef0 <__udivmoddi4+0x19c>
 8001004:	4630      	mov	r0, r6
 8001006:	e74a      	b.n	8000e9e <__udivmoddi4+0x14a>
 8001008:	f1ac 0c02 	sub.w	ip, ip, #2
 800100c:	4439      	add	r1, r7
 800100e:	e713      	b.n	8000e38 <__udivmoddi4+0xe4>
 8001010:	3802      	subs	r0, #2
 8001012:	443c      	add	r4, r7
 8001014:	e724      	b.n	8000e60 <__udivmoddi4+0x10c>
 8001016:	bf00      	nop

08001018 <__aeabi_idiv0>:
 8001018:	4770      	bx	lr
 800101a:	bf00      	nop

0800101c <GFX_WriteLine>:
	}
}
#endif
#if USING_LINES == 1
void GFX_WriteLine(int x_start, int y_start, int x_end, int y_end, ColorType color)
{
 800101c:	b580      	push	{r7, lr}
 800101e:	b08c      	sub	sp, #48	; 0x30
 8001020:	af00      	add	r7, sp, #0
 8001022:	60f8      	str	r0, [r7, #12]
 8001024:	60b9      	str	r1, [r7, #8]
 8001026:	607a      	str	r2, [r7, #4]
 8001028:	603b      	str	r3, [r7, #0]
	int16_t steep = abs(y_end - y_start) > abs(x_end - x_start);
 800102a:	683a      	ldr	r2, [r7, #0]
 800102c:	68bb      	ldr	r3, [r7, #8]
 800102e:	1ad3      	subs	r3, r2, r3
 8001030:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8001034:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8001038:	6879      	ldr	r1, [r7, #4]
 800103a:	68fb      	ldr	r3, [r7, #12]
 800103c:	1acb      	subs	r3, r1, r3
 800103e:	2b00      	cmp	r3, #0
 8001040:	bfb8      	it	lt
 8001042:	425b      	neglt	r3, r3
 8001044:	429a      	cmp	r2, r3
 8001046:	bfcc      	ite	gt
 8001048:	2301      	movgt	r3, #1
 800104a:	2300      	movle	r3, #0
 800104c:	b2db      	uxtb	r3, r3
 800104e:	857b      	strh	r3, [r7, #42]	; 0x2a

	    if (steep) {
 8001050:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 8001054:	2b00      	cmp	r3, #0
 8001056:	d00b      	beq.n	8001070 <GFX_WriteLine+0x54>
	        _swap_int(x_start, y_start);
 8001058:	68fb      	ldr	r3, [r7, #12]
 800105a:	627b      	str	r3, [r7, #36]	; 0x24
 800105c:	68bb      	ldr	r3, [r7, #8]
 800105e:	60fb      	str	r3, [r7, #12]
 8001060:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001062:	60bb      	str	r3, [r7, #8]
	        _swap_int(x_end, y_end);
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	623b      	str	r3, [r7, #32]
 8001068:	683b      	ldr	r3, [r7, #0]
 800106a:	607b      	str	r3, [r7, #4]
 800106c:	6a3b      	ldr	r3, [r7, #32]
 800106e:	603b      	str	r3, [r7, #0]
	    }

	    if (x_start > x_end) {
 8001070:	68fa      	ldr	r2, [r7, #12]
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	429a      	cmp	r2, r3
 8001076:	dd0b      	ble.n	8001090 <GFX_WriteLine+0x74>
	        _swap_int(x_start, x_end);
 8001078:	68fb      	ldr	r3, [r7, #12]
 800107a:	61fb      	str	r3, [r7, #28]
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	60fb      	str	r3, [r7, #12]
 8001080:	69fb      	ldr	r3, [r7, #28]
 8001082:	607b      	str	r3, [r7, #4]
	        _swap_int(y_start, y_end);
 8001084:	68bb      	ldr	r3, [r7, #8]
 8001086:	61bb      	str	r3, [r7, #24]
 8001088:	683b      	ldr	r3, [r7, #0]
 800108a:	60bb      	str	r3, [r7, #8]
 800108c:	69bb      	ldr	r3, [r7, #24]
 800108e:	603b      	str	r3, [r7, #0]
	    }

	    int16_t dx, dy;
	    dx = x_end - x_start;
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	b29a      	uxth	r2, r3
 8001094:	68fb      	ldr	r3, [r7, #12]
 8001096:	b29b      	uxth	r3, r3
 8001098:	1ad3      	subs	r3, r2, r3
 800109a:	b29b      	uxth	r3, r3
 800109c:	82fb      	strh	r3, [r7, #22]
	    dy = abs(y_end - y_start);
 800109e:	683a      	ldr	r2, [r7, #0]
 80010a0:	68bb      	ldr	r3, [r7, #8]
 80010a2:	1ad3      	subs	r3, r2, r3
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	bfb8      	it	lt
 80010a8:	425b      	neglt	r3, r3
 80010aa:	82bb      	strh	r3, [r7, #20]

	    int16_t err = dx / 2;
 80010ac:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80010b0:	0fda      	lsrs	r2, r3, #31
 80010b2:	4413      	add	r3, r2
 80010b4:	105b      	asrs	r3, r3, #1
 80010b6:	85fb      	strh	r3, [r7, #46]	; 0x2e
	    int16_t ystep;

	    if (y_start < y_end) {
 80010b8:	68ba      	ldr	r2, [r7, #8]
 80010ba:	683b      	ldr	r3, [r7, #0]
 80010bc:	429a      	cmp	r2, r3
 80010be:	da02      	bge.n	80010c6 <GFX_WriteLine+0xaa>
	        ystep = 1;
 80010c0:	2301      	movs	r3, #1
 80010c2:	85bb      	strh	r3, [r7, #44]	; 0x2c
 80010c4:	e02e      	b.n	8001124 <GFX_WriteLine+0x108>
	    } else {
	        ystep = -1;
 80010c6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80010ca:	85bb      	strh	r3, [r7, #44]	; 0x2c
	    }

	    for (; x_start<=x_end; x_start++) {
 80010cc:	e02a      	b.n	8001124 <GFX_WriteLine+0x108>
	        if (steep) {
 80010ce:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d008      	beq.n	80010e8 <GFX_WriteLine+0xcc>
	        	GFX_DrawPixel(y_start, x_start, color);
 80010d6:	68bb      	ldr	r3, [r7, #8]
 80010d8:	b21b      	sxth	r3, r3
 80010da:	68fa      	ldr	r2, [r7, #12]
 80010dc:	b211      	sxth	r1, r2
 80010de:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 80010e0:	4618      	mov	r0, r3
 80010e2:	f000 fe67 	bl	8001db4 <ILI9341_WritePixel>
 80010e6:	e007      	b.n	80010f8 <GFX_WriteLine+0xdc>
	        } else {
	        	GFX_DrawPixel(x_start, y_start, color);
 80010e8:	68fb      	ldr	r3, [r7, #12]
 80010ea:	b21b      	sxth	r3, r3
 80010ec:	68ba      	ldr	r2, [r7, #8]
 80010ee:	b211      	sxth	r1, r2
 80010f0:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 80010f2:	4618      	mov	r0, r3
 80010f4:	f000 fe5e 	bl	8001db4 <ILI9341_WritePixel>
	        }
	        err -= dy;
 80010f8:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80010fa:	8abb      	ldrh	r3, [r7, #20]
 80010fc:	1ad3      	subs	r3, r2, r3
 80010fe:	b29b      	uxth	r3, r3
 8001100:	85fb      	strh	r3, [r7, #46]	; 0x2e
	        if (err < 0) {
 8001102:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 8001106:	2b00      	cmp	r3, #0
 8001108:	da09      	bge.n	800111e <GFX_WriteLine+0x102>
	            y_start += ystep;
 800110a:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	; 0x2c
 800110e:	68ba      	ldr	r2, [r7, #8]
 8001110:	4413      	add	r3, r2
 8001112:	60bb      	str	r3, [r7, #8]
	            err += dx;
 8001114:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8001116:	8afb      	ldrh	r3, [r7, #22]
 8001118:	4413      	add	r3, r2
 800111a:	b29b      	uxth	r3, r3
 800111c:	85fb      	strh	r3, [r7, #46]	; 0x2e
	    for (; x_start<=x_end; x_start++) {
 800111e:	68fb      	ldr	r3, [r7, #12]
 8001120:	3301      	adds	r3, #1
 8001122:	60fb      	str	r3, [r7, #12]
 8001124:	68fa      	ldr	r2, [r7, #12]
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	429a      	cmp	r2, r3
 800112a:	ddd0      	ble.n	80010ce <GFX_WriteLine+0xb2>
	        }
	    }
}
 800112c:	bf00      	nop
 800112e:	bf00      	nop
 8001130:	3730      	adds	r7, #48	; 0x30
 8001132:	46bd      	mov	sp, r7
 8001134:	bd80      	pop	{r7, pc}

08001136 <GFX_DrawFastVLine>:

void GFX_DrawFastVLine(int x_start, int y_start, int h, ColorType color)
{
 8001136:	b580      	push	{r7, lr}
 8001138:	b086      	sub	sp, #24
 800113a:	af02      	add	r7, sp, #8
 800113c:	60f8      	str	r0, [r7, #12]
 800113e:	60b9      	str	r1, [r7, #8]
 8001140:	607a      	str	r2, [r7, #4]
 8001142:	807b      	strh	r3, [r7, #2]
	GFX_WriteLine(x_start, y_start, x_start, y_start+h-1, color);
 8001144:	68ba      	ldr	r2, [r7, #8]
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	4413      	add	r3, r2
 800114a:	1e5a      	subs	r2, r3, #1
 800114c:	887b      	ldrh	r3, [r7, #2]
 800114e:	9300      	str	r3, [sp, #0]
 8001150:	4613      	mov	r3, r2
 8001152:	68fa      	ldr	r2, [r7, #12]
 8001154:	68b9      	ldr	r1, [r7, #8]
 8001156:	68f8      	ldr	r0, [r7, #12]
 8001158:	f7ff ff60 	bl	800101c <GFX_WriteLine>
}
 800115c:	bf00      	nop
 800115e:	3710      	adds	r7, #16
 8001160:	46bd      	mov	sp, r7
 8001162:	bd80      	pop	{r7, pc}

08001164 <GFX_DrawFastHLine>:

void GFX_DrawFastHLine(int x_start, int y_start, int w, ColorType color)
{
 8001164:	b580      	push	{r7, lr}
 8001166:	b086      	sub	sp, #24
 8001168:	af02      	add	r7, sp, #8
 800116a:	60f8      	str	r0, [r7, #12]
 800116c:	60b9      	str	r1, [r7, #8]
 800116e:	607a      	str	r2, [r7, #4]
 8001170:	807b      	strh	r3, [r7, #2]
	GFX_WriteLine(x_start, y_start, x_start+w-1, y_start, color);
 8001172:	68fa      	ldr	r2, [r7, #12]
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	4413      	add	r3, r2
 8001178:	1e5a      	subs	r2, r3, #1
 800117a:	887b      	ldrh	r3, [r7, #2]
 800117c:	9300      	str	r3, [sp, #0]
 800117e:	68bb      	ldr	r3, [r7, #8]
 8001180:	68b9      	ldr	r1, [r7, #8]
 8001182:	68f8      	ldr	r0, [r7, #12]
 8001184:	f7ff ff4a 	bl	800101c <GFX_WriteLine>
}
 8001188:	bf00      	nop
 800118a:	3710      	adds	r7, #16
 800118c:	46bd      	mov	sp, r7
 800118e:	bd80      	pop	{r7, pc}

08001190 <GFX_DrawFillRectangle>:

}
#endif
#if USING_FILL_RECTANGLE == 1
void GFX_DrawFillRectangle(int x, int y, uint16_t w, uint16_t h, ColorType color)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	b086      	sub	sp, #24
 8001194:	af00      	add	r7, sp, #0
 8001196:	60f8      	str	r0, [r7, #12]
 8001198:	60b9      	str	r1, [r7, #8]
 800119a:	4611      	mov	r1, r2
 800119c:	461a      	mov	r2, r3
 800119e:	460b      	mov	r3, r1
 80011a0:	80fb      	strh	r3, [r7, #6]
 80011a2:	4613      	mov	r3, r2
 80011a4:	80bb      	strh	r3, [r7, #4]
    for (int i=x; i<x+w; i++) {
 80011a6:	68fb      	ldr	r3, [r7, #12]
 80011a8:	617b      	str	r3, [r7, #20]
 80011aa:	e008      	b.n	80011be <GFX_DrawFillRectangle+0x2e>
    	GFX_DrawFastVLine(i, y, h, color);
 80011ac:	88ba      	ldrh	r2, [r7, #4]
 80011ae:	8c3b      	ldrh	r3, [r7, #32]
 80011b0:	68b9      	ldr	r1, [r7, #8]
 80011b2:	6978      	ldr	r0, [r7, #20]
 80011b4:	f7ff ffbf 	bl	8001136 <GFX_DrawFastVLine>
    for (int i=x; i<x+w; i++) {
 80011b8:	697b      	ldr	r3, [r7, #20]
 80011ba:	3301      	adds	r3, #1
 80011bc:	617b      	str	r3, [r7, #20]
 80011be:	88fa      	ldrh	r2, [r7, #6]
 80011c0:	68fb      	ldr	r3, [r7, #12]
 80011c2:	4413      	add	r3, r2
 80011c4:	697a      	ldr	r2, [r7, #20]
 80011c6:	429a      	cmp	r2, r3
 80011c8:	dbf0      	blt.n	80011ac <GFX_DrawFillRectangle+0x1c>
    }

}
 80011ca:	bf00      	nop
 80011cc:	bf00      	nop
 80011ce:	3718      	adds	r7, #24
 80011d0:	46bd      	mov	sp, r7
 80011d2:	bd80      	pop	{r7, pc}

080011d4 <GFX_DrawCircleHelper>:

}
#endif
#ifdef CIRCLE_HELPER
void GFX_DrawCircleHelper( int x0, int y0, uint16_t r, uint8_t cornername, ColorType color)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b088      	sub	sp, #32
 80011d8:	af00      	add	r7, sp, #0
 80011da:	60f8      	str	r0, [r7, #12]
 80011dc:	60b9      	str	r1, [r7, #8]
 80011de:	4611      	mov	r1, r2
 80011e0:	461a      	mov	r2, r3
 80011e2:	460b      	mov	r3, r1
 80011e4:	80fb      	strh	r3, [r7, #6]
 80011e6:	4613      	mov	r3, r2
 80011e8:	717b      	strb	r3, [r7, #5]
    int16_t f     = 1 - r;
 80011ea:	88fb      	ldrh	r3, [r7, #6]
 80011ec:	f1c3 0301 	rsb	r3, r3, #1
 80011f0:	b29b      	uxth	r3, r3
 80011f2:	83fb      	strh	r3, [r7, #30]
    int16_t ddF_x = 1;
 80011f4:	2301      	movs	r3, #1
 80011f6:	83bb      	strh	r3, [r7, #28]
    int16_t ddF_y = -2 * r;
 80011f8:	88fb      	ldrh	r3, [r7, #6]
 80011fa:	461a      	mov	r2, r3
 80011fc:	03d2      	lsls	r2, r2, #15
 80011fe:	1ad3      	subs	r3, r2, r3
 8001200:	005b      	lsls	r3, r3, #1
 8001202:	b29b      	uxth	r3, r3
 8001204:	837b      	strh	r3, [r7, #26]
    int16_t x     = 0;
 8001206:	2300      	movs	r3, #0
 8001208:	833b      	strh	r3, [r7, #24]
    int16_t y     = r;
 800120a:	88fb      	ldrh	r3, [r7, #6]
 800120c:	82fb      	strh	r3, [r7, #22]

    while (x<y) {
 800120e:	e0b5      	b.n	800137c <GFX_DrawCircleHelper+0x1a8>
        if (f >= 0) {
 8001210:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8001214:	2b00      	cmp	r3, #0
 8001216:	db0e      	blt.n	8001236 <GFX_DrawCircleHelper+0x62>
            y--;
 8001218:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800121c:	b29b      	uxth	r3, r3
 800121e:	3b01      	subs	r3, #1
 8001220:	b29b      	uxth	r3, r3
 8001222:	82fb      	strh	r3, [r7, #22]
            ddF_y += 2;
 8001224:	8b7b      	ldrh	r3, [r7, #26]
 8001226:	3302      	adds	r3, #2
 8001228:	b29b      	uxth	r3, r3
 800122a:	837b      	strh	r3, [r7, #26]
            f     += ddF_y;
 800122c:	8bfa      	ldrh	r2, [r7, #30]
 800122e:	8b7b      	ldrh	r3, [r7, #26]
 8001230:	4413      	add	r3, r2
 8001232:	b29b      	uxth	r3, r3
 8001234:	83fb      	strh	r3, [r7, #30]
        }
        x++;
 8001236:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 800123a:	b29b      	uxth	r3, r3
 800123c:	3301      	adds	r3, #1
 800123e:	b29b      	uxth	r3, r3
 8001240:	833b      	strh	r3, [r7, #24]
        ddF_x += 2;
 8001242:	8bbb      	ldrh	r3, [r7, #28]
 8001244:	3302      	adds	r3, #2
 8001246:	b29b      	uxth	r3, r3
 8001248:	83bb      	strh	r3, [r7, #28]
        f     += ddF_x;
 800124a:	8bfa      	ldrh	r2, [r7, #30]
 800124c:	8bbb      	ldrh	r3, [r7, #28]
 800124e:	4413      	add	r3, r2
 8001250:	b29b      	uxth	r3, r3
 8001252:	83fb      	strh	r3, [r7, #30]
        if (cornername & 0x4) {
 8001254:	797b      	ldrb	r3, [r7, #5]
 8001256:	f003 0304 	and.w	r3, r3, #4
 800125a:	2b00      	cmp	r3, #0
 800125c:	d01f      	beq.n	800129e <GFX_DrawCircleHelper+0xca>
            GFX_DrawPixel(x0 + x, y0 + y, color);
 800125e:	68fb      	ldr	r3, [r7, #12]
 8001260:	b29a      	uxth	r2, r3
 8001262:	8b3b      	ldrh	r3, [r7, #24]
 8001264:	4413      	add	r3, r2
 8001266:	b29b      	uxth	r3, r3
 8001268:	b218      	sxth	r0, r3
 800126a:	68bb      	ldr	r3, [r7, #8]
 800126c:	b29a      	uxth	r2, r3
 800126e:	8afb      	ldrh	r3, [r7, #22]
 8001270:	4413      	add	r3, r2
 8001272:	b29b      	uxth	r3, r3
 8001274:	b21b      	sxth	r3, r3
 8001276:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8001278:	4619      	mov	r1, r3
 800127a:	f000 fd9b 	bl	8001db4 <ILI9341_WritePixel>
            GFX_DrawPixel(x0 + y, y0 + x, color);
 800127e:	68fb      	ldr	r3, [r7, #12]
 8001280:	b29a      	uxth	r2, r3
 8001282:	8afb      	ldrh	r3, [r7, #22]
 8001284:	4413      	add	r3, r2
 8001286:	b29b      	uxth	r3, r3
 8001288:	b218      	sxth	r0, r3
 800128a:	68bb      	ldr	r3, [r7, #8]
 800128c:	b29a      	uxth	r2, r3
 800128e:	8b3b      	ldrh	r3, [r7, #24]
 8001290:	4413      	add	r3, r2
 8001292:	b29b      	uxth	r3, r3
 8001294:	b21b      	sxth	r3, r3
 8001296:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8001298:	4619      	mov	r1, r3
 800129a:	f000 fd8b 	bl	8001db4 <ILI9341_WritePixel>
        }
        if (cornername & 0x2) {
 800129e:	797b      	ldrb	r3, [r7, #5]
 80012a0:	f003 0302 	and.w	r3, r3, #2
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d01f      	beq.n	80012e8 <GFX_DrawCircleHelper+0x114>
            GFX_DrawPixel(x0 + x, y0 - y, color);
 80012a8:	68fb      	ldr	r3, [r7, #12]
 80012aa:	b29a      	uxth	r2, r3
 80012ac:	8b3b      	ldrh	r3, [r7, #24]
 80012ae:	4413      	add	r3, r2
 80012b0:	b29b      	uxth	r3, r3
 80012b2:	b218      	sxth	r0, r3
 80012b4:	68bb      	ldr	r3, [r7, #8]
 80012b6:	b29a      	uxth	r2, r3
 80012b8:	8afb      	ldrh	r3, [r7, #22]
 80012ba:	1ad3      	subs	r3, r2, r3
 80012bc:	b29b      	uxth	r3, r3
 80012be:	b21b      	sxth	r3, r3
 80012c0:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 80012c2:	4619      	mov	r1, r3
 80012c4:	f000 fd76 	bl	8001db4 <ILI9341_WritePixel>
            GFX_DrawPixel(x0 + y, y0 - x, color);
 80012c8:	68fb      	ldr	r3, [r7, #12]
 80012ca:	b29a      	uxth	r2, r3
 80012cc:	8afb      	ldrh	r3, [r7, #22]
 80012ce:	4413      	add	r3, r2
 80012d0:	b29b      	uxth	r3, r3
 80012d2:	b218      	sxth	r0, r3
 80012d4:	68bb      	ldr	r3, [r7, #8]
 80012d6:	b29a      	uxth	r2, r3
 80012d8:	8b3b      	ldrh	r3, [r7, #24]
 80012da:	1ad3      	subs	r3, r2, r3
 80012dc:	b29b      	uxth	r3, r3
 80012de:	b21b      	sxth	r3, r3
 80012e0:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 80012e2:	4619      	mov	r1, r3
 80012e4:	f000 fd66 	bl	8001db4 <ILI9341_WritePixel>
        }
        if (cornername & 0x8) {
 80012e8:	797b      	ldrb	r3, [r7, #5]
 80012ea:	f003 0308 	and.w	r3, r3, #8
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d01f      	beq.n	8001332 <GFX_DrawCircleHelper+0x15e>
            GFX_DrawPixel(x0 - y, y0 + x, color);
 80012f2:	68fb      	ldr	r3, [r7, #12]
 80012f4:	b29a      	uxth	r2, r3
 80012f6:	8afb      	ldrh	r3, [r7, #22]
 80012f8:	1ad3      	subs	r3, r2, r3
 80012fa:	b29b      	uxth	r3, r3
 80012fc:	b218      	sxth	r0, r3
 80012fe:	68bb      	ldr	r3, [r7, #8]
 8001300:	b29a      	uxth	r2, r3
 8001302:	8b3b      	ldrh	r3, [r7, #24]
 8001304:	4413      	add	r3, r2
 8001306:	b29b      	uxth	r3, r3
 8001308:	b21b      	sxth	r3, r3
 800130a:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800130c:	4619      	mov	r1, r3
 800130e:	f000 fd51 	bl	8001db4 <ILI9341_WritePixel>
            GFX_DrawPixel(x0 - x, y0 + y, color);
 8001312:	68fb      	ldr	r3, [r7, #12]
 8001314:	b29a      	uxth	r2, r3
 8001316:	8b3b      	ldrh	r3, [r7, #24]
 8001318:	1ad3      	subs	r3, r2, r3
 800131a:	b29b      	uxth	r3, r3
 800131c:	b218      	sxth	r0, r3
 800131e:	68bb      	ldr	r3, [r7, #8]
 8001320:	b29a      	uxth	r2, r3
 8001322:	8afb      	ldrh	r3, [r7, #22]
 8001324:	4413      	add	r3, r2
 8001326:	b29b      	uxth	r3, r3
 8001328:	b21b      	sxth	r3, r3
 800132a:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800132c:	4619      	mov	r1, r3
 800132e:	f000 fd41 	bl	8001db4 <ILI9341_WritePixel>
        }
        if (cornername & 0x1) {
 8001332:	797b      	ldrb	r3, [r7, #5]
 8001334:	f003 0301 	and.w	r3, r3, #1
 8001338:	2b00      	cmp	r3, #0
 800133a:	d01f      	beq.n	800137c <GFX_DrawCircleHelper+0x1a8>
            GFX_DrawPixel(x0 - y, y0 - x, color);
 800133c:	68fb      	ldr	r3, [r7, #12]
 800133e:	b29a      	uxth	r2, r3
 8001340:	8afb      	ldrh	r3, [r7, #22]
 8001342:	1ad3      	subs	r3, r2, r3
 8001344:	b29b      	uxth	r3, r3
 8001346:	b218      	sxth	r0, r3
 8001348:	68bb      	ldr	r3, [r7, #8]
 800134a:	b29a      	uxth	r2, r3
 800134c:	8b3b      	ldrh	r3, [r7, #24]
 800134e:	1ad3      	subs	r3, r2, r3
 8001350:	b29b      	uxth	r3, r3
 8001352:	b21b      	sxth	r3, r3
 8001354:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8001356:	4619      	mov	r1, r3
 8001358:	f000 fd2c 	bl	8001db4 <ILI9341_WritePixel>
            GFX_DrawPixel(x0 - x, y0 - y, color);
 800135c:	68fb      	ldr	r3, [r7, #12]
 800135e:	b29a      	uxth	r2, r3
 8001360:	8b3b      	ldrh	r3, [r7, #24]
 8001362:	1ad3      	subs	r3, r2, r3
 8001364:	b29b      	uxth	r3, r3
 8001366:	b218      	sxth	r0, r3
 8001368:	68bb      	ldr	r3, [r7, #8]
 800136a:	b29a      	uxth	r2, r3
 800136c:	8afb      	ldrh	r3, [r7, #22]
 800136e:	1ad3      	subs	r3, r2, r3
 8001370:	b29b      	uxth	r3, r3
 8001372:	b21b      	sxth	r3, r3
 8001374:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8001376:	4619      	mov	r1, r3
 8001378:	f000 fd1c 	bl	8001db4 <ILI9341_WritePixel>
    while (x<y) {
 800137c:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8001380:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001384:	429a      	cmp	r2, r3
 8001386:	f6ff af43 	blt.w	8001210 <GFX_DrawCircleHelper+0x3c>
        }
    }
}
 800138a:	bf00      	nop
 800138c:	bf00      	nop
 800138e:	3720      	adds	r7, #32
 8001390:	46bd      	mov	sp, r7
 8001392:	bd80      	pop	{r7, pc}

08001394 <GFX_DrawFillCircleHelper>:
#endif
#ifdef FILL_CIRCLE_HELPER
void GFX_DrawFillCircleHelper(int x0, int y0, uint16_t r, uint8_t cornername, int16_t delta, ColorType color)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	b088      	sub	sp, #32
 8001398:	af00      	add	r7, sp, #0
 800139a:	60f8      	str	r0, [r7, #12]
 800139c:	60b9      	str	r1, [r7, #8]
 800139e:	4611      	mov	r1, r2
 80013a0:	461a      	mov	r2, r3
 80013a2:	460b      	mov	r3, r1
 80013a4:	80fb      	strh	r3, [r7, #6]
 80013a6:	4613      	mov	r3, r2
 80013a8:	717b      	strb	r3, [r7, #5]

    int16_t f     = 1 - r;
 80013aa:	88fb      	ldrh	r3, [r7, #6]
 80013ac:	f1c3 0301 	rsb	r3, r3, #1
 80013b0:	b29b      	uxth	r3, r3
 80013b2:	83fb      	strh	r3, [r7, #30]
    int16_t ddF_x = 1;
 80013b4:	2301      	movs	r3, #1
 80013b6:	83bb      	strh	r3, [r7, #28]
    int16_t ddF_y = -2 * r;
 80013b8:	88fb      	ldrh	r3, [r7, #6]
 80013ba:	461a      	mov	r2, r3
 80013bc:	03d2      	lsls	r2, r2, #15
 80013be:	1ad3      	subs	r3, r2, r3
 80013c0:	005b      	lsls	r3, r3, #1
 80013c2:	b29b      	uxth	r3, r3
 80013c4:	837b      	strh	r3, [r7, #26]
    int16_t x     = 0;
 80013c6:	2300      	movs	r3, #0
 80013c8:	833b      	strh	r3, [r7, #24]
    int16_t y     = r;
 80013ca:	88fb      	ldrh	r3, [r7, #6]
 80013cc:	82fb      	strh	r3, [r7, #22]

    while (x<y) {
 80013ce:	e073      	b.n	80014b8 <GFX_DrawFillCircleHelper+0x124>
        if (f >= 0) {
 80013d0:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	db0e      	blt.n	80013f6 <GFX_DrawFillCircleHelper+0x62>
            y--;
 80013d8:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80013dc:	b29b      	uxth	r3, r3
 80013de:	3b01      	subs	r3, #1
 80013e0:	b29b      	uxth	r3, r3
 80013e2:	82fb      	strh	r3, [r7, #22]
            ddF_y += 2;
 80013e4:	8b7b      	ldrh	r3, [r7, #26]
 80013e6:	3302      	adds	r3, #2
 80013e8:	b29b      	uxth	r3, r3
 80013ea:	837b      	strh	r3, [r7, #26]
            f     += ddF_y;
 80013ec:	8bfa      	ldrh	r2, [r7, #30]
 80013ee:	8b7b      	ldrh	r3, [r7, #26]
 80013f0:	4413      	add	r3, r2
 80013f2:	b29b      	uxth	r3, r3
 80013f4:	83fb      	strh	r3, [r7, #30]
        }
        x++;
 80013f6:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 80013fa:	b29b      	uxth	r3, r3
 80013fc:	3301      	adds	r3, #1
 80013fe:	b29b      	uxth	r3, r3
 8001400:	833b      	strh	r3, [r7, #24]
        ddF_x += 2;
 8001402:	8bbb      	ldrh	r3, [r7, #28]
 8001404:	3302      	adds	r3, #2
 8001406:	b29b      	uxth	r3, r3
 8001408:	83bb      	strh	r3, [r7, #28]
        f     += ddF_x;
 800140a:	8bfa      	ldrh	r2, [r7, #30]
 800140c:	8bbb      	ldrh	r3, [r7, #28]
 800140e:	4413      	add	r3, r2
 8001410:	b29b      	uxth	r3, r3
 8001412:	83fb      	strh	r3, [r7, #30]

        if (cornername & 0x1) {
 8001414:	797b      	ldrb	r3, [r7, #5]
 8001416:	f003 0301 	and.w	r3, r3, #1
 800141a:	2b00      	cmp	r3, #0
 800141c:	d023      	beq.n	8001466 <GFX_DrawFillCircleHelper+0xd2>
            GFX_DrawFastVLine(x0+x, y0-y, 2*y+1+delta, color);
 800141e:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8001422:	68fb      	ldr	r3, [r7, #12]
 8001424:	18d0      	adds	r0, r2, r3
 8001426:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800142a:	68ba      	ldr	r2, [r7, #8]
 800142c:	1ad1      	subs	r1, r2, r3
 800142e:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001432:	005b      	lsls	r3, r3, #1
 8001434:	1c5a      	adds	r2, r3, #1
 8001436:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	; 0x28
 800143a:	441a      	add	r2, r3
 800143c:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800143e:	f7ff fe7a 	bl	8001136 <GFX_DrawFastVLine>
            GFX_DrawFastVLine(x0+y, y0-x, 2*x+1+delta, color);
 8001442:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8001446:	68fb      	ldr	r3, [r7, #12]
 8001448:	18d0      	adds	r0, r2, r3
 800144a:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 800144e:	68ba      	ldr	r2, [r7, #8]
 8001450:	1ad1      	subs	r1, r2, r3
 8001452:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8001456:	005b      	lsls	r3, r3, #1
 8001458:	1c5a      	adds	r2, r3, #1
 800145a:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	; 0x28
 800145e:	441a      	add	r2, r3
 8001460:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8001462:	f7ff fe68 	bl	8001136 <GFX_DrawFastVLine>
        }
        if (cornername & 0x2) {
 8001466:	797b      	ldrb	r3, [r7, #5]
 8001468:	f003 0302 	and.w	r3, r3, #2
 800146c:	2b00      	cmp	r3, #0
 800146e:	d023      	beq.n	80014b8 <GFX_DrawFillCircleHelper+0x124>
            GFX_DrawFastVLine(x0-x, y0-y, 2*y+1+delta, color);
 8001470:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8001474:	68fa      	ldr	r2, [r7, #12]
 8001476:	1ad0      	subs	r0, r2, r3
 8001478:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800147c:	68ba      	ldr	r2, [r7, #8]
 800147e:	1ad1      	subs	r1, r2, r3
 8001480:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001484:	005b      	lsls	r3, r3, #1
 8001486:	1c5a      	adds	r2, r3, #1
 8001488:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	; 0x28
 800148c:	441a      	add	r2, r3
 800148e:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8001490:	f7ff fe51 	bl	8001136 <GFX_DrawFastVLine>
            GFX_DrawFastVLine(x0-y, y0-x, 2*x+1+delta, color);
 8001494:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001498:	68fa      	ldr	r2, [r7, #12]
 800149a:	1ad0      	subs	r0, r2, r3
 800149c:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 80014a0:	68ba      	ldr	r2, [r7, #8]
 80014a2:	1ad1      	subs	r1, r2, r3
 80014a4:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 80014a8:	005b      	lsls	r3, r3, #1
 80014aa:	1c5a      	adds	r2, r3, #1
 80014ac:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	; 0x28
 80014b0:	441a      	add	r2, r3
 80014b2:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80014b4:	f7ff fe3f 	bl	8001136 <GFX_DrawFastVLine>
    while (x<y) {
 80014b8:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 80014bc:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80014c0:	429a      	cmp	r2, r3
 80014c2:	db85      	blt.n	80013d0 <GFX_DrawFillCircleHelper+0x3c>
        }
    }
}
 80014c4:	bf00      	nop
 80014c6:	bf00      	nop
 80014c8:	3720      	adds	r7, #32
 80014ca:	46bd      	mov	sp, r7
 80014cc:	bd80      	pop	{r7, pc}

080014ce <GFX_DrawRoundRectangle>:
    GFX_DrawFillCircleHelper(x0, y0, r, 3, 0, color);
}
#endif
#if USING_ROUND_RECTANGLE == 1
void GFX_DrawRoundRectangle(int x, int y, uint16_t w, uint16_t h, uint16_t r, ColorType color)
{
 80014ce:	b580      	push	{r7, lr}
 80014d0:	b086      	sub	sp, #24
 80014d2:	af02      	add	r7, sp, #8
 80014d4:	60f8      	str	r0, [r7, #12]
 80014d6:	60b9      	str	r1, [r7, #8]
 80014d8:	4611      	mov	r1, r2
 80014da:	461a      	mov	r2, r3
 80014dc:	460b      	mov	r3, r1
 80014de:	80fb      	strh	r3, [r7, #6]
 80014e0:	4613      	mov	r3, r2
 80014e2:	80bb      	strh	r3, [r7, #4]
	GFX_DrawFastHLine(x+r  , y    , w-2*r, color); // Top
 80014e4:	8b3a      	ldrh	r2, [r7, #24]
 80014e6:	68fb      	ldr	r3, [r7, #12]
 80014e8:	18d0      	adds	r0, r2, r3
 80014ea:	88fa      	ldrh	r2, [r7, #6]
 80014ec:	8b3b      	ldrh	r3, [r7, #24]
 80014ee:	005b      	lsls	r3, r3, #1
 80014f0:	1ad2      	subs	r2, r2, r3
 80014f2:	8bbb      	ldrh	r3, [r7, #28]
 80014f4:	68b9      	ldr	r1, [r7, #8]
 80014f6:	f7ff fe35 	bl	8001164 <GFX_DrawFastHLine>
    GFX_DrawFastHLine(x+r  , y+h-1, w-2*r, color); // Bottom
 80014fa:	8b3a      	ldrh	r2, [r7, #24]
 80014fc:	68fb      	ldr	r3, [r7, #12]
 80014fe:	18d0      	adds	r0, r2, r3
 8001500:	88ba      	ldrh	r2, [r7, #4]
 8001502:	68bb      	ldr	r3, [r7, #8]
 8001504:	4413      	add	r3, r2
 8001506:	1e59      	subs	r1, r3, #1
 8001508:	88fa      	ldrh	r2, [r7, #6]
 800150a:	8b3b      	ldrh	r3, [r7, #24]
 800150c:	005b      	lsls	r3, r3, #1
 800150e:	1ad2      	subs	r2, r2, r3
 8001510:	8bbb      	ldrh	r3, [r7, #28]
 8001512:	f7ff fe27 	bl	8001164 <GFX_DrawFastHLine>
    GFX_DrawFastVLine(x    , y+r  , h-2*r, color); // Left
 8001516:	8b3a      	ldrh	r2, [r7, #24]
 8001518:	68bb      	ldr	r3, [r7, #8]
 800151a:	18d1      	adds	r1, r2, r3
 800151c:	88ba      	ldrh	r2, [r7, #4]
 800151e:	8b3b      	ldrh	r3, [r7, #24]
 8001520:	005b      	lsls	r3, r3, #1
 8001522:	1ad2      	subs	r2, r2, r3
 8001524:	8bbb      	ldrh	r3, [r7, #28]
 8001526:	68f8      	ldr	r0, [r7, #12]
 8001528:	f7ff fe05 	bl	8001136 <GFX_DrawFastVLine>
    GFX_DrawFastVLine(x+w-1, y+r  , h-2*r, color); // Right
 800152c:	88fa      	ldrh	r2, [r7, #6]
 800152e:	68fb      	ldr	r3, [r7, #12]
 8001530:	4413      	add	r3, r2
 8001532:	1e58      	subs	r0, r3, #1
 8001534:	8b3a      	ldrh	r2, [r7, #24]
 8001536:	68bb      	ldr	r3, [r7, #8]
 8001538:	18d1      	adds	r1, r2, r3
 800153a:	88ba      	ldrh	r2, [r7, #4]
 800153c:	8b3b      	ldrh	r3, [r7, #24]
 800153e:	005b      	lsls	r3, r3, #1
 8001540:	1ad2      	subs	r2, r2, r3
 8001542:	8bbb      	ldrh	r3, [r7, #28]
 8001544:	f7ff fdf7 	bl	8001136 <GFX_DrawFastVLine>
    // draw four corners
    GFX_DrawCircleHelper(x+r    , y+r    , r, 1, color);
 8001548:	8b3a      	ldrh	r2, [r7, #24]
 800154a:	68fb      	ldr	r3, [r7, #12]
 800154c:	18d0      	adds	r0, r2, r3
 800154e:	8b3a      	ldrh	r2, [r7, #24]
 8001550:	68bb      	ldr	r3, [r7, #8]
 8001552:	18d1      	adds	r1, r2, r3
 8001554:	8b3a      	ldrh	r2, [r7, #24]
 8001556:	8bbb      	ldrh	r3, [r7, #28]
 8001558:	9300      	str	r3, [sp, #0]
 800155a:	2301      	movs	r3, #1
 800155c:	f7ff fe3a 	bl	80011d4 <GFX_DrawCircleHelper>
    GFX_DrawCircleHelper(x+w-r-1, y+r    , r, 2, color);
 8001560:	88fa      	ldrh	r2, [r7, #6]
 8001562:	68fb      	ldr	r3, [r7, #12]
 8001564:	441a      	add	r2, r3
 8001566:	8b3b      	ldrh	r3, [r7, #24]
 8001568:	1ad3      	subs	r3, r2, r3
 800156a:	1e58      	subs	r0, r3, #1
 800156c:	8b3a      	ldrh	r2, [r7, #24]
 800156e:	68bb      	ldr	r3, [r7, #8]
 8001570:	18d1      	adds	r1, r2, r3
 8001572:	8b3a      	ldrh	r2, [r7, #24]
 8001574:	8bbb      	ldrh	r3, [r7, #28]
 8001576:	9300      	str	r3, [sp, #0]
 8001578:	2302      	movs	r3, #2
 800157a:	f7ff fe2b 	bl	80011d4 <GFX_DrawCircleHelper>
    GFX_DrawCircleHelper(x+w-r-1, y+h-r-1, r, 4, color);
 800157e:	88fa      	ldrh	r2, [r7, #6]
 8001580:	68fb      	ldr	r3, [r7, #12]
 8001582:	441a      	add	r2, r3
 8001584:	8b3b      	ldrh	r3, [r7, #24]
 8001586:	1ad3      	subs	r3, r2, r3
 8001588:	1e58      	subs	r0, r3, #1
 800158a:	88ba      	ldrh	r2, [r7, #4]
 800158c:	68bb      	ldr	r3, [r7, #8]
 800158e:	441a      	add	r2, r3
 8001590:	8b3b      	ldrh	r3, [r7, #24]
 8001592:	1ad3      	subs	r3, r2, r3
 8001594:	1e59      	subs	r1, r3, #1
 8001596:	8b3a      	ldrh	r2, [r7, #24]
 8001598:	8bbb      	ldrh	r3, [r7, #28]
 800159a:	9300      	str	r3, [sp, #0]
 800159c:	2304      	movs	r3, #4
 800159e:	f7ff fe19 	bl	80011d4 <GFX_DrawCircleHelper>
    GFX_DrawCircleHelper(x+r    , y+h-r-1, r, 8, color);
 80015a2:	8b3a      	ldrh	r2, [r7, #24]
 80015a4:	68fb      	ldr	r3, [r7, #12]
 80015a6:	18d0      	adds	r0, r2, r3
 80015a8:	88ba      	ldrh	r2, [r7, #4]
 80015aa:	68bb      	ldr	r3, [r7, #8]
 80015ac:	441a      	add	r2, r3
 80015ae:	8b3b      	ldrh	r3, [r7, #24]
 80015b0:	1ad3      	subs	r3, r2, r3
 80015b2:	1e59      	subs	r1, r3, #1
 80015b4:	8b3a      	ldrh	r2, [r7, #24]
 80015b6:	8bbb      	ldrh	r3, [r7, #28]
 80015b8:	9300      	str	r3, [sp, #0]
 80015ba:	2308      	movs	r3, #8
 80015bc:	f7ff fe0a 	bl	80011d4 <GFX_DrawCircleHelper>
}
 80015c0:	bf00      	nop
 80015c2:	3710      	adds	r7, #16
 80015c4:	46bd      	mov	sp, r7
 80015c6:	bd80      	pop	{r7, pc}

080015c8 <GFX_DrawFillRoundRectangle>:
#endif
#if USING_FILL_ROUND_RECTANGLE == 1
void GFX_DrawFillRoundRectangle(int x, int y, uint16_t w, uint16_t h, uint16_t r, ColorType color)
{
 80015c8:	b590      	push	{r4, r7, lr}
 80015ca:	b087      	sub	sp, #28
 80015cc:	af02      	add	r7, sp, #8
 80015ce:	60f8      	str	r0, [r7, #12]
 80015d0:	60b9      	str	r1, [r7, #8]
 80015d2:	4611      	mov	r1, r2
 80015d4:	461a      	mov	r2, r3
 80015d6:	460b      	mov	r3, r1
 80015d8:	80fb      	strh	r3, [r7, #6]
 80015da:	4613      	mov	r3, r2
 80015dc:	80bb      	strh	r3, [r7, #4]
    // smarter version

	GFX_DrawFillRectangle(x+r, y, w-2*r, h, color);
 80015de:	8c3a      	ldrh	r2, [r7, #32]
 80015e0:	68fb      	ldr	r3, [r7, #12]
 80015e2:	18d0      	adds	r0, r2, r3
 80015e4:	8c3b      	ldrh	r3, [r7, #32]
 80015e6:	005b      	lsls	r3, r3, #1
 80015e8:	b29b      	uxth	r3, r3
 80015ea:	88fa      	ldrh	r2, [r7, #6]
 80015ec:	1ad3      	subs	r3, r2, r3
 80015ee:	b29a      	uxth	r2, r3
 80015f0:	88b9      	ldrh	r1, [r7, #4]
 80015f2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80015f4:	9300      	str	r3, [sp, #0]
 80015f6:	460b      	mov	r3, r1
 80015f8:	68b9      	ldr	r1, [r7, #8]
 80015fa:	f7ff fdc9 	bl	8001190 <GFX_DrawFillRectangle>

    // draw four corners
	GFX_DrawFillCircleHelper(x+w-r-1, y+r, r, 1, h-2*r-1, color);
 80015fe:	88fa      	ldrh	r2, [r7, #6]
 8001600:	68fb      	ldr	r3, [r7, #12]
 8001602:	441a      	add	r2, r3
 8001604:	8c3b      	ldrh	r3, [r7, #32]
 8001606:	1ad3      	subs	r3, r2, r3
 8001608:	1e58      	subs	r0, r3, #1
 800160a:	8c3a      	ldrh	r2, [r7, #32]
 800160c:	68bb      	ldr	r3, [r7, #8]
 800160e:	18d1      	adds	r1, r2, r3
 8001610:	8c3b      	ldrh	r3, [r7, #32]
 8001612:	005b      	lsls	r3, r3, #1
 8001614:	b29b      	uxth	r3, r3
 8001616:	88ba      	ldrh	r2, [r7, #4]
 8001618:	1ad3      	subs	r3, r2, r3
 800161a:	b29b      	uxth	r3, r3
 800161c:	3b01      	subs	r3, #1
 800161e:	b29b      	uxth	r3, r3
 8001620:	b21b      	sxth	r3, r3
 8001622:	8c3c      	ldrh	r4, [r7, #32]
 8001624:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8001626:	9201      	str	r2, [sp, #4]
 8001628:	9300      	str	r3, [sp, #0]
 800162a:	2301      	movs	r3, #1
 800162c:	4622      	mov	r2, r4
 800162e:	f7ff feb1 	bl	8001394 <GFX_DrawFillCircleHelper>
	GFX_DrawFillCircleHelper(x+r    , y+r, r, 2, h-2*r-1, color);
 8001632:	8c3a      	ldrh	r2, [r7, #32]
 8001634:	68fb      	ldr	r3, [r7, #12]
 8001636:	18d0      	adds	r0, r2, r3
 8001638:	8c3a      	ldrh	r2, [r7, #32]
 800163a:	68bb      	ldr	r3, [r7, #8]
 800163c:	18d1      	adds	r1, r2, r3
 800163e:	8c3b      	ldrh	r3, [r7, #32]
 8001640:	005b      	lsls	r3, r3, #1
 8001642:	b29b      	uxth	r3, r3
 8001644:	88ba      	ldrh	r2, [r7, #4]
 8001646:	1ad3      	subs	r3, r2, r3
 8001648:	b29b      	uxth	r3, r3
 800164a:	3b01      	subs	r3, #1
 800164c:	b29b      	uxth	r3, r3
 800164e:	b21b      	sxth	r3, r3
 8001650:	8c3c      	ldrh	r4, [r7, #32]
 8001652:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8001654:	9201      	str	r2, [sp, #4]
 8001656:	9300      	str	r3, [sp, #0]
 8001658:	2302      	movs	r3, #2
 800165a:	4622      	mov	r2, r4
 800165c:	f7ff fe9a 	bl	8001394 <GFX_DrawFillCircleHelper>
}
 8001660:	bf00      	nop
 8001662:	3714      	adds	r7, #20
 8001664:	46bd      	mov	sp, r7
 8001666:	bd90      	pop	{r4, r7, pc}

08001668 <EF_SetFont>:
#include "string.h"

const FONT_INFO *CurrentFont;

void EF_SetFont(const FONT_INFO *Font)
{
 8001668:	b480      	push	{r7}
 800166a:	b083      	sub	sp, #12
 800166c:	af00      	add	r7, sp, #0
 800166e:	6078      	str	r0, [r7, #4]
	CurrentFont = Font;
 8001670:	4a04      	ldr	r2, [pc, #16]	; (8001684 <EF_SetFont+0x1c>)
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	6013      	str	r3, [r2, #0]
}
 8001676:	bf00      	nop
 8001678:	370c      	adds	r7, #12
 800167a:	46bd      	mov	sp, r7
 800167c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001680:	4770      	bx	lr
 8001682:	bf00      	nop
 8001684:	20000210 	.word	0x20000210

08001688 <EF_GetFontHeight>:

uint8_t EF_GetFontHeight(void)
{
 8001688:	b480      	push	{r7}
 800168a:	af00      	add	r7, sp, #0
	return CurrentFont->CharHeight;
 800168c:	4b03      	ldr	r3, [pc, #12]	; (800169c <EF_GetFontHeight+0x14>)
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	781b      	ldrb	r3, [r3, #0]
}
 8001692:	4618      	mov	r0, r3
 8001694:	46bd      	mov	sp, r7
 8001696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800169a:	4770      	bx	lr
 800169c:	20000210 	.word	0x20000210

080016a0 <EF_GetFontStartChar>:

uint8_t EF_GetFontStartChar(void)
{
 80016a0:	b480      	push	{r7}
 80016a2:	af00      	add	r7, sp, #0
	return CurrentFont->StartChar;
 80016a4:	4b03      	ldr	r3, [pc, #12]	; (80016b4 <EF_GetFontStartChar+0x14>)
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	785b      	ldrb	r3, [r3, #1]
}
 80016aa:	4618      	mov	r0, r3
 80016ac:	46bd      	mov	sp, r7
 80016ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b2:	4770      	bx	lr
 80016b4:	20000210 	.word	0x20000210

080016b8 <EF_GetFontEndChar>:

uint8_t EF_GetFontEndChar(void)
{
 80016b8:	b480      	push	{r7}
 80016ba:	af00      	add	r7, sp, #0
	return CurrentFont->EndChar;
 80016bc:	4b03      	ldr	r3, [pc, #12]	; (80016cc <EF_GetFontEndChar+0x14>)
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	789b      	ldrb	r3, [r3, #2]
}
 80016c2:	4618      	mov	r0, r3
 80016c4:	46bd      	mov	sp, r7
 80016c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ca:	4770      	bx	lr
 80016cc:	20000210 	.word	0x20000210

080016d0 <EF_GetFontSpaceWidth>:

uint8_t EF_GetFontSpaceWidth(void)
{
 80016d0:	b480      	push	{r7}
 80016d2:	af00      	add	r7, sp, #0
	return CurrentFont->SpaceWidth;
 80016d4:	4b03      	ldr	r3, [pc, #12]	; (80016e4 <EF_GetFontSpaceWidth+0x14>)
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	78db      	ldrb	r3, [r3, #3]
}
 80016da:	4618      	mov	r0, r3
 80016dc:	46bd      	mov	sp, r7
 80016de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e2:	4770      	bx	lr
 80016e4:	20000210 	.word	0x20000210

080016e8 <EF_DecodePolish>:

char EF_DecodePolish(uint8_t chMsb, uint8_t chLsb)
{
 80016e8:	b480      	push	{r7}
 80016ea:	b083      	sub	sp, #12
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	4603      	mov	r3, r0
 80016f0:	460a      	mov	r2, r1
 80016f2:	71fb      	strb	r3, [r7, #7]
 80016f4:	4613      	mov	r3, r2
 80016f6:	71bb      	strb	r3, [r7, #6]
	switch(chMsb) // Check first byte
 80016f8:	79fb      	ldrb	r3, [r7, #7]
 80016fa:	2bc5      	cmp	r3, #197	; 0xc5
 80016fc:	d052      	beq.n	80017a4 <EF_DecodePolish+0xbc>
 80016fe:	2bc5      	cmp	r3, #197	; 0xc5
 8001700:	f300 80e7 	bgt.w	80018d2 <EF_DecodePolish+0x1ea>
 8001704:	2bc3      	cmp	r3, #195	; 0xc3
 8001706:	d002      	beq.n	800170e <EF_DecodePolish+0x26>
 8001708:	2bc4      	cmp	r3, #196	; 0xc4
 800170a:	d00a      	beq.n	8001722 <EF_DecodePolish+0x3a>
 800170c:	e0e1      	b.n	80018d2 <EF_DecodePolish+0x1ea>
	{
	case 0xC3: // , 
		switch(chLsb) // Check second byte
 800170e:	79bb      	ldrb	r3, [r7, #6]
 8001710:	2b93      	cmp	r3, #147	; 0x93
 8001712:	d002      	beq.n	800171a <EF_DecodePolish+0x32>
 8001714:	2bb3      	cmp	r3, #179	; 0xb3
 8001716:	d002      	beq.n	800171e <EF_DecodePolish+0x36>
			break;
		case 0xB3: // 
			return 0x8D;
			break;
		}
		break;
 8001718:	e0db      	b.n	80018d2 <EF_DecodePolish+0x1ea>
			return 0x84;
 800171a:	2384      	movs	r3, #132	; 0x84
 800171c:	e0da      	b.n	80018d4 <EF_DecodePolish+0x1ec>
			return 0x8D;
 800171e:	238d      	movs	r3, #141	; 0x8d
 8001720:	e0d8      	b.n	80018d4 <EF_DecodePolish+0x1ec>
	case 0xC4: // , , , , , 
		switch(chLsb) // Check second byte
 8001722:	79bb      	ldrb	r3, [r7, #6]
 8001724:	3b84      	subs	r3, #132	; 0x84
 8001726:	2b15      	cmp	r3, #21
 8001728:	f200 80d0 	bhi.w	80018cc <EF_DecodePolish+0x1e4>
 800172c:	a201      	add	r2, pc, #4	; (adr r2, 8001734 <EF_DecodePolish+0x4c>)
 800172e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001732:	bf00      	nop
 8001734:	0800178d 	.word	0x0800178d
 8001738:	08001799 	.word	0x08001799
 800173c:	08001795 	.word	0x08001795
 8001740:	080017a1 	.word	0x080017a1
 8001744:	080018cd 	.word	0x080018cd
 8001748:	080018cd 	.word	0x080018cd
 800174c:	080018cd 	.word	0x080018cd
 8001750:	080018cd 	.word	0x080018cd
 8001754:	080018cd 	.word	0x080018cd
 8001758:	080018cd 	.word	0x080018cd
 800175c:	080018cd 	.word	0x080018cd
 8001760:	080018cd 	.word	0x080018cd
 8001764:	080018cd 	.word	0x080018cd
 8001768:	080018cd 	.word	0x080018cd
 800176c:	080018cd 	.word	0x080018cd
 8001770:	080018cd 	.word	0x080018cd
 8001774:	080018cd 	.word	0x080018cd
 8001778:	080018cd 	.word	0x080018cd
 800177c:	080018cd 	.word	0x080018cd
 8001780:	080018cd 	.word	0x080018cd
 8001784:	08001791 	.word	0x08001791
 8001788:	0800179d 	.word	0x0800179d
		{
		case 0x84: // 
			return 0x7F;
 800178c:	237f      	movs	r3, #127	; 0x7f
 800178e:	e0a1      	b.n	80018d4 <EF_DecodePolish+0x1ec>
			break;
		case 0x98: // 
			return 0x81;
 8001790:	2381      	movs	r3, #129	; 0x81
 8001792:	e09f      	b.n	80018d4 <EF_DecodePolish+0x1ec>
			break;
		case 0x86: // 
			return 0x80;
 8001794:	2380      	movs	r3, #128	; 0x80
 8001796:	e09d      	b.n	80018d4 <EF_DecodePolish+0x1ec>
			break;
		case 0x85: // 
			return 0x88;
 8001798:	2388      	movs	r3, #136	; 0x88
 800179a:	e09b      	b.n	80018d4 <EF_DecodePolish+0x1ec>
			break;
		case 0x99: // 
			return 0x8A;
 800179c:	238a      	movs	r3, #138	; 0x8a
 800179e:	e099      	b.n	80018d4 <EF_DecodePolish+0x1ec>
			break;
		case 0x87: // 
			return 0x89;
 80017a0:	2389      	movs	r3, #137	; 0x89
 80017a2:	e097      	b.n	80018d4 <EF_DecodePolish+0x1ec>
			break;
		}
		break;
	case 0xC5: // , , , , , , , , , 
		switch(chLsb) // Check second byte
 80017a4:	79bb      	ldrb	r3, [r7, #6]
 80017a6:	3b81      	subs	r3, #129	; 0x81
 80017a8:	2b3b      	cmp	r3, #59	; 0x3b
 80017aa:	f200 8091 	bhi.w	80018d0 <EF_DecodePolish+0x1e8>
 80017ae:	a201      	add	r2, pc, #4	; (adr r2, 80017b4 <EF_DecodePolish+0xcc>)
 80017b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80017b4:	080018a5 	.word	0x080018a5
 80017b8:	080018b9 	.word	0x080018b9
 80017bc:	080018a9 	.word	0x080018a9
 80017c0:	080018bd 	.word	0x080018bd
 80017c4:	080018d1 	.word	0x080018d1
 80017c8:	080018d1 	.word	0x080018d1
 80017cc:	080018d1 	.word	0x080018d1
 80017d0:	080018d1 	.word	0x080018d1
 80017d4:	080018d1 	.word	0x080018d1
 80017d8:	080018d1 	.word	0x080018d1
 80017dc:	080018d1 	.word	0x080018d1
 80017e0:	080018d1 	.word	0x080018d1
 80017e4:	080018d1 	.word	0x080018d1
 80017e8:	080018d1 	.word	0x080018d1
 80017ec:	080018d1 	.word	0x080018d1
 80017f0:	080018d1 	.word	0x080018d1
 80017f4:	080018d1 	.word	0x080018d1
 80017f8:	080018d1 	.word	0x080018d1
 80017fc:	080018d1 	.word	0x080018d1
 8001800:	080018d1 	.word	0x080018d1
 8001804:	080018d1 	.word	0x080018d1
 8001808:	080018d1 	.word	0x080018d1
 800180c:	080018d1 	.word	0x080018d1
 8001810:	080018d1 	.word	0x080018d1
 8001814:	080018d1 	.word	0x080018d1
 8001818:	080018ad 	.word	0x080018ad
 800181c:	080018c1 	.word	0x080018c1
 8001820:	080018d1 	.word	0x080018d1
 8001824:	080018d1 	.word	0x080018d1
 8001828:	080018d1 	.word	0x080018d1
 800182c:	080018d1 	.word	0x080018d1
 8001830:	080018d1 	.word	0x080018d1
 8001834:	080018d1 	.word	0x080018d1
 8001838:	080018d1 	.word	0x080018d1
 800183c:	080018d1 	.word	0x080018d1
 8001840:	080018d1 	.word	0x080018d1
 8001844:	080018d1 	.word	0x080018d1
 8001848:	080018d1 	.word	0x080018d1
 800184c:	080018d1 	.word	0x080018d1
 8001850:	080018d1 	.word	0x080018d1
 8001854:	080018d1 	.word	0x080018d1
 8001858:	080018d1 	.word	0x080018d1
 800185c:	080018d1 	.word	0x080018d1
 8001860:	080018d1 	.word	0x080018d1
 8001864:	080018d1 	.word	0x080018d1
 8001868:	080018d1 	.word	0x080018d1
 800186c:	080018d1 	.word	0x080018d1
 8001870:	080018d1 	.word	0x080018d1
 8001874:	080018d1 	.word	0x080018d1
 8001878:	080018d1 	.word	0x080018d1
 800187c:	080018d1 	.word	0x080018d1
 8001880:	080018d1 	.word	0x080018d1
 8001884:	080018d1 	.word	0x080018d1
 8001888:	080018d1 	.word	0x080018d1
 800188c:	080018d1 	.word	0x080018d1
 8001890:	080018d1 	.word	0x080018d1
 8001894:	080018b1 	.word	0x080018b1
 8001898:	080018c5 	.word	0x080018c5
 800189c:	080018b5 	.word	0x080018b5
 80018a0:	080018c9 	.word	0x080018c9
		{
		case 0x81: // 
			return 0x82;
 80018a4:	2382      	movs	r3, #130	; 0x82
 80018a6:	e015      	b.n	80018d4 <EF_DecodePolish+0x1ec>
			break;
		case 0x83: // 
			return 0x83;
 80018a8:	2383      	movs	r3, #131	; 0x83
 80018aa:	e013      	b.n	80018d4 <EF_DecodePolish+0x1ec>
			break;
		case 0x9A: // 
			return 0x85;
 80018ac:	2385      	movs	r3, #133	; 0x85
 80018ae:	e011      	b.n	80018d4 <EF_DecodePolish+0x1ec>
			break;
		case 0xB9: // 
			return 0x86;
 80018b0:	2386      	movs	r3, #134	; 0x86
 80018b2:	e00f      	b.n	80018d4 <EF_DecodePolish+0x1ec>
			break;
		case 0xBB: // 
			return 0x87;
 80018b4:	2387      	movs	r3, #135	; 0x87
 80018b6:	e00d      	b.n	80018d4 <EF_DecodePolish+0x1ec>
			break;
		case 0x82: // 
			return 0x8B;
 80018b8:	238b      	movs	r3, #139	; 0x8b
 80018ba:	e00b      	b.n	80018d4 <EF_DecodePolish+0x1ec>
			break;
		case 0x84: // 
			return 0x8C;
 80018bc:	238c      	movs	r3, #140	; 0x8c
 80018be:	e009      	b.n	80018d4 <EF_DecodePolish+0x1ec>
			break;
		case 0x9B: // 
			return 0x8E;
 80018c0:	238e      	movs	r3, #142	; 0x8e
 80018c2:	e007      	b.n	80018d4 <EF_DecodePolish+0x1ec>
			break;
		case 0xBA: // 
			return 0x8F;
 80018c4:	238f      	movs	r3, #143	; 0x8f
 80018c6:	e005      	b.n	80018d4 <EF_DecodePolish+0x1ec>
			break;
		case 0xBC: // 
			return 0x90;
 80018c8:	2390      	movs	r3, #144	; 0x90
 80018ca:	e003      	b.n	80018d4 <EF_DecodePolish+0x1ec>
		break;
 80018cc:	bf00      	nop
 80018ce:	e000      	b.n	80018d2 <EF_DecodePolish+0x1ea>
			break;
		}
		break;
 80018d0:	bf00      	nop
	}

	return 0;
 80018d2:	2300      	movs	r3, #0
}
 80018d4:	4618      	mov	r0, r3
 80018d6:	370c      	adds	r7, #12
 80018d8:	46bd      	mov	sp, r7
 80018da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018de:	4770      	bx	lr

080018e0 <EF_PutChar>:

uint8_t EF_PutChar(char ch, uint16_t PosX, uint16_t PosY, uint16_t Fcolor, BG_FONT Btransparent, uint16_t Bcolor)
{
 80018e0:	b5b0      	push	{r4, r5, r7, lr}
 80018e2:	b08a      	sub	sp, #40	; 0x28
 80018e4:	af02      	add	r7, sp, #8
 80018e6:	4604      	mov	r4, r0
 80018e8:	4608      	mov	r0, r1
 80018ea:	4611      	mov	r1, r2
 80018ec:	461a      	mov	r2, r3
 80018ee:	4623      	mov	r3, r4
 80018f0:	71fb      	strb	r3, [r7, #7]
 80018f2:	4603      	mov	r3, r0
 80018f4:	80bb      	strh	r3, [r7, #4]
 80018f6:	460b      	mov	r3, r1
 80018f8:	807b      	strh	r3, [r7, #2]
 80018fa:	4613      	mov	r3, r2
 80018fc:	803b      	strh	r3, [r7, #0]
	uint16_t PixelHeight;
	uint8_t WidthLoops, CharBits, CharBitsLeft;
	uint8_t CharNumber = ch - EF_GetFontStartChar();
 80018fe:	f7ff fecf 	bl	80016a0 <EF_GetFontStartChar>
 8001902:	4603      	mov	r3, r0
 8001904:	461a      	mov	r2, r3
 8001906:	79fb      	ldrb	r3, [r7, #7]
 8001908:	1a9b      	subs	r3, r3, r2
 800190a:	747b      	strb	r3, [r7, #17]

	if(ch == ' ') // Check if we have a Space char
 800190c:	79fb      	ldrb	r3, [r7, #7]
 800190e:	2b20      	cmp	r3, #32
 8001910:	d120      	bne.n	8001954 <EF_PutChar+0x74>
	{
		if(Btransparent == BG_COLOR) // If draw BG by color...
 8001912:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8001916:	2b01      	cmp	r3, #1
 8001918:	d114      	bne.n	8001944 <EF_PutChar+0x64>
		{
			// Draw filled rectangle on Space char
			GFX_DrawFillRectangle(PosX, PosY, SPACE_WIDHT * EF_GetFontSpaceWidth(), CurrentFont->CharHeight,  Bcolor);
 800191a:	88bc      	ldrh	r4, [r7, #4]
 800191c:	887d      	ldrh	r5, [r7, #2]
 800191e:	f7ff fed7 	bl	80016d0 <EF_GetFontSpaceWidth>
 8001922:	4603      	mov	r3, r0
 8001924:	b29b      	uxth	r3, r3
 8001926:	461a      	mov	r2, r3
 8001928:	0052      	lsls	r2, r2, #1
 800192a:	4413      	add	r3, r2
 800192c:	b29a      	uxth	r2, r3
 800192e:	4b5a      	ldr	r3, [pc, #360]	; (8001a98 <EF_PutChar+0x1b8>)
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	781b      	ldrb	r3, [r3, #0]
 8001934:	b299      	uxth	r1, r3
 8001936:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8001938:	9300      	str	r3, [sp, #0]
 800193a:	460b      	mov	r3, r1
 800193c:	4629      	mov	r1, r5
 800193e:	4620      	mov	r0, r4
 8001940:	f7ff fc26 	bl	8001190 <GFX_DrawFillRectangle>
		}
		// Return width for String function
		return SPACE_WIDHT * EF_GetFontSpaceWidth();
 8001944:	f7ff fec4 	bl	80016d0 <EF_GetFontSpaceWidth>
 8001948:	4603      	mov	r3, r0
 800194a:	461a      	mov	r2, r3
 800194c:	0052      	lsls	r2, r2, #1
 800194e:	4413      	add	r3, r2
 8001950:	b2db      	uxtb	r3, r3
 8001952:	e09c      	b.n	8001a8e <EF_PutChar+0x1ae>
	}

	// Return if char is not in our font  (smaller than the first)
	if(ch < EF_GetFontStartChar())
 8001954:	f7ff fea4 	bl	80016a0 <EF_GetFontStartChar>
 8001958:	4603      	mov	r3, r0
 800195a:	461a      	mov	r2, r3
 800195c:	79fb      	ldrb	r3, [r7, #7]
 800195e:	4293      	cmp	r3, r2
 8001960:	d201      	bcs.n	8001966 <EF_PutChar+0x86>
	{
		return 0;
 8001962:	2300      	movs	r3, #0
 8001964:	e093      	b.n	8001a8e <EF_PutChar+0x1ae>
	}

	// Return if char is not in our font (bigger than the lastlast)
	if(CharNumber > EF_GetFontEndChar())
 8001966:	f7ff fea7 	bl	80016b8 <EF_GetFontEndChar>
 800196a:	4603      	mov	r3, r0
 800196c:	461a      	mov	r2, r3
 800196e:	7c7b      	ldrb	r3, [r7, #17]
 8001970:	4293      	cmp	r3, r2
 8001972:	d901      	bls.n	8001978 <EF_PutChar+0x98>
	{
		return 0;
 8001974:	2300      	movs	r3, #0
 8001976:	e08a      	b.n	8001a8e <EF_PutChar+0x1ae>
	}

	// Get Current char info descriptor - {width, bitmap start byte}
	const FONT_CHAR_INFO *CurrentChar = &CurrentFont->CharDescription[CharNumber];
 8001978:	4b47      	ldr	r3, [pc, #284]	; (8001a98 <EF_PutChar+0x1b8>)
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	685a      	ldr	r2, [r3, #4]
 800197e:	7c7b      	ldrb	r3, [r7, #17]
 8001980:	009b      	lsls	r3, r3, #2
 8001982:	4413      	add	r3, r2
 8001984:	60fb      	str	r3, [r7, #12]
	// Get bitmap pointer for our char
	uint8_t *CharPointer = (uint8_t*)&CurrentFont->CharBitmaps[CurrentFont->CharDescription[CharNumber].CharOffset];
 8001986:	4b44      	ldr	r3, [pc, #272]	; (8001a98 <EF_PutChar+0x1b8>)
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	689b      	ldr	r3, [r3, #8]
 800198c:	4a42      	ldr	r2, [pc, #264]	; (8001a98 <EF_PutChar+0x1b8>)
 800198e:	6812      	ldr	r2, [r2, #0]
 8001990:	6851      	ldr	r1, [r2, #4]
 8001992:	7c7a      	ldrb	r2, [r7, #17]
 8001994:	0092      	lsls	r2, r2, #2
 8001996:	440a      	add	r2, r1
 8001998:	8852      	ldrh	r2, [r2, #2]
 800199a:	4413      	add	r3, r2
 800199c:	617b      	str	r3, [r7, #20]

	// 1st iteration - for each Row by Height
	for(PixelHeight = 0; PixelHeight < CurrentFont->CharHeight; PixelHeight++)
 800199e:	2300      	movs	r3, #0
 80019a0:	83fb      	strh	r3, [r7, #30]
 80019a2:	e066      	b.n	8001a72 <EF_PutChar+0x192>
	{
		// Check how many bits left to draw in current Row
		CharBitsLeft = CurrentChar->CharWidth;
 80019a4:	68fb      	ldr	r3, [r7, #12]
 80019a6:	781b      	ldrb	r3, [r3, #0]
 80019a8:	76fb      	strb	r3, [r7, #27]

		// 2nd Iterator - For each byte in that Row
		for(WidthLoops = 0; WidthLoops <= (CurrentChar->CharWidth-1) / 8; WidthLoops++)
 80019aa:	2300      	movs	r3, #0
 80019ac:	777b      	strb	r3, [r7, #29]
 80019ae:	e053      	b.n	8001a58 <EF_PutChar+0x178>
		{
			// Take one line
			uint8_t line = (uint8_t)*CharPointer;
 80019b0:	697b      	ldr	r3, [r7, #20]
 80019b2:	781b      	ldrb	r3, [r3, #0]
 80019b4:	74fb      	strb	r3, [r7, #19]
			// Define how many bit to draw - full byte or less
			if(CharBitsLeft >= 8)
 80019b6:	7efb      	ldrb	r3, [r7, #27]
 80019b8:	2b07      	cmp	r3, #7
 80019ba:	d905      	bls.n	80019c8 <EF_PutChar+0xe8>
			{
				CharBits = 8; // Full byte
 80019bc:	2308      	movs	r3, #8
 80019be:	773b      	strb	r3, [r7, #28]
				CharBitsLeft -= 8; // Decrease bits left counter
 80019c0:	7efb      	ldrb	r3, [r7, #27]
 80019c2:	3b08      	subs	r3, #8
 80019c4:	76fb      	strb	r3, [r7, #27]
 80019c6:	e001      	b.n	80019cc <EF_PutChar+0xec>
			}
			else
			{
				// If less than byte - only few bits
				CharBits = CharBitsLeft;
 80019c8:	7efb      	ldrb	r3, [r7, #27]
 80019ca:	773b      	strb	r3, [r7, #28]
			}

			// 3rd Iterator - for each bit in current byte in current row ;)
			for(uint8_t i = 0; i < CharBits; i++, line <<= 1)
 80019cc:	2300      	movs	r3, #0
 80019ce:	74bb      	strb	r3, [r7, #18]
 80019d0:	e038      	b.n	8001a44 <EF_PutChar+0x164>
			{
				// Check bit first from left
				if(line & 0x80)
 80019d2:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	da15      	bge.n	8001a06 <EF_PutChar+0x126>
				{
					// If pixel exists - draw it
					GFX_DrawPixel(PosX + (WidthLoops*8) + i,  PosY + PixelHeight, Fcolor);
 80019da:	7f7b      	ldrb	r3, [r7, #29]
 80019dc:	b29b      	uxth	r3, r3
 80019de:	00db      	lsls	r3, r3, #3
 80019e0:	b29a      	uxth	r2, r3
 80019e2:	88bb      	ldrh	r3, [r7, #4]
 80019e4:	4413      	add	r3, r2
 80019e6:	b29a      	uxth	r2, r3
 80019e8:	7cbb      	ldrb	r3, [r7, #18]
 80019ea:	b29b      	uxth	r3, r3
 80019ec:	4413      	add	r3, r2
 80019ee:	b29b      	uxth	r3, r3
 80019f0:	b218      	sxth	r0, r3
 80019f2:	887a      	ldrh	r2, [r7, #2]
 80019f4:	8bfb      	ldrh	r3, [r7, #30]
 80019f6:	4413      	add	r3, r2
 80019f8:	b29b      	uxth	r3, r3
 80019fa:	b21b      	sxth	r3, r3
 80019fc:	883a      	ldrh	r2, [r7, #0]
 80019fe:	4619      	mov	r1, r3
 8001a00:	f000 f9d8 	bl	8001db4 <ILI9341_WritePixel>
 8001a04:	e018      	b.n	8001a38 <EF_PutChar+0x158>
				}
				else if(Btransparent == BG_COLOR) // Check if we want to draw background
 8001a06:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8001a0a:	2b01      	cmp	r3, #1
 8001a0c:	d114      	bne.n	8001a38 <EF_PutChar+0x158>
				{
					// If no character pixel, then BG pixel
					GFX_DrawPixel(PosX + (WidthLoops*8) + i, PosY + PixelHeight, Bcolor);
 8001a0e:	7f7b      	ldrb	r3, [r7, #29]
 8001a10:	b29b      	uxth	r3, r3
 8001a12:	00db      	lsls	r3, r3, #3
 8001a14:	b29a      	uxth	r2, r3
 8001a16:	88bb      	ldrh	r3, [r7, #4]
 8001a18:	4413      	add	r3, r2
 8001a1a:	b29a      	uxth	r2, r3
 8001a1c:	7cbb      	ldrb	r3, [r7, #18]
 8001a1e:	b29b      	uxth	r3, r3
 8001a20:	4413      	add	r3, r2
 8001a22:	b29b      	uxth	r3, r3
 8001a24:	b218      	sxth	r0, r3
 8001a26:	887a      	ldrh	r2, [r7, #2]
 8001a28:	8bfb      	ldrh	r3, [r7, #30]
 8001a2a:	4413      	add	r3, r2
 8001a2c:	b29b      	uxth	r3, r3
 8001a2e:	b21b      	sxth	r3, r3
 8001a30:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8001a32:	4619      	mov	r1, r3
 8001a34:	f000 f9be 	bl	8001db4 <ILI9341_WritePixel>
			for(uint8_t i = 0; i < CharBits; i++, line <<= 1)
 8001a38:	7cbb      	ldrb	r3, [r7, #18]
 8001a3a:	3301      	adds	r3, #1
 8001a3c:	74bb      	strb	r3, [r7, #18]
 8001a3e:	7cfb      	ldrb	r3, [r7, #19]
 8001a40:	005b      	lsls	r3, r3, #1
 8001a42:	74fb      	strb	r3, [r7, #19]
 8001a44:	7cba      	ldrb	r2, [r7, #18]
 8001a46:	7f3b      	ldrb	r3, [r7, #28]
 8001a48:	429a      	cmp	r2, r3
 8001a4a:	d3c2      	bcc.n	80019d2 <EF_PutChar+0xf2>
				}
			}

			// Take next byte in current char bitmap
			CharPointer++;
 8001a4c:	697b      	ldr	r3, [r7, #20]
 8001a4e:	3301      	adds	r3, #1
 8001a50:	617b      	str	r3, [r7, #20]
		for(WidthLoops = 0; WidthLoops <= (CurrentChar->CharWidth-1) / 8; WidthLoops++)
 8001a52:	7f7b      	ldrb	r3, [r7, #29]
 8001a54:	3301      	adds	r3, #1
 8001a56:	777b      	strb	r3, [r7, #29]
 8001a58:	7f7a      	ldrb	r2, [r7, #29]
 8001a5a:	68fb      	ldr	r3, [r7, #12]
 8001a5c:	781b      	ldrb	r3, [r3, #0]
 8001a5e:	3b01      	subs	r3, #1
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	da00      	bge.n	8001a66 <EF_PutChar+0x186>
 8001a64:	3307      	adds	r3, #7
 8001a66:	10db      	asrs	r3, r3, #3
 8001a68:	429a      	cmp	r2, r3
 8001a6a:	dda1      	ble.n	80019b0 <EF_PutChar+0xd0>
	for(PixelHeight = 0; PixelHeight < CurrentFont->CharHeight; PixelHeight++)
 8001a6c:	8bfb      	ldrh	r3, [r7, #30]
 8001a6e:	3301      	adds	r3, #1
 8001a70:	83fb      	strh	r3, [r7, #30]
 8001a72:	4b09      	ldr	r3, [pc, #36]	; (8001a98 <EF_PutChar+0x1b8>)
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	781b      	ldrb	r3, [r3, #0]
 8001a78:	b29b      	uxth	r3, r3
 8001a7a:	8bfa      	ldrh	r2, [r7, #30]
 8001a7c:	429a      	cmp	r2, r3
 8001a7e:	d391      	bcc.n	80019a4 <EF_PutChar+0xc4>
		}
	}
	// Return char width for String function
	return CurrentFont->CharDescription[CharNumber].CharWidth;
 8001a80:	4b05      	ldr	r3, [pc, #20]	; (8001a98 <EF_PutChar+0x1b8>)
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	685a      	ldr	r2, [r3, #4]
 8001a86:	7c7b      	ldrb	r3, [r7, #17]
 8001a88:	009b      	lsls	r3, r3, #2
 8001a8a:	4413      	add	r3, r2
 8001a8c:	781b      	ldrb	r3, [r3, #0]
}
 8001a8e:	4618      	mov	r0, r3
 8001a90:	3720      	adds	r7, #32
 8001a92:	46bd      	mov	sp, r7
 8001a94:	bdb0      	pop	{r4, r5, r7, pc}
 8001a96:	bf00      	nop
 8001a98:	20000210 	.word	0x20000210

08001a9c <EF_PutString>:

uint8_t EF_PutString(const uint8_t *pStr, uint16_t PosX, uint16_t PosY, uint16_t Fcolor, BG_FONT Btransparent, uint16_t Bcolor)
{
 8001a9c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001a9e:	b089      	sub	sp, #36	; 0x24
 8001aa0:	af02      	add	r7, sp, #8
 8001aa2:	60f8      	str	r0, [r7, #12]
 8001aa4:	4608      	mov	r0, r1
 8001aa6:	4611      	mov	r1, r2
 8001aa8:	461a      	mov	r2, r3
 8001aaa:	4603      	mov	r3, r0
 8001aac:	817b      	strh	r3, [r7, #10]
 8001aae:	460b      	mov	r3, r1
 8001ab0:	813b      	strh	r3, [r7, #8]
 8001ab2:	4613      	mov	r3, r2
 8001ab4:	80fb      	strh	r3, [r7, #6]
	uint8_t Lenght = strlen((char*)pStr); // Take a string length in bytes
 8001ab6:	68f8      	ldr	r0, [r7, #12]
 8001ab8:	f7fe fb9c 	bl	80001f4 <strlen>
 8001abc:	4603      	mov	r3, r0
 8001abe:	74bb      	strb	r3, [r7, #18]

	uint8_t Loop; // Loop Iterator for current char
	uint16_t Shift = 0; // Shift in X-axis for each char drawing - przesunicie
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	82bb      	strh	r3, [r7, #20]
	uint8_t CharWidth; // Current char width
	uint8_t CharToPrint; // Current char to print

	for(Loop = 0; Loop < Lenght; Loop++) // Go threw each char
 8001ac4:	2300      	movs	r3, #0
 8001ac6:	75fb      	strb	r3, [r7, #23]
 8001ac8:	e05a      	b.n	8001b80 <EF_PutString+0xe4>
	{

		if((pStr[Loop] <= 0xC5) && (pStr[Loop] >= 0xC3)) // check if current char is a Polish sign
 8001aca:	7dfb      	ldrb	r3, [r7, #23]
 8001acc:	68fa      	ldr	r2, [r7, #12]
 8001ace:	4413      	add	r3, r2
 8001ad0:	781b      	ldrb	r3, [r3, #0]
 8001ad2:	2bc5      	cmp	r3, #197	; 0xc5
 8001ad4:	d817      	bhi.n	8001b06 <EF_PutString+0x6a>
 8001ad6:	7dfb      	ldrb	r3, [r7, #23]
 8001ad8:	68fa      	ldr	r2, [r7, #12]
 8001ada:	4413      	add	r3, r2
 8001adc:	781b      	ldrb	r3, [r3, #0]
 8001ade:	2bc2      	cmp	r3, #194	; 0xc2
 8001ae0:	d911      	bls.n	8001b06 <EF_PutString+0x6a>
		{
			// If yes - decode that char
			CharToPrint = EF_DecodePolish(pStr[Loop], pStr[Loop+1]);
 8001ae2:	7dfb      	ldrb	r3, [r7, #23]
 8001ae4:	68fa      	ldr	r2, [r7, #12]
 8001ae6:	4413      	add	r3, r2
 8001ae8:	7818      	ldrb	r0, [r3, #0]
 8001aea:	7dfb      	ldrb	r3, [r7, #23]
 8001aec:	3301      	adds	r3, #1
 8001aee:	68fa      	ldr	r2, [r7, #12]
 8001af0:	4413      	add	r3, r2
 8001af2:	781b      	ldrb	r3, [r3, #0]
 8001af4:	4619      	mov	r1, r3
 8001af6:	f7ff fdf7 	bl	80016e8 <EF_DecodePolish>
 8001afa:	4603      	mov	r3, r0
 8001afc:	74fb      	strb	r3, [r7, #19]
			// Skip one byte - Polish chars are 2-bytes
			Loop++;
 8001afe:	7dfb      	ldrb	r3, [r7, #23]
 8001b00:	3301      	adds	r3, #1
 8001b02:	75fb      	strb	r3, [r7, #23]
 8001b04:	e004      	b.n	8001b10 <EF_PutString+0x74>
		}
		else
		{
			// If not polish - just take that char
			CharToPrint = pStr[Loop];
 8001b06:	7dfb      	ldrb	r3, [r7, #23]
 8001b08:	68fa      	ldr	r2, [r7, #12]
 8001b0a:	4413      	add	r3, r2
 8001b0c:	781b      	ldrb	r3, [r3, #0]
 8001b0e:	74fb      	strb	r3, [r7, #19]
		}

		// Draw char and take its width
		CharWidth = EF_PutChar(CharToPrint, PosX + Shift, PosY, Fcolor, Btransparent, Bcolor);
 8001b10:	897a      	ldrh	r2, [r7, #10]
 8001b12:	8abb      	ldrh	r3, [r7, #20]
 8001b14:	4413      	add	r3, r2
 8001b16:	b299      	uxth	r1, r3
 8001b18:	88fc      	ldrh	r4, [r7, #6]
 8001b1a:	893a      	ldrh	r2, [r7, #8]
 8001b1c:	7cf8      	ldrb	r0, [r7, #19]
 8001b1e:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8001b20:	9301      	str	r3, [sp, #4]
 8001b22:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8001b26:	9300      	str	r3, [sp, #0]
 8001b28:	4623      	mov	r3, r4
 8001b2a:	f7ff fed9 	bl	80018e0 <EF_PutChar>
 8001b2e:	4603      	mov	r3, r0
 8001b30:	747b      	strb	r3, [r7, #17]

		// Add last char width to drawing Shift
		Shift = Shift + CharWidth;
 8001b32:	7c7b      	ldrb	r3, [r7, #17]
 8001b34:	b29a      	uxth	r2, r3
 8001b36:	8abb      	ldrh	r3, [r7, #20]
 8001b38:	4413      	add	r3, r2
 8001b3a:	82bb      	strh	r3, [r7, #20]

		if(Btransparent == BG_COLOR)
 8001b3c:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8001b40:	2b01      	cmp	r3, #1
 8001b42:	d113      	bne.n	8001b6c <EF_PutString+0xd0>
		{
			// If draw background - draw the BG color between chars
			GFX_DrawFillRectangle(PosX + Shift, PosY, EF_GetFontSpaceWidth(), EF_GetFontHeight(), Bcolor);
 8001b44:	897a      	ldrh	r2, [r7, #10]
 8001b46:	8abb      	ldrh	r3, [r7, #20]
 8001b48:	18d4      	adds	r4, r2, r3
 8001b4a:	893d      	ldrh	r5, [r7, #8]
 8001b4c:	f7ff fdc0 	bl	80016d0 <EF_GetFontSpaceWidth>
 8001b50:	4603      	mov	r3, r0
 8001b52:	b29e      	uxth	r6, r3
 8001b54:	f7ff fd98 	bl	8001688 <EF_GetFontHeight>
 8001b58:	4603      	mov	r3, r0
 8001b5a:	b29a      	uxth	r2, r3
 8001b5c:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8001b5e:	9300      	str	r3, [sp, #0]
 8001b60:	4613      	mov	r3, r2
 8001b62:	4632      	mov	r2, r6
 8001b64:	4629      	mov	r1, r5
 8001b66:	4620      	mov	r0, r4
 8001b68:	f7ff fb12 	bl	8001190 <GFX_DrawFillRectangle>
		}

		// Add between-char distance to Shift
		Shift = Shift + EF_GetFontSpaceWidth();
 8001b6c:	f7ff fdb0 	bl	80016d0 <EF_GetFontSpaceWidth>
 8001b70:	4603      	mov	r3, r0
 8001b72:	b29a      	uxth	r2, r3
 8001b74:	8abb      	ldrh	r3, [r7, #20]
 8001b76:	4413      	add	r3, r2
 8001b78:	82bb      	strh	r3, [r7, #20]
	for(Loop = 0; Loop < Lenght; Loop++) // Go threw each char
 8001b7a:	7dfb      	ldrb	r3, [r7, #23]
 8001b7c:	3301      	adds	r3, #1
 8001b7e:	75fb      	strb	r3, [r7, #23]
 8001b80:	7dfa      	ldrb	r2, [r7, #23]
 8001b82:	7cbb      	ldrb	r3, [r7, #18]
 8001b84:	429a      	cmp	r2, r3
 8001b86:	d3a0      	bcc.n	8001aca <EF_PutString+0x2e>
	}
	// Return whole String shift - if you want to use it higher in app.
	return Shift - EF_GetFontSpaceWidth();
 8001b88:	8abb      	ldrh	r3, [r7, #20]
 8001b8a:	b2dc      	uxtb	r4, r3
 8001b8c:	f7ff fda0 	bl	80016d0 <EF_GetFontSpaceWidth>
 8001b90:	4603      	mov	r3, r0
 8001b92:	1ae3      	subs	r3, r4, r3
 8001b94:	b2db      	uxtb	r3, r3
}
 8001b96:	4618      	mov	r0, r3
 8001b98:	371c      	adds	r7, #28
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001b9e <ILI9341_Delay>:
//Basic Function - napisz je dla swojego mikrokontrolera (write those for your MCU)
//
////////////////////////////////////////////////////////////////////////////////////

static void ILI9341_Delay(uint32_t ms)
{
 8001b9e:	b580      	push	{r7, lr}
 8001ba0:	b082      	sub	sp, #8
 8001ba2:	af00      	add	r7, sp, #0
 8001ba4:	6078      	str	r0, [r7, #4]
	HAL_Delay(ms);
 8001ba6:	6878      	ldr	r0, [r7, #4]
 8001ba8:	f001 fb4a 	bl	8003240 <HAL_Delay>
}
 8001bac:	bf00      	nop
 8001bae:	3708      	adds	r7, #8
 8001bb0:	46bd      	mov	sp, r7
 8001bb2:	bd80      	pop	{r7, pc}

08001bb4 <ILI9341_SendToTFT>:

static void ILI9341_SendToTFT(uint8_t *Byte, uint32_t Length)
{
 8001bb4:	b480      	push	{r7}
 8001bb6:	b083      	sub	sp, #12
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	6078      	str	r0, [r7, #4]
 8001bbc:	6039      	str	r1, [r7, #0]
#if (ILI9341_OPTIMIZE_HAL_SP1 == 1)
	// That is taken from HAL Transmit function
    while (Length > 0U)
 8001bbe:	e014      	b.n	8001bea <ILI9341_SendToTFT+0x36>
    {
      /* Wait until TXE flag is set to send data */
      if(__HAL_SPI_GET_FLAG(Tft_hspi, SPI_FLAG_TXE)) // TXE -flaga tranfer ready
 8001bc0:	4b13      	ldr	r3, [pc, #76]	; (8001c10 <ILI9341_SendToTFT+0x5c>)
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	689b      	ldr	r3, [r3, #8]
 8001bc8:	f003 0302 	and.w	r3, r3, #2
 8001bcc:	2b02      	cmp	r3, #2
 8001bce:	d10c      	bne.n	8001bea <ILI9341_SendToTFT+0x36>
      {
    	//Fill Data Register in SPI
        *((__IO uint8_t *)&Tft_hspi->Instance->DR) = (*Byte);
 8001bd0:	4b0f      	ldr	r3, [pc, #60]	; (8001c10 <ILI9341_SendToTFT+0x5c>)
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	330c      	adds	r3, #12
 8001bd8:	687a      	ldr	r2, [r7, #4]
 8001bda:	7812      	ldrb	r2, [r2, #0]
 8001bdc:	701a      	strb	r2, [r3, #0]
        // Next byte
        Byte++;
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	3301      	adds	r3, #1
 8001be2:	607b      	str	r3, [r7, #4]
        // Length decrement
        Length--;
 8001be4:	683b      	ldr	r3, [r7, #0]
 8001be6:	3b01      	subs	r3, #1
 8001be8:	603b      	str	r3, [r7, #0]
    while (Length > 0U)
 8001bea:	683b      	ldr	r3, [r7, #0]
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d1e7      	bne.n	8001bc0 <ILI9341_SendToTFT+0xc>
      }
    }

    // Wait for Transfer end
	while(__HAL_SPI_GET_FLAG(Tft_hspi, SPI_FLAG_BSY) != RESET)
 8001bf0:	bf00      	nop
 8001bf2:	4b07      	ldr	r3, [pc, #28]	; (8001c10 <ILI9341_SendToTFT+0x5c>)
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	689b      	ldr	r3, [r3, #8]
 8001bfa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001bfe:	2b80      	cmp	r3, #128	; 0x80
 8001c00:	d0f7      	beq.n	8001bf2 <ILI9341_SendToTFT+0x3e>

	}
#else
	HAL_SPI_Transmit(Tft_hspi, Byte, Length, ILI9341_SPI_TIMEOUT); 	// Send the command byte
#endif
}
 8001c02:	bf00      	nop
 8001c04:	bf00      	nop
 8001c06:	370c      	adds	r7, #12
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c0e:	4770      	bx	lr
 8001c10:	20000214 	.word	0x20000214

08001c14 <ILI9341_SendComand>:



static void ILI9341_SendComand(uint8_t Command)
{
 8001c14:	b580      	push	{r7, lr}
 8001c16:	b082      	sub	sp, #8
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	4603      	mov	r3, r0
 8001c1c:	71fb      	strb	r3, [r7, #7]
	// CS LOW
#if (ILI9341_USE_CS == 1)
	ILI9341_CS_LOW;
 8001c1e:	2200      	movs	r2, #0
 8001c20:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001c24:	480b      	ldr	r0, [pc, #44]	; (8001c54 <ILI9341_SendComand+0x40>)
 8001c26:	f002 f9c7 	bl	8003fb8 <HAL_GPIO_WritePin>
#endif

	// DC to Command - DC to LOW
	ILI9341_DC_LOW;
 8001c2a:	2200      	movs	r2, #0
 8001c2c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001c30:	4808      	ldr	r0, [pc, #32]	; (8001c54 <ILI9341_SendComand+0x40>)
 8001c32:	f002 f9c1 	bl	8003fb8 <HAL_GPIO_WritePin>

	// Sent to TFT by SPI 1byte
	ILI9341_SendToTFT(&Command, 1);
 8001c36:	1dfb      	adds	r3, r7, #7
 8001c38:	2101      	movs	r1, #1
 8001c3a:	4618      	mov	r0, r3
 8001c3c:	f7ff ffba 	bl	8001bb4 <ILI9341_SendToTFT>

	// CS HIGH
#if (ILI9341_USE_CS == 1)
	ILI9341_CS_HIGH;
 8001c40:	2201      	movs	r2, #1
 8001c42:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001c46:	4803      	ldr	r0, [pc, #12]	; (8001c54 <ILI9341_SendComand+0x40>)
 8001c48:	f002 f9b6 	bl	8003fb8 <HAL_GPIO_WritePin>
#endif
}
 8001c4c:	bf00      	nop
 8001c4e:	3708      	adds	r7, #8
 8001c50:	46bd      	mov	sp, r7
 8001c52:	bd80      	pop	{r7, pc}
 8001c54:	40020400 	.word	0x40020400

08001c58 <ILI9341_SendCommandAndData>:


static void ILI9341_SendCommandAndData(uint8_t Command, uint8_t *Data, uint32_t Length)
{
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	b084      	sub	sp, #16
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	4603      	mov	r3, r0
 8001c60:	60b9      	str	r1, [r7, #8]
 8001c62:	607a      	str	r2, [r7, #4]
 8001c64:	73fb      	strb	r3, [r7, #15]
	// CS LOW
#if (ILI9341_USE_CS == 1)
	ILI9341_CS_LOW;
 8001c66:	2200      	movs	r2, #0
 8001c68:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001c6c:	4811      	ldr	r0, [pc, #68]	; (8001cb4 <ILI9341_SendCommandAndData+0x5c>)
 8001c6e:	f002 f9a3 	bl	8003fb8 <HAL_GPIO_WritePin>
#endif

	// DC to Command - DC to LOW
	ILI9341_DC_LOW;
 8001c72:	2200      	movs	r2, #0
 8001c74:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001c78:	480e      	ldr	r0, [pc, #56]	; (8001cb4 <ILI9341_SendCommandAndData+0x5c>)
 8001c7a:	f002 f99d 	bl	8003fb8 <HAL_GPIO_WritePin>

	// Sent to TFT by SPI 1byte - wysylamy 1 bajt danych
	ILI9341_SendToTFT(&Command, 1);
 8001c7e:	f107 030f 	add.w	r3, r7, #15
 8001c82:	2101      	movs	r1, #1
 8001c84:	4618      	mov	r0, r3
 8001c86:	f7ff ff95 	bl	8001bb4 <ILI9341_SendToTFT>

	// DC to Data - DC to HIGH
	ILI9341_DC_HIGH;
 8001c8a:	2201      	movs	r2, #1
 8001c8c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001c90:	4808      	ldr	r0, [pc, #32]	; (8001cb4 <ILI9341_SendCommandAndData+0x5c>)
 8001c92:	f002 f991 	bl	8003fb8 <HAL_GPIO_WritePin>

	//Send to TFT Length byte - wysylamy "Length" ilosci danych
	ILI9341_SendToTFT(Data, Length);
 8001c96:	6879      	ldr	r1, [r7, #4]
 8001c98:	68b8      	ldr	r0, [r7, #8]
 8001c9a:	f7ff ff8b 	bl	8001bb4 <ILI9341_SendToTFT>

	// CS HIGH
#if (ILI9341_USE_CS == 1)
	ILI9341_CS_HIGH;
 8001c9e:	2201      	movs	r2, #1
 8001ca0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001ca4:	4803      	ldr	r0, [pc, #12]	; (8001cb4 <ILI9341_SendCommandAndData+0x5c>)
 8001ca6:	f002 f987 	bl	8003fb8 <HAL_GPIO_WritePin>
#endif

}
 8001caa:	bf00      	nop
 8001cac:	3710      	adds	r7, #16
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	bd80      	pop	{r7, pc}
 8001cb2:	bf00      	nop
 8001cb4:	40020400 	.word	0x40020400

08001cb8 <ILI9341_SetRotation>:
// TFT Functions
//
////////////////////////////////////////////////////////////////////////////////////

void ILI9341_SetRotation(uint8_t Rotation)
{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	b082      	sub	sp, #8
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	4603      	mov	r3, r0
 8001cc0:	71fb      	strb	r3, [r7, #7]
	if(Rotation > 3)
 8001cc2:	79fb      	ldrb	r3, [r7, #7]
 8001cc4:	2b03      	cmp	r3, #3
 8001cc6:	d820      	bhi.n	8001d0a <ILI9341_SetRotation+0x52>
		return;

	//
	// Set appropriate bits for Rotation
	//
	switch(Rotation)
 8001cc8:	79fb      	ldrb	r3, [r7, #7]
 8001cca:	2b03      	cmp	r3, #3
 8001ccc:	d816      	bhi.n	8001cfc <ILI9341_SetRotation+0x44>
 8001cce:	a201      	add	r2, pc, #4	; (adr r2, 8001cd4 <ILI9341_SetRotation+0x1c>)
 8001cd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001cd4:	08001ce5 	.word	0x08001ce5
 8001cd8:	08001ceb 	.word	0x08001ceb
 8001cdc:	08001cf1 	.word	0x08001cf1
 8001ce0:	08001cf7 	.word	0x08001cf7
	{
	case 0:
		Rotation = (MADCTL_MX | MADCTL_BGR);
 8001ce4:	2348      	movs	r3, #72	; 0x48
 8001ce6:	71fb      	strb	r3, [r7, #7]
		break;
 8001ce8:	e008      	b.n	8001cfc <ILI9341_SetRotation+0x44>
	case 1:
		Rotation = (MADCTL_MV | MADCTL_BGR);
 8001cea:	2328      	movs	r3, #40	; 0x28
 8001cec:	71fb      	strb	r3, [r7, #7]
		break;
 8001cee:	e005      	b.n	8001cfc <ILI9341_SetRotation+0x44>
	case 2:
		Rotation = (MADCTL_MY | MADCTL_BGR);
 8001cf0:	2388      	movs	r3, #136	; 0x88
 8001cf2:	71fb      	strb	r3, [r7, #7]
		break;
 8001cf4:	e002      	b.n	8001cfc <ILI9341_SetRotation+0x44>
	case 3:
		Rotation = (MADCTL_MX | MADCTL_MY | MADCTL_MV | MADCTL_BGR);
 8001cf6:	23e8      	movs	r3, #232	; 0xe8
 8001cf8:	71fb      	strb	r3, [r7, #7]
		break;
 8001cfa:	bf00      	nop
	}

	// Write indo MAD Control register our Rotation data
	ILI9341_SendCommandAndData(ILI9341_MADCTL, &Rotation, 1);
 8001cfc:	1dfb      	adds	r3, r7, #7
 8001cfe:	2201      	movs	r2, #1
 8001d00:	4619      	mov	r1, r3
 8001d02:	2036      	movs	r0, #54	; 0x36
 8001d04:	f7ff ffa8 	bl	8001c58 <ILI9341_SendCommandAndData>
 8001d08:	e000      	b.n	8001d0c <ILI9341_SetRotation+0x54>
		return;
 8001d0a:	bf00      	nop
}
 8001d0c:	3708      	adds	r7, #8
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	bd80      	pop	{r7, pc}
 8001d12:	bf00      	nop

08001d14 <ILI9341_SetAddrWindow>:


// ustawienie adresu obszaru rysowania
void ILI9341_SetAddrWindow(uint16_t x1, uint16_t y1, uint16_t w, uint16_t h)
{
 8001d14:	b590      	push	{r4, r7, lr}
 8001d16:	b085      	sub	sp, #20
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	4604      	mov	r4, r0
 8001d1c:	4608      	mov	r0, r1
 8001d1e:	4611      	mov	r1, r2
 8001d20:	461a      	mov	r2, r3
 8001d22:	4623      	mov	r3, r4
 8001d24:	80fb      	strh	r3, [r7, #6]
 8001d26:	4603      	mov	r3, r0
 8001d28:	80bb      	strh	r3, [r7, #4]
 8001d2a:	460b      	mov	r3, r1
 8001d2c:	807b      	strh	r3, [r7, #2]
 8001d2e:	4613      	mov	r3, r2
 8001d30:	803b      	strh	r3, [r7, #0]
	uint8_t DataToTransfer[4];
	// Calculate end ranges
	uint16_t x2 = (x1 + w - 1), y2 = (y1 + h - 1);
 8001d32:	88fa      	ldrh	r2, [r7, #6]
 8001d34:	887b      	ldrh	r3, [r7, #2]
 8001d36:	4413      	add	r3, r2
 8001d38:	b29b      	uxth	r3, r3
 8001d3a:	3b01      	subs	r3, #1
 8001d3c:	81fb      	strh	r3, [r7, #14]
 8001d3e:	88ba      	ldrh	r2, [r7, #4]
 8001d40:	883b      	ldrh	r3, [r7, #0]
 8001d42:	4413      	add	r3, r2
 8001d44:	b29b      	uxth	r3, r3
 8001d46:	3b01      	subs	r3, #1
 8001d48:	81bb      	strh	r3, [r7, #12]

	// Fulfill X's buffer
	DataToTransfer[0] = x1 >> 8;
 8001d4a:	88fb      	ldrh	r3, [r7, #6]
 8001d4c:	0a1b      	lsrs	r3, r3, #8
 8001d4e:	b29b      	uxth	r3, r3
 8001d50:	b2db      	uxtb	r3, r3
 8001d52:	723b      	strb	r3, [r7, #8]
	DataToTransfer[1] = x1 & 0xFF;
 8001d54:	88fb      	ldrh	r3, [r7, #6]
 8001d56:	b2db      	uxtb	r3, r3
 8001d58:	727b      	strb	r3, [r7, #9]
	DataToTransfer[2] = x2 >> 8;
 8001d5a:	89fb      	ldrh	r3, [r7, #14]
 8001d5c:	0a1b      	lsrs	r3, r3, #8
 8001d5e:	b29b      	uxth	r3, r3
 8001d60:	b2db      	uxtb	r3, r3
 8001d62:	72bb      	strb	r3, [r7, #10]
	DataToTransfer[3] = x2 & 0xFF;
 8001d64:	89fb      	ldrh	r3, [r7, #14]
 8001d66:	b2db      	uxtb	r3, r3
 8001d68:	72fb      	strb	r3, [r7, #11]
	// Push X's buffer
	ILI9341_SendCommandAndData(ILI9341_CASET, DataToTransfer, 4); // Ustawienie adresu kolumny
 8001d6a:	f107 0308 	add.w	r3, r7, #8
 8001d6e:	2204      	movs	r2, #4
 8001d70:	4619      	mov	r1, r3
 8001d72:	202a      	movs	r0, #42	; 0x2a
 8001d74:	f7ff ff70 	bl	8001c58 <ILI9341_SendCommandAndData>

	// Fulfill Y's buffer
	DataToTransfer[0] = y1 >> 8;
 8001d78:	88bb      	ldrh	r3, [r7, #4]
 8001d7a:	0a1b      	lsrs	r3, r3, #8
 8001d7c:	b29b      	uxth	r3, r3
 8001d7e:	b2db      	uxtb	r3, r3
 8001d80:	723b      	strb	r3, [r7, #8]
	DataToTransfer[1] = y1 & 0xFF;
 8001d82:	88bb      	ldrh	r3, [r7, #4]
 8001d84:	b2db      	uxtb	r3, r3
 8001d86:	727b      	strb	r3, [r7, #9]
	DataToTransfer[2] = y2 >> 8;
 8001d88:	89bb      	ldrh	r3, [r7, #12]
 8001d8a:	0a1b      	lsrs	r3, r3, #8
 8001d8c:	b29b      	uxth	r3, r3
 8001d8e:	b2db      	uxtb	r3, r3
 8001d90:	72bb      	strb	r3, [r7, #10]
	DataToTransfer[3] = y2 & 0xFF;
 8001d92:	89bb      	ldrh	r3, [r7, #12]
 8001d94:	b2db      	uxtb	r3, r3
 8001d96:	72fb      	strb	r3, [r7, #11]
	// Push Y's buffer
	ILI9341_SendCommandAndData(ILI9341_PASET, DataToTransfer, 4); // Ustawienie adresu wiersza
 8001d98:	f107 0308 	add.w	r3, r7, #8
 8001d9c:	2204      	movs	r2, #4
 8001d9e:	4619      	mov	r1, r3
 8001da0:	202b      	movs	r0, #43	; 0x2b
 8001da2:	f7ff ff59 	bl	8001c58 <ILI9341_SendCommandAndData>

	ILI9341_SendComand(ILI9341_RAMWR); // zapisujemy to do RAMu
 8001da6:	202c      	movs	r0, #44	; 0x2c
 8001da8:	f7ff ff34 	bl	8001c14 <ILI9341_SendComand>

}
 8001dac:	bf00      	nop
 8001dae:	3714      	adds	r7, #20
 8001db0:	46bd      	mov	sp, r7
 8001db2:	bd90      	pop	{r4, r7, pc}

08001db4 <ILI9341_WritePixel>:

void ILI9341_WritePixel(int16_t x, int16_t y, uint16_t color)
{
 8001db4:	b580      	push	{r7, lr}
 8001db6:	b084      	sub	sp, #16
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	4603      	mov	r3, r0
 8001dbc:	80fb      	strh	r3, [r7, #6]
 8001dbe:	460b      	mov	r3, r1
 8001dc0:	80bb      	strh	r3, [r7, #4]
 8001dc2:	4613      	mov	r3, r2
 8001dc4:	807b      	strh	r3, [r7, #2]
	uint8_t DataToTransfer[2];

	if ((x >= 0) && (x < ILI9341_TFTWIDTH) && (y >= 0) && (y < ILI9341_TFTHEIGHT)) // sprawdza czy nie wyszlismy poza podzakres
 8001dc6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	db21      	blt.n	8001e12 <ILI9341_WritePixel+0x5e>
 8001dce:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001dd2:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8001dd6:	da1c      	bge.n	8001e12 <ILI9341_WritePixel+0x5e>
 8001dd8:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	db18      	blt.n	8001e12 <ILI9341_WritePixel+0x5e>
 8001de0:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001de4:	2bef      	cmp	r3, #239	; 0xef
 8001de6:	dc14      	bgt.n	8001e12 <ILI9341_WritePixel+0x5e>
	{
		// Set Window for 1x1 pixel
		ILI9341_SetAddrWindow(x, y, 1, 1);
 8001de8:	88f8      	ldrh	r0, [r7, #6]
 8001dea:	88b9      	ldrh	r1, [r7, #4]
 8001dec:	2301      	movs	r3, #1
 8001dee:	2201      	movs	r2, #1
 8001df0:	f7ff ff90 	bl	8001d14 <ILI9341_SetAddrWindow>

		// Fulfill buffer with color
		DataToTransfer[0] = color >> 8;
 8001df4:	887b      	ldrh	r3, [r7, #2]
 8001df6:	0a1b      	lsrs	r3, r3, #8
 8001df8:	b29b      	uxth	r3, r3
 8001dfa:	b2db      	uxtb	r3, r3
 8001dfc:	733b      	strb	r3, [r7, #12]
		DataToTransfer[1] = color & 0xFF;
 8001dfe:	887b      	ldrh	r3, [r7, #2]
 8001e00:	b2db      	uxtb	r3, r3
 8001e02:	737b      	strb	r3, [r7, #13]
		// Push color bytes to RAM
		ILI9341_SendCommandAndData(ILI9341_RAMWR, DataToTransfer, 2);
 8001e04:	f107 030c 	add.w	r3, r7, #12
 8001e08:	2202      	movs	r2, #2
 8001e0a:	4619      	mov	r1, r3
 8001e0c:	202c      	movs	r0, #44	; 0x2c
 8001e0e:	f7ff ff23 	bl	8001c58 <ILI9341_SendCommandAndData>
	}

}
 8001e12:	bf00      	nop
 8001e14:	3710      	adds	r7, #16
 8001e16:	46bd      	mov	sp, r7
 8001e18:	bd80      	pop	{r7, pc}

08001e1a <ILI9341_DrawImage>:

void ILI9341_DrawImage(uint16_t x, uint16_t y, const uint8_t *img, uint16_t w, uint16_t h)
{
 8001e1a:	b580      	push	{r7, lr}
 8001e1c:	b084      	sub	sp, #16
 8001e1e:	af00      	add	r7, sp, #0
 8001e20:	60ba      	str	r2, [r7, #8]
 8001e22:	461a      	mov	r2, r3
 8001e24:	4603      	mov	r3, r0
 8001e26:	81fb      	strh	r3, [r7, #14]
 8001e28:	460b      	mov	r3, r1
 8001e2a:	81bb      	strh	r3, [r7, #12]
 8001e2c:	4613      	mov	r3, r2
 8001e2e:	80fb      	strh	r3, [r7, #6]
	// Check if image will fit into screen - cannot make it outside by hardware
	if ((x >= 0) && ((x + w) <= ILI9341_TFTWIDTH) && (y >= 0) && ((y + h) <= ILI9341_TFTHEIGHT))
 8001e30:	89fa      	ldrh	r2, [r7, #14]
 8001e32:	88fb      	ldrh	r3, [r7, #6]
 8001e34:	4413      	add	r3, r2
 8001e36:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8001e3a:	dc14      	bgt.n	8001e66 <ILI9341_DrawImage+0x4c>
 8001e3c:	89ba      	ldrh	r2, [r7, #12]
 8001e3e:	8b3b      	ldrh	r3, [r7, #24]
 8001e40:	4413      	add	r3, r2
 8001e42:	2bf0      	cmp	r3, #240	; 0xf0
 8001e44:	dc0f      	bgt.n	8001e66 <ILI9341_DrawImage+0x4c>
	{
		// Set window for image
		ILI9341_SetAddrWindow(x, y, w, h);
 8001e46:	8b3b      	ldrh	r3, [r7, #24]
 8001e48:	88fa      	ldrh	r2, [r7, #6]
 8001e4a:	89b9      	ldrh	r1, [r7, #12]
 8001e4c:	89f8      	ldrh	r0, [r7, #14]
 8001e4e:	f7ff ff61 	bl	8001d14 <ILI9341_SetAddrWindow>
		// Push image to RAM
		ILI9341_SendCommandAndData(ILI9341_RAMWR, (uint8_t *)img, (w*h*2));
 8001e52:	88fb      	ldrh	r3, [r7, #6]
 8001e54:	8b3a      	ldrh	r2, [r7, #24]
 8001e56:	fb02 f303 	mul.w	r3, r2, r3
 8001e5a:	005b      	lsls	r3, r3, #1
 8001e5c:	461a      	mov	r2, r3
 8001e5e:	68b9      	ldr	r1, [r7, #8]
 8001e60:	202c      	movs	r0, #44	; 0x2c
 8001e62:	f7ff fef9 	bl	8001c58 <ILI9341_SendCommandAndData>
	}
}
 8001e66:	bf00      	nop
 8001e68:	3710      	adds	r7, #16
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	bd80      	pop	{r7, pc}
	...

08001e70 <ILI9341_ClearDisplay>:


void ILI9341_ClearDisplay(uint16_t Color)
{
 8001e70:	b580      	push	{r7, lr}
 8001e72:	b084      	sub	sp, #16
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	4603      	mov	r3, r0
 8001e78:	80fb      	strh	r3, [r7, #6]
	// Set window for whole screen
	ILI9341_SetAddrWindow(0, 0, ILI9341_TFTWIDTH, ILI9341_TFTHEIGHT);
 8001e7a:	23f0      	movs	r3, #240	; 0xf0
 8001e7c:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8001e80:	2100      	movs	r1, #0
 8001e82:	2000      	movs	r0, #0
 8001e84:	f7ff ff46 	bl	8001d14 <ILI9341_SetAddrWindow>
	// Set RAM writing
	ILI9341_SendComand(ILI9341_RAMWR);
 8001e88:	202c      	movs	r0, #44	; 0x2c
 8001e8a:	f7ff fec3 	bl	8001c14 <ILI9341_SendComand>

#if (ILI9341_OPTIMIZE_HAL_SP1 == 1)
	uint32_t Length = ILI9341_TFTWIDTH * ILI9341_TFTHEIGHT;
 8001e8e:	f44f 3396 	mov.w	r3, #76800	; 0x12c00
 8001e92:	60fb      	str	r3, [r7, #12]

#if (ILI9341_USE_CS == 1)
	ILI9341_CS_LOW;
 8001e94:	2200      	movs	r2, #0
 8001e96:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001e9a:	4822      	ldr	r0, [pc, #136]	; (8001f24 <ILI9341_ClearDisplay+0xb4>)
 8001e9c:	f002 f88c 	bl	8003fb8 <HAL_GPIO_WritePin>
#endif
	ILI9341_DC_HIGH;	// Data mode
 8001ea0:	2201      	movs	r2, #1
 8001ea2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001ea6:	481f      	ldr	r0, [pc, #124]	; (8001f24 <ILI9341_ClearDisplay+0xb4>)
 8001ea8:	f002 f886 	bl	8003fb8 <HAL_GPIO_WritePin>

    while (Length > 0U)
 8001eac:	e023      	b.n	8001ef6 <ILI9341_ClearDisplay+0x86>
    {
      /* Wait until TXE flag is set to send data */
      if(__HAL_SPI_GET_FLAG(Tft_hspi, SPI_FLAG_TXE))
 8001eae:	4b1e      	ldr	r3, [pc, #120]	; (8001f28 <ILI9341_ClearDisplay+0xb8>)
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	689b      	ldr	r3, [r3, #8]
 8001eb6:	f003 0302 	and.w	r3, r3, #2
 8001eba:	2b02      	cmp	r3, #2
 8001ebc:	d11b      	bne.n	8001ef6 <ILI9341_ClearDisplay+0x86>
      {
    	  // Write higher byte of color to DR
        *((__IO uint8_t *)&Tft_hspi->Instance->DR) = (Color >> 8);
 8001ebe:	88fb      	ldrh	r3, [r7, #6]
 8001ec0:	0a1b      	lsrs	r3, r3, #8
 8001ec2:	b29a      	uxth	r2, r3
 8001ec4:	4b18      	ldr	r3, [pc, #96]	; (8001f28 <ILI9341_ClearDisplay+0xb8>)
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	330c      	adds	r3, #12
 8001ecc:	b2d2      	uxtb	r2, r2
 8001ece:	701a      	strb	r2, [r3, #0]
        // Wait for transfer
        while(__HAL_SPI_GET_FLAG(Tft_hspi, SPI_FLAG_TXE) != SET)
 8001ed0:	bf00      	nop
 8001ed2:	4b15      	ldr	r3, [pc, #84]	; (8001f28 <ILI9341_ClearDisplay+0xb8>)
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	689b      	ldr	r3, [r3, #8]
 8001eda:	f003 0302 	and.w	r3, r3, #2
 8001ede:	2b02      	cmp	r3, #2
 8001ee0:	d1f7      	bne.n	8001ed2 <ILI9341_ClearDisplay+0x62>
        {}
        // Write lower byt of color to DR
        *((__IO uint8_t *)&Tft_hspi->Instance->DR) = (Color & 0xFF);
 8001ee2:	4b11      	ldr	r3, [pc, #68]	; (8001f28 <ILI9341_ClearDisplay+0xb8>)
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	330c      	adds	r3, #12
 8001eea:	88fa      	ldrh	r2, [r7, #6]
 8001eec:	b2d2      	uxtb	r2, r2
 8001eee:	701a      	strb	r2, [r3, #0]
        // Decrease Lenght
        Length--;
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	3b01      	subs	r3, #1
 8001ef4:	60fb      	str	r3, [r7, #12]
    while (Length > 0U)
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d1d8      	bne.n	8001eae <ILI9341_ClearDisplay+0x3e>
      }
    }

    // Wait for the end of transfer
	while(__HAL_SPI_GET_FLAG(Tft_hspi, SPI_FLAG_BSY) != RESET)
 8001efc:	bf00      	nop
 8001efe:	4b0a      	ldr	r3, [pc, #40]	; (8001f28 <ILI9341_ClearDisplay+0xb8>)
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	689b      	ldr	r3, [r3, #8]
 8001f06:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001f0a:	2b80      	cmp	r3, #128	; 0x80
 8001f0c:	d0f7      	beq.n	8001efe <ILI9341_ClearDisplay+0x8e>
	{

	}

#if (ILI9341_USE_CS == 1)
	ILI9341_CS_HIGH;
 8001f0e:	2201      	movs	r2, #1
 8001f10:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001f14:	4803      	ldr	r0, [pc, #12]	; (8001f24 <ILI9341_ClearDisplay+0xb4>)
 8001f16:	f002 f84f 	bl	8003fb8 <HAL_GPIO_WritePin>
		ILI9341_SendData16(Color);
	}
#endif


}
 8001f1a:	bf00      	nop
 8001f1c:	3710      	adds	r7, #16
 8001f1e:	46bd      	mov	sp, r7
 8001f20:	bd80      	pop	{r7, pc}
 8001f22:	bf00      	nop
 8001f24:	40020400 	.word	0x40020400
 8001f28:	20000214 	.word	0x20000214

08001f2c <ILI9341_Init>:
  0x00                                   // End of list
};


void ILI9341_Init(SPI_HandleTypeDef *hspi)
{
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	b084      	sub	sp, #16
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	6078      	str	r0, [r7, #4]
	Tft_hspi = hspi;
 8001f34:	4a24      	ldr	r2, [pc, #144]	; (8001fc8 <ILI9341_Init+0x9c>)
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	6013      	str	r3, [r2, #0]
	uint8_t cmd, x, numArgs;
	const uint8_t *addr = initcmd;
 8001f3a:	4b24      	ldr	r3, [pc, #144]	; (8001fcc <ILI9341_Init+0xa0>)
 8001f3c:	60fb      	str	r3, [r7, #12]
#if (ILI9341_OPTIMIZE_HAL_SP1 == 1)
	__HAL_SPI_ENABLE(hspi);
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	681a      	ldr	r2, [r3, #0]
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001f4c:	601a      	str	r2, [r3, #0]
#endif

	//Resetowanie kontrolera TFT
#if (ILI9341_USE_HW_RESET == 1) // uzywamy hardwer resetu
	ILI9341_RST_LOW;
 8001f4e:	2200      	movs	r2, #0
 8001f50:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001f54:	481e      	ldr	r0, [pc, #120]	; (8001fd0 <ILI9341_Init+0xa4>)
 8001f56:	f002 f82f 	bl	8003fb8 <HAL_GPIO_WritePin>
	ILI9341_Delay(10);
 8001f5a:	200a      	movs	r0, #10
 8001f5c:	f7ff fe1f 	bl	8001b9e <ILI9341_Delay>
	ILI9341_RST_HIGH;
 8001f60:	2201      	movs	r2, #1
 8001f62:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001f66:	481a      	ldr	r0, [pc, #104]	; (8001fd0 <ILI9341_Init+0xa4>)
 8001f68:	f002 f826 	bl	8003fb8 <HAL_GPIO_WritePin>
	ILI9341_Delay(10);
 8001f6c:	200a      	movs	r0, #10
 8001f6e:	f7ff fe16 	bl	8001b9e <ILI9341_Delay>
	ILI9341_SendCommand(ILI9341_SWRESET); // wyslij komende softwerowego resetu
	ILI9341_Delay(150); // oczekiwanie na inicjalizacje
#endif


	while ((cmd = *(addr++)) > 0)
 8001f72:	e019      	b.n	8001fa8 <ILI9341_Init+0x7c>
	    {
	      x = *(addr++);
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	1c5a      	adds	r2, r3, #1
 8001f78:	60fa      	str	r2, [r7, #12]
 8001f7a:	781b      	ldrb	r3, [r3, #0]
 8001f7c:	72bb      	strb	r3, [r7, #10]
	      numArgs = x & 0x7F;
 8001f7e:	7abb      	ldrb	r3, [r7, #10]
 8001f80:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001f84:	727b      	strb	r3, [r7, #9]
	      // Push Init data
	      ILI9341_SendCommandAndData(cmd, (uint8_t *)addr, numArgs); // (komenda, wskaznik na dane z tablicy initcmd ^^, i
 8001f86:	7a7a      	ldrb	r2, [r7, #9]
 8001f88:	7afb      	ldrb	r3, [r7, #11]
 8001f8a:	68f9      	ldr	r1, [r7, #12]
 8001f8c:	4618      	mov	r0, r3
 8001f8e:	f7ff fe63 	bl	8001c58 <ILI9341_SendCommandAndData>
	      	  	  	  	  	  	  	  	  	  	  	  	  	  	  	 //ilosc danych do wyslania

	      addr += numArgs;
 8001f92:	7a7b      	ldrb	r3, [r7, #9]
 8001f94:	68fa      	ldr	r2, [r7, #12]
 8001f96:	4413      	add	r3, r2
 8001f98:	60fb      	str	r3, [r7, #12]

	      if (x & 0x80) // po komendzie sleep out trzeba odczekac 150ms
 8001f9a:	f997 300a 	ldrsb.w	r3, [r7, #10]
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	da02      	bge.n	8001fa8 <ILI9341_Init+0x7c>
	      {
	    	  ILI9341_Delay(150);
 8001fa2:	2096      	movs	r0, #150	; 0x96
 8001fa4:	f7ff fdfb 	bl	8001b9e <ILI9341_Delay>
	while ((cmd = *(addr++)) > 0)
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	1c5a      	adds	r2, r3, #1
 8001fac:	60fa      	str	r2, [r7, #12]
 8001fae:	781b      	ldrb	r3, [r3, #0]
 8001fb0:	72fb      	strb	r3, [r7, #11]
 8001fb2:	7afb      	ldrb	r3, [r7, #11]
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d1dd      	bne.n	8001f74 <ILI9341_Init+0x48>
	      }
	    }
	ILI9341_SetRotation(ILI9341_ROTATION);
 8001fb8:	2003      	movs	r0, #3
 8001fba:	f7ff fe7d 	bl	8001cb8 <ILI9341_SetRotation>
}
 8001fbe:	bf00      	nop
 8001fc0:	3710      	adds	r7, #16
 8001fc2:	46bd      	mov	sp, r7
 8001fc4:	bd80      	pop	{r7, pc}
 8001fc6:	bf00      	nop
 8001fc8:	20000214 	.word	0x20000214
 8001fcc:	0800c680 	.word	0x0800c680
 8001fd0:	40020400 	.word	0x40020400

08001fd4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	b082      	sub	sp, #8
 8001fd8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001fda:	2300      	movs	r3, #0
 8001fdc:	607b      	str	r3, [r7, #4]
 8001fde:	4b10      	ldr	r3, [pc, #64]	; (8002020 <MX_DMA_Init+0x4c>)
 8001fe0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fe2:	4a0f      	ldr	r2, [pc, #60]	; (8002020 <MX_DMA_Init+0x4c>)
 8001fe4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001fe8:	6313      	str	r3, [r2, #48]	; 0x30
 8001fea:	4b0d      	ldr	r3, [pc, #52]	; (8002020 <MX_DMA_Init+0x4c>)
 8001fec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fee:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001ff2:	607b      	str	r3, [r7, #4]
 8001ff4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8001ff6:	2200      	movs	r2, #0
 8001ff8:	2100      	movs	r1, #0
 8001ffa:	2010      	movs	r0, #16
 8001ffc:	f001 fa1f 	bl	800343e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8002000:	2010      	movs	r0, #16
 8002002:	f001 fa38 	bl	8003476 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 8002006:	2200      	movs	r2, #0
 8002008:	2100      	movs	r1, #0
 800200a:	2011      	movs	r0, #17
 800200c:	f001 fa17 	bl	800343e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8002010:	2011      	movs	r0, #17
 8002012:	f001 fa30 	bl	8003476 <HAL_NVIC_EnableIRQ>

}
 8002016:	bf00      	nop
 8002018:	3708      	adds	r7, #8
 800201a:	46bd      	mov	sp, r7
 800201c:	bd80      	pop	{r7, pc}
 800201e:	bf00      	nop
 8002020:	40023800 	.word	0x40023800

08002024 <system_init>:

#include "functions.h"
#include "logo.h"


uint8_t system_init(){
 8002024:	b580      	push	{r7, lr}
 8002026:	b084      	sub	sp, #16
 8002028:	af02      	add	r7, sp, #8
	  ILI9341_ClearDisplay(ILI9341_LIGHTGREY);
 800202a:	f24c 6018 	movw	r0, #50712	; 0xc618
 800202e:	f7ff ff1f 	bl	8001e70 <ILI9341_ClearDisplay>
	  ILI9341_DrawImage(40, 50, logo, 240, 140);
 8002032:	238c      	movs	r3, #140	; 0x8c
 8002034:	9300      	str	r3, [sp, #0]
 8002036:	23f0      	movs	r3, #240	; 0xf0
 8002038:	4a6a      	ldr	r2, [pc, #424]	; (80021e4 <system_init+0x1c0>)
 800203a:	2132      	movs	r1, #50	; 0x32
 800203c:	2028      	movs	r0, #40	; 0x28
 800203e:	f7ff feec 	bl	8001e1a <ILI9341_DrawImage>
//	  GFX_Image(40, 50, logo, 240, 140); usunieta wolniejsza wersja rysowania

	  HAL_Delay(200); // !!!! TODO
 8002042:	20c8      	movs	r0, #200	; 0xc8
 8002044:	f001 f8fc 	bl	8003240 <HAL_Delay>

	  EF_SetFont(&arialBlack_20ptFontInfo);
 8002048:	4867      	ldr	r0, [pc, #412]	; (80021e8 <system_init+0x1c4>)
 800204a:	f7ff fb0d 	bl	8001668 <EF_SetFont>
	  uint8_t Len = sprintf((char*)Msg, "Inicjalizacja...");
 800204e:	4967      	ldr	r1, [pc, #412]	; (80021ec <system_init+0x1c8>)
 8002050:	4867      	ldr	r0, [pc, #412]	; (80021f0 <system_init+0x1cc>)
 8002052:	f004 fcaf 	bl	80069b4 <siprintf>
 8002056:	4603      	mov	r3, r0
 8002058:	71fb      	strb	r3, [r7, #7]
	  EF_PutString(Msg, 60, 20, ILI9341_BLACK, BG_TRANSPARENT, ILI9341_BLACK);
 800205a:	2300      	movs	r3, #0
 800205c:	9301      	str	r3, [sp, #4]
 800205e:	2300      	movs	r3, #0
 8002060:	9300      	str	r3, [sp, #0]
 8002062:	2300      	movs	r3, #0
 8002064:	2214      	movs	r2, #20
 8002066:	213c      	movs	r1, #60	; 0x3c
 8002068:	4861      	ldr	r0, [pc, #388]	; (80021f0 <system_init+0x1cc>)
 800206a:	f7ff fd17 	bl	8001a9c <EF_PutString>
	  Len++;
 800206e:	79fb      	ldrb	r3, [r7, #7]
 8002070:	3301      	adds	r3, #1
 8002072:	71fb      	strb	r3, [r7, #7]
	  GFX_DrawRoundRectangle(60, 200, 20, 20, 5, ILI9341_RED);
 8002074:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8002078:	9301      	str	r3, [sp, #4]
 800207a:	2305      	movs	r3, #5
 800207c:	9300      	str	r3, [sp, #0]
 800207e:	2314      	movs	r3, #20
 8002080:	2214      	movs	r2, #20
 8002082:	21c8      	movs	r1, #200	; 0xc8
 8002084:	203c      	movs	r0, #60	; 0x3c
 8002086:	f7ff fa22 	bl	80014ce <GFX_DrawRoundRectangle>
	  GFX_DrawRoundRectangle(90, 200, 20, 20, 5, ILI9341_RED);
 800208a:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 800208e:	9301      	str	r3, [sp, #4]
 8002090:	2305      	movs	r3, #5
 8002092:	9300      	str	r3, [sp, #0]
 8002094:	2314      	movs	r3, #20
 8002096:	2214      	movs	r2, #20
 8002098:	21c8      	movs	r1, #200	; 0xc8
 800209a:	205a      	movs	r0, #90	; 0x5a
 800209c:	f7ff fa17 	bl	80014ce <GFX_DrawRoundRectangle>
	  GFX_DrawRoundRectangle(120, 200, 20, 20, 5, ILI9341_RED);
 80020a0:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80020a4:	9301      	str	r3, [sp, #4]
 80020a6:	2305      	movs	r3, #5
 80020a8:	9300      	str	r3, [sp, #0]
 80020aa:	2314      	movs	r3, #20
 80020ac:	2214      	movs	r2, #20
 80020ae:	21c8      	movs	r1, #200	; 0xc8
 80020b0:	2078      	movs	r0, #120	; 0x78
 80020b2:	f7ff fa0c 	bl	80014ce <GFX_DrawRoundRectangle>
	  GFX_DrawRoundRectangle(150, 200, 20, 20, 5, ILI9341_RED);
 80020b6:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80020ba:	9301      	str	r3, [sp, #4]
 80020bc:	2305      	movs	r3, #5
 80020be:	9300      	str	r3, [sp, #0]
 80020c0:	2314      	movs	r3, #20
 80020c2:	2214      	movs	r2, #20
 80020c4:	21c8      	movs	r1, #200	; 0xc8
 80020c6:	2096      	movs	r0, #150	; 0x96
 80020c8:	f7ff fa01 	bl	80014ce <GFX_DrawRoundRectangle>
	  GFX_DrawRoundRectangle(180, 200, 20, 20, 5, ILI9341_RED);
 80020cc:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80020d0:	9301      	str	r3, [sp, #4]
 80020d2:	2305      	movs	r3, #5
 80020d4:	9300      	str	r3, [sp, #0]
 80020d6:	2314      	movs	r3, #20
 80020d8:	2214      	movs	r2, #20
 80020da:	21c8      	movs	r1, #200	; 0xc8
 80020dc:	20b4      	movs	r0, #180	; 0xb4
 80020de:	f7ff f9f6 	bl	80014ce <GFX_DrawRoundRectangle>
	  GFX_DrawRoundRectangle(210, 200, 20, 20, 5, ILI9341_RED);
 80020e2:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80020e6:	9301      	str	r3, [sp, #4]
 80020e8:	2305      	movs	r3, #5
 80020ea:	9300      	str	r3, [sp, #0]
 80020ec:	2314      	movs	r3, #20
 80020ee:	2214      	movs	r2, #20
 80020f0:	21c8      	movs	r1, #200	; 0xc8
 80020f2:	20d2      	movs	r0, #210	; 0xd2
 80020f4:	f7ff f9eb 	bl	80014ce <GFX_DrawRoundRectangle>
	  GFX_DrawRoundRectangle(240, 200, 20, 20, 5, ILI9341_RED);
 80020f8:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80020fc:	9301      	str	r3, [sp, #4]
 80020fe:	2305      	movs	r3, #5
 8002100:	9300      	str	r3, [sp, #0]
 8002102:	2314      	movs	r3, #20
 8002104:	2214      	movs	r2, #20
 8002106:	21c8      	movs	r1, #200	; 0xc8
 8002108:	20f0      	movs	r0, #240	; 0xf0
 800210a:	f7ff f9e0 	bl	80014ce <GFX_DrawRoundRectangle>

	  HAL_Delay(100); // !!!! TODO
 800210e:	2064      	movs	r0, #100	; 0x64
 8002110:	f001 f896 	bl	8003240 <HAL_Delay>
	  GFX_DrawFillRoundRectangle(60, 200, 20, 20, 5, ILI9341_GREEN);
 8002114:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 8002118:	9301      	str	r3, [sp, #4]
 800211a:	2305      	movs	r3, #5
 800211c:	9300      	str	r3, [sp, #0]
 800211e:	2314      	movs	r3, #20
 8002120:	2214      	movs	r2, #20
 8002122:	21c8      	movs	r1, #200	; 0xc8
 8002124:	203c      	movs	r0, #60	; 0x3c
 8002126:	f7ff fa4f 	bl	80015c8 <GFX_DrawFillRoundRectangle>
	  HAL_Delay(100); // !!!! TODO
 800212a:	2064      	movs	r0, #100	; 0x64
 800212c:	f001 f888 	bl	8003240 <HAL_Delay>
	  GFX_DrawFillRoundRectangle(90, 200, 20, 20, 5, ILI9341_GREEN);
 8002130:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 8002134:	9301      	str	r3, [sp, #4]
 8002136:	2305      	movs	r3, #5
 8002138:	9300      	str	r3, [sp, #0]
 800213a:	2314      	movs	r3, #20
 800213c:	2214      	movs	r2, #20
 800213e:	21c8      	movs	r1, #200	; 0xc8
 8002140:	205a      	movs	r0, #90	; 0x5a
 8002142:	f7ff fa41 	bl	80015c8 <GFX_DrawFillRoundRectangle>
	  HAL_Delay(100); // !!!! TODO
 8002146:	2064      	movs	r0, #100	; 0x64
 8002148:	f001 f87a 	bl	8003240 <HAL_Delay>
	  GFX_DrawFillRoundRectangle(120, 200, 20, 20, 5, ILI9341_GREEN);
 800214c:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 8002150:	9301      	str	r3, [sp, #4]
 8002152:	2305      	movs	r3, #5
 8002154:	9300      	str	r3, [sp, #0]
 8002156:	2314      	movs	r3, #20
 8002158:	2214      	movs	r2, #20
 800215a:	21c8      	movs	r1, #200	; 0xc8
 800215c:	2078      	movs	r0, #120	; 0x78
 800215e:	f7ff fa33 	bl	80015c8 <GFX_DrawFillRoundRectangle>
	  HAL_Delay(100); // !!!! TODO
 8002162:	2064      	movs	r0, #100	; 0x64
 8002164:	f001 f86c 	bl	8003240 <HAL_Delay>
	  GFX_DrawFillRoundRectangle(150, 200, 20, 20, 5, ILI9341_GREEN);
 8002168:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 800216c:	9301      	str	r3, [sp, #4]
 800216e:	2305      	movs	r3, #5
 8002170:	9300      	str	r3, [sp, #0]
 8002172:	2314      	movs	r3, #20
 8002174:	2214      	movs	r2, #20
 8002176:	21c8      	movs	r1, #200	; 0xc8
 8002178:	2096      	movs	r0, #150	; 0x96
 800217a:	f7ff fa25 	bl	80015c8 <GFX_DrawFillRoundRectangle>
	  HAL_Delay(100); // !!!! TODO
 800217e:	2064      	movs	r0, #100	; 0x64
 8002180:	f001 f85e 	bl	8003240 <HAL_Delay>
	  GFX_DrawFillRoundRectangle(180, 200, 20, 20, 5, ILI9341_GREEN);
 8002184:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 8002188:	9301      	str	r3, [sp, #4]
 800218a:	2305      	movs	r3, #5
 800218c:	9300      	str	r3, [sp, #0]
 800218e:	2314      	movs	r3, #20
 8002190:	2214      	movs	r2, #20
 8002192:	21c8      	movs	r1, #200	; 0xc8
 8002194:	20b4      	movs	r0, #180	; 0xb4
 8002196:	f7ff fa17 	bl	80015c8 <GFX_DrawFillRoundRectangle>
	  HAL_Delay(100); // !!!! TODO
 800219a:	2064      	movs	r0, #100	; 0x64
 800219c:	f001 f850 	bl	8003240 <HAL_Delay>
	  GFX_DrawFillRoundRectangle(210, 200, 20, 20, 5, ILI9341_GREEN);
 80021a0:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 80021a4:	9301      	str	r3, [sp, #4]
 80021a6:	2305      	movs	r3, #5
 80021a8:	9300      	str	r3, [sp, #0]
 80021aa:	2314      	movs	r3, #20
 80021ac:	2214      	movs	r2, #20
 80021ae:	21c8      	movs	r1, #200	; 0xc8
 80021b0:	20d2      	movs	r0, #210	; 0xd2
 80021b2:	f7ff fa09 	bl	80015c8 <GFX_DrawFillRoundRectangle>
	  HAL_Delay(100); // !!!! TODO
 80021b6:	2064      	movs	r0, #100	; 0x64
 80021b8:	f001 f842 	bl	8003240 <HAL_Delay>
	  GFX_DrawFillRoundRectangle(240, 200, 20, 20, 5, ILI9341_GREEN);
 80021bc:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 80021c0:	9301      	str	r3, [sp, #4]
 80021c2:	2305      	movs	r3, #5
 80021c4:	9300      	str	r3, [sp, #0]
 80021c6:	2314      	movs	r3, #20
 80021c8:	2214      	movs	r2, #20
 80021ca:	21c8      	movs	r1, #200	; 0xc8
 80021cc:	20f0      	movs	r0, #240	; 0xf0
 80021ce:	f7ff f9fb 	bl	80015c8 <GFX_DrawFillRoundRectangle>
	  HAL_Delay(200); // !!!! TODO
 80021d2:	20c8      	movs	r0, #200	; 0xc8
 80021d4:	f001 f834 	bl	8003240 <HAL_Delay>



	  return 1; // TODO! DODA SPRAWDZENIE POPRAWNOCI INICJALIZACJI I ZWRCENIE 1 / 0
 80021d8:	2301      	movs	r3, #1
}
 80021da:	4618      	mov	r0, r3
 80021dc:	3708      	adds	r7, #8
 80021de:	46bd      	mov	sp, r7
 80021e0:	bd80      	pop	{r7, pc}
 80021e2:	bf00      	nop
 80021e4:	0800c6f0 	.word	0x0800c6f0
 80021e8:	0800c674 	.word	0x0800c674
 80021ec:	0800a600 	.word	0x0800a600
 80021f0:	20000218 	.word	0x20000218

080021f4 <showCurrentParameters>:

void showCurrentParameters(uint8_t temp_zew, uint8_t temp_wew, uint8_t time, uint8_t water_lvl, uint8_t humidity)
{
 80021f4:	b590      	push	{r4, r7, lr}
 80021f6:	b087      	sub	sp, #28
 80021f8:	af02      	add	r7, sp, #8
 80021fa:	4604      	mov	r4, r0
 80021fc:	4608      	mov	r0, r1
 80021fe:	4611      	mov	r1, r2
 8002200:	461a      	mov	r2, r3
 8002202:	4623      	mov	r3, r4
 8002204:	71fb      	strb	r3, [r7, #7]
 8002206:	4603      	mov	r3, r0
 8002208:	71bb      	strb	r3, [r7, #6]
 800220a:	460b      	mov	r3, r1
 800220c:	717b      	strb	r3, [r7, #5]
 800220e:	4613      	mov	r3, r2
 8002210:	713b      	strb	r3, [r7, #4]
		// TODO zrobi eby czytao waciwe wartoci
	  ILI9341_ClearDisplay(ILI9341_LIGHTGREY);
 8002212:	f24c 6018 	movw	r0, #50712	; 0xc618
 8002216:	f7ff fe2b 	bl	8001e70 <ILI9341_ClearDisplay>
	  EF_SetFont(&arialBlack_20ptFontInfo);
 800221a:	482f      	ldr	r0, [pc, #188]	; (80022d8 <showCurrentParameters+0xe4>)
 800221c:	f7ff fa24 	bl	8001668 <EF_SetFont>
	  uint8_t Len = sprintf((char*)Msg, "Czas: 00:00:00");
 8002220:	492e      	ldr	r1, [pc, #184]	; (80022dc <showCurrentParameters+0xe8>)
 8002222:	482f      	ldr	r0, [pc, #188]	; (80022e0 <showCurrentParameters+0xec>)
 8002224:	f004 fbc6 	bl	80069b4 <siprintf>
 8002228:	4603      	mov	r3, r0
 800222a:	73fb      	strb	r3, [r7, #15]
	  EF_PutString(Msg, 20, 20, ILI9341_BLACK, BG_TRANSPARENT, ILI9341_LIGHTGREY);
 800222c:	f24c 6318 	movw	r3, #50712	; 0xc618
 8002230:	9301      	str	r3, [sp, #4]
 8002232:	2300      	movs	r3, #0
 8002234:	9300      	str	r3, [sp, #0]
 8002236:	2300      	movs	r3, #0
 8002238:	2214      	movs	r2, #20
 800223a:	2114      	movs	r1, #20
 800223c:	4828      	ldr	r0, [pc, #160]	; (80022e0 <showCurrentParameters+0xec>)
 800223e:	f7ff fc2d 	bl	8001a9c <EF_PutString>
	  Len = sprintf((char*)Msg, "Temp. zewn: 0`C");
 8002242:	4928      	ldr	r1, [pc, #160]	; (80022e4 <showCurrentParameters+0xf0>)
 8002244:	4826      	ldr	r0, [pc, #152]	; (80022e0 <showCurrentParameters+0xec>)
 8002246:	f004 fbb5 	bl	80069b4 <siprintf>
 800224a:	4603      	mov	r3, r0
 800224c:	73fb      	strb	r3, [r7, #15]
	  EF_PutString(Msg, 20, 50, ILI9341_BLACK, BG_TRANSPARENT, ILI9341_LIGHTGREY);
 800224e:	f24c 6318 	movw	r3, #50712	; 0xc618
 8002252:	9301      	str	r3, [sp, #4]
 8002254:	2300      	movs	r3, #0
 8002256:	9300      	str	r3, [sp, #0]
 8002258:	2300      	movs	r3, #0
 800225a:	2232      	movs	r2, #50	; 0x32
 800225c:	2114      	movs	r1, #20
 800225e:	4820      	ldr	r0, [pc, #128]	; (80022e0 <showCurrentParameters+0xec>)
 8002260:	f7ff fc1c 	bl	8001a9c <EF_PutString>
	  Len = sprintf((char*)Msg, "Temp. wewn: 0`C");
 8002264:	4920      	ldr	r1, [pc, #128]	; (80022e8 <showCurrentParameters+0xf4>)
 8002266:	481e      	ldr	r0, [pc, #120]	; (80022e0 <showCurrentParameters+0xec>)
 8002268:	f004 fba4 	bl	80069b4 <siprintf>
 800226c:	4603      	mov	r3, r0
 800226e:	73fb      	strb	r3, [r7, #15]
	  EF_PutString(Msg, 20, 80, ILI9341_BLACK, BG_TRANSPARENT, ILI9341_LIGHTGREY);
 8002270:	f24c 6318 	movw	r3, #50712	; 0xc618
 8002274:	9301      	str	r3, [sp, #4]
 8002276:	2300      	movs	r3, #0
 8002278:	9300      	str	r3, [sp, #0]
 800227a:	2300      	movs	r3, #0
 800227c:	2250      	movs	r2, #80	; 0x50
 800227e:	2114      	movs	r1, #20
 8002280:	4817      	ldr	r0, [pc, #92]	; (80022e0 <showCurrentParameters+0xec>)
 8002282:	f7ff fc0b 	bl	8001a9c <EF_PutString>
	  Len = sprintf((char*)Msg, "Wilgotno: 0%%");
 8002286:	4919      	ldr	r1, [pc, #100]	; (80022ec <showCurrentParameters+0xf8>)
 8002288:	4815      	ldr	r0, [pc, #84]	; (80022e0 <showCurrentParameters+0xec>)
 800228a:	f004 fb93 	bl	80069b4 <siprintf>
 800228e:	4603      	mov	r3, r0
 8002290:	73fb      	strb	r3, [r7, #15]
	  EF_PutString(Msg, 20, 110, ILI9341_BLACK, BG_TRANSPARENT, ILI9341_LIGHTGREY);
 8002292:	f24c 6318 	movw	r3, #50712	; 0xc618
 8002296:	9301      	str	r3, [sp, #4]
 8002298:	2300      	movs	r3, #0
 800229a:	9300      	str	r3, [sp, #0]
 800229c:	2300      	movs	r3, #0
 800229e:	226e      	movs	r2, #110	; 0x6e
 80022a0:	2114      	movs	r1, #20
 80022a2:	480f      	ldr	r0, [pc, #60]	; (80022e0 <showCurrentParameters+0xec>)
 80022a4:	f7ff fbfa 	bl	8001a9c <EF_PutString>
	  Len = sprintf((char*)Msg, "Cinienie: 1000.0hPa");
 80022a8:	4911      	ldr	r1, [pc, #68]	; (80022f0 <showCurrentParameters+0xfc>)
 80022aa:	480d      	ldr	r0, [pc, #52]	; (80022e0 <showCurrentParameters+0xec>)
 80022ac:	f004 fb82 	bl	80069b4 <siprintf>
 80022b0:	4603      	mov	r3, r0
 80022b2:	73fb      	strb	r3, [r7, #15]
	  EF_PutString(Msg, 20, 140, ILI9341_BLACK, BG_TRANSPARENT, ILI9341_LIGHTGREY);
 80022b4:	f24c 6318 	movw	r3, #50712	; 0xc618
 80022b8:	9301      	str	r3, [sp, #4]
 80022ba:	2300      	movs	r3, #0
 80022bc:	9300      	str	r3, [sp, #0]
 80022be:	2300      	movs	r3, #0
 80022c0:	228c      	movs	r2, #140	; 0x8c
 80022c2:	2114      	movs	r1, #20
 80022c4:	4806      	ldr	r0, [pc, #24]	; (80022e0 <showCurrentParameters+0xec>)
 80022c6:	f7ff fbe9 	bl	8001a9c <EF_PutString>
	  Len++;
 80022ca:	7bfb      	ldrb	r3, [r7, #15]
 80022cc:	3301      	adds	r3, #1
 80022ce:	73fb      	strb	r3, [r7, #15]
}
 80022d0:	bf00      	nop
 80022d2:	3714      	adds	r7, #20
 80022d4:	46bd      	mov	sp, r7
 80022d6:	bd90      	pop	{r4, r7, pc}
 80022d8:	0800c674 	.word	0x0800c674
 80022dc:	0800a614 	.word	0x0800a614
 80022e0:	20000218 	.word	0x20000218
 80022e4:	0800a624 	.word	0x0800a624
 80022e8:	0800a634 	.word	0x0800a634
 80022ec:	0800a644 	.word	0x0800a644
 80022f0:	0800a658 	.word	0x0800a658

080022f4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80022f4:	b580      	push	{r7, lr}
 80022f6:	b08a      	sub	sp, #40	; 0x28
 80022f8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022fa:	f107 0314 	add.w	r3, r7, #20
 80022fe:	2200      	movs	r2, #0
 8002300:	601a      	str	r2, [r3, #0]
 8002302:	605a      	str	r2, [r3, #4]
 8002304:	609a      	str	r2, [r3, #8]
 8002306:	60da      	str	r2, [r3, #12]
 8002308:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800230a:	2300      	movs	r3, #0
 800230c:	613b      	str	r3, [r7, #16]
 800230e:	4b32      	ldr	r3, [pc, #200]	; (80023d8 <MX_GPIO_Init+0xe4>)
 8002310:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002312:	4a31      	ldr	r2, [pc, #196]	; (80023d8 <MX_GPIO_Init+0xe4>)
 8002314:	f043 0304 	orr.w	r3, r3, #4
 8002318:	6313      	str	r3, [r2, #48]	; 0x30
 800231a:	4b2f      	ldr	r3, [pc, #188]	; (80023d8 <MX_GPIO_Init+0xe4>)
 800231c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800231e:	f003 0304 	and.w	r3, r3, #4
 8002322:	613b      	str	r3, [r7, #16]
 8002324:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002326:	2300      	movs	r3, #0
 8002328:	60fb      	str	r3, [r7, #12]
 800232a:	4b2b      	ldr	r3, [pc, #172]	; (80023d8 <MX_GPIO_Init+0xe4>)
 800232c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800232e:	4a2a      	ldr	r2, [pc, #168]	; (80023d8 <MX_GPIO_Init+0xe4>)
 8002330:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002334:	6313      	str	r3, [r2, #48]	; 0x30
 8002336:	4b28      	ldr	r3, [pc, #160]	; (80023d8 <MX_GPIO_Init+0xe4>)
 8002338:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800233a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800233e:	60fb      	str	r3, [r7, #12]
 8002340:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002342:	2300      	movs	r3, #0
 8002344:	60bb      	str	r3, [r7, #8]
 8002346:	4b24      	ldr	r3, [pc, #144]	; (80023d8 <MX_GPIO_Init+0xe4>)
 8002348:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800234a:	4a23      	ldr	r2, [pc, #140]	; (80023d8 <MX_GPIO_Init+0xe4>)
 800234c:	f043 0301 	orr.w	r3, r3, #1
 8002350:	6313      	str	r3, [r2, #48]	; 0x30
 8002352:	4b21      	ldr	r3, [pc, #132]	; (80023d8 <MX_GPIO_Init+0xe4>)
 8002354:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002356:	f003 0301 	and.w	r3, r3, #1
 800235a:	60bb      	str	r3, [r7, #8]
 800235c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800235e:	2300      	movs	r3, #0
 8002360:	607b      	str	r3, [r7, #4]
 8002362:	4b1d      	ldr	r3, [pc, #116]	; (80023d8 <MX_GPIO_Init+0xe4>)
 8002364:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002366:	4a1c      	ldr	r2, [pc, #112]	; (80023d8 <MX_GPIO_Init+0xe4>)
 8002368:	f043 0302 	orr.w	r3, r3, #2
 800236c:	6313      	str	r3, [r2, #48]	; 0x30
 800236e:	4b1a      	ldr	r3, [pc, #104]	; (80023d8 <MX_GPIO_Init+0xe4>)
 8002370:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002372:	f003 0302 	and.w	r3, r3, #2
 8002376:	607b      	str	r3, [r7, #4]
 8002378:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BP_USER_LED_GPIO_Port, BP_USER_LED_Pin, GPIO_PIN_RESET);
 800237a:	2200      	movs	r2, #0
 800237c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002380:	4816      	ldr	r0, [pc, #88]	; (80023dc <MX_GPIO_Init+0xe8>)
 8002382:	f001 fe19 	bl	8003fb8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, TFT_CS_Pin|TFT_RST_Pin|TFT_DC_Pin, GPIO_PIN_RESET);
 8002386:	2200      	movs	r2, #0
 8002388:	f44f 41e0 	mov.w	r1, #28672	; 0x7000
 800238c:	4814      	ldr	r0, [pc, #80]	; (80023e0 <MX_GPIO_Init+0xec>)
 800238e:	f001 fe13 	bl	8003fb8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BP_USER_LED_Pin;
 8002392:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002396:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002398:	2301      	movs	r3, #1
 800239a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800239c:	2300      	movs	r3, #0
 800239e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023a0:	2300      	movs	r3, #0
 80023a2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(BP_USER_LED_GPIO_Port, &GPIO_InitStruct);
 80023a4:	f107 0314 	add.w	r3, r7, #20
 80023a8:	4619      	mov	r1, r3
 80023aa:	480c      	ldr	r0, [pc, #48]	; (80023dc <MX_GPIO_Init+0xe8>)
 80023ac:	f001 fc80 	bl	8003cb0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = TFT_CS_Pin|TFT_RST_Pin|TFT_DC_Pin;
 80023b0:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 80023b4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80023b6:	2301      	movs	r3, #1
 80023b8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023ba:	2300      	movs	r3, #0
 80023bc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023be:	2300      	movs	r3, #0
 80023c0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023c2:	f107 0314 	add.w	r3, r7, #20
 80023c6:	4619      	mov	r1, r3
 80023c8:	4805      	ldr	r0, [pc, #20]	; (80023e0 <MX_GPIO_Init+0xec>)
 80023ca:	f001 fc71 	bl	8003cb0 <HAL_GPIO_Init>

}
 80023ce:	bf00      	nop
 80023d0:	3728      	adds	r7, #40	; 0x28
 80023d2:	46bd      	mov	sp, r7
 80023d4:	bd80      	pop	{r7, pc}
 80023d6:	bf00      	nop
 80023d8:	40023800 	.word	0x40023800
 80023dc:	40020800 	.word	0x40020800
 80023e0:	40020400 	.word	0x40020400

080023e4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	b082      	sub	sp, #8
 80023e8:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80023ea:	f000 feb7 	bl	800315c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80023ee:	f000 f833 	bl	8002458 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80023f2:	f7ff ff7f 	bl	80022f4 <MX_GPIO_Init>
  MX_SPI1_Init();
 80023f6:	f000 fa3f 	bl	8002878 <MX_SPI1_Init>
  MX_DMA_Init();
 80023fa:	f7ff fdeb 	bl	8001fd4 <MX_DMA_Init>
  MX_USART2_UART_Init();
 80023fe:	f000 fda5 	bl	8002f4c <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  ILI9341_Init(&hspi1);
 8002402:	4811      	ldr	r0, [pc, #68]	; (8002448 <main+0x64>)
 8002404:	f7ff fd92 	bl	8001f2c <ILI9341_Init>

  system_init();
 8002408:	f7ff fe0c 	bl	8002024 <system_init>

  showCurrentParameters(0, 0, 0, 0, 0);
 800240c:	2300      	movs	r3, #0
 800240e:	9300      	str	r3, [sp, #0]
 8002410:	2300      	movs	r3, #0
 8002412:	2200      	movs	r2, #0
 8002414:	2100      	movs	r1, #0
 8002416:	2000      	movs	r0, #0
 8002418:	f7ff feec 	bl	80021f4 <showCurrentParameters>

  UARTDMA_Init(&huartdma2, &huart2);
 800241c:	490b      	ldr	r1, [pc, #44]	; (800244c <main+0x68>)
 800241e:	480c      	ldr	r0, [pc, #48]	; (8002450 <main+0x6c>)
 8002420:	f000 fd45 	bl	8002eae <UARTDMA_Init>
  while (1)
  {

	 // ILI9341_DrawImage(40, 50, logo, 240, 140);

	  if(UARTDMA_IsDataReceivedReady(&huartdma2))
 8002424:	480a      	ldr	r0, [pc, #40]	; (8002450 <main+0x6c>)
 8002426:	f000 fcf6 	bl	8002e16 <UARTDMA_IsDataReceivedReady>
 800242a:	4603      	mov	r3, r0
 800242c:	2b00      	cmp	r3, #0
 800242e:	d002      	beq.n	8002436 <main+0x52>
	  {
		  UART_ParseLine(&huartdma2); // Parsing function
 8002430:	4807      	ldr	r0, [pc, #28]	; (8002450 <main+0x6c>)
 8002432:	f000 f87f 	bl	8002534 <UART_ParseLine>
	  }

	  //
	  // TRANSMIT
	  //
	  UARTDMA_TransmitEvent(&huartdma2);
 8002436:	4806      	ldr	r0, [pc, #24]	; (8002450 <main+0x6c>)
 8002438:	f000 fcff 	bl	8002e3a <UARTDMA_TransmitEvent>
	  HAL_GPIO_TogglePin(BP_USER_LED_GPIO_Port, BP_USER_LED_Pin);
 800243c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002440:	4804      	ldr	r0, [pc, #16]	; (8002454 <main+0x70>)
 8002442:	f001 fdd2 	bl	8003fea <HAL_GPIO_TogglePin>
	  if(UARTDMA_IsDataReceivedReady(&huartdma2))
 8002446:	e7ed      	b.n	8002424 <main+0x40>
 8002448:	20000388 	.word	0x20000388
 800244c:	200004a0 	.word	0x200004a0
 8002450:	20000238 	.word	0x20000238
 8002454:	40020800 	.word	0x40020800

08002458 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002458:	b580      	push	{r7, lr}
 800245a:	b094      	sub	sp, #80	; 0x50
 800245c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800245e:	f107 0320 	add.w	r3, r7, #32
 8002462:	2230      	movs	r2, #48	; 0x30
 8002464:	2100      	movs	r1, #0
 8002466:	4618      	mov	r0, r3
 8002468:	f003 fc1c 	bl	8005ca4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800246c:	f107 030c 	add.w	r3, r7, #12
 8002470:	2200      	movs	r2, #0
 8002472:	601a      	str	r2, [r3, #0]
 8002474:	605a      	str	r2, [r3, #4]
 8002476:	609a      	str	r2, [r3, #8]
 8002478:	60da      	str	r2, [r3, #12]
 800247a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800247c:	2300      	movs	r3, #0
 800247e:	60bb      	str	r3, [r7, #8]
 8002480:	4b27      	ldr	r3, [pc, #156]	; (8002520 <SystemClock_Config+0xc8>)
 8002482:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002484:	4a26      	ldr	r2, [pc, #152]	; (8002520 <SystemClock_Config+0xc8>)
 8002486:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800248a:	6413      	str	r3, [r2, #64]	; 0x40
 800248c:	4b24      	ldr	r3, [pc, #144]	; (8002520 <SystemClock_Config+0xc8>)
 800248e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002490:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002494:	60bb      	str	r3, [r7, #8]
 8002496:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002498:	2300      	movs	r3, #0
 800249a:	607b      	str	r3, [r7, #4]
 800249c:	4b21      	ldr	r3, [pc, #132]	; (8002524 <SystemClock_Config+0xcc>)
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	4a20      	ldr	r2, [pc, #128]	; (8002524 <SystemClock_Config+0xcc>)
 80024a2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80024a6:	6013      	str	r3, [r2, #0]
 80024a8:	4b1e      	ldr	r3, [pc, #120]	; (8002524 <SystemClock_Config+0xcc>)
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80024b0:	607b      	str	r3, [r7, #4]
 80024b2:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80024b4:	2301      	movs	r3, #1
 80024b6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80024b8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80024bc:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80024be:	2302      	movs	r3, #2
 80024c0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80024c2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80024c6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 12;
 80024c8:	230c      	movs	r3, #12
 80024ca:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 96;
 80024cc:	2360      	movs	r3, #96	; 0x60
 80024ce:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80024d0:	2302      	movs	r3, #2
 80024d2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80024d4:	2304      	movs	r3, #4
 80024d6:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80024d8:	f107 0320 	add.w	r3, r7, #32
 80024dc:	4618      	mov	r0, r3
 80024de:	f001 fd9f 	bl	8004020 <HAL_RCC_OscConfig>
 80024e2:	4603      	mov	r3, r0
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d001      	beq.n	80024ec <SystemClock_Config+0x94>
  {
    Error_Handler();
 80024e8:	f000 f81e 	bl	8002528 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80024ec:	230f      	movs	r3, #15
 80024ee:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80024f0:	2302      	movs	r3, #2
 80024f2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80024f4:	2300      	movs	r3, #0
 80024f6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80024f8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80024fc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80024fe:	2300      	movs	r3, #0
 8002500:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8002502:	f107 030c 	add.w	r3, r7, #12
 8002506:	2103      	movs	r1, #3
 8002508:	4618      	mov	r0, r3
 800250a:	f002 f801 	bl	8004510 <HAL_RCC_ClockConfig>
 800250e:	4603      	mov	r3, r0
 8002510:	2b00      	cmp	r3, #0
 8002512:	d001      	beq.n	8002518 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8002514:	f000 f808 	bl	8002528 <Error_Handler>
  }
}
 8002518:	bf00      	nop
 800251a:	3750      	adds	r7, #80	; 0x50
 800251c:	46bd      	mov	sp, r7
 800251e:	bd80      	pop	{r7, pc}
 8002520:	40023800 	.word	0x40023800
 8002524:	40007000 	.word	0x40007000

08002528 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002528:	b480      	push	{r7}
 800252a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800252c:	b672      	cpsid	i
}
 800252e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002530:	e7fe      	b.n	8002530 <Error_Handler+0x8>
	...

08002534 <UART_ParseLine>:
 * 		CHSTATE=1,0\n	// Zmien stan przekaznika 1 na wylaczony
 * 		CHSTATE=2,1\n	// Zmien stan przekaznika 2 na wlaczony
 */

void UART_ParseLine(UARTDMA_HandleTypeDef *huartdma)
{
 8002534:	b580      	push	{r7, lr}
 8002536:	b094      	sub	sp, #80	; 0x50
 8002538:	af00      	add	r7, sp, #0
 800253a:	6078      	str	r0, [r7, #4]
	char BufferReceive[BUFFOR_SIZE];

	if(!UARTDMA_GetLineFromReceiveBuffer(huartdma, BufferReceive))
 800253c:	f107 0308 	add.w	r3, r7, #8
 8002540:	4619      	mov	r1, r3
 8002542:	6878      	ldr	r0, [r7, #4]
 8002544:	f000 fc10 	bl	8002d68 <UARTDMA_GetLineFromReceiveBuffer>
 8002548:	4603      	mov	r3, r0
 800254a:	2b00      	cmp	r3, #0
 800254c:	d137      	bne.n	80025be <UART_ParseLine+0x8a>
	{
		// Header
		char* ParsePointer = strtok(BufferReceive, "="); // LED\0   1\0
 800254e:	f107 0308 	add.w	r3, r7, #8
 8002552:	491d      	ldr	r1, [pc, #116]	; (80025c8 <UART_ParseLine+0x94>)
 8002554:	4618      	mov	r0, r3
 8002556:	f005 f887 	bl	8007668 <strtok>
 800255a:	64f8      	str	r0, [r7, #76]	; 0x4c
		// ParsePointer == LED\0

	  if(strcmp(ParsePointer, "LED") == 0)
 800255c:	491b      	ldr	r1, [pc, #108]	; (80025cc <UART_ParseLine+0x98>)
 800255e:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8002560:	f7fd fe3e 	bl	80001e0 <strcmp>
 8002564:	4603      	mov	r3, r0
 8002566:	2b00      	cmp	r3, #0
 8002568:	d102      	bne.n	8002570 <UART_ParseLine+0x3c>
	  {
		  UART_ParseLED();
 800256a:	f000 f839 	bl	80025e0 <UART_ParseLED>
	  {
		  UART_ParseAnswChangeRelayState();
	  }
	  //TODO: DODAC OBSLUGE PARSOWANIA BLEDOW
	}
}
 800256e:	e026      	b.n	80025be <UART_ParseLine+0x8a>
	  else if (strcmp(ParsePointer, "ASTATE") == 0)
 8002570:	4917      	ldr	r1, [pc, #92]	; (80025d0 <UART_ParseLine+0x9c>)
 8002572:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8002574:	f7fd fe34 	bl	80001e0 <strcmp>
 8002578:	4603      	mov	r3, r0
 800257a:	2b00      	cmp	r3, #0
 800257c:	d102      	bne.n	8002584 <UART_ParseLine+0x50>
		  UART_ParseAnswStatus();
 800257e:	f000 f87d 	bl	800267c <UART_ParseAnswStatus>
}
 8002582:	e01c      	b.n	80025be <UART_ParseLine+0x8a>
	  else if (strcmp(ParsePointer, "ATEMP") == 0)
 8002584:	4913      	ldr	r1, [pc, #76]	; (80025d4 <UART_ParseLine+0xa0>)
 8002586:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8002588:	f7fd fe2a 	bl	80001e0 <strcmp>
 800258c:	4603      	mov	r3, r0
 800258e:	2b00      	cmp	r3, #0
 8002590:	d102      	bne.n	8002598 <UART_ParseLine+0x64>
		  UART_ParseAnswTemp();
 8002592:	f000 f87b 	bl	800268c <UART_ParseAnswTemp>
}
 8002596:	e012      	b.n	80025be <UART_ParseLine+0x8a>
	  else if (strcmp(ParsePointer, "APRES") == 0)
 8002598:	490f      	ldr	r1, [pc, #60]	; (80025d8 <UART_ParseLine+0xa4>)
 800259a:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 800259c:	f7fd fe20 	bl	80001e0 <strcmp>
 80025a0:	4603      	mov	r3, r0
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d102      	bne.n	80025ac <UART_ParseLine+0x78>
		  UART_ParseAnswPres();
 80025a6:	f000 f8b9 	bl	800271c <UART_ParseAnswPres>
}
 80025aa:	e008      	b.n	80025be <UART_ParseLine+0x8a>
	  else if (strcmp(ParsePointer, "ACHSTATE") == 0)
 80025ac:	490b      	ldr	r1, [pc, #44]	; (80025dc <UART_ParseLine+0xa8>)
 80025ae:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 80025b0:	f7fd fe16 	bl	80001e0 <strcmp>
 80025b4:	4603      	mov	r3, r0
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d101      	bne.n	80025be <UART_ParseLine+0x8a>
		  UART_ParseAnswChangeRelayState();
 80025ba:	f000 f8f7 	bl	80027ac <UART_ParseAnswChangeRelayState>
}
 80025be:	bf00      	nop
 80025c0:	3750      	adds	r7, #80	; 0x50
 80025c2:	46bd      	mov	sp, r7
 80025c4:	bd80      	pop	{r7, pc}
 80025c6:	bf00      	nop
 80025c8:	0800a670 	.word	0x0800a670
 80025cc:	0800a674 	.word	0x0800a674
 80025d0:	0800a678 	.word	0x0800a678
 80025d4:	0800a680 	.word	0x0800a680
 80025d8:	0800a688 	.word	0x0800a688
 80025dc:	0800a690 	.word	0x0800a690

080025e0 <UART_ParseLED>:


/////////////////////////////////////////// FUNKCJA PARSOWANIA USER LED ////////////////////////////////////////////////////////////////////////////

void UART_ParseLED()
{
 80025e0:	b580      	push	{r7, lr}
 80025e2:	b082      	sub	sp, #8
 80025e4:	af00      	add	r7, sp, #0
	uint8_t LedState; // Received state variable

	char* ParsePointer = strtok(NULL, ","); // Look for next token or end of string
 80025e6:	491f      	ldr	r1, [pc, #124]	; (8002664 <UART_ParseLED+0x84>)
 80025e8:	2000      	movs	r0, #0
 80025ea:	f005 f83d 	bl	8007668 <strtok>
 80025ee:	6078      	str	r0, [r7, #4]
	// Should be now: ParsePointer == 1'\0'

	if(strlen(ParsePointer) > 0) // If string exists
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	781b      	ldrb	r3, [r3, #0]
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d031      	beq.n	800265c <UART_ParseLED+0x7c>
	{
		if(ParsePointer[0] < '0' || ParsePointer[0] > '9') // Chceck if there are only numbers
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	781b      	ldrb	r3, [r3, #0]
 80025fc:	2b2f      	cmp	r3, #47	; 0x2f
 80025fe:	d903      	bls.n	8002608 <UART_ParseLED+0x28>
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	781b      	ldrb	r3, [r3, #0]
 8002604:	2b39      	cmp	r3, #57	; 0x39
 8002606:	d904      	bls.n	8002612 <UART_ParseLED+0x32>
		{
			UARTDMA_Print(&huartdma2, LED_FORMAT_ERROR); // Print message
 8002608:	4917      	ldr	r1, [pc, #92]	; (8002668 <UART_ParseLED+0x88>)
 800260a:	4818      	ldr	r0, [pc, #96]	; (800266c <UART_ParseLED+0x8c>)
 800260c:	f000 fbdd 	bl	8002dca <UARTDMA_Print>
			return;	// And exit parsing
 8002610:	e024      	b.n	800265c <UART_ParseLED+0x7c>
		}

		LedState = atoi(ParsePointer); // If there are no chars, change string to integer
 8002612:	6878      	ldr	r0, [r7, #4]
 8002614:	f003 fb17 	bl	8005c46 <atoi>
 8002618:	4603      	mov	r3, r0
 800261a:	70fb      	strb	r3, [r7, #3]

		if(LedState == 1) // LED ON
 800261c:	78fb      	ldrb	r3, [r7, #3]
 800261e:	2b01      	cmp	r3, #1
 8002620:	d10a      	bne.n	8002638 <UART_ParseLED+0x58>
		{
			HAL_GPIO_WritePin(BP_USER_LED_GPIO_Port, BP_USER_LED_Pin, GPIO_PIN_RESET);
 8002622:	2200      	movs	r2, #0
 8002624:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002628:	4811      	ldr	r0, [pc, #68]	; (8002670 <UART_ParseLED+0x90>)
 800262a:	f001 fcc5 	bl	8003fb8 <HAL_GPIO_WritePin>
			UARTDMA_Print(&huartdma2, "LED=On\r\n");
 800262e:	4911      	ldr	r1, [pc, #68]	; (8002674 <UART_ParseLED+0x94>)
 8002630:	480e      	ldr	r0, [pc, #56]	; (800266c <UART_ParseLED+0x8c>)
 8002632:	f000 fbca 	bl	8002dca <UARTDMA_Print>
 8002636:	e011      	b.n	800265c <UART_ParseLED+0x7c>

		}
		else if(LedState == 0) // LED OFF
 8002638:	78fb      	ldrb	r3, [r7, #3]
 800263a:	2b00      	cmp	r3, #0
 800263c:	d10a      	bne.n	8002654 <UART_ParseLED+0x74>
		{
			HAL_GPIO_WritePin(BP_USER_LED_GPIO_Port, BP_USER_LED_Pin, GPIO_PIN_SET);
 800263e:	2201      	movs	r2, #1
 8002640:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002644:	480a      	ldr	r0, [pc, #40]	; (8002670 <UART_ParseLED+0x90>)
 8002646:	f001 fcb7 	bl	8003fb8 <HAL_GPIO_WritePin>
			UARTDMA_Print(&huartdma2, "LED=Off\r\n");
 800264a:	490b      	ldr	r1, [pc, #44]	; (8002678 <UART_ParseLED+0x98>)
 800264c:	4807      	ldr	r0, [pc, #28]	; (800266c <UART_ParseLED+0x8c>)
 800264e:	f000 fbbc 	bl	8002dca <UARTDMA_Print>
 8002652:	e003      	b.n	800265c <UART_ParseLED+0x7c>
		}
		else // Wrong state number
		{
			UARTDMA_Print(&huartdma2, LED_FORMAT_ERROR);
 8002654:	4904      	ldr	r1, [pc, #16]	; (8002668 <UART_ParseLED+0x88>)
 8002656:	4805      	ldr	r0, [pc, #20]	; (800266c <UART_ParseLED+0x8c>)
 8002658:	f000 fbb7 	bl	8002dca <UARTDMA_Print>
		}
	}
}
 800265c:	3708      	adds	r7, #8
 800265e:	46bd      	mov	sp, r7
 8002660:	bd80      	pop	{r7, pc}
 8002662:	bf00      	nop
 8002664:	0800a69c 	.word	0x0800a69c
 8002668:	0800a6a0 	.word	0x0800a6a0
 800266c:	20000238 	.word	0x20000238
 8002670:	40020800 	.word	0x40020800
 8002674:	0800a6b0 	.word	0x0800a6b0
 8002678:	0800a6bc 	.word	0x0800a6bc

0800267c <UART_ParseAnswStatus>:

void UART_ParseAnswStatus()
{
 800267c:	b480      	push	{r7}
 800267e:	af00      	add	r7, sp, #0
	//TODO: Dodac obsluge statusu urzadzenia
}
 8002680:	bf00      	nop
 8002682:	46bd      	mov	sp, r7
 8002684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002688:	4770      	bx	lr
	...

0800268c <UART_ParseAnswTemp>:


void UART_ParseAnswTemp()
{
 800268c:	b580      	push	{r7, lr}
 800268e:	b084      	sub	sp, #16
 8002690:	af02      	add	r7, sp, #8
	char* ParsePointer = strtok(NULL, ",");
 8002692:	491c      	ldr	r1, [pc, #112]	; (8002704 <UART_ParseAnswTemp+0x78>)
 8002694:	2000      	movs	r0, #0
 8002696:	f004 ffe7 	bl	8007668 <strtok>
 800269a:	6078      	str	r0, [r7, #4]
	uint8_t Len;
	if(strlen(ParsePointer) > 0) // If string exists
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	781b      	ldrb	r3, [r3, #0]
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d02a      	beq.n	80026fa <UART_ParseAnswTemp+0x6e>
	{
		CTemp = atof(ParsePointer); // If there are no chars, change string to integer
 80026a4:	6878      	ldr	r0, [r7, #4]
 80026a6:	f003 facb 	bl	8005c40 <atof>
 80026aa:	ec53 2b10 	vmov	r2, r3, d0
 80026ae:	4610      	mov	r0, r2
 80026b0:	4619      	mov	r1, r3
 80026b2:	f7fe fab1 	bl	8000c18 <__aeabi_d2f>
 80026b6:	4603      	mov	r3, r0
 80026b8:	4a13      	ldr	r2, [pc, #76]	; (8002708 <UART_ParseAnswTemp+0x7c>)
 80026ba:	6013      	str	r3, [r2, #0]
		Len = sprintf((char*)Msg, "Temp. zewn: %.2f`C", CTemp);
 80026bc:	4b12      	ldr	r3, [pc, #72]	; (8002708 <UART_ParseAnswTemp+0x7c>)
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	4618      	mov	r0, r3
 80026c2:	f7fd ff59 	bl	8000578 <__aeabi_f2d>
 80026c6:	4602      	mov	r2, r0
 80026c8:	460b      	mov	r3, r1
 80026ca:	4910      	ldr	r1, [pc, #64]	; (800270c <UART_ParseAnswTemp+0x80>)
 80026cc:	4810      	ldr	r0, [pc, #64]	; (8002710 <UART_ParseAnswTemp+0x84>)
 80026ce:	f004 f971 	bl	80069b4 <siprintf>
 80026d2:	4603      	mov	r3, r0
 80026d4:	70fb      	strb	r3, [r7, #3]
		EF_PutString(Msg, 20, 50, ILI9341_BLACK, BG_COLOR, ILI9341_LIGHTGREY);
 80026d6:	f24c 6318 	movw	r3, #50712	; 0xc618
 80026da:	9301      	str	r3, [sp, #4]
 80026dc:	2301      	movs	r3, #1
 80026de:	9300      	str	r3, [sp, #0]
 80026e0:	2300      	movs	r3, #0
 80026e2:	2232      	movs	r2, #50	; 0x32
 80026e4:	2114      	movs	r1, #20
 80026e6:	480a      	ldr	r0, [pc, #40]	; (8002710 <UART_ParseAnswTemp+0x84>)
 80026e8:	f7ff f9d8 	bl	8001a9c <EF_PutString>
		UARTDMA_Print(&huartdma2, "TEMPUPSUC\n");
 80026ec:	4909      	ldr	r1, [pc, #36]	; (8002714 <UART_ParseAnswTemp+0x88>)
 80026ee:	480a      	ldr	r0, [pc, #40]	; (8002718 <UART_ParseAnswTemp+0x8c>)
 80026f0:	f000 fb6b 	bl	8002dca <UARTDMA_Print>
		Len++;
 80026f4:	78fb      	ldrb	r3, [r7, #3]
 80026f6:	3301      	adds	r3, #1
 80026f8:	70fb      	strb	r3, [r7, #3]
	}
}
 80026fa:	bf00      	nop
 80026fc:	3708      	adds	r7, #8
 80026fe:	46bd      	mov	sp, r7
 8002700:	bd80      	pop	{r7, pc}
 8002702:	bf00      	nop
 8002704:	0800a69c 	.word	0x0800a69c
 8002708:	200001fc 	.word	0x200001fc
 800270c:	0800a6c8 	.word	0x0800a6c8
 8002710:	20000218 	.word	0x20000218
 8002714:	0800a6dc 	.word	0x0800a6dc
 8002718:	20000238 	.word	0x20000238

0800271c <UART_ParseAnswPres>:

void UART_ParseAnswPres()
{
 800271c:	b580      	push	{r7, lr}
 800271e:	b084      	sub	sp, #16
 8002720:	af02      	add	r7, sp, #8
	char* ParsePointer = strtok(NULL, ",");
 8002722:	491c      	ldr	r1, [pc, #112]	; (8002794 <UART_ParseAnswPres+0x78>)
 8002724:	2000      	movs	r0, #0
 8002726:	f004 ff9f 	bl	8007668 <strtok>
 800272a:	6078      	str	r0, [r7, #4]
	uint8_t Len;
	if(strlen(ParsePointer) > 0) // If string exists
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	781b      	ldrb	r3, [r3, #0]
 8002730:	2b00      	cmp	r3, #0
 8002732:	d02a      	beq.n	800278a <UART_ParseAnswPres+0x6e>
	{
		Cpres = atof(ParsePointer); // If there are no chars, change string to integer
 8002734:	6878      	ldr	r0, [r7, #4]
 8002736:	f003 fa83 	bl	8005c40 <atof>
 800273a:	ec53 2b10 	vmov	r2, r3, d0
 800273e:	4610      	mov	r0, r2
 8002740:	4619      	mov	r1, r3
 8002742:	f7fe fa69 	bl	8000c18 <__aeabi_d2f>
 8002746:	4603      	mov	r3, r0
 8002748:	4a13      	ldr	r2, [pc, #76]	; (8002798 <UART_ParseAnswPres+0x7c>)
 800274a:	6013      	str	r3, [r2, #0]
		Len = sprintf((char*)Msg, "Cinienie: %.1fhPa", Cpres);
 800274c:	4b12      	ldr	r3, [pc, #72]	; (8002798 <UART_ParseAnswPres+0x7c>)
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	4618      	mov	r0, r3
 8002752:	f7fd ff11 	bl	8000578 <__aeabi_f2d>
 8002756:	4602      	mov	r2, r0
 8002758:	460b      	mov	r3, r1
 800275a:	4910      	ldr	r1, [pc, #64]	; (800279c <UART_ParseAnswPres+0x80>)
 800275c:	4810      	ldr	r0, [pc, #64]	; (80027a0 <UART_ParseAnswPres+0x84>)
 800275e:	f004 f929 	bl	80069b4 <siprintf>
 8002762:	4603      	mov	r3, r0
 8002764:	70fb      	strb	r3, [r7, #3]
		EF_PutString(Msg, 20, 140, ILI9341_BLACK, BG_COLOR, ILI9341_LIGHTGREY);
 8002766:	f24c 6318 	movw	r3, #50712	; 0xc618
 800276a:	9301      	str	r3, [sp, #4]
 800276c:	2301      	movs	r3, #1
 800276e:	9300      	str	r3, [sp, #0]
 8002770:	2300      	movs	r3, #0
 8002772:	228c      	movs	r2, #140	; 0x8c
 8002774:	2114      	movs	r1, #20
 8002776:	480a      	ldr	r0, [pc, #40]	; (80027a0 <UART_ParseAnswPres+0x84>)
 8002778:	f7ff f990 	bl	8001a9c <EF_PutString>
		UARTDMA_Print(&huartdma2, "PRESUPSUC\n");
 800277c:	4909      	ldr	r1, [pc, #36]	; (80027a4 <UART_ParseAnswPres+0x88>)
 800277e:	480a      	ldr	r0, [pc, #40]	; (80027a8 <UART_ParseAnswPres+0x8c>)
 8002780:	f000 fb23 	bl	8002dca <UARTDMA_Print>
		Len++;
 8002784:	78fb      	ldrb	r3, [r7, #3]
 8002786:	3301      	adds	r3, #1
 8002788:	70fb      	strb	r3, [r7, #3]
	}
}
 800278a:	bf00      	nop
 800278c:	3708      	adds	r7, #8
 800278e:	46bd      	mov	sp, r7
 8002790:	bd80      	pop	{r7, pc}
 8002792:	bf00      	nop
 8002794:	0800a69c 	.word	0x0800a69c
 8002798:	20000200 	.word	0x20000200
 800279c:	0800a6e8 	.word	0x0800a6e8
 80027a0:	20000218 	.word	0x20000218
 80027a4:	0800a6fc 	.word	0x0800a6fc
 80027a8:	20000238 	.word	0x20000238

080027ac <UART_ParseAnswChangeRelayState>:



void UART_ParseAnswChangeRelayState()
{
 80027ac:	b480      	push	{r7}
 80027ae:	af00      	add	r7, sp, #0

}
 80027b0:	bf00      	nop
 80027b2:	46bd      	mov	sp, r7
 80027b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b8:	4770      	bx	lr
	...

080027bc <RB_Read>:
  **/
#include "main.h"
#include "ring_buffer.h"

RB_Status RB_Read(RingBuffer *rb, uint8_t *Value)
{
 80027bc:	b480      	push	{r7}
 80027be:	b083      	sub	sp, #12
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	6078      	str	r0, [r7, #4]
 80027c4:	6039      	str	r1, [r7, #0]
	if(rb->Head == rb->Tail) // Check if there is something to read (Tail hits Head pointer)
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	781a      	ldrb	r2, [r3, #0]
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	785b      	ldrb	r3, [r3, #1]
 80027ce:	429a      	cmp	r2, r3
 80027d0:	d101      	bne.n	80027d6 <RB_Read+0x1a>
	{
		return RB_ERROR; // Nothing to read
 80027d2:	2301      	movs	r3, #1
 80027d4:	e018      	b.n	8002808 <RB_Read+0x4c>
	}

	*Value = rb->Buffer[rb->Tail];  // Write byte to variable from Value pointer
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	785b      	ldrb	r3, [r3, #1]
 80027da:	461a      	mov	r2, r3
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	4413      	add	r3, r2
 80027e0:	789a      	ldrb	r2, [r3, #2]
 80027e2:	683b      	ldr	r3, [r7, #0]
 80027e4:	701a      	strb	r2, [r3, #0]

	rb->Tail = (rb->Tail + 1) % RING_BUFFER_SIZE; // New Tail pointer value
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	785b      	ldrb	r3, [r3, #1]
 80027ea:	1c5a      	adds	r2, r3, #1
 80027ec:	4b09      	ldr	r3, [pc, #36]	; (8002814 <RB_Read+0x58>)
 80027ee:	fb83 1302 	smull	r1, r3, r3, r2
 80027f2:	1159      	asrs	r1, r3, #5
 80027f4:	17d3      	asrs	r3, r2, #31
 80027f6:	1ac9      	subs	r1, r1, r3
 80027f8:	460b      	mov	r3, r1
 80027fa:	019b      	lsls	r3, r3, #6
 80027fc:	440b      	add	r3, r1
 80027fe:	1ad1      	subs	r1, r2, r3
 8002800:	b2ca      	uxtb	r2, r1
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	705a      	strb	r2, [r3, #1]

	return RB_OK;	// Return Success
 8002806:	2300      	movs	r3, #0
}
 8002808:	4618      	mov	r0, r3
 800280a:	370c      	adds	r7, #12
 800280c:	46bd      	mov	sp, r7
 800280e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002812:	4770      	bx	lr
 8002814:	7e07e07f 	.word	0x7e07e07f

08002818 <RB_Write>:


RB_Status RB_Write(RingBuffer *rb, uint8_t Value)
{
 8002818:	b480      	push	{r7}
 800281a:	b085      	sub	sp, #20
 800281c:	af00      	add	r7, sp, #0
 800281e:	6078      	str	r0, [r7, #4]
 8002820:	460b      	mov	r3, r1
 8002822:	70fb      	strb	r3, [r7, #3]
	uint8_t TmpHead = (rb->Head + 1) % RING_BUFFER_SIZE; // Temp Head pointer for free space check
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	781b      	ldrb	r3, [r3, #0]
 8002828:	1c5a      	adds	r2, r3, #1
 800282a:	4b12      	ldr	r3, [pc, #72]	; (8002874 <RB_Write+0x5c>)
 800282c:	fb83 1302 	smull	r1, r3, r3, r2
 8002830:	1159      	asrs	r1, r3, #5
 8002832:	17d3      	asrs	r3, r2, #31
 8002834:	1ac9      	subs	r1, r1, r3
 8002836:	460b      	mov	r3, r1
 8002838:	019b      	lsls	r3, r3, #6
 800283a:	440b      	add	r3, r1
 800283c:	1ad1      	subs	r1, r2, r3
 800283e:	460b      	mov	r3, r1
 8002840:	73fb      	strb	r3, [r7, #15]

	if(TmpHead == rb->Tail) // Check if there is one free space in front of Had pointer
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	785b      	ldrb	r3, [r3, #1]
 8002846:	7bfa      	ldrb	r2, [r7, #15]
 8002848:	429a      	cmp	r2, r3
 800284a:	d101      	bne.n	8002850 <RB_Write+0x38>
	{
		return RB_ERROR; // No free space error
 800284c:	2301      	movs	r3, #1
 800284e:	e00a      	b.n	8002866 <RB_Write+0x4e>
	}

	rb->Buffer[rb->Head] = Value; // Write new byte in Head position
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	781b      	ldrb	r3, [r3, #0]
 8002854:	461a      	mov	r2, r3
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	4413      	add	r3, r2
 800285a:	78fa      	ldrb	r2, [r7, #3]
 800285c:	709a      	strb	r2, [r3, #2]
	rb->Head = TmpHead; 	// New Head pointer value
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	7bfa      	ldrb	r2, [r7, #15]
 8002862:	701a      	strb	r2, [r3, #0]

	return RB_OK;	// Return Success
 8002864:	2300      	movs	r3, #0
}
 8002866:	4618      	mov	r0, r3
 8002868:	3714      	adds	r7, #20
 800286a:	46bd      	mov	sp, r7
 800286c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002870:	4770      	bx	lr
 8002872:	bf00      	nop
 8002874:	7e07e07f 	.word	0x7e07e07f

08002878 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8002878:	b580      	push	{r7, lr}
 800287a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 800287c:	4b17      	ldr	r3, [pc, #92]	; (80028dc <MX_SPI1_Init+0x64>)
 800287e:	4a18      	ldr	r2, [pc, #96]	; (80028e0 <MX_SPI1_Init+0x68>)
 8002880:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002882:	4b16      	ldr	r3, [pc, #88]	; (80028dc <MX_SPI1_Init+0x64>)
 8002884:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002888:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800288a:	4b14      	ldr	r3, [pc, #80]	; (80028dc <MX_SPI1_Init+0x64>)
 800288c:	2200      	movs	r2, #0
 800288e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002890:	4b12      	ldr	r3, [pc, #72]	; (80028dc <MX_SPI1_Init+0x64>)
 8002892:	2200      	movs	r2, #0
 8002894:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002896:	4b11      	ldr	r3, [pc, #68]	; (80028dc <MX_SPI1_Init+0x64>)
 8002898:	2200      	movs	r2, #0
 800289a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800289c:	4b0f      	ldr	r3, [pc, #60]	; (80028dc <MX_SPI1_Init+0x64>)
 800289e:	2200      	movs	r2, #0
 80028a0:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80028a2:	4b0e      	ldr	r3, [pc, #56]	; (80028dc <MX_SPI1_Init+0x64>)
 80028a4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80028a8:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80028aa:	4b0c      	ldr	r3, [pc, #48]	; (80028dc <MX_SPI1_Init+0x64>)
 80028ac:	2210      	movs	r2, #16
 80028ae:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80028b0:	4b0a      	ldr	r3, [pc, #40]	; (80028dc <MX_SPI1_Init+0x64>)
 80028b2:	2200      	movs	r2, #0
 80028b4:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80028b6:	4b09      	ldr	r3, [pc, #36]	; (80028dc <MX_SPI1_Init+0x64>)
 80028b8:	2200      	movs	r2, #0
 80028ba:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80028bc:	4b07      	ldr	r3, [pc, #28]	; (80028dc <MX_SPI1_Init+0x64>)
 80028be:	2200      	movs	r2, #0
 80028c0:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80028c2:	4b06      	ldr	r3, [pc, #24]	; (80028dc <MX_SPI1_Init+0x64>)
 80028c4:	220a      	movs	r2, #10
 80028c6:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80028c8:	4804      	ldr	r0, [pc, #16]	; (80028dc <MX_SPI1_Init+0x64>)
 80028ca:	f001 fff1 	bl	80048b0 <HAL_SPI_Init>
 80028ce:	4603      	mov	r3, r0
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d001      	beq.n	80028d8 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80028d4:	f7ff fe28 	bl	8002528 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80028d8:	bf00      	nop
 80028da:	bd80      	pop	{r7, pc}
 80028dc:	20000388 	.word	0x20000388
 80028e0:	40013000 	.word	0x40013000

080028e4 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80028e4:	b580      	push	{r7, lr}
 80028e6:	b08a      	sub	sp, #40	; 0x28
 80028e8:	af00      	add	r7, sp, #0
 80028ea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028ec:	f107 0314 	add.w	r3, r7, #20
 80028f0:	2200      	movs	r2, #0
 80028f2:	601a      	str	r2, [r3, #0]
 80028f4:	605a      	str	r2, [r3, #4]
 80028f6:	609a      	str	r2, [r3, #8]
 80028f8:	60da      	str	r2, [r3, #12]
 80028fa:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	4a19      	ldr	r2, [pc, #100]	; (8002968 <HAL_SPI_MspInit+0x84>)
 8002902:	4293      	cmp	r3, r2
 8002904:	d12b      	bne.n	800295e <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002906:	2300      	movs	r3, #0
 8002908:	613b      	str	r3, [r7, #16]
 800290a:	4b18      	ldr	r3, [pc, #96]	; (800296c <HAL_SPI_MspInit+0x88>)
 800290c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800290e:	4a17      	ldr	r2, [pc, #92]	; (800296c <HAL_SPI_MspInit+0x88>)
 8002910:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002914:	6453      	str	r3, [r2, #68]	; 0x44
 8002916:	4b15      	ldr	r3, [pc, #84]	; (800296c <HAL_SPI_MspInit+0x88>)
 8002918:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800291a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800291e:	613b      	str	r3, [r7, #16]
 8002920:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002922:	2300      	movs	r3, #0
 8002924:	60fb      	str	r3, [r7, #12]
 8002926:	4b11      	ldr	r3, [pc, #68]	; (800296c <HAL_SPI_MspInit+0x88>)
 8002928:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800292a:	4a10      	ldr	r2, [pc, #64]	; (800296c <HAL_SPI_MspInit+0x88>)
 800292c:	f043 0301 	orr.w	r3, r3, #1
 8002930:	6313      	str	r3, [r2, #48]	; 0x30
 8002932:	4b0e      	ldr	r3, [pc, #56]	; (800296c <HAL_SPI_MspInit+0x88>)
 8002934:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002936:	f003 0301 	and.w	r3, r3, #1
 800293a:	60fb      	str	r3, [r7, #12]
 800293c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800293e:	23e0      	movs	r3, #224	; 0xe0
 8002940:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002942:	2302      	movs	r3, #2
 8002944:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002946:	2300      	movs	r3, #0
 8002948:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800294a:	2303      	movs	r3, #3
 800294c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800294e:	2305      	movs	r3, #5
 8002950:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002952:	f107 0314 	add.w	r3, r7, #20
 8002956:	4619      	mov	r1, r3
 8002958:	4805      	ldr	r0, [pc, #20]	; (8002970 <HAL_SPI_MspInit+0x8c>)
 800295a:	f001 f9a9 	bl	8003cb0 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 800295e:	bf00      	nop
 8002960:	3728      	adds	r7, #40	; 0x28
 8002962:	46bd      	mov	sp, r7
 8002964:	bd80      	pop	{r7, pc}
 8002966:	bf00      	nop
 8002968:	40013000 	.word	0x40013000
 800296c:	40023800 	.word	0x40023800
 8002970:	40020000 	.word	0x40020000

08002974 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002974:	b480      	push	{r7}
 8002976:	b083      	sub	sp, #12
 8002978:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800297a:	2300      	movs	r3, #0
 800297c:	607b      	str	r3, [r7, #4]
 800297e:	4b10      	ldr	r3, [pc, #64]	; (80029c0 <HAL_MspInit+0x4c>)
 8002980:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002982:	4a0f      	ldr	r2, [pc, #60]	; (80029c0 <HAL_MspInit+0x4c>)
 8002984:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002988:	6453      	str	r3, [r2, #68]	; 0x44
 800298a:	4b0d      	ldr	r3, [pc, #52]	; (80029c0 <HAL_MspInit+0x4c>)
 800298c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800298e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002992:	607b      	str	r3, [r7, #4]
 8002994:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002996:	2300      	movs	r3, #0
 8002998:	603b      	str	r3, [r7, #0]
 800299a:	4b09      	ldr	r3, [pc, #36]	; (80029c0 <HAL_MspInit+0x4c>)
 800299c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800299e:	4a08      	ldr	r2, [pc, #32]	; (80029c0 <HAL_MspInit+0x4c>)
 80029a0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80029a4:	6413      	str	r3, [r2, #64]	; 0x40
 80029a6:	4b06      	ldr	r3, [pc, #24]	; (80029c0 <HAL_MspInit+0x4c>)
 80029a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80029ae:	603b      	str	r3, [r7, #0]
 80029b0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80029b2:	bf00      	nop
 80029b4:	370c      	adds	r7, #12
 80029b6:	46bd      	mov	sp, r7
 80029b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029bc:	4770      	bx	lr
 80029be:	bf00      	nop
 80029c0:	40023800 	.word	0x40023800

080029c4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80029c4:	b480      	push	{r7}
 80029c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80029c8:	e7fe      	b.n	80029c8 <NMI_Handler+0x4>

080029ca <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80029ca:	b480      	push	{r7}
 80029cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80029ce:	e7fe      	b.n	80029ce <HardFault_Handler+0x4>

080029d0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80029d0:	b480      	push	{r7}
 80029d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80029d4:	e7fe      	b.n	80029d4 <MemManage_Handler+0x4>

080029d6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80029d6:	b480      	push	{r7}
 80029d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80029da:	e7fe      	b.n	80029da <BusFault_Handler+0x4>

080029dc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80029dc:	b480      	push	{r7}
 80029de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80029e0:	e7fe      	b.n	80029e0 <UsageFault_Handler+0x4>

080029e2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80029e2:	b480      	push	{r7}
 80029e4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80029e6:	bf00      	nop
 80029e8:	46bd      	mov	sp, r7
 80029ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ee:	4770      	bx	lr

080029f0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80029f0:	b480      	push	{r7}
 80029f2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80029f4:	bf00      	nop
 80029f6:	46bd      	mov	sp, r7
 80029f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029fc:	4770      	bx	lr

080029fe <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80029fe:	b480      	push	{r7}
 8002a00:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002a02:	bf00      	nop
 8002a04:	46bd      	mov	sp, r7
 8002a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a0a:	4770      	bx	lr

08002a0c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002a0c:	b580      	push	{r7, lr}
 8002a0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002a10:	f000 fbf6 	bl	8003200 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002a14:	bf00      	nop
 8002a16:	bd80      	pop	{r7, pc}

08002a18 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8002a18:	b580      	push	{r7, lr}
 8002a1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */
	UARTDMA_DmaReceiveIrqHandler(&huartdma2);
 8002a1c:	4802      	ldr	r0, [pc, #8]	; (8002a28 <DMA1_Stream5_IRQHandler+0x10>)
 8002a1e:	f000 f91f 	bl	8002c60 <UARTDMA_DmaReceiveIrqHandler>
	return;
 8002a22:	bf00      	nop
  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8002a24:	bd80      	pop	{r7, pc}
 8002a26:	bf00      	nop
 8002a28:	20000238 	.word	0x20000238

08002a2c <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8002a2c:	b580      	push	{r7, lr}
 8002a2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8002a30:	4802      	ldr	r0, [pc, #8]	; (8002a3c <DMA1_Stream6_IRQHandler+0x10>)
 8002a32:	f000 fed3 	bl	80037dc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8002a36:	bf00      	nop
 8002a38:	bd80      	pop	{r7, pc}
 8002a3a:	bf00      	nop
 8002a3c:	20000440 	.word	0x20000440

08002a40 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002a40:	b580      	push	{r7, lr}
 8002a42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */
	UARTDMA_UartIrqHandler(&huartdma2);
 8002a44:	4803      	ldr	r0, [pc, #12]	; (8002a54 <USART2_IRQHandler+0x14>)
 8002a46:	f000 f8e1 	bl	8002c0c <UARTDMA_UartIrqHandler>
  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002a4a:	4803      	ldr	r0, [pc, #12]	; (8002a58 <USART2_IRQHandler+0x18>)
 8002a4c:	f002 f8b4 	bl	8004bb8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002a50:	bf00      	nop
 8002a52:	bd80      	pop	{r7, pc}
 8002a54:	20000238 	.word	0x20000238
 8002a58:	200004a0 	.word	0x200004a0

08002a5c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002a5c:	b480      	push	{r7}
 8002a5e:	af00      	add	r7, sp, #0
	return 1;
 8002a60:	2301      	movs	r3, #1
}
 8002a62:	4618      	mov	r0, r3
 8002a64:	46bd      	mov	sp, r7
 8002a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a6a:	4770      	bx	lr

08002a6c <_kill>:

int _kill(int pid, int sig)
{
 8002a6c:	b580      	push	{r7, lr}
 8002a6e:	b082      	sub	sp, #8
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	6078      	str	r0, [r7, #4]
 8002a74:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002a76:	f003 f8eb 	bl	8005c50 <__errno>
 8002a7a:	4603      	mov	r3, r0
 8002a7c:	2216      	movs	r2, #22
 8002a7e:	601a      	str	r2, [r3, #0]
	return -1;
 8002a80:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002a84:	4618      	mov	r0, r3
 8002a86:	3708      	adds	r7, #8
 8002a88:	46bd      	mov	sp, r7
 8002a8a:	bd80      	pop	{r7, pc}

08002a8c <_exit>:

void _exit (int status)
{
 8002a8c:	b580      	push	{r7, lr}
 8002a8e:	b082      	sub	sp, #8
 8002a90:	af00      	add	r7, sp, #0
 8002a92:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002a94:	f04f 31ff 	mov.w	r1, #4294967295
 8002a98:	6878      	ldr	r0, [r7, #4]
 8002a9a:	f7ff ffe7 	bl	8002a6c <_kill>
	while (1) {}		/* Make sure we hang here */
 8002a9e:	e7fe      	b.n	8002a9e <_exit+0x12>

08002aa0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002aa0:	b580      	push	{r7, lr}
 8002aa2:	b086      	sub	sp, #24
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	60f8      	str	r0, [r7, #12]
 8002aa8:	60b9      	str	r1, [r7, #8]
 8002aaa:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002aac:	2300      	movs	r3, #0
 8002aae:	617b      	str	r3, [r7, #20]
 8002ab0:	e00a      	b.n	8002ac8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002ab2:	f3af 8000 	nop.w
 8002ab6:	4601      	mov	r1, r0
 8002ab8:	68bb      	ldr	r3, [r7, #8]
 8002aba:	1c5a      	adds	r2, r3, #1
 8002abc:	60ba      	str	r2, [r7, #8]
 8002abe:	b2ca      	uxtb	r2, r1
 8002ac0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002ac2:	697b      	ldr	r3, [r7, #20]
 8002ac4:	3301      	adds	r3, #1
 8002ac6:	617b      	str	r3, [r7, #20]
 8002ac8:	697a      	ldr	r2, [r7, #20]
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	429a      	cmp	r2, r3
 8002ace:	dbf0      	blt.n	8002ab2 <_read+0x12>
	}

return len;
 8002ad0:	687b      	ldr	r3, [r7, #4]
}
 8002ad2:	4618      	mov	r0, r3
 8002ad4:	3718      	adds	r7, #24
 8002ad6:	46bd      	mov	sp, r7
 8002ad8:	bd80      	pop	{r7, pc}

08002ada <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002ada:	b580      	push	{r7, lr}
 8002adc:	b086      	sub	sp, #24
 8002ade:	af00      	add	r7, sp, #0
 8002ae0:	60f8      	str	r0, [r7, #12]
 8002ae2:	60b9      	str	r1, [r7, #8]
 8002ae4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002ae6:	2300      	movs	r3, #0
 8002ae8:	617b      	str	r3, [r7, #20]
 8002aea:	e009      	b.n	8002b00 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002aec:	68bb      	ldr	r3, [r7, #8]
 8002aee:	1c5a      	adds	r2, r3, #1
 8002af0:	60ba      	str	r2, [r7, #8]
 8002af2:	781b      	ldrb	r3, [r3, #0]
 8002af4:	4618      	mov	r0, r3
 8002af6:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002afa:	697b      	ldr	r3, [r7, #20]
 8002afc:	3301      	adds	r3, #1
 8002afe:	617b      	str	r3, [r7, #20]
 8002b00:	697a      	ldr	r2, [r7, #20]
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	429a      	cmp	r2, r3
 8002b06:	dbf1      	blt.n	8002aec <_write+0x12>
	}
	return len;
 8002b08:	687b      	ldr	r3, [r7, #4]
}
 8002b0a:	4618      	mov	r0, r3
 8002b0c:	3718      	adds	r7, #24
 8002b0e:	46bd      	mov	sp, r7
 8002b10:	bd80      	pop	{r7, pc}

08002b12 <_close>:

int _close(int file)
{
 8002b12:	b480      	push	{r7}
 8002b14:	b083      	sub	sp, #12
 8002b16:	af00      	add	r7, sp, #0
 8002b18:	6078      	str	r0, [r7, #4]
	return -1;
 8002b1a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002b1e:	4618      	mov	r0, r3
 8002b20:	370c      	adds	r7, #12
 8002b22:	46bd      	mov	sp, r7
 8002b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b28:	4770      	bx	lr

08002b2a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002b2a:	b480      	push	{r7}
 8002b2c:	b083      	sub	sp, #12
 8002b2e:	af00      	add	r7, sp, #0
 8002b30:	6078      	str	r0, [r7, #4]
 8002b32:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002b34:	683b      	ldr	r3, [r7, #0]
 8002b36:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002b3a:	605a      	str	r2, [r3, #4]
	return 0;
 8002b3c:	2300      	movs	r3, #0
}
 8002b3e:	4618      	mov	r0, r3
 8002b40:	370c      	adds	r7, #12
 8002b42:	46bd      	mov	sp, r7
 8002b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b48:	4770      	bx	lr

08002b4a <_isatty>:

int _isatty(int file)
{
 8002b4a:	b480      	push	{r7}
 8002b4c:	b083      	sub	sp, #12
 8002b4e:	af00      	add	r7, sp, #0
 8002b50:	6078      	str	r0, [r7, #4]
	return 1;
 8002b52:	2301      	movs	r3, #1
}
 8002b54:	4618      	mov	r0, r3
 8002b56:	370c      	adds	r7, #12
 8002b58:	46bd      	mov	sp, r7
 8002b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b5e:	4770      	bx	lr

08002b60 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002b60:	b480      	push	{r7}
 8002b62:	b085      	sub	sp, #20
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	60f8      	str	r0, [r7, #12]
 8002b68:	60b9      	str	r1, [r7, #8]
 8002b6a:	607a      	str	r2, [r7, #4]
	return 0;
 8002b6c:	2300      	movs	r3, #0
}
 8002b6e:	4618      	mov	r0, r3
 8002b70:	3714      	adds	r7, #20
 8002b72:	46bd      	mov	sp, r7
 8002b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b78:	4770      	bx	lr
	...

08002b7c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002b7c:	b580      	push	{r7, lr}
 8002b7e:	b086      	sub	sp, #24
 8002b80:	af00      	add	r7, sp, #0
 8002b82:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002b84:	4a14      	ldr	r2, [pc, #80]	; (8002bd8 <_sbrk+0x5c>)
 8002b86:	4b15      	ldr	r3, [pc, #84]	; (8002bdc <_sbrk+0x60>)
 8002b88:	1ad3      	subs	r3, r2, r3
 8002b8a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002b8c:	697b      	ldr	r3, [r7, #20]
 8002b8e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002b90:	4b13      	ldr	r3, [pc, #76]	; (8002be0 <_sbrk+0x64>)
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d102      	bne.n	8002b9e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002b98:	4b11      	ldr	r3, [pc, #68]	; (8002be0 <_sbrk+0x64>)
 8002b9a:	4a12      	ldr	r2, [pc, #72]	; (8002be4 <_sbrk+0x68>)
 8002b9c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002b9e:	4b10      	ldr	r3, [pc, #64]	; (8002be0 <_sbrk+0x64>)
 8002ba0:	681a      	ldr	r2, [r3, #0]
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	4413      	add	r3, r2
 8002ba6:	693a      	ldr	r2, [r7, #16]
 8002ba8:	429a      	cmp	r2, r3
 8002baa:	d207      	bcs.n	8002bbc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002bac:	f003 f850 	bl	8005c50 <__errno>
 8002bb0:	4603      	mov	r3, r0
 8002bb2:	220c      	movs	r2, #12
 8002bb4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002bb6:	f04f 33ff 	mov.w	r3, #4294967295
 8002bba:	e009      	b.n	8002bd0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002bbc:	4b08      	ldr	r3, [pc, #32]	; (8002be0 <_sbrk+0x64>)
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002bc2:	4b07      	ldr	r3, [pc, #28]	; (8002be0 <_sbrk+0x64>)
 8002bc4:	681a      	ldr	r2, [r3, #0]
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	4413      	add	r3, r2
 8002bca:	4a05      	ldr	r2, [pc, #20]	; (8002be0 <_sbrk+0x64>)
 8002bcc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002bce:	68fb      	ldr	r3, [r7, #12]
}
 8002bd0:	4618      	mov	r0, r3
 8002bd2:	3718      	adds	r7, #24
 8002bd4:	46bd      	mov	sp, r7
 8002bd6:	bd80      	pop	{r7, pc}
 8002bd8:	20020000 	.word	0x20020000
 8002bdc:	00000400 	.word	0x00000400
 8002be0:	20000204 	.word	0x20000204
 8002be4:	200004f8 	.word	0x200004f8

08002be8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002be8:	b480      	push	{r7}
 8002bea:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002bec:	4b06      	ldr	r3, [pc, #24]	; (8002c08 <SystemInit+0x20>)
 8002bee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002bf2:	4a05      	ldr	r2, [pc, #20]	; (8002c08 <SystemInit+0x20>)
 8002bf4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002bf8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002bfc:	bf00      	nop
 8002bfe:	46bd      	mov	sp, r7
 8002c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c04:	4770      	bx	lr
 8002c06:	bf00      	nop
 8002c08:	e000ed00 	.word	0xe000ed00

08002c0c <UARTDMA_UartIrqHandler>:
//
//	UART IDLE interrupt handler
//		Put into USARTx_IRQHandler in user code section
//
void UARTDMA_UartIrqHandler(UARTDMA_HandleTypeDef *huartdma)
{
 8002c0c:	b480      	push	{r7}
 8002c0e:	b085      	sub	sp, #20
 8002c10:	af00      	add	r7, sp, #0
 8002c12:	6078      	str	r0, [r7, #4]
	if(huartdma->huart->Instance->SR & UART_FLAG_IDLE)       // Check if Idle flag is set
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	f003 0310 	and.w	r3, r3, #16
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d017      	beq.n	8002c54 <UARTDMA_UartIrqHandler+0x48>
	{
		volatile uint32_t tmp;
		tmp = huartdma->huart->Instance->SR;                      // Read status register
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	60fb      	str	r3, [r7, #12]
		tmp = huartdma->huart->Instance->DR;                      // Read data register
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	685b      	ldr	r3, [r3, #4]
 8002c36:	60fb      	str	r3, [r7, #12]

		huartdma->huart->hdmarx->Instance->CR &= ~DMA_SxCR_EN; // Disable DMA - it will force Transfer Complete interrupt if it's enabled
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	681a      	ldr	r2, [r3, #0]
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	f022 0201 	bic.w	r2, r2, #1
 8002c4e:	601a      	str	r2, [r3, #0]

		tmp = tmp; // For unused warning
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	60fb      	str	r3, [r7, #12]
	}
}
 8002c54:	bf00      	nop
 8002c56:	3714      	adds	r7, #20
 8002c58:	46bd      	mov	sp, r7
 8002c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c5e:	4770      	bx	lr

08002c60 <UARTDMA_DmaReceiveIrqHandler>:
//
//	DMA Receive interrupt handler
//		Put into DMA Stream Rx IRQHandler in first user code section. End with return;
//
void UARTDMA_DmaReceiveIrqHandler(UARTDMA_HandleTypeDef *huartdma)
{
 8002c60:	b580      	push	{r7, lr}
 8002c62:	b086      	sub	sp, #24
 8002c64:	af00      	add	r7, sp, #0
 8002c66:	6078      	str	r0, [r7, #4]
	uint8_t *DmaBufferPointer;
	uint16_t i;
	uint16_t Length;	// Message length

	DMA_Base_Registers *DmaRegisters = (DMA_Base_Registers *) huartdma->huart->hdmarx->StreamBaseAddress; // Take registers base address
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c6e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c70:	613b      	str	r3, [r7, #16]

	if (__HAL_DMA_GET_IT_SOURCE(huartdma->huart->hdmarx, DMA_IT_TC) != RESET) // Check if interrupt source is Transfer Complete
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	f003 0310 	and.w	r3, r3, #16
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d056      	beq.n	8002d32 <UARTDMA_DmaReceiveIrqHandler+0xd2>
	{
		DmaRegisters->IFCR = DMA_FLAG_TCIF0_4 << huartdma->huart->hdmarx->StreamIndex;	// Clear Transfer Complete flag
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c8a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c8c:	2220      	movs	r2, #32
 8002c8e:	409a      	lsls	r2, r3
 8002c90:	693b      	ldr	r3, [r7, #16]
 8002c92:	609a      	str	r2, [r3, #8]

		Length = DMA_RX_BUFFER_SIZE - huartdma->huart->hdmarx->Instance->NDTR; // Get the Length of transfered data
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	685b      	ldr	r3, [r3, #4]
 8002c9e:	b29b      	uxth	r3, r3
 8002ca0:	f1c3 0341 	rsb	r3, r3, #65	; 0x41
 8002ca4:	81fb      	strh	r3, [r7, #14]

		DmaBufferPointer = 	huartdma->DMA_RX_Buffer;
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	3304      	adds	r3, #4
 8002caa:	60bb      	str	r3, [r7, #8]

		for(i = 0; i < Length; i++) // Write all bytes into Ring Buffer
 8002cac:	2300      	movs	r3, #0
 8002cae:	82fb      	strh	r3, [r7, #22]
 8002cb0:	e01a      	b.n	8002ce8 <UARTDMA_DmaReceiveIrqHandler+0x88>
		{
			RB_Write(&huartdma->UART_RX_Buffer, DmaBufferPointer[i]);
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	f103 0045 	add.w	r0, r3, #69	; 0x45
 8002cb8:	8afb      	ldrh	r3, [r7, #22]
 8002cba:	68ba      	ldr	r2, [r7, #8]
 8002cbc:	4413      	add	r3, r2
 8002cbe:	781b      	ldrb	r3, [r3, #0]
 8002cc0:	4619      	mov	r1, r3
 8002cc2:	f7ff fda9 	bl	8002818 <RB_Write>

			if(DmaBufferPointer[i] == '\n')
 8002cc6:	8afb      	ldrh	r3, [r7, #22]
 8002cc8:	68ba      	ldr	r2, [r7, #8]
 8002cca:	4413      	add	r3, r2
 8002ccc:	781b      	ldrb	r3, [r3, #0]
 8002cce:	2b0a      	cmp	r3, #10
 8002cd0:	d107      	bne.n	8002ce2 <UARTDMA_DmaReceiveIrqHandler+0x82>
			{
				huartdma->UartRxBufferLines++;
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	f893 3088 	ldrb.w	r3, [r3, #136]	; 0x88
 8002cd8:	3301      	adds	r3, #1
 8002cda:	b2da      	uxtb	r2, r3
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	f883 2088 	strb.w	r2, [r3, #136]	; 0x88
		for(i = 0; i < Length; i++) // Write all bytes into Ring Buffer
 8002ce2:	8afb      	ldrh	r3, [r7, #22]
 8002ce4:	3301      	adds	r3, #1
 8002ce6:	82fb      	strh	r3, [r7, #22]
 8002ce8:	8afa      	ldrh	r2, [r7, #22]
 8002cea:	89fb      	ldrh	r3, [r7, #14]
 8002cec:	429a      	cmp	r2, r3
 8002cee:	d3e0      	bcc.n	8002cb2 <UARTDMA_DmaReceiveIrqHandler+0x52>
			}
		}

		DmaRegisters->IFCR = 0x3FU << huartdma->huart->hdmarx->StreamIndex; 		// Clear all interrupts
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002cf6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002cf8:	223f      	movs	r2, #63	; 0x3f
 8002cfa:	409a      	lsls	r2, r3
 8002cfc:	693b      	ldr	r3, [r7, #16]
 8002cfe:	609a      	str	r2, [r3, #8]
		huartdma->huart->hdmarx->Instance->M0AR = (uint32_t) huartdma->DMA_RX_Buffer; // Set memory address for DMA again
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	1d1a      	adds	r2, r3, #4
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	60da      	str	r2, [r3, #12]
		huartdma->huart->hdmarx->Instance->NDTR = DMA_RX_BUFFER_SIZE; // Set number of bytes to receive
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	2241      	movs	r2, #65	; 0x41
 8002d18:	605a      	str	r2, [r3, #4]
		huartdma->huart->hdmarx->Instance->CR |= DMA_SxCR_EN;            	// Start DMA transfer
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	681a      	ldr	r2, [r3, #0]
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	f042 0201 	orr.w	r2, r2, #1
 8002d30:	601a      	str	r2, [r3, #0]
	}
}
 8002d32:	bf00      	nop
 8002d34:	3718      	adds	r7, #24
 8002d36:	46bd      	mov	sp, r7
 8002d38:	bd80      	pop	{r7, pc}

08002d3a <UARTDMA_PutCharToTxBuffer>:

//
//	Put one char to UART Transmit buffer
//
int UARTDMA_PutCharToTxBuffer(UARTDMA_HandleTypeDef *huartdma, char c)
{
 8002d3a:	b580      	push	{r7, lr}
 8002d3c:	b082      	sub	sp, #8
 8002d3e:	af00      	add	r7, sp, #0
 8002d40:	6078      	str	r0, [r7, #4]
 8002d42:	460b      	mov	r3, r1
 8002d44:	70fb      	strb	r3, [r7, #3]

	if(RB_OK != RB_Write(&huartdma->UART_TX_Buffer, c)) // Check if put to Ring Buffer ended with success
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	33ca      	adds	r3, #202	; 0xca
 8002d4a:	78fa      	ldrb	r2, [r7, #3]
 8002d4c:	4611      	mov	r1, r2
 8002d4e:	4618      	mov	r0, r3
 8002d50:	f7ff fd62 	bl	8002818 <RB_Write>
 8002d54:	4603      	mov	r3, r0
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d001      	beq.n	8002d5e <UARTDMA_PutCharToTxBuffer+0x24>
	{
		return 1; // Error code
 8002d5a:	2301      	movs	r3, #1
 8002d5c:	e000      	b.n	8002d60 <UARTDMA_PutCharToTxBuffer+0x26>
	}
	return 0; // Success code
 8002d5e:	2300      	movs	r3, #0
}
 8002d60:	4618      	mov	r0, r3
 8002d62:	3708      	adds	r7, #8
 8002d64:	46bd      	mov	sp, r7
 8002d66:	bd80      	pop	{r7, pc}

08002d68 <UARTDMA_GetLineFromReceiveBuffer>:

//
// Get complete line (end with \n) from UART buffer
//
uint8_t UARTDMA_GetLineFromReceiveBuffer(UARTDMA_HandleTypeDef *huartdma, char *OutBuffer)
{
 8002d68:	b580      	push	{r7, lr}
 8002d6a:	b084      	sub	sp, #16
 8002d6c:	af00      	add	r7, sp, #0
 8002d6e:	6078      	str	r0, [r7, #4]
 8002d70:	6039      	str	r1, [r7, #0]
	char *OurBufferPtr; // Helper pointer

	OurBufferPtr = OutBuffer; // Set helper pointer
 8002d72:	683b      	ldr	r3, [r7, #0]
 8002d74:	60fb      	str	r3, [r7, #12]
	if(huartdma->UartRxBufferLines) // If there id something to read
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	f893 3088 	ldrb.w	r3, [r3, #136]	; 0x88
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d01f      	beq.n	8002dc0 <UARTDMA_GetLineFromReceiveBuffer+0x58>
	{
		while(RB_OK == RB_Read(&huartdma->UART_RX_Buffer, (uint8_t*)OurBufferPtr)) // Get from Ring Buffer till end
 8002d80:	e013      	b.n	8002daa <UARTDMA_GetLineFromReceiveBuffer+0x42>
		{
			if(*OurBufferPtr == '\n') // If end line byte hit
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	781b      	ldrb	r3, [r3, #0]
 8002d86:	2b0a      	cmp	r3, #10
 8002d88:	d10c      	bne.n	8002da4 <UARTDMA_GetLineFromReceiveBuffer+0x3c>
			{
				*OurBufferPtr = 0; // Change it to end cstring '\0' byte
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	2200      	movs	r2, #0
 8002d8e:	701a      	strb	r2, [r3, #0]
				huartdma->UartRxBufferLines--; // Decrease received lines counter
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	f893 3088 	ldrb.w	r3, [r3, #136]	; 0x88
 8002d96:	3b01      	subs	r3, #1
 8002d98:	b2da      	uxtb	r2, r3
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	f883 2088 	strb.w	r2, [r3, #136]	; 0x88
				return 0; // Exit if end line
 8002da0:	2300      	movs	r3, #0
 8002da2:	e00e      	b.n	8002dc2 <UARTDMA_GetLineFromReceiveBuffer+0x5a>
			}

			OurBufferPtr++; // Increase pointer
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	3301      	adds	r3, #1
 8002da8:	60fb      	str	r3, [r7, #12]
		while(RB_OK == RB_Read(&huartdma->UART_RX_Buffer, (uint8_t*)OurBufferPtr)) // Get from Ring Buffer till end
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	3345      	adds	r3, #69	; 0x45
 8002dae:	68f9      	ldr	r1, [r7, #12]
 8002db0:	4618      	mov	r0, r3
 8002db2:	f7ff fd03 	bl	80027bc <RB_Read>
 8002db6:	4603      	mov	r3, r0
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d0e2      	beq.n	8002d82 <UARTDMA_GetLineFromReceiveBuffer+0x1a>
		}
		return 0; // Return o error (but no full line... place for improovement)
 8002dbc:	2300      	movs	r3, #0
 8002dbe:	e000      	b.n	8002dc2 <UARTDMA_GetLineFromReceiveBuffer+0x5a>
	}
	return 1; // Return an error
 8002dc0:	2301      	movs	r3, #1
}
 8002dc2:	4618      	mov	r0, r3
 8002dc4:	3710      	adds	r7, #16
 8002dc6:	46bd      	mov	sp, r7
 8002dc8:	bd80      	pop	{r7, pc}

08002dca <UARTDMA_Print>:

//
// Put message to UART buffer. It will be send with UARTDMA_TransmitEvent
//
void UARTDMA_Print(UARTDMA_HandleTypeDef *huartdma, char *Message)
{
 8002dca:	b580      	push	{r7, lr}
 8002dcc:	b084      	sub	sp, #16
 8002dce:	af00      	add	r7, sp, #0
 8002dd0:	6078      	str	r0, [r7, #4]
 8002dd2:	6039      	str	r1, [r7, #0]
	char *MsgPointer; // Helper pointer
	char CharToPut; // Current char to print
	MsgPointer = (char*)Message; // Set helper pointer
 8002dd4:	683b      	ldr	r3, [r7, #0]
 8002dd6:	60fb      	str	r3, [r7, #12]

	while((CharToPut = *MsgPointer)) // Go through whole Message - till '\0' byte
 8002dd8:	e012      	b.n	8002e00 <UARTDMA_Print+0x36>
	{
		UARTDMA_PutCharToTxBuffer(huartdma, CharToPut); // Put current char into transmit buffer
 8002dda:	7afb      	ldrb	r3, [r7, #11]
 8002ddc:	4619      	mov	r1, r3
 8002dde:	6878      	ldr	r0, [r7, #4]
 8002de0:	f7ff ffab 	bl	8002d3a <UARTDMA_PutCharToTxBuffer>
		MsgPointer++; // Next char
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	3301      	adds	r3, #1
 8002de8:	60fb      	str	r3, [r7, #12]

		if(CharToPut == '\n') // Check if end line byte occurs
 8002dea:	7afb      	ldrb	r3, [r7, #11]
 8002dec:	2b0a      	cmp	r3, #10
 8002dee:	d107      	bne.n	8002e00 <UARTDMA_Print+0x36>
		{
			huartdma->UartTxBufferLines++; // Increment line to transmit counter
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	f893 310d 	ldrb.w	r3, [r3, #269]	; 0x10d
 8002df6:	3301      	adds	r3, #1
 8002df8:	b2da      	uxtb	r2, r3
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	f883 210d 	strb.w	r2, [r3, #269]	; 0x10d
	while((CharToPut = *MsgPointer)) // Go through whole Message - till '\0' byte
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	781b      	ldrb	r3, [r3, #0]
 8002e04:	72fb      	strb	r3, [r7, #11]
 8002e06:	7afb      	ldrb	r3, [r7, #11]
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d1e6      	bne.n	8002dda <UARTDMA_Print+0x10>
		}
	}
}
 8002e0c:	bf00      	nop
 8002e0e:	bf00      	nop
 8002e10:	3710      	adds	r7, #16
 8002e12:	46bd      	mov	sp, r7
 8002e14:	bd80      	pop	{r7, pc}

08002e16 <UARTDMA_IsDataReceivedReady>:
//
// Check if received data are ready
//
uint8_t UARTDMA_IsDataReceivedReady(UARTDMA_HandleTypeDef *huartdma)
{
 8002e16:	b480      	push	{r7}
 8002e18:	b083      	sub	sp, #12
 8002e1a:	af00      	add	r7, sp, #0
 8002e1c:	6078      	str	r0, [r7, #4]
	if(huartdma->UartRxBufferLines)
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	f893 3088 	ldrb.w	r3, [r3, #136]	; 0x88
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d001      	beq.n	8002e2c <UARTDMA_IsDataReceivedReady+0x16>
		return 1; // At least one line is available
 8002e28:	2301      	movs	r3, #1
 8002e2a:	e000      	b.n	8002e2e <UARTDMA_IsDataReceivedReady+0x18>
	else
		return 0; // No lines are available
 8002e2c:	2300      	movs	r3, #0
}
 8002e2e:	4618      	mov	r0, r3
 8002e30:	370c      	adds	r7, #12
 8002e32:	46bd      	mov	sp, r7
 8002e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e38:	4770      	bx	lr

08002e3a <UARTDMA_TransmitEvent>:
//
//	UART Transmit interrupt handler
//		Put in main loop
//
void UARTDMA_TransmitEvent(UARTDMA_HandleTypeDef *huartdma)
{
 8002e3a:	b580      	push	{r7, lr}
 8002e3c:	b084      	sub	sp, #16
 8002e3e:	af00      	add	r7, sp, #0
 8002e40:	6078      	str	r0, [r7, #4]
	char CharToSend; // Current char to transmit
	uint16_t i = 0; // Iterator
 8002e42:	2300      	movs	r3, #0
 8002e44:	81fb      	strh	r3, [r7, #14]

	if(huartdma->huart->hdmatx->State != HAL_DMA_STATE_BUSY) // If DMA is ready to transmit
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002e4c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002e50:	b2db      	uxtb	r3, r3
 8002e52:	2b02      	cmp	r3, #2
 8002e54:	d027      	beq.n	8002ea6 <UARTDMA_TransmitEvent+0x6c>
	{
		while(RB_OK == RB_Read(&huartdma->UART_TX_Buffer, (uint8_t*)&CharToSend)) // If there is something to transfer
 8002e56:	e013      	b.n	8002e80 <UARTDMA_TransmitEvent+0x46>
		{
			if(CharToSend == '\n') // Check end line byte
 8002e58:	7b7b      	ldrb	r3, [r7, #13]
 8002e5a:	2b0a      	cmp	r3, #10
 8002e5c:	d107      	bne.n	8002e6e <UARTDMA_TransmitEvent+0x34>
			{
				huartdma->UartTxBufferLines--; // Decrease lines (may be delete because it is no more used)
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	f893 310d 	ldrb.w	r3, [r3, #269]	; 0x10d
 8002e64:	3b01      	subs	r3, #1
 8002e66:	b2da      	uxtb	r2, r3
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	f883 210d 	strb.w	r2, [r3, #269]	; 0x10d
			}

			huartdma->DMA_TX_Buffer[i++] = CharToSend; // Put this char into DMA buffer
 8002e6e:	89fb      	ldrh	r3, [r7, #14]
 8002e70:	1c5a      	adds	r2, r3, #1
 8002e72:	81fa      	strh	r2, [r7, #14]
 8002e74:	4619      	mov	r1, r3
 8002e76:	7b7a      	ldrb	r2, [r7, #13]
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	440b      	add	r3, r1
 8002e7c:	f883 2089 	strb.w	r2, [r3, #137]	; 0x89
		while(RB_OK == RB_Read(&huartdma->UART_TX_Buffer, (uint8_t*)&CharToSend)) // If there is something to transfer
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	33ca      	adds	r3, #202	; 0xca
 8002e84:	f107 020d 	add.w	r2, r7, #13
 8002e88:	4611      	mov	r1, r2
 8002e8a:	4618      	mov	r0, r3
 8002e8c:	f7ff fc96 	bl	80027bc <RB_Read>
 8002e90:	4603      	mov	r3, r0
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d0e0      	beq.n	8002e58 <UARTDMA_TransmitEvent+0x1e>
		}

		HAL_UART_Transmit_DMA(huartdma->huart, huartdma->DMA_TX_Buffer, i); // Push DMA buffer to UART
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	6818      	ldr	r0, [r3, #0]
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	3389      	adds	r3, #137	; 0x89
 8002e9e:	89fa      	ldrh	r2, [r7, #14]
 8002ea0:	4619      	mov	r1, r3
 8002ea2:	f001 fddb 	bl	8004a5c <HAL_UART_Transmit_DMA>
	}
}
 8002ea6:	bf00      	nop
 8002ea8:	3710      	adds	r7, #16
 8002eaa:	46bd      	mov	sp, r7
 8002eac:	bd80      	pop	{r7, pc}

08002eae <UARTDMA_Init>:

//
// Initialization
//
void UARTDMA_Init(UARTDMA_HandleTypeDef *huartdma, UART_HandleTypeDef *huart)
{
 8002eae:	b580      	push	{r7, lr}
 8002eb0:	b082      	sub	sp, #8
 8002eb2:	af00      	add	r7, sp, #0
 8002eb4:	6078      	str	r0, [r7, #4]
 8002eb6:	6039      	str	r1, [r7, #0]
	huartdma->huart = huart;
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	683a      	ldr	r2, [r7, #0]
 8002ebc:	601a      	str	r2, [r3, #0]

	// IDLE Enable
	__HAL_UART_ENABLE_IT(huartdma->huart, UART_IT_IDLE);   	// UART Idle Line interrupt
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	68da      	ldr	r2, [r3, #12]
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	f042 0210 	orr.w	r2, r2, #16
 8002ed0:	60da      	str	r2, [r3, #12]

	// DMA TC Enable
	__HAL_DMA_ENABLE_IT(huartdma->huart->hdmarx, DMA_IT_TC); // UART DMA Transfer Complete interrupt
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	681a      	ldr	r2, [r3, #0]
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	f042 0210 	orr.w	r2, r2, #16
 8002ee8:	601a      	str	r2, [r3, #0]
	__HAL_DMA_ENABLE_IT(huartdma->huart->hdmatx, DMA_IT_TC); // UART DMA Transfer Complete interrupt
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	681a      	ldr	r2, [r3, #0]
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	f042 0210 	orr.w	r2, r2, #16
 8002f00:	601a      	str	r2, [r3, #0]

	// Run DMA UART on Buffer RX

	HAL_UART_Receive_DMA(huartdma->huart, huartdma->DMA_RX_Buffer, DMA_RX_BUFFER_SIZE); // Run DMA for whole DMA buffer
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	6818      	ldr	r0, [r3, #0]
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	3304      	adds	r3, #4
 8002f0a:	2241      	movs	r2, #65	; 0x41
 8002f0c:	4619      	mov	r1, r3
 8002f0e:	f001 fe23 	bl	8004b58 <HAL_UART_Receive_DMA>

	// DMA HT Disable
	__HAL_DMA_DISABLE_IT(huartdma->huart->hdmarx, DMA_IT_HT); // UART DMA Half Transfer Complete interrupt
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	681a      	ldr	r2, [r3, #0]
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	f022 0208 	bic.w	r2, r2, #8
 8002f28:	601a      	str	r2, [r3, #0]
	__HAL_DMA_DISABLE_IT(huartdma->huart->hdmatx, DMA_IT_HT); // UART DMA Half Transfer Complete interrupt
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	681a      	ldr	r2, [r3, #0]
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	f022 0208 	bic.w	r2, r2, #8
 8002f40:	601a      	str	r2, [r3, #0]
}
 8002f42:	bf00      	nop
 8002f44:	3708      	adds	r7, #8
 8002f46:	46bd      	mov	sp, r7
 8002f48:	bd80      	pop	{r7, pc}
	...

08002f4c <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart2_tx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002f4c:	b580      	push	{r7, lr}
 8002f4e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002f50:	4b11      	ldr	r3, [pc, #68]	; (8002f98 <MX_USART2_UART_Init+0x4c>)
 8002f52:	4a12      	ldr	r2, [pc, #72]	; (8002f9c <MX_USART2_UART_Init+0x50>)
 8002f54:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002f56:	4b10      	ldr	r3, [pc, #64]	; (8002f98 <MX_USART2_UART_Init+0x4c>)
 8002f58:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002f5c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002f5e:	4b0e      	ldr	r3, [pc, #56]	; (8002f98 <MX_USART2_UART_Init+0x4c>)
 8002f60:	2200      	movs	r2, #0
 8002f62:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002f64:	4b0c      	ldr	r3, [pc, #48]	; (8002f98 <MX_USART2_UART_Init+0x4c>)
 8002f66:	2200      	movs	r2, #0
 8002f68:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002f6a:	4b0b      	ldr	r3, [pc, #44]	; (8002f98 <MX_USART2_UART_Init+0x4c>)
 8002f6c:	2200      	movs	r2, #0
 8002f6e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002f70:	4b09      	ldr	r3, [pc, #36]	; (8002f98 <MX_USART2_UART_Init+0x4c>)
 8002f72:	220c      	movs	r2, #12
 8002f74:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002f76:	4b08      	ldr	r3, [pc, #32]	; (8002f98 <MX_USART2_UART_Init+0x4c>)
 8002f78:	2200      	movs	r2, #0
 8002f7a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002f7c:	4b06      	ldr	r3, [pc, #24]	; (8002f98 <MX_USART2_UART_Init+0x4c>)
 8002f7e:	2200      	movs	r2, #0
 8002f80:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002f82:	4805      	ldr	r0, [pc, #20]	; (8002f98 <MX_USART2_UART_Init+0x4c>)
 8002f84:	f001 fd1d 	bl	80049c2 <HAL_UART_Init>
 8002f88:	4603      	mov	r3, r0
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d001      	beq.n	8002f92 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002f8e:	f7ff facb 	bl	8002528 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002f92:	bf00      	nop
 8002f94:	bd80      	pop	{r7, pc}
 8002f96:	bf00      	nop
 8002f98:	200004a0 	.word	0x200004a0
 8002f9c:	40004400 	.word	0x40004400

08002fa0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002fa0:	b580      	push	{r7, lr}
 8002fa2:	b08a      	sub	sp, #40	; 0x28
 8002fa4:	af00      	add	r7, sp, #0
 8002fa6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002fa8:	f107 0314 	add.w	r3, r7, #20
 8002fac:	2200      	movs	r2, #0
 8002fae:	601a      	str	r2, [r3, #0]
 8002fb0:	605a      	str	r2, [r3, #4]
 8002fb2:	609a      	str	r2, [r3, #8]
 8002fb4:	60da      	str	r2, [r3, #12]
 8002fb6:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	4a4b      	ldr	r2, [pc, #300]	; (80030ec <HAL_UART_MspInit+0x14c>)
 8002fbe:	4293      	cmp	r3, r2
 8002fc0:	f040 8090 	bne.w	80030e4 <HAL_UART_MspInit+0x144>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002fc4:	2300      	movs	r3, #0
 8002fc6:	613b      	str	r3, [r7, #16]
 8002fc8:	4b49      	ldr	r3, [pc, #292]	; (80030f0 <HAL_UART_MspInit+0x150>)
 8002fca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fcc:	4a48      	ldr	r2, [pc, #288]	; (80030f0 <HAL_UART_MspInit+0x150>)
 8002fce:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002fd2:	6413      	str	r3, [r2, #64]	; 0x40
 8002fd4:	4b46      	ldr	r3, [pc, #280]	; (80030f0 <HAL_UART_MspInit+0x150>)
 8002fd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fd8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002fdc:	613b      	str	r3, [r7, #16]
 8002fde:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002fe0:	2300      	movs	r3, #0
 8002fe2:	60fb      	str	r3, [r7, #12]
 8002fe4:	4b42      	ldr	r3, [pc, #264]	; (80030f0 <HAL_UART_MspInit+0x150>)
 8002fe6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fe8:	4a41      	ldr	r2, [pc, #260]	; (80030f0 <HAL_UART_MspInit+0x150>)
 8002fea:	f043 0301 	orr.w	r3, r3, #1
 8002fee:	6313      	str	r3, [r2, #48]	; 0x30
 8002ff0:	4b3f      	ldr	r3, [pc, #252]	; (80030f0 <HAL_UART_MspInit+0x150>)
 8002ff2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ff4:	f003 0301 	and.w	r3, r3, #1
 8002ff8:	60fb      	str	r3, [r7, #12]
 8002ffa:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002ffc:	230c      	movs	r3, #12
 8002ffe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003000:	2302      	movs	r3, #2
 8003002:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003004:	2300      	movs	r3, #0
 8003006:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003008:	2303      	movs	r3, #3
 800300a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800300c:	2307      	movs	r3, #7
 800300e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003010:	f107 0314 	add.w	r3, r7, #20
 8003014:	4619      	mov	r1, r3
 8003016:	4837      	ldr	r0, [pc, #220]	; (80030f4 <HAL_UART_MspInit+0x154>)
 8003018:	f000 fe4a 	bl	8003cb0 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 800301c:	4b36      	ldr	r3, [pc, #216]	; (80030f8 <HAL_UART_MspInit+0x158>)
 800301e:	4a37      	ldr	r2, [pc, #220]	; (80030fc <HAL_UART_MspInit+0x15c>)
 8003020:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8003022:	4b35      	ldr	r3, [pc, #212]	; (80030f8 <HAL_UART_MspInit+0x158>)
 8003024:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003028:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800302a:	4b33      	ldr	r3, [pc, #204]	; (80030f8 <HAL_UART_MspInit+0x158>)
 800302c:	2200      	movs	r2, #0
 800302e:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003030:	4b31      	ldr	r3, [pc, #196]	; (80030f8 <HAL_UART_MspInit+0x158>)
 8003032:	2200      	movs	r2, #0
 8003034:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003036:	4b30      	ldr	r3, [pc, #192]	; (80030f8 <HAL_UART_MspInit+0x158>)
 8003038:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800303c:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800303e:	4b2e      	ldr	r3, [pc, #184]	; (80030f8 <HAL_UART_MspInit+0x158>)
 8003040:	2200      	movs	r2, #0
 8003042:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003044:	4b2c      	ldr	r3, [pc, #176]	; (80030f8 <HAL_UART_MspInit+0x158>)
 8003046:	2200      	movs	r2, #0
 8003048:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 800304a:	4b2b      	ldr	r3, [pc, #172]	; (80030f8 <HAL_UART_MspInit+0x158>)
 800304c:	2200      	movs	r2, #0
 800304e:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003050:	4b29      	ldr	r3, [pc, #164]	; (80030f8 <HAL_UART_MspInit+0x158>)
 8003052:	2200      	movs	r2, #0
 8003054:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003056:	4b28      	ldr	r3, [pc, #160]	; (80030f8 <HAL_UART_MspInit+0x158>)
 8003058:	2200      	movs	r2, #0
 800305a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 800305c:	4826      	ldr	r0, [pc, #152]	; (80030f8 <HAL_UART_MspInit+0x158>)
 800305e:	f000 fa25 	bl	80034ac <HAL_DMA_Init>
 8003062:	4603      	mov	r3, r0
 8003064:	2b00      	cmp	r3, #0
 8003066:	d001      	beq.n	800306c <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 8003068:	f7ff fa5e 	bl	8002528 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	4a22      	ldr	r2, [pc, #136]	; (80030f8 <HAL_UART_MspInit+0x158>)
 8003070:	639a      	str	r2, [r3, #56]	; 0x38
 8003072:	4a21      	ldr	r2, [pc, #132]	; (80030f8 <HAL_UART_MspInit+0x158>)
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8003078:	4b21      	ldr	r3, [pc, #132]	; (8003100 <HAL_UART_MspInit+0x160>)
 800307a:	4a22      	ldr	r2, [pc, #136]	; (8003104 <HAL_UART_MspInit+0x164>)
 800307c:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 800307e:	4b20      	ldr	r3, [pc, #128]	; (8003100 <HAL_UART_MspInit+0x160>)
 8003080:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003084:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003086:	4b1e      	ldr	r3, [pc, #120]	; (8003100 <HAL_UART_MspInit+0x160>)
 8003088:	2240      	movs	r2, #64	; 0x40
 800308a:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800308c:	4b1c      	ldr	r3, [pc, #112]	; (8003100 <HAL_UART_MspInit+0x160>)
 800308e:	2200      	movs	r2, #0
 8003090:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003092:	4b1b      	ldr	r3, [pc, #108]	; (8003100 <HAL_UART_MspInit+0x160>)
 8003094:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003098:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800309a:	4b19      	ldr	r3, [pc, #100]	; (8003100 <HAL_UART_MspInit+0x160>)
 800309c:	2200      	movs	r2, #0
 800309e:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80030a0:	4b17      	ldr	r3, [pc, #92]	; (8003100 <HAL_UART_MspInit+0x160>)
 80030a2:	2200      	movs	r2, #0
 80030a4:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 80030a6:	4b16      	ldr	r3, [pc, #88]	; (8003100 <HAL_UART_MspInit+0x160>)
 80030a8:	2200      	movs	r2, #0
 80030aa:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80030ac:	4b14      	ldr	r3, [pc, #80]	; (8003100 <HAL_UART_MspInit+0x160>)
 80030ae:	2200      	movs	r2, #0
 80030b0:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80030b2:	4b13      	ldr	r3, [pc, #76]	; (8003100 <HAL_UART_MspInit+0x160>)
 80030b4:	2200      	movs	r2, #0
 80030b6:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80030b8:	4811      	ldr	r0, [pc, #68]	; (8003100 <HAL_UART_MspInit+0x160>)
 80030ba:	f000 f9f7 	bl	80034ac <HAL_DMA_Init>
 80030be:	4603      	mov	r3, r0
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d001      	beq.n	80030c8 <HAL_UART_MspInit+0x128>
    {
      Error_Handler();
 80030c4:	f7ff fa30 	bl	8002528 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	4a0d      	ldr	r2, [pc, #52]	; (8003100 <HAL_UART_MspInit+0x160>)
 80030cc:	635a      	str	r2, [r3, #52]	; 0x34
 80030ce:	4a0c      	ldr	r2, [pc, #48]	; (8003100 <HAL_UART_MspInit+0x160>)
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80030d4:	2200      	movs	r2, #0
 80030d6:	2100      	movs	r1, #0
 80030d8:	2026      	movs	r0, #38	; 0x26
 80030da:	f000 f9b0 	bl	800343e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80030de:	2026      	movs	r0, #38	; 0x26
 80030e0:	f000 f9c9 	bl	8003476 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80030e4:	bf00      	nop
 80030e6:	3728      	adds	r7, #40	; 0x28
 80030e8:	46bd      	mov	sp, r7
 80030ea:	bd80      	pop	{r7, pc}
 80030ec:	40004400 	.word	0x40004400
 80030f0:	40023800 	.word	0x40023800
 80030f4:	40020000 	.word	0x40020000
 80030f8:	200003e0 	.word	0x200003e0
 80030fc:	40026088 	.word	0x40026088
 8003100:	20000440 	.word	0x20000440
 8003104:	400260a0 	.word	0x400260a0

08003108 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8003108:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003140 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800310c:	480d      	ldr	r0, [pc, #52]	; (8003144 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800310e:	490e      	ldr	r1, [pc, #56]	; (8003148 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003110:	4a0e      	ldr	r2, [pc, #56]	; (800314c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003112:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003114:	e002      	b.n	800311c <LoopCopyDataInit>

08003116 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003116:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003118:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800311a:	3304      	adds	r3, #4

0800311c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800311c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800311e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003120:	d3f9      	bcc.n	8003116 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003122:	4a0b      	ldr	r2, [pc, #44]	; (8003150 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8003124:	4c0b      	ldr	r4, [pc, #44]	; (8003154 <LoopFillZerobss+0x26>)
  movs r3, #0
 8003126:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003128:	e001      	b.n	800312e <LoopFillZerobss>

0800312a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800312a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800312c:	3204      	adds	r2, #4

0800312e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800312e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003130:	d3fb      	bcc.n	800312a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8003132:	f7ff fd59 	bl	8002be8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003136:	f002 fd91 	bl	8005c5c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800313a:	f7ff f953 	bl	80023e4 <main>
  bx  lr    
 800313e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8003140:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003144:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003148:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 800314c:	0801d2b0 	.word	0x0801d2b0
  ldr r2, =_sbss
 8003150:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8003154:	200004f8 	.word	0x200004f8

08003158 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003158:	e7fe      	b.n	8003158 <ADC_IRQHandler>
	...

0800315c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800315c:	b580      	push	{r7, lr}
 800315e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003160:	4b0e      	ldr	r3, [pc, #56]	; (800319c <HAL_Init+0x40>)
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	4a0d      	ldr	r2, [pc, #52]	; (800319c <HAL_Init+0x40>)
 8003166:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800316a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800316c:	4b0b      	ldr	r3, [pc, #44]	; (800319c <HAL_Init+0x40>)
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	4a0a      	ldr	r2, [pc, #40]	; (800319c <HAL_Init+0x40>)
 8003172:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003176:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003178:	4b08      	ldr	r3, [pc, #32]	; (800319c <HAL_Init+0x40>)
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	4a07      	ldr	r2, [pc, #28]	; (800319c <HAL_Init+0x40>)
 800317e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003182:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003184:	2003      	movs	r0, #3
 8003186:	f000 f94f 	bl	8003428 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800318a:	2000      	movs	r0, #0
 800318c:	f000 f808 	bl	80031a0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003190:	f7ff fbf0 	bl	8002974 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003194:	2300      	movs	r3, #0
}
 8003196:	4618      	mov	r0, r3
 8003198:	bd80      	pop	{r7, pc}
 800319a:	bf00      	nop
 800319c:	40023c00 	.word	0x40023c00

080031a0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80031a0:	b580      	push	{r7, lr}
 80031a2:	b082      	sub	sp, #8
 80031a4:	af00      	add	r7, sp, #0
 80031a6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80031a8:	4b12      	ldr	r3, [pc, #72]	; (80031f4 <HAL_InitTick+0x54>)
 80031aa:	681a      	ldr	r2, [r3, #0]
 80031ac:	4b12      	ldr	r3, [pc, #72]	; (80031f8 <HAL_InitTick+0x58>)
 80031ae:	781b      	ldrb	r3, [r3, #0]
 80031b0:	4619      	mov	r1, r3
 80031b2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80031b6:	fbb3 f3f1 	udiv	r3, r3, r1
 80031ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80031be:	4618      	mov	r0, r3
 80031c0:	f000 f967 	bl	8003492 <HAL_SYSTICK_Config>
 80031c4:	4603      	mov	r3, r0
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d001      	beq.n	80031ce <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80031ca:	2301      	movs	r3, #1
 80031cc:	e00e      	b.n	80031ec <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	2b0f      	cmp	r3, #15
 80031d2:	d80a      	bhi.n	80031ea <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80031d4:	2200      	movs	r2, #0
 80031d6:	6879      	ldr	r1, [r7, #4]
 80031d8:	f04f 30ff 	mov.w	r0, #4294967295
 80031dc:	f000 f92f 	bl	800343e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80031e0:	4a06      	ldr	r2, [pc, #24]	; (80031fc <HAL_InitTick+0x5c>)
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80031e6:	2300      	movs	r3, #0
 80031e8:	e000      	b.n	80031ec <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80031ea:	2301      	movs	r3, #1
}
 80031ec:	4618      	mov	r0, r3
 80031ee:	3708      	adds	r7, #8
 80031f0:	46bd      	mov	sp, r7
 80031f2:	bd80      	pop	{r7, pc}
 80031f4:	20000000 	.word	0x20000000
 80031f8:	20000008 	.word	0x20000008
 80031fc:	20000004 	.word	0x20000004

08003200 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003200:	b480      	push	{r7}
 8003202:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003204:	4b06      	ldr	r3, [pc, #24]	; (8003220 <HAL_IncTick+0x20>)
 8003206:	781b      	ldrb	r3, [r3, #0]
 8003208:	461a      	mov	r2, r3
 800320a:	4b06      	ldr	r3, [pc, #24]	; (8003224 <HAL_IncTick+0x24>)
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	4413      	add	r3, r2
 8003210:	4a04      	ldr	r2, [pc, #16]	; (8003224 <HAL_IncTick+0x24>)
 8003212:	6013      	str	r3, [r2, #0]
}
 8003214:	bf00      	nop
 8003216:	46bd      	mov	sp, r7
 8003218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800321c:	4770      	bx	lr
 800321e:	bf00      	nop
 8003220:	20000008 	.word	0x20000008
 8003224:	200004e4 	.word	0x200004e4

08003228 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003228:	b480      	push	{r7}
 800322a:	af00      	add	r7, sp, #0
  return uwTick;
 800322c:	4b03      	ldr	r3, [pc, #12]	; (800323c <HAL_GetTick+0x14>)
 800322e:	681b      	ldr	r3, [r3, #0]
}
 8003230:	4618      	mov	r0, r3
 8003232:	46bd      	mov	sp, r7
 8003234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003238:	4770      	bx	lr
 800323a:	bf00      	nop
 800323c:	200004e4 	.word	0x200004e4

08003240 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003240:	b580      	push	{r7, lr}
 8003242:	b084      	sub	sp, #16
 8003244:	af00      	add	r7, sp, #0
 8003246:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003248:	f7ff ffee 	bl	8003228 <HAL_GetTick>
 800324c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003258:	d005      	beq.n	8003266 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800325a:	4b0a      	ldr	r3, [pc, #40]	; (8003284 <HAL_Delay+0x44>)
 800325c:	781b      	ldrb	r3, [r3, #0]
 800325e:	461a      	mov	r2, r3
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	4413      	add	r3, r2
 8003264:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003266:	bf00      	nop
 8003268:	f7ff ffde 	bl	8003228 <HAL_GetTick>
 800326c:	4602      	mov	r2, r0
 800326e:	68bb      	ldr	r3, [r7, #8]
 8003270:	1ad3      	subs	r3, r2, r3
 8003272:	68fa      	ldr	r2, [r7, #12]
 8003274:	429a      	cmp	r2, r3
 8003276:	d8f7      	bhi.n	8003268 <HAL_Delay+0x28>
  {
  }
}
 8003278:	bf00      	nop
 800327a:	bf00      	nop
 800327c:	3710      	adds	r7, #16
 800327e:	46bd      	mov	sp, r7
 8003280:	bd80      	pop	{r7, pc}
 8003282:	bf00      	nop
 8003284:	20000008 	.word	0x20000008

08003288 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003288:	b480      	push	{r7}
 800328a:	b085      	sub	sp, #20
 800328c:	af00      	add	r7, sp, #0
 800328e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	f003 0307 	and.w	r3, r3, #7
 8003296:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003298:	4b0c      	ldr	r3, [pc, #48]	; (80032cc <__NVIC_SetPriorityGrouping+0x44>)
 800329a:	68db      	ldr	r3, [r3, #12]
 800329c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800329e:	68ba      	ldr	r2, [r7, #8]
 80032a0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80032a4:	4013      	ands	r3, r2
 80032a6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80032ac:	68bb      	ldr	r3, [r7, #8]
 80032ae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80032b0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80032b4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80032b8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80032ba:	4a04      	ldr	r2, [pc, #16]	; (80032cc <__NVIC_SetPriorityGrouping+0x44>)
 80032bc:	68bb      	ldr	r3, [r7, #8]
 80032be:	60d3      	str	r3, [r2, #12]
}
 80032c0:	bf00      	nop
 80032c2:	3714      	adds	r7, #20
 80032c4:	46bd      	mov	sp, r7
 80032c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ca:	4770      	bx	lr
 80032cc:	e000ed00 	.word	0xe000ed00

080032d0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80032d0:	b480      	push	{r7}
 80032d2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80032d4:	4b04      	ldr	r3, [pc, #16]	; (80032e8 <__NVIC_GetPriorityGrouping+0x18>)
 80032d6:	68db      	ldr	r3, [r3, #12]
 80032d8:	0a1b      	lsrs	r3, r3, #8
 80032da:	f003 0307 	and.w	r3, r3, #7
}
 80032de:	4618      	mov	r0, r3
 80032e0:	46bd      	mov	sp, r7
 80032e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e6:	4770      	bx	lr
 80032e8:	e000ed00 	.word	0xe000ed00

080032ec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80032ec:	b480      	push	{r7}
 80032ee:	b083      	sub	sp, #12
 80032f0:	af00      	add	r7, sp, #0
 80032f2:	4603      	mov	r3, r0
 80032f4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80032f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	db0b      	blt.n	8003316 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80032fe:	79fb      	ldrb	r3, [r7, #7]
 8003300:	f003 021f 	and.w	r2, r3, #31
 8003304:	4907      	ldr	r1, [pc, #28]	; (8003324 <__NVIC_EnableIRQ+0x38>)
 8003306:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800330a:	095b      	lsrs	r3, r3, #5
 800330c:	2001      	movs	r0, #1
 800330e:	fa00 f202 	lsl.w	r2, r0, r2
 8003312:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003316:	bf00      	nop
 8003318:	370c      	adds	r7, #12
 800331a:	46bd      	mov	sp, r7
 800331c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003320:	4770      	bx	lr
 8003322:	bf00      	nop
 8003324:	e000e100 	.word	0xe000e100

08003328 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003328:	b480      	push	{r7}
 800332a:	b083      	sub	sp, #12
 800332c:	af00      	add	r7, sp, #0
 800332e:	4603      	mov	r3, r0
 8003330:	6039      	str	r1, [r7, #0]
 8003332:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003334:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003338:	2b00      	cmp	r3, #0
 800333a:	db0a      	blt.n	8003352 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800333c:	683b      	ldr	r3, [r7, #0]
 800333e:	b2da      	uxtb	r2, r3
 8003340:	490c      	ldr	r1, [pc, #48]	; (8003374 <__NVIC_SetPriority+0x4c>)
 8003342:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003346:	0112      	lsls	r2, r2, #4
 8003348:	b2d2      	uxtb	r2, r2
 800334a:	440b      	add	r3, r1
 800334c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003350:	e00a      	b.n	8003368 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003352:	683b      	ldr	r3, [r7, #0]
 8003354:	b2da      	uxtb	r2, r3
 8003356:	4908      	ldr	r1, [pc, #32]	; (8003378 <__NVIC_SetPriority+0x50>)
 8003358:	79fb      	ldrb	r3, [r7, #7]
 800335a:	f003 030f 	and.w	r3, r3, #15
 800335e:	3b04      	subs	r3, #4
 8003360:	0112      	lsls	r2, r2, #4
 8003362:	b2d2      	uxtb	r2, r2
 8003364:	440b      	add	r3, r1
 8003366:	761a      	strb	r2, [r3, #24]
}
 8003368:	bf00      	nop
 800336a:	370c      	adds	r7, #12
 800336c:	46bd      	mov	sp, r7
 800336e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003372:	4770      	bx	lr
 8003374:	e000e100 	.word	0xe000e100
 8003378:	e000ed00 	.word	0xe000ed00

0800337c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800337c:	b480      	push	{r7}
 800337e:	b089      	sub	sp, #36	; 0x24
 8003380:	af00      	add	r7, sp, #0
 8003382:	60f8      	str	r0, [r7, #12]
 8003384:	60b9      	str	r1, [r7, #8]
 8003386:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	f003 0307 	and.w	r3, r3, #7
 800338e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003390:	69fb      	ldr	r3, [r7, #28]
 8003392:	f1c3 0307 	rsb	r3, r3, #7
 8003396:	2b04      	cmp	r3, #4
 8003398:	bf28      	it	cs
 800339a:	2304      	movcs	r3, #4
 800339c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800339e:	69fb      	ldr	r3, [r7, #28]
 80033a0:	3304      	adds	r3, #4
 80033a2:	2b06      	cmp	r3, #6
 80033a4:	d902      	bls.n	80033ac <NVIC_EncodePriority+0x30>
 80033a6:	69fb      	ldr	r3, [r7, #28]
 80033a8:	3b03      	subs	r3, #3
 80033aa:	e000      	b.n	80033ae <NVIC_EncodePriority+0x32>
 80033ac:	2300      	movs	r3, #0
 80033ae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80033b0:	f04f 32ff 	mov.w	r2, #4294967295
 80033b4:	69bb      	ldr	r3, [r7, #24]
 80033b6:	fa02 f303 	lsl.w	r3, r2, r3
 80033ba:	43da      	mvns	r2, r3
 80033bc:	68bb      	ldr	r3, [r7, #8]
 80033be:	401a      	ands	r2, r3
 80033c0:	697b      	ldr	r3, [r7, #20]
 80033c2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80033c4:	f04f 31ff 	mov.w	r1, #4294967295
 80033c8:	697b      	ldr	r3, [r7, #20]
 80033ca:	fa01 f303 	lsl.w	r3, r1, r3
 80033ce:	43d9      	mvns	r1, r3
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80033d4:	4313      	orrs	r3, r2
         );
}
 80033d6:	4618      	mov	r0, r3
 80033d8:	3724      	adds	r7, #36	; 0x24
 80033da:	46bd      	mov	sp, r7
 80033dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e0:	4770      	bx	lr
	...

080033e4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80033e4:	b580      	push	{r7, lr}
 80033e6:	b082      	sub	sp, #8
 80033e8:	af00      	add	r7, sp, #0
 80033ea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	3b01      	subs	r3, #1
 80033f0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80033f4:	d301      	bcc.n	80033fa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80033f6:	2301      	movs	r3, #1
 80033f8:	e00f      	b.n	800341a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80033fa:	4a0a      	ldr	r2, [pc, #40]	; (8003424 <SysTick_Config+0x40>)
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	3b01      	subs	r3, #1
 8003400:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003402:	210f      	movs	r1, #15
 8003404:	f04f 30ff 	mov.w	r0, #4294967295
 8003408:	f7ff ff8e 	bl	8003328 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800340c:	4b05      	ldr	r3, [pc, #20]	; (8003424 <SysTick_Config+0x40>)
 800340e:	2200      	movs	r2, #0
 8003410:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003412:	4b04      	ldr	r3, [pc, #16]	; (8003424 <SysTick_Config+0x40>)
 8003414:	2207      	movs	r2, #7
 8003416:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003418:	2300      	movs	r3, #0
}
 800341a:	4618      	mov	r0, r3
 800341c:	3708      	adds	r7, #8
 800341e:	46bd      	mov	sp, r7
 8003420:	bd80      	pop	{r7, pc}
 8003422:	bf00      	nop
 8003424:	e000e010 	.word	0xe000e010

08003428 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003428:	b580      	push	{r7, lr}
 800342a:	b082      	sub	sp, #8
 800342c:	af00      	add	r7, sp, #0
 800342e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003430:	6878      	ldr	r0, [r7, #4]
 8003432:	f7ff ff29 	bl	8003288 <__NVIC_SetPriorityGrouping>
}
 8003436:	bf00      	nop
 8003438:	3708      	adds	r7, #8
 800343a:	46bd      	mov	sp, r7
 800343c:	bd80      	pop	{r7, pc}

0800343e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800343e:	b580      	push	{r7, lr}
 8003440:	b086      	sub	sp, #24
 8003442:	af00      	add	r7, sp, #0
 8003444:	4603      	mov	r3, r0
 8003446:	60b9      	str	r1, [r7, #8]
 8003448:	607a      	str	r2, [r7, #4]
 800344a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800344c:	2300      	movs	r3, #0
 800344e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003450:	f7ff ff3e 	bl	80032d0 <__NVIC_GetPriorityGrouping>
 8003454:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003456:	687a      	ldr	r2, [r7, #4]
 8003458:	68b9      	ldr	r1, [r7, #8]
 800345a:	6978      	ldr	r0, [r7, #20]
 800345c:	f7ff ff8e 	bl	800337c <NVIC_EncodePriority>
 8003460:	4602      	mov	r2, r0
 8003462:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003466:	4611      	mov	r1, r2
 8003468:	4618      	mov	r0, r3
 800346a:	f7ff ff5d 	bl	8003328 <__NVIC_SetPriority>
}
 800346e:	bf00      	nop
 8003470:	3718      	adds	r7, #24
 8003472:	46bd      	mov	sp, r7
 8003474:	bd80      	pop	{r7, pc}

08003476 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003476:	b580      	push	{r7, lr}
 8003478:	b082      	sub	sp, #8
 800347a:	af00      	add	r7, sp, #0
 800347c:	4603      	mov	r3, r0
 800347e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003480:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003484:	4618      	mov	r0, r3
 8003486:	f7ff ff31 	bl	80032ec <__NVIC_EnableIRQ>
}
 800348a:	bf00      	nop
 800348c:	3708      	adds	r7, #8
 800348e:	46bd      	mov	sp, r7
 8003490:	bd80      	pop	{r7, pc}

08003492 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003492:	b580      	push	{r7, lr}
 8003494:	b082      	sub	sp, #8
 8003496:	af00      	add	r7, sp, #0
 8003498:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800349a:	6878      	ldr	r0, [r7, #4]
 800349c:	f7ff ffa2 	bl	80033e4 <SysTick_Config>
 80034a0:	4603      	mov	r3, r0
}
 80034a2:	4618      	mov	r0, r3
 80034a4:	3708      	adds	r7, #8
 80034a6:	46bd      	mov	sp, r7
 80034a8:	bd80      	pop	{r7, pc}
	...

080034ac <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80034ac:	b580      	push	{r7, lr}
 80034ae:	b086      	sub	sp, #24
 80034b0:	af00      	add	r7, sp, #0
 80034b2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80034b4:	2300      	movs	r3, #0
 80034b6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80034b8:	f7ff feb6 	bl	8003228 <HAL_GetTick>
 80034bc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d101      	bne.n	80034c8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80034c4:	2301      	movs	r3, #1
 80034c6:	e099      	b.n	80035fc <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	2202      	movs	r2, #2
 80034cc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	2200      	movs	r2, #0
 80034d4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	681a      	ldr	r2, [r3, #0]
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	f022 0201 	bic.w	r2, r2, #1
 80034e6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80034e8:	e00f      	b.n	800350a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80034ea:	f7ff fe9d 	bl	8003228 <HAL_GetTick>
 80034ee:	4602      	mov	r2, r0
 80034f0:	693b      	ldr	r3, [r7, #16]
 80034f2:	1ad3      	subs	r3, r2, r3
 80034f4:	2b05      	cmp	r3, #5
 80034f6:	d908      	bls.n	800350a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	2220      	movs	r2, #32
 80034fc:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	2203      	movs	r2, #3
 8003502:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003506:	2303      	movs	r3, #3
 8003508:	e078      	b.n	80035fc <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	f003 0301 	and.w	r3, r3, #1
 8003514:	2b00      	cmp	r3, #0
 8003516:	d1e8      	bne.n	80034ea <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003520:	697a      	ldr	r2, [r7, #20]
 8003522:	4b38      	ldr	r3, [pc, #224]	; (8003604 <HAL_DMA_Init+0x158>)
 8003524:	4013      	ands	r3, r2
 8003526:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	685a      	ldr	r2, [r3, #4]
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	689b      	ldr	r3, [r3, #8]
 8003530:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003536:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	691b      	ldr	r3, [r3, #16]
 800353c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003542:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	699b      	ldr	r3, [r3, #24]
 8003548:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800354e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	6a1b      	ldr	r3, [r3, #32]
 8003554:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003556:	697a      	ldr	r2, [r7, #20]
 8003558:	4313      	orrs	r3, r2
 800355a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003560:	2b04      	cmp	r3, #4
 8003562:	d107      	bne.n	8003574 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800356c:	4313      	orrs	r3, r2
 800356e:	697a      	ldr	r2, [r7, #20]
 8003570:	4313      	orrs	r3, r2
 8003572:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	697a      	ldr	r2, [r7, #20]
 800357a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	695b      	ldr	r3, [r3, #20]
 8003582:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003584:	697b      	ldr	r3, [r7, #20]
 8003586:	f023 0307 	bic.w	r3, r3, #7
 800358a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003590:	697a      	ldr	r2, [r7, #20]
 8003592:	4313      	orrs	r3, r2
 8003594:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800359a:	2b04      	cmp	r3, #4
 800359c:	d117      	bne.n	80035ce <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035a2:	697a      	ldr	r2, [r7, #20]
 80035a4:	4313      	orrs	r3, r2
 80035a6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d00e      	beq.n	80035ce <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80035b0:	6878      	ldr	r0, [r7, #4]
 80035b2:	f000 fb01 	bl	8003bb8 <DMA_CheckFifoParam>
 80035b6:	4603      	mov	r3, r0
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d008      	beq.n	80035ce <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	2240      	movs	r2, #64	; 0x40
 80035c0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	2201      	movs	r2, #1
 80035c6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80035ca:	2301      	movs	r3, #1
 80035cc:	e016      	b.n	80035fc <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	697a      	ldr	r2, [r7, #20]
 80035d4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80035d6:	6878      	ldr	r0, [r7, #4]
 80035d8:	f000 fab8 	bl	8003b4c <DMA_CalcBaseAndBitshift>
 80035dc:	4603      	mov	r3, r0
 80035de:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035e4:	223f      	movs	r2, #63	; 0x3f
 80035e6:	409a      	lsls	r2, r3
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	2200      	movs	r2, #0
 80035f0:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	2201      	movs	r2, #1
 80035f6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80035fa:	2300      	movs	r3, #0
}
 80035fc:	4618      	mov	r0, r3
 80035fe:	3718      	adds	r7, #24
 8003600:	46bd      	mov	sp, r7
 8003602:	bd80      	pop	{r7, pc}
 8003604:	f010803f 	.word	0xf010803f

08003608 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003608:	b580      	push	{r7, lr}
 800360a:	b086      	sub	sp, #24
 800360c:	af00      	add	r7, sp, #0
 800360e:	60f8      	str	r0, [r7, #12]
 8003610:	60b9      	str	r1, [r7, #8]
 8003612:	607a      	str	r2, [r7, #4]
 8003614:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003616:	2300      	movs	r3, #0
 8003618:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800361e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003626:	2b01      	cmp	r3, #1
 8003628:	d101      	bne.n	800362e <HAL_DMA_Start_IT+0x26>
 800362a:	2302      	movs	r3, #2
 800362c:	e040      	b.n	80036b0 <HAL_DMA_Start_IT+0xa8>
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	2201      	movs	r2, #1
 8003632:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800363c:	b2db      	uxtb	r3, r3
 800363e:	2b01      	cmp	r3, #1
 8003640:	d12f      	bne.n	80036a2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	2202      	movs	r2, #2
 8003646:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	2200      	movs	r2, #0
 800364e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003650:	683b      	ldr	r3, [r7, #0]
 8003652:	687a      	ldr	r2, [r7, #4]
 8003654:	68b9      	ldr	r1, [r7, #8]
 8003656:	68f8      	ldr	r0, [r7, #12]
 8003658:	f000 fa4a 	bl	8003af0 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003660:	223f      	movs	r2, #63	; 0x3f
 8003662:	409a      	lsls	r2, r3
 8003664:	693b      	ldr	r3, [r7, #16]
 8003666:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	681a      	ldr	r2, [r3, #0]
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	f042 0216 	orr.w	r2, r2, #22
 8003676:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800367c:	2b00      	cmp	r3, #0
 800367e:	d007      	beq.n	8003690 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	681a      	ldr	r2, [r3, #0]
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	f042 0208 	orr.w	r2, r2, #8
 800368e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	681a      	ldr	r2, [r3, #0]
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	f042 0201 	orr.w	r2, r2, #1
 800369e:	601a      	str	r2, [r3, #0]
 80036a0:	e005      	b.n	80036ae <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	2200      	movs	r2, #0
 80036a6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80036aa:	2302      	movs	r3, #2
 80036ac:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80036ae:	7dfb      	ldrb	r3, [r7, #23]
}
 80036b0:	4618      	mov	r0, r3
 80036b2:	3718      	adds	r7, #24
 80036b4:	46bd      	mov	sp, r7
 80036b6:	bd80      	pop	{r7, pc}

080036b8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80036b8:	b580      	push	{r7, lr}
 80036ba:	b084      	sub	sp, #16
 80036bc:	af00      	add	r7, sp, #0
 80036be:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036c4:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80036c6:	f7ff fdaf 	bl	8003228 <HAL_GetTick>
 80036ca:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80036d2:	b2db      	uxtb	r3, r3
 80036d4:	2b02      	cmp	r3, #2
 80036d6:	d008      	beq.n	80036ea <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	2280      	movs	r2, #128	; 0x80
 80036dc:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	2200      	movs	r2, #0
 80036e2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80036e6:	2301      	movs	r3, #1
 80036e8:	e052      	b.n	8003790 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	681a      	ldr	r2, [r3, #0]
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	f022 0216 	bic.w	r2, r2, #22
 80036f8:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	695a      	ldr	r2, [r3, #20]
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003708:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800370e:	2b00      	cmp	r3, #0
 8003710:	d103      	bne.n	800371a <HAL_DMA_Abort+0x62>
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003716:	2b00      	cmp	r3, #0
 8003718:	d007      	beq.n	800372a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	681a      	ldr	r2, [r3, #0]
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	f022 0208 	bic.w	r2, r2, #8
 8003728:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	681a      	ldr	r2, [r3, #0]
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	f022 0201 	bic.w	r2, r2, #1
 8003738:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800373a:	e013      	b.n	8003764 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800373c:	f7ff fd74 	bl	8003228 <HAL_GetTick>
 8003740:	4602      	mov	r2, r0
 8003742:	68bb      	ldr	r3, [r7, #8]
 8003744:	1ad3      	subs	r3, r2, r3
 8003746:	2b05      	cmp	r3, #5
 8003748:	d90c      	bls.n	8003764 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	2220      	movs	r2, #32
 800374e:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	2203      	movs	r2, #3
 8003754:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	2200      	movs	r2, #0
 800375c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8003760:	2303      	movs	r3, #3
 8003762:	e015      	b.n	8003790 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f003 0301 	and.w	r3, r3, #1
 800376e:	2b00      	cmp	r3, #0
 8003770:	d1e4      	bne.n	800373c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003776:	223f      	movs	r2, #63	; 0x3f
 8003778:	409a      	lsls	r2, r3
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	2201      	movs	r2, #1
 8003782:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	2200      	movs	r2, #0
 800378a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 800378e:	2300      	movs	r3, #0
}
 8003790:	4618      	mov	r0, r3
 8003792:	3710      	adds	r7, #16
 8003794:	46bd      	mov	sp, r7
 8003796:	bd80      	pop	{r7, pc}

08003798 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003798:	b480      	push	{r7}
 800379a:	b083      	sub	sp, #12
 800379c:	af00      	add	r7, sp, #0
 800379e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80037a6:	b2db      	uxtb	r3, r3
 80037a8:	2b02      	cmp	r3, #2
 80037aa:	d004      	beq.n	80037b6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	2280      	movs	r2, #128	; 0x80
 80037b0:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80037b2:	2301      	movs	r3, #1
 80037b4:	e00c      	b.n	80037d0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	2205      	movs	r2, #5
 80037ba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	681a      	ldr	r2, [r3, #0]
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	f022 0201 	bic.w	r2, r2, #1
 80037cc:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80037ce:	2300      	movs	r3, #0
}
 80037d0:	4618      	mov	r0, r3
 80037d2:	370c      	adds	r7, #12
 80037d4:	46bd      	mov	sp, r7
 80037d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037da:	4770      	bx	lr

080037dc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80037dc:	b580      	push	{r7, lr}
 80037de:	b086      	sub	sp, #24
 80037e0:	af00      	add	r7, sp, #0
 80037e2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80037e4:	2300      	movs	r3, #0
 80037e6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80037e8:	4b92      	ldr	r3, [pc, #584]	; (8003a34 <HAL_DMA_IRQHandler+0x258>)
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	4a92      	ldr	r2, [pc, #584]	; (8003a38 <HAL_DMA_IRQHandler+0x25c>)
 80037ee:	fba2 2303 	umull	r2, r3, r2, r3
 80037f2:	0a9b      	lsrs	r3, r3, #10
 80037f4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80037fa:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80037fc:	693b      	ldr	r3, [r7, #16]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003806:	2208      	movs	r2, #8
 8003808:	409a      	lsls	r2, r3
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	4013      	ands	r3, r2
 800380e:	2b00      	cmp	r3, #0
 8003810:	d01a      	beq.n	8003848 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	f003 0304 	and.w	r3, r3, #4
 800381c:	2b00      	cmp	r3, #0
 800381e:	d013      	beq.n	8003848 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	681a      	ldr	r2, [r3, #0]
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	f022 0204 	bic.w	r2, r2, #4
 800382e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003834:	2208      	movs	r2, #8
 8003836:	409a      	lsls	r2, r3
 8003838:	693b      	ldr	r3, [r7, #16]
 800383a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003840:	f043 0201 	orr.w	r2, r3, #1
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800384c:	2201      	movs	r2, #1
 800384e:	409a      	lsls	r2, r3
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	4013      	ands	r3, r2
 8003854:	2b00      	cmp	r3, #0
 8003856:	d012      	beq.n	800387e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	695b      	ldr	r3, [r3, #20]
 800385e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003862:	2b00      	cmp	r3, #0
 8003864:	d00b      	beq.n	800387e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800386a:	2201      	movs	r2, #1
 800386c:	409a      	lsls	r2, r3
 800386e:	693b      	ldr	r3, [r7, #16]
 8003870:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003876:	f043 0202 	orr.w	r2, r3, #2
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003882:	2204      	movs	r2, #4
 8003884:	409a      	lsls	r2, r3
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	4013      	ands	r3, r2
 800388a:	2b00      	cmp	r3, #0
 800388c:	d012      	beq.n	80038b4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	f003 0302 	and.w	r3, r3, #2
 8003898:	2b00      	cmp	r3, #0
 800389a:	d00b      	beq.n	80038b4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80038a0:	2204      	movs	r2, #4
 80038a2:	409a      	lsls	r2, r3
 80038a4:	693b      	ldr	r3, [r7, #16]
 80038a6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80038ac:	f043 0204 	orr.w	r2, r3, #4
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80038b8:	2210      	movs	r2, #16
 80038ba:	409a      	lsls	r2, r3
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	4013      	ands	r3, r2
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d043      	beq.n	800394c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	f003 0308 	and.w	r3, r3, #8
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d03c      	beq.n	800394c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80038d6:	2210      	movs	r2, #16
 80038d8:	409a      	lsls	r2, r3
 80038da:	693b      	ldr	r3, [r7, #16]
 80038dc:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d018      	beq.n	800391e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d108      	bne.n	800390c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d024      	beq.n	800394c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003906:	6878      	ldr	r0, [r7, #4]
 8003908:	4798      	blx	r3
 800390a:	e01f      	b.n	800394c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003910:	2b00      	cmp	r3, #0
 8003912:	d01b      	beq.n	800394c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003918:	6878      	ldr	r0, [r7, #4]
 800391a:	4798      	blx	r3
 800391c:	e016      	b.n	800394c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003928:	2b00      	cmp	r3, #0
 800392a:	d107      	bne.n	800393c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	681a      	ldr	r2, [r3, #0]
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	f022 0208 	bic.w	r2, r2, #8
 800393a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003940:	2b00      	cmp	r3, #0
 8003942:	d003      	beq.n	800394c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003948:	6878      	ldr	r0, [r7, #4]
 800394a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003950:	2220      	movs	r2, #32
 8003952:	409a      	lsls	r2, r3
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	4013      	ands	r3, r2
 8003958:	2b00      	cmp	r3, #0
 800395a:	f000 808e 	beq.w	8003a7a <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	f003 0310 	and.w	r3, r3, #16
 8003968:	2b00      	cmp	r3, #0
 800396a:	f000 8086 	beq.w	8003a7a <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003972:	2220      	movs	r2, #32
 8003974:	409a      	lsls	r2, r3
 8003976:	693b      	ldr	r3, [r7, #16]
 8003978:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003980:	b2db      	uxtb	r3, r3
 8003982:	2b05      	cmp	r3, #5
 8003984:	d136      	bne.n	80039f4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	681a      	ldr	r2, [r3, #0]
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	f022 0216 	bic.w	r2, r2, #22
 8003994:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	695a      	ldr	r2, [r3, #20]
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80039a4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d103      	bne.n	80039b6 <HAL_DMA_IRQHandler+0x1da>
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d007      	beq.n	80039c6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	681a      	ldr	r2, [r3, #0]
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	f022 0208 	bic.w	r2, r2, #8
 80039c4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80039ca:	223f      	movs	r2, #63	; 0x3f
 80039cc:	409a      	lsls	r2, r3
 80039ce:	693b      	ldr	r3, [r7, #16]
 80039d0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	2201      	movs	r2, #1
 80039d6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	2200      	movs	r2, #0
 80039de:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d07d      	beq.n	8003ae6 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80039ee:	6878      	ldr	r0, [r7, #4]
 80039f0:	4798      	blx	r3
        }
        return;
 80039f2:	e078      	b.n	8003ae6 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d01c      	beq.n	8003a3c <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d108      	bne.n	8003a22 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d030      	beq.n	8003a7a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a1c:	6878      	ldr	r0, [r7, #4]
 8003a1e:	4798      	blx	r3
 8003a20:	e02b      	b.n	8003a7a <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d027      	beq.n	8003a7a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a2e:	6878      	ldr	r0, [r7, #4]
 8003a30:	4798      	blx	r3
 8003a32:	e022      	b.n	8003a7a <HAL_DMA_IRQHandler+0x29e>
 8003a34:	20000000 	.word	0x20000000
 8003a38:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d10f      	bne.n	8003a6a <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	681a      	ldr	r2, [r3, #0]
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	f022 0210 	bic.w	r2, r2, #16
 8003a58:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	2201      	movs	r2, #1
 8003a5e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	2200      	movs	r2, #0
 8003a66:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d003      	beq.n	8003a7a <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a76:	6878      	ldr	r0, [r7, #4]
 8003a78:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d032      	beq.n	8003ae8 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a86:	f003 0301 	and.w	r3, r3, #1
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d022      	beq.n	8003ad4 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	2205      	movs	r2, #5
 8003a92:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	681a      	ldr	r2, [r3, #0]
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	f022 0201 	bic.w	r2, r2, #1
 8003aa4:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003aa6:	68bb      	ldr	r3, [r7, #8]
 8003aa8:	3301      	adds	r3, #1
 8003aaa:	60bb      	str	r3, [r7, #8]
 8003aac:	697a      	ldr	r2, [r7, #20]
 8003aae:	429a      	cmp	r2, r3
 8003ab0:	d307      	bcc.n	8003ac2 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	f003 0301 	and.w	r3, r3, #1
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d1f2      	bne.n	8003aa6 <HAL_DMA_IRQHandler+0x2ca>
 8003ac0:	e000      	b.n	8003ac4 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8003ac2:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	2201      	movs	r2, #1
 8003ac8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	2200      	movs	r2, #0
 8003ad0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d005      	beq.n	8003ae8 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ae0:	6878      	ldr	r0, [r7, #4]
 8003ae2:	4798      	blx	r3
 8003ae4:	e000      	b.n	8003ae8 <HAL_DMA_IRQHandler+0x30c>
        return;
 8003ae6:	bf00      	nop
    }
  }
}
 8003ae8:	3718      	adds	r7, #24
 8003aea:	46bd      	mov	sp, r7
 8003aec:	bd80      	pop	{r7, pc}
 8003aee:	bf00      	nop

08003af0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003af0:	b480      	push	{r7}
 8003af2:	b085      	sub	sp, #20
 8003af4:	af00      	add	r7, sp, #0
 8003af6:	60f8      	str	r0, [r7, #12]
 8003af8:	60b9      	str	r1, [r7, #8]
 8003afa:	607a      	str	r2, [r7, #4]
 8003afc:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	681a      	ldr	r2, [r3, #0]
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003b0c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	683a      	ldr	r2, [r7, #0]
 8003b14:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	689b      	ldr	r3, [r3, #8]
 8003b1a:	2b40      	cmp	r3, #64	; 0x40
 8003b1c:	d108      	bne.n	8003b30 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	687a      	ldr	r2, [r7, #4]
 8003b24:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	68ba      	ldr	r2, [r7, #8]
 8003b2c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003b2e:	e007      	b.n	8003b40 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	68ba      	ldr	r2, [r7, #8]
 8003b36:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	687a      	ldr	r2, [r7, #4]
 8003b3e:	60da      	str	r2, [r3, #12]
}
 8003b40:	bf00      	nop
 8003b42:	3714      	adds	r7, #20
 8003b44:	46bd      	mov	sp, r7
 8003b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b4a:	4770      	bx	lr

08003b4c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003b4c:	b480      	push	{r7}
 8003b4e:	b085      	sub	sp, #20
 8003b50:	af00      	add	r7, sp, #0
 8003b52:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	b2db      	uxtb	r3, r3
 8003b5a:	3b10      	subs	r3, #16
 8003b5c:	4a14      	ldr	r2, [pc, #80]	; (8003bb0 <DMA_CalcBaseAndBitshift+0x64>)
 8003b5e:	fba2 2303 	umull	r2, r3, r2, r3
 8003b62:	091b      	lsrs	r3, r3, #4
 8003b64:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003b66:	4a13      	ldr	r2, [pc, #76]	; (8003bb4 <DMA_CalcBaseAndBitshift+0x68>)
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	4413      	add	r3, r2
 8003b6c:	781b      	ldrb	r3, [r3, #0]
 8003b6e:	461a      	mov	r2, r3
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	2b03      	cmp	r3, #3
 8003b78:	d909      	bls.n	8003b8e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003b82:	f023 0303 	bic.w	r3, r3, #3
 8003b86:	1d1a      	adds	r2, r3, #4
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	659a      	str	r2, [r3, #88]	; 0x58
 8003b8c:	e007      	b.n	8003b9e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003b96:	f023 0303 	bic.w	r3, r3, #3
 8003b9a:	687a      	ldr	r2, [r7, #4]
 8003b9c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003ba2:	4618      	mov	r0, r3
 8003ba4:	3714      	adds	r7, #20
 8003ba6:	46bd      	mov	sp, r7
 8003ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bac:	4770      	bx	lr
 8003bae:	bf00      	nop
 8003bb0:	aaaaaaab 	.word	0xaaaaaaab
 8003bb4:	0801cd88 	.word	0x0801cd88

08003bb8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003bb8:	b480      	push	{r7}
 8003bba:	b085      	sub	sp, #20
 8003bbc:	af00      	add	r7, sp, #0
 8003bbe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003bc0:	2300      	movs	r3, #0
 8003bc2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bc8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	699b      	ldr	r3, [r3, #24]
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d11f      	bne.n	8003c12 <DMA_CheckFifoParam+0x5a>
 8003bd2:	68bb      	ldr	r3, [r7, #8]
 8003bd4:	2b03      	cmp	r3, #3
 8003bd6:	d856      	bhi.n	8003c86 <DMA_CheckFifoParam+0xce>
 8003bd8:	a201      	add	r2, pc, #4	; (adr r2, 8003be0 <DMA_CheckFifoParam+0x28>)
 8003bda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bde:	bf00      	nop
 8003be0:	08003bf1 	.word	0x08003bf1
 8003be4:	08003c03 	.word	0x08003c03
 8003be8:	08003bf1 	.word	0x08003bf1
 8003bec:	08003c87 	.word	0x08003c87
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bf4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d046      	beq.n	8003c8a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003bfc:	2301      	movs	r3, #1
 8003bfe:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003c00:	e043      	b.n	8003c8a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c06:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003c0a:	d140      	bne.n	8003c8e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003c0c:	2301      	movs	r3, #1
 8003c0e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003c10:	e03d      	b.n	8003c8e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	699b      	ldr	r3, [r3, #24]
 8003c16:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003c1a:	d121      	bne.n	8003c60 <DMA_CheckFifoParam+0xa8>
 8003c1c:	68bb      	ldr	r3, [r7, #8]
 8003c1e:	2b03      	cmp	r3, #3
 8003c20:	d837      	bhi.n	8003c92 <DMA_CheckFifoParam+0xda>
 8003c22:	a201      	add	r2, pc, #4	; (adr r2, 8003c28 <DMA_CheckFifoParam+0x70>)
 8003c24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c28:	08003c39 	.word	0x08003c39
 8003c2c:	08003c3f 	.word	0x08003c3f
 8003c30:	08003c39 	.word	0x08003c39
 8003c34:	08003c51 	.word	0x08003c51
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003c38:	2301      	movs	r3, #1
 8003c3a:	73fb      	strb	r3, [r7, #15]
      break;
 8003c3c:	e030      	b.n	8003ca0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c42:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d025      	beq.n	8003c96 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003c4a:	2301      	movs	r3, #1
 8003c4c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003c4e:	e022      	b.n	8003c96 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c54:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003c58:	d11f      	bne.n	8003c9a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003c5a:	2301      	movs	r3, #1
 8003c5c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003c5e:	e01c      	b.n	8003c9a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003c60:	68bb      	ldr	r3, [r7, #8]
 8003c62:	2b02      	cmp	r3, #2
 8003c64:	d903      	bls.n	8003c6e <DMA_CheckFifoParam+0xb6>
 8003c66:	68bb      	ldr	r3, [r7, #8]
 8003c68:	2b03      	cmp	r3, #3
 8003c6a:	d003      	beq.n	8003c74 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003c6c:	e018      	b.n	8003ca0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003c6e:	2301      	movs	r3, #1
 8003c70:	73fb      	strb	r3, [r7, #15]
      break;
 8003c72:	e015      	b.n	8003ca0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c78:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d00e      	beq.n	8003c9e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003c80:	2301      	movs	r3, #1
 8003c82:	73fb      	strb	r3, [r7, #15]
      break;
 8003c84:	e00b      	b.n	8003c9e <DMA_CheckFifoParam+0xe6>
      break;
 8003c86:	bf00      	nop
 8003c88:	e00a      	b.n	8003ca0 <DMA_CheckFifoParam+0xe8>
      break;
 8003c8a:	bf00      	nop
 8003c8c:	e008      	b.n	8003ca0 <DMA_CheckFifoParam+0xe8>
      break;
 8003c8e:	bf00      	nop
 8003c90:	e006      	b.n	8003ca0 <DMA_CheckFifoParam+0xe8>
      break;
 8003c92:	bf00      	nop
 8003c94:	e004      	b.n	8003ca0 <DMA_CheckFifoParam+0xe8>
      break;
 8003c96:	bf00      	nop
 8003c98:	e002      	b.n	8003ca0 <DMA_CheckFifoParam+0xe8>
      break;   
 8003c9a:	bf00      	nop
 8003c9c:	e000      	b.n	8003ca0 <DMA_CheckFifoParam+0xe8>
      break;
 8003c9e:	bf00      	nop
    }
  } 
  
  return status; 
 8003ca0:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ca2:	4618      	mov	r0, r3
 8003ca4:	3714      	adds	r7, #20
 8003ca6:	46bd      	mov	sp, r7
 8003ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cac:	4770      	bx	lr
 8003cae:	bf00      	nop

08003cb0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003cb0:	b480      	push	{r7}
 8003cb2:	b089      	sub	sp, #36	; 0x24
 8003cb4:	af00      	add	r7, sp, #0
 8003cb6:	6078      	str	r0, [r7, #4]
 8003cb8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003cba:	2300      	movs	r3, #0
 8003cbc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003cbe:	2300      	movs	r3, #0
 8003cc0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003cc2:	2300      	movs	r3, #0
 8003cc4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003cc6:	2300      	movs	r3, #0
 8003cc8:	61fb      	str	r3, [r7, #28]
 8003cca:	e159      	b.n	8003f80 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003ccc:	2201      	movs	r2, #1
 8003cce:	69fb      	ldr	r3, [r7, #28]
 8003cd0:	fa02 f303 	lsl.w	r3, r2, r3
 8003cd4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003cd6:	683b      	ldr	r3, [r7, #0]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	697a      	ldr	r2, [r7, #20]
 8003cdc:	4013      	ands	r3, r2
 8003cde:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003ce0:	693a      	ldr	r2, [r7, #16]
 8003ce2:	697b      	ldr	r3, [r7, #20]
 8003ce4:	429a      	cmp	r2, r3
 8003ce6:	f040 8148 	bne.w	8003f7a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003cea:	683b      	ldr	r3, [r7, #0]
 8003cec:	685b      	ldr	r3, [r3, #4]
 8003cee:	f003 0303 	and.w	r3, r3, #3
 8003cf2:	2b01      	cmp	r3, #1
 8003cf4:	d005      	beq.n	8003d02 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003cf6:	683b      	ldr	r3, [r7, #0]
 8003cf8:	685b      	ldr	r3, [r3, #4]
 8003cfa:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003cfe:	2b02      	cmp	r3, #2
 8003d00:	d130      	bne.n	8003d64 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	689b      	ldr	r3, [r3, #8]
 8003d06:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003d08:	69fb      	ldr	r3, [r7, #28]
 8003d0a:	005b      	lsls	r3, r3, #1
 8003d0c:	2203      	movs	r2, #3
 8003d0e:	fa02 f303 	lsl.w	r3, r2, r3
 8003d12:	43db      	mvns	r3, r3
 8003d14:	69ba      	ldr	r2, [r7, #24]
 8003d16:	4013      	ands	r3, r2
 8003d18:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003d1a:	683b      	ldr	r3, [r7, #0]
 8003d1c:	68da      	ldr	r2, [r3, #12]
 8003d1e:	69fb      	ldr	r3, [r7, #28]
 8003d20:	005b      	lsls	r3, r3, #1
 8003d22:	fa02 f303 	lsl.w	r3, r2, r3
 8003d26:	69ba      	ldr	r2, [r7, #24]
 8003d28:	4313      	orrs	r3, r2
 8003d2a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	69ba      	ldr	r2, [r7, #24]
 8003d30:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	685b      	ldr	r3, [r3, #4]
 8003d36:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003d38:	2201      	movs	r2, #1
 8003d3a:	69fb      	ldr	r3, [r7, #28]
 8003d3c:	fa02 f303 	lsl.w	r3, r2, r3
 8003d40:	43db      	mvns	r3, r3
 8003d42:	69ba      	ldr	r2, [r7, #24]
 8003d44:	4013      	ands	r3, r2
 8003d46:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003d48:	683b      	ldr	r3, [r7, #0]
 8003d4a:	685b      	ldr	r3, [r3, #4]
 8003d4c:	091b      	lsrs	r3, r3, #4
 8003d4e:	f003 0201 	and.w	r2, r3, #1
 8003d52:	69fb      	ldr	r3, [r7, #28]
 8003d54:	fa02 f303 	lsl.w	r3, r2, r3
 8003d58:	69ba      	ldr	r2, [r7, #24]
 8003d5a:	4313      	orrs	r3, r2
 8003d5c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	69ba      	ldr	r2, [r7, #24]
 8003d62:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003d64:	683b      	ldr	r3, [r7, #0]
 8003d66:	685b      	ldr	r3, [r3, #4]
 8003d68:	f003 0303 	and.w	r3, r3, #3
 8003d6c:	2b03      	cmp	r3, #3
 8003d6e:	d017      	beq.n	8003da0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	68db      	ldr	r3, [r3, #12]
 8003d74:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003d76:	69fb      	ldr	r3, [r7, #28]
 8003d78:	005b      	lsls	r3, r3, #1
 8003d7a:	2203      	movs	r2, #3
 8003d7c:	fa02 f303 	lsl.w	r3, r2, r3
 8003d80:	43db      	mvns	r3, r3
 8003d82:	69ba      	ldr	r2, [r7, #24]
 8003d84:	4013      	ands	r3, r2
 8003d86:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003d88:	683b      	ldr	r3, [r7, #0]
 8003d8a:	689a      	ldr	r2, [r3, #8]
 8003d8c:	69fb      	ldr	r3, [r7, #28]
 8003d8e:	005b      	lsls	r3, r3, #1
 8003d90:	fa02 f303 	lsl.w	r3, r2, r3
 8003d94:	69ba      	ldr	r2, [r7, #24]
 8003d96:	4313      	orrs	r3, r2
 8003d98:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	69ba      	ldr	r2, [r7, #24]
 8003d9e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003da0:	683b      	ldr	r3, [r7, #0]
 8003da2:	685b      	ldr	r3, [r3, #4]
 8003da4:	f003 0303 	and.w	r3, r3, #3
 8003da8:	2b02      	cmp	r3, #2
 8003daa:	d123      	bne.n	8003df4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003dac:	69fb      	ldr	r3, [r7, #28]
 8003dae:	08da      	lsrs	r2, r3, #3
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	3208      	adds	r2, #8
 8003db4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003db8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003dba:	69fb      	ldr	r3, [r7, #28]
 8003dbc:	f003 0307 	and.w	r3, r3, #7
 8003dc0:	009b      	lsls	r3, r3, #2
 8003dc2:	220f      	movs	r2, #15
 8003dc4:	fa02 f303 	lsl.w	r3, r2, r3
 8003dc8:	43db      	mvns	r3, r3
 8003dca:	69ba      	ldr	r2, [r7, #24]
 8003dcc:	4013      	ands	r3, r2
 8003dce:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003dd0:	683b      	ldr	r3, [r7, #0]
 8003dd2:	691a      	ldr	r2, [r3, #16]
 8003dd4:	69fb      	ldr	r3, [r7, #28]
 8003dd6:	f003 0307 	and.w	r3, r3, #7
 8003dda:	009b      	lsls	r3, r3, #2
 8003ddc:	fa02 f303 	lsl.w	r3, r2, r3
 8003de0:	69ba      	ldr	r2, [r7, #24]
 8003de2:	4313      	orrs	r3, r2
 8003de4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003de6:	69fb      	ldr	r3, [r7, #28]
 8003de8:	08da      	lsrs	r2, r3, #3
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	3208      	adds	r2, #8
 8003dee:	69b9      	ldr	r1, [r7, #24]
 8003df0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003dfa:	69fb      	ldr	r3, [r7, #28]
 8003dfc:	005b      	lsls	r3, r3, #1
 8003dfe:	2203      	movs	r2, #3
 8003e00:	fa02 f303 	lsl.w	r3, r2, r3
 8003e04:	43db      	mvns	r3, r3
 8003e06:	69ba      	ldr	r2, [r7, #24]
 8003e08:	4013      	ands	r3, r2
 8003e0a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003e0c:	683b      	ldr	r3, [r7, #0]
 8003e0e:	685b      	ldr	r3, [r3, #4]
 8003e10:	f003 0203 	and.w	r2, r3, #3
 8003e14:	69fb      	ldr	r3, [r7, #28]
 8003e16:	005b      	lsls	r3, r3, #1
 8003e18:	fa02 f303 	lsl.w	r3, r2, r3
 8003e1c:	69ba      	ldr	r2, [r7, #24]
 8003e1e:	4313      	orrs	r3, r2
 8003e20:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	69ba      	ldr	r2, [r7, #24]
 8003e26:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003e28:	683b      	ldr	r3, [r7, #0]
 8003e2a:	685b      	ldr	r3, [r3, #4]
 8003e2c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	f000 80a2 	beq.w	8003f7a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003e36:	2300      	movs	r3, #0
 8003e38:	60fb      	str	r3, [r7, #12]
 8003e3a:	4b57      	ldr	r3, [pc, #348]	; (8003f98 <HAL_GPIO_Init+0x2e8>)
 8003e3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e3e:	4a56      	ldr	r2, [pc, #344]	; (8003f98 <HAL_GPIO_Init+0x2e8>)
 8003e40:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003e44:	6453      	str	r3, [r2, #68]	; 0x44
 8003e46:	4b54      	ldr	r3, [pc, #336]	; (8003f98 <HAL_GPIO_Init+0x2e8>)
 8003e48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e4a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003e4e:	60fb      	str	r3, [r7, #12]
 8003e50:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003e52:	4a52      	ldr	r2, [pc, #328]	; (8003f9c <HAL_GPIO_Init+0x2ec>)
 8003e54:	69fb      	ldr	r3, [r7, #28]
 8003e56:	089b      	lsrs	r3, r3, #2
 8003e58:	3302      	adds	r3, #2
 8003e5a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e5e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003e60:	69fb      	ldr	r3, [r7, #28]
 8003e62:	f003 0303 	and.w	r3, r3, #3
 8003e66:	009b      	lsls	r3, r3, #2
 8003e68:	220f      	movs	r2, #15
 8003e6a:	fa02 f303 	lsl.w	r3, r2, r3
 8003e6e:	43db      	mvns	r3, r3
 8003e70:	69ba      	ldr	r2, [r7, #24]
 8003e72:	4013      	ands	r3, r2
 8003e74:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	4a49      	ldr	r2, [pc, #292]	; (8003fa0 <HAL_GPIO_Init+0x2f0>)
 8003e7a:	4293      	cmp	r3, r2
 8003e7c:	d019      	beq.n	8003eb2 <HAL_GPIO_Init+0x202>
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	4a48      	ldr	r2, [pc, #288]	; (8003fa4 <HAL_GPIO_Init+0x2f4>)
 8003e82:	4293      	cmp	r3, r2
 8003e84:	d013      	beq.n	8003eae <HAL_GPIO_Init+0x1fe>
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	4a47      	ldr	r2, [pc, #284]	; (8003fa8 <HAL_GPIO_Init+0x2f8>)
 8003e8a:	4293      	cmp	r3, r2
 8003e8c:	d00d      	beq.n	8003eaa <HAL_GPIO_Init+0x1fa>
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	4a46      	ldr	r2, [pc, #280]	; (8003fac <HAL_GPIO_Init+0x2fc>)
 8003e92:	4293      	cmp	r3, r2
 8003e94:	d007      	beq.n	8003ea6 <HAL_GPIO_Init+0x1f6>
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	4a45      	ldr	r2, [pc, #276]	; (8003fb0 <HAL_GPIO_Init+0x300>)
 8003e9a:	4293      	cmp	r3, r2
 8003e9c:	d101      	bne.n	8003ea2 <HAL_GPIO_Init+0x1f2>
 8003e9e:	2304      	movs	r3, #4
 8003ea0:	e008      	b.n	8003eb4 <HAL_GPIO_Init+0x204>
 8003ea2:	2307      	movs	r3, #7
 8003ea4:	e006      	b.n	8003eb4 <HAL_GPIO_Init+0x204>
 8003ea6:	2303      	movs	r3, #3
 8003ea8:	e004      	b.n	8003eb4 <HAL_GPIO_Init+0x204>
 8003eaa:	2302      	movs	r3, #2
 8003eac:	e002      	b.n	8003eb4 <HAL_GPIO_Init+0x204>
 8003eae:	2301      	movs	r3, #1
 8003eb0:	e000      	b.n	8003eb4 <HAL_GPIO_Init+0x204>
 8003eb2:	2300      	movs	r3, #0
 8003eb4:	69fa      	ldr	r2, [r7, #28]
 8003eb6:	f002 0203 	and.w	r2, r2, #3
 8003eba:	0092      	lsls	r2, r2, #2
 8003ebc:	4093      	lsls	r3, r2
 8003ebe:	69ba      	ldr	r2, [r7, #24]
 8003ec0:	4313      	orrs	r3, r2
 8003ec2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003ec4:	4935      	ldr	r1, [pc, #212]	; (8003f9c <HAL_GPIO_Init+0x2ec>)
 8003ec6:	69fb      	ldr	r3, [r7, #28]
 8003ec8:	089b      	lsrs	r3, r3, #2
 8003eca:	3302      	adds	r3, #2
 8003ecc:	69ba      	ldr	r2, [r7, #24]
 8003ece:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003ed2:	4b38      	ldr	r3, [pc, #224]	; (8003fb4 <HAL_GPIO_Init+0x304>)
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003ed8:	693b      	ldr	r3, [r7, #16]
 8003eda:	43db      	mvns	r3, r3
 8003edc:	69ba      	ldr	r2, [r7, #24]
 8003ede:	4013      	ands	r3, r2
 8003ee0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003ee2:	683b      	ldr	r3, [r7, #0]
 8003ee4:	685b      	ldr	r3, [r3, #4]
 8003ee6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d003      	beq.n	8003ef6 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003eee:	69ba      	ldr	r2, [r7, #24]
 8003ef0:	693b      	ldr	r3, [r7, #16]
 8003ef2:	4313      	orrs	r3, r2
 8003ef4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003ef6:	4a2f      	ldr	r2, [pc, #188]	; (8003fb4 <HAL_GPIO_Init+0x304>)
 8003ef8:	69bb      	ldr	r3, [r7, #24]
 8003efa:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003efc:	4b2d      	ldr	r3, [pc, #180]	; (8003fb4 <HAL_GPIO_Init+0x304>)
 8003efe:	685b      	ldr	r3, [r3, #4]
 8003f00:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003f02:	693b      	ldr	r3, [r7, #16]
 8003f04:	43db      	mvns	r3, r3
 8003f06:	69ba      	ldr	r2, [r7, #24]
 8003f08:	4013      	ands	r3, r2
 8003f0a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003f0c:	683b      	ldr	r3, [r7, #0]
 8003f0e:	685b      	ldr	r3, [r3, #4]
 8003f10:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d003      	beq.n	8003f20 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003f18:	69ba      	ldr	r2, [r7, #24]
 8003f1a:	693b      	ldr	r3, [r7, #16]
 8003f1c:	4313      	orrs	r3, r2
 8003f1e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003f20:	4a24      	ldr	r2, [pc, #144]	; (8003fb4 <HAL_GPIO_Init+0x304>)
 8003f22:	69bb      	ldr	r3, [r7, #24]
 8003f24:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003f26:	4b23      	ldr	r3, [pc, #140]	; (8003fb4 <HAL_GPIO_Init+0x304>)
 8003f28:	689b      	ldr	r3, [r3, #8]
 8003f2a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003f2c:	693b      	ldr	r3, [r7, #16]
 8003f2e:	43db      	mvns	r3, r3
 8003f30:	69ba      	ldr	r2, [r7, #24]
 8003f32:	4013      	ands	r3, r2
 8003f34:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003f36:	683b      	ldr	r3, [r7, #0]
 8003f38:	685b      	ldr	r3, [r3, #4]
 8003f3a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d003      	beq.n	8003f4a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003f42:	69ba      	ldr	r2, [r7, #24]
 8003f44:	693b      	ldr	r3, [r7, #16]
 8003f46:	4313      	orrs	r3, r2
 8003f48:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003f4a:	4a1a      	ldr	r2, [pc, #104]	; (8003fb4 <HAL_GPIO_Init+0x304>)
 8003f4c:	69bb      	ldr	r3, [r7, #24]
 8003f4e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003f50:	4b18      	ldr	r3, [pc, #96]	; (8003fb4 <HAL_GPIO_Init+0x304>)
 8003f52:	68db      	ldr	r3, [r3, #12]
 8003f54:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003f56:	693b      	ldr	r3, [r7, #16]
 8003f58:	43db      	mvns	r3, r3
 8003f5a:	69ba      	ldr	r2, [r7, #24]
 8003f5c:	4013      	ands	r3, r2
 8003f5e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003f60:	683b      	ldr	r3, [r7, #0]
 8003f62:	685b      	ldr	r3, [r3, #4]
 8003f64:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d003      	beq.n	8003f74 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003f6c:	69ba      	ldr	r2, [r7, #24]
 8003f6e:	693b      	ldr	r3, [r7, #16]
 8003f70:	4313      	orrs	r3, r2
 8003f72:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003f74:	4a0f      	ldr	r2, [pc, #60]	; (8003fb4 <HAL_GPIO_Init+0x304>)
 8003f76:	69bb      	ldr	r3, [r7, #24]
 8003f78:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003f7a:	69fb      	ldr	r3, [r7, #28]
 8003f7c:	3301      	adds	r3, #1
 8003f7e:	61fb      	str	r3, [r7, #28]
 8003f80:	69fb      	ldr	r3, [r7, #28]
 8003f82:	2b0f      	cmp	r3, #15
 8003f84:	f67f aea2 	bls.w	8003ccc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003f88:	bf00      	nop
 8003f8a:	bf00      	nop
 8003f8c:	3724      	adds	r7, #36	; 0x24
 8003f8e:	46bd      	mov	sp, r7
 8003f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f94:	4770      	bx	lr
 8003f96:	bf00      	nop
 8003f98:	40023800 	.word	0x40023800
 8003f9c:	40013800 	.word	0x40013800
 8003fa0:	40020000 	.word	0x40020000
 8003fa4:	40020400 	.word	0x40020400
 8003fa8:	40020800 	.word	0x40020800
 8003fac:	40020c00 	.word	0x40020c00
 8003fb0:	40021000 	.word	0x40021000
 8003fb4:	40013c00 	.word	0x40013c00

08003fb8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003fb8:	b480      	push	{r7}
 8003fba:	b083      	sub	sp, #12
 8003fbc:	af00      	add	r7, sp, #0
 8003fbe:	6078      	str	r0, [r7, #4]
 8003fc0:	460b      	mov	r3, r1
 8003fc2:	807b      	strh	r3, [r7, #2]
 8003fc4:	4613      	mov	r3, r2
 8003fc6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003fc8:	787b      	ldrb	r3, [r7, #1]
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d003      	beq.n	8003fd6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003fce:	887a      	ldrh	r2, [r7, #2]
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003fd4:	e003      	b.n	8003fde <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003fd6:	887b      	ldrh	r3, [r7, #2]
 8003fd8:	041a      	lsls	r2, r3, #16
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	619a      	str	r2, [r3, #24]
}
 8003fde:	bf00      	nop
 8003fe0:	370c      	adds	r7, #12
 8003fe2:	46bd      	mov	sp, r7
 8003fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe8:	4770      	bx	lr

08003fea <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003fea:	b480      	push	{r7}
 8003fec:	b085      	sub	sp, #20
 8003fee:	af00      	add	r7, sp, #0
 8003ff0:	6078      	str	r0, [r7, #4]
 8003ff2:	460b      	mov	r3, r1
 8003ff4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	695b      	ldr	r3, [r3, #20]
 8003ffa:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003ffc:	887a      	ldrh	r2, [r7, #2]
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	4013      	ands	r3, r2
 8004002:	041a      	lsls	r2, r3, #16
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	43d9      	mvns	r1, r3
 8004008:	887b      	ldrh	r3, [r7, #2]
 800400a:	400b      	ands	r3, r1
 800400c:	431a      	orrs	r2, r3
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	619a      	str	r2, [r3, #24]
}
 8004012:	bf00      	nop
 8004014:	3714      	adds	r7, #20
 8004016:	46bd      	mov	sp, r7
 8004018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800401c:	4770      	bx	lr
	...

08004020 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004020:	b580      	push	{r7, lr}
 8004022:	b086      	sub	sp, #24
 8004024:	af00      	add	r7, sp, #0
 8004026:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	2b00      	cmp	r3, #0
 800402c:	d101      	bne.n	8004032 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800402e:	2301      	movs	r3, #1
 8004030:	e264      	b.n	80044fc <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	f003 0301 	and.w	r3, r3, #1
 800403a:	2b00      	cmp	r3, #0
 800403c:	d075      	beq.n	800412a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800403e:	4ba3      	ldr	r3, [pc, #652]	; (80042cc <HAL_RCC_OscConfig+0x2ac>)
 8004040:	689b      	ldr	r3, [r3, #8]
 8004042:	f003 030c 	and.w	r3, r3, #12
 8004046:	2b04      	cmp	r3, #4
 8004048:	d00c      	beq.n	8004064 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800404a:	4ba0      	ldr	r3, [pc, #640]	; (80042cc <HAL_RCC_OscConfig+0x2ac>)
 800404c:	689b      	ldr	r3, [r3, #8]
 800404e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004052:	2b08      	cmp	r3, #8
 8004054:	d112      	bne.n	800407c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004056:	4b9d      	ldr	r3, [pc, #628]	; (80042cc <HAL_RCC_OscConfig+0x2ac>)
 8004058:	685b      	ldr	r3, [r3, #4]
 800405a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800405e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004062:	d10b      	bne.n	800407c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004064:	4b99      	ldr	r3, [pc, #612]	; (80042cc <HAL_RCC_OscConfig+0x2ac>)
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800406c:	2b00      	cmp	r3, #0
 800406e:	d05b      	beq.n	8004128 <HAL_RCC_OscConfig+0x108>
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	685b      	ldr	r3, [r3, #4]
 8004074:	2b00      	cmp	r3, #0
 8004076:	d157      	bne.n	8004128 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004078:	2301      	movs	r3, #1
 800407a:	e23f      	b.n	80044fc <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	685b      	ldr	r3, [r3, #4]
 8004080:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004084:	d106      	bne.n	8004094 <HAL_RCC_OscConfig+0x74>
 8004086:	4b91      	ldr	r3, [pc, #580]	; (80042cc <HAL_RCC_OscConfig+0x2ac>)
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	4a90      	ldr	r2, [pc, #576]	; (80042cc <HAL_RCC_OscConfig+0x2ac>)
 800408c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004090:	6013      	str	r3, [r2, #0]
 8004092:	e01d      	b.n	80040d0 <HAL_RCC_OscConfig+0xb0>
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	685b      	ldr	r3, [r3, #4]
 8004098:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800409c:	d10c      	bne.n	80040b8 <HAL_RCC_OscConfig+0x98>
 800409e:	4b8b      	ldr	r3, [pc, #556]	; (80042cc <HAL_RCC_OscConfig+0x2ac>)
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	4a8a      	ldr	r2, [pc, #552]	; (80042cc <HAL_RCC_OscConfig+0x2ac>)
 80040a4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80040a8:	6013      	str	r3, [r2, #0]
 80040aa:	4b88      	ldr	r3, [pc, #544]	; (80042cc <HAL_RCC_OscConfig+0x2ac>)
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	4a87      	ldr	r2, [pc, #540]	; (80042cc <HAL_RCC_OscConfig+0x2ac>)
 80040b0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80040b4:	6013      	str	r3, [r2, #0]
 80040b6:	e00b      	b.n	80040d0 <HAL_RCC_OscConfig+0xb0>
 80040b8:	4b84      	ldr	r3, [pc, #528]	; (80042cc <HAL_RCC_OscConfig+0x2ac>)
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	4a83      	ldr	r2, [pc, #524]	; (80042cc <HAL_RCC_OscConfig+0x2ac>)
 80040be:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80040c2:	6013      	str	r3, [r2, #0]
 80040c4:	4b81      	ldr	r3, [pc, #516]	; (80042cc <HAL_RCC_OscConfig+0x2ac>)
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	4a80      	ldr	r2, [pc, #512]	; (80042cc <HAL_RCC_OscConfig+0x2ac>)
 80040ca:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80040ce:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	685b      	ldr	r3, [r3, #4]
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d013      	beq.n	8004100 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040d8:	f7ff f8a6 	bl	8003228 <HAL_GetTick>
 80040dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80040de:	e008      	b.n	80040f2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80040e0:	f7ff f8a2 	bl	8003228 <HAL_GetTick>
 80040e4:	4602      	mov	r2, r0
 80040e6:	693b      	ldr	r3, [r7, #16]
 80040e8:	1ad3      	subs	r3, r2, r3
 80040ea:	2b64      	cmp	r3, #100	; 0x64
 80040ec:	d901      	bls.n	80040f2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80040ee:	2303      	movs	r3, #3
 80040f0:	e204      	b.n	80044fc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80040f2:	4b76      	ldr	r3, [pc, #472]	; (80042cc <HAL_RCC_OscConfig+0x2ac>)
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d0f0      	beq.n	80040e0 <HAL_RCC_OscConfig+0xc0>
 80040fe:	e014      	b.n	800412a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004100:	f7ff f892 	bl	8003228 <HAL_GetTick>
 8004104:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004106:	e008      	b.n	800411a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004108:	f7ff f88e 	bl	8003228 <HAL_GetTick>
 800410c:	4602      	mov	r2, r0
 800410e:	693b      	ldr	r3, [r7, #16]
 8004110:	1ad3      	subs	r3, r2, r3
 8004112:	2b64      	cmp	r3, #100	; 0x64
 8004114:	d901      	bls.n	800411a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004116:	2303      	movs	r3, #3
 8004118:	e1f0      	b.n	80044fc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800411a:	4b6c      	ldr	r3, [pc, #432]	; (80042cc <HAL_RCC_OscConfig+0x2ac>)
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004122:	2b00      	cmp	r3, #0
 8004124:	d1f0      	bne.n	8004108 <HAL_RCC_OscConfig+0xe8>
 8004126:	e000      	b.n	800412a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004128:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	f003 0302 	and.w	r3, r3, #2
 8004132:	2b00      	cmp	r3, #0
 8004134:	d063      	beq.n	80041fe <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004136:	4b65      	ldr	r3, [pc, #404]	; (80042cc <HAL_RCC_OscConfig+0x2ac>)
 8004138:	689b      	ldr	r3, [r3, #8]
 800413a:	f003 030c 	and.w	r3, r3, #12
 800413e:	2b00      	cmp	r3, #0
 8004140:	d00b      	beq.n	800415a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004142:	4b62      	ldr	r3, [pc, #392]	; (80042cc <HAL_RCC_OscConfig+0x2ac>)
 8004144:	689b      	ldr	r3, [r3, #8]
 8004146:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800414a:	2b08      	cmp	r3, #8
 800414c:	d11c      	bne.n	8004188 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800414e:	4b5f      	ldr	r3, [pc, #380]	; (80042cc <HAL_RCC_OscConfig+0x2ac>)
 8004150:	685b      	ldr	r3, [r3, #4]
 8004152:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004156:	2b00      	cmp	r3, #0
 8004158:	d116      	bne.n	8004188 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800415a:	4b5c      	ldr	r3, [pc, #368]	; (80042cc <HAL_RCC_OscConfig+0x2ac>)
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	f003 0302 	and.w	r3, r3, #2
 8004162:	2b00      	cmp	r3, #0
 8004164:	d005      	beq.n	8004172 <HAL_RCC_OscConfig+0x152>
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	68db      	ldr	r3, [r3, #12]
 800416a:	2b01      	cmp	r3, #1
 800416c:	d001      	beq.n	8004172 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800416e:	2301      	movs	r3, #1
 8004170:	e1c4      	b.n	80044fc <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004172:	4b56      	ldr	r3, [pc, #344]	; (80042cc <HAL_RCC_OscConfig+0x2ac>)
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	691b      	ldr	r3, [r3, #16]
 800417e:	00db      	lsls	r3, r3, #3
 8004180:	4952      	ldr	r1, [pc, #328]	; (80042cc <HAL_RCC_OscConfig+0x2ac>)
 8004182:	4313      	orrs	r3, r2
 8004184:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004186:	e03a      	b.n	80041fe <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	68db      	ldr	r3, [r3, #12]
 800418c:	2b00      	cmp	r3, #0
 800418e:	d020      	beq.n	80041d2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004190:	4b4f      	ldr	r3, [pc, #316]	; (80042d0 <HAL_RCC_OscConfig+0x2b0>)
 8004192:	2201      	movs	r2, #1
 8004194:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004196:	f7ff f847 	bl	8003228 <HAL_GetTick>
 800419a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800419c:	e008      	b.n	80041b0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800419e:	f7ff f843 	bl	8003228 <HAL_GetTick>
 80041a2:	4602      	mov	r2, r0
 80041a4:	693b      	ldr	r3, [r7, #16]
 80041a6:	1ad3      	subs	r3, r2, r3
 80041a8:	2b02      	cmp	r3, #2
 80041aa:	d901      	bls.n	80041b0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80041ac:	2303      	movs	r3, #3
 80041ae:	e1a5      	b.n	80044fc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80041b0:	4b46      	ldr	r3, [pc, #280]	; (80042cc <HAL_RCC_OscConfig+0x2ac>)
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	f003 0302 	and.w	r3, r3, #2
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d0f0      	beq.n	800419e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80041bc:	4b43      	ldr	r3, [pc, #268]	; (80042cc <HAL_RCC_OscConfig+0x2ac>)
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	691b      	ldr	r3, [r3, #16]
 80041c8:	00db      	lsls	r3, r3, #3
 80041ca:	4940      	ldr	r1, [pc, #256]	; (80042cc <HAL_RCC_OscConfig+0x2ac>)
 80041cc:	4313      	orrs	r3, r2
 80041ce:	600b      	str	r3, [r1, #0]
 80041d0:	e015      	b.n	80041fe <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80041d2:	4b3f      	ldr	r3, [pc, #252]	; (80042d0 <HAL_RCC_OscConfig+0x2b0>)
 80041d4:	2200      	movs	r2, #0
 80041d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041d8:	f7ff f826 	bl	8003228 <HAL_GetTick>
 80041dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80041de:	e008      	b.n	80041f2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80041e0:	f7ff f822 	bl	8003228 <HAL_GetTick>
 80041e4:	4602      	mov	r2, r0
 80041e6:	693b      	ldr	r3, [r7, #16]
 80041e8:	1ad3      	subs	r3, r2, r3
 80041ea:	2b02      	cmp	r3, #2
 80041ec:	d901      	bls.n	80041f2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80041ee:	2303      	movs	r3, #3
 80041f0:	e184      	b.n	80044fc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80041f2:	4b36      	ldr	r3, [pc, #216]	; (80042cc <HAL_RCC_OscConfig+0x2ac>)
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	f003 0302 	and.w	r3, r3, #2
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d1f0      	bne.n	80041e0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	f003 0308 	and.w	r3, r3, #8
 8004206:	2b00      	cmp	r3, #0
 8004208:	d030      	beq.n	800426c <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	695b      	ldr	r3, [r3, #20]
 800420e:	2b00      	cmp	r3, #0
 8004210:	d016      	beq.n	8004240 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004212:	4b30      	ldr	r3, [pc, #192]	; (80042d4 <HAL_RCC_OscConfig+0x2b4>)
 8004214:	2201      	movs	r2, #1
 8004216:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004218:	f7ff f806 	bl	8003228 <HAL_GetTick>
 800421c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800421e:	e008      	b.n	8004232 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004220:	f7ff f802 	bl	8003228 <HAL_GetTick>
 8004224:	4602      	mov	r2, r0
 8004226:	693b      	ldr	r3, [r7, #16]
 8004228:	1ad3      	subs	r3, r2, r3
 800422a:	2b02      	cmp	r3, #2
 800422c:	d901      	bls.n	8004232 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800422e:	2303      	movs	r3, #3
 8004230:	e164      	b.n	80044fc <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004232:	4b26      	ldr	r3, [pc, #152]	; (80042cc <HAL_RCC_OscConfig+0x2ac>)
 8004234:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004236:	f003 0302 	and.w	r3, r3, #2
 800423a:	2b00      	cmp	r3, #0
 800423c:	d0f0      	beq.n	8004220 <HAL_RCC_OscConfig+0x200>
 800423e:	e015      	b.n	800426c <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004240:	4b24      	ldr	r3, [pc, #144]	; (80042d4 <HAL_RCC_OscConfig+0x2b4>)
 8004242:	2200      	movs	r2, #0
 8004244:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004246:	f7fe ffef 	bl	8003228 <HAL_GetTick>
 800424a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800424c:	e008      	b.n	8004260 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800424e:	f7fe ffeb 	bl	8003228 <HAL_GetTick>
 8004252:	4602      	mov	r2, r0
 8004254:	693b      	ldr	r3, [r7, #16]
 8004256:	1ad3      	subs	r3, r2, r3
 8004258:	2b02      	cmp	r3, #2
 800425a:	d901      	bls.n	8004260 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800425c:	2303      	movs	r3, #3
 800425e:	e14d      	b.n	80044fc <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004260:	4b1a      	ldr	r3, [pc, #104]	; (80042cc <HAL_RCC_OscConfig+0x2ac>)
 8004262:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004264:	f003 0302 	and.w	r3, r3, #2
 8004268:	2b00      	cmp	r3, #0
 800426a:	d1f0      	bne.n	800424e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	f003 0304 	and.w	r3, r3, #4
 8004274:	2b00      	cmp	r3, #0
 8004276:	f000 80a0 	beq.w	80043ba <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800427a:	2300      	movs	r3, #0
 800427c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800427e:	4b13      	ldr	r3, [pc, #76]	; (80042cc <HAL_RCC_OscConfig+0x2ac>)
 8004280:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004282:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004286:	2b00      	cmp	r3, #0
 8004288:	d10f      	bne.n	80042aa <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800428a:	2300      	movs	r3, #0
 800428c:	60bb      	str	r3, [r7, #8]
 800428e:	4b0f      	ldr	r3, [pc, #60]	; (80042cc <HAL_RCC_OscConfig+0x2ac>)
 8004290:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004292:	4a0e      	ldr	r2, [pc, #56]	; (80042cc <HAL_RCC_OscConfig+0x2ac>)
 8004294:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004298:	6413      	str	r3, [r2, #64]	; 0x40
 800429a:	4b0c      	ldr	r3, [pc, #48]	; (80042cc <HAL_RCC_OscConfig+0x2ac>)
 800429c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800429e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80042a2:	60bb      	str	r3, [r7, #8]
 80042a4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80042a6:	2301      	movs	r3, #1
 80042a8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042aa:	4b0b      	ldr	r3, [pc, #44]	; (80042d8 <HAL_RCC_OscConfig+0x2b8>)
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d121      	bne.n	80042fa <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80042b6:	4b08      	ldr	r3, [pc, #32]	; (80042d8 <HAL_RCC_OscConfig+0x2b8>)
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	4a07      	ldr	r2, [pc, #28]	; (80042d8 <HAL_RCC_OscConfig+0x2b8>)
 80042bc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80042c0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80042c2:	f7fe ffb1 	bl	8003228 <HAL_GetTick>
 80042c6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042c8:	e011      	b.n	80042ee <HAL_RCC_OscConfig+0x2ce>
 80042ca:	bf00      	nop
 80042cc:	40023800 	.word	0x40023800
 80042d0:	42470000 	.word	0x42470000
 80042d4:	42470e80 	.word	0x42470e80
 80042d8:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80042dc:	f7fe ffa4 	bl	8003228 <HAL_GetTick>
 80042e0:	4602      	mov	r2, r0
 80042e2:	693b      	ldr	r3, [r7, #16]
 80042e4:	1ad3      	subs	r3, r2, r3
 80042e6:	2b02      	cmp	r3, #2
 80042e8:	d901      	bls.n	80042ee <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80042ea:	2303      	movs	r3, #3
 80042ec:	e106      	b.n	80044fc <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042ee:	4b85      	ldr	r3, [pc, #532]	; (8004504 <HAL_RCC_OscConfig+0x4e4>)
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d0f0      	beq.n	80042dc <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	689b      	ldr	r3, [r3, #8]
 80042fe:	2b01      	cmp	r3, #1
 8004300:	d106      	bne.n	8004310 <HAL_RCC_OscConfig+0x2f0>
 8004302:	4b81      	ldr	r3, [pc, #516]	; (8004508 <HAL_RCC_OscConfig+0x4e8>)
 8004304:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004306:	4a80      	ldr	r2, [pc, #512]	; (8004508 <HAL_RCC_OscConfig+0x4e8>)
 8004308:	f043 0301 	orr.w	r3, r3, #1
 800430c:	6713      	str	r3, [r2, #112]	; 0x70
 800430e:	e01c      	b.n	800434a <HAL_RCC_OscConfig+0x32a>
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	689b      	ldr	r3, [r3, #8]
 8004314:	2b05      	cmp	r3, #5
 8004316:	d10c      	bne.n	8004332 <HAL_RCC_OscConfig+0x312>
 8004318:	4b7b      	ldr	r3, [pc, #492]	; (8004508 <HAL_RCC_OscConfig+0x4e8>)
 800431a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800431c:	4a7a      	ldr	r2, [pc, #488]	; (8004508 <HAL_RCC_OscConfig+0x4e8>)
 800431e:	f043 0304 	orr.w	r3, r3, #4
 8004322:	6713      	str	r3, [r2, #112]	; 0x70
 8004324:	4b78      	ldr	r3, [pc, #480]	; (8004508 <HAL_RCC_OscConfig+0x4e8>)
 8004326:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004328:	4a77      	ldr	r2, [pc, #476]	; (8004508 <HAL_RCC_OscConfig+0x4e8>)
 800432a:	f043 0301 	orr.w	r3, r3, #1
 800432e:	6713      	str	r3, [r2, #112]	; 0x70
 8004330:	e00b      	b.n	800434a <HAL_RCC_OscConfig+0x32a>
 8004332:	4b75      	ldr	r3, [pc, #468]	; (8004508 <HAL_RCC_OscConfig+0x4e8>)
 8004334:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004336:	4a74      	ldr	r2, [pc, #464]	; (8004508 <HAL_RCC_OscConfig+0x4e8>)
 8004338:	f023 0301 	bic.w	r3, r3, #1
 800433c:	6713      	str	r3, [r2, #112]	; 0x70
 800433e:	4b72      	ldr	r3, [pc, #456]	; (8004508 <HAL_RCC_OscConfig+0x4e8>)
 8004340:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004342:	4a71      	ldr	r2, [pc, #452]	; (8004508 <HAL_RCC_OscConfig+0x4e8>)
 8004344:	f023 0304 	bic.w	r3, r3, #4
 8004348:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	689b      	ldr	r3, [r3, #8]
 800434e:	2b00      	cmp	r3, #0
 8004350:	d015      	beq.n	800437e <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004352:	f7fe ff69 	bl	8003228 <HAL_GetTick>
 8004356:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004358:	e00a      	b.n	8004370 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800435a:	f7fe ff65 	bl	8003228 <HAL_GetTick>
 800435e:	4602      	mov	r2, r0
 8004360:	693b      	ldr	r3, [r7, #16]
 8004362:	1ad3      	subs	r3, r2, r3
 8004364:	f241 3288 	movw	r2, #5000	; 0x1388
 8004368:	4293      	cmp	r3, r2
 800436a:	d901      	bls.n	8004370 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 800436c:	2303      	movs	r3, #3
 800436e:	e0c5      	b.n	80044fc <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004370:	4b65      	ldr	r3, [pc, #404]	; (8004508 <HAL_RCC_OscConfig+0x4e8>)
 8004372:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004374:	f003 0302 	and.w	r3, r3, #2
 8004378:	2b00      	cmp	r3, #0
 800437a:	d0ee      	beq.n	800435a <HAL_RCC_OscConfig+0x33a>
 800437c:	e014      	b.n	80043a8 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800437e:	f7fe ff53 	bl	8003228 <HAL_GetTick>
 8004382:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004384:	e00a      	b.n	800439c <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004386:	f7fe ff4f 	bl	8003228 <HAL_GetTick>
 800438a:	4602      	mov	r2, r0
 800438c:	693b      	ldr	r3, [r7, #16]
 800438e:	1ad3      	subs	r3, r2, r3
 8004390:	f241 3288 	movw	r2, #5000	; 0x1388
 8004394:	4293      	cmp	r3, r2
 8004396:	d901      	bls.n	800439c <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8004398:	2303      	movs	r3, #3
 800439a:	e0af      	b.n	80044fc <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800439c:	4b5a      	ldr	r3, [pc, #360]	; (8004508 <HAL_RCC_OscConfig+0x4e8>)
 800439e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80043a0:	f003 0302 	and.w	r3, r3, #2
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d1ee      	bne.n	8004386 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80043a8:	7dfb      	ldrb	r3, [r7, #23]
 80043aa:	2b01      	cmp	r3, #1
 80043ac:	d105      	bne.n	80043ba <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80043ae:	4b56      	ldr	r3, [pc, #344]	; (8004508 <HAL_RCC_OscConfig+0x4e8>)
 80043b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043b2:	4a55      	ldr	r2, [pc, #340]	; (8004508 <HAL_RCC_OscConfig+0x4e8>)
 80043b4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80043b8:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	699b      	ldr	r3, [r3, #24]
 80043be:	2b00      	cmp	r3, #0
 80043c0:	f000 809b 	beq.w	80044fa <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80043c4:	4b50      	ldr	r3, [pc, #320]	; (8004508 <HAL_RCC_OscConfig+0x4e8>)
 80043c6:	689b      	ldr	r3, [r3, #8]
 80043c8:	f003 030c 	and.w	r3, r3, #12
 80043cc:	2b08      	cmp	r3, #8
 80043ce:	d05c      	beq.n	800448a <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	699b      	ldr	r3, [r3, #24]
 80043d4:	2b02      	cmp	r3, #2
 80043d6:	d141      	bne.n	800445c <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80043d8:	4b4c      	ldr	r3, [pc, #304]	; (800450c <HAL_RCC_OscConfig+0x4ec>)
 80043da:	2200      	movs	r2, #0
 80043dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043de:	f7fe ff23 	bl	8003228 <HAL_GetTick>
 80043e2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80043e4:	e008      	b.n	80043f8 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80043e6:	f7fe ff1f 	bl	8003228 <HAL_GetTick>
 80043ea:	4602      	mov	r2, r0
 80043ec:	693b      	ldr	r3, [r7, #16]
 80043ee:	1ad3      	subs	r3, r2, r3
 80043f0:	2b02      	cmp	r3, #2
 80043f2:	d901      	bls.n	80043f8 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80043f4:	2303      	movs	r3, #3
 80043f6:	e081      	b.n	80044fc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80043f8:	4b43      	ldr	r3, [pc, #268]	; (8004508 <HAL_RCC_OscConfig+0x4e8>)
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004400:	2b00      	cmp	r3, #0
 8004402:	d1f0      	bne.n	80043e6 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	69da      	ldr	r2, [r3, #28]
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	6a1b      	ldr	r3, [r3, #32]
 800440c:	431a      	orrs	r2, r3
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004412:	019b      	lsls	r3, r3, #6
 8004414:	431a      	orrs	r2, r3
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800441a:	085b      	lsrs	r3, r3, #1
 800441c:	3b01      	subs	r3, #1
 800441e:	041b      	lsls	r3, r3, #16
 8004420:	431a      	orrs	r2, r3
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004426:	061b      	lsls	r3, r3, #24
 8004428:	4937      	ldr	r1, [pc, #220]	; (8004508 <HAL_RCC_OscConfig+0x4e8>)
 800442a:	4313      	orrs	r3, r2
 800442c:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800442e:	4b37      	ldr	r3, [pc, #220]	; (800450c <HAL_RCC_OscConfig+0x4ec>)
 8004430:	2201      	movs	r2, #1
 8004432:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004434:	f7fe fef8 	bl	8003228 <HAL_GetTick>
 8004438:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800443a:	e008      	b.n	800444e <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800443c:	f7fe fef4 	bl	8003228 <HAL_GetTick>
 8004440:	4602      	mov	r2, r0
 8004442:	693b      	ldr	r3, [r7, #16]
 8004444:	1ad3      	subs	r3, r2, r3
 8004446:	2b02      	cmp	r3, #2
 8004448:	d901      	bls.n	800444e <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800444a:	2303      	movs	r3, #3
 800444c:	e056      	b.n	80044fc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800444e:	4b2e      	ldr	r3, [pc, #184]	; (8004508 <HAL_RCC_OscConfig+0x4e8>)
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004456:	2b00      	cmp	r3, #0
 8004458:	d0f0      	beq.n	800443c <HAL_RCC_OscConfig+0x41c>
 800445a:	e04e      	b.n	80044fa <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800445c:	4b2b      	ldr	r3, [pc, #172]	; (800450c <HAL_RCC_OscConfig+0x4ec>)
 800445e:	2200      	movs	r2, #0
 8004460:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004462:	f7fe fee1 	bl	8003228 <HAL_GetTick>
 8004466:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004468:	e008      	b.n	800447c <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800446a:	f7fe fedd 	bl	8003228 <HAL_GetTick>
 800446e:	4602      	mov	r2, r0
 8004470:	693b      	ldr	r3, [r7, #16]
 8004472:	1ad3      	subs	r3, r2, r3
 8004474:	2b02      	cmp	r3, #2
 8004476:	d901      	bls.n	800447c <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8004478:	2303      	movs	r3, #3
 800447a:	e03f      	b.n	80044fc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800447c:	4b22      	ldr	r3, [pc, #136]	; (8004508 <HAL_RCC_OscConfig+0x4e8>)
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004484:	2b00      	cmp	r3, #0
 8004486:	d1f0      	bne.n	800446a <HAL_RCC_OscConfig+0x44a>
 8004488:	e037      	b.n	80044fa <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	699b      	ldr	r3, [r3, #24]
 800448e:	2b01      	cmp	r3, #1
 8004490:	d101      	bne.n	8004496 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8004492:	2301      	movs	r3, #1
 8004494:	e032      	b.n	80044fc <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004496:	4b1c      	ldr	r3, [pc, #112]	; (8004508 <HAL_RCC_OscConfig+0x4e8>)
 8004498:	685b      	ldr	r3, [r3, #4]
 800449a:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	699b      	ldr	r3, [r3, #24]
 80044a0:	2b01      	cmp	r3, #1
 80044a2:	d028      	beq.n	80044f6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80044ae:	429a      	cmp	r2, r3
 80044b0:	d121      	bne.n	80044f6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80044bc:	429a      	cmp	r2, r3
 80044be:	d11a      	bne.n	80044f6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80044c0:	68fa      	ldr	r2, [r7, #12]
 80044c2:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80044c6:	4013      	ands	r3, r2
 80044c8:	687a      	ldr	r2, [r7, #4]
 80044ca:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80044cc:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80044ce:	4293      	cmp	r3, r2
 80044d0:	d111      	bne.n	80044f6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044dc:	085b      	lsrs	r3, r3, #1
 80044de:	3b01      	subs	r3, #1
 80044e0:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80044e2:	429a      	cmp	r2, r3
 80044e4:	d107      	bne.n	80044f6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044f0:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80044f2:	429a      	cmp	r2, r3
 80044f4:	d001      	beq.n	80044fa <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 80044f6:	2301      	movs	r3, #1
 80044f8:	e000      	b.n	80044fc <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 80044fa:	2300      	movs	r3, #0
}
 80044fc:	4618      	mov	r0, r3
 80044fe:	3718      	adds	r7, #24
 8004500:	46bd      	mov	sp, r7
 8004502:	bd80      	pop	{r7, pc}
 8004504:	40007000 	.word	0x40007000
 8004508:	40023800 	.word	0x40023800
 800450c:	42470060 	.word	0x42470060

08004510 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004510:	b580      	push	{r7, lr}
 8004512:	b084      	sub	sp, #16
 8004514:	af00      	add	r7, sp, #0
 8004516:	6078      	str	r0, [r7, #4]
 8004518:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	2b00      	cmp	r3, #0
 800451e:	d101      	bne.n	8004524 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004520:	2301      	movs	r3, #1
 8004522:	e0cc      	b.n	80046be <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004524:	4b68      	ldr	r3, [pc, #416]	; (80046c8 <HAL_RCC_ClockConfig+0x1b8>)
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	f003 0307 	and.w	r3, r3, #7
 800452c:	683a      	ldr	r2, [r7, #0]
 800452e:	429a      	cmp	r2, r3
 8004530:	d90c      	bls.n	800454c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004532:	4b65      	ldr	r3, [pc, #404]	; (80046c8 <HAL_RCC_ClockConfig+0x1b8>)
 8004534:	683a      	ldr	r2, [r7, #0]
 8004536:	b2d2      	uxtb	r2, r2
 8004538:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800453a:	4b63      	ldr	r3, [pc, #396]	; (80046c8 <HAL_RCC_ClockConfig+0x1b8>)
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	f003 0307 	and.w	r3, r3, #7
 8004542:	683a      	ldr	r2, [r7, #0]
 8004544:	429a      	cmp	r2, r3
 8004546:	d001      	beq.n	800454c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004548:	2301      	movs	r3, #1
 800454a:	e0b8      	b.n	80046be <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	f003 0302 	and.w	r3, r3, #2
 8004554:	2b00      	cmp	r3, #0
 8004556:	d020      	beq.n	800459a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	f003 0304 	and.w	r3, r3, #4
 8004560:	2b00      	cmp	r3, #0
 8004562:	d005      	beq.n	8004570 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004564:	4b59      	ldr	r3, [pc, #356]	; (80046cc <HAL_RCC_ClockConfig+0x1bc>)
 8004566:	689b      	ldr	r3, [r3, #8]
 8004568:	4a58      	ldr	r2, [pc, #352]	; (80046cc <HAL_RCC_ClockConfig+0x1bc>)
 800456a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800456e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	f003 0308 	and.w	r3, r3, #8
 8004578:	2b00      	cmp	r3, #0
 800457a:	d005      	beq.n	8004588 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800457c:	4b53      	ldr	r3, [pc, #332]	; (80046cc <HAL_RCC_ClockConfig+0x1bc>)
 800457e:	689b      	ldr	r3, [r3, #8]
 8004580:	4a52      	ldr	r2, [pc, #328]	; (80046cc <HAL_RCC_ClockConfig+0x1bc>)
 8004582:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004586:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004588:	4b50      	ldr	r3, [pc, #320]	; (80046cc <HAL_RCC_ClockConfig+0x1bc>)
 800458a:	689b      	ldr	r3, [r3, #8]
 800458c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	689b      	ldr	r3, [r3, #8]
 8004594:	494d      	ldr	r1, [pc, #308]	; (80046cc <HAL_RCC_ClockConfig+0x1bc>)
 8004596:	4313      	orrs	r3, r2
 8004598:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	f003 0301 	and.w	r3, r3, #1
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d044      	beq.n	8004630 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	685b      	ldr	r3, [r3, #4]
 80045aa:	2b01      	cmp	r3, #1
 80045ac:	d107      	bne.n	80045be <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80045ae:	4b47      	ldr	r3, [pc, #284]	; (80046cc <HAL_RCC_ClockConfig+0x1bc>)
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d119      	bne.n	80045ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80045ba:	2301      	movs	r3, #1
 80045bc:	e07f      	b.n	80046be <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	685b      	ldr	r3, [r3, #4]
 80045c2:	2b02      	cmp	r3, #2
 80045c4:	d003      	beq.n	80045ce <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80045ca:	2b03      	cmp	r3, #3
 80045cc:	d107      	bne.n	80045de <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80045ce:	4b3f      	ldr	r3, [pc, #252]	; (80046cc <HAL_RCC_ClockConfig+0x1bc>)
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d109      	bne.n	80045ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80045da:	2301      	movs	r3, #1
 80045dc:	e06f      	b.n	80046be <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80045de:	4b3b      	ldr	r3, [pc, #236]	; (80046cc <HAL_RCC_ClockConfig+0x1bc>)
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	f003 0302 	and.w	r3, r3, #2
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d101      	bne.n	80045ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80045ea:	2301      	movs	r3, #1
 80045ec:	e067      	b.n	80046be <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80045ee:	4b37      	ldr	r3, [pc, #220]	; (80046cc <HAL_RCC_ClockConfig+0x1bc>)
 80045f0:	689b      	ldr	r3, [r3, #8]
 80045f2:	f023 0203 	bic.w	r2, r3, #3
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	685b      	ldr	r3, [r3, #4]
 80045fa:	4934      	ldr	r1, [pc, #208]	; (80046cc <HAL_RCC_ClockConfig+0x1bc>)
 80045fc:	4313      	orrs	r3, r2
 80045fe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004600:	f7fe fe12 	bl	8003228 <HAL_GetTick>
 8004604:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004606:	e00a      	b.n	800461e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004608:	f7fe fe0e 	bl	8003228 <HAL_GetTick>
 800460c:	4602      	mov	r2, r0
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	1ad3      	subs	r3, r2, r3
 8004612:	f241 3288 	movw	r2, #5000	; 0x1388
 8004616:	4293      	cmp	r3, r2
 8004618:	d901      	bls.n	800461e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800461a:	2303      	movs	r3, #3
 800461c:	e04f      	b.n	80046be <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800461e:	4b2b      	ldr	r3, [pc, #172]	; (80046cc <HAL_RCC_ClockConfig+0x1bc>)
 8004620:	689b      	ldr	r3, [r3, #8]
 8004622:	f003 020c 	and.w	r2, r3, #12
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	685b      	ldr	r3, [r3, #4]
 800462a:	009b      	lsls	r3, r3, #2
 800462c:	429a      	cmp	r2, r3
 800462e:	d1eb      	bne.n	8004608 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004630:	4b25      	ldr	r3, [pc, #148]	; (80046c8 <HAL_RCC_ClockConfig+0x1b8>)
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	f003 0307 	and.w	r3, r3, #7
 8004638:	683a      	ldr	r2, [r7, #0]
 800463a:	429a      	cmp	r2, r3
 800463c:	d20c      	bcs.n	8004658 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800463e:	4b22      	ldr	r3, [pc, #136]	; (80046c8 <HAL_RCC_ClockConfig+0x1b8>)
 8004640:	683a      	ldr	r2, [r7, #0]
 8004642:	b2d2      	uxtb	r2, r2
 8004644:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004646:	4b20      	ldr	r3, [pc, #128]	; (80046c8 <HAL_RCC_ClockConfig+0x1b8>)
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	f003 0307 	and.w	r3, r3, #7
 800464e:	683a      	ldr	r2, [r7, #0]
 8004650:	429a      	cmp	r2, r3
 8004652:	d001      	beq.n	8004658 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004654:	2301      	movs	r3, #1
 8004656:	e032      	b.n	80046be <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	f003 0304 	and.w	r3, r3, #4
 8004660:	2b00      	cmp	r3, #0
 8004662:	d008      	beq.n	8004676 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004664:	4b19      	ldr	r3, [pc, #100]	; (80046cc <HAL_RCC_ClockConfig+0x1bc>)
 8004666:	689b      	ldr	r3, [r3, #8]
 8004668:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	68db      	ldr	r3, [r3, #12]
 8004670:	4916      	ldr	r1, [pc, #88]	; (80046cc <HAL_RCC_ClockConfig+0x1bc>)
 8004672:	4313      	orrs	r3, r2
 8004674:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	f003 0308 	and.w	r3, r3, #8
 800467e:	2b00      	cmp	r3, #0
 8004680:	d009      	beq.n	8004696 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004682:	4b12      	ldr	r3, [pc, #72]	; (80046cc <HAL_RCC_ClockConfig+0x1bc>)
 8004684:	689b      	ldr	r3, [r3, #8]
 8004686:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	691b      	ldr	r3, [r3, #16]
 800468e:	00db      	lsls	r3, r3, #3
 8004690:	490e      	ldr	r1, [pc, #56]	; (80046cc <HAL_RCC_ClockConfig+0x1bc>)
 8004692:	4313      	orrs	r3, r2
 8004694:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004696:	f000 f821 	bl	80046dc <HAL_RCC_GetSysClockFreq>
 800469a:	4602      	mov	r2, r0
 800469c:	4b0b      	ldr	r3, [pc, #44]	; (80046cc <HAL_RCC_ClockConfig+0x1bc>)
 800469e:	689b      	ldr	r3, [r3, #8]
 80046a0:	091b      	lsrs	r3, r3, #4
 80046a2:	f003 030f 	and.w	r3, r3, #15
 80046a6:	490a      	ldr	r1, [pc, #40]	; (80046d0 <HAL_RCC_ClockConfig+0x1c0>)
 80046a8:	5ccb      	ldrb	r3, [r1, r3]
 80046aa:	fa22 f303 	lsr.w	r3, r2, r3
 80046ae:	4a09      	ldr	r2, [pc, #36]	; (80046d4 <HAL_RCC_ClockConfig+0x1c4>)
 80046b0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80046b2:	4b09      	ldr	r3, [pc, #36]	; (80046d8 <HAL_RCC_ClockConfig+0x1c8>)
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	4618      	mov	r0, r3
 80046b8:	f7fe fd72 	bl	80031a0 <HAL_InitTick>

  return HAL_OK;
 80046bc:	2300      	movs	r3, #0
}
 80046be:	4618      	mov	r0, r3
 80046c0:	3710      	adds	r7, #16
 80046c2:	46bd      	mov	sp, r7
 80046c4:	bd80      	pop	{r7, pc}
 80046c6:	bf00      	nop
 80046c8:	40023c00 	.word	0x40023c00
 80046cc:	40023800 	.word	0x40023800
 80046d0:	0801cd70 	.word	0x0801cd70
 80046d4:	20000000 	.word	0x20000000
 80046d8:	20000004 	.word	0x20000004

080046dc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80046dc:	b5b0      	push	{r4, r5, r7, lr}
 80046de:	b084      	sub	sp, #16
 80046e0:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80046e2:	2100      	movs	r1, #0
 80046e4:	6079      	str	r1, [r7, #4]
 80046e6:	2100      	movs	r1, #0
 80046e8:	60f9      	str	r1, [r7, #12]
 80046ea:	2100      	movs	r1, #0
 80046ec:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80046ee:	2100      	movs	r1, #0
 80046f0:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80046f2:	4952      	ldr	r1, [pc, #328]	; (800483c <HAL_RCC_GetSysClockFreq+0x160>)
 80046f4:	6889      	ldr	r1, [r1, #8]
 80046f6:	f001 010c 	and.w	r1, r1, #12
 80046fa:	2908      	cmp	r1, #8
 80046fc:	d00d      	beq.n	800471a <HAL_RCC_GetSysClockFreq+0x3e>
 80046fe:	2908      	cmp	r1, #8
 8004700:	f200 8094 	bhi.w	800482c <HAL_RCC_GetSysClockFreq+0x150>
 8004704:	2900      	cmp	r1, #0
 8004706:	d002      	beq.n	800470e <HAL_RCC_GetSysClockFreq+0x32>
 8004708:	2904      	cmp	r1, #4
 800470a:	d003      	beq.n	8004714 <HAL_RCC_GetSysClockFreq+0x38>
 800470c:	e08e      	b.n	800482c <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800470e:	4b4c      	ldr	r3, [pc, #304]	; (8004840 <HAL_RCC_GetSysClockFreq+0x164>)
 8004710:	60bb      	str	r3, [r7, #8]
       break;
 8004712:	e08e      	b.n	8004832 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004714:	4b4b      	ldr	r3, [pc, #300]	; (8004844 <HAL_RCC_GetSysClockFreq+0x168>)
 8004716:	60bb      	str	r3, [r7, #8]
      break;
 8004718:	e08b      	b.n	8004832 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800471a:	4948      	ldr	r1, [pc, #288]	; (800483c <HAL_RCC_GetSysClockFreq+0x160>)
 800471c:	6849      	ldr	r1, [r1, #4]
 800471e:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 8004722:	6079      	str	r1, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004724:	4945      	ldr	r1, [pc, #276]	; (800483c <HAL_RCC_GetSysClockFreq+0x160>)
 8004726:	6849      	ldr	r1, [r1, #4]
 8004728:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 800472c:	2900      	cmp	r1, #0
 800472e:	d024      	beq.n	800477a <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004730:	4942      	ldr	r1, [pc, #264]	; (800483c <HAL_RCC_GetSysClockFreq+0x160>)
 8004732:	6849      	ldr	r1, [r1, #4]
 8004734:	0989      	lsrs	r1, r1, #6
 8004736:	4608      	mov	r0, r1
 8004738:	f04f 0100 	mov.w	r1, #0
 800473c:	f240 14ff 	movw	r4, #511	; 0x1ff
 8004740:	f04f 0500 	mov.w	r5, #0
 8004744:	ea00 0204 	and.w	r2, r0, r4
 8004748:	ea01 0305 	and.w	r3, r1, r5
 800474c:	493d      	ldr	r1, [pc, #244]	; (8004844 <HAL_RCC_GetSysClockFreq+0x168>)
 800474e:	fb01 f003 	mul.w	r0, r1, r3
 8004752:	2100      	movs	r1, #0
 8004754:	fb01 f102 	mul.w	r1, r1, r2
 8004758:	1844      	adds	r4, r0, r1
 800475a:	493a      	ldr	r1, [pc, #232]	; (8004844 <HAL_RCC_GetSysClockFreq+0x168>)
 800475c:	fba2 0101 	umull	r0, r1, r2, r1
 8004760:	1863      	adds	r3, r4, r1
 8004762:	4619      	mov	r1, r3
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	461a      	mov	r2, r3
 8004768:	f04f 0300 	mov.w	r3, #0
 800476c:	f7fc faa4 	bl	8000cb8 <__aeabi_uldivmod>
 8004770:	4602      	mov	r2, r0
 8004772:	460b      	mov	r3, r1
 8004774:	4613      	mov	r3, r2
 8004776:	60fb      	str	r3, [r7, #12]
 8004778:	e04a      	b.n	8004810 <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800477a:	4b30      	ldr	r3, [pc, #192]	; (800483c <HAL_RCC_GetSysClockFreq+0x160>)
 800477c:	685b      	ldr	r3, [r3, #4]
 800477e:	099b      	lsrs	r3, r3, #6
 8004780:	461a      	mov	r2, r3
 8004782:	f04f 0300 	mov.w	r3, #0
 8004786:	f240 10ff 	movw	r0, #511	; 0x1ff
 800478a:	f04f 0100 	mov.w	r1, #0
 800478e:	ea02 0400 	and.w	r4, r2, r0
 8004792:	ea03 0501 	and.w	r5, r3, r1
 8004796:	4620      	mov	r0, r4
 8004798:	4629      	mov	r1, r5
 800479a:	f04f 0200 	mov.w	r2, #0
 800479e:	f04f 0300 	mov.w	r3, #0
 80047a2:	014b      	lsls	r3, r1, #5
 80047a4:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80047a8:	0142      	lsls	r2, r0, #5
 80047aa:	4610      	mov	r0, r2
 80047ac:	4619      	mov	r1, r3
 80047ae:	1b00      	subs	r0, r0, r4
 80047b0:	eb61 0105 	sbc.w	r1, r1, r5
 80047b4:	f04f 0200 	mov.w	r2, #0
 80047b8:	f04f 0300 	mov.w	r3, #0
 80047bc:	018b      	lsls	r3, r1, #6
 80047be:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80047c2:	0182      	lsls	r2, r0, #6
 80047c4:	1a12      	subs	r2, r2, r0
 80047c6:	eb63 0301 	sbc.w	r3, r3, r1
 80047ca:	f04f 0000 	mov.w	r0, #0
 80047ce:	f04f 0100 	mov.w	r1, #0
 80047d2:	00d9      	lsls	r1, r3, #3
 80047d4:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80047d8:	00d0      	lsls	r0, r2, #3
 80047da:	4602      	mov	r2, r0
 80047dc:	460b      	mov	r3, r1
 80047de:	1912      	adds	r2, r2, r4
 80047e0:	eb45 0303 	adc.w	r3, r5, r3
 80047e4:	f04f 0000 	mov.w	r0, #0
 80047e8:	f04f 0100 	mov.w	r1, #0
 80047ec:	0299      	lsls	r1, r3, #10
 80047ee:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80047f2:	0290      	lsls	r0, r2, #10
 80047f4:	4602      	mov	r2, r0
 80047f6:	460b      	mov	r3, r1
 80047f8:	4610      	mov	r0, r2
 80047fa:	4619      	mov	r1, r3
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	461a      	mov	r2, r3
 8004800:	f04f 0300 	mov.w	r3, #0
 8004804:	f7fc fa58 	bl	8000cb8 <__aeabi_uldivmod>
 8004808:	4602      	mov	r2, r0
 800480a:	460b      	mov	r3, r1
 800480c:	4613      	mov	r3, r2
 800480e:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004810:	4b0a      	ldr	r3, [pc, #40]	; (800483c <HAL_RCC_GetSysClockFreq+0x160>)
 8004812:	685b      	ldr	r3, [r3, #4]
 8004814:	0c1b      	lsrs	r3, r3, #16
 8004816:	f003 0303 	and.w	r3, r3, #3
 800481a:	3301      	adds	r3, #1
 800481c:	005b      	lsls	r3, r3, #1
 800481e:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8004820:	68fa      	ldr	r2, [r7, #12]
 8004822:	683b      	ldr	r3, [r7, #0]
 8004824:	fbb2 f3f3 	udiv	r3, r2, r3
 8004828:	60bb      	str	r3, [r7, #8]
      break;
 800482a:	e002      	b.n	8004832 <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800482c:	4b04      	ldr	r3, [pc, #16]	; (8004840 <HAL_RCC_GetSysClockFreq+0x164>)
 800482e:	60bb      	str	r3, [r7, #8]
      break;
 8004830:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004832:	68bb      	ldr	r3, [r7, #8]
}
 8004834:	4618      	mov	r0, r3
 8004836:	3710      	adds	r7, #16
 8004838:	46bd      	mov	sp, r7
 800483a:	bdb0      	pop	{r4, r5, r7, pc}
 800483c:	40023800 	.word	0x40023800
 8004840:	00f42400 	.word	0x00f42400
 8004844:	017d7840 	.word	0x017d7840

08004848 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004848:	b480      	push	{r7}
 800484a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800484c:	4b03      	ldr	r3, [pc, #12]	; (800485c <HAL_RCC_GetHCLKFreq+0x14>)
 800484e:	681b      	ldr	r3, [r3, #0]
}
 8004850:	4618      	mov	r0, r3
 8004852:	46bd      	mov	sp, r7
 8004854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004858:	4770      	bx	lr
 800485a:	bf00      	nop
 800485c:	20000000 	.word	0x20000000

08004860 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004860:	b580      	push	{r7, lr}
 8004862:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004864:	f7ff fff0 	bl	8004848 <HAL_RCC_GetHCLKFreq>
 8004868:	4602      	mov	r2, r0
 800486a:	4b05      	ldr	r3, [pc, #20]	; (8004880 <HAL_RCC_GetPCLK1Freq+0x20>)
 800486c:	689b      	ldr	r3, [r3, #8]
 800486e:	0a9b      	lsrs	r3, r3, #10
 8004870:	f003 0307 	and.w	r3, r3, #7
 8004874:	4903      	ldr	r1, [pc, #12]	; (8004884 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004876:	5ccb      	ldrb	r3, [r1, r3]
 8004878:	fa22 f303 	lsr.w	r3, r2, r3
}
 800487c:	4618      	mov	r0, r3
 800487e:	bd80      	pop	{r7, pc}
 8004880:	40023800 	.word	0x40023800
 8004884:	0801cd80 	.word	0x0801cd80

08004888 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004888:	b580      	push	{r7, lr}
 800488a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800488c:	f7ff ffdc 	bl	8004848 <HAL_RCC_GetHCLKFreq>
 8004890:	4602      	mov	r2, r0
 8004892:	4b05      	ldr	r3, [pc, #20]	; (80048a8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004894:	689b      	ldr	r3, [r3, #8]
 8004896:	0b5b      	lsrs	r3, r3, #13
 8004898:	f003 0307 	and.w	r3, r3, #7
 800489c:	4903      	ldr	r1, [pc, #12]	; (80048ac <HAL_RCC_GetPCLK2Freq+0x24>)
 800489e:	5ccb      	ldrb	r3, [r1, r3]
 80048a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80048a4:	4618      	mov	r0, r3
 80048a6:	bd80      	pop	{r7, pc}
 80048a8:	40023800 	.word	0x40023800
 80048ac:	0801cd80 	.word	0x0801cd80

080048b0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80048b0:	b580      	push	{r7, lr}
 80048b2:	b082      	sub	sp, #8
 80048b4:	af00      	add	r7, sp, #0
 80048b6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d101      	bne.n	80048c2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80048be:	2301      	movs	r3, #1
 80048c0:	e07b      	b.n	80049ba <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d108      	bne.n	80048dc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	685b      	ldr	r3, [r3, #4]
 80048ce:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80048d2:	d009      	beq.n	80048e8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	2200      	movs	r2, #0
 80048d8:	61da      	str	r2, [r3, #28]
 80048da:	e005      	b.n	80048e8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	2200      	movs	r2, #0
 80048e0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	2200      	movs	r2, #0
 80048e6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	2200      	movs	r2, #0
 80048ec:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80048f4:	b2db      	uxtb	r3, r3
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d106      	bne.n	8004908 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	2200      	movs	r2, #0
 80048fe:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004902:	6878      	ldr	r0, [r7, #4]
 8004904:	f7fd ffee 	bl	80028e4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	2202      	movs	r2, #2
 800490c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	681a      	ldr	r2, [r3, #0]
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800491e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	685b      	ldr	r3, [r3, #4]
 8004924:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	689b      	ldr	r3, [r3, #8]
 800492c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004930:	431a      	orrs	r2, r3
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	68db      	ldr	r3, [r3, #12]
 8004936:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800493a:	431a      	orrs	r2, r3
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	691b      	ldr	r3, [r3, #16]
 8004940:	f003 0302 	and.w	r3, r3, #2
 8004944:	431a      	orrs	r2, r3
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	695b      	ldr	r3, [r3, #20]
 800494a:	f003 0301 	and.w	r3, r3, #1
 800494e:	431a      	orrs	r2, r3
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	699b      	ldr	r3, [r3, #24]
 8004954:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004958:	431a      	orrs	r2, r3
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	69db      	ldr	r3, [r3, #28]
 800495e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004962:	431a      	orrs	r2, r3
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	6a1b      	ldr	r3, [r3, #32]
 8004968:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800496c:	ea42 0103 	orr.w	r1, r2, r3
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004974:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	430a      	orrs	r2, r1
 800497e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	699b      	ldr	r3, [r3, #24]
 8004984:	0c1b      	lsrs	r3, r3, #16
 8004986:	f003 0104 	and.w	r1, r3, #4
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800498e:	f003 0210 	and.w	r2, r3, #16
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	430a      	orrs	r2, r1
 8004998:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	69da      	ldr	r2, [r3, #28]
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80049a8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	2200      	movs	r2, #0
 80049ae:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	2201      	movs	r2, #1
 80049b4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80049b8:	2300      	movs	r3, #0
}
 80049ba:	4618      	mov	r0, r3
 80049bc:	3708      	adds	r7, #8
 80049be:	46bd      	mov	sp, r7
 80049c0:	bd80      	pop	{r7, pc}

080049c2 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80049c2:	b580      	push	{r7, lr}
 80049c4:	b082      	sub	sp, #8
 80049c6:	af00      	add	r7, sp, #0
 80049c8:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d101      	bne.n	80049d4 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80049d0:	2301      	movs	r3, #1
 80049d2:	e03f      	b.n	8004a54 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80049da:	b2db      	uxtb	r3, r3
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d106      	bne.n	80049ee <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	2200      	movs	r2, #0
 80049e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80049e8:	6878      	ldr	r0, [r7, #4]
 80049ea:	f7fe fad9 	bl	8002fa0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	2224      	movs	r2, #36	; 0x24
 80049f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	68da      	ldr	r2, [r3, #12]
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004a04:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004a06:	6878      	ldr	r0, [r7, #4]
 8004a08:	f000 ff52 	bl	80058b0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	691a      	ldr	r2, [r3, #16]
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004a1a:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	695a      	ldr	r2, [r3, #20]
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004a2a:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	68da      	ldr	r2, [r3, #12]
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004a3a:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	2200      	movs	r2, #0
 8004a40:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	2220      	movs	r2, #32
 8004a46:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	2220      	movs	r2, #32
 8004a4e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004a52:	2300      	movs	r3, #0
}
 8004a54:	4618      	mov	r0, r3
 8004a56:	3708      	adds	r7, #8
 8004a58:	46bd      	mov	sp, r7
 8004a5a:	bd80      	pop	{r7, pc}

08004a5c <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004a5c:	b580      	push	{r7, lr}
 8004a5e:	b08c      	sub	sp, #48	; 0x30
 8004a60:	af00      	add	r7, sp, #0
 8004a62:	60f8      	str	r0, [r7, #12]
 8004a64:	60b9      	str	r1, [r7, #8]
 8004a66:	4613      	mov	r3, r2
 8004a68:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004a70:	b2db      	uxtb	r3, r3
 8004a72:	2b20      	cmp	r3, #32
 8004a74:	d165      	bne.n	8004b42 <HAL_UART_Transmit_DMA+0xe6>
  {
    if ((pData == NULL) || (Size == 0U))
 8004a76:	68bb      	ldr	r3, [r7, #8]
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d002      	beq.n	8004a82 <HAL_UART_Transmit_DMA+0x26>
 8004a7c:	88fb      	ldrh	r3, [r7, #6]
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d101      	bne.n	8004a86 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8004a82:	2301      	movs	r3, #1
 8004a84:	e05e      	b.n	8004b44 <HAL_UART_Transmit_DMA+0xe8>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004a8c:	2b01      	cmp	r3, #1
 8004a8e:	d101      	bne.n	8004a94 <HAL_UART_Transmit_DMA+0x38>
 8004a90:	2302      	movs	r3, #2
 8004a92:	e057      	b.n	8004b44 <HAL_UART_Transmit_DMA+0xe8>
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	2201      	movs	r2, #1
 8004a98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 8004a9c:	68ba      	ldr	r2, [r7, #8]
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	88fa      	ldrh	r2, [r7, #6]
 8004aa6:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	88fa      	ldrh	r2, [r7, #6]
 8004aac:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	2200      	movs	r2, #0
 8004ab2:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	2221      	movs	r2, #33	; 0x21
 8004ab8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ac0:	4a22      	ldr	r2, [pc, #136]	; (8004b4c <HAL_UART_Transmit_DMA+0xf0>)
 8004ac2:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ac8:	4a21      	ldr	r2, [pc, #132]	; (8004b50 <HAL_UART_Transmit_DMA+0xf4>)
 8004aca:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ad0:	4a20      	ldr	r2, [pc, #128]	; (8004b54 <HAL_UART_Transmit_DMA+0xf8>)
 8004ad2:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ad8:	2200      	movs	r2, #0
 8004ada:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (uint32_t *)&pData;
 8004adc:	f107 0308 	add.w	r3, r7, #8
 8004ae0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8004ae6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ae8:	6819      	ldr	r1, [r3, #0]
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	3304      	adds	r3, #4
 8004af0:	461a      	mov	r2, r3
 8004af2:	88fb      	ldrh	r3, [r7, #6]
 8004af4:	f7fe fd88 	bl	8003608 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004b00:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	2200      	movs	r2, #0
 8004b06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	3314      	adds	r3, #20
 8004b10:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b12:	69bb      	ldr	r3, [r7, #24]
 8004b14:	e853 3f00 	ldrex	r3, [r3]
 8004b18:	617b      	str	r3, [r7, #20]
   return(result);
 8004b1a:	697b      	ldr	r3, [r7, #20]
 8004b1c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004b20:	62bb      	str	r3, [r7, #40]	; 0x28
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	3314      	adds	r3, #20
 8004b28:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004b2a:	627a      	str	r2, [r7, #36]	; 0x24
 8004b2c:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b2e:	6a39      	ldr	r1, [r7, #32]
 8004b30:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004b32:	e841 2300 	strex	r3, r2, [r1]
 8004b36:	61fb      	str	r3, [r7, #28]
   return(result);
 8004b38:	69fb      	ldr	r3, [r7, #28]
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d1e5      	bne.n	8004b0a <HAL_UART_Transmit_DMA+0xae>

    return HAL_OK;
 8004b3e:	2300      	movs	r3, #0
 8004b40:	e000      	b.n	8004b44 <HAL_UART_Transmit_DMA+0xe8>
  }
  else
  {
    return HAL_BUSY;
 8004b42:	2302      	movs	r3, #2
  }
}
 8004b44:	4618      	mov	r0, r3
 8004b46:	3730      	adds	r7, #48	; 0x30
 8004b48:	46bd      	mov	sp, r7
 8004b4a:	bd80      	pop	{r7, pc}
 8004b4c:	08005151 	.word	0x08005151
 8004b50:	080051eb 	.word	0x080051eb
 8004b54:	08005363 	.word	0x08005363

08004b58 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004b58:	b580      	push	{r7, lr}
 8004b5a:	b084      	sub	sp, #16
 8004b5c:	af00      	add	r7, sp, #0
 8004b5e:	60f8      	str	r0, [r7, #12]
 8004b60:	60b9      	str	r1, [r7, #8]
 8004b62:	4613      	mov	r3, r2
 8004b64:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004b6c:	b2db      	uxtb	r3, r3
 8004b6e:	2b20      	cmp	r3, #32
 8004b70:	d11d      	bne.n	8004bae <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8004b72:	68bb      	ldr	r3, [r7, #8]
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d002      	beq.n	8004b7e <HAL_UART_Receive_DMA+0x26>
 8004b78:	88fb      	ldrh	r3, [r7, #6]
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d101      	bne.n	8004b82 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8004b7e:	2301      	movs	r3, #1
 8004b80:	e016      	b.n	8004bb0 <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004b88:	2b01      	cmp	r3, #1
 8004b8a:	d101      	bne.n	8004b90 <HAL_UART_Receive_DMA+0x38>
 8004b8c:	2302      	movs	r3, #2
 8004b8e:	e00f      	b.n	8004bb0 <HAL_UART_Receive_DMA+0x58>
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	2201      	movs	r2, #1
 8004b94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	2200      	movs	r2, #0
 8004b9c:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8004b9e:	88fb      	ldrh	r3, [r7, #6]
 8004ba0:	461a      	mov	r2, r3
 8004ba2:	68b9      	ldr	r1, [r7, #8]
 8004ba4:	68f8      	ldr	r0, [r7, #12]
 8004ba6:	f000 fc27 	bl	80053f8 <UART_Start_Receive_DMA>
 8004baa:	4603      	mov	r3, r0
 8004bac:	e000      	b.n	8004bb0 <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 8004bae:	2302      	movs	r3, #2
  }
}
 8004bb0:	4618      	mov	r0, r3
 8004bb2:	3710      	adds	r7, #16
 8004bb4:	46bd      	mov	sp, r7
 8004bb6:	bd80      	pop	{r7, pc}

08004bb8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004bb8:	b580      	push	{r7, lr}
 8004bba:	b0ba      	sub	sp, #232	; 0xe8
 8004bbc:	af00      	add	r7, sp, #0
 8004bbe:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	68db      	ldr	r3, [r3, #12]
 8004bd0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	695b      	ldr	r3, [r3, #20]
 8004bda:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8004bde:	2300      	movs	r3, #0
 8004be0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8004be4:	2300      	movs	r3, #0
 8004be6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004bea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004bee:	f003 030f 	and.w	r3, r3, #15
 8004bf2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8004bf6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d10f      	bne.n	8004c1e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004bfe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004c02:	f003 0320 	and.w	r3, r3, #32
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d009      	beq.n	8004c1e <HAL_UART_IRQHandler+0x66>
 8004c0a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004c0e:	f003 0320 	and.w	r3, r3, #32
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d003      	beq.n	8004c1e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8004c16:	6878      	ldr	r0, [r7, #4]
 8004c18:	f000 fd8f 	bl	800573a <UART_Receive_IT>
      return;
 8004c1c:	e256      	b.n	80050cc <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8004c1e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	f000 80de 	beq.w	8004de4 <HAL_UART_IRQHandler+0x22c>
 8004c28:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004c2c:	f003 0301 	and.w	r3, r3, #1
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d106      	bne.n	8004c42 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004c34:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004c38:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	f000 80d1 	beq.w	8004de4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004c42:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004c46:	f003 0301 	and.w	r3, r3, #1
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d00b      	beq.n	8004c66 <HAL_UART_IRQHandler+0xae>
 8004c4e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004c52:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d005      	beq.n	8004c66 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c5e:	f043 0201 	orr.w	r2, r3, #1
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004c66:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004c6a:	f003 0304 	and.w	r3, r3, #4
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d00b      	beq.n	8004c8a <HAL_UART_IRQHandler+0xd2>
 8004c72:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004c76:	f003 0301 	and.w	r3, r3, #1
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d005      	beq.n	8004c8a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c82:	f043 0202 	orr.w	r2, r3, #2
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004c8a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004c8e:	f003 0302 	and.w	r3, r3, #2
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d00b      	beq.n	8004cae <HAL_UART_IRQHandler+0xf6>
 8004c96:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004c9a:	f003 0301 	and.w	r3, r3, #1
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d005      	beq.n	8004cae <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ca6:	f043 0204 	orr.w	r2, r3, #4
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8004cae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004cb2:	f003 0308 	and.w	r3, r3, #8
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d011      	beq.n	8004cde <HAL_UART_IRQHandler+0x126>
 8004cba:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004cbe:	f003 0320 	and.w	r3, r3, #32
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d105      	bne.n	8004cd2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8004cc6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004cca:	f003 0301 	and.w	r3, r3, #1
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d005      	beq.n	8004cde <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cd6:	f043 0208 	orr.w	r2, r3, #8
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	f000 81ed 	beq.w	80050c2 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004ce8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004cec:	f003 0320 	and.w	r3, r3, #32
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d008      	beq.n	8004d06 <HAL_UART_IRQHandler+0x14e>
 8004cf4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004cf8:	f003 0320 	and.w	r3, r3, #32
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d002      	beq.n	8004d06 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004d00:	6878      	ldr	r0, [r7, #4]
 8004d02:	f000 fd1a 	bl	800573a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	695b      	ldr	r3, [r3, #20]
 8004d0c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d10:	2b40      	cmp	r3, #64	; 0x40
 8004d12:	bf0c      	ite	eq
 8004d14:	2301      	moveq	r3, #1
 8004d16:	2300      	movne	r3, #0
 8004d18:	b2db      	uxtb	r3, r3
 8004d1a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d22:	f003 0308 	and.w	r3, r3, #8
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d103      	bne.n	8004d32 <HAL_UART_IRQHandler+0x17a>
 8004d2a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d04f      	beq.n	8004dd2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004d32:	6878      	ldr	r0, [r7, #4]
 8004d34:	f000 fc22 	bl	800557c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	695b      	ldr	r3, [r3, #20]
 8004d3e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d42:	2b40      	cmp	r3, #64	; 0x40
 8004d44:	d141      	bne.n	8004dca <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	3314      	adds	r3, #20
 8004d4c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d50:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004d54:	e853 3f00 	ldrex	r3, [r3]
 8004d58:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8004d5c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004d60:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004d64:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	3314      	adds	r3, #20
 8004d6e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8004d72:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8004d76:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d7a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8004d7e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8004d82:	e841 2300 	strex	r3, r2, [r1]
 8004d86:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8004d8a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d1d9      	bne.n	8004d46 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d013      	beq.n	8004dc2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d9e:	4a7d      	ldr	r2, [pc, #500]	; (8004f94 <HAL_UART_IRQHandler+0x3dc>)
 8004da0:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004da6:	4618      	mov	r0, r3
 8004da8:	f7fe fcf6 	bl	8003798 <HAL_DMA_Abort_IT>
 8004dac:	4603      	mov	r3, r0
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d016      	beq.n	8004de0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004db6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004db8:	687a      	ldr	r2, [r7, #4]
 8004dba:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004dbc:	4610      	mov	r0, r2
 8004dbe:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004dc0:	e00e      	b.n	8004de0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004dc2:	6878      	ldr	r0, [r7, #4]
 8004dc4:	f000 f9ae 	bl	8005124 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004dc8:	e00a      	b.n	8004de0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004dca:	6878      	ldr	r0, [r7, #4]
 8004dcc:	f000 f9aa 	bl	8005124 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004dd0:	e006      	b.n	8004de0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004dd2:	6878      	ldr	r0, [r7, #4]
 8004dd4:	f000 f9a6 	bl	8005124 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	2200      	movs	r2, #0
 8004ddc:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8004dde:	e170      	b.n	80050c2 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004de0:	bf00      	nop
    return;
 8004de2:	e16e      	b.n	80050c2 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004de8:	2b01      	cmp	r3, #1
 8004dea:	f040 814a 	bne.w	8005082 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8004dee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004df2:	f003 0310 	and.w	r3, r3, #16
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	f000 8143 	beq.w	8005082 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8004dfc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004e00:	f003 0310 	and.w	r3, r3, #16
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	f000 813c 	beq.w	8005082 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004e0a:	2300      	movs	r3, #0
 8004e0c:	60bb      	str	r3, [r7, #8]
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	60bb      	str	r3, [r7, #8]
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	685b      	ldr	r3, [r3, #4]
 8004e1c:	60bb      	str	r3, [r7, #8]
 8004e1e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	695b      	ldr	r3, [r3, #20]
 8004e26:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e2a:	2b40      	cmp	r3, #64	; 0x40
 8004e2c:	f040 80b4 	bne.w	8004f98 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	685b      	ldr	r3, [r3, #4]
 8004e38:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004e3c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	f000 8140 	beq.w	80050c6 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004e4a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004e4e:	429a      	cmp	r2, r3
 8004e50:	f080 8139 	bcs.w	80050c6 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004e5a:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e60:	69db      	ldr	r3, [r3, #28]
 8004e62:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004e66:	f000 8088 	beq.w	8004f7a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	330c      	adds	r3, #12
 8004e70:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e74:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004e78:	e853 3f00 	ldrex	r3, [r3]
 8004e7c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8004e80:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004e84:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004e88:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	330c      	adds	r3, #12
 8004e92:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8004e96:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004e9a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e9e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8004ea2:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8004ea6:	e841 2300 	strex	r3, r2, [r1]
 8004eaa:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8004eae:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d1d9      	bne.n	8004e6a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	3314      	adds	r3, #20
 8004ebc:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ebe:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004ec0:	e853 3f00 	ldrex	r3, [r3]
 8004ec4:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8004ec6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004ec8:	f023 0301 	bic.w	r3, r3, #1
 8004ecc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	3314      	adds	r3, #20
 8004ed6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8004eda:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8004ede:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ee0:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8004ee2:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8004ee6:	e841 2300 	strex	r3, r2, [r1]
 8004eea:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8004eec:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d1e1      	bne.n	8004eb6 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	3314      	adds	r3, #20
 8004ef8:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004efa:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004efc:	e853 3f00 	ldrex	r3, [r3]
 8004f00:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8004f02:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004f04:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004f08:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	3314      	adds	r3, #20
 8004f12:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8004f16:	66fa      	str	r2, [r7, #108]	; 0x6c
 8004f18:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f1a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8004f1c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8004f1e:	e841 2300 	strex	r3, r2, [r1]
 8004f22:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8004f24:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d1e3      	bne.n	8004ef2 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	2220      	movs	r2, #32
 8004f2e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	2200      	movs	r2, #0
 8004f36:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	330c      	adds	r3, #12
 8004f3e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f40:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004f42:	e853 3f00 	ldrex	r3, [r3]
 8004f46:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8004f48:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004f4a:	f023 0310 	bic.w	r3, r3, #16
 8004f4e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	330c      	adds	r3, #12
 8004f58:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8004f5c:	65ba      	str	r2, [r7, #88]	; 0x58
 8004f5e:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f60:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004f62:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004f64:	e841 2300 	strex	r3, r2, [r1]
 8004f68:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8004f6a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d1e3      	bne.n	8004f38 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f74:	4618      	mov	r0, r3
 8004f76:	f7fe fb9f 	bl	80036b8 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004f82:	b29b      	uxth	r3, r3
 8004f84:	1ad3      	subs	r3, r2, r3
 8004f86:	b29b      	uxth	r3, r3
 8004f88:	4619      	mov	r1, r3
 8004f8a:	6878      	ldr	r0, [r7, #4]
 8004f8c:	f000 f8d4 	bl	8005138 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004f90:	e099      	b.n	80050c6 <HAL_UART_IRQHandler+0x50e>
 8004f92:	bf00      	nop
 8004f94:	08005643 	.word	0x08005643
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004fa0:	b29b      	uxth	r3, r3
 8004fa2:	1ad3      	subs	r3, r2, r3
 8004fa4:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004fac:	b29b      	uxth	r3, r3
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	f000 808b 	beq.w	80050ca <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8004fb4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	f000 8086 	beq.w	80050ca <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	330c      	adds	r3, #12
 8004fc4:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fc6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004fc8:	e853 3f00 	ldrex	r3, [r3]
 8004fcc:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004fce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004fd0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004fd4:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	330c      	adds	r3, #12
 8004fde:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8004fe2:	647a      	str	r2, [r7, #68]	; 0x44
 8004fe4:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fe6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004fe8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004fea:	e841 2300 	strex	r3, r2, [r1]
 8004fee:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004ff0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d1e3      	bne.n	8004fbe <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	3314      	adds	r3, #20
 8004ffc:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ffe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005000:	e853 3f00 	ldrex	r3, [r3]
 8005004:	623b      	str	r3, [r7, #32]
   return(result);
 8005006:	6a3b      	ldr	r3, [r7, #32]
 8005008:	f023 0301 	bic.w	r3, r3, #1
 800500c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	3314      	adds	r3, #20
 8005016:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800501a:	633a      	str	r2, [r7, #48]	; 0x30
 800501c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800501e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005020:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005022:	e841 2300 	strex	r3, r2, [r1]
 8005026:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005028:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800502a:	2b00      	cmp	r3, #0
 800502c:	d1e3      	bne.n	8004ff6 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	2220      	movs	r2, #32
 8005032:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	2200      	movs	r2, #0
 800503a:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	330c      	adds	r3, #12
 8005042:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005044:	693b      	ldr	r3, [r7, #16]
 8005046:	e853 3f00 	ldrex	r3, [r3]
 800504a:	60fb      	str	r3, [r7, #12]
   return(result);
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	f023 0310 	bic.w	r3, r3, #16
 8005052:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	330c      	adds	r3, #12
 800505c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8005060:	61fa      	str	r2, [r7, #28]
 8005062:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005064:	69b9      	ldr	r1, [r7, #24]
 8005066:	69fa      	ldr	r2, [r7, #28]
 8005068:	e841 2300 	strex	r3, r2, [r1]
 800506c:	617b      	str	r3, [r7, #20]
   return(result);
 800506e:	697b      	ldr	r3, [r7, #20]
 8005070:	2b00      	cmp	r3, #0
 8005072:	d1e3      	bne.n	800503c <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005074:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005078:	4619      	mov	r1, r3
 800507a:	6878      	ldr	r0, [r7, #4]
 800507c:	f000 f85c 	bl	8005138 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005080:	e023      	b.n	80050ca <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005082:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005086:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800508a:	2b00      	cmp	r3, #0
 800508c:	d009      	beq.n	80050a2 <HAL_UART_IRQHandler+0x4ea>
 800508e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005092:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005096:	2b00      	cmp	r3, #0
 8005098:	d003      	beq.n	80050a2 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800509a:	6878      	ldr	r0, [r7, #4]
 800509c:	f000 fae5 	bl	800566a <UART_Transmit_IT>
    return;
 80050a0:	e014      	b.n	80050cc <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80050a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80050a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d00e      	beq.n	80050cc <HAL_UART_IRQHandler+0x514>
 80050ae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80050b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d008      	beq.n	80050cc <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 80050ba:	6878      	ldr	r0, [r7, #4]
 80050bc:	f000 fb25 	bl	800570a <UART_EndTransmit_IT>
    return;
 80050c0:	e004      	b.n	80050cc <HAL_UART_IRQHandler+0x514>
    return;
 80050c2:	bf00      	nop
 80050c4:	e002      	b.n	80050cc <HAL_UART_IRQHandler+0x514>
      return;
 80050c6:	bf00      	nop
 80050c8:	e000      	b.n	80050cc <HAL_UART_IRQHandler+0x514>
      return;
 80050ca:	bf00      	nop
  }
}
 80050cc:	37e8      	adds	r7, #232	; 0xe8
 80050ce:	46bd      	mov	sp, r7
 80050d0:	bd80      	pop	{r7, pc}
 80050d2:	bf00      	nop

080050d4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80050d4:	b480      	push	{r7}
 80050d6:	b083      	sub	sp, #12
 80050d8:	af00      	add	r7, sp, #0
 80050da:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80050dc:	bf00      	nop
 80050de:	370c      	adds	r7, #12
 80050e0:	46bd      	mov	sp, r7
 80050e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050e6:	4770      	bx	lr

080050e8 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80050e8:	b480      	push	{r7}
 80050ea:	b083      	sub	sp, #12
 80050ec:	af00      	add	r7, sp, #0
 80050ee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 80050f0:	bf00      	nop
 80050f2:	370c      	adds	r7, #12
 80050f4:	46bd      	mov	sp, r7
 80050f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050fa:	4770      	bx	lr

080050fc <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80050fc:	b480      	push	{r7}
 80050fe:	b083      	sub	sp, #12
 8005100:	af00      	add	r7, sp, #0
 8005102:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8005104:	bf00      	nop
 8005106:	370c      	adds	r7, #12
 8005108:	46bd      	mov	sp, r7
 800510a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800510e:	4770      	bx	lr

08005110 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8005110:	b480      	push	{r7}
 8005112:	b083      	sub	sp, #12
 8005114:	af00      	add	r7, sp, #0
 8005116:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8005118:	bf00      	nop
 800511a:	370c      	adds	r7, #12
 800511c:	46bd      	mov	sp, r7
 800511e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005122:	4770      	bx	lr

08005124 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005124:	b480      	push	{r7}
 8005126:	b083      	sub	sp, #12
 8005128:	af00      	add	r7, sp, #0
 800512a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800512c:	bf00      	nop
 800512e:	370c      	adds	r7, #12
 8005130:	46bd      	mov	sp, r7
 8005132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005136:	4770      	bx	lr

08005138 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005138:	b480      	push	{r7}
 800513a:	b083      	sub	sp, #12
 800513c:	af00      	add	r7, sp, #0
 800513e:	6078      	str	r0, [r7, #4]
 8005140:	460b      	mov	r3, r1
 8005142:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005144:	bf00      	nop
 8005146:	370c      	adds	r7, #12
 8005148:	46bd      	mov	sp, r7
 800514a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800514e:	4770      	bx	lr

08005150 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8005150:	b580      	push	{r7, lr}
 8005152:	b090      	sub	sp, #64	; 0x40
 8005154:	af00      	add	r7, sp, #0
 8005156:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800515c:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005168:	2b00      	cmp	r3, #0
 800516a:	d137      	bne.n	80051dc <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 800516c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800516e:	2200      	movs	r2, #0
 8005170:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8005172:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	3314      	adds	r3, #20
 8005178:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800517a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800517c:	e853 3f00 	ldrex	r3, [r3]
 8005180:	623b      	str	r3, [r7, #32]
   return(result);
 8005182:	6a3b      	ldr	r3, [r7, #32]
 8005184:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005188:	63bb      	str	r3, [r7, #56]	; 0x38
 800518a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	3314      	adds	r3, #20
 8005190:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005192:	633a      	str	r2, [r7, #48]	; 0x30
 8005194:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005196:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005198:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800519a:	e841 2300 	strex	r3, r2, [r1]
 800519e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80051a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d1e5      	bne.n	8005172 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80051a6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	330c      	adds	r3, #12
 80051ac:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051ae:	693b      	ldr	r3, [r7, #16]
 80051b0:	e853 3f00 	ldrex	r3, [r3]
 80051b4:	60fb      	str	r3, [r7, #12]
   return(result);
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80051bc:	637b      	str	r3, [r7, #52]	; 0x34
 80051be:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	330c      	adds	r3, #12
 80051c4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80051c6:	61fa      	str	r2, [r7, #28]
 80051c8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051ca:	69b9      	ldr	r1, [r7, #24]
 80051cc:	69fa      	ldr	r2, [r7, #28]
 80051ce:	e841 2300 	strex	r3, r2, [r1]
 80051d2:	617b      	str	r3, [r7, #20]
   return(result);
 80051d4:	697b      	ldr	r3, [r7, #20]
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d1e5      	bne.n	80051a6 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80051da:	e002      	b.n	80051e2 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 80051dc:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80051de:	f7ff ff79 	bl	80050d4 <HAL_UART_TxCpltCallback>
}
 80051e2:	bf00      	nop
 80051e4:	3740      	adds	r7, #64	; 0x40
 80051e6:	46bd      	mov	sp, r7
 80051e8:	bd80      	pop	{r7, pc}

080051ea <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80051ea:	b580      	push	{r7, lr}
 80051ec:	b084      	sub	sp, #16
 80051ee:	af00      	add	r7, sp, #0
 80051f0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051f6:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 80051f8:	68f8      	ldr	r0, [r7, #12]
 80051fa:	f7ff ff75 	bl	80050e8 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80051fe:	bf00      	nop
 8005200:	3710      	adds	r7, #16
 8005202:	46bd      	mov	sp, r7
 8005204:	bd80      	pop	{r7, pc}

08005206 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005206:	b580      	push	{r7, lr}
 8005208:	b09c      	sub	sp, #112	; 0x70
 800520a:	af00      	add	r7, sp, #0
 800520c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005212:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800521e:	2b00      	cmp	r3, #0
 8005220:	d172      	bne.n	8005308 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8005222:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005224:	2200      	movs	r2, #0
 8005226:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005228:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	330c      	adds	r3, #12
 800522e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005230:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005232:	e853 3f00 	ldrex	r3, [r3]
 8005236:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005238:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800523a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800523e:	66bb      	str	r3, [r7, #104]	; 0x68
 8005240:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	330c      	adds	r3, #12
 8005246:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8005248:	65ba      	str	r2, [r7, #88]	; 0x58
 800524a:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800524c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800524e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005250:	e841 2300 	strex	r3, r2, [r1]
 8005254:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005256:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005258:	2b00      	cmp	r3, #0
 800525a:	d1e5      	bne.n	8005228 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800525c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	3314      	adds	r3, #20
 8005262:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005264:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005266:	e853 3f00 	ldrex	r3, [r3]
 800526a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800526c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800526e:	f023 0301 	bic.w	r3, r3, #1
 8005272:	667b      	str	r3, [r7, #100]	; 0x64
 8005274:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	3314      	adds	r3, #20
 800527a:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800527c:	647a      	str	r2, [r7, #68]	; 0x44
 800527e:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005280:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005282:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005284:	e841 2300 	strex	r3, r2, [r1]
 8005288:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800528a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800528c:	2b00      	cmp	r3, #0
 800528e:	d1e5      	bne.n	800525c <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005290:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	3314      	adds	r3, #20
 8005296:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005298:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800529a:	e853 3f00 	ldrex	r3, [r3]
 800529e:	623b      	str	r3, [r7, #32]
   return(result);
 80052a0:	6a3b      	ldr	r3, [r7, #32]
 80052a2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80052a6:	663b      	str	r3, [r7, #96]	; 0x60
 80052a8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	3314      	adds	r3, #20
 80052ae:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80052b0:	633a      	str	r2, [r7, #48]	; 0x30
 80052b2:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052b4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80052b6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80052b8:	e841 2300 	strex	r3, r2, [r1]
 80052bc:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80052be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d1e5      	bne.n	8005290 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80052c4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80052c6:	2220      	movs	r2, #32
 80052c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80052cc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80052ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052d0:	2b01      	cmp	r3, #1
 80052d2:	d119      	bne.n	8005308 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80052d4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	330c      	adds	r3, #12
 80052da:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052dc:	693b      	ldr	r3, [r7, #16]
 80052de:	e853 3f00 	ldrex	r3, [r3]
 80052e2:	60fb      	str	r3, [r7, #12]
   return(result);
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	f023 0310 	bic.w	r3, r3, #16
 80052ea:	65fb      	str	r3, [r7, #92]	; 0x5c
 80052ec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	330c      	adds	r3, #12
 80052f2:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80052f4:	61fa      	str	r2, [r7, #28]
 80052f6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052f8:	69b9      	ldr	r1, [r7, #24]
 80052fa:	69fa      	ldr	r2, [r7, #28]
 80052fc:	e841 2300 	strex	r3, r2, [r1]
 8005300:	617b      	str	r3, [r7, #20]
   return(result);
 8005302:	697b      	ldr	r3, [r7, #20]
 8005304:	2b00      	cmp	r3, #0
 8005306:	d1e5      	bne.n	80052d4 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005308:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800530a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800530c:	2b01      	cmp	r3, #1
 800530e:	d106      	bne.n	800531e <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005310:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005312:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005314:	4619      	mov	r1, r3
 8005316:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8005318:	f7ff ff0e 	bl	8005138 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800531c:	e002      	b.n	8005324 <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 800531e:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8005320:	f7ff feec 	bl	80050fc <HAL_UART_RxCpltCallback>
}
 8005324:	bf00      	nop
 8005326:	3770      	adds	r7, #112	; 0x70
 8005328:	46bd      	mov	sp, r7
 800532a:	bd80      	pop	{r7, pc}

0800532c <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800532c:	b580      	push	{r7, lr}
 800532e:	b084      	sub	sp, #16
 8005330:	af00      	add	r7, sp, #0
 8005332:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005338:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800533e:	2b01      	cmp	r3, #1
 8005340:	d108      	bne.n	8005354 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005346:	085b      	lsrs	r3, r3, #1
 8005348:	b29b      	uxth	r3, r3
 800534a:	4619      	mov	r1, r3
 800534c:	68f8      	ldr	r0, [r7, #12]
 800534e:	f7ff fef3 	bl	8005138 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005352:	e002      	b.n	800535a <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 8005354:	68f8      	ldr	r0, [r7, #12]
 8005356:	f7ff fedb 	bl	8005110 <HAL_UART_RxHalfCpltCallback>
}
 800535a:	bf00      	nop
 800535c:	3710      	adds	r7, #16
 800535e:	46bd      	mov	sp, r7
 8005360:	bd80      	pop	{r7, pc}

08005362 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8005362:	b580      	push	{r7, lr}
 8005364:	b084      	sub	sp, #16
 8005366:	af00      	add	r7, sp, #0
 8005368:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800536a:	2300      	movs	r3, #0
 800536c:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005372:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8005374:	68bb      	ldr	r3, [r7, #8]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	695b      	ldr	r3, [r3, #20]
 800537a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800537e:	2b80      	cmp	r3, #128	; 0x80
 8005380:	bf0c      	ite	eq
 8005382:	2301      	moveq	r3, #1
 8005384:	2300      	movne	r3, #0
 8005386:	b2db      	uxtb	r3, r3
 8005388:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800538a:	68bb      	ldr	r3, [r7, #8]
 800538c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005390:	b2db      	uxtb	r3, r3
 8005392:	2b21      	cmp	r3, #33	; 0x21
 8005394:	d108      	bne.n	80053a8 <UART_DMAError+0x46>
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	2b00      	cmp	r3, #0
 800539a:	d005      	beq.n	80053a8 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800539c:	68bb      	ldr	r3, [r7, #8]
 800539e:	2200      	movs	r2, #0
 80053a0:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 80053a2:	68b8      	ldr	r0, [r7, #8]
 80053a4:	f000 f8c2 	bl	800552c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80053a8:	68bb      	ldr	r3, [r7, #8]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	695b      	ldr	r3, [r3, #20]
 80053ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80053b2:	2b40      	cmp	r3, #64	; 0x40
 80053b4:	bf0c      	ite	eq
 80053b6:	2301      	moveq	r3, #1
 80053b8:	2300      	movne	r3, #0
 80053ba:	b2db      	uxtb	r3, r3
 80053bc:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80053be:	68bb      	ldr	r3, [r7, #8]
 80053c0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80053c4:	b2db      	uxtb	r3, r3
 80053c6:	2b22      	cmp	r3, #34	; 0x22
 80053c8:	d108      	bne.n	80053dc <UART_DMAError+0x7a>
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d005      	beq.n	80053dc <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80053d0:	68bb      	ldr	r3, [r7, #8]
 80053d2:	2200      	movs	r2, #0
 80053d4:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 80053d6:	68b8      	ldr	r0, [r7, #8]
 80053d8:	f000 f8d0 	bl	800557c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80053dc:	68bb      	ldr	r3, [r7, #8]
 80053de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053e0:	f043 0210 	orr.w	r2, r3, #16
 80053e4:	68bb      	ldr	r3, [r7, #8]
 80053e6:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80053e8:	68b8      	ldr	r0, [r7, #8]
 80053ea:	f7ff fe9b 	bl	8005124 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80053ee:	bf00      	nop
 80053f0:	3710      	adds	r7, #16
 80053f2:	46bd      	mov	sp, r7
 80053f4:	bd80      	pop	{r7, pc}
	...

080053f8 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80053f8:	b580      	push	{r7, lr}
 80053fa:	b098      	sub	sp, #96	; 0x60
 80053fc:	af00      	add	r7, sp, #0
 80053fe:	60f8      	str	r0, [r7, #12]
 8005400:	60b9      	str	r1, [r7, #8]
 8005402:	4613      	mov	r3, r2
 8005404:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8005406:	68ba      	ldr	r2, [r7, #8]
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	88fa      	ldrh	r2, [r7, #6]
 8005410:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	2200      	movs	r2, #0
 8005416:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	2222      	movs	r2, #34	; 0x22
 800541c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005424:	4a3e      	ldr	r2, [pc, #248]	; (8005520 <UART_Start_Receive_DMA+0x128>)
 8005426:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800542c:	4a3d      	ldr	r2, [pc, #244]	; (8005524 <UART_Start_Receive_DMA+0x12c>)
 800542e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005434:	4a3c      	ldr	r2, [pc, #240]	; (8005528 <UART_Start_Receive_DMA+0x130>)
 8005436:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800543c:	2200      	movs	r2, #0
 800543e:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8005440:	f107 0308 	add.w	r3, r7, #8
 8005444:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	3304      	adds	r3, #4
 8005450:	4619      	mov	r1, r3
 8005452:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005454:	681a      	ldr	r2, [r3, #0]
 8005456:	88fb      	ldrh	r3, [r7, #6]
 8005458:	f7fe f8d6 	bl	8003608 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 800545c:	2300      	movs	r3, #0
 800545e:	613b      	str	r3, [r7, #16]
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	613b      	str	r3, [r7, #16]
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	685b      	ldr	r3, [r3, #4]
 800546e:	613b      	str	r3, [r7, #16]
 8005470:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	2200      	movs	r2, #0
 8005476:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	330c      	adds	r3, #12
 8005480:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005482:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005484:	e853 3f00 	ldrex	r3, [r3]
 8005488:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800548a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800548c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005490:	65bb      	str	r3, [r7, #88]	; 0x58
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	330c      	adds	r3, #12
 8005498:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800549a:	64fa      	str	r2, [r7, #76]	; 0x4c
 800549c:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800549e:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 80054a0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80054a2:	e841 2300 	strex	r3, r2, [r1]
 80054a6:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 80054a8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d1e5      	bne.n	800547a <UART_Start_Receive_DMA+0x82>

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	3314      	adds	r3, #20
 80054b4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80054b8:	e853 3f00 	ldrex	r3, [r3]
 80054bc:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80054be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80054c0:	f043 0301 	orr.w	r3, r3, #1
 80054c4:	657b      	str	r3, [r7, #84]	; 0x54
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	3314      	adds	r3, #20
 80054cc:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80054ce:	63ba      	str	r2, [r7, #56]	; 0x38
 80054d0:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054d2:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80054d4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80054d6:	e841 2300 	strex	r3, r2, [r1]
 80054da:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80054dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d1e5      	bne.n	80054ae <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	3314      	adds	r3, #20
 80054e8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054ea:	69bb      	ldr	r3, [r7, #24]
 80054ec:	e853 3f00 	ldrex	r3, [r3]
 80054f0:	617b      	str	r3, [r7, #20]
   return(result);
 80054f2:	697b      	ldr	r3, [r7, #20]
 80054f4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80054f8:	653b      	str	r3, [r7, #80]	; 0x50
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	3314      	adds	r3, #20
 8005500:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8005502:	627a      	str	r2, [r7, #36]	; 0x24
 8005504:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005506:	6a39      	ldr	r1, [r7, #32]
 8005508:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800550a:	e841 2300 	strex	r3, r2, [r1]
 800550e:	61fb      	str	r3, [r7, #28]
   return(result);
 8005510:	69fb      	ldr	r3, [r7, #28]
 8005512:	2b00      	cmp	r3, #0
 8005514:	d1e5      	bne.n	80054e2 <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 8005516:	2300      	movs	r3, #0
}
 8005518:	4618      	mov	r0, r3
 800551a:	3760      	adds	r7, #96	; 0x60
 800551c:	46bd      	mov	sp, r7
 800551e:	bd80      	pop	{r7, pc}
 8005520:	08005207 	.word	0x08005207
 8005524:	0800532d 	.word	0x0800532d
 8005528:	08005363 	.word	0x08005363

0800552c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800552c:	b480      	push	{r7}
 800552e:	b089      	sub	sp, #36	; 0x24
 8005530:	af00      	add	r7, sp, #0
 8005532:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	330c      	adds	r3, #12
 800553a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	e853 3f00 	ldrex	r3, [r3]
 8005542:	60bb      	str	r3, [r7, #8]
   return(result);
 8005544:	68bb      	ldr	r3, [r7, #8]
 8005546:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800554a:	61fb      	str	r3, [r7, #28]
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	330c      	adds	r3, #12
 8005552:	69fa      	ldr	r2, [r7, #28]
 8005554:	61ba      	str	r2, [r7, #24]
 8005556:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005558:	6979      	ldr	r1, [r7, #20]
 800555a:	69ba      	ldr	r2, [r7, #24]
 800555c:	e841 2300 	strex	r3, r2, [r1]
 8005560:	613b      	str	r3, [r7, #16]
   return(result);
 8005562:	693b      	ldr	r3, [r7, #16]
 8005564:	2b00      	cmp	r3, #0
 8005566:	d1e5      	bne.n	8005534 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	2220      	movs	r2, #32
 800556c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8005570:	bf00      	nop
 8005572:	3724      	adds	r7, #36	; 0x24
 8005574:	46bd      	mov	sp, r7
 8005576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800557a:	4770      	bx	lr

0800557c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800557c:	b480      	push	{r7}
 800557e:	b095      	sub	sp, #84	; 0x54
 8005580:	af00      	add	r7, sp, #0
 8005582:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	330c      	adds	r3, #12
 800558a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800558c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800558e:	e853 3f00 	ldrex	r3, [r3]
 8005592:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005594:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005596:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800559a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	330c      	adds	r3, #12
 80055a2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80055a4:	643a      	str	r2, [r7, #64]	; 0x40
 80055a6:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055a8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80055aa:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80055ac:	e841 2300 	strex	r3, r2, [r1]
 80055b0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80055b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d1e5      	bne.n	8005584 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	3314      	adds	r3, #20
 80055be:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055c0:	6a3b      	ldr	r3, [r7, #32]
 80055c2:	e853 3f00 	ldrex	r3, [r3]
 80055c6:	61fb      	str	r3, [r7, #28]
   return(result);
 80055c8:	69fb      	ldr	r3, [r7, #28]
 80055ca:	f023 0301 	bic.w	r3, r3, #1
 80055ce:	64bb      	str	r3, [r7, #72]	; 0x48
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	3314      	adds	r3, #20
 80055d6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80055d8:	62fa      	str	r2, [r7, #44]	; 0x2c
 80055da:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055dc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80055de:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80055e0:	e841 2300 	strex	r3, r2, [r1]
 80055e4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80055e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d1e5      	bne.n	80055b8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055f0:	2b01      	cmp	r3, #1
 80055f2:	d119      	bne.n	8005628 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	330c      	adds	r3, #12
 80055fa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	e853 3f00 	ldrex	r3, [r3]
 8005602:	60bb      	str	r3, [r7, #8]
   return(result);
 8005604:	68bb      	ldr	r3, [r7, #8]
 8005606:	f023 0310 	bic.w	r3, r3, #16
 800560a:	647b      	str	r3, [r7, #68]	; 0x44
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	330c      	adds	r3, #12
 8005612:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005614:	61ba      	str	r2, [r7, #24]
 8005616:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005618:	6979      	ldr	r1, [r7, #20]
 800561a:	69ba      	ldr	r2, [r7, #24]
 800561c:	e841 2300 	strex	r3, r2, [r1]
 8005620:	613b      	str	r3, [r7, #16]
   return(result);
 8005622:	693b      	ldr	r3, [r7, #16]
 8005624:	2b00      	cmp	r3, #0
 8005626:	d1e5      	bne.n	80055f4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	2220      	movs	r2, #32
 800562c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	2200      	movs	r2, #0
 8005634:	631a      	str	r2, [r3, #48]	; 0x30
}
 8005636:	bf00      	nop
 8005638:	3754      	adds	r7, #84	; 0x54
 800563a:	46bd      	mov	sp, r7
 800563c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005640:	4770      	bx	lr

08005642 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005642:	b580      	push	{r7, lr}
 8005644:	b084      	sub	sp, #16
 8005646:	af00      	add	r7, sp, #0
 8005648:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800564e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	2200      	movs	r2, #0
 8005654:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	2200      	movs	r2, #0
 800565a:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800565c:	68f8      	ldr	r0, [r7, #12]
 800565e:	f7ff fd61 	bl	8005124 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005662:	bf00      	nop
 8005664:	3710      	adds	r7, #16
 8005666:	46bd      	mov	sp, r7
 8005668:	bd80      	pop	{r7, pc}

0800566a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800566a:	b480      	push	{r7}
 800566c:	b085      	sub	sp, #20
 800566e:	af00      	add	r7, sp, #0
 8005670:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005678:	b2db      	uxtb	r3, r3
 800567a:	2b21      	cmp	r3, #33	; 0x21
 800567c:	d13e      	bne.n	80056fc <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	689b      	ldr	r3, [r3, #8]
 8005682:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005686:	d114      	bne.n	80056b2 <UART_Transmit_IT+0x48>
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	691b      	ldr	r3, [r3, #16]
 800568c:	2b00      	cmp	r3, #0
 800568e:	d110      	bne.n	80056b2 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	6a1b      	ldr	r3, [r3, #32]
 8005694:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	881b      	ldrh	r3, [r3, #0]
 800569a:	461a      	mov	r2, r3
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80056a4:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	6a1b      	ldr	r3, [r3, #32]
 80056aa:	1c9a      	adds	r2, r3, #2
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	621a      	str	r2, [r3, #32]
 80056b0:	e008      	b.n	80056c4 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	6a1b      	ldr	r3, [r3, #32]
 80056b6:	1c59      	adds	r1, r3, #1
 80056b8:	687a      	ldr	r2, [r7, #4]
 80056ba:	6211      	str	r1, [r2, #32]
 80056bc:	781a      	ldrb	r2, [r3, #0]
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80056c8:	b29b      	uxth	r3, r3
 80056ca:	3b01      	subs	r3, #1
 80056cc:	b29b      	uxth	r3, r3
 80056ce:	687a      	ldr	r2, [r7, #4]
 80056d0:	4619      	mov	r1, r3
 80056d2:	84d1      	strh	r1, [r2, #38]	; 0x26
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d10f      	bne.n	80056f8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	68da      	ldr	r2, [r3, #12]
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80056e6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	68da      	ldr	r2, [r3, #12]
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80056f6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80056f8:	2300      	movs	r3, #0
 80056fa:	e000      	b.n	80056fe <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80056fc:	2302      	movs	r3, #2
  }
}
 80056fe:	4618      	mov	r0, r3
 8005700:	3714      	adds	r7, #20
 8005702:	46bd      	mov	sp, r7
 8005704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005708:	4770      	bx	lr

0800570a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800570a:	b580      	push	{r7, lr}
 800570c:	b082      	sub	sp, #8
 800570e:	af00      	add	r7, sp, #0
 8005710:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	68da      	ldr	r2, [r3, #12]
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005720:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	2220      	movs	r2, #32
 8005726:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800572a:	6878      	ldr	r0, [r7, #4]
 800572c:	f7ff fcd2 	bl	80050d4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005730:	2300      	movs	r3, #0
}
 8005732:	4618      	mov	r0, r3
 8005734:	3708      	adds	r7, #8
 8005736:	46bd      	mov	sp, r7
 8005738:	bd80      	pop	{r7, pc}

0800573a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800573a:	b580      	push	{r7, lr}
 800573c:	b08c      	sub	sp, #48	; 0x30
 800573e:	af00      	add	r7, sp, #0
 8005740:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005748:	b2db      	uxtb	r3, r3
 800574a:	2b22      	cmp	r3, #34	; 0x22
 800574c:	f040 80ab 	bne.w	80058a6 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	689b      	ldr	r3, [r3, #8]
 8005754:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005758:	d117      	bne.n	800578a <UART_Receive_IT+0x50>
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	691b      	ldr	r3, [r3, #16]
 800575e:	2b00      	cmp	r3, #0
 8005760:	d113      	bne.n	800578a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005762:	2300      	movs	r3, #0
 8005764:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800576a:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	685b      	ldr	r3, [r3, #4]
 8005772:	b29b      	uxth	r3, r3
 8005774:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005778:	b29a      	uxth	r2, r3
 800577a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800577c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005782:	1c9a      	adds	r2, r3, #2
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	629a      	str	r2, [r3, #40]	; 0x28
 8005788:	e026      	b.n	80057d8 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800578e:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8005790:	2300      	movs	r3, #0
 8005792:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	689b      	ldr	r3, [r3, #8]
 8005798:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800579c:	d007      	beq.n	80057ae <UART_Receive_IT+0x74>
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	689b      	ldr	r3, [r3, #8]
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d10a      	bne.n	80057bc <UART_Receive_IT+0x82>
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	691b      	ldr	r3, [r3, #16]
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d106      	bne.n	80057bc <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	685b      	ldr	r3, [r3, #4]
 80057b4:	b2da      	uxtb	r2, r3
 80057b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80057b8:	701a      	strb	r2, [r3, #0]
 80057ba:	e008      	b.n	80057ce <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	685b      	ldr	r3, [r3, #4]
 80057c2:	b2db      	uxtb	r3, r3
 80057c4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80057c8:	b2da      	uxtb	r2, r3
 80057ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80057cc:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80057d2:	1c5a      	adds	r2, r3, #1
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80057dc:	b29b      	uxth	r3, r3
 80057de:	3b01      	subs	r3, #1
 80057e0:	b29b      	uxth	r3, r3
 80057e2:	687a      	ldr	r2, [r7, #4]
 80057e4:	4619      	mov	r1, r3
 80057e6:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d15a      	bne.n	80058a2 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	68da      	ldr	r2, [r3, #12]
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	f022 0220 	bic.w	r2, r2, #32
 80057fa:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	68da      	ldr	r2, [r3, #12]
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800580a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	695a      	ldr	r2, [r3, #20]
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	f022 0201 	bic.w	r2, r2, #1
 800581a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	2220      	movs	r2, #32
 8005820:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005828:	2b01      	cmp	r3, #1
 800582a:	d135      	bne.n	8005898 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	2200      	movs	r2, #0
 8005830:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	330c      	adds	r3, #12
 8005838:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800583a:	697b      	ldr	r3, [r7, #20]
 800583c:	e853 3f00 	ldrex	r3, [r3]
 8005840:	613b      	str	r3, [r7, #16]
   return(result);
 8005842:	693b      	ldr	r3, [r7, #16]
 8005844:	f023 0310 	bic.w	r3, r3, #16
 8005848:	627b      	str	r3, [r7, #36]	; 0x24
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	330c      	adds	r3, #12
 8005850:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005852:	623a      	str	r2, [r7, #32]
 8005854:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005856:	69f9      	ldr	r1, [r7, #28]
 8005858:	6a3a      	ldr	r2, [r7, #32]
 800585a:	e841 2300 	strex	r3, r2, [r1]
 800585e:	61bb      	str	r3, [r7, #24]
   return(result);
 8005860:	69bb      	ldr	r3, [r7, #24]
 8005862:	2b00      	cmp	r3, #0
 8005864:	d1e5      	bne.n	8005832 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	f003 0310 	and.w	r3, r3, #16
 8005870:	2b10      	cmp	r3, #16
 8005872:	d10a      	bne.n	800588a <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005874:	2300      	movs	r3, #0
 8005876:	60fb      	str	r3, [r7, #12]
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	60fb      	str	r3, [r7, #12]
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	685b      	ldr	r3, [r3, #4]
 8005886:	60fb      	str	r3, [r7, #12]
 8005888:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800588e:	4619      	mov	r1, r3
 8005890:	6878      	ldr	r0, [r7, #4]
 8005892:	f7ff fc51 	bl	8005138 <HAL_UARTEx_RxEventCallback>
 8005896:	e002      	b.n	800589e <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005898:	6878      	ldr	r0, [r7, #4]
 800589a:	f7ff fc2f 	bl	80050fc <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800589e:	2300      	movs	r3, #0
 80058a0:	e002      	b.n	80058a8 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 80058a2:	2300      	movs	r3, #0
 80058a4:	e000      	b.n	80058a8 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 80058a6:	2302      	movs	r3, #2
  }
}
 80058a8:	4618      	mov	r0, r3
 80058aa:	3730      	adds	r7, #48	; 0x30
 80058ac:	46bd      	mov	sp, r7
 80058ae:	bd80      	pop	{r7, pc}

080058b0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80058b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80058b4:	b09f      	sub	sp, #124	; 0x7c
 80058b6:	af00      	add	r7, sp, #0
 80058b8:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80058ba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	691b      	ldr	r3, [r3, #16]
 80058c0:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80058c4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80058c6:	68d9      	ldr	r1, [r3, #12]
 80058c8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80058ca:	681a      	ldr	r2, [r3, #0]
 80058cc:	ea40 0301 	orr.w	r3, r0, r1
 80058d0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80058d2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80058d4:	689a      	ldr	r2, [r3, #8]
 80058d6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80058d8:	691b      	ldr	r3, [r3, #16]
 80058da:	431a      	orrs	r2, r3
 80058dc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80058de:	695b      	ldr	r3, [r3, #20]
 80058e0:	431a      	orrs	r2, r3
 80058e2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80058e4:	69db      	ldr	r3, [r3, #28]
 80058e6:	4313      	orrs	r3, r2
 80058e8:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 80058ea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	68db      	ldr	r3, [r3, #12]
 80058f0:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80058f4:	f021 010c 	bic.w	r1, r1, #12
 80058f8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80058fa:	681a      	ldr	r2, [r3, #0]
 80058fc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80058fe:	430b      	orrs	r3, r1
 8005900:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005902:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	695b      	ldr	r3, [r3, #20]
 8005908:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800590c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800590e:	6999      	ldr	r1, [r3, #24]
 8005910:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005912:	681a      	ldr	r2, [r3, #0]
 8005914:	ea40 0301 	orr.w	r3, r0, r1
 8005918:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800591a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800591c:	681a      	ldr	r2, [r3, #0]
 800591e:	4bc5      	ldr	r3, [pc, #788]	; (8005c34 <UART_SetConfig+0x384>)
 8005920:	429a      	cmp	r2, r3
 8005922:	d004      	beq.n	800592e <UART_SetConfig+0x7e>
 8005924:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005926:	681a      	ldr	r2, [r3, #0]
 8005928:	4bc3      	ldr	r3, [pc, #780]	; (8005c38 <UART_SetConfig+0x388>)
 800592a:	429a      	cmp	r2, r3
 800592c:	d103      	bne.n	8005936 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800592e:	f7fe ffab 	bl	8004888 <HAL_RCC_GetPCLK2Freq>
 8005932:	6778      	str	r0, [r7, #116]	; 0x74
 8005934:	e002      	b.n	800593c <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005936:	f7fe ff93 	bl	8004860 <HAL_RCC_GetPCLK1Freq>
 800593a:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800593c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800593e:	69db      	ldr	r3, [r3, #28]
 8005940:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005944:	f040 80b6 	bne.w	8005ab4 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005948:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800594a:	461c      	mov	r4, r3
 800594c:	f04f 0500 	mov.w	r5, #0
 8005950:	4622      	mov	r2, r4
 8005952:	462b      	mov	r3, r5
 8005954:	1891      	adds	r1, r2, r2
 8005956:	6439      	str	r1, [r7, #64]	; 0x40
 8005958:	415b      	adcs	r3, r3
 800595a:	647b      	str	r3, [r7, #68]	; 0x44
 800595c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005960:	1912      	adds	r2, r2, r4
 8005962:	eb45 0303 	adc.w	r3, r5, r3
 8005966:	f04f 0000 	mov.w	r0, #0
 800596a:	f04f 0100 	mov.w	r1, #0
 800596e:	00d9      	lsls	r1, r3, #3
 8005970:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005974:	00d0      	lsls	r0, r2, #3
 8005976:	4602      	mov	r2, r0
 8005978:	460b      	mov	r3, r1
 800597a:	1911      	adds	r1, r2, r4
 800597c:	6639      	str	r1, [r7, #96]	; 0x60
 800597e:	416b      	adcs	r3, r5
 8005980:	667b      	str	r3, [r7, #100]	; 0x64
 8005982:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005984:	685b      	ldr	r3, [r3, #4]
 8005986:	461a      	mov	r2, r3
 8005988:	f04f 0300 	mov.w	r3, #0
 800598c:	1891      	adds	r1, r2, r2
 800598e:	63b9      	str	r1, [r7, #56]	; 0x38
 8005990:	415b      	adcs	r3, r3
 8005992:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005994:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005998:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 800599c:	f7fb f98c 	bl	8000cb8 <__aeabi_uldivmod>
 80059a0:	4602      	mov	r2, r0
 80059a2:	460b      	mov	r3, r1
 80059a4:	4ba5      	ldr	r3, [pc, #660]	; (8005c3c <UART_SetConfig+0x38c>)
 80059a6:	fba3 2302 	umull	r2, r3, r3, r2
 80059aa:	095b      	lsrs	r3, r3, #5
 80059ac:	011e      	lsls	r6, r3, #4
 80059ae:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80059b0:	461c      	mov	r4, r3
 80059b2:	f04f 0500 	mov.w	r5, #0
 80059b6:	4622      	mov	r2, r4
 80059b8:	462b      	mov	r3, r5
 80059ba:	1891      	adds	r1, r2, r2
 80059bc:	6339      	str	r1, [r7, #48]	; 0x30
 80059be:	415b      	adcs	r3, r3
 80059c0:	637b      	str	r3, [r7, #52]	; 0x34
 80059c2:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80059c6:	1912      	adds	r2, r2, r4
 80059c8:	eb45 0303 	adc.w	r3, r5, r3
 80059cc:	f04f 0000 	mov.w	r0, #0
 80059d0:	f04f 0100 	mov.w	r1, #0
 80059d4:	00d9      	lsls	r1, r3, #3
 80059d6:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80059da:	00d0      	lsls	r0, r2, #3
 80059dc:	4602      	mov	r2, r0
 80059de:	460b      	mov	r3, r1
 80059e0:	1911      	adds	r1, r2, r4
 80059e2:	65b9      	str	r1, [r7, #88]	; 0x58
 80059e4:	416b      	adcs	r3, r5
 80059e6:	65fb      	str	r3, [r7, #92]	; 0x5c
 80059e8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80059ea:	685b      	ldr	r3, [r3, #4]
 80059ec:	461a      	mov	r2, r3
 80059ee:	f04f 0300 	mov.w	r3, #0
 80059f2:	1891      	adds	r1, r2, r2
 80059f4:	62b9      	str	r1, [r7, #40]	; 0x28
 80059f6:	415b      	adcs	r3, r3
 80059f8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80059fa:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80059fe:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8005a02:	f7fb f959 	bl	8000cb8 <__aeabi_uldivmod>
 8005a06:	4602      	mov	r2, r0
 8005a08:	460b      	mov	r3, r1
 8005a0a:	4b8c      	ldr	r3, [pc, #560]	; (8005c3c <UART_SetConfig+0x38c>)
 8005a0c:	fba3 1302 	umull	r1, r3, r3, r2
 8005a10:	095b      	lsrs	r3, r3, #5
 8005a12:	2164      	movs	r1, #100	; 0x64
 8005a14:	fb01 f303 	mul.w	r3, r1, r3
 8005a18:	1ad3      	subs	r3, r2, r3
 8005a1a:	00db      	lsls	r3, r3, #3
 8005a1c:	3332      	adds	r3, #50	; 0x32
 8005a1e:	4a87      	ldr	r2, [pc, #540]	; (8005c3c <UART_SetConfig+0x38c>)
 8005a20:	fba2 2303 	umull	r2, r3, r2, r3
 8005a24:	095b      	lsrs	r3, r3, #5
 8005a26:	005b      	lsls	r3, r3, #1
 8005a28:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005a2c:	441e      	add	r6, r3
 8005a2e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005a30:	4618      	mov	r0, r3
 8005a32:	f04f 0100 	mov.w	r1, #0
 8005a36:	4602      	mov	r2, r0
 8005a38:	460b      	mov	r3, r1
 8005a3a:	1894      	adds	r4, r2, r2
 8005a3c:	623c      	str	r4, [r7, #32]
 8005a3e:	415b      	adcs	r3, r3
 8005a40:	627b      	str	r3, [r7, #36]	; 0x24
 8005a42:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005a46:	1812      	adds	r2, r2, r0
 8005a48:	eb41 0303 	adc.w	r3, r1, r3
 8005a4c:	f04f 0400 	mov.w	r4, #0
 8005a50:	f04f 0500 	mov.w	r5, #0
 8005a54:	00dd      	lsls	r5, r3, #3
 8005a56:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8005a5a:	00d4      	lsls	r4, r2, #3
 8005a5c:	4622      	mov	r2, r4
 8005a5e:	462b      	mov	r3, r5
 8005a60:	1814      	adds	r4, r2, r0
 8005a62:	653c      	str	r4, [r7, #80]	; 0x50
 8005a64:	414b      	adcs	r3, r1
 8005a66:	657b      	str	r3, [r7, #84]	; 0x54
 8005a68:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005a6a:	685b      	ldr	r3, [r3, #4]
 8005a6c:	461a      	mov	r2, r3
 8005a6e:	f04f 0300 	mov.w	r3, #0
 8005a72:	1891      	adds	r1, r2, r2
 8005a74:	61b9      	str	r1, [r7, #24]
 8005a76:	415b      	adcs	r3, r3
 8005a78:	61fb      	str	r3, [r7, #28]
 8005a7a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005a7e:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8005a82:	f7fb f919 	bl	8000cb8 <__aeabi_uldivmod>
 8005a86:	4602      	mov	r2, r0
 8005a88:	460b      	mov	r3, r1
 8005a8a:	4b6c      	ldr	r3, [pc, #432]	; (8005c3c <UART_SetConfig+0x38c>)
 8005a8c:	fba3 1302 	umull	r1, r3, r3, r2
 8005a90:	095b      	lsrs	r3, r3, #5
 8005a92:	2164      	movs	r1, #100	; 0x64
 8005a94:	fb01 f303 	mul.w	r3, r1, r3
 8005a98:	1ad3      	subs	r3, r2, r3
 8005a9a:	00db      	lsls	r3, r3, #3
 8005a9c:	3332      	adds	r3, #50	; 0x32
 8005a9e:	4a67      	ldr	r2, [pc, #412]	; (8005c3c <UART_SetConfig+0x38c>)
 8005aa0:	fba2 2303 	umull	r2, r3, r2, r3
 8005aa4:	095b      	lsrs	r3, r3, #5
 8005aa6:	f003 0207 	and.w	r2, r3, #7
 8005aaa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	4432      	add	r2, r6
 8005ab0:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005ab2:	e0b9      	b.n	8005c28 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005ab4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005ab6:	461c      	mov	r4, r3
 8005ab8:	f04f 0500 	mov.w	r5, #0
 8005abc:	4622      	mov	r2, r4
 8005abe:	462b      	mov	r3, r5
 8005ac0:	1891      	adds	r1, r2, r2
 8005ac2:	6139      	str	r1, [r7, #16]
 8005ac4:	415b      	adcs	r3, r3
 8005ac6:	617b      	str	r3, [r7, #20]
 8005ac8:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8005acc:	1912      	adds	r2, r2, r4
 8005ace:	eb45 0303 	adc.w	r3, r5, r3
 8005ad2:	f04f 0000 	mov.w	r0, #0
 8005ad6:	f04f 0100 	mov.w	r1, #0
 8005ada:	00d9      	lsls	r1, r3, #3
 8005adc:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005ae0:	00d0      	lsls	r0, r2, #3
 8005ae2:	4602      	mov	r2, r0
 8005ae4:	460b      	mov	r3, r1
 8005ae6:	eb12 0804 	adds.w	r8, r2, r4
 8005aea:	eb43 0905 	adc.w	r9, r3, r5
 8005aee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005af0:	685b      	ldr	r3, [r3, #4]
 8005af2:	4618      	mov	r0, r3
 8005af4:	f04f 0100 	mov.w	r1, #0
 8005af8:	f04f 0200 	mov.w	r2, #0
 8005afc:	f04f 0300 	mov.w	r3, #0
 8005b00:	008b      	lsls	r3, r1, #2
 8005b02:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8005b06:	0082      	lsls	r2, r0, #2
 8005b08:	4640      	mov	r0, r8
 8005b0a:	4649      	mov	r1, r9
 8005b0c:	f7fb f8d4 	bl	8000cb8 <__aeabi_uldivmod>
 8005b10:	4602      	mov	r2, r0
 8005b12:	460b      	mov	r3, r1
 8005b14:	4b49      	ldr	r3, [pc, #292]	; (8005c3c <UART_SetConfig+0x38c>)
 8005b16:	fba3 2302 	umull	r2, r3, r3, r2
 8005b1a:	095b      	lsrs	r3, r3, #5
 8005b1c:	011e      	lsls	r6, r3, #4
 8005b1e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005b20:	4618      	mov	r0, r3
 8005b22:	f04f 0100 	mov.w	r1, #0
 8005b26:	4602      	mov	r2, r0
 8005b28:	460b      	mov	r3, r1
 8005b2a:	1894      	adds	r4, r2, r2
 8005b2c:	60bc      	str	r4, [r7, #8]
 8005b2e:	415b      	adcs	r3, r3
 8005b30:	60fb      	str	r3, [r7, #12]
 8005b32:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005b36:	1812      	adds	r2, r2, r0
 8005b38:	eb41 0303 	adc.w	r3, r1, r3
 8005b3c:	f04f 0400 	mov.w	r4, #0
 8005b40:	f04f 0500 	mov.w	r5, #0
 8005b44:	00dd      	lsls	r5, r3, #3
 8005b46:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8005b4a:	00d4      	lsls	r4, r2, #3
 8005b4c:	4622      	mov	r2, r4
 8005b4e:	462b      	mov	r3, r5
 8005b50:	1814      	adds	r4, r2, r0
 8005b52:	64bc      	str	r4, [r7, #72]	; 0x48
 8005b54:	414b      	adcs	r3, r1
 8005b56:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005b58:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005b5a:	685b      	ldr	r3, [r3, #4]
 8005b5c:	4618      	mov	r0, r3
 8005b5e:	f04f 0100 	mov.w	r1, #0
 8005b62:	f04f 0200 	mov.w	r2, #0
 8005b66:	f04f 0300 	mov.w	r3, #0
 8005b6a:	008b      	lsls	r3, r1, #2
 8005b6c:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8005b70:	0082      	lsls	r2, r0, #2
 8005b72:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8005b76:	f7fb f89f 	bl	8000cb8 <__aeabi_uldivmod>
 8005b7a:	4602      	mov	r2, r0
 8005b7c:	460b      	mov	r3, r1
 8005b7e:	4b2f      	ldr	r3, [pc, #188]	; (8005c3c <UART_SetConfig+0x38c>)
 8005b80:	fba3 1302 	umull	r1, r3, r3, r2
 8005b84:	095b      	lsrs	r3, r3, #5
 8005b86:	2164      	movs	r1, #100	; 0x64
 8005b88:	fb01 f303 	mul.w	r3, r1, r3
 8005b8c:	1ad3      	subs	r3, r2, r3
 8005b8e:	011b      	lsls	r3, r3, #4
 8005b90:	3332      	adds	r3, #50	; 0x32
 8005b92:	4a2a      	ldr	r2, [pc, #168]	; (8005c3c <UART_SetConfig+0x38c>)
 8005b94:	fba2 2303 	umull	r2, r3, r2, r3
 8005b98:	095b      	lsrs	r3, r3, #5
 8005b9a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005b9e:	441e      	add	r6, r3
 8005ba0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005ba2:	4618      	mov	r0, r3
 8005ba4:	f04f 0100 	mov.w	r1, #0
 8005ba8:	4602      	mov	r2, r0
 8005baa:	460b      	mov	r3, r1
 8005bac:	1894      	adds	r4, r2, r2
 8005bae:	603c      	str	r4, [r7, #0]
 8005bb0:	415b      	adcs	r3, r3
 8005bb2:	607b      	str	r3, [r7, #4]
 8005bb4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005bb8:	1812      	adds	r2, r2, r0
 8005bba:	eb41 0303 	adc.w	r3, r1, r3
 8005bbe:	f04f 0400 	mov.w	r4, #0
 8005bc2:	f04f 0500 	mov.w	r5, #0
 8005bc6:	00dd      	lsls	r5, r3, #3
 8005bc8:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8005bcc:	00d4      	lsls	r4, r2, #3
 8005bce:	4622      	mov	r2, r4
 8005bd0:	462b      	mov	r3, r5
 8005bd2:	eb12 0a00 	adds.w	sl, r2, r0
 8005bd6:	eb43 0b01 	adc.w	fp, r3, r1
 8005bda:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005bdc:	685b      	ldr	r3, [r3, #4]
 8005bde:	4618      	mov	r0, r3
 8005be0:	f04f 0100 	mov.w	r1, #0
 8005be4:	f04f 0200 	mov.w	r2, #0
 8005be8:	f04f 0300 	mov.w	r3, #0
 8005bec:	008b      	lsls	r3, r1, #2
 8005bee:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8005bf2:	0082      	lsls	r2, r0, #2
 8005bf4:	4650      	mov	r0, sl
 8005bf6:	4659      	mov	r1, fp
 8005bf8:	f7fb f85e 	bl	8000cb8 <__aeabi_uldivmod>
 8005bfc:	4602      	mov	r2, r0
 8005bfe:	460b      	mov	r3, r1
 8005c00:	4b0e      	ldr	r3, [pc, #56]	; (8005c3c <UART_SetConfig+0x38c>)
 8005c02:	fba3 1302 	umull	r1, r3, r3, r2
 8005c06:	095b      	lsrs	r3, r3, #5
 8005c08:	2164      	movs	r1, #100	; 0x64
 8005c0a:	fb01 f303 	mul.w	r3, r1, r3
 8005c0e:	1ad3      	subs	r3, r2, r3
 8005c10:	011b      	lsls	r3, r3, #4
 8005c12:	3332      	adds	r3, #50	; 0x32
 8005c14:	4a09      	ldr	r2, [pc, #36]	; (8005c3c <UART_SetConfig+0x38c>)
 8005c16:	fba2 2303 	umull	r2, r3, r2, r3
 8005c1a:	095b      	lsrs	r3, r3, #5
 8005c1c:	f003 020f 	and.w	r2, r3, #15
 8005c20:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	4432      	add	r2, r6
 8005c26:	609a      	str	r2, [r3, #8]
}
 8005c28:	bf00      	nop
 8005c2a:	377c      	adds	r7, #124	; 0x7c
 8005c2c:	46bd      	mov	sp, r7
 8005c2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005c32:	bf00      	nop
 8005c34:	40011000 	.word	0x40011000
 8005c38:	40011400 	.word	0x40011400
 8005c3c:	51eb851f 	.word	0x51eb851f

08005c40 <atof>:
 8005c40:	2100      	movs	r1, #0
 8005c42:	f001 bd05 	b.w	8007650 <strtod>

08005c46 <atoi>:
 8005c46:	220a      	movs	r2, #10
 8005c48:	2100      	movs	r1, #0
 8005c4a:	f001 bdef 	b.w	800782c <strtol>
	...

08005c50 <__errno>:
 8005c50:	4b01      	ldr	r3, [pc, #4]	; (8005c58 <__errno+0x8>)
 8005c52:	6818      	ldr	r0, [r3, #0]
 8005c54:	4770      	bx	lr
 8005c56:	bf00      	nop
 8005c58:	2000000c 	.word	0x2000000c

08005c5c <__libc_init_array>:
 8005c5c:	b570      	push	{r4, r5, r6, lr}
 8005c5e:	4d0d      	ldr	r5, [pc, #52]	; (8005c94 <__libc_init_array+0x38>)
 8005c60:	4c0d      	ldr	r4, [pc, #52]	; (8005c98 <__libc_init_array+0x3c>)
 8005c62:	1b64      	subs	r4, r4, r5
 8005c64:	10a4      	asrs	r4, r4, #2
 8005c66:	2600      	movs	r6, #0
 8005c68:	42a6      	cmp	r6, r4
 8005c6a:	d109      	bne.n	8005c80 <__libc_init_array+0x24>
 8005c6c:	4d0b      	ldr	r5, [pc, #44]	; (8005c9c <__libc_init_array+0x40>)
 8005c6e:	4c0c      	ldr	r4, [pc, #48]	; (8005ca0 <__libc_init_array+0x44>)
 8005c70:	f004 fcb8 	bl	800a5e4 <_init>
 8005c74:	1b64      	subs	r4, r4, r5
 8005c76:	10a4      	asrs	r4, r4, #2
 8005c78:	2600      	movs	r6, #0
 8005c7a:	42a6      	cmp	r6, r4
 8005c7c:	d105      	bne.n	8005c8a <__libc_init_array+0x2e>
 8005c7e:	bd70      	pop	{r4, r5, r6, pc}
 8005c80:	f855 3b04 	ldr.w	r3, [r5], #4
 8005c84:	4798      	blx	r3
 8005c86:	3601      	adds	r6, #1
 8005c88:	e7ee      	b.n	8005c68 <__libc_init_array+0xc>
 8005c8a:	f855 3b04 	ldr.w	r3, [r5], #4
 8005c8e:	4798      	blx	r3
 8005c90:	3601      	adds	r6, #1
 8005c92:	e7f2      	b.n	8005c7a <__libc_init_array+0x1e>
 8005c94:	0801d2a8 	.word	0x0801d2a8
 8005c98:	0801d2a8 	.word	0x0801d2a8
 8005c9c:	0801d2a8 	.word	0x0801d2a8
 8005ca0:	0801d2ac 	.word	0x0801d2ac

08005ca4 <memset>:
 8005ca4:	4402      	add	r2, r0
 8005ca6:	4603      	mov	r3, r0
 8005ca8:	4293      	cmp	r3, r2
 8005caa:	d100      	bne.n	8005cae <memset+0xa>
 8005cac:	4770      	bx	lr
 8005cae:	f803 1b01 	strb.w	r1, [r3], #1
 8005cb2:	e7f9      	b.n	8005ca8 <memset+0x4>

08005cb4 <__cvt>:
 8005cb4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005cb8:	ec55 4b10 	vmov	r4, r5, d0
 8005cbc:	2d00      	cmp	r5, #0
 8005cbe:	460e      	mov	r6, r1
 8005cc0:	4619      	mov	r1, r3
 8005cc2:	462b      	mov	r3, r5
 8005cc4:	bfbb      	ittet	lt
 8005cc6:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8005cca:	461d      	movlt	r5, r3
 8005ccc:	2300      	movge	r3, #0
 8005cce:	232d      	movlt	r3, #45	; 0x2d
 8005cd0:	700b      	strb	r3, [r1, #0]
 8005cd2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005cd4:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8005cd8:	4691      	mov	r9, r2
 8005cda:	f023 0820 	bic.w	r8, r3, #32
 8005cde:	bfbc      	itt	lt
 8005ce0:	4622      	movlt	r2, r4
 8005ce2:	4614      	movlt	r4, r2
 8005ce4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005ce8:	d005      	beq.n	8005cf6 <__cvt+0x42>
 8005cea:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8005cee:	d100      	bne.n	8005cf2 <__cvt+0x3e>
 8005cf0:	3601      	adds	r6, #1
 8005cf2:	2102      	movs	r1, #2
 8005cf4:	e000      	b.n	8005cf8 <__cvt+0x44>
 8005cf6:	2103      	movs	r1, #3
 8005cf8:	ab03      	add	r3, sp, #12
 8005cfa:	9301      	str	r3, [sp, #4]
 8005cfc:	ab02      	add	r3, sp, #8
 8005cfe:	9300      	str	r3, [sp, #0]
 8005d00:	ec45 4b10 	vmov	d0, r4, r5
 8005d04:	4653      	mov	r3, sl
 8005d06:	4632      	mov	r2, r6
 8005d08:	f001 fe46 	bl	8007998 <_dtoa_r>
 8005d0c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8005d10:	4607      	mov	r7, r0
 8005d12:	d102      	bne.n	8005d1a <__cvt+0x66>
 8005d14:	f019 0f01 	tst.w	r9, #1
 8005d18:	d022      	beq.n	8005d60 <__cvt+0xac>
 8005d1a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005d1e:	eb07 0906 	add.w	r9, r7, r6
 8005d22:	d110      	bne.n	8005d46 <__cvt+0x92>
 8005d24:	783b      	ldrb	r3, [r7, #0]
 8005d26:	2b30      	cmp	r3, #48	; 0x30
 8005d28:	d10a      	bne.n	8005d40 <__cvt+0x8c>
 8005d2a:	2200      	movs	r2, #0
 8005d2c:	2300      	movs	r3, #0
 8005d2e:	4620      	mov	r0, r4
 8005d30:	4629      	mov	r1, r5
 8005d32:	f7fa fee1 	bl	8000af8 <__aeabi_dcmpeq>
 8005d36:	b918      	cbnz	r0, 8005d40 <__cvt+0x8c>
 8005d38:	f1c6 0601 	rsb	r6, r6, #1
 8005d3c:	f8ca 6000 	str.w	r6, [sl]
 8005d40:	f8da 3000 	ldr.w	r3, [sl]
 8005d44:	4499      	add	r9, r3
 8005d46:	2200      	movs	r2, #0
 8005d48:	2300      	movs	r3, #0
 8005d4a:	4620      	mov	r0, r4
 8005d4c:	4629      	mov	r1, r5
 8005d4e:	f7fa fed3 	bl	8000af8 <__aeabi_dcmpeq>
 8005d52:	b108      	cbz	r0, 8005d58 <__cvt+0xa4>
 8005d54:	f8cd 900c 	str.w	r9, [sp, #12]
 8005d58:	2230      	movs	r2, #48	; 0x30
 8005d5a:	9b03      	ldr	r3, [sp, #12]
 8005d5c:	454b      	cmp	r3, r9
 8005d5e:	d307      	bcc.n	8005d70 <__cvt+0xbc>
 8005d60:	9b03      	ldr	r3, [sp, #12]
 8005d62:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005d64:	1bdb      	subs	r3, r3, r7
 8005d66:	4638      	mov	r0, r7
 8005d68:	6013      	str	r3, [r2, #0]
 8005d6a:	b004      	add	sp, #16
 8005d6c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005d70:	1c59      	adds	r1, r3, #1
 8005d72:	9103      	str	r1, [sp, #12]
 8005d74:	701a      	strb	r2, [r3, #0]
 8005d76:	e7f0      	b.n	8005d5a <__cvt+0xa6>

08005d78 <__exponent>:
 8005d78:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005d7a:	4603      	mov	r3, r0
 8005d7c:	2900      	cmp	r1, #0
 8005d7e:	bfb8      	it	lt
 8005d80:	4249      	neglt	r1, r1
 8005d82:	f803 2b02 	strb.w	r2, [r3], #2
 8005d86:	bfb4      	ite	lt
 8005d88:	222d      	movlt	r2, #45	; 0x2d
 8005d8a:	222b      	movge	r2, #43	; 0x2b
 8005d8c:	2909      	cmp	r1, #9
 8005d8e:	7042      	strb	r2, [r0, #1]
 8005d90:	dd2a      	ble.n	8005de8 <__exponent+0x70>
 8005d92:	f10d 0407 	add.w	r4, sp, #7
 8005d96:	46a4      	mov	ip, r4
 8005d98:	270a      	movs	r7, #10
 8005d9a:	46a6      	mov	lr, r4
 8005d9c:	460a      	mov	r2, r1
 8005d9e:	fb91 f6f7 	sdiv	r6, r1, r7
 8005da2:	fb07 1516 	mls	r5, r7, r6, r1
 8005da6:	3530      	adds	r5, #48	; 0x30
 8005da8:	2a63      	cmp	r2, #99	; 0x63
 8005daa:	f104 34ff 	add.w	r4, r4, #4294967295
 8005dae:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8005db2:	4631      	mov	r1, r6
 8005db4:	dcf1      	bgt.n	8005d9a <__exponent+0x22>
 8005db6:	3130      	adds	r1, #48	; 0x30
 8005db8:	f1ae 0502 	sub.w	r5, lr, #2
 8005dbc:	f804 1c01 	strb.w	r1, [r4, #-1]
 8005dc0:	1c44      	adds	r4, r0, #1
 8005dc2:	4629      	mov	r1, r5
 8005dc4:	4561      	cmp	r1, ip
 8005dc6:	d30a      	bcc.n	8005dde <__exponent+0x66>
 8005dc8:	f10d 0209 	add.w	r2, sp, #9
 8005dcc:	eba2 020e 	sub.w	r2, r2, lr
 8005dd0:	4565      	cmp	r5, ip
 8005dd2:	bf88      	it	hi
 8005dd4:	2200      	movhi	r2, #0
 8005dd6:	4413      	add	r3, r2
 8005dd8:	1a18      	subs	r0, r3, r0
 8005dda:	b003      	add	sp, #12
 8005ddc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005dde:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005de2:	f804 2f01 	strb.w	r2, [r4, #1]!
 8005de6:	e7ed      	b.n	8005dc4 <__exponent+0x4c>
 8005de8:	2330      	movs	r3, #48	; 0x30
 8005dea:	3130      	adds	r1, #48	; 0x30
 8005dec:	7083      	strb	r3, [r0, #2]
 8005dee:	70c1      	strb	r1, [r0, #3]
 8005df0:	1d03      	adds	r3, r0, #4
 8005df2:	e7f1      	b.n	8005dd8 <__exponent+0x60>

08005df4 <_printf_float>:
 8005df4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005df8:	ed2d 8b02 	vpush	{d8}
 8005dfc:	b08d      	sub	sp, #52	; 0x34
 8005dfe:	460c      	mov	r4, r1
 8005e00:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8005e04:	4616      	mov	r6, r2
 8005e06:	461f      	mov	r7, r3
 8005e08:	4605      	mov	r5, r0
 8005e0a:	f002 ff33 	bl	8008c74 <_localeconv_r>
 8005e0e:	f8d0 a000 	ldr.w	sl, [r0]
 8005e12:	4650      	mov	r0, sl
 8005e14:	f7fa f9ee 	bl	80001f4 <strlen>
 8005e18:	2300      	movs	r3, #0
 8005e1a:	930a      	str	r3, [sp, #40]	; 0x28
 8005e1c:	6823      	ldr	r3, [r4, #0]
 8005e1e:	9305      	str	r3, [sp, #20]
 8005e20:	f8d8 3000 	ldr.w	r3, [r8]
 8005e24:	f894 b018 	ldrb.w	fp, [r4, #24]
 8005e28:	3307      	adds	r3, #7
 8005e2a:	f023 0307 	bic.w	r3, r3, #7
 8005e2e:	f103 0208 	add.w	r2, r3, #8
 8005e32:	f8c8 2000 	str.w	r2, [r8]
 8005e36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e3a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8005e3e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8005e42:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005e46:	9307      	str	r3, [sp, #28]
 8005e48:	f8cd 8018 	str.w	r8, [sp, #24]
 8005e4c:	ee08 0a10 	vmov	s16, r0
 8005e50:	4b9f      	ldr	r3, [pc, #636]	; (80060d0 <_printf_float+0x2dc>)
 8005e52:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005e56:	f04f 32ff 	mov.w	r2, #4294967295
 8005e5a:	f7fa fe7f 	bl	8000b5c <__aeabi_dcmpun>
 8005e5e:	bb88      	cbnz	r0, 8005ec4 <_printf_float+0xd0>
 8005e60:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005e64:	4b9a      	ldr	r3, [pc, #616]	; (80060d0 <_printf_float+0x2dc>)
 8005e66:	f04f 32ff 	mov.w	r2, #4294967295
 8005e6a:	f7fa fe59 	bl	8000b20 <__aeabi_dcmple>
 8005e6e:	bb48      	cbnz	r0, 8005ec4 <_printf_float+0xd0>
 8005e70:	2200      	movs	r2, #0
 8005e72:	2300      	movs	r3, #0
 8005e74:	4640      	mov	r0, r8
 8005e76:	4649      	mov	r1, r9
 8005e78:	f7fa fe48 	bl	8000b0c <__aeabi_dcmplt>
 8005e7c:	b110      	cbz	r0, 8005e84 <_printf_float+0x90>
 8005e7e:	232d      	movs	r3, #45	; 0x2d
 8005e80:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005e84:	4b93      	ldr	r3, [pc, #588]	; (80060d4 <_printf_float+0x2e0>)
 8005e86:	4894      	ldr	r0, [pc, #592]	; (80060d8 <_printf_float+0x2e4>)
 8005e88:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8005e8c:	bf94      	ite	ls
 8005e8e:	4698      	movls	r8, r3
 8005e90:	4680      	movhi	r8, r0
 8005e92:	2303      	movs	r3, #3
 8005e94:	6123      	str	r3, [r4, #16]
 8005e96:	9b05      	ldr	r3, [sp, #20]
 8005e98:	f023 0204 	bic.w	r2, r3, #4
 8005e9c:	6022      	str	r2, [r4, #0]
 8005e9e:	f04f 0900 	mov.w	r9, #0
 8005ea2:	9700      	str	r7, [sp, #0]
 8005ea4:	4633      	mov	r3, r6
 8005ea6:	aa0b      	add	r2, sp, #44	; 0x2c
 8005ea8:	4621      	mov	r1, r4
 8005eaa:	4628      	mov	r0, r5
 8005eac:	f000 f9d8 	bl	8006260 <_printf_common>
 8005eb0:	3001      	adds	r0, #1
 8005eb2:	f040 8090 	bne.w	8005fd6 <_printf_float+0x1e2>
 8005eb6:	f04f 30ff 	mov.w	r0, #4294967295
 8005eba:	b00d      	add	sp, #52	; 0x34
 8005ebc:	ecbd 8b02 	vpop	{d8}
 8005ec0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ec4:	4642      	mov	r2, r8
 8005ec6:	464b      	mov	r3, r9
 8005ec8:	4640      	mov	r0, r8
 8005eca:	4649      	mov	r1, r9
 8005ecc:	f7fa fe46 	bl	8000b5c <__aeabi_dcmpun>
 8005ed0:	b140      	cbz	r0, 8005ee4 <_printf_float+0xf0>
 8005ed2:	464b      	mov	r3, r9
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	bfbc      	itt	lt
 8005ed8:	232d      	movlt	r3, #45	; 0x2d
 8005eda:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8005ede:	487f      	ldr	r0, [pc, #508]	; (80060dc <_printf_float+0x2e8>)
 8005ee0:	4b7f      	ldr	r3, [pc, #508]	; (80060e0 <_printf_float+0x2ec>)
 8005ee2:	e7d1      	b.n	8005e88 <_printf_float+0x94>
 8005ee4:	6863      	ldr	r3, [r4, #4]
 8005ee6:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8005eea:	9206      	str	r2, [sp, #24]
 8005eec:	1c5a      	adds	r2, r3, #1
 8005eee:	d13f      	bne.n	8005f70 <_printf_float+0x17c>
 8005ef0:	2306      	movs	r3, #6
 8005ef2:	6063      	str	r3, [r4, #4]
 8005ef4:	9b05      	ldr	r3, [sp, #20]
 8005ef6:	6861      	ldr	r1, [r4, #4]
 8005ef8:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8005efc:	2300      	movs	r3, #0
 8005efe:	9303      	str	r3, [sp, #12]
 8005f00:	ab0a      	add	r3, sp, #40	; 0x28
 8005f02:	e9cd b301 	strd	fp, r3, [sp, #4]
 8005f06:	ab09      	add	r3, sp, #36	; 0x24
 8005f08:	ec49 8b10 	vmov	d0, r8, r9
 8005f0c:	9300      	str	r3, [sp, #0]
 8005f0e:	6022      	str	r2, [r4, #0]
 8005f10:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8005f14:	4628      	mov	r0, r5
 8005f16:	f7ff fecd 	bl	8005cb4 <__cvt>
 8005f1a:	9b06      	ldr	r3, [sp, #24]
 8005f1c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005f1e:	2b47      	cmp	r3, #71	; 0x47
 8005f20:	4680      	mov	r8, r0
 8005f22:	d108      	bne.n	8005f36 <_printf_float+0x142>
 8005f24:	1cc8      	adds	r0, r1, #3
 8005f26:	db02      	blt.n	8005f2e <_printf_float+0x13a>
 8005f28:	6863      	ldr	r3, [r4, #4]
 8005f2a:	4299      	cmp	r1, r3
 8005f2c:	dd41      	ble.n	8005fb2 <_printf_float+0x1be>
 8005f2e:	f1ab 0b02 	sub.w	fp, fp, #2
 8005f32:	fa5f fb8b 	uxtb.w	fp, fp
 8005f36:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005f3a:	d820      	bhi.n	8005f7e <_printf_float+0x18a>
 8005f3c:	3901      	subs	r1, #1
 8005f3e:	465a      	mov	r2, fp
 8005f40:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005f44:	9109      	str	r1, [sp, #36]	; 0x24
 8005f46:	f7ff ff17 	bl	8005d78 <__exponent>
 8005f4a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005f4c:	1813      	adds	r3, r2, r0
 8005f4e:	2a01      	cmp	r2, #1
 8005f50:	4681      	mov	r9, r0
 8005f52:	6123      	str	r3, [r4, #16]
 8005f54:	dc02      	bgt.n	8005f5c <_printf_float+0x168>
 8005f56:	6822      	ldr	r2, [r4, #0]
 8005f58:	07d2      	lsls	r2, r2, #31
 8005f5a:	d501      	bpl.n	8005f60 <_printf_float+0x16c>
 8005f5c:	3301      	adds	r3, #1
 8005f5e:	6123      	str	r3, [r4, #16]
 8005f60:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8005f64:	2b00      	cmp	r3, #0
 8005f66:	d09c      	beq.n	8005ea2 <_printf_float+0xae>
 8005f68:	232d      	movs	r3, #45	; 0x2d
 8005f6a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005f6e:	e798      	b.n	8005ea2 <_printf_float+0xae>
 8005f70:	9a06      	ldr	r2, [sp, #24]
 8005f72:	2a47      	cmp	r2, #71	; 0x47
 8005f74:	d1be      	bne.n	8005ef4 <_printf_float+0x100>
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d1bc      	bne.n	8005ef4 <_printf_float+0x100>
 8005f7a:	2301      	movs	r3, #1
 8005f7c:	e7b9      	b.n	8005ef2 <_printf_float+0xfe>
 8005f7e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8005f82:	d118      	bne.n	8005fb6 <_printf_float+0x1c2>
 8005f84:	2900      	cmp	r1, #0
 8005f86:	6863      	ldr	r3, [r4, #4]
 8005f88:	dd0b      	ble.n	8005fa2 <_printf_float+0x1ae>
 8005f8a:	6121      	str	r1, [r4, #16]
 8005f8c:	b913      	cbnz	r3, 8005f94 <_printf_float+0x1a0>
 8005f8e:	6822      	ldr	r2, [r4, #0]
 8005f90:	07d0      	lsls	r0, r2, #31
 8005f92:	d502      	bpl.n	8005f9a <_printf_float+0x1a6>
 8005f94:	3301      	adds	r3, #1
 8005f96:	440b      	add	r3, r1
 8005f98:	6123      	str	r3, [r4, #16]
 8005f9a:	65a1      	str	r1, [r4, #88]	; 0x58
 8005f9c:	f04f 0900 	mov.w	r9, #0
 8005fa0:	e7de      	b.n	8005f60 <_printf_float+0x16c>
 8005fa2:	b913      	cbnz	r3, 8005faa <_printf_float+0x1b6>
 8005fa4:	6822      	ldr	r2, [r4, #0]
 8005fa6:	07d2      	lsls	r2, r2, #31
 8005fa8:	d501      	bpl.n	8005fae <_printf_float+0x1ba>
 8005faa:	3302      	adds	r3, #2
 8005fac:	e7f4      	b.n	8005f98 <_printf_float+0x1a4>
 8005fae:	2301      	movs	r3, #1
 8005fb0:	e7f2      	b.n	8005f98 <_printf_float+0x1a4>
 8005fb2:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8005fb6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005fb8:	4299      	cmp	r1, r3
 8005fba:	db05      	blt.n	8005fc8 <_printf_float+0x1d4>
 8005fbc:	6823      	ldr	r3, [r4, #0]
 8005fbe:	6121      	str	r1, [r4, #16]
 8005fc0:	07d8      	lsls	r0, r3, #31
 8005fc2:	d5ea      	bpl.n	8005f9a <_printf_float+0x1a6>
 8005fc4:	1c4b      	adds	r3, r1, #1
 8005fc6:	e7e7      	b.n	8005f98 <_printf_float+0x1a4>
 8005fc8:	2900      	cmp	r1, #0
 8005fca:	bfd4      	ite	le
 8005fcc:	f1c1 0202 	rsble	r2, r1, #2
 8005fd0:	2201      	movgt	r2, #1
 8005fd2:	4413      	add	r3, r2
 8005fd4:	e7e0      	b.n	8005f98 <_printf_float+0x1a4>
 8005fd6:	6823      	ldr	r3, [r4, #0]
 8005fd8:	055a      	lsls	r2, r3, #21
 8005fda:	d407      	bmi.n	8005fec <_printf_float+0x1f8>
 8005fdc:	6923      	ldr	r3, [r4, #16]
 8005fde:	4642      	mov	r2, r8
 8005fe0:	4631      	mov	r1, r6
 8005fe2:	4628      	mov	r0, r5
 8005fe4:	47b8      	blx	r7
 8005fe6:	3001      	adds	r0, #1
 8005fe8:	d12c      	bne.n	8006044 <_printf_float+0x250>
 8005fea:	e764      	b.n	8005eb6 <_printf_float+0xc2>
 8005fec:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005ff0:	f240 80e0 	bls.w	80061b4 <_printf_float+0x3c0>
 8005ff4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005ff8:	2200      	movs	r2, #0
 8005ffa:	2300      	movs	r3, #0
 8005ffc:	f7fa fd7c 	bl	8000af8 <__aeabi_dcmpeq>
 8006000:	2800      	cmp	r0, #0
 8006002:	d034      	beq.n	800606e <_printf_float+0x27a>
 8006004:	4a37      	ldr	r2, [pc, #220]	; (80060e4 <_printf_float+0x2f0>)
 8006006:	2301      	movs	r3, #1
 8006008:	4631      	mov	r1, r6
 800600a:	4628      	mov	r0, r5
 800600c:	47b8      	blx	r7
 800600e:	3001      	adds	r0, #1
 8006010:	f43f af51 	beq.w	8005eb6 <_printf_float+0xc2>
 8006014:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006018:	429a      	cmp	r2, r3
 800601a:	db02      	blt.n	8006022 <_printf_float+0x22e>
 800601c:	6823      	ldr	r3, [r4, #0]
 800601e:	07d8      	lsls	r0, r3, #31
 8006020:	d510      	bpl.n	8006044 <_printf_float+0x250>
 8006022:	ee18 3a10 	vmov	r3, s16
 8006026:	4652      	mov	r2, sl
 8006028:	4631      	mov	r1, r6
 800602a:	4628      	mov	r0, r5
 800602c:	47b8      	blx	r7
 800602e:	3001      	adds	r0, #1
 8006030:	f43f af41 	beq.w	8005eb6 <_printf_float+0xc2>
 8006034:	f04f 0800 	mov.w	r8, #0
 8006038:	f104 091a 	add.w	r9, r4, #26
 800603c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800603e:	3b01      	subs	r3, #1
 8006040:	4543      	cmp	r3, r8
 8006042:	dc09      	bgt.n	8006058 <_printf_float+0x264>
 8006044:	6823      	ldr	r3, [r4, #0]
 8006046:	079b      	lsls	r3, r3, #30
 8006048:	f100 8105 	bmi.w	8006256 <_printf_float+0x462>
 800604c:	68e0      	ldr	r0, [r4, #12]
 800604e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006050:	4298      	cmp	r0, r3
 8006052:	bfb8      	it	lt
 8006054:	4618      	movlt	r0, r3
 8006056:	e730      	b.n	8005eba <_printf_float+0xc6>
 8006058:	2301      	movs	r3, #1
 800605a:	464a      	mov	r2, r9
 800605c:	4631      	mov	r1, r6
 800605e:	4628      	mov	r0, r5
 8006060:	47b8      	blx	r7
 8006062:	3001      	adds	r0, #1
 8006064:	f43f af27 	beq.w	8005eb6 <_printf_float+0xc2>
 8006068:	f108 0801 	add.w	r8, r8, #1
 800606c:	e7e6      	b.n	800603c <_printf_float+0x248>
 800606e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006070:	2b00      	cmp	r3, #0
 8006072:	dc39      	bgt.n	80060e8 <_printf_float+0x2f4>
 8006074:	4a1b      	ldr	r2, [pc, #108]	; (80060e4 <_printf_float+0x2f0>)
 8006076:	2301      	movs	r3, #1
 8006078:	4631      	mov	r1, r6
 800607a:	4628      	mov	r0, r5
 800607c:	47b8      	blx	r7
 800607e:	3001      	adds	r0, #1
 8006080:	f43f af19 	beq.w	8005eb6 <_printf_float+0xc2>
 8006084:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006088:	4313      	orrs	r3, r2
 800608a:	d102      	bne.n	8006092 <_printf_float+0x29e>
 800608c:	6823      	ldr	r3, [r4, #0]
 800608e:	07d9      	lsls	r1, r3, #31
 8006090:	d5d8      	bpl.n	8006044 <_printf_float+0x250>
 8006092:	ee18 3a10 	vmov	r3, s16
 8006096:	4652      	mov	r2, sl
 8006098:	4631      	mov	r1, r6
 800609a:	4628      	mov	r0, r5
 800609c:	47b8      	blx	r7
 800609e:	3001      	adds	r0, #1
 80060a0:	f43f af09 	beq.w	8005eb6 <_printf_float+0xc2>
 80060a4:	f04f 0900 	mov.w	r9, #0
 80060a8:	f104 0a1a 	add.w	sl, r4, #26
 80060ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80060ae:	425b      	negs	r3, r3
 80060b0:	454b      	cmp	r3, r9
 80060b2:	dc01      	bgt.n	80060b8 <_printf_float+0x2c4>
 80060b4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80060b6:	e792      	b.n	8005fde <_printf_float+0x1ea>
 80060b8:	2301      	movs	r3, #1
 80060ba:	4652      	mov	r2, sl
 80060bc:	4631      	mov	r1, r6
 80060be:	4628      	mov	r0, r5
 80060c0:	47b8      	blx	r7
 80060c2:	3001      	adds	r0, #1
 80060c4:	f43f aef7 	beq.w	8005eb6 <_printf_float+0xc2>
 80060c8:	f109 0901 	add.w	r9, r9, #1
 80060cc:	e7ee      	b.n	80060ac <_printf_float+0x2b8>
 80060ce:	bf00      	nop
 80060d0:	7fefffff 	.word	0x7fefffff
 80060d4:	0801cd94 	.word	0x0801cd94
 80060d8:	0801cd98 	.word	0x0801cd98
 80060dc:	0801cda0 	.word	0x0801cda0
 80060e0:	0801cd9c 	.word	0x0801cd9c
 80060e4:	0801cda4 	.word	0x0801cda4
 80060e8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80060ea:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80060ec:	429a      	cmp	r2, r3
 80060ee:	bfa8      	it	ge
 80060f0:	461a      	movge	r2, r3
 80060f2:	2a00      	cmp	r2, #0
 80060f4:	4691      	mov	r9, r2
 80060f6:	dc37      	bgt.n	8006168 <_printf_float+0x374>
 80060f8:	f04f 0b00 	mov.w	fp, #0
 80060fc:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006100:	f104 021a 	add.w	r2, r4, #26
 8006104:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006106:	9305      	str	r3, [sp, #20]
 8006108:	eba3 0309 	sub.w	r3, r3, r9
 800610c:	455b      	cmp	r3, fp
 800610e:	dc33      	bgt.n	8006178 <_printf_float+0x384>
 8006110:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006114:	429a      	cmp	r2, r3
 8006116:	db3b      	blt.n	8006190 <_printf_float+0x39c>
 8006118:	6823      	ldr	r3, [r4, #0]
 800611a:	07da      	lsls	r2, r3, #31
 800611c:	d438      	bmi.n	8006190 <_printf_float+0x39c>
 800611e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006120:	9b05      	ldr	r3, [sp, #20]
 8006122:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006124:	1ad3      	subs	r3, r2, r3
 8006126:	eba2 0901 	sub.w	r9, r2, r1
 800612a:	4599      	cmp	r9, r3
 800612c:	bfa8      	it	ge
 800612e:	4699      	movge	r9, r3
 8006130:	f1b9 0f00 	cmp.w	r9, #0
 8006134:	dc35      	bgt.n	80061a2 <_printf_float+0x3ae>
 8006136:	f04f 0800 	mov.w	r8, #0
 800613a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800613e:	f104 0a1a 	add.w	sl, r4, #26
 8006142:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006146:	1a9b      	subs	r3, r3, r2
 8006148:	eba3 0309 	sub.w	r3, r3, r9
 800614c:	4543      	cmp	r3, r8
 800614e:	f77f af79 	ble.w	8006044 <_printf_float+0x250>
 8006152:	2301      	movs	r3, #1
 8006154:	4652      	mov	r2, sl
 8006156:	4631      	mov	r1, r6
 8006158:	4628      	mov	r0, r5
 800615a:	47b8      	blx	r7
 800615c:	3001      	adds	r0, #1
 800615e:	f43f aeaa 	beq.w	8005eb6 <_printf_float+0xc2>
 8006162:	f108 0801 	add.w	r8, r8, #1
 8006166:	e7ec      	b.n	8006142 <_printf_float+0x34e>
 8006168:	4613      	mov	r3, r2
 800616a:	4631      	mov	r1, r6
 800616c:	4642      	mov	r2, r8
 800616e:	4628      	mov	r0, r5
 8006170:	47b8      	blx	r7
 8006172:	3001      	adds	r0, #1
 8006174:	d1c0      	bne.n	80060f8 <_printf_float+0x304>
 8006176:	e69e      	b.n	8005eb6 <_printf_float+0xc2>
 8006178:	2301      	movs	r3, #1
 800617a:	4631      	mov	r1, r6
 800617c:	4628      	mov	r0, r5
 800617e:	9205      	str	r2, [sp, #20]
 8006180:	47b8      	blx	r7
 8006182:	3001      	adds	r0, #1
 8006184:	f43f ae97 	beq.w	8005eb6 <_printf_float+0xc2>
 8006188:	9a05      	ldr	r2, [sp, #20]
 800618a:	f10b 0b01 	add.w	fp, fp, #1
 800618e:	e7b9      	b.n	8006104 <_printf_float+0x310>
 8006190:	ee18 3a10 	vmov	r3, s16
 8006194:	4652      	mov	r2, sl
 8006196:	4631      	mov	r1, r6
 8006198:	4628      	mov	r0, r5
 800619a:	47b8      	blx	r7
 800619c:	3001      	adds	r0, #1
 800619e:	d1be      	bne.n	800611e <_printf_float+0x32a>
 80061a0:	e689      	b.n	8005eb6 <_printf_float+0xc2>
 80061a2:	9a05      	ldr	r2, [sp, #20]
 80061a4:	464b      	mov	r3, r9
 80061a6:	4442      	add	r2, r8
 80061a8:	4631      	mov	r1, r6
 80061aa:	4628      	mov	r0, r5
 80061ac:	47b8      	blx	r7
 80061ae:	3001      	adds	r0, #1
 80061b0:	d1c1      	bne.n	8006136 <_printf_float+0x342>
 80061b2:	e680      	b.n	8005eb6 <_printf_float+0xc2>
 80061b4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80061b6:	2a01      	cmp	r2, #1
 80061b8:	dc01      	bgt.n	80061be <_printf_float+0x3ca>
 80061ba:	07db      	lsls	r3, r3, #31
 80061bc:	d538      	bpl.n	8006230 <_printf_float+0x43c>
 80061be:	2301      	movs	r3, #1
 80061c0:	4642      	mov	r2, r8
 80061c2:	4631      	mov	r1, r6
 80061c4:	4628      	mov	r0, r5
 80061c6:	47b8      	blx	r7
 80061c8:	3001      	adds	r0, #1
 80061ca:	f43f ae74 	beq.w	8005eb6 <_printf_float+0xc2>
 80061ce:	ee18 3a10 	vmov	r3, s16
 80061d2:	4652      	mov	r2, sl
 80061d4:	4631      	mov	r1, r6
 80061d6:	4628      	mov	r0, r5
 80061d8:	47b8      	blx	r7
 80061da:	3001      	adds	r0, #1
 80061dc:	f43f ae6b 	beq.w	8005eb6 <_printf_float+0xc2>
 80061e0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80061e4:	2200      	movs	r2, #0
 80061e6:	2300      	movs	r3, #0
 80061e8:	f7fa fc86 	bl	8000af8 <__aeabi_dcmpeq>
 80061ec:	b9d8      	cbnz	r0, 8006226 <_printf_float+0x432>
 80061ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80061f0:	f108 0201 	add.w	r2, r8, #1
 80061f4:	3b01      	subs	r3, #1
 80061f6:	4631      	mov	r1, r6
 80061f8:	4628      	mov	r0, r5
 80061fa:	47b8      	blx	r7
 80061fc:	3001      	adds	r0, #1
 80061fe:	d10e      	bne.n	800621e <_printf_float+0x42a>
 8006200:	e659      	b.n	8005eb6 <_printf_float+0xc2>
 8006202:	2301      	movs	r3, #1
 8006204:	4652      	mov	r2, sl
 8006206:	4631      	mov	r1, r6
 8006208:	4628      	mov	r0, r5
 800620a:	47b8      	blx	r7
 800620c:	3001      	adds	r0, #1
 800620e:	f43f ae52 	beq.w	8005eb6 <_printf_float+0xc2>
 8006212:	f108 0801 	add.w	r8, r8, #1
 8006216:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006218:	3b01      	subs	r3, #1
 800621a:	4543      	cmp	r3, r8
 800621c:	dcf1      	bgt.n	8006202 <_printf_float+0x40e>
 800621e:	464b      	mov	r3, r9
 8006220:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006224:	e6dc      	b.n	8005fe0 <_printf_float+0x1ec>
 8006226:	f04f 0800 	mov.w	r8, #0
 800622a:	f104 0a1a 	add.w	sl, r4, #26
 800622e:	e7f2      	b.n	8006216 <_printf_float+0x422>
 8006230:	2301      	movs	r3, #1
 8006232:	4642      	mov	r2, r8
 8006234:	e7df      	b.n	80061f6 <_printf_float+0x402>
 8006236:	2301      	movs	r3, #1
 8006238:	464a      	mov	r2, r9
 800623a:	4631      	mov	r1, r6
 800623c:	4628      	mov	r0, r5
 800623e:	47b8      	blx	r7
 8006240:	3001      	adds	r0, #1
 8006242:	f43f ae38 	beq.w	8005eb6 <_printf_float+0xc2>
 8006246:	f108 0801 	add.w	r8, r8, #1
 800624a:	68e3      	ldr	r3, [r4, #12]
 800624c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800624e:	1a5b      	subs	r3, r3, r1
 8006250:	4543      	cmp	r3, r8
 8006252:	dcf0      	bgt.n	8006236 <_printf_float+0x442>
 8006254:	e6fa      	b.n	800604c <_printf_float+0x258>
 8006256:	f04f 0800 	mov.w	r8, #0
 800625a:	f104 0919 	add.w	r9, r4, #25
 800625e:	e7f4      	b.n	800624a <_printf_float+0x456>

08006260 <_printf_common>:
 8006260:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006264:	4616      	mov	r6, r2
 8006266:	4699      	mov	r9, r3
 8006268:	688a      	ldr	r2, [r1, #8]
 800626a:	690b      	ldr	r3, [r1, #16]
 800626c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006270:	4293      	cmp	r3, r2
 8006272:	bfb8      	it	lt
 8006274:	4613      	movlt	r3, r2
 8006276:	6033      	str	r3, [r6, #0]
 8006278:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800627c:	4607      	mov	r7, r0
 800627e:	460c      	mov	r4, r1
 8006280:	b10a      	cbz	r2, 8006286 <_printf_common+0x26>
 8006282:	3301      	adds	r3, #1
 8006284:	6033      	str	r3, [r6, #0]
 8006286:	6823      	ldr	r3, [r4, #0]
 8006288:	0699      	lsls	r1, r3, #26
 800628a:	bf42      	ittt	mi
 800628c:	6833      	ldrmi	r3, [r6, #0]
 800628e:	3302      	addmi	r3, #2
 8006290:	6033      	strmi	r3, [r6, #0]
 8006292:	6825      	ldr	r5, [r4, #0]
 8006294:	f015 0506 	ands.w	r5, r5, #6
 8006298:	d106      	bne.n	80062a8 <_printf_common+0x48>
 800629a:	f104 0a19 	add.w	sl, r4, #25
 800629e:	68e3      	ldr	r3, [r4, #12]
 80062a0:	6832      	ldr	r2, [r6, #0]
 80062a2:	1a9b      	subs	r3, r3, r2
 80062a4:	42ab      	cmp	r3, r5
 80062a6:	dc26      	bgt.n	80062f6 <_printf_common+0x96>
 80062a8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80062ac:	1e13      	subs	r3, r2, #0
 80062ae:	6822      	ldr	r2, [r4, #0]
 80062b0:	bf18      	it	ne
 80062b2:	2301      	movne	r3, #1
 80062b4:	0692      	lsls	r2, r2, #26
 80062b6:	d42b      	bmi.n	8006310 <_printf_common+0xb0>
 80062b8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80062bc:	4649      	mov	r1, r9
 80062be:	4638      	mov	r0, r7
 80062c0:	47c0      	blx	r8
 80062c2:	3001      	adds	r0, #1
 80062c4:	d01e      	beq.n	8006304 <_printf_common+0xa4>
 80062c6:	6823      	ldr	r3, [r4, #0]
 80062c8:	68e5      	ldr	r5, [r4, #12]
 80062ca:	6832      	ldr	r2, [r6, #0]
 80062cc:	f003 0306 	and.w	r3, r3, #6
 80062d0:	2b04      	cmp	r3, #4
 80062d2:	bf08      	it	eq
 80062d4:	1aad      	subeq	r5, r5, r2
 80062d6:	68a3      	ldr	r3, [r4, #8]
 80062d8:	6922      	ldr	r2, [r4, #16]
 80062da:	bf0c      	ite	eq
 80062dc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80062e0:	2500      	movne	r5, #0
 80062e2:	4293      	cmp	r3, r2
 80062e4:	bfc4      	itt	gt
 80062e6:	1a9b      	subgt	r3, r3, r2
 80062e8:	18ed      	addgt	r5, r5, r3
 80062ea:	2600      	movs	r6, #0
 80062ec:	341a      	adds	r4, #26
 80062ee:	42b5      	cmp	r5, r6
 80062f0:	d11a      	bne.n	8006328 <_printf_common+0xc8>
 80062f2:	2000      	movs	r0, #0
 80062f4:	e008      	b.n	8006308 <_printf_common+0xa8>
 80062f6:	2301      	movs	r3, #1
 80062f8:	4652      	mov	r2, sl
 80062fa:	4649      	mov	r1, r9
 80062fc:	4638      	mov	r0, r7
 80062fe:	47c0      	blx	r8
 8006300:	3001      	adds	r0, #1
 8006302:	d103      	bne.n	800630c <_printf_common+0xac>
 8006304:	f04f 30ff 	mov.w	r0, #4294967295
 8006308:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800630c:	3501      	adds	r5, #1
 800630e:	e7c6      	b.n	800629e <_printf_common+0x3e>
 8006310:	18e1      	adds	r1, r4, r3
 8006312:	1c5a      	adds	r2, r3, #1
 8006314:	2030      	movs	r0, #48	; 0x30
 8006316:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800631a:	4422      	add	r2, r4
 800631c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006320:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006324:	3302      	adds	r3, #2
 8006326:	e7c7      	b.n	80062b8 <_printf_common+0x58>
 8006328:	2301      	movs	r3, #1
 800632a:	4622      	mov	r2, r4
 800632c:	4649      	mov	r1, r9
 800632e:	4638      	mov	r0, r7
 8006330:	47c0      	blx	r8
 8006332:	3001      	adds	r0, #1
 8006334:	d0e6      	beq.n	8006304 <_printf_common+0xa4>
 8006336:	3601      	adds	r6, #1
 8006338:	e7d9      	b.n	80062ee <_printf_common+0x8e>
	...

0800633c <_printf_i>:
 800633c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006340:	460c      	mov	r4, r1
 8006342:	4691      	mov	r9, r2
 8006344:	7e27      	ldrb	r7, [r4, #24]
 8006346:	990c      	ldr	r1, [sp, #48]	; 0x30
 8006348:	2f78      	cmp	r7, #120	; 0x78
 800634a:	4680      	mov	r8, r0
 800634c:	469a      	mov	sl, r3
 800634e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006352:	d807      	bhi.n	8006364 <_printf_i+0x28>
 8006354:	2f62      	cmp	r7, #98	; 0x62
 8006356:	d80a      	bhi.n	800636e <_printf_i+0x32>
 8006358:	2f00      	cmp	r7, #0
 800635a:	f000 80d8 	beq.w	800650e <_printf_i+0x1d2>
 800635e:	2f58      	cmp	r7, #88	; 0x58
 8006360:	f000 80a3 	beq.w	80064aa <_printf_i+0x16e>
 8006364:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8006368:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800636c:	e03a      	b.n	80063e4 <_printf_i+0xa8>
 800636e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006372:	2b15      	cmp	r3, #21
 8006374:	d8f6      	bhi.n	8006364 <_printf_i+0x28>
 8006376:	a001      	add	r0, pc, #4	; (adr r0, 800637c <_printf_i+0x40>)
 8006378:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800637c:	080063d5 	.word	0x080063d5
 8006380:	080063e9 	.word	0x080063e9
 8006384:	08006365 	.word	0x08006365
 8006388:	08006365 	.word	0x08006365
 800638c:	08006365 	.word	0x08006365
 8006390:	08006365 	.word	0x08006365
 8006394:	080063e9 	.word	0x080063e9
 8006398:	08006365 	.word	0x08006365
 800639c:	08006365 	.word	0x08006365
 80063a0:	08006365 	.word	0x08006365
 80063a4:	08006365 	.word	0x08006365
 80063a8:	080064f5 	.word	0x080064f5
 80063ac:	08006419 	.word	0x08006419
 80063b0:	080064d7 	.word	0x080064d7
 80063b4:	08006365 	.word	0x08006365
 80063b8:	08006365 	.word	0x08006365
 80063bc:	08006517 	.word	0x08006517
 80063c0:	08006365 	.word	0x08006365
 80063c4:	08006419 	.word	0x08006419
 80063c8:	08006365 	.word	0x08006365
 80063cc:	08006365 	.word	0x08006365
 80063d0:	080064df 	.word	0x080064df
 80063d4:	680b      	ldr	r3, [r1, #0]
 80063d6:	1d1a      	adds	r2, r3, #4
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	600a      	str	r2, [r1, #0]
 80063dc:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80063e0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80063e4:	2301      	movs	r3, #1
 80063e6:	e0a3      	b.n	8006530 <_printf_i+0x1f4>
 80063e8:	6825      	ldr	r5, [r4, #0]
 80063ea:	6808      	ldr	r0, [r1, #0]
 80063ec:	062e      	lsls	r6, r5, #24
 80063ee:	f100 0304 	add.w	r3, r0, #4
 80063f2:	d50a      	bpl.n	800640a <_printf_i+0xce>
 80063f4:	6805      	ldr	r5, [r0, #0]
 80063f6:	600b      	str	r3, [r1, #0]
 80063f8:	2d00      	cmp	r5, #0
 80063fa:	da03      	bge.n	8006404 <_printf_i+0xc8>
 80063fc:	232d      	movs	r3, #45	; 0x2d
 80063fe:	426d      	negs	r5, r5
 8006400:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006404:	485e      	ldr	r0, [pc, #376]	; (8006580 <_printf_i+0x244>)
 8006406:	230a      	movs	r3, #10
 8006408:	e019      	b.n	800643e <_printf_i+0x102>
 800640a:	f015 0f40 	tst.w	r5, #64	; 0x40
 800640e:	6805      	ldr	r5, [r0, #0]
 8006410:	600b      	str	r3, [r1, #0]
 8006412:	bf18      	it	ne
 8006414:	b22d      	sxthne	r5, r5
 8006416:	e7ef      	b.n	80063f8 <_printf_i+0xbc>
 8006418:	680b      	ldr	r3, [r1, #0]
 800641a:	6825      	ldr	r5, [r4, #0]
 800641c:	1d18      	adds	r0, r3, #4
 800641e:	6008      	str	r0, [r1, #0]
 8006420:	0628      	lsls	r0, r5, #24
 8006422:	d501      	bpl.n	8006428 <_printf_i+0xec>
 8006424:	681d      	ldr	r5, [r3, #0]
 8006426:	e002      	b.n	800642e <_printf_i+0xf2>
 8006428:	0669      	lsls	r1, r5, #25
 800642a:	d5fb      	bpl.n	8006424 <_printf_i+0xe8>
 800642c:	881d      	ldrh	r5, [r3, #0]
 800642e:	4854      	ldr	r0, [pc, #336]	; (8006580 <_printf_i+0x244>)
 8006430:	2f6f      	cmp	r7, #111	; 0x6f
 8006432:	bf0c      	ite	eq
 8006434:	2308      	moveq	r3, #8
 8006436:	230a      	movne	r3, #10
 8006438:	2100      	movs	r1, #0
 800643a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800643e:	6866      	ldr	r6, [r4, #4]
 8006440:	60a6      	str	r6, [r4, #8]
 8006442:	2e00      	cmp	r6, #0
 8006444:	bfa2      	ittt	ge
 8006446:	6821      	ldrge	r1, [r4, #0]
 8006448:	f021 0104 	bicge.w	r1, r1, #4
 800644c:	6021      	strge	r1, [r4, #0]
 800644e:	b90d      	cbnz	r5, 8006454 <_printf_i+0x118>
 8006450:	2e00      	cmp	r6, #0
 8006452:	d04d      	beq.n	80064f0 <_printf_i+0x1b4>
 8006454:	4616      	mov	r6, r2
 8006456:	fbb5 f1f3 	udiv	r1, r5, r3
 800645a:	fb03 5711 	mls	r7, r3, r1, r5
 800645e:	5dc7      	ldrb	r7, [r0, r7]
 8006460:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006464:	462f      	mov	r7, r5
 8006466:	42bb      	cmp	r3, r7
 8006468:	460d      	mov	r5, r1
 800646a:	d9f4      	bls.n	8006456 <_printf_i+0x11a>
 800646c:	2b08      	cmp	r3, #8
 800646e:	d10b      	bne.n	8006488 <_printf_i+0x14c>
 8006470:	6823      	ldr	r3, [r4, #0]
 8006472:	07df      	lsls	r7, r3, #31
 8006474:	d508      	bpl.n	8006488 <_printf_i+0x14c>
 8006476:	6923      	ldr	r3, [r4, #16]
 8006478:	6861      	ldr	r1, [r4, #4]
 800647a:	4299      	cmp	r1, r3
 800647c:	bfde      	ittt	le
 800647e:	2330      	movle	r3, #48	; 0x30
 8006480:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006484:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006488:	1b92      	subs	r2, r2, r6
 800648a:	6122      	str	r2, [r4, #16]
 800648c:	f8cd a000 	str.w	sl, [sp]
 8006490:	464b      	mov	r3, r9
 8006492:	aa03      	add	r2, sp, #12
 8006494:	4621      	mov	r1, r4
 8006496:	4640      	mov	r0, r8
 8006498:	f7ff fee2 	bl	8006260 <_printf_common>
 800649c:	3001      	adds	r0, #1
 800649e:	d14c      	bne.n	800653a <_printf_i+0x1fe>
 80064a0:	f04f 30ff 	mov.w	r0, #4294967295
 80064a4:	b004      	add	sp, #16
 80064a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80064aa:	4835      	ldr	r0, [pc, #212]	; (8006580 <_printf_i+0x244>)
 80064ac:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80064b0:	6823      	ldr	r3, [r4, #0]
 80064b2:	680e      	ldr	r6, [r1, #0]
 80064b4:	061f      	lsls	r7, r3, #24
 80064b6:	f856 5b04 	ldr.w	r5, [r6], #4
 80064ba:	600e      	str	r6, [r1, #0]
 80064bc:	d514      	bpl.n	80064e8 <_printf_i+0x1ac>
 80064be:	07d9      	lsls	r1, r3, #31
 80064c0:	bf44      	itt	mi
 80064c2:	f043 0320 	orrmi.w	r3, r3, #32
 80064c6:	6023      	strmi	r3, [r4, #0]
 80064c8:	b91d      	cbnz	r5, 80064d2 <_printf_i+0x196>
 80064ca:	6823      	ldr	r3, [r4, #0]
 80064cc:	f023 0320 	bic.w	r3, r3, #32
 80064d0:	6023      	str	r3, [r4, #0]
 80064d2:	2310      	movs	r3, #16
 80064d4:	e7b0      	b.n	8006438 <_printf_i+0xfc>
 80064d6:	6823      	ldr	r3, [r4, #0]
 80064d8:	f043 0320 	orr.w	r3, r3, #32
 80064dc:	6023      	str	r3, [r4, #0]
 80064de:	2378      	movs	r3, #120	; 0x78
 80064e0:	4828      	ldr	r0, [pc, #160]	; (8006584 <_printf_i+0x248>)
 80064e2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80064e6:	e7e3      	b.n	80064b0 <_printf_i+0x174>
 80064e8:	065e      	lsls	r6, r3, #25
 80064ea:	bf48      	it	mi
 80064ec:	b2ad      	uxthmi	r5, r5
 80064ee:	e7e6      	b.n	80064be <_printf_i+0x182>
 80064f0:	4616      	mov	r6, r2
 80064f2:	e7bb      	b.n	800646c <_printf_i+0x130>
 80064f4:	680b      	ldr	r3, [r1, #0]
 80064f6:	6826      	ldr	r6, [r4, #0]
 80064f8:	6960      	ldr	r0, [r4, #20]
 80064fa:	1d1d      	adds	r5, r3, #4
 80064fc:	600d      	str	r5, [r1, #0]
 80064fe:	0635      	lsls	r5, r6, #24
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	d501      	bpl.n	8006508 <_printf_i+0x1cc>
 8006504:	6018      	str	r0, [r3, #0]
 8006506:	e002      	b.n	800650e <_printf_i+0x1d2>
 8006508:	0671      	lsls	r1, r6, #25
 800650a:	d5fb      	bpl.n	8006504 <_printf_i+0x1c8>
 800650c:	8018      	strh	r0, [r3, #0]
 800650e:	2300      	movs	r3, #0
 8006510:	6123      	str	r3, [r4, #16]
 8006512:	4616      	mov	r6, r2
 8006514:	e7ba      	b.n	800648c <_printf_i+0x150>
 8006516:	680b      	ldr	r3, [r1, #0]
 8006518:	1d1a      	adds	r2, r3, #4
 800651a:	600a      	str	r2, [r1, #0]
 800651c:	681e      	ldr	r6, [r3, #0]
 800651e:	6862      	ldr	r2, [r4, #4]
 8006520:	2100      	movs	r1, #0
 8006522:	4630      	mov	r0, r6
 8006524:	f7f9 fe74 	bl	8000210 <memchr>
 8006528:	b108      	cbz	r0, 800652e <_printf_i+0x1f2>
 800652a:	1b80      	subs	r0, r0, r6
 800652c:	6060      	str	r0, [r4, #4]
 800652e:	6863      	ldr	r3, [r4, #4]
 8006530:	6123      	str	r3, [r4, #16]
 8006532:	2300      	movs	r3, #0
 8006534:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006538:	e7a8      	b.n	800648c <_printf_i+0x150>
 800653a:	6923      	ldr	r3, [r4, #16]
 800653c:	4632      	mov	r2, r6
 800653e:	4649      	mov	r1, r9
 8006540:	4640      	mov	r0, r8
 8006542:	47d0      	blx	sl
 8006544:	3001      	adds	r0, #1
 8006546:	d0ab      	beq.n	80064a0 <_printf_i+0x164>
 8006548:	6823      	ldr	r3, [r4, #0]
 800654a:	079b      	lsls	r3, r3, #30
 800654c:	d413      	bmi.n	8006576 <_printf_i+0x23a>
 800654e:	68e0      	ldr	r0, [r4, #12]
 8006550:	9b03      	ldr	r3, [sp, #12]
 8006552:	4298      	cmp	r0, r3
 8006554:	bfb8      	it	lt
 8006556:	4618      	movlt	r0, r3
 8006558:	e7a4      	b.n	80064a4 <_printf_i+0x168>
 800655a:	2301      	movs	r3, #1
 800655c:	4632      	mov	r2, r6
 800655e:	4649      	mov	r1, r9
 8006560:	4640      	mov	r0, r8
 8006562:	47d0      	blx	sl
 8006564:	3001      	adds	r0, #1
 8006566:	d09b      	beq.n	80064a0 <_printf_i+0x164>
 8006568:	3501      	adds	r5, #1
 800656a:	68e3      	ldr	r3, [r4, #12]
 800656c:	9903      	ldr	r1, [sp, #12]
 800656e:	1a5b      	subs	r3, r3, r1
 8006570:	42ab      	cmp	r3, r5
 8006572:	dcf2      	bgt.n	800655a <_printf_i+0x21e>
 8006574:	e7eb      	b.n	800654e <_printf_i+0x212>
 8006576:	2500      	movs	r5, #0
 8006578:	f104 0619 	add.w	r6, r4, #25
 800657c:	e7f5      	b.n	800656a <_printf_i+0x22e>
 800657e:	bf00      	nop
 8006580:	0801cda6 	.word	0x0801cda6
 8006584:	0801cdb7 	.word	0x0801cdb7

08006588 <_scanf_float>:
 8006588:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800658c:	b087      	sub	sp, #28
 800658e:	4617      	mov	r7, r2
 8006590:	9303      	str	r3, [sp, #12]
 8006592:	688b      	ldr	r3, [r1, #8]
 8006594:	1e5a      	subs	r2, r3, #1
 8006596:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800659a:	bf83      	ittte	hi
 800659c:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 80065a0:	195b      	addhi	r3, r3, r5
 80065a2:	9302      	strhi	r3, [sp, #8]
 80065a4:	2300      	movls	r3, #0
 80065a6:	bf86      	itte	hi
 80065a8:	f240 135d 	movwhi	r3, #349	; 0x15d
 80065ac:	608b      	strhi	r3, [r1, #8]
 80065ae:	9302      	strls	r3, [sp, #8]
 80065b0:	680b      	ldr	r3, [r1, #0]
 80065b2:	468b      	mov	fp, r1
 80065b4:	2500      	movs	r5, #0
 80065b6:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 80065ba:	f84b 3b1c 	str.w	r3, [fp], #28
 80065be:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80065c2:	4680      	mov	r8, r0
 80065c4:	460c      	mov	r4, r1
 80065c6:	465e      	mov	r6, fp
 80065c8:	46aa      	mov	sl, r5
 80065ca:	46a9      	mov	r9, r5
 80065cc:	9501      	str	r5, [sp, #4]
 80065ce:	68a2      	ldr	r2, [r4, #8]
 80065d0:	b152      	cbz	r2, 80065e8 <_scanf_float+0x60>
 80065d2:	683b      	ldr	r3, [r7, #0]
 80065d4:	781b      	ldrb	r3, [r3, #0]
 80065d6:	2b4e      	cmp	r3, #78	; 0x4e
 80065d8:	d864      	bhi.n	80066a4 <_scanf_float+0x11c>
 80065da:	2b40      	cmp	r3, #64	; 0x40
 80065dc:	d83c      	bhi.n	8006658 <_scanf_float+0xd0>
 80065de:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 80065e2:	b2c8      	uxtb	r0, r1
 80065e4:	280e      	cmp	r0, #14
 80065e6:	d93a      	bls.n	800665e <_scanf_float+0xd6>
 80065e8:	f1b9 0f00 	cmp.w	r9, #0
 80065ec:	d003      	beq.n	80065f6 <_scanf_float+0x6e>
 80065ee:	6823      	ldr	r3, [r4, #0]
 80065f0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80065f4:	6023      	str	r3, [r4, #0]
 80065f6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80065fa:	f1ba 0f01 	cmp.w	sl, #1
 80065fe:	f200 8113 	bhi.w	8006828 <_scanf_float+0x2a0>
 8006602:	455e      	cmp	r6, fp
 8006604:	f200 8105 	bhi.w	8006812 <_scanf_float+0x28a>
 8006608:	2501      	movs	r5, #1
 800660a:	4628      	mov	r0, r5
 800660c:	b007      	add	sp, #28
 800660e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006612:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8006616:	2a0d      	cmp	r2, #13
 8006618:	d8e6      	bhi.n	80065e8 <_scanf_float+0x60>
 800661a:	a101      	add	r1, pc, #4	; (adr r1, 8006620 <_scanf_float+0x98>)
 800661c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8006620:	0800675f 	.word	0x0800675f
 8006624:	080065e9 	.word	0x080065e9
 8006628:	080065e9 	.word	0x080065e9
 800662c:	080065e9 	.word	0x080065e9
 8006630:	080067bf 	.word	0x080067bf
 8006634:	08006797 	.word	0x08006797
 8006638:	080065e9 	.word	0x080065e9
 800663c:	080065e9 	.word	0x080065e9
 8006640:	0800676d 	.word	0x0800676d
 8006644:	080065e9 	.word	0x080065e9
 8006648:	080065e9 	.word	0x080065e9
 800664c:	080065e9 	.word	0x080065e9
 8006650:	080065e9 	.word	0x080065e9
 8006654:	08006725 	.word	0x08006725
 8006658:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800665c:	e7db      	b.n	8006616 <_scanf_float+0x8e>
 800665e:	290e      	cmp	r1, #14
 8006660:	d8c2      	bhi.n	80065e8 <_scanf_float+0x60>
 8006662:	a001      	add	r0, pc, #4	; (adr r0, 8006668 <_scanf_float+0xe0>)
 8006664:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8006668:	08006717 	.word	0x08006717
 800666c:	080065e9 	.word	0x080065e9
 8006670:	08006717 	.word	0x08006717
 8006674:	080067ab 	.word	0x080067ab
 8006678:	080065e9 	.word	0x080065e9
 800667c:	080066c5 	.word	0x080066c5
 8006680:	08006701 	.word	0x08006701
 8006684:	08006701 	.word	0x08006701
 8006688:	08006701 	.word	0x08006701
 800668c:	08006701 	.word	0x08006701
 8006690:	08006701 	.word	0x08006701
 8006694:	08006701 	.word	0x08006701
 8006698:	08006701 	.word	0x08006701
 800669c:	08006701 	.word	0x08006701
 80066a0:	08006701 	.word	0x08006701
 80066a4:	2b6e      	cmp	r3, #110	; 0x6e
 80066a6:	d809      	bhi.n	80066bc <_scanf_float+0x134>
 80066a8:	2b60      	cmp	r3, #96	; 0x60
 80066aa:	d8b2      	bhi.n	8006612 <_scanf_float+0x8a>
 80066ac:	2b54      	cmp	r3, #84	; 0x54
 80066ae:	d077      	beq.n	80067a0 <_scanf_float+0x218>
 80066b0:	2b59      	cmp	r3, #89	; 0x59
 80066b2:	d199      	bne.n	80065e8 <_scanf_float+0x60>
 80066b4:	2d07      	cmp	r5, #7
 80066b6:	d197      	bne.n	80065e8 <_scanf_float+0x60>
 80066b8:	2508      	movs	r5, #8
 80066ba:	e029      	b.n	8006710 <_scanf_float+0x188>
 80066bc:	2b74      	cmp	r3, #116	; 0x74
 80066be:	d06f      	beq.n	80067a0 <_scanf_float+0x218>
 80066c0:	2b79      	cmp	r3, #121	; 0x79
 80066c2:	e7f6      	b.n	80066b2 <_scanf_float+0x12a>
 80066c4:	6821      	ldr	r1, [r4, #0]
 80066c6:	05c8      	lsls	r0, r1, #23
 80066c8:	d51a      	bpl.n	8006700 <_scanf_float+0x178>
 80066ca:	9b02      	ldr	r3, [sp, #8]
 80066cc:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 80066d0:	6021      	str	r1, [r4, #0]
 80066d2:	f109 0901 	add.w	r9, r9, #1
 80066d6:	b11b      	cbz	r3, 80066e0 <_scanf_float+0x158>
 80066d8:	3b01      	subs	r3, #1
 80066da:	3201      	adds	r2, #1
 80066dc:	9302      	str	r3, [sp, #8]
 80066de:	60a2      	str	r2, [r4, #8]
 80066e0:	68a3      	ldr	r3, [r4, #8]
 80066e2:	3b01      	subs	r3, #1
 80066e4:	60a3      	str	r3, [r4, #8]
 80066e6:	6923      	ldr	r3, [r4, #16]
 80066e8:	3301      	adds	r3, #1
 80066ea:	6123      	str	r3, [r4, #16]
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	3b01      	subs	r3, #1
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	607b      	str	r3, [r7, #4]
 80066f4:	f340 8084 	ble.w	8006800 <_scanf_float+0x278>
 80066f8:	683b      	ldr	r3, [r7, #0]
 80066fa:	3301      	adds	r3, #1
 80066fc:	603b      	str	r3, [r7, #0]
 80066fe:	e766      	b.n	80065ce <_scanf_float+0x46>
 8006700:	eb1a 0f05 	cmn.w	sl, r5
 8006704:	f47f af70 	bne.w	80065e8 <_scanf_float+0x60>
 8006708:	6822      	ldr	r2, [r4, #0]
 800670a:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800670e:	6022      	str	r2, [r4, #0]
 8006710:	f806 3b01 	strb.w	r3, [r6], #1
 8006714:	e7e4      	b.n	80066e0 <_scanf_float+0x158>
 8006716:	6822      	ldr	r2, [r4, #0]
 8006718:	0610      	lsls	r0, r2, #24
 800671a:	f57f af65 	bpl.w	80065e8 <_scanf_float+0x60>
 800671e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006722:	e7f4      	b.n	800670e <_scanf_float+0x186>
 8006724:	f1ba 0f00 	cmp.w	sl, #0
 8006728:	d10e      	bne.n	8006748 <_scanf_float+0x1c0>
 800672a:	f1b9 0f00 	cmp.w	r9, #0
 800672e:	d10e      	bne.n	800674e <_scanf_float+0x1c6>
 8006730:	6822      	ldr	r2, [r4, #0]
 8006732:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8006736:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800673a:	d108      	bne.n	800674e <_scanf_float+0x1c6>
 800673c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006740:	6022      	str	r2, [r4, #0]
 8006742:	f04f 0a01 	mov.w	sl, #1
 8006746:	e7e3      	b.n	8006710 <_scanf_float+0x188>
 8006748:	f1ba 0f02 	cmp.w	sl, #2
 800674c:	d055      	beq.n	80067fa <_scanf_float+0x272>
 800674e:	2d01      	cmp	r5, #1
 8006750:	d002      	beq.n	8006758 <_scanf_float+0x1d0>
 8006752:	2d04      	cmp	r5, #4
 8006754:	f47f af48 	bne.w	80065e8 <_scanf_float+0x60>
 8006758:	3501      	adds	r5, #1
 800675a:	b2ed      	uxtb	r5, r5
 800675c:	e7d8      	b.n	8006710 <_scanf_float+0x188>
 800675e:	f1ba 0f01 	cmp.w	sl, #1
 8006762:	f47f af41 	bne.w	80065e8 <_scanf_float+0x60>
 8006766:	f04f 0a02 	mov.w	sl, #2
 800676a:	e7d1      	b.n	8006710 <_scanf_float+0x188>
 800676c:	b97d      	cbnz	r5, 800678e <_scanf_float+0x206>
 800676e:	f1b9 0f00 	cmp.w	r9, #0
 8006772:	f47f af3c 	bne.w	80065ee <_scanf_float+0x66>
 8006776:	6822      	ldr	r2, [r4, #0]
 8006778:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800677c:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8006780:	f47f af39 	bne.w	80065f6 <_scanf_float+0x6e>
 8006784:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006788:	6022      	str	r2, [r4, #0]
 800678a:	2501      	movs	r5, #1
 800678c:	e7c0      	b.n	8006710 <_scanf_float+0x188>
 800678e:	2d03      	cmp	r5, #3
 8006790:	d0e2      	beq.n	8006758 <_scanf_float+0x1d0>
 8006792:	2d05      	cmp	r5, #5
 8006794:	e7de      	b.n	8006754 <_scanf_float+0x1cc>
 8006796:	2d02      	cmp	r5, #2
 8006798:	f47f af26 	bne.w	80065e8 <_scanf_float+0x60>
 800679c:	2503      	movs	r5, #3
 800679e:	e7b7      	b.n	8006710 <_scanf_float+0x188>
 80067a0:	2d06      	cmp	r5, #6
 80067a2:	f47f af21 	bne.w	80065e8 <_scanf_float+0x60>
 80067a6:	2507      	movs	r5, #7
 80067a8:	e7b2      	b.n	8006710 <_scanf_float+0x188>
 80067aa:	6822      	ldr	r2, [r4, #0]
 80067ac:	0591      	lsls	r1, r2, #22
 80067ae:	f57f af1b 	bpl.w	80065e8 <_scanf_float+0x60>
 80067b2:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 80067b6:	6022      	str	r2, [r4, #0]
 80067b8:	f8cd 9004 	str.w	r9, [sp, #4]
 80067bc:	e7a8      	b.n	8006710 <_scanf_float+0x188>
 80067be:	6822      	ldr	r2, [r4, #0]
 80067c0:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 80067c4:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 80067c8:	d006      	beq.n	80067d8 <_scanf_float+0x250>
 80067ca:	0550      	lsls	r0, r2, #21
 80067cc:	f57f af0c 	bpl.w	80065e8 <_scanf_float+0x60>
 80067d0:	f1b9 0f00 	cmp.w	r9, #0
 80067d4:	f43f af0f 	beq.w	80065f6 <_scanf_float+0x6e>
 80067d8:	0591      	lsls	r1, r2, #22
 80067da:	bf58      	it	pl
 80067dc:	9901      	ldrpl	r1, [sp, #4]
 80067de:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80067e2:	bf58      	it	pl
 80067e4:	eba9 0101 	subpl.w	r1, r9, r1
 80067e8:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 80067ec:	bf58      	it	pl
 80067ee:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80067f2:	6022      	str	r2, [r4, #0]
 80067f4:	f04f 0900 	mov.w	r9, #0
 80067f8:	e78a      	b.n	8006710 <_scanf_float+0x188>
 80067fa:	f04f 0a03 	mov.w	sl, #3
 80067fe:	e787      	b.n	8006710 <_scanf_float+0x188>
 8006800:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8006804:	4639      	mov	r1, r7
 8006806:	4640      	mov	r0, r8
 8006808:	4798      	blx	r3
 800680a:	2800      	cmp	r0, #0
 800680c:	f43f aedf 	beq.w	80065ce <_scanf_float+0x46>
 8006810:	e6ea      	b.n	80065e8 <_scanf_float+0x60>
 8006812:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006816:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800681a:	463a      	mov	r2, r7
 800681c:	4640      	mov	r0, r8
 800681e:	4798      	blx	r3
 8006820:	6923      	ldr	r3, [r4, #16]
 8006822:	3b01      	subs	r3, #1
 8006824:	6123      	str	r3, [r4, #16]
 8006826:	e6ec      	b.n	8006602 <_scanf_float+0x7a>
 8006828:	1e6b      	subs	r3, r5, #1
 800682a:	2b06      	cmp	r3, #6
 800682c:	d825      	bhi.n	800687a <_scanf_float+0x2f2>
 800682e:	2d02      	cmp	r5, #2
 8006830:	d836      	bhi.n	80068a0 <_scanf_float+0x318>
 8006832:	455e      	cmp	r6, fp
 8006834:	f67f aee8 	bls.w	8006608 <_scanf_float+0x80>
 8006838:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800683c:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006840:	463a      	mov	r2, r7
 8006842:	4640      	mov	r0, r8
 8006844:	4798      	blx	r3
 8006846:	6923      	ldr	r3, [r4, #16]
 8006848:	3b01      	subs	r3, #1
 800684a:	6123      	str	r3, [r4, #16]
 800684c:	e7f1      	b.n	8006832 <_scanf_float+0x2aa>
 800684e:	9802      	ldr	r0, [sp, #8]
 8006850:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006854:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8006858:	9002      	str	r0, [sp, #8]
 800685a:	463a      	mov	r2, r7
 800685c:	4640      	mov	r0, r8
 800685e:	4798      	blx	r3
 8006860:	6923      	ldr	r3, [r4, #16]
 8006862:	3b01      	subs	r3, #1
 8006864:	6123      	str	r3, [r4, #16]
 8006866:	f10a 3aff 	add.w	sl, sl, #4294967295
 800686a:	fa5f fa8a 	uxtb.w	sl, sl
 800686e:	f1ba 0f02 	cmp.w	sl, #2
 8006872:	d1ec      	bne.n	800684e <_scanf_float+0x2c6>
 8006874:	3d03      	subs	r5, #3
 8006876:	b2ed      	uxtb	r5, r5
 8006878:	1b76      	subs	r6, r6, r5
 800687a:	6823      	ldr	r3, [r4, #0]
 800687c:	05da      	lsls	r2, r3, #23
 800687e:	d52f      	bpl.n	80068e0 <_scanf_float+0x358>
 8006880:	055b      	lsls	r3, r3, #21
 8006882:	d510      	bpl.n	80068a6 <_scanf_float+0x31e>
 8006884:	455e      	cmp	r6, fp
 8006886:	f67f aebf 	bls.w	8006608 <_scanf_float+0x80>
 800688a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800688e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006892:	463a      	mov	r2, r7
 8006894:	4640      	mov	r0, r8
 8006896:	4798      	blx	r3
 8006898:	6923      	ldr	r3, [r4, #16]
 800689a:	3b01      	subs	r3, #1
 800689c:	6123      	str	r3, [r4, #16]
 800689e:	e7f1      	b.n	8006884 <_scanf_float+0x2fc>
 80068a0:	46aa      	mov	sl, r5
 80068a2:	9602      	str	r6, [sp, #8]
 80068a4:	e7df      	b.n	8006866 <_scanf_float+0x2de>
 80068a6:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80068aa:	6923      	ldr	r3, [r4, #16]
 80068ac:	2965      	cmp	r1, #101	; 0x65
 80068ae:	f103 33ff 	add.w	r3, r3, #4294967295
 80068b2:	f106 35ff 	add.w	r5, r6, #4294967295
 80068b6:	6123      	str	r3, [r4, #16]
 80068b8:	d00c      	beq.n	80068d4 <_scanf_float+0x34c>
 80068ba:	2945      	cmp	r1, #69	; 0x45
 80068bc:	d00a      	beq.n	80068d4 <_scanf_float+0x34c>
 80068be:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80068c2:	463a      	mov	r2, r7
 80068c4:	4640      	mov	r0, r8
 80068c6:	4798      	blx	r3
 80068c8:	6923      	ldr	r3, [r4, #16]
 80068ca:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80068ce:	3b01      	subs	r3, #1
 80068d0:	1eb5      	subs	r5, r6, #2
 80068d2:	6123      	str	r3, [r4, #16]
 80068d4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80068d8:	463a      	mov	r2, r7
 80068da:	4640      	mov	r0, r8
 80068dc:	4798      	blx	r3
 80068de:	462e      	mov	r6, r5
 80068e0:	6825      	ldr	r5, [r4, #0]
 80068e2:	f015 0510 	ands.w	r5, r5, #16
 80068e6:	d158      	bne.n	800699a <_scanf_float+0x412>
 80068e8:	7035      	strb	r5, [r6, #0]
 80068ea:	6823      	ldr	r3, [r4, #0]
 80068ec:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80068f0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80068f4:	d11c      	bne.n	8006930 <_scanf_float+0x3a8>
 80068f6:	9b01      	ldr	r3, [sp, #4]
 80068f8:	454b      	cmp	r3, r9
 80068fa:	eba3 0209 	sub.w	r2, r3, r9
 80068fe:	d124      	bne.n	800694a <_scanf_float+0x3c2>
 8006900:	2200      	movs	r2, #0
 8006902:	4659      	mov	r1, fp
 8006904:	4640      	mov	r0, r8
 8006906:	f000 fe9d 	bl	8007644 <_strtod_r>
 800690a:	9b03      	ldr	r3, [sp, #12]
 800690c:	6821      	ldr	r1, [r4, #0]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	f011 0f02 	tst.w	r1, #2
 8006914:	ec57 6b10 	vmov	r6, r7, d0
 8006918:	f103 0204 	add.w	r2, r3, #4
 800691c:	d020      	beq.n	8006960 <_scanf_float+0x3d8>
 800691e:	9903      	ldr	r1, [sp, #12]
 8006920:	600a      	str	r2, [r1, #0]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	e9c3 6700 	strd	r6, r7, [r3]
 8006928:	68e3      	ldr	r3, [r4, #12]
 800692a:	3301      	adds	r3, #1
 800692c:	60e3      	str	r3, [r4, #12]
 800692e:	e66c      	b.n	800660a <_scanf_float+0x82>
 8006930:	9b04      	ldr	r3, [sp, #16]
 8006932:	2b00      	cmp	r3, #0
 8006934:	d0e4      	beq.n	8006900 <_scanf_float+0x378>
 8006936:	9905      	ldr	r1, [sp, #20]
 8006938:	230a      	movs	r3, #10
 800693a:	462a      	mov	r2, r5
 800693c:	3101      	adds	r1, #1
 800693e:	4640      	mov	r0, r8
 8006940:	f000 ff72 	bl	8007828 <_strtol_r>
 8006944:	9b04      	ldr	r3, [sp, #16]
 8006946:	9e05      	ldr	r6, [sp, #20]
 8006948:	1ac2      	subs	r2, r0, r3
 800694a:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800694e:	429e      	cmp	r6, r3
 8006950:	bf28      	it	cs
 8006952:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8006956:	4912      	ldr	r1, [pc, #72]	; (80069a0 <_scanf_float+0x418>)
 8006958:	4630      	mov	r0, r6
 800695a:	f000 f82b 	bl	80069b4 <siprintf>
 800695e:	e7cf      	b.n	8006900 <_scanf_float+0x378>
 8006960:	f011 0f04 	tst.w	r1, #4
 8006964:	9903      	ldr	r1, [sp, #12]
 8006966:	600a      	str	r2, [r1, #0]
 8006968:	d1db      	bne.n	8006922 <_scanf_float+0x39a>
 800696a:	f8d3 8000 	ldr.w	r8, [r3]
 800696e:	ee10 2a10 	vmov	r2, s0
 8006972:	ee10 0a10 	vmov	r0, s0
 8006976:	463b      	mov	r3, r7
 8006978:	4639      	mov	r1, r7
 800697a:	f7fa f8ef 	bl	8000b5c <__aeabi_dcmpun>
 800697e:	b128      	cbz	r0, 800698c <_scanf_float+0x404>
 8006980:	4808      	ldr	r0, [pc, #32]	; (80069a4 <_scanf_float+0x41c>)
 8006982:	f000 f811 	bl	80069a8 <nanf>
 8006986:	ed88 0a00 	vstr	s0, [r8]
 800698a:	e7cd      	b.n	8006928 <_scanf_float+0x3a0>
 800698c:	4630      	mov	r0, r6
 800698e:	4639      	mov	r1, r7
 8006990:	f7fa f942 	bl	8000c18 <__aeabi_d2f>
 8006994:	f8c8 0000 	str.w	r0, [r8]
 8006998:	e7c6      	b.n	8006928 <_scanf_float+0x3a0>
 800699a:	2500      	movs	r5, #0
 800699c:	e635      	b.n	800660a <_scanf_float+0x82>
 800699e:	bf00      	nop
 80069a0:	0801cdc8 	.word	0x0801cdc8
 80069a4:	0801ced3 	.word	0x0801ced3

080069a8 <nanf>:
 80069a8:	ed9f 0a01 	vldr	s0, [pc, #4]	; 80069b0 <nanf+0x8>
 80069ac:	4770      	bx	lr
 80069ae:	bf00      	nop
 80069b0:	7fc00000 	.word	0x7fc00000

080069b4 <siprintf>:
 80069b4:	b40e      	push	{r1, r2, r3}
 80069b6:	b500      	push	{lr}
 80069b8:	b09c      	sub	sp, #112	; 0x70
 80069ba:	ab1d      	add	r3, sp, #116	; 0x74
 80069bc:	9002      	str	r0, [sp, #8]
 80069be:	9006      	str	r0, [sp, #24]
 80069c0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80069c4:	4809      	ldr	r0, [pc, #36]	; (80069ec <siprintf+0x38>)
 80069c6:	9107      	str	r1, [sp, #28]
 80069c8:	9104      	str	r1, [sp, #16]
 80069ca:	4909      	ldr	r1, [pc, #36]	; (80069f0 <siprintf+0x3c>)
 80069cc:	f853 2b04 	ldr.w	r2, [r3], #4
 80069d0:	9105      	str	r1, [sp, #20]
 80069d2:	6800      	ldr	r0, [r0, #0]
 80069d4:	9301      	str	r3, [sp, #4]
 80069d6:	a902      	add	r1, sp, #8
 80069d8:	f002 ff48 	bl	800986c <_svfiprintf_r>
 80069dc:	9b02      	ldr	r3, [sp, #8]
 80069de:	2200      	movs	r2, #0
 80069e0:	701a      	strb	r2, [r3, #0]
 80069e2:	b01c      	add	sp, #112	; 0x70
 80069e4:	f85d eb04 	ldr.w	lr, [sp], #4
 80069e8:	b003      	add	sp, #12
 80069ea:	4770      	bx	lr
 80069ec:	2000000c 	.word	0x2000000c
 80069f0:	ffff0208 	.word	0xffff0208

080069f4 <sulp>:
 80069f4:	b570      	push	{r4, r5, r6, lr}
 80069f6:	4604      	mov	r4, r0
 80069f8:	460d      	mov	r5, r1
 80069fa:	ec45 4b10 	vmov	d0, r4, r5
 80069fe:	4616      	mov	r6, r2
 8006a00:	f002 fcd0 	bl	80093a4 <__ulp>
 8006a04:	ec51 0b10 	vmov	r0, r1, d0
 8006a08:	b17e      	cbz	r6, 8006a2a <sulp+0x36>
 8006a0a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8006a0e:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	dd09      	ble.n	8006a2a <sulp+0x36>
 8006a16:	051b      	lsls	r3, r3, #20
 8006a18:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8006a1c:	2400      	movs	r4, #0
 8006a1e:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8006a22:	4622      	mov	r2, r4
 8006a24:	462b      	mov	r3, r5
 8006a26:	f7f9 fdff 	bl	8000628 <__aeabi_dmul>
 8006a2a:	bd70      	pop	{r4, r5, r6, pc}
 8006a2c:	0000      	movs	r0, r0
	...

08006a30 <_strtod_l>:
 8006a30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a34:	b0a3      	sub	sp, #140	; 0x8c
 8006a36:	461f      	mov	r7, r3
 8006a38:	2300      	movs	r3, #0
 8006a3a:	931e      	str	r3, [sp, #120]	; 0x78
 8006a3c:	4ba4      	ldr	r3, [pc, #656]	; (8006cd0 <_strtod_l+0x2a0>)
 8006a3e:	9219      	str	r2, [sp, #100]	; 0x64
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	9307      	str	r3, [sp, #28]
 8006a44:	4604      	mov	r4, r0
 8006a46:	4618      	mov	r0, r3
 8006a48:	4688      	mov	r8, r1
 8006a4a:	f7f9 fbd3 	bl	80001f4 <strlen>
 8006a4e:	f04f 0a00 	mov.w	sl, #0
 8006a52:	4605      	mov	r5, r0
 8006a54:	f04f 0b00 	mov.w	fp, #0
 8006a58:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 8006a5c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006a5e:	781a      	ldrb	r2, [r3, #0]
 8006a60:	2a2b      	cmp	r2, #43	; 0x2b
 8006a62:	d04c      	beq.n	8006afe <_strtod_l+0xce>
 8006a64:	d839      	bhi.n	8006ada <_strtod_l+0xaa>
 8006a66:	2a0d      	cmp	r2, #13
 8006a68:	d832      	bhi.n	8006ad0 <_strtod_l+0xa0>
 8006a6a:	2a08      	cmp	r2, #8
 8006a6c:	d832      	bhi.n	8006ad4 <_strtod_l+0xa4>
 8006a6e:	2a00      	cmp	r2, #0
 8006a70:	d03c      	beq.n	8006aec <_strtod_l+0xbc>
 8006a72:	2300      	movs	r3, #0
 8006a74:	930e      	str	r3, [sp, #56]	; 0x38
 8006a76:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 8006a78:	7833      	ldrb	r3, [r6, #0]
 8006a7a:	2b30      	cmp	r3, #48	; 0x30
 8006a7c:	f040 80b4 	bne.w	8006be8 <_strtod_l+0x1b8>
 8006a80:	7873      	ldrb	r3, [r6, #1]
 8006a82:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8006a86:	2b58      	cmp	r3, #88	; 0x58
 8006a88:	d16c      	bne.n	8006b64 <_strtod_l+0x134>
 8006a8a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006a8c:	9301      	str	r3, [sp, #4]
 8006a8e:	ab1e      	add	r3, sp, #120	; 0x78
 8006a90:	9702      	str	r7, [sp, #8]
 8006a92:	9300      	str	r3, [sp, #0]
 8006a94:	4a8f      	ldr	r2, [pc, #572]	; (8006cd4 <_strtod_l+0x2a4>)
 8006a96:	ab1f      	add	r3, sp, #124	; 0x7c
 8006a98:	a91d      	add	r1, sp, #116	; 0x74
 8006a9a:	4620      	mov	r0, r4
 8006a9c:	f001 fde2 	bl	8008664 <__gethex>
 8006aa0:	f010 0707 	ands.w	r7, r0, #7
 8006aa4:	4605      	mov	r5, r0
 8006aa6:	d005      	beq.n	8006ab4 <_strtod_l+0x84>
 8006aa8:	2f06      	cmp	r7, #6
 8006aaa:	d12a      	bne.n	8006b02 <_strtod_l+0xd2>
 8006aac:	3601      	adds	r6, #1
 8006aae:	2300      	movs	r3, #0
 8006ab0:	961d      	str	r6, [sp, #116]	; 0x74
 8006ab2:	930e      	str	r3, [sp, #56]	; 0x38
 8006ab4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	f040 8596 	bne.w	80075e8 <_strtod_l+0xbb8>
 8006abc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006abe:	b1db      	cbz	r3, 8006af8 <_strtod_l+0xc8>
 8006ac0:	4652      	mov	r2, sl
 8006ac2:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8006ac6:	ec43 2b10 	vmov	d0, r2, r3
 8006aca:	b023      	add	sp, #140	; 0x8c
 8006acc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ad0:	2a20      	cmp	r2, #32
 8006ad2:	d1ce      	bne.n	8006a72 <_strtod_l+0x42>
 8006ad4:	3301      	adds	r3, #1
 8006ad6:	931d      	str	r3, [sp, #116]	; 0x74
 8006ad8:	e7c0      	b.n	8006a5c <_strtod_l+0x2c>
 8006ada:	2a2d      	cmp	r2, #45	; 0x2d
 8006adc:	d1c9      	bne.n	8006a72 <_strtod_l+0x42>
 8006ade:	2201      	movs	r2, #1
 8006ae0:	920e      	str	r2, [sp, #56]	; 0x38
 8006ae2:	1c5a      	adds	r2, r3, #1
 8006ae4:	921d      	str	r2, [sp, #116]	; 0x74
 8006ae6:	785b      	ldrb	r3, [r3, #1]
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	d1c4      	bne.n	8006a76 <_strtod_l+0x46>
 8006aec:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006aee:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	f040 8576 	bne.w	80075e4 <_strtod_l+0xbb4>
 8006af8:	4652      	mov	r2, sl
 8006afa:	465b      	mov	r3, fp
 8006afc:	e7e3      	b.n	8006ac6 <_strtod_l+0x96>
 8006afe:	2200      	movs	r2, #0
 8006b00:	e7ee      	b.n	8006ae0 <_strtod_l+0xb0>
 8006b02:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8006b04:	b13a      	cbz	r2, 8006b16 <_strtod_l+0xe6>
 8006b06:	2135      	movs	r1, #53	; 0x35
 8006b08:	a820      	add	r0, sp, #128	; 0x80
 8006b0a:	f002 fd56 	bl	80095ba <__copybits>
 8006b0e:	991e      	ldr	r1, [sp, #120]	; 0x78
 8006b10:	4620      	mov	r0, r4
 8006b12:	f002 f91b 	bl	8008d4c <_Bfree>
 8006b16:	3f01      	subs	r7, #1
 8006b18:	2f05      	cmp	r7, #5
 8006b1a:	d807      	bhi.n	8006b2c <_strtod_l+0xfc>
 8006b1c:	e8df f007 	tbb	[pc, r7]
 8006b20:	1d180b0e 	.word	0x1d180b0e
 8006b24:	030e      	.short	0x030e
 8006b26:	f04f 0b00 	mov.w	fp, #0
 8006b2a:	46da      	mov	sl, fp
 8006b2c:	0728      	lsls	r0, r5, #28
 8006b2e:	d5c1      	bpl.n	8006ab4 <_strtod_l+0x84>
 8006b30:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8006b34:	e7be      	b.n	8006ab4 <_strtod_l+0x84>
 8006b36:	e9dd ab20 	ldrd	sl, fp, [sp, #128]	; 0x80
 8006b3a:	e7f7      	b.n	8006b2c <_strtod_l+0xfc>
 8006b3c:	e9dd a320 	ldrd	sl, r3, [sp, #128]	; 0x80
 8006b40:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8006b42:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8006b46:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8006b4a:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8006b4e:	e7ed      	b.n	8006b2c <_strtod_l+0xfc>
 8006b50:	f8df b184 	ldr.w	fp, [pc, #388]	; 8006cd8 <_strtod_l+0x2a8>
 8006b54:	f04f 0a00 	mov.w	sl, #0
 8006b58:	e7e8      	b.n	8006b2c <_strtod_l+0xfc>
 8006b5a:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8006b5e:	f04f 3aff 	mov.w	sl, #4294967295
 8006b62:	e7e3      	b.n	8006b2c <_strtod_l+0xfc>
 8006b64:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006b66:	1c5a      	adds	r2, r3, #1
 8006b68:	921d      	str	r2, [sp, #116]	; 0x74
 8006b6a:	785b      	ldrb	r3, [r3, #1]
 8006b6c:	2b30      	cmp	r3, #48	; 0x30
 8006b6e:	d0f9      	beq.n	8006b64 <_strtod_l+0x134>
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	d09f      	beq.n	8006ab4 <_strtod_l+0x84>
 8006b74:	2301      	movs	r3, #1
 8006b76:	f04f 0900 	mov.w	r9, #0
 8006b7a:	9304      	str	r3, [sp, #16]
 8006b7c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006b7e:	930a      	str	r3, [sp, #40]	; 0x28
 8006b80:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8006b84:	464f      	mov	r7, r9
 8006b86:	220a      	movs	r2, #10
 8006b88:	981d      	ldr	r0, [sp, #116]	; 0x74
 8006b8a:	7806      	ldrb	r6, [r0, #0]
 8006b8c:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8006b90:	b2d9      	uxtb	r1, r3
 8006b92:	2909      	cmp	r1, #9
 8006b94:	d92a      	bls.n	8006bec <_strtod_l+0x1bc>
 8006b96:	9907      	ldr	r1, [sp, #28]
 8006b98:	462a      	mov	r2, r5
 8006b9a:	f003 f8d9 	bl	8009d50 <strncmp>
 8006b9e:	b398      	cbz	r0, 8006c08 <_strtod_l+0x1d8>
 8006ba0:	2000      	movs	r0, #0
 8006ba2:	4633      	mov	r3, r6
 8006ba4:	463d      	mov	r5, r7
 8006ba6:	9007      	str	r0, [sp, #28]
 8006ba8:	4602      	mov	r2, r0
 8006baa:	2b65      	cmp	r3, #101	; 0x65
 8006bac:	d001      	beq.n	8006bb2 <_strtod_l+0x182>
 8006bae:	2b45      	cmp	r3, #69	; 0x45
 8006bb0:	d118      	bne.n	8006be4 <_strtod_l+0x1b4>
 8006bb2:	b91d      	cbnz	r5, 8006bbc <_strtod_l+0x18c>
 8006bb4:	9b04      	ldr	r3, [sp, #16]
 8006bb6:	4303      	orrs	r3, r0
 8006bb8:	d098      	beq.n	8006aec <_strtod_l+0xbc>
 8006bba:	2500      	movs	r5, #0
 8006bbc:	f8dd 8074 	ldr.w	r8, [sp, #116]	; 0x74
 8006bc0:	f108 0301 	add.w	r3, r8, #1
 8006bc4:	931d      	str	r3, [sp, #116]	; 0x74
 8006bc6:	f898 3001 	ldrb.w	r3, [r8, #1]
 8006bca:	2b2b      	cmp	r3, #43	; 0x2b
 8006bcc:	d075      	beq.n	8006cba <_strtod_l+0x28a>
 8006bce:	2b2d      	cmp	r3, #45	; 0x2d
 8006bd0:	d07b      	beq.n	8006cca <_strtod_l+0x29a>
 8006bd2:	f04f 0c00 	mov.w	ip, #0
 8006bd6:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8006bda:	2909      	cmp	r1, #9
 8006bdc:	f240 8082 	bls.w	8006ce4 <_strtod_l+0x2b4>
 8006be0:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 8006be4:	2600      	movs	r6, #0
 8006be6:	e09d      	b.n	8006d24 <_strtod_l+0x2f4>
 8006be8:	2300      	movs	r3, #0
 8006bea:	e7c4      	b.n	8006b76 <_strtod_l+0x146>
 8006bec:	2f08      	cmp	r7, #8
 8006bee:	bfd8      	it	le
 8006bf0:	9909      	ldrle	r1, [sp, #36]	; 0x24
 8006bf2:	f100 0001 	add.w	r0, r0, #1
 8006bf6:	bfda      	itte	le
 8006bf8:	fb02 3301 	mlale	r3, r2, r1, r3
 8006bfc:	9309      	strle	r3, [sp, #36]	; 0x24
 8006bfe:	fb02 3909 	mlagt	r9, r2, r9, r3
 8006c02:	3701      	adds	r7, #1
 8006c04:	901d      	str	r0, [sp, #116]	; 0x74
 8006c06:	e7bf      	b.n	8006b88 <_strtod_l+0x158>
 8006c08:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006c0a:	195a      	adds	r2, r3, r5
 8006c0c:	921d      	str	r2, [sp, #116]	; 0x74
 8006c0e:	5d5b      	ldrb	r3, [r3, r5]
 8006c10:	2f00      	cmp	r7, #0
 8006c12:	d037      	beq.n	8006c84 <_strtod_l+0x254>
 8006c14:	9007      	str	r0, [sp, #28]
 8006c16:	463d      	mov	r5, r7
 8006c18:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8006c1c:	2a09      	cmp	r2, #9
 8006c1e:	d912      	bls.n	8006c46 <_strtod_l+0x216>
 8006c20:	2201      	movs	r2, #1
 8006c22:	e7c2      	b.n	8006baa <_strtod_l+0x17a>
 8006c24:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006c26:	1c5a      	adds	r2, r3, #1
 8006c28:	921d      	str	r2, [sp, #116]	; 0x74
 8006c2a:	785b      	ldrb	r3, [r3, #1]
 8006c2c:	3001      	adds	r0, #1
 8006c2e:	2b30      	cmp	r3, #48	; 0x30
 8006c30:	d0f8      	beq.n	8006c24 <_strtod_l+0x1f4>
 8006c32:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 8006c36:	2a08      	cmp	r2, #8
 8006c38:	f200 84db 	bhi.w	80075f2 <_strtod_l+0xbc2>
 8006c3c:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8006c3e:	9007      	str	r0, [sp, #28]
 8006c40:	2000      	movs	r0, #0
 8006c42:	920a      	str	r2, [sp, #40]	; 0x28
 8006c44:	4605      	mov	r5, r0
 8006c46:	3b30      	subs	r3, #48	; 0x30
 8006c48:	f100 0201 	add.w	r2, r0, #1
 8006c4c:	d014      	beq.n	8006c78 <_strtod_l+0x248>
 8006c4e:	9907      	ldr	r1, [sp, #28]
 8006c50:	4411      	add	r1, r2
 8006c52:	9107      	str	r1, [sp, #28]
 8006c54:	462a      	mov	r2, r5
 8006c56:	eb00 0e05 	add.w	lr, r0, r5
 8006c5a:	210a      	movs	r1, #10
 8006c5c:	4572      	cmp	r2, lr
 8006c5e:	d113      	bne.n	8006c88 <_strtod_l+0x258>
 8006c60:	182a      	adds	r2, r5, r0
 8006c62:	2a08      	cmp	r2, #8
 8006c64:	f105 0501 	add.w	r5, r5, #1
 8006c68:	4405      	add	r5, r0
 8006c6a:	dc1c      	bgt.n	8006ca6 <_strtod_l+0x276>
 8006c6c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006c6e:	220a      	movs	r2, #10
 8006c70:	fb02 3301 	mla	r3, r2, r1, r3
 8006c74:	9309      	str	r3, [sp, #36]	; 0x24
 8006c76:	2200      	movs	r2, #0
 8006c78:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006c7a:	1c59      	adds	r1, r3, #1
 8006c7c:	911d      	str	r1, [sp, #116]	; 0x74
 8006c7e:	785b      	ldrb	r3, [r3, #1]
 8006c80:	4610      	mov	r0, r2
 8006c82:	e7c9      	b.n	8006c18 <_strtod_l+0x1e8>
 8006c84:	4638      	mov	r0, r7
 8006c86:	e7d2      	b.n	8006c2e <_strtod_l+0x1fe>
 8006c88:	2a08      	cmp	r2, #8
 8006c8a:	dc04      	bgt.n	8006c96 <_strtod_l+0x266>
 8006c8c:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8006c8e:	434e      	muls	r6, r1
 8006c90:	9609      	str	r6, [sp, #36]	; 0x24
 8006c92:	3201      	adds	r2, #1
 8006c94:	e7e2      	b.n	8006c5c <_strtod_l+0x22c>
 8006c96:	f102 0c01 	add.w	ip, r2, #1
 8006c9a:	f1bc 0f10 	cmp.w	ip, #16
 8006c9e:	bfd8      	it	le
 8006ca0:	fb01 f909 	mulle.w	r9, r1, r9
 8006ca4:	e7f5      	b.n	8006c92 <_strtod_l+0x262>
 8006ca6:	2d10      	cmp	r5, #16
 8006ca8:	bfdc      	itt	le
 8006caa:	220a      	movle	r2, #10
 8006cac:	fb02 3909 	mlale	r9, r2, r9, r3
 8006cb0:	e7e1      	b.n	8006c76 <_strtod_l+0x246>
 8006cb2:	2300      	movs	r3, #0
 8006cb4:	9307      	str	r3, [sp, #28]
 8006cb6:	2201      	movs	r2, #1
 8006cb8:	e77c      	b.n	8006bb4 <_strtod_l+0x184>
 8006cba:	f04f 0c00 	mov.w	ip, #0
 8006cbe:	f108 0302 	add.w	r3, r8, #2
 8006cc2:	931d      	str	r3, [sp, #116]	; 0x74
 8006cc4:	f898 3002 	ldrb.w	r3, [r8, #2]
 8006cc8:	e785      	b.n	8006bd6 <_strtod_l+0x1a6>
 8006cca:	f04f 0c01 	mov.w	ip, #1
 8006cce:	e7f6      	b.n	8006cbe <_strtod_l+0x28e>
 8006cd0:	0801d0bc 	.word	0x0801d0bc
 8006cd4:	0801cdd0 	.word	0x0801cdd0
 8006cd8:	7ff00000 	.word	0x7ff00000
 8006cdc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006cde:	1c59      	adds	r1, r3, #1
 8006ce0:	911d      	str	r1, [sp, #116]	; 0x74
 8006ce2:	785b      	ldrb	r3, [r3, #1]
 8006ce4:	2b30      	cmp	r3, #48	; 0x30
 8006ce6:	d0f9      	beq.n	8006cdc <_strtod_l+0x2ac>
 8006ce8:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 8006cec:	2908      	cmp	r1, #8
 8006cee:	f63f af79 	bhi.w	8006be4 <_strtod_l+0x1b4>
 8006cf2:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 8006cf6:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006cf8:	9308      	str	r3, [sp, #32]
 8006cfa:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006cfc:	1c59      	adds	r1, r3, #1
 8006cfe:	911d      	str	r1, [sp, #116]	; 0x74
 8006d00:	785b      	ldrb	r3, [r3, #1]
 8006d02:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 8006d06:	2e09      	cmp	r6, #9
 8006d08:	d937      	bls.n	8006d7a <_strtod_l+0x34a>
 8006d0a:	9e08      	ldr	r6, [sp, #32]
 8006d0c:	1b89      	subs	r1, r1, r6
 8006d0e:	2908      	cmp	r1, #8
 8006d10:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8006d14:	dc02      	bgt.n	8006d1c <_strtod_l+0x2ec>
 8006d16:	4576      	cmp	r6, lr
 8006d18:	bfa8      	it	ge
 8006d1a:	4676      	movge	r6, lr
 8006d1c:	f1bc 0f00 	cmp.w	ip, #0
 8006d20:	d000      	beq.n	8006d24 <_strtod_l+0x2f4>
 8006d22:	4276      	negs	r6, r6
 8006d24:	2d00      	cmp	r5, #0
 8006d26:	d14f      	bne.n	8006dc8 <_strtod_l+0x398>
 8006d28:	9904      	ldr	r1, [sp, #16]
 8006d2a:	4301      	orrs	r1, r0
 8006d2c:	f47f aec2 	bne.w	8006ab4 <_strtod_l+0x84>
 8006d30:	2a00      	cmp	r2, #0
 8006d32:	f47f aedb 	bne.w	8006aec <_strtod_l+0xbc>
 8006d36:	2b69      	cmp	r3, #105	; 0x69
 8006d38:	d027      	beq.n	8006d8a <_strtod_l+0x35a>
 8006d3a:	dc24      	bgt.n	8006d86 <_strtod_l+0x356>
 8006d3c:	2b49      	cmp	r3, #73	; 0x49
 8006d3e:	d024      	beq.n	8006d8a <_strtod_l+0x35a>
 8006d40:	2b4e      	cmp	r3, #78	; 0x4e
 8006d42:	f47f aed3 	bne.w	8006aec <_strtod_l+0xbc>
 8006d46:	499e      	ldr	r1, [pc, #632]	; (8006fc0 <_strtod_l+0x590>)
 8006d48:	a81d      	add	r0, sp, #116	; 0x74
 8006d4a:	f001 fee3 	bl	8008b14 <__match>
 8006d4e:	2800      	cmp	r0, #0
 8006d50:	f43f aecc 	beq.w	8006aec <_strtod_l+0xbc>
 8006d54:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006d56:	781b      	ldrb	r3, [r3, #0]
 8006d58:	2b28      	cmp	r3, #40	; 0x28
 8006d5a:	d12d      	bne.n	8006db8 <_strtod_l+0x388>
 8006d5c:	4999      	ldr	r1, [pc, #612]	; (8006fc4 <_strtod_l+0x594>)
 8006d5e:	aa20      	add	r2, sp, #128	; 0x80
 8006d60:	a81d      	add	r0, sp, #116	; 0x74
 8006d62:	f001 feeb 	bl	8008b3c <__hexnan>
 8006d66:	2805      	cmp	r0, #5
 8006d68:	d126      	bne.n	8006db8 <_strtod_l+0x388>
 8006d6a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006d6c:	f8dd a080 	ldr.w	sl, [sp, #128]	; 0x80
 8006d70:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8006d74:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8006d78:	e69c      	b.n	8006ab4 <_strtod_l+0x84>
 8006d7a:	210a      	movs	r1, #10
 8006d7c:	fb01 3e0e 	mla	lr, r1, lr, r3
 8006d80:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8006d84:	e7b9      	b.n	8006cfa <_strtod_l+0x2ca>
 8006d86:	2b6e      	cmp	r3, #110	; 0x6e
 8006d88:	e7db      	b.n	8006d42 <_strtod_l+0x312>
 8006d8a:	498f      	ldr	r1, [pc, #572]	; (8006fc8 <_strtod_l+0x598>)
 8006d8c:	a81d      	add	r0, sp, #116	; 0x74
 8006d8e:	f001 fec1 	bl	8008b14 <__match>
 8006d92:	2800      	cmp	r0, #0
 8006d94:	f43f aeaa 	beq.w	8006aec <_strtod_l+0xbc>
 8006d98:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006d9a:	498c      	ldr	r1, [pc, #560]	; (8006fcc <_strtod_l+0x59c>)
 8006d9c:	3b01      	subs	r3, #1
 8006d9e:	a81d      	add	r0, sp, #116	; 0x74
 8006da0:	931d      	str	r3, [sp, #116]	; 0x74
 8006da2:	f001 feb7 	bl	8008b14 <__match>
 8006da6:	b910      	cbnz	r0, 8006dae <_strtod_l+0x37e>
 8006da8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006daa:	3301      	adds	r3, #1
 8006dac:	931d      	str	r3, [sp, #116]	; 0x74
 8006dae:	f8df b22c 	ldr.w	fp, [pc, #556]	; 8006fdc <_strtod_l+0x5ac>
 8006db2:	f04f 0a00 	mov.w	sl, #0
 8006db6:	e67d      	b.n	8006ab4 <_strtod_l+0x84>
 8006db8:	4885      	ldr	r0, [pc, #532]	; (8006fd0 <_strtod_l+0x5a0>)
 8006dba:	f002 ffb1 	bl	8009d20 <nan>
 8006dbe:	ed8d 0b04 	vstr	d0, [sp, #16]
 8006dc2:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 8006dc6:	e675      	b.n	8006ab4 <_strtod_l+0x84>
 8006dc8:	9b07      	ldr	r3, [sp, #28]
 8006dca:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006dcc:	1af3      	subs	r3, r6, r3
 8006dce:	2f00      	cmp	r7, #0
 8006dd0:	bf08      	it	eq
 8006dd2:	462f      	moveq	r7, r5
 8006dd4:	2d10      	cmp	r5, #16
 8006dd6:	9308      	str	r3, [sp, #32]
 8006dd8:	46a8      	mov	r8, r5
 8006dda:	bfa8      	it	ge
 8006ddc:	f04f 0810 	movge.w	r8, #16
 8006de0:	f7f9 fba8 	bl	8000534 <__aeabi_ui2d>
 8006de4:	2d09      	cmp	r5, #9
 8006de6:	4682      	mov	sl, r0
 8006de8:	468b      	mov	fp, r1
 8006dea:	dd13      	ble.n	8006e14 <_strtod_l+0x3e4>
 8006dec:	4b79      	ldr	r3, [pc, #484]	; (8006fd4 <_strtod_l+0x5a4>)
 8006dee:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8006df2:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8006df6:	f7f9 fc17 	bl	8000628 <__aeabi_dmul>
 8006dfa:	4682      	mov	sl, r0
 8006dfc:	4648      	mov	r0, r9
 8006dfe:	468b      	mov	fp, r1
 8006e00:	f7f9 fb98 	bl	8000534 <__aeabi_ui2d>
 8006e04:	4602      	mov	r2, r0
 8006e06:	460b      	mov	r3, r1
 8006e08:	4650      	mov	r0, sl
 8006e0a:	4659      	mov	r1, fp
 8006e0c:	f7f9 fa56 	bl	80002bc <__adddf3>
 8006e10:	4682      	mov	sl, r0
 8006e12:	468b      	mov	fp, r1
 8006e14:	2d0f      	cmp	r5, #15
 8006e16:	dc38      	bgt.n	8006e8a <_strtod_l+0x45a>
 8006e18:	9b08      	ldr	r3, [sp, #32]
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	f43f ae4a 	beq.w	8006ab4 <_strtod_l+0x84>
 8006e20:	dd24      	ble.n	8006e6c <_strtod_l+0x43c>
 8006e22:	2b16      	cmp	r3, #22
 8006e24:	dc0b      	bgt.n	8006e3e <_strtod_l+0x40e>
 8006e26:	4d6b      	ldr	r5, [pc, #428]	; (8006fd4 <_strtod_l+0x5a4>)
 8006e28:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 8006e2c:	e9d5 0100 	ldrd	r0, r1, [r5]
 8006e30:	4652      	mov	r2, sl
 8006e32:	465b      	mov	r3, fp
 8006e34:	f7f9 fbf8 	bl	8000628 <__aeabi_dmul>
 8006e38:	4682      	mov	sl, r0
 8006e3a:	468b      	mov	fp, r1
 8006e3c:	e63a      	b.n	8006ab4 <_strtod_l+0x84>
 8006e3e:	9a08      	ldr	r2, [sp, #32]
 8006e40:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 8006e44:	4293      	cmp	r3, r2
 8006e46:	db20      	blt.n	8006e8a <_strtod_l+0x45a>
 8006e48:	4c62      	ldr	r4, [pc, #392]	; (8006fd4 <_strtod_l+0x5a4>)
 8006e4a:	f1c5 050f 	rsb	r5, r5, #15
 8006e4e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8006e52:	4652      	mov	r2, sl
 8006e54:	465b      	mov	r3, fp
 8006e56:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006e5a:	f7f9 fbe5 	bl	8000628 <__aeabi_dmul>
 8006e5e:	9b08      	ldr	r3, [sp, #32]
 8006e60:	1b5d      	subs	r5, r3, r5
 8006e62:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8006e66:	e9d4 2300 	ldrd	r2, r3, [r4]
 8006e6a:	e7e3      	b.n	8006e34 <_strtod_l+0x404>
 8006e6c:	9b08      	ldr	r3, [sp, #32]
 8006e6e:	3316      	adds	r3, #22
 8006e70:	db0b      	blt.n	8006e8a <_strtod_l+0x45a>
 8006e72:	9b07      	ldr	r3, [sp, #28]
 8006e74:	4a57      	ldr	r2, [pc, #348]	; (8006fd4 <_strtod_l+0x5a4>)
 8006e76:	1b9e      	subs	r6, r3, r6
 8006e78:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 8006e7c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006e80:	4650      	mov	r0, sl
 8006e82:	4659      	mov	r1, fp
 8006e84:	f7f9 fcfa 	bl	800087c <__aeabi_ddiv>
 8006e88:	e7d6      	b.n	8006e38 <_strtod_l+0x408>
 8006e8a:	9b08      	ldr	r3, [sp, #32]
 8006e8c:	eba5 0808 	sub.w	r8, r5, r8
 8006e90:	4498      	add	r8, r3
 8006e92:	f1b8 0f00 	cmp.w	r8, #0
 8006e96:	dd71      	ble.n	8006f7c <_strtod_l+0x54c>
 8006e98:	f018 030f 	ands.w	r3, r8, #15
 8006e9c:	d00a      	beq.n	8006eb4 <_strtod_l+0x484>
 8006e9e:	494d      	ldr	r1, [pc, #308]	; (8006fd4 <_strtod_l+0x5a4>)
 8006ea0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006ea4:	4652      	mov	r2, sl
 8006ea6:	465b      	mov	r3, fp
 8006ea8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006eac:	f7f9 fbbc 	bl	8000628 <__aeabi_dmul>
 8006eb0:	4682      	mov	sl, r0
 8006eb2:	468b      	mov	fp, r1
 8006eb4:	f038 080f 	bics.w	r8, r8, #15
 8006eb8:	d04d      	beq.n	8006f56 <_strtod_l+0x526>
 8006eba:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8006ebe:	dd22      	ble.n	8006f06 <_strtod_l+0x4d6>
 8006ec0:	2500      	movs	r5, #0
 8006ec2:	462e      	mov	r6, r5
 8006ec4:	9509      	str	r5, [sp, #36]	; 0x24
 8006ec6:	9507      	str	r5, [sp, #28]
 8006ec8:	2322      	movs	r3, #34	; 0x22
 8006eca:	f8df b110 	ldr.w	fp, [pc, #272]	; 8006fdc <_strtod_l+0x5ac>
 8006ece:	6023      	str	r3, [r4, #0]
 8006ed0:	f04f 0a00 	mov.w	sl, #0
 8006ed4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	f43f adec 	beq.w	8006ab4 <_strtod_l+0x84>
 8006edc:	991e      	ldr	r1, [sp, #120]	; 0x78
 8006ede:	4620      	mov	r0, r4
 8006ee0:	f001 ff34 	bl	8008d4c <_Bfree>
 8006ee4:	9907      	ldr	r1, [sp, #28]
 8006ee6:	4620      	mov	r0, r4
 8006ee8:	f001 ff30 	bl	8008d4c <_Bfree>
 8006eec:	4631      	mov	r1, r6
 8006eee:	4620      	mov	r0, r4
 8006ef0:	f001 ff2c 	bl	8008d4c <_Bfree>
 8006ef4:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006ef6:	4620      	mov	r0, r4
 8006ef8:	f001 ff28 	bl	8008d4c <_Bfree>
 8006efc:	4629      	mov	r1, r5
 8006efe:	4620      	mov	r0, r4
 8006f00:	f001 ff24 	bl	8008d4c <_Bfree>
 8006f04:	e5d6      	b.n	8006ab4 <_strtod_l+0x84>
 8006f06:	2300      	movs	r3, #0
 8006f08:	ea4f 1828 	mov.w	r8, r8, asr #4
 8006f0c:	4650      	mov	r0, sl
 8006f0e:	4659      	mov	r1, fp
 8006f10:	4699      	mov	r9, r3
 8006f12:	f1b8 0f01 	cmp.w	r8, #1
 8006f16:	dc21      	bgt.n	8006f5c <_strtod_l+0x52c>
 8006f18:	b10b      	cbz	r3, 8006f1e <_strtod_l+0x4ee>
 8006f1a:	4682      	mov	sl, r0
 8006f1c:	468b      	mov	fp, r1
 8006f1e:	4b2e      	ldr	r3, [pc, #184]	; (8006fd8 <_strtod_l+0x5a8>)
 8006f20:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8006f24:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8006f28:	4652      	mov	r2, sl
 8006f2a:	465b      	mov	r3, fp
 8006f2c:	e9d9 0100 	ldrd	r0, r1, [r9]
 8006f30:	f7f9 fb7a 	bl	8000628 <__aeabi_dmul>
 8006f34:	4b29      	ldr	r3, [pc, #164]	; (8006fdc <_strtod_l+0x5ac>)
 8006f36:	460a      	mov	r2, r1
 8006f38:	400b      	ands	r3, r1
 8006f3a:	4929      	ldr	r1, [pc, #164]	; (8006fe0 <_strtod_l+0x5b0>)
 8006f3c:	428b      	cmp	r3, r1
 8006f3e:	4682      	mov	sl, r0
 8006f40:	d8be      	bhi.n	8006ec0 <_strtod_l+0x490>
 8006f42:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8006f46:	428b      	cmp	r3, r1
 8006f48:	bf86      	itte	hi
 8006f4a:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 8006fe4 <_strtod_l+0x5b4>
 8006f4e:	f04f 3aff 	movhi.w	sl, #4294967295
 8006f52:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8006f56:	2300      	movs	r3, #0
 8006f58:	9304      	str	r3, [sp, #16]
 8006f5a:	e081      	b.n	8007060 <_strtod_l+0x630>
 8006f5c:	f018 0f01 	tst.w	r8, #1
 8006f60:	d007      	beq.n	8006f72 <_strtod_l+0x542>
 8006f62:	4b1d      	ldr	r3, [pc, #116]	; (8006fd8 <_strtod_l+0x5a8>)
 8006f64:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 8006f68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f6c:	f7f9 fb5c 	bl	8000628 <__aeabi_dmul>
 8006f70:	2301      	movs	r3, #1
 8006f72:	f109 0901 	add.w	r9, r9, #1
 8006f76:	ea4f 0868 	mov.w	r8, r8, asr #1
 8006f7a:	e7ca      	b.n	8006f12 <_strtod_l+0x4e2>
 8006f7c:	d0eb      	beq.n	8006f56 <_strtod_l+0x526>
 8006f7e:	f1c8 0800 	rsb	r8, r8, #0
 8006f82:	f018 020f 	ands.w	r2, r8, #15
 8006f86:	d00a      	beq.n	8006f9e <_strtod_l+0x56e>
 8006f88:	4b12      	ldr	r3, [pc, #72]	; (8006fd4 <_strtod_l+0x5a4>)
 8006f8a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006f8e:	4650      	mov	r0, sl
 8006f90:	4659      	mov	r1, fp
 8006f92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f96:	f7f9 fc71 	bl	800087c <__aeabi_ddiv>
 8006f9a:	4682      	mov	sl, r0
 8006f9c:	468b      	mov	fp, r1
 8006f9e:	ea5f 1828 	movs.w	r8, r8, asr #4
 8006fa2:	d0d8      	beq.n	8006f56 <_strtod_l+0x526>
 8006fa4:	f1b8 0f1f 	cmp.w	r8, #31
 8006fa8:	dd1e      	ble.n	8006fe8 <_strtod_l+0x5b8>
 8006faa:	2500      	movs	r5, #0
 8006fac:	462e      	mov	r6, r5
 8006fae:	9509      	str	r5, [sp, #36]	; 0x24
 8006fb0:	9507      	str	r5, [sp, #28]
 8006fb2:	2322      	movs	r3, #34	; 0x22
 8006fb4:	f04f 0a00 	mov.w	sl, #0
 8006fb8:	f04f 0b00 	mov.w	fp, #0
 8006fbc:	6023      	str	r3, [r4, #0]
 8006fbe:	e789      	b.n	8006ed4 <_strtod_l+0x4a4>
 8006fc0:	0801cda1 	.word	0x0801cda1
 8006fc4:	0801cde4 	.word	0x0801cde4
 8006fc8:	0801cd99 	.word	0x0801cd99
 8006fcc:	0801cfd8 	.word	0x0801cfd8
 8006fd0:	0801ced3 	.word	0x0801ced3
 8006fd4:	0801d158 	.word	0x0801d158
 8006fd8:	0801d130 	.word	0x0801d130
 8006fdc:	7ff00000 	.word	0x7ff00000
 8006fe0:	7ca00000 	.word	0x7ca00000
 8006fe4:	7fefffff 	.word	0x7fefffff
 8006fe8:	f018 0310 	ands.w	r3, r8, #16
 8006fec:	bf18      	it	ne
 8006fee:	236a      	movne	r3, #106	; 0x6a
 8006ff0:	f8df 93b4 	ldr.w	r9, [pc, #948]	; 80073a8 <_strtod_l+0x978>
 8006ff4:	9304      	str	r3, [sp, #16]
 8006ff6:	4650      	mov	r0, sl
 8006ff8:	4659      	mov	r1, fp
 8006ffa:	2300      	movs	r3, #0
 8006ffc:	f018 0f01 	tst.w	r8, #1
 8007000:	d004      	beq.n	800700c <_strtod_l+0x5dc>
 8007002:	e9d9 2300 	ldrd	r2, r3, [r9]
 8007006:	f7f9 fb0f 	bl	8000628 <__aeabi_dmul>
 800700a:	2301      	movs	r3, #1
 800700c:	ea5f 0868 	movs.w	r8, r8, asr #1
 8007010:	f109 0908 	add.w	r9, r9, #8
 8007014:	d1f2      	bne.n	8006ffc <_strtod_l+0x5cc>
 8007016:	b10b      	cbz	r3, 800701c <_strtod_l+0x5ec>
 8007018:	4682      	mov	sl, r0
 800701a:	468b      	mov	fp, r1
 800701c:	9b04      	ldr	r3, [sp, #16]
 800701e:	b1bb      	cbz	r3, 8007050 <_strtod_l+0x620>
 8007020:	f3cb 530a 	ubfx	r3, fp, #20, #11
 8007024:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8007028:	2b00      	cmp	r3, #0
 800702a:	4659      	mov	r1, fp
 800702c:	dd10      	ble.n	8007050 <_strtod_l+0x620>
 800702e:	2b1f      	cmp	r3, #31
 8007030:	f340 8128 	ble.w	8007284 <_strtod_l+0x854>
 8007034:	2b34      	cmp	r3, #52	; 0x34
 8007036:	bfde      	ittt	le
 8007038:	3b20      	suble	r3, #32
 800703a:	f04f 32ff 	movle.w	r2, #4294967295
 800703e:	fa02 f303 	lslle.w	r3, r2, r3
 8007042:	f04f 0a00 	mov.w	sl, #0
 8007046:	bfcc      	ite	gt
 8007048:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800704c:	ea03 0b01 	andle.w	fp, r3, r1
 8007050:	2200      	movs	r2, #0
 8007052:	2300      	movs	r3, #0
 8007054:	4650      	mov	r0, sl
 8007056:	4659      	mov	r1, fp
 8007058:	f7f9 fd4e 	bl	8000af8 <__aeabi_dcmpeq>
 800705c:	2800      	cmp	r0, #0
 800705e:	d1a4      	bne.n	8006faa <_strtod_l+0x57a>
 8007060:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007062:	9300      	str	r3, [sp, #0]
 8007064:	990a      	ldr	r1, [sp, #40]	; 0x28
 8007066:	462b      	mov	r3, r5
 8007068:	463a      	mov	r2, r7
 800706a:	4620      	mov	r0, r4
 800706c:	f001 feda 	bl	8008e24 <__s2b>
 8007070:	9009      	str	r0, [sp, #36]	; 0x24
 8007072:	2800      	cmp	r0, #0
 8007074:	f43f af24 	beq.w	8006ec0 <_strtod_l+0x490>
 8007078:	9b07      	ldr	r3, [sp, #28]
 800707a:	1b9e      	subs	r6, r3, r6
 800707c:	9b08      	ldr	r3, [sp, #32]
 800707e:	2b00      	cmp	r3, #0
 8007080:	bfb4      	ite	lt
 8007082:	4633      	movlt	r3, r6
 8007084:	2300      	movge	r3, #0
 8007086:	9310      	str	r3, [sp, #64]	; 0x40
 8007088:	9b08      	ldr	r3, [sp, #32]
 800708a:	2500      	movs	r5, #0
 800708c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8007090:	9318      	str	r3, [sp, #96]	; 0x60
 8007092:	462e      	mov	r6, r5
 8007094:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007096:	4620      	mov	r0, r4
 8007098:	6859      	ldr	r1, [r3, #4]
 800709a:	f001 fe17 	bl	8008ccc <_Balloc>
 800709e:	9007      	str	r0, [sp, #28]
 80070a0:	2800      	cmp	r0, #0
 80070a2:	f43f af11 	beq.w	8006ec8 <_strtod_l+0x498>
 80070a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80070a8:	691a      	ldr	r2, [r3, #16]
 80070aa:	3202      	adds	r2, #2
 80070ac:	f103 010c 	add.w	r1, r3, #12
 80070b0:	0092      	lsls	r2, r2, #2
 80070b2:	300c      	adds	r0, #12
 80070b4:	f001 fdfc 	bl	8008cb0 <memcpy>
 80070b8:	ec4b ab10 	vmov	d0, sl, fp
 80070bc:	aa20      	add	r2, sp, #128	; 0x80
 80070be:	a91f      	add	r1, sp, #124	; 0x7c
 80070c0:	4620      	mov	r0, r4
 80070c2:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 80070c6:	f002 f9e9 	bl	800949c <__d2b>
 80070ca:	901e      	str	r0, [sp, #120]	; 0x78
 80070cc:	2800      	cmp	r0, #0
 80070ce:	f43f aefb 	beq.w	8006ec8 <_strtod_l+0x498>
 80070d2:	2101      	movs	r1, #1
 80070d4:	4620      	mov	r0, r4
 80070d6:	f001 ff3f 	bl	8008f58 <__i2b>
 80070da:	4606      	mov	r6, r0
 80070dc:	2800      	cmp	r0, #0
 80070de:	f43f aef3 	beq.w	8006ec8 <_strtod_l+0x498>
 80070e2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80070e4:	9904      	ldr	r1, [sp, #16]
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	bfab      	itete	ge
 80070ea:	9a10      	ldrge	r2, [sp, #64]	; 0x40
 80070ec:	9a18      	ldrlt	r2, [sp, #96]	; 0x60
 80070ee:	9f18      	ldrge	r7, [sp, #96]	; 0x60
 80070f0:	f8dd 9040 	ldrlt.w	r9, [sp, #64]	; 0x40
 80070f4:	bfac      	ite	ge
 80070f6:	eb03 0902 	addge.w	r9, r3, r2
 80070fa:	1ad7      	sublt	r7, r2, r3
 80070fc:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80070fe:	eba3 0801 	sub.w	r8, r3, r1
 8007102:	4490      	add	r8, r2
 8007104:	4ba3      	ldr	r3, [pc, #652]	; (8007394 <_strtod_l+0x964>)
 8007106:	f108 38ff 	add.w	r8, r8, #4294967295
 800710a:	4598      	cmp	r8, r3
 800710c:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8007110:	f280 80cc 	bge.w	80072ac <_strtod_l+0x87c>
 8007114:	eba3 0308 	sub.w	r3, r3, r8
 8007118:	2b1f      	cmp	r3, #31
 800711a:	eba2 0203 	sub.w	r2, r2, r3
 800711e:	f04f 0101 	mov.w	r1, #1
 8007122:	f300 80b6 	bgt.w	8007292 <_strtod_l+0x862>
 8007126:	fa01 f303 	lsl.w	r3, r1, r3
 800712a:	9311      	str	r3, [sp, #68]	; 0x44
 800712c:	2300      	movs	r3, #0
 800712e:	930c      	str	r3, [sp, #48]	; 0x30
 8007130:	eb09 0802 	add.w	r8, r9, r2
 8007134:	9b04      	ldr	r3, [sp, #16]
 8007136:	45c1      	cmp	r9, r8
 8007138:	4417      	add	r7, r2
 800713a:	441f      	add	r7, r3
 800713c:	464b      	mov	r3, r9
 800713e:	bfa8      	it	ge
 8007140:	4643      	movge	r3, r8
 8007142:	42bb      	cmp	r3, r7
 8007144:	bfa8      	it	ge
 8007146:	463b      	movge	r3, r7
 8007148:	2b00      	cmp	r3, #0
 800714a:	bfc2      	ittt	gt
 800714c:	eba8 0803 	subgt.w	r8, r8, r3
 8007150:	1aff      	subgt	r7, r7, r3
 8007152:	eba9 0903 	subgt.w	r9, r9, r3
 8007156:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007158:	2b00      	cmp	r3, #0
 800715a:	dd17      	ble.n	800718c <_strtod_l+0x75c>
 800715c:	4631      	mov	r1, r6
 800715e:	461a      	mov	r2, r3
 8007160:	4620      	mov	r0, r4
 8007162:	f001 ffb5 	bl	80090d0 <__pow5mult>
 8007166:	4606      	mov	r6, r0
 8007168:	2800      	cmp	r0, #0
 800716a:	f43f aead 	beq.w	8006ec8 <_strtod_l+0x498>
 800716e:	4601      	mov	r1, r0
 8007170:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8007172:	4620      	mov	r0, r4
 8007174:	f001 ff06 	bl	8008f84 <__multiply>
 8007178:	900f      	str	r0, [sp, #60]	; 0x3c
 800717a:	2800      	cmp	r0, #0
 800717c:	f43f aea4 	beq.w	8006ec8 <_strtod_l+0x498>
 8007180:	991e      	ldr	r1, [sp, #120]	; 0x78
 8007182:	4620      	mov	r0, r4
 8007184:	f001 fde2 	bl	8008d4c <_Bfree>
 8007188:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800718a:	931e      	str	r3, [sp, #120]	; 0x78
 800718c:	f1b8 0f00 	cmp.w	r8, #0
 8007190:	f300 8091 	bgt.w	80072b6 <_strtod_l+0x886>
 8007194:	9b08      	ldr	r3, [sp, #32]
 8007196:	2b00      	cmp	r3, #0
 8007198:	dd08      	ble.n	80071ac <_strtod_l+0x77c>
 800719a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800719c:	9907      	ldr	r1, [sp, #28]
 800719e:	4620      	mov	r0, r4
 80071a0:	f001 ff96 	bl	80090d0 <__pow5mult>
 80071a4:	9007      	str	r0, [sp, #28]
 80071a6:	2800      	cmp	r0, #0
 80071a8:	f43f ae8e 	beq.w	8006ec8 <_strtod_l+0x498>
 80071ac:	2f00      	cmp	r7, #0
 80071ae:	dd08      	ble.n	80071c2 <_strtod_l+0x792>
 80071b0:	9907      	ldr	r1, [sp, #28]
 80071b2:	463a      	mov	r2, r7
 80071b4:	4620      	mov	r0, r4
 80071b6:	f001 ffe5 	bl	8009184 <__lshift>
 80071ba:	9007      	str	r0, [sp, #28]
 80071bc:	2800      	cmp	r0, #0
 80071be:	f43f ae83 	beq.w	8006ec8 <_strtod_l+0x498>
 80071c2:	f1b9 0f00 	cmp.w	r9, #0
 80071c6:	dd08      	ble.n	80071da <_strtod_l+0x7aa>
 80071c8:	4631      	mov	r1, r6
 80071ca:	464a      	mov	r2, r9
 80071cc:	4620      	mov	r0, r4
 80071ce:	f001 ffd9 	bl	8009184 <__lshift>
 80071d2:	4606      	mov	r6, r0
 80071d4:	2800      	cmp	r0, #0
 80071d6:	f43f ae77 	beq.w	8006ec8 <_strtod_l+0x498>
 80071da:	9a07      	ldr	r2, [sp, #28]
 80071dc:	991e      	ldr	r1, [sp, #120]	; 0x78
 80071de:	4620      	mov	r0, r4
 80071e0:	f002 f858 	bl	8009294 <__mdiff>
 80071e4:	4605      	mov	r5, r0
 80071e6:	2800      	cmp	r0, #0
 80071e8:	f43f ae6e 	beq.w	8006ec8 <_strtod_l+0x498>
 80071ec:	68c3      	ldr	r3, [r0, #12]
 80071ee:	930f      	str	r3, [sp, #60]	; 0x3c
 80071f0:	2300      	movs	r3, #0
 80071f2:	60c3      	str	r3, [r0, #12]
 80071f4:	4631      	mov	r1, r6
 80071f6:	f002 f831 	bl	800925c <__mcmp>
 80071fa:	2800      	cmp	r0, #0
 80071fc:	da65      	bge.n	80072ca <_strtod_l+0x89a>
 80071fe:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007200:	ea53 030a 	orrs.w	r3, r3, sl
 8007204:	f040 8087 	bne.w	8007316 <_strtod_l+0x8e6>
 8007208:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800720c:	2b00      	cmp	r3, #0
 800720e:	f040 8082 	bne.w	8007316 <_strtod_l+0x8e6>
 8007212:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8007216:	0d1b      	lsrs	r3, r3, #20
 8007218:	051b      	lsls	r3, r3, #20
 800721a:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800721e:	d97a      	bls.n	8007316 <_strtod_l+0x8e6>
 8007220:	696b      	ldr	r3, [r5, #20]
 8007222:	b913      	cbnz	r3, 800722a <_strtod_l+0x7fa>
 8007224:	692b      	ldr	r3, [r5, #16]
 8007226:	2b01      	cmp	r3, #1
 8007228:	dd75      	ble.n	8007316 <_strtod_l+0x8e6>
 800722a:	4629      	mov	r1, r5
 800722c:	2201      	movs	r2, #1
 800722e:	4620      	mov	r0, r4
 8007230:	f001 ffa8 	bl	8009184 <__lshift>
 8007234:	4631      	mov	r1, r6
 8007236:	4605      	mov	r5, r0
 8007238:	f002 f810 	bl	800925c <__mcmp>
 800723c:	2800      	cmp	r0, #0
 800723e:	dd6a      	ble.n	8007316 <_strtod_l+0x8e6>
 8007240:	9904      	ldr	r1, [sp, #16]
 8007242:	4a55      	ldr	r2, [pc, #340]	; (8007398 <_strtod_l+0x968>)
 8007244:	465b      	mov	r3, fp
 8007246:	2900      	cmp	r1, #0
 8007248:	f000 8085 	beq.w	8007356 <_strtod_l+0x926>
 800724c:	ea02 010b 	and.w	r1, r2, fp
 8007250:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8007254:	dc7f      	bgt.n	8007356 <_strtod_l+0x926>
 8007256:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800725a:	f77f aeaa 	ble.w	8006fb2 <_strtod_l+0x582>
 800725e:	4a4f      	ldr	r2, [pc, #316]	; (800739c <_strtod_l+0x96c>)
 8007260:	2300      	movs	r3, #0
 8007262:	e9cd 3216 	strd	r3, r2, [sp, #88]	; 0x58
 8007266:	4650      	mov	r0, sl
 8007268:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 800726c:	4659      	mov	r1, fp
 800726e:	f7f9 f9db 	bl	8000628 <__aeabi_dmul>
 8007272:	460b      	mov	r3, r1
 8007274:	4303      	orrs	r3, r0
 8007276:	bf08      	it	eq
 8007278:	2322      	moveq	r3, #34	; 0x22
 800727a:	4682      	mov	sl, r0
 800727c:	468b      	mov	fp, r1
 800727e:	bf08      	it	eq
 8007280:	6023      	streq	r3, [r4, #0]
 8007282:	e62b      	b.n	8006edc <_strtod_l+0x4ac>
 8007284:	f04f 32ff 	mov.w	r2, #4294967295
 8007288:	fa02 f303 	lsl.w	r3, r2, r3
 800728c:	ea03 0a0a 	and.w	sl, r3, sl
 8007290:	e6de      	b.n	8007050 <_strtod_l+0x620>
 8007292:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 8007296:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800729a:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800729e:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 80072a2:	fa01 f308 	lsl.w	r3, r1, r8
 80072a6:	930c      	str	r3, [sp, #48]	; 0x30
 80072a8:	9111      	str	r1, [sp, #68]	; 0x44
 80072aa:	e741      	b.n	8007130 <_strtod_l+0x700>
 80072ac:	2300      	movs	r3, #0
 80072ae:	930c      	str	r3, [sp, #48]	; 0x30
 80072b0:	2301      	movs	r3, #1
 80072b2:	9311      	str	r3, [sp, #68]	; 0x44
 80072b4:	e73c      	b.n	8007130 <_strtod_l+0x700>
 80072b6:	991e      	ldr	r1, [sp, #120]	; 0x78
 80072b8:	4642      	mov	r2, r8
 80072ba:	4620      	mov	r0, r4
 80072bc:	f001 ff62 	bl	8009184 <__lshift>
 80072c0:	901e      	str	r0, [sp, #120]	; 0x78
 80072c2:	2800      	cmp	r0, #0
 80072c4:	f47f af66 	bne.w	8007194 <_strtod_l+0x764>
 80072c8:	e5fe      	b.n	8006ec8 <_strtod_l+0x498>
 80072ca:	465f      	mov	r7, fp
 80072cc:	d16e      	bne.n	80073ac <_strtod_l+0x97c>
 80072ce:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80072d0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80072d4:	b342      	cbz	r2, 8007328 <_strtod_l+0x8f8>
 80072d6:	4a32      	ldr	r2, [pc, #200]	; (80073a0 <_strtod_l+0x970>)
 80072d8:	4293      	cmp	r3, r2
 80072da:	d128      	bne.n	800732e <_strtod_l+0x8fe>
 80072dc:	9b04      	ldr	r3, [sp, #16]
 80072de:	4650      	mov	r0, sl
 80072e0:	b1eb      	cbz	r3, 800731e <_strtod_l+0x8ee>
 80072e2:	4a2d      	ldr	r2, [pc, #180]	; (8007398 <_strtod_l+0x968>)
 80072e4:	403a      	ands	r2, r7
 80072e6:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 80072ea:	f04f 31ff 	mov.w	r1, #4294967295
 80072ee:	d819      	bhi.n	8007324 <_strtod_l+0x8f4>
 80072f0:	0d12      	lsrs	r2, r2, #20
 80072f2:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 80072f6:	fa01 f303 	lsl.w	r3, r1, r3
 80072fa:	4298      	cmp	r0, r3
 80072fc:	d117      	bne.n	800732e <_strtod_l+0x8fe>
 80072fe:	4b29      	ldr	r3, [pc, #164]	; (80073a4 <_strtod_l+0x974>)
 8007300:	429f      	cmp	r7, r3
 8007302:	d102      	bne.n	800730a <_strtod_l+0x8da>
 8007304:	3001      	adds	r0, #1
 8007306:	f43f addf 	beq.w	8006ec8 <_strtod_l+0x498>
 800730a:	4b23      	ldr	r3, [pc, #140]	; (8007398 <_strtod_l+0x968>)
 800730c:	403b      	ands	r3, r7
 800730e:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8007312:	f04f 0a00 	mov.w	sl, #0
 8007316:	9b04      	ldr	r3, [sp, #16]
 8007318:	2b00      	cmp	r3, #0
 800731a:	d1a0      	bne.n	800725e <_strtod_l+0x82e>
 800731c:	e5de      	b.n	8006edc <_strtod_l+0x4ac>
 800731e:	f04f 33ff 	mov.w	r3, #4294967295
 8007322:	e7ea      	b.n	80072fa <_strtod_l+0x8ca>
 8007324:	460b      	mov	r3, r1
 8007326:	e7e8      	b.n	80072fa <_strtod_l+0x8ca>
 8007328:	ea53 030a 	orrs.w	r3, r3, sl
 800732c:	d088      	beq.n	8007240 <_strtod_l+0x810>
 800732e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007330:	b1db      	cbz	r3, 800736a <_strtod_l+0x93a>
 8007332:	423b      	tst	r3, r7
 8007334:	d0ef      	beq.n	8007316 <_strtod_l+0x8e6>
 8007336:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007338:	9a04      	ldr	r2, [sp, #16]
 800733a:	4650      	mov	r0, sl
 800733c:	4659      	mov	r1, fp
 800733e:	b1c3      	cbz	r3, 8007372 <_strtod_l+0x942>
 8007340:	f7ff fb58 	bl	80069f4 <sulp>
 8007344:	4602      	mov	r2, r0
 8007346:	460b      	mov	r3, r1
 8007348:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800734c:	f7f8 ffb6 	bl	80002bc <__adddf3>
 8007350:	4682      	mov	sl, r0
 8007352:	468b      	mov	fp, r1
 8007354:	e7df      	b.n	8007316 <_strtod_l+0x8e6>
 8007356:	4013      	ands	r3, r2
 8007358:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800735c:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8007360:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8007364:	f04f 3aff 	mov.w	sl, #4294967295
 8007368:	e7d5      	b.n	8007316 <_strtod_l+0x8e6>
 800736a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800736c:	ea13 0f0a 	tst.w	r3, sl
 8007370:	e7e0      	b.n	8007334 <_strtod_l+0x904>
 8007372:	f7ff fb3f 	bl	80069f4 <sulp>
 8007376:	4602      	mov	r2, r0
 8007378:	460b      	mov	r3, r1
 800737a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800737e:	f7f8 ff9b 	bl	80002b8 <__aeabi_dsub>
 8007382:	2200      	movs	r2, #0
 8007384:	2300      	movs	r3, #0
 8007386:	4682      	mov	sl, r0
 8007388:	468b      	mov	fp, r1
 800738a:	f7f9 fbb5 	bl	8000af8 <__aeabi_dcmpeq>
 800738e:	2800      	cmp	r0, #0
 8007390:	d0c1      	beq.n	8007316 <_strtod_l+0x8e6>
 8007392:	e60e      	b.n	8006fb2 <_strtod_l+0x582>
 8007394:	fffffc02 	.word	0xfffffc02
 8007398:	7ff00000 	.word	0x7ff00000
 800739c:	39500000 	.word	0x39500000
 80073a0:	000fffff 	.word	0x000fffff
 80073a4:	7fefffff 	.word	0x7fefffff
 80073a8:	0801cdf8 	.word	0x0801cdf8
 80073ac:	4631      	mov	r1, r6
 80073ae:	4628      	mov	r0, r5
 80073b0:	f002 f8d0 	bl	8009554 <__ratio>
 80073b4:	ec59 8b10 	vmov	r8, r9, d0
 80073b8:	ee10 0a10 	vmov	r0, s0
 80073bc:	2200      	movs	r2, #0
 80073be:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80073c2:	4649      	mov	r1, r9
 80073c4:	f7f9 fbac 	bl	8000b20 <__aeabi_dcmple>
 80073c8:	2800      	cmp	r0, #0
 80073ca:	d07c      	beq.n	80074c6 <_strtod_l+0xa96>
 80073cc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d04c      	beq.n	800746c <_strtod_l+0xa3c>
 80073d2:	4b95      	ldr	r3, [pc, #596]	; (8007628 <_strtod_l+0xbf8>)
 80073d4:	2200      	movs	r2, #0
 80073d6:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 80073da:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8007628 <_strtod_l+0xbf8>
 80073de:	f04f 0800 	mov.w	r8, #0
 80073e2:	4b92      	ldr	r3, [pc, #584]	; (800762c <_strtod_l+0xbfc>)
 80073e4:	403b      	ands	r3, r7
 80073e6:	9311      	str	r3, [sp, #68]	; 0x44
 80073e8:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80073ea:	4b91      	ldr	r3, [pc, #580]	; (8007630 <_strtod_l+0xc00>)
 80073ec:	429a      	cmp	r2, r3
 80073ee:	f040 80b2 	bne.w	8007556 <_strtod_l+0xb26>
 80073f2:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80073f6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80073fa:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 80073fe:	ec4b ab10 	vmov	d0, sl, fp
 8007402:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
 8007406:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800740a:	f001 ffcb 	bl	80093a4 <__ulp>
 800740e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007412:	ec53 2b10 	vmov	r2, r3, d0
 8007416:	f7f9 f907 	bl	8000628 <__aeabi_dmul>
 800741a:	4652      	mov	r2, sl
 800741c:	465b      	mov	r3, fp
 800741e:	f7f8 ff4d 	bl	80002bc <__adddf3>
 8007422:	460b      	mov	r3, r1
 8007424:	4981      	ldr	r1, [pc, #516]	; (800762c <_strtod_l+0xbfc>)
 8007426:	4a83      	ldr	r2, [pc, #524]	; (8007634 <_strtod_l+0xc04>)
 8007428:	4019      	ands	r1, r3
 800742a:	4291      	cmp	r1, r2
 800742c:	4682      	mov	sl, r0
 800742e:	d95e      	bls.n	80074ee <_strtod_l+0xabe>
 8007430:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007432:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8007436:	4293      	cmp	r3, r2
 8007438:	d103      	bne.n	8007442 <_strtod_l+0xa12>
 800743a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800743c:	3301      	adds	r3, #1
 800743e:	f43f ad43 	beq.w	8006ec8 <_strtod_l+0x498>
 8007442:	f8df b1fc 	ldr.w	fp, [pc, #508]	; 8007640 <_strtod_l+0xc10>
 8007446:	f04f 3aff 	mov.w	sl, #4294967295
 800744a:	991e      	ldr	r1, [sp, #120]	; 0x78
 800744c:	4620      	mov	r0, r4
 800744e:	f001 fc7d 	bl	8008d4c <_Bfree>
 8007452:	9907      	ldr	r1, [sp, #28]
 8007454:	4620      	mov	r0, r4
 8007456:	f001 fc79 	bl	8008d4c <_Bfree>
 800745a:	4631      	mov	r1, r6
 800745c:	4620      	mov	r0, r4
 800745e:	f001 fc75 	bl	8008d4c <_Bfree>
 8007462:	4629      	mov	r1, r5
 8007464:	4620      	mov	r0, r4
 8007466:	f001 fc71 	bl	8008d4c <_Bfree>
 800746a:	e613      	b.n	8007094 <_strtod_l+0x664>
 800746c:	f1ba 0f00 	cmp.w	sl, #0
 8007470:	d11b      	bne.n	80074aa <_strtod_l+0xa7a>
 8007472:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007476:	b9f3      	cbnz	r3, 80074b6 <_strtod_l+0xa86>
 8007478:	4b6b      	ldr	r3, [pc, #428]	; (8007628 <_strtod_l+0xbf8>)
 800747a:	2200      	movs	r2, #0
 800747c:	4640      	mov	r0, r8
 800747e:	4649      	mov	r1, r9
 8007480:	f7f9 fb44 	bl	8000b0c <__aeabi_dcmplt>
 8007484:	b9d0      	cbnz	r0, 80074bc <_strtod_l+0xa8c>
 8007486:	4640      	mov	r0, r8
 8007488:	4649      	mov	r1, r9
 800748a:	4b6b      	ldr	r3, [pc, #428]	; (8007638 <_strtod_l+0xc08>)
 800748c:	2200      	movs	r2, #0
 800748e:	f7f9 f8cb 	bl	8000628 <__aeabi_dmul>
 8007492:	4680      	mov	r8, r0
 8007494:	4689      	mov	r9, r1
 8007496:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800749a:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 800749e:	931b      	str	r3, [sp, #108]	; 0x6c
 80074a0:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
 80074a4:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 80074a8:	e79b      	b.n	80073e2 <_strtod_l+0x9b2>
 80074aa:	f1ba 0f01 	cmp.w	sl, #1
 80074ae:	d102      	bne.n	80074b6 <_strtod_l+0xa86>
 80074b0:	2f00      	cmp	r7, #0
 80074b2:	f43f ad7e 	beq.w	8006fb2 <_strtod_l+0x582>
 80074b6:	4b61      	ldr	r3, [pc, #388]	; (800763c <_strtod_l+0xc0c>)
 80074b8:	2200      	movs	r2, #0
 80074ba:	e78c      	b.n	80073d6 <_strtod_l+0x9a6>
 80074bc:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8007638 <_strtod_l+0xc08>
 80074c0:	f04f 0800 	mov.w	r8, #0
 80074c4:	e7e7      	b.n	8007496 <_strtod_l+0xa66>
 80074c6:	4b5c      	ldr	r3, [pc, #368]	; (8007638 <_strtod_l+0xc08>)
 80074c8:	4640      	mov	r0, r8
 80074ca:	4649      	mov	r1, r9
 80074cc:	2200      	movs	r2, #0
 80074ce:	f7f9 f8ab 	bl	8000628 <__aeabi_dmul>
 80074d2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80074d4:	4680      	mov	r8, r0
 80074d6:	4689      	mov	r9, r1
 80074d8:	b933      	cbnz	r3, 80074e8 <_strtod_l+0xab8>
 80074da:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80074de:	9012      	str	r0, [sp, #72]	; 0x48
 80074e0:	9313      	str	r3, [sp, #76]	; 0x4c
 80074e2:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 80074e6:	e7dd      	b.n	80074a4 <_strtod_l+0xa74>
 80074e8:	e9cd 8912 	strd	r8, r9, [sp, #72]	; 0x48
 80074ec:	e7f9      	b.n	80074e2 <_strtod_l+0xab2>
 80074ee:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 80074f2:	9b04      	ldr	r3, [sp, #16]
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	d1a8      	bne.n	800744a <_strtod_l+0xa1a>
 80074f8:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80074fc:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80074fe:	0d1b      	lsrs	r3, r3, #20
 8007500:	051b      	lsls	r3, r3, #20
 8007502:	429a      	cmp	r2, r3
 8007504:	d1a1      	bne.n	800744a <_strtod_l+0xa1a>
 8007506:	4640      	mov	r0, r8
 8007508:	4649      	mov	r1, r9
 800750a:	f7f9 fbed 	bl	8000ce8 <__aeabi_d2lz>
 800750e:	f7f9 f85d 	bl	80005cc <__aeabi_l2d>
 8007512:	4602      	mov	r2, r0
 8007514:	460b      	mov	r3, r1
 8007516:	4640      	mov	r0, r8
 8007518:	4649      	mov	r1, r9
 800751a:	f7f8 fecd 	bl	80002b8 <__aeabi_dsub>
 800751e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007520:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007524:	ea43 030a 	orr.w	r3, r3, sl
 8007528:	4313      	orrs	r3, r2
 800752a:	4680      	mov	r8, r0
 800752c:	4689      	mov	r9, r1
 800752e:	d053      	beq.n	80075d8 <_strtod_l+0xba8>
 8007530:	a335      	add	r3, pc, #212	; (adr r3, 8007608 <_strtod_l+0xbd8>)
 8007532:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007536:	f7f9 fae9 	bl	8000b0c <__aeabi_dcmplt>
 800753a:	2800      	cmp	r0, #0
 800753c:	f47f acce 	bne.w	8006edc <_strtod_l+0x4ac>
 8007540:	a333      	add	r3, pc, #204	; (adr r3, 8007610 <_strtod_l+0xbe0>)
 8007542:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007546:	4640      	mov	r0, r8
 8007548:	4649      	mov	r1, r9
 800754a:	f7f9 fafd 	bl	8000b48 <__aeabi_dcmpgt>
 800754e:	2800      	cmp	r0, #0
 8007550:	f43f af7b 	beq.w	800744a <_strtod_l+0xa1a>
 8007554:	e4c2      	b.n	8006edc <_strtod_l+0x4ac>
 8007556:	9b04      	ldr	r3, [sp, #16]
 8007558:	b333      	cbz	r3, 80075a8 <_strtod_l+0xb78>
 800755a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800755c:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8007560:	d822      	bhi.n	80075a8 <_strtod_l+0xb78>
 8007562:	a32d      	add	r3, pc, #180	; (adr r3, 8007618 <_strtod_l+0xbe8>)
 8007564:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007568:	4640      	mov	r0, r8
 800756a:	4649      	mov	r1, r9
 800756c:	f7f9 fad8 	bl	8000b20 <__aeabi_dcmple>
 8007570:	b1a0      	cbz	r0, 800759c <_strtod_l+0xb6c>
 8007572:	4649      	mov	r1, r9
 8007574:	4640      	mov	r0, r8
 8007576:	f7f9 fb2f 	bl	8000bd8 <__aeabi_d2uiz>
 800757a:	2801      	cmp	r0, #1
 800757c:	bf38      	it	cc
 800757e:	2001      	movcc	r0, #1
 8007580:	f7f8 ffd8 	bl	8000534 <__aeabi_ui2d>
 8007584:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007586:	4680      	mov	r8, r0
 8007588:	4689      	mov	r9, r1
 800758a:	bb13      	cbnz	r3, 80075d2 <_strtod_l+0xba2>
 800758c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007590:	9014      	str	r0, [sp, #80]	; 0x50
 8007592:	9315      	str	r3, [sp, #84]	; 0x54
 8007594:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8007598:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800759c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800759e:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80075a0:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 80075a4:	1a9b      	subs	r3, r3, r2
 80075a6:	930d      	str	r3, [sp, #52]	; 0x34
 80075a8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80075ac:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 80075b0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80075b4:	f001 fef6 	bl	80093a4 <__ulp>
 80075b8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80075bc:	ec53 2b10 	vmov	r2, r3, d0
 80075c0:	f7f9 f832 	bl	8000628 <__aeabi_dmul>
 80075c4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80075c8:	f7f8 fe78 	bl	80002bc <__adddf3>
 80075cc:	4682      	mov	sl, r0
 80075ce:	468b      	mov	fp, r1
 80075d0:	e78f      	b.n	80074f2 <_strtod_l+0xac2>
 80075d2:	e9cd 8914 	strd	r8, r9, [sp, #80]	; 0x50
 80075d6:	e7dd      	b.n	8007594 <_strtod_l+0xb64>
 80075d8:	a311      	add	r3, pc, #68	; (adr r3, 8007620 <_strtod_l+0xbf0>)
 80075da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075de:	f7f9 fa95 	bl	8000b0c <__aeabi_dcmplt>
 80075e2:	e7b4      	b.n	800754e <_strtod_l+0xb1e>
 80075e4:	2300      	movs	r3, #0
 80075e6:	930e      	str	r3, [sp, #56]	; 0x38
 80075e8:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80075ea:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80075ec:	6013      	str	r3, [r2, #0]
 80075ee:	f7ff ba65 	b.w	8006abc <_strtod_l+0x8c>
 80075f2:	2b65      	cmp	r3, #101	; 0x65
 80075f4:	f43f ab5d 	beq.w	8006cb2 <_strtod_l+0x282>
 80075f8:	2b45      	cmp	r3, #69	; 0x45
 80075fa:	f43f ab5a 	beq.w	8006cb2 <_strtod_l+0x282>
 80075fe:	2201      	movs	r2, #1
 8007600:	f7ff bb92 	b.w	8006d28 <_strtod_l+0x2f8>
 8007604:	f3af 8000 	nop.w
 8007608:	94a03595 	.word	0x94a03595
 800760c:	3fdfffff 	.word	0x3fdfffff
 8007610:	35afe535 	.word	0x35afe535
 8007614:	3fe00000 	.word	0x3fe00000
 8007618:	ffc00000 	.word	0xffc00000
 800761c:	41dfffff 	.word	0x41dfffff
 8007620:	94a03595 	.word	0x94a03595
 8007624:	3fcfffff 	.word	0x3fcfffff
 8007628:	3ff00000 	.word	0x3ff00000
 800762c:	7ff00000 	.word	0x7ff00000
 8007630:	7fe00000 	.word	0x7fe00000
 8007634:	7c9fffff 	.word	0x7c9fffff
 8007638:	3fe00000 	.word	0x3fe00000
 800763c:	bff00000 	.word	0xbff00000
 8007640:	7fefffff 	.word	0x7fefffff

08007644 <_strtod_r>:
 8007644:	4b01      	ldr	r3, [pc, #4]	; (800764c <_strtod_r+0x8>)
 8007646:	f7ff b9f3 	b.w	8006a30 <_strtod_l>
 800764a:	bf00      	nop
 800764c:	20000074 	.word	0x20000074

08007650 <strtod>:
 8007650:	460a      	mov	r2, r1
 8007652:	4601      	mov	r1, r0
 8007654:	4802      	ldr	r0, [pc, #8]	; (8007660 <strtod+0x10>)
 8007656:	4b03      	ldr	r3, [pc, #12]	; (8007664 <strtod+0x14>)
 8007658:	6800      	ldr	r0, [r0, #0]
 800765a:	f7ff b9e9 	b.w	8006a30 <_strtod_l>
 800765e:	bf00      	nop
 8007660:	2000000c 	.word	0x2000000c
 8007664:	20000074 	.word	0x20000074

08007668 <strtok>:
 8007668:	4b16      	ldr	r3, [pc, #88]	; (80076c4 <strtok+0x5c>)
 800766a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800766c:	681e      	ldr	r6, [r3, #0]
 800766e:	6db4      	ldr	r4, [r6, #88]	; 0x58
 8007670:	4605      	mov	r5, r0
 8007672:	b9fc      	cbnz	r4, 80076b4 <strtok+0x4c>
 8007674:	2050      	movs	r0, #80	; 0x50
 8007676:	9101      	str	r1, [sp, #4]
 8007678:	f001 fb00 	bl	8008c7c <malloc>
 800767c:	9901      	ldr	r1, [sp, #4]
 800767e:	65b0      	str	r0, [r6, #88]	; 0x58
 8007680:	4602      	mov	r2, r0
 8007682:	b920      	cbnz	r0, 800768e <strtok+0x26>
 8007684:	4b10      	ldr	r3, [pc, #64]	; (80076c8 <strtok+0x60>)
 8007686:	4811      	ldr	r0, [pc, #68]	; (80076cc <strtok+0x64>)
 8007688:	2157      	movs	r1, #87	; 0x57
 800768a:	f000 f8d9 	bl	8007840 <__assert_func>
 800768e:	e9c0 4400 	strd	r4, r4, [r0]
 8007692:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8007696:	e9c0 4404 	strd	r4, r4, [r0, #16]
 800769a:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 800769e:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 80076a2:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 80076a6:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 80076aa:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 80076ae:	6184      	str	r4, [r0, #24]
 80076b0:	7704      	strb	r4, [r0, #28]
 80076b2:	6244      	str	r4, [r0, #36]	; 0x24
 80076b4:	6db2      	ldr	r2, [r6, #88]	; 0x58
 80076b6:	2301      	movs	r3, #1
 80076b8:	4628      	mov	r0, r5
 80076ba:	b002      	add	sp, #8
 80076bc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80076c0:	f000 b806 	b.w	80076d0 <__strtok_r>
 80076c4:	2000000c 	.word	0x2000000c
 80076c8:	0801ce20 	.word	0x0801ce20
 80076cc:	0801ce37 	.word	0x0801ce37

080076d0 <__strtok_r>:
 80076d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80076d2:	b908      	cbnz	r0, 80076d8 <__strtok_r+0x8>
 80076d4:	6810      	ldr	r0, [r2, #0]
 80076d6:	b188      	cbz	r0, 80076fc <__strtok_r+0x2c>
 80076d8:	4604      	mov	r4, r0
 80076da:	4620      	mov	r0, r4
 80076dc:	f814 5b01 	ldrb.w	r5, [r4], #1
 80076e0:	460f      	mov	r7, r1
 80076e2:	f817 6b01 	ldrb.w	r6, [r7], #1
 80076e6:	b91e      	cbnz	r6, 80076f0 <__strtok_r+0x20>
 80076e8:	b965      	cbnz	r5, 8007704 <__strtok_r+0x34>
 80076ea:	6015      	str	r5, [r2, #0]
 80076ec:	4628      	mov	r0, r5
 80076ee:	e005      	b.n	80076fc <__strtok_r+0x2c>
 80076f0:	42b5      	cmp	r5, r6
 80076f2:	d1f6      	bne.n	80076e2 <__strtok_r+0x12>
 80076f4:	2b00      	cmp	r3, #0
 80076f6:	d1f0      	bne.n	80076da <__strtok_r+0xa>
 80076f8:	6014      	str	r4, [r2, #0]
 80076fa:	7003      	strb	r3, [r0, #0]
 80076fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80076fe:	461c      	mov	r4, r3
 8007700:	e00c      	b.n	800771c <__strtok_r+0x4c>
 8007702:	b915      	cbnz	r5, 800770a <__strtok_r+0x3a>
 8007704:	f814 3b01 	ldrb.w	r3, [r4], #1
 8007708:	460e      	mov	r6, r1
 800770a:	f816 5b01 	ldrb.w	r5, [r6], #1
 800770e:	42ab      	cmp	r3, r5
 8007710:	d1f7      	bne.n	8007702 <__strtok_r+0x32>
 8007712:	2b00      	cmp	r3, #0
 8007714:	d0f3      	beq.n	80076fe <__strtok_r+0x2e>
 8007716:	2300      	movs	r3, #0
 8007718:	f804 3c01 	strb.w	r3, [r4, #-1]
 800771c:	6014      	str	r4, [r2, #0]
 800771e:	e7ed      	b.n	80076fc <__strtok_r+0x2c>

08007720 <_strtol_l.isra.0>:
 8007720:	2b01      	cmp	r3, #1
 8007722:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007726:	d001      	beq.n	800772c <_strtol_l.isra.0+0xc>
 8007728:	2b24      	cmp	r3, #36	; 0x24
 800772a:	d906      	bls.n	800773a <_strtol_l.isra.0+0x1a>
 800772c:	f7fe fa90 	bl	8005c50 <__errno>
 8007730:	2316      	movs	r3, #22
 8007732:	6003      	str	r3, [r0, #0]
 8007734:	2000      	movs	r0, #0
 8007736:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800773a:	4f3a      	ldr	r7, [pc, #232]	; (8007824 <_strtol_l.isra.0+0x104>)
 800773c:	468e      	mov	lr, r1
 800773e:	4676      	mov	r6, lr
 8007740:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8007744:	5de5      	ldrb	r5, [r4, r7]
 8007746:	f015 0508 	ands.w	r5, r5, #8
 800774a:	d1f8      	bne.n	800773e <_strtol_l.isra.0+0x1e>
 800774c:	2c2d      	cmp	r4, #45	; 0x2d
 800774e:	d134      	bne.n	80077ba <_strtol_l.isra.0+0x9a>
 8007750:	f89e 4000 	ldrb.w	r4, [lr]
 8007754:	f04f 0801 	mov.w	r8, #1
 8007758:	f106 0e02 	add.w	lr, r6, #2
 800775c:	2b00      	cmp	r3, #0
 800775e:	d05c      	beq.n	800781a <_strtol_l.isra.0+0xfa>
 8007760:	2b10      	cmp	r3, #16
 8007762:	d10c      	bne.n	800777e <_strtol_l.isra.0+0x5e>
 8007764:	2c30      	cmp	r4, #48	; 0x30
 8007766:	d10a      	bne.n	800777e <_strtol_l.isra.0+0x5e>
 8007768:	f89e 4000 	ldrb.w	r4, [lr]
 800776c:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8007770:	2c58      	cmp	r4, #88	; 0x58
 8007772:	d14d      	bne.n	8007810 <_strtol_l.isra.0+0xf0>
 8007774:	f89e 4001 	ldrb.w	r4, [lr, #1]
 8007778:	2310      	movs	r3, #16
 800777a:	f10e 0e02 	add.w	lr, lr, #2
 800777e:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 8007782:	f10c 3cff 	add.w	ip, ip, #4294967295
 8007786:	2600      	movs	r6, #0
 8007788:	fbbc f9f3 	udiv	r9, ip, r3
 800778c:	4635      	mov	r5, r6
 800778e:	fb03 ca19 	mls	sl, r3, r9, ip
 8007792:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 8007796:	2f09      	cmp	r7, #9
 8007798:	d818      	bhi.n	80077cc <_strtol_l.isra.0+0xac>
 800779a:	463c      	mov	r4, r7
 800779c:	42a3      	cmp	r3, r4
 800779e:	dd24      	ble.n	80077ea <_strtol_l.isra.0+0xca>
 80077a0:	2e00      	cmp	r6, #0
 80077a2:	db1f      	blt.n	80077e4 <_strtol_l.isra.0+0xc4>
 80077a4:	45a9      	cmp	r9, r5
 80077a6:	d31d      	bcc.n	80077e4 <_strtol_l.isra.0+0xc4>
 80077a8:	d101      	bne.n	80077ae <_strtol_l.isra.0+0x8e>
 80077aa:	45a2      	cmp	sl, r4
 80077ac:	db1a      	blt.n	80077e4 <_strtol_l.isra.0+0xc4>
 80077ae:	fb05 4503 	mla	r5, r5, r3, r4
 80077b2:	2601      	movs	r6, #1
 80077b4:	f81e 4b01 	ldrb.w	r4, [lr], #1
 80077b8:	e7eb      	b.n	8007792 <_strtol_l.isra.0+0x72>
 80077ba:	2c2b      	cmp	r4, #43	; 0x2b
 80077bc:	bf08      	it	eq
 80077be:	f89e 4000 	ldrbeq.w	r4, [lr]
 80077c2:	46a8      	mov	r8, r5
 80077c4:	bf08      	it	eq
 80077c6:	f106 0e02 	addeq.w	lr, r6, #2
 80077ca:	e7c7      	b.n	800775c <_strtol_l.isra.0+0x3c>
 80077cc:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 80077d0:	2f19      	cmp	r7, #25
 80077d2:	d801      	bhi.n	80077d8 <_strtol_l.isra.0+0xb8>
 80077d4:	3c37      	subs	r4, #55	; 0x37
 80077d6:	e7e1      	b.n	800779c <_strtol_l.isra.0+0x7c>
 80077d8:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 80077dc:	2f19      	cmp	r7, #25
 80077de:	d804      	bhi.n	80077ea <_strtol_l.isra.0+0xca>
 80077e0:	3c57      	subs	r4, #87	; 0x57
 80077e2:	e7db      	b.n	800779c <_strtol_l.isra.0+0x7c>
 80077e4:	f04f 36ff 	mov.w	r6, #4294967295
 80077e8:	e7e4      	b.n	80077b4 <_strtol_l.isra.0+0x94>
 80077ea:	2e00      	cmp	r6, #0
 80077ec:	da05      	bge.n	80077fa <_strtol_l.isra.0+0xda>
 80077ee:	2322      	movs	r3, #34	; 0x22
 80077f0:	6003      	str	r3, [r0, #0]
 80077f2:	4665      	mov	r5, ip
 80077f4:	b942      	cbnz	r2, 8007808 <_strtol_l.isra.0+0xe8>
 80077f6:	4628      	mov	r0, r5
 80077f8:	e79d      	b.n	8007736 <_strtol_l.isra.0+0x16>
 80077fa:	f1b8 0f00 	cmp.w	r8, #0
 80077fe:	d000      	beq.n	8007802 <_strtol_l.isra.0+0xe2>
 8007800:	426d      	negs	r5, r5
 8007802:	2a00      	cmp	r2, #0
 8007804:	d0f7      	beq.n	80077f6 <_strtol_l.isra.0+0xd6>
 8007806:	b10e      	cbz	r6, 800780c <_strtol_l.isra.0+0xec>
 8007808:	f10e 31ff 	add.w	r1, lr, #4294967295
 800780c:	6011      	str	r1, [r2, #0]
 800780e:	e7f2      	b.n	80077f6 <_strtol_l.isra.0+0xd6>
 8007810:	2430      	movs	r4, #48	; 0x30
 8007812:	2b00      	cmp	r3, #0
 8007814:	d1b3      	bne.n	800777e <_strtol_l.isra.0+0x5e>
 8007816:	2308      	movs	r3, #8
 8007818:	e7b1      	b.n	800777e <_strtol_l.isra.0+0x5e>
 800781a:	2c30      	cmp	r4, #48	; 0x30
 800781c:	d0a4      	beq.n	8007768 <_strtol_l.isra.0+0x48>
 800781e:	230a      	movs	r3, #10
 8007820:	e7ad      	b.n	800777e <_strtol_l.isra.0+0x5e>
 8007822:	bf00      	nop
 8007824:	0801ced5 	.word	0x0801ced5

08007828 <_strtol_r>:
 8007828:	f7ff bf7a 	b.w	8007720 <_strtol_l.isra.0>

0800782c <strtol>:
 800782c:	4613      	mov	r3, r2
 800782e:	460a      	mov	r2, r1
 8007830:	4601      	mov	r1, r0
 8007832:	4802      	ldr	r0, [pc, #8]	; (800783c <strtol+0x10>)
 8007834:	6800      	ldr	r0, [r0, #0]
 8007836:	f7ff bf73 	b.w	8007720 <_strtol_l.isra.0>
 800783a:	bf00      	nop
 800783c:	2000000c 	.word	0x2000000c

08007840 <__assert_func>:
 8007840:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007842:	4614      	mov	r4, r2
 8007844:	461a      	mov	r2, r3
 8007846:	4b09      	ldr	r3, [pc, #36]	; (800786c <__assert_func+0x2c>)
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	4605      	mov	r5, r0
 800784c:	68d8      	ldr	r0, [r3, #12]
 800784e:	b14c      	cbz	r4, 8007864 <__assert_func+0x24>
 8007850:	4b07      	ldr	r3, [pc, #28]	; (8007870 <__assert_func+0x30>)
 8007852:	9100      	str	r1, [sp, #0]
 8007854:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007858:	4906      	ldr	r1, [pc, #24]	; (8007874 <__assert_func+0x34>)
 800785a:	462b      	mov	r3, r5
 800785c:	f000 fe88 	bl	8008570 <fiprintf>
 8007860:	f002 fb56 	bl	8009f10 <abort>
 8007864:	4b04      	ldr	r3, [pc, #16]	; (8007878 <__assert_func+0x38>)
 8007866:	461c      	mov	r4, r3
 8007868:	e7f3      	b.n	8007852 <__assert_func+0x12>
 800786a:	bf00      	nop
 800786c:	2000000c 	.word	0x2000000c
 8007870:	0801ce98 	.word	0x0801ce98
 8007874:	0801cea5 	.word	0x0801cea5
 8007878:	0801ced3 	.word	0x0801ced3

0800787c <quorem>:
 800787c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007880:	6903      	ldr	r3, [r0, #16]
 8007882:	690c      	ldr	r4, [r1, #16]
 8007884:	42a3      	cmp	r3, r4
 8007886:	4607      	mov	r7, r0
 8007888:	f2c0 8081 	blt.w	800798e <quorem+0x112>
 800788c:	3c01      	subs	r4, #1
 800788e:	f101 0814 	add.w	r8, r1, #20
 8007892:	f100 0514 	add.w	r5, r0, #20
 8007896:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800789a:	9301      	str	r3, [sp, #4]
 800789c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80078a0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80078a4:	3301      	adds	r3, #1
 80078a6:	429a      	cmp	r2, r3
 80078a8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80078ac:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80078b0:	fbb2 f6f3 	udiv	r6, r2, r3
 80078b4:	d331      	bcc.n	800791a <quorem+0x9e>
 80078b6:	f04f 0e00 	mov.w	lr, #0
 80078ba:	4640      	mov	r0, r8
 80078bc:	46ac      	mov	ip, r5
 80078be:	46f2      	mov	sl, lr
 80078c0:	f850 2b04 	ldr.w	r2, [r0], #4
 80078c4:	b293      	uxth	r3, r2
 80078c6:	fb06 e303 	mla	r3, r6, r3, lr
 80078ca:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80078ce:	b29b      	uxth	r3, r3
 80078d0:	ebaa 0303 	sub.w	r3, sl, r3
 80078d4:	0c12      	lsrs	r2, r2, #16
 80078d6:	f8dc a000 	ldr.w	sl, [ip]
 80078da:	fb06 e202 	mla	r2, r6, r2, lr
 80078de:	fa13 f38a 	uxtah	r3, r3, sl
 80078e2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80078e6:	fa1f fa82 	uxth.w	sl, r2
 80078ea:	f8dc 2000 	ldr.w	r2, [ip]
 80078ee:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 80078f2:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80078f6:	b29b      	uxth	r3, r3
 80078f8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80078fc:	4581      	cmp	r9, r0
 80078fe:	f84c 3b04 	str.w	r3, [ip], #4
 8007902:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8007906:	d2db      	bcs.n	80078c0 <quorem+0x44>
 8007908:	f855 300b 	ldr.w	r3, [r5, fp]
 800790c:	b92b      	cbnz	r3, 800791a <quorem+0x9e>
 800790e:	9b01      	ldr	r3, [sp, #4]
 8007910:	3b04      	subs	r3, #4
 8007912:	429d      	cmp	r5, r3
 8007914:	461a      	mov	r2, r3
 8007916:	d32e      	bcc.n	8007976 <quorem+0xfa>
 8007918:	613c      	str	r4, [r7, #16]
 800791a:	4638      	mov	r0, r7
 800791c:	f001 fc9e 	bl	800925c <__mcmp>
 8007920:	2800      	cmp	r0, #0
 8007922:	db24      	blt.n	800796e <quorem+0xf2>
 8007924:	3601      	adds	r6, #1
 8007926:	4628      	mov	r0, r5
 8007928:	f04f 0c00 	mov.w	ip, #0
 800792c:	f858 2b04 	ldr.w	r2, [r8], #4
 8007930:	f8d0 e000 	ldr.w	lr, [r0]
 8007934:	b293      	uxth	r3, r2
 8007936:	ebac 0303 	sub.w	r3, ip, r3
 800793a:	0c12      	lsrs	r2, r2, #16
 800793c:	fa13 f38e 	uxtah	r3, r3, lr
 8007940:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8007944:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007948:	b29b      	uxth	r3, r3
 800794a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800794e:	45c1      	cmp	r9, r8
 8007950:	f840 3b04 	str.w	r3, [r0], #4
 8007954:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8007958:	d2e8      	bcs.n	800792c <quorem+0xb0>
 800795a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800795e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007962:	b922      	cbnz	r2, 800796e <quorem+0xf2>
 8007964:	3b04      	subs	r3, #4
 8007966:	429d      	cmp	r5, r3
 8007968:	461a      	mov	r2, r3
 800796a:	d30a      	bcc.n	8007982 <quorem+0x106>
 800796c:	613c      	str	r4, [r7, #16]
 800796e:	4630      	mov	r0, r6
 8007970:	b003      	add	sp, #12
 8007972:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007976:	6812      	ldr	r2, [r2, #0]
 8007978:	3b04      	subs	r3, #4
 800797a:	2a00      	cmp	r2, #0
 800797c:	d1cc      	bne.n	8007918 <quorem+0x9c>
 800797e:	3c01      	subs	r4, #1
 8007980:	e7c7      	b.n	8007912 <quorem+0x96>
 8007982:	6812      	ldr	r2, [r2, #0]
 8007984:	3b04      	subs	r3, #4
 8007986:	2a00      	cmp	r2, #0
 8007988:	d1f0      	bne.n	800796c <quorem+0xf0>
 800798a:	3c01      	subs	r4, #1
 800798c:	e7eb      	b.n	8007966 <quorem+0xea>
 800798e:	2000      	movs	r0, #0
 8007990:	e7ee      	b.n	8007970 <quorem+0xf4>
 8007992:	0000      	movs	r0, r0
 8007994:	0000      	movs	r0, r0
	...

08007998 <_dtoa_r>:
 8007998:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800799c:	ed2d 8b02 	vpush	{d8}
 80079a0:	ec57 6b10 	vmov	r6, r7, d0
 80079a4:	b095      	sub	sp, #84	; 0x54
 80079a6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80079a8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80079ac:	9105      	str	r1, [sp, #20]
 80079ae:	e9cd 6702 	strd	r6, r7, [sp, #8]
 80079b2:	4604      	mov	r4, r0
 80079b4:	9209      	str	r2, [sp, #36]	; 0x24
 80079b6:	930f      	str	r3, [sp, #60]	; 0x3c
 80079b8:	b975      	cbnz	r5, 80079d8 <_dtoa_r+0x40>
 80079ba:	2010      	movs	r0, #16
 80079bc:	f001 f95e 	bl	8008c7c <malloc>
 80079c0:	4602      	mov	r2, r0
 80079c2:	6260      	str	r0, [r4, #36]	; 0x24
 80079c4:	b920      	cbnz	r0, 80079d0 <_dtoa_r+0x38>
 80079c6:	4bb2      	ldr	r3, [pc, #712]	; (8007c90 <_dtoa_r+0x2f8>)
 80079c8:	21ea      	movs	r1, #234	; 0xea
 80079ca:	48b2      	ldr	r0, [pc, #712]	; (8007c94 <_dtoa_r+0x2fc>)
 80079cc:	f7ff ff38 	bl	8007840 <__assert_func>
 80079d0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80079d4:	6005      	str	r5, [r0, #0]
 80079d6:	60c5      	str	r5, [r0, #12]
 80079d8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80079da:	6819      	ldr	r1, [r3, #0]
 80079dc:	b151      	cbz	r1, 80079f4 <_dtoa_r+0x5c>
 80079de:	685a      	ldr	r2, [r3, #4]
 80079e0:	604a      	str	r2, [r1, #4]
 80079e2:	2301      	movs	r3, #1
 80079e4:	4093      	lsls	r3, r2
 80079e6:	608b      	str	r3, [r1, #8]
 80079e8:	4620      	mov	r0, r4
 80079ea:	f001 f9af 	bl	8008d4c <_Bfree>
 80079ee:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80079f0:	2200      	movs	r2, #0
 80079f2:	601a      	str	r2, [r3, #0]
 80079f4:	1e3b      	subs	r3, r7, #0
 80079f6:	bfb9      	ittee	lt
 80079f8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80079fc:	9303      	strlt	r3, [sp, #12]
 80079fe:	2300      	movge	r3, #0
 8007a00:	f8c8 3000 	strge.w	r3, [r8]
 8007a04:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8007a08:	4ba3      	ldr	r3, [pc, #652]	; (8007c98 <_dtoa_r+0x300>)
 8007a0a:	bfbc      	itt	lt
 8007a0c:	2201      	movlt	r2, #1
 8007a0e:	f8c8 2000 	strlt.w	r2, [r8]
 8007a12:	ea33 0309 	bics.w	r3, r3, r9
 8007a16:	d11b      	bne.n	8007a50 <_dtoa_r+0xb8>
 8007a18:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007a1a:	f242 730f 	movw	r3, #9999	; 0x270f
 8007a1e:	6013      	str	r3, [r2, #0]
 8007a20:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007a24:	4333      	orrs	r3, r6
 8007a26:	f000 857a 	beq.w	800851e <_dtoa_r+0xb86>
 8007a2a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007a2c:	b963      	cbnz	r3, 8007a48 <_dtoa_r+0xb0>
 8007a2e:	4b9b      	ldr	r3, [pc, #620]	; (8007c9c <_dtoa_r+0x304>)
 8007a30:	e024      	b.n	8007a7c <_dtoa_r+0xe4>
 8007a32:	4b9b      	ldr	r3, [pc, #620]	; (8007ca0 <_dtoa_r+0x308>)
 8007a34:	9300      	str	r3, [sp, #0]
 8007a36:	3308      	adds	r3, #8
 8007a38:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007a3a:	6013      	str	r3, [r2, #0]
 8007a3c:	9800      	ldr	r0, [sp, #0]
 8007a3e:	b015      	add	sp, #84	; 0x54
 8007a40:	ecbd 8b02 	vpop	{d8}
 8007a44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a48:	4b94      	ldr	r3, [pc, #592]	; (8007c9c <_dtoa_r+0x304>)
 8007a4a:	9300      	str	r3, [sp, #0]
 8007a4c:	3303      	adds	r3, #3
 8007a4e:	e7f3      	b.n	8007a38 <_dtoa_r+0xa0>
 8007a50:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007a54:	2200      	movs	r2, #0
 8007a56:	ec51 0b17 	vmov	r0, r1, d7
 8007a5a:	2300      	movs	r3, #0
 8007a5c:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8007a60:	f7f9 f84a 	bl	8000af8 <__aeabi_dcmpeq>
 8007a64:	4680      	mov	r8, r0
 8007a66:	b158      	cbz	r0, 8007a80 <_dtoa_r+0xe8>
 8007a68:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007a6a:	2301      	movs	r3, #1
 8007a6c:	6013      	str	r3, [r2, #0]
 8007a6e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007a70:	2b00      	cmp	r3, #0
 8007a72:	f000 8551 	beq.w	8008518 <_dtoa_r+0xb80>
 8007a76:	488b      	ldr	r0, [pc, #556]	; (8007ca4 <_dtoa_r+0x30c>)
 8007a78:	6018      	str	r0, [r3, #0]
 8007a7a:	1e43      	subs	r3, r0, #1
 8007a7c:	9300      	str	r3, [sp, #0]
 8007a7e:	e7dd      	b.n	8007a3c <_dtoa_r+0xa4>
 8007a80:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8007a84:	aa12      	add	r2, sp, #72	; 0x48
 8007a86:	a913      	add	r1, sp, #76	; 0x4c
 8007a88:	4620      	mov	r0, r4
 8007a8a:	f001 fd07 	bl	800949c <__d2b>
 8007a8e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007a92:	4683      	mov	fp, r0
 8007a94:	2d00      	cmp	r5, #0
 8007a96:	d07c      	beq.n	8007b92 <_dtoa_r+0x1fa>
 8007a98:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007a9a:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8007a9e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007aa2:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8007aa6:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8007aaa:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8007aae:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8007ab2:	4b7d      	ldr	r3, [pc, #500]	; (8007ca8 <_dtoa_r+0x310>)
 8007ab4:	2200      	movs	r2, #0
 8007ab6:	4630      	mov	r0, r6
 8007ab8:	4639      	mov	r1, r7
 8007aba:	f7f8 fbfd 	bl	80002b8 <__aeabi_dsub>
 8007abe:	a36e      	add	r3, pc, #440	; (adr r3, 8007c78 <_dtoa_r+0x2e0>)
 8007ac0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ac4:	f7f8 fdb0 	bl	8000628 <__aeabi_dmul>
 8007ac8:	a36d      	add	r3, pc, #436	; (adr r3, 8007c80 <_dtoa_r+0x2e8>)
 8007aca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ace:	f7f8 fbf5 	bl	80002bc <__adddf3>
 8007ad2:	4606      	mov	r6, r0
 8007ad4:	4628      	mov	r0, r5
 8007ad6:	460f      	mov	r7, r1
 8007ad8:	f7f8 fd3c 	bl	8000554 <__aeabi_i2d>
 8007adc:	a36a      	add	r3, pc, #424	; (adr r3, 8007c88 <_dtoa_r+0x2f0>)
 8007ade:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ae2:	f7f8 fda1 	bl	8000628 <__aeabi_dmul>
 8007ae6:	4602      	mov	r2, r0
 8007ae8:	460b      	mov	r3, r1
 8007aea:	4630      	mov	r0, r6
 8007aec:	4639      	mov	r1, r7
 8007aee:	f7f8 fbe5 	bl	80002bc <__adddf3>
 8007af2:	4606      	mov	r6, r0
 8007af4:	460f      	mov	r7, r1
 8007af6:	f7f9 f847 	bl	8000b88 <__aeabi_d2iz>
 8007afa:	2200      	movs	r2, #0
 8007afc:	4682      	mov	sl, r0
 8007afe:	2300      	movs	r3, #0
 8007b00:	4630      	mov	r0, r6
 8007b02:	4639      	mov	r1, r7
 8007b04:	f7f9 f802 	bl	8000b0c <__aeabi_dcmplt>
 8007b08:	b148      	cbz	r0, 8007b1e <_dtoa_r+0x186>
 8007b0a:	4650      	mov	r0, sl
 8007b0c:	f7f8 fd22 	bl	8000554 <__aeabi_i2d>
 8007b10:	4632      	mov	r2, r6
 8007b12:	463b      	mov	r3, r7
 8007b14:	f7f8 fff0 	bl	8000af8 <__aeabi_dcmpeq>
 8007b18:	b908      	cbnz	r0, 8007b1e <_dtoa_r+0x186>
 8007b1a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007b1e:	f1ba 0f16 	cmp.w	sl, #22
 8007b22:	d854      	bhi.n	8007bce <_dtoa_r+0x236>
 8007b24:	4b61      	ldr	r3, [pc, #388]	; (8007cac <_dtoa_r+0x314>)
 8007b26:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8007b2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b2e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007b32:	f7f8 ffeb 	bl	8000b0c <__aeabi_dcmplt>
 8007b36:	2800      	cmp	r0, #0
 8007b38:	d04b      	beq.n	8007bd2 <_dtoa_r+0x23a>
 8007b3a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007b3e:	2300      	movs	r3, #0
 8007b40:	930e      	str	r3, [sp, #56]	; 0x38
 8007b42:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007b44:	1b5d      	subs	r5, r3, r5
 8007b46:	1e6b      	subs	r3, r5, #1
 8007b48:	9304      	str	r3, [sp, #16]
 8007b4a:	bf43      	ittte	mi
 8007b4c:	2300      	movmi	r3, #0
 8007b4e:	f1c5 0801 	rsbmi	r8, r5, #1
 8007b52:	9304      	strmi	r3, [sp, #16]
 8007b54:	f04f 0800 	movpl.w	r8, #0
 8007b58:	f1ba 0f00 	cmp.w	sl, #0
 8007b5c:	db3b      	blt.n	8007bd6 <_dtoa_r+0x23e>
 8007b5e:	9b04      	ldr	r3, [sp, #16]
 8007b60:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8007b64:	4453      	add	r3, sl
 8007b66:	9304      	str	r3, [sp, #16]
 8007b68:	2300      	movs	r3, #0
 8007b6a:	9306      	str	r3, [sp, #24]
 8007b6c:	9b05      	ldr	r3, [sp, #20]
 8007b6e:	2b09      	cmp	r3, #9
 8007b70:	d869      	bhi.n	8007c46 <_dtoa_r+0x2ae>
 8007b72:	2b05      	cmp	r3, #5
 8007b74:	bfc4      	itt	gt
 8007b76:	3b04      	subgt	r3, #4
 8007b78:	9305      	strgt	r3, [sp, #20]
 8007b7a:	9b05      	ldr	r3, [sp, #20]
 8007b7c:	f1a3 0302 	sub.w	r3, r3, #2
 8007b80:	bfcc      	ite	gt
 8007b82:	2500      	movgt	r5, #0
 8007b84:	2501      	movle	r5, #1
 8007b86:	2b03      	cmp	r3, #3
 8007b88:	d869      	bhi.n	8007c5e <_dtoa_r+0x2c6>
 8007b8a:	e8df f003 	tbb	[pc, r3]
 8007b8e:	4e2c      	.short	0x4e2c
 8007b90:	5a4c      	.short	0x5a4c
 8007b92:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8007b96:	441d      	add	r5, r3
 8007b98:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8007b9c:	2b20      	cmp	r3, #32
 8007b9e:	bfc1      	itttt	gt
 8007ba0:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8007ba4:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8007ba8:	fa09 f303 	lslgt.w	r3, r9, r3
 8007bac:	fa26 f000 	lsrgt.w	r0, r6, r0
 8007bb0:	bfda      	itte	le
 8007bb2:	f1c3 0320 	rsble	r3, r3, #32
 8007bb6:	fa06 f003 	lslle.w	r0, r6, r3
 8007bba:	4318      	orrgt	r0, r3
 8007bbc:	f7f8 fcba 	bl	8000534 <__aeabi_ui2d>
 8007bc0:	2301      	movs	r3, #1
 8007bc2:	4606      	mov	r6, r0
 8007bc4:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8007bc8:	3d01      	subs	r5, #1
 8007bca:	9310      	str	r3, [sp, #64]	; 0x40
 8007bcc:	e771      	b.n	8007ab2 <_dtoa_r+0x11a>
 8007bce:	2301      	movs	r3, #1
 8007bd0:	e7b6      	b.n	8007b40 <_dtoa_r+0x1a8>
 8007bd2:	900e      	str	r0, [sp, #56]	; 0x38
 8007bd4:	e7b5      	b.n	8007b42 <_dtoa_r+0x1aa>
 8007bd6:	f1ca 0300 	rsb	r3, sl, #0
 8007bda:	9306      	str	r3, [sp, #24]
 8007bdc:	2300      	movs	r3, #0
 8007bde:	eba8 080a 	sub.w	r8, r8, sl
 8007be2:	930d      	str	r3, [sp, #52]	; 0x34
 8007be4:	e7c2      	b.n	8007b6c <_dtoa_r+0x1d4>
 8007be6:	2300      	movs	r3, #0
 8007be8:	9308      	str	r3, [sp, #32]
 8007bea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007bec:	2b00      	cmp	r3, #0
 8007bee:	dc39      	bgt.n	8007c64 <_dtoa_r+0x2cc>
 8007bf0:	f04f 0901 	mov.w	r9, #1
 8007bf4:	f8cd 9004 	str.w	r9, [sp, #4]
 8007bf8:	464b      	mov	r3, r9
 8007bfa:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8007bfe:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8007c00:	2200      	movs	r2, #0
 8007c02:	6042      	str	r2, [r0, #4]
 8007c04:	2204      	movs	r2, #4
 8007c06:	f102 0614 	add.w	r6, r2, #20
 8007c0a:	429e      	cmp	r6, r3
 8007c0c:	6841      	ldr	r1, [r0, #4]
 8007c0e:	d92f      	bls.n	8007c70 <_dtoa_r+0x2d8>
 8007c10:	4620      	mov	r0, r4
 8007c12:	f001 f85b 	bl	8008ccc <_Balloc>
 8007c16:	9000      	str	r0, [sp, #0]
 8007c18:	2800      	cmp	r0, #0
 8007c1a:	d14b      	bne.n	8007cb4 <_dtoa_r+0x31c>
 8007c1c:	4b24      	ldr	r3, [pc, #144]	; (8007cb0 <_dtoa_r+0x318>)
 8007c1e:	4602      	mov	r2, r0
 8007c20:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8007c24:	e6d1      	b.n	80079ca <_dtoa_r+0x32>
 8007c26:	2301      	movs	r3, #1
 8007c28:	e7de      	b.n	8007be8 <_dtoa_r+0x250>
 8007c2a:	2300      	movs	r3, #0
 8007c2c:	9308      	str	r3, [sp, #32]
 8007c2e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007c30:	eb0a 0903 	add.w	r9, sl, r3
 8007c34:	f109 0301 	add.w	r3, r9, #1
 8007c38:	2b01      	cmp	r3, #1
 8007c3a:	9301      	str	r3, [sp, #4]
 8007c3c:	bfb8      	it	lt
 8007c3e:	2301      	movlt	r3, #1
 8007c40:	e7dd      	b.n	8007bfe <_dtoa_r+0x266>
 8007c42:	2301      	movs	r3, #1
 8007c44:	e7f2      	b.n	8007c2c <_dtoa_r+0x294>
 8007c46:	2501      	movs	r5, #1
 8007c48:	2300      	movs	r3, #0
 8007c4a:	9305      	str	r3, [sp, #20]
 8007c4c:	9508      	str	r5, [sp, #32]
 8007c4e:	f04f 39ff 	mov.w	r9, #4294967295
 8007c52:	2200      	movs	r2, #0
 8007c54:	f8cd 9004 	str.w	r9, [sp, #4]
 8007c58:	2312      	movs	r3, #18
 8007c5a:	9209      	str	r2, [sp, #36]	; 0x24
 8007c5c:	e7cf      	b.n	8007bfe <_dtoa_r+0x266>
 8007c5e:	2301      	movs	r3, #1
 8007c60:	9308      	str	r3, [sp, #32]
 8007c62:	e7f4      	b.n	8007c4e <_dtoa_r+0x2b6>
 8007c64:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8007c68:	f8cd 9004 	str.w	r9, [sp, #4]
 8007c6c:	464b      	mov	r3, r9
 8007c6e:	e7c6      	b.n	8007bfe <_dtoa_r+0x266>
 8007c70:	3101      	adds	r1, #1
 8007c72:	6041      	str	r1, [r0, #4]
 8007c74:	0052      	lsls	r2, r2, #1
 8007c76:	e7c6      	b.n	8007c06 <_dtoa_r+0x26e>
 8007c78:	636f4361 	.word	0x636f4361
 8007c7c:	3fd287a7 	.word	0x3fd287a7
 8007c80:	8b60c8b3 	.word	0x8b60c8b3
 8007c84:	3fc68a28 	.word	0x3fc68a28
 8007c88:	509f79fb 	.word	0x509f79fb
 8007c8c:	3fd34413 	.word	0x3fd34413
 8007c90:	0801ce20 	.word	0x0801ce20
 8007c94:	0801cfe2 	.word	0x0801cfe2
 8007c98:	7ff00000 	.word	0x7ff00000
 8007c9c:	0801cfde 	.word	0x0801cfde
 8007ca0:	0801cfd5 	.word	0x0801cfd5
 8007ca4:	0801cda5 	.word	0x0801cda5
 8007ca8:	3ff80000 	.word	0x3ff80000
 8007cac:	0801d158 	.word	0x0801d158
 8007cb0:	0801d041 	.word	0x0801d041
 8007cb4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007cb6:	9a00      	ldr	r2, [sp, #0]
 8007cb8:	601a      	str	r2, [r3, #0]
 8007cba:	9b01      	ldr	r3, [sp, #4]
 8007cbc:	2b0e      	cmp	r3, #14
 8007cbe:	f200 80ad 	bhi.w	8007e1c <_dtoa_r+0x484>
 8007cc2:	2d00      	cmp	r5, #0
 8007cc4:	f000 80aa 	beq.w	8007e1c <_dtoa_r+0x484>
 8007cc8:	f1ba 0f00 	cmp.w	sl, #0
 8007ccc:	dd36      	ble.n	8007d3c <_dtoa_r+0x3a4>
 8007cce:	4ac3      	ldr	r2, [pc, #780]	; (8007fdc <_dtoa_r+0x644>)
 8007cd0:	f00a 030f 	and.w	r3, sl, #15
 8007cd4:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8007cd8:	ed93 7b00 	vldr	d7, [r3]
 8007cdc:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8007ce0:	ea4f 172a 	mov.w	r7, sl, asr #4
 8007ce4:	eeb0 8a47 	vmov.f32	s16, s14
 8007ce8:	eef0 8a67 	vmov.f32	s17, s15
 8007cec:	d016      	beq.n	8007d1c <_dtoa_r+0x384>
 8007cee:	4bbc      	ldr	r3, [pc, #752]	; (8007fe0 <_dtoa_r+0x648>)
 8007cf0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007cf4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007cf8:	f7f8 fdc0 	bl	800087c <__aeabi_ddiv>
 8007cfc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007d00:	f007 070f 	and.w	r7, r7, #15
 8007d04:	2503      	movs	r5, #3
 8007d06:	4eb6      	ldr	r6, [pc, #728]	; (8007fe0 <_dtoa_r+0x648>)
 8007d08:	b957      	cbnz	r7, 8007d20 <_dtoa_r+0x388>
 8007d0a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007d0e:	ec53 2b18 	vmov	r2, r3, d8
 8007d12:	f7f8 fdb3 	bl	800087c <__aeabi_ddiv>
 8007d16:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007d1a:	e029      	b.n	8007d70 <_dtoa_r+0x3d8>
 8007d1c:	2502      	movs	r5, #2
 8007d1e:	e7f2      	b.n	8007d06 <_dtoa_r+0x36e>
 8007d20:	07f9      	lsls	r1, r7, #31
 8007d22:	d508      	bpl.n	8007d36 <_dtoa_r+0x39e>
 8007d24:	ec51 0b18 	vmov	r0, r1, d8
 8007d28:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007d2c:	f7f8 fc7c 	bl	8000628 <__aeabi_dmul>
 8007d30:	ec41 0b18 	vmov	d8, r0, r1
 8007d34:	3501      	adds	r5, #1
 8007d36:	107f      	asrs	r7, r7, #1
 8007d38:	3608      	adds	r6, #8
 8007d3a:	e7e5      	b.n	8007d08 <_dtoa_r+0x370>
 8007d3c:	f000 80a6 	beq.w	8007e8c <_dtoa_r+0x4f4>
 8007d40:	f1ca 0600 	rsb	r6, sl, #0
 8007d44:	4ba5      	ldr	r3, [pc, #660]	; (8007fdc <_dtoa_r+0x644>)
 8007d46:	4fa6      	ldr	r7, [pc, #664]	; (8007fe0 <_dtoa_r+0x648>)
 8007d48:	f006 020f 	and.w	r2, r6, #15
 8007d4c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007d50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d54:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007d58:	f7f8 fc66 	bl	8000628 <__aeabi_dmul>
 8007d5c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007d60:	1136      	asrs	r6, r6, #4
 8007d62:	2300      	movs	r3, #0
 8007d64:	2502      	movs	r5, #2
 8007d66:	2e00      	cmp	r6, #0
 8007d68:	f040 8085 	bne.w	8007e76 <_dtoa_r+0x4de>
 8007d6c:	2b00      	cmp	r3, #0
 8007d6e:	d1d2      	bne.n	8007d16 <_dtoa_r+0x37e>
 8007d70:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007d72:	2b00      	cmp	r3, #0
 8007d74:	f000 808c 	beq.w	8007e90 <_dtoa_r+0x4f8>
 8007d78:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007d7c:	4b99      	ldr	r3, [pc, #612]	; (8007fe4 <_dtoa_r+0x64c>)
 8007d7e:	2200      	movs	r2, #0
 8007d80:	4630      	mov	r0, r6
 8007d82:	4639      	mov	r1, r7
 8007d84:	f7f8 fec2 	bl	8000b0c <__aeabi_dcmplt>
 8007d88:	2800      	cmp	r0, #0
 8007d8a:	f000 8081 	beq.w	8007e90 <_dtoa_r+0x4f8>
 8007d8e:	9b01      	ldr	r3, [sp, #4]
 8007d90:	2b00      	cmp	r3, #0
 8007d92:	d07d      	beq.n	8007e90 <_dtoa_r+0x4f8>
 8007d94:	f1b9 0f00 	cmp.w	r9, #0
 8007d98:	dd3c      	ble.n	8007e14 <_dtoa_r+0x47c>
 8007d9a:	f10a 33ff 	add.w	r3, sl, #4294967295
 8007d9e:	9307      	str	r3, [sp, #28]
 8007da0:	2200      	movs	r2, #0
 8007da2:	4b91      	ldr	r3, [pc, #580]	; (8007fe8 <_dtoa_r+0x650>)
 8007da4:	4630      	mov	r0, r6
 8007da6:	4639      	mov	r1, r7
 8007da8:	f7f8 fc3e 	bl	8000628 <__aeabi_dmul>
 8007dac:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007db0:	3501      	adds	r5, #1
 8007db2:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8007db6:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007dba:	4628      	mov	r0, r5
 8007dbc:	f7f8 fbca 	bl	8000554 <__aeabi_i2d>
 8007dc0:	4632      	mov	r2, r6
 8007dc2:	463b      	mov	r3, r7
 8007dc4:	f7f8 fc30 	bl	8000628 <__aeabi_dmul>
 8007dc8:	4b88      	ldr	r3, [pc, #544]	; (8007fec <_dtoa_r+0x654>)
 8007dca:	2200      	movs	r2, #0
 8007dcc:	f7f8 fa76 	bl	80002bc <__adddf3>
 8007dd0:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8007dd4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007dd8:	9303      	str	r3, [sp, #12]
 8007dda:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007ddc:	2b00      	cmp	r3, #0
 8007dde:	d15c      	bne.n	8007e9a <_dtoa_r+0x502>
 8007de0:	4b83      	ldr	r3, [pc, #524]	; (8007ff0 <_dtoa_r+0x658>)
 8007de2:	2200      	movs	r2, #0
 8007de4:	4630      	mov	r0, r6
 8007de6:	4639      	mov	r1, r7
 8007de8:	f7f8 fa66 	bl	80002b8 <__aeabi_dsub>
 8007dec:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007df0:	4606      	mov	r6, r0
 8007df2:	460f      	mov	r7, r1
 8007df4:	f7f8 fea8 	bl	8000b48 <__aeabi_dcmpgt>
 8007df8:	2800      	cmp	r0, #0
 8007dfa:	f040 8296 	bne.w	800832a <_dtoa_r+0x992>
 8007dfe:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8007e02:	4630      	mov	r0, r6
 8007e04:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007e08:	4639      	mov	r1, r7
 8007e0a:	f7f8 fe7f 	bl	8000b0c <__aeabi_dcmplt>
 8007e0e:	2800      	cmp	r0, #0
 8007e10:	f040 8288 	bne.w	8008324 <_dtoa_r+0x98c>
 8007e14:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8007e18:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007e1c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007e1e:	2b00      	cmp	r3, #0
 8007e20:	f2c0 8158 	blt.w	80080d4 <_dtoa_r+0x73c>
 8007e24:	f1ba 0f0e 	cmp.w	sl, #14
 8007e28:	f300 8154 	bgt.w	80080d4 <_dtoa_r+0x73c>
 8007e2c:	4b6b      	ldr	r3, [pc, #428]	; (8007fdc <_dtoa_r+0x644>)
 8007e2e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8007e32:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007e36:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007e38:	2b00      	cmp	r3, #0
 8007e3a:	f280 80e3 	bge.w	8008004 <_dtoa_r+0x66c>
 8007e3e:	9b01      	ldr	r3, [sp, #4]
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	f300 80df 	bgt.w	8008004 <_dtoa_r+0x66c>
 8007e46:	f040 826d 	bne.w	8008324 <_dtoa_r+0x98c>
 8007e4a:	4b69      	ldr	r3, [pc, #420]	; (8007ff0 <_dtoa_r+0x658>)
 8007e4c:	2200      	movs	r2, #0
 8007e4e:	4640      	mov	r0, r8
 8007e50:	4649      	mov	r1, r9
 8007e52:	f7f8 fbe9 	bl	8000628 <__aeabi_dmul>
 8007e56:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007e5a:	f7f8 fe6b 	bl	8000b34 <__aeabi_dcmpge>
 8007e5e:	9e01      	ldr	r6, [sp, #4]
 8007e60:	4637      	mov	r7, r6
 8007e62:	2800      	cmp	r0, #0
 8007e64:	f040 8243 	bne.w	80082ee <_dtoa_r+0x956>
 8007e68:	9d00      	ldr	r5, [sp, #0]
 8007e6a:	2331      	movs	r3, #49	; 0x31
 8007e6c:	f805 3b01 	strb.w	r3, [r5], #1
 8007e70:	f10a 0a01 	add.w	sl, sl, #1
 8007e74:	e23f      	b.n	80082f6 <_dtoa_r+0x95e>
 8007e76:	07f2      	lsls	r2, r6, #31
 8007e78:	d505      	bpl.n	8007e86 <_dtoa_r+0x4ee>
 8007e7a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007e7e:	f7f8 fbd3 	bl	8000628 <__aeabi_dmul>
 8007e82:	3501      	adds	r5, #1
 8007e84:	2301      	movs	r3, #1
 8007e86:	1076      	asrs	r6, r6, #1
 8007e88:	3708      	adds	r7, #8
 8007e8a:	e76c      	b.n	8007d66 <_dtoa_r+0x3ce>
 8007e8c:	2502      	movs	r5, #2
 8007e8e:	e76f      	b.n	8007d70 <_dtoa_r+0x3d8>
 8007e90:	9b01      	ldr	r3, [sp, #4]
 8007e92:	f8cd a01c 	str.w	sl, [sp, #28]
 8007e96:	930c      	str	r3, [sp, #48]	; 0x30
 8007e98:	e78d      	b.n	8007db6 <_dtoa_r+0x41e>
 8007e9a:	9900      	ldr	r1, [sp, #0]
 8007e9c:	980c      	ldr	r0, [sp, #48]	; 0x30
 8007e9e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007ea0:	4b4e      	ldr	r3, [pc, #312]	; (8007fdc <_dtoa_r+0x644>)
 8007ea2:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007ea6:	4401      	add	r1, r0
 8007ea8:	9102      	str	r1, [sp, #8]
 8007eaa:	9908      	ldr	r1, [sp, #32]
 8007eac:	eeb0 8a47 	vmov.f32	s16, s14
 8007eb0:	eef0 8a67 	vmov.f32	s17, s15
 8007eb4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007eb8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007ebc:	2900      	cmp	r1, #0
 8007ebe:	d045      	beq.n	8007f4c <_dtoa_r+0x5b4>
 8007ec0:	494c      	ldr	r1, [pc, #304]	; (8007ff4 <_dtoa_r+0x65c>)
 8007ec2:	2000      	movs	r0, #0
 8007ec4:	f7f8 fcda 	bl	800087c <__aeabi_ddiv>
 8007ec8:	ec53 2b18 	vmov	r2, r3, d8
 8007ecc:	f7f8 f9f4 	bl	80002b8 <__aeabi_dsub>
 8007ed0:	9d00      	ldr	r5, [sp, #0]
 8007ed2:	ec41 0b18 	vmov	d8, r0, r1
 8007ed6:	4639      	mov	r1, r7
 8007ed8:	4630      	mov	r0, r6
 8007eda:	f7f8 fe55 	bl	8000b88 <__aeabi_d2iz>
 8007ede:	900c      	str	r0, [sp, #48]	; 0x30
 8007ee0:	f7f8 fb38 	bl	8000554 <__aeabi_i2d>
 8007ee4:	4602      	mov	r2, r0
 8007ee6:	460b      	mov	r3, r1
 8007ee8:	4630      	mov	r0, r6
 8007eea:	4639      	mov	r1, r7
 8007eec:	f7f8 f9e4 	bl	80002b8 <__aeabi_dsub>
 8007ef0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007ef2:	3330      	adds	r3, #48	; 0x30
 8007ef4:	f805 3b01 	strb.w	r3, [r5], #1
 8007ef8:	ec53 2b18 	vmov	r2, r3, d8
 8007efc:	4606      	mov	r6, r0
 8007efe:	460f      	mov	r7, r1
 8007f00:	f7f8 fe04 	bl	8000b0c <__aeabi_dcmplt>
 8007f04:	2800      	cmp	r0, #0
 8007f06:	d165      	bne.n	8007fd4 <_dtoa_r+0x63c>
 8007f08:	4632      	mov	r2, r6
 8007f0a:	463b      	mov	r3, r7
 8007f0c:	4935      	ldr	r1, [pc, #212]	; (8007fe4 <_dtoa_r+0x64c>)
 8007f0e:	2000      	movs	r0, #0
 8007f10:	f7f8 f9d2 	bl	80002b8 <__aeabi_dsub>
 8007f14:	ec53 2b18 	vmov	r2, r3, d8
 8007f18:	f7f8 fdf8 	bl	8000b0c <__aeabi_dcmplt>
 8007f1c:	2800      	cmp	r0, #0
 8007f1e:	f040 80b9 	bne.w	8008094 <_dtoa_r+0x6fc>
 8007f22:	9b02      	ldr	r3, [sp, #8]
 8007f24:	429d      	cmp	r5, r3
 8007f26:	f43f af75 	beq.w	8007e14 <_dtoa_r+0x47c>
 8007f2a:	4b2f      	ldr	r3, [pc, #188]	; (8007fe8 <_dtoa_r+0x650>)
 8007f2c:	ec51 0b18 	vmov	r0, r1, d8
 8007f30:	2200      	movs	r2, #0
 8007f32:	f7f8 fb79 	bl	8000628 <__aeabi_dmul>
 8007f36:	4b2c      	ldr	r3, [pc, #176]	; (8007fe8 <_dtoa_r+0x650>)
 8007f38:	ec41 0b18 	vmov	d8, r0, r1
 8007f3c:	2200      	movs	r2, #0
 8007f3e:	4630      	mov	r0, r6
 8007f40:	4639      	mov	r1, r7
 8007f42:	f7f8 fb71 	bl	8000628 <__aeabi_dmul>
 8007f46:	4606      	mov	r6, r0
 8007f48:	460f      	mov	r7, r1
 8007f4a:	e7c4      	b.n	8007ed6 <_dtoa_r+0x53e>
 8007f4c:	ec51 0b17 	vmov	r0, r1, d7
 8007f50:	f7f8 fb6a 	bl	8000628 <__aeabi_dmul>
 8007f54:	9b02      	ldr	r3, [sp, #8]
 8007f56:	9d00      	ldr	r5, [sp, #0]
 8007f58:	930c      	str	r3, [sp, #48]	; 0x30
 8007f5a:	ec41 0b18 	vmov	d8, r0, r1
 8007f5e:	4639      	mov	r1, r7
 8007f60:	4630      	mov	r0, r6
 8007f62:	f7f8 fe11 	bl	8000b88 <__aeabi_d2iz>
 8007f66:	9011      	str	r0, [sp, #68]	; 0x44
 8007f68:	f7f8 faf4 	bl	8000554 <__aeabi_i2d>
 8007f6c:	4602      	mov	r2, r0
 8007f6e:	460b      	mov	r3, r1
 8007f70:	4630      	mov	r0, r6
 8007f72:	4639      	mov	r1, r7
 8007f74:	f7f8 f9a0 	bl	80002b8 <__aeabi_dsub>
 8007f78:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007f7a:	3330      	adds	r3, #48	; 0x30
 8007f7c:	f805 3b01 	strb.w	r3, [r5], #1
 8007f80:	9b02      	ldr	r3, [sp, #8]
 8007f82:	429d      	cmp	r5, r3
 8007f84:	4606      	mov	r6, r0
 8007f86:	460f      	mov	r7, r1
 8007f88:	f04f 0200 	mov.w	r2, #0
 8007f8c:	d134      	bne.n	8007ff8 <_dtoa_r+0x660>
 8007f8e:	4b19      	ldr	r3, [pc, #100]	; (8007ff4 <_dtoa_r+0x65c>)
 8007f90:	ec51 0b18 	vmov	r0, r1, d8
 8007f94:	f7f8 f992 	bl	80002bc <__adddf3>
 8007f98:	4602      	mov	r2, r0
 8007f9a:	460b      	mov	r3, r1
 8007f9c:	4630      	mov	r0, r6
 8007f9e:	4639      	mov	r1, r7
 8007fa0:	f7f8 fdd2 	bl	8000b48 <__aeabi_dcmpgt>
 8007fa4:	2800      	cmp	r0, #0
 8007fa6:	d175      	bne.n	8008094 <_dtoa_r+0x6fc>
 8007fa8:	ec53 2b18 	vmov	r2, r3, d8
 8007fac:	4911      	ldr	r1, [pc, #68]	; (8007ff4 <_dtoa_r+0x65c>)
 8007fae:	2000      	movs	r0, #0
 8007fb0:	f7f8 f982 	bl	80002b8 <__aeabi_dsub>
 8007fb4:	4602      	mov	r2, r0
 8007fb6:	460b      	mov	r3, r1
 8007fb8:	4630      	mov	r0, r6
 8007fba:	4639      	mov	r1, r7
 8007fbc:	f7f8 fda6 	bl	8000b0c <__aeabi_dcmplt>
 8007fc0:	2800      	cmp	r0, #0
 8007fc2:	f43f af27 	beq.w	8007e14 <_dtoa_r+0x47c>
 8007fc6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007fc8:	1e6b      	subs	r3, r5, #1
 8007fca:	930c      	str	r3, [sp, #48]	; 0x30
 8007fcc:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007fd0:	2b30      	cmp	r3, #48	; 0x30
 8007fd2:	d0f8      	beq.n	8007fc6 <_dtoa_r+0x62e>
 8007fd4:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8007fd8:	e04a      	b.n	8008070 <_dtoa_r+0x6d8>
 8007fda:	bf00      	nop
 8007fdc:	0801d158 	.word	0x0801d158
 8007fe0:	0801d130 	.word	0x0801d130
 8007fe4:	3ff00000 	.word	0x3ff00000
 8007fe8:	40240000 	.word	0x40240000
 8007fec:	401c0000 	.word	0x401c0000
 8007ff0:	40140000 	.word	0x40140000
 8007ff4:	3fe00000 	.word	0x3fe00000
 8007ff8:	4baf      	ldr	r3, [pc, #700]	; (80082b8 <_dtoa_r+0x920>)
 8007ffa:	f7f8 fb15 	bl	8000628 <__aeabi_dmul>
 8007ffe:	4606      	mov	r6, r0
 8008000:	460f      	mov	r7, r1
 8008002:	e7ac      	b.n	8007f5e <_dtoa_r+0x5c6>
 8008004:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8008008:	9d00      	ldr	r5, [sp, #0]
 800800a:	4642      	mov	r2, r8
 800800c:	464b      	mov	r3, r9
 800800e:	4630      	mov	r0, r6
 8008010:	4639      	mov	r1, r7
 8008012:	f7f8 fc33 	bl	800087c <__aeabi_ddiv>
 8008016:	f7f8 fdb7 	bl	8000b88 <__aeabi_d2iz>
 800801a:	9002      	str	r0, [sp, #8]
 800801c:	f7f8 fa9a 	bl	8000554 <__aeabi_i2d>
 8008020:	4642      	mov	r2, r8
 8008022:	464b      	mov	r3, r9
 8008024:	f7f8 fb00 	bl	8000628 <__aeabi_dmul>
 8008028:	4602      	mov	r2, r0
 800802a:	460b      	mov	r3, r1
 800802c:	4630      	mov	r0, r6
 800802e:	4639      	mov	r1, r7
 8008030:	f7f8 f942 	bl	80002b8 <__aeabi_dsub>
 8008034:	9e02      	ldr	r6, [sp, #8]
 8008036:	9f01      	ldr	r7, [sp, #4]
 8008038:	3630      	adds	r6, #48	; 0x30
 800803a:	f805 6b01 	strb.w	r6, [r5], #1
 800803e:	9e00      	ldr	r6, [sp, #0]
 8008040:	1bae      	subs	r6, r5, r6
 8008042:	42b7      	cmp	r7, r6
 8008044:	4602      	mov	r2, r0
 8008046:	460b      	mov	r3, r1
 8008048:	d137      	bne.n	80080ba <_dtoa_r+0x722>
 800804a:	f7f8 f937 	bl	80002bc <__adddf3>
 800804e:	4642      	mov	r2, r8
 8008050:	464b      	mov	r3, r9
 8008052:	4606      	mov	r6, r0
 8008054:	460f      	mov	r7, r1
 8008056:	f7f8 fd77 	bl	8000b48 <__aeabi_dcmpgt>
 800805a:	b9c8      	cbnz	r0, 8008090 <_dtoa_r+0x6f8>
 800805c:	4642      	mov	r2, r8
 800805e:	464b      	mov	r3, r9
 8008060:	4630      	mov	r0, r6
 8008062:	4639      	mov	r1, r7
 8008064:	f7f8 fd48 	bl	8000af8 <__aeabi_dcmpeq>
 8008068:	b110      	cbz	r0, 8008070 <_dtoa_r+0x6d8>
 800806a:	9b02      	ldr	r3, [sp, #8]
 800806c:	07d9      	lsls	r1, r3, #31
 800806e:	d40f      	bmi.n	8008090 <_dtoa_r+0x6f8>
 8008070:	4620      	mov	r0, r4
 8008072:	4659      	mov	r1, fp
 8008074:	f000 fe6a 	bl	8008d4c <_Bfree>
 8008078:	2300      	movs	r3, #0
 800807a:	702b      	strb	r3, [r5, #0]
 800807c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800807e:	f10a 0001 	add.w	r0, sl, #1
 8008082:	6018      	str	r0, [r3, #0]
 8008084:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008086:	2b00      	cmp	r3, #0
 8008088:	f43f acd8 	beq.w	8007a3c <_dtoa_r+0xa4>
 800808c:	601d      	str	r5, [r3, #0]
 800808e:	e4d5      	b.n	8007a3c <_dtoa_r+0xa4>
 8008090:	f8cd a01c 	str.w	sl, [sp, #28]
 8008094:	462b      	mov	r3, r5
 8008096:	461d      	mov	r5, r3
 8008098:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800809c:	2a39      	cmp	r2, #57	; 0x39
 800809e:	d108      	bne.n	80080b2 <_dtoa_r+0x71a>
 80080a0:	9a00      	ldr	r2, [sp, #0]
 80080a2:	429a      	cmp	r2, r3
 80080a4:	d1f7      	bne.n	8008096 <_dtoa_r+0x6fe>
 80080a6:	9a07      	ldr	r2, [sp, #28]
 80080a8:	9900      	ldr	r1, [sp, #0]
 80080aa:	3201      	adds	r2, #1
 80080ac:	9207      	str	r2, [sp, #28]
 80080ae:	2230      	movs	r2, #48	; 0x30
 80080b0:	700a      	strb	r2, [r1, #0]
 80080b2:	781a      	ldrb	r2, [r3, #0]
 80080b4:	3201      	adds	r2, #1
 80080b6:	701a      	strb	r2, [r3, #0]
 80080b8:	e78c      	b.n	8007fd4 <_dtoa_r+0x63c>
 80080ba:	4b7f      	ldr	r3, [pc, #508]	; (80082b8 <_dtoa_r+0x920>)
 80080bc:	2200      	movs	r2, #0
 80080be:	f7f8 fab3 	bl	8000628 <__aeabi_dmul>
 80080c2:	2200      	movs	r2, #0
 80080c4:	2300      	movs	r3, #0
 80080c6:	4606      	mov	r6, r0
 80080c8:	460f      	mov	r7, r1
 80080ca:	f7f8 fd15 	bl	8000af8 <__aeabi_dcmpeq>
 80080ce:	2800      	cmp	r0, #0
 80080d0:	d09b      	beq.n	800800a <_dtoa_r+0x672>
 80080d2:	e7cd      	b.n	8008070 <_dtoa_r+0x6d8>
 80080d4:	9a08      	ldr	r2, [sp, #32]
 80080d6:	2a00      	cmp	r2, #0
 80080d8:	f000 80c4 	beq.w	8008264 <_dtoa_r+0x8cc>
 80080dc:	9a05      	ldr	r2, [sp, #20]
 80080de:	2a01      	cmp	r2, #1
 80080e0:	f300 80a8 	bgt.w	8008234 <_dtoa_r+0x89c>
 80080e4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80080e6:	2a00      	cmp	r2, #0
 80080e8:	f000 80a0 	beq.w	800822c <_dtoa_r+0x894>
 80080ec:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80080f0:	9e06      	ldr	r6, [sp, #24]
 80080f2:	4645      	mov	r5, r8
 80080f4:	9a04      	ldr	r2, [sp, #16]
 80080f6:	2101      	movs	r1, #1
 80080f8:	441a      	add	r2, r3
 80080fa:	4620      	mov	r0, r4
 80080fc:	4498      	add	r8, r3
 80080fe:	9204      	str	r2, [sp, #16]
 8008100:	f000 ff2a 	bl	8008f58 <__i2b>
 8008104:	4607      	mov	r7, r0
 8008106:	2d00      	cmp	r5, #0
 8008108:	dd0b      	ble.n	8008122 <_dtoa_r+0x78a>
 800810a:	9b04      	ldr	r3, [sp, #16]
 800810c:	2b00      	cmp	r3, #0
 800810e:	dd08      	ble.n	8008122 <_dtoa_r+0x78a>
 8008110:	42ab      	cmp	r3, r5
 8008112:	9a04      	ldr	r2, [sp, #16]
 8008114:	bfa8      	it	ge
 8008116:	462b      	movge	r3, r5
 8008118:	eba8 0803 	sub.w	r8, r8, r3
 800811c:	1aed      	subs	r5, r5, r3
 800811e:	1ad3      	subs	r3, r2, r3
 8008120:	9304      	str	r3, [sp, #16]
 8008122:	9b06      	ldr	r3, [sp, #24]
 8008124:	b1fb      	cbz	r3, 8008166 <_dtoa_r+0x7ce>
 8008126:	9b08      	ldr	r3, [sp, #32]
 8008128:	2b00      	cmp	r3, #0
 800812a:	f000 809f 	beq.w	800826c <_dtoa_r+0x8d4>
 800812e:	2e00      	cmp	r6, #0
 8008130:	dd11      	ble.n	8008156 <_dtoa_r+0x7be>
 8008132:	4639      	mov	r1, r7
 8008134:	4632      	mov	r2, r6
 8008136:	4620      	mov	r0, r4
 8008138:	f000 ffca 	bl	80090d0 <__pow5mult>
 800813c:	465a      	mov	r2, fp
 800813e:	4601      	mov	r1, r0
 8008140:	4607      	mov	r7, r0
 8008142:	4620      	mov	r0, r4
 8008144:	f000 ff1e 	bl	8008f84 <__multiply>
 8008148:	4659      	mov	r1, fp
 800814a:	9007      	str	r0, [sp, #28]
 800814c:	4620      	mov	r0, r4
 800814e:	f000 fdfd 	bl	8008d4c <_Bfree>
 8008152:	9b07      	ldr	r3, [sp, #28]
 8008154:	469b      	mov	fp, r3
 8008156:	9b06      	ldr	r3, [sp, #24]
 8008158:	1b9a      	subs	r2, r3, r6
 800815a:	d004      	beq.n	8008166 <_dtoa_r+0x7ce>
 800815c:	4659      	mov	r1, fp
 800815e:	4620      	mov	r0, r4
 8008160:	f000 ffb6 	bl	80090d0 <__pow5mult>
 8008164:	4683      	mov	fp, r0
 8008166:	2101      	movs	r1, #1
 8008168:	4620      	mov	r0, r4
 800816a:	f000 fef5 	bl	8008f58 <__i2b>
 800816e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008170:	2b00      	cmp	r3, #0
 8008172:	4606      	mov	r6, r0
 8008174:	dd7c      	ble.n	8008270 <_dtoa_r+0x8d8>
 8008176:	461a      	mov	r2, r3
 8008178:	4601      	mov	r1, r0
 800817a:	4620      	mov	r0, r4
 800817c:	f000 ffa8 	bl	80090d0 <__pow5mult>
 8008180:	9b05      	ldr	r3, [sp, #20]
 8008182:	2b01      	cmp	r3, #1
 8008184:	4606      	mov	r6, r0
 8008186:	dd76      	ble.n	8008276 <_dtoa_r+0x8de>
 8008188:	2300      	movs	r3, #0
 800818a:	9306      	str	r3, [sp, #24]
 800818c:	6933      	ldr	r3, [r6, #16]
 800818e:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8008192:	6918      	ldr	r0, [r3, #16]
 8008194:	f000 fe90 	bl	8008eb8 <__hi0bits>
 8008198:	f1c0 0020 	rsb	r0, r0, #32
 800819c:	9b04      	ldr	r3, [sp, #16]
 800819e:	4418      	add	r0, r3
 80081a0:	f010 001f 	ands.w	r0, r0, #31
 80081a4:	f000 8086 	beq.w	80082b4 <_dtoa_r+0x91c>
 80081a8:	f1c0 0320 	rsb	r3, r0, #32
 80081ac:	2b04      	cmp	r3, #4
 80081ae:	dd7f      	ble.n	80082b0 <_dtoa_r+0x918>
 80081b0:	f1c0 001c 	rsb	r0, r0, #28
 80081b4:	9b04      	ldr	r3, [sp, #16]
 80081b6:	4403      	add	r3, r0
 80081b8:	4480      	add	r8, r0
 80081ba:	4405      	add	r5, r0
 80081bc:	9304      	str	r3, [sp, #16]
 80081be:	f1b8 0f00 	cmp.w	r8, #0
 80081c2:	dd05      	ble.n	80081d0 <_dtoa_r+0x838>
 80081c4:	4659      	mov	r1, fp
 80081c6:	4642      	mov	r2, r8
 80081c8:	4620      	mov	r0, r4
 80081ca:	f000 ffdb 	bl	8009184 <__lshift>
 80081ce:	4683      	mov	fp, r0
 80081d0:	9b04      	ldr	r3, [sp, #16]
 80081d2:	2b00      	cmp	r3, #0
 80081d4:	dd05      	ble.n	80081e2 <_dtoa_r+0x84a>
 80081d6:	4631      	mov	r1, r6
 80081d8:	461a      	mov	r2, r3
 80081da:	4620      	mov	r0, r4
 80081dc:	f000 ffd2 	bl	8009184 <__lshift>
 80081e0:	4606      	mov	r6, r0
 80081e2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80081e4:	2b00      	cmp	r3, #0
 80081e6:	d069      	beq.n	80082bc <_dtoa_r+0x924>
 80081e8:	4631      	mov	r1, r6
 80081ea:	4658      	mov	r0, fp
 80081ec:	f001 f836 	bl	800925c <__mcmp>
 80081f0:	2800      	cmp	r0, #0
 80081f2:	da63      	bge.n	80082bc <_dtoa_r+0x924>
 80081f4:	2300      	movs	r3, #0
 80081f6:	4659      	mov	r1, fp
 80081f8:	220a      	movs	r2, #10
 80081fa:	4620      	mov	r0, r4
 80081fc:	f000 fdc8 	bl	8008d90 <__multadd>
 8008200:	9b08      	ldr	r3, [sp, #32]
 8008202:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008206:	4683      	mov	fp, r0
 8008208:	2b00      	cmp	r3, #0
 800820a:	f000 818f 	beq.w	800852c <_dtoa_r+0xb94>
 800820e:	4639      	mov	r1, r7
 8008210:	2300      	movs	r3, #0
 8008212:	220a      	movs	r2, #10
 8008214:	4620      	mov	r0, r4
 8008216:	f000 fdbb 	bl	8008d90 <__multadd>
 800821a:	f1b9 0f00 	cmp.w	r9, #0
 800821e:	4607      	mov	r7, r0
 8008220:	f300 808e 	bgt.w	8008340 <_dtoa_r+0x9a8>
 8008224:	9b05      	ldr	r3, [sp, #20]
 8008226:	2b02      	cmp	r3, #2
 8008228:	dc50      	bgt.n	80082cc <_dtoa_r+0x934>
 800822a:	e089      	b.n	8008340 <_dtoa_r+0x9a8>
 800822c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800822e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8008232:	e75d      	b.n	80080f0 <_dtoa_r+0x758>
 8008234:	9b01      	ldr	r3, [sp, #4]
 8008236:	1e5e      	subs	r6, r3, #1
 8008238:	9b06      	ldr	r3, [sp, #24]
 800823a:	42b3      	cmp	r3, r6
 800823c:	bfbf      	itttt	lt
 800823e:	9b06      	ldrlt	r3, [sp, #24]
 8008240:	9606      	strlt	r6, [sp, #24]
 8008242:	1af2      	sublt	r2, r6, r3
 8008244:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 8008246:	bfb6      	itet	lt
 8008248:	189b      	addlt	r3, r3, r2
 800824a:	1b9e      	subge	r6, r3, r6
 800824c:	930d      	strlt	r3, [sp, #52]	; 0x34
 800824e:	9b01      	ldr	r3, [sp, #4]
 8008250:	bfb8      	it	lt
 8008252:	2600      	movlt	r6, #0
 8008254:	2b00      	cmp	r3, #0
 8008256:	bfb5      	itete	lt
 8008258:	eba8 0503 	sublt.w	r5, r8, r3
 800825c:	9b01      	ldrge	r3, [sp, #4]
 800825e:	2300      	movlt	r3, #0
 8008260:	4645      	movge	r5, r8
 8008262:	e747      	b.n	80080f4 <_dtoa_r+0x75c>
 8008264:	9e06      	ldr	r6, [sp, #24]
 8008266:	9f08      	ldr	r7, [sp, #32]
 8008268:	4645      	mov	r5, r8
 800826a:	e74c      	b.n	8008106 <_dtoa_r+0x76e>
 800826c:	9a06      	ldr	r2, [sp, #24]
 800826e:	e775      	b.n	800815c <_dtoa_r+0x7c4>
 8008270:	9b05      	ldr	r3, [sp, #20]
 8008272:	2b01      	cmp	r3, #1
 8008274:	dc18      	bgt.n	80082a8 <_dtoa_r+0x910>
 8008276:	9b02      	ldr	r3, [sp, #8]
 8008278:	b9b3      	cbnz	r3, 80082a8 <_dtoa_r+0x910>
 800827a:	9b03      	ldr	r3, [sp, #12]
 800827c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008280:	b9a3      	cbnz	r3, 80082ac <_dtoa_r+0x914>
 8008282:	9b03      	ldr	r3, [sp, #12]
 8008284:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008288:	0d1b      	lsrs	r3, r3, #20
 800828a:	051b      	lsls	r3, r3, #20
 800828c:	b12b      	cbz	r3, 800829a <_dtoa_r+0x902>
 800828e:	9b04      	ldr	r3, [sp, #16]
 8008290:	3301      	adds	r3, #1
 8008292:	9304      	str	r3, [sp, #16]
 8008294:	f108 0801 	add.w	r8, r8, #1
 8008298:	2301      	movs	r3, #1
 800829a:	9306      	str	r3, [sp, #24]
 800829c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800829e:	2b00      	cmp	r3, #0
 80082a0:	f47f af74 	bne.w	800818c <_dtoa_r+0x7f4>
 80082a4:	2001      	movs	r0, #1
 80082a6:	e779      	b.n	800819c <_dtoa_r+0x804>
 80082a8:	2300      	movs	r3, #0
 80082aa:	e7f6      	b.n	800829a <_dtoa_r+0x902>
 80082ac:	9b02      	ldr	r3, [sp, #8]
 80082ae:	e7f4      	b.n	800829a <_dtoa_r+0x902>
 80082b0:	d085      	beq.n	80081be <_dtoa_r+0x826>
 80082b2:	4618      	mov	r0, r3
 80082b4:	301c      	adds	r0, #28
 80082b6:	e77d      	b.n	80081b4 <_dtoa_r+0x81c>
 80082b8:	40240000 	.word	0x40240000
 80082bc:	9b01      	ldr	r3, [sp, #4]
 80082be:	2b00      	cmp	r3, #0
 80082c0:	dc38      	bgt.n	8008334 <_dtoa_r+0x99c>
 80082c2:	9b05      	ldr	r3, [sp, #20]
 80082c4:	2b02      	cmp	r3, #2
 80082c6:	dd35      	ble.n	8008334 <_dtoa_r+0x99c>
 80082c8:	f8dd 9004 	ldr.w	r9, [sp, #4]
 80082cc:	f1b9 0f00 	cmp.w	r9, #0
 80082d0:	d10d      	bne.n	80082ee <_dtoa_r+0x956>
 80082d2:	4631      	mov	r1, r6
 80082d4:	464b      	mov	r3, r9
 80082d6:	2205      	movs	r2, #5
 80082d8:	4620      	mov	r0, r4
 80082da:	f000 fd59 	bl	8008d90 <__multadd>
 80082de:	4601      	mov	r1, r0
 80082e0:	4606      	mov	r6, r0
 80082e2:	4658      	mov	r0, fp
 80082e4:	f000 ffba 	bl	800925c <__mcmp>
 80082e8:	2800      	cmp	r0, #0
 80082ea:	f73f adbd 	bgt.w	8007e68 <_dtoa_r+0x4d0>
 80082ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80082f0:	9d00      	ldr	r5, [sp, #0]
 80082f2:	ea6f 0a03 	mvn.w	sl, r3
 80082f6:	f04f 0800 	mov.w	r8, #0
 80082fa:	4631      	mov	r1, r6
 80082fc:	4620      	mov	r0, r4
 80082fe:	f000 fd25 	bl	8008d4c <_Bfree>
 8008302:	2f00      	cmp	r7, #0
 8008304:	f43f aeb4 	beq.w	8008070 <_dtoa_r+0x6d8>
 8008308:	f1b8 0f00 	cmp.w	r8, #0
 800830c:	d005      	beq.n	800831a <_dtoa_r+0x982>
 800830e:	45b8      	cmp	r8, r7
 8008310:	d003      	beq.n	800831a <_dtoa_r+0x982>
 8008312:	4641      	mov	r1, r8
 8008314:	4620      	mov	r0, r4
 8008316:	f000 fd19 	bl	8008d4c <_Bfree>
 800831a:	4639      	mov	r1, r7
 800831c:	4620      	mov	r0, r4
 800831e:	f000 fd15 	bl	8008d4c <_Bfree>
 8008322:	e6a5      	b.n	8008070 <_dtoa_r+0x6d8>
 8008324:	2600      	movs	r6, #0
 8008326:	4637      	mov	r7, r6
 8008328:	e7e1      	b.n	80082ee <_dtoa_r+0x956>
 800832a:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800832c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8008330:	4637      	mov	r7, r6
 8008332:	e599      	b.n	8007e68 <_dtoa_r+0x4d0>
 8008334:	9b08      	ldr	r3, [sp, #32]
 8008336:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800833a:	2b00      	cmp	r3, #0
 800833c:	f000 80fd 	beq.w	800853a <_dtoa_r+0xba2>
 8008340:	2d00      	cmp	r5, #0
 8008342:	dd05      	ble.n	8008350 <_dtoa_r+0x9b8>
 8008344:	4639      	mov	r1, r7
 8008346:	462a      	mov	r2, r5
 8008348:	4620      	mov	r0, r4
 800834a:	f000 ff1b 	bl	8009184 <__lshift>
 800834e:	4607      	mov	r7, r0
 8008350:	9b06      	ldr	r3, [sp, #24]
 8008352:	2b00      	cmp	r3, #0
 8008354:	d05c      	beq.n	8008410 <_dtoa_r+0xa78>
 8008356:	6879      	ldr	r1, [r7, #4]
 8008358:	4620      	mov	r0, r4
 800835a:	f000 fcb7 	bl	8008ccc <_Balloc>
 800835e:	4605      	mov	r5, r0
 8008360:	b928      	cbnz	r0, 800836e <_dtoa_r+0x9d6>
 8008362:	4b80      	ldr	r3, [pc, #512]	; (8008564 <_dtoa_r+0xbcc>)
 8008364:	4602      	mov	r2, r0
 8008366:	f240 21ea 	movw	r1, #746	; 0x2ea
 800836a:	f7ff bb2e 	b.w	80079ca <_dtoa_r+0x32>
 800836e:	693a      	ldr	r2, [r7, #16]
 8008370:	3202      	adds	r2, #2
 8008372:	0092      	lsls	r2, r2, #2
 8008374:	f107 010c 	add.w	r1, r7, #12
 8008378:	300c      	adds	r0, #12
 800837a:	f000 fc99 	bl	8008cb0 <memcpy>
 800837e:	2201      	movs	r2, #1
 8008380:	4629      	mov	r1, r5
 8008382:	4620      	mov	r0, r4
 8008384:	f000 fefe 	bl	8009184 <__lshift>
 8008388:	9b00      	ldr	r3, [sp, #0]
 800838a:	3301      	adds	r3, #1
 800838c:	9301      	str	r3, [sp, #4]
 800838e:	9b00      	ldr	r3, [sp, #0]
 8008390:	444b      	add	r3, r9
 8008392:	9307      	str	r3, [sp, #28]
 8008394:	9b02      	ldr	r3, [sp, #8]
 8008396:	f003 0301 	and.w	r3, r3, #1
 800839a:	46b8      	mov	r8, r7
 800839c:	9306      	str	r3, [sp, #24]
 800839e:	4607      	mov	r7, r0
 80083a0:	9b01      	ldr	r3, [sp, #4]
 80083a2:	4631      	mov	r1, r6
 80083a4:	3b01      	subs	r3, #1
 80083a6:	4658      	mov	r0, fp
 80083a8:	9302      	str	r3, [sp, #8]
 80083aa:	f7ff fa67 	bl	800787c <quorem>
 80083ae:	4603      	mov	r3, r0
 80083b0:	3330      	adds	r3, #48	; 0x30
 80083b2:	9004      	str	r0, [sp, #16]
 80083b4:	4641      	mov	r1, r8
 80083b6:	4658      	mov	r0, fp
 80083b8:	9308      	str	r3, [sp, #32]
 80083ba:	f000 ff4f 	bl	800925c <__mcmp>
 80083be:	463a      	mov	r2, r7
 80083c0:	4681      	mov	r9, r0
 80083c2:	4631      	mov	r1, r6
 80083c4:	4620      	mov	r0, r4
 80083c6:	f000 ff65 	bl	8009294 <__mdiff>
 80083ca:	68c2      	ldr	r2, [r0, #12]
 80083cc:	9b08      	ldr	r3, [sp, #32]
 80083ce:	4605      	mov	r5, r0
 80083d0:	bb02      	cbnz	r2, 8008414 <_dtoa_r+0xa7c>
 80083d2:	4601      	mov	r1, r0
 80083d4:	4658      	mov	r0, fp
 80083d6:	f000 ff41 	bl	800925c <__mcmp>
 80083da:	9b08      	ldr	r3, [sp, #32]
 80083dc:	4602      	mov	r2, r0
 80083de:	4629      	mov	r1, r5
 80083e0:	4620      	mov	r0, r4
 80083e2:	e9cd 3208 	strd	r3, r2, [sp, #32]
 80083e6:	f000 fcb1 	bl	8008d4c <_Bfree>
 80083ea:	9b05      	ldr	r3, [sp, #20]
 80083ec:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80083ee:	9d01      	ldr	r5, [sp, #4]
 80083f0:	ea43 0102 	orr.w	r1, r3, r2
 80083f4:	9b06      	ldr	r3, [sp, #24]
 80083f6:	430b      	orrs	r3, r1
 80083f8:	9b08      	ldr	r3, [sp, #32]
 80083fa:	d10d      	bne.n	8008418 <_dtoa_r+0xa80>
 80083fc:	2b39      	cmp	r3, #57	; 0x39
 80083fe:	d029      	beq.n	8008454 <_dtoa_r+0xabc>
 8008400:	f1b9 0f00 	cmp.w	r9, #0
 8008404:	dd01      	ble.n	800840a <_dtoa_r+0xa72>
 8008406:	9b04      	ldr	r3, [sp, #16]
 8008408:	3331      	adds	r3, #49	; 0x31
 800840a:	9a02      	ldr	r2, [sp, #8]
 800840c:	7013      	strb	r3, [r2, #0]
 800840e:	e774      	b.n	80082fa <_dtoa_r+0x962>
 8008410:	4638      	mov	r0, r7
 8008412:	e7b9      	b.n	8008388 <_dtoa_r+0x9f0>
 8008414:	2201      	movs	r2, #1
 8008416:	e7e2      	b.n	80083de <_dtoa_r+0xa46>
 8008418:	f1b9 0f00 	cmp.w	r9, #0
 800841c:	db06      	blt.n	800842c <_dtoa_r+0xa94>
 800841e:	9905      	ldr	r1, [sp, #20]
 8008420:	ea41 0909 	orr.w	r9, r1, r9
 8008424:	9906      	ldr	r1, [sp, #24]
 8008426:	ea59 0101 	orrs.w	r1, r9, r1
 800842a:	d120      	bne.n	800846e <_dtoa_r+0xad6>
 800842c:	2a00      	cmp	r2, #0
 800842e:	ddec      	ble.n	800840a <_dtoa_r+0xa72>
 8008430:	4659      	mov	r1, fp
 8008432:	2201      	movs	r2, #1
 8008434:	4620      	mov	r0, r4
 8008436:	9301      	str	r3, [sp, #4]
 8008438:	f000 fea4 	bl	8009184 <__lshift>
 800843c:	4631      	mov	r1, r6
 800843e:	4683      	mov	fp, r0
 8008440:	f000 ff0c 	bl	800925c <__mcmp>
 8008444:	2800      	cmp	r0, #0
 8008446:	9b01      	ldr	r3, [sp, #4]
 8008448:	dc02      	bgt.n	8008450 <_dtoa_r+0xab8>
 800844a:	d1de      	bne.n	800840a <_dtoa_r+0xa72>
 800844c:	07da      	lsls	r2, r3, #31
 800844e:	d5dc      	bpl.n	800840a <_dtoa_r+0xa72>
 8008450:	2b39      	cmp	r3, #57	; 0x39
 8008452:	d1d8      	bne.n	8008406 <_dtoa_r+0xa6e>
 8008454:	9a02      	ldr	r2, [sp, #8]
 8008456:	2339      	movs	r3, #57	; 0x39
 8008458:	7013      	strb	r3, [r2, #0]
 800845a:	462b      	mov	r3, r5
 800845c:	461d      	mov	r5, r3
 800845e:	3b01      	subs	r3, #1
 8008460:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8008464:	2a39      	cmp	r2, #57	; 0x39
 8008466:	d050      	beq.n	800850a <_dtoa_r+0xb72>
 8008468:	3201      	adds	r2, #1
 800846a:	701a      	strb	r2, [r3, #0]
 800846c:	e745      	b.n	80082fa <_dtoa_r+0x962>
 800846e:	2a00      	cmp	r2, #0
 8008470:	dd03      	ble.n	800847a <_dtoa_r+0xae2>
 8008472:	2b39      	cmp	r3, #57	; 0x39
 8008474:	d0ee      	beq.n	8008454 <_dtoa_r+0xabc>
 8008476:	3301      	adds	r3, #1
 8008478:	e7c7      	b.n	800840a <_dtoa_r+0xa72>
 800847a:	9a01      	ldr	r2, [sp, #4]
 800847c:	9907      	ldr	r1, [sp, #28]
 800847e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8008482:	428a      	cmp	r2, r1
 8008484:	d02a      	beq.n	80084dc <_dtoa_r+0xb44>
 8008486:	4659      	mov	r1, fp
 8008488:	2300      	movs	r3, #0
 800848a:	220a      	movs	r2, #10
 800848c:	4620      	mov	r0, r4
 800848e:	f000 fc7f 	bl	8008d90 <__multadd>
 8008492:	45b8      	cmp	r8, r7
 8008494:	4683      	mov	fp, r0
 8008496:	f04f 0300 	mov.w	r3, #0
 800849a:	f04f 020a 	mov.w	r2, #10
 800849e:	4641      	mov	r1, r8
 80084a0:	4620      	mov	r0, r4
 80084a2:	d107      	bne.n	80084b4 <_dtoa_r+0xb1c>
 80084a4:	f000 fc74 	bl	8008d90 <__multadd>
 80084a8:	4680      	mov	r8, r0
 80084aa:	4607      	mov	r7, r0
 80084ac:	9b01      	ldr	r3, [sp, #4]
 80084ae:	3301      	adds	r3, #1
 80084b0:	9301      	str	r3, [sp, #4]
 80084b2:	e775      	b.n	80083a0 <_dtoa_r+0xa08>
 80084b4:	f000 fc6c 	bl	8008d90 <__multadd>
 80084b8:	4639      	mov	r1, r7
 80084ba:	4680      	mov	r8, r0
 80084bc:	2300      	movs	r3, #0
 80084be:	220a      	movs	r2, #10
 80084c0:	4620      	mov	r0, r4
 80084c2:	f000 fc65 	bl	8008d90 <__multadd>
 80084c6:	4607      	mov	r7, r0
 80084c8:	e7f0      	b.n	80084ac <_dtoa_r+0xb14>
 80084ca:	f1b9 0f00 	cmp.w	r9, #0
 80084ce:	9a00      	ldr	r2, [sp, #0]
 80084d0:	bfcc      	ite	gt
 80084d2:	464d      	movgt	r5, r9
 80084d4:	2501      	movle	r5, #1
 80084d6:	4415      	add	r5, r2
 80084d8:	f04f 0800 	mov.w	r8, #0
 80084dc:	4659      	mov	r1, fp
 80084de:	2201      	movs	r2, #1
 80084e0:	4620      	mov	r0, r4
 80084e2:	9301      	str	r3, [sp, #4]
 80084e4:	f000 fe4e 	bl	8009184 <__lshift>
 80084e8:	4631      	mov	r1, r6
 80084ea:	4683      	mov	fp, r0
 80084ec:	f000 feb6 	bl	800925c <__mcmp>
 80084f0:	2800      	cmp	r0, #0
 80084f2:	dcb2      	bgt.n	800845a <_dtoa_r+0xac2>
 80084f4:	d102      	bne.n	80084fc <_dtoa_r+0xb64>
 80084f6:	9b01      	ldr	r3, [sp, #4]
 80084f8:	07db      	lsls	r3, r3, #31
 80084fa:	d4ae      	bmi.n	800845a <_dtoa_r+0xac2>
 80084fc:	462b      	mov	r3, r5
 80084fe:	461d      	mov	r5, r3
 8008500:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008504:	2a30      	cmp	r2, #48	; 0x30
 8008506:	d0fa      	beq.n	80084fe <_dtoa_r+0xb66>
 8008508:	e6f7      	b.n	80082fa <_dtoa_r+0x962>
 800850a:	9a00      	ldr	r2, [sp, #0]
 800850c:	429a      	cmp	r2, r3
 800850e:	d1a5      	bne.n	800845c <_dtoa_r+0xac4>
 8008510:	f10a 0a01 	add.w	sl, sl, #1
 8008514:	2331      	movs	r3, #49	; 0x31
 8008516:	e779      	b.n	800840c <_dtoa_r+0xa74>
 8008518:	4b13      	ldr	r3, [pc, #76]	; (8008568 <_dtoa_r+0xbd0>)
 800851a:	f7ff baaf 	b.w	8007a7c <_dtoa_r+0xe4>
 800851e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008520:	2b00      	cmp	r3, #0
 8008522:	f47f aa86 	bne.w	8007a32 <_dtoa_r+0x9a>
 8008526:	4b11      	ldr	r3, [pc, #68]	; (800856c <_dtoa_r+0xbd4>)
 8008528:	f7ff baa8 	b.w	8007a7c <_dtoa_r+0xe4>
 800852c:	f1b9 0f00 	cmp.w	r9, #0
 8008530:	dc03      	bgt.n	800853a <_dtoa_r+0xba2>
 8008532:	9b05      	ldr	r3, [sp, #20]
 8008534:	2b02      	cmp	r3, #2
 8008536:	f73f aec9 	bgt.w	80082cc <_dtoa_r+0x934>
 800853a:	9d00      	ldr	r5, [sp, #0]
 800853c:	4631      	mov	r1, r6
 800853e:	4658      	mov	r0, fp
 8008540:	f7ff f99c 	bl	800787c <quorem>
 8008544:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8008548:	f805 3b01 	strb.w	r3, [r5], #1
 800854c:	9a00      	ldr	r2, [sp, #0]
 800854e:	1aaa      	subs	r2, r5, r2
 8008550:	4591      	cmp	r9, r2
 8008552:	ddba      	ble.n	80084ca <_dtoa_r+0xb32>
 8008554:	4659      	mov	r1, fp
 8008556:	2300      	movs	r3, #0
 8008558:	220a      	movs	r2, #10
 800855a:	4620      	mov	r0, r4
 800855c:	f000 fc18 	bl	8008d90 <__multadd>
 8008560:	4683      	mov	fp, r0
 8008562:	e7eb      	b.n	800853c <_dtoa_r+0xba4>
 8008564:	0801d041 	.word	0x0801d041
 8008568:	0801cda4 	.word	0x0801cda4
 800856c:	0801cfd5 	.word	0x0801cfd5

08008570 <fiprintf>:
 8008570:	b40e      	push	{r1, r2, r3}
 8008572:	b503      	push	{r0, r1, lr}
 8008574:	4601      	mov	r1, r0
 8008576:	ab03      	add	r3, sp, #12
 8008578:	4805      	ldr	r0, [pc, #20]	; (8008590 <fiprintf+0x20>)
 800857a:	f853 2b04 	ldr.w	r2, [r3], #4
 800857e:	6800      	ldr	r0, [r0, #0]
 8008580:	9301      	str	r3, [sp, #4]
 8008582:	f001 fa9d 	bl	8009ac0 <_vfiprintf_r>
 8008586:	b002      	add	sp, #8
 8008588:	f85d eb04 	ldr.w	lr, [sp], #4
 800858c:	b003      	add	sp, #12
 800858e:	4770      	bx	lr
 8008590:	2000000c 	.word	0x2000000c

08008594 <rshift>:
 8008594:	6903      	ldr	r3, [r0, #16]
 8008596:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800859a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800859e:	ea4f 1261 	mov.w	r2, r1, asr #5
 80085a2:	f100 0414 	add.w	r4, r0, #20
 80085a6:	dd45      	ble.n	8008634 <rshift+0xa0>
 80085a8:	f011 011f 	ands.w	r1, r1, #31
 80085ac:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80085b0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80085b4:	d10c      	bne.n	80085d0 <rshift+0x3c>
 80085b6:	f100 0710 	add.w	r7, r0, #16
 80085ba:	4629      	mov	r1, r5
 80085bc:	42b1      	cmp	r1, r6
 80085be:	d334      	bcc.n	800862a <rshift+0x96>
 80085c0:	1a9b      	subs	r3, r3, r2
 80085c2:	009b      	lsls	r3, r3, #2
 80085c4:	1eea      	subs	r2, r5, #3
 80085c6:	4296      	cmp	r6, r2
 80085c8:	bf38      	it	cc
 80085ca:	2300      	movcc	r3, #0
 80085cc:	4423      	add	r3, r4
 80085ce:	e015      	b.n	80085fc <rshift+0x68>
 80085d0:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80085d4:	f1c1 0820 	rsb	r8, r1, #32
 80085d8:	40cf      	lsrs	r7, r1
 80085da:	f105 0e04 	add.w	lr, r5, #4
 80085de:	46a1      	mov	r9, r4
 80085e0:	4576      	cmp	r6, lr
 80085e2:	46f4      	mov	ip, lr
 80085e4:	d815      	bhi.n	8008612 <rshift+0x7e>
 80085e6:	1a9b      	subs	r3, r3, r2
 80085e8:	009a      	lsls	r2, r3, #2
 80085ea:	3a04      	subs	r2, #4
 80085ec:	3501      	adds	r5, #1
 80085ee:	42ae      	cmp	r6, r5
 80085f0:	bf38      	it	cc
 80085f2:	2200      	movcc	r2, #0
 80085f4:	18a3      	adds	r3, r4, r2
 80085f6:	50a7      	str	r7, [r4, r2]
 80085f8:	b107      	cbz	r7, 80085fc <rshift+0x68>
 80085fa:	3304      	adds	r3, #4
 80085fc:	1b1a      	subs	r2, r3, r4
 80085fe:	42a3      	cmp	r3, r4
 8008600:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8008604:	bf08      	it	eq
 8008606:	2300      	moveq	r3, #0
 8008608:	6102      	str	r2, [r0, #16]
 800860a:	bf08      	it	eq
 800860c:	6143      	streq	r3, [r0, #20]
 800860e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008612:	f8dc c000 	ldr.w	ip, [ip]
 8008616:	fa0c fc08 	lsl.w	ip, ip, r8
 800861a:	ea4c 0707 	orr.w	r7, ip, r7
 800861e:	f849 7b04 	str.w	r7, [r9], #4
 8008622:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008626:	40cf      	lsrs	r7, r1
 8008628:	e7da      	b.n	80085e0 <rshift+0x4c>
 800862a:	f851 cb04 	ldr.w	ip, [r1], #4
 800862e:	f847 cf04 	str.w	ip, [r7, #4]!
 8008632:	e7c3      	b.n	80085bc <rshift+0x28>
 8008634:	4623      	mov	r3, r4
 8008636:	e7e1      	b.n	80085fc <rshift+0x68>

08008638 <__hexdig_fun>:
 8008638:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800863c:	2b09      	cmp	r3, #9
 800863e:	d802      	bhi.n	8008646 <__hexdig_fun+0xe>
 8008640:	3820      	subs	r0, #32
 8008642:	b2c0      	uxtb	r0, r0
 8008644:	4770      	bx	lr
 8008646:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800864a:	2b05      	cmp	r3, #5
 800864c:	d801      	bhi.n	8008652 <__hexdig_fun+0x1a>
 800864e:	3847      	subs	r0, #71	; 0x47
 8008650:	e7f7      	b.n	8008642 <__hexdig_fun+0xa>
 8008652:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8008656:	2b05      	cmp	r3, #5
 8008658:	d801      	bhi.n	800865e <__hexdig_fun+0x26>
 800865a:	3827      	subs	r0, #39	; 0x27
 800865c:	e7f1      	b.n	8008642 <__hexdig_fun+0xa>
 800865e:	2000      	movs	r0, #0
 8008660:	4770      	bx	lr
	...

08008664 <__gethex>:
 8008664:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008668:	ed2d 8b02 	vpush	{d8}
 800866c:	b089      	sub	sp, #36	; 0x24
 800866e:	ee08 0a10 	vmov	s16, r0
 8008672:	9304      	str	r3, [sp, #16]
 8008674:	4bbc      	ldr	r3, [pc, #752]	; (8008968 <__gethex+0x304>)
 8008676:	681b      	ldr	r3, [r3, #0]
 8008678:	9301      	str	r3, [sp, #4]
 800867a:	4618      	mov	r0, r3
 800867c:	468b      	mov	fp, r1
 800867e:	4690      	mov	r8, r2
 8008680:	f7f7 fdb8 	bl	80001f4 <strlen>
 8008684:	9b01      	ldr	r3, [sp, #4]
 8008686:	f8db 2000 	ldr.w	r2, [fp]
 800868a:	4403      	add	r3, r0
 800868c:	4682      	mov	sl, r0
 800868e:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8008692:	9305      	str	r3, [sp, #20]
 8008694:	1c93      	adds	r3, r2, #2
 8008696:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800869a:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800869e:	32fe      	adds	r2, #254	; 0xfe
 80086a0:	18d1      	adds	r1, r2, r3
 80086a2:	461f      	mov	r7, r3
 80086a4:	f813 0b01 	ldrb.w	r0, [r3], #1
 80086a8:	9100      	str	r1, [sp, #0]
 80086aa:	2830      	cmp	r0, #48	; 0x30
 80086ac:	d0f8      	beq.n	80086a0 <__gethex+0x3c>
 80086ae:	f7ff ffc3 	bl	8008638 <__hexdig_fun>
 80086b2:	4604      	mov	r4, r0
 80086b4:	2800      	cmp	r0, #0
 80086b6:	d13a      	bne.n	800872e <__gethex+0xca>
 80086b8:	9901      	ldr	r1, [sp, #4]
 80086ba:	4652      	mov	r2, sl
 80086bc:	4638      	mov	r0, r7
 80086be:	f001 fb47 	bl	8009d50 <strncmp>
 80086c2:	4605      	mov	r5, r0
 80086c4:	2800      	cmp	r0, #0
 80086c6:	d168      	bne.n	800879a <__gethex+0x136>
 80086c8:	f817 000a 	ldrb.w	r0, [r7, sl]
 80086cc:	eb07 060a 	add.w	r6, r7, sl
 80086d0:	f7ff ffb2 	bl	8008638 <__hexdig_fun>
 80086d4:	2800      	cmp	r0, #0
 80086d6:	d062      	beq.n	800879e <__gethex+0x13a>
 80086d8:	4633      	mov	r3, r6
 80086da:	7818      	ldrb	r0, [r3, #0]
 80086dc:	2830      	cmp	r0, #48	; 0x30
 80086de:	461f      	mov	r7, r3
 80086e0:	f103 0301 	add.w	r3, r3, #1
 80086e4:	d0f9      	beq.n	80086da <__gethex+0x76>
 80086e6:	f7ff ffa7 	bl	8008638 <__hexdig_fun>
 80086ea:	2301      	movs	r3, #1
 80086ec:	fab0 f480 	clz	r4, r0
 80086f0:	0964      	lsrs	r4, r4, #5
 80086f2:	4635      	mov	r5, r6
 80086f4:	9300      	str	r3, [sp, #0]
 80086f6:	463a      	mov	r2, r7
 80086f8:	4616      	mov	r6, r2
 80086fa:	3201      	adds	r2, #1
 80086fc:	7830      	ldrb	r0, [r6, #0]
 80086fe:	f7ff ff9b 	bl	8008638 <__hexdig_fun>
 8008702:	2800      	cmp	r0, #0
 8008704:	d1f8      	bne.n	80086f8 <__gethex+0x94>
 8008706:	9901      	ldr	r1, [sp, #4]
 8008708:	4652      	mov	r2, sl
 800870a:	4630      	mov	r0, r6
 800870c:	f001 fb20 	bl	8009d50 <strncmp>
 8008710:	b980      	cbnz	r0, 8008734 <__gethex+0xd0>
 8008712:	b94d      	cbnz	r5, 8008728 <__gethex+0xc4>
 8008714:	eb06 050a 	add.w	r5, r6, sl
 8008718:	462a      	mov	r2, r5
 800871a:	4616      	mov	r6, r2
 800871c:	3201      	adds	r2, #1
 800871e:	7830      	ldrb	r0, [r6, #0]
 8008720:	f7ff ff8a 	bl	8008638 <__hexdig_fun>
 8008724:	2800      	cmp	r0, #0
 8008726:	d1f8      	bne.n	800871a <__gethex+0xb6>
 8008728:	1bad      	subs	r5, r5, r6
 800872a:	00ad      	lsls	r5, r5, #2
 800872c:	e004      	b.n	8008738 <__gethex+0xd4>
 800872e:	2400      	movs	r4, #0
 8008730:	4625      	mov	r5, r4
 8008732:	e7e0      	b.n	80086f6 <__gethex+0x92>
 8008734:	2d00      	cmp	r5, #0
 8008736:	d1f7      	bne.n	8008728 <__gethex+0xc4>
 8008738:	7833      	ldrb	r3, [r6, #0]
 800873a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800873e:	2b50      	cmp	r3, #80	; 0x50
 8008740:	d13b      	bne.n	80087ba <__gethex+0x156>
 8008742:	7873      	ldrb	r3, [r6, #1]
 8008744:	2b2b      	cmp	r3, #43	; 0x2b
 8008746:	d02c      	beq.n	80087a2 <__gethex+0x13e>
 8008748:	2b2d      	cmp	r3, #45	; 0x2d
 800874a:	d02e      	beq.n	80087aa <__gethex+0x146>
 800874c:	1c71      	adds	r1, r6, #1
 800874e:	f04f 0900 	mov.w	r9, #0
 8008752:	7808      	ldrb	r0, [r1, #0]
 8008754:	f7ff ff70 	bl	8008638 <__hexdig_fun>
 8008758:	1e43      	subs	r3, r0, #1
 800875a:	b2db      	uxtb	r3, r3
 800875c:	2b18      	cmp	r3, #24
 800875e:	d82c      	bhi.n	80087ba <__gethex+0x156>
 8008760:	f1a0 0210 	sub.w	r2, r0, #16
 8008764:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8008768:	f7ff ff66 	bl	8008638 <__hexdig_fun>
 800876c:	1e43      	subs	r3, r0, #1
 800876e:	b2db      	uxtb	r3, r3
 8008770:	2b18      	cmp	r3, #24
 8008772:	d91d      	bls.n	80087b0 <__gethex+0x14c>
 8008774:	f1b9 0f00 	cmp.w	r9, #0
 8008778:	d000      	beq.n	800877c <__gethex+0x118>
 800877a:	4252      	negs	r2, r2
 800877c:	4415      	add	r5, r2
 800877e:	f8cb 1000 	str.w	r1, [fp]
 8008782:	b1e4      	cbz	r4, 80087be <__gethex+0x15a>
 8008784:	9b00      	ldr	r3, [sp, #0]
 8008786:	2b00      	cmp	r3, #0
 8008788:	bf14      	ite	ne
 800878a:	2700      	movne	r7, #0
 800878c:	2706      	moveq	r7, #6
 800878e:	4638      	mov	r0, r7
 8008790:	b009      	add	sp, #36	; 0x24
 8008792:	ecbd 8b02 	vpop	{d8}
 8008796:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800879a:	463e      	mov	r6, r7
 800879c:	4625      	mov	r5, r4
 800879e:	2401      	movs	r4, #1
 80087a0:	e7ca      	b.n	8008738 <__gethex+0xd4>
 80087a2:	f04f 0900 	mov.w	r9, #0
 80087a6:	1cb1      	adds	r1, r6, #2
 80087a8:	e7d3      	b.n	8008752 <__gethex+0xee>
 80087aa:	f04f 0901 	mov.w	r9, #1
 80087ae:	e7fa      	b.n	80087a6 <__gethex+0x142>
 80087b0:	230a      	movs	r3, #10
 80087b2:	fb03 0202 	mla	r2, r3, r2, r0
 80087b6:	3a10      	subs	r2, #16
 80087b8:	e7d4      	b.n	8008764 <__gethex+0x100>
 80087ba:	4631      	mov	r1, r6
 80087bc:	e7df      	b.n	800877e <__gethex+0x11a>
 80087be:	1bf3      	subs	r3, r6, r7
 80087c0:	3b01      	subs	r3, #1
 80087c2:	4621      	mov	r1, r4
 80087c4:	2b07      	cmp	r3, #7
 80087c6:	dc0b      	bgt.n	80087e0 <__gethex+0x17c>
 80087c8:	ee18 0a10 	vmov	r0, s16
 80087cc:	f000 fa7e 	bl	8008ccc <_Balloc>
 80087d0:	4604      	mov	r4, r0
 80087d2:	b940      	cbnz	r0, 80087e6 <__gethex+0x182>
 80087d4:	4b65      	ldr	r3, [pc, #404]	; (800896c <__gethex+0x308>)
 80087d6:	4602      	mov	r2, r0
 80087d8:	21de      	movs	r1, #222	; 0xde
 80087da:	4865      	ldr	r0, [pc, #404]	; (8008970 <__gethex+0x30c>)
 80087dc:	f7ff f830 	bl	8007840 <__assert_func>
 80087e0:	3101      	adds	r1, #1
 80087e2:	105b      	asrs	r3, r3, #1
 80087e4:	e7ee      	b.n	80087c4 <__gethex+0x160>
 80087e6:	f100 0914 	add.w	r9, r0, #20
 80087ea:	f04f 0b00 	mov.w	fp, #0
 80087ee:	f1ca 0301 	rsb	r3, sl, #1
 80087f2:	f8cd 9008 	str.w	r9, [sp, #8]
 80087f6:	f8cd b000 	str.w	fp, [sp]
 80087fa:	9306      	str	r3, [sp, #24]
 80087fc:	42b7      	cmp	r7, r6
 80087fe:	d340      	bcc.n	8008882 <__gethex+0x21e>
 8008800:	9802      	ldr	r0, [sp, #8]
 8008802:	9b00      	ldr	r3, [sp, #0]
 8008804:	f840 3b04 	str.w	r3, [r0], #4
 8008808:	eba0 0009 	sub.w	r0, r0, r9
 800880c:	1080      	asrs	r0, r0, #2
 800880e:	0146      	lsls	r6, r0, #5
 8008810:	6120      	str	r0, [r4, #16]
 8008812:	4618      	mov	r0, r3
 8008814:	f000 fb50 	bl	8008eb8 <__hi0bits>
 8008818:	1a30      	subs	r0, r6, r0
 800881a:	f8d8 6000 	ldr.w	r6, [r8]
 800881e:	42b0      	cmp	r0, r6
 8008820:	dd63      	ble.n	80088ea <__gethex+0x286>
 8008822:	1b87      	subs	r7, r0, r6
 8008824:	4639      	mov	r1, r7
 8008826:	4620      	mov	r0, r4
 8008828:	f000 feea 	bl	8009600 <__any_on>
 800882c:	4682      	mov	sl, r0
 800882e:	b1a8      	cbz	r0, 800885c <__gethex+0x1f8>
 8008830:	1e7b      	subs	r3, r7, #1
 8008832:	1159      	asrs	r1, r3, #5
 8008834:	f003 021f 	and.w	r2, r3, #31
 8008838:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800883c:	f04f 0a01 	mov.w	sl, #1
 8008840:	fa0a f202 	lsl.w	r2, sl, r2
 8008844:	420a      	tst	r2, r1
 8008846:	d009      	beq.n	800885c <__gethex+0x1f8>
 8008848:	4553      	cmp	r3, sl
 800884a:	dd05      	ble.n	8008858 <__gethex+0x1f4>
 800884c:	1eb9      	subs	r1, r7, #2
 800884e:	4620      	mov	r0, r4
 8008850:	f000 fed6 	bl	8009600 <__any_on>
 8008854:	2800      	cmp	r0, #0
 8008856:	d145      	bne.n	80088e4 <__gethex+0x280>
 8008858:	f04f 0a02 	mov.w	sl, #2
 800885c:	4639      	mov	r1, r7
 800885e:	4620      	mov	r0, r4
 8008860:	f7ff fe98 	bl	8008594 <rshift>
 8008864:	443d      	add	r5, r7
 8008866:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800886a:	42ab      	cmp	r3, r5
 800886c:	da4c      	bge.n	8008908 <__gethex+0x2a4>
 800886e:	ee18 0a10 	vmov	r0, s16
 8008872:	4621      	mov	r1, r4
 8008874:	f000 fa6a 	bl	8008d4c <_Bfree>
 8008878:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800887a:	2300      	movs	r3, #0
 800887c:	6013      	str	r3, [r2, #0]
 800887e:	27a3      	movs	r7, #163	; 0xa3
 8008880:	e785      	b.n	800878e <__gethex+0x12a>
 8008882:	1e73      	subs	r3, r6, #1
 8008884:	9a05      	ldr	r2, [sp, #20]
 8008886:	9303      	str	r3, [sp, #12]
 8008888:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800888c:	4293      	cmp	r3, r2
 800888e:	d019      	beq.n	80088c4 <__gethex+0x260>
 8008890:	f1bb 0f20 	cmp.w	fp, #32
 8008894:	d107      	bne.n	80088a6 <__gethex+0x242>
 8008896:	9b02      	ldr	r3, [sp, #8]
 8008898:	9a00      	ldr	r2, [sp, #0]
 800889a:	f843 2b04 	str.w	r2, [r3], #4
 800889e:	9302      	str	r3, [sp, #8]
 80088a0:	2300      	movs	r3, #0
 80088a2:	9300      	str	r3, [sp, #0]
 80088a4:	469b      	mov	fp, r3
 80088a6:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 80088aa:	f7ff fec5 	bl	8008638 <__hexdig_fun>
 80088ae:	9b00      	ldr	r3, [sp, #0]
 80088b0:	f000 000f 	and.w	r0, r0, #15
 80088b4:	fa00 f00b 	lsl.w	r0, r0, fp
 80088b8:	4303      	orrs	r3, r0
 80088ba:	9300      	str	r3, [sp, #0]
 80088bc:	f10b 0b04 	add.w	fp, fp, #4
 80088c0:	9b03      	ldr	r3, [sp, #12]
 80088c2:	e00d      	b.n	80088e0 <__gethex+0x27c>
 80088c4:	9b03      	ldr	r3, [sp, #12]
 80088c6:	9a06      	ldr	r2, [sp, #24]
 80088c8:	4413      	add	r3, r2
 80088ca:	42bb      	cmp	r3, r7
 80088cc:	d3e0      	bcc.n	8008890 <__gethex+0x22c>
 80088ce:	4618      	mov	r0, r3
 80088d0:	9901      	ldr	r1, [sp, #4]
 80088d2:	9307      	str	r3, [sp, #28]
 80088d4:	4652      	mov	r2, sl
 80088d6:	f001 fa3b 	bl	8009d50 <strncmp>
 80088da:	9b07      	ldr	r3, [sp, #28]
 80088dc:	2800      	cmp	r0, #0
 80088de:	d1d7      	bne.n	8008890 <__gethex+0x22c>
 80088e0:	461e      	mov	r6, r3
 80088e2:	e78b      	b.n	80087fc <__gethex+0x198>
 80088e4:	f04f 0a03 	mov.w	sl, #3
 80088e8:	e7b8      	b.n	800885c <__gethex+0x1f8>
 80088ea:	da0a      	bge.n	8008902 <__gethex+0x29e>
 80088ec:	1a37      	subs	r7, r6, r0
 80088ee:	4621      	mov	r1, r4
 80088f0:	ee18 0a10 	vmov	r0, s16
 80088f4:	463a      	mov	r2, r7
 80088f6:	f000 fc45 	bl	8009184 <__lshift>
 80088fa:	1bed      	subs	r5, r5, r7
 80088fc:	4604      	mov	r4, r0
 80088fe:	f100 0914 	add.w	r9, r0, #20
 8008902:	f04f 0a00 	mov.w	sl, #0
 8008906:	e7ae      	b.n	8008866 <__gethex+0x202>
 8008908:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800890c:	42a8      	cmp	r0, r5
 800890e:	dd72      	ble.n	80089f6 <__gethex+0x392>
 8008910:	1b45      	subs	r5, r0, r5
 8008912:	42ae      	cmp	r6, r5
 8008914:	dc36      	bgt.n	8008984 <__gethex+0x320>
 8008916:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800891a:	2b02      	cmp	r3, #2
 800891c:	d02a      	beq.n	8008974 <__gethex+0x310>
 800891e:	2b03      	cmp	r3, #3
 8008920:	d02c      	beq.n	800897c <__gethex+0x318>
 8008922:	2b01      	cmp	r3, #1
 8008924:	d115      	bne.n	8008952 <__gethex+0x2ee>
 8008926:	42ae      	cmp	r6, r5
 8008928:	d113      	bne.n	8008952 <__gethex+0x2ee>
 800892a:	2e01      	cmp	r6, #1
 800892c:	d10b      	bne.n	8008946 <__gethex+0x2e2>
 800892e:	9a04      	ldr	r2, [sp, #16]
 8008930:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8008934:	6013      	str	r3, [r2, #0]
 8008936:	2301      	movs	r3, #1
 8008938:	6123      	str	r3, [r4, #16]
 800893a:	f8c9 3000 	str.w	r3, [r9]
 800893e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008940:	2762      	movs	r7, #98	; 0x62
 8008942:	601c      	str	r4, [r3, #0]
 8008944:	e723      	b.n	800878e <__gethex+0x12a>
 8008946:	1e71      	subs	r1, r6, #1
 8008948:	4620      	mov	r0, r4
 800894a:	f000 fe59 	bl	8009600 <__any_on>
 800894e:	2800      	cmp	r0, #0
 8008950:	d1ed      	bne.n	800892e <__gethex+0x2ca>
 8008952:	ee18 0a10 	vmov	r0, s16
 8008956:	4621      	mov	r1, r4
 8008958:	f000 f9f8 	bl	8008d4c <_Bfree>
 800895c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800895e:	2300      	movs	r3, #0
 8008960:	6013      	str	r3, [r2, #0]
 8008962:	2750      	movs	r7, #80	; 0x50
 8008964:	e713      	b.n	800878e <__gethex+0x12a>
 8008966:	bf00      	nop
 8008968:	0801d0bc 	.word	0x0801d0bc
 800896c:	0801d041 	.word	0x0801d041
 8008970:	0801d052 	.word	0x0801d052
 8008974:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008976:	2b00      	cmp	r3, #0
 8008978:	d1eb      	bne.n	8008952 <__gethex+0x2ee>
 800897a:	e7d8      	b.n	800892e <__gethex+0x2ca>
 800897c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800897e:	2b00      	cmp	r3, #0
 8008980:	d1d5      	bne.n	800892e <__gethex+0x2ca>
 8008982:	e7e6      	b.n	8008952 <__gethex+0x2ee>
 8008984:	1e6f      	subs	r7, r5, #1
 8008986:	f1ba 0f00 	cmp.w	sl, #0
 800898a:	d131      	bne.n	80089f0 <__gethex+0x38c>
 800898c:	b127      	cbz	r7, 8008998 <__gethex+0x334>
 800898e:	4639      	mov	r1, r7
 8008990:	4620      	mov	r0, r4
 8008992:	f000 fe35 	bl	8009600 <__any_on>
 8008996:	4682      	mov	sl, r0
 8008998:	117b      	asrs	r3, r7, #5
 800899a:	2101      	movs	r1, #1
 800899c:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 80089a0:	f007 071f 	and.w	r7, r7, #31
 80089a4:	fa01 f707 	lsl.w	r7, r1, r7
 80089a8:	421f      	tst	r7, r3
 80089aa:	4629      	mov	r1, r5
 80089ac:	4620      	mov	r0, r4
 80089ae:	bf18      	it	ne
 80089b0:	f04a 0a02 	orrne.w	sl, sl, #2
 80089b4:	1b76      	subs	r6, r6, r5
 80089b6:	f7ff fded 	bl	8008594 <rshift>
 80089ba:	f8d8 5004 	ldr.w	r5, [r8, #4]
 80089be:	2702      	movs	r7, #2
 80089c0:	f1ba 0f00 	cmp.w	sl, #0
 80089c4:	d048      	beq.n	8008a58 <__gethex+0x3f4>
 80089c6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80089ca:	2b02      	cmp	r3, #2
 80089cc:	d015      	beq.n	80089fa <__gethex+0x396>
 80089ce:	2b03      	cmp	r3, #3
 80089d0:	d017      	beq.n	8008a02 <__gethex+0x39e>
 80089d2:	2b01      	cmp	r3, #1
 80089d4:	d109      	bne.n	80089ea <__gethex+0x386>
 80089d6:	f01a 0f02 	tst.w	sl, #2
 80089da:	d006      	beq.n	80089ea <__gethex+0x386>
 80089dc:	f8d9 0000 	ldr.w	r0, [r9]
 80089e0:	ea4a 0a00 	orr.w	sl, sl, r0
 80089e4:	f01a 0f01 	tst.w	sl, #1
 80089e8:	d10e      	bne.n	8008a08 <__gethex+0x3a4>
 80089ea:	f047 0710 	orr.w	r7, r7, #16
 80089ee:	e033      	b.n	8008a58 <__gethex+0x3f4>
 80089f0:	f04f 0a01 	mov.w	sl, #1
 80089f4:	e7d0      	b.n	8008998 <__gethex+0x334>
 80089f6:	2701      	movs	r7, #1
 80089f8:	e7e2      	b.n	80089c0 <__gethex+0x35c>
 80089fa:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80089fc:	f1c3 0301 	rsb	r3, r3, #1
 8008a00:	9315      	str	r3, [sp, #84]	; 0x54
 8008a02:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008a04:	2b00      	cmp	r3, #0
 8008a06:	d0f0      	beq.n	80089ea <__gethex+0x386>
 8008a08:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8008a0c:	f104 0314 	add.w	r3, r4, #20
 8008a10:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8008a14:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8008a18:	f04f 0c00 	mov.w	ip, #0
 8008a1c:	4618      	mov	r0, r3
 8008a1e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008a22:	f1b2 3fff 	cmp.w	r2, #4294967295
 8008a26:	d01c      	beq.n	8008a62 <__gethex+0x3fe>
 8008a28:	3201      	adds	r2, #1
 8008a2a:	6002      	str	r2, [r0, #0]
 8008a2c:	2f02      	cmp	r7, #2
 8008a2e:	f104 0314 	add.w	r3, r4, #20
 8008a32:	d13f      	bne.n	8008ab4 <__gethex+0x450>
 8008a34:	f8d8 2000 	ldr.w	r2, [r8]
 8008a38:	3a01      	subs	r2, #1
 8008a3a:	42b2      	cmp	r2, r6
 8008a3c:	d10a      	bne.n	8008a54 <__gethex+0x3f0>
 8008a3e:	1171      	asrs	r1, r6, #5
 8008a40:	2201      	movs	r2, #1
 8008a42:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8008a46:	f006 061f 	and.w	r6, r6, #31
 8008a4a:	fa02 f606 	lsl.w	r6, r2, r6
 8008a4e:	421e      	tst	r6, r3
 8008a50:	bf18      	it	ne
 8008a52:	4617      	movne	r7, r2
 8008a54:	f047 0720 	orr.w	r7, r7, #32
 8008a58:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008a5a:	601c      	str	r4, [r3, #0]
 8008a5c:	9b04      	ldr	r3, [sp, #16]
 8008a5e:	601d      	str	r5, [r3, #0]
 8008a60:	e695      	b.n	800878e <__gethex+0x12a>
 8008a62:	4299      	cmp	r1, r3
 8008a64:	f843 cc04 	str.w	ip, [r3, #-4]
 8008a68:	d8d8      	bhi.n	8008a1c <__gethex+0x3b8>
 8008a6a:	68a3      	ldr	r3, [r4, #8]
 8008a6c:	459b      	cmp	fp, r3
 8008a6e:	db19      	blt.n	8008aa4 <__gethex+0x440>
 8008a70:	6861      	ldr	r1, [r4, #4]
 8008a72:	ee18 0a10 	vmov	r0, s16
 8008a76:	3101      	adds	r1, #1
 8008a78:	f000 f928 	bl	8008ccc <_Balloc>
 8008a7c:	4681      	mov	r9, r0
 8008a7e:	b918      	cbnz	r0, 8008a88 <__gethex+0x424>
 8008a80:	4b1a      	ldr	r3, [pc, #104]	; (8008aec <__gethex+0x488>)
 8008a82:	4602      	mov	r2, r0
 8008a84:	2184      	movs	r1, #132	; 0x84
 8008a86:	e6a8      	b.n	80087da <__gethex+0x176>
 8008a88:	6922      	ldr	r2, [r4, #16]
 8008a8a:	3202      	adds	r2, #2
 8008a8c:	f104 010c 	add.w	r1, r4, #12
 8008a90:	0092      	lsls	r2, r2, #2
 8008a92:	300c      	adds	r0, #12
 8008a94:	f000 f90c 	bl	8008cb0 <memcpy>
 8008a98:	4621      	mov	r1, r4
 8008a9a:	ee18 0a10 	vmov	r0, s16
 8008a9e:	f000 f955 	bl	8008d4c <_Bfree>
 8008aa2:	464c      	mov	r4, r9
 8008aa4:	6923      	ldr	r3, [r4, #16]
 8008aa6:	1c5a      	adds	r2, r3, #1
 8008aa8:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008aac:	6122      	str	r2, [r4, #16]
 8008aae:	2201      	movs	r2, #1
 8008ab0:	615a      	str	r2, [r3, #20]
 8008ab2:	e7bb      	b.n	8008a2c <__gethex+0x3c8>
 8008ab4:	6922      	ldr	r2, [r4, #16]
 8008ab6:	455a      	cmp	r2, fp
 8008ab8:	dd0b      	ble.n	8008ad2 <__gethex+0x46e>
 8008aba:	2101      	movs	r1, #1
 8008abc:	4620      	mov	r0, r4
 8008abe:	f7ff fd69 	bl	8008594 <rshift>
 8008ac2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008ac6:	3501      	adds	r5, #1
 8008ac8:	42ab      	cmp	r3, r5
 8008aca:	f6ff aed0 	blt.w	800886e <__gethex+0x20a>
 8008ace:	2701      	movs	r7, #1
 8008ad0:	e7c0      	b.n	8008a54 <__gethex+0x3f0>
 8008ad2:	f016 061f 	ands.w	r6, r6, #31
 8008ad6:	d0fa      	beq.n	8008ace <__gethex+0x46a>
 8008ad8:	449a      	add	sl, r3
 8008ada:	f1c6 0620 	rsb	r6, r6, #32
 8008ade:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8008ae2:	f000 f9e9 	bl	8008eb8 <__hi0bits>
 8008ae6:	42b0      	cmp	r0, r6
 8008ae8:	dbe7      	blt.n	8008aba <__gethex+0x456>
 8008aea:	e7f0      	b.n	8008ace <__gethex+0x46a>
 8008aec:	0801d041 	.word	0x0801d041

08008af0 <L_shift>:
 8008af0:	f1c2 0208 	rsb	r2, r2, #8
 8008af4:	0092      	lsls	r2, r2, #2
 8008af6:	b570      	push	{r4, r5, r6, lr}
 8008af8:	f1c2 0620 	rsb	r6, r2, #32
 8008afc:	6843      	ldr	r3, [r0, #4]
 8008afe:	6804      	ldr	r4, [r0, #0]
 8008b00:	fa03 f506 	lsl.w	r5, r3, r6
 8008b04:	432c      	orrs	r4, r5
 8008b06:	40d3      	lsrs	r3, r2
 8008b08:	6004      	str	r4, [r0, #0]
 8008b0a:	f840 3f04 	str.w	r3, [r0, #4]!
 8008b0e:	4288      	cmp	r0, r1
 8008b10:	d3f4      	bcc.n	8008afc <L_shift+0xc>
 8008b12:	bd70      	pop	{r4, r5, r6, pc}

08008b14 <__match>:
 8008b14:	b530      	push	{r4, r5, lr}
 8008b16:	6803      	ldr	r3, [r0, #0]
 8008b18:	3301      	adds	r3, #1
 8008b1a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008b1e:	b914      	cbnz	r4, 8008b26 <__match+0x12>
 8008b20:	6003      	str	r3, [r0, #0]
 8008b22:	2001      	movs	r0, #1
 8008b24:	bd30      	pop	{r4, r5, pc}
 8008b26:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008b2a:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8008b2e:	2d19      	cmp	r5, #25
 8008b30:	bf98      	it	ls
 8008b32:	3220      	addls	r2, #32
 8008b34:	42a2      	cmp	r2, r4
 8008b36:	d0f0      	beq.n	8008b1a <__match+0x6>
 8008b38:	2000      	movs	r0, #0
 8008b3a:	e7f3      	b.n	8008b24 <__match+0x10>

08008b3c <__hexnan>:
 8008b3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b40:	680b      	ldr	r3, [r1, #0]
 8008b42:	6801      	ldr	r1, [r0, #0]
 8008b44:	115e      	asrs	r6, r3, #5
 8008b46:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8008b4a:	f013 031f 	ands.w	r3, r3, #31
 8008b4e:	b087      	sub	sp, #28
 8008b50:	bf18      	it	ne
 8008b52:	3604      	addne	r6, #4
 8008b54:	2500      	movs	r5, #0
 8008b56:	1f37      	subs	r7, r6, #4
 8008b58:	4682      	mov	sl, r0
 8008b5a:	4690      	mov	r8, r2
 8008b5c:	9301      	str	r3, [sp, #4]
 8008b5e:	f846 5c04 	str.w	r5, [r6, #-4]
 8008b62:	46b9      	mov	r9, r7
 8008b64:	463c      	mov	r4, r7
 8008b66:	9502      	str	r5, [sp, #8]
 8008b68:	46ab      	mov	fp, r5
 8008b6a:	784a      	ldrb	r2, [r1, #1]
 8008b6c:	1c4b      	adds	r3, r1, #1
 8008b6e:	9303      	str	r3, [sp, #12]
 8008b70:	b342      	cbz	r2, 8008bc4 <__hexnan+0x88>
 8008b72:	4610      	mov	r0, r2
 8008b74:	9105      	str	r1, [sp, #20]
 8008b76:	9204      	str	r2, [sp, #16]
 8008b78:	f7ff fd5e 	bl	8008638 <__hexdig_fun>
 8008b7c:	2800      	cmp	r0, #0
 8008b7e:	d14f      	bne.n	8008c20 <__hexnan+0xe4>
 8008b80:	9a04      	ldr	r2, [sp, #16]
 8008b82:	9905      	ldr	r1, [sp, #20]
 8008b84:	2a20      	cmp	r2, #32
 8008b86:	d818      	bhi.n	8008bba <__hexnan+0x7e>
 8008b88:	9b02      	ldr	r3, [sp, #8]
 8008b8a:	459b      	cmp	fp, r3
 8008b8c:	dd13      	ble.n	8008bb6 <__hexnan+0x7a>
 8008b8e:	454c      	cmp	r4, r9
 8008b90:	d206      	bcs.n	8008ba0 <__hexnan+0x64>
 8008b92:	2d07      	cmp	r5, #7
 8008b94:	dc04      	bgt.n	8008ba0 <__hexnan+0x64>
 8008b96:	462a      	mov	r2, r5
 8008b98:	4649      	mov	r1, r9
 8008b9a:	4620      	mov	r0, r4
 8008b9c:	f7ff ffa8 	bl	8008af0 <L_shift>
 8008ba0:	4544      	cmp	r4, r8
 8008ba2:	d950      	bls.n	8008c46 <__hexnan+0x10a>
 8008ba4:	2300      	movs	r3, #0
 8008ba6:	f1a4 0904 	sub.w	r9, r4, #4
 8008baa:	f844 3c04 	str.w	r3, [r4, #-4]
 8008bae:	f8cd b008 	str.w	fp, [sp, #8]
 8008bb2:	464c      	mov	r4, r9
 8008bb4:	461d      	mov	r5, r3
 8008bb6:	9903      	ldr	r1, [sp, #12]
 8008bb8:	e7d7      	b.n	8008b6a <__hexnan+0x2e>
 8008bba:	2a29      	cmp	r2, #41	; 0x29
 8008bbc:	d156      	bne.n	8008c6c <__hexnan+0x130>
 8008bbe:	3102      	adds	r1, #2
 8008bc0:	f8ca 1000 	str.w	r1, [sl]
 8008bc4:	f1bb 0f00 	cmp.w	fp, #0
 8008bc8:	d050      	beq.n	8008c6c <__hexnan+0x130>
 8008bca:	454c      	cmp	r4, r9
 8008bcc:	d206      	bcs.n	8008bdc <__hexnan+0xa0>
 8008bce:	2d07      	cmp	r5, #7
 8008bd0:	dc04      	bgt.n	8008bdc <__hexnan+0xa0>
 8008bd2:	462a      	mov	r2, r5
 8008bd4:	4649      	mov	r1, r9
 8008bd6:	4620      	mov	r0, r4
 8008bd8:	f7ff ff8a 	bl	8008af0 <L_shift>
 8008bdc:	4544      	cmp	r4, r8
 8008bde:	d934      	bls.n	8008c4a <__hexnan+0x10e>
 8008be0:	f1a8 0204 	sub.w	r2, r8, #4
 8008be4:	4623      	mov	r3, r4
 8008be6:	f853 1b04 	ldr.w	r1, [r3], #4
 8008bea:	f842 1f04 	str.w	r1, [r2, #4]!
 8008bee:	429f      	cmp	r7, r3
 8008bf0:	d2f9      	bcs.n	8008be6 <__hexnan+0xaa>
 8008bf2:	1b3b      	subs	r3, r7, r4
 8008bf4:	f023 0303 	bic.w	r3, r3, #3
 8008bf8:	3304      	adds	r3, #4
 8008bfa:	3401      	adds	r4, #1
 8008bfc:	3e03      	subs	r6, #3
 8008bfe:	42b4      	cmp	r4, r6
 8008c00:	bf88      	it	hi
 8008c02:	2304      	movhi	r3, #4
 8008c04:	4443      	add	r3, r8
 8008c06:	2200      	movs	r2, #0
 8008c08:	f843 2b04 	str.w	r2, [r3], #4
 8008c0c:	429f      	cmp	r7, r3
 8008c0e:	d2fb      	bcs.n	8008c08 <__hexnan+0xcc>
 8008c10:	683b      	ldr	r3, [r7, #0]
 8008c12:	b91b      	cbnz	r3, 8008c1c <__hexnan+0xe0>
 8008c14:	4547      	cmp	r7, r8
 8008c16:	d127      	bne.n	8008c68 <__hexnan+0x12c>
 8008c18:	2301      	movs	r3, #1
 8008c1a:	603b      	str	r3, [r7, #0]
 8008c1c:	2005      	movs	r0, #5
 8008c1e:	e026      	b.n	8008c6e <__hexnan+0x132>
 8008c20:	3501      	adds	r5, #1
 8008c22:	2d08      	cmp	r5, #8
 8008c24:	f10b 0b01 	add.w	fp, fp, #1
 8008c28:	dd06      	ble.n	8008c38 <__hexnan+0xfc>
 8008c2a:	4544      	cmp	r4, r8
 8008c2c:	d9c3      	bls.n	8008bb6 <__hexnan+0x7a>
 8008c2e:	2300      	movs	r3, #0
 8008c30:	f844 3c04 	str.w	r3, [r4, #-4]
 8008c34:	2501      	movs	r5, #1
 8008c36:	3c04      	subs	r4, #4
 8008c38:	6822      	ldr	r2, [r4, #0]
 8008c3a:	f000 000f 	and.w	r0, r0, #15
 8008c3e:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8008c42:	6022      	str	r2, [r4, #0]
 8008c44:	e7b7      	b.n	8008bb6 <__hexnan+0x7a>
 8008c46:	2508      	movs	r5, #8
 8008c48:	e7b5      	b.n	8008bb6 <__hexnan+0x7a>
 8008c4a:	9b01      	ldr	r3, [sp, #4]
 8008c4c:	2b00      	cmp	r3, #0
 8008c4e:	d0df      	beq.n	8008c10 <__hexnan+0xd4>
 8008c50:	f04f 32ff 	mov.w	r2, #4294967295
 8008c54:	f1c3 0320 	rsb	r3, r3, #32
 8008c58:	fa22 f303 	lsr.w	r3, r2, r3
 8008c5c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8008c60:	401a      	ands	r2, r3
 8008c62:	f846 2c04 	str.w	r2, [r6, #-4]
 8008c66:	e7d3      	b.n	8008c10 <__hexnan+0xd4>
 8008c68:	3f04      	subs	r7, #4
 8008c6a:	e7d1      	b.n	8008c10 <__hexnan+0xd4>
 8008c6c:	2004      	movs	r0, #4
 8008c6e:	b007      	add	sp, #28
 8008c70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008c74 <_localeconv_r>:
 8008c74:	4800      	ldr	r0, [pc, #0]	; (8008c78 <_localeconv_r+0x4>)
 8008c76:	4770      	bx	lr
 8008c78:	20000164 	.word	0x20000164

08008c7c <malloc>:
 8008c7c:	4b02      	ldr	r3, [pc, #8]	; (8008c88 <malloc+0xc>)
 8008c7e:	4601      	mov	r1, r0
 8008c80:	6818      	ldr	r0, [r3, #0]
 8008c82:	f000 bd3d 	b.w	8009700 <_malloc_r>
 8008c86:	bf00      	nop
 8008c88:	2000000c 	.word	0x2000000c

08008c8c <__ascii_mbtowc>:
 8008c8c:	b082      	sub	sp, #8
 8008c8e:	b901      	cbnz	r1, 8008c92 <__ascii_mbtowc+0x6>
 8008c90:	a901      	add	r1, sp, #4
 8008c92:	b142      	cbz	r2, 8008ca6 <__ascii_mbtowc+0x1a>
 8008c94:	b14b      	cbz	r3, 8008caa <__ascii_mbtowc+0x1e>
 8008c96:	7813      	ldrb	r3, [r2, #0]
 8008c98:	600b      	str	r3, [r1, #0]
 8008c9a:	7812      	ldrb	r2, [r2, #0]
 8008c9c:	1e10      	subs	r0, r2, #0
 8008c9e:	bf18      	it	ne
 8008ca0:	2001      	movne	r0, #1
 8008ca2:	b002      	add	sp, #8
 8008ca4:	4770      	bx	lr
 8008ca6:	4610      	mov	r0, r2
 8008ca8:	e7fb      	b.n	8008ca2 <__ascii_mbtowc+0x16>
 8008caa:	f06f 0001 	mvn.w	r0, #1
 8008cae:	e7f8      	b.n	8008ca2 <__ascii_mbtowc+0x16>

08008cb0 <memcpy>:
 8008cb0:	440a      	add	r2, r1
 8008cb2:	4291      	cmp	r1, r2
 8008cb4:	f100 33ff 	add.w	r3, r0, #4294967295
 8008cb8:	d100      	bne.n	8008cbc <memcpy+0xc>
 8008cba:	4770      	bx	lr
 8008cbc:	b510      	push	{r4, lr}
 8008cbe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008cc2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008cc6:	4291      	cmp	r1, r2
 8008cc8:	d1f9      	bne.n	8008cbe <memcpy+0xe>
 8008cca:	bd10      	pop	{r4, pc}

08008ccc <_Balloc>:
 8008ccc:	b570      	push	{r4, r5, r6, lr}
 8008cce:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008cd0:	4604      	mov	r4, r0
 8008cd2:	460d      	mov	r5, r1
 8008cd4:	b976      	cbnz	r6, 8008cf4 <_Balloc+0x28>
 8008cd6:	2010      	movs	r0, #16
 8008cd8:	f7ff ffd0 	bl	8008c7c <malloc>
 8008cdc:	4602      	mov	r2, r0
 8008cde:	6260      	str	r0, [r4, #36]	; 0x24
 8008ce0:	b920      	cbnz	r0, 8008cec <_Balloc+0x20>
 8008ce2:	4b18      	ldr	r3, [pc, #96]	; (8008d44 <_Balloc+0x78>)
 8008ce4:	4818      	ldr	r0, [pc, #96]	; (8008d48 <_Balloc+0x7c>)
 8008ce6:	2166      	movs	r1, #102	; 0x66
 8008ce8:	f7fe fdaa 	bl	8007840 <__assert_func>
 8008cec:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008cf0:	6006      	str	r6, [r0, #0]
 8008cf2:	60c6      	str	r6, [r0, #12]
 8008cf4:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8008cf6:	68f3      	ldr	r3, [r6, #12]
 8008cf8:	b183      	cbz	r3, 8008d1c <_Balloc+0x50>
 8008cfa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008cfc:	68db      	ldr	r3, [r3, #12]
 8008cfe:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008d02:	b9b8      	cbnz	r0, 8008d34 <_Balloc+0x68>
 8008d04:	2101      	movs	r1, #1
 8008d06:	fa01 f605 	lsl.w	r6, r1, r5
 8008d0a:	1d72      	adds	r2, r6, #5
 8008d0c:	0092      	lsls	r2, r2, #2
 8008d0e:	4620      	mov	r0, r4
 8008d10:	f000 fc97 	bl	8009642 <_calloc_r>
 8008d14:	b160      	cbz	r0, 8008d30 <_Balloc+0x64>
 8008d16:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008d1a:	e00e      	b.n	8008d3a <_Balloc+0x6e>
 8008d1c:	2221      	movs	r2, #33	; 0x21
 8008d1e:	2104      	movs	r1, #4
 8008d20:	4620      	mov	r0, r4
 8008d22:	f000 fc8e 	bl	8009642 <_calloc_r>
 8008d26:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008d28:	60f0      	str	r0, [r6, #12]
 8008d2a:	68db      	ldr	r3, [r3, #12]
 8008d2c:	2b00      	cmp	r3, #0
 8008d2e:	d1e4      	bne.n	8008cfa <_Balloc+0x2e>
 8008d30:	2000      	movs	r0, #0
 8008d32:	bd70      	pop	{r4, r5, r6, pc}
 8008d34:	6802      	ldr	r2, [r0, #0]
 8008d36:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008d3a:	2300      	movs	r3, #0
 8008d3c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008d40:	e7f7      	b.n	8008d32 <_Balloc+0x66>
 8008d42:	bf00      	nop
 8008d44:	0801ce20 	.word	0x0801ce20
 8008d48:	0801d0d0 	.word	0x0801d0d0

08008d4c <_Bfree>:
 8008d4c:	b570      	push	{r4, r5, r6, lr}
 8008d4e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008d50:	4605      	mov	r5, r0
 8008d52:	460c      	mov	r4, r1
 8008d54:	b976      	cbnz	r6, 8008d74 <_Bfree+0x28>
 8008d56:	2010      	movs	r0, #16
 8008d58:	f7ff ff90 	bl	8008c7c <malloc>
 8008d5c:	4602      	mov	r2, r0
 8008d5e:	6268      	str	r0, [r5, #36]	; 0x24
 8008d60:	b920      	cbnz	r0, 8008d6c <_Bfree+0x20>
 8008d62:	4b09      	ldr	r3, [pc, #36]	; (8008d88 <_Bfree+0x3c>)
 8008d64:	4809      	ldr	r0, [pc, #36]	; (8008d8c <_Bfree+0x40>)
 8008d66:	218a      	movs	r1, #138	; 0x8a
 8008d68:	f7fe fd6a 	bl	8007840 <__assert_func>
 8008d6c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008d70:	6006      	str	r6, [r0, #0]
 8008d72:	60c6      	str	r6, [r0, #12]
 8008d74:	b13c      	cbz	r4, 8008d86 <_Bfree+0x3a>
 8008d76:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008d78:	6862      	ldr	r2, [r4, #4]
 8008d7a:	68db      	ldr	r3, [r3, #12]
 8008d7c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008d80:	6021      	str	r1, [r4, #0]
 8008d82:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008d86:	bd70      	pop	{r4, r5, r6, pc}
 8008d88:	0801ce20 	.word	0x0801ce20
 8008d8c:	0801d0d0 	.word	0x0801d0d0

08008d90 <__multadd>:
 8008d90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008d94:	690e      	ldr	r6, [r1, #16]
 8008d96:	4607      	mov	r7, r0
 8008d98:	4698      	mov	r8, r3
 8008d9a:	460c      	mov	r4, r1
 8008d9c:	f101 0014 	add.w	r0, r1, #20
 8008da0:	2300      	movs	r3, #0
 8008da2:	6805      	ldr	r5, [r0, #0]
 8008da4:	b2a9      	uxth	r1, r5
 8008da6:	fb02 8101 	mla	r1, r2, r1, r8
 8008daa:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8008dae:	0c2d      	lsrs	r5, r5, #16
 8008db0:	fb02 c505 	mla	r5, r2, r5, ip
 8008db4:	b289      	uxth	r1, r1
 8008db6:	3301      	adds	r3, #1
 8008db8:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8008dbc:	429e      	cmp	r6, r3
 8008dbe:	f840 1b04 	str.w	r1, [r0], #4
 8008dc2:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8008dc6:	dcec      	bgt.n	8008da2 <__multadd+0x12>
 8008dc8:	f1b8 0f00 	cmp.w	r8, #0
 8008dcc:	d022      	beq.n	8008e14 <__multadd+0x84>
 8008dce:	68a3      	ldr	r3, [r4, #8]
 8008dd0:	42b3      	cmp	r3, r6
 8008dd2:	dc19      	bgt.n	8008e08 <__multadd+0x78>
 8008dd4:	6861      	ldr	r1, [r4, #4]
 8008dd6:	4638      	mov	r0, r7
 8008dd8:	3101      	adds	r1, #1
 8008dda:	f7ff ff77 	bl	8008ccc <_Balloc>
 8008dde:	4605      	mov	r5, r0
 8008de0:	b928      	cbnz	r0, 8008dee <__multadd+0x5e>
 8008de2:	4602      	mov	r2, r0
 8008de4:	4b0d      	ldr	r3, [pc, #52]	; (8008e1c <__multadd+0x8c>)
 8008de6:	480e      	ldr	r0, [pc, #56]	; (8008e20 <__multadd+0x90>)
 8008de8:	21b5      	movs	r1, #181	; 0xb5
 8008dea:	f7fe fd29 	bl	8007840 <__assert_func>
 8008dee:	6922      	ldr	r2, [r4, #16]
 8008df0:	3202      	adds	r2, #2
 8008df2:	f104 010c 	add.w	r1, r4, #12
 8008df6:	0092      	lsls	r2, r2, #2
 8008df8:	300c      	adds	r0, #12
 8008dfa:	f7ff ff59 	bl	8008cb0 <memcpy>
 8008dfe:	4621      	mov	r1, r4
 8008e00:	4638      	mov	r0, r7
 8008e02:	f7ff ffa3 	bl	8008d4c <_Bfree>
 8008e06:	462c      	mov	r4, r5
 8008e08:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8008e0c:	3601      	adds	r6, #1
 8008e0e:	f8c3 8014 	str.w	r8, [r3, #20]
 8008e12:	6126      	str	r6, [r4, #16]
 8008e14:	4620      	mov	r0, r4
 8008e16:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008e1a:	bf00      	nop
 8008e1c:	0801d041 	.word	0x0801d041
 8008e20:	0801d0d0 	.word	0x0801d0d0

08008e24 <__s2b>:
 8008e24:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008e28:	460c      	mov	r4, r1
 8008e2a:	4615      	mov	r5, r2
 8008e2c:	461f      	mov	r7, r3
 8008e2e:	2209      	movs	r2, #9
 8008e30:	3308      	adds	r3, #8
 8008e32:	4606      	mov	r6, r0
 8008e34:	fb93 f3f2 	sdiv	r3, r3, r2
 8008e38:	2100      	movs	r1, #0
 8008e3a:	2201      	movs	r2, #1
 8008e3c:	429a      	cmp	r2, r3
 8008e3e:	db09      	blt.n	8008e54 <__s2b+0x30>
 8008e40:	4630      	mov	r0, r6
 8008e42:	f7ff ff43 	bl	8008ccc <_Balloc>
 8008e46:	b940      	cbnz	r0, 8008e5a <__s2b+0x36>
 8008e48:	4602      	mov	r2, r0
 8008e4a:	4b19      	ldr	r3, [pc, #100]	; (8008eb0 <__s2b+0x8c>)
 8008e4c:	4819      	ldr	r0, [pc, #100]	; (8008eb4 <__s2b+0x90>)
 8008e4e:	21ce      	movs	r1, #206	; 0xce
 8008e50:	f7fe fcf6 	bl	8007840 <__assert_func>
 8008e54:	0052      	lsls	r2, r2, #1
 8008e56:	3101      	adds	r1, #1
 8008e58:	e7f0      	b.n	8008e3c <__s2b+0x18>
 8008e5a:	9b08      	ldr	r3, [sp, #32]
 8008e5c:	6143      	str	r3, [r0, #20]
 8008e5e:	2d09      	cmp	r5, #9
 8008e60:	f04f 0301 	mov.w	r3, #1
 8008e64:	6103      	str	r3, [r0, #16]
 8008e66:	dd16      	ble.n	8008e96 <__s2b+0x72>
 8008e68:	f104 0909 	add.w	r9, r4, #9
 8008e6c:	46c8      	mov	r8, r9
 8008e6e:	442c      	add	r4, r5
 8008e70:	f818 3b01 	ldrb.w	r3, [r8], #1
 8008e74:	4601      	mov	r1, r0
 8008e76:	3b30      	subs	r3, #48	; 0x30
 8008e78:	220a      	movs	r2, #10
 8008e7a:	4630      	mov	r0, r6
 8008e7c:	f7ff ff88 	bl	8008d90 <__multadd>
 8008e80:	45a0      	cmp	r8, r4
 8008e82:	d1f5      	bne.n	8008e70 <__s2b+0x4c>
 8008e84:	f1a5 0408 	sub.w	r4, r5, #8
 8008e88:	444c      	add	r4, r9
 8008e8a:	1b2d      	subs	r5, r5, r4
 8008e8c:	1963      	adds	r3, r4, r5
 8008e8e:	42bb      	cmp	r3, r7
 8008e90:	db04      	blt.n	8008e9c <__s2b+0x78>
 8008e92:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008e96:	340a      	adds	r4, #10
 8008e98:	2509      	movs	r5, #9
 8008e9a:	e7f6      	b.n	8008e8a <__s2b+0x66>
 8008e9c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008ea0:	4601      	mov	r1, r0
 8008ea2:	3b30      	subs	r3, #48	; 0x30
 8008ea4:	220a      	movs	r2, #10
 8008ea6:	4630      	mov	r0, r6
 8008ea8:	f7ff ff72 	bl	8008d90 <__multadd>
 8008eac:	e7ee      	b.n	8008e8c <__s2b+0x68>
 8008eae:	bf00      	nop
 8008eb0:	0801d041 	.word	0x0801d041
 8008eb4:	0801d0d0 	.word	0x0801d0d0

08008eb8 <__hi0bits>:
 8008eb8:	0c03      	lsrs	r3, r0, #16
 8008eba:	041b      	lsls	r3, r3, #16
 8008ebc:	b9d3      	cbnz	r3, 8008ef4 <__hi0bits+0x3c>
 8008ebe:	0400      	lsls	r0, r0, #16
 8008ec0:	2310      	movs	r3, #16
 8008ec2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8008ec6:	bf04      	itt	eq
 8008ec8:	0200      	lsleq	r0, r0, #8
 8008eca:	3308      	addeq	r3, #8
 8008ecc:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8008ed0:	bf04      	itt	eq
 8008ed2:	0100      	lsleq	r0, r0, #4
 8008ed4:	3304      	addeq	r3, #4
 8008ed6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8008eda:	bf04      	itt	eq
 8008edc:	0080      	lsleq	r0, r0, #2
 8008ede:	3302      	addeq	r3, #2
 8008ee0:	2800      	cmp	r0, #0
 8008ee2:	db05      	blt.n	8008ef0 <__hi0bits+0x38>
 8008ee4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8008ee8:	f103 0301 	add.w	r3, r3, #1
 8008eec:	bf08      	it	eq
 8008eee:	2320      	moveq	r3, #32
 8008ef0:	4618      	mov	r0, r3
 8008ef2:	4770      	bx	lr
 8008ef4:	2300      	movs	r3, #0
 8008ef6:	e7e4      	b.n	8008ec2 <__hi0bits+0xa>

08008ef8 <__lo0bits>:
 8008ef8:	6803      	ldr	r3, [r0, #0]
 8008efa:	f013 0207 	ands.w	r2, r3, #7
 8008efe:	4601      	mov	r1, r0
 8008f00:	d00b      	beq.n	8008f1a <__lo0bits+0x22>
 8008f02:	07da      	lsls	r2, r3, #31
 8008f04:	d424      	bmi.n	8008f50 <__lo0bits+0x58>
 8008f06:	0798      	lsls	r0, r3, #30
 8008f08:	bf49      	itett	mi
 8008f0a:	085b      	lsrmi	r3, r3, #1
 8008f0c:	089b      	lsrpl	r3, r3, #2
 8008f0e:	2001      	movmi	r0, #1
 8008f10:	600b      	strmi	r3, [r1, #0]
 8008f12:	bf5c      	itt	pl
 8008f14:	600b      	strpl	r3, [r1, #0]
 8008f16:	2002      	movpl	r0, #2
 8008f18:	4770      	bx	lr
 8008f1a:	b298      	uxth	r0, r3
 8008f1c:	b9b0      	cbnz	r0, 8008f4c <__lo0bits+0x54>
 8008f1e:	0c1b      	lsrs	r3, r3, #16
 8008f20:	2010      	movs	r0, #16
 8008f22:	f013 0fff 	tst.w	r3, #255	; 0xff
 8008f26:	bf04      	itt	eq
 8008f28:	0a1b      	lsreq	r3, r3, #8
 8008f2a:	3008      	addeq	r0, #8
 8008f2c:	071a      	lsls	r2, r3, #28
 8008f2e:	bf04      	itt	eq
 8008f30:	091b      	lsreq	r3, r3, #4
 8008f32:	3004      	addeq	r0, #4
 8008f34:	079a      	lsls	r2, r3, #30
 8008f36:	bf04      	itt	eq
 8008f38:	089b      	lsreq	r3, r3, #2
 8008f3a:	3002      	addeq	r0, #2
 8008f3c:	07da      	lsls	r2, r3, #31
 8008f3e:	d403      	bmi.n	8008f48 <__lo0bits+0x50>
 8008f40:	085b      	lsrs	r3, r3, #1
 8008f42:	f100 0001 	add.w	r0, r0, #1
 8008f46:	d005      	beq.n	8008f54 <__lo0bits+0x5c>
 8008f48:	600b      	str	r3, [r1, #0]
 8008f4a:	4770      	bx	lr
 8008f4c:	4610      	mov	r0, r2
 8008f4e:	e7e8      	b.n	8008f22 <__lo0bits+0x2a>
 8008f50:	2000      	movs	r0, #0
 8008f52:	4770      	bx	lr
 8008f54:	2020      	movs	r0, #32
 8008f56:	4770      	bx	lr

08008f58 <__i2b>:
 8008f58:	b510      	push	{r4, lr}
 8008f5a:	460c      	mov	r4, r1
 8008f5c:	2101      	movs	r1, #1
 8008f5e:	f7ff feb5 	bl	8008ccc <_Balloc>
 8008f62:	4602      	mov	r2, r0
 8008f64:	b928      	cbnz	r0, 8008f72 <__i2b+0x1a>
 8008f66:	4b05      	ldr	r3, [pc, #20]	; (8008f7c <__i2b+0x24>)
 8008f68:	4805      	ldr	r0, [pc, #20]	; (8008f80 <__i2b+0x28>)
 8008f6a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8008f6e:	f7fe fc67 	bl	8007840 <__assert_func>
 8008f72:	2301      	movs	r3, #1
 8008f74:	6144      	str	r4, [r0, #20]
 8008f76:	6103      	str	r3, [r0, #16]
 8008f78:	bd10      	pop	{r4, pc}
 8008f7a:	bf00      	nop
 8008f7c:	0801d041 	.word	0x0801d041
 8008f80:	0801d0d0 	.word	0x0801d0d0

08008f84 <__multiply>:
 8008f84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f88:	4614      	mov	r4, r2
 8008f8a:	690a      	ldr	r2, [r1, #16]
 8008f8c:	6923      	ldr	r3, [r4, #16]
 8008f8e:	429a      	cmp	r2, r3
 8008f90:	bfb8      	it	lt
 8008f92:	460b      	movlt	r3, r1
 8008f94:	460d      	mov	r5, r1
 8008f96:	bfbc      	itt	lt
 8008f98:	4625      	movlt	r5, r4
 8008f9a:	461c      	movlt	r4, r3
 8008f9c:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8008fa0:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8008fa4:	68ab      	ldr	r3, [r5, #8]
 8008fa6:	6869      	ldr	r1, [r5, #4]
 8008fa8:	eb0a 0709 	add.w	r7, sl, r9
 8008fac:	42bb      	cmp	r3, r7
 8008fae:	b085      	sub	sp, #20
 8008fb0:	bfb8      	it	lt
 8008fb2:	3101      	addlt	r1, #1
 8008fb4:	f7ff fe8a 	bl	8008ccc <_Balloc>
 8008fb8:	b930      	cbnz	r0, 8008fc8 <__multiply+0x44>
 8008fba:	4602      	mov	r2, r0
 8008fbc:	4b42      	ldr	r3, [pc, #264]	; (80090c8 <__multiply+0x144>)
 8008fbe:	4843      	ldr	r0, [pc, #268]	; (80090cc <__multiply+0x148>)
 8008fc0:	f240 115d 	movw	r1, #349	; 0x15d
 8008fc4:	f7fe fc3c 	bl	8007840 <__assert_func>
 8008fc8:	f100 0614 	add.w	r6, r0, #20
 8008fcc:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8008fd0:	4633      	mov	r3, r6
 8008fd2:	2200      	movs	r2, #0
 8008fd4:	4543      	cmp	r3, r8
 8008fd6:	d31e      	bcc.n	8009016 <__multiply+0x92>
 8008fd8:	f105 0c14 	add.w	ip, r5, #20
 8008fdc:	f104 0314 	add.w	r3, r4, #20
 8008fe0:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8008fe4:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8008fe8:	9202      	str	r2, [sp, #8]
 8008fea:	ebac 0205 	sub.w	r2, ip, r5
 8008fee:	3a15      	subs	r2, #21
 8008ff0:	f022 0203 	bic.w	r2, r2, #3
 8008ff4:	3204      	adds	r2, #4
 8008ff6:	f105 0115 	add.w	r1, r5, #21
 8008ffa:	458c      	cmp	ip, r1
 8008ffc:	bf38      	it	cc
 8008ffe:	2204      	movcc	r2, #4
 8009000:	9201      	str	r2, [sp, #4]
 8009002:	9a02      	ldr	r2, [sp, #8]
 8009004:	9303      	str	r3, [sp, #12]
 8009006:	429a      	cmp	r2, r3
 8009008:	d808      	bhi.n	800901c <__multiply+0x98>
 800900a:	2f00      	cmp	r7, #0
 800900c:	dc55      	bgt.n	80090ba <__multiply+0x136>
 800900e:	6107      	str	r7, [r0, #16]
 8009010:	b005      	add	sp, #20
 8009012:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009016:	f843 2b04 	str.w	r2, [r3], #4
 800901a:	e7db      	b.n	8008fd4 <__multiply+0x50>
 800901c:	f8b3 a000 	ldrh.w	sl, [r3]
 8009020:	f1ba 0f00 	cmp.w	sl, #0
 8009024:	d020      	beq.n	8009068 <__multiply+0xe4>
 8009026:	f105 0e14 	add.w	lr, r5, #20
 800902a:	46b1      	mov	r9, r6
 800902c:	2200      	movs	r2, #0
 800902e:	f85e 4b04 	ldr.w	r4, [lr], #4
 8009032:	f8d9 b000 	ldr.w	fp, [r9]
 8009036:	b2a1      	uxth	r1, r4
 8009038:	fa1f fb8b 	uxth.w	fp, fp
 800903c:	fb0a b101 	mla	r1, sl, r1, fp
 8009040:	4411      	add	r1, r2
 8009042:	f8d9 2000 	ldr.w	r2, [r9]
 8009046:	0c24      	lsrs	r4, r4, #16
 8009048:	0c12      	lsrs	r2, r2, #16
 800904a:	fb0a 2404 	mla	r4, sl, r4, r2
 800904e:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8009052:	b289      	uxth	r1, r1
 8009054:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8009058:	45f4      	cmp	ip, lr
 800905a:	f849 1b04 	str.w	r1, [r9], #4
 800905e:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8009062:	d8e4      	bhi.n	800902e <__multiply+0xaa>
 8009064:	9901      	ldr	r1, [sp, #4]
 8009066:	5072      	str	r2, [r6, r1]
 8009068:	9a03      	ldr	r2, [sp, #12]
 800906a:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800906e:	3304      	adds	r3, #4
 8009070:	f1b9 0f00 	cmp.w	r9, #0
 8009074:	d01f      	beq.n	80090b6 <__multiply+0x132>
 8009076:	6834      	ldr	r4, [r6, #0]
 8009078:	f105 0114 	add.w	r1, r5, #20
 800907c:	46b6      	mov	lr, r6
 800907e:	f04f 0a00 	mov.w	sl, #0
 8009082:	880a      	ldrh	r2, [r1, #0]
 8009084:	f8be b002 	ldrh.w	fp, [lr, #2]
 8009088:	fb09 b202 	mla	r2, r9, r2, fp
 800908c:	4492      	add	sl, r2
 800908e:	b2a4      	uxth	r4, r4
 8009090:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8009094:	f84e 4b04 	str.w	r4, [lr], #4
 8009098:	f851 4b04 	ldr.w	r4, [r1], #4
 800909c:	f8be 2000 	ldrh.w	r2, [lr]
 80090a0:	0c24      	lsrs	r4, r4, #16
 80090a2:	fb09 2404 	mla	r4, r9, r4, r2
 80090a6:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 80090aa:	458c      	cmp	ip, r1
 80090ac:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80090b0:	d8e7      	bhi.n	8009082 <__multiply+0xfe>
 80090b2:	9a01      	ldr	r2, [sp, #4]
 80090b4:	50b4      	str	r4, [r6, r2]
 80090b6:	3604      	adds	r6, #4
 80090b8:	e7a3      	b.n	8009002 <__multiply+0x7e>
 80090ba:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80090be:	2b00      	cmp	r3, #0
 80090c0:	d1a5      	bne.n	800900e <__multiply+0x8a>
 80090c2:	3f01      	subs	r7, #1
 80090c4:	e7a1      	b.n	800900a <__multiply+0x86>
 80090c6:	bf00      	nop
 80090c8:	0801d041 	.word	0x0801d041
 80090cc:	0801d0d0 	.word	0x0801d0d0

080090d0 <__pow5mult>:
 80090d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80090d4:	4615      	mov	r5, r2
 80090d6:	f012 0203 	ands.w	r2, r2, #3
 80090da:	4606      	mov	r6, r0
 80090dc:	460f      	mov	r7, r1
 80090de:	d007      	beq.n	80090f0 <__pow5mult+0x20>
 80090e0:	4c25      	ldr	r4, [pc, #148]	; (8009178 <__pow5mult+0xa8>)
 80090e2:	3a01      	subs	r2, #1
 80090e4:	2300      	movs	r3, #0
 80090e6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80090ea:	f7ff fe51 	bl	8008d90 <__multadd>
 80090ee:	4607      	mov	r7, r0
 80090f0:	10ad      	asrs	r5, r5, #2
 80090f2:	d03d      	beq.n	8009170 <__pow5mult+0xa0>
 80090f4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80090f6:	b97c      	cbnz	r4, 8009118 <__pow5mult+0x48>
 80090f8:	2010      	movs	r0, #16
 80090fa:	f7ff fdbf 	bl	8008c7c <malloc>
 80090fe:	4602      	mov	r2, r0
 8009100:	6270      	str	r0, [r6, #36]	; 0x24
 8009102:	b928      	cbnz	r0, 8009110 <__pow5mult+0x40>
 8009104:	4b1d      	ldr	r3, [pc, #116]	; (800917c <__pow5mult+0xac>)
 8009106:	481e      	ldr	r0, [pc, #120]	; (8009180 <__pow5mult+0xb0>)
 8009108:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800910c:	f7fe fb98 	bl	8007840 <__assert_func>
 8009110:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009114:	6004      	str	r4, [r0, #0]
 8009116:	60c4      	str	r4, [r0, #12]
 8009118:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800911c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009120:	b94c      	cbnz	r4, 8009136 <__pow5mult+0x66>
 8009122:	f240 2171 	movw	r1, #625	; 0x271
 8009126:	4630      	mov	r0, r6
 8009128:	f7ff ff16 	bl	8008f58 <__i2b>
 800912c:	2300      	movs	r3, #0
 800912e:	f8c8 0008 	str.w	r0, [r8, #8]
 8009132:	4604      	mov	r4, r0
 8009134:	6003      	str	r3, [r0, #0]
 8009136:	f04f 0900 	mov.w	r9, #0
 800913a:	07eb      	lsls	r3, r5, #31
 800913c:	d50a      	bpl.n	8009154 <__pow5mult+0x84>
 800913e:	4639      	mov	r1, r7
 8009140:	4622      	mov	r2, r4
 8009142:	4630      	mov	r0, r6
 8009144:	f7ff ff1e 	bl	8008f84 <__multiply>
 8009148:	4639      	mov	r1, r7
 800914a:	4680      	mov	r8, r0
 800914c:	4630      	mov	r0, r6
 800914e:	f7ff fdfd 	bl	8008d4c <_Bfree>
 8009152:	4647      	mov	r7, r8
 8009154:	106d      	asrs	r5, r5, #1
 8009156:	d00b      	beq.n	8009170 <__pow5mult+0xa0>
 8009158:	6820      	ldr	r0, [r4, #0]
 800915a:	b938      	cbnz	r0, 800916c <__pow5mult+0x9c>
 800915c:	4622      	mov	r2, r4
 800915e:	4621      	mov	r1, r4
 8009160:	4630      	mov	r0, r6
 8009162:	f7ff ff0f 	bl	8008f84 <__multiply>
 8009166:	6020      	str	r0, [r4, #0]
 8009168:	f8c0 9000 	str.w	r9, [r0]
 800916c:	4604      	mov	r4, r0
 800916e:	e7e4      	b.n	800913a <__pow5mult+0x6a>
 8009170:	4638      	mov	r0, r7
 8009172:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009176:	bf00      	nop
 8009178:	0801d220 	.word	0x0801d220
 800917c:	0801ce20 	.word	0x0801ce20
 8009180:	0801d0d0 	.word	0x0801d0d0

08009184 <__lshift>:
 8009184:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009188:	460c      	mov	r4, r1
 800918a:	6849      	ldr	r1, [r1, #4]
 800918c:	6923      	ldr	r3, [r4, #16]
 800918e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009192:	68a3      	ldr	r3, [r4, #8]
 8009194:	4607      	mov	r7, r0
 8009196:	4691      	mov	r9, r2
 8009198:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800919c:	f108 0601 	add.w	r6, r8, #1
 80091a0:	42b3      	cmp	r3, r6
 80091a2:	db0b      	blt.n	80091bc <__lshift+0x38>
 80091a4:	4638      	mov	r0, r7
 80091a6:	f7ff fd91 	bl	8008ccc <_Balloc>
 80091aa:	4605      	mov	r5, r0
 80091ac:	b948      	cbnz	r0, 80091c2 <__lshift+0x3e>
 80091ae:	4602      	mov	r2, r0
 80091b0:	4b28      	ldr	r3, [pc, #160]	; (8009254 <__lshift+0xd0>)
 80091b2:	4829      	ldr	r0, [pc, #164]	; (8009258 <__lshift+0xd4>)
 80091b4:	f240 11d9 	movw	r1, #473	; 0x1d9
 80091b8:	f7fe fb42 	bl	8007840 <__assert_func>
 80091bc:	3101      	adds	r1, #1
 80091be:	005b      	lsls	r3, r3, #1
 80091c0:	e7ee      	b.n	80091a0 <__lshift+0x1c>
 80091c2:	2300      	movs	r3, #0
 80091c4:	f100 0114 	add.w	r1, r0, #20
 80091c8:	f100 0210 	add.w	r2, r0, #16
 80091cc:	4618      	mov	r0, r3
 80091ce:	4553      	cmp	r3, sl
 80091d0:	db33      	blt.n	800923a <__lshift+0xb6>
 80091d2:	6920      	ldr	r0, [r4, #16]
 80091d4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80091d8:	f104 0314 	add.w	r3, r4, #20
 80091dc:	f019 091f 	ands.w	r9, r9, #31
 80091e0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80091e4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80091e8:	d02b      	beq.n	8009242 <__lshift+0xbe>
 80091ea:	f1c9 0e20 	rsb	lr, r9, #32
 80091ee:	468a      	mov	sl, r1
 80091f0:	2200      	movs	r2, #0
 80091f2:	6818      	ldr	r0, [r3, #0]
 80091f4:	fa00 f009 	lsl.w	r0, r0, r9
 80091f8:	4302      	orrs	r2, r0
 80091fa:	f84a 2b04 	str.w	r2, [sl], #4
 80091fe:	f853 2b04 	ldr.w	r2, [r3], #4
 8009202:	459c      	cmp	ip, r3
 8009204:	fa22 f20e 	lsr.w	r2, r2, lr
 8009208:	d8f3      	bhi.n	80091f2 <__lshift+0x6e>
 800920a:	ebac 0304 	sub.w	r3, ip, r4
 800920e:	3b15      	subs	r3, #21
 8009210:	f023 0303 	bic.w	r3, r3, #3
 8009214:	3304      	adds	r3, #4
 8009216:	f104 0015 	add.w	r0, r4, #21
 800921a:	4584      	cmp	ip, r0
 800921c:	bf38      	it	cc
 800921e:	2304      	movcc	r3, #4
 8009220:	50ca      	str	r2, [r1, r3]
 8009222:	b10a      	cbz	r2, 8009228 <__lshift+0xa4>
 8009224:	f108 0602 	add.w	r6, r8, #2
 8009228:	3e01      	subs	r6, #1
 800922a:	4638      	mov	r0, r7
 800922c:	612e      	str	r6, [r5, #16]
 800922e:	4621      	mov	r1, r4
 8009230:	f7ff fd8c 	bl	8008d4c <_Bfree>
 8009234:	4628      	mov	r0, r5
 8009236:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800923a:	f842 0f04 	str.w	r0, [r2, #4]!
 800923e:	3301      	adds	r3, #1
 8009240:	e7c5      	b.n	80091ce <__lshift+0x4a>
 8009242:	3904      	subs	r1, #4
 8009244:	f853 2b04 	ldr.w	r2, [r3], #4
 8009248:	f841 2f04 	str.w	r2, [r1, #4]!
 800924c:	459c      	cmp	ip, r3
 800924e:	d8f9      	bhi.n	8009244 <__lshift+0xc0>
 8009250:	e7ea      	b.n	8009228 <__lshift+0xa4>
 8009252:	bf00      	nop
 8009254:	0801d041 	.word	0x0801d041
 8009258:	0801d0d0 	.word	0x0801d0d0

0800925c <__mcmp>:
 800925c:	b530      	push	{r4, r5, lr}
 800925e:	6902      	ldr	r2, [r0, #16]
 8009260:	690c      	ldr	r4, [r1, #16]
 8009262:	1b12      	subs	r2, r2, r4
 8009264:	d10e      	bne.n	8009284 <__mcmp+0x28>
 8009266:	f100 0314 	add.w	r3, r0, #20
 800926a:	3114      	adds	r1, #20
 800926c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8009270:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8009274:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8009278:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800927c:	42a5      	cmp	r5, r4
 800927e:	d003      	beq.n	8009288 <__mcmp+0x2c>
 8009280:	d305      	bcc.n	800928e <__mcmp+0x32>
 8009282:	2201      	movs	r2, #1
 8009284:	4610      	mov	r0, r2
 8009286:	bd30      	pop	{r4, r5, pc}
 8009288:	4283      	cmp	r3, r0
 800928a:	d3f3      	bcc.n	8009274 <__mcmp+0x18>
 800928c:	e7fa      	b.n	8009284 <__mcmp+0x28>
 800928e:	f04f 32ff 	mov.w	r2, #4294967295
 8009292:	e7f7      	b.n	8009284 <__mcmp+0x28>

08009294 <__mdiff>:
 8009294:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009298:	460c      	mov	r4, r1
 800929a:	4606      	mov	r6, r0
 800929c:	4611      	mov	r1, r2
 800929e:	4620      	mov	r0, r4
 80092a0:	4617      	mov	r7, r2
 80092a2:	f7ff ffdb 	bl	800925c <__mcmp>
 80092a6:	1e05      	subs	r5, r0, #0
 80092a8:	d110      	bne.n	80092cc <__mdiff+0x38>
 80092aa:	4629      	mov	r1, r5
 80092ac:	4630      	mov	r0, r6
 80092ae:	f7ff fd0d 	bl	8008ccc <_Balloc>
 80092b2:	b930      	cbnz	r0, 80092c2 <__mdiff+0x2e>
 80092b4:	4b39      	ldr	r3, [pc, #228]	; (800939c <__mdiff+0x108>)
 80092b6:	4602      	mov	r2, r0
 80092b8:	f240 2132 	movw	r1, #562	; 0x232
 80092bc:	4838      	ldr	r0, [pc, #224]	; (80093a0 <__mdiff+0x10c>)
 80092be:	f7fe fabf 	bl	8007840 <__assert_func>
 80092c2:	2301      	movs	r3, #1
 80092c4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80092c8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80092cc:	bfa4      	itt	ge
 80092ce:	463b      	movge	r3, r7
 80092d0:	4627      	movge	r7, r4
 80092d2:	4630      	mov	r0, r6
 80092d4:	6879      	ldr	r1, [r7, #4]
 80092d6:	bfa6      	itte	ge
 80092d8:	461c      	movge	r4, r3
 80092da:	2500      	movge	r5, #0
 80092dc:	2501      	movlt	r5, #1
 80092de:	f7ff fcf5 	bl	8008ccc <_Balloc>
 80092e2:	b920      	cbnz	r0, 80092ee <__mdiff+0x5a>
 80092e4:	4b2d      	ldr	r3, [pc, #180]	; (800939c <__mdiff+0x108>)
 80092e6:	4602      	mov	r2, r0
 80092e8:	f44f 7110 	mov.w	r1, #576	; 0x240
 80092ec:	e7e6      	b.n	80092bc <__mdiff+0x28>
 80092ee:	693e      	ldr	r6, [r7, #16]
 80092f0:	60c5      	str	r5, [r0, #12]
 80092f2:	6925      	ldr	r5, [r4, #16]
 80092f4:	f107 0114 	add.w	r1, r7, #20
 80092f8:	f104 0914 	add.w	r9, r4, #20
 80092fc:	f100 0e14 	add.w	lr, r0, #20
 8009300:	f107 0210 	add.w	r2, r7, #16
 8009304:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8009308:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 800930c:	46f2      	mov	sl, lr
 800930e:	2700      	movs	r7, #0
 8009310:	f859 3b04 	ldr.w	r3, [r9], #4
 8009314:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8009318:	fa1f f883 	uxth.w	r8, r3
 800931c:	fa17 f78b 	uxtah	r7, r7, fp
 8009320:	0c1b      	lsrs	r3, r3, #16
 8009322:	eba7 0808 	sub.w	r8, r7, r8
 8009326:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800932a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800932e:	fa1f f888 	uxth.w	r8, r8
 8009332:	141f      	asrs	r7, r3, #16
 8009334:	454d      	cmp	r5, r9
 8009336:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800933a:	f84a 3b04 	str.w	r3, [sl], #4
 800933e:	d8e7      	bhi.n	8009310 <__mdiff+0x7c>
 8009340:	1b2b      	subs	r3, r5, r4
 8009342:	3b15      	subs	r3, #21
 8009344:	f023 0303 	bic.w	r3, r3, #3
 8009348:	3304      	adds	r3, #4
 800934a:	3415      	adds	r4, #21
 800934c:	42a5      	cmp	r5, r4
 800934e:	bf38      	it	cc
 8009350:	2304      	movcc	r3, #4
 8009352:	4419      	add	r1, r3
 8009354:	4473      	add	r3, lr
 8009356:	469e      	mov	lr, r3
 8009358:	460d      	mov	r5, r1
 800935a:	4565      	cmp	r5, ip
 800935c:	d30e      	bcc.n	800937c <__mdiff+0xe8>
 800935e:	f10c 0203 	add.w	r2, ip, #3
 8009362:	1a52      	subs	r2, r2, r1
 8009364:	f022 0203 	bic.w	r2, r2, #3
 8009368:	3903      	subs	r1, #3
 800936a:	458c      	cmp	ip, r1
 800936c:	bf38      	it	cc
 800936e:	2200      	movcc	r2, #0
 8009370:	441a      	add	r2, r3
 8009372:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8009376:	b17b      	cbz	r3, 8009398 <__mdiff+0x104>
 8009378:	6106      	str	r6, [r0, #16]
 800937a:	e7a5      	b.n	80092c8 <__mdiff+0x34>
 800937c:	f855 8b04 	ldr.w	r8, [r5], #4
 8009380:	fa17 f488 	uxtah	r4, r7, r8
 8009384:	1422      	asrs	r2, r4, #16
 8009386:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800938a:	b2a4      	uxth	r4, r4
 800938c:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8009390:	f84e 4b04 	str.w	r4, [lr], #4
 8009394:	1417      	asrs	r7, r2, #16
 8009396:	e7e0      	b.n	800935a <__mdiff+0xc6>
 8009398:	3e01      	subs	r6, #1
 800939a:	e7ea      	b.n	8009372 <__mdiff+0xde>
 800939c:	0801d041 	.word	0x0801d041
 80093a0:	0801d0d0 	.word	0x0801d0d0

080093a4 <__ulp>:
 80093a4:	b082      	sub	sp, #8
 80093a6:	ed8d 0b00 	vstr	d0, [sp]
 80093aa:	9b01      	ldr	r3, [sp, #4]
 80093ac:	4912      	ldr	r1, [pc, #72]	; (80093f8 <__ulp+0x54>)
 80093ae:	4019      	ands	r1, r3
 80093b0:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 80093b4:	2900      	cmp	r1, #0
 80093b6:	dd05      	ble.n	80093c4 <__ulp+0x20>
 80093b8:	2200      	movs	r2, #0
 80093ba:	460b      	mov	r3, r1
 80093bc:	ec43 2b10 	vmov	d0, r2, r3
 80093c0:	b002      	add	sp, #8
 80093c2:	4770      	bx	lr
 80093c4:	4249      	negs	r1, r1
 80093c6:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 80093ca:	ea4f 5021 	mov.w	r0, r1, asr #20
 80093ce:	f04f 0200 	mov.w	r2, #0
 80093d2:	f04f 0300 	mov.w	r3, #0
 80093d6:	da04      	bge.n	80093e2 <__ulp+0x3e>
 80093d8:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 80093dc:	fa41 f300 	asr.w	r3, r1, r0
 80093e0:	e7ec      	b.n	80093bc <__ulp+0x18>
 80093e2:	f1a0 0114 	sub.w	r1, r0, #20
 80093e6:	291e      	cmp	r1, #30
 80093e8:	bfda      	itte	le
 80093ea:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 80093ee:	fa20 f101 	lsrle.w	r1, r0, r1
 80093f2:	2101      	movgt	r1, #1
 80093f4:	460a      	mov	r2, r1
 80093f6:	e7e1      	b.n	80093bc <__ulp+0x18>
 80093f8:	7ff00000 	.word	0x7ff00000

080093fc <__b2d>:
 80093fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80093fe:	6905      	ldr	r5, [r0, #16]
 8009400:	f100 0714 	add.w	r7, r0, #20
 8009404:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8009408:	1f2e      	subs	r6, r5, #4
 800940a:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800940e:	4620      	mov	r0, r4
 8009410:	f7ff fd52 	bl	8008eb8 <__hi0bits>
 8009414:	f1c0 0320 	rsb	r3, r0, #32
 8009418:	280a      	cmp	r0, #10
 800941a:	f8df c07c 	ldr.w	ip, [pc, #124]	; 8009498 <__b2d+0x9c>
 800941e:	600b      	str	r3, [r1, #0]
 8009420:	dc14      	bgt.n	800944c <__b2d+0x50>
 8009422:	f1c0 0e0b 	rsb	lr, r0, #11
 8009426:	fa24 f10e 	lsr.w	r1, r4, lr
 800942a:	42b7      	cmp	r7, r6
 800942c:	ea41 030c 	orr.w	r3, r1, ip
 8009430:	bf34      	ite	cc
 8009432:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8009436:	2100      	movcs	r1, #0
 8009438:	3015      	adds	r0, #21
 800943a:	fa04 f000 	lsl.w	r0, r4, r0
 800943e:	fa21 f10e 	lsr.w	r1, r1, lr
 8009442:	ea40 0201 	orr.w	r2, r0, r1
 8009446:	ec43 2b10 	vmov	d0, r2, r3
 800944a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800944c:	42b7      	cmp	r7, r6
 800944e:	bf3a      	itte	cc
 8009450:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8009454:	f1a5 0608 	subcc.w	r6, r5, #8
 8009458:	2100      	movcs	r1, #0
 800945a:	380b      	subs	r0, #11
 800945c:	d017      	beq.n	800948e <__b2d+0x92>
 800945e:	f1c0 0c20 	rsb	ip, r0, #32
 8009462:	fa04 f500 	lsl.w	r5, r4, r0
 8009466:	42be      	cmp	r6, r7
 8009468:	fa21 f40c 	lsr.w	r4, r1, ip
 800946c:	ea45 0504 	orr.w	r5, r5, r4
 8009470:	bf8c      	ite	hi
 8009472:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8009476:	2400      	movls	r4, #0
 8009478:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800947c:	fa01 f000 	lsl.w	r0, r1, r0
 8009480:	fa24 f40c 	lsr.w	r4, r4, ip
 8009484:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8009488:	ea40 0204 	orr.w	r2, r0, r4
 800948c:	e7db      	b.n	8009446 <__b2d+0x4a>
 800948e:	ea44 030c 	orr.w	r3, r4, ip
 8009492:	460a      	mov	r2, r1
 8009494:	e7d7      	b.n	8009446 <__b2d+0x4a>
 8009496:	bf00      	nop
 8009498:	3ff00000 	.word	0x3ff00000

0800949c <__d2b>:
 800949c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80094a0:	4689      	mov	r9, r1
 80094a2:	2101      	movs	r1, #1
 80094a4:	ec57 6b10 	vmov	r6, r7, d0
 80094a8:	4690      	mov	r8, r2
 80094aa:	f7ff fc0f 	bl	8008ccc <_Balloc>
 80094ae:	4604      	mov	r4, r0
 80094b0:	b930      	cbnz	r0, 80094c0 <__d2b+0x24>
 80094b2:	4602      	mov	r2, r0
 80094b4:	4b25      	ldr	r3, [pc, #148]	; (800954c <__d2b+0xb0>)
 80094b6:	4826      	ldr	r0, [pc, #152]	; (8009550 <__d2b+0xb4>)
 80094b8:	f240 310a 	movw	r1, #778	; 0x30a
 80094bc:	f7fe f9c0 	bl	8007840 <__assert_func>
 80094c0:	f3c7 550a 	ubfx	r5, r7, #20, #11
 80094c4:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80094c8:	bb35      	cbnz	r5, 8009518 <__d2b+0x7c>
 80094ca:	2e00      	cmp	r6, #0
 80094cc:	9301      	str	r3, [sp, #4]
 80094ce:	d028      	beq.n	8009522 <__d2b+0x86>
 80094d0:	4668      	mov	r0, sp
 80094d2:	9600      	str	r6, [sp, #0]
 80094d4:	f7ff fd10 	bl	8008ef8 <__lo0bits>
 80094d8:	9900      	ldr	r1, [sp, #0]
 80094da:	b300      	cbz	r0, 800951e <__d2b+0x82>
 80094dc:	9a01      	ldr	r2, [sp, #4]
 80094de:	f1c0 0320 	rsb	r3, r0, #32
 80094e2:	fa02 f303 	lsl.w	r3, r2, r3
 80094e6:	430b      	orrs	r3, r1
 80094e8:	40c2      	lsrs	r2, r0
 80094ea:	6163      	str	r3, [r4, #20]
 80094ec:	9201      	str	r2, [sp, #4]
 80094ee:	9b01      	ldr	r3, [sp, #4]
 80094f0:	61a3      	str	r3, [r4, #24]
 80094f2:	2b00      	cmp	r3, #0
 80094f4:	bf14      	ite	ne
 80094f6:	2202      	movne	r2, #2
 80094f8:	2201      	moveq	r2, #1
 80094fa:	6122      	str	r2, [r4, #16]
 80094fc:	b1d5      	cbz	r5, 8009534 <__d2b+0x98>
 80094fe:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8009502:	4405      	add	r5, r0
 8009504:	f8c9 5000 	str.w	r5, [r9]
 8009508:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800950c:	f8c8 0000 	str.w	r0, [r8]
 8009510:	4620      	mov	r0, r4
 8009512:	b003      	add	sp, #12
 8009514:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009518:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800951c:	e7d5      	b.n	80094ca <__d2b+0x2e>
 800951e:	6161      	str	r1, [r4, #20]
 8009520:	e7e5      	b.n	80094ee <__d2b+0x52>
 8009522:	a801      	add	r0, sp, #4
 8009524:	f7ff fce8 	bl	8008ef8 <__lo0bits>
 8009528:	9b01      	ldr	r3, [sp, #4]
 800952a:	6163      	str	r3, [r4, #20]
 800952c:	2201      	movs	r2, #1
 800952e:	6122      	str	r2, [r4, #16]
 8009530:	3020      	adds	r0, #32
 8009532:	e7e3      	b.n	80094fc <__d2b+0x60>
 8009534:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009538:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800953c:	f8c9 0000 	str.w	r0, [r9]
 8009540:	6918      	ldr	r0, [r3, #16]
 8009542:	f7ff fcb9 	bl	8008eb8 <__hi0bits>
 8009546:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800954a:	e7df      	b.n	800950c <__d2b+0x70>
 800954c:	0801d041 	.word	0x0801d041
 8009550:	0801d0d0 	.word	0x0801d0d0

08009554 <__ratio>:
 8009554:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009558:	4688      	mov	r8, r1
 800955a:	4669      	mov	r1, sp
 800955c:	4681      	mov	r9, r0
 800955e:	f7ff ff4d 	bl	80093fc <__b2d>
 8009562:	a901      	add	r1, sp, #4
 8009564:	4640      	mov	r0, r8
 8009566:	ec55 4b10 	vmov	r4, r5, d0
 800956a:	f7ff ff47 	bl	80093fc <__b2d>
 800956e:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009572:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8009576:	eba3 0c02 	sub.w	ip, r3, r2
 800957a:	e9dd 3200 	ldrd	r3, r2, [sp]
 800957e:	1a9b      	subs	r3, r3, r2
 8009580:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8009584:	ec51 0b10 	vmov	r0, r1, d0
 8009588:	2b00      	cmp	r3, #0
 800958a:	bfd6      	itet	le
 800958c:	460a      	movle	r2, r1
 800958e:	462a      	movgt	r2, r5
 8009590:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8009594:	468b      	mov	fp, r1
 8009596:	462f      	mov	r7, r5
 8009598:	bfd4      	ite	le
 800959a:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800959e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80095a2:	4620      	mov	r0, r4
 80095a4:	ee10 2a10 	vmov	r2, s0
 80095a8:	465b      	mov	r3, fp
 80095aa:	4639      	mov	r1, r7
 80095ac:	f7f7 f966 	bl	800087c <__aeabi_ddiv>
 80095b0:	ec41 0b10 	vmov	d0, r0, r1
 80095b4:	b003      	add	sp, #12
 80095b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080095ba <__copybits>:
 80095ba:	3901      	subs	r1, #1
 80095bc:	b570      	push	{r4, r5, r6, lr}
 80095be:	1149      	asrs	r1, r1, #5
 80095c0:	6914      	ldr	r4, [r2, #16]
 80095c2:	3101      	adds	r1, #1
 80095c4:	f102 0314 	add.w	r3, r2, #20
 80095c8:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80095cc:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80095d0:	1f05      	subs	r5, r0, #4
 80095d2:	42a3      	cmp	r3, r4
 80095d4:	d30c      	bcc.n	80095f0 <__copybits+0x36>
 80095d6:	1aa3      	subs	r3, r4, r2
 80095d8:	3b11      	subs	r3, #17
 80095da:	f023 0303 	bic.w	r3, r3, #3
 80095de:	3211      	adds	r2, #17
 80095e0:	42a2      	cmp	r2, r4
 80095e2:	bf88      	it	hi
 80095e4:	2300      	movhi	r3, #0
 80095e6:	4418      	add	r0, r3
 80095e8:	2300      	movs	r3, #0
 80095ea:	4288      	cmp	r0, r1
 80095ec:	d305      	bcc.n	80095fa <__copybits+0x40>
 80095ee:	bd70      	pop	{r4, r5, r6, pc}
 80095f0:	f853 6b04 	ldr.w	r6, [r3], #4
 80095f4:	f845 6f04 	str.w	r6, [r5, #4]!
 80095f8:	e7eb      	b.n	80095d2 <__copybits+0x18>
 80095fa:	f840 3b04 	str.w	r3, [r0], #4
 80095fe:	e7f4      	b.n	80095ea <__copybits+0x30>

08009600 <__any_on>:
 8009600:	f100 0214 	add.w	r2, r0, #20
 8009604:	6900      	ldr	r0, [r0, #16]
 8009606:	114b      	asrs	r3, r1, #5
 8009608:	4298      	cmp	r0, r3
 800960a:	b510      	push	{r4, lr}
 800960c:	db11      	blt.n	8009632 <__any_on+0x32>
 800960e:	dd0a      	ble.n	8009626 <__any_on+0x26>
 8009610:	f011 011f 	ands.w	r1, r1, #31
 8009614:	d007      	beq.n	8009626 <__any_on+0x26>
 8009616:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800961a:	fa24 f001 	lsr.w	r0, r4, r1
 800961e:	fa00 f101 	lsl.w	r1, r0, r1
 8009622:	428c      	cmp	r4, r1
 8009624:	d10b      	bne.n	800963e <__any_on+0x3e>
 8009626:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800962a:	4293      	cmp	r3, r2
 800962c:	d803      	bhi.n	8009636 <__any_on+0x36>
 800962e:	2000      	movs	r0, #0
 8009630:	bd10      	pop	{r4, pc}
 8009632:	4603      	mov	r3, r0
 8009634:	e7f7      	b.n	8009626 <__any_on+0x26>
 8009636:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800963a:	2900      	cmp	r1, #0
 800963c:	d0f5      	beq.n	800962a <__any_on+0x2a>
 800963e:	2001      	movs	r0, #1
 8009640:	e7f6      	b.n	8009630 <__any_on+0x30>

08009642 <_calloc_r>:
 8009642:	b513      	push	{r0, r1, r4, lr}
 8009644:	434a      	muls	r2, r1
 8009646:	4611      	mov	r1, r2
 8009648:	9201      	str	r2, [sp, #4]
 800964a:	f000 f859 	bl	8009700 <_malloc_r>
 800964e:	4604      	mov	r4, r0
 8009650:	b118      	cbz	r0, 800965a <_calloc_r+0x18>
 8009652:	9a01      	ldr	r2, [sp, #4]
 8009654:	2100      	movs	r1, #0
 8009656:	f7fc fb25 	bl	8005ca4 <memset>
 800965a:	4620      	mov	r0, r4
 800965c:	b002      	add	sp, #8
 800965e:	bd10      	pop	{r4, pc}

08009660 <_free_r>:
 8009660:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009662:	2900      	cmp	r1, #0
 8009664:	d048      	beq.n	80096f8 <_free_r+0x98>
 8009666:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800966a:	9001      	str	r0, [sp, #4]
 800966c:	2b00      	cmp	r3, #0
 800966e:	f1a1 0404 	sub.w	r4, r1, #4
 8009672:	bfb8      	it	lt
 8009674:	18e4      	addlt	r4, r4, r3
 8009676:	f000 fe8b 	bl	800a390 <__malloc_lock>
 800967a:	4a20      	ldr	r2, [pc, #128]	; (80096fc <_free_r+0x9c>)
 800967c:	9801      	ldr	r0, [sp, #4]
 800967e:	6813      	ldr	r3, [r2, #0]
 8009680:	4615      	mov	r5, r2
 8009682:	b933      	cbnz	r3, 8009692 <_free_r+0x32>
 8009684:	6063      	str	r3, [r4, #4]
 8009686:	6014      	str	r4, [r2, #0]
 8009688:	b003      	add	sp, #12
 800968a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800968e:	f000 be85 	b.w	800a39c <__malloc_unlock>
 8009692:	42a3      	cmp	r3, r4
 8009694:	d90b      	bls.n	80096ae <_free_r+0x4e>
 8009696:	6821      	ldr	r1, [r4, #0]
 8009698:	1862      	adds	r2, r4, r1
 800969a:	4293      	cmp	r3, r2
 800969c:	bf04      	itt	eq
 800969e:	681a      	ldreq	r2, [r3, #0]
 80096a0:	685b      	ldreq	r3, [r3, #4]
 80096a2:	6063      	str	r3, [r4, #4]
 80096a4:	bf04      	itt	eq
 80096a6:	1852      	addeq	r2, r2, r1
 80096a8:	6022      	streq	r2, [r4, #0]
 80096aa:	602c      	str	r4, [r5, #0]
 80096ac:	e7ec      	b.n	8009688 <_free_r+0x28>
 80096ae:	461a      	mov	r2, r3
 80096b0:	685b      	ldr	r3, [r3, #4]
 80096b2:	b10b      	cbz	r3, 80096b8 <_free_r+0x58>
 80096b4:	42a3      	cmp	r3, r4
 80096b6:	d9fa      	bls.n	80096ae <_free_r+0x4e>
 80096b8:	6811      	ldr	r1, [r2, #0]
 80096ba:	1855      	adds	r5, r2, r1
 80096bc:	42a5      	cmp	r5, r4
 80096be:	d10b      	bne.n	80096d8 <_free_r+0x78>
 80096c0:	6824      	ldr	r4, [r4, #0]
 80096c2:	4421      	add	r1, r4
 80096c4:	1854      	adds	r4, r2, r1
 80096c6:	42a3      	cmp	r3, r4
 80096c8:	6011      	str	r1, [r2, #0]
 80096ca:	d1dd      	bne.n	8009688 <_free_r+0x28>
 80096cc:	681c      	ldr	r4, [r3, #0]
 80096ce:	685b      	ldr	r3, [r3, #4]
 80096d0:	6053      	str	r3, [r2, #4]
 80096d2:	4421      	add	r1, r4
 80096d4:	6011      	str	r1, [r2, #0]
 80096d6:	e7d7      	b.n	8009688 <_free_r+0x28>
 80096d8:	d902      	bls.n	80096e0 <_free_r+0x80>
 80096da:	230c      	movs	r3, #12
 80096dc:	6003      	str	r3, [r0, #0]
 80096de:	e7d3      	b.n	8009688 <_free_r+0x28>
 80096e0:	6825      	ldr	r5, [r4, #0]
 80096e2:	1961      	adds	r1, r4, r5
 80096e4:	428b      	cmp	r3, r1
 80096e6:	bf04      	itt	eq
 80096e8:	6819      	ldreq	r1, [r3, #0]
 80096ea:	685b      	ldreq	r3, [r3, #4]
 80096ec:	6063      	str	r3, [r4, #4]
 80096ee:	bf04      	itt	eq
 80096f0:	1949      	addeq	r1, r1, r5
 80096f2:	6021      	streq	r1, [r4, #0]
 80096f4:	6054      	str	r4, [r2, #4]
 80096f6:	e7c7      	b.n	8009688 <_free_r+0x28>
 80096f8:	b003      	add	sp, #12
 80096fa:	bd30      	pop	{r4, r5, pc}
 80096fc:	20000208 	.word	0x20000208

08009700 <_malloc_r>:
 8009700:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009702:	1ccd      	adds	r5, r1, #3
 8009704:	f025 0503 	bic.w	r5, r5, #3
 8009708:	3508      	adds	r5, #8
 800970a:	2d0c      	cmp	r5, #12
 800970c:	bf38      	it	cc
 800970e:	250c      	movcc	r5, #12
 8009710:	2d00      	cmp	r5, #0
 8009712:	4606      	mov	r6, r0
 8009714:	db01      	blt.n	800971a <_malloc_r+0x1a>
 8009716:	42a9      	cmp	r1, r5
 8009718:	d903      	bls.n	8009722 <_malloc_r+0x22>
 800971a:	230c      	movs	r3, #12
 800971c:	6033      	str	r3, [r6, #0]
 800971e:	2000      	movs	r0, #0
 8009720:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009722:	f000 fe35 	bl	800a390 <__malloc_lock>
 8009726:	4921      	ldr	r1, [pc, #132]	; (80097ac <_malloc_r+0xac>)
 8009728:	680a      	ldr	r2, [r1, #0]
 800972a:	4614      	mov	r4, r2
 800972c:	b99c      	cbnz	r4, 8009756 <_malloc_r+0x56>
 800972e:	4f20      	ldr	r7, [pc, #128]	; (80097b0 <_malloc_r+0xb0>)
 8009730:	683b      	ldr	r3, [r7, #0]
 8009732:	b923      	cbnz	r3, 800973e <_malloc_r+0x3e>
 8009734:	4621      	mov	r1, r4
 8009736:	4630      	mov	r0, r6
 8009738:	f000 fafa 	bl	8009d30 <_sbrk_r>
 800973c:	6038      	str	r0, [r7, #0]
 800973e:	4629      	mov	r1, r5
 8009740:	4630      	mov	r0, r6
 8009742:	f000 faf5 	bl	8009d30 <_sbrk_r>
 8009746:	1c43      	adds	r3, r0, #1
 8009748:	d123      	bne.n	8009792 <_malloc_r+0x92>
 800974a:	230c      	movs	r3, #12
 800974c:	6033      	str	r3, [r6, #0]
 800974e:	4630      	mov	r0, r6
 8009750:	f000 fe24 	bl	800a39c <__malloc_unlock>
 8009754:	e7e3      	b.n	800971e <_malloc_r+0x1e>
 8009756:	6823      	ldr	r3, [r4, #0]
 8009758:	1b5b      	subs	r3, r3, r5
 800975a:	d417      	bmi.n	800978c <_malloc_r+0x8c>
 800975c:	2b0b      	cmp	r3, #11
 800975e:	d903      	bls.n	8009768 <_malloc_r+0x68>
 8009760:	6023      	str	r3, [r4, #0]
 8009762:	441c      	add	r4, r3
 8009764:	6025      	str	r5, [r4, #0]
 8009766:	e004      	b.n	8009772 <_malloc_r+0x72>
 8009768:	6863      	ldr	r3, [r4, #4]
 800976a:	42a2      	cmp	r2, r4
 800976c:	bf0c      	ite	eq
 800976e:	600b      	streq	r3, [r1, #0]
 8009770:	6053      	strne	r3, [r2, #4]
 8009772:	4630      	mov	r0, r6
 8009774:	f000 fe12 	bl	800a39c <__malloc_unlock>
 8009778:	f104 000b 	add.w	r0, r4, #11
 800977c:	1d23      	adds	r3, r4, #4
 800977e:	f020 0007 	bic.w	r0, r0, #7
 8009782:	1ac2      	subs	r2, r0, r3
 8009784:	d0cc      	beq.n	8009720 <_malloc_r+0x20>
 8009786:	1a1b      	subs	r3, r3, r0
 8009788:	50a3      	str	r3, [r4, r2]
 800978a:	e7c9      	b.n	8009720 <_malloc_r+0x20>
 800978c:	4622      	mov	r2, r4
 800978e:	6864      	ldr	r4, [r4, #4]
 8009790:	e7cc      	b.n	800972c <_malloc_r+0x2c>
 8009792:	1cc4      	adds	r4, r0, #3
 8009794:	f024 0403 	bic.w	r4, r4, #3
 8009798:	42a0      	cmp	r0, r4
 800979a:	d0e3      	beq.n	8009764 <_malloc_r+0x64>
 800979c:	1a21      	subs	r1, r4, r0
 800979e:	4630      	mov	r0, r6
 80097a0:	f000 fac6 	bl	8009d30 <_sbrk_r>
 80097a4:	3001      	adds	r0, #1
 80097a6:	d1dd      	bne.n	8009764 <_malloc_r+0x64>
 80097a8:	e7cf      	b.n	800974a <_malloc_r+0x4a>
 80097aa:	bf00      	nop
 80097ac:	20000208 	.word	0x20000208
 80097b0:	2000020c 	.word	0x2000020c

080097b4 <__ssputs_r>:
 80097b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80097b8:	688e      	ldr	r6, [r1, #8]
 80097ba:	429e      	cmp	r6, r3
 80097bc:	4682      	mov	sl, r0
 80097be:	460c      	mov	r4, r1
 80097c0:	4690      	mov	r8, r2
 80097c2:	461f      	mov	r7, r3
 80097c4:	d838      	bhi.n	8009838 <__ssputs_r+0x84>
 80097c6:	898a      	ldrh	r2, [r1, #12]
 80097c8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80097cc:	d032      	beq.n	8009834 <__ssputs_r+0x80>
 80097ce:	6825      	ldr	r5, [r4, #0]
 80097d0:	6909      	ldr	r1, [r1, #16]
 80097d2:	eba5 0901 	sub.w	r9, r5, r1
 80097d6:	6965      	ldr	r5, [r4, #20]
 80097d8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80097dc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80097e0:	3301      	adds	r3, #1
 80097e2:	444b      	add	r3, r9
 80097e4:	106d      	asrs	r5, r5, #1
 80097e6:	429d      	cmp	r5, r3
 80097e8:	bf38      	it	cc
 80097ea:	461d      	movcc	r5, r3
 80097ec:	0553      	lsls	r3, r2, #21
 80097ee:	d531      	bpl.n	8009854 <__ssputs_r+0xa0>
 80097f0:	4629      	mov	r1, r5
 80097f2:	f7ff ff85 	bl	8009700 <_malloc_r>
 80097f6:	4606      	mov	r6, r0
 80097f8:	b950      	cbnz	r0, 8009810 <__ssputs_r+0x5c>
 80097fa:	230c      	movs	r3, #12
 80097fc:	f8ca 3000 	str.w	r3, [sl]
 8009800:	89a3      	ldrh	r3, [r4, #12]
 8009802:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009806:	81a3      	strh	r3, [r4, #12]
 8009808:	f04f 30ff 	mov.w	r0, #4294967295
 800980c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009810:	6921      	ldr	r1, [r4, #16]
 8009812:	464a      	mov	r2, r9
 8009814:	f7ff fa4c 	bl	8008cb0 <memcpy>
 8009818:	89a3      	ldrh	r3, [r4, #12]
 800981a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800981e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009822:	81a3      	strh	r3, [r4, #12]
 8009824:	6126      	str	r6, [r4, #16]
 8009826:	6165      	str	r5, [r4, #20]
 8009828:	444e      	add	r6, r9
 800982a:	eba5 0509 	sub.w	r5, r5, r9
 800982e:	6026      	str	r6, [r4, #0]
 8009830:	60a5      	str	r5, [r4, #8]
 8009832:	463e      	mov	r6, r7
 8009834:	42be      	cmp	r6, r7
 8009836:	d900      	bls.n	800983a <__ssputs_r+0x86>
 8009838:	463e      	mov	r6, r7
 800983a:	4632      	mov	r2, r6
 800983c:	6820      	ldr	r0, [r4, #0]
 800983e:	4641      	mov	r1, r8
 8009840:	f000 fd8c 	bl	800a35c <memmove>
 8009844:	68a3      	ldr	r3, [r4, #8]
 8009846:	6822      	ldr	r2, [r4, #0]
 8009848:	1b9b      	subs	r3, r3, r6
 800984a:	4432      	add	r2, r6
 800984c:	60a3      	str	r3, [r4, #8]
 800984e:	6022      	str	r2, [r4, #0]
 8009850:	2000      	movs	r0, #0
 8009852:	e7db      	b.n	800980c <__ssputs_r+0x58>
 8009854:	462a      	mov	r2, r5
 8009856:	f000 fda7 	bl	800a3a8 <_realloc_r>
 800985a:	4606      	mov	r6, r0
 800985c:	2800      	cmp	r0, #0
 800985e:	d1e1      	bne.n	8009824 <__ssputs_r+0x70>
 8009860:	6921      	ldr	r1, [r4, #16]
 8009862:	4650      	mov	r0, sl
 8009864:	f7ff fefc 	bl	8009660 <_free_r>
 8009868:	e7c7      	b.n	80097fa <__ssputs_r+0x46>
	...

0800986c <_svfiprintf_r>:
 800986c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009870:	4698      	mov	r8, r3
 8009872:	898b      	ldrh	r3, [r1, #12]
 8009874:	061b      	lsls	r3, r3, #24
 8009876:	b09d      	sub	sp, #116	; 0x74
 8009878:	4607      	mov	r7, r0
 800987a:	460d      	mov	r5, r1
 800987c:	4614      	mov	r4, r2
 800987e:	d50e      	bpl.n	800989e <_svfiprintf_r+0x32>
 8009880:	690b      	ldr	r3, [r1, #16]
 8009882:	b963      	cbnz	r3, 800989e <_svfiprintf_r+0x32>
 8009884:	2140      	movs	r1, #64	; 0x40
 8009886:	f7ff ff3b 	bl	8009700 <_malloc_r>
 800988a:	6028      	str	r0, [r5, #0]
 800988c:	6128      	str	r0, [r5, #16]
 800988e:	b920      	cbnz	r0, 800989a <_svfiprintf_r+0x2e>
 8009890:	230c      	movs	r3, #12
 8009892:	603b      	str	r3, [r7, #0]
 8009894:	f04f 30ff 	mov.w	r0, #4294967295
 8009898:	e0d1      	b.n	8009a3e <_svfiprintf_r+0x1d2>
 800989a:	2340      	movs	r3, #64	; 0x40
 800989c:	616b      	str	r3, [r5, #20]
 800989e:	2300      	movs	r3, #0
 80098a0:	9309      	str	r3, [sp, #36]	; 0x24
 80098a2:	2320      	movs	r3, #32
 80098a4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80098a8:	f8cd 800c 	str.w	r8, [sp, #12]
 80098ac:	2330      	movs	r3, #48	; 0x30
 80098ae:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8009a58 <_svfiprintf_r+0x1ec>
 80098b2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80098b6:	f04f 0901 	mov.w	r9, #1
 80098ba:	4623      	mov	r3, r4
 80098bc:	469a      	mov	sl, r3
 80098be:	f813 2b01 	ldrb.w	r2, [r3], #1
 80098c2:	b10a      	cbz	r2, 80098c8 <_svfiprintf_r+0x5c>
 80098c4:	2a25      	cmp	r2, #37	; 0x25
 80098c6:	d1f9      	bne.n	80098bc <_svfiprintf_r+0x50>
 80098c8:	ebba 0b04 	subs.w	fp, sl, r4
 80098cc:	d00b      	beq.n	80098e6 <_svfiprintf_r+0x7a>
 80098ce:	465b      	mov	r3, fp
 80098d0:	4622      	mov	r2, r4
 80098d2:	4629      	mov	r1, r5
 80098d4:	4638      	mov	r0, r7
 80098d6:	f7ff ff6d 	bl	80097b4 <__ssputs_r>
 80098da:	3001      	adds	r0, #1
 80098dc:	f000 80aa 	beq.w	8009a34 <_svfiprintf_r+0x1c8>
 80098e0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80098e2:	445a      	add	r2, fp
 80098e4:	9209      	str	r2, [sp, #36]	; 0x24
 80098e6:	f89a 3000 	ldrb.w	r3, [sl]
 80098ea:	2b00      	cmp	r3, #0
 80098ec:	f000 80a2 	beq.w	8009a34 <_svfiprintf_r+0x1c8>
 80098f0:	2300      	movs	r3, #0
 80098f2:	f04f 32ff 	mov.w	r2, #4294967295
 80098f6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80098fa:	f10a 0a01 	add.w	sl, sl, #1
 80098fe:	9304      	str	r3, [sp, #16]
 8009900:	9307      	str	r3, [sp, #28]
 8009902:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009906:	931a      	str	r3, [sp, #104]	; 0x68
 8009908:	4654      	mov	r4, sl
 800990a:	2205      	movs	r2, #5
 800990c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009910:	4851      	ldr	r0, [pc, #324]	; (8009a58 <_svfiprintf_r+0x1ec>)
 8009912:	f7f6 fc7d 	bl	8000210 <memchr>
 8009916:	9a04      	ldr	r2, [sp, #16]
 8009918:	b9d8      	cbnz	r0, 8009952 <_svfiprintf_r+0xe6>
 800991a:	06d0      	lsls	r0, r2, #27
 800991c:	bf44      	itt	mi
 800991e:	2320      	movmi	r3, #32
 8009920:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009924:	0711      	lsls	r1, r2, #28
 8009926:	bf44      	itt	mi
 8009928:	232b      	movmi	r3, #43	; 0x2b
 800992a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800992e:	f89a 3000 	ldrb.w	r3, [sl]
 8009932:	2b2a      	cmp	r3, #42	; 0x2a
 8009934:	d015      	beq.n	8009962 <_svfiprintf_r+0xf6>
 8009936:	9a07      	ldr	r2, [sp, #28]
 8009938:	4654      	mov	r4, sl
 800993a:	2000      	movs	r0, #0
 800993c:	f04f 0c0a 	mov.w	ip, #10
 8009940:	4621      	mov	r1, r4
 8009942:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009946:	3b30      	subs	r3, #48	; 0x30
 8009948:	2b09      	cmp	r3, #9
 800994a:	d94e      	bls.n	80099ea <_svfiprintf_r+0x17e>
 800994c:	b1b0      	cbz	r0, 800997c <_svfiprintf_r+0x110>
 800994e:	9207      	str	r2, [sp, #28]
 8009950:	e014      	b.n	800997c <_svfiprintf_r+0x110>
 8009952:	eba0 0308 	sub.w	r3, r0, r8
 8009956:	fa09 f303 	lsl.w	r3, r9, r3
 800995a:	4313      	orrs	r3, r2
 800995c:	9304      	str	r3, [sp, #16]
 800995e:	46a2      	mov	sl, r4
 8009960:	e7d2      	b.n	8009908 <_svfiprintf_r+0x9c>
 8009962:	9b03      	ldr	r3, [sp, #12]
 8009964:	1d19      	adds	r1, r3, #4
 8009966:	681b      	ldr	r3, [r3, #0]
 8009968:	9103      	str	r1, [sp, #12]
 800996a:	2b00      	cmp	r3, #0
 800996c:	bfbb      	ittet	lt
 800996e:	425b      	neglt	r3, r3
 8009970:	f042 0202 	orrlt.w	r2, r2, #2
 8009974:	9307      	strge	r3, [sp, #28]
 8009976:	9307      	strlt	r3, [sp, #28]
 8009978:	bfb8      	it	lt
 800997a:	9204      	strlt	r2, [sp, #16]
 800997c:	7823      	ldrb	r3, [r4, #0]
 800997e:	2b2e      	cmp	r3, #46	; 0x2e
 8009980:	d10c      	bne.n	800999c <_svfiprintf_r+0x130>
 8009982:	7863      	ldrb	r3, [r4, #1]
 8009984:	2b2a      	cmp	r3, #42	; 0x2a
 8009986:	d135      	bne.n	80099f4 <_svfiprintf_r+0x188>
 8009988:	9b03      	ldr	r3, [sp, #12]
 800998a:	1d1a      	adds	r2, r3, #4
 800998c:	681b      	ldr	r3, [r3, #0]
 800998e:	9203      	str	r2, [sp, #12]
 8009990:	2b00      	cmp	r3, #0
 8009992:	bfb8      	it	lt
 8009994:	f04f 33ff 	movlt.w	r3, #4294967295
 8009998:	3402      	adds	r4, #2
 800999a:	9305      	str	r3, [sp, #20]
 800999c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8009a68 <_svfiprintf_r+0x1fc>
 80099a0:	7821      	ldrb	r1, [r4, #0]
 80099a2:	2203      	movs	r2, #3
 80099a4:	4650      	mov	r0, sl
 80099a6:	f7f6 fc33 	bl	8000210 <memchr>
 80099aa:	b140      	cbz	r0, 80099be <_svfiprintf_r+0x152>
 80099ac:	2340      	movs	r3, #64	; 0x40
 80099ae:	eba0 000a 	sub.w	r0, r0, sl
 80099b2:	fa03 f000 	lsl.w	r0, r3, r0
 80099b6:	9b04      	ldr	r3, [sp, #16]
 80099b8:	4303      	orrs	r3, r0
 80099ba:	3401      	adds	r4, #1
 80099bc:	9304      	str	r3, [sp, #16]
 80099be:	f814 1b01 	ldrb.w	r1, [r4], #1
 80099c2:	4826      	ldr	r0, [pc, #152]	; (8009a5c <_svfiprintf_r+0x1f0>)
 80099c4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80099c8:	2206      	movs	r2, #6
 80099ca:	f7f6 fc21 	bl	8000210 <memchr>
 80099ce:	2800      	cmp	r0, #0
 80099d0:	d038      	beq.n	8009a44 <_svfiprintf_r+0x1d8>
 80099d2:	4b23      	ldr	r3, [pc, #140]	; (8009a60 <_svfiprintf_r+0x1f4>)
 80099d4:	bb1b      	cbnz	r3, 8009a1e <_svfiprintf_r+0x1b2>
 80099d6:	9b03      	ldr	r3, [sp, #12]
 80099d8:	3307      	adds	r3, #7
 80099da:	f023 0307 	bic.w	r3, r3, #7
 80099de:	3308      	adds	r3, #8
 80099e0:	9303      	str	r3, [sp, #12]
 80099e2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80099e4:	4433      	add	r3, r6
 80099e6:	9309      	str	r3, [sp, #36]	; 0x24
 80099e8:	e767      	b.n	80098ba <_svfiprintf_r+0x4e>
 80099ea:	fb0c 3202 	mla	r2, ip, r2, r3
 80099ee:	460c      	mov	r4, r1
 80099f0:	2001      	movs	r0, #1
 80099f2:	e7a5      	b.n	8009940 <_svfiprintf_r+0xd4>
 80099f4:	2300      	movs	r3, #0
 80099f6:	3401      	adds	r4, #1
 80099f8:	9305      	str	r3, [sp, #20]
 80099fa:	4619      	mov	r1, r3
 80099fc:	f04f 0c0a 	mov.w	ip, #10
 8009a00:	4620      	mov	r0, r4
 8009a02:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009a06:	3a30      	subs	r2, #48	; 0x30
 8009a08:	2a09      	cmp	r2, #9
 8009a0a:	d903      	bls.n	8009a14 <_svfiprintf_r+0x1a8>
 8009a0c:	2b00      	cmp	r3, #0
 8009a0e:	d0c5      	beq.n	800999c <_svfiprintf_r+0x130>
 8009a10:	9105      	str	r1, [sp, #20]
 8009a12:	e7c3      	b.n	800999c <_svfiprintf_r+0x130>
 8009a14:	fb0c 2101 	mla	r1, ip, r1, r2
 8009a18:	4604      	mov	r4, r0
 8009a1a:	2301      	movs	r3, #1
 8009a1c:	e7f0      	b.n	8009a00 <_svfiprintf_r+0x194>
 8009a1e:	ab03      	add	r3, sp, #12
 8009a20:	9300      	str	r3, [sp, #0]
 8009a22:	462a      	mov	r2, r5
 8009a24:	4b0f      	ldr	r3, [pc, #60]	; (8009a64 <_svfiprintf_r+0x1f8>)
 8009a26:	a904      	add	r1, sp, #16
 8009a28:	4638      	mov	r0, r7
 8009a2a:	f7fc f9e3 	bl	8005df4 <_printf_float>
 8009a2e:	1c42      	adds	r2, r0, #1
 8009a30:	4606      	mov	r6, r0
 8009a32:	d1d6      	bne.n	80099e2 <_svfiprintf_r+0x176>
 8009a34:	89ab      	ldrh	r3, [r5, #12]
 8009a36:	065b      	lsls	r3, r3, #25
 8009a38:	f53f af2c 	bmi.w	8009894 <_svfiprintf_r+0x28>
 8009a3c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009a3e:	b01d      	add	sp, #116	; 0x74
 8009a40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a44:	ab03      	add	r3, sp, #12
 8009a46:	9300      	str	r3, [sp, #0]
 8009a48:	462a      	mov	r2, r5
 8009a4a:	4b06      	ldr	r3, [pc, #24]	; (8009a64 <_svfiprintf_r+0x1f8>)
 8009a4c:	a904      	add	r1, sp, #16
 8009a4e:	4638      	mov	r0, r7
 8009a50:	f7fc fc74 	bl	800633c <_printf_i>
 8009a54:	e7eb      	b.n	8009a2e <_svfiprintf_r+0x1c2>
 8009a56:	bf00      	nop
 8009a58:	0801d22c 	.word	0x0801d22c
 8009a5c:	0801d236 	.word	0x0801d236
 8009a60:	08005df5 	.word	0x08005df5
 8009a64:	080097b5 	.word	0x080097b5
 8009a68:	0801d232 	.word	0x0801d232

08009a6c <__sfputc_r>:
 8009a6c:	6893      	ldr	r3, [r2, #8]
 8009a6e:	3b01      	subs	r3, #1
 8009a70:	2b00      	cmp	r3, #0
 8009a72:	b410      	push	{r4}
 8009a74:	6093      	str	r3, [r2, #8]
 8009a76:	da08      	bge.n	8009a8a <__sfputc_r+0x1e>
 8009a78:	6994      	ldr	r4, [r2, #24]
 8009a7a:	42a3      	cmp	r3, r4
 8009a7c:	db01      	blt.n	8009a82 <__sfputc_r+0x16>
 8009a7e:	290a      	cmp	r1, #10
 8009a80:	d103      	bne.n	8009a8a <__sfputc_r+0x1e>
 8009a82:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009a86:	f000 b975 	b.w	8009d74 <__swbuf_r>
 8009a8a:	6813      	ldr	r3, [r2, #0]
 8009a8c:	1c58      	adds	r0, r3, #1
 8009a8e:	6010      	str	r0, [r2, #0]
 8009a90:	7019      	strb	r1, [r3, #0]
 8009a92:	4608      	mov	r0, r1
 8009a94:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009a98:	4770      	bx	lr

08009a9a <__sfputs_r>:
 8009a9a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a9c:	4606      	mov	r6, r0
 8009a9e:	460f      	mov	r7, r1
 8009aa0:	4614      	mov	r4, r2
 8009aa2:	18d5      	adds	r5, r2, r3
 8009aa4:	42ac      	cmp	r4, r5
 8009aa6:	d101      	bne.n	8009aac <__sfputs_r+0x12>
 8009aa8:	2000      	movs	r0, #0
 8009aaa:	e007      	b.n	8009abc <__sfputs_r+0x22>
 8009aac:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009ab0:	463a      	mov	r2, r7
 8009ab2:	4630      	mov	r0, r6
 8009ab4:	f7ff ffda 	bl	8009a6c <__sfputc_r>
 8009ab8:	1c43      	adds	r3, r0, #1
 8009aba:	d1f3      	bne.n	8009aa4 <__sfputs_r+0xa>
 8009abc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009ac0 <_vfiprintf_r>:
 8009ac0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ac4:	460d      	mov	r5, r1
 8009ac6:	b09d      	sub	sp, #116	; 0x74
 8009ac8:	4614      	mov	r4, r2
 8009aca:	4698      	mov	r8, r3
 8009acc:	4606      	mov	r6, r0
 8009ace:	b118      	cbz	r0, 8009ad8 <_vfiprintf_r+0x18>
 8009ad0:	6983      	ldr	r3, [r0, #24]
 8009ad2:	b90b      	cbnz	r3, 8009ad8 <_vfiprintf_r+0x18>
 8009ad4:	f000 fb3e 	bl	800a154 <__sinit>
 8009ad8:	4b89      	ldr	r3, [pc, #548]	; (8009d00 <_vfiprintf_r+0x240>)
 8009ada:	429d      	cmp	r5, r3
 8009adc:	d11b      	bne.n	8009b16 <_vfiprintf_r+0x56>
 8009ade:	6875      	ldr	r5, [r6, #4]
 8009ae0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009ae2:	07d9      	lsls	r1, r3, #31
 8009ae4:	d405      	bmi.n	8009af2 <_vfiprintf_r+0x32>
 8009ae6:	89ab      	ldrh	r3, [r5, #12]
 8009ae8:	059a      	lsls	r2, r3, #22
 8009aea:	d402      	bmi.n	8009af2 <_vfiprintf_r+0x32>
 8009aec:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009aee:	f000 fbcf 	bl	800a290 <__retarget_lock_acquire_recursive>
 8009af2:	89ab      	ldrh	r3, [r5, #12]
 8009af4:	071b      	lsls	r3, r3, #28
 8009af6:	d501      	bpl.n	8009afc <_vfiprintf_r+0x3c>
 8009af8:	692b      	ldr	r3, [r5, #16]
 8009afa:	b9eb      	cbnz	r3, 8009b38 <_vfiprintf_r+0x78>
 8009afc:	4629      	mov	r1, r5
 8009afe:	4630      	mov	r0, r6
 8009b00:	f000 f998 	bl	8009e34 <__swsetup_r>
 8009b04:	b1c0      	cbz	r0, 8009b38 <_vfiprintf_r+0x78>
 8009b06:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009b08:	07dc      	lsls	r4, r3, #31
 8009b0a:	d50e      	bpl.n	8009b2a <_vfiprintf_r+0x6a>
 8009b0c:	f04f 30ff 	mov.w	r0, #4294967295
 8009b10:	b01d      	add	sp, #116	; 0x74
 8009b12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b16:	4b7b      	ldr	r3, [pc, #492]	; (8009d04 <_vfiprintf_r+0x244>)
 8009b18:	429d      	cmp	r5, r3
 8009b1a:	d101      	bne.n	8009b20 <_vfiprintf_r+0x60>
 8009b1c:	68b5      	ldr	r5, [r6, #8]
 8009b1e:	e7df      	b.n	8009ae0 <_vfiprintf_r+0x20>
 8009b20:	4b79      	ldr	r3, [pc, #484]	; (8009d08 <_vfiprintf_r+0x248>)
 8009b22:	429d      	cmp	r5, r3
 8009b24:	bf08      	it	eq
 8009b26:	68f5      	ldreq	r5, [r6, #12]
 8009b28:	e7da      	b.n	8009ae0 <_vfiprintf_r+0x20>
 8009b2a:	89ab      	ldrh	r3, [r5, #12]
 8009b2c:	0598      	lsls	r0, r3, #22
 8009b2e:	d4ed      	bmi.n	8009b0c <_vfiprintf_r+0x4c>
 8009b30:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009b32:	f000 fbae 	bl	800a292 <__retarget_lock_release_recursive>
 8009b36:	e7e9      	b.n	8009b0c <_vfiprintf_r+0x4c>
 8009b38:	2300      	movs	r3, #0
 8009b3a:	9309      	str	r3, [sp, #36]	; 0x24
 8009b3c:	2320      	movs	r3, #32
 8009b3e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009b42:	f8cd 800c 	str.w	r8, [sp, #12]
 8009b46:	2330      	movs	r3, #48	; 0x30
 8009b48:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8009d0c <_vfiprintf_r+0x24c>
 8009b4c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009b50:	f04f 0901 	mov.w	r9, #1
 8009b54:	4623      	mov	r3, r4
 8009b56:	469a      	mov	sl, r3
 8009b58:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009b5c:	b10a      	cbz	r2, 8009b62 <_vfiprintf_r+0xa2>
 8009b5e:	2a25      	cmp	r2, #37	; 0x25
 8009b60:	d1f9      	bne.n	8009b56 <_vfiprintf_r+0x96>
 8009b62:	ebba 0b04 	subs.w	fp, sl, r4
 8009b66:	d00b      	beq.n	8009b80 <_vfiprintf_r+0xc0>
 8009b68:	465b      	mov	r3, fp
 8009b6a:	4622      	mov	r2, r4
 8009b6c:	4629      	mov	r1, r5
 8009b6e:	4630      	mov	r0, r6
 8009b70:	f7ff ff93 	bl	8009a9a <__sfputs_r>
 8009b74:	3001      	adds	r0, #1
 8009b76:	f000 80aa 	beq.w	8009cce <_vfiprintf_r+0x20e>
 8009b7a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009b7c:	445a      	add	r2, fp
 8009b7e:	9209      	str	r2, [sp, #36]	; 0x24
 8009b80:	f89a 3000 	ldrb.w	r3, [sl]
 8009b84:	2b00      	cmp	r3, #0
 8009b86:	f000 80a2 	beq.w	8009cce <_vfiprintf_r+0x20e>
 8009b8a:	2300      	movs	r3, #0
 8009b8c:	f04f 32ff 	mov.w	r2, #4294967295
 8009b90:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009b94:	f10a 0a01 	add.w	sl, sl, #1
 8009b98:	9304      	str	r3, [sp, #16]
 8009b9a:	9307      	str	r3, [sp, #28]
 8009b9c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009ba0:	931a      	str	r3, [sp, #104]	; 0x68
 8009ba2:	4654      	mov	r4, sl
 8009ba4:	2205      	movs	r2, #5
 8009ba6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009baa:	4858      	ldr	r0, [pc, #352]	; (8009d0c <_vfiprintf_r+0x24c>)
 8009bac:	f7f6 fb30 	bl	8000210 <memchr>
 8009bb0:	9a04      	ldr	r2, [sp, #16]
 8009bb2:	b9d8      	cbnz	r0, 8009bec <_vfiprintf_r+0x12c>
 8009bb4:	06d1      	lsls	r1, r2, #27
 8009bb6:	bf44      	itt	mi
 8009bb8:	2320      	movmi	r3, #32
 8009bba:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009bbe:	0713      	lsls	r3, r2, #28
 8009bc0:	bf44      	itt	mi
 8009bc2:	232b      	movmi	r3, #43	; 0x2b
 8009bc4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009bc8:	f89a 3000 	ldrb.w	r3, [sl]
 8009bcc:	2b2a      	cmp	r3, #42	; 0x2a
 8009bce:	d015      	beq.n	8009bfc <_vfiprintf_r+0x13c>
 8009bd0:	9a07      	ldr	r2, [sp, #28]
 8009bd2:	4654      	mov	r4, sl
 8009bd4:	2000      	movs	r0, #0
 8009bd6:	f04f 0c0a 	mov.w	ip, #10
 8009bda:	4621      	mov	r1, r4
 8009bdc:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009be0:	3b30      	subs	r3, #48	; 0x30
 8009be2:	2b09      	cmp	r3, #9
 8009be4:	d94e      	bls.n	8009c84 <_vfiprintf_r+0x1c4>
 8009be6:	b1b0      	cbz	r0, 8009c16 <_vfiprintf_r+0x156>
 8009be8:	9207      	str	r2, [sp, #28]
 8009bea:	e014      	b.n	8009c16 <_vfiprintf_r+0x156>
 8009bec:	eba0 0308 	sub.w	r3, r0, r8
 8009bf0:	fa09 f303 	lsl.w	r3, r9, r3
 8009bf4:	4313      	orrs	r3, r2
 8009bf6:	9304      	str	r3, [sp, #16]
 8009bf8:	46a2      	mov	sl, r4
 8009bfa:	e7d2      	b.n	8009ba2 <_vfiprintf_r+0xe2>
 8009bfc:	9b03      	ldr	r3, [sp, #12]
 8009bfe:	1d19      	adds	r1, r3, #4
 8009c00:	681b      	ldr	r3, [r3, #0]
 8009c02:	9103      	str	r1, [sp, #12]
 8009c04:	2b00      	cmp	r3, #0
 8009c06:	bfbb      	ittet	lt
 8009c08:	425b      	neglt	r3, r3
 8009c0a:	f042 0202 	orrlt.w	r2, r2, #2
 8009c0e:	9307      	strge	r3, [sp, #28]
 8009c10:	9307      	strlt	r3, [sp, #28]
 8009c12:	bfb8      	it	lt
 8009c14:	9204      	strlt	r2, [sp, #16]
 8009c16:	7823      	ldrb	r3, [r4, #0]
 8009c18:	2b2e      	cmp	r3, #46	; 0x2e
 8009c1a:	d10c      	bne.n	8009c36 <_vfiprintf_r+0x176>
 8009c1c:	7863      	ldrb	r3, [r4, #1]
 8009c1e:	2b2a      	cmp	r3, #42	; 0x2a
 8009c20:	d135      	bne.n	8009c8e <_vfiprintf_r+0x1ce>
 8009c22:	9b03      	ldr	r3, [sp, #12]
 8009c24:	1d1a      	adds	r2, r3, #4
 8009c26:	681b      	ldr	r3, [r3, #0]
 8009c28:	9203      	str	r2, [sp, #12]
 8009c2a:	2b00      	cmp	r3, #0
 8009c2c:	bfb8      	it	lt
 8009c2e:	f04f 33ff 	movlt.w	r3, #4294967295
 8009c32:	3402      	adds	r4, #2
 8009c34:	9305      	str	r3, [sp, #20]
 8009c36:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8009d1c <_vfiprintf_r+0x25c>
 8009c3a:	7821      	ldrb	r1, [r4, #0]
 8009c3c:	2203      	movs	r2, #3
 8009c3e:	4650      	mov	r0, sl
 8009c40:	f7f6 fae6 	bl	8000210 <memchr>
 8009c44:	b140      	cbz	r0, 8009c58 <_vfiprintf_r+0x198>
 8009c46:	2340      	movs	r3, #64	; 0x40
 8009c48:	eba0 000a 	sub.w	r0, r0, sl
 8009c4c:	fa03 f000 	lsl.w	r0, r3, r0
 8009c50:	9b04      	ldr	r3, [sp, #16]
 8009c52:	4303      	orrs	r3, r0
 8009c54:	3401      	adds	r4, #1
 8009c56:	9304      	str	r3, [sp, #16]
 8009c58:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009c5c:	482c      	ldr	r0, [pc, #176]	; (8009d10 <_vfiprintf_r+0x250>)
 8009c5e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009c62:	2206      	movs	r2, #6
 8009c64:	f7f6 fad4 	bl	8000210 <memchr>
 8009c68:	2800      	cmp	r0, #0
 8009c6a:	d03f      	beq.n	8009cec <_vfiprintf_r+0x22c>
 8009c6c:	4b29      	ldr	r3, [pc, #164]	; (8009d14 <_vfiprintf_r+0x254>)
 8009c6e:	bb1b      	cbnz	r3, 8009cb8 <_vfiprintf_r+0x1f8>
 8009c70:	9b03      	ldr	r3, [sp, #12]
 8009c72:	3307      	adds	r3, #7
 8009c74:	f023 0307 	bic.w	r3, r3, #7
 8009c78:	3308      	adds	r3, #8
 8009c7a:	9303      	str	r3, [sp, #12]
 8009c7c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009c7e:	443b      	add	r3, r7
 8009c80:	9309      	str	r3, [sp, #36]	; 0x24
 8009c82:	e767      	b.n	8009b54 <_vfiprintf_r+0x94>
 8009c84:	fb0c 3202 	mla	r2, ip, r2, r3
 8009c88:	460c      	mov	r4, r1
 8009c8a:	2001      	movs	r0, #1
 8009c8c:	e7a5      	b.n	8009bda <_vfiprintf_r+0x11a>
 8009c8e:	2300      	movs	r3, #0
 8009c90:	3401      	adds	r4, #1
 8009c92:	9305      	str	r3, [sp, #20]
 8009c94:	4619      	mov	r1, r3
 8009c96:	f04f 0c0a 	mov.w	ip, #10
 8009c9a:	4620      	mov	r0, r4
 8009c9c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009ca0:	3a30      	subs	r2, #48	; 0x30
 8009ca2:	2a09      	cmp	r2, #9
 8009ca4:	d903      	bls.n	8009cae <_vfiprintf_r+0x1ee>
 8009ca6:	2b00      	cmp	r3, #0
 8009ca8:	d0c5      	beq.n	8009c36 <_vfiprintf_r+0x176>
 8009caa:	9105      	str	r1, [sp, #20]
 8009cac:	e7c3      	b.n	8009c36 <_vfiprintf_r+0x176>
 8009cae:	fb0c 2101 	mla	r1, ip, r1, r2
 8009cb2:	4604      	mov	r4, r0
 8009cb4:	2301      	movs	r3, #1
 8009cb6:	e7f0      	b.n	8009c9a <_vfiprintf_r+0x1da>
 8009cb8:	ab03      	add	r3, sp, #12
 8009cba:	9300      	str	r3, [sp, #0]
 8009cbc:	462a      	mov	r2, r5
 8009cbe:	4b16      	ldr	r3, [pc, #88]	; (8009d18 <_vfiprintf_r+0x258>)
 8009cc0:	a904      	add	r1, sp, #16
 8009cc2:	4630      	mov	r0, r6
 8009cc4:	f7fc f896 	bl	8005df4 <_printf_float>
 8009cc8:	4607      	mov	r7, r0
 8009cca:	1c78      	adds	r0, r7, #1
 8009ccc:	d1d6      	bne.n	8009c7c <_vfiprintf_r+0x1bc>
 8009cce:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009cd0:	07d9      	lsls	r1, r3, #31
 8009cd2:	d405      	bmi.n	8009ce0 <_vfiprintf_r+0x220>
 8009cd4:	89ab      	ldrh	r3, [r5, #12]
 8009cd6:	059a      	lsls	r2, r3, #22
 8009cd8:	d402      	bmi.n	8009ce0 <_vfiprintf_r+0x220>
 8009cda:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009cdc:	f000 fad9 	bl	800a292 <__retarget_lock_release_recursive>
 8009ce0:	89ab      	ldrh	r3, [r5, #12]
 8009ce2:	065b      	lsls	r3, r3, #25
 8009ce4:	f53f af12 	bmi.w	8009b0c <_vfiprintf_r+0x4c>
 8009ce8:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009cea:	e711      	b.n	8009b10 <_vfiprintf_r+0x50>
 8009cec:	ab03      	add	r3, sp, #12
 8009cee:	9300      	str	r3, [sp, #0]
 8009cf0:	462a      	mov	r2, r5
 8009cf2:	4b09      	ldr	r3, [pc, #36]	; (8009d18 <_vfiprintf_r+0x258>)
 8009cf4:	a904      	add	r1, sp, #16
 8009cf6:	4630      	mov	r0, r6
 8009cf8:	f7fc fb20 	bl	800633c <_printf_i>
 8009cfc:	e7e4      	b.n	8009cc8 <_vfiprintf_r+0x208>
 8009cfe:	bf00      	nop
 8009d00:	0801d260 	.word	0x0801d260
 8009d04:	0801d280 	.word	0x0801d280
 8009d08:	0801d240 	.word	0x0801d240
 8009d0c:	0801d22c 	.word	0x0801d22c
 8009d10:	0801d236 	.word	0x0801d236
 8009d14:	08005df5 	.word	0x08005df5
 8009d18:	08009a9b 	.word	0x08009a9b
 8009d1c:	0801d232 	.word	0x0801d232

08009d20 <nan>:
 8009d20:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8009d28 <nan+0x8>
 8009d24:	4770      	bx	lr
 8009d26:	bf00      	nop
 8009d28:	00000000 	.word	0x00000000
 8009d2c:	7ff80000 	.word	0x7ff80000

08009d30 <_sbrk_r>:
 8009d30:	b538      	push	{r3, r4, r5, lr}
 8009d32:	4d06      	ldr	r5, [pc, #24]	; (8009d4c <_sbrk_r+0x1c>)
 8009d34:	2300      	movs	r3, #0
 8009d36:	4604      	mov	r4, r0
 8009d38:	4608      	mov	r0, r1
 8009d3a:	602b      	str	r3, [r5, #0]
 8009d3c:	f7f8 ff1e 	bl	8002b7c <_sbrk>
 8009d40:	1c43      	adds	r3, r0, #1
 8009d42:	d102      	bne.n	8009d4a <_sbrk_r+0x1a>
 8009d44:	682b      	ldr	r3, [r5, #0]
 8009d46:	b103      	cbz	r3, 8009d4a <_sbrk_r+0x1a>
 8009d48:	6023      	str	r3, [r4, #0]
 8009d4a:	bd38      	pop	{r3, r4, r5, pc}
 8009d4c:	200004f4 	.word	0x200004f4

08009d50 <strncmp>:
 8009d50:	b510      	push	{r4, lr}
 8009d52:	b16a      	cbz	r2, 8009d70 <strncmp+0x20>
 8009d54:	3901      	subs	r1, #1
 8009d56:	1884      	adds	r4, r0, r2
 8009d58:	f810 3b01 	ldrb.w	r3, [r0], #1
 8009d5c:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8009d60:	4293      	cmp	r3, r2
 8009d62:	d103      	bne.n	8009d6c <strncmp+0x1c>
 8009d64:	42a0      	cmp	r0, r4
 8009d66:	d001      	beq.n	8009d6c <strncmp+0x1c>
 8009d68:	2b00      	cmp	r3, #0
 8009d6a:	d1f5      	bne.n	8009d58 <strncmp+0x8>
 8009d6c:	1a98      	subs	r0, r3, r2
 8009d6e:	bd10      	pop	{r4, pc}
 8009d70:	4610      	mov	r0, r2
 8009d72:	e7fc      	b.n	8009d6e <strncmp+0x1e>

08009d74 <__swbuf_r>:
 8009d74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d76:	460e      	mov	r6, r1
 8009d78:	4614      	mov	r4, r2
 8009d7a:	4605      	mov	r5, r0
 8009d7c:	b118      	cbz	r0, 8009d86 <__swbuf_r+0x12>
 8009d7e:	6983      	ldr	r3, [r0, #24]
 8009d80:	b90b      	cbnz	r3, 8009d86 <__swbuf_r+0x12>
 8009d82:	f000 f9e7 	bl	800a154 <__sinit>
 8009d86:	4b21      	ldr	r3, [pc, #132]	; (8009e0c <__swbuf_r+0x98>)
 8009d88:	429c      	cmp	r4, r3
 8009d8a:	d12b      	bne.n	8009de4 <__swbuf_r+0x70>
 8009d8c:	686c      	ldr	r4, [r5, #4]
 8009d8e:	69a3      	ldr	r3, [r4, #24]
 8009d90:	60a3      	str	r3, [r4, #8]
 8009d92:	89a3      	ldrh	r3, [r4, #12]
 8009d94:	071a      	lsls	r2, r3, #28
 8009d96:	d52f      	bpl.n	8009df8 <__swbuf_r+0x84>
 8009d98:	6923      	ldr	r3, [r4, #16]
 8009d9a:	b36b      	cbz	r3, 8009df8 <__swbuf_r+0x84>
 8009d9c:	6923      	ldr	r3, [r4, #16]
 8009d9e:	6820      	ldr	r0, [r4, #0]
 8009da0:	1ac0      	subs	r0, r0, r3
 8009da2:	6963      	ldr	r3, [r4, #20]
 8009da4:	b2f6      	uxtb	r6, r6
 8009da6:	4283      	cmp	r3, r0
 8009da8:	4637      	mov	r7, r6
 8009daa:	dc04      	bgt.n	8009db6 <__swbuf_r+0x42>
 8009dac:	4621      	mov	r1, r4
 8009dae:	4628      	mov	r0, r5
 8009db0:	f000 f93c 	bl	800a02c <_fflush_r>
 8009db4:	bb30      	cbnz	r0, 8009e04 <__swbuf_r+0x90>
 8009db6:	68a3      	ldr	r3, [r4, #8]
 8009db8:	3b01      	subs	r3, #1
 8009dba:	60a3      	str	r3, [r4, #8]
 8009dbc:	6823      	ldr	r3, [r4, #0]
 8009dbe:	1c5a      	adds	r2, r3, #1
 8009dc0:	6022      	str	r2, [r4, #0]
 8009dc2:	701e      	strb	r6, [r3, #0]
 8009dc4:	6963      	ldr	r3, [r4, #20]
 8009dc6:	3001      	adds	r0, #1
 8009dc8:	4283      	cmp	r3, r0
 8009dca:	d004      	beq.n	8009dd6 <__swbuf_r+0x62>
 8009dcc:	89a3      	ldrh	r3, [r4, #12]
 8009dce:	07db      	lsls	r3, r3, #31
 8009dd0:	d506      	bpl.n	8009de0 <__swbuf_r+0x6c>
 8009dd2:	2e0a      	cmp	r6, #10
 8009dd4:	d104      	bne.n	8009de0 <__swbuf_r+0x6c>
 8009dd6:	4621      	mov	r1, r4
 8009dd8:	4628      	mov	r0, r5
 8009dda:	f000 f927 	bl	800a02c <_fflush_r>
 8009dde:	b988      	cbnz	r0, 8009e04 <__swbuf_r+0x90>
 8009de0:	4638      	mov	r0, r7
 8009de2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009de4:	4b0a      	ldr	r3, [pc, #40]	; (8009e10 <__swbuf_r+0x9c>)
 8009de6:	429c      	cmp	r4, r3
 8009de8:	d101      	bne.n	8009dee <__swbuf_r+0x7a>
 8009dea:	68ac      	ldr	r4, [r5, #8]
 8009dec:	e7cf      	b.n	8009d8e <__swbuf_r+0x1a>
 8009dee:	4b09      	ldr	r3, [pc, #36]	; (8009e14 <__swbuf_r+0xa0>)
 8009df0:	429c      	cmp	r4, r3
 8009df2:	bf08      	it	eq
 8009df4:	68ec      	ldreq	r4, [r5, #12]
 8009df6:	e7ca      	b.n	8009d8e <__swbuf_r+0x1a>
 8009df8:	4621      	mov	r1, r4
 8009dfa:	4628      	mov	r0, r5
 8009dfc:	f000 f81a 	bl	8009e34 <__swsetup_r>
 8009e00:	2800      	cmp	r0, #0
 8009e02:	d0cb      	beq.n	8009d9c <__swbuf_r+0x28>
 8009e04:	f04f 37ff 	mov.w	r7, #4294967295
 8009e08:	e7ea      	b.n	8009de0 <__swbuf_r+0x6c>
 8009e0a:	bf00      	nop
 8009e0c:	0801d260 	.word	0x0801d260
 8009e10:	0801d280 	.word	0x0801d280
 8009e14:	0801d240 	.word	0x0801d240

08009e18 <__ascii_wctomb>:
 8009e18:	b149      	cbz	r1, 8009e2e <__ascii_wctomb+0x16>
 8009e1a:	2aff      	cmp	r2, #255	; 0xff
 8009e1c:	bf85      	ittet	hi
 8009e1e:	238a      	movhi	r3, #138	; 0x8a
 8009e20:	6003      	strhi	r3, [r0, #0]
 8009e22:	700a      	strbls	r2, [r1, #0]
 8009e24:	f04f 30ff 	movhi.w	r0, #4294967295
 8009e28:	bf98      	it	ls
 8009e2a:	2001      	movls	r0, #1
 8009e2c:	4770      	bx	lr
 8009e2e:	4608      	mov	r0, r1
 8009e30:	4770      	bx	lr
	...

08009e34 <__swsetup_r>:
 8009e34:	4b32      	ldr	r3, [pc, #200]	; (8009f00 <__swsetup_r+0xcc>)
 8009e36:	b570      	push	{r4, r5, r6, lr}
 8009e38:	681d      	ldr	r5, [r3, #0]
 8009e3a:	4606      	mov	r6, r0
 8009e3c:	460c      	mov	r4, r1
 8009e3e:	b125      	cbz	r5, 8009e4a <__swsetup_r+0x16>
 8009e40:	69ab      	ldr	r3, [r5, #24]
 8009e42:	b913      	cbnz	r3, 8009e4a <__swsetup_r+0x16>
 8009e44:	4628      	mov	r0, r5
 8009e46:	f000 f985 	bl	800a154 <__sinit>
 8009e4a:	4b2e      	ldr	r3, [pc, #184]	; (8009f04 <__swsetup_r+0xd0>)
 8009e4c:	429c      	cmp	r4, r3
 8009e4e:	d10f      	bne.n	8009e70 <__swsetup_r+0x3c>
 8009e50:	686c      	ldr	r4, [r5, #4]
 8009e52:	89a3      	ldrh	r3, [r4, #12]
 8009e54:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009e58:	0719      	lsls	r1, r3, #28
 8009e5a:	d42c      	bmi.n	8009eb6 <__swsetup_r+0x82>
 8009e5c:	06dd      	lsls	r5, r3, #27
 8009e5e:	d411      	bmi.n	8009e84 <__swsetup_r+0x50>
 8009e60:	2309      	movs	r3, #9
 8009e62:	6033      	str	r3, [r6, #0]
 8009e64:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009e68:	81a3      	strh	r3, [r4, #12]
 8009e6a:	f04f 30ff 	mov.w	r0, #4294967295
 8009e6e:	e03e      	b.n	8009eee <__swsetup_r+0xba>
 8009e70:	4b25      	ldr	r3, [pc, #148]	; (8009f08 <__swsetup_r+0xd4>)
 8009e72:	429c      	cmp	r4, r3
 8009e74:	d101      	bne.n	8009e7a <__swsetup_r+0x46>
 8009e76:	68ac      	ldr	r4, [r5, #8]
 8009e78:	e7eb      	b.n	8009e52 <__swsetup_r+0x1e>
 8009e7a:	4b24      	ldr	r3, [pc, #144]	; (8009f0c <__swsetup_r+0xd8>)
 8009e7c:	429c      	cmp	r4, r3
 8009e7e:	bf08      	it	eq
 8009e80:	68ec      	ldreq	r4, [r5, #12]
 8009e82:	e7e6      	b.n	8009e52 <__swsetup_r+0x1e>
 8009e84:	0758      	lsls	r0, r3, #29
 8009e86:	d512      	bpl.n	8009eae <__swsetup_r+0x7a>
 8009e88:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009e8a:	b141      	cbz	r1, 8009e9e <__swsetup_r+0x6a>
 8009e8c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009e90:	4299      	cmp	r1, r3
 8009e92:	d002      	beq.n	8009e9a <__swsetup_r+0x66>
 8009e94:	4630      	mov	r0, r6
 8009e96:	f7ff fbe3 	bl	8009660 <_free_r>
 8009e9a:	2300      	movs	r3, #0
 8009e9c:	6363      	str	r3, [r4, #52]	; 0x34
 8009e9e:	89a3      	ldrh	r3, [r4, #12]
 8009ea0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009ea4:	81a3      	strh	r3, [r4, #12]
 8009ea6:	2300      	movs	r3, #0
 8009ea8:	6063      	str	r3, [r4, #4]
 8009eaa:	6923      	ldr	r3, [r4, #16]
 8009eac:	6023      	str	r3, [r4, #0]
 8009eae:	89a3      	ldrh	r3, [r4, #12]
 8009eb0:	f043 0308 	orr.w	r3, r3, #8
 8009eb4:	81a3      	strh	r3, [r4, #12]
 8009eb6:	6923      	ldr	r3, [r4, #16]
 8009eb8:	b94b      	cbnz	r3, 8009ece <__swsetup_r+0x9a>
 8009eba:	89a3      	ldrh	r3, [r4, #12]
 8009ebc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009ec0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009ec4:	d003      	beq.n	8009ece <__swsetup_r+0x9a>
 8009ec6:	4621      	mov	r1, r4
 8009ec8:	4630      	mov	r0, r6
 8009eca:	f000 fa07 	bl	800a2dc <__smakebuf_r>
 8009ece:	89a0      	ldrh	r0, [r4, #12]
 8009ed0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009ed4:	f010 0301 	ands.w	r3, r0, #1
 8009ed8:	d00a      	beq.n	8009ef0 <__swsetup_r+0xbc>
 8009eda:	2300      	movs	r3, #0
 8009edc:	60a3      	str	r3, [r4, #8]
 8009ede:	6963      	ldr	r3, [r4, #20]
 8009ee0:	425b      	negs	r3, r3
 8009ee2:	61a3      	str	r3, [r4, #24]
 8009ee4:	6923      	ldr	r3, [r4, #16]
 8009ee6:	b943      	cbnz	r3, 8009efa <__swsetup_r+0xc6>
 8009ee8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009eec:	d1ba      	bne.n	8009e64 <__swsetup_r+0x30>
 8009eee:	bd70      	pop	{r4, r5, r6, pc}
 8009ef0:	0781      	lsls	r1, r0, #30
 8009ef2:	bf58      	it	pl
 8009ef4:	6963      	ldrpl	r3, [r4, #20]
 8009ef6:	60a3      	str	r3, [r4, #8]
 8009ef8:	e7f4      	b.n	8009ee4 <__swsetup_r+0xb0>
 8009efa:	2000      	movs	r0, #0
 8009efc:	e7f7      	b.n	8009eee <__swsetup_r+0xba>
 8009efe:	bf00      	nop
 8009f00:	2000000c 	.word	0x2000000c
 8009f04:	0801d260 	.word	0x0801d260
 8009f08:	0801d280 	.word	0x0801d280
 8009f0c:	0801d240 	.word	0x0801d240

08009f10 <abort>:
 8009f10:	b508      	push	{r3, lr}
 8009f12:	2006      	movs	r0, #6
 8009f14:	f000 fa96 	bl	800a444 <raise>
 8009f18:	2001      	movs	r0, #1
 8009f1a:	f7f8 fdb7 	bl	8002a8c <_exit>
	...

08009f20 <__sflush_r>:
 8009f20:	898a      	ldrh	r2, [r1, #12]
 8009f22:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009f26:	4605      	mov	r5, r0
 8009f28:	0710      	lsls	r0, r2, #28
 8009f2a:	460c      	mov	r4, r1
 8009f2c:	d458      	bmi.n	8009fe0 <__sflush_r+0xc0>
 8009f2e:	684b      	ldr	r3, [r1, #4]
 8009f30:	2b00      	cmp	r3, #0
 8009f32:	dc05      	bgt.n	8009f40 <__sflush_r+0x20>
 8009f34:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009f36:	2b00      	cmp	r3, #0
 8009f38:	dc02      	bgt.n	8009f40 <__sflush_r+0x20>
 8009f3a:	2000      	movs	r0, #0
 8009f3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009f40:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009f42:	2e00      	cmp	r6, #0
 8009f44:	d0f9      	beq.n	8009f3a <__sflush_r+0x1a>
 8009f46:	2300      	movs	r3, #0
 8009f48:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009f4c:	682f      	ldr	r7, [r5, #0]
 8009f4e:	602b      	str	r3, [r5, #0]
 8009f50:	d032      	beq.n	8009fb8 <__sflush_r+0x98>
 8009f52:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009f54:	89a3      	ldrh	r3, [r4, #12]
 8009f56:	075a      	lsls	r2, r3, #29
 8009f58:	d505      	bpl.n	8009f66 <__sflush_r+0x46>
 8009f5a:	6863      	ldr	r3, [r4, #4]
 8009f5c:	1ac0      	subs	r0, r0, r3
 8009f5e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009f60:	b10b      	cbz	r3, 8009f66 <__sflush_r+0x46>
 8009f62:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009f64:	1ac0      	subs	r0, r0, r3
 8009f66:	2300      	movs	r3, #0
 8009f68:	4602      	mov	r2, r0
 8009f6a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009f6c:	6a21      	ldr	r1, [r4, #32]
 8009f6e:	4628      	mov	r0, r5
 8009f70:	47b0      	blx	r6
 8009f72:	1c43      	adds	r3, r0, #1
 8009f74:	89a3      	ldrh	r3, [r4, #12]
 8009f76:	d106      	bne.n	8009f86 <__sflush_r+0x66>
 8009f78:	6829      	ldr	r1, [r5, #0]
 8009f7a:	291d      	cmp	r1, #29
 8009f7c:	d82c      	bhi.n	8009fd8 <__sflush_r+0xb8>
 8009f7e:	4a2a      	ldr	r2, [pc, #168]	; (800a028 <__sflush_r+0x108>)
 8009f80:	40ca      	lsrs	r2, r1
 8009f82:	07d6      	lsls	r6, r2, #31
 8009f84:	d528      	bpl.n	8009fd8 <__sflush_r+0xb8>
 8009f86:	2200      	movs	r2, #0
 8009f88:	6062      	str	r2, [r4, #4]
 8009f8a:	04d9      	lsls	r1, r3, #19
 8009f8c:	6922      	ldr	r2, [r4, #16]
 8009f8e:	6022      	str	r2, [r4, #0]
 8009f90:	d504      	bpl.n	8009f9c <__sflush_r+0x7c>
 8009f92:	1c42      	adds	r2, r0, #1
 8009f94:	d101      	bne.n	8009f9a <__sflush_r+0x7a>
 8009f96:	682b      	ldr	r3, [r5, #0]
 8009f98:	b903      	cbnz	r3, 8009f9c <__sflush_r+0x7c>
 8009f9a:	6560      	str	r0, [r4, #84]	; 0x54
 8009f9c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009f9e:	602f      	str	r7, [r5, #0]
 8009fa0:	2900      	cmp	r1, #0
 8009fa2:	d0ca      	beq.n	8009f3a <__sflush_r+0x1a>
 8009fa4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009fa8:	4299      	cmp	r1, r3
 8009faa:	d002      	beq.n	8009fb2 <__sflush_r+0x92>
 8009fac:	4628      	mov	r0, r5
 8009fae:	f7ff fb57 	bl	8009660 <_free_r>
 8009fb2:	2000      	movs	r0, #0
 8009fb4:	6360      	str	r0, [r4, #52]	; 0x34
 8009fb6:	e7c1      	b.n	8009f3c <__sflush_r+0x1c>
 8009fb8:	6a21      	ldr	r1, [r4, #32]
 8009fba:	2301      	movs	r3, #1
 8009fbc:	4628      	mov	r0, r5
 8009fbe:	47b0      	blx	r6
 8009fc0:	1c41      	adds	r1, r0, #1
 8009fc2:	d1c7      	bne.n	8009f54 <__sflush_r+0x34>
 8009fc4:	682b      	ldr	r3, [r5, #0]
 8009fc6:	2b00      	cmp	r3, #0
 8009fc8:	d0c4      	beq.n	8009f54 <__sflush_r+0x34>
 8009fca:	2b1d      	cmp	r3, #29
 8009fcc:	d001      	beq.n	8009fd2 <__sflush_r+0xb2>
 8009fce:	2b16      	cmp	r3, #22
 8009fd0:	d101      	bne.n	8009fd6 <__sflush_r+0xb6>
 8009fd2:	602f      	str	r7, [r5, #0]
 8009fd4:	e7b1      	b.n	8009f3a <__sflush_r+0x1a>
 8009fd6:	89a3      	ldrh	r3, [r4, #12]
 8009fd8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009fdc:	81a3      	strh	r3, [r4, #12]
 8009fde:	e7ad      	b.n	8009f3c <__sflush_r+0x1c>
 8009fe0:	690f      	ldr	r7, [r1, #16]
 8009fe2:	2f00      	cmp	r7, #0
 8009fe4:	d0a9      	beq.n	8009f3a <__sflush_r+0x1a>
 8009fe6:	0793      	lsls	r3, r2, #30
 8009fe8:	680e      	ldr	r6, [r1, #0]
 8009fea:	bf08      	it	eq
 8009fec:	694b      	ldreq	r3, [r1, #20]
 8009fee:	600f      	str	r7, [r1, #0]
 8009ff0:	bf18      	it	ne
 8009ff2:	2300      	movne	r3, #0
 8009ff4:	eba6 0807 	sub.w	r8, r6, r7
 8009ff8:	608b      	str	r3, [r1, #8]
 8009ffa:	f1b8 0f00 	cmp.w	r8, #0
 8009ffe:	dd9c      	ble.n	8009f3a <__sflush_r+0x1a>
 800a000:	6a21      	ldr	r1, [r4, #32]
 800a002:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a004:	4643      	mov	r3, r8
 800a006:	463a      	mov	r2, r7
 800a008:	4628      	mov	r0, r5
 800a00a:	47b0      	blx	r6
 800a00c:	2800      	cmp	r0, #0
 800a00e:	dc06      	bgt.n	800a01e <__sflush_r+0xfe>
 800a010:	89a3      	ldrh	r3, [r4, #12]
 800a012:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a016:	81a3      	strh	r3, [r4, #12]
 800a018:	f04f 30ff 	mov.w	r0, #4294967295
 800a01c:	e78e      	b.n	8009f3c <__sflush_r+0x1c>
 800a01e:	4407      	add	r7, r0
 800a020:	eba8 0800 	sub.w	r8, r8, r0
 800a024:	e7e9      	b.n	8009ffa <__sflush_r+0xda>
 800a026:	bf00      	nop
 800a028:	20400001 	.word	0x20400001

0800a02c <_fflush_r>:
 800a02c:	b538      	push	{r3, r4, r5, lr}
 800a02e:	690b      	ldr	r3, [r1, #16]
 800a030:	4605      	mov	r5, r0
 800a032:	460c      	mov	r4, r1
 800a034:	b913      	cbnz	r3, 800a03c <_fflush_r+0x10>
 800a036:	2500      	movs	r5, #0
 800a038:	4628      	mov	r0, r5
 800a03a:	bd38      	pop	{r3, r4, r5, pc}
 800a03c:	b118      	cbz	r0, 800a046 <_fflush_r+0x1a>
 800a03e:	6983      	ldr	r3, [r0, #24]
 800a040:	b90b      	cbnz	r3, 800a046 <_fflush_r+0x1a>
 800a042:	f000 f887 	bl	800a154 <__sinit>
 800a046:	4b14      	ldr	r3, [pc, #80]	; (800a098 <_fflush_r+0x6c>)
 800a048:	429c      	cmp	r4, r3
 800a04a:	d11b      	bne.n	800a084 <_fflush_r+0x58>
 800a04c:	686c      	ldr	r4, [r5, #4]
 800a04e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a052:	2b00      	cmp	r3, #0
 800a054:	d0ef      	beq.n	800a036 <_fflush_r+0xa>
 800a056:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a058:	07d0      	lsls	r0, r2, #31
 800a05a:	d404      	bmi.n	800a066 <_fflush_r+0x3a>
 800a05c:	0599      	lsls	r1, r3, #22
 800a05e:	d402      	bmi.n	800a066 <_fflush_r+0x3a>
 800a060:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a062:	f000 f915 	bl	800a290 <__retarget_lock_acquire_recursive>
 800a066:	4628      	mov	r0, r5
 800a068:	4621      	mov	r1, r4
 800a06a:	f7ff ff59 	bl	8009f20 <__sflush_r>
 800a06e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a070:	07da      	lsls	r2, r3, #31
 800a072:	4605      	mov	r5, r0
 800a074:	d4e0      	bmi.n	800a038 <_fflush_r+0xc>
 800a076:	89a3      	ldrh	r3, [r4, #12]
 800a078:	059b      	lsls	r3, r3, #22
 800a07a:	d4dd      	bmi.n	800a038 <_fflush_r+0xc>
 800a07c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a07e:	f000 f908 	bl	800a292 <__retarget_lock_release_recursive>
 800a082:	e7d9      	b.n	800a038 <_fflush_r+0xc>
 800a084:	4b05      	ldr	r3, [pc, #20]	; (800a09c <_fflush_r+0x70>)
 800a086:	429c      	cmp	r4, r3
 800a088:	d101      	bne.n	800a08e <_fflush_r+0x62>
 800a08a:	68ac      	ldr	r4, [r5, #8]
 800a08c:	e7df      	b.n	800a04e <_fflush_r+0x22>
 800a08e:	4b04      	ldr	r3, [pc, #16]	; (800a0a0 <_fflush_r+0x74>)
 800a090:	429c      	cmp	r4, r3
 800a092:	bf08      	it	eq
 800a094:	68ec      	ldreq	r4, [r5, #12]
 800a096:	e7da      	b.n	800a04e <_fflush_r+0x22>
 800a098:	0801d260 	.word	0x0801d260
 800a09c:	0801d280 	.word	0x0801d280
 800a0a0:	0801d240 	.word	0x0801d240

0800a0a4 <std>:
 800a0a4:	2300      	movs	r3, #0
 800a0a6:	b510      	push	{r4, lr}
 800a0a8:	4604      	mov	r4, r0
 800a0aa:	e9c0 3300 	strd	r3, r3, [r0]
 800a0ae:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a0b2:	6083      	str	r3, [r0, #8]
 800a0b4:	8181      	strh	r1, [r0, #12]
 800a0b6:	6643      	str	r3, [r0, #100]	; 0x64
 800a0b8:	81c2      	strh	r2, [r0, #14]
 800a0ba:	6183      	str	r3, [r0, #24]
 800a0bc:	4619      	mov	r1, r3
 800a0be:	2208      	movs	r2, #8
 800a0c0:	305c      	adds	r0, #92	; 0x5c
 800a0c2:	f7fb fdef 	bl	8005ca4 <memset>
 800a0c6:	4b05      	ldr	r3, [pc, #20]	; (800a0dc <std+0x38>)
 800a0c8:	6263      	str	r3, [r4, #36]	; 0x24
 800a0ca:	4b05      	ldr	r3, [pc, #20]	; (800a0e0 <std+0x3c>)
 800a0cc:	62a3      	str	r3, [r4, #40]	; 0x28
 800a0ce:	4b05      	ldr	r3, [pc, #20]	; (800a0e4 <std+0x40>)
 800a0d0:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a0d2:	4b05      	ldr	r3, [pc, #20]	; (800a0e8 <std+0x44>)
 800a0d4:	6224      	str	r4, [r4, #32]
 800a0d6:	6323      	str	r3, [r4, #48]	; 0x30
 800a0d8:	bd10      	pop	{r4, pc}
 800a0da:	bf00      	nop
 800a0dc:	0800a47d 	.word	0x0800a47d
 800a0e0:	0800a49f 	.word	0x0800a49f
 800a0e4:	0800a4d7 	.word	0x0800a4d7
 800a0e8:	0800a4fb 	.word	0x0800a4fb

0800a0ec <_cleanup_r>:
 800a0ec:	4901      	ldr	r1, [pc, #4]	; (800a0f4 <_cleanup_r+0x8>)
 800a0ee:	f000 b8af 	b.w	800a250 <_fwalk_reent>
 800a0f2:	bf00      	nop
 800a0f4:	0800a02d 	.word	0x0800a02d

0800a0f8 <__sfmoreglue>:
 800a0f8:	b570      	push	{r4, r5, r6, lr}
 800a0fa:	1e4a      	subs	r2, r1, #1
 800a0fc:	2568      	movs	r5, #104	; 0x68
 800a0fe:	4355      	muls	r5, r2
 800a100:	460e      	mov	r6, r1
 800a102:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800a106:	f7ff fafb 	bl	8009700 <_malloc_r>
 800a10a:	4604      	mov	r4, r0
 800a10c:	b140      	cbz	r0, 800a120 <__sfmoreglue+0x28>
 800a10e:	2100      	movs	r1, #0
 800a110:	e9c0 1600 	strd	r1, r6, [r0]
 800a114:	300c      	adds	r0, #12
 800a116:	60a0      	str	r0, [r4, #8]
 800a118:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800a11c:	f7fb fdc2 	bl	8005ca4 <memset>
 800a120:	4620      	mov	r0, r4
 800a122:	bd70      	pop	{r4, r5, r6, pc}

0800a124 <__sfp_lock_acquire>:
 800a124:	4801      	ldr	r0, [pc, #4]	; (800a12c <__sfp_lock_acquire+0x8>)
 800a126:	f000 b8b3 	b.w	800a290 <__retarget_lock_acquire_recursive>
 800a12a:	bf00      	nop
 800a12c:	200004f0 	.word	0x200004f0

0800a130 <__sfp_lock_release>:
 800a130:	4801      	ldr	r0, [pc, #4]	; (800a138 <__sfp_lock_release+0x8>)
 800a132:	f000 b8ae 	b.w	800a292 <__retarget_lock_release_recursive>
 800a136:	bf00      	nop
 800a138:	200004f0 	.word	0x200004f0

0800a13c <__sinit_lock_acquire>:
 800a13c:	4801      	ldr	r0, [pc, #4]	; (800a144 <__sinit_lock_acquire+0x8>)
 800a13e:	f000 b8a7 	b.w	800a290 <__retarget_lock_acquire_recursive>
 800a142:	bf00      	nop
 800a144:	200004eb 	.word	0x200004eb

0800a148 <__sinit_lock_release>:
 800a148:	4801      	ldr	r0, [pc, #4]	; (800a150 <__sinit_lock_release+0x8>)
 800a14a:	f000 b8a2 	b.w	800a292 <__retarget_lock_release_recursive>
 800a14e:	bf00      	nop
 800a150:	200004eb 	.word	0x200004eb

0800a154 <__sinit>:
 800a154:	b510      	push	{r4, lr}
 800a156:	4604      	mov	r4, r0
 800a158:	f7ff fff0 	bl	800a13c <__sinit_lock_acquire>
 800a15c:	69a3      	ldr	r3, [r4, #24]
 800a15e:	b11b      	cbz	r3, 800a168 <__sinit+0x14>
 800a160:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a164:	f7ff bff0 	b.w	800a148 <__sinit_lock_release>
 800a168:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800a16c:	6523      	str	r3, [r4, #80]	; 0x50
 800a16e:	4b13      	ldr	r3, [pc, #76]	; (800a1bc <__sinit+0x68>)
 800a170:	4a13      	ldr	r2, [pc, #76]	; (800a1c0 <__sinit+0x6c>)
 800a172:	681b      	ldr	r3, [r3, #0]
 800a174:	62a2      	str	r2, [r4, #40]	; 0x28
 800a176:	42a3      	cmp	r3, r4
 800a178:	bf04      	itt	eq
 800a17a:	2301      	moveq	r3, #1
 800a17c:	61a3      	streq	r3, [r4, #24]
 800a17e:	4620      	mov	r0, r4
 800a180:	f000 f820 	bl	800a1c4 <__sfp>
 800a184:	6060      	str	r0, [r4, #4]
 800a186:	4620      	mov	r0, r4
 800a188:	f000 f81c 	bl	800a1c4 <__sfp>
 800a18c:	60a0      	str	r0, [r4, #8]
 800a18e:	4620      	mov	r0, r4
 800a190:	f000 f818 	bl	800a1c4 <__sfp>
 800a194:	2200      	movs	r2, #0
 800a196:	60e0      	str	r0, [r4, #12]
 800a198:	2104      	movs	r1, #4
 800a19a:	6860      	ldr	r0, [r4, #4]
 800a19c:	f7ff ff82 	bl	800a0a4 <std>
 800a1a0:	68a0      	ldr	r0, [r4, #8]
 800a1a2:	2201      	movs	r2, #1
 800a1a4:	2109      	movs	r1, #9
 800a1a6:	f7ff ff7d 	bl	800a0a4 <std>
 800a1aa:	68e0      	ldr	r0, [r4, #12]
 800a1ac:	2202      	movs	r2, #2
 800a1ae:	2112      	movs	r1, #18
 800a1b0:	f7ff ff78 	bl	800a0a4 <std>
 800a1b4:	2301      	movs	r3, #1
 800a1b6:	61a3      	str	r3, [r4, #24]
 800a1b8:	e7d2      	b.n	800a160 <__sinit+0xc>
 800a1ba:	bf00      	nop
 800a1bc:	0801cd90 	.word	0x0801cd90
 800a1c0:	0800a0ed 	.word	0x0800a0ed

0800a1c4 <__sfp>:
 800a1c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a1c6:	4607      	mov	r7, r0
 800a1c8:	f7ff ffac 	bl	800a124 <__sfp_lock_acquire>
 800a1cc:	4b1e      	ldr	r3, [pc, #120]	; (800a248 <__sfp+0x84>)
 800a1ce:	681e      	ldr	r6, [r3, #0]
 800a1d0:	69b3      	ldr	r3, [r6, #24]
 800a1d2:	b913      	cbnz	r3, 800a1da <__sfp+0x16>
 800a1d4:	4630      	mov	r0, r6
 800a1d6:	f7ff ffbd 	bl	800a154 <__sinit>
 800a1da:	3648      	adds	r6, #72	; 0x48
 800a1dc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800a1e0:	3b01      	subs	r3, #1
 800a1e2:	d503      	bpl.n	800a1ec <__sfp+0x28>
 800a1e4:	6833      	ldr	r3, [r6, #0]
 800a1e6:	b30b      	cbz	r3, 800a22c <__sfp+0x68>
 800a1e8:	6836      	ldr	r6, [r6, #0]
 800a1ea:	e7f7      	b.n	800a1dc <__sfp+0x18>
 800a1ec:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800a1f0:	b9d5      	cbnz	r5, 800a228 <__sfp+0x64>
 800a1f2:	4b16      	ldr	r3, [pc, #88]	; (800a24c <__sfp+0x88>)
 800a1f4:	60e3      	str	r3, [r4, #12]
 800a1f6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800a1fa:	6665      	str	r5, [r4, #100]	; 0x64
 800a1fc:	f000 f847 	bl	800a28e <__retarget_lock_init_recursive>
 800a200:	f7ff ff96 	bl	800a130 <__sfp_lock_release>
 800a204:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800a208:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800a20c:	6025      	str	r5, [r4, #0]
 800a20e:	61a5      	str	r5, [r4, #24]
 800a210:	2208      	movs	r2, #8
 800a212:	4629      	mov	r1, r5
 800a214:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800a218:	f7fb fd44 	bl	8005ca4 <memset>
 800a21c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800a220:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800a224:	4620      	mov	r0, r4
 800a226:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a228:	3468      	adds	r4, #104	; 0x68
 800a22a:	e7d9      	b.n	800a1e0 <__sfp+0x1c>
 800a22c:	2104      	movs	r1, #4
 800a22e:	4638      	mov	r0, r7
 800a230:	f7ff ff62 	bl	800a0f8 <__sfmoreglue>
 800a234:	4604      	mov	r4, r0
 800a236:	6030      	str	r0, [r6, #0]
 800a238:	2800      	cmp	r0, #0
 800a23a:	d1d5      	bne.n	800a1e8 <__sfp+0x24>
 800a23c:	f7ff ff78 	bl	800a130 <__sfp_lock_release>
 800a240:	230c      	movs	r3, #12
 800a242:	603b      	str	r3, [r7, #0]
 800a244:	e7ee      	b.n	800a224 <__sfp+0x60>
 800a246:	bf00      	nop
 800a248:	0801cd90 	.word	0x0801cd90
 800a24c:	ffff0001 	.word	0xffff0001

0800a250 <_fwalk_reent>:
 800a250:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a254:	4606      	mov	r6, r0
 800a256:	4688      	mov	r8, r1
 800a258:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800a25c:	2700      	movs	r7, #0
 800a25e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a262:	f1b9 0901 	subs.w	r9, r9, #1
 800a266:	d505      	bpl.n	800a274 <_fwalk_reent+0x24>
 800a268:	6824      	ldr	r4, [r4, #0]
 800a26a:	2c00      	cmp	r4, #0
 800a26c:	d1f7      	bne.n	800a25e <_fwalk_reent+0xe>
 800a26e:	4638      	mov	r0, r7
 800a270:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a274:	89ab      	ldrh	r3, [r5, #12]
 800a276:	2b01      	cmp	r3, #1
 800a278:	d907      	bls.n	800a28a <_fwalk_reent+0x3a>
 800a27a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a27e:	3301      	adds	r3, #1
 800a280:	d003      	beq.n	800a28a <_fwalk_reent+0x3a>
 800a282:	4629      	mov	r1, r5
 800a284:	4630      	mov	r0, r6
 800a286:	47c0      	blx	r8
 800a288:	4307      	orrs	r7, r0
 800a28a:	3568      	adds	r5, #104	; 0x68
 800a28c:	e7e9      	b.n	800a262 <_fwalk_reent+0x12>

0800a28e <__retarget_lock_init_recursive>:
 800a28e:	4770      	bx	lr

0800a290 <__retarget_lock_acquire_recursive>:
 800a290:	4770      	bx	lr

0800a292 <__retarget_lock_release_recursive>:
 800a292:	4770      	bx	lr

0800a294 <__swhatbuf_r>:
 800a294:	b570      	push	{r4, r5, r6, lr}
 800a296:	460e      	mov	r6, r1
 800a298:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a29c:	2900      	cmp	r1, #0
 800a29e:	b096      	sub	sp, #88	; 0x58
 800a2a0:	4614      	mov	r4, r2
 800a2a2:	461d      	mov	r5, r3
 800a2a4:	da07      	bge.n	800a2b6 <__swhatbuf_r+0x22>
 800a2a6:	2300      	movs	r3, #0
 800a2a8:	602b      	str	r3, [r5, #0]
 800a2aa:	89b3      	ldrh	r3, [r6, #12]
 800a2ac:	061a      	lsls	r2, r3, #24
 800a2ae:	d410      	bmi.n	800a2d2 <__swhatbuf_r+0x3e>
 800a2b0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a2b4:	e00e      	b.n	800a2d4 <__swhatbuf_r+0x40>
 800a2b6:	466a      	mov	r2, sp
 800a2b8:	f000 f946 	bl	800a548 <_fstat_r>
 800a2bc:	2800      	cmp	r0, #0
 800a2be:	dbf2      	blt.n	800a2a6 <__swhatbuf_r+0x12>
 800a2c0:	9a01      	ldr	r2, [sp, #4]
 800a2c2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800a2c6:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800a2ca:	425a      	negs	r2, r3
 800a2cc:	415a      	adcs	r2, r3
 800a2ce:	602a      	str	r2, [r5, #0]
 800a2d0:	e7ee      	b.n	800a2b0 <__swhatbuf_r+0x1c>
 800a2d2:	2340      	movs	r3, #64	; 0x40
 800a2d4:	2000      	movs	r0, #0
 800a2d6:	6023      	str	r3, [r4, #0]
 800a2d8:	b016      	add	sp, #88	; 0x58
 800a2da:	bd70      	pop	{r4, r5, r6, pc}

0800a2dc <__smakebuf_r>:
 800a2dc:	898b      	ldrh	r3, [r1, #12]
 800a2de:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a2e0:	079d      	lsls	r5, r3, #30
 800a2e2:	4606      	mov	r6, r0
 800a2e4:	460c      	mov	r4, r1
 800a2e6:	d507      	bpl.n	800a2f8 <__smakebuf_r+0x1c>
 800a2e8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a2ec:	6023      	str	r3, [r4, #0]
 800a2ee:	6123      	str	r3, [r4, #16]
 800a2f0:	2301      	movs	r3, #1
 800a2f2:	6163      	str	r3, [r4, #20]
 800a2f4:	b002      	add	sp, #8
 800a2f6:	bd70      	pop	{r4, r5, r6, pc}
 800a2f8:	ab01      	add	r3, sp, #4
 800a2fa:	466a      	mov	r2, sp
 800a2fc:	f7ff ffca 	bl	800a294 <__swhatbuf_r>
 800a300:	9900      	ldr	r1, [sp, #0]
 800a302:	4605      	mov	r5, r0
 800a304:	4630      	mov	r0, r6
 800a306:	f7ff f9fb 	bl	8009700 <_malloc_r>
 800a30a:	b948      	cbnz	r0, 800a320 <__smakebuf_r+0x44>
 800a30c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a310:	059a      	lsls	r2, r3, #22
 800a312:	d4ef      	bmi.n	800a2f4 <__smakebuf_r+0x18>
 800a314:	f023 0303 	bic.w	r3, r3, #3
 800a318:	f043 0302 	orr.w	r3, r3, #2
 800a31c:	81a3      	strh	r3, [r4, #12]
 800a31e:	e7e3      	b.n	800a2e8 <__smakebuf_r+0xc>
 800a320:	4b0d      	ldr	r3, [pc, #52]	; (800a358 <__smakebuf_r+0x7c>)
 800a322:	62b3      	str	r3, [r6, #40]	; 0x28
 800a324:	89a3      	ldrh	r3, [r4, #12]
 800a326:	6020      	str	r0, [r4, #0]
 800a328:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a32c:	81a3      	strh	r3, [r4, #12]
 800a32e:	9b00      	ldr	r3, [sp, #0]
 800a330:	6163      	str	r3, [r4, #20]
 800a332:	9b01      	ldr	r3, [sp, #4]
 800a334:	6120      	str	r0, [r4, #16]
 800a336:	b15b      	cbz	r3, 800a350 <__smakebuf_r+0x74>
 800a338:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a33c:	4630      	mov	r0, r6
 800a33e:	f000 f915 	bl	800a56c <_isatty_r>
 800a342:	b128      	cbz	r0, 800a350 <__smakebuf_r+0x74>
 800a344:	89a3      	ldrh	r3, [r4, #12]
 800a346:	f023 0303 	bic.w	r3, r3, #3
 800a34a:	f043 0301 	orr.w	r3, r3, #1
 800a34e:	81a3      	strh	r3, [r4, #12]
 800a350:	89a0      	ldrh	r0, [r4, #12]
 800a352:	4305      	orrs	r5, r0
 800a354:	81a5      	strh	r5, [r4, #12]
 800a356:	e7cd      	b.n	800a2f4 <__smakebuf_r+0x18>
 800a358:	0800a0ed 	.word	0x0800a0ed

0800a35c <memmove>:
 800a35c:	4288      	cmp	r0, r1
 800a35e:	b510      	push	{r4, lr}
 800a360:	eb01 0402 	add.w	r4, r1, r2
 800a364:	d902      	bls.n	800a36c <memmove+0x10>
 800a366:	4284      	cmp	r4, r0
 800a368:	4623      	mov	r3, r4
 800a36a:	d807      	bhi.n	800a37c <memmove+0x20>
 800a36c:	1e43      	subs	r3, r0, #1
 800a36e:	42a1      	cmp	r1, r4
 800a370:	d008      	beq.n	800a384 <memmove+0x28>
 800a372:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a376:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a37a:	e7f8      	b.n	800a36e <memmove+0x12>
 800a37c:	4402      	add	r2, r0
 800a37e:	4601      	mov	r1, r0
 800a380:	428a      	cmp	r2, r1
 800a382:	d100      	bne.n	800a386 <memmove+0x2a>
 800a384:	bd10      	pop	{r4, pc}
 800a386:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a38a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a38e:	e7f7      	b.n	800a380 <memmove+0x24>

0800a390 <__malloc_lock>:
 800a390:	4801      	ldr	r0, [pc, #4]	; (800a398 <__malloc_lock+0x8>)
 800a392:	f7ff bf7d 	b.w	800a290 <__retarget_lock_acquire_recursive>
 800a396:	bf00      	nop
 800a398:	200004ec 	.word	0x200004ec

0800a39c <__malloc_unlock>:
 800a39c:	4801      	ldr	r0, [pc, #4]	; (800a3a4 <__malloc_unlock+0x8>)
 800a39e:	f7ff bf78 	b.w	800a292 <__retarget_lock_release_recursive>
 800a3a2:	bf00      	nop
 800a3a4:	200004ec 	.word	0x200004ec

0800a3a8 <_realloc_r>:
 800a3a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a3aa:	4607      	mov	r7, r0
 800a3ac:	4614      	mov	r4, r2
 800a3ae:	460e      	mov	r6, r1
 800a3b0:	b921      	cbnz	r1, 800a3bc <_realloc_r+0x14>
 800a3b2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800a3b6:	4611      	mov	r1, r2
 800a3b8:	f7ff b9a2 	b.w	8009700 <_malloc_r>
 800a3bc:	b922      	cbnz	r2, 800a3c8 <_realloc_r+0x20>
 800a3be:	f7ff f94f 	bl	8009660 <_free_r>
 800a3c2:	4625      	mov	r5, r4
 800a3c4:	4628      	mov	r0, r5
 800a3c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a3c8:	f000 f8f2 	bl	800a5b0 <_malloc_usable_size_r>
 800a3cc:	42a0      	cmp	r0, r4
 800a3ce:	d20f      	bcs.n	800a3f0 <_realloc_r+0x48>
 800a3d0:	4621      	mov	r1, r4
 800a3d2:	4638      	mov	r0, r7
 800a3d4:	f7ff f994 	bl	8009700 <_malloc_r>
 800a3d8:	4605      	mov	r5, r0
 800a3da:	2800      	cmp	r0, #0
 800a3dc:	d0f2      	beq.n	800a3c4 <_realloc_r+0x1c>
 800a3de:	4631      	mov	r1, r6
 800a3e0:	4622      	mov	r2, r4
 800a3e2:	f7fe fc65 	bl	8008cb0 <memcpy>
 800a3e6:	4631      	mov	r1, r6
 800a3e8:	4638      	mov	r0, r7
 800a3ea:	f7ff f939 	bl	8009660 <_free_r>
 800a3ee:	e7e9      	b.n	800a3c4 <_realloc_r+0x1c>
 800a3f0:	4635      	mov	r5, r6
 800a3f2:	e7e7      	b.n	800a3c4 <_realloc_r+0x1c>

0800a3f4 <_raise_r>:
 800a3f4:	291f      	cmp	r1, #31
 800a3f6:	b538      	push	{r3, r4, r5, lr}
 800a3f8:	4604      	mov	r4, r0
 800a3fa:	460d      	mov	r5, r1
 800a3fc:	d904      	bls.n	800a408 <_raise_r+0x14>
 800a3fe:	2316      	movs	r3, #22
 800a400:	6003      	str	r3, [r0, #0]
 800a402:	f04f 30ff 	mov.w	r0, #4294967295
 800a406:	bd38      	pop	{r3, r4, r5, pc}
 800a408:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800a40a:	b112      	cbz	r2, 800a412 <_raise_r+0x1e>
 800a40c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a410:	b94b      	cbnz	r3, 800a426 <_raise_r+0x32>
 800a412:	4620      	mov	r0, r4
 800a414:	f000 f830 	bl	800a478 <_getpid_r>
 800a418:	462a      	mov	r2, r5
 800a41a:	4601      	mov	r1, r0
 800a41c:	4620      	mov	r0, r4
 800a41e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a422:	f000 b817 	b.w	800a454 <_kill_r>
 800a426:	2b01      	cmp	r3, #1
 800a428:	d00a      	beq.n	800a440 <_raise_r+0x4c>
 800a42a:	1c59      	adds	r1, r3, #1
 800a42c:	d103      	bne.n	800a436 <_raise_r+0x42>
 800a42e:	2316      	movs	r3, #22
 800a430:	6003      	str	r3, [r0, #0]
 800a432:	2001      	movs	r0, #1
 800a434:	e7e7      	b.n	800a406 <_raise_r+0x12>
 800a436:	2400      	movs	r4, #0
 800a438:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800a43c:	4628      	mov	r0, r5
 800a43e:	4798      	blx	r3
 800a440:	2000      	movs	r0, #0
 800a442:	e7e0      	b.n	800a406 <_raise_r+0x12>

0800a444 <raise>:
 800a444:	4b02      	ldr	r3, [pc, #8]	; (800a450 <raise+0xc>)
 800a446:	4601      	mov	r1, r0
 800a448:	6818      	ldr	r0, [r3, #0]
 800a44a:	f7ff bfd3 	b.w	800a3f4 <_raise_r>
 800a44e:	bf00      	nop
 800a450:	2000000c 	.word	0x2000000c

0800a454 <_kill_r>:
 800a454:	b538      	push	{r3, r4, r5, lr}
 800a456:	4d07      	ldr	r5, [pc, #28]	; (800a474 <_kill_r+0x20>)
 800a458:	2300      	movs	r3, #0
 800a45a:	4604      	mov	r4, r0
 800a45c:	4608      	mov	r0, r1
 800a45e:	4611      	mov	r1, r2
 800a460:	602b      	str	r3, [r5, #0]
 800a462:	f7f8 fb03 	bl	8002a6c <_kill>
 800a466:	1c43      	adds	r3, r0, #1
 800a468:	d102      	bne.n	800a470 <_kill_r+0x1c>
 800a46a:	682b      	ldr	r3, [r5, #0]
 800a46c:	b103      	cbz	r3, 800a470 <_kill_r+0x1c>
 800a46e:	6023      	str	r3, [r4, #0]
 800a470:	bd38      	pop	{r3, r4, r5, pc}
 800a472:	bf00      	nop
 800a474:	200004f4 	.word	0x200004f4

0800a478 <_getpid_r>:
 800a478:	f7f8 baf0 	b.w	8002a5c <_getpid>

0800a47c <__sread>:
 800a47c:	b510      	push	{r4, lr}
 800a47e:	460c      	mov	r4, r1
 800a480:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a484:	f000 f89c 	bl	800a5c0 <_read_r>
 800a488:	2800      	cmp	r0, #0
 800a48a:	bfab      	itete	ge
 800a48c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a48e:	89a3      	ldrhlt	r3, [r4, #12]
 800a490:	181b      	addge	r3, r3, r0
 800a492:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a496:	bfac      	ite	ge
 800a498:	6563      	strge	r3, [r4, #84]	; 0x54
 800a49a:	81a3      	strhlt	r3, [r4, #12]
 800a49c:	bd10      	pop	{r4, pc}

0800a49e <__swrite>:
 800a49e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a4a2:	461f      	mov	r7, r3
 800a4a4:	898b      	ldrh	r3, [r1, #12]
 800a4a6:	05db      	lsls	r3, r3, #23
 800a4a8:	4605      	mov	r5, r0
 800a4aa:	460c      	mov	r4, r1
 800a4ac:	4616      	mov	r6, r2
 800a4ae:	d505      	bpl.n	800a4bc <__swrite+0x1e>
 800a4b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a4b4:	2302      	movs	r3, #2
 800a4b6:	2200      	movs	r2, #0
 800a4b8:	f000 f868 	bl	800a58c <_lseek_r>
 800a4bc:	89a3      	ldrh	r3, [r4, #12]
 800a4be:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a4c2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a4c6:	81a3      	strh	r3, [r4, #12]
 800a4c8:	4632      	mov	r2, r6
 800a4ca:	463b      	mov	r3, r7
 800a4cc:	4628      	mov	r0, r5
 800a4ce:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a4d2:	f000 b817 	b.w	800a504 <_write_r>

0800a4d6 <__sseek>:
 800a4d6:	b510      	push	{r4, lr}
 800a4d8:	460c      	mov	r4, r1
 800a4da:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a4de:	f000 f855 	bl	800a58c <_lseek_r>
 800a4e2:	1c43      	adds	r3, r0, #1
 800a4e4:	89a3      	ldrh	r3, [r4, #12]
 800a4e6:	bf15      	itete	ne
 800a4e8:	6560      	strne	r0, [r4, #84]	; 0x54
 800a4ea:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a4ee:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a4f2:	81a3      	strheq	r3, [r4, #12]
 800a4f4:	bf18      	it	ne
 800a4f6:	81a3      	strhne	r3, [r4, #12]
 800a4f8:	bd10      	pop	{r4, pc}

0800a4fa <__sclose>:
 800a4fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a4fe:	f000 b813 	b.w	800a528 <_close_r>
	...

0800a504 <_write_r>:
 800a504:	b538      	push	{r3, r4, r5, lr}
 800a506:	4d07      	ldr	r5, [pc, #28]	; (800a524 <_write_r+0x20>)
 800a508:	4604      	mov	r4, r0
 800a50a:	4608      	mov	r0, r1
 800a50c:	4611      	mov	r1, r2
 800a50e:	2200      	movs	r2, #0
 800a510:	602a      	str	r2, [r5, #0]
 800a512:	461a      	mov	r2, r3
 800a514:	f7f8 fae1 	bl	8002ada <_write>
 800a518:	1c43      	adds	r3, r0, #1
 800a51a:	d102      	bne.n	800a522 <_write_r+0x1e>
 800a51c:	682b      	ldr	r3, [r5, #0]
 800a51e:	b103      	cbz	r3, 800a522 <_write_r+0x1e>
 800a520:	6023      	str	r3, [r4, #0]
 800a522:	bd38      	pop	{r3, r4, r5, pc}
 800a524:	200004f4 	.word	0x200004f4

0800a528 <_close_r>:
 800a528:	b538      	push	{r3, r4, r5, lr}
 800a52a:	4d06      	ldr	r5, [pc, #24]	; (800a544 <_close_r+0x1c>)
 800a52c:	2300      	movs	r3, #0
 800a52e:	4604      	mov	r4, r0
 800a530:	4608      	mov	r0, r1
 800a532:	602b      	str	r3, [r5, #0]
 800a534:	f7f8 faed 	bl	8002b12 <_close>
 800a538:	1c43      	adds	r3, r0, #1
 800a53a:	d102      	bne.n	800a542 <_close_r+0x1a>
 800a53c:	682b      	ldr	r3, [r5, #0]
 800a53e:	b103      	cbz	r3, 800a542 <_close_r+0x1a>
 800a540:	6023      	str	r3, [r4, #0]
 800a542:	bd38      	pop	{r3, r4, r5, pc}
 800a544:	200004f4 	.word	0x200004f4

0800a548 <_fstat_r>:
 800a548:	b538      	push	{r3, r4, r5, lr}
 800a54a:	4d07      	ldr	r5, [pc, #28]	; (800a568 <_fstat_r+0x20>)
 800a54c:	2300      	movs	r3, #0
 800a54e:	4604      	mov	r4, r0
 800a550:	4608      	mov	r0, r1
 800a552:	4611      	mov	r1, r2
 800a554:	602b      	str	r3, [r5, #0]
 800a556:	f7f8 fae8 	bl	8002b2a <_fstat>
 800a55a:	1c43      	adds	r3, r0, #1
 800a55c:	d102      	bne.n	800a564 <_fstat_r+0x1c>
 800a55e:	682b      	ldr	r3, [r5, #0]
 800a560:	b103      	cbz	r3, 800a564 <_fstat_r+0x1c>
 800a562:	6023      	str	r3, [r4, #0]
 800a564:	bd38      	pop	{r3, r4, r5, pc}
 800a566:	bf00      	nop
 800a568:	200004f4 	.word	0x200004f4

0800a56c <_isatty_r>:
 800a56c:	b538      	push	{r3, r4, r5, lr}
 800a56e:	4d06      	ldr	r5, [pc, #24]	; (800a588 <_isatty_r+0x1c>)
 800a570:	2300      	movs	r3, #0
 800a572:	4604      	mov	r4, r0
 800a574:	4608      	mov	r0, r1
 800a576:	602b      	str	r3, [r5, #0]
 800a578:	f7f8 fae7 	bl	8002b4a <_isatty>
 800a57c:	1c43      	adds	r3, r0, #1
 800a57e:	d102      	bne.n	800a586 <_isatty_r+0x1a>
 800a580:	682b      	ldr	r3, [r5, #0]
 800a582:	b103      	cbz	r3, 800a586 <_isatty_r+0x1a>
 800a584:	6023      	str	r3, [r4, #0]
 800a586:	bd38      	pop	{r3, r4, r5, pc}
 800a588:	200004f4 	.word	0x200004f4

0800a58c <_lseek_r>:
 800a58c:	b538      	push	{r3, r4, r5, lr}
 800a58e:	4d07      	ldr	r5, [pc, #28]	; (800a5ac <_lseek_r+0x20>)
 800a590:	4604      	mov	r4, r0
 800a592:	4608      	mov	r0, r1
 800a594:	4611      	mov	r1, r2
 800a596:	2200      	movs	r2, #0
 800a598:	602a      	str	r2, [r5, #0]
 800a59a:	461a      	mov	r2, r3
 800a59c:	f7f8 fae0 	bl	8002b60 <_lseek>
 800a5a0:	1c43      	adds	r3, r0, #1
 800a5a2:	d102      	bne.n	800a5aa <_lseek_r+0x1e>
 800a5a4:	682b      	ldr	r3, [r5, #0]
 800a5a6:	b103      	cbz	r3, 800a5aa <_lseek_r+0x1e>
 800a5a8:	6023      	str	r3, [r4, #0]
 800a5aa:	bd38      	pop	{r3, r4, r5, pc}
 800a5ac:	200004f4 	.word	0x200004f4

0800a5b0 <_malloc_usable_size_r>:
 800a5b0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a5b4:	1f18      	subs	r0, r3, #4
 800a5b6:	2b00      	cmp	r3, #0
 800a5b8:	bfbc      	itt	lt
 800a5ba:	580b      	ldrlt	r3, [r1, r0]
 800a5bc:	18c0      	addlt	r0, r0, r3
 800a5be:	4770      	bx	lr

0800a5c0 <_read_r>:
 800a5c0:	b538      	push	{r3, r4, r5, lr}
 800a5c2:	4d07      	ldr	r5, [pc, #28]	; (800a5e0 <_read_r+0x20>)
 800a5c4:	4604      	mov	r4, r0
 800a5c6:	4608      	mov	r0, r1
 800a5c8:	4611      	mov	r1, r2
 800a5ca:	2200      	movs	r2, #0
 800a5cc:	602a      	str	r2, [r5, #0]
 800a5ce:	461a      	mov	r2, r3
 800a5d0:	f7f8 fa66 	bl	8002aa0 <_read>
 800a5d4:	1c43      	adds	r3, r0, #1
 800a5d6:	d102      	bne.n	800a5de <_read_r+0x1e>
 800a5d8:	682b      	ldr	r3, [r5, #0]
 800a5da:	b103      	cbz	r3, 800a5de <_read_r+0x1e>
 800a5dc:	6023      	str	r3, [r4, #0]
 800a5de:	bd38      	pop	{r3, r4, r5, pc}
 800a5e0:	200004f4 	.word	0x200004f4

0800a5e4 <_init>:
 800a5e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a5e6:	bf00      	nop
 800a5e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a5ea:	bc08      	pop	{r3}
 800a5ec:	469e      	mov	lr, r3
 800a5ee:	4770      	bx	lr

0800a5f0 <_fini>:
 800a5f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a5f2:	bf00      	nop
 800a5f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a5f6:	bc08      	pop	{r3}
 800a5f8:	469e      	mov	lr, r3
 800a5fa:	4770      	bx	lr
