and
automatic
buf
bufif0
bufif1
cell
cmos
deassign
default
design
disable
edge
else
event
for
force
forever
fork
genvar
if
ifnone
inout
input
instance
join
liblist
library
nand
negedge
nmos
nor
not
notif0
notif1
or
output
parameter
pmos
posedge
pulldown
pullup
release
remos
repeat
rnmos
rpmos
rtran
rtranif0
rtranif1
showcancelled
specparam
tran
tranif0
tranif1
trireg
use
wait
while
xnor
xor
