
C:\Users\Propietario\Documents\GitHub\LoRa\Radio_Lora\Debug\Radio_Lora.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c378  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003f4  0800c438  0800c438  0001c438  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800c82c  0800c82c  0001c82c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800c834  0800c834  0001c834  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800c838  0800c838  0001c838  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000000e0  20000000  0800c83c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000700  200000e0  0800c91c  000200e0  2**2
                  ALLOC
  8 ._user_heap_stack 00000100  200007e0  0800c91c  000207e0  2**0
                  ALLOC
  9 .ARM.attributes 00000028  00000000  00000000  000200e0  2**0
                  CONTENTS, READONLY
 10 .debug_info   00012f81  00000000  00000000  00020108  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 000039d4  00000000  00000000  00033089  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00001298  00000000  00000000  00036a60  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00001098  00000000  00000000  00037cf8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00008a58  00000000  00000000  00038d90  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00005fed  00000000  00000000  000417e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007e  00000000  00000000  000477d5  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00004480  00000000  00000000  00047854  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stabstr      0000003f  00000000  00000000  0004bcd4  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200000e0 	.word	0x200000e0
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800c420 	.word	0x0800c420

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200000e4 	.word	0x200000e4
 8000104:	0800c420 	.word	0x0800c420

08000108 <__aeabi_uidiv>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__aeabi_uidiv+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__aeabi_uidiv+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__aeabi_uidiv+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__aeabi_uidiv+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__aeabi_uidiv+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__aeabi_uidiv+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__aeabi_uidiv+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__aeabi_uidiv+0x6c>
 8000140:	e000      	b.n	8000144 <__aeabi_uidiv+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__aeabi_uidiv+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__aeabi_uidiv+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__aeabi_uidiv+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__aeabi_uidiv+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__aeabi_uidiv+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__aeabi_uidiv+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__aeabi_uidiv+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__aeabi_uidiv+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__aeabi_uidiv+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__aeabi_uidiv+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__aeabi_uidiv+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__aeabi_uidiv+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__aeabi_uidiv+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__aeabi_uidiv+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__aeabi_uidiv+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__aeabi_uidiv+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__aeabi_uidiv+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__aeabi_uidiv+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f8f0 	bl	80003f0 <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__aeabi_uidiv+0x100>
 8000218:	e776      	b.n	8000108 <__aeabi_uidiv>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv>:
 800021c:	4603      	mov	r3, r0
 800021e:	430b      	orrs	r3, r1
 8000220:	d47f      	bmi.n	8000322 <__aeabi_idiv+0x106>
 8000222:	2200      	movs	r2, #0
 8000224:	0843      	lsrs	r3, r0, #1
 8000226:	428b      	cmp	r3, r1
 8000228:	d374      	bcc.n	8000314 <__aeabi_idiv+0xf8>
 800022a:	0903      	lsrs	r3, r0, #4
 800022c:	428b      	cmp	r3, r1
 800022e:	d35f      	bcc.n	80002f0 <__aeabi_idiv+0xd4>
 8000230:	0a03      	lsrs	r3, r0, #8
 8000232:	428b      	cmp	r3, r1
 8000234:	d344      	bcc.n	80002c0 <__aeabi_idiv+0xa4>
 8000236:	0b03      	lsrs	r3, r0, #12
 8000238:	428b      	cmp	r3, r1
 800023a:	d328      	bcc.n	800028e <__aeabi_idiv+0x72>
 800023c:	0c03      	lsrs	r3, r0, #16
 800023e:	428b      	cmp	r3, r1
 8000240:	d30d      	bcc.n	800025e <__aeabi_idiv+0x42>
 8000242:	22ff      	movs	r2, #255	; 0xff
 8000244:	0209      	lsls	r1, r1, #8
 8000246:	ba12      	rev	r2, r2
 8000248:	0c03      	lsrs	r3, r0, #16
 800024a:	428b      	cmp	r3, r1
 800024c:	d302      	bcc.n	8000254 <__aeabi_idiv+0x38>
 800024e:	1212      	asrs	r2, r2, #8
 8000250:	0209      	lsls	r1, r1, #8
 8000252:	d065      	beq.n	8000320 <__aeabi_idiv+0x104>
 8000254:	0b03      	lsrs	r3, r0, #12
 8000256:	428b      	cmp	r3, r1
 8000258:	d319      	bcc.n	800028e <__aeabi_idiv+0x72>
 800025a:	e000      	b.n	800025e <__aeabi_idiv+0x42>
 800025c:	0a09      	lsrs	r1, r1, #8
 800025e:	0bc3      	lsrs	r3, r0, #15
 8000260:	428b      	cmp	r3, r1
 8000262:	d301      	bcc.n	8000268 <__aeabi_idiv+0x4c>
 8000264:	03cb      	lsls	r3, r1, #15
 8000266:	1ac0      	subs	r0, r0, r3
 8000268:	4152      	adcs	r2, r2
 800026a:	0b83      	lsrs	r3, r0, #14
 800026c:	428b      	cmp	r3, r1
 800026e:	d301      	bcc.n	8000274 <__aeabi_idiv+0x58>
 8000270:	038b      	lsls	r3, r1, #14
 8000272:	1ac0      	subs	r0, r0, r3
 8000274:	4152      	adcs	r2, r2
 8000276:	0b43      	lsrs	r3, r0, #13
 8000278:	428b      	cmp	r3, r1
 800027a:	d301      	bcc.n	8000280 <__aeabi_idiv+0x64>
 800027c:	034b      	lsls	r3, r1, #13
 800027e:	1ac0      	subs	r0, r0, r3
 8000280:	4152      	adcs	r2, r2
 8000282:	0b03      	lsrs	r3, r0, #12
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__aeabi_idiv+0x70>
 8000288:	030b      	lsls	r3, r1, #12
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0ac3      	lsrs	r3, r0, #11
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__aeabi_idiv+0x7c>
 8000294:	02cb      	lsls	r3, r1, #11
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0a83      	lsrs	r3, r0, #10
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__aeabi_idiv+0x88>
 80002a0:	028b      	lsls	r3, r1, #10
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0a43      	lsrs	r3, r0, #9
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__aeabi_idiv+0x94>
 80002ac:	024b      	lsls	r3, r1, #9
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0a03      	lsrs	r3, r0, #8
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__aeabi_idiv+0xa0>
 80002b8:	020b      	lsls	r3, r1, #8
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	d2cd      	bcs.n	800025c <__aeabi_idiv+0x40>
 80002c0:	09c3      	lsrs	r3, r0, #7
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d301      	bcc.n	80002ca <__aeabi_idiv+0xae>
 80002c6:	01cb      	lsls	r3, r1, #7
 80002c8:	1ac0      	subs	r0, r0, r3
 80002ca:	4152      	adcs	r2, r2
 80002cc:	0983      	lsrs	r3, r0, #6
 80002ce:	428b      	cmp	r3, r1
 80002d0:	d301      	bcc.n	80002d6 <__aeabi_idiv+0xba>
 80002d2:	018b      	lsls	r3, r1, #6
 80002d4:	1ac0      	subs	r0, r0, r3
 80002d6:	4152      	adcs	r2, r2
 80002d8:	0943      	lsrs	r3, r0, #5
 80002da:	428b      	cmp	r3, r1
 80002dc:	d301      	bcc.n	80002e2 <__aeabi_idiv+0xc6>
 80002de:	014b      	lsls	r3, r1, #5
 80002e0:	1ac0      	subs	r0, r0, r3
 80002e2:	4152      	adcs	r2, r2
 80002e4:	0903      	lsrs	r3, r0, #4
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__aeabi_idiv+0xd2>
 80002ea:	010b      	lsls	r3, r1, #4
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	08c3      	lsrs	r3, r0, #3
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__aeabi_idiv+0xde>
 80002f6:	00cb      	lsls	r3, r1, #3
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0883      	lsrs	r3, r0, #2
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__aeabi_idiv+0xea>
 8000302:	008b      	lsls	r3, r1, #2
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0843      	lsrs	r3, r0, #1
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__aeabi_idiv+0xf6>
 800030e:	004b      	lsls	r3, r1, #1
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	1a41      	subs	r1, r0, r1
 8000316:	d200      	bcs.n	800031a <__aeabi_idiv+0xfe>
 8000318:	4601      	mov	r1, r0
 800031a:	4152      	adcs	r2, r2
 800031c:	4610      	mov	r0, r2
 800031e:	4770      	bx	lr
 8000320:	e05d      	b.n	80003de <__aeabi_idiv+0x1c2>
 8000322:	0fca      	lsrs	r2, r1, #31
 8000324:	d000      	beq.n	8000328 <__aeabi_idiv+0x10c>
 8000326:	4249      	negs	r1, r1
 8000328:	1003      	asrs	r3, r0, #32
 800032a:	d300      	bcc.n	800032e <__aeabi_idiv+0x112>
 800032c:	4240      	negs	r0, r0
 800032e:	4053      	eors	r3, r2
 8000330:	2200      	movs	r2, #0
 8000332:	469c      	mov	ip, r3
 8000334:	0903      	lsrs	r3, r0, #4
 8000336:	428b      	cmp	r3, r1
 8000338:	d32d      	bcc.n	8000396 <__aeabi_idiv+0x17a>
 800033a:	0a03      	lsrs	r3, r0, #8
 800033c:	428b      	cmp	r3, r1
 800033e:	d312      	bcc.n	8000366 <__aeabi_idiv+0x14a>
 8000340:	22fc      	movs	r2, #252	; 0xfc
 8000342:	0189      	lsls	r1, r1, #6
 8000344:	ba12      	rev	r2, r2
 8000346:	0a03      	lsrs	r3, r0, #8
 8000348:	428b      	cmp	r3, r1
 800034a:	d30c      	bcc.n	8000366 <__aeabi_idiv+0x14a>
 800034c:	0189      	lsls	r1, r1, #6
 800034e:	1192      	asrs	r2, r2, #6
 8000350:	428b      	cmp	r3, r1
 8000352:	d308      	bcc.n	8000366 <__aeabi_idiv+0x14a>
 8000354:	0189      	lsls	r1, r1, #6
 8000356:	1192      	asrs	r2, r2, #6
 8000358:	428b      	cmp	r3, r1
 800035a:	d304      	bcc.n	8000366 <__aeabi_idiv+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	d03a      	beq.n	80003d6 <__aeabi_idiv+0x1ba>
 8000360:	1192      	asrs	r2, r2, #6
 8000362:	e000      	b.n	8000366 <__aeabi_idiv+0x14a>
 8000364:	0989      	lsrs	r1, r1, #6
 8000366:	09c3      	lsrs	r3, r0, #7
 8000368:	428b      	cmp	r3, r1
 800036a:	d301      	bcc.n	8000370 <__aeabi_idiv+0x154>
 800036c:	01cb      	lsls	r3, r1, #7
 800036e:	1ac0      	subs	r0, r0, r3
 8000370:	4152      	adcs	r2, r2
 8000372:	0983      	lsrs	r3, r0, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d301      	bcc.n	800037c <__aeabi_idiv+0x160>
 8000378:	018b      	lsls	r3, r1, #6
 800037a:	1ac0      	subs	r0, r0, r3
 800037c:	4152      	adcs	r2, r2
 800037e:	0943      	lsrs	r3, r0, #5
 8000380:	428b      	cmp	r3, r1
 8000382:	d301      	bcc.n	8000388 <__aeabi_idiv+0x16c>
 8000384:	014b      	lsls	r3, r1, #5
 8000386:	1ac0      	subs	r0, r0, r3
 8000388:	4152      	adcs	r2, r2
 800038a:	0903      	lsrs	r3, r0, #4
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__aeabi_idiv+0x178>
 8000390:	010b      	lsls	r3, r1, #4
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	08c3      	lsrs	r3, r0, #3
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__aeabi_idiv+0x184>
 800039c:	00cb      	lsls	r3, r1, #3
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0883      	lsrs	r3, r0, #2
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__aeabi_idiv+0x190>
 80003a8:	008b      	lsls	r3, r1, #2
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	d2d9      	bcs.n	8000364 <__aeabi_idiv+0x148>
 80003b0:	0843      	lsrs	r3, r0, #1
 80003b2:	428b      	cmp	r3, r1
 80003b4:	d301      	bcc.n	80003ba <__aeabi_idiv+0x19e>
 80003b6:	004b      	lsls	r3, r1, #1
 80003b8:	1ac0      	subs	r0, r0, r3
 80003ba:	4152      	adcs	r2, r2
 80003bc:	1a41      	subs	r1, r0, r1
 80003be:	d200      	bcs.n	80003c2 <__aeabi_idiv+0x1a6>
 80003c0:	4601      	mov	r1, r0
 80003c2:	4663      	mov	r3, ip
 80003c4:	4152      	adcs	r2, r2
 80003c6:	105b      	asrs	r3, r3, #1
 80003c8:	4610      	mov	r0, r2
 80003ca:	d301      	bcc.n	80003d0 <__aeabi_idiv+0x1b4>
 80003cc:	4240      	negs	r0, r0
 80003ce:	2b00      	cmp	r3, #0
 80003d0:	d500      	bpl.n	80003d4 <__aeabi_idiv+0x1b8>
 80003d2:	4249      	negs	r1, r1
 80003d4:	4770      	bx	lr
 80003d6:	4663      	mov	r3, ip
 80003d8:	105b      	asrs	r3, r3, #1
 80003da:	d300      	bcc.n	80003de <__aeabi_idiv+0x1c2>
 80003dc:	4240      	negs	r0, r0
 80003de:	b501      	push	{r0, lr}
 80003e0:	2000      	movs	r0, #0
 80003e2:	f000 f805 	bl	80003f0 <__aeabi_idiv0>
 80003e6:	bd02      	pop	{r1, pc}

080003e8 <__aeabi_idivmod>:
 80003e8:	2900      	cmp	r1, #0
 80003ea:	d0f8      	beq.n	80003de <__aeabi_idiv+0x1c2>
 80003ec:	e716      	b.n	800021c <__aeabi_idiv>
 80003ee:	4770      	bx	lr

080003f0 <__aeabi_idiv0>:
 80003f0:	4770      	bx	lr
 80003f2:	46c0      	nop			; (mov r8, r8)

080003f4 <__aeabi_cdrcmple>:
 80003f4:	4684      	mov	ip, r0
 80003f6:	1c10      	adds	r0, r2, #0
 80003f8:	4662      	mov	r2, ip
 80003fa:	468c      	mov	ip, r1
 80003fc:	1c19      	adds	r1, r3, #0
 80003fe:	4663      	mov	r3, ip
 8000400:	e000      	b.n	8000404 <__aeabi_cdcmpeq>
 8000402:	46c0      	nop			; (mov r8, r8)

08000404 <__aeabi_cdcmpeq>:
 8000404:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000406:	f001 f817 	bl	8001438 <__ledf2>
 800040a:	2800      	cmp	r0, #0
 800040c:	d401      	bmi.n	8000412 <__aeabi_cdcmpeq+0xe>
 800040e:	2100      	movs	r1, #0
 8000410:	42c8      	cmn	r0, r1
 8000412:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000414 <__aeabi_dcmpeq>:
 8000414:	b510      	push	{r4, lr}
 8000416:	f000 ff6b 	bl	80012f0 <__eqdf2>
 800041a:	4240      	negs	r0, r0
 800041c:	3001      	adds	r0, #1
 800041e:	bd10      	pop	{r4, pc}

08000420 <__aeabi_dcmplt>:
 8000420:	b510      	push	{r4, lr}
 8000422:	f001 f809 	bl	8001438 <__ledf2>
 8000426:	2800      	cmp	r0, #0
 8000428:	db01      	blt.n	800042e <__aeabi_dcmplt+0xe>
 800042a:	2000      	movs	r0, #0
 800042c:	bd10      	pop	{r4, pc}
 800042e:	2001      	movs	r0, #1
 8000430:	bd10      	pop	{r4, pc}
 8000432:	46c0      	nop			; (mov r8, r8)

08000434 <__aeabi_dcmple>:
 8000434:	b510      	push	{r4, lr}
 8000436:	f000 ffff 	bl	8001438 <__ledf2>
 800043a:	2800      	cmp	r0, #0
 800043c:	dd01      	ble.n	8000442 <__aeabi_dcmple+0xe>
 800043e:	2000      	movs	r0, #0
 8000440:	bd10      	pop	{r4, pc}
 8000442:	2001      	movs	r0, #1
 8000444:	bd10      	pop	{r4, pc}
 8000446:	46c0      	nop			; (mov r8, r8)

08000448 <__aeabi_dcmpgt>:
 8000448:	b510      	push	{r4, lr}
 800044a:	f000 ff91 	bl	8001370 <__gedf2>
 800044e:	2800      	cmp	r0, #0
 8000450:	dc01      	bgt.n	8000456 <__aeabi_dcmpgt+0xe>
 8000452:	2000      	movs	r0, #0
 8000454:	bd10      	pop	{r4, pc}
 8000456:	2001      	movs	r0, #1
 8000458:	bd10      	pop	{r4, pc}
 800045a:	46c0      	nop			; (mov r8, r8)

0800045c <__aeabi_dcmpge>:
 800045c:	b510      	push	{r4, lr}
 800045e:	f000 ff87 	bl	8001370 <__gedf2>
 8000462:	2800      	cmp	r0, #0
 8000464:	da01      	bge.n	800046a <__aeabi_dcmpge+0xe>
 8000466:	2000      	movs	r0, #0
 8000468:	bd10      	pop	{r4, pc}
 800046a:	2001      	movs	r0, #1
 800046c:	bd10      	pop	{r4, pc}
 800046e:	46c0      	nop			; (mov r8, r8)

08000470 <__aeabi_uldivmod>:
 8000470:	2b00      	cmp	r3, #0
 8000472:	d111      	bne.n	8000498 <__aeabi_uldivmod+0x28>
 8000474:	2a00      	cmp	r2, #0
 8000476:	d10f      	bne.n	8000498 <__aeabi_uldivmod+0x28>
 8000478:	2900      	cmp	r1, #0
 800047a:	d100      	bne.n	800047e <__aeabi_uldivmod+0xe>
 800047c:	2800      	cmp	r0, #0
 800047e:	d002      	beq.n	8000486 <__aeabi_uldivmod+0x16>
 8000480:	2100      	movs	r1, #0
 8000482:	43c9      	mvns	r1, r1
 8000484:	1c08      	adds	r0, r1, #0
 8000486:	b407      	push	{r0, r1, r2}
 8000488:	4802      	ldr	r0, [pc, #8]	; (8000494 <__aeabi_uldivmod+0x24>)
 800048a:	a102      	add	r1, pc, #8	; (adr r1, 8000494 <__aeabi_uldivmod+0x24>)
 800048c:	1840      	adds	r0, r0, r1
 800048e:	9002      	str	r0, [sp, #8]
 8000490:	bd03      	pop	{r0, r1, pc}
 8000492:	46c0      	nop			; (mov r8, r8)
 8000494:	ffffff5d 	.word	0xffffff5d
 8000498:	b403      	push	{r0, r1}
 800049a:	4668      	mov	r0, sp
 800049c:	b501      	push	{r0, lr}
 800049e:	9802      	ldr	r0, [sp, #8]
 80004a0:	f000 f824 	bl	80004ec <__udivmoddi4>
 80004a4:	9b01      	ldr	r3, [sp, #4]
 80004a6:	469e      	mov	lr, r3
 80004a8:	b002      	add	sp, #8
 80004aa:	bc0c      	pop	{r2, r3}
 80004ac:	4770      	bx	lr
 80004ae:	46c0      	nop			; (mov r8, r8)

080004b0 <__aeabi_d2uiz>:
 80004b0:	b570      	push	{r4, r5, r6, lr}
 80004b2:	2200      	movs	r2, #0
 80004b4:	4b0c      	ldr	r3, [pc, #48]	; (80004e8 <__aeabi_d2uiz+0x38>)
 80004b6:	0004      	movs	r4, r0
 80004b8:	000d      	movs	r5, r1
 80004ba:	f7ff ffcf 	bl	800045c <__aeabi_dcmpge>
 80004be:	2800      	cmp	r0, #0
 80004c0:	d104      	bne.n	80004cc <__aeabi_d2uiz+0x1c>
 80004c2:	0020      	movs	r0, r4
 80004c4:	0029      	movs	r1, r5
 80004c6:	f001 fdef 	bl	80020a8 <__aeabi_d2iz>
 80004ca:	bd70      	pop	{r4, r5, r6, pc}
 80004cc:	4b06      	ldr	r3, [pc, #24]	; (80004e8 <__aeabi_d2uiz+0x38>)
 80004ce:	2200      	movs	r2, #0
 80004d0:	0020      	movs	r0, r4
 80004d2:	0029      	movs	r1, r5
 80004d4:	f001 fa94 	bl	8001a00 <__aeabi_dsub>
 80004d8:	f001 fde6 	bl	80020a8 <__aeabi_d2iz>
 80004dc:	2380      	movs	r3, #128	; 0x80
 80004de:	061b      	lsls	r3, r3, #24
 80004e0:	469c      	mov	ip, r3
 80004e2:	4460      	add	r0, ip
 80004e4:	e7f1      	b.n	80004ca <__aeabi_d2uiz+0x1a>
 80004e6:	46c0      	nop			; (mov r8, r8)
 80004e8:	41e00000 	.word	0x41e00000

080004ec <__udivmoddi4>:
 80004ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004ee:	464d      	mov	r5, r9
 80004f0:	4656      	mov	r6, sl
 80004f2:	4644      	mov	r4, r8
 80004f4:	465f      	mov	r7, fp
 80004f6:	b4f0      	push	{r4, r5, r6, r7}
 80004f8:	4692      	mov	sl, r2
 80004fa:	b083      	sub	sp, #12
 80004fc:	0004      	movs	r4, r0
 80004fe:	000d      	movs	r5, r1
 8000500:	4699      	mov	r9, r3
 8000502:	428b      	cmp	r3, r1
 8000504:	d82f      	bhi.n	8000566 <__udivmoddi4+0x7a>
 8000506:	d02c      	beq.n	8000562 <__udivmoddi4+0x76>
 8000508:	4649      	mov	r1, r9
 800050a:	4650      	mov	r0, sl
 800050c:	f001 fe9a 	bl	8002244 <__clzdi2>
 8000510:	0029      	movs	r1, r5
 8000512:	0006      	movs	r6, r0
 8000514:	0020      	movs	r0, r4
 8000516:	f001 fe95 	bl	8002244 <__clzdi2>
 800051a:	1a33      	subs	r3, r6, r0
 800051c:	4698      	mov	r8, r3
 800051e:	3b20      	subs	r3, #32
 8000520:	469b      	mov	fp, r3
 8000522:	d500      	bpl.n	8000526 <__udivmoddi4+0x3a>
 8000524:	e074      	b.n	8000610 <__udivmoddi4+0x124>
 8000526:	4653      	mov	r3, sl
 8000528:	465a      	mov	r2, fp
 800052a:	4093      	lsls	r3, r2
 800052c:	001f      	movs	r7, r3
 800052e:	4653      	mov	r3, sl
 8000530:	4642      	mov	r2, r8
 8000532:	4093      	lsls	r3, r2
 8000534:	001e      	movs	r6, r3
 8000536:	42af      	cmp	r7, r5
 8000538:	d829      	bhi.n	800058e <__udivmoddi4+0xa2>
 800053a:	d026      	beq.n	800058a <__udivmoddi4+0x9e>
 800053c:	465b      	mov	r3, fp
 800053e:	1ba4      	subs	r4, r4, r6
 8000540:	41bd      	sbcs	r5, r7
 8000542:	2b00      	cmp	r3, #0
 8000544:	da00      	bge.n	8000548 <__udivmoddi4+0x5c>
 8000546:	e079      	b.n	800063c <__udivmoddi4+0x150>
 8000548:	2200      	movs	r2, #0
 800054a:	2300      	movs	r3, #0
 800054c:	9200      	str	r2, [sp, #0]
 800054e:	9301      	str	r3, [sp, #4]
 8000550:	2301      	movs	r3, #1
 8000552:	465a      	mov	r2, fp
 8000554:	4093      	lsls	r3, r2
 8000556:	9301      	str	r3, [sp, #4]
 8000558:	2301      	movs	r3, #1
 800055a:	4642      	mov	r2, r8
 800055c:	4093      	lsls	r3, r2
 800055e:	9300      	str	r3, [sp, #0]
 8000560:	e019      	b.n	8000596 <__udivmoddi4+0xaa>
 8000562:	4282      	cmp	r2, r0
 8000564:	d9d0      	bls.n	8000508 <__udivmoddi4+0x1c>
 8000566:	2200      	movs	r2, #0
 8000568:	2300      	movs	r3, #0
 800056a:	9200      	str	r2, [sp, #0]
 800056c:	9301      	str	r3, [sp, #4]
 800056e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8000570:	2b00      	cmp	r3, #0
 8000572:	d001      	beq.n	8000578 <__udivmoddi4+0x8c>
 8000574:	601c      	str	r4, [r3, #0]
 8000576:	605d      	str	r5, [r3, #4]
 8000578:	9800      	ldr	r0, [sp, #0]
 800057a:	9901      	ldr	r1, [sp, #4]
 800057c:	b003      	add	sp, #12
 800057e:	bc3c      	pop	{r2, r3, r4, r5}
 8000580:	4690      	mov	r8, r2
 8000582:	4699      	mov	r9, r3
 8000584:	46a2      	mov	sl, r4
 8000586:	46ab      	mov	fp, r5
 8000588:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800058a:	42a3      	cmp	r3, r4
 800058c:	d9d6      	bls.n	800053c <__udivmoddi4+0x50>
 800058e:	2200      	movs	r2, #0
 8000590:	2300      	movs	r3, #0
 8000592:	9200      	str	r2, [sp, #0]
 8000594:	9301      	str	r3, [sp, #4]
 8000596:	4643      	mov	r3, r8
 8000598:	2b00      	cmp	r3, #0
 800059a:	d0e8      	beq.n	800056e <__udivmoddi4+0x82>
 800059c:	07fb      	lsls	r3, r7, #31
 800059e:	0872      	lsrs	r2, r6, #1
 80005a0:	431a      	orrs	r2, r3
 80005a2:	4646      	mov	r6, r8
 80005a4:	087b      	lsrs	r3, r7, #1
 80005a6:	e00e      	b.n	80005c6 <__udivmoddi4+0xda>
 80005a8:	42ab      	cmp	r3, r5
 80005aa:	d101      	bne.n	80005b0 <__udivmoddi4+0xc4>
 80005ac:	42a2      	cmp	r2, r4
 80005ae:	d80c      	bhi.n	80005ca <__udivmoddi4+0xde>
 80005b0:	1aa4      	subs	r4, r4, r2
 80005b2:	419d      	sbcs	r5, r3
 80005b4:	2001      	movs	r0, #1
 80005b6:	1924      	adds	r4, r4, r4
 80005b8:	416d      	adcs	r5, r5
 80005ba:	2100      	movs	r1, #0
 80005bc:	3e01      	subs	r6, #1
 80005be:	1824      	adds	r4, r4, r0
 80005c0:	414d      	adcs	r5, r1
 80005c2:	2e00      	cmp	r6, #0
 80005c4:	d006      	beq.n	80005d4 <__udivmoddi4+0xe8>
 80005c6:	42ab      	cmp	r3, r5
 80005c8:	d9ee      	bls.n	80005a8 <__udivmoddi4+0xbc>
 80005ca:	3e01      	subs	r6, #1
 80005cc:	1924      	adds	r4, r4, r4
 80005ce:	416d      	adcs	r5, r5
 80005d0:	2e00      	cmp	r6, #0
 80005d2:	d1f8      	bne.n	80005c6 <__udivmoddi4+0xda>
 80005d4:	465b      	mov	r3, fp
 80005d6:	9800      	ldr	r0, [sp, #0]
 80005d8:	9901      	ldr	r1, [sp, #4]
 80005da:	1900      	adds	r0, r0, r4
 80005dc:	4169      	adcs	r1, r5
 80005de:	2b00      	cmp	r3, #0
 80005e0:	db22      	blt.n	8000628 <__udivmoddi4+0x13c>
 80005e2:	002b      	movs	r3, r5
 80005e4:	465a      	mov	r2, fp
 80005e6:	40d3      	lsrs	r3, r2
 80005e8:	002a      	movs	r2, r5
 80005ea:	4644      	mov	r4, r8
 80005ec:	40e2      	lsrs	r2, r4
 80005ee:	001c      	movs	r4, r3
 80005f0:	465b      	mov	r3, fp
 80005f2:	0015      	movs	r5, r2
 80005f4:	2b00      	cmp	r3, #0
 80005f6:	db2c      	blt.n	8000652 <__udivmoddi4+0x166>
 80005f8:	0026      	movs	r6, r4
 80005fa:	409e      	lsls	r6, r3
 80005fc:	0033      	movs	r3, r6
 80005fe:	0026      	movs	r6, r4
 8000600:	4647      	mov	r7, r8
 8000602:	40be      	lsls	r6, r7
 8000604:	0032      	movs	r2, r6
 8000606:	1a80      	subs	r0, r0, r2
 8000608:	4199      	sbcs	r1, r3
 800060a:	9000      	str	r0, [sp, #0]
 800060c:	9101      	str	r1, [sp, #4]
 800060e:	e7ae      	b.n	800056e <__udivmoddi4+0x82>
 8000610:	4642      	mov	r2, r8
 8000612:	2320      	movs	r3, #32
 8000614:	1a9b      	subs	r3, r3, r2
 8000616:	4652      	mov	r2, sl
 8000618:	40da      	lsrs	r2, r3
 800061a:	4641      	mov	r1, r8
 800061c:	0013      	movs	r3, r2
 800061e:	464a      	mov	r2, r9
 8000620:	408a      	lsls	r2, r1
 8000622:	0017      	movs	r7, r2
 8000624:	431f      	orrs	r7, r3
 8000626:	e782      	b.n	800052e <__udivmoddi4+0x42>
 8000628:	4642      	mov	r2, r8
 800062a:	2320      	movs	r3, #32
 800062c:	1a9b      	subs	r3, r3, r2
 800062e:	002a      	movs	r2, r5
 8000630:	4646      	mov	r6, r8
 8000632:	409a      	lsls	r2, r3
 8000634:	0023      	movs	r3, r4
 8000636:	40f3      	lsrs	r3, r6
 8000638:	4313      	orrs	r3, r2
 800063a:	e7d5      	b.n	80005e8 <__udivmoddi4+0xfc>
 800063c:	4642      	mov	r2, r8
 800063e:	2320      	movs	r3, #32
 8000640:	2100      	movs	r1, #0
 8000642:	1a9b      	subs	r3, r3, r2
 8000644:	2200      	movs	r2, #0
 8000646:	9100      	str	r1, [sp, #0]
 8000648:	9201      	str	r2, [sp, #4]
 800064a:	2201      	movs	r2, #1
 800064c:	40da      	lsrs	r2, r3
 800064e:	9201      	str	r2, [sp, #4]
 8000650:	e782      	b.n	8000558 <__udivmoddi4+0x6c>
 8000652:	4642      	mov	r2, r8
 8000654:	2320      	movs	r3, #32
 8000656:	0026      	movs	r6, r4
 8000658:	1a9b      	subs	r3, r3, r2
 800065a:	40de      	lsrs	r6, r3
 800065c:	002f      	movs	r7, r5
 800065e:	46b4      	mov	ip, r6
 8000660:	4097      	lsls	r7, r2
 8000662:	4666      	mov	r6, ip
 8000664:	003b      	movs	r3, r7
 8000666:	4333      	orrs	r3, r6
 8000668:	e7c9      	b.n	80005fe <__udivmoddi4+0x112>
 800066a:	46c0      	nop			; (mov r8, r8)

0800066c <__aeabi_dadd>:
 800066c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800066e:	4656      	mov	r6, sl
 8000670:	465f      	mov	r7, fp
 8000672:	464d      	mov	r5, r9
 8000674:	4644      	mov	r4, r8
 8000676:	b4f0      	push	{r4, r5, r6, r7}
 8000678:	000f      	movs	r7, r1
 800067a:	0ffd      	lsrs	r5, r7, #31
 800067c:	46aa      	mov	sl, r5
 800067e:	0309      	lsls	r1, r1, #12
 8000680:	007c      	lsls	r4, r7, #1
 8000682:	002e      	movs	r6, r5
 8000684:	005f      	lsls	r7, r3, #1
 8000686:	0f45      	lsrs	r5, r0, #29
 8000688:	0a49      	lsrs	r1, r1, #9
 800068a:	0d7f      	lsrs	r7, r7, #21
 800068c:	4329      	orrs	r1, r5
 800068e:	00c5      	lsls	r5, r0, #3
 8000690:	0318      	lsls	r0, r3, #12
 8000692:	46bc      	mov	ip, r7
 8000694:	0a40      	lsrs	r0, r0, #9
 8000696:	0f57      	lsrs	r7, r2, #29
 8000698:	0d64      	lsrs	r4, r4, #21
 800069a:	0fdb      	lsrs	r3, r3, #31
 800069c:	4338      	orrs	r0, r7
 800069e:	00d2      	lsls	r2, r2, #3
 80006a0:	459a      	cmp	sl, r3
 80006a2:	d100      	bne.n	80006a6 <__aeabi_dadd+0x3a>
 80006a4:	e0aa      	b.n	80007fc <__aeabi_dadd+0x190>
 80006a6:	4666      	mov	r6, ip
 80006a8:	1ba6      	subs	r6, r4, r6
 80006aa:	2e00      	cmp	r6, #0
 80006ac:	dc00      	bgt.n	80006b0 <__aeabi_dadd+0x44>
 80006ae:	e0ff      	b.n	80008b0 <__aeabi_dadd+0x244>
 80006b0:	4663      	mov	r3, ip
 80006b2:	2b00      	cmp	r3, #0
 80006b4:	d139      	bne.n	800072a <__aeabi_dadd+0xbe>
 80006b6:	0003      	movs	r3, r0
 80006b8:	4313      	orrs	r3, r2
 80006ba:	d000      	beq.n	80006be <__aeabi_dadd+0x52>
 80006bc:	e0d9      	b.n	8000872 <__aeabi_dadd+0x206>
 80006be:	076b      	lsls	r3, r5, #29
 80006c0:	d009      	beq.n	80006d6 <__aeabi_dadd+0x6a>
 80006c2:	230f      	movs	r3, #15
 80006c4:	402b      	ands	r3, r5
 80006c6:	2b04      	cmp	r3, #4
 80006c8:	d005      	beq.n	80006d6 <__aeabi_dadd+0x6a>
 80006ca:	1d2b      	adds	r3, r5, #4
 80006cc:	42ab      	cmp	r3, r5
 80006ce:	41ad      	sbcs	r5, r5
 80006d0:	426d      	negs	r5, r5
 80006d2:	1949      	adds	r1, r1, r5
 80006d4:	001d      	movs	r5, r3
 80006d6:	020b      	lsls	r3, r1, #8
 80006d8:	d400      	bmi.n	80006dc <__aeabi_dadd+0x70>
 80006da:	e082      	b.n	80007e2 <__aeabi_dadd+0x176>
 80006dc:	4bca      	ldr	r3, [pc, #808]	; (8000a08 <__aeabi_dadd+0x39c>)
 80006de:	3401      	adds	r4, #1
 80006e0:	429c      	cmp	r4, r3
 80006e2:	d100      	bne.n	80006e6 <__aeabi_dadd+0x7a>
 80006e4:	e0fe      	b.n	80008e4 <__aeabi_dadd+0x278>
 80006e6:	000a      	movs	r2, r1
 80006e8:	4656      	mov	r6, sl
 80006ea:	4bc8      	ldr	r3, [pc, #800]	; (8000a0c <__aeabi_dadd+0x3a0>)
 80006ec:	08ed      	lsrs	r5, r5, #3
 80006ee:	401a      	ands	r2, r3
 80006f0:	0750      	lsls	r0, r2, #29
 80006f2:	0564      	lsls	r4, r4, #21
 80006f4:	0252      	lsls	r2, r2, #9
 80006f6:	4305      	orrs	r5, r0
 80006f8:	0b12      	lsrs	r2, r2, #12
 80006fa:	0d64      	lsrs	r4, r4, #21
 80006fc:	2100      	movs	r1, #0
 80006fe:	0312      	lsls	r2, r2, #12
 8000700:	0d0b      	lsrs	r3, r1, #20
 8000702:	051b      	lsls	r3, r3, #20
 8000704:	0564      	lsls	r4, r4, #21
 8000706:	0b12      	lsrs	r2, r2, #12
 8000708:	431a      	orrs	r2, r3
 800070a:	0863      	lsrs	r3, r4, #1
 800070c:	4cc0      	ldr	r4, [pc, #768]	; (8000a10 <__aeabi_dadd+0x3a4>)
 800070e:	07f6      	lsls	r6, r6, #31
 8000710:	4014      	ands	r4, r2
 8000712:	431c      	orrs	r4, r3
 8000714:	0064      	lsls	r4, r4, #1
 8000716:	0864      	lsrs	r4, r4, #1
 8000718:	4334      	orrs	r4, r6
 800071a:	0028      	movs	r0, r5
 800071c:	0021      	movs	r1, r4
 800071e:	bc3c      	pop	{r2, r3, r4, r5}
 8000720:	4690      	mov	r8, r2
 8000722:	4699      	mov	r9, r3
 8000724:	46a2      	mov	sl, r4
 8000726:	46ab      	mov	fp, r5
 8000728:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800072a:	4bb7      	ldr	r3, [pc, #732]	; (8000a08 <__aeabi_dadd+0x39c>)
 800072c:	429c      	cmp	r4, r3
 800072e:	d0c6      	beq.n	80006be <__aeabi_dadd+0x52>
 8000730:	2380      	movs	r3, #128	; 0x80
 8000732:	041b      	lsls	r3, r3, #16
 8000734:	4318      	orrs	r0, r3
 8000736:	2e38      	cmp	r6, #56	; 0x38
 8000738:	dd00      	ble.n	800073c <__aeabi_dadd+0xd0>
 800073a:	e0eb      	b.n	8000914 <__aeabi_dadd+0x2a8>
 800073c:	2e1f      	cmp	r6, #31
 800073e:	dd00      	ble.n	8000742 <__aeabi_dadd+0xd6>
 8000740:	e11e      	b.n	8000980 <__aeabi_dadd+0x314>
 8000742:	2320      	movs	r3, #32
 8000744:	1b9b      	subs	r3, r3, r6
 8000746:	469c      	mov	ip, r3
 8000748:	0003      	movs	r3, r0
 800074a:	4667      	mov	r7, ip
 800074c:	40bb      	lsls	r3, r7
 800074e:	4698      	mov	r8, r3
 8000750:	0013      	movs	r3, r2
 8000752:	4647      	mov	r7, r8
 8000754:	40f3      	lsrs	r3, r6
 8000756:	433b      	orrs	r3, r7
 8000758:	4667      	mov	r7, ip
 800075a:	40ba      	lsls	r2, r7
 800075c:	1e57      	subs	r7, r2, #1
 800075e:	41ba      	sbcs	r2, r7
 8000760:	4313      	orrs	r3, r2
 8000762:	0002      	movs	r2, r0
 8000764:	40f2      	lsrs	r2, r6
 8000766:	1aeb      	subs	r3, r5, r3
 8000768:	429d      	cmp	r5, r3
 800076a:	41b6      	sbcs	r6, r6
 800076c:	001d      	movs	r5, r3
 800076e:	1a8a      	subs	r2, r1, r2
 8000770:	4276      	negs	r6, r6
 8000772:	1b91      	subs	r1, r2, r6
 8000774:	020b      	lsls	r3, r1, #8
 8000776:	d531      	bpl.n	80007dc <__aeabi_dadd+0x170>
 8000778:	024a      	lsls	r2, r1, #9
 800077a:	0a56      	lsrs	r6, r2, #9
 800077c:	2e00      	cmp	r6, #0
 800077e:	d100      	bne.n	8000782 <__aeabi_dadd+0x116>
 8000780:	e0b4      	b.n	80008ec <__aeabi_dadd+0x280>
 8000782:	0030      	movs	r0, r6
 8000784:	f001 fd40 	bl	8002208 <__clzsi2>
 8000788:	0003      	movs	r3, r0
 800078a:	3b08      	subs	r3, #8
 800078c:	2b1f      	cmp	r3, #31
 800078e:	dd00      	ble.n	8000792 <__aeabi_dadd+0x126>
 8000790:	e0b5      	b.n	80008fe <__aeabi_dadd+0x292>
 8000792:	2220      	movs	r2, #32
 8000794:	0029      	movs	r1, r5
 8000796:	1ad2      	subs	r2, r2, r3
 8000798:	40d1      	lsrs	r1, r2
 800079a:	409e      	lsls	r6, r3
 800079c:	000a      	movs	r2, r1
 800079e:	409d      	lsls	r5, r3
 80007a0:	4332      	orrs	r2, r6
 80007a2:	429c      	cmp	r4, r3
 80007a4:	dd00      	ble.n	80007a8 <__aeabi_dadd+0x13c>
 80007a6:	e0b1      	b.n	800090c <__aeabi_dadd+0x2a0>
 80007a8:	1b1c      	subs	r4, r3, r4
 80007aa:	1c63      	adds	r3, r4, #1
 80007ac:	2b1f      	cmp	r3, #31
 80007ae:	dd00      	ble.n	80007b2 <__aeabi_dadd+0x146>
 80007b0:	e0d5      	b.n	800095e <__aeabi_dadd+0x2f2>
 80007b2:	2120      	movs	r1, #32
 80007b4:	0014      	movs	r4, r2
 80007b6:	0028      	movs	r0, r5
 80007b8:	1ac9      	subs	r1, r1, r3
 80007ba:	408c      	lsls	r4, r1
 80007bc:	40d8      	lsrs	r0, r3
 80007be:	408d      	lsls	r5, r1
 80007c0:	4304      	orrs	r4, r0
 80007c2:	40da      	lsrs	r2, r3
 80007c4:	1e68      	subs	r0, r5, #1
 80007c6:	4185      	sbcs	r5, r0
 80007c8:	0011      	movs	r1, r2
 80007ca:	4325      	orrs	r5, r4
 80007cc:	2400      	movs	r4, #0
 80007ce:	e776      	b.n	80006be <__aeabi_dadd+0x52>
 80007d0:	4641      	mov	r1, r8
 80007d2:	4331      	orrs	r1, r6
 80007d4:	d100      	bne.n	80007d8 <__aeabi_dadd+0x16c>
 80007d6:	e234      	b.n	8000c42 <__aeabi_dadd+0x5d6>
 80007d8:	0031      	movs	r1, r6
 80007da:	4645      	mov	r5, r8
 80007dc:	076b      	lsls	r3, r5, #29
 80007de:	d000      	beq.n	80007e2 <__aeabi_dadd+0x176>
 80007e0:	e76f      	b.n	80006c2 <__aeabi_dadd+0x56>
 80007e2:	4656      	mov	r6, sl
 80007e4:	0748      	lsls	r0, r1, #29
 80007e6:	08ed      	lsrs	r5, r5, #3
 80007e8:	08c9      	lsrs	r1, r1, #3
 80007ea:	4305      	orrs	r5, r0
 80007ec:	4b86      	ldr	r3, [pc, #536]	; (8000a08 <__aeabi_dadd+0x39c>)
 80007ee:	429c      	cmp	r4, r3
 80007f0:	d035      	beq.n	800085e <__aeabi_dadd+0x1f2>
 80007f2:	030a      	lsls	r2, r1, #12
 80007f4:	0564      	lsls	r4, r4, #21
 80007f6:	0b12      	lsrs	r2, r2, #12
 80007f8:	0d64      	lsrs	r4, r4, #21
 80007fa:	e77f      	b.n	80006fc <__aeabi_dadd+0x90>
 80007fc:	4663      	mov	r3, ip
 80007fe:	1ae3      	subs	r3, r4, r3
 8000800:	469b      	mov	fp, r3
 8000802:	2b00      	cmp	r3, #0
 8000804:	dc00      	bgt.n	8000808 <__aeabi_dadd+0x19c>
 8000806:	e08b      	b.n	8000920 <__aeabi_dadd+0x2b4>
 8000808:	4667      	mov	r7, ip
 800080a:	2f00      	cmp	r7, #0
 800080c:	d03c      	beq.n	8000888 <__aeabi_dadd+0x21c>
 800080e:	4f7e      	ldr	r7, [pc, #504]	; (8000a08 <__aeabi_dadd+0x39c>)
 8000810:	42bc      	cmp	r4, r7
 8000812:	d100      	bne.n	8000816 <__aeabi_dadd+0x1aa>
 8000814:	e753      	b.n	80006be <__aeabi_dadd+0x52>
 8000816:	2780      	movs	r7, #128	; 0x80
 8000818:	043f      	lsls	r7, r7, #16
 800081a:	4338      	orrs	r0, r7
 800081c:	465b      	mov	r3, fp
 800081e:	2b38      	cmp	r3, #56	; 0x38
 8000820:	dc00      	bgt.n	8000824 <__aeabi_dadd+0x1b8>
 8000822:	e0f7      	b.n	8000a14 <__aeabi_dadd+0x3a8>
 8000824:	4302      	orrs	r2, r0
 8000826:	1e50      	subs	r0, r2, #1
 8000828:	4182      	sbcs	r2, r0
 800082a:	2000      	movs	r0, #0
 800082c:	b2d2      	uxtb	r2, r2
 800082e:	1953      	adds	r3, r2, r5
 8000830:	1842      	adds	r2, r0, r1
 8000832:	42ab      	cmp	r3, r5
 8000834:	4189      	sbcs	r1, r1
 8000836:	001d      	movs	r5, r3
 8000838:	4249      	negs	r1, r1
 800083a:	1889      	adds	r1, r1, r2
 800083c:	020b      	lsls	r3, r1, #8
 800083e:	d5cd      	bpl.n	80007dc <__aeabi_dadd+0x170>
 8000840:	4b71      	ldr	r3, [pc, #452]	; (8000a08 <__aeabi_dadd+0x39c>)
 8000842:	3401      	adds	r4, #1
 8000844:	429c      	cmp	r4, r3
 8000846:	d100      	bne.n	800084a <__aeabi_dadd+0x1de>
 8000848:	e13d      	b.n	8000ac6 <__aeabi_dadd+0x45a>
 800084a:	2001      	movs	r0, #1
 800084c:	4a6f      	ldr	r2, [pc, #444]	; (8000a0c <__aeabi_dadd+0x3a0>)
 800084e:	086b      	lsrs	r3, r5, #1
 8000850:	400a      	ands	r2, r1
 8000852:	4028      	ands	r0, r5
 8000854:	4318      	orrs	r0, r3
 8000856:	07d5      	lsls	r5, r2, #31
 8000858:	4305      	orrs	r5, r0
 800085a:	0851      	lsrs	r1, r2, #1
 800085c:	e72f      	b.n	80006be <__aeabi_dadd+0x52>
 800085e:	002b      	movs	r3, r5
 8000860:	430b      	orrs	r3, r1
 8000862:	d100      	bne.n	8000866 <__aeabi_dadd+0x1fa>
 8000864:	e1cb      	b.n	8000bfe <__aeabi_dadd+0x592>
 8000866:	2380      	movs	r3, #128	; 0x80
 8000868:	031b      	lsls	r3, r3, #12
 800086a:	430b      	orrs	r3, r1
 800086c:	031a      	lsls	r2, r3, #12
 800086e:	0b12      	lsrs	r2, r2, #12
 8000870:	e744      	b.n	80006fc <__aeabi_dadd+0x90>
 8000872:	3e01      	subs	r6, #1
 8000874:	2e00      	cmp	r6, #0
 8000876:	d16d      	bne.n	8000954 <__aeabi_dadd+0x2e8>
 8000878:	1aae      	subs	r6, r5, r2
 800087a:	42b5      	cmp	r5, r6
 800087c:	419b      	sbcs	r3, r3
 800087e:	1a09      	subs	r1, r1, r0
 8000880:	425b      	negs	r3, r3
 8000882:	1ac9      	subs	r1, r1, r3
 8000884:	0035      	movs	r5, r6
 8000886:	e775      	b.n	8000774 <__aeabi_dadd+0x108>
 8000888:	0007      	movs	r7, r0
 800088a:	4317      	orrs	r7, r2
 800088c:	d100      	bne.n	8000890 <__aeabi_dadd+0x224>
 800088e:	e716      	b.n	80006be <__aeabi_dadd+0x52>
 8000890:	2301      	movs	r3, #1
 8000892:	425b      	negs	r3, r3
 8000894:	469c      	mov	ip, r3
 8000896:	44e3      	add	fp, ip
 8000898:	465b      	mov	r3, fp
 800089a:	2b00      	cmp	r3, #0
 800089c:	d000      	beq.n	80008a0 <__aeabi_dadd+0x234>
 800089e:	e0e0      	b.n	8000a62 <__aeabi_dadd+0x3f6>
 80008a0:	18aa      	adds	r2, r5, r2
 80008a2:	42aa      	cmp	r2, r5
 80008a4:	419b      	sbcs	r3, r3
 80008a6:	1809      	adds	r1, r1, r0
 80008a8:	425b      	negs	r3, r3
 80008aa:	1859      	adds	r1, r3, r1
 80008ac:	0015      	movs	r5, r2
 80008ae:	e7c5      	b.n	800083c <__aeabi_dadd+0x1d0>
 80008b0:	2e00      	cmp	r6, #0
 80008b2:	d175      	bne.n	80009a0 <__aeabi_dadd+0x334>
 80008b4:	1c66      	adds	r6, r4, #1
 80008b6:	0576      	lsls	r6, r6, #21
 80008b8:	0d76      	lsrs	r6, r6, #21
 80008ba:	2e01      	cmp	r6, #1
 80008bc:	dc00      	bgt.n	80008c0 <__aeabi_dadd+0x254>
 80008be:	e0f3      	b.n	8000aa8 <__aeabi_dadd+0x43c>
 80008c0:	1aae      	subs	r6, r5, r2
 80008c2:	46b0      	mov	r8, r6
 80008c4:	4545      	cmp	r5, r8
 80008c6:	41bf      	sbcs	r7, r7
 80008c8:	1a0e      	subs	r6, r1, r0
 80008ca:	427f      	negs	r7, r7
 80008cc:	1bf6      	subs	r6, r6, r7
 80008ce:	0237      	lsls	r7, r6, #8
 80008d0:	d400      	bmi.n	80008d4 <__aeabi_dadd+0x268>
 80008d2:	e08f      	b.n	80009f4 <__aeabi_dadd+0x388>
 80008d4:	1b55      	subs	r5, r2, r5
 80008d6:	42aa      	cmp	r2, r5
 80008d8:	41b6      	sbcs	r6, r6
 80008da:	1a41      	subs	r1, r0, r1
 80008dc:	4276      	negs	r6, r6
 80008de:	1b8e      	subs	r6, r1, r6
 80008e0:	469a      	mov	sl, r3
 80008e2:	e74b      	b.n	800077c <__aeabi_dadd+0x110>
 80008e4:	4656      	mov	r6, sl
 80008e6:	2200      	movs	r2, #0
 80008e8:	2500      	movs	r5, #0
 80008ea:	e707      	b.n	80006fc <__aeabi_dadd+0x90>
 80008ec:	0028      	movs	r0, r5
 80008ee:	f001 fc8b 	bl	8002208 <__clzsi2>
 80008f2:	3020      	adds	r0, #32
 80008f4:	0003      	movs	r3, r0
 80008f6:	3b08      	subs	r3, #8
 80008f8:	2b1f      	cmp	r3, #31
 80008fa:	dc00      	bgt.n	80008fe <__aeabi_dadd+0x292>
 80008fc:	e749      	b.n	8000792 <__aeabi_dadd+0x126>
 80008fe:	002a      	movs	r2, r5
 8000900:	3828      	subs	r0, #40	; 0x28
 8000902:	4082      	lsls	r2, r0
 8000904:	2500      	movs	r5, #0
 8000906:	429c      	cmp	r4, r3
 8000908:	dc00      	bgt.n	800090c <__aeabi_dadd+0x2a0>
 800090a:	e74d      	b.n	80007a8 <__aeabi_dadd+0x13c>
 800090c:	493f      	ldr	r1, [pc, #252]	; (8000a0c <__aeabi_dadd+0x3a0>)
 800090e:	1ae4      	subs	r4, r4, r3
 8000910:	4011      	ands	r1, r2
 8000912:	e6d4      	b.n	80006be <__aeabi_dadd+0x52>
 8000914:	4302      	orrs	r2, r0
 8000916:	1e50      	subs	r0, r2, #1
 8000918:	4182      	sbcs	r2, r0
 800091a:	b2d3      	uxtb	r3, r2
 800091c:	2200      	movs	r2, #0
 800091e:	e722      	b.n	8000766 <__aeabi_dadd+0xfa>
 8000920:	2b00      	cmp	r3, #0
 8000922:	d000      	beq.n	8000926 <__aeabi_dadd+0x2ba>
 8000924:	e0f3      	b.n	8000b0e <__aeabi_dadd+0x4a2>
 8000926:	1c63      	adds	r3, r4, #1
 8000928:	469c      	mov	ip, r3
 800092a:	055b      	lsls	r3, r3, #21
 800092c:	0d5b      	lsrs	r3, r3, #21
 800092e:	2b01      	cmp	r3, #1
 8000930:	dc00      	bgt.n	8000934 <__aeabi_dadd+0x2c8>
 8000932:	e09f      	b.n	8000a74 <__aeabi_dadd+0x408>
 8000934:	4b34      	ldr	r3, [pc, #208]	; (8000a08 <__aeabi_dadd+0x39c>)
 8000936:	459c      	cmp	ip, r3
 8000938:	d100      	bne.n	800093c <__aeabi_dadd+0x2d0>
 800093a:	e0c3      	b.n	8000ac4 <__aeabi_dadd+0x458>
 800093c:	18aa      	adds	r2, r5, r2
 800093e:	1809      	adds	r1, r1, r0
 8000940:	42aa      	cmp	r2, r5
 8000942:	4180      	sbcs	r0, r0
 8000944:	4240      	negs	r0, r0
 8000946:	1841      	adds	r1, r0, r1
 8000948:	07cd      	lsls	r5, r1, #31
 800094a:	0852      	lsrs	r2, r2, #1
 800094c:	4315      	orrs	r5, r2
 800094e:	0849      	lsrs	r1, r1, #1
 8000950:	4664      	mov	r4, ip
 8000952:	e6b4      	b.n	80006be <__aeabi_dadd+0x52>
 8000954:	4b2c      	ldr	r3, [pc, #176]	; (8000a08 <__aeabi_dadd+0x39c>)
 8000956:	429c      	cmp	r4, r3
 8000958:	d000      	beq.n	800095c <__aeabi_dadd+0x2f0>
 800095a:	e6ec      	b.n	8000736 <__aeabi_dadd+0xca>
 800095c:	e6af      	b.n	80006be <__aeabi_dadd+0x52>
 800095e:	0011      	movs	r1, r2
 8000960:	3c1f      	subs	r4, #31
 8000962:	40e1      	lsrs	r1, r4
 8000964:	000c      	movs	r4, r1
 8000966:	2b20      	cmp	r3, #32
 8000968:	d100      	bne.n	800096c <__aeabi_dadd+0x300>
 800096a:	e07f      	b.n	8000a6c <__aeabi_dadd+0x400>
 800096c:	2140      	movs	r1, #64	; 0x40
 800096e:	1acb      	subs	r3, r1, r3
 8000970:	409a      	lsls	r2, r3
 8000972:	4315      	orrs	r5, r2
 8000974:	1e6a      	subs	r2, r5, #1
 8000976:	4195      	sbcs	r5, r2
 8000978:	2100      	movs	r1, #0
 800097a:	4325      	orrs	r5, r4
 800097c:	2400      	movs	r4, #0
 800097e:	e72d      	b.n	80007dc <__aeabi_dadd+0x170>
 8000980:	0033      	movs	r3, r6
 8000982:	0007      	movs	r7, r0
 8000984:	3b20      	subs	r3, #32
 8000986:	40df      	lsrs	r7, r3
 8000988:	003b      	movs	r3, r7
 800098a:	2e20      	cmp	r6, #32
 800098c:	d070      	beq.n	8000a70 <__aeabi_dadd+0x404>
 800098e:	2740      	movs	r7, #64	; 0x40
 8000990:	1bbe      	subs	r6, r7, r6
 8000992:	40b0      	lsls	r0, r6
 8000994:	4302      	orrs	r2, r0
 8000996:	1e50      	subs	r0, r2, #1
 8000998:	4182      	sbcs	r2, r0
 800099a:	4313      	orrs	r3, r2
 800099c:	2200      	movs	r2, #0
 800099e:	e6e2      	b.n	8000766 <__aeabi_dadd+0xfa>
 80009a0:	2c00      	cmp	r4, #0
 80009a2:	d04f      	beq.n	8000a44 <__aeabi_dadd+0x3d8>
 80009a4:	4c18      	ldr	r4, [pc, #96]	; (8000a08 <__aeabi_dadd+0x39c>)
 80009a6:	45a4      	cmp	ip, r4
 80009a8:	d100      	bne.n	80009ac <__aeabi_dadd+0x340>
 80009aa:	e0ab      	b.n	8000b04 <__aeabi_dadd+0x498>
 80009ac:	2480      	movs	r4, #128	; 0x80
 80009ae:	0424      	lsls	r4, r4, #16
 80009b0:	4276      	negs	r6, r6
 80009b2:	4321      	orrs	r1, r4
 80009b4:	2e38      	cmp	r6, #56	; 0x38
 80009b6:	dd00      	ble.n	80009ba <__aeabi_dadd+0x34e>
 80009b8:	e0df      	b.n	8000b7a <__aeabi_dadd+0x50e>
 80009ba:	2e1f      	cmp	r6, #31
 80009bc:	dd00      	ble.n	80009c0 <__aeabi_dadd+0x354>
 80009be:	e143      	b.n	8000c48 <__aeabi_dadd+0x5dc>
 80009c0:	2720      	movs	r7, #32
 80009c2:	1bbc      	subs	r4, r7, r6
 80009c4:	46a1      	mov	r9, r4
 80009c6:	000c      	movs	r4, r1
 80009c8:	464f      	mov	r7, r9
 80009ca:	40bc      	lsls	r4, r7
 80009cc:	46a0      	mov	r8, r4
 80009ce:	002c      	movs	r4, r5
 80009d0:	4647      	mov	r7, r8
 80009d2:	40f4      	lsrs	r4, r6
 80009d4:	433c      	orrs	r4, r7
 80009d6:	464f      	mov	r7, r9
 80009d8:	40bd      	lsls	r5, r7
 80009da:	1e6f      	subs	r7, r5, #1
 80009dc:	41bd      	sbcs	r5, r7
 80009de:	40f1      	lsrs	r1, r6
 80009e0:	432c      	orrs	r4, r5
 80009e2:	1b15      	subs	r5, r2, r4
 80009e4:	42aa      	cmp	r2, r5
 80009e6:	4192      	sbcs	r2, r2
 80009e8:	1a41      	subs	r1, r0, r1
 80009ea:	4252      	negs	r2, r2
 80009ec:	1a89      	subs	r1, r1, r2
 80009ee:	4664      	mov	r4, ip
 80009f0:	469a      	mov	sl, r3
 80009f2:	e6bf      	b.n	8000774 <__aeabi_dadd+0x108>
 80009f4:	4641      	mov	r1, r8
 80009f6:	4645      	mov	r5, r8
 80009f8:	4331      	orrs	r1, r6
 80009fa:	d000      	beq.n	80009fe <__aeabi_dadd+0x392>
 80009fc:	e6be      	b.n	800077c <__aeabi_dadd+0x110>
 80009fe:	2600      	movs	r6, #0
 8000a00:	2400      	movs	r4, #0
 8000a02:	2500      	movs	r5, #0
 8000a04:	e6f2      	b.n	80007ec <__aeabi_dadd+0x180>
 8000a06:	46c0      	nop			; (mov r8, r8)
 8000a08:	000007ff 	.word	0x000007ff
 8000a0c:	ff7fffff 	.word	0xff7fffff
 8000a10:	800fffff 	.word	0x800fffff
 8000a14:	2b1f      	cmp	r3, #31
 8000a16:	dc59      	bgt.n	8000acc <__aeabi_dadd+0x460>
 8000a18:	2720      	movs	r7, #32
 8000a1a:	1aff      	subs	r7, r7, r3
 8000a1c:	46bc      	mov	ip, r7
 8000a1e:	0007      	movs	r7, r0
 8000a20:	4663      	mov	r3, ip
 8000a22:	409f      	lsls	r7, r3
 8000a24:	465b      	mov	r3, fp
 8000a26:	46b9      	mov	r9, r7
 8000a28:	0017      	movs	r7, r2
 8000a2a:	40df      	lsrs	r7, r3
 8000a2c:	46b8      	mov	r8, r7
 8000a2e:	464f      	mov	r7, r9
 8000a30:	4643      	mov	r3, r8
 8000a32:	431f      	orrs	r7, r3
 8000a34:	4663      	mov	r3, ip
 8000a36:	409a      	lsls	r2, r3
 8000a38:	1e53      	subs	r3, r2, #1
 8000a3a:	419a      	sbcs	r2, r3
 8000a3c:	465b      	mov	r3, fp
 8000a3e:	433a      	orrs	r2, r7
 8000a40:	40d8      	lsrs	r0, r3
 8000a42:	e6f4      	b.n	800082e <__aeabi_dadd+0x1c2>
 8000a44:	000c      	movs	r4, r1
 8000a46:	432c      	orrs	r4, r5
 8000a48:	d05c      	beq.n	8000b04 <__aeabi_dadd+0x498>
 8000a4a:	43f6      	mvns	r6, r6
 8000a4c:	2e00      	cmp	r6, #0
 8000a4e:	d155      	bne.n	8000afc <__aeabi_dadd+0x490>
 8000a50:	1b55      	subs	r5, r2, r5
 8000a52:	42aa      	cmp	r2, r5
 8000a54:	41a4      	sbcs	r4, r4
 8000a56:	1a41      	subs	r1, r0, r1
 8000a58:	4264      	negs	r4, r4
 8000a5a:	1b09      	subs	r1, r1, r4
 8000a5c:	469a      	mov	sl, r3
 8000a5e:	4664      	mov	r4, ip
 8000a60:	e688      	b.n	8000774 <__aeabi_dadd+0x108>
 8000a62:	4f96      	ldr	r7, [pc, #600]	; (8000cbc <__aeabi_dadd+0x650>)
 8000a64:	42bc      	cmp	r4, r7
 8000a66:	d000      	beq.n	8000a6a <__aeabi_dadd+0x3fe>
 8000a68:	e6d8      	b.n	800081c <__aeabi_dadd+0x1b0>
 8000a6a:	e628      	b.n	80006be <__aeabi_dadd+0x52>
 8000a6c:	2200      	movs	r2, #0
 8000a6e:	e780      	b.n	8000972 <__aeabi_dadd+0x306>
 8000a70:	2000      	movs	r0, #0
 8000a72:	e78f      	b.n	8000994 <__aeabi_dadd+0x328>
 8000a74:	000b      	movs	r3, r1
 8000a76:	432b      	orrs	r3, r5
 8000a78:	2c00      	cmp	r4, #0
 8000a7a:	d000      	beq.n	8000a7e <__aeabi_dadd+0x412>
 8000a7c:	e0c2      	b.n	8000c04 <__aeabi_dadd+0x598>
 8000a7e:	2b00      	cmp	r3, #0
 8000a80:	d100      	bne.n	8000a84 <__aeabi_dadd+0x418>
 8000a82:	e101      	b.n	8000c88 <__aeabi_dadd+0x61c>
 8000a84:	0003      	movs	r3, r0
 8000a86:	4313      	orrs	r3, r2
 8000a88:	d100      	bne.n	8000a8c <__aeabi_dadd+0x420>
 8000a8a:	e618      	b.n	80006be <__aeabi_dadd+0x52>
 8000a8c:	18ab      	adds	r3, r5, r2
 8000a8e:	42ab      	cmp	r3, r5
 8000a90:	41b6      	sbcs	r6, r6
 8000a92:	1809      	adds	r1, r1, r0
 8000a94:	4276      	negs	r6, r6
 8000a96:	1871      	adds	r1, r6, r1
 8000a98:	020a      	lsls	r2, r1, #8
 8000a9a:	d400      	bmi.n	8000a9e <__aeabi_dadd+0x432>
 8000a9c:	e109      	b.n	8000cb2 <__aeabi_dadd+0x646>
 8000a9e:	4a88      	ldr	r2, [pc, #544]	; (8000cc0 <__aeabi_dadd+0x654>)
 8000aa0:	001d      	movs	r5, r3
 8000aa2:	4011      	ands	r1, r2
 8000aa4:	4664      	mov	r4, ip
 8000aa6:	e60a      	b.n	80006be <__aeabi_dadd+0x52>
 8000aa8:	2c00      	cmp	r4, #0
 8000aaa:	d15b      	bne.n	8000b64 <__aeabi_dadd+0x4f8>
 8000aac:	000e      	movs	r6, r1
 8000aae:	432e      	orrs	r6, r5
 8000ab0:	d000      	beq.n	8000ab4 <__aeabi_dadd+0x448>
 8000ab2:	e08a      	b.n	8000bca <__aeabi_dadd+0x55e>
 8000ab4:	0001      	movs	r1, r0
 8000ab6:	4311      	orrs	r1, r2
 8000ab8:	d100      	bne.n	8000abc <__aeabi_dadd+0x450>
 8000aba:	e0c2      	b.n	8000c42 <__aeabi_dadd+0x5d6>
 8000abc:	0001      	movs	r1, r0
 8000abe:	0015      	movs	r5, r2
 8000ac0:	469a      	mov	sl, r3
 8000ac2:	e5fc      	b.n	80006be <__aeabi_dadd+0x52>
 8000ac4:	4664      	mov	r4, ip
 8000ac6:	2100      	movs	r1, #0
 8000ac8:	2500      	movs	r5, #0
 8000aca:	e68f      	b.n	80007ec <__aeabi_dadd+0x180>
 8000acc:	2320      	movs	r3, #32
 8000ace:	425b      	negs	r3, r3
 8000ad0:	469c      	mov	ip, r3
 8000ad2:	44dc      	add	ip, fp
 8000ad4:	4663      	mov	r3, ip
 8000ad6:	0007      	movs	r7, r0
 8000ad8:	40df      	lsrs	r7, r3
 8000ada:	465b      	mov	r3, fp
 8000adc:	46bc      	mov	ip, r7
 8000ade:	2b20      	cmp	r3, #32
 8000ae0:	d100      	bne.n	8000ae4 <__aeabi_dadd+0x478>
 8000ae2:	e0ac      	b.n	8000c3e <__aeabi_dadd+0x5d2>
 8000ae4:	2340      	movs	r3, #64	; 0x40
 8000ae6:	465f      	mov	r7, fp
 8000ae8:	1bdb      	subs	r3, r3, r7
 8000aea:	4098      	lsls	r0, r3
 8000aec:	4302      	orrs	r2, r0
 8000aee:	1e50      	subs	r0, r2, #1
 8000af0:	4182      	sbcs	r2, r0
 8000af2:	4663      	mov	r3, ip
 8000af4:	4313      	orrs	r3, r2
 8000af6:	001a      	movs	r2, r3
 8000af8:	2000      	movs	r0, #0
 8000afa:	e698      	b.n	800082e <__aeabi_dadd+0x1c2>
 8000afc:	4c6f      	ldr	r4, [pc, #444]	; (8000cbc <__aeabi_dadd+0x650>)
 8000afe:	45a4      	cmp	ip, r4
 8000b00:	d000      	beq.n	8000b04 <__aeabi_dadd+0x498>
 8000b02:	e757      	b.n	80009b4 <__aeabi_dadd+0x348>
 8000b04:	0001      	movs	r1, r0
 8000b06:	0015      	movs	r5, r2
 8000b08:	4664      	mov	r4, ip
 8000b0a:	469a      	mov	sl, r3
 8000b0c:	e5d7      	b.n	80006be <__aeabi_dadd+0x52>
 8000b0e:	2c00      	cmp	r4, #0
 8000b10:	d139      	bne.n	8000b86 <__aeabi_dadd+0x51a>
 8000b12:	000c      	movs	r4, r1
 8000b14:	432c      	orrs	r4, r5
 8000b16:	d06e      	beq.n	8000bf6 <__aeabi_dadd+0x58a>
 8000b18:	43db      	mvns	r3, r3
 8000b1a:	2b00      	cmp	r3, #0
 8000b1c:	d01a      	beq.n	8000b54 <__aeabi_dadd+0x4e8>
 8000b1e:	4c67      	ldr	r4, [pc, #412]	; (8000cbc <__aeabi_dadd+0x650>)
 8000b20:	45a4      	cmp	ip, r4
 8000b22:	d068      	beq.n	8000bf6 <__aeabi_dadd+0x58a>
 8000b24:	2b38      	cmp	r3, #56	; 0x38
 8000b26:	dd00      	ble.n	8000b2a <__aeabi_dadd+0x4be>
 8000b28:	e0a4      	b.n	8000c74 <__aeabi_dadd+0x608>
 8000b2a:	2b1f      	cmp	r3, #31
 8000b2c:	dd00      	ble.n	8000b30 <__aeabi_dadd+0x4c4>
 8000b2e:	e0ae      	b.n	8000c8e <__aeabi_dadd+0x622>
 8000b30:	2420      	movs	r4, #32
 8000b32:	000f      	movs	r7, r1
 8000b34:	1ae4      	subs	r4, r4, r3
 8000b36:	40a7      	lsls	r7, r4
 8000b38:	46b9      	mov	r9, r7
 8000b3a:	002f      	movs	r7, r5
 8000b3c:	40df      	lsrs	r7, r3
 8000b3e:	46b8      	mov	r8, r7
 8000b40:	46a3      	mov	fp, r4
 8000b42:	464f      	mov	r7, r9
 8000b44:	4644      	mov	r4, r8
 8000b46:	4327      	orrs	r7, r4
 8000b48:	465c      	mov	r4, fp
 8000b4a:	40a5      	lsls	r5, r4
 8000b4c:	1e6c      	subs	r4, r5, #1
 8000b4e:	41a5      	sbcs	r5, r4
 8000b50:	40d9      	lsrs	r1, r3
 8000b52:	433d      	orrs	r5, r7
 8000b54:	18ad      	adds	r5, r5, r2
 8000b56:	4295      	cmp	r5, r2
 8000b58:	419b      	sbcs	r3, r3
 8000b5a:	1809      	adds	r1, r1, r0
 8000b5c:	425b      	negs	r3, r3
 8000b5e:	1859      	adds	r1, r3, r1
 8000b60:	4664      	mov	r4, ip
 8000b62:	e66b      	b.n	800083c <__aeabi_dadd+0x1d0>
 8000b64:	000c      	movs	r4, r1
 8000b66:	432c      	orrs	r4, r5
 8000b68:	d115      	bne.n	8000b96 <__aeabi_dadd+0x52a>
 8000b6a:	0001      	movs	r1, r0
 8000b6c:	4311      	orrs	r1, r2
 8000b6e:	d07b      	beq.n	8000c68 <__aeabi_dadd+0x5fc>
 8000b70:	0001      	movs	r1, r0
 8000b72:	0015      	movs	r5, r2
 8000b74:	469a      	mov	sl, r3
 8000b76:	4c51      	ldr	r4, [pc, #324]	; (8000cbc <__aeabi_dadd+0x650>)
 8000b78:	e5a1      	b.n	80006be <__aeabi_dadd+0x52>
 8000b7a:	430d      	orrs	r5, r1
 8000b7c:	1e69      	subs	r1, r5, #1
 8000b7e:	418d      	sbcs	r5, r1
 8000b80:	2100      	movs	r1, #0
 8000b82:	b2ec      	uxtb	r4, r5
 8000b84:	e72d      	b.n	80009e2 <__aeabi_dadd+0x376>
 8000b86:	4c4d      	ldr	r4, [pc, #308]	; (8000cbc <__aeabi_dadd+0x650>)
 8000b88:	45a4      	cmp	ip, r4
 8000b8a:	d034      	beq.n	8000bf6 <__aeabi_dadd+0x58a>
 8000b8c:	2480      	movs	r4, #128	; 0x80
 8000b8e:	0424      	lsls	r4, r4, #16
 8000b90:	425b      	negs	r3, r3
 8000b92:	4321      	orrs	r1, r4
 8000b94:	e7c6      	b.n	8000b24 <__aeabi_dadd+0x4b8>
 8000b96:	0004      	movs	r4, r0
 8000b98:	4314      	orrs	r4, r2
 8000b9a:	d04e      	beq.n	8000c3a <__aeabi_dadd+0x5ce>
 8000b9c:	08ed      	lsrs	r5, r5, #3
 8000b9e:	074c      	lsls	r4, r1, #29
 8000ba0:	432c      	orrs	r4, r5
 8000ba2:	2580      	movs	r5, #128	; 0x80
 8000ba4:	08c9      	lsrs	r1, r1, #3
 8000ba6:	032d      	lsls	r5, r5, #12
 8000ba8:	4229      	tst	r1, r5
 8000baa:	d008      	beq.n	8000bbe <__aeabi_dadd+0x552>
 8000bac:	08c6      	lsrs	r6, r0, #3
 8000bae:	422e      	tst	r6, r5
 8000bb0:	d105      	bne.n	8000bbe <__aeabi_dadd+0x552>
 8000bb2:	08d2      	lsrs	r2, r2, #3
 8000bb4:	0741      	lsls	r1, r0, #29
 8000bb6:	4311      	orrs	r1, r2
 8000bb8:	000c      	movs	r4, r1
 8000bba:	469a      	mov	sl, r3
 8000bbc:	0031      	movs	r1, r6
 8000bbe:	0f62      	lsrs	r2, r4, #29
 8000bc0:	00c9      	lsls	r1, r1, #3
 8000bc2:	00e5      	lsls	r5, r4, #3
 8000bc4:	4311      	orrs	r1, r2
 8000bc6:	4c3d      	ldr	r4, [pc, #244]	; (8000cbc <__aeabi_dadd+0x650>)
 8000bc8:	e579      	b.n	80006be <__aeabi_dadd+0x52>
 8000bca:	0006      	movs	r6, r0
 8000bcc:	4316      	orrs	r6, r2
 8000bce:	d100      	bne.n	8000bd2 <__aeabi_dadd+0x566>
 8000bd0:	e575      	b.n	80006be <__aeabi_dadd+0x52>
 8000bd2:	1aae      	subs	r6, r5, r2
 8000bd4:	46b0      	mov	r8, r6
 8000bd6:	4545      	cmp	r5, r8
 8000bd8:	41bf      	sbcs	r7, r7
 8000bda:	1a0e      	subs	r6, r1, r0
 8000bdc:	427f      	negs	r7, r7
 8000bde:	1bf6      	subs	r6, r6, r7
 8000be0:	0237      	lsls	r7, r6, #8
 8000be2:	d400      	bmi.n	8000be6 <__aeabi_dadd+0x57a>
 8000be4:	e5f4      	b.n	80007d0 <__aeabi_dadd+0x164>
 8000be6:	1b55      	subs	r5, r2, r5
 8000be8:	42aa      	cmp	r2, r5
 8000bea:	41b6      	sbcs	r6, r6
 8000bec:	1a41      	subs	r1, r0, r1
 8000bee:	4276      	negs	r6, r6
 8000bf0:	1b89      	subs	r1, r1, r6
 8000bf2:	469a      	mov	sl, r3
 8000bf4:	e563      	b.n	80006be <__aeabi_dadd+0x52>
 8000bf6:	0001      	movs	r1, r0
 8000bf8:	0015      	movs	r5, r2
 8000bfa:	4664      	mov	r4, ip
 8000bfc:	e55f      	b.n	80006be <__aeabi_dadd+0x52>
 8000bfe:	2200      	movs	r2, #0
 8000c00:	2500      	movs	r5, #0
 8000c02:	e57b      	b.n	80006fc <__aeabi_dadd+0x90>
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	d03b      	beq.n	8000c80 <__aeabi_dadd+0x614>
 8000c08:	0003      	movs	r3, r0
 8000c0a:	4313      	orrs	r3, r2
 8000c0c:	d015      	beq.n	8000c3a <__aeabi_dadd+0x5ce>
 8000c0e:	08ed      	lsrs	r5, r5, #3
 8000c10:	074b      	lsls	r3, r1, #29
 8000c12:	432b      	orrs	r3, r5
 8000c14:	2580      	movs	r5, #128	; 0x80
 8000c16:	08c9      	lsrs	r1, r1, #3
 8000c18:	032d      	lsls	r5, r5, #12
 8000c1a:	4229      	tst	r1, r5
 8000c1c:	d007      	beq.n	8000c2e <__aeabi_dadd+0x5c2>
 8000c1e:	08c4      	lsrs	r4, r0, #3
 8000c20:	422c      	tst	r4, r5
 8000c22:	d104      	bne.n	8000c2e <__aeabi_dadd+0x5c2>
 8000c24:	0741      	lsls	r1, r0, #29
 8000c26:	000b      	movs	r3, r1
 8000c28:	0021      	movs	r1, r4
 8000c2a:	08d2      	lsrs	r2, r2, #3
 8000c2c:	4313      	orrs	r3, r2
 8000c2e:	00c9      	lsls	r1, r1, #3
 8000c30:	0f5a      	lsrs	r2, r3, #29
 8000c32:	4311      	orrs	r1, r2
 8000c34:	00dd      	lsls	r5, r3, #3
 8000c36:	4c21      	ldr	r4, [pc, #132]	; (8000cbc <__aeabi_dadd+0x650>)
 8000c38:	e541      	b.n	80006be <__aeabi_dadd+0x52>
 8000c3a:	4c20      	ldr	r4, [pc, #128]	; (8000cbc <__aeabi_dadd+0x650>)
 8000c3c:	e53f      	b.n	80006be <__aeabi_dadd+0x52>
 8000c3e:	2000      	movs	r0, #0
 8000c40:	e754      	b.n	8000aec <__aeabi_dadd+0x480>
 8000c42:	2600      	movs	r6, #0
 8000c44:	2500      	movs	r5, #0
 8000c46:	e5d1      	b.n	80007ec <__aeabi_dadd+0x180>
 8000c48:	0034      	movs	r4, r6
 8000c4a:	000f      	movs	r7, r1
 8000c4c:	3c20      	subs	r4, #32
 8000c4e:	40e7      	lsrs	r7, r4
 8000c50:	003c      	movs	r4, r7
 8000c52:	2e20      	cmp	r6, #32
 8000c54:	d02b      	beq.n	8000cae <__aeabi_dadd+0x642>
 8000c56:	2740      	movs	r7, #64	; 0x40
 8000c58:	1bbe      	subs	r6, r7, r6
 8000c5a:	40b1      	lsls	r1, r6
 8000c5c:	430d      	orrs	r5, r1
 8000c5e:	1e69      	subs	r1, r5, #1
 8000c60:	418d      	sbcs	r5, r1
 8000c62:	2100      	movs	r1, #0
 8000c64:	432c      	orrs	r4, r5
 8000c66:	e6bc      	b.n	80009e2 <__aeabi_dadd+0x376>
 8000c68:	2180      	movs	r1, #128	; 0x80
 8000c6a:	2600      	movs	r6, #0
 8000c6c:	0309      	lsls	r1, r1, #12
 8000c6e:	4c13      	ldr	r4, [pc, #76]	; (8000cbc <__aeabi_dadd+0x650>)
 8000c70:	2500      	movs	r5, #0
 8000c72:	e5bb      	b.n	80007ec <__aeabi_dadd+0x180>
 8000c74:	430d      	orrs	r5, r1
 8000c76:	1e69      	subs	r1, r5, #1
 8000c78:	418d      	sbcs	r5, r1
 8000c7a:	2100      	movs	r1, #0
 8000c7c:	b2ed      	uxtb	r5, r5
 8000c7e:	e769      	b.n	8000b54 <__aeabi_dadd+0x4e8>
 8000c80:	0001      	movs	r1, r0
 8000c82:	0015      	movs	r5, r2
 8000c84:	4c0d      	ldr	r4, [pc, #52]	; (8000cbc <__aeabi_dadd+0x650>)
 8000c86:	e51a      	b.n	80006be <__aeabi_dadd+0x52>
 8000c88:	0001      	movs	r1, r0
 8000c8a:	0015      	movs	r5, r2
 8000c8c:	e517      	b.n	80006be <__aeabi_dadd+0x52>
 8000c8e:	001c      	movs	r4, r3
 8000c90:	000f      	movs	r7, r1
 8000c92:	3c20      	subs	r4, #32
 8000c94:	40e7      	lsrs	r7, r4
 8000c96:	003c      	movs	r4, r7
 8000c98:	2b20      	cmp	r3, #32
 8000c9a:	d00c      	beq.n	8000cb6 <__aeabi_dadd+0x64a>
 8000c9c:	2740      	movs	r7, #64	; 0x40
 8000c9e:	1afb      	subs	r3, r7, r3
 8000ca0:	4099      	lsls	r1, r3
 8000ca2:	430d      	orrs	r5, r1
 8000ca4:	1e69      	subs	r1, r5, #1
 8000ca6:	418d      	sbcs	r5, r1
 8000ca8:	2100      	movs	r1, #0
 8000caa:	4325      	orrs	r5, r4
 8000cac:	e752      	b.n	8000b54 <__aeabi_dadd+0x4e8>
 8000cae:	2100      	movs	r1, #0
 8000cb0:	e7d4      	b.n	8000c5c <__aeabi_dadd+0x5f0>
 8000cb2:	001d      	movs	r5, r3
 8000cb4:	e592      	b.n	80007dc <__aeabi_dadd+0x170>
 8000cb6:	2100      	movs	r1, #0
 8000cb8:	e7f3      	b.n	8000ca2 <__aeabi_dadd+0x636>
 8000cba:	46c0      	nop			; (mov r8, r8)
 8000cbc:	000007ff 	.word	0x000007ff
 8000cc0:	ff7fffff 	.word	0xff7fffff

08000cc4 <__aeabi_ddiv>:
 8000cc4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000cc6:	4656      	mov	r6, sl
 8000cc8:	464d      	mov	r5, r9
 8000cca:	4644      	mov	r4, r8
 8000ccc:	465f      	mov	r7, fp
 8000cce:	b4f0      	push	{r4, r5, r6, r7}
 8000cd0:	001d      	movs	r5, r3
 8000cd2:	030e      	lsls	r6, r1, #12
 8000cd4:	004c      	lsls	r4, r1, #1
 8000cd6:	0fcb      	lsrs	r3, r1, #31
 8000cd8:	b087      	sub	sp, #28
 8000cda:	0007      	movs	r7, r0
 8000cdc:	4692      	mov	sl, r2
 8000cde:	4681      	mov	r9, r0
 8000ce0:	0b36      	lsrs	r6, r6, #12
 8000ce2:	0d64      	lsrs	r4, r4, #21
 8000ce4:	4698      	mov	r8, r3
 8000ce6:	d06a      	beq.n	8000dbe <__aeabi_ddiv+0xfa>
 8000ce8:	4b6d      	ldr	r3, [pc, #436]	; (8000ea0 <__aeabi_ddiv+0x1dc>)
 8000cea:	429c      	cmp	r4, r3
 8000cec:	d035      	beq.n	8000d5a <__aeabi_ddiv+0x96>
 8000cee:	2280      	movs	r2, #128	; 0x80
 8000cf0:	0f43      	lsrs	r3, r0, #29
 8000cf2:	0412      	lsls	r2, r2, #16
 8000cf4:	4313      	orrs	r3, r2
 8000cf6:	00f6      	lsls	r6, r6, #3
 8000cf8:	431e      	orrs	r6, r3
 8000cfa:	00c3      	lsls	r3, r0, #3
 8000cfc:	4699      	mov	r9, r3
 8000cfe:	4b69      	ldr	r3, [pc, #420]	; (8000ea4 <__aeabi_ddiv+0x1e0>)
 8000d00:	2700      	movs	r7, #0
 8000d02:	469c      	mov	ip, r3
 8000d04:	2300      	movs	r3, #0
 8000d06:	4464      	add	r4, ip
 8000d08:	9302      	str	r3, [sp, #8]
 8000d0a:	032b      	lsls	r3, r5, #12
 8000d0c:	0068      	lsls	r0, r5, #1
 8000d0e:	0b1b      	lsrs	r3, r3, #12
 8000d10:	0fed      	lsrs	r5, r5, #31
 8000d12:	4651      	mov	r1, sl
 8000d14:	469b      	mov	fp, r3
 8000d16:	0d40      	lsrs	r0, r0, #21
 8000d18:	9500      	str	r5, [sp, #0]
 8000d1a:	d100      	bne.n	8000d1e <__aeabi_ddiv+0x5a>
 8000d1c:	e078      	b.n	8000e10 <__aeabi_ddiv+0x14c>
 8000d1e:	4b60      	ldr	r3, [pc, #384]	; (8000ea0 <__aeabi_ddiv+0x1dc>)
 8000d20:	4298      	cmp	r0, r3
 8000d22:	d06c      	beq.n	8000dfe <__aeabi_ddiv+0x13a>
 8000d24:	465b      	mov	r3, fp
 8000d26:	00da      	lsls	r2, r3, #3
 8000d28:	0f4b      	lsrs	r3, r1, #29
 8000d2a:	2180      	movs	r1, #128	; 0x80
 8000d2c:	0409      	lsls	r1, r1, #16
 8000d2e:	430b      	orrs	r3, r1
 8000d30:	4313      	orrs	r3, r2
 8000d32:	469b      	mov	fp, r3
 8000d34:	4653      	mov	r3, sl
 8000d36:	00d9      	lsls	r1, r3, #3
 8000d38:	4b5a      	ldr	r3, [pc, #360]	; (8000ea4 <__aeabi_ddiv+0x1e0>)
 8000d3a:	469c      	mov	ip, r3
 8000d3c:	2300      	movs	r3, #0
 8000d3e:	4460      	add	r0, ip
 8000d40:	4642      	mov	r2, r8
 8000d42:	1a20      	subs	r0, r4, r0
 8000d44:	406a      	eors	r2, r5
 8000d46:	4692      	mov	sl, r2
 8000d48:	9001      	str	r0, [sp, #4]
 8000d4a:	431f      	orrs	r7, r3
 8000d4c:	2f0f      	cmp	r7, #15
 8000d4e:	d900      	bls.n	8000d52 <__aeabi_ddiv+0x8e>
 8000d50:	e0b0      	b.n	8000eb4 <__aeabi_ddiv+0x1f0>
 8000d52:	4855      	ldr	r0, [pc, #340]	; (8000ea8 <__aeabi_ddiv+0x1e4>)
 8000d54:	00bf      	lsls	r7, r7, #2
 8000d56:	59c0      	ldr	r0, [r0, r7]
 8000d58:	4687      	mov	pc, r0
 8000d5a:	4337      	orrs	r7, r6
 8000d5c:	d000      	beq.n	8000d60 <__aeabi_ddiv+0x9c>
 8000d5e:	e088      	b.n	8000e72 <__aeabi_ddiv+0x1ae>
 8000d60:	2300      	movs	r3, #0
 8000d62:	4699      	mov	r9, r3
 8000d64:	3302      	adds	r3, #2
 8000d66:	2708      	movs	r7, #8
 8000d68:	2600      	movs	r6, #0
 8000d6a:	9302      	str	r3, [sp, #8]
 8000d6c:	e7cd      	b.n	8000d0a <__aeabi_ddiv+0x46>
 8000d6e:	4643      	mov	r3, r8
 8000d70:	46b3      	mov	fp, r6
 8000d72:	4649      	mov	r1, r9
 8000d74:	9300      	str	r3, [sp, #0]
 8000d76:	9b02      	ldr	r3, [sp, #8]
 8000d78:	9a00      	ldr	r2, [sp, #0]
 8000d7a:	4692      	mov	sl, r2
 8000d7c:	2b02      	cmp	r3, #2
 8000d7e:	d000      	beq.n	8000d82 <__aeabi_ddiv+0xbe>
 8000d80:	e1bf      	b.n	8001102 <__aeabi_ddiv+0x43e>
 8000d82:	2100      	movs	r1, #0
 8000d84:	4653      	mov	r3, sl
 8000d86:	2201      	movs	r2, #1
 8000d88:	2600      	movs	r6, #0
 8000d8a:	4689      	mov	r9, r1
 8000d8c:	401a      	ands	r2, r3
 8000d8e:	4b44      	ldr	r3, [pc, #272]	; (8000ea0 <__aeabi_ddiv+0x1dc>)
 8000d90:	2100      	movs	r1, #0
 8000d92:	0336      	lsls	r6, r6, #12
 8000d94:	0d0c      	lsrs	r4, r1, #20
 8000d96:	0524      	lsls	r4, r4, #20
 8000d98:	0b36      	lsrs	r6, r6, #12
 8000d9a:	4326      	orrs	r6, r4
 8000d9c:	4c43      	ldr	r4, [pc, #268]	; (8000eac <__aeabi_ddiv+0x1e8>)
 8000d9e:	051b      	lsls	r3, r3, #20
 8000da0:	4026      	ands	r6, r4
 8000da2:	431e      	orrs	r6, r3
 8000da4:	0076      	lsls	r6, r6, #1
 8000da6:	07d2      	lsls	r2, r2, #31
 8000da8:	0876      	lsrs	r6, r6, #1
 8000daa:	4316      	orrs	r6, r2
 8000dac:	4648      	mov	r0, r9
 8000dae:	0031      	movs	r1, r6
 8000db0:	b007      	add	sp, #28
 8000db2:	bc3c      	pop	{r2, r3, r4, r5}
 8000db4:	4690      	mov	r8, r2
 8000db6:	4699      	mov	r9, r3
 8000db8:	46a2      	mov	sl, r4
 8000dba:	46ab      	mov	fp, r5
 8000dbc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000dbe:	0033      	movs	r3, r6
 8000dc0:	4303      	orrs	r3, r0
 8000dc2:	d04f      	beq.n	8000e64 <__aeabi_ddiv+0x1a0>
 8000dc4:	2e00      	cmp	r6, #0
 8000dc6:	d100      	bne.n	8000dca <__aeabi_ddiv+0x106>
 8000dc8:	e1bc      	b.n	8001144 <__aeabi_ddiv+0x480>
 8000dca:	0030      	movs	r0, r6
 8000dcc:	f001 fa1c 	bl	8002208 <__clzsi2>
 8000dd0:	0003      	movs	r3, r0
 8000dd2:	3b0b      	subs	r3, #11
 8000dd4:	2b1c      	cmp	r3, #28
 8000dd6:	dd00      	ble.n	8000dda <__aeabi_ddiv+0x116>
 8000dd8:	e1ad      	b.n	8001136 <__aeabi_ddiv+0x472>
 8000dda:	221d      	movs	r2, #29
 8000ddc:	0001      	movs	r1, r0
 8000dde:	1ad3      	subs	r3, r2, r3
 8000de0:	3908      	subs	r1, #8
 8000de2:	003a      	movs	r2, r7
 8000de4:	408f      	lsls	r7, r1
 8000de6:	408e      	lsls	r6, r1
 8000de8:	40da      	lsrs	r2, r3
 8000dea:	46b9      	mov	r9, r7
 8000dec:	4316      	orrs	r6, r2
 8000dee:	4b30      	ldr	r3, [pc, #192]	; (8000eb0 <__aeabi_ddiv+0x1ec>)
 8000df0:	2700      	movs	r7, #0
 8000df2:	469c      	mov	ip, r3
 8000df4:	2300      	movs	r3, #0
 8000df6:	4460      	add	r0, ip
 8000df8:	4244      	negs	r4, r0
 8000dfa:	9302      	str	r3, [sp, #8]
 8000dfc:	e785      	b.n	8000d0a <__aeabi_ddiv+0x46>
 8000dfe:	4653      	mov	r3, sl
 8000e00:	465a      	mov	r2, fp
 8000e02:	4313      	orrs	r3, r2
 8000e04:	d12c      	bne.n	8000e60 <__aeabi_ddiv+0x19c>
 8000e06:	2300      	movs	r3, #0
 8000e08:	2100      	movs	r1, #0
 8000e0a:	469b      	mov	fp, r3
 8000e0c:	3302      	adds	r3, #2
 8000e0e:	e797      	b.n	8000d40 <__aeabi_ddiv+0x7c>
 8000e10:	430b      	orrs	r3, r1
 8000e12:	d020      	beq.n	8000e56 <__aeabi_ddiv+0x192>
 8000e14:	465b      	mov	r3, fp
 8000e16:	2b00      	cmp	r3, #0
 8000e18:	d100      	bne.n	8000e1c <__aeabi_ddiv+0x158>
 8000e1a:	e19e      	b.n	800115a <__aeabi_ddiv+0x496>
 8000e1c:	4658      	mov	r0, fp
 8000e1e:	f001 f9f3 	bl	8002208 <__clzsi2>
 8000e22:	0003      	movs	r3, r0
 8000e24:	3b0b      	subs	r3, #11
 8000e26:	2b1c      	cmp	r3, #28
 8000e28:	dd00      	ble.n	8000e2c <__aeabi_ddiv+0x168>
 8000e2a:	e18f      	b.n	800114c <__aeabi_ddiv+0x488>
 8000e2c:	0002      	movs	r2, r0
 8000e2e:	4659      	mov	r1, fp
 8000e30:	3a08      	subs	r2, #8
 8000e32:	4091      	lsls	r1, r2
 8000e34:	468b      	mov	fp, r1
 8000e36:	211d      	movs	r1, #29
 8000e38:	1acb      	subs	r3, r1, r3
 8000e3a:	4651      	mov	r1, sl
 8000e3c:	40d9      	lsrs	r1, r3
 8000e3e:	000b      	movs	r3, r1
 8000e40:	4659      	mov	r1, fp
 8000e42:	430b      	orrs	r3, r1
 8000e44:	4651      	mov	r1, sl
 8000e46:	469b      	mov	fp, r3
 8000e48:	4091      	lsls	r1, r2
 8000e4a:	4b19      	ldr	r3, [pc, #100]	; (8000eb0 <__aeabi_ddiv+0x1ec>)
 8000e4c:	469c      	mov	ip, r3
 8000e4e:	4460      	add	r0, ip
 8000e50:	4240      	negs	r0, r0
 8000e52:	2300      	movs	r3, #0
 8000e54:	e774      	b.n	8000d40 <__aeabi_ddiv+0x7c>
 8000e56:	2300      	movs	r3, #0
 8000e58:	2100      	movs	r1, #0
 8000e5a:	469b      	mov	fp, r3
 8000e5c:	3301      	adds	r3, #1
 8000e5e:	e76f      	b.n	8000d40 <__aeabi_ddiv+0x7c>
 8000e60:	2303      	movs	r3, #3
 8000e62:	e76d      	b.n	8000d40 <__aeabi_ddiv+0x7c>
 8000e64:	2300      	movs	r3, #0
 8000e66:	4699      	mov	r9, r3
 8000e68:	3301      	adds	r3, #1
 8000e6a:	2704      	movs	r7, #4
 8000e6c:	2600      	movs	r6, #0
 8000e6e:	9302      	str	r3, [sp, #8]
 8000e70:	e74b      	b.n	8000d0a <__aeabi_ddiv+0x46>
 8000e72:	2303      	movs	r3, #3
 8000e74:	270c      	movs	r7, #12
 8000e76:	9302      	str	r3, [sp, #8]
 8000e78:	e747      	b.n	8000d0a <__aeabi_ddiv+0x46>
 8000e7a:	2201      	movs	r2, #1
 8000e7c:	1ad5      	subs	r5, r2, r3
 8000e7e:	2d38      	cmp	r5, #56	; 0x38
 8000e80:	dc00      	bgt.n	8000e84 <__aeabi_ddiv+0x1c0>
 8000e82:	e1b0      	b.n	80011e6 <__aeabi_ddiv+0x522>
 8000e84:	4653      	mov	r3, sl
 8000e86:	401a      	ands	r2, r3
 8000e88:	2100      	movs	r1, #0
 8000e8a:	2300      	movs	r3, #0
 8000e8c:	2600      	movs	r6, #0
 8000e8e:	4689      	mov	r9, r1
 8000e90:	e77e      	b.n	8000d90 <__aeabi_ddiv+0xcc>
 8000e92:	2300      	movs	r3, #0
 8000e94:	2680      	movs	r6, #128	; 0x80
 8000e96:	4699      	mov	r9, r3
 8000e98:	2200      	movs	r2, #0
 8000e9a:	0336      	lsls	r6, r6, #12
 8000e9c:	4b00      	ldr	r3, [pc, #0]	; (8000ea0 <__aeabi_ddiv+0x1dc>)
 8000e9e:	e777      	b.n	8000d90 <__aeabi_ddiv+0xcc>
 8000ea0:	000007ff 	.word	0x000007ff
 8000ea4:	fffffc01 	.word	0xfffffc01
 8000ea8:	0800c584 	.word	0x0800c584
 8000eac:	800fffff 	.word	0x800fffff
 8000eb0:	000003f3 	.word	0x000003f3
 8000eb4:	455e      	cmp	r6, fp
 8000eb6:	d900      	bls.n	8000eba <__aeabi_ddiv+0x1f6>
 8000eb8:	e172      	b.n	80011a0 <__aeabi_ddiv+0x4dc>
 8000eba:	d100      	bne.n	8000ebe <__aeabi_ddiv+0x1fa>
 8000ebc:	e16d      	b.n	800119a <__aeabi_ddiv+0x4d6>
 8000ebe:	9b01      	ldr	r3, [sp, #4]
 8000ec0:	464d      	mov	r5, r9
 8000ec2:	3b01      	subs	r3, #1
 8000ec4:	9301      	str	r3, [sp, #4]
 8000ec6:	2300      	movs	r3, #0
 8000ec8:	0034      	movs	r4, r6
 8000eca:	9302      	str	r3, [sp, #8]
 8000ecc:	465b      	mov	r3, fp
 8000ece:	021e      	lsls	r6, r3, #8
 8000ed0:	0e0b      	lsrs	r3, r1, #24
 8000ed2:	431e      	orrs	r6, r3
 8000ed4:	020b      	lsls	r3, r1, #8
 8000ed6:	9303      	str	r3, [sp, #12]
 8000ed8:	0c33      	lsrs	r3, r6, #16
 8000eda:	4699      	mov	r9, r3
 8000edc:	0433      	lsls	r3, r6, #16
 8000ede:	0c1b      	lsrs	r3, r3, #16
 8000ee0:	4649      	mov	r1, r9
 8000ee2:	0020      	movs	r0, r4
 8000ee4:	9300      	str	r3, [sp, #0]
 8000ee6:	f7ff f90f 	bl	8000108 <__aeabi_uidiv>
 8000eea:	9b00      	ldr	r3, [sp, #0]
 8000eec:	0037      	movs	r7, r6
 8000eee:	4343      	muls	r3, r0
 8000ef0:	0006      	movs	r6, r0
 8000ef2:	4649      	mov	r1, r9
 8000ef4:	0020      	movs	r0, r4
 8000ef6:	4698      	mov	r8, r3
 8000ef8:	f7ff f98c 	bl	8000214 <__aeabi_uidivmod>
 8000efc:	0c2c      	lsrs	r4, r5, #16
 8000efe:	0409      	lsls	r1, r1, #16
 8000f00:	430c      	orrs	r4, r1
 8000f02:	45a0      	cmp	r8, r4
 8000f04:	d909      	bls.n	8000f1a <__aeabi_ddiv+0x256>
 8000f06:	19e4      	adds	r4, r4, r7
 8000f08:	1e73      	subs	r3, r6, #1
 8000f0a:	42a7      	cmp	r7, r4
 8000f0c:	d900      	bls.n	8000f10 <__aeabi_ddiv+0x24c>
 8000f0e:	e15c      	b.n	80011ca <__aeabi_ddiv+0x506>
 8000f10:	45a0      	cmp	r8, r4
 8000f12:	d800      	bhi.n	8000f16 <__aeabi_ddiv+0x252>
 8000f14:	e159      	b.n	80011ca <__aeabi_ddiv+0x506>
 8000f16:	3e02      	subs	r6, #2
 8000f18:	19e4      	adds	r4, r4, r7
 8000f1a:	4643      	mov	r3, r8
 8000f1c:	1ae4      	subs	r4, r4, r3
 8000f1e:	4649      	mov	r1, r9
 8000f20:	0020      	movs	r0, r4
 8000f22:	f7ff f8f1 	bl	8000108 <__aeabi_uidiv>
 8000f26:	0003      	movs	r3, r0
 8000f28:	9a00      	ldr	r2, [sp, #0]
 8000f2a:	4680      	mov	r8, r0
 8000f2c:	4353      	muls	r3, r2
 8000f2e:	4649      	mov	r1, r9
 8000f30:	0020      	movs	r0, r4
 8000f32:	469b      	mov	fp, r3
 8000f34:	f7ff f96e 	bl	8000214 <__aeabi_uidivmod>
 8000f38:	042a      	lsls	r2, r5, #16
 8000f3a:	0409      	lsls	r1, r1, #16
 8000f3c:	0c12      	lsrs	r2, r2, #16
 8000f3e:	430a      	orrs	r2, r1
 8000f40:	4593      	cmp	fp, r2
 8000f42:	d90d      	bls.n	8000f60 <__aeabi_ddiv+0x29c>
 8000f44:	4643      	mov	r3, r8
 8000f46:	19d2      	adds	r2, r2, r7
 8000f48:	3b01      	subs	r3, #1
 8000f4a:	4297      	cmp	r7, r2
 8000f4c:	d900      	bls.n	8000f50 <__aeabi_ddiv+0x28c>
 8000f4e:	e13a      	b.n	80011c6 <__aeabi_ddiv+0x502>
 8000f50:	4593      	cmp	fp, r2
 8000f52:	d800      	bhi.n	8000f56 <__aeabi_ddiv+0x292>
 8000f54:	e137      	b.n	80011c6 <__aeabi_ddiv+0x502>
 8000f56:	2302      	movs	r3, #2
 8000f58:	425b      	negs	r3, r3
 8000f5a:	469c      	mov	ip, r3
 8000f5c:	19d2      	adds	r2, r2, r7
 8000f5e:	44e0      	add	r8, ip
 8000f60:	465b      	mov	r3, fp
 8000f62:	1ad2      	subs	r2, r2, r3
 8000f64:	4643      	mov	r3, r8
 8000f66:	0436      	lsls	r6, r6, #16
 8000f68:	4333      	orrs	r3, r6
 8000f6a:	469b      	mov	fp, r3
 8000f6c:	9903      	ldr	r1, [sp, #12]
 8000f6e:	0c18      	lsrs	r0, r3, #16
 8000f70:	0c0b      	lsrs	r3, r1, #16
 8000f72:	001d      	movs	r5, r3
 8000f74:	9305      	str	r3, [sp, #20]
 8000f76:	0409      	lsls	r1, r1, #16
 8000f78:	465b      	mov	r3, fp
 8000f7a:	0c09      	lsrs	r1, r1, #16
 8000f7c:	000c      	movs	r4, r1
 8000f7e:	041b      	lsls	r3, r3, #16
 8000f80:	0c1b      	lsrs	r3, r3, #16
 8000f82:	4344      	muls	r4, r0
 8000f84:	9104      	str	r1, [sp, #16]
 8000f86:	4359      	muls	r1, r3
 8000f88:	436b      	muls	r3, r5
 8000f8a:	4368      	muls	r0, r5
 8000f8c:	191b      	adds	r3, r3, r4
 8000f8e:	0c0d      	lsrs	r5, r1, #16
 8000f90:	18eb      	adds	r3, r5, r3
 8000f92:	429c      	cmp	r4, r3
 8000f94:	d903      	bls.n	8000f9e <__aeabi_ddiv+0x2da>
 8000f96:	2480      	movs	r4, #128	; 0x80
 8000f98:	0264      	lsls	r4, r4, #9
 8000f9a:	46a4      	mov	ip, r4
 8000f9c:	4460      	add	r0, ip
 8000f9e:	0c1c      	lsrs	r4, r3, #16
 8000fa0:	0409      	lsls	r1, r1, #16
 8000fa2:	041b      	lsls	r3, r3, #16
 8000fa4:	0c09      	lsrs	r1, r1, #16
 8000fa6:	1820      	adds	r0, r4, r0
 8000fa8:	185d      	adds	r5, r3, r1
 8000faa:	4282      	cmp	r2, r0
 8000fac:	d200      	bcs.n	8000fb0 <__aeabi_ddiv+0x2ec>
 8000fae:	e0de      	b.n	800116e <__aeabi_ddiv+0x4aa>
 8000fb0:	d100      	bne.n	8000fb4 <__aeabi_ddiv+0x2f0>
 8000fb2:	e0d7      	b.n	8001164 <__aeabi_ddiv+0x4a0>
 8000fb4:	1a16      	subs	r6, r2, r0
 8000fb6:	9b02      	ldr	r3, [sp, #8]
 8000fb8:	469c      	mov	ip, r3
 8000fba:	1b5d      	subs	r5, r3, r5
 8000fbc:	45ac      	cmp	ip, r5
 8000fbe:	419b      	sbcs	r3, r3
 8000fc0:	425b      	negs	r3, r3
 8000fc2:	1af6      	subs	r6, r6, r3
 8000fc4:	42b7      	cmp	r7, r6
 8000fc6:	d100      	bne.n	8000fca <__aeabi_ddiv+0x306>
 8000fc8:	e106      	b.n	80011d8 <__aeabi_ddiv+0x514>
 8000fca:	4649      	mov	r1, r9
 8000fcc:	0030      	movs	r0, r6
 8000fce:	f7ff f89b 	bl	8000108 <__aeabi_uidiv>
 8000fd2:	9b00      	ldr	r3, [sp, #0]
 8000fd4:	0004      	movs	r4, r0
 8000fd6:	4343      	muls	r3, r0
 8000fd8:	4649      	mov	r1, r9
 8000fda:	0030      	movs	r0, r6
 8000fdc:	4698      	mov	r8, r3
 8000fde:	f7ff f919 	bl	8000214 <__aeabi_uidivmod>
 8000fe2:	0c2e      	lsrs	r6, r5, #16
 8000fe4:	0409      	lsls	r1, r1, #16
 8000fe6:	430e      	orrs	r6, r1
 8000fe8:	45b0      	cmp	r8, r6
 8000fea:	d909      	bls.n	8001000 <__aeabi_ddiv+0x33c>
 8000fec:	19f6      	adds	r6, r6, r7
 8000fee:	1e63      	subs	r3, r4, #1
 8000ff0:	42b7      	cmp	r7, r6
 8000ff2:	d900      	bls.n	8000ff6 <__aeabi_ddiv+0x332>
 8000ff4:	e0f3      	b.n	80011de <__aeabi_ddiv+0x51a>
 8000ff6:	45b0      	cmp	r8, r6
 8000ff8:	d800      	bhi.n	8000ffc <__aeabi_ddiv+0x338>
 8000ffa:	e0f0      	b.n	80011de <__aeabi_ddiv+0x51a>
 8000ffc:	3c02      	subs	r4, #2
 8000ffe:	19f6      	adds	r6, r6, r7
 8001000:	4643      	mov	r3, r8
 8001002:	1af3      	subs	r3, r6, r3
 8001004:	4649      	mov	r1, r9
 8001006:	0018      	movs	r0, r3
 8001008:	9302      	str	r3, [sp, #8]
 800100a:	f7ff f87d 	bl	8000108 <__aeabi_uidiv>
 800100e:	9b00      	ldr	r3, [sp, #0]
 8001010:	0006      	movs	r6, r0
 8001012:	4343      	muls	r3, r0
 8001014:	4649      	mov	r1, r9
 8001016:	9802      	ldr	r0, [sp, #8]
 8001018:	4698      	mov	r8, r3
 800101a:	f7ff f8fb 	bl	8000214 <__aeabi_uidivmod>
 800101e:	042d      	lsls	r5, r5, #16
 8001020:	0409      	lsls	r1, r1, #16
 8001022:	0c2d      	lsrs	r5, r5, #16
 8001024:	430d      	orrs	r5, r1
 8001026:	45a8      	cmp	r8, r5
 8001028:	d909      	bls.n	800103e <__aeabi_ddiv+0x37a>
 800102a:	19ed      	adds	r5, r5, r7
 800102c:	1e73      	subs	r3, r6, #1
 800102e:	42af      	cmp	r7, r5
 8001030:	d900      	bls.n	8001034 <__aeabi_ddiv+0x370>
 8001032:	e0d6      	b.n	80011e2 <__aeabi_ddiv+0x51e>
 8001034:	45a8      	cmp	r8, r5
 8001036:	d800      	bhi.n	800103a <__aeabi_ddiv+0x376>
 8001038:	e0d3      	b.n	80011e2 <__aeabi_ddiv+0x51e>
 800103a:	3e02      	subs	r6, #2
 800103c:	19ed      	adds	r5, r5, r7
 800103e:	0424      	lsls	r4, r4, #16
 8001040:	0021      	movs	r1, r4
 8001042:	4643      	mov	r3, r8
 8001044:	4331      	orrs	r1, r6
 8001046:	9e04      	ldr	r6, [sp, #16]
 8001048:	9a05      	ldr	r2, [sp, #20]
 800104a:	0030      	movs	r0, r6
 800104c:	1aed      	subs	r5, r5, r3
 800104e:	040b      	lsls	r3, r1, #16
 8001050:	0c0c      	lsrs	r4, r1, #16
 8001052:	0c1b      	lsrs	r3, r3, #16
 8001054:	4358      	muls	r0, r3
 8001056:	4366      	muls	r6, r4
 8001058:	4353      	muls	r3, r2
 800105a:	4354      	muls	r4, r2
 800105c:	199a      	adds	r2, r3, r6
 800105e:	0c03      	lsrs	r3, r0, #16
 8001060:	189b      	adds	r3, r3, r2
 8001062:	429e      	cmp	r6, r3
 8001064:	d903      	bls.n	800106e <__aeabi_ddiv+0x3aa>
 8001066:	2280      	movs	r2, #128	; 0x80
 8001068:	0252      	lsls	r2, r2, #9
 800106a:	4694      	mov	ip, r2
 800106c:	4464      	add	r4, ip
 800106e:	0c1a      	lsrs	r2, r3, #16
 8001070:	0400      	lsls	r0, r0, #16
 8001072:	041b      	lsls	r3, r3, #16
 8001074:	0c00      	lsrs	r0, r0, #16
 8001076:	1914      	adds	r4, r2, r4
 8001078:	181b      	adds	r3, r3, r0
 800107a:	42a5      	cmp	r5, r4
 800107c:	d350      	bcc.n	8001120 <__aeabi_ddiv+0x45c>
 800107e:	d04d      	beq.n	800111c <__aeabi_ddiv+0x458>
 8001080:	2301      	movs	r3, #1
 8001082:	4319      	orrs	r1, r3
 8001084:	4a96      	ldr	r2, [pc, #600]	; (80012e0 <__aeabi_ddiv+0x61c>)
 8001086:	9b01      	ldr	r3, [sp, #4]
 8001088:	4694      	mov	ip, r2
 800108a:	4463      	add	r3, ip
 800108c:	2b00      	cmp	r3, #0
 800108e:	dc00      	bgt.n	8001092 <__aeabi_ddiv+0x3ce>
 8001090:	e6f3      	b.n	8000e7a <__aeabi_ddiv+0x1b6>
 8001092:	074a      	lsls	r2, r1, #29
 8001094:	d009      	beq.n	80010aa <__aeabi_ddiv+0x3e6>
 8001096:	220f      	movs	r2, #15
 8001098:	400a      	ands	r2, r1
 800109a:	2a04      	cmp	r2, #4
 800109c:	d005      	beq.n	80010aa <__aeabi_ddiv+0x3e6>
 800109e:	1d0a      	adds	r2, r1, #4
 80010a0:	428a      	cmp	r2, r1
 80010a2:	4189      	sbcs	r1, r1
 80010a4:	4249      	negs	r1, r1
 80010a6:	448b      	add	fp, r1
 80010a8:	0011      	movs	r1, r2
 80010aa:	465a      	mov	r2, fp
 80010ac:	01d2      	lsls	r2, r2, #7
 80010ae:	d508      	bpl.n	80010c2 <__aeabi_ddiv+0x3fe>
 80010b0:	465a      	mov	r2, fp
 80010b2:	4b8c      	ldr	r3, [pc, #560]	; (80012e4 <__aeabi_ddiv+0x620>)
 80010b4:	401a      	ands	r2, r3
 80010b6:	4693      	mov	fp, r2
 80010b8:	2280      	movs	r2, #128	; 0x80
 80010ba:	00d2      	lsls	r2, r2, #3
 80010bc:	4694      	mov	ip, r2
 80010be:	9b01      	ldr	r3, [sp, #4]
 80010c0:	4463      	add	r3, ip
 80010c2:	4a89      	ldr	r2, [pc, #548]	; (80012e8 <__aeabi_ddiv+0x624>)
 80010c4:	4293      	cmp	r3, r2
 80010c6:	dd00      	ble.n	80010ca <__aeabi_ddiv+0x406>
 80010c8:	e65b      	b.n	8000d82 <__aeabi_ddiv+0xbe>
 80010ca:	465a      	mov	r2, fp
 80010cc:	08c9      	lsrs	r1, r1, #3
 80010ce:	0750      	lsls	r0, r2, #29
 80010d0:	4308      	orrs	r0, r1
 80010d2:	0256      	lsls	r6, r2, #9
 80010d4:	4651      	mov	r1, sl
 80010d6:	2201      	movs	r2, #1
 80010d8:	055b      	lsls	r3, r3, #21
 80010da:	4681      	mov	r9, r0
 80010dc:	0b36      	lsrs	r6, r6, #12
 80010de:	0d5b      	lsrs	r3, r3, #21
 80010e0:	400a      	ands	r2, r1
 80010e2:	e655      	b.n	8000d90 <__aeabi_ddiv+0xcc>
 80010e4:	2380      	movs	r3, #128	; 0x80
 80010e6:	031b      	lsls	r3, r3, #12
 80010e8:	421e      	tst	r6, r3
 80010ea:	d011      	beq.n	8001110 <__aeabi_ddiv+0x44c>
 80010ec:	465a      	mov	r2, fp
 80010ee:	421a      	tst	r2, r3
 80010f0:	d10e      	bne.n	8001110 <__aeabi_ddiv+0x44c>
 80010f2:	465e      	mov	r6, fp
 80010f4:	431e      	orrs	r6, r3
 80010f6:	0336      	lsls	r6, r6, #12
 80010f8:	0b36      	lsrs	r6, r6, #12
 80010fa:	002a      	movs	r2, r5
 80010fc:	4689      	mov	r9, r1
 80010fe:	4b7b      	ldr	r3, [pc, #492]	; (80012ec <__aeabi_ddiv+0x628>)
 8001100:	e646      	b.n	8000d90 <__aeabi_ddiv+0xcc>
 8001102:	2b03      	cmp	r3, #3
 8001104:	d100      	bne.n	8001108 <__aeabi_ddiv+0x444>
 8001106:	e0e1      	b.n	80012cc <__aeabi_ddiv+0x608>
 8001108:	2b01      	cmp	r3, #1
 800110a:	d1bb      	bne.n	8001084 <__aeabi_ddiv+0x3c0>
 800110c:	401a      	ands	r2, r3
 800110e:	e6bb      	b.n	8000e88 <__aeabi_ddiv+0x1c4>
 8001110:	431e      	orrs	r6, r3
 8001112:	0336      	lsls	r6, r6, #12
 8001114:	0b36      	lsrs	r6, r6, #12
 8001116:	4642      	mov	r2, r8
 8001118:	4b74      	ldr	r3, [pc, #464]	; (80012ec <__aeabi_ddiv+0x628>)
 800111a:	e639      	b.n	8000d90 <__aeabi_ddiv+0xcc>
 800111c:	2b00      	cmp	r3, #0
 800111e:	d0b1      	beq.n	8001084 <__aeabi_ddiv+0x3c0>
 8001120:	197d      	adds	r5, r7, r5
 8001122:	1e4a      	subs	r2, r1, #1
 8001124:	42af      	cmp	r7, r5
 8001126:	d952      	bls.n	80011ce <__aeabi_ddiv+0x50a>
 8001128:	0011      	movs	r1, r2
 800112a:	42a5      	cmp	r5, r4
 800112c:	d1a8      	bne.n	8001080 <__aeabi_ddiv+0x3bc>
 800112e:	9a03      	ldr	r2, [sp, #12]
 8001130:	429a      	cmp	r2, r3
 8001132:	d1a5      	bne.n	8001080 <__aeabi_ddiv+0x3bc>
 8001134:	e7a6      	b.n	8001084 <__aeabi_ddiv+0x3c0>
 8001136:	0003      	movs	r3, r0
 8001138:	003e      	movs	r6, r7
 800113a:	3b28      	subs	r3, #40	; 0x28
 800113c:	409e      	lsls	r6, r3
 800113e:	2300      	movs	r3, #0
 8001140:	4699      	mov	r9, r3
 8001142:	e654      	b.n	8000dee <__aeabi_ddiv+0x12a>
 8001144:	f001 f860 	bl	8002208 <__clzsi2>
 8001148:	3020      	adds	r0, #32
 800114a:	e641      	b.n	8000dd0 <__aeabi_ddiv+0x10c>
 800114c:	0003      	movs	r3, r0
 800114e:	4652      	mov	r2, sl
 8001150:	3b28      	subs	r3, #40	; 0x28
 8001152:	409a      	lsls	r2, r3
 8001154:	2100      	movs	r1, #0
 8001156:	4693      	mov	fp, r2
 8001158:	e677      	b.n	8000e4a <__aeabi_ddiv+0x186>
 800115a:	4650      	mov	r0, sl
 800115c:	f001 f854 	bl	8002208 <__clzsi2>
 8001160:	3020      	adds	r0, #32
 8001162:	e65e      	b.n	8000e22 <__aeabi_ddiv+0x15e>
 8001164:	9b02      	ldr	r3, [sp, #8]
 8001166:	2600      	movs	r6, #0
 8001168:	42ab      	cmp	r3, r5
 800116a:	d300      	bcc.n	800116e <__aeabi_ddiv+0x4aa>
 800116c:	e723      	b.n	8000fb6 <__aeabi_ddiv+0x2f2>
 800116e:	9e03      	ldr	r6, [sp, #12]
 8001170:	9902      	ldr	r1, [sp, #8]
 8001172:	46b4      	mov	ip, r6
 8001174:	4461      	add	r1, ip
 8001176:	4688      	mov	r8, r1
 8001178:	45b0      	cmp	r8, r6
 800117a:	41b6      	sbcs	r6, r6
 800117c:	465b      	mov	r3, fp
 800117e:	4276      	negs	r6, r6
 8001180:	19f6      	adds	r6, r6, r7
 8001182:	18b2      	adds	r2, r6, r2
 8001184:	3b01      	subs	r3, #1
 8001186:	9102      	str	r1, [sp, #8]
 8001188:	4297      	cmp	r7, r2
 800118a:	d213      	bcs.n	80011b4 <__aeabi_ddiv+0x4f0>
 800118c:	4290      	cmp	r0, r2
 800118e:	d84f      	bhi.n	8001230 <__aeabi_ddiv+0x56c>
 8001190:	d100      	bne.n	8001194 <__aeabi_ddiv+0x4d0>
 8001192:	e08e      	b.n	80012b2 <__aeabi_ddiv+0x5ee>
 8001194:	1a16      	subs	r6, r2, r0
 8001196:	469b      	mov	fp, r3
 8001198:	e70d      	b.n	8000fb6 <__aeabi_ddiv+0x2f2>
 800119a:	4589      	cmp	r9, r1
 800119c:	d200      	bcs.n	80011a0 <__aeabi_ddiv+0x4dc>
 800119e:	e68e      	b.n	8000ebe <__aeabi_ddiv+0x1fa>
 80011a0:	0874      	lsrs	r4, r6, #1
 80011a2:	464b      	mov	r3, r9
 80011a4:	07f6      	lsls	r6, r6, #31
 80011a6:	0035      	movs	r5, r6
 80011a8:	085b      	lsrs	r3, r3, #1
 80011aa:	431d      	orrs	r5, r3
 80011ac:	464b      	mov	r3, r9
 80011ae:	07db      	lsls	r3, r3, #31
 80011b0:	9302      	str	r3, [sp, #8]
 80011b2:	e68b      	b.n	8000ecc <__aeabi_ddiv+0x208>
 80011b4:	4297      	cmp	r7, r2
 80011b6:	d1ed      	bne.n	8001194 <__aeabi_ddiv+0x4d0>
 80011b8:	9903      	ldr	r1, [sp, #12]
 80011ba:	9c02      	ldr	r4, [sp, #8]
 80011bc:	42a1      	cmp	r1, r4
 80011be:	d9e5      	bls.n	800118c <__aeabi_ddiv+0x4c8>
 80011c0:	1a3e      	subs	r6, r7, r0
 80011c2:	469b      	mov	fp, r3
 80011c4:	e6f7      	b.n	8000fb6 <__aeabi_ddiv+0x2f2>
 80011c6:	4698      	mov	r8, r3
 80011c8:	e6ca      	b.n	8000f60 <__aeabi_ddiv+0x29c>
 80011ca:	001e      	movs	r6, r3
 80011cc:	e6a5      	b.n	8000f1a <__aeabi_ddiv+0x256>
 80011ce:	42ac      	cmp	r4, r5
 80011d0:	d83e      	bhi.n	8001250 <__aeabi_ddiv+0x58c>
 80011d2:	d074      	beq.n	80012be <__aeabi_ddiv+0x5fa>
 80011d4:	0011      	movs	r1, r2
 80011d6:	e753      	b.n	8001080 <__aeabi_ddiv+0x3bc>
 80011d8:	2101      	movs	r1, #1
 80011da:	4249      	negs	r1, r1
 80011dc:	e752      	b.n	8001084 <__aeabi_ddiv+0x3c0>
 80011de:	001c      	movs	r4, r3
 80011e0:	e70e      	b.n	8001000 <__aeabi_ddiv+0x33c>
 80011e2:	001e      	movs	r6, r3
 80011e4:	e72b      	b.n	800103e <__aeabi_ddiv+0x37a>
 80011e6:	2d1f      	cmp	r5, #31
 80011e8:	dc3c      	bgt.n	8001264 <__aeabi_ddiv+0x5a0>
 80011ea:	2320      	movs	r3, #32
 80011ec:	000a      	movs	r2, r1
 80011ee:	4658      	mov	r0, fp
 80011f0:	1b5b      	subs	r3, r3, r5
 80011f2:	4098      	lsls	r0, r3
 80011f4:	40ea      	lsrs	r2, r5
 80011f6:	4099      	lsls	r1, r3
 80011f8:	4302      	orrs	r2, r0
 80011fa:	1e48      	subs	r0, r1, #1
 80011fc:	4181      	sbcs	r1, r0
 80011fe:	465e      	mov	r6, fp
 8001200:	4311      	orrs	r1, r2
 8001202:	40ee      	lsrs	r6, r5
 8001204:	074b      	lsls	r3, r1, #29
 8001206:	d009      	beq.n	800121c <__aeabi_ddiv+0x558>
 8001208:	230f      	movs	r3, #15
 800120a:	400b      	ands	r3, r1
 800120c:	2b04      	cmp	r3, #4
 800120e:	d005      	beq.n	800121c <__aeabi_ddiv+0x558>
 8001210:	000b      	movs	r3, r1
 8001212:	1d19      	adds	r1, r3, #4
 8001214:	4299      	cmp	r1, r3
 8001216:	419b      	sbcs	r3, r3
 8001218:	425b      	negs	r3, r3
 800121a:	18f6      	adds	r6, r6, r3
 800121c:	0233      	lsls	r3, r6, #8
 800121e:	d53c      	bpl.n	800129a <__aeabi_ddiv+0x5d6>
 8001220:	4653      	mov	r3, sl
 8001222:	2201      	movs	r2, #1
 8001224:	2100      	movs	r1, #0
 8001226:	401a      	ands	r2, r3
 8001228:	2600      	movs	r6, #0
 800122a:	2301      	movs	r3, #1
 800122c:	4689      	mov	r9, r1
 800122e:	e5af      	b.n	8000d90 <__aeabi_ddiv+0xcc>
 8001230:	2302      	movs	r3, #2
 8001232:	425b      	negs	r3, r3
 8001234:	469c      	mov	ip, r3
 8001236:	9c03      	ldr	r4, [sp, #12]
 8001238:	44e3      	add	fp, ip
 800123a:	46a4      	mov	ip, r4
 800123c:	9b02      	ldr	r3, [sp, #8]
 800123e:	4463      	add	r3, ip
 8001240:	4698      	mov	r8, r3
 8001242:	45a0      	cmp	r8, r4
 8001244:	41b6      	sbcs	r6, r6
 8001246:	4276      	negs	r6, r6
 8001248:	19f6      	adds	r6, r6, r7
 800124a:	9302      	str	r3, [sp, #8]
 800124c:	18b2      	adds	r2, r6, r2
 800124e:	e6b1      	b.n	8000fb4 <__aeabi_ddiv+0x2f0>
 8001250:	9803      	ldr	r0, [sp, #12]
 8001252:	1e8a      	subs	r2, r1, #2
 8001254:	0041      	lsls	r1, r0, #1
 8001256:	4281      	cmp	r1, r0
 8001258:	41b6      	sbcs	r6, r6
 800125a:	4276      	negs	r6, r6
 800125c:	19f6      	adds	r6, r6, r7
 800125e:	19ad      	adds	r5, r5, r6
 8001260:	9103      	str	r1, [sp, #12]
 8001262:	e761      	b.n	8001128 <__aeabi_ddiv+0x464>
 8001264:	221f      	movs	r2, #31
 8001266:	4252      	negs	r2, r2
 8001268:	1ad3      	subs	r3, r2, r3
 800126a:	465a      	mov	r2, fp
 800126c:	40da      	lsrs	r2, r3
 800126e:	0013      	movs	r3, r2
 8001270:	2d20      	cmp	r5, #32
 8001272:	d029      	beq.n	80012c8 <__aeabi_ddiv+0x604>
 8001274:	2240      	movs	r2, #64	; 0x40
 8001276:	4658      	mov	r0, fp
 8001278:	1b55      	subs	r5, r2, r5
 800127a:	40a8      	lsls	r0, r5
 800127c:	4301      	orrs	r1, r0
 800127e:	1e48      	subs	r0, r1, #1
 8001280:	4181      	sbcs	r1, r0
 8001282:	2007      	movs	r0, #7
 8001284:	430b      	orrs	r3, r1
 8001286:	4018      	ands	r0, r3
 8001288:	2600      	movs	r6, #0
 800128a:	2800      	cmp	r0, #0
 800128c:	d009      	beq.n	80012a2 <__aeabi_ddiv+0x5de>
 800128e:	220f      	movs	r2, #15
 8001290:	2600      	movs	r6, #0
 8001292:	401a      	ands	r2, r3
 8001294:	0019      	movs	r1, r3
 8001296:	2a04      	cmp	r2, #4
 8001298:	d1bb      	bne.n	8001212 <__aeabi_ddiv+0x54e>
 800129a:	000b      	movs	r3, r1
 800129c:	0770      	lsls	r0, r6, #29
 800129e:	0276      	lsls	r6, r6, #9
 80012a0:	0b36      	lsrs	r6, r6, #12
 80012a2:	08db      	lsrs	r3, r3, #3
 80012a4:	4303      	orrs	r3, r0
 80012a6:	4699      	mov	r9, r3
 80012a8:	2201      	movs	r2, #1
 80012aa:	4653      	mov	r3, sl
 80012ac:	401a      	ands	r2, r3
 80012ae:	2300      	movs	r3, #0
 80012b0:	e56e      	b.n	8000d90 <__aeabi_ddiv+0xcc>
 80012b2:	9902      	ldr	r1, [sp, #8]
 80012b4:	428d      	cmp	r5, r1
 80012b6:	d8bb      	bhi.n	8001230 <__aeabi_ddiv+0x56c>
 80012b8:	469b      	mov	fp, r3
 80012ba:	2600      	movs	r6, #0
 80012bc:	e67b      	b.n	8000fb6 <__aeabi_ddiv+0x2f2>
 80012be:	9803      	ldr	r0, [sp, #12]
 80012c0:	4298      	cmp	r0, r3
 80012c2:	d3c5      	bcc.n	8001250 <__aeabi_ddiv+0x58c>
 80012c4:	0011      	movs	r1, r2
 80012c6:	e732      	b.n	800112e <__aeabi_ddiv+0x46a>
 80012c8:	2000      	movs	r0, #0
 80012ca:	e7d7      	b.n	800127c <__aeabi_ddiv+0x5b8>
 80012cc:	2680      	movs	r6, #128	; 0x80
 80012ce:	465b      	mov	r3, fp
 80012d0:	0336      	lsls	r6, r6, #12
 80012d2:	431e      	orrs	r6, r3
 80012d4:	0336      	lsls	r6, r6, #12
 80012d6:	0b36      	lsrs	r6, r6, #12
 80012d8:	9a00      	ldr	r2, [sp, #0]
 80012da:	4689      	mov	r9, r1
 80012dc:	4b03      	ldr	r3, [pc, #12]	; (80012ec <__aeabi_ddiv+0x628>)
 80012de:	e557      	b.n	8000d90 <__aeabi_ddiv+0xcc>
 80012e0:	000003ff 	.word	0x000003ff
 80012e4:	feffffff 	.word	0xfeffffff
 80012e8:	000007fe 	.word	0x000007fe
 80012ec:	000007ff 	.word	0x000007ff

080012f0 <__eqdf2>:
 80012f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80012f2:	465f      	mov	r7, fp
 80012f4:	4656      	mov	r6, sl
 80012f6:	464d      	mov	r5, r9
 80012f8:	4644      	mov	r4, r8
 80012fa:	b4f0      	push	{r4, r5, r6, r7}
 80012fc:	031f      	lsls	r7, r3, #12
 80012fe:	005c      	lsls	r4, r3, #1
 8001300:	0fdb      	lsrs	r3, r3, #31
 8001302:	469a      	mov	sl, r3
 8001304:	4b19      	ldr	r3, [pc, #100]	; (800136c <__eqdf2+0x7c>)
 8001306:	030e      	lsls	r6, r1, #12
 8001308:	004d      	lsls	r5, r1, #1
 800130a:	0fc9      	lsrs	r1, r1, #31
 800130c:	4680      	mov	r8, r0
 800130e:	0b36      	lsrs	r6, r6, #12
 8001310:	0d6d      	lsrs	r5, r5, #21
 8001312:	468b      	mov	fp, r1
 8001314:	4691      	mov	r9, r2
 8001316:	0b3f      	lsrs	r7, r7, #12
 8001318:	0d64      	lsrs	r4, r4, #21
 800131a:	429d      	cmp	r5, r3
 800131c:	d019      	beq.n	8001352 <__eqdf2+0x62>
 800131e:	4b13      	ldr	r3, [pc, #76]	; (800136c <__eqdf2+0x7c>)
 8001320:	429c      	cmp	r4, r3
 8001322:	d01b      	beq.n	800135c <__eqdf2+0x6c>
 8001324:	2301      	movs	r3, #1
 8001326:	42a5      	cmp	r5, r4
 8001328:	d006      	beq.n	8001338 <__eqdf2+0x48>
 800132a:	0018      	movs	r0, r3
 800132c:	bc3c      	pop	{r2, r3, r4, r5}
 800132e:	4690      	mov	r8, r2
 8001330:	4699      	mov	r9, r3
 8001332:	46a2      	mov	sl, r4
 8001334:	46ab      	mov	fp, r5
 8001336:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001338:	42be      	cmp	r6, r7
 800133a:	d1f6      	bne.n	800132a <__eqdf2+0x3a>
 800133c:	45c8      	cmp	r8, r9
 800133e:	d1f4      	bne.n	800132a <__eqdf2+0x3a>
 8001340:	45d3      	cmp	fp, sl
 8001342:	d010      	beq.n	8001366 <__eqdf2+0x76>
 8001344:	2d00      	cmp	r5, #0
 8001346:	d1f0      	bne.n	800132a <__eqdf2+0x3a>
 8001348:	4330      	orrs	r0, r6
 800134a:	0003      	movs	r3, r0
 800134c:	1e5a      	subs	r2, r3, #1
 800134e:	4193      	sbcs	r3, r2
 8001350:	e7eb      	b.n	800132a <__eqdf2+0x3a>
 8001352:	0031      	movs	r1, r6
 8001354:	2301      	movs	r3, #1
 8001356:	4301      	orrs	r1, r0
 8001358:	d1e7      	bne.n	800132a <__eqdf2+0x3a>
 800135a:	e7e0      	b.n	800131e <__eqdf2+0x2e>
 800135c:	433a      	orrs	r2, r7
 800135e:	2301      	movs	r3, #1
 8001360:	2a00      	cmp	r2, #0
 8001362:	d1e2      	bne.n	800132a <__eqdf2+0x3a>
 8001364:	e7de      	b.n	8001324 <__eqdf2+0x34>
 8001366:	2300      	movs	r3, #0
 8001368:	e7df      	b.n	800132a <__eqdf2+0x3a>
 800136a:	46c0      	nop			; (mov r8, r8)
 800136c:	000007ff 	.word	0x000007ff

08001370 <__gedf2>:
 8001370:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001372:	465f      	mov	r7, fp
 8001374:	4644      	mov	r4, r8
 8001376:	4656      	mov	r6, sl
 8001378:	464d      	mov	r5, r9
 800137a:	b4f0      	push	{r4, r5, r6, r7}
 800137c:	031f      	lsls	r7, r3, #12
 800137e:	0b3c      	lsrs	r4, r7, #12
 8001380:	4f2c      	ldr	r7, [pc, #176]	; (8001434 <__gedf2+0xc4>)
 8001382:	030e      	lsls	r6, r1, #12
 8001384:	004d      	lsls	r5, r1, #1
 8001386:	46a3      	mov	fp, r4
 8001388:	005c      	lsls	r4, r3, #1
 800138a:	4684      	mov	ip, r0
 800138c:	0b36      	lsrs	r6, r6, #12
 800138e:	0d6d      	lsrs	r5, r5, #21
 8001390:	0fc9      	lsrs	r1, r1, #31
 8001392:	4690      	mov	r8, r2
 8001394:	0d64      	lsrs	r4, r4, #21
 8001396:	0fdb      	lsrs	r3, r3, #31
 8001398:	42bd      	cmp	r5, r7
 800139a:	d02b      	beq.n	80013f4 <__gedf2+0x84>
 800139c:	4f25      	ldr	r7, [pc, #148]	; (8001434 <__gedf2+0xc4>)
 800139e:	42bc      	cmp	r4, r7
 80013a0:	d02e      	beq.n	8001400 <__gedf2+0x90>
 80013a2:	2d00      	cmp	r5, #0
 80013a4:	d10e      	bne.n	80013c4 <__gedf2+0x54>
 80013a6:	4330      	orrs	r0, r6
 80013a8:	0007      	movs	r7, r0
 80013aa:	4681      	mov	r9, r0
 80013ac:	4278      	negs	r0, r7
 80013ae:	4178      	adcs	r0, r7
 80013b0:	2c00      	cmp	r4, #0
 80013b2:	d117      	bne.n	80013e4 <__gedf2+0x74>
 80013b4:	465f      	mov	r7, fp
 80013b6:	433a      	orrs	r2, r7
 80013b8:	d114      	bne.n	80013e4 <__gedf2+0x74>
 80013ba:	464b      	mov	r3, r9
 80013bc:	2000      	movs	r0, #0
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d00a      	beq.n	80013d8 <__gedf2+0x68>
 80013c2:	e006      	b.n	80013d2 <__gedf2+0x62>
 80013c4:	2c00      	cmp	r4, #0
 80013c6:	d102      	bne.n	80013ce <__gedf2+0x5e>
 80013c8:	4658      	mov	r0, fp
 80013ca:	4302      	orrs	r2, r0
 80013cc:	d001      	beq.n	80013d2 <__gedf2+0x62>
 80013ce:	4299      	cmp	r1, r3
 80013d0:	d01a      	beq.n	8001408 <__gedf2+0x98>
 80013d2:	2301      	movs	r3, #1
 80013d4:	4248      	negs	r0, r1
 80013d6:	4318      	orrs	r0, r3
 80013d8:	bc3c      	pop	{r2, r3, r4, r5}
 80013da:	4690      	mov	r8, r2
 80013dc:	4699      	mov	r9, r3
 80013de:	46a2      	mov	sl, r4
 80013e0:	46ab      	mov	fp, r5
 80013e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80013e4:	2800      	cmp	r0, #0
 80013e6:	d0f2      	beq.n	80013ce <__gedf2+0x5e>
 80013e8:	4258      	negs	r0, r3
 80013ea:	4158      	adcs	r0, r3
 80013ec:	2201      	movs	r2, #1
 80013ee:	4240      	negs	r0, r0
 80013f0:	4310      	orrs	r0, r2
 80013f2:	e7f1      	b.n	80013d8 <__gedf2+0x68>
 80013f4:	0037      	movs	r7, r6
 80013f6:	4307      	orrs	r7, r0
 80013f8:	d0d0      	beq.n	800139c <__gedf2+0x2c>
 80013fa:	2002      	movs	r0, #2
 80013fc:	4240      	negs	r0, r0
 80013fe:	e7eb      	b.n	80013d8 <__gedf2+0x68>
 8001400:	465f      	mov	r7, fp
 8001402:	4317      	orrs	r7, r2
 8001404:	d0cd      	beq.n	80013a2 <__gedf2+0x32>
 8001406:	e7f8      	b.n	80013fa <__gedf2+0x8a>
 8001408:	42a5      	cmp	r5, r4
 800140a:	dce2      	bgt.n	80013d2 <__gedf2+0x62>
 800140c:	db05      	blt.n	800141a <__gedf2+0xaa>
 800140e:	455e      	cmp	r6, fp
 8001410:	d8df      	bhi.n	80013d2 <__gedf2+0x62>
 8001412:	d008      	beq.n	8001426 <__gedf2+0xb6>
 8001414:	2000      	movs	r0, #0
 8001416:	455e      	cmp	r6, fp
 8001418:	d2de      	bcs.n	80013d8 <__gedf2+0x68>
 800141a:	4248      	negs	r0, r1
 800141c:	4148      	adcs	r0, r1
 800141e:	2301      	movs	r3, #1
 8001420:	4240      	negs	r0, r0
 8001422:	4318      	orrs	r0, r3
 8001424:	e7d8      	b.n	80013d8 <__gedf2+0x68>
 8001426:	45c4      	cmp	ip, r8
 8001428:	d8d3      	bhi.n	80013d2 <__gedf2+0x62>
 800142a:	2000      	movs	r0, #0
 800142c:	45c4      	cmp	ip, r8
 800142e:	d3f4      	bcc.n	800141a <__gedf2+0xaa>
 8001430:	e7d2      	b.n	80013d8 <__gedf2+0x68>
 8001432:	46c0      	nop			; (mov r8, r8)
 8001434:	000007ff 	.word	0x000007ff

08001438 <__ledf2>:
 8001438:	b5f0      	push	{r4, r5, r6, r7, lr}
 800143a:	465f      	mov	r7, fp
 800143c:	464d      	mov	r5, r9
 800143e:	4644      	mov	r4, r8
 8001440:	4656      	mov	r6, sl
 8001442:	b4f0      	push	{r4, r5, r6, r7}
 8001444:	031c      	lsls	r4, r3, #12
 8001446:	0b24      	lsrs	r4, r4, #12
 8001448:	46a4      	mov	ip, r4
 800144a:	4c2f      	ldr	r4, [pc, #188]	; (8001508 <__ledf2+0xd0>)
 800144c:	030f      	lsls	r7, r1, #12
 800144e:	004d      	lsls	r5, r1, #1
 8001450:	005e      	lsls	r6, r3, #1
 8001452:	0fc9      	lsrs	r1, r1, #31
 8001454:	4680      	mov	r8, r0
 8001456:	0b3f      	lsrs	r7, r7, #12
 8001458:	0d6d      	lsrs	r5, r5, #21
 800145a:	468b      	mov	fp, r1
 800145c:	4691      	mov	r9, r2
 800145e:	0d76      	lsrs	r6, r6, #21
 8001460:	0fdb      	lsrs	r3, r3, #31
 8001462:	42a5      	cmp	r5, r4
 8001464:	d020      	beq.n	80014a8 <__ledf2+0x70>
 8001466:	4c28      	ldr	r4, [pc, #160]	; (8001508 <__ledf2+0xd0>)
 8001468:	42a6      	cmp	r6, r4
 800146a:	d022      	beq.n	80014b2 <__ledf2+0x7a>
 800146c:	2d00      	cmp	r5, #0
 800146e:	d112      	bne.n	8001496 <__ledf2+0x5e>
 8001470:	4338      	orrs	r0, r7
 8001472:	4244      	negs	r4, r0
 8001474:	4144      	adcs	r4, r0
 8001476:	2e00      	cmp	r6, #0
 8001478:	d020      	beq.n	80014bc <__ledf2+0x84>
 800147a:	2c00      	cmp	r4, #0
 800147c:	d00d      	beq.n	800149a <__ledf2+0x62>
 800147e:	425c      	negs	r4, r3
 8001480:	4163      	adcs	r3, r4
 8001482:	2401      	movs	r4, #1
 8001484:	425b      	negs	r3, r3
 8001486:	431c      	orrs	r4, r3
 8001488:	0020      	movs	r0, r4
 800148a:	bc3c      	pop	{r2, r3, r4, r5}
 800148c:	4690      	mov	r8, r2
 800148e:	4699      	mov	r9, r3
 8001490:	46a2      	mov	sl, r4
 8001492:	46ab      	mov	fp, r5
 8001494:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001496:	2e00      	cmp	r6, #0
 8001498:	d017      	beq.n	80014ca <__ledf2+0x92>
 800149a:	455b      	cmp	r3, fp
 800149c:	d019      	beq.n	80014d2 <__ledf2+0x9a>
 800149e:	465b      	mov	r3, fp
 80014a0:	425c      	negs	r4, r3
 80014a2:	2301      	movs	r3, #1
 80014a4:	431c      	orrs	r4, r3
 80014a6:	e7ef      	b.n	8001488 <__ledf2+0x50>
 80014a8:	0039      	movs	r1, r7
 80014aa:	2402      	movs	r4, #2
 80014ac:	4301      	orrs	r1, r0
 80014ae:	d1eb      	bne.n	8001488 <__ledf2+0x50>
 80014b0:	e7d9      	b.n	8001466 <__ledf2+0x2e>
 80014b2:	4661      	mov	r1, ip
 80014b4:	2402      	movs	r4, #2
 80014b6:	4311      	orrs	r1, r2
 80014b8:	d1e6      	bne.n	8001488 <__ledf2+0x50>
 80014ba:	e7d7      	b.n	800146c <__ledf2+0x34>
 80014bc:	4661      	mov	r1, ip
 80014be:	430a      	orrs	r2, r1
 80014c0:	d1db      	bne.n	800147a <__ledf2+0x42>
 80014c2:	2400      	movs	r4, #0
 80014c4:	2800      	cmp	r0, #0
 80014c6:	d0df      	beq.n	8001488 <__ledf2+0x50>
 80014c8:	e7e9      	b.n	800149e <__ledf2+0x66>
 80014ca:	4661      	mov	r1, ip
 80014cc:	430a      	orrs	r2, r1
 80014ce:	d1e4      	bne.n	800149a <__ledf2+0x62>
 80014d0:	e7e5      	b.n	800149e <__ledf2+0x66>
 80014d2:	42b5      	cmp	r5, r6
 80014d4:	dd03      	ble.n	80014de <__ledf2+0xa6>
 80014d6:	2201      	movs	r2, #1
 80014d8:	425c      	negs	r4, r3
 80014da:	4314      	orrs	r4, r2
 80014dc:	e7d4      	b.n	8001488 <__ledf2+0x50>
 80014de:	42b5      	cmp	r5, r6
 80014e0:	dbcd      	blt.n	800147e <__ledf2+0x46>
 80014e2:	4567      	cmp	r7, ip
 80014e4:	d8db      	bhi.n	800149e <__ledf2+0x66>
 80014e6:	d009      	beq.n	80014fc <__ledf2+0xc4>
 80014e8:	2400      	movs	r4, #0
 80014ea:	4567      	cmp	r7, ip
 80014ec:	d2cc      	bcs.n	8001488 <__ledf2+0x50>
 80014ee:	4659      	mov	r1, fp
 80014f0:	424c      	negs	r4, r1
 80014f2:	4161      	adcs	r1, r4
 80014f4:	2401      	movs	r4, #1
 80014f6:	4249      	negs	r1, r1
 80014f8:	430c      	orrs	r4, r1
 80014fa:	e7c5      	b.n	8001488 <__ledf2+0x50>
 80014fc:	45c8      	cmp	r8, r9
 80014fe:	d8ce      	bhi.n	800149e <__ledf2+0x66>
 8001500:	2400      	movs	r4, #0
 8001502:	45c8      	cmp	r8, r9
 8001504:	d3f3      	bcc.n	80014ee <__ledf2+0xb6>
 8001506:	e7bf      	b.n	8001488 <__ledf2+0x50>
 8001508:	000007ff 	.word	0x000007ff

0800150c <__aeabi_dmul>:
 800150c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800150e:	465f      	mov	r7, fp
 8001510:	4656      	mov	r6, sl
 8001512:	464d      	mov	r5, r9
 8001514:	4644      	mov	r4, r8
 8001516:	b4f0      	push	{r4, r5, r6, r7}
 8001518:	030d      	lsls	r5, r1, #12
 800151a:	4699      	mov	r9, r3
 800151c:	004e      	lsls	r6, r1, #1
 800151e:	0b2b      	lsrs	r3, r5, #12
 8001520:	b087      	sub	sp, #28
 8001522:	0007      	movs	r7, r0
 8001524:	4692      	mov	sl, r2
 8001526:	4680      	mov	r8, r0
 8001528:	469b      	mov	fp, r3
 800152a:	0d76      	lsrs	r6, r6, #21
 800152c:	0fcc      	lsrs	r4, r1, #31
 800152e:	2e00      	cmp	r6, #0
 8001530:	d069      	beq.n	8001606 <__aeabi_dmul+0xfa>
 8001532:	4b6d      	ldr	r3, [pc, #436]	; (80016e8 <__aeabi_dmul+0x1dc>)
 8001534:	429e      	cmp	r6, r3
 8001536:	d035      	beq.n	80015a4 <__aeabi_dmul+0x98>
 8001538:	465b      	mov	r3, fp
 800153a:	2280      	movs	r2, #128	; 0x80
 800153c:	00dd      	lsls	r5, r3, #3
 800153e:	0412      	lsls	r2, r2, #16
 8001540:	0f43      	lsrs	r3, r0, #29
 8001542:	4313      	orrs	r3, r2
 8001544:	432b      	orrs	r3, r5
 8001546:	469b      	mov	fp, r3
 8001548:	00c3      	lsls	r3, r0, #3
 800154a:	4698      	mov	r8, r3
 800154c:	4b67      	ldr	r3, [pc, #412]	; (80016ec <__aeabi_dmul+0x1e0>)
 800154e:	2700      	movs	r7, #0
 8001550:	469c      	mov	ip, r3
 8001552:	2300      	movs	r3, #0
 8001554:	4466      	add	r6, ip
 8001556:	9301      	str	r3, [sp, #4]
 8001558:	464a      	mov	r2, r9
 800155a:	0315      	lsls	r5, r2, #12
 800155c:	0050      	lsls	r0, r2, #1
 800155e:	0fd2      	lsrs	r2, r2, #31
 8001560:	4653      	mov	r3, sl
 8001562:	0b2d      	lsrs	r5, r5, #12
 8001564:	0d40      	lsrs	r0, r0, #21
 8001566:	4691      	mov	r9, r2
 8001568:	d100      	bne.n	800156c <__aeabi_dmul+0x60>
 800156a:	e076      	b.n	800165a <__aeabi_dmul+0x14e>
 800156c:	4a5e      	ldr	r2, [pc, #376]	; (80016e8 <__aeabi_dmul+0x1dc>)
 800156e:	4290      	cmp	r0, r2
 8001570:	d06c      	beq.n	800164c <__aeabi_dmul+0x140>
 8001572:	2280      	movs	r2, #128	; 0x80
 8001574:	0f5b      	lsrs	r3, r3, #29
 8001576:	0412      	lsls	r2, r2, #16
 8001578:	4313      	orrs	r3, r2
 800157a:	4a5c      	ldr	r2, [pc, #368]	; (80016ec <__aeabi_dmul+0x1e0>)
 800157c:	00ed      	lsls	r5, r5, #3
 800157e:	4694      	mov	ip, r2
 8001580:	431d      	orrs	r5, r3
 8001582:	4653      	mov	r3, sl
 8001584:	2200      	movs	r2, #0
 8001586:	00db      	lsls	r3, r3, #3
 8001588:	4460      	add	r0, ip
 800158a:	4649      	mov	r1, r9
 800158c:	1836      	adds	r6, r6, r0
 800158e:	1c70      	adds	r0, r6, #1
 8001590:	4061      	eors	r1, r4
 8001592:	9002      	str	r0, [sp, #8]
 8001594:	4317      	orrs	r7, r2
 8001596:	2f0f      	cmp	r7, #15
 8001598:	d900      	bls.n	800159c <__aeabi_dmul+0x90>
 800159a:	e0af      	b.n	80016fc <__aeabi_dmul+0x1f0>
 800159c:	4854      	ldr	r0, [pc, #336]	; (80016f0 <__aeabi_dmul+0x1e4>)
 800159e:	00bf      	lsls	r7, r7, #2
 80015a0:	59c7      	ldr	r7, [r0, r7]
 80015a2:	46bf      	mov	pc, r7
 80015a4:	465b      	mov	r3, fp
 80015a6:	431f      	orrs	r7, r3
 80015a8:	d000      	beq.n	80015ac <__aeabi_dmul+0xa0>
 80015aa:	e088      	b.n	80016be <__aeabi_dmul+0x1b2>
 80015ac:	2300      	movs	r3, #0
 80015ae:	469b      	mov	fp, r3
 80015b0:	4698      	mov	r8, r3
 80015b2:	3302      	adds	r3, #2
 80015b4:	2708      	movs	r7, #8
 80015b6:	9301      	str	r3, [sp, #4]
 80015b8:	e7ce      	b.n	8001558 <__aeabi_dmul+0x4c>
 80015ba:	4649      	mov	r1, r9
 80015bc:	2a02      	cmp	r2, #2
 80015be:	d06a      	beq.n	8001696 <__aeabi_dmul+0x18a>
 80015c0:	2a03      	cmp	r2, #3
 80015c2:	d100      	bne.n	80015c6 <__aeabi_dmul+0xba>
 80015c4:	e209      	b.n	80019da <__aeabi_dmul+0x4ce>
 80015c6:	2a01      	cmp	r2, #1
 80015c8:	d000      	beq.n	80015cc <__aeabi_dmul+0xc0>
 80015ca:	e1bb      	b.n	8001944 <__aeabi_dmul+0x438>
 80015cc:	4011      	ands	r1, r2
 80015ce:	2200      	movs	r2, #0
 80015d0:	2300      	movs	r3, #0
 80015d2:	2500      	movs	r5, #0
 80015d4:	4690      	mov	r8, r2
 80015d6:	b2cc      	uxtb	r4, r1
 80015d8:	2100      	movs	r1, #0
 80015da:	032d      	lsls	r5, r5, #12
 80015dc:	0d0a      	lsrs	r2, r1, #20
 80015de:	0512      	lsls	r2, r2, #20
 80015e0:	0b2d      	lsrs	r5, r5, #12
 80015e2:	4315      	orrs	r5, r2
 80015e4:	4a43      	ldr	r2, [pc, #268]	; (80016f4 <__aeabi_dmul+0x1e8>)
 80015e6:	051b      	lsls	r3, r3, #20
 80015e8:	4015      	ands	r5, r2
 80015ea:	431d      	orrs	r5, r3
 80015ec:	006d      	lsls	r5, r5, #1
 80015ee:	07e4      	lsls	r4, r4, #31
 80015f0:	086d      	lsrs	r5, r5, #1
 80015f2:	4325      	orrs	r5, r4
 80015f4:	4640      	mov	r0, r8
 80015f6:	0029      	movs	r1, r5
 80015f8:	b007      	add	sp, #28
 80015fa:	bc3c      	pop	{r2, r3, r4, r5}
 80015fc:	4690      	mov	r8, r2
 80015fe:	4699      	mov	r9, r3
 8001600:	46a2      	mov	sl, r4
 8001602:	46ab      	mov	fp, r5
 8001604:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001606:	4303      	orrs	r3, r0
 8001608:	d052      	beq.n	80016b0 <__aeabi_dmul+0x1a4>
 800160a:	465b      	mov	r3, fp
 800160c:	2b00      	cmp	r3, #0
 800160e:	d100      	bne.n	8001612 <__aeabi_dmul+0x106>
 8001610:	e18a      	b.n	8001928 <__aeabi_dmul+0x41c>
 8001612:	4658      	mov	r0, fp
 8001614:	f000 fdf8 	bl	8002208 <__clzsi2>
 8001618:	0003      	movs	r3, r0
 800161a:	3b0b      	subs	r3, #11
 800161c:	2b1c      	cmp	r3, #28
 800161e:	dd00      	ble.n	8001622 <__aeabi_dmul+0x116>
 8001620:	e17b      	b.n	800191a <__aeabi_dmul+0x40e>
 8001622:	221d      	movs	r2, #29
 8001624:	1ad3      	subs	r3, r2, r3
 8001626:	003a      	movs	r2, r7
 8001628:	0001      	movs	r1, r0
 800162a:	465d      	mov	r5, fp
 800162c:	40da      	lsrs	r2, r3
 800162e:	3908      	subs	r1, #8
 8001630:	408d      	lsls	r5, r1
 8001632:	0013      	movs	r3, r2
 8001634:	408f      	lsls	r7, r1
 8001636:	432b      	orrs	r3, r5
 8001638:	469b      	mov	fp, r3
 800163a:	46b8      	mov	r8, r7
 800163c:	4b2e      	ldr	r3, [pc, #184]	; (80016f8 <__aeabi_dmul+0x1ec>)
 800163e:	2700      	movs	r7, #0
 8001640:	469c      	mov	ip, r3
 8001642:	2300      	movs	r3, #0
 8001644:	4460      	add	r0, ip
 8001646:	4246      	negs	r6, r0
 8001648:	9301      	str	r3, [sp, #4]
 800164a:	e785      	b.n	8001558 <__aeabi_dmul+0x4c>
 800164c:	4652      	mov	r2, sl
 800164e:	432a      	orrs	r2, r5
 8001650:	d12c      	bne.n	80016ac <__aeabi_dmul+0x1a0>
 8001652:	2500      	movs	r5, #0
 8001654:	2300      	movs	r3, #0
 8001656:	2202      	movs	r2, #2
 8001658:	e797      	b.n	800158a <__aeabi_dmul+0x7e>
 800165a:	4652      	mov	r2, sl
 800165c:	432a      	orrs	r2, r5
 800165e:	d021      	beq.n	80016a4 <__aeabi_dmul+0x198>
 8001660:	2d00      	cmp	r5, #0
 8001662:	d100      	bne.n	8001666 <__aeabi_dmul+0x15a>
 8001664:	e154      	b.n	8001910 <__aeabi_dmul+0x404>
 8001666:	0028      	movs	r0, r5
 8001668:	f000 fdce 	bl	8002208 <__clzsi2>
 800166c:	0003      	movs	r3, r0
 800166e:	3b0b      	subs	r3, #11
 8001670:	2b1c      	cmp	r3, #28
 8001672:	dd00      	ble.n	8001676 <__aeabi_dmul+0x16a>
 8001674:	e146      	b.n	8001904 <__aeabi_dmul+0x3f8>
 8001676:	211d      	movs	r1, #29
 8001678:	1acb      	subs	r3, r1, r3
 800167a:	4651      	mov	r1, sl
 800167c:	0002      	movs	r2, r0
 800167e:	40d9      	lsrs	r1, r3
 8001680:	4653      	mov	r3, sl
 8001682:	3a08      	subs	r2, #8
 8001684:	4095      	lsls	r5, r2
 8001686:	4093      	lsls	r3, r2
 8001688:	430d      	orrs	r5, r1
 800168a:	4a1b      	ldr	r2, [pc, #108]	; (80016f8 <__aeabi_dmul+0x1ec>)
 800168c:	4694      	mov	ip, r2
 800168e:	4460      	add	r0, ip
 8001690:	4240      	negs	r0, r0
 8001692:	2200      	movs	r2, #0
 8001694:	e779      	b.n	800158a <__aeabi_dmul+0x7e>
 8001696:	2401      	movs	r4, #1
 8001698:	2200      	movs	r2, #0
 800169a:	400c      	ands	r4, r1
 800169c:	4b12      	ldr	r3, [pc, #72]	; (80016e8 <__aeabi_dmul+0x1dc>)
 800169e:	2500      	movs	r5, #0
 80016a0:	4690      	mov	r8, r2
 80016a2:	e799      	b.n	80015d8 <__aeabi_dmul+0xcc>
 80016a4:	2500      	movs	r5, #0
 80016a6:	2300      	movs	r3, #0
 80016a8:	2201      	movs	r2, #1
 80016aa:	e76e      	b.n	800158a <__aeabi_dmul+0x7e>
 80016ac:	2203      	movs	r2, #3
 80016ae:	e76c      	b.n	800158a <__aeabi_dmul+0x7e>
 80016b0:	2300      	movs	r3, #0
 80016b2:	469b      	mov	fp, r3
 80016b4:	4698      	mov	r8, r3
 80016b6:	3301      	adds	r3, #1
 80016b8:	2704      	movs	r7, #4
 80016ba:	9301      	str	r3, [sp, #4]
 80016bc:	e74c      	b.n	8001558 <__aeabi_dmul+0x4c>
 80016be:	2303      	movs	r3, #3
 80016c0:	270c      	movs	r7, #12
 80016c2:	9301      	str	r3, [sp, #4]
 80016c4:	e748      	b.n	8001558 <__aeabi_dmul+0x4c>
 80016c6:	2300      	movs	r3, #0
 80016c8:	2580      	movs	r5, #128	; 0x80
 80016ca:	4698      	mov	r8, r3
 80016cc:	2400      	movs	r4, #0
 80016ce:	032d      	lsls	r5, r5, #12
 80016d0:	4b05      	ldr	r3, [pc, #20]	; (80016e8 <__aeabi_dmul+0x1dc>)
 80016d2:	e781      	b.n	80015d8 <__aeabi_dmul+0xcc>
 80016d4:	465d      	mov	r5, fp
 80016d6:	4643      	mov	r3, r8
 80016d8:	9a01      	ldr	r2, [sp, #4]
 80016da:	e76f      	b.n	80015bc <__aeabi_dmul+0xb0>
 80016dc:	465d      	mov	r5, fp
 80016de:	4643      	mov	r3, r8
 80016e0:	0021      	movs	r1, r4
 80016e2:	9a01      	ldr	r2, [sp, #4]
 80016e4:	e76a      	b.n	80015bc <__aeabi_dmul+0xb0>
 80016e6:	46c0      	nop			; (mov r8, r8)
 80016e8:	000007ff 	.word	0x000007ff
 80016ec:	fffffc01 	.word	0xfffffc01
 80016f0:	0800c5c4 	.word	0x0800c5c4
 80016f4:	800fffff 	.word	0x800fffff
 80016f8:	000003f3 	.word	0x000003f3
 80016fc:	4642      	mov	r2, r8
 80016fe:	0c12      	lsrs	r2, r2, #16
 8001700:	4691      	mov	r9, r2
 8001702:	0c1a      	lsrs	r2, r3, #16
 8001704:	4694      	mov	ip, r2
 8001706:	4642      	mov	r2, r8
 8001708:	0417      	lsls	r7, r2, #16
 800170a:	464a      	mov	r2, r9
 800170c:	041b      	lsls	r3, r3, #16
 800170e:	0c1b      	lsrs	r3, r3, #16
 8001710:	435a      	muls	r2, r3
 8001712:	4660      	mov	r0, ip
 8001714:	4690      	mov	r8, r2
 8001716:	464a      	mov	r2, r9
 8001718:	4342      	muls	r2, r0
 800171a:	0010      	movs	r0, r2
 800171c:	9203      	str	r2, [sp, #12]
 800171e:	4662      	mov	r2, ip
 8001720:	001c      	movs	r4, r3
 8001722:	0c3f      	lsrs	r7, r7, #16
 8001724:	437a      	muls	r2, r7
 8001726:	437c      	muls	r4, r7
 8001728:	4442      	add	r2, r8
 800172a:	9201      	str	r2, [sp, #4]
 800172c:	0c22      	lsrs	r2, r4, #16
 800172e:	4692      	mov	sl, r2
 8001730:	9a01      	ldr	r2, [sp, #4]
 8001732:	4452      	add	r2, sl
 8001734:	4590      	cmp	r8, r2
 8001736:	d906      	bls.n	8001746 <__aeabi_dmul+0x23a>
 8001738:	4682      	mov	sl, r0
 800173a:	2080      	movs	r0, #128	; 0x80
 800173c:	0240      	lsls	r0, r0, #9
 800173e:	4680      	mov	r8, r0
 8001740:	44c2      	add	sl, r8
 8001742:	4650      	mov	r0, sl
 8001744:	9003      	str	r0, [sp, #12]
 8001746:	0c10      	lsrs	r0, r2, #16
 8001748:	9004      	str	r0, [sp, #16]
 800174a:	4648      	mov	r0, r9
 800174c:	0424      	lsls	r4, r4, #16
 800174e:	0c24      	lsrs	r4, r4, #16
 8001750:	0412      	lsls	r2, r2, #16
 8001752:	1912      	adds	r2, r2, r4
 8001754:	9205      	str	r2, [sp, #20]
 8001756:	0c2a      	lsrs	r2, r5, #16
 8001758:	042d      	lsls	r5, r5, #16
 800175a:	0c2d      	lsrs	r5, r5, #16
 800175c:	4368      	muls	r0, r5
 800175e:	002c      	movs	r4, r5
 8001760:	4682      	mov	sl, r0
 8001762:	4648      	mov	r0, r9
 8001764:	437c      	muls	r4, r7
 8001766:	4350      	muls	r0, r2
 8001768:	4681      	mov	r9, r0
 800176a:	0c20      	lsrs	r0, r4, #16
 800176c:	4680      	mov	r8, r0
 800176e:	4357      	muls	r7, r2
 8001770:	4457      	add	r7, sl
 8001772:	4447      	add	r7, r8
 8001774:	45ba      	cmp	sl, r7
 8001776:	d903      	bls.n	8001780 <__aeabi_dmul+0x274>
 8001778:	2080      	movs	r0, #128	; 0x80
 800177a:	0240      	lsls	r0, r0, #9
 800177c:	4680      	mov	r8, r0
 800177e:	44c1      	add	r9, r8
 8001780:	0c38      	lsrs	r0, r7, #16
 8001782:	043f      	lsls	r7, r7, #16
 8001784:	46b8      	mov	r8, r7
 8001786:	4448      	add	r0, r9
 8001788:	0424      	lsls	r4, r4, #16
 800178a:	0c24      	lsrs	r4, r4, #16
 800178c:	9001      	str	r0, [sp, #4]
 800178e:	9804      	ldr	r0, [sp, #16]
 8001790:	44a0      	add	r8, r4
 8001792:	4440      	add	r0, r8
 8001794:	9004      	str	r0, [sp, #16]
 8001796:	4658      	mov	r0, fp
 8001798:	0c00      	lsrs	r0, r0, #16
 800179a:	4681      	mov	r9, r0
 800179c:	4658      	mov	r0, fp
 800179e:	0404      	lsls	r4, r0, #16
 80017a0:	0c20      	lsrs	r0, r4, #16
 80017a2:	4682      	mov	sl, r0
 80017a4:	0007      	movs	r7, r0
 80017a6:	4648      	mov	r0, r9
 80017a8:	435f      	muls	r7, r3
 80017aa:	464c      	mov	r4, r9
 80017ac:	4343      	muls	r3, r0
 80017ae:	4660      	mov	r0, ip
 80017b0:	4360      	muls	r0, r4
 80017b2:	4664      	mov	r4, ip
 80017b4:	4683      	mov	fp, r0
 80017b6:	4650      	mov	r0, sl
 80017b8:	4344      	muls	r4, r0
 80017ba:	0c38      	lsrs	r0, r7, #16
 80017bc:	4684      	mov	ip, r0
 80017be:	18e4      	adds	r4, r4, r3
 80017c0:	4464      	add	r4, ip
 80017c2:	42a3      	cmp	r3, r4
 80017c4:	d903      	bls.n	80017ce <__aeabi_dmul+0x2c2>
 80017c6:	2380      	movs	r3, #128	; 0x80
 80017c8:	025b      	lsls	r3, r3, #9
 80017ca:	469c      	mov	ip, r3
 80017cc:	44e3      	add	fp, ip
 80017ce:	4648      	mov	r0, r9
 80017d0:	043f      	lsls	r7, r7, #16
 80017d2:	0c23      	lsrs	r3, r4, #16
 80017d4:	0c3f      	lsrs	r7, r7, #16
 80017d6:	0424      	lsls	r4, r4, #16
 80017d8:	19e4      	adds	r4, r4, r7
 80017da:	4657      	mov	r7, sl
 80017dc:	4368      	muls	r0, r5
 80017de:	436f      	muls	r7, r5
 80017e0:	4684      	mov	ip, r0
 80017e2:	464d      	mov	r5, r9
 80017e4:	4650      	mov	r0, sl
 80017e6:	4355      	muls	r5, r2
 80017e8:	4342      	muls	r2, r0
 80017ea:	0c38      	lsrs	r0, r7, #16
 80017ec:	4681      	mov	r9, r0
 80017ee:	4462      	add	r2, ip
 80017f0:	444a      	add	r2, r9
 80017f2:	445b      	add	r3, fp
 80017f4:	4594      	cmp	ip, r2
 80017f6:	d903      	bls.n	8001800 <__aeabi_dmul+0x2f4>
 80017f8:	2080      	movs	r0, #128	; 0x80
 80017fa:	0240      	lsls	r0, r0, #9
 80017fc:	4684      	mov	ip, r0
 80017fe:	4465      	add	r5, ip
 8001800:	9803      	ldr	r0, [sp, #12]
 8001802:	043f      	lsls	r7, r7, #16
 8001804:	4683      	mov	fp, r0
 8001806:	9804      	ldr	r0, [sp, #16]
 8001808:	0c3f      	lsrs	r7, r7, #16
 800180a:	4684      	mov	ip, r0
 800180c:	44e3      	add	fp, ip
 800180e:	45c3      	cmp	fp, r8
 8001810:	4180      	sbcs	r0, r0
 8001812:	4240      	negs	r0, r0
 8001814:	4682      	mov	sl, r0
 8001816:	0410      	lsls	r0, r2, #16
 8001818:	4684      	mov	ip, r0
 800181a:	9801      	ldr	r0, [sp, #4]
 800181c:	4467      	add	r7, ip
 800181e:	4684      	mov	ip, r0
 8001820:	4467      	add	r7, ip
 8001822:	44a3      	add	fp, r4
 8001824:	46bc      	mov	ip, r7
 8001826:	45a3      	cmp	fp, r4
 8001828:	41a4      	sbcs	r4, r4
 800182a:	4699      	mov	r9, r3
 800182c:	44d4      	add	ip, sl
 800182e:	4264      	negs	r4, r4
 8001830:	4287      	cmp	r7, r0
 8001832:	41bf      	sbcs	r7, r7
 8001834:	45d4      	cmp	ip, sl
 8001836:	4180      	sbcs	r0, r0
 8001838:	44e1      	add	r9, ip
 800183a:	46a0      	mov	r8, r4
 800183c:	4599      	cmp	r9, r3
 800183e:	419b      	sbcs	r3, r3
 8001840:	427f      	negs	r7, r7
 8001842:	4240      	negs	r0, r0
 8001844:	44c8      	add	r8, r9
 8001846:	4307      	orrs	r7, r0
 8001848:	0c12      	lsrs	r2, r2, #16
 800184a:	18ba      	adds	r2, r7, r2
 800184c:	45a0      	cmp	r8, r4
 800184e:	41a4      	sbcs	r4, r4
 8001850:	425f      	negs	r7, r3
 8001852:	003b      	movs	r3, r7
 8001854:	4264      	negs	r4, r4
 8001856:	4323      	orrs	r3, r4
 8001858:	18d7      	adds	r7, r2, r3
 800185a:	4643      	mov	r3, r8
 800185c:	197d      	adds	r5, r7, r5
 800185e:	0ddb      	lsrs	r3, r3, #23
 8001860:	026d      	lsls	r5, r5, #9
 8001862:	431d      	orrs	r5, r3
 8001864:	465b      	mov	r3, fp
 8001866:	025a      	lsls	r2, r3, #9
 8001868:	9b05      	ldr	r3, [sp, #20]
 800186a:	431a      	orrs	r2, r3
 800186c:	1e53      	subs	r3, r2, #1
 800186e:	419a      	sbcs	r2, r3
 8001870:	465b      	mov	r3, fp
 8001872:	0ddb      	lsrs	r3, r3, #23
 8001874:	431a      	orrs	r2, r3
 8001876:	4643      	mov	r3, r8
 8001878:	025b      	lsls	r3, r3, #9
 800187a:	4313      	orrs	r3, r2
 800187c:	01ea      	lsls	r2, r5, #7
 800187e:	d507      	bpl.n	8001890 <__aeabi_dmul+0x384>
 8001880:	2201      	movs	r2, #1
 8001882:	085c      	lsrs	r4, r3, #1
 8001884:	4013      	ands	r3, r2
 8001886:	4323      	orrs	r3, r4
 8001888:	07ea      	lsls	r2, r5, #31
 800188a:	9e02      	ldr	r6, [sp, #8]
 800188c:	4313      	orrs	r3, r2
 800188e:	086d      	lsrs	r5, r5, #1
 8001890:	4a57      	ldr	r2, [pc, #348]	; (80019f0 <__aeabi_dmul+0x4e4>)
 8001892:	18b2      	adds	r2, r6, r2
 8001894:	2a00      	cmp	r2, #0
 8001896:	dd4b      	ble.n	8001930 <__aeabi_dmul+0x424>
 8001898:	0758      	lsls	r0, r3, #29
 800189a:	d009      	beq.n	80018b0 <__aeabi_dmul+0x3a4>
 800189c:	200f      	movs	r0, #15
 800189e:	4018      	ands	r0, r3
 80018a0:	2804      	cmp	r0, #4
 80018a2:	d005      	beq.n	80018b0 <__aeabi_dmul+0x3a4>
 80018a4:	1d18      	adds	r0, r3, #4
 80018a6:	4298      	cmp	r0, r3
 80018a8:	419b      	sbcs	r3, r3
 80018aa:	425b      	negs	r3, r3
 80018ac:	18ed      	adds	r5, r5, r3
 80018ae:	0003      	movs	r3, r0
 80018b0:	01e8      	lsls	r0, r5, #7
 80018b2:	d504      	bpl.n	80018be <__aeabi_dmul+0x3b2>
 80018b4:	4a4f      	ldr	r2, [pc, #316]	; (80019f4 <__aeabi_dmul+0x4e8>)
 80018b6:	4015      	ands	r5, r2
 80018b8:	2280      	movs	r2, #128	; 0x80
 80018ba:	00d2      	lsls	r2, r2, #3
 80018bc:	18b2      	adds	r2, r6, r2
 80018be:	484e      	ldr	r0, [pc, #312]	; (80019f8 <__aeabi_dmul+0x4ec>)
 80018c0:	4282      	cmp	r2, r0
 80018c2:	dd00      	ble.n	80018c6 <__aeabi_dmul+0x3ba>
 80018c4:	e6e7      	b.n	8001696 <__aeabi_dmul+0x18a>
 80018c6:	2401      	movs	r4, #1
 80018c8:	08db      	lsrs	r3, r3, #3
 80018ca:	0768      	lsls	r0, r5, #29
 80018cc:	4318      	orrs	r0, r3
 80018ce:	026d      	lsls	r5, r5, #9
 80018d0:	0553      	lsls	r3, r2, #21
 80018d2:	4680      	mov	r8, r0
 80018d4:	0b2d      	lsrs	r5, r5, #12
 80018d6:	0d5b      	lsrs	r3, r3, #21
 80018d8:	400c      	ands	r4, r1
 80018da:	e67d      	b.n	80015d8 <__aeabi_dmul+0xcc>
 80018dc:	2280      	movs	r2, #128	; 0x80
 80018de:	4659      	mov	r1, fp
 80018e0:	0312      	lsls	r2, r2, #12
 80018e2:	4211      	tst	r1, r2
 80018e4:	d008      	beq.n	80018f8 <__aeabi_dmul+0x3ec>
 80018e6:	4215      	tst	r5, r2
 80018e8:	d106      	bne.n	80018f8 <__aeabi_dmul+0x3ec>
 80018ea:	4315      	orrs	r5, r2
 80018ec:	032d      	lsls	r5, r5, #12
 80018ee:	4698      	mov	r8, r3
 80018f0:	0b2d      	lsrs	r5, r5, #12
 80018f2:	464c      	mov	r4, r9
 80018f4:	4b41      	ldr	r3, [pc, #260]	; (80019fc <__aeabi_dmul+0x4f0>)
 80018f6:	e66f      	b.n	80015d8 <__aeabi_dmul+0xcc>
 80018f8:	465d      	mov	r5, fp
 80018fa:	4315      	orrs	r5, r2
 80018fc:	032d      	lsls	r5, r5, #12
 80018fe:	0b2d      	lsrs	r5, r5, #12
 8001900:	4b3e      	ldr	r3, [pc, #248]	; (80019fc <__aeabi_dmul+0x4f0>)
 8001902:	e669      	b.n	80015d8 <__aeabi_dmul+0xcc>
 8001904:	0003      	movs	r3, r0
 8001906:	4655      	mov	r5, sl
 8001908:	3b28      	subs	r3, #40	; 0x28
 800190a:	409d      	lsls	r5, r3
 800190c:	2300      	movs	r3, #0
 800190e:	e6bc      	b.n	800168a <__aeabi_dmul+0x17e>
 8001910:	4650      	mov	r0, sl
 8001912:	f000 fc79 	bl	8002208 <__clzsi2>
 8001916:	3020      	adds	r0, #32
 8001918:	e6a8      	b.n	800166c <__aeabi_dmul+0x160>
 800191a:	0003      	movs	r3, r0
 800191c:	3b28      	subs	r3, #40	; 0x28
 800191e:	409f      	lsls	r7, r3
 8001920:	2300      	movs	r3, #0
 8001922:	46bb      	mov	fp, r7
 8001924:	4698      	mov	r8, r3
 8001926:	e689      	b.n	800163c <__aeabi_dmul+0x130>
 8001928:	f000 fc6e 	bl	8002208 <__clzsi2>
 800192c:	3020      	adds	r0, #32
 800192e:	e673      	b.n	8001618 <__aeabi_dmul+0x10c>
 8001930:	2401      	movs	r4, #1
 8001932:	1aa6      	subs	r6, r4, r2
 8001934:	2e38      	cmp	r6, #56	; 0x38
 8001936:	dd07      	ble.n	8001948 <__aeabi_dmul+0x43c>
 8001938:	2200      	movs	r2, #0
 800193a:	400c      	ands	r4, r1
 800193c:	2300      	movs	r3, #0
 800193e:	2500      	movs	r5, #0
 8001940:	4690      	mov	r8, r2
 8001942:	e649      	b.n	80015d8 <__aeabi_dmul+0xcc>
 8001944:	9e02      	ldr	r6, [sp, #8]
 8001946:	e7a3      	b.n	8001890 <__aeabi_dmul+0x384>
 8001948:	2e1f      	cmp	r6, #31
 800194a:	dc20      	bgt.n	800198e <__aeabi_dmul+0x482>
 800194c:	2220      	movs	r2, #32
 800194e:	002c      	movs	r4, r5
 8001950:	0018      	movs	r0, r3
 8001952:	1b92      	subs	r2, r2, r6
 8001954:	40f0      	lsrs	r0, r6
 8001956:	4094      	lsls	r4, r2
 8001958:	4093      	lsls	r3, r2
 800195a:	4304      	orrs	r4, r0
 800195c:	1e58      	subs	r0, r3, #1
 800195e:	4183      	sbcs	r3, r0
 8001960:	431c      	orrs	r4, r3
 8001962:	40f5      	lsrs	r5, r6
 8001964:	0763      	lsls	r3, r4, #29
 8001966:	d009      	beq.n	800197c <__aeabi_dmul+0x470>
 8001968:	230f      	movs	r3, #15
 800196a:	4023      	ands	r3, r4
 800196c:	2b04      	cmp	r3, #4
 800196e:	d005      	beq.n	800197c <__aeabi_dmul+0x470>
 8001970:	0023      	movs	r3, r4
 8001972:	1d1c      	adds	r4, r3, #4
 8001974:	429c      	cmp	r4, r3
 8001976:	4192      	sbcs	r2, r2
 8001978:	4252      	negs	r2, r2
 800197a:	18ad      	adds	r5, r5, r2
 800197c:	022b      	lsls	r3, r5, #8
 800197e:	d51f      	bpl.n	80019c0 <__aeabi_dmul+0x4b4>
 8001980:	2401      	movs	r4, #1
 8001982:	2200      	movs	r2, #0
 8001984:	400c      	ands	r4, r1
 8001986:	2301      	movs	r3, #1
 8001988:	2500      	movs	r5, #0
 800198a:	4690      	mov	r8, r2
 800198c:	e624      	b.n	80015d8 <__aeabi_dmul+0xcc>
 800198e:	201f      	movs	r0, #31
 8001990:	002c      	movs	r4, r5
 8001992:	4240      	negs	r0, r0
 8001994:	1a82      	subs	r2, r0, r2
 8001996:	40d4      	lsrs	r4, r2
 8001998:	2e20      	cmp	r6, #32
 800199a:	d01c      	beq.n	80019d6 <__aeabi_dmul+0x4ca>
 800199c:	2240      	movs	r2, #64	; 0x40
 800199e:	1b96      	subs	r6, r2, r6
 80019a0:	40b5      	lsls	r5, r6
 80019a2:	432b      	orrs	r3, r5
 80019a4:	1e58      	subs	r0, r3, #1
 80019a6:	4183      	sbcs	r3, r0
 80019a8:	2007      	movs	r0, #7
 80019aa:	4323      	orrs	r3, r4
 80019ac:	4018      	ands	r0, r3
 80019ae:	2500      	movs	r5, #0
 80019b0:	2800      	cmp	r0, #0
 80019b2:	d009      	beq.n	80019c8 <__aeabi_dmul+0x4bc>
 80019b4:	220f      	movs	r2, #15
 80019b6:	2500      	movs	r5, #0
 80019b8:	401a      	ands	r2, r3
 80019ba:	001c      	movs	r4, r3
 80019bc:	2a04      	cmp	r2, #4
 80019be:	d1d8      	bne.n	8001972 <__aeabi_dmul+0x466>
 80019c0:	0023      	movs	r3, r4
 80019c2:	0768      	lsls	r0, r5, #29
 80019c4:	026d      	lsls	r5, r5, #9
 80019c6:	0b2d      	lsrs	r5, r5, #12
 80019c8:	2401      	movs	r4, #1
 80019ca:	08db      	lsrs	r3, r3, #3
 80019cc:	4303      	orrs	r3, r0
 80019ce:	4698      	mov	r8, r3
 80019d0:	400c      	ands	r4, r1
 80019d2:	2300      	movs	r3, #0
 80019d4:	e600      	b.n	80015d8 <__aeabi_dmul+0xcc>
 80019d6:	2500      	movs	r5, #0
 80019d8:	e7e3      	b.n	80019a2 <__aeabi_dmul+0x496>
 80019da:	2280      	movs	r2, #128	; 0x80
 80019dc:	2401      	movs	r4, #1
 80019de:	0312      	lsls	r2, r2, #12
 80019e0:	4315      	orrs	r5, r2
 80019e2:	032d      	lsls	r5, r5, #12
 80019e4:	4698      	mov	r8, r3
 80019e6:	0b2d      	lsrs	r5, r5, #12
 80019e8:	400c      	ands	r4, r1
 80019ea:	4b04      	ldr	r3, [pc, #16]	; (80019fc <__aeabi_dmul+0x4f0>)
 80019ec:	e5f4      	b.n	80015d8 <__aeabi_dmul+0xcc>
 80019ee:	46c0      	nop			; (mov r8, r8)
 80019f0:	000003ff 	.word	0x000003ff
 80019f4:	feffffff 	.word	0xfeffffff
 80019f8:	000007fe 	.word	0x000007fe
 80019fc:	000007ff 	.word	0x000007ff

08001a00 <__aeabi_dsub>:
 8001a00:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001a02:	4657      	mov	r7, sl
 8001a04:	464e      	mov	r6, r9
 8001a06:	4645      	mov	r5, r8
 8001a08:	b4e0      	push	{r5, r6, r7}
 8001a0a:	000e      	movs	r6, r1
 8001a0c:	0011      	movs	r1, r2
 8001a0e:	0ff2      	lsrs	r2, r6, #31
 8001a10:	4692      	mov	sl, r2
 8001a12:	00c5      	lsls	r5, r0, #3
 8001a14:	0f42      	lsrs	r2, r0, #29
 8001a16:	0318      	lsls	r0, r3, #12
 8001a18:	0337      	lsls	r7, r6, #12
 8001a1a:	0074      	lsls	r4, r6, #1
 8001a1c:	0a40      	lsrs	r0, r0, #9
 8001a1e:	0f4e      	lsrs	r6, r1, #29
 8001a20:	0a7f      	lsrs	r7, r7, #9
 8001a22:	4330      	orrs	r0, r6
 8001a24:	4ecf      	ldr	r6, [pc, #828]	; (8001d64 <__aeabi_dsub+0x364>)
 8001a26:	4317      	orrs	r7, r2
 8001a28:	005a      	lsls	r2, r3, #1
 8001a2a:	0d64      	lsrs	r4, r4, #21
 8001a2c:	0d52      	lsrs	r2, r2, #21
 8001a2e:	0fdb      	lsrs	r3, r3, #31
 8001a30:	00c9      	lsls	r1, r1, #3
 8001a32:	42b2      	cmp	r2, r6
 8001a34:	d100      	bne.n	8001a38 <__aeabi_dsub+0x38>
 8001a36:	e0e5      	b.n	8001c04 <__aeabi_dsub+0x204>
 8001a38:	2601      	movs	r6, #1
 8001a3a:	4073      	eors	r3, r6
 8001a3c:	1aa6      	subs	r6, r4, r2
 8001a3e:	46b4      	mov	ip, r6
 8001a40:	4553      	cmp	r3, sl
 8001a42:	d100      	bne.n	8001a46 <__aeabi_dsub+0x46>
 8001a44:	e0af      	b.n	8001ba6 <__aeabi_dsub+0x1a6>
 8001a46:	2e00      	cmp	r6, #0
 8001a48:	dc00      	bgt.n	8001a4c <__aeabi_dsub+0x4c>
 8001a4a:	e10d      	b.n	8001c68 <__aeabi_dsub+0x268>
 8001a4c:	2a00      	cmp	r2, #0
 8001a4e:	d13a      	bne.n	8001ac6 <__aeabi_dsub+0xc6>
 8001a50:	0003      	movs	r3, r0
 8001a52:	430b      	orrs	r3, r1
 8001a54:	d000      	beq.n	8001a58 <__aeabi_dsub+0x58>
 8001a56:	e0e4      	b.n	8001c22 <__aeabi_dsub+0x222>
 8001a58:	076b      	lsls	r3, r5, #29
 8001a5a:	d009      	beq.n	8001a70 <__aeabi_dsub+0x70>
 8001a5c:	230f      	movs	r3, #15
 8001a5e:	402b      	ands	r3, r5
 8001a60:	2b04      	cmp	r3, #4
 8001a62:	d005      	beq.n	8001a70 <__aeabi_dsub+0x70>
 8001a64:	1d2b      	adds	r3, r5, #4
 8001a66:	42ab      	cmp	r3, r5
 8001a68:	41ad      	sbcs	r5, r5
 8001a6a:	426d      	negs	r5, r5
 8001a6c:	197f      	adds	r7, r7, r5
 8001a6e:	001d      	movs	r5, r3
 8001a70:	023b      	lsls	r3, r7, #8
 8001a72:	d400      	bmi.n	8001a76 <__aeabi_dsub+0x76>
 8001a74:	e088      	b.n	8001b88 <__aeabi_dsub+0x188>
 8001a76:	4bbb      	ldr	r3, [pc, #748]	; (8001d64 <__aeabi_dsub+0x364>)
 8001a78:	3401      	adds	r4, #1
 8001a7a:	429c      	cmp	r4, r3
 8001a7c:	d100      	bne.n	8001a80 <__aeabi_dsub+0x80>
 8001a7e:	e110      	b.n	8001ca2 <__aeabi_dsub+0x2a2>
 8001a80:	003a      	movs	r2, r7
 8001a82:	4bb9      	ldr	r3, [pc, #740]	; (8001d68 <__aeabi_dsub+0x368>)
 8001a84:	4651      	mov	r1, sl
 8001a86:	401a      	ands	r2, r3
 8001a88:	2301      	movs	r3, #1
 8001a8a:	0750      	lsls	r0, r2, #29
 8001a8c:	08ed      	lsrs	r5, r5, #3
 8001a8e:	0252      	lsls	r2, r2, #9
 8001a90:	0564      	lsls	r4, r4, #21
 8001a92:	4305      	orrs	r5, r0
 8001a94:	0b12      	lsrs	r2, r2, #12
 8001a96:	0d64      	lsrs	r4, r4, #21
 8001a98:	400b      	ands	r3, r1
 8001a9a:	2100      	movs	r1, #0
 8001a9c:	0028      	movs	r0, r5
 8001a9e:	0312      	lsls	r2, r2, #12
 8001aa0:	0d0d      	lsrs	r5, r1, #20
 8001aa2:	0b12      	lsrs	r2, r2, #12
 8001aa4:	0564      	lsls	r4, r4, #21
 8001aa6:	052d      	lsls	r5, r5, #20
 8001aa8:	4315      	orrs	r5, r2
 8001aaa:	0862      	lsrs	r2, r4, #1
 8001aac:	4caf      	ldr	r4, [pc, #700]	; (8001d6c <__aeabi_dsub+0x36c>)
 8001aae:	07db      	lsls	r3, r3, #31
 8001ab0:	402c      	ands	r4, r5
 8001ab2:	4314      	orrs	r4, r2
 8001ab4:	0064      	lsls	r4, r4, #1
 8001ab6:	0864      	lsrs	r4, r4, #1
 8001ab8:	431c      	orrs	r4, r3
 8001aba:	0021      	movs	r1, r4
 8001abc:	bc1c      	pop	{r2, r3, r4}
 8001abe:	4690      	mov	r8, r2
 8001ac0:	4699      	mov	r9, r3
 8001ac2:	46a2      	mov	sl, r4
 8001ac4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001ac6:	4ba7      	ldr	r3, [pc, #668]	; (8001d64 <__aeabi_dsub+0x364>)
 8001ac8:	429c      	cmp	r4, r3
 8001aca:	d0c5      	beq.n	8001a58 <__aeabi_dsub+0x58>
 8001acc:	2380      	movs	r3, #128	; 0x80
 8001ace:	041b      	lsls	r3, r3, #16
 8001ad0:	4318      	orrs	r0, r3
 8001ad2:	4663      	mov	r3, ip
 8001ad4:	2b38      	cmp	r3, #56	; 0x38
 8001ad6:	dd00      	ble.n	8001ada <__aeabi_dsub+0xda>
 8001ad8:	e0fd      	b.n	8001cd6 <__aeabi_dsub+0x2d6>
 8001ada:	2b1f      	cmp	r3, #31
 8001adc:	dd00      	ble.n	8001ae0 <__aeabi_dsub+0xe0>
 8001ade:	e130      	b.n	8001d42 <__aeabi_dsub+0x342>
 8001ae0:	4662      	mov	r2, ip
 8001ae2:	2320      	movs	r3, #32
 8001ae4:	1a9b      	subs	r3, r3, r2
 8001ae6:	0002      	movs	r2, r0
 8001ae8:	409a      	lsls	r2, r3
 8001aea:	4666      	mov	r6, ip
 8001aec:	4690      	mov	r8, r2
 8001aee:	000a      	movs	r2, r1
 8001af0:	4099      	lsls	r1, r3
 8001af2:	40f2      	lsrs	r2, r6
 8001af4:	4646      	mov	r6, r8
 8001af6:	1e4b      	subs	r3, r1, #1
 8001af8:	4199      	sbcs	r1, r3
 8001afa:	4332      	orrs	r2, r6
 8001afc:	4311      	orrs	r1, r2
 8001afe:	4663      	mov	r3, ip
 8001b00:	0002      	movs	r2, r0
 8001b02:	40da      	lsrs	r2, r3
 8001b04:	1a69      	subs	r1, r5, r1
 8001b06:	428d      	cmp	r5, r1
 8001b08:	419b      	sbcs	r3, r3
 8001b0a:	000d      	movs	r5, r1
 8001b0c:	1aba      	subs	r2, r7, r2
 8001b0e:	425b      	negs	r3, r3
 8001b10:	1ad7      	subs	r7, r2, r3
 8001b12:	023b      	lsls	r3, r7, #8
 8001b14:	d535      	bpl.n	8001b82 <__aeabi_dsub+0x182>
 8001b16:	027a      	lsls	r2, r7, #9
 8001b18:	0a53      	lsrs	r3, r2, #9
 8001b1a:	4698      	mov	r8, r3
 8001b1c:	4643      	mov	r3, r8
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d100      	bne.n	8001b24 <__aeabi_dsub+0x124>
 8001b22:	e0c4      	b.n	8001cae <__aeabi_dsub+0x2ae>
 8001b24:	4640      	mov	r0, r8
 8001b26:	f000 fb6f 	bl	8002208 <__clzsi2>
 8001b2a:	0003      	movs	r3, r0
 8001b2c:	3b08      	subs	r3, #8
 8001b2e:	2b1f      	cmp	r3, #31
 8001b30:	dd00      	ble.n	8001b34 <__aeabi_dsub+0x134>
 8001b32:	e0c5      	b.n	8001cc0 <__aeabi_dsub+0x2c0>
 8001b34:	2220      	movs	r2, #32
 8001b36:	0029      	movs	r1, r5
 8001b38:	1ad2      	subs	r2, r2, r3
 8001b3a:	4647      	mov	r7, r8
 8001b3c:	40d1      	lsrs	r1, r2
 8001b3e:	409f      	lsls	r7, r3
 8001b40:	000a      	movs	r2, r1
 8001b42:	409d      	lsls	r5, r3
 8001b44:	433a      	orrs	r2, r7
 8001b46:	429c      	cmp	r4, r3
 8001b48:	dd00      	ble.n	8001b4c <__aeabi_dsub+0x14c>
 8001b4a:	e0c0      	b.n	8001cce <__aeabi_dsub+0x2ce>
 8001b4c:	1b1c      	subs	r4, r3, r4
 8001b4e:	1c63      	adds	r3, r4, #1
 8001b50:	2b1f      	cmp	r3, #31
 8001b52:	dd00      	ble.n	8001b56 <__aeabi_dsub+0x156>
 8001b54:	e0e4      	b.n	8001d20 <__aeabi_dsub+0x320>
 8001b56:	2120      	movs	r1, #32
 8001b58:	0014      	movs	r4, r2
 8001b5a:	0028      	movs	r0, r5
 8001b5c:	1ac9      	subs	r1, r1, r3
 8001b5e:	40d8      	lsrs	r0, r3
 8001b60:	408c      	lsls	r4, r1
 8001b62:	408d      	lsls	r5, r1
 8001b64:	4304      	orrs	r4, r0
 8001b66:	40da      	lsrs	r2, r3
 8001b68:	1e68      	subs	r0, r5, #1
 8001b6a:	4185      	sbcs	r5, r0
 8001b6c:	0017      	movs	r7, r2
 8001b6e:	4325      	orrs	r5, r4
 8001b70:	2400      	movs	r4, #0
 8001b72:	e771      	b.n	8001a58 <__aeabi_dsub+0x58>
 8001b74:	4642      	mov	r2, r8
 8001b76:	4663      	mov	r3, ip
 8001b78:	431a      	orrs	r2, r3
 8001b7a:	d100      	bne.n	8001b7e <__aeabi_dsub+0x17e>
 8001b7c:	e24c      	b.n	8002018 <__aeabi_dsub+0x618>
 8001b7e:	4667      	mov	r7, ip
 8001b80:	4645      	mov	r5, r8
 8001b82:	076b      	lsls	r3, r5, #29
 8001b84:	d000      	beq.n	8001b88 <__aeabi_dsub+0x188>
 8001b86:	e769      	b.n	8001a5c <__aeabi_dsub+0x5c>
 8001b88:	2301      	movs	r3, #1
 8001b8a:	4651      	mov	r1, sl
 8001b8c:	0778      	lsls	r0, r7, #29
 8001b8e:	08ed      	lsrs	r5, r5, #3
 8001b90:	08fa      	lsrs	r2, r7, #3
 8001b92:	400b      	ands	r3, r1
 8001b94:	4305      	orrs	r5, r0
 8001b96:	4973      	ldr	r1, [pc, #460]	; (8001d64 <__aeabi_dsub+0x364>)
 8001b98:	428c      	cmp	r4, r1
 8001b9a:	d038      	beq.n	8001c0e <__aeabi_dsub+0x20e>
 8001b9c:	0312      	lsls	r2, r2, #12
 8001b9e:	0564      	lsls	r4, r4, #21
 8001ba0:	0b12      	lsrs	r2, r2, #12
 8001ba2:	0d64      	lsrs	r4, r4, #21
 8001ba4:	e779      	b.n	8001a9a <__aeabi_dsub+0x9a>
 8001ba6:	2e00      	cmp	r6, #0
 8001ba8:	dc00      	bgt.n	8001bac <__aeabi_dsub+0x1ac>
 8001baa:	e09a      	b.n	8001ce2 <__aeabi_dsub+0x2e2>
 8001bac:	2a00      	cmp	r2, #0
 8001bae:	d047      	beq.n	8001c40 <__aeabi_dsub+0x240>
 8001bb0:	4a6c      	ldr	r2, [pc, #432]	; (8001d64 <__aeabi_dsub+0x364>)
 8001bb2:	4294      	cmp	r4, r2
 8001bb4:	d100      	bne.n	8001bb8 <__aeabi_dsub+0x1b8>
 8001bb6:	e74f      	b.n	8001a58 <__aeabi_dsub+0x58>
 8001bb8:	2280      	movs	r2, #128	; 0x80
 8001bba:	0412      	lsls	r2, r2, #16
 8001bbc:	4310      	orrs	r0, r2
 8001bbe:	4662      	mov	r2, ip
 8001bc0:	2a38      	cmp	r2, #56	; 0x38
 8001bc2:	dc00      	bgt.n	8001bc6 <__aeabi_dsub+0x1c6>
 8001bc4:	e108      	b.n	8001dd8 <__aeabi_dsub+0x3d8>
 8001bc6:	4301      	orrs	r1, r0
 8001bc8:	1e48      	subs	r0, r1, #1
 8001bca:	4181      	sbcs	r1, r0
 8001bcc:	2200      	movs	r2, #0
 8001bce:	b2c9      	uxtb	r1, r1
 8001bd0:	1949      	adds	r1, r1, r5
 8001bd2:	19d2      	adds	r2, r2, r7
 8001bd4:	42a9      	cmp	r1, r5
 8001bd6:	41bf      	sbcs	r7, r7
 8001bd8:	000d      	movs	r5, r1
 8001bda:	427f      	negs	r7, r7
 8001bdc:	18bf      	adds	r7, r7, r2
 8001bde:	023a      	lsls	r2, r7, #8
 8001be0:	d400      	bmi.n	8001be4 <__aeabi_dsub+0x1e4>
 8001be2:	e142      	b.n	8001e6a <__aeabi_dsub+0x46a>
 8001be4:	4a5f      	ldr	r2, [pc, #380]	; (8001d64 <__aeabi_dsub+0x364>)
 8001be6:	3401      	adds	r4, #1
 8001be8:	4294      	cmp	r4, r2
 8001bea:	d100      	bne.n	8001bee <__aeabi_dsub+0x1ee>
 8001bec:	e14e      	b.n	8001e8c <__aeabi_dsub+0x48c>
 8001bee:	2001      	movs	r0, #1
 8001bf0:	4a5d      	ldr	r2, [pc, #372]	; (8001d68 <__aeabi_dsub+0x368>)
 8001bf2:	0869      	lsrs	r1, r5, #1
 8001bf4:	403a      	ands	r2, r7
 8001bf6:	4028      	ands	r0, r5
 8001bf8:	4308      	orrs	r0, r1
 8001bfa:	07d5      	lsls	r5, r2, #31
 8001bfc:	4305      	orrs	r5, r0
 8001bfe:	0857      	lsrs	r7, r2, #1
 8001c00:	469a      	mov	sl, r3
 8001c02:	e729      	b.n	8001a58 <__aeabi_dsub+0x58>
 8001c04:	0006      	movs	r6, r0
 8001c06:	430e      	orrs	r6, r1
 8001c08:	d000      	beq.n	8001c0c <__aeabi_dsub+0x20c>
 8001c0a:	e717      	b.n	8001a3c <__aeabi_dsub+0x3c>
 8001c0c:	e714      	b.n	8001a38 <__aeabi_dsub+0x38>
 8001c0e:	0029      	movs	r1, r5
 8001c10:	4311      	orrs	r1, r2
 8001c12:	d100      	bne.n	8001c16 <__aeabi_dsub+0x216>
 8001c14:	e1f9      	b.n	800200a <__aeabi_dsub+0x60a>
 8001c16:	2180      	movs	r1, #128	; 0x80
 8001c18:	0309      	lsls	r1, r1, #12
 8001c1a:	430a      	orrs	r2, r1
 8001c1c:	0312      	lsls	r2, r2, #12
 8001c1e:	0b12      	lsrs	r2, r2, #12
 8001c20:	e73b      	b.n	8001a9a <__aeabi_dsub+0x9a>
 8001c22:	2301      	movs	r3, #1
 8001c24:	425b      	negs	r3, r3
 8001c26:	4698      	mov	r8, r3
 8001c28:	44c4      	add	ip, r8
 8001c2a:	4663      	mov	r3, ip
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d172      	bne.n	8001d16 <__aeabi_dsub+0x316>
 8001c30:	1a69      	subs	r1, r5, r1
 8001c32:	428d      	cmp	r5, r1
 8001c34:	419b      	sbcs	r3, r3
 8001c36:	1a3f      	subs	r7, r7, r0
 8001c38:	425b      	negs	r3, r3
 8001c3a:	1aff      	subs	r7, r7, r3
 8001c3c:	000d      	movs	r5, r1
 8001c3e:	e768      	b.n	8001b12 <__aeabi_dsub+0x112>
 8001c40:	0002      	movs	r2, r0
 8001c42:	430a      	orrs	r2, r1
 8001c44:	d100      	bne.n	8001c48 <__aeabi_dsub+0x248>
 8001c46:	e707      	b.n	8001a58 <__aeabi_dsub+0x58>
 8001c48:	2201      	movs	r2, #1
 8001c4a:	4252      	negs	r2, r2
 8001c4c:	4690      	mov	r8, r2
 8001c4e:	44c4      	add	ip, r8
 8001c50:	4662      	mov	r2, ip
 8001c52:	2a00      	cmp	r2, #0
 8001c54:	d000      	beq.n	8001c58 <__aeabi_dsub+0x258>
 8001c56:	e0e6      	b.n	8001e26 <__aeabi_dsub+0x426>
 8001c58:	1869      	adds	r1, r5, r1
 8001c5a:	42a9      	cmp	r1, r5
 8001c5c:	41b6      	sbcs	r6, r6
 8001c5e:	183f      	adds	r7, r7, r0
 8001c60:	4276      	negs	r6, r6
 8001c62:	19f7      	adds	r7, r6, r7
 8001c64:	000d      	movs	r5, r1
 8001c66:	e7ba      	b.n	8001bde <__aeabi_dsub+0x1de>
 8001c68:	2e00      	cmp	r6, #0
 8001c6a:	d000      	beq.n	8001c6e <__aeabi_dsub+0x26e>
 8001c6c:	e080      	b.n	8001d70 <__aeabi_dsub+0x370>
 8001c6e:	1c62      	adds	r2, r4, #1
 8001c70:	0552      	lsls	r2, r2, #21
 8001c72:	0d52      	lsrs	r2, r2, #21
 8001c74:	2a01      	cmp	r2, #1
 8001c76:	dc00      	bgt.n	8001c7a <__aeabi_dsub+0x27a>
 8001c78:	e0f9      	b.n	8001e6e <__aeabi_dsub+0x46e>
 8001c7a:	1a6a      	subs	r2, r5, r1
 8001c7c:	4691      	mov	r9, r2
 8001c7e:	454d      	cmp	r5, r9
 8001c80:	41b6      	sbcs	r6, r6
 8001c82:	1a3a      	subs	r2, r7, r0
 8001c84:	4276      	negs	r6, r6
 8001c86:	1b92      	subs	r2, r2, r6
 8001c88:	4690      	mov	r8, r2
 8001c8a:	0212      	lsls	r2, r2, #8
 8001c8c:	d400      	bmi.n	8001c90 <__aeabi_dsub+0x290>
 8001c8e:	e099      	b.n	8001dc4 <__aeabi_dsub+0x3c4>
 8001c90:	1b4d      	subs	r5, r1, r5
 8001c92:	42a9      	cmp	r1, r5
 8001c94:	4189      	sbcs	r1, r1
 8001c96:	1bc7      	subs	r7, r0, r7
 8001c98:	4249      	negs	r1, r1
 8001c9a:	1a7a      	subs	r2, r7, r1
 8001c9c:	4690      	mov	r8, r2
 8001c9e:	469a      	mov	sl, r3
 8001ca0:	e73c      	b.n	8001b1c <__aeabi_dsub+0x11c>
 8001ca2:	4652      	mov	r2, sl
 8001ca4:	2301      	movs	r3, #1
 8001ca6:	2500      	movs	r5, #0
 8001ca8:	4013      	ands	r3, r2
 8001caa:	2200      	movs	r2, #0
 8001cac:	e6f5      	b.n	8001a9a <__aeabi_dsub+0x9a>
 8001cae:	0028      	movs	r0, r5
 8001cb0:	f000 faaa 	bl	8002208 <__clzsi2>
 8001cb4:	3020      	adds	r0, #32
 8001cb6:	0003      	movs	r3, r0
 8001cb8:	3b08      	subs	r3, #8
 8001cba:	2b1f      	cmp	r3, #31
 8001cbc:	dc00      	bgt.n	8001cc0 <__aeabi_dsub+0x2c0>
 8001cbe:	e739      	b.n	8001b34 <__aeabi_dsub+0x134>
 8001cc0:	002a      	movs	r2, r5
 8001cc2:	3828      	subs	r0, #40	; 0x28
 8001cc4:	4082      	lsls	r2, r0
 8001cc6:	2500      	movs	r5, #0
 8001cc8:	429c      	cmp	r4, r3
 8001cca:	dc00      	bgt.n	8001cce <__aeabi_dsub+0x2ce>
 8001ccc:	e73e      	b.n	8001b4c <__aeabi_dsub+0x14c>
 8001cce:	4f26      	ldr	r7, [pc, #152]	; (8001d68 <__aeabi_dsub+0x368>)
 8001cd0:	1ae4      	subs	r4, r4, r3
 8001cd2:	4017      	ands	r7, r2
 8001cd4:	e6c0      	b.n	8001a58 <__aeabi_dsub+0x58>
 8001cd6:	4301      	orrs	r1, r0
 8001cd8:	1e48      	subs	r0, r1, #1
 8001cda:	4181      	sbcs	r1, r0
 8001cdc:	2200      	movs	r2, #0
 8001cde:	b2c9      	uxtb	r1, r1
 8001ce0:	e710      	b.n	8001b04 <__aeabi_dsub+0x104>
 8001ce2:	2e00      	cmp	r6, #0
 8001ce4:	d000      	beq.n	8001ce8 <__aeabi_dsub+0x2e8>
 8001ce6:	e0f1      	b.n	8001ecc <__aeabi_dsub+0x4cc>
 8001ce8:	1c62      	adds	r2, r4, #1
 8001cea:	4694      	mov	ip, r2
 8001cec:	0552      	lsls	r2, r2, #21
 8001cee:	0d52      	lsrs	r2, r2, #21
 8001cf0:	2a01      	cmp	r2, #1
 8001cf2:	dc00      	bgt.n	8001cf6 <__aeabi_dsub+0x2f6>
 8001cf4:	e0a0      	b.n	8001e38 <__aeabi_dsub+0x438>
 8001cf6:	4a1b      	ldr	r2, [pc, #108]	; (8001d64 <__aeabi_dsub+0x364>)
 8001cf8:	4594      	cmp	ip, r2
 8001cfa:	d100      	bne.n	8001cfe <__aeabi_dsub+0x2fe>
 8001cfc:	e0c5      	b.n	8001e8a <__aeabi_dsub+0x48a>
 8001cfe:	1869      	adds	r1, r5, r1
 8001d00:	42a9      	cmp	r1, r5
 8001d02:	4192      	sbcs	r2, r2
 8001d04:	183f      	adds	r7, r7, r0
 8001d06:	4252      	negs	r2, r2
 8001d08:	19d2      	adds	r2, r2, r7
 8001d0a:	0849      	lsrs	r1, r1, #1
 8001d0c:	07d5      	lsls	r5, r2, #31
 8001d0e:	430d      	orrs	r5, r1
 8001d10:	0857      	lsrs	r7, r2, #1
 8001d12:	4664      	mov	r4, ip
 8001d14:	e6a0      	b.n	8001a58 <__aeabi_dsub+0x58>
 8001d16:	4b13      	ldr	r3, [pc, #76]	; (8001d64 <__aeabi_dsub+0x364>)
 8001d18:	429c      	cmp	r4, r3
 8001d1a:	d000      	beq.n	8001d1e <__aeabi_dsub+0x31e>
 8001d1c:	e6d9      	b.n	8001ad2 <__aeabi_dsub+0xd2>
 8001d1e:	e69b      	b.n	8001a58 <__aeabi_dsub+0x58>
 8001d20:	0011      	movs	r1, r2
 8001d22:	3c1f      	subs	r4, #31
 8001d24:	40e1      	lsrs	r1, r4
 8001d26:	000c      	movs	r4, r1
 8001d28:	2b20      	cmp	r3, #32
 8001d2a:	d100      	bne.n	8001d2e <__aeabi_dsub+0x32e>
 8001d2c:	e080      	b.n	8001e30 <__aeabi_dsub+0x430>
 8001d2e:	2140      	movs	r1, #64	; 0x40
 8001d30:	1acb      	subs	r3, r1, r3
 8001d32:	409a      	lsls	r2, r3
 8001d34:	4315      	orrs	r5, r2
 8001d36:	1e6a      	subs	r2, r5, #1
 8001d38:	4195      	sbcs	r5, r2
 8001d3a:	2700      	movs	r7, #0
 8001d3c:	4325      	orrs	r5, r4
 8001d3e:	2400      	movs	r4, #0
 8001d40:	e71f      	b.n	8001b82 <__aeabi_dsub+0x182>
 8001d42:	4663      	mov	r3, ip
 8001d44:	0002      	movs	r2, r0
 8001d46:	3b20      	subs	r3, #32
 8001d48:	40da      	lsrs	r2, r3
 8001d4a:	4663      	mov	r3, ip
 8001d4c:	2b20      	cmp	r3, #32
 8001d4e:	d071      	beq.n	8001e34 <__aeabi_dsub+0x434>
 8001d50:	2340      	movs	r3, #64	; 0x40
 8001d52:	4666      	mov	r6, ip
 8001d54:	1b9b      	subs	r3, r3, r6
 8001d56:	4098      	lsls	r0, r3
 8001d58:	4301      	orrs	r1, r0
 8001d5a:	1e48      	subs	r0, r1, #1
 8001d5c:	4181      	sbcs	r1, r0
 8001d5e:	4311      	orrs	r1, r2
 8001d60:	2200      	movs	r2, #0
 8001d62:	e6cf      	b.n	8001b04 <__aeabi_dsub+0x104>
 8001d64:	000007ff 	.word	0x000007ff
 8001d68:	ff7fffff 	.word	0xff7fffff
 8001d6c:	800fffff 	.word	0x800fffff
 8001d70:	2c00      	cmp	r4, #0
 8001d72:	d048      	beq.n	8001e06 <__aeabi_dsub+0x406>
 8001d74:	4cca      	ldr	r4, [pc, #808]	; (80020a0 <__aeabi_dsub+0x6a0>)
 8001d76:	42a2      	cmp	r2, r4
 8001d78:	d100      	bne.n	8001d7c <__aeabi_dsub+0x37c>
 8001d7a:	e0a2      	b.n	8001ec2 <__aeabi_dsub+0x4c2>
 8001d7c:	4274      	negs	r4, r6
 8001d7e:	46a1      	mov	r9, r4
 8001d80:	2480      	movs	r4, #128	; 0x80
 8001d82:	0424      	lsls	r4, r4, #16
 8001d84:	4327      	orrs	r7, r4
 8001d86:	464c      	mov	r4, r9
 8001d88:	2c38      	cmp	r4, #56	; 0x38
 8001d8a:	dd00      	ble.n	8001d8e <__aeabi_dsub+0x38e>
 8001d8c:	e0db      	b.n	8001f46 <__aeabi_dsub+0x546>
 8001d8e:	2c1f      	cmp	r4, #31
 8001d90:	dd00      	ble.n	8001d94 <__aeabi_dsub+0x394>
 8001d92:	e144      	b.n	800201e <__aeabi_dsub+0x61e>
 8001d94:	464e      	mov	r6, r9
 8001d96:	2420      	movs	r4, #32
 8001d98:	1ba4      	subs	r4, r4, r6
 8001d9a:	003e      	movs	r6, r7
 8001d9c:	40a6      	lsls	r6, r4
 8001d9e:	46a2      	mov	sl, r4
 8001da0:	46b0      	mov	r8, r6
 8001da2:	464c      	mov	r4, r9
 8001da4:	002e      	movs	r6, r5
 8001da6:	40e6      	lsrs	r6, r4
 8001da8:	46b4      	mov	ip, r6
 8001daa:	4646      	mov	r6, r8
 8001dac:	4664      	mov	r4, ip
 8001dae:	4326      	orrs	r6, r4
 8001db0:	4654      	mov	r4, sl
 8001db2:	40a5      	lsls	r5, r4
 8001db4:	1e6c      	subs	r4, r5, #1
 8001db6:	41a5      	sbcs	r5, r4
 8001db8:	0034      	movs	r4, r6
 8001dba:	432c      	orrs	r4, r5
 8001dbc:	464d      	mov	r5, r9
 8001dbe:	40ef      	lsrs	r7, r5
 8001dc0:	1b0d      	subs	r5, r1, r4
 8001dc2:	e028      	b.n	8001e16 <__aeabi_dsub+0x416>
 8001dc4:	464a      	mov	r2, r9
 8001dc6:	4643      	mov	r3, r8
 8001dc8:	464d      	mov	r5, r9
 8001dca:	431a      	orrs	r2, r3
 8001dcc:	d000      	beq.n	8001dd0 <__aeabi_dsub+0x3d0>
 8001dce:	e6a5      	b.n	8001b1c <__aeabi_dsub+0x11c>
 8001dd0:	2300      	movs	r3, #0
 8001dd2:	2400      	movs	r4, #0
 8001dd4:	2500      	movs	r5, #0
 8001dd6:	e6de      	b.n	8001b96 <__aeabi_dsub+0x196>
 8001dd8:	2a1f      	cmp	r2, #31
 8001dda:	dc5a      	bgt.n	8001e92 <__aeabi_dsub+0x492>
 8001ddc:	4666      	mov	r6, ip
 8001dde:	2220      	movs	r2, #32
 8001de0:	1b92      	subs	r2, r2, r6
 8001de2:	0006      	movs	r6, r0
 8001de4:	4096      	lsls	r6, r2
 8001de6:	4691      	mov	r9, r2
 8001de8:	46b0      	mov	r8, r6
 8001dea:	4662      	mov	r2, ip
 8001dec:	000e      	movs	r6, r1
 8001dee:	40d6      	lsrs	r6, r2
 8001df0:	4642      	mov	r2, r8
 8001df2:	4316      	orrs	r6, r2
 8001df4:	464a      	mov	r2, r9
 8001df6:	4091      	lsls	r1, r2
 8001df8:	1e4a      	subs	r2, r1, #1
 8001dfa:	4191      	sbcs	r1, r2
 8001dfc:	0002      	movs	r2, r0
 8001dfe:	4660      	mov	r0, ip
 8001e00:	4331      	orrs	r1, r6
 8001e02:	40c2      	lsrs	r2, r0
 8001e04:	e6e4      	b.n	8001bd0 <__aeabi_dsub+0x1d0>
 8001e06:	003c      	movs	r4, r7
 8001e08:	432c      	orrs	r4, r5
 8001e0a:	d05a      	beq.n	8001ec2 <__aeabi_dsub+0x4c2>
 8001e0c:	43f4      	mvns	r4, r6
 8001e0e:	46a1      	mov	r9, r4
 8001e10:	2c00      	cmp	r4, #0
 8001e12:	d152      	bne.n	8001eba <__aeabi_dsub+0x4ba>
 8001e14:	1b4d      	subs	r5, r1, r5
 8001e16:	42a9      	cmp	r1, r5
 8001e18:	4189      	sbcs	r1, r1
 8001e1a:	1bc7      	subs	r7, r0, r7
 8001e1c:	4249      	negs	r1, r1
 8001e1e:	1a7f      	subs	r7, r7, r1
 8001e20:	0014      	movs	r4, r2
 8001e22:	469a      	mov	sl, r3
 8001e24:	e675      	b.n	8001b12 <__aeabi_dsub+0x112>
 8001e26:	4a9e      	ldr	r2, [pc, #632]	; (80020a0 <__aeabi_dsub+0x6a0>)
 8001e28:	4294      	cmp	r4, r2
 8001e2a:	d000      	beq.n	8001e2e <__aeabi_dsub+0x42e>
 8001e2c:	e6c7      	b.n	8001bbe <__aeabi_dsub+0x1be>
 8001e2e:	e613      	b.n	8001a58 <__aeabi_dsub+0x58>
 8001e30:	2200      	movs	r2, #0
 8001e32:	e77f      	b.n	8001d34 <__aeabi_dsub+0x334>
 8001e34:	2000      	movs	r0, #0
 8001e36:	e78f      	b.n	8001d58 <__aeabi_dsub+0x358>
 8001e38:	2c00      	cmp	r4, #0
 8001e3a:	d000      	beq.n	8001e3e <__aeabi_dsub+0x43e>
 8001e3c:	e0c8      	b.n	8001fd0 <__aeabi_dsub+0x5d0>
 8001e3e:	003b      	movs	r3, r7
 8001e40:	432b      	orrs	r3, r5
 8001e42:	d100      	bne.n	8001e46 <__aeabi_dsub+0x446>
 8001e44:	e10f      	b.n	8002066 <__aeabi_dsub+0x666>
 8001e46:	0003      	movs	r3, r0
 8001e48:	430b      	orrs	r3, r1
 8001e4a:	d100      	bne.n	8001e4e <__aeabi_dsub+0x44e>
 8001e4c:	e604      	b.n	8001a58 <__aeabi_dsub+0x58>
 8001e4e:	1869      	adds	r1, r5, r1
 8001e50:	42a9      	cmp	r1, r5
 8001e52:	419b      	sbcs	r3, r3
 8001e54:	183f      	adds	r7, r7, r0
 8001e56:	425b      	negs	r3, r3
 8001e58:	19df      	adds	r7, r3, r7
 8001e5a:	023b      	lsls	r3, r7, #8
 8001e5c:	d400      	bmi.n	8001e60 <__aeabi_dsub+0x460>
 8001e5e:	e11a      	b.n	8002096 <__aeabi_dsub+0x696>
 8001e60:	4b90      	ldr	r3, [pc, #576]	; (80020a4 <__aeabi_dsub+0x6a4>)
 8001e62:	000d      	movs	r5, r1
 8001e64:	401f      	ands	r7, r3
 8001e66:	4664      	mov	r4, ip
 8001e68:	e5f6      	b.n	8001a58 <__aeabi_dsub+0x58>
 8001e6a:	469a      	mov	sl, r3
 8001e6c:	e689      	b.n	8001b82 <__aeabi_dsub+0x182>
 8001e6e:	003a      	movs	r2, r7
 8001e70:	432a      	orrs	r2, r5
 8001e72:	2c00      	cmp	r4, #0
 8001e74:	d15c      	bne.n	8001f30 <__aeabi_dsub+0x530>
 8001e76:	2a00      	cmp	r2, #0
 8001e78:	d175      	bne.n	8001f66 <__aeabi_dsub+0x566>
 8001e7a:	0002      	movs	r2, r0
 8001e7c:	430a      	orrs	r2, r1
 8001e7e:	d100      	bne.n	8001e82 <__aeabi_dsub+0x482>
 8001e80:	e0ca      	b.n	8002018 <__aeabi_dsub+0x618>
 8001e82:	0007      	movs	r7, r0
 8001e84:	000d      	movs	r5, r1
 8001e86:	469a      	mov	sl, r3
 8001e88:	e5e6      	b.n	8001a58 <__aeabi_dsub+0x58>
 8001e8a:	4664      	mov	r4, ip
 8001e8c:	2200      	movs	r2, #0
 8001e8e:	2500      	movs	r5, #0
 8001e90:	e681      	b.n	8001b96 <__aeabi_dsub+0x196>
 8001e92:	4662      	mov	r2, ip
 8001e94:	0006      	movs	r6, r0
 8001e96:	3a20      	subs	r2, #32
 8001e98:	40d6      	lsrs	r6, r2
 8001e9a:	4662      	mov	r2, ip
 8001e9c:	46b0      	mov	r8, r6
 8001e9e:	2a20      	cmp	r2, #32
 8001ea0:	d100      	bne.n	8001ea4 <__aeabi_dsub+0x4a4>
 8001ea2:	e0b7      	b.n	8002014 <__aeabi_dsub+0x614>
 8001ea4:	2240      	movs	r2, #64	; 0x40
 8001ea6:	4666      	mov	r6, ip
 8001ea8:	1b92      	subs	r2, r2, r6
 8001eaa:	4090      	lsls	r0, r2
 8001eac:	4301      	orrs	r1, r0
 8001eae:	4642      	mov	r2, r8
 8001eb0:	1e48      	subs	r0, r1, #1
 8001eb2:	4181      	sbcs	r1, r0
 8001eb4:	4311      	orrs	r1, r2
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	e68a      	b.n	8001bd0 <__aeabi_dsub+0x1d0>
 8001eba:	4c79      	ldr	r4, [pc, #484]	; (80020a0 <__aeabi_dsub+0x6a0>)
 8001ebc:	42a2      	cmp	r2, r4
 8001ebe:	d000      	beq.n	8001ec2 <__aeabi_dsub+0x4c2>
 8001ec0:	e761      	b.n	8001d86 <__aeabi_dsub+0x386>
 8001ec2:	0007      	movs	r7, r0
 8001ec4:	000d      	movs	r5, r1
 8001ec6:	0014      	movs	r4, r2
 8001ec8:	469a      	mov	sl, r3
 8001eca:	e5c5      	b.n	8001a58 <__aeabi_dsub+0x58>
 8001ecc:	2c00      	cmp	r4, #0
 8001ece:	d141      	bne.n	8001f54 <__aeabi_dsub+0x554>
 8001ed0:	003c      	movs	r4, r7
 8001ed2:	432c      	orrs	r4, r5
 8001ed4:	d078      	beq.n	8001fc8 <__aeabi_dsub+0x5c8>
 8001ed6:	43f4      	mvns	r4, r6
 8001ed8:	46a1      	mov	r9, r4
 8001eda:	2c00      	cmp	r4, #0
 8001edc:	d020      	beq.n	8001f20 <__aeabi_dsub+0x520>
 8001ede:	4c70      	ldr	r4, [pc, #448]	; (80020a0 <__aeabi_dsub+0x6a0>)
 8001ee0:	42a2      	cmp	r2, r4
 8001ee2:	d071      	beq.n	8001fc8 <__aeabi_dsub+0x5c8>
 8001ee4:	464c      	mov	r4, r9
 8001ee6:	2c38      	cmp	r4, #56	; 0x38
 8001ee8:	dd00      	ble.n	8001eec <__aeabi_dsub+0x4ec>
 8001eea:	e0b2      	b.n	8002052 <__aeabi_dsub+0x652>
 8001eec:	2c1f      	cmp	r4, #31
 8001eee:	dd00      	ble.n	8001ef2 <__aeabi_dsub+0x4f2>
 8001ef0:	e0bc      	b.n	800206c <__aeabi_dsub+0x66c>
 8001ef2:	2620      	movs	r6, #32
 8001ef4:	1b34      	subs	r4, r6, r4
 8001ef6:	46a2      	mov	sl, r4
 8001ef8:	003c      	movs	r4, r7
 8001efa:	4656      	mov	r6, sl
 8001efc:	40b4      	lsls	r4, r6
 8001efe:	464e      	mov	r6, r9
 8001f00:	46a0      	mov	r8, r4
 8001f02:	002c      	movs	r4, r5
 8001f04:	40f4      	lsrs	r4, r6
 8001f06:	46a4      	mov	ip, r4
 8001f08:	4644      	mov	r4, r8
 8001f0a:	4666      	mov	r6, ip
 8001f0c:	4334      	orrs	r4, r6
 8001f0e:	46a4      	mov	ip, r4
 8001f10:	4654      	mov	r4, sl
 8001f12:	40a5      	lsls	r5, r4
 8001f14:	4664      	mov	r4, ip
 8001f16:	1e6e      	subs	r6, r5, #1
 8001f18:	41b5      	sbcs	r5, r6
 8001f1a:	4325      	orrs	r5, r4
 8001f1c:	464c      	mov	r4, r9
 8001f1e:	40e7      	lsrs	r7, r4
 8001f20:	186d      	adds	r5, r5, r1
 8001f22:	428d      	cmp	r5, r1
 8001f24:	4189      	sbcs	r1, r1
 8001f26:	183f      	adds	r7, r7, r0
 8001f28:	4249      	negs	r1, r1
 8001f2a:	19cf      	adds	r7, r1, r7
 8001f2c:	0014      	movs	r4, r2
 8001f2e:	e656      	b.n	8001bde <__aeabi_dsub+0x1de>
 8001f30:	2a00      	cmp	r2, #0
 8001f32:	d12f      	bne.n	8001f94 <__aeabi_dsub+0x594>
 8001f34:	0002      	movs	r2, r0
 8001f36:	430a      	orrs	r2, r1
 8001f38:	d100      	bne.n	8001f3c <__aeabi_dsub+0x53c>
 8001f3a:	e084      	b.n	8002046 <__aeabi_dsub+0x646>
 8001f3c:	0007      	movs	r7, r0
 8001f3e:	000d      	movs	r5, r1
 8001f40:	469a      	mov	sl, r3
 8001f42:	4c57      	ldr	r4, [pc, #348]	; (80020a0 <__aeabi_dsub+0x6a0>)
 8001f44:	e588      	b.n	8001a58 <__aeabi_dsub+0x58>
 8001f46:	433d      	orrs	r5, r7
 8001f48:	1e6f      	subs	r7, r5, #1
 8001f4a:	41bd      	sbcs	r5, r7
 8001f4c:	b2ec      	uxtb	r4, r5
 8001f4e:	2700      	movs	r7, #0
 8001f50:	1b0d      	subs	r5, r1, r4
 8001f52:	e760      	b.n	8001e16 <__aeabi_dsub+0x416>
 8001f54:	4c52      	ldr	r4, [pc, #328]	; (80020a0 <__aeabi_dsub+0x6a0>)
 8001f56:	42a2      	cmp	r2, r4
 8001f58:	d036      	beq.n	8001fc8 <__aeabi_dsub+0x5c8>
 8001f5a:	4274      	negs	r4, r6
 8001f5c:	2680      	movs	r6, #128	; 0x80
 8001f5e:	0436      	lsls	r6, r6, #16
 8001f60:	46a1      	mov	r9, r4
 8001f62:	4337      	orrs	r7, r6
 8001f64:	e7be      	b.n	8001ee4 <__aeabi_dsub+0x4e4>
 8001f66:	0002      	movs	r2, r0
 8001f68:	430a      	orrs	r2, r1
 8001f6a:	d100      	bne.n	8001f6e <__aeabi_dsub+0x56e>
 8001f6c:	e574      	b.n	8001a58 <__aeabi_dsub+0x58>
 8001f6e:	1a6a      	subs	r2, r5, r1
 8001f70:	4690      	mov	r8, r2
 8001f72:	4545      	cmp	r5, r8
 8001f74:	41b6      	sbcs	r6, r6
 8001f76:	1a3a      	subs	r2, r7, r0
 8001f78:	4276      	negs	r6, r6
 8001f7a:	1b92      	subs	r2, r2, r6
 8001f7c:	4694      	mov	ip, r2
 8001f7e:	0212      	lsls	r2, r2, #8
 8001f80:	d400      	bmi.n	8001f84 <__aeabi_dsub+0x584>
 8001f82:	e5f7      	b.n	8001b74 <__aeabi_dsub+0x174>
 8001f84:	1b4d      	subs	r5, r1, r5
 8001f86:	42a9      	cmp	r1, r5
 8001f88:	4189      	sbcs	r1, r1
 8001f8a:	1bc7      	subs	r7, r0, r7
 8001f8c:	4249      	negs	r1, r1
 8001f8e:	1a7f      	subs	r7, r7, r1
 8001f90:	469a      	mov	sl, r3
 8001f92:	e561      	b.n	8001a58 <__aeabi_dsub+0x58>
 8001f94:	0002      	movs	r2, r0
 8001f96:	430a      	orrs	r2, r1
 8001f98:	d03a      	beq.n	8002010 <__aeabi_dsub+0x610>
 8001f9a:	08ed      	lsrs	r5, r5, #3
 8001f9c:	077c      	lsls	r4, r7, #29
 8001f9e:	432c      	orrs	r4, r5
 8001fa0:	2580      	movs	r5, #128	; 0x80
 8001fa2:	08fa      	lsrs	r2, r7, #3
 8001fa4:	032d      	lsls	r5, r5, #12
 8001fa6:	422a      	tst	r2, r5
 8001fa8:	d008      	beq.n	8001fbc <__aeabi_dsub+0x5bc>
 8001faa:	08c7      	lsrs	r7, r0, #3
 8001fac:	422f      	tst	r7, r5
 8001fae:	d105      	bne.n	8001fbc <__aeabi_dsub+0x5bc>
 8001fb0:	0745      	lsls	r5, r0, #29
 8001fb2:	002c      	movs	r4, r5
 8001fb4:	003a      	movs	r2, r7
 8001fb6:	469a      	mov	sl, r3
 8001fb8:	08c9      	lsrs	r1, r1, #3
 8001fba:	430c      	orrs	r4, r1
 8001fbc:	0f67      	lsrs	r7, r4, #29
 8001fbe:	00d2      	lsls	r2, r2, #3
 8001fc0:	00e5      	lsls	r5, r4, #3
 8001fc2:	4317      	orrs	r7, r2
 8001fc4:	4c36      	ldr	r4, [pc, #216]	; (80020a0 <__aeabi_dsub+0x6a0>)
 8001fc6:	e547      	b.n	8001a58 <__aeabi_dsub+0x58>
 8001fc8:	0007      	movs	r7, r0
 8001fca:	000d      	movs	r5, r1
 8001fcc:	0014      	movs	r4, r2
 8001fce:	e543      	b.n	8001a58 <__aeabi_dsub+0x58>
 8001fd0:	003a      	movs	r2, r7
 8001fd2:	432a      	orrs	r2, r5
 8001fd4:	d043      	beq.n	800205e <__aeabi_dsub+0x65e>
 8001fd6:	0002      	movs	r2, r0
 8001fd8:	430a      	orrs	r2, r1
 8001fda:	d019      	beq.n	8002010 <__aeabi_dsub+0x610>
 8001fdc:	08ed      	lsrs	r5, r5, #3
 8001fde:	077c      	lsls	r4, r7, #29
 8001fe0:	432c      	orrs	r4, r5
 8001fe2:	2580      	movs	r5, #128	; 0x80
 8001fe4:	08fa      	lsrs	r2, r7, #3
 8001fe6:	032d      	lsls	r5, r5, #12
 8001fe8:	422a      	tst	r2, r5
 8001fea:	d007      	beq.n	8001ffc <__aeabi_dsub+0x5fc>
 8001fec:	08c6      	lsrs	r6, r0, #3
 8001fee:	422e      	tst	r6, r5
 8001ff0:	d104      	bne.n	8001ffc <__aeabi_dsub+0x5fc>
 8001ff2:	0747      	lsls	r7, r0, #29
 8001ff4:	003c      	movs	r4, r7
 8001ff6:	0032      	movs	r2, r6
 8001ff8:	08c9      	lsrs	r1, r1, #3
 8001ffa:	430c      	orrs	r4, r1
 8001ffc:	00d7      	lsls	r7, r2, #3
 8001ffe:	0f62      	lsrs	r2, r4, #29
 8002000:	00e5      	lsls	r5, r4, #3
 8002002:	4317      	orrs	r7, r2
 8002004:	469a      	mov	sl, r3
 8002006:	4c26      	ldr	r4, [pc, #152]	; (80020a0 <__aeabi_dsub+0x6a0>)
 8002008:	e526      	b.n	8001a58 <__aeabi_dsub+0x58>
 800200a:	2200      	movs	r2, #0
 800200c:	2500      	movs	r5, #0
 800200e:	e544      	b.n	8001a9a <__aeabi_dsub+0x9a>
 8002010:	4c23      	ldr	r4, [pc, #140]	; (80020a0 <__aeabi_dsub+0x6a0>)
 8002012:	e521      	b.n	8001a58 <__aeabi_dsub+0x58>
 8002014:	2000      	movs	r0, #0
 8002016:	e749      	b.n	8001eac <__aeabi_dsub+0x4ac>
 8002018:	2300      	movs	r3, #0
 800201a:	2500      	movs	r5, #0
 800201c:	e5bb      	b.n	8001b96 <__aeabi_dsub+0x196>
 800201e:	464c      	mov	r4, r9
 8002020:	003e      	movs	r6, r7
 8002022:	3c20      	subs	r4, #32
 8002024:	40e6      	lsrs	r6, r4
 8002026:	464c      	mov	r4, r9
 8002028:	46b4      	mov	ip, r6
 800202a:	2c20      	cmp	r4, #32
 800202c:	d031      	beq.n	8002092 <__aeabi_dsub+0x692>
 800202e:	2440      	movs	r4, #64	; 0x40
 8002030:	464e      	mov	r6, r9
 8002032:	1ba6      	subs	r6, r4, r6
 8002034:	40b7      	lsls	r7, r6
 8002036:	433d      	orrs	r5, r7
 8002038:	1e6c      	subs	r4, r5, #1
 800203a:	41a5      	sbcs	r5, r4
 800203c:	4664      	mov	r4, ip
 800203e:	432c      	orrs	r4, r5
 8002040:	2700      	movs	r7, #0
 8002042:	1b0d      	subs	r5, r1, r4
 8002044:	e6e7      	b.n	8001e16 <__aeabi_dsub+0x416>
 8002046:	2280      	movs	r2, #128	; 0x80
 8002048:	2300      	movs	r3, #0
 800204a:	0312      	lsls	r2, r2, #12
 800204c:	4c14      	ldr	r4, [pc, #80]	; (80020a0 <__aeabi_dsub+0x6a0>)
 800204e:	2500      	movs	r5, #0
 8002050:	e5a1      	b.n	8001b96 <__aeabi_dsub+0x196>
 8002052:	433d      	orrs	r5, r7
 8002054:	1e6f      	subs	r7, r5, #1
 8002056:	41bd      	sbcs	r5, r7
 8002058:	2700      	movs	r7, #0
 800205a:	b2ed      	uxtb	r5, r5
 800205c:	e760      	b.n	8001f20 <__aeabi_dsub+0x520>
 800205e:	0007      	movs	r7, r0
 8002060:	000d      	movs	r5, r1
 8002062:	4c0f      	ldr	r4, [pc, #60]	; (80020a0 <__aeabi_dsub+0x6a0>)
 8002064:	e4f8      	b.n	8001a58 <__aeabi_dsub+0x58>
 8002066:	0007      	movs	r7, r0
 8002068:	000d      	movs	r5, r1
 800206a:	e4f5      	b.n	8001a58 <__aeabi_dsub+0x58>
 800206c:	464e      	mov	r6, r9
 800206e:	003c      	movs	r4, r7
 8002070:	3e20      	subs	r6, #32
 8002072:	40f4      	lsrs	r4, r6
 8002074:	46a0      	mov	r8, r4
 8002076:	464c      	mov	r4, r9
 8002078:	2c20      	cmp	r4, #32
 800207a:	d00e      	beq.n	800209a <__aeabi_dsub+0x69a>
 800207c:	2440      	movs	r4, #64	; 0x40
 800207e:	464e      	mov	r6, r9
 8002080:	1ba4      	subs	r4, r4, r6
 8002082:	40a7      	lsls	r7, r4
 8002084:	433d      	orrs	r5, r7
 8002086:	1e6f      	subs	r7, r5, #1
 8002088:	41bd      	sbcs	r5, r7
 800208a:	4644      	mov	r4, r8
 800208c:	2700      	movs	r7, #0
 800208e:	4325      	orrs	r5, r4
 8002090:	e746      	b.n	8001f20 <__aeabi_dsub+0x520>
 8002092:	2700      	movs	r7, #0
 8002094:	e7cf      	b.n	8002036 <__aeabi_dsub+0x636>
 8002096:	000d      	movs	r5, r1
 8002098:	e573      	b.n	8001b82 <__aeabi_dsub+0x182>
 800209a:	2700      	movs	r7, #0
 800209c:	e7f2      	b.n	8002084 <__aeabi_dsub+0x684>
 800209e:	46c0      	nop			; (mov r8, r8)
 80020a0:	000007ff 	.word	0x000007ff
 80020a4:	ff7fffff 	.word	0xff7fffff

080020a8 <__aeabi_d2iz>:
 80020a8:	030b      	lsls	r3, r1, #12
 80020aa:	b530      	push	{r4, r5, lr}
 80020ac:	4d13      	ldr	r5, [pc, #76]	; (80020fc <__aeabi_d2iz+0x54>)
 80020ae:	0b1a      	lsrs	r2, r3, #12
 80020b0:	004b      	lsls	r3, r1, #1
 80020b2:	0d5b      	lsrs	r3, r3, #21
 80020b4:	0fc9      	lsrs	r1, r1, #31
 80020b6:	2400      	movs	r4, #0
 80020b8:	42ab      	cmp	r3, r5
 80020ba:	dd11      	ble.n	80020e0 <__aeabi_d2iz+0x38>
 80020bc:	4c10      	ldr	r4, [pc, #64]	; (8002100 <__aeabi_d2iz+0x58>)
 80020be:	42a3      	cmp	r3, r4
 80020c0:	dc10      	bgt.n	80020e4 <__aeabi_d2iz+0x3c>
 80020c2:	2480      	movs	r4, #128	; 0x80
 80020c4:	0364      	lsls	r4, r4, #13
 80020c6:	4322      	orrs	r2, r4
 80020c8:	4c0e      	ldr	r4, [pc, #56]	; (8002104 <__aeabi_d2iz+0x5c>)
 80020ca:	1ae4      	subs	r4, r4, r3
 80020cc:	2c1f      	cmp	r4, #31
 80020ce:	dd0c      	ble.n	80020ea <__aeabi_d2iz+0x42>
 80020d0:	480d      	ldr	r0, [pc, #52]	; (8002108 <__aeabi_d2iz+0x60>)
 80020d2:	1ac3      	subs	r3, r0, r3
 80020d4:	40da      	lsrs	r2, r3
 80020d6:	0013      	movs	r3, r2
 80020d8:	425c      	negs	r4, r3
 80020da:	2900      	cmp	r1, #0
 80020dc:	d100      	bne.n	80020e0 <__aeabi_d2iz+0x38>
 80020de:	001c      	movs	r4, r3
 80020e0:	0020      	movs	r0, r4
 80020e2:	bd30      	pop	{r4, r5, pc}
 80020e4:	4b09      	ldr	r3, [pc, #36]	; (800210c <__aeabi_d2iz+0x64>)
 80020e6:	18cc      	adds	r4, r1, r3
 80020e8:	e7fa      	b.n	80020e0 <__aeabi_d2iz+0x38>
 80020ea:	40e0      	lsrs	r0, r4
 80020ec:	4c08      	ldr	r4, [pc, #32]	; (8002110 <__aeabi_d2iz+0x68>)
 80020ee:	46a4      	mov	ip, r4
 80020f0:	4463      	add	r3, ip
 80020f2:	409a      	lsls	r2, r3
 80020f4:	0013      	movs	r3, r2
 80020f6:	4303      	orrs	r3, r0
 80020f8:	e7ee      	b.n	80020d8 <__aeabi_d2iz+0x30>
 80020fa:	46c0      	nop			; (mov r8, r8)
 80020fc:	000003fe 	.word	0x000003fe
 8002100:	0000041d 	.word	0x0000041d
 8002104:	00000433 	.word	0x00000433
 8002108:	00000413 	.word	0x00000413
 800210c:	7fffffff 	.word	0x7fffffff
 8002110:	fffffbed 	.word	0xfffffbed

08002114 <__aeabi_i2d>:
 8002114:	b570      	push	{r4, r5, r6, lr}
 8002116:	2800      	cmp	r0, #0
 8002118:	d030      	beq.n	800217c <__aeabi_i2d+0x68>
 800211a:	17c3      	asrs	r3, r0, #31
 800211c:	18c4      	adds	r4, r0, r3
 800211e:	405c      	eors	r4, r3
 8002120:	0fc5      	lsrs	r5, r0, #31
 8002122:	0020      	movs	r0, r4
 8002124:	f000 f870 	bl	8002208 <__clzsi2>
 8002128:	4b17      	ldr	r3, [pc, #92]	; (8002188 <__aeabi_i2d+0x74>)
 800212a:	4a18      	ldr	r2, [pc, #96]	; (800218c <__aeabi_i2d+0x78>)
 800212c:	1a1b      	subs	r3, r3, r0
 800212e:	1ad2      	subs	r2, r2, r3
 8002130:	2a1f      	cmp	r2, #31
 8002132:	dd18      	ble.n	8002166 <__aeabi_i2d+0x52>
 8002134:	4a16      	ldr	r2, [pc, #88]	; (8002190 <__aeabi_i2d+0x7c>)
 8002136:	1ad2      	subs	r2, r2, r3
 8002138:	4094      	lsls	r4, r2
 800213a:	2200      	movs	r2, #0
 800213c:	0324      	lsls	r4, r4, #12
 800213e:	055b      	lsls	r3, r3, #21
 8002140:	0b24      	lsrs	r4, r4, #12
 8002142:	0d5b      	lsrs	r3, r3, #21
 8002144:	2100      	movs	r1, #0
 8002146:	0010      	movs	r0, r2
 8002148:	0324      	lsls	r4, r4, #12
 800214a:	0d0a      	lsrs	r2, r1, #20
 800214c:	0512      	lsls	r2, r2, #20
 800214e:	0b24      	lsrs	r4, r4, #12
 8002150:	4314      	orrs	r4, r2
 8002152:	4a10      	ldr	r2, [pc, #64]	; (8002194 <__aeabi_i2d+0x80>)
 8002154:	051b      	lsls	r3, r3, #20
 8002156:	4014      	ands	r4, r2
 8002158:	431c      	orrs	r4, r3
 800215a:	0064      	lsls	r4, r4, #1
 800215c:	07ed      	lsls	r5, r5, #31
 800215e:	0864      	lsrs	r4, r4, #1
 8002160:	432c      	orrs	r4, r5
 8002162:	0021      	movs	r1, r4
 8002164:	bd70      	pop	{r4, r5, r6, pc}
 8002166:	0021      	movs	r1, r4
 8002168:	4091      	lsls	r1, r2
 800216a:	000a      	movs	r2, r1
 800216c:	210b      	movs	r1, #11
 800216e:	1a08      	subs	r0, r1, r0
 8002170:	40c4      	lsrs	r4, r0
 8002172:	055b      	lsls	r3, r3, #21
 8002174:	0324      	lsls	r4, r4, #12
 8002176:	0b24      	lsrs	r4, r4, #12
 8002178:	0d5b      	lsrs	r3, r3, #21
 800217a:	e7e3      	b.n	8002144 <__aeabi_i2d+0x30>
 800217c:	2500      	movs	r5, #0
 800217e:	2300      	movs	r3, #0
 8002180:	2400      	movs	r4, #0
 8002182:	2200      	movs	r2, #0
 8002184:	e7de      	b.n	8002144 <__aeabi_i2d+0x30>
 8002186:	46c0      	nop			; (mov r8, r8)
 8002188:	0000041e 	.word	0x0000041e
 800218c:	00000433 	.word	0x00000433
 8002190:	00000413 	.word	0x00000413
 8002194:	800fffff 	.word	0x800fffff

08002198 <__aeabi_ui2d>:
 8002198:	b570      	push	{r4, r5, r6, lr}
 800219a:	1e05      	subs	r5, r0, #0
 800219c:	d028      	beq.n	80021f0 <__aeabi_ui2d+0x58>
 800219e:	f000 f833 	bl	8002208 <__clzsi2>
 80021a2:	4b15      	ldr	r3, [pc, #84]	; (80021f8 <__aeabi_ui2d+0x60>)
 80021a4:	4a15      	ldr	r2, [pc, #84]	; (80021fc <__aeabi_ui2d+0x64>)
 80021a6:	1a1b      	subs	r3, r3, r0
 80021a8:	1ad2      	subs	r2, r2, r3
 80021aa:	2a1f      	cmp	r2, #31
 80021ac:	dd16      	ble.n	80021dc <__aeabi_ui2d+0x44>
 80021ae:	002c      	movs	r4, r5
 80021b0:	4a13      	ldr	r2, [pc, #76]	; (8002200 <__aeabi_ui2d+0x68>)
 80021b2:	2500      	movs	r5, #0
 80021b4:	1ad2      	subs	r2, r2, r3
 80021b6:	4094      	lsls	r4, r2
 80021b8:	055a      	lsls	r2, r3, #21
 80021ba:	0324      	lsls	r4, r4, #12
 80021bc:	0b24      	lsrs	r4, r4, #12
 80021be:	0d52      	lsrs	r2, r2, #21
 80021c0:	2100      	movs	r1, #0
 80021c2:	0324      	lsls	r4, r4, #12
 80021c4:	0d0b      	lsrs	r3, r1, #20
 80021c6:	0b24      	lsrs	r4, r4, #12
 80021c8:	051b      	lsls	r3, r3, #20
 80021ca:	4323      	orrs	r3, r4
 80021cc:	4c0d      	ldr	r4, [pc, #52]	; (8002204 <__aeabi_ui2d+0x6c>)
 80021ce:	0512      	lsls	r2, r2, #20
 80021d0:	4023      	ands	r3, r4
 80021d2:	4313      	orrs	r3, r2
 80021d4:	005b      	lsls	r3, r3, #1
 80021d6:	0028      	movs	r0, r5
 80021d8:	0859      	lsrs	r1, r3, #1
 80021da:	bd70      	pop	{r4, r5, r6, pc}
 80021dc:	210b      	movs	r1, #11
 80021de:	002c      	movs	r4, r5
 80021e0:	1a08      	subs	r0, r1, r0
 80021e2:	40c4      	lsrs	r4, r0
 80021e4:	4095      	lsls	r5, r2
 80021e6:	0324      	lsls	r4, r4, #12
 80021e8:	055a      	lsls	r2, r3, #21
 80021ea:	0b24      	lsrs	r4, r4, #12
 80021ec:	0d52      	lsrs	r2, r2, #21
 80021ee:	e7e7      	b.n	80021c0 <__aeabi_ui2d+0x28>
 80021f0:	2200      	movs	r2, #0
 80021f2:	2400      	movs	r4, #0
 80021f4:	e7e4      	b.n	80021c0 <__aeabi_ui2d+0x28>
 80021f6:	46c0      	nop			; (mov r8, r8)
 80021f8:	0000041e 	.word	0x0000041e
 80021fc:	00000433 	.word	0x00000433
 8002200:	00000413 	.word	0x00000413
 8002204:	800fffff 	.word	0x800fffff

08002208 <__clzsi2>:
 8002208:	211c      	movs	r1, #28
 800220a:	2301      	movs	r3, #1
 800220c:	041b      	lsls	r3, r3, #16
 800220e:	4298      	cmp	r0, r3
 8002210:	d301      	bcc.n	8002216 <__clzsi2+0xe>
 8002212:	0c00      	lsrs	r0, r0, #16
 8002214:	3910      	subs	r1, #16
 8002216:	0a1b      	lsrs	r3, r3, #8
 8002218:	4298      	cmp	r0, r3
 800221a:	d301      	bcc.n	8002220 <__clzsi2+0x18>
 800221c:	0a00      	lsrs	r0, r0, #8
 800221e:	3908      	subs	r1, #8
 8002220:	091b      	lsrs	r3, r3, #4
 8002222:	4298      	cmp	r0, r3
 8002224:	d301      	bcc.n	800222a <__clzsi2+0x22>
 8002226:	0900      	lsrs	r0, r0, #4
 8002228:	3904      	subs	r1, #4
 800222a:	a202      	add	r2, pc, #8	; (adr r2, 8002234 <__clzsi2+0x2c>)
 800222c:	5c10      	ldrb	r0, [r2, r0]
 800222e:	1840      	adds	r0, r0, r1
 8002230:	4770      	bx	lr
 8002232:	46c0      	nop			; (mov r8, r8)
 8002234:	02020304 	.word	0x02020304
 8002238:	01010101 	.word	0x01010101
	...

08002244 <__clzdi2>:
 8002244:	b510      	push	{r4, lr}
 8002246:	2900      	cmp	r1, #0
 8002248:	d103      	bne.n	8002252 <__clzdi2+0xe>
 800224a:	f7ff ffdd 	bl	8002208 <__clzsi2>
 800224e:	3020      	adds	r0, #32
 8002250:	e002      	b.n	8002258 <__clzdi2+0x14>
 8002252:	1c08      	adds	r0, r1, #0
 8002254:	f7ff ffd8 	bl	8002208 <__clzsi2>
 8002258:	bd10      	pop	{r4, pc}
 800225a:	46c0      	nop			; (mov r8, r8)

0800225c <BSP_LED_On>:
  *   This parameter can be one of following parameters:
  *            @arg  LED2
  * @retval None
  */
void BSP_LED_On(Led_TypeDef Led)
{
 800225c:	b580      	push	{r7, lr}
 800225e:	b082      	sub	sp, #8
 8002260:	af00      	add	r7, sp, #0
 8002262:	0002      	movs	r2, r0
 8002264:	1dfb      	adds	r3, r7, #7
 8002266:	701a      	strb	r2, [r3, #0]
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_SET); 
 8002268:	1dfb      	adds	r3, r7, #7
 800226a:	781a      	ldrb	r2, [r3, #0]
 800226c:	4b07      	ldr	r3, [pc, #28]	; (800228c <BSP_LED_On+0x30>)
 800226e:	0092      	lsls	r2, r2, #2
 8002270:	58d0      	ldr	r0, [r2, r3]
 8002272:	1dfb      	adds	r3, r7, #7
 8002274:	781a      	ldrb	r2, [r3, #0]
 8002276:	4b06      	ldr	r3, [pc, #24]	; (8002290 <BSP_LED_On+0x34>)
 8002278:	0052      	lsls	r2, r2, #1
 800227a:	5ad3      	ldrh	r3, [r2, r3]
 800227c:	2201      	movs	r2, #1
 800227e:	0019      	movs	r1, r3
 8002280:	f003 fbb6 	bl	80059f0 <HAL_GPIO_WritePin>
}
 8002284:	46c0      	nop			; (mov r8, r8)
 8002286:	46bd      	mov	sp, r7
 8002288:	b002      	add	sp, #8
 800228a:	bd80      	pop	{r7, pc}
 800228c:	20000000 	.word	0x20000000
 8002290:	0800c604 	.word	0x0800c604

08002294 <BSP_LED_Off>:
  *   This parameter can be one of following parameters:
  *            @arg  LED2
  * @retval None
  */
void BSP_LED_Off(Led_TypeDef Led)
{
 8002294:	b580      	push	{r7, lr}
 8002296:	b082      	sub	sp, #8
 8002298:	af00      	add	r7, sp, #0
 800229a:	0002      	movs	r2, r0
 800229c:	1dfb      	adds	r3, r7, #7
 800229e:	701a      	strb	r2, [r3, #0]
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET); 
 80022a0:	1dfb      	adds	r3, r7, #7
 80022a2:	781a      	ldrb	r2, [r3, #0]
 80022a4:	4b07      	ldr	r3, [pc, #28]	; (80022c4 <BSP_LED_Off+0x30>)
 80022a6:	0092      	lsls	r2, r2, #2
 80022a8:	58d0      	ldr	r0, [r2, r3]
 80022aa:	1dfb      	adds	r3, r7, #7
 80022ac:	781a      	ldrb	r2, [r3, #0]
 80022ae:	4b06      	ldr	r3, [pc, #24]	; (80022c8 <BSP_LED_Off+0x34>)
 80022b0:	0052      	lsls	r2, r2, #1
 80022b2:	5ad3      	ldrh	r3, [r2, r3]
 80022b4:	2200      	movs	r2, #0
 80022b6:	0019      	movs	r1, r3
 80022b8:	f003 fb9a 	bl	80059f0 <HAL_GPIO_WritePin>
}
 80022bc:	46c0      	nop			; (mov r8, r8)
 80022be:	46bd      	mov	sp, r7
 80022c0:	b002      	add	sp, #8
 80022c2:	bd80      	pop	{r7, pc}
 80022c4:	20000000 	.word	0x20000000
 80022c8:	0800c604 	.word	0x0800c604

080022cc <BSP_LED_Toggle>:
  *   This parameter can be one of following parameters:
  *            @arg  LED2
  * @retval None
  */
void BSP_LED_Toggle(Led_TypeDef Led)
{
 80022cc:	b580      	push	{r7, lr}
 80022ce:	b082      	sub	sp, #8
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	0002      	movs	r2, r0
 80022d4:	1dfb      	adds	r3, r7, #7
 80022d6:	701a      	strb	r2, [r3, #0]
  HAL_GPIO_TogglePin(LED_PORT[Led], LED_PIN[Led]);
 80022d8:	1dfb      	adds	r3, r7, #7
 80022da:	781a      	ldrb	r2, [r3, #0]
 80022dc:	4b07      	ldr	r3, [pc, #28]	; (80022fc <BSP_LED_Toggle+0x30>)
 80022de:	0092      	lsls	r2, r2, #2
 80022e0:	58d0      	ldr	r0, [r2, r3]
 80022e2:	1dfb      	adds	r3, r7, #7
 80022e4:	781a      	ldrb	r2, [r3, #0]
 80022e6:	4b06      	ldr	r3, [pc, #24]	; (8002300 <BSP_LED_Toggle+0x34>)
 80022e8:	0052      	lsls	r2, r2, #1
 80022ea:	5ad3      	ldrh	r3, [r2, r3]
 80022ec:	0019      	movs	r1, r3
 80022ee:	f003 fb9d 	bl	8005a2c <HAL_GPIO_TogglePin>
}
 80022f2:	46c0      	nop			; (mov r8, r8)
 80022f4:	46bd      	mov	sp, r7
 80022f6:	b002      	add	sp, #8
 80022f8:	bd80      	pop	{r7, pc}
 80022fa:	46c0      	nop			; (mov r8, r8)
 80022fc:	20000000 	.word	0x20000000
 8002300:	0800c604 	.word	0x0800c604

08002304 <SX1276Init>:
/*
 * Radio driver functions implementation
 */

uint32_t SX1276Init( RadioEvents_t *events )
{
 8002304:	b580      	push	{r7, lr}
 8002306:	b084      	sub	sp, #16
 8002308:	af00      	add	r7, sp, #0
 800230a:	6078      	str	r0, [r7, #4]
    uint8_t i;

    RadioEvents = events;
 800230c:	4b32      	ldr	r3, [pc, #200]	; (80023d8 <SX1276Init+0xd4>)
 800230e:	687a      	ldr	r2, [r7, #4]
 8002310:	601a      	str	r2, [r3, #0]

    // Initialize driver timeout timers
    TimerInit( &TxTimeoutTimer, SX1276OnTimeoutIrq );
 8002312:	4a32      	ldr	r2, [pc, #200]	; (80023dc <SX1276Init+0xd8>)
 8002314:	4b32      	ldr	r3, [pc, #200]	; (80023e0 <SX1276Init+0xdc>)
 8002316:	0011      	movs	r1, r2
 8002318:	0018      	movs	r0, r3
 800231a:	f007 f87f 	bl	800941c <TimerInit>
    TimerInit( &RxTimeoutTimer, SX1276OnTimeoutIrq );
 800231e:	4a2f      	ldr	r2, [pc, #188]	; (80023dc <SX1276Init+0xd8>)
 8002320:	4b30      	ldr	r3, [pc, #192]	; (80023e4 <SX1276Init+0xe0>)
 8002322:	0011      	movs	r1, r2
 8002324:	0018      	movs	r0, r3
 8002326:	f007 f879 	bl	800941c <TimerInit>
    TimerInit( &RxTimeoutSyncWord, SX1276OnTimeoutIrq );
 800232a:	4a2c      	ldr	r2, [pc, #176]	; (80023dc <SX1276Init+0xd8>)
 800232c:	4b2e      	ldr	r3, [pc, #184]	; (80023e8 <SX1276Init+0xe4>)
 800232e:	0011      	movs	r1, r2
 8002330:	0018      	movs	r0, r3
 8002332:	f007 f873 	bl	800941c <TimerInit>
  
    MLM_TCXO_ON(); //TCXO ON
 8002336:	2380      	movs	r3, #128	; 0x80
 8002338:	0159      	lsls	r1, r3, #5
 800233a:	23a0      	movs	r3, #160	; 0xa0
 800233c:	05db      	lsls	r3, r3, #23
 800233e:	2201      	movs	r2, #1
 8002340:	0018      	movs	r0, r3
 8002342:	f007 fc1b 	bl	8009b7c <HW_GPIO_Write>
  
    SX1276Reset( );
 8002346:	f001 fb73 	bl	8003a30 <SX1276Reset>

    RxChainCalibration( );
 800234a:	f000 f90d 	bl	8002568 <RxChainCalibration>

    SX1276SetOpMode( RF_OPMODE_SLEEP );
 800234e:	2000      	movs	r0, #0
 8002350:	f001 fba2 	bl	8003a98 <SX1276SetOpMode>

    SX1276IoIrqInit( DioIrq );
 8002354:	4b25      	ldr	r3, [pc, #148]	; (80023ec <SX1276Init+0xe8>)
 8002356:	0018      	movs	r0, r3
 8002358:	f002 fa14 	bl	8004784 <SX1276IoIrqInit>

    for( i = 0; i < sizeof( RadioRegsInit ) / sizeof( RadioRegisters_t ); i++ )
 800235c:	230f      	movs	r3, #15
 800235e:	18fb      	adds	r3, r7, r3
 8002360:	2200      	movs	r2, #0
 8002362:	701a      	strb	r2, [r3, #0]
 8002364:	e028      	b.n	80023b8 <SX1276Init+0xb4>
    {
        SX1276SetModem( RadioRegsInit[i].Modem );
 8002366:	230f      	movs	r3, #15
 8002368:	18fb      	adds	r3, r7, r3
 800236a:	781a      	ldrb	r2, [r3, #0]
 800236c:	4920      	ldr	r1, [pc, #128]	; (80023f0 <SX1276Init+0xec>)
 800236e:	0013      	movs	r3, r2
 8002370:	005b      	lsls	r3, r3, #1
 8002372:	189b      	adds	r3, r3, r2
 8002374:	5c5b      	ldrb	r3, [r3, r1]
 8002376:	0018      	movs	r0, r3
 8002378:	f001 fbba 	bl	8003af0 <SX1276SetModem>
        SX1276Write( RadioRegsInit[i].Addr, RadioRegsInit[i].Value );
 800237c:	230f      	movs	r3, #15
 800237e:	18fb      	adds	r3, r7, r3
 8002380:	781a      	ldrb	r2, [r3, #0]
 8002382:	491b      	ldr	r1, [pc, #108]	; (80023f0 <SX1276Init+0xec>)
 8002384:	0013      	movs	r3, r2
 8002386:	005b      	lsls	r3, r3, #1
 8002388:	189b      	adds	r3, r3, r2
 800238a:	18cb      	adds	r3, r1, r3
 800238c:	3301      	adds	r3, #1
 800238e:	7818      	ldrb	r0, [r3, #0]
 8002390:	230f      	movs	r3, #15
 8002392:	18fb      	adds	r3, r7, r3
 8002394:	781a      	ldrb	r2, [r3, #0]
 8002396:	4916      	ldr	r1, [pc, #88]	; (80023f0 <SX1276Init+0xec>)
 8002398:	0013      	movs	r3, r2
 800239a:	005b      	lsls	r3, r3, #1
 800239c:	189b      	adds	r3, r3, r2
 800239e:	18cb      	adds	r3, r1, r3
 80023a0:	3302      	adds	r3, #2
 80023a2:	781b      	ldrb	r3, [r3, #0]
 80023a4:	0019      	movs	r1, r3
 80023a6:	f001 fc03 	bl	8003bb0 <SX1276Write>

    SX1276SetOpMode( RF_OPMODE_SLEEP );

    SX1276IoIrqInit( DioIrq );

    for( i = 0; i < sizeof( RadioRegsInit ) / sizeof( RadioRegisters_t ); i++ )
 80023aa:	230f      	movs	r3, #15
 80023ac:	18fb      	adds	r3, r7, r3
 80023ae:	781a      	ldrb	r2, [r3, #0]
 80023b0:	230f      	movs	r3, #15
 80023b2:	18fb      	adds	r3, r7, r3
 80023b4:	3201      	adds	r2, #1
 80023b6:	701a      	strb	r2, [r3, #0]
 80023b8:	230f      	movs	r3, #15
 80023ba:	18fb      	adds	r3, r7, r3
 80023bc:	781b      	ldrb	r3, [r3, #0]
 80023be:	2b0f      	cmp	r3, #15
 80023c0:	d9d1      	bls.n	8002366 <SX1276Init+0x62>
    {
        SX1276SetModem( RadioRegsInit[i].Modem );
        SX1276Write( RadioRegsInit[i].Addr, RadioRegsInit[i].Value );
    }

    SX1276SetModem( MODEM_FSK );
 80023c2:	2000      	movs	r0, #0
 80023c4:	f001 fb94 	bl	8003af0 <SX1276SetModem>

    SX1276.Settings.State = RF_IDLE;
 80023c8:	4b0a      	ldr	r3, [pc, #40]	; (80023f4 <SX1276Init+0xf0>)
 80023ca:	2200      	movs	r2, #0
 80023cc:	711a      	strb	r2, [r3, #4]
    
    return RADIO_WAKEUP_TIME + BOARD_WAKEUP_TIME;
 80023ce:	2305      	movs	r3, #5
}
 80023d0:	0018      	movs	r0, r3
 80023d2:	46bd      	mov	sp, r7
 80023d4:	b004      	add	sp, #16
 80023d6:	bd80      	pop	{r7, pc}
 80023d8:	200000fc 	.word	0x200000fc
 80023dc:	08003dc9 	.word	0x08003dc9
 80023e0:	20000564 	.word	0x20000564
 80023e4:	200005ec 	.word	0x200005ec
 80023e8:	20000578 	.word	0x20000578
 80023ec:	20000010 	.word	0x20000010
 80023f0:	0800c60c 	.word	0x0800c60c
 80023f4:	2000058c 	.word	0x2000058c

080023f8 <SX1276GetStatus>:

RadioState_t SX1276GetStatus( void )
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	af00      	add	r7, sp, #0
    return SX1276.Settings.State;
 80023fc:	4b02      	ldr	r3, [pc, #8]	; (8002408 <SX1276GetStatus+0x10>)
 80023fe:	791b      	ldrb	r3, [r3, #4]
}
 8002400:	0018      	movs	r0, r3
 8002402:	46bd      	mov	sp, r7
 8002404:	bd80      	pop	{r7, pc}
 8002406:	46c0      	nop			; (mov r8, r8)
 8002408:	2000058c 	.word	0x2000058c

0800240c <SX1276SetChannel>:

void SX1276SetChannel( uint32_t freq )
{
 800240c:	b590      	push	{r4, r7, lr}
 800240e:	b087      	sub	sp, #28
 8002410:	af00      	add	r7, sp, #0
 8002412:	6078      	str	r0, [r7, #4]
    uint32_t channel;
    
    SX1276.Settings.Channel = freq;
 8002414:	4b1a      	ldr	r3, [pc, #104]	; (8002480 <SX1276SetChannel+0x74>)
 8002416:	687a      	ldr	r2, [r7, #4]
 8002418:	609a      	str	r2, [r3, #8]
    
    SX_FREQ_TO_CHANNEL(channel, freq);
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	4919      	ldr	r1, [pc, #100]	; (8002484 <SX1276SetChannel+0x78>)
 800241e:	0018      	movs	r0, r3
 8002420:	f7fd fe72 	bl	8000108 <__aeabi_uidiv>
 8002424:	0003      	movs	r3, r0
 8002426:	617b      	str	r3, [r7, #20]
 8002428:	697b      	ldr	r3, [r7, #20]
 800242a:	4a16      	ldr	r2, [pc, #88]	; (8002484 <SX1276SetChannel+0x78>)
 800242c:	4353      	muls	r3, r2
 800242e:	687a      	ldr	r2, [r7, #4]
 8002430:	1ad3      	subs	r3, r2, r3
 8002432:	613b      	str	r3, [r7, #16]
 8002434:	697b      	ldr	r3, [r7, #20]
 8002436:	021c      	lsls	r4, r3, #8
 8002438:	693b      	ldr	r3, [r7, #16]
 800243a:	021b      	lsls	r3, r3, #8
 800243c:	4a12      	ldr	r2, [pc, #72]	; (8002488 <SX1276SetChannel+0x7c>)
 800243e:	4694      	mov	ip, r2
 8002440:	4463      	add	r3, ip
 8002442:	4910      	ldr	r1, [pc, #64]	; (8002484 <SX1276SetChannel+0x78>)
 8002444:	0018      	movs	r0, r3
 8002446:	f7fd fe5f 	bl	8000108 <__aeabi_uidiv>
 800244a:	0003      	movs	r3, r0
 800244c:	18e3      	adds	r3, r4, r3
 800244e:	60fb      	str	r3, [r7, #12]
    
    SX1276Write( REG_FRFMSB, ( uint8_t )( ( channel >> 16 ) & 0xFF ) );
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	0c1b      	lsrs	r3, r3, #16
 8002454:	b2db      	uxtb	r3, r3
 8002456:	0019      	movs	r1, r3
 8002458:	2006      	movs	r0, #6
 800245a:	f001 fba9 	bl	8003bb0 <SX1276Write>
    SX1276Write( REG_FRFMID, ( uint8_t )( ( channel >> 8 ) & 0xFF ) );
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	0a1b      	lsrs	r3, r3, #8
 8002462:	b2db      	uxtb	r3, r3
 8002464:	0019      	movs	r1, r3
 8002466:	2007      	movs	r0, #7
 8002468:	f001 fba2 	bl	8003bb0 <SX1276Write>
    SX1276Write( REG_FRFLSB, ( uint8_t )( channel & 0xFF ) );
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	b2db      	uxtb	r3, r3
 8002470:	0019      	movs	r1, r3
 8002472:	2008      	movs	r0, #8
 8002474:	f001 fb9c 	bl	8003bb0 <SX1276Write>
}
 8002478:	46c0      	nop			; (mov r8, r8)
 800247a:	46bd      	mov	sp, r7
 800247c:	b007      	add	sp, #28
 800247e:	bd90      	pop	{r4, r7, pc}
 8002480:	2000058c 	.word	0x2000058c
 8002484:	00003d09 	.word	0x00003d09
 8002488:	00001e84 	.word	0x00001e84

0800248c <SX1276IsChannelFree>:

bool SX1276IsChannelFree( RadioModems_t modem, uint32_t freq, int16_t rssiThresh )
{
 800248c:	b590      	push	{r4, r7, lr}
 800248e:	b085      	sub	sp, #20
 8002490:	af00      	add	r7, sp, #0
 8002492:	6039      	str	r1, [r7, #0]
 8002494:	0011      	movs	r1, r2
 8002496:	1dfb      	adds	r3, r7, #7
 8002498:	1c02      	adds	r2, r0, #0
 800249a:	701a      	strb	r2, [r3, #0]
 800249c:	1d3b      	adds	r3, r7, #4
 800249e:	1c0a      	adds	r2, r1, #0
 80024a0:	801a      	strh	r2, [r3, #0]
    int16_t rssi = 0;
 80024a2:	230e      	movs	r3, #14
 80024a4:	18fb      	adds	r3, r7, r3
 80024a6:	2200      	movs	r2, #0
 80024a8:	801a      	strh	r2, [r3, #0]

    SX1276SetModem( modem );
 80024aa:	1dfb      	adds	r3, r7, #7
 80024ac:	781b      	ldrb	r3, [r3, #0]
 80024ae:	0018      	movs	r0, r3
 80024b0:	f001 fb1e 	bl	8003af0 <SX1276SetModem>

    SX1276SetChannel( freq );
 80024b4:	683b      	ldr	r3, [r7, #0]
 80024b6:	0018      	movs	r0, r3
 80024b8:	f7ff ffa8 	bl	800240c <SX1276SetChannel>

    SX1276SetOpMode( RF_OPMODE_RECEIVER );
 80024bc:	2005      	movs	r0, #5
 80024be:	f001 faeb 	bl	8003a98 <SX1276SetOpMode>

    DelayMs( 1 );
 80024c2:	2001      	movs	r0, #1
 80024c4:	f006 ff56 	bl	8009374 <DelayMs>

    rssi = SX1276ReadRssi( modem );
 80024c8:	230e      	movs	r3, #14
 80024ca:	18fc      	adds	r4, r7, r3
 80024cc:	1dfb      	adds	r3, r7, #7
 80024ce:	781b      	ldrb	r3, [r3, #0]
 80024d0:	0018      	movs	r0, r3
 80024d2:	f001 fa61 	bl	8003998 <SX1276ReadRssi>
 80024d6:	0003      	movs	r3, r0
 80024d8:	8023      	strh	r3, [r4, #0]

    SX1276SetSleep( );
 80024da:	f000 ff33 	bl	8003344 <SX1276SetSleep>

    if( rssi > rssiThresh )
 80024de:	230e      	movs	r3, #14
 80024e0:	18fa      	adds	r2, r7, r3
 80024e2:	1d3b      	adds	r3, r7, #4
 80024e4:	2100      	movs	r1, #0
 80024e6:	5e52      	ldrsh	r2, [r2, r1]
 80024e8:	2100      	movs	r1, #0
 80024ea:	5e5b      	ldrsh	r3, [r3, r1]
 80024ec:	429a      	cmp	r2, r3
 80024ee:	dd01      	ble.n	80024f4 <SX1276IsChannelFree+0x68>
    {
        return false;
 80024f0:	2300      	movs	r3, #0
 80024f2:	e000      	b.n	80024f6 <SX1276IsChannelFree+0x6a>
    }
    return true;
 80024f4:	2301      	movs	r3, #1
}
 80024f6:	0018      	movs	r0, r3
 80024f8:	46bd      	mov	sp, r7
 80024fa:	b005      	add	sp, #20
 80024fc:	bd90      	pop	{r4, r7, pc}
 80024fe:	46c0      	nop			; (mov r8, r8)

08002500 <SX1276Random>:

uint32_t SX1276Random( void )
{
 8002500:	b580      	push	{r7, lr}
 8002502:	b082      	sub	sp, #8
 8002504:	af00      	add	r7, sp, #0
    uint8_t i;
    uint32_t rnd = 0;
 8002506:	2300      	movs	r3, #0
 8002508:	603b      	str	r3, [r7, #0]

    /*
     * Radio setup for random number generation
     */
    // Set LoRa modem ON
    SX1276SetModem( MODEM_LORA );
 800250a:	2001      	movs	r0, #1
 800250c:	f001 faf0 	bl	8003af0 <SX1276SetModem>

    // Disable LoRa modem interrupts
    SX1276Write( REG_LR_IRQFLAGSMASK, RFLR_IRQFLAGS_RXTIMEOUT |
 8002510:	21ff      	movs	r1, #255	; 0xff
 8002512:	2011      	movs	r0, #17
 8002514:	f001 fb4c 	bl	8003bb0 <SX1276Write>
                  RFLR_IRQFLAGS_CADDONE |
                  RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL |
                  RFLR_IRQFLAGS_CADDETECTED );

    // Set radio in continuous reception
    SX1276SetOpMode( RF_OPMODE_RECEIVER );
 8002518:	2005      	movs	r0, #5
 800251a:	f001 fabd 	bl	8003a98 <SX1276SetOpMode>

    for( i = 0; i < 32; i++ )
 800251e:	1dfb      	adds	r3, r7, #7
 8002520:	2200      	movs	r2, #0
 8002522:	701a      	strb	r2, [r3, #0]
 8002524:	e015      	b.n	8002552 <SX1276Random+0x52>
    {
        DelayMs( 1 );
 8002526:	2001      	movs	r0, #1
 8002528:	f006 ff24 	bl	8009374 <DelayMs>
        // Unfiltered RSSI value reading. Only takes the LSB value
        rnd |= ( ( uint32_t )SX1276Read( REG_LR_RSSIWIDEBAND ) & 0x01 ) << i;
 800252c:	202c      	movs	r0, #44	; 0x2c
 800252e:	f001 fb53 	bl	8003bd8 <SX1276Read>
 8002532:	0003      	movs	r3, r0
 8002534:	001a      	movs	r2, r3
 8002536:	2301      	movs	r3, #1
 8002538:	401a      	ands	r2, r3
 800253a:	1dfb      	adds	r3, r7, #7
 800253c:	781b      	ldrb	r3, [r3, #0]
 800253e:	409a      	lsls	r2, r3
 8002540:	0013      	movs	r3, r2
 8002542:	683a      	ldr	r2, [r7, #0]
 8002544:	4313      	orrs	r3, r2
 8002546:	603b      	str	r3, [r7, #0]
                  RFLR_IRQFLAGS_CADDETECTED );

    // Set radio in continuous reception
    SX1276SetOpMode( RF_OPMODE_RECEIVER );

    for( i = 0; i < 32; i++ )
 8002548:	1dfb      	adds	r3, r7, #7
 800254a:	781a      	ldrb	r2, [r3, #0]
 800254c:	1dfb      	adds	r3, r7, #7
 800254e:	3201      	adds	r2, #1
 8002550:	701a      	strb	r2, [r3, #0]
 8002552:	1dfb      	adds	r3, r7, #7
 8002554:	781b      	ldrb	r3, [r3, #0]
 8002556:	2b1f      	cmp	r3, #31
 8002558:	d9e5      	bls.n	8002526 <SX1276Random+0x26>
        DelayMs( 1 );
        // Unfiltered RSSI value reading. Only takes the LSB value
        rnd |= ( ( uint32_t )SX1276Read( REG_LR_RSSIWIDEBAND ) & 0x01 ) << i;
    }

    SX1276SetSleep( );
 800255a:	f000 fef3 	bl	8003344 <SX1276SetSleep>

    return rnd;
 800255e:	683b      	ldr	r3, [r7, #0]
}
 8002560:	0018      	movs	r0, r3
 8002562:	46bd      	mov	sp, r7
 8002564:	b002      	add	sp, #8
 8002566:	bd80      	pop	{r7, pc}

08002568 <RxChainCalibration>:
 * Performs the Rx chain calibration for LF and HF bands
 * \remark Must be called just after the reset so all registers are at their
 *         default values
 */
static void RxChainCalibration( void )
{
 8002568:	b590      	push	{r4, r7, lr}
 800256a:	b087      	sub	sp, #28
 800256c:	af00      	add	r7, sp, #0
    uint8_t regPaConfigInitVal;
    uint32_t initialFreq;
    uint32_t channel;

    // Save context
    regPaConfigInitVal = SX1276Read( REG_PACONFIG );
 800256e:	2317      	movs	r3, #23
 8002570:	18fc      	adds	r4, r7, r3
 8002572:	2009      	movs	r0, #9
 8002574:	f001 fb30 	bl	8003bd8 <SX1276Read>
 8002578:	0003      	movs	r3, r0
 800257a:	7023      	strb	r3, [r4, #0]
    
    channel = ( ( ( uint32_t )SX1276Read( REG_FRFMSB ) << 16 ) |
 800257c:	2006      	movs	r0, #6
 800257e:	f001 fb2b 	bl	8003bd8 <SX1276Read>
 8002582:	0003      	movs	r3, r0
 8002584:	041c      	lsls	r4, r3, #16
                ( ( uint32_t )SX1276Read( REG_FRFMID ) << 8 ) |
 8002586:	2007      	movs	r0, #7
 8002588:	f001 fb26 	bl	8003bd8 <SX1276Read>
 800258c:	0003      	movs	r3, r0
 800258e:	021b      	lsls	r3, r3, #8
    uint32_t channel;

    // Save context
    regPaConfigInitVal = SX1276Read( REG_PACONFIG );
    
    channel = ( ( ( uint32_t )SX1276Read( REG_FRFMSB ) << 16 ) |
 8002590:	431c      	orrs	r4, r3
                ( ( uint32_t )SX1276Read( REG_FRFMID ) << 8 ) |
                ( ( uint32_t )SX1276Read( REG_FRFLSB ) ) );
 8002592:	2008      	movs	r0, #8
 8002594:	f001 fb20 	bl	8003bd8 <SX1276Read>
 8002598:	0003      	movs	r3, r0
    uint32_t channel;

    // Save context
    regPaConfigInitVal = SX1276Read( REG_PACONFIG );
    
    channel = ( ( ( uint32_t )SX1276Read( REG_FRFMSB ) << 16 ) |
 800259a:	4323      	orrs	r3, r4
 800259c:	613b      	str	r3, [r7, #16]
                ( ( uint32_t )SX1276Read( REG_FRFMID ) << 8 ) |
                ( ( uint32_t )SX1276Read( REG_FRFLSB ) ) );
    
    SX_CHANNEL_TO_FREQ(channel, initialFreq);
 800259e:	693b      	ldr	r3, [r7, #16]
 80025a0:	0a1b      	lsrs	r3, r3, #8
 80025a2:	60fb      	str	r3, [r7, #12]
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	021b      	lsls	r3, r3, #8
 80025a8:	693a      	ldr	r2, [r7, #16]
 80025aa:	1ad3      	subs	r3, r2, r3
 80025ac:	60bb      	str	r3, [r7, #8]
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	4a24      	ldr	r2, [pc, #144]	; (8002644 <RxChainCalibration+0xdc>)
 80025b2:	435a      	muls	r2, r3
 80025b4:	68bb      	ldr	r3, [r7, #8]
 80025b6:	4923      	ldr	r1, [pc, #140]	; (8002644 <RxChainCalibration+0xdc>)
 80025b8:	434b      	muls	r3, r1
 80025ba:	3380      	adds	r3, #128	; 0x80
 80025bc:	0a1b      	lsrs	r3, r3, #8
 80025be:	18d3      	adds	r3, r2, r3
 80025c0:	607b      	str	r3, [r7, #4]
    
    // Cut the PA just in case, RFO output, power = -1 dBm
    SX1276Write( REG_PACONFIG, 0x00 );
 80025c2:	2100      	movs	r1, #0
 80025c4:	2009      	movs	r0, #9
 80025c6:	f001 faf3 	bl	8003bb0 <SX1276Write>

    // Launch Rx chain calibration for LF band
    SX1276Write( REG_IMAGECAL, ( SX1276Read( REG_IMAGECAL ) & RF_IMAGECAL_IMAGECAL_MASK ) | RF_IMAGECAL_IMAGECAL_START );
 80025ca:	203b      	movs	r0, #59	; 0x3b
 80025cc:	f001 fb04 	bl	8003bd8 <SX1276Read>
 80025d0:	0003      	movs	r3, r0
 80025d2:	001a      	movs	r2, r3
 80025d4:	2340      	movs	r3, #64	; 0x40
 80025d6:	4313      	orrs	r3, r2
 80025d8:	b2db      	uxtb	r3, r3
 80025da:	0019      	movs	r1, r3
 80025dc:	203b      	movs	r0, #59	; 0x3b
 80025de:	f001 fae7 	bl	8003bb0 <SX1276Write>
    while( ( SX1276Read( REG_IMAGECAL ) & RF_IMAGECAL_IMAGECAL_RUNNING ) == RF_IMAGECAL_IMAGECAL_RUNNING )
 80025e2:	46c0      	nop			; (mov r8, r8)
 80025e4:	203b      	movs	r0, #59	; 0x3b
 80025e6:	f001 faf7 	bl	8003bd8 <SX1276Read>
 80025ea:	0003      	movs	r3, r0
 80025ec:	001a      	movs	r2, r3
 80025ee:	2320      	movs	r3, #32
 80025f0:	4013      	ands	r3, r2
 80025f2:	d1f7      	bne.n	80025e4 <RxChainCalibration+0x7c>
    {
    }

    // Sets a Frequency in HF band
    SX1276SetChannel( 868000000 );
 80025f4:	4b14      	ldr	r3, [pc, #80]	; (8002648 <RxChainCalibration+0xe0>)
 80025f6:	0018      	movs	r0, r3
 80025f8:	f7ff ff08 	bl	800240c <SX1276SetChannel>

    // Launch Rx chain calibration for HF band
    SX1276Write( REG_IMAGECAL, ( SX1276Read( REG_IMAGECAL ) & RF_IMAGECAL_IMAGECAL_MASK ) | RF_IMAGECAL_IMAGECAL_START );
 80025fc:	203b      	movs	r0, #59	; 0x3b
 80025fe:	f001 faeb 	bl	8003bd8 <SX1276Read>
 8002602:	0003      	movs	r3, r0
 8002604:	001a      	movs	r2, r3
 8002606:	2340      	movs	r3, #64	; 0x40
 8002608:	4313      	orrs	r3, r2
 800260a:	b2db      	uxtb	r3, r3
 800260c:	0019      	movs	r1, r3
 800260e:	203b      	movs	r0, #59	; 0x3b
 8002610:	f001 face 	bl	8003bb0 <SX1276Write>
    while( ( SX1276Read( REG_IMAGECAL ) & RF_IMAGECAL_IMAGECAL_RUNNING ) == RF_IMAGECAL_IMAGECAL_RUNNING )
 8002614:	46c0      	nop			; (mov r8, r8)
 8002616:	203b      	movs	r0, #59	; 0x3b
 8002618:	f001 fade 	bl	8003bd8 <SX1276Read>
 800261c:	0003      	movs	r3, r0
 800261e:	001a      	movs	r2, r3
 8002620:	2320      	movs	r3, #32
 8002622:	4013      	ands	r3, r2
 8002624:	d1f7      	bne.n	8002616 <RxChainCalibration+0xae>
    {
    }

    // Restore context
    SX1276Write( REG_PACONFIG, regPaConfigInitVal );
 8002626:	2317      	movs	r3, #23
 8002628:	18fb      	adds	r3, r7, r3
 800262a:	781b      	ldrb	r3, [r3, #0]
 800262c:	0019      	movs	r1, r3
 800262e:	2009      	movs	r0, #9
 8002630:	f001 fabe 	bl	8003bb0 <SX1276Write>
    SX1276SetChannel( initialFreq );
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	0018      	movs	r0, r3
 8002638:	f7ff fee8 	bl	800240c <SX1276SetChannel>
}
 800263c:	46c0      	nop			; (mov r8, r8)
 800263e:	46bd      	mov	sp, r7
 8002640:	b007      	add	sp, #28
 8002642:	bd90      	pop	{r4, r7, pc}
 8002644:	00003d09 	.word	0x00003d09
 8002648:	33bca100 	.word	0x33bca100

0800264c <GetFskBandwidthRegValue>:
 *
 * \param [IN] bandwidth Bandwidth value in Hz
 * \retval regValue Bandwidth register value.
 */
static uint8_t GetFskBandwidthRegValue( uint32_t bandwidth )
{
 800264c:	b580      	push	{r7, lr}
 800264e:	b084      	sub	sp, #16
 8002650:	af00      	add	r7, sp, #0
 8002652:	6078      	str	r0, [r7, #4]
    uint8_t i;

    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ) - 1; i++ )
 8002654:	230f      	movs	r3, #15
 8002656:	18fb      	adds	r3, r7, r3
 8002658:	2200      	movs	r2, #0
 800265a:	701a      	strb	r2, [r3, #0]
 800265c:	e022      	b.n	80026a4 <GetFskBandwidthRegValue+0x58>
    {
        if( ( bandwidth >= FskBandwidths[i].bandwidth ) && ( bandwidth < FskBandwidths[i + 1].bandwidth ) )
 800265e:	230f      	movs	r3, #15
 8002660:	18fb      	adds	r3, r7, r3
 8002662:	781a      	ldrb	r2, [r3, #0]
 8002664:	4b14      	ldr	r3, [pc, #80]	; (80026b8 <GetFskBandwidthRegValue+0x6c>)
 8002666:	00d2      	lsls	r2, r2, #3
 8002668:	58d2      	ldr	r2, [r2, r3]
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	429a      	cmp	r2, r3
 800266e:	d812      	bhi.n	8002696 <GetFskBandwidthRegValue+0x4a>
 8002670:	230f      	movs	r3, #15
 8002672:	18fb      	adds	r3, r7, r3
 8002674:	781b      	ldrb	r3, [r3, #0]
 8002676:	1c5a      	adds	r2, r3, #1
 8002678:	4b0f      	ldr	r3, [pc, #60]	; (80026b8 <GetFskBandwidthRegValue+0x6c>)
 800267a:	00d2      	lsls	r2, r2, #3
 800267c:	58d2      	ldr	r2, [r2, r3]
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	429a      	cmp	r2, r3
 8002682:	d908      	bls.n	8002696 <GetFskBandwidthRegValue+0x4a>
        {
            return FskBandwidths[i].RegValue;
 8002684:	230f      	movs	r3, #15
 8002686:	18fb      	adds	r3, r7, r3
 8002688:	781b      	ldrb	r3, [r3, #0]
 800268a:	4a0b      	ldr	r2, [pc, #44]	; (80026b8 <GetFskBandwidthRegValue+0x6c>)
 800268c:	00db      	lsls	r3, r3, #3
 800268e:	18d3      	adds	r3, r2, r3
 8002690:	3304      	adds	r3, #4
 8002692:	781b      	ldrb	r3, [r3, #0]
 8002694:	e00c      	b.n	80026b0 <GetFskBandwidthRegValue+0x64>
 */
static uint8_t GetFskBandwidthRegValue( uint32_t bandwidth )
{
    uint8_t i;

    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ) - 1; i++ )
 8002696:	230f      	movs	r3, #15
 8002698:	18fb      	adds	r3, r7, r3
 800269a:	781a      	ldrb	r2, [r3, #0]
 800269c:	230f      	movs	r3, #15
 800269e:	18fb      	adds	r3, r7, r3
 80026a0:	3201      	adds	r2, #1
 80026a2:	701a      	strb	r2, [r3, #0]
 80026a4:	230f      	movs	r3, #15
 80026a6:	18fb      	adds	r3, r7, r3
 80026a8:	781b      	ldrb	r3, [r3, #0]
 80026aa:	2b14      	cmp	r3, #20
 80026ac:	d9d7      	bls.n	800265e <GetFskBandwidthRegValue+0x12>
        {
            return FskBandwidths[i].RegValue;
        }
    }
    // ERROR: Value not found
    while( 1 );
 80026ae:	e7fe      	b.n	80026ae <GetFskBandwidthRegValue+0x62>
}
 80026b0:	0018      	movs	r0, r3
 80026b2:	46bd      	mov	sp, r7
 80026b4:	b004      	add	sp, #16
 80026b6:	bd80      	pop	{r7, pc}
 80026b8:	0800c63c 	.word	0x0800c63c

080026bc <SX1276SetRxConfig>:
                         uint32_t bandwidthAfc, uint16_t preambleLen,
                         uint16_t symbTimeout, bool fixLen,
                         uint8_t payloadLen,
                         bool crcOn, bool freqHopOn, uint8_t hopPeriod,
                         bool iqInverted, bool rxContinuous )
{
 80026bc:	b590      	push	{r4, r7, lr}
 80026be:	b085      	sub	sp, #20
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	60b9      	str	r1, [r7, #8]
 80026c4:	607a      	str	r2, [r7, #4]
 80026c6:	0019      	movs	r1, r3
 80026c8:	230f      	movs	r3, #15
 80026ca:	18fb      	adds	r3, r7, r3
 80026cc:	1c02      	adds	r2, r0, #0
 80026ce:	701a      	strb	r2, [r3, #0]
 80026d0:	230e      	movs	r3, #14
 80026d2:	18fb      	adds	r3, r7, r3
 80026d4:	1c0a      	adds	r2, r1, #0
 80026d6:	701a      	strb	r2, [r3, #0]
    SX1276SetModem( modem );
 80026d8:	230f      	movs	r3, #15
 80026da:	18fb      	adds	r3, r7, r3
 80026dc:	781b      	ldrb	r3, [r3, #0]
 80026de:	0018      	movs	r0, r3
 80026e0:	f001 fa06 	bl	8003af0 <SX1276SetModem>

    switch( modem )
 80026e4:	230f      	movs	r3, #15
 80026e6:	18fb      	adds	r3, r7, r3
 80026e8:	781b      	ldrb	r3, [r3, #0]
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d003      	beq.n	80026f6 <SX1276SetRxConfig+0x3a>
 80026ee:	2b01      	cmp	r3, #1
 80026f0:	d100      	bne.n	80026f4 <SX1276SetRxConfig+0x38>
 80026f2:	e0b4      	b.n	800285e <SX1276SetRxConfig+0x1a2>
                             RFLR_DETECTIONTHRESH_SF7_TO_SF12 );
            }
        }
        break;
    }
}
 80026f4:	e201      	b.n	8002afa <SX1276SetRxConfig+0x43e>

    switch( modem )
    {
    case MODEM_FSK:
        {
            SX1276.Settings.Fsk.Bandwidth = bandwidth;
 80026f6:	4be5      	ldr	r3, [pc, #916]	; (8002a8c <SX1276SetRxConfig+0x3d0>)
 80026f8:	68ba      	ldr	r2, [r7, #8]
 80026fa:	615a      	str	r2, [r3, #20]
            SX1276.Settings.Fsk.Datarate = datarate;
 80026fc:	4be3      	ldr	r3, [pc, #908]	; (8002a8c <SX1276SetRxConfig+0x3d0>)
 80026fe:	687a      	ldr	r2, [r7, #4]
 8002700:	61da      	str	r2, [r3, #28]
            SX1276.Settings.Fsk.BandwidthAfc = bandwidthAfc;
 8002702:	4be2      	ldr	r3, [pc, #904]	; (8002a8c <SX1276SetRxConfig+0x3d0>)
 8002704:	6a3a      	ldr	r2, [r7, #32]
 8002706:	619a      	str	r2, [r3, #24]
            SX1276.Settings.Fsk.FixLen = fixLen;
 8002708:	4be0      	ldr	r3, [pc, #896]	; (8002a8c <SX1276SetRxConfig+0x3d0>)
 800270a:	222c      	movs	r2, #44	; 0x2c
 800270c:	18ba      	adds	r2, r7, r2
 800270e:	2122      	movs	r1, #34	; 0x22
 8002710:	7812      	ldrb	r2, [r2, #0]
 8002712:	545a      	strb	r2, [r3, r1]
            SX1276.Settings.Fsk.PayloadLen = payloadLen;
 8002714:	4bdd      	ldr	r3, [pc, #884]	; (8002a8c <SX1276SetRxConfig+0x3d0>)
 8002716:	2230      	movs	r2, #48	; 0x30
 8002718:	18ba      	adds	r2, r7, r2
 800271a:	2123      	movs	r1, #35	; 0x23
 800271c:	7812      	ldrb	r2, [r2, #0]
 800271e:	545a      	strb	r2, [r3, r1]
            SX1276.Settings.Fsk.CrcOn = crcOn;
 8002720:	4bda      	ldr	r3, [pc, #872]	; (8002a8c <SX1276SetRxConfig+0x3d0>)
 8002722:	2234      	movs	r2, #52	; 0x34
 8002724:	18ba      	adds	r2, r7, r2
 8002726:	2124      	movs	r1, #36	; 0x24
 8002728:	7812      	ldrb	r2, [r2, #0]
 800272a:	545a      	strb	r2, [r3, r1]
            SX1276.Settings.Fsk.IqInverted = iqInverted;
 800272c:	4bd7      	ldr	r3, [pc, #860]	; (8002a8c <SX1276SetRxConfig+0x3d0>)
 800272e:	2220      	movs	r2, #32
 8002730:	2120      	movs	r1, #32
 8002732:	468c      	mov	ip, r1
 8002734:	44bc      	add	ip, r7
 8002736:	4462      	add	r2, ip
 8002738:	2125      	movs	r1, #37	; 0x25
 800273a:	7812      	ldrb	r2, [r2, #0]
 800273c:	545a      	strb	r2, [r3, r1]
            SX1276.Settings.Fsk.RxContinuous = rxContinuous;
 800273e:	4bd3      	ldr	r3, [pc, #844]	; (8002a8c <SX1276SetRxConfig+0x3d0>)
 8002740:	2224      	movs	r2, #36	; 0x24
 8002742:	2120      	movs	r1, #32
 8002744:	468c      	mov	ip, r1
 8002746:	44bc      	add	ip, r7
 8002748:	4462      	add	r2, ip
 800274a:	2126      	movs	r1, #38	; 0x26
 800274c:	7812      	ldrb	r2, [r2, #0]
 800274e:	545a      	strb	r2, [r3, r1]
            SX1276.Settings.Fsk.PreambleLen = preambleLen;
 8002750:	4bce      	ldr	r3, [pc, #824]	; (8002a8c <SX1276SetRxConfig+0x3d0>)
 8002752:	2224      	movs	r2, #36	; 0x24
 8002754:	18ba      	adds	r2, r7, r2
 8002756:	8812      	ldrh	r2, [r2, #0]
 8002758:	841a      	strh	r2, [r3, #32]

            datarate = ( uint16_t )( ( double )XTAL_FREQ / ( double )datarate );
 800275a:	6878      	ldr	r0, [r7, #4]
 800275c:	f7ff fd1c 	bl	8002198 <__aeabi_ui2d>
 8002760:	0003      	movs	r3, r0
 8002762:	000c      	movs	r4, r1
 8002764:	001a      	movs	r2, r3
 8002766:	0023      	movs	r3, r4
 8002768:	2000      	movs	r0, #0
 800276a:	49c9      	ldr	r1, [pc, #804]	; (8002a90 <SX1276SetRxConfig+0x3d4>)
 800276c:	f7fe faaa 	bl	8000cc4 <__aeabi_ddiv>
 8002770:	0003      	movs	r3, r0
 8002772:	000c      	movs	r4, r1
 8002774:	0018      	movs	r0, r3
 8002776:	0021      	movs	r1, r4
 8002778:	f7fd fe9a 	bl	80004b0 <__aeabi_d2uiz>
 800277c:	0003      	movs	r3, r0
 800277e:	b29b      	uxth	r3, r3
 8002780:	607b      	str	r3, [r7, #4]
            SX1276Write( REG_BITRATEMSB, ( uint8_t )( datarate >> 8 ) );
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	0a1b      	lsrs	r3, r3, #8
 8002786:	b2db      	uxtb	r3, r3
 8002788:	0019      	movs	r1, r3
 800278a:	2002      	movs	r0, #2
 800278c:	f001 fa10 	bl	8003bb0 <SX1276Write>
            SX1276Write( REG_BITRATELSB, ( uint8_t )( datarate & 0xFF ) );
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	b2db      	uxtb	r3, r3
 8002794:	0019      	movs	r1, r3
 8002796:	2003      	movs	r0, #3
 8002798:	f001 fa0a 	bl	8003bb0 <SX1276Write>

            SX1276Write( REG_RXBW, GetFskBandwidthRegValue( bandwidth ) );
 800279c:	68bb      	ldr	r3, [r7, #8]
 800279e:	0018      	movs	r0, r3
 80027a0:	f7ff ff54 	bl	800264c <GetFskBandwidthRegValue>
 80027a4:	0003      	movs	r3, r0
 80027a6:	0019      	movs	r1, r3
 80027a8:	2012      	movs	r0, #18
 80027aa:	f001 fa01 	bl	8003bb0 <SX1276Write>
            SX1276Write( REG_AFCBW, GetFskBandwidthRegValue( bandwidthAfc ) );
 80027ae:	6a3b      	ldr	r3, [r7, #32]
 80027b0:	0018      	movs	r0, r3
 80027b2:	f7ff ff4b 	bl	800264c <GetFskBandwidthRegValue>
 80027b6:	0003      	movs	r3, r0
 80027b8:	0019      	movs	r1, r3
 80027ba:	2013      	movs	r0, #19
 80027bc:	f001 f9f8 	bl	8003bb0 <SX1276Write>

            SX1276Write( REG_PREAMBLEMSB, ( uint8_t )( ( preambleLen >> 8 ) & 0xFF ) );
 80027c0:	2324      	movs	r3, #36	; 0x24
 80027c2:	18fb      	adds	r3, r7, r3
 80027c4:	881b      	ldrh	r3, [r3, #0]
 80027c6:	0a1b      	lsrs	r3, r3, #8
 80027c8:	b29b      	uxth	r3, r3
 80027ca:	b2db      	uxtb	r3, r3
 80027cc:	0019      	movs	r1, r3
 80027ce:	2025      	movs	r0, #37	; 0x25
 80027d0:	f001 f9ee 	bl	8003bb0 <SX1276Write>
            SX1276Write( REG_PREAMBLELSB, ( uint8_t )( preambleLen & 0xFF ) );
 80027d4:	2324      	movs	r3, #36	; 0x24
 80027d6:	18fb      	adds	r3, r7, r3
 80027d8:	881b      	ldrh	r3, [r3, #0]
 80027da:	b2db      	uxtb	r3, r3
 80027dc:	0019      	movs	r1, r3
 80027de:	2026      	movs	r0, #38	; 0x26
 80027e0:	f001 f9e6 	bl	8003bb0 <SX1276Write>

            if( fixLen == 1 )
 80027e4:	232c      	movs	r3, #44	; 0x2c
 80027e6:	18fb      	adds	r3, r7, r3
 80027e8:	781b      	ldrb	r3, [r3, #0]
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d007      	beq.n	80027fe <SX1276SetRxConfig+0x142>
            {
                SX1276Write( REG_PAYLOADLENGTH, payloadLen );
 80027ee:	2330      	movs	r3, #48	; 0x30
 80027f0:	18fb      	adds	r3, r7, r3
 80027f2:	781b      	ldrb	r3, [r3, #0]
 80027f4:	0019      	movs	r1, r3
 80027f6:	2032      	movs	r0, #50	; 0x32
 80027f8:	f001 f9da 	bl	8003bb0 <SX1276Write>
 80027fc:	e003      	b.n	8002806 <SX1276SetRxConfig+0x14a>
            }
            else
            {
                SX1276Write( REG_PAYLOADLENGTH, 0xFF ); // Set payload length to the maximum
 80027fe:	21ff      	movs	r1, #255	; 0xff
 8002800:	2032      	movs	r0, #50	; 0x32
 8002802:	f001 f9d5 	bl	8003bb0 <SX1276Write>
            }

            SX1276Write( REG_PACKETCONFIG1,
                         ( SX1276Read( REG_PACKETCONFIG1 ) &
 8002806:	2030      	movs	r0, #48	; 0x30
 8002808:	f001 f9e6 	bl	8003bd8 <SX1276Read>
 800280c:	0003      	movs	r3, r0
            else
            {
                SX1276Write( REG_PAYLOADLENGTH, 0xFF ); // Set payload length to the maximum
            }

            SX1276Write( REG_PACKETCONFIG1,
 800280e:	b25b      	sxtb	r3, r3
 8002810:	226f      	movs	r2, #111	; 0x6f
 8002812:	4013      	ands	r3, r2
 8002814:	b25a      	sxtb	r2, r3
 8002816:	232c      	movs	r3, #44	; 0x2c
 8002818:	18fb      	adds	r3, r7, r3
 800281a:	781b      	ldrb	r3, [r3, #0]
 800281c:	2b00      	cmp	r3, #0
 800281e:	d001      	beq.n	8002824 <SX1276SetRxConfig+0x168>
 8002820:	2300      	movs	r3, #0
 8002822:	e001      	b.n	8002828 <SX1276SetRxConfig+0x16c>
 8002824:	2380      	movs	r3, #128	; 0x80
 8002826:	425b      	negs	r3, r3
 8002828:	4313      	orrs	r3, r2
 800282a:	b25a      	sxtb	r2, r3
                         ( SX1276Read( REG_PACKETCONFIG1 ) &
                           RF_PACKETCONFIG1_CRC_MASK &
                           RF_PACKETCONFIG1_PACKETFORMAT_MASK ) |
                           ( ( fixLen == 1 ) ? RF_PACKETCONFIG1_PACKETFORMAT_FIXED : RF_PACKETCONFIG1_PACKETFORMAT_VARIABLE ) |
                           ( crcOn << 4 ) );
 800282c:	2334      	movs	r3, #52	; 0x34
 800282e:	18fb      	adds	r3, r7, r3
 8002830:	781b      	ldrb	r3, [r3, #0]
 8002832:	011b      	lsls	r3, r3, #4
            else
            {
                SX1276Write( REG_PAYLOADLENGTH, 0xFF ); // Set payload length to the maximum
            }

            SX1276Write( REG_PACKETCONFIG1,
 8002834:	b25b      	sxtb	r3, r3
 8002836:	4313      	orrs	r3, r2
 8002838:	b25b      	sxtb	r3, r3
 800283a:	b2db      	uxtb	r3, r3
 800283c:	0019      	movs	r1, r3
 800283e:	2030      	movs	r0, #48	; 0x30
 8002840:	f001 f9b6 	bl	8003bb0 <SX1276Write>
                         ( SX1276Read( REG_PACKETCONFIG1 ) &
                           RF_PACKETCONFIG1_CRC_MASK &
                           RF_PACKETCONFIG1_PACKETFORMAT_MASK ) |
                           ( ( fixLen == 1 ) ? RF_PACKETCONFIG1_PACKETFORMAT_FIXED : RF_PACKETCONFIG1_PACKETFORMAT_VARIABLE ) |
                           ( crcOn << 4 ) );
            SX1276Write( REG_PACKETCONFIG2, ( SX1276Read( REG_PACKETCONFIG2 ) | RF_PACKETCONFIG2_DATAMODE_PACKET ) );
 8002844:	2031      	movs	r0, #49	; 0x31
 8002846:	f001 f9c7 	bl	8003bd8 <SX1276Read>
 800284a:	0003      	movs	r3, r0
 800284c:	001a      	movs	r2, r3
 800284e:	2340      	movs	r3, #64	; 0x40
 8002850:	4313      	orrs	r3, r2
 8002852:	b2db      	uxtb	r3, r3
 8002854:	0019      	movs	r1, r3
 8002856:	2031      	movs	r0, #49	; 0x31
 8002858:	f001 f9aa 	bl	8003bb0 <SX1276Write>
        }
        break;
 800285c:	e14d      	b.n	8002afa <SX1276SetRxConfig+0x43e>
    case MODEM_LORA:
        {
            if( bandwidth > 2 )
 800285e:	68bb      	ldr	r3, [r7, #8]
 8002860:	2b02      	cmp	r3, #2
 8002862:	d900      	bls.n	8002866 <SX1276SetRxConfig+0x1aa>
            {
                // Fatal error: When using LoRa modem only bandwidths 125, 250 and 500 kHz are supported
                while( 1 );
 8002864:	e7fe      	b.n	8002864 <SX1276SetRxConfig+0x1a8>
            }
            bandwidth += 7;
 8002866:	68bb      	ldr	r3, [r7, #8]
 8002868:	3307      	adds	r3, #7
 800286a:	60bb      	str	r3, [r7, #8]
            SX1276.Settings.LoRa.Bandwidth = bandwidth;
 800286c:	4b87      	ldr	r3, [pc, #540]	; (8002a8c <SX1276SetRxConfig+0x3d0>)
 800286e:	68ba      	ldr	r2, [r7, #8]
 8002870:	641a      	str	r2, [r3, #64]	; 0x40
            SX1276.Settings.LoRa.Datarate = datarate;
 8002872:	4b86      	ldr	r3, [pc, #536]	; (8002a8c <SX1276SetRxConfig+0x3d0>)
 8002874:	687a      	ldr	r2, [r7, #4]
 8002876:	645a      	str	r2, [r3, #68]	; 0x44
            SX1276.Settings.LoRa.Coderate = coderate;
 8002878:	4b84      	ldr	r3, [pc, #528]	; (8002a8c <SX1276SetRxConfig+0x3d0>)
 800287a:	220e      	movs	r2, #14
 800287c:	18ba      	adds	r2, r7, r2
 800287e:	2149      	movs	r1, #73	; 0x49
 8002880:	7812      	ldrb	r2, [r2, #0]
 8002882:	545a      	strb	r2, [r3, r1]
            SX1276.Settings.LoRa.PreambleLen = preambleLen;
 8002884:	4b81      	ldr	r3, [pc, #516]	; (8002a8c <SX1276SetRxConfig+0x3d0>)
 8002886:	2224      	movs	r2, #36	; 0x24
 8002888:	18ba      	adds	r2, r7, r2
 800288a:	214a      	movs	r1, #74	; 0x4a
 800288c:	8812      	ldrh	r2, [r2, #0]
 800288e:	525a      	strh	r2, [r3, r1]
            SX1276.Settings.LoRa.FixLen = fixLen;
 8002890:	4b7e      	ldr	r3, [pc, #504]	; (8002a8c <SX1276SetRxConfig+0x3d0>)
 8002892:	222c      	movs	r2, #44	; 0x2c
 8002894:	18ba      	adds	r2, r7, r2
 8002896:	214c      	movs	r1, #76	; 0x4c
 8002898:	7812      	ldrb	r2, [r2, #0]
 800289a:	545a      	strb	r2, [r3, r1]
            SX1276.Settings.LoRa.PayloadLen = payloadLen;
 800289c:	4b7b      	ldr	r3, [pc, #492]	; (8002a8c <SX1276SetRxConfig+0x3d0>)
 800289e:	2230      	movs	r2, #48	; 0x30
 80028a0:	18ba      	adds	r2, r7, r2
 80028a2:	214d      	movs	r1, #77	; 0x4d
 80028a4:	7812      	ldrb	r2, [r2, #0]
 80028a6:	545a      	strb	r2, [r3, r1]
            SX1276.Settings.LoRa.CrcOn = crcOn;
 80028a8:	4b78      	ldr	r3, [pc, #480]	; (8002a8c <SX1276SetRxConfig+0x3d0>)
 80028aa:	2234      	movs	r2, #52	; 0x34
 80028ac:	18ba      	adds	r2, r7, r2
 80028ae:	214e      	movs	r1, #78	; 0x4e
 80028b0:	7812      	ldrb	r2, [r2, #0]
 80028b2:	545a      	strb	r2, [r3, r1]
            SX1276.Settings.LoRa.FreqHopOn = freqHopOn;
 80028b4:	4b75      	ldr	r3, [pc, #468]	; (8002a8c <SX1276SetRxConfig+0x3d0>)
 80028b6:	2238      	movs	r2, #56	; 0x38
 80028b8:	18ba      	adds	r2, r7, r2
 80028ba:	214f      	movs	r1, #79	; 0x4f
 80028bc:	7812      	ldrb	r2, [r2, #0]
 80028be:	545a      	strb	r2, [r3, r1]
            SX1276.Settings.LoRa.HopPeriod = hopPeriod;
 80028c0:	4b72      	ldr	r3, [pc, #456]	; (8002a8c <SX1276SetRxConfig+0x3d0>)
 80028c2:	223c      	movs	r2, #60	; 0x3c
 80028c4:	18ba      	adds	r2, r7, r2
 80028c6:	2150      	movs	r1, #80	; 0x50
 80028c8:	7812      	ldrb	r2, [r2, #0]
 80028ca:	545a      	strb	r2, [r3, r1]
            SX1276.Settings.LoRa.IqInverted = iqInverted;
 80028cc:	4b6f      	ldr	r3, [pc, #444]	; (8002a8c <SX1276SetRxConfig+0x3d0>)
 80028ce:	2220      	movs	r2, #32
 80028d0:	2120      	movs	r1, #32
 80028d2:	468c      	mov	ip, r1
 80028d4:	44bc      	add	ip, r7
 80028d6:	4462      	add	r2, ip
 80028d8:	2151      	movs	r1, #81	; 0x51
 80028da:	7812      	ldrb	r2, [r2, #0]
 80028dc:	545a      	strb	r2, [r3, r1]
            SX1276.Settings.LoRa.RxContinuous = rxContinuous;
 80028de:	4b6b      	ldr	r3, [pc, #428]	; (8002a8c <SX1276SetRxConfig+0x3d0>)
 80028e0:	2224      	movs	r2, #36	; 0x24
 80028e2:	2120      	movs	r1, #32
 80028e4:	468c      	mov	ip, r1
 80028e6:	44bc      	add	ip, r7
 80028e8:	4462      	add	r2, ip
 80028ea:	2152      	movs	r1, #82	; 0x52
 80028ec:	7812      	ldrb	r2, [r2, #0]
 80028ee:	545a      	strb	r2, [r3, r1]

            if( datarate > 12 )
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	2b0c      	cmp	r3, #12
 80028f4:	d902      	bls.n	80028fc <SX1276SetRxConfig+0x240>
            {
                datarate = 12;
 80028f6:	230c      	movs	r3, #12
 80028f8:	607b      	str	r3, [r7, #4]
 80028fa:	e004      	b.n	8002906 <SX1276SetRxConfig+0x24a>
            }
            else if( datarate < 6 )
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	2b05      	cmp	r3, #5
 8002900:	d801      	bhi.n	8002906 <SX1276SetRxConfig+0x24a>
            {
                datarate = 6;
 8002902:	2306      	movs	r3, #6
 8002904:	607b      	str	r3, [r7, #4]
            }

            if( ( ( bandwidth == 7 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8002906:	68bb      	ldr	r3, [r7, #8]
 8002908:	2b07      	cmp	r3, #7
 800290a:	d105      	bne.n	8002918 <SX1276SetRxConfig+0x25c>
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	2b0b      	cmp	r3, #11
 8002910:	d008      	beq.n	8002924 <SX1276SetRxConfig+0x268>
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	2b0c      	cmp	r3, #12
 8002916:	d005      	beq.n	8002924 <SX1276SetRxConfig+0x268>
 8002918:	68bb      	ldr	r3, [r7, #8]
 800291a:	2b08      	cmp	r3, #8
 800291c:	d107      	bne.n	800292e <SX1276SetRxConfig+0x272>
                ( ( bandwidth == 8 ) && ( datarate == 12 ) ) )
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	2b0c      	cmp	r3, #12
 8002922:	d104      	bne.n	800292e <SX1276SetRxConfig+0x272>
            {
                SX1276.Settings.LoRa.LowDatarateOptimize = 0x01;
 8002924:	4b59      	ldr	r3, [pc, #356]	; (8002a8c <SX1276SetRxConfig+0x3d0>)
 8002926:	2248      	movs	r2, #72	; 0x48
 8002928:	2101      	movs	r1, #1
 800292a:	5499      	strb	r1, [r3, r2]
 800292c:	e003      	b.n	8002936 <SX1276SetRxConfig+0x27a>
            }
            else
            {
                SX1276.Settings.LoRa.LowDatarateOptimize = 0x00;
 800292e:	4b57      	ldr	r3, [pc, #348]	; (8002a8c <SX1276SetRxConfig+0x3d0>)
 8002930:	2248      	movs	r2, #72	; 0x48
 8002932:	2100      	movs	r1, #0
 8002934:	5499      	strb	r1, [r3, r2]
            }

            SX1276Write( REG_LR_MODEMCONFIG1,
                         ( SX1276Read( REG_LR_MODEMCONFIG1 ) &
 8002936:	201d      	movs	r0, #29
 8002938:	f001 f94e 	bl	8003bd8 <SX1276Read>
            else
            {
                SX1276.Settings.LoRa.LowDatarateOptimize = 0x00;
            }

            SX1276Write( REG_LR_MODEMCONFIG1,
 800293c:	68bb      	ldr	r3, [r7, #8]
 800293e:	b2db      	uxtb	r3, r3
 8002940:	011b      	lsls	r3, r3, #4
 8002942:	b2da      	uxtb	r2, r3
 8002944:	230e      	movs	r3, #14
 8002946:	18fb      	adds	r3, r7, r3
 8002948:	781b      	ldrb	r3, [r3, #0]
 800294a:	18db      	adds	r3, r3, r3
 800294c:	b2db      	uxtb	r3, r3
 800294e:	4313      	orrs	r3, r2
 8002950:	b2da      	uxtb	r2, r3
 8002952:	232c      	movs	r3, #44	; 0x2c
 8002954:	18fb      	adds	r3, r7, r3
 8002956:	781b      	ldrb	r3, [r3, #0]
 8002958:	4313      	orrs	r3, r2
 800295a:	b2db      	uxtb	r3, r3
 800295c:	0019      	movs	r1, r3
 800295e:	201d      	movs	r0, #29
 8002960:	f001 f926 	bl	8003bb0 <SX1276Write>
                           RFLR_MODEMCONFIG1_IMPLICITHEADER_MASK ) |
                           ( bandwidth << 4 ) | ( coderate << 1 ) |
                           fixLen );

            SX1276Write( REG_LR_MODEMCONFIG2,
                         ( SX1276Read( REG_LR_MODEMCONFIG2 ) &
 8002964:	201e      	movs	r0, #30
 8002966:	f001 f937 	bl	8003bd8 <SX1276Read>
 800296a:	0003      	movs	r3, r0
 800296c:	001a      	movs	r2, r3
                           RFLR_MODEMCONFIG1_CODINGRATE_MASK &
                           RFLR_MODEMCONFIG1_IMPLICITHEADER_MASK ) |
                           ( bandwidth << 4 ) | ( coderate << 1 ) |
                           fixLen );

            SX1276Write( REG_LR_MODEMCONFIG2,
 800296e:	2308      	movs	r3, #8
 8002970:	4013      	ands	r3, r2
 8002972:	b2da      	uxtb	r2, r3
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	b2db      	uxtb	r3, r3
 8002978:	011b      	lsls	r3, r3, #4
 800297a:	b2db      	uxtb	r3, r3
 800297c:	4313      	orrs	r3, r2
 800297e:	b2da      	uxtb	r2, r3
 8002980:	2334      	movs	r3, #52	; 0x34
 8002982:	18fb      	adds	r3, r7, r3
 8002984:	781b      	ldrb	r3, [r3, #0]
 8002986:	009b      	lsls	r3, r3, #2
 8002988:	b2db      	uxtb	r3, r3
 800298a:	4313      	orrs	r3, r2
 800298c:	b2da      	uxtb	r2, r3
 800298e:	2328      	movs	r3, #40	; 0x28
 8002990:	18fb      	adds	r3, r7, r3
 8002992:	881b      	ldrh	r3, [r3, #0]
 8002994:	0a1b      	lsrs	r3, r3, #8
 8002996:	b29b      	uxth	r3, r3
 8002998:	b2db      	uxtb	r3, r3
 800299a:	2103      	movs	r1, #3
 800299c:	400b      	ands	r3, r1
 800299e:	b2db      	uxtb	r3, r3
 80029a0:	4313      	orrs	r3, r2
 80029a2:	b2db      	uxtb	r3, r3
 80029a4:	0019      	movs	r1, r3
 80029a6:	201e      	movs	r0, #30
 80029a8:	f001 f902 	bl	8003bb0 <SX1276Write>
                           RFLR_MODEMCONFIG2_SYMBTIMEOUTMSB_MASK ) |
                           ( datarate << 4 ) | ( crcOn << 2 ) |
                           ( ( symbTimeout >> 8 ) & ~RFLR_MODEMCONFIG2_SYMBTIMEOUTMSB_MASK ) );

            SX1276Write( REG_LR_MODEMCONFIG3,
                         ( SX1276Read( REG_LR_MODEMCONFIG3 ) &
 80029ac:	2026      	movs	r0, #38	; 0x26
 80029ae:	f001 f913 	bl	8003bd8 <SX1276Read>
 80029b2:	0003      	movs	r3, r0
                           RFLR_MODEMCONFIG2_RXPAYLOADCRC_MASK &
                           RFLR_MODEMCONFIG2_SYMBTIMEOUTMSB_MASK ) |
                           ( datarate << 4 ) | ( crcOn << 2 ) |
                           ( ( symbTimeout >> 8 ) & ~RFLR_MODEMCONFIG2_SYMBTIMEOUTMSB_MASK ) );

            SX1276Write( REG_LR_MODEMCONFIG3,
 80029b4:	b25b      	sxtb	r3, r3
 80029b6:	2208      	movs	r2, #8
 80029b8:	4393      	bics	r3, r2
 80029ba:	b25a      	sxtb	r2, r3
                         ( SX1276Read( REG_LR_MODEMCONFIG3 ) &
                           RFLR_MODEMCONFIG3_LOWDATARATEOPTIMIZE_MASK ) |
                           ( SX1276.Settings.LoRa.LowDatarateOptimize << 3 ) );
 80029bc:	4b33      	ldr	r3, [pc, #204]	; (8002a8c <SX1276SetRxConfig+0x3d0>)
 80029be:	2148      	movs	r1, #72	; 0x48
 80029c0:	5c5b      	ldrb	r3, [r3, r1]
 80029c2:	00db      	lsls	r3, r3, #3
                           RFLR_MODEMCONFIG2_RXPAYLOADCRC_MASK &
                           RFLR_MODEMCONFIG2_SYMBTIMEOUTMSB_MASK ) |
                           ( datarate << 4 ) | ( crcOn << 2 ) |
                           ( ( symbTimeout >> 8 ) & ~RFLR_MODEMCONFIG2_SYMBTIMEOUTMSB_MASK ) );

            SX1276Write( REG_LR_MODEMCONFIG3,
 80029c4:	b25b      	sxtb	r3, r3
 80029c6:	4313      	orrs	r3, r2
 80029c8:	b25b      	sxtb	r3, r3
 80029ca:	b2db      	uxtb	r3, r3
 80029cc:	0019      	movs	r1, r3
 80029ce:	2026      	movs	r0, #38	; 0x26
 80029d0:	f001 f8ee 	bl	8003bb0 <SX1276Write>
                         ( SX1276Read( REG_LR_MODEMCONFIG3 ) &
                           RFLR_MODEMCONFIG3_LOWDATARATEOPTIMIZE_MASK ) |
                           ( SX1276.Settings.LoRa.LowDatarateOptimize << 3 ) );

            SX1276Write( REG_LR_SYMBTIMEOUTLSB, ( uint8_t )( symbTimeout & 0xFF ) );
 80029d4:	2328      	movs	r3, #40	; 0x28
 80029d6:	18fb      	adds	r3, r7, r3
 80029d8:	881b      	ldrh	r3, [r3, #0]
 80029da:	b2db      	uxtb	r3, r3
 80029dc:	0019      	movs	r1, r3
 80029de:	201f      	movs	r0, #31
 80029e0:	f001 f8e6 	bl	8003bb0 <SX1276Write>

            SX1276Write( REG_LR_PREAMBLEMSB, ( uint8_t )( ( preambleLen >> 8 ) & 0xFF ) );
 80029e4:	2324      	movs	r3, #36	; 0x24
 80029e6:	18fb      	adds	r3, r7, r3
 80029e8:	881b      	ldrh	r3, [r3, #0]
 80029ea:	0a1b      	lsrs	r3, r3, #8
 80029ec:	b29b      	uxth	r3, r3
 80029ee:	b2db      	uxtb	r3, r3
 80029f0:	0019      	movs	r1, r3
 80029f2:	2020      	movs	r0, #32
 80029f4:	f001 f8dc 	bl	8003bb0 <SX1276Write>
            SX1276Write( REG_LR_PREAMBLELSB, ( uint8_t )( preambleLen & 0xFF ) );
 80029f8:	2324      	movs	r3, #36	; 0x24
 80029fa:	18fb      	adds	r3, r7, r3
 80029fc:	881b      	ldrh	r3, [r3, #0]
 80029fe:	b2db      	uxtb	r3, r3
 8002a00:	0019      	movs	r1, r3
 8002a02:	2021      	movs	r0, #33	; 0x21
 8002a04:	f001 f8d4 	bl	8003bb0 <SX1276Write>

            if( fixLen == 1 )
 8002a08:	232c      	movs	r3, #44	; 0x2c
 8002a0a:	18fb      	adds	r3, r7, r3
 8002a0c:	781b      	ldrb	r3, [r3, #0]
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d006      	beq.n	8002a20 <SX1276SetRxConfig+0x364>
            {
                SX1276Write( REG_LR_PAYLOADLENGTH, payloadLen );
 8002a12:	2330      	movs	r3, #48	; 0x30
 8002a14:	18fb      	adds	r3, r7, r3
 8002a16:	781b      	ldrb	r3, [r3, #0]
 8002a18:	0019      	movs	r1, r3
 8002a1a:	2022      	movs	r0, #34	; 0x22
 8002a1c:	f001 f8c8 	bl	8003bb0 <SX1276Write>
            }

            if( SX1276.Settings.LoRa.FreqHopOn == true )
 8002a20:	4b1a      	ldr	r3, [pc, #104]	; (8002a8c <SX1276SetRxConfig+0x3d0>)
 8002a22:	224f      	movs	r2, #79	; 0x4f
 8002a24:	5c9b      	ldrb	r3, [r3, r2]
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d013      	beq.n	8002a52 <SX1276SetRxConfig+0x396>
            {
                SX1276Write( REG_LR_PLLHOP, ( SX1276Read( REG_LR_PLLHOP ) & RFLR_PLLHOP_FASTHOP_MASK ) | RFLR_PLLHOP_FASTHOP_ON );
 8002a2a:	2044      	movs	r0, #68	; 0x44
 8002a2c:	f001 f8d4 	bl	8003bd8 <SX1276Read>
 8002a30:	0003      	movs	r3, r0
 8002a32:	001a      	movs	r2, r3
 8002a34:	2380      	movs	r3, #128	; 0x80
 8002a36:	425b      	negs	r3, r3
 8002a38:	4313      	orrs	r3, r2
 8002a3a:	b2db      	uxtb	r3, r3
 8002a3c:	0019      	movs	r1, r3
 8002a3e:	2044      	movs	r0, #68	; 0x44
 8002a40:	f001 f8b6 	bl	8003bb0 <SX1276Write>
                SX1276Write( REG_LR_HOPPERIOD, SX1276.Settings.LoRa.HopPeriod );
 8002a44:	4b11      	ldr	r3, [pc, #68]	; (8002a8c <SX1276SetRxConfig+0x3d0>)
 8002a46:	2250      	movs	r2, #80	; 0x50
 8002a48:	5c9b      	ldrb	r3, [r3, r2]
 8002a4a:	0019      	movs	r1, r3
 8002a4c:	2024      	movs	r0, #36	; 0x24
 8002a4e:	f001 f8af 	bl	8003bb0 <SX1276Write>
            }

            if( ( bandwidth == 9 ) && ( SX1276.Settings.Channel > RF_MID_BAND_THRESH ) )
 8002a52:	68bb      	ldr	r3, [r7, #8]
 8002a54:	2b09      	cmp	r3, #9
 8002a56:	d10d      	bne.n	8002a74 <SX1276SetRxConfig+0x3b8>
 8002a58:	4b0c      	ldr	r3, [pc, #48]	; (8002a8c <SX1276SetRxConfig+0x3d0>)
 8002a5a:	689b      	ldr	r3, [r3, #8]
 8002a5c:	4a0d      	ldr	r2, [pc, #52]	; (8002a94 <SX1276SetRxConfig+0x3d8>)
 8002a5e:	4293      	cmp	r3, r2
 8002a60:	d908      	bls.n	8002a74 <SX1276SetRxConfig+0x3b8>
            {
                // ERRATA 2.1 - Sensitivity Optimization with a 500 kHz Bandwidth
                SX1276Write( REG_LR_TEST36, 0x02 );
 8002a62:	2102      	movs	r1, #2
 8002a64:	2036      	movs	r0, #54	; 0x36
 8002a66:	f001 f8a3 	bl	8003bb0 <SX1276Write>
                SX1276Write( REG_LR_TEST3A, 0x64 );
 8002a6a:	2164      	movs	r1, #100	; 0x64
 8002a6c:	203a      	movs	r0, #58	; 0x3a
 8002a6e:	f001 f89f 	bl	8003bb0 <SX1276Write>
 8002a72:	e015      	b.n	8002aa0 <SX1276SetRxConfig+0x3e4>
            }
            else if( bandwidth == 9 )
 8002a74:	68bb      	ldr	r3, [r7, #8]
 8002a76:	2b09      	cmp	r3, #9
 8002a78:	d10e      	bne.n	8002a98 <SX1276SetRxConfig+0x3dc>
            {
                // ERRATA 2.1 - Sensitivity Optimization with a 500 kHz Bandwidth
                SX1276Write( REG_LR_TEST36, 0x02 );
 8002a7a:	2102      	movs	r1, #2
 8002a7c:	2036      	movs	r0, #54	; 0x36
 8002a7e:	f001 f897 	bl	8003bb0 <SX1276Write>
                SX1276Write( REG_LR_TEST3A, 0x7F );
 8002a82:	217f      	movs	r1, #127	; 0x7f
 8002a84:	203a      	movs	r0, #58	; 0x3a
 8002a86:	f001 f893 	bl	8003bb0 <SX1276Write>
 8002a8a:	e009      	b.n	8002aa0 <SX1276SetRxConfig+0x3e4>
 8002a8c:	2000058c 	.word	0x2000058c
 8002a90:	417e8480 	.word	0x417e8480
 8002a94:	1f4add40 	.word	0x1f4add40
            }
            else
            {
                // ERRATA 2.1 - Sensitivity Optimization with a 500 kHz Bandwidth
                SX1276Write( REG_LR_TEST36, 0x03 );
 8002a98:	2103      	movs	r1, #3
 8002a9a:	2036      	movs	r0, #54	; 0x36
 8002a9c:	f001 f888 	bl	8003bb0 <SX1276Write>
            }

            if( datarate == 6 )
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	2b06      	cmp	r3, #6
 8002aa4:	d114      	bne.n	8002ad0 <SX1276SetRxConfig+0x414>
            {
                SX1276Write( REG_LR_DETECTOPTIMIZE,
                             ( SX1276Read( REG_LR_DETECTOPTIMIZE ) &
 8002aa6:	2031      	movs	r0, #49	; 0x31
 8002aa8:	f001 f896 	bl	8003bd8 <SX1276Read>
 8002aac:	0003      	movs	r3, r0
                SX1276Write( REG_LR_TEST36, 0x03 );
            }

            if( datarate == 6 )
            {
                SX1276Write( REG_LR_DETECTOPTIMIZE,
 8002aae:	b25b      	sxtb	r3, r3
 8002ab0:	2207      	movs	r2, #7
 8002ab2:	4393      	bics	r3, r2
 8002ab4:	b25b      	sxtb	r3, r3
 8002ab6:	2205      	movs	r2, #5
 8002ab8:	4313      	orrs	r3, r2
 8002aba:	b25b      	sxtb	r3, r3
 8002abc:	b2db      	uxtb	r3, r3
 8002abe:	0019      	movs	r1, r3
 8002ac0:	2031      	movs	r0, #49	; 0x31
 8002ac2:	f001 f875 	bl	8003bb0 <SX1276Write>
                             ( SX1276Read( REG_LR_DETECTOPTIMIZE ) &
                               RFLR_DETECTIONOPTIMIZE_MASK ) |
                               RFLR_DETECTIONOPTIMIZE_SF6 );
                SX1276Write( REG_LR_DETECTIONTHRESHOLD,
 8002ac6:	210c      	movs	r1, #12
 8002ac8:	2037      	movs	r0, #55	; 0x37
 8002aca:	f001 f871 	bl	8003bb0 <SX1276Write>
                             RFLR_DETECTIONOPTIMIZE_SF7_TO_SF12 );
                SX1276Write( REG_LR_DETECTIONTHRESHOLD,
                             RFLR_DETECTIONTHRESH_SF7_TO_SF12 );
            }
        }
        break;
 8002ace:	e013      	b.n	8002af8 <SX1276SetRxConfig+0x43c>
                             RFLR_DETECTIONTHRESH_SF6 );
            }
            else
            {
                SX1276Write( REG_LR_DETECTOPTIMIZE,
                             ( SX1276Read( REG_LR_DETECTOPTIMIZE ) &
 8002ad0:	2031      	movs	r0, #49	; 0x31
 8002ad2:	f001 f881 	bl	8003bd8 <SX1276Read>
 8002ad6:	0003      	movs	r3, r0
                SX1276Write( REG_LR_DETECTIONTHRESHOLD,
                             RFLR_DETECTIONTHRESH_SF6 );
            }
            else
            {
                SX1276Write( REG_LR_DETECTOPTIMIZE,
 8002ad8:	b25b      	sxtb	r3, r3
 8002ada:	2207      	movs	r2, #7
 8002adc:	4393      	bics	r3, r2
 8002ade:	b25b      	sxtb	r3, r3
 8002ae0:	2203      	movs	r2, #3
 8002ae2:	4313      	orrs	r3, r2
 8002ae4:	b25b      	sxtb	r3, r3
 8002ae6:	b2db      	uxtb	r3, r3
 8002ae8:	0019      	movs	r1, r3
 8002aea:	2031      	movs	r0, #49	; 0x31
 8002aec:	f001 f860 	bl	8003bb0 <SX1276Write>
                             ( SX1276Read( REG_LR_DETECTOPTIMIZE ) &
                             RFLR_DETECTIONOPTIMIZE_MASK ) |
                             RFLR_DETECTIONOPTIMIZE_SF7_TO_SF12 );
                SX1276Write( REG_LR_DETECTIONTHRESHOLD,
 8002af0:	210a      	movs	r1, #10
 8002af2:	2037      	movs	r0, #55	; 0x37
 8002af4:	f001 f85c 	bl	8003bb0 <SX1276Write>
                             RFLR_DETECTIONTHRESH_SF7_TO_SF12 );
            }
        }
        break;
 8002af8:	46c0      	nop			; (mov r8, r8)
    }
}
 8002afa:	46c0      	nop			; (mov r8, r8)
 8002afc:	46bd      	mov	sp, r7
 8002afe:	b005      	add	sp, #20
 8002b00:	bd90      	pop	{r4, r7, pc}
 8002b02:	46c0      	nop			; (mov r8, r8)

08002b04 <SX1276SetTxConfig>:
void SX1276SetTxConfig( RadioModems_t modem, int8_t power, uint32_t fdev,
                        uint32_t bandwidth, uint32_t datarate,
                        uint8_t coderate, uint16_t preambleLen,
                        bool fixLen, bool crcOn, bool freqHopOn,
                        uint8_t hopPeriod, bool iqInverted, uint32_t timeout )
{
 8002b04:	b590      	push	{r4, r7, lr}
 8002b06:	b085      	sub	sp, #20
 8002b08:	af00      	add	r7, sp, #0
 8002b0a:	60ba      	str	r2, [r7, #8]
 8002b0c:	607b      	str	r3, [r7, #4]
 8002b0e:	230f      	movs	r3, #15
 8002b10:	18fb      	adds	r3, r7, r3
 8002b12:	1c02      	adds	r2, r0, #0
 8002b14:	701a      	strb	r2, [r3, #0]
 8002b16:	230e      	movs	r3, #14
 8002b18:	18fb      	adds	r3, r7, r3
 8002b1a:	1c0a      	adds	r2, r1, #0
 8002b1c:	701a      	strb	r2, [r3, #0]
    SX1276SetModem( modem );
 8002b1e:	230f      	movs	r3, #15
 8002b20:	18fb      	adds	r3, r7, r3
 8002b22:	781b      	ldrb	r3, [r3, #0]
 8002b24:	0018      	movs	r0, r3
 8002b26:	f000 ffe3 	bl	8003af0 <SX1276SetModem>

    SX1276SetRfTxPower( power );
 8002b2a:	230e      	movs	r3, #14
 8002b2c:	18fb      	adds	r3, r7, r3
 8002b2e:	781b      	ldrb	r3, [r3, #0]
 8002b30:	b25b      	sxtb	r3, r3
 8002b32:	0018      	movs	r0, r3
 8002b34:	f001 fe88 	bl	8004848 <SX1276SetRfTxPower>

    switch( modem )
 8002b38:	230f      	movs	r3, #15
 8002b3a:	18fb      	adds	r3, r7, r3
 8002b3c:	781b      	ldrb	r3, [r3, #0]
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d003      	beq.n	8002b4a <SX1276SetTxConfig+0x46>
 8002b42:	2b01      	cmp	r3, #1
 8002b44:	d100      	bne.n	8002b48 <SX1276SetTxConfig+0x44>
 8002b46:	e0a4      	b.n	8002c92 <SX1276SetTxConfig+0x18e>
                             RFLR_DETECTIONTHRESH_SF7_TO_SF12 );
            }
        }
        break;
    }
}
 8002b48:	e1a2      	b.n	8002e90 <SX1276SetTxConfig+0x38c>

    switch( modem )
    {
    case MODEM_FSK:
        {
            SX1276.Settings.Fsk.Power = power;
 8002b4a:	4bd3      	ldr	r3, [pc, #844]	; (8002e98 <SX1276SetTxConfig+0x394>)
 8002b4c:	220e      	movs	r2, #14
 8002b4e:	18ba      	adds	r2, r7, r2
 8002b50:	7812      	ldrb	r2, [r2, #0]
 8002b52:	731a      	strb	r2, [r3, #12]
            SX1276.Settings.Fsk.Fdev = fdev;
 8002b54:	4bd0      	ldr	r3, [pc, #832]	; (8002e98 <SX1276SetTxConfig+0x394>)
 8002b56:	68ba      	ldr	r2, [r7, #8]
 8002b58:	611a      	str	r2, [r3, #16]
            SX1276.Settings.Fsk.Bandwidth = bandwidth;
 8002b5a:	4bcf      	ldr	r3, [pc, #828]	; (8002e98 <SX1276SetTxConfig+0x394>)
 8002b5c:	687a      	ldr	r2, [r7, #4]
 8002b5e:	615a      	str	r2, [r3, #20]
            SX1276.Settings.Fsk.Datarate = datarate;
 8002b60:	4bcd      	ldr	r3, [pc, #820]	; (8002e98 <SX1276SetTxConfig+0x394>)
 8002b62:	6a3a      	ldr	r2, [r7, #32]
 8002b64:	61da      	str	r2, [r3, #28]
            SX1276.Settings.Fsk.PreambleLen = preambleLen;
 8002b66:	4bcc      	ldr	r3, [pc, #816]	; (8002e98 <SX1276SetTxConfig+0x394>)
 8002b68:	2228      	movs	r2, #40	; 0x28
 8002b6a:	18ba      	adds	r2, r7, r2
 8002b6c:	8812      	ldrh	r2, [r2, #0]
 8002b6e:	841a      	strh	r2, [r3, #32]
            SX1276.Settings.Fsk.FixLen = fixLen;
 8002b70:	4bc9      	ldr	r3, [pc, #804]	; (8002e98 <SX1276SetTxConfig+0x394>)
 8002b72:	222c      	movs	r2, #44	; 0x2c
 8002b74:	18ba      	adds	r2, r7, r2
 8002b76:	2122      	movs	r1, #34	; 0x22
 8002b78:	7812      	ldrb	r2, [r2, #0]
 8002b7a:	545a      	strb	r2, [r3, r1]
            SX1276.Settings.Fsk.CrcOn = crcOn;
 8002b7c:	4bc6      	ldr	r3, [pc, #792]	; (8002e98 <SX1276SetTxConfig+0x394>)
 8002b7e:	2230      	movs	r2, #48	; 0x30
 8002b80:	18ba      	adds	r2, r7, r2
 8002b82:	2124      	movs	r1, #36	; 0x24
 8002b84:	7812      	ldrb	r2, [r2, #0]
 8002b86:	545a      	strb	r2, [r3, r1]
            SX1276.Settings.Fsk.IqInverted = iqInverted;
 8002b88:	4bc3      	ldr	r3, [pc, #780]	; (8002e98 <SX1276SetTxConfig+0x394>)
 8002b8a:	223c      	movs	r2, #60	; 0x3c
 8002b8c:	18ba      	adds	r2, r7, r2
 8002b8e:	2125      	movs	r1, #37	; 0x25
 8002b90:	7812      	ldrb	r2, [r2, #0]
 8002b92:	545a      	strb	r2, [r3, r1]
            SX1276.Settings.Fsk.TxTimeout = timeout;
 8002b94:	4bc0      	ldr	r3, [pc, #768]	; (8002e98 <SX1276SetTxConfig+0x394>)
 8002b96:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002b98:	629a      	str	r2, [r3, #40]	; 0x28

            fdev = ( uint16_t )( ( double )fdev / ( double )FREQ_STEP );
 8002b9a:	68b8      	ldr	r0, [r7, #8]
 8002b9c:	f7ff fafc 	bl	8002198 <__aeabi_ui2d>
 8002ba0:	2200      	movs	r2, #0
 8002ba2:	4bbe      	ldr	r3, [pc, #760]	; (8002e9c <SX1276SetTxConfig+0x398>)
 8002ba4:	f7fe f88e 	bl	8000cc4 <__aeabi_ddiv>
 8002ba8:	0003      	movs	r3, r0
 8002baa:	000c      	movs	r4, r1
 8002bac:	0018      	movs	r0, r3
 8002bae:	0021      	movs	r1, r4
 8002bb0:	f7fd fc7e 	bl	80004b0 <__aeabi_d2uiz>
 8002bb4:	0003      	movs	r3, r0
 8002bb6:	b29b      	uxth	r3, r3
 8002bb8:	60bb      	str	r3, [r7, #8]
            SX1276Write( REG_FDEVMSB, ( uint8_t )( fdev >> 8 ) );
 8002bba:	68bb      	ldr	r3, [r7, #8]
 8002bbc:	0a1b      	lsrs	r3, r3, #8
 8002bbe:	b2db      	uxtb	r3, r3
 8002bc0:	0019      	movs	r1, r3
 8002bc2:	2004      	movs	r0, #4
 8002bc4:	f000 fff4 	bl	8003bb0 <SX1276Write>
            SX1276Write( REG_FDEVLSB, ( uint8_t )( fdev & 0xFF ) );
 8002bc8:	68bb      	ldr	r3, [r7, #8]
 8002bca:	b2db      	uxtb	r3, r3
 8002bcc:	0019      	movs	r1, r3
 8002bce:	2005      	movs	r0, #5
 8002bd0:	f000 ffee 	bl	8003bb0 <SX1276Write>

            datarate = ( uint16_t )( ( double )XTAL_FREQ / ( double )datarate );
 8002bd4:	6a38      	ldr	r0, [r7, #32]
 8002bd6:	f7ff fadf 	bl	8002198 <__aeabi_ui2d>
 8002bda:	0003      	movs	r3, r0
 8002bdc:	000c      	movs	r4, r1
 8002bde:	001a      	movs	r2, r3
 8002be0:	0023      	movs	r3, r4
 8002be2:	2000      	movs	r0, #0
 8002be4:	49ae      	ldr	r1, [pc, #696]	; (8002ea0 <SX1276SetTxConfig+0x39c>)
 8002be6:	f7fe f86d 	bl	8000cc4 <__aeabi_ddiv>
 8002bea:	0003      	movs	r3, r0
 8002bec:	000c      	movs	r4, r1
 8002bee:	0018      	movs	r0, r3
 8002bf0:	0021      	movs	r1, r4
 8002bf2:	f7fd fc5d 	bl	80004b0 <__aeabi_d2uiz>
 8002bf6:	0003      	movs	r3, r0
 8002bf8:	b29b      	uxth	r3, r3
 8002bfa:	623b      	str	r3, [r7, #32]
            SX1276Write( REG_BITRATEMSB, ( uint8_t )( datarate >> 8 ) );
 8002bfc:	6a3b      	ldr	r3, [r7, #32]
 8002bfe:	0a1b      	lsrs	r3, r3, #8
 8002c00:	b2db      	uxtb	r3, r3
 8002c02:	0019      	movs	r1, r3
 8002c04:	2002      	movs	r0, #2
 8002c06:	f000 ffd3 	bl	8003bb0 <SX1276Write>
            SX1276Write( REG_BITRATELSB, ( uint8_t )( datarate & 0xFF ) );
 8002c0a:	6a3b      	ldr	r3, [r7, #32]
 8002c0c:	b2db      	uxtb	r3, r3
 8002c0e:	0019      	movs	r1, r3
 8002c10:	2003      	movs	r0, #3
 8002c12:	f000 ffcd 	bl	8003bb0 <SX1276Write>

            SX1276Write( REG_PREAMBLEMSB, ( preambleLen >> 8 ) & 0x00FF );
 8002c16:	2328      	movs	r3, #40	; 0x28
 8002c18:	18fb      	adds	r3, r7, r3
 8002c1a:	881b      	ldrh	r3, [r3, #0]
 8002c1c:	0a1b      	lsrs	r3, r3, #8
 8002c1e:	b29b      	uxth	r3, r3
 8002c20:	b2db      	uxtb	r3, r3
 8002c22:	0019      	movs	r1, r3
 8002c24:	2025      	movs	r0, #37	; 0x25
 8002c26:	f000 ffc3 	bl	8003bb0 <SX1276Write>
            SX1276Write( REG_PREAMBLELSB, preambleLen & 0xFF );
 8002c2a:	2328      	movs	r3, #40	; 0x28
 8002c2c:	18fb      	adds	r3, r7, r3
 8002c2e:	881b      	ldrh	r3, [r3, #0]
 8002c30:	b2db      	uxtb	r3, r3
 8002c32:	0019      	movs	r1, r3
 8002c34:	2026      	movs	r0, #38	; 0x26
 8002c36:	f000 ffbb 	bl	8003bb0 <SX1276Write>

            SX1276Write( REG_PACKETCONFIG1,
                         ( SX1276Read( REG_PACKETCONFIG1 ) &
 8002c3a:	2030      	movs	r0, #48	; 0x30
 8002c3c:	f000 ffcc 	bl	8003bd8 <SX1276Read>
 8002c40:	0003      	movs	r3, r0
            SX1276Write( REG_BITRATELSB, ( uint8_t )( datarate & 0xFF ) );

            SX1276Write( REG_PREAMBLEMSB, ( preambleLen >> 8 ) & 0x00FF );
            SX1276Write( REG_PREAMBLELSB, preambleLen & 0xFF );

            SX1276Write( REG_PACKETCONFIG1,
 8002c42:	b25b      	sxtb	r3, r3
 8002c44:	226f      	movs	r2, #111	; 0x6f
 8002c46:	4013      	ands	r3, r2
 8002c48:	b25a      	sxtb	r2, r3
 8002c4a:	232c      	movs	r3, #44	; 0x2c
 8002c4c:	18fb      	adds	r3, r7, r3
 8002c4e:	781b      	ldrb	r3, [r3, #0]
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d001      	beq.n	8002c58 <SX1276SetTxConfig+0x154>
 8002c54:	2300      	movs	r3, #0
 8002c56:	e001      	b.n	8002c5c <SX1276SetTxConfig+0x158>
 8002c58:	2380      	movs	r3, #128	; 0x80
 8002c5a:	425b      	negs	r3, r3
 8002c5c:	4313      	orrs	r3, r2
 8002c5e:	b25a      	sxtb	r2, r3
                         ( SX1276Read( REG_PACKETCONFIG1 ) &
                           RF_PACKETCONFIG1_CRC_MASK &
                           RF_PACKETCONFIG1_PACKETFORMAT_MASK ) |
                           ( ( fixLen == 1 ) ? RF_PACKETCONFIG1_PACKETFORMAT_FIXED : RF_PACKETCONFIG1_PACKETFORMAT_VARIABLE ) |
                           ( crcOn << 4 ) );
 8002c60:	2330      	movs	r3, #48	; 0x30
 8002c62:	18fb      	adds	r3, r7, r3
 8002c64:	781b      	ldrb	r3, [r3, #0]
 8002c66:	011b      	lsls	r3, r3, #4
            SX1276Write( REG_BITRATELSB, ( uint8_t )( datarate & 0xFF ) );

            SX1276Write( REG_PREAMBLEMSB, ( preambleLen >> 8 ) & 0x00FF );
            SX1276Write( REG_PREAMBLELSB, preambleLen & 0xFF );

            SX1276Write( REG_PACKETCONFIG1,
 8002c68:	b25b      	sxtb	r3, r3
 8002c6a:	4313      	orrs	r3, r2
 8002c6c:	b25b      	sxtb	r3, r3
 8002c6e:	b2db      	uxtb	r3, r3
 8002c70:	0019      	movs	r1, r3
 8002c72:	2030      	movs	r0, #48	; 0x30
 8002c74:	f000 ff9c 	bl	8003bb0 <SX1276Write>
                         ( SX1276Read( REG_PACKETCONFIG1 ) &
                           RF_PACKETCONFIG1_CRC_MASK &
                           RF_PACKETCONFIG1_PACKETFORMAT_MASK ) |
                           ( ( fixLen == 1 ) ? RF_PACKETCONFIG1_PACKETFORMAT_FIXED : RF_PACKETCONFIG1_PACKETFORMAT_VARIABLE ) |
                           ( crcOn << 4 ) );
            SX1276Write( REG_PACKETCONFIG2, ( SX1276Read( REG_PACKETCONFIG2 ) | RF_PACKETCONFIG2_DATAMODE_PACKET ) );
 8002c78:	2031      	movs	r0, #49	; 0x31
 8002c7a:	f000 ffad 	bl	8003bd8 <SX1276Read>
 8002c7e:	0003      	movs	r3, r0
 8002c80:	001a      	movs	r2, r3
 8002c82:	2340      	movs	r3, #64	; 0x40
 8002c84:	4313      	orrs	r3, r2
 8002c86:	b2db      	uxtb	r3, r3
 8002c88:	0019      	movs	r1, r3
 8002c8a:	2031      	movs	r0, #49	; 0x31
 8002c8c:	f000 ff90 	bl	8003bb0 <SX1276Write>
        }
        break;
 8002c90:	e0fe      	b.n	8002e90 <SX1276SetTxConfig+0x38c>
    case MODEM_LORA:
        {
            SX1276.Settings.LoRa.Power = power;
 8002c92:	4b81      	ldr	r3, [pc, #516]	; (8002e98 <SX1276SetTxConfig+0x394>)
 8002c94:	220e      	movs	r2, #14
 8002c96:	18ba      	adds	r2, r7, r2
 8002c98:	213c      	movs	r1, #60	; 0x3c
 8002c9a:	7812      	ldrb	r2, [r2, #0]
 8002c9c:	545a      	strb	r2, [r3, r1]
            if( bandwidth > 2 )
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	2b02      	cmp	r3, #2
 8002ca2:	d900      	bls.n	8002ca6 <SX1276SetTxConfig+0x1a2>
            {
                // Fatal error: When using LoRa modem only bandwidths 125, 250 and 500 kHz are supported
                while( 1 );
 8002ca4:	e7fe      	b.n	8002ca4 <SX1276SetTxConfig+0x1a0>
            }
            bandwidth += 7;
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	3307      	adds	r3, #7
 8002caa:	607b      	str	r3, [r7, #4]
            SX1276.Settings.LoRa.Bandwidth = bandwidth;
 8002cac:	4b7a      	ldr	r3, [pc, #488]	; (8002e98 <SX1276SetTxConfig+0x394>)
 8002cae:	687a      	ldr	r2, [r7, #4]
 8002cb0:	641a      	str	r2, [r3, #64]	; 0x40
            SX1276.Settings.LoRa.Datarate = datarate;
 8002cb2:	4b79      	ldr	r3, [pc, #484]	; (8002e98 <SX1276SetTxConfig+0x394>)
 8002cb4:	6a3a      	ldr	r2, [r7, #32]
 8002cb6:	645a      	str	r2, [r3, #68]	; 0x44
            SX1276.Settings.LoRa.Coderate = coderate;
 8002cb8:	4b77      	ldr	r3, [pc, #476]	; (8002e98 <SX1276SetTxConfig+0x394>)
 8002cba:	2224      	movs	r2, #36	; 0x24
 8002cbc:	18ba      	adds	r2, r7, r2
 8002cbe:	2149      	movs	r1, #73	; 0x49
 8002cc0:	7812      	ldrb	r2, [r2, #0]
 8002cc2:	545a      	strb	r2, [r3, r1]
            SX1276.Settings.LoRa.PreambleLen = preambleLen;
 8002cc4:	4b74      	ldr	r3, [pc, #464]	; (8002e98 <SX1276SetTxConfig+0x394>)
 8002cc6:	2228      	movs	r2, #40	; 0x28
 8002cc8:	18ba      	adds	r2, r7, r2
 8002cca:	214a      	movs	r1, #74	; 0x4a
 8002ccc:	8812      	ldrh	r2, [r2, #0]
 8002cce:	525a      	strh	r2, [r3, r1]
            SX1276.Settings.LoRa.FixLen = fixLen;
 8002cd0:	4b71      	ldr	r3, [pc, #452]	; (8002e98 <SX1276SetTxConfig+0x394>)
 8002cd2:	222c      	movs	r2, #44	; 0x2c
 8002cd4:	18ba      	adds	r2, r7, r2
 8002cd6:	214c      	movs	r1, #76	; 0x4c
 8002cd8:	7812      	ldrb	r2, [r2, #0]
 8002cda:	545a      	strb	r2, [r3, r1]
            SX1276.Settings.LoRa.FreqHopOn = freqHopOn;
 8002cdc:	4b6e      	ldr	r3, [pc, #440]	; (8002e98 <SX1276SetTxConfig+0x394>)
 8002cde:	2234      	movs	r2, #52	; 0x34
 8002ce0:	18ba      	adds	r2, r7, r2
 8002ce2:	214f      	movs	r1, #79	; 0x4f
 8002ce4:	7812      	ldrb	r2, [r2, #0]
 8002ce6:	545a      	strb	r2, [r3, r1]
            SX1276.Settings.LoRa.HopPeriod = hopPeriod;
 8002ce8:	4b6b      	ldr	r3, [pc, #428]	; (8002e98 <SX1276SetTxConfig+0x394>)
 8002cea:	2238      	movs	r2, #56	; 0x38
 8002cec:	18ba      	adds	r2, r7, r2
 8002cee:	2150      	movs	r1, #80	; 0x50
 8002cf0:	7812      	ldrb	r2, [r2, #0]
 8002cf2:	545a      	strb	r2, [r3, r1]
            SX1276.Settings.LoRa.CrcOn = crcOn;
 8002cf4:	4b68      	ldr	r3, [pc, #416]	; (8002e98 <SX1276SetTxConfig+0x394>)
 8002cf6:	2230      	movs	r2, #48	; 0x30
 8002cf8:	18ba      	adds	r2, r7, r2
 8002cfa:	214e      	movs	r1, #78	; 0x4e
 8002cfc:	7812      	ldrb	r2, [r2, #0]
 8002cfe:	545a      	strb	r2, [r3, r1]
            SX1276.Settings.LoRa.IqInverted = iqInverted;
 8002d00:	4b65      	ldr	r3, [pc, #404]	; (8002e98 <SX1276SetTxConfig+0x394>)
 8002d02:	223c      	movs	r2, #60	; 0x3c
 8002d04:	18ba      	adds	r2, r7, r2
 8002d06:	2151      	movs	r1, #81	; 0x51
 8002d08:	7812      	ldrb	r2, [r2, #0]
 8002d0a:	545a      	strb	r2, [r3, r1]
            SX1276.Settings.LoRa.TxTimeout = timeout;
 8002d0c:	4b62      	ldr	r3, [pc, #392]	; (8002e98 <SX1276SetTxConfig+0x394>)
 8002d0e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002d10:	655a      	str	r2, [r3, #84]	; 0x54

            if( datarate > 12 )
 8002d12:	6a3b      	ldr	r3, [r7, #32]
 8002d14:	2b0c      	cmp	r3, #12
 8002d16:	d902      	bls.n	8002d1e <SX1276SetTxConfig+0x21a>
            {
                datarate = 12;
 8002d18:	230c      	movs	r3, #12
 8002d1a:	623b      	str	r3, [r7, #32]
 8002d1c:	e004      	b.n	8002d28 <SX1276SetTxConfig+0x224>
            }
            else if( datarate < 6 )
 8002d1e:	6a3b      	ldr	r3, [r7, #32]
 8002d20:	2b05      	cmp	r3, #5
 8002d22:	d801      	bhi.n	8002d28 <SX1276SetTxConfig+0x224>
            {
                datarate = 6;
 8002d24:	2306      	movs	r3, #6
 8002d26:	623b      	str	r3, [r7, #32]
            }
            if( ( ( bandwidth == 7 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	2b07      	cmp	r3, #7
 8002d2c:	d105      	bne.n	8002d3a <SX1276SetTxConfig+0x236>
 8002d2e:	6a3b      	ldr	r3, [r7, #32]
 8002d30:	2b0b      	cmp	r3, #11
 8002d32:	d008      	beq.n	8002d46 <SX1276SetTxConfig+0x242>
 8002d34:	6a3b      	ldr	r3, [r7, #32]
 8002d36:	2b0c      	cmp	r3, #12
 8002d38:	d005      	beq.n	8002d46 <SX1276SetTxConfig+0x242>
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	2b08      	cmp	r3, #8
 8002d3e:	d107      	bne.n	8002d50 <SX1276SetTxConfig+0x24c>
                ( ( bandwidth == 8 ) && ( datarate == 12 ) ) )
 8002d40:	6a3b      	ldr	r3, [r7, #32]
 8002d42:	2b0c      	cmp	r3, #12
 8002d44:	d104      	bne.n	8002d50 <SX1276SetTxConfig+0x24c>
            {
                SX1276.Settings.LoRa.LowDatarateOptimize = 0x01;
 8002d46:	4b54      	ldr	r3, [pc, #336]	; (8002e98 <SX1276SetTxConfig+0x394>)
 8002d48:	2248      	movs	r2, #72	; 0x48
 8002d4a:	2101      	movs	r1, #1
 8002d4c:	5499      	strb	r1, [r3, r2]
 8002d4e:	e003      	b.n	8002d58 <SX1276SetTxConfig+0x254>
            }
            else
            {
                SX1276.Settings.LoRa.LowDatarateOptimize = 0x00;
 8002d50:	4b51      	ldr	r3, [pc, #324]	; (8002e98 <SX1276SetTxConfig+0x394>)
 8002d52:	2248      	movs	r2, #72	; 0x48
 8002d54:	2100      	movs	r1, #0
 8002d56:	5499      	strb	r1, [r3, r2]
            }

            if( SX1276.Settings.LoRa.FreqHopOn == true )
 8002d58:	4b4f      	ldr	r3, [pc, #316]	; (8002e98 <SX1276SetTxConfig+0x394>)
 8002d5a:	224f      	movs	r2, #79	; 0x4f
 8002d5c:	5c9b      	ldrb	r3, [r3, r2]
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d013      	beq.n	8002d8a <SX1276SetTxConfig+0x286>
            {
                SX1276Write( REG_LR_PLLHOP, ( SX1276Read( REG_LR_PLLHOP ) & RFLR_PLLHOP_FASTHOP_MASK ) | RFLR_PLLHOP_FASTHOP_ON );
 8002d62:	2044      	movs	r0, #68	; 0x44
 8002d64:	f000 ff38 	bl	8003bd8 <SX1276Read>
 8002d68:	0003      	movs	r3, r0
 8002d6a:	001a      	movs	r2, r3
 8002d6c:	2380      	movs	r3, #128	; 0x80
 8002d6e:	425b      	negs	r3, r3
 8002d70:	4313      	orrs	r3, r2
 8002d72:	b2db      	uxtb	r3, r3
 8002d74:	0019      	movs	r1, r3
 8002d76:	2044      	movs	r0, #68	; 0x44
 8002d78:	f000 ff1a 	bl	8003bb0 <SX1276Write>
                SX1276Write( REG_LR_HOPPERIOD, SX1276.Settings.LoRa.HopPeriod );
 8002d7c:	4b46      	ldr	r3, [pc, #280]	; (8002e98 <SX1276SetTxConfig+0x394>)
 8002d7e:	2250      	movs	r2, #80	; 0x50
 8002d80:	5c9b      	ldrb	r3, [r3, r2]
 8002d82:	0019      	movs	r1, r3
 8002d84:	2024      	movs	r0, #36	; 0x24
 8002d86:	f000 ff13 	bl	8003bb0 <SX1276Write>
            }

            SX1276Write( REG_LR_MODEMCONFIG1,
                         ( SX1276Read( REG_LR_MODEMCONFIG1 ) &
 8002d8a:	201d      	movs	r0, #29
 8002d8c:	f000 ff24 	bl	8003bd8 <SX1276Read>
            {
                SX1276Write( REG_LR_PLLHOP, ( SX1276Read( REG_LR_PLLHOP ) & RFLR_PLLHOP_FASTHOP_MASK ) | RFLR_PLLHOP_FASTHOP_ON );
                SX1276Write( REG_LR_HOPPERIOD, SX1276.Settings.LoRa.HopPeriod );
            }

            SX1276Write( REG_LR_MODEMCONFIG1,
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	b2db      	uxtb	r3, r3
 8002d94:	011b      	lsls	r3, r3, #4
 8002d96:	b2da      	uxtb	r2, r3
 8002d98:	2324      	movs	r3, #36	; 0x24
 8002d9a:	18fb      	adds	r3, r7, r3
 8002d9c:	781b      	ldrb	r3, [r3, #0]
 8002d9e:	18db      	adds	r3, r3, r3
 8002da0:	b2db      	uxtb	r3, r3
 8002da2:	4313      	orrs	r3, r2
 8002da4:	b2da      	uxtb	r2, r3
 8002da6:	232c      	movs	r3, #44	; 0x2c
 8002da8:	18fb      	adds	r3, r7, r3
 8002daa:	781b      	ldrb	r3, [r3, #0]
 8002dac:	4313      	orrs	r3, r2
 8002dae:	b2db      	uxtb	r3, r3
 8002db0:	0019      	movs	r1, r3
 8002db2:	201d      	movs	r0, #29
 8002db4:	f000 fefc 	bl	8003bb0 <SX1276Write>
                           RFLR_MODEMCONFIG1_IMPLICITHEADER_MASK ) |
                           ( bandwidth << 4 ) | ( coderate << 1 ) |
                           fixLen );

            SX1276Write( REG_LR_MODEMCONFIG2,
                         ( SX1276Read( REG_LR_MODEMCONFIG2 ) &
 8002db8:	201e      	movs	r0, #30
 8002dba:	f000 ff0d 	bl	8003bd8 <SX1276Read>
 8002dbe:	0003      	movs	r3, r0
 8002dc0:	001a      	movs	r2, r3
                           RFLR_MODEMCONFIG1_CODINGRATE_MASK &
                           RFLR_MODEMCONFIG1_IMPLICITHEADER_MASK ) |
                           ( bandwidth << 4 ) | ( coderate << 1 ) |
                           fixLen );

            SX1276Write( REG_LR_MODEMCONFIG2,
 8002dc2:	230b      	movs	r3, #11
 8002dc4:	4013      	ands	r3, r2
 8002dc6:	b2da      	uxtb	r2, r3
 8002dc8:	6a3b      	ldr	r3, [r7, #32]
 8002dca:	b2db      	uxtb	r3, r3
 8002dcc:	011b      	lsls	r3, r3, #4
 8002dce:	b2db      	uxtb	r3, r3
 8002dd0:	4313      	orrs	r3, r2
 8002dd2:	b2da      	uxtb	r2, r3
 8002dd4:	2330      	movs	r3, #48	; 0x30
 8002dd6:	18fb      	adds	r3, r7, r3
 8002dd8:	781b      	ldrb	r3, [r3, #0]
 8002dda:	009b      	lsls	r3, r3, #2
 8002ddc:	b2db      	uxtb	r3, r3
 8002dde:	4313      	orrs	r3, r2
 8002de0:	b2db      	uxtb	r3, r3
 8002de2:	0019      	movs	r1, r3
 8002de4:	201e      	movs	r0, #30
 8002de6:	f000 fee3 	bl	8003bb0 <SX1276Write>
                           RFLR_MODEMCONFIG2_SF_MASK &
                           RFLR_MODEMCONFIG2_RXPAYLOADCRC_MASK ) |
                           ( datarate << 4 ) | ( crcOn << 2 ) );

            SX1276Write( REG_LR_MODEMCONFIG3,
                         ( SX1276Read( REG_LR_MODEMCONFIG3 ) &
 8002dea:	2026      	movs	r0, #38	; 0x26
 8002dec:	f000 fef4 	bl	8003bd8 <SX1276Read>
 8002df0:	0003      	movs	r3, r0
                         ( SX1276Read( REG_LR_MODEMCONFIG2 ) &
                           RFLR_MODEMCONFIG2_SF_MASK &
                           RFLR_MODEMCONFIG2_RXPAYLOADCRC_MASK ) |
                           ( datarate << 4 ) | ( crcOn << 2 ) );

            SX1276Write( REG_LR_MODEMCONFIG3,
 8002df2:	b25b      	sxtb	r3, r3
 8002df4:	2208      	movs	r2, #8
 8002df6:	4393      	bics	r3, r2
 8002df8:	b25a      	sxtb	r2, r3
                         ( SX1276Read( REG_LR_MODEMCONFIG3 ) &
                           RFLR_MODEMCONFIG3_LOWDATARATEOPTIMIZE_MASK ) |
                           ( SX1276.Settings.LoRa.LowDatarateOptimize << 3 ) );
 8002dfa:	4b27      	ldr	r3, [pc, #156]	; (8002e98 <SX1276SetTxConfig+0x394>)
 8002dfc:	2148      	movs	r1, #72	; 0x48
 8002dfe:	5c5b      	ldrb	r3, [r3, r1]
 8002e00:	00db      	lsls	r3, r3, #3
                         ( SX1276Read( REG_LR_MODEMCONFIG2 ) &
                           RFLR_MODEMCONFIG2_SF_MASK &
                           RFLR_MODEMCONFIG2_RXPAYLOADCRC_MASK ) |
                           ( datarate << 4 ) | ( crcOn << 2 ) );

            SX1276Write( REG_LR_MODEMCONFIG3,
 8002e02:	b25b      	sxtb	r3, r3
 8002e04:	4313      	orrs	r3, r2
 8002e06:	b25b      	sxtb	r3, r3
 8002e08:	b2db      	uxtb	r3, r3
 8002e0a:	0019      	movs	r1, r3
 8002e0c:	2026      	movs	r0, #38	; 0x26
 8002e0e:	f000 fecf 	bl	8003bb0 <SX1276Write>
                         ( SX1276Read( REG_LR_MODEMCONFIG3 ) &
                           RFLR_MODEMCONFIG3_LOWDATARATEOPTIMIZE_MASK ) |
                           ( SX1276.Settings.LoRa.LowDatarateOptimize << 3 ) );

            SX1276Write( REG_LR_PREAMBLEMSB, ( preambleLen >> 8 ) & 0x00FF );
 8002e12:	2328      	movs	r3, #40	; 0x28
 8002e14:	18fb      	adds	r3, r7, r3
 8002e16:	881b      	ldrh	r3, [r3, #0]
 8002e18:	0a1b      	lsrs	r3, r3, #8
 8002e1a:	b29b      	uxth	r3, r3
 8002e1c:	b2db      	uxtb	r3, r3
 8002e1e:	0019      	movs	r1, r3
 8002e20:	2020      	movs	r0, #32
 8002e22:	f000 fec5 	bl	8003bb0 <SX1276Write>
            SX1276Write( REG_LR_PREAMBLELSB, preambleLen & 0xFF );
 8002e26:	2328      	movs	r3, #40	; 0x28
 8002e28:	18fb      	adds	r3, r7, r3
 8002e2a:	881b      	ldrh	r3, [r3, #0]
 8002e2c:	b2db      	uxtb	r3, r3
 8002e2e:	0019      	movs	r1, r3
 8002e30:	2021      	movs	r0, #33	; 0x21
 8002e32:	f000 febd 	bl	8003bb0 <SX1276Write>

            if( datarate == 6 )
 8002e36:	6a3b      	ldr	r3, [r7, #32]
 8002e38:	2b06      	cmp	r3, #6
 8002e3a:	d114      	bne.n	8002e66 <SX1276SetTxConfig+0x362>
            {
                SX1276Write( REG_LR_DETECTOPTIMIZE,
                             ( SX1276Read( REG_LR_DETECTOPTIMIZE ) &
 8002e3c:	2031      	movs	r0, #49	; 0x31
 8002e3e:	f000 fecb 	bl	8003bd8 <SX1276Read>
 8002e42:	0003      	movs	r3, r0
            SX1276Write( REG_LR_PREAMBLEMSB, ( preambleLen >> 8 ) & 0x00FF );
            SX1276Write( REG_LR_PREAMBLELSB, preambleLen & 0xFF );

            if( datarate == 6 )
            {
                SX1276Write( REG_LR_DETECTOPTIMIZE,
 8002e44:	b25b      	sxtb	r3, r3
 8002e46:	2207      	movs	r2, #7
 8002e48:	4393      	bics	r3, r2
 8002e4a:	b25b      	sxtb	r3, r3
 8002e4c:	2205      	movs	r2, #5
 8002e4e:	4313      	orrs	r3, r2
 8002e50:	b25b      	sxtb	r3, r3
 8002e52:	b2db      	uxtb	r3, r3
 8002e54:	0019      	movs	r1, r3
 8002e56:	2031      	movs	r0, #49	; 0x31
 8002e58:	f000 feaa 	bl	8003bb0 <SX1276Write>
                             ( SX1276Read( REG_LR_DETECTOPTIMIZE ) &
                               RFLR_DETECTIONOPTIMIZE_MASK ) |
                               RFLR_DETECTIONOPTIMIZE_SF6 );
                SX1276Write( REG_LR_DETECTIONTHRESHOLD,
 8002e5c:	210c      	movs	r1, #12
 8002e5e:	2037      	movs	r0, #55	; 0x37
 8002e60:	f000 fea6 	bl	8003bb0 <SX1276Write>
                             RFLR_DETECTIONOPTIMIZE_SF7_TO_SF12 );
                SX1276Write( REG_LR_DETECTIONTHRESHOLD,
                             RFLR_DETECTIONTHRESH_SF7_TO_SF12 );
            }
        }
        break;
 8002e64:	e013      	b.n	8002e8e <SX1276SetTxConfig+0x38a>
                             RFLR_DETECTIONTHRESH_SF6 );
            }
            else
            {
                SX1276Write( REG_LR_DETECTOPTIMIZE,
                             ( SX1276Read( REG_LR_DETECTOPTIMIZE ) &
 8002e66:	2031      	movs	r0, #49	; 0x31
 8002e68:	f000 feb6 	bl	8003bd8 <SX1276Read>
 8002e6c:	0003      	movs	r3, r0
                SX1276Write( REG_LR_DETECTIONTHRESHOLD,
                             RFLR_DETECTIONTHRESH_SF6 );
            }
            else
            {
                SX1276Write( REG_LR_DETECTOPTIMIZE,
 8002e6e:	b25b      	sxtb	r3, r3
 8002e70:	2207      	movs	r2, #7
 8002e72:	4393      	bics	r3, r2
 8002e74:	b25b      	sxtb	r3, r3
 8002e76:	2203      	movs	r2, #3
 8002e78:	4313      	orrs	r3, r2
 8002e7a:	b25b      	sxtb	r3, r3
 8002e7c:	b2db      	uxtb	r3, r3
 8002e7e:	0019      	movs	r1, r3
 8002e80:	2031      	movs	r0, #49	; 0x31
 8002e82:	f000 fe95 	bl	8003bb0 <SX1276Write>
                             ( SX1276Read( REG_LR_DETECTOPTIMIZE ) &
                             RFLR_DETECTIONOPTIMIZE_MASK ) |
                             RFLR_DETECTIONOPTIMIZE_SF7_TO_SF12 );
                SX1276Write( REG_LR_DETECTIONTHRESHOLD,
 8002e86:	210a      	movs	r1, #10
 8002e88:	2037      	movs	r0, #55	; 0x37
 8002e8a:	f000 fe91 	bl	8003bb0 <SX1276Write>
                             RFLR_DETECTIONTHRESH_SF7_TO_SF12 );
            }
        }
        break;
 8002e8e:	46c0      	nop			; (mov r8, r8)
    }
}
 8002e90:	46c0      	nop			; (mov r8, r8)
 8002e92:	46bd      	mov	sp, r7
 8002e94:	b005      	add	sp, #20
 8002e96:	bd90      	pop	{r4, r7, pc}
 8002e98:	2000058c 	.word	0x2000058c
 8002e9c:	404e8480 	.word	0x404e8480
 8002ea0:	417e8480 	.word	0x417e8480

08002ea4 <SX1276GetTimeOnAir>:

uint32_t SX1276GetTimeOnAir( RadioModems_t modem, uint8_t pktLen )
{
 8002ea4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002ea6:	b095      	sub	sp, #84	; 0x54
 8002ea8:	af00      	add	r7, sp, #0
 8002eaa:	0002      	movs	r2, r0
 8002eac:	1dfb      	adds	r3, r7, #7
 8002eae:	701a      	strb	r2, [r3, #0]
 8002eb0:	1dbb      	adds	r3, r7, #6
 8002eb2:	1c0a      	adds	r2, r1, #0
 8002eb4:	701a      	strb	r2, [r3, #0]
    double airTime = 0;
 8002eb6:	2300      	movs	r3, #0
 8002eb8:	2400      	movs	r4, #0
 8002eba:	64bb      	str	r3, [r7, #72]	; 0x48
 8002ebc:	64fc      	str	r4, [r7, #76]	; 0x4c

    switch( modem )
 8002ebe:	1dfb      	adds	r3, r7, #7
 8002ec0:	781b      	ldrb	r3, [r3, #0]
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d003      	beq.n	8002ece <SX1276GetTimeOnAir+0x2a>
 8002ec6:	2b01      	cmp	r3, #1
 8002ec8:	d100      	bne.n	8002ecc <SX1276GetTimeOnAir+0x28>
 8002eca:	e082      	b.n	8002fd2 <SX1276GetTimeOnAir+0x12e>
 8002ecc:	e15c      	b.n	8003188 <SX1276GetTimeOnAir+0x2e4>
    {
    case MODEM_FSK:
        {
            airTime = round( ( 8 * ( SX1276.Settings.Fsk.PreambleLen +
 8002ece:	4bb3      	ldr	r3, [pc, #716]	; (800319c <SX1276GetTimeOnAir+0x2f8>)
 8002ed0:	8c1b      	ldrh	r3, [r3, #32]
 8002ed2:	001c      	movs	r4, r3
                                     ( ( SX1276Read( REG_SYNCCONFIG ) & ~RF_SYNCCONFIG_SYNCSIZE_MASK ) + 1 ) +
 8002ed4:	2027      	movs	r0, #39	; 0x27
 8002ed6:	f000 fe7f 	bl	8003bd8 <SX1276Read>
 8002eda:	0003      	movs	r3, r0
 8002edc:	001a      	movs	r2, r3
 8002ede:	23f8      	movs	r3, #248	; 0xf8
 8002ee0:	439a      	bics	r2, r3
 8002ee2:	0013      	movs	r3, r2
 8002ee4:	3301      	adds	r3, #1

    switch( modem )
    {
    case MODEM_FSK:
        {
            airTime = round( ( 8 * ( SX1276.Settings.Fsk.PreambleLen +
 8002ee6:	18e3      	adds	r3, r4, r3
                                     ( ( SX1276Read( REG_SYNCCONFIG ) & ~RF_SYNCCONFIG_SYNCSIZE_MASK ) + 1 ) +
 8002ee8:	0018      	movs	r0, r3
 8002eea:	f7ff f913 	bl	8002114 <__aeabi_i2d>
                                     ( ( SX1276.Settings.Fsk.FixLen == 0x01 ) ? 0.0 : 1.0 ) +
 8002eee:	4bab      	ldr	r3, [pc, #684]	; (800319c <SX1276GetTimeOnAir+0x2f8>)
 8002ef0:	2222      	movs	r2, #34	; 0x22
 8002ef2:	5c9b      	ldrb	r3, [r3, r2]
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d002      	beq.n	8002efe <SX1276GetTimeOnAir+0x5a>
 8002ef8:	2300      	movs	r3, #0
 8002efa:	2400      	movs	r4, #0
 8002efc:	e001      	b.n	8002f02 <SX1276GetTimeOnAir+0x5e>
 8002efe:	2300      	movs	r3, #0
 8002f00:	4ca7      	ldr	r4, [pc, #668]	; (80031a0 <SX1276GetTimeOnAir+0x2fc>)
    switch( modem )
    {
    case MODEM_FSK:
        {
            airTime = round( ( 8 * ( SX1276.Settings.Fsk.PreambleLen +
                                     ( ( SX1276Read( REG_SYNCCONFIG ) & ~RF_SYNCCONFIG_SYNCSIZE_MASK ) + 1 ) +
 8002f02:	001a      	movs	r2, r3
 8002f04:	0023      	movs	r3, r4
 8002f06:	f7fd fbb1 	bl	800066c <__aeabi_dadd>
 8002f0a:	0003      	movs	r3, r0
 8002f0c:	000c      	movs	r4, r1
 8002f0e:	001d      	movs	r5, r3
 8002f10:	0026      	movs	r6, r4
                                     ( ( SX1276.Settings.Fsk.FixLen == 0x01 ) ? 0.0 : 1.0 ) +
                                     ( ( ( SX1276Read( REG_PACKETCONFIG1 ) & ~RF_PACKETCONFIG1_ADDRSFILTERING_MASK ) != 0x00 ) ? 1.0 : 0 ) +
 8002f12:	2030      	movs	r0, #48	; 0x30
 8002f14:	f000 fe60 	bl	8003bd8 <SX1276Read>
 8002f18:	0003      	movs	r3, r0
 8002f1a:	001a      	movs	r2, r3
 8002f1c:	23f9      	movs	r3, #249	; 0xf9
 8002f1e:	439a      	bics	r2, r3
 8002f20:	1e13      	subs	r3, r2, #0
 8002f22:	d002      	beq.n	8002f2a <SX1276GetTimeOnAir+0x86>
 8002f24:	2300      	movs	r3, #0
 8002f26:	4c9e      	ldr	r4, [pc, #632]	; (80031a0 <SX1276GetTimeOnAir+0x2fc>)
 8002f28:	e001      	b.n	8002f2e <SX1276GetTimeOnAir+0x8a>
 8002f2a:	2300      	movs	r3, #0
 8002f2c:	2400      	movs	r4, #0
    {
    case MODEM_FSK:
        {
            airTime = round( ( 8 * ( SX1276.Settings.Fsk.PreambleLen +
                                     ( ( SX1276Read( REG_SYNCCONFIG ) & ~RF_SYNCCONFIG_SYNCSIZE_MASK ) + 1 ) +
                                     ( ( SX1276.Settings.Fsk.FixLen == 0x01 ) ? 0.0 : 1.0 ) +
 8002f2e:	001a      	movs	r2, r3
 8002f30:	0023      	movs	r3, r4
 8002f32:	0028      	movs	r0, r5
 8002f34:	0031      	movs	r1, r6
 8002f36:	f7fd fb99 	bl	800066c <__aeabi_dadd>
 8002f3a:	0003      	movs	r3, r0
 8002f3c:	000c      	movs	r4, r1
 8002f3e:	0025      	movs	r5, r4
 8002f40:	001c      	movs	r4, r3
                                     ( ( ( SX1276Read( REG_PACKETCONFIG1 ) & ~RF_PACKETCONFIG1_ADDRSFILTERING_MASK ) != 0x00 ) ? 1.0 : 0 ) +
 8002f42:	1dbb      	adds	r3, r7, #6
 8002f44:	781b      	ldrb	r3, [r3, #0]
 8002f46:	0018      	movs	r0, r3
 8002f48:	f7ff f8e4 	bl	8002114 <__aeabi_i2d>
 8002f4c:	0002      	movs	r2, r0
 8002f4e:	000b      	movs	r3, r1
 8002f50:	0020      	movs	r0, r4
 8002f52:	0029      	movs	r1, r5
 8002f54:	f7fd fb8a 	bl	800066c <__aeabi_dadd>
 8002f58:	0003      	movs	r3, r0
 8002f5a:	000c      	movs	r4, r1
 8002f5c:	0018      	movs	r0, r3
 8002f5e:	0021      	movs	r1, r4
                                     pktLen +
                                     ( ( SX1276.Settings.Fsk.CrcOn == 0x01 ) ? 2.0 : 0 ) ) /
 8002f60:	4b8e      	ldr	r3, [pc, #568]	; (800319c <SX1276GetTimeOnAir+0x2f8>)
 8002f62:	2224      	movs	r2, #36	; 0x24
 8002f64:	5c9b      	ldrb	r3, [r3, r2]
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d003      	beq.n	8002f72 <SX1276GetTimeOnAir+0xce>
 8002f6a:	2300      	movs	r3, #0
 8002f6c:	2480      	movs	r4, #128	; 0x80
 8002f6e:	05e4      	lsls	r4, r4, #23
 8002f70:	e001      	b.n	8002f76 <SX1276GetTimeOnAir+0xd2>
 8002f72:	2300      	movs	r3, #0
 8002f74:	2400      	movs	r4, #0
        {
            airTime = round( ( 8 * ( SX1276.Settings.Fsk.PreambleLen +
                                     ( ( SX1276Read( REG_SYNCCONFIG ) & ~RF_SYNCCONFIG_SYNCSIZE_MASK ) + 1 ) +
                                     ( ( SX1276.Settings.Fsk.FixLen == 0x01 ) ? 0.0 : 1.0 ) +
                                     ( ( ( SX1276Read( REG_PACKETCONFIG1 ) & ~RF_PACKETCONFIG1_ADDRSFILTERING_MASK ) != 0x00 ) ? 1.0 : 0 ) +
                                     pktLen +
 8002f76:	001a      	movs	r2, r3
 8002f78:	0023      	movs	r3, r4
 8002f7a:	f7fd fb77 	bl	800066c <__aeabi_dadd>
 8002f7e:	0003      	movs	r3, r0
 8002f80:	000c      	movs	r4, r1
 8002f82:	0018      	movs	r0, r3
 8002f84:	0021      	movs	r1, r4

    switch( modem )
    {
    case MODEM_FSK:
        {
            airTime = round( ( 8 * ( SX1276.Settings.Fsk.PreambleLen +
 8002f86:	2200      	movs	r2, #0
 8002f88:	4b86      	ldr	r3, [pc, #536]	; (80031a4 <SX1276GetTimeOnAir+0x300>)
 8002f8a:	f7fe fabf 	bl	800150c <__aeabi_dmul>
 8002f8e:	0003      	movs	r3, r0
 8002f90:	000c      	movs	r4, r1
 8002f92:	0025      	movs	r5, r4
 8002f94:	001c      	movs	r4, r3
                                     ( ( SX1276Read( REG_SYNCCONFIG ) & ~RF_SYNCCONFIG_SYNCSIZE_MASK ) + 1 ) +
                                     ( ( SX1276.Settings.Fsk.FixLen == 0x01 ) ? 0.0 : 1.0 ) +
                                     ( ( ( SX1276Read( REG_PACKETCONFIG1 ) & ~RF_PACKETCONFIG1_ADDRSFILTERING_MASK ) != 0x00 ) ? 1.0 : 0 ) +
                                     pktLen +
                                     ( ( SX1276.Settings.Fsk.CrcOn == 0x01 ) ? 2.0 : 0 ) ) /
                                     SX1276.Settings.Fsk.Datarate ) * 1e3 );
 8002f96:	4b81      	ldr	r3, [pc, #516]	; (800319c <SX1276GetTimeOnAir+0x2f8>)
 8002f98:	69db      	ldr	r3, [r3, #28]
            airTime = round( ( 8 * ( SX1276.Settings.Fsk.PreambleLen +
                                     ( ( SX1276Read( REG_SYNCCONFIG ) & ~RF_SYNCCONFIG_SYNCSIZE_MASK ) + 1 ) +
                                     ( ( SX1276.Settings.Fsk.FixLen == 0x01 ) ? 0.0 : 1.0 ) +
                                     ( ( ( SX1276Read( REG_PACKETCONFIG1 ) & ~RF_PACKETCONFIG1_ADDRSFILTERING_MASK ) != 0x00 ) ? 1.0 : 0 ) +
                                     pktLen +
                                     ( ( SX1276.Settings.Fsk.CrcOn == 0x01 ) ? 2.0 : 0 ) ) /
 8002f9a:	0018      	movs	r0, r3
 8002f9c:	f7ff f8fc 	bl	8002198 <__aeabi_ui2d>
 8002fa0:	0002      	movs	r2, r0
 8002fa2:	000b      	movs	r3, r1
 8002fa4:	0020      	movs	r0, r4
 8002fa6:	0029      	movs	r1, r5
 8002fa8:	f7fd fe8c 	bl	8000cc4 <__aeabi_ddiv>
 8002fac:	0003      	movs	r3, r0
 8002fae:	000c      	movs	r4, r1
 8002fb0:	0018      	movs	r0, r3
 8002fb2:	0021      	movs	r1, r4

    switch( modem )
    {
    case MODEM_FSK:
        {
            airTime = round( ( 8 * ( SX1276.Settings.Fsk.PreambleLen +
 8002fb4:	2200      	movs	r2, #0
 8002fb6:	4b7c      	ldr	r3, [pc, #496]	; (80031a8 <SX1276GetTimeOnAir+0x304>)
 8002fb8:	f7fe faa8 	bl	800150c <__aeabi_dmul>
 8002fbc:	0003      	movs	r3, r0
 8002fbe:	000c      	movs	r4, r1
 8002fc0:	0018      	movs	r0, r3
 8002fc2:	0021      	movs	r1, r4
 8002fc4:	f009 f9cc 	bl	800c360 <round>
 8002fc8:	0003      	movs	r3, r0
 8002fca:	000c      	movs	r4, r1
 8002fcc:	64bb      	str	r3, [r7, #72]	; 0x48
 8002fce:	64fc      	str	r4, [r7, #76]	; 0x4c
                                     ( ( ( SX1276Read( REG_PACKETCONFIG1 ) & ~RF_PACKETCONFIG1_ADDRSFILTERING_MASK ) != 0x00 ) ? 1.0 : 0 ) +
                                     pktLen +
                                     ( ( SX1276.Settings.Fsk.CrcOn == 0x01 ) ? 2.0 : 0 ) ) /
                                     SX1276.Settings.Fsk.Datarate ) * 1e3 );
        }
        break;
 8002fd0:	e0da      	b.n	8003188 <SX1276GetTimeOnAir+0x2e4>
    case MODEM_LORA:
        {
            double bw = 0.0;
 8002fd2:	2300      	movs	r3, #0
 8002fd4:	2400      	movs	r4, #0
 8002fd6:	643b      	str	r3, [r7, #64]	; 0x40
 8002fd8:	647c      	str	r4, [r7, #68]	; 0x44
            // REMARK: When using LoRa modem only bandwidths 125, 250 and 500 kHz are supported
            switch( SX1276.Settings.LoRa.Bandwidth )
 8002fda:	4b70      	ldr	r3, [pc, #448]	; (800319c <SX1276GetTimeOnAir+0x2f8>)
 8002fdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fde:	2b08      	cmp	r3, #8
 8002fe0:	d008      	beq.n	8002ff4 <SX1276GetTimeOnAir+0x150>
 8002fe2:	2b09      	cmp	r3, #9
 8002fe4:	d00b      	beq.n	8002ffe <SX1276GetTimeOnAir+0x15a>
 8002fe6:	2b07      	cmp	r3, #7
 8002fe8:	d10e      	bne.n	8003008 <SX1276GetTimeOnAir+0x164>
            //    break;
            //case 6: // 62.5 kHz
            //    bw = 625e2;
            //    break;
            case 7: // 125 kHz
                bw = 125e3;
 8002fea:	2300      	movs	r3, #0
 8002fec:	4c6f      	ldr	r4, [pc, #444]	; (80031ac <SX1276GetTimeOnAir+0x308>)
 8002fee:	643b      	str	r3, [r7, #64]	; 0x40
 8002ff0:	647c      	str	r4, [r7, #68]	; 0x44
                break;
 8002ff2:	e009      	b.n	8003008 <SX1276GetTimeOnAir+0x164>
            case 8: // 250 kHz
                bw = 250e3;
 8002ff4:	2300      	movs	r3, #0
 8002ff6:	4c6e      	ldr	r4, [pc, #440]	; (80031b0 <SX1276GetTimeOnAir+0x30c>)
 8002ff8:	643b      	str	r3, [r7, #64]	; 0x40
 8002ffa:	647c      	str	r4, [r7, #68]	; 0x44
                break;
 8002ffc:	e004      	b.n	8003008 <SX1276GetTimeOnAir+0x164>
            case 9: // 500 kHz
                bw = 500e3;
 8002ffe:	2300      	movs	r3, #0
 8003000:	4c6c      	ldr	r4, [pc, #432]	; (80031b4 <SX1276GetTimeOnAir+0x310>)
 8003002:	643b      	str	r3, [r7, #64]	; 0x40
 8003004:	647c      	str	r4, [r7, #68]	; 0x44
                break;
 8003006:	46c0      	nop			; (mov r8, r8)
            }

            // Symbol rate : time for one symbol (secs)
            double rs = bw / ( 1 << SX1276.Settings.LoRa.Datarate );
 8003008:	4b64      	ldr	r3, [pc, #400]	; (800319c <SX1276GetTimeOnAir+0x2f8>)
 800300a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800300c:	2201      	movs	r2, #1
 800300e:	409a      	lsls	r2, r3
 8003010:	0013      	movs	r3, r2
 8003012:	0018      	movs	r0, r3
 8003014:	f7ff f87e 	bl	8002114 <__aeabi_i2d>
 8003018:	0003      	movs	r3, r0
 800301a:	000c      	movs	r4, r1
 800301c:	001a      	movs	r2, r3
 800301e:	0023      	movs	r3, r4
 8003020:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8003022:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8003024:	f7fd fe4e 	bl	8000cc4 <__aeabi_ddiv>
 8003028:	0003      	movs	r3, r0
 800302a:	000c      	movs	r4, r1
 800302c:	63bb      	str	r3, [r7, #56]	; 0x38
 800302e:	63fc      	str	r4, [r7, #60]	; 0x3c
            double ts = 1 / rs;
 8003030:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003032:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003034:	2000      	movs	r0, #0
 8003036:	495a      	ldr	r1, [pc, #360]	; (80031a0 <SX1276GetTimeOnAir+0x2fc>)
 8003038:	f7fd fe44 	bl	8000cc4 <__aeabi_ddiv>
 800303c:	0003      	movs	r3, r0
 800303e:	000c      	movs	r4, r1
 8003040:	633b      	str	r3, [r7, #48]	; 0x30
 8003042:	637c      	str	r4, [r7, #52]	; 0x34
            // time of preamble
            double tPreamble = ( SX1276.Settings.LoRa.PreambleLen + 4.25 ) * ts;
 8003044:	4b55      	ldr	r3, [pc, #340]	; (800319c <SX1276GetTimeOnAir+0x2f8>)
 8003046:	224a      	movs	r2, #74	; 0x4a
 8003048:	5a9b      	ldrh	r3, [r3, r2]
 800304a:	0018      	movs	r0, r3
 800304c:	f7ff f862 	bl	8002114 <__aeabi_i2d>
 8003050:	2200      	movs	r2, #0
 8003052:	4b59      	ldr	r3, [pc, #356]	; (80031b8 <SX1276GetTimeOnAir+0x314>)
 8003054:	f7fd fb0a 	bl	800066c <__aeabi_dadd>
 8003058:	0003      	movs	r3, r0
 800305a:	000c      	movs	r4, r1
 800305c:	0018      	movs	r0, r3
 800305e:	0021      	movs	r1, r4
 8003060:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003062:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003064:	f7fe fa52 	bl	800150c <__aeabi_dmul>
 8003068:	0003      	movs	r3, r0
 800306a:	000c      	movs	r4, r1
 800306c:	62bb      	str	r3, [r7, #40]	; 0x28
 800306e:	62fc      	str	r4, [r7, #44]	; 0x2c
            // Symbol length of payload and time
            double tmp = ceil( ( 8 * pktLen - 4 * SX1276.Settings.LoRa.Datarate +
 8003070:	1dbb      	adds	r3, r7, #6
 8003072:	781b      	ldrb	r3, [r3, #0]
 8003074:	00db      	lsls	r3, r3, #3
 8003076:	001a      	movs	r2, r3
 8003078:	4b48      	ldr	r3, [pc, #288]	; (800319c <SX1276GetTimeOnAir+0x2f8>)
 800307a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800307c:	009b      	lsls	r3, r3, #2
 800307e:	1ad3      	subs	r3, r2, r3
                                 28 + 16 * SX1276.Settings.LoRa.CrcOn -
 8003080:	4a46      	ldr	r2, [pc, #280]	; (800319c <SX1276GetTimeOnAir+0x2f8>)
 8003082:	214e      	movs	r1, #78	; 0x4e
 8003084:	5c52      	ldrb	r2, [r2, r1]
 8003086:	0112      	lsls	r2, r2, #4
 8003088:	189a      	adds	r2, r3, r2
                                 ( SX1276.Settings.LoRa.FixLen ? 20 : 0 ) ) /
 800308a:	4b44      	ldr	r3, [pc, #272]	; (800319c <SX1276GetTimeOnAir+0x2f8>)
 800308c:	214c      	movs	r1, #76	; 0x4c
 800308e:	5c5b      	ldrb	r3, [r3, r1]
            double ts = 1 / rs;
            // time of preamble
            double tPreamble = ( SX1276.Settings.LoRa.PreambleLen + 4.25 ) * ts;
            // Symbol length of payload and time
            double tmp = ceil( ( 8 * pktLen - 4 * SX1276.Settings.LoRa.Datarate +
                                 28 + 16 * SX1276.Settings.LoRa.CrcOn -
 8003090:	2b00      	cmp	r3, #0
 8003092:	d001      	beq.n	8003098 <SX1276GetTimeOnAir+0x1f4>
 8003094:	2314      	movs	r3, #20
 8003096:	e000      	b.n	800309a <SX1276GetTimeOnAir+0x1f6>
 8003098:	2300      	movs	r3, #0
 800309a:	1ad3      	subs	r3, r2, r3
 800309c:	331c      	adds	r3, #28
            double rs = bw / ( 1 << SX1276.Settings.LoRa.Datarate );
            double ts = 1 / rs;
            // time of preamble
            double tPreamble = ( SX1276.Settings.LoRa.PreambleLen + 4.25 ) * ts;
            // Symbol length of payload and time
            double tmp = ceil( ( 8 * pktLen - 4 * SX1276.Settings.LoRa.Datarate +
 800309e:	0018      	movs	r0, r3
 80030a0:	f7ff f87a 	bl	8002198 <__aeabi_ui2d>
 80030a4:	0004      	movs	r4, r0
 80030a6:	000d      	movs	r5, r1
                                 28 + 16 * SX1276.Settings.LoRa.CrcOn -
                                 ( SX1276.Settings.LoRa.FixLen ? 20 : 0 ) ) /
                                 ( double )( 4 * ( SX1276.Settings.LoRa.Datarate -
 80030a8:	4b3c      	ldr	r3, [pc, #240]	; (800319c <SX1276GetTimeOnAir+0x2f8>)
 80030aa:	6c5a      	ldr	r2, [r3, #68]	; 0x44
                                 ( ( SX1276.Settings.LoRa.LowDatarateOptimize > 0 ) ? 2 : 0 ) ) ) ) *
 80030ac:	4b3b      	ldr	r3, [pc, #236]	; (800319c <SX1276GetTimeOnAir+0x2f8>)
 80030ae:	2148      	movs	r1, #72	; 0x48
 80030b0:	5c5b      	ldrb	r3, [r3, r1]
            double tPreamble = ( SX1276.Settings.LoRa.PreambleLen + 4.25 ) * ts;
            // Symbol length of payload and time
            double tmp = ceil( ( 8 * pktLen - 4 * SX1276.Settings.LoRa.Datarate +
                                 28 + 16 * SX1276.Settings.LoRa.CrcOn -
                                 ( SX1276.Settings.LoRa.FixLen ? 20 : 0 ) ) /
                                 ( double )( 4 * ( SX1276.Settings.LoRa.Datarate -
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	dd01      	ble.n	80030ba <SX1276GetTimeOnAir+0x216>
 80030b6:	2302      	movs	r3, #2
 80030b8:	e000      	b.n	80030bc <SX1276GetTimeOnAir+0x218>
 80030ba:	2300      	movs	r3, #0
 80030bc:	1ad3      	subs	r3, r2, r3
 80030be:	009b      	lsls	r3, r3, #2
 80030c0:	0018      	movs	r0, r3
 80030c2:	f7ff f869 	bl	8002198 <__aeabi_ui2d>
 80030c6:	0002      	movs	r2, r0
 80030c8:	000b      	movs	r3, r1
            double rs = bw / ( 1 << SX1276.Settings.LoRa.Datarate );
            double ts = 1 / rs;
            // time of preamble
            double tPreamble = ( SX1276.Settings.LoRa.PreambleLen + 4.25 ) * ts;
            // Symbol length of payload and time
            double tmp = ceil( ( 8 * pktLen - 4 * SX1276.Settings.LoRa.Datarate +
 80030ca:	0020      	movs	r0, r4
 80030cc:	0029      	movs	r1, r5
 80030ce:	f7fd fdf9 	bl	8000cc4 <__aeabi_ddiv>
 80030d2:	0003      	movs	r3, r0
 80030d4:	000c      	movs	r4, r1
 80030d6:	0018      	movs	r0, r3
 80030d8:	0021      	movs	r1, r4
 80030da:	f009 f83b 	bl	800c154 <ceil>
 80030de:	0004      	movs	r4, r0
 80030e0:	000d      	movs	r5, r1
                                 28 + 16 * SX1276.Settings.LoRa.CrcOn -
                                 ( SX1276.Settings.LoRa.FixLen ? 20 : 0 ) ) /
                                 ( double )( 4 * ( SX1276.Settings.LoRa.Datarate -
                                 ( ( SX1276.Settings.LoRa.LowDatarateOptimize > 0 ) ? 2 : 0 ) ) ) ) *
                                 ( SX1276.Settings.LoRa.Coderate + 4 );
 80030e2:	4b2e      	ldr	r3, [pc, #184]	; (800319c <SX1276GetTimeOnAir+0x2f8>)
 80030e4:	2249      	movs	r2, #73	; 0x49
 80030e6:	5c9b      	ldrb	r3, [r3, r2]
 80030e8:	3304      	adds	r3, #4
            // Symbol length of payload and time
            double tmp = ceil( ( 8 * pktLen - 4 * SX1276.Settings.LoRa.Datarate +
                                 28 + 16 * SX1276.Settings.LoRa.CrcOn -
                                 ( SX1276.Settings.LoRa.FixLen ? 20 : 0 ) ) /
                                 ( double )( 4 * ( SX1276.Settings.LoRa.Datarate -
                                 ( ( SX1276.Settings.LoRa.LowDatarateOptimize > 0 ) ? 2 : 0 ) ) ) ) *
 80030ea:	0018      	movs	r0, r3
 80030ec:	f7ff f812 	bl	8002114 <__aeabi_i2d>
 80030f0:	0002      	movs	r2, r0
 80030f2:	000b      	movs	r3, r1
            double rs = bw / ( 1 << SX1276.Settings.LoRa.Datarate );
            double ts = 1 / rs;
            // time of preamble
            double tPreamble = ( SX1276.Settings.LoRa.PreambleLen + 4.25 ) * ts;
            // Symbol length of payload and time
            double tmp = ceil( ( 8 * pktLen - 4 * SX1276.Settings.LoRa.Datarate +
 80030f4:	0020      	movs	r0, r4
 80030f6:	0029      	movs	r1, r5
 80030f8:	f7fe fa08 	bl	800150c <__aeabi_dmul>
 80030fc:	0003      	movs	r3, r0
 80030fe:	000c      	movs	r4, r1
 8003100:	623b      	str	r3, [r7, #32]
 8003102:	627c      	str	r4, [r7, #36]	; 0x24
                                 28 + 16 * SX1276.Settings.LoRa.CrcOn -
                                 ( SX1276.Settings.LoRa.FixLen ? 20 : 0 ) ) /
                                 ( double )( 4 * ( SX1276.Settings.LoRa.Datarate -
                                 ( ( SX1276.Settings.LoRa.LowDatarateOptimize > 0 ) ? 2 : 0 ) ) ) ) *
                                 ( SX1276.Settings.LoRa.Coderate + 4 );
            double nPayload = 8 + ( ( tmp > 0 ) ? tmp : 0 );
 8003104:	2200      	movs	r2, #0
 8003106:	2300      	movs	r3, #0
 8003108:	6a38      	ldr	r0, [r7, #32]
 800310a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800310c:	f7fd f99c 	bl	8000448 <__aeabi_dcmpgt>
 8003110:	1e03      	subs	r3, r0, #0
 8003112:	d008      	beq.n	8003126 <SX1276GetTimeOnAir+0x282>
 8003114:	2200      	movs	r2, #0
 8003116:	4b23      	ldr	r3, [pc, #140]	; (80031a4 <SX1276GetTimeOnAir+0x300>)
 8003118:	6a38      	ldr	r0, [r7, #32]
 800311a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800311c:	f7fd faa6 	bl	800066c <__aeabi_dadd>
 8003120:	0003      	movs	r3, r0
 8003122:	000c      	movs	r4, r1
 8003124:	e001      	b.n	800312a <SX1276GetTimeOnAir+0x286>
 8003126:	2300      	movs	r3, #0
 8003128:	4c1e      	ldr	r4, [pc, #120]	; (80031a4 <SX1276GetTimeOnAir+0x300>)
 800312a:	61bb      	str	r3, [r7, #24]
 800312c:	61fc      	str	r4, [r7, #28]
            double tPayload = nPayload * ts;
 800312e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003130:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003132:	69b8      	ldr	r0, [r7, #24]
 8003134:	69f9      	ldr	r1, [r7, #28]
 8003136:	f7fe f9e9 	bl	800150c <__aeabi_dmul>
 800313a:	0003      	movs	r3, r0
 800313c:	000c      	movs	r4, r1
 800313e:	613b      	str	r3, [r7, #16]
 8003140:	617c      	str	r4, [r7, #20]
            // Time on air
            double tOnAir = tPreamble + tPayload;
 8003142:	693a      	ldr	r2, [r7, #16]
 8003144:	697b      	ldr	r3, [r7, #20]
 8003146:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003148:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800314a:	f7fd fa8f 	bl	800066c <__aeabi_dadd>
 800314e:	0003      	movs	r3, r0
 8003150:	000c      	movs	r4, r1
 8003152:	60bb      	str	r3, [r7, #8]
 8003154:	60fc      	str	r4, [r7, #12]
            // return ms secs
            airTime = floor( tOnAir * 1e3 + 0.999 );
 8003156:	2200      	movs	r2, #0
 8003158:	4b13      	ldr	r3, [pc, #76]	; (80031a8 <SX1276GetTimeOnAir+0x304>)
 800315a:	68b8      	ldr	r0, [r7, #8]
 800315c:	68f9      	ldr	r1, [r7, #12]
 800315e:	f7fe f9d5 	bl	800150c <__aeabi_dmul>
 8003162:	0003      	movs	r3, r0
 8003164:	000c      	movs	r4, r1
 8003166:	0018      	movs	r0, r3
 8003168:	0021      	movs	r1, r4
 800316a:	4a14      	ldr	r2, [pc, #80]	; (80031bc <SX1276GetTimeOnAir+0x318>)
 800316c:	4b14      	ldr	r3, [pc, #80]	; (80031c0 <SX1276GetTimeOnAir+0x31c>)
 800316e:	f7fd fa7d 	bl	800066c <__aeabi_dadd>
 8003172:	0003      	movs	r3, r0
 8003174:	000c      	movs	r4, r1
 8003176:	0018      	movs	r0, r3
 8003178:	0021      	movs	r1, r4
 800317a:	f009 f86f 	bl	800c25c <floor>
 800317e:	0003      	movs	r3, r0
 8003180:	000c      	movs	r4, r1
 8003182:	64bb      	str	r3, [r7, #72]	; 0x48
 8003184:	64fc      	str	r4, [r7, #76]	; 0x4c
        }
        break;
 8003186:	46c0      	nop			; (mov r8, r8)
    }
    return (uint32_t) airTime;
 8003188:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 800318a:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800318c:	f7fd f990 	bl	80004b0 <__aeabi_d2uiz>
 8003190:	0003      	movs	r3, r0
}
 8003192:	0018      	movs	r0, r3
 8003194:	46bd      	mov	sp, r7
 8003196:	b015      	add	sp, #84	; 0x54
 8003198:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800319a:	46c0      	nop			; (mov r8, r8)
 800319c:	2000058c 	.word	0x2000058c
 80031a0:	3ff00000 	.word	0x3ff00000
 80031a4:	40200000 	.word	0x40200000
 80031a8:	408f4000 	.word	0x408f4000
 80031ac:	40fe8480 	.word	0x40fe8480
 80031b0:	410e8480 	.word	0x410e8480
 80031b4:	411e8480 	.word	0x411e8480
 80031b8:	40110000 	.word	0x40110000
 80031bc:	d916872b 	.word	0xd916872b
 80031c0:	3feff7ce 	.word	0x3feff7ce

080031c4 <SX1276Send>:

void SX1276Send( uint8_t *buffer, uint8_t size )
{
 80031c4:	b580      	push	{r7, lr}
 80031c6:	b084      	sub	sp, #16
 80031c8:	af00      	add	r7, sp, #0
 80031ca:	6078      	str	r0, [r7, #4]
 80031cc:	000a      	movs	r2, r1
 80031ce:	1cfb      	adds	r3, r7, #3
 80031d0:	701a      	strb	r2, [r3, #0]
    uint32_t txTimeout = 0;
 80031d2:	2300      	movs	r3, #0
 80031d4:	60fb      	str	r3, [r7, #12]

    switch( SX1276.Settings.Modem )
 80031d6:	4b59      	ldr	r3, [pc, #356]	; (800333c <SX1276Send+0x178>)
 80031d8:	795b      	ldrb	r3, [r3, #5]
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d002      	beq.n	80031e4 <SX1276Send+0x20>
 80031de:	2b01      	cmp	r3, #1
 80031e0:	d04c      	beq.n	800327c <SX1276Send+0xb8>
 80031e2:	e0a2      	b.n	800332a <SX1276Send+0x166>
    {
    case MODEM_FSK:
        {
            SX1276.Settings.FskPacketHandler.NbBytes = 0;
 80031e4:	4b55      	ldr	r3, [pc, #340]	; (800333c <SX1276Send+0x178>)
 80031e6:	2200      	movs	r2, #0
 80031e8:	871a      	strh	r2, [r3, #56]	; 0x38
            SX1276.Settings.FskPacketHandler.Size = size;
 80031ea:	1cfb      	adds	r3, r7, #3
 80031ec:	781b      	ldrb	r3, [r3, #0]
 80031ee:	b29a      	uxth	r2, r3
 80031f0:	4b52      	ldr	r3, [pc, #328]	; (800333c <SX1276Send+0x178>)
 80031f2:	86da      	strh	r2, [r3, #54]	; 0x36

            if( SX1276.Settings.Fsk.FixLen == false )
 80031f4:	4b51      	ldr	r3, [pc, #324]	; (800333c <SX1276Send+0x178>)
 80031f6:	2222      	movs	r2, #34	; 0x22
 80031f8:	5c9b      	ldrb	r3, [r3, r2]
 80031fa:	2201      	movs	r2, #1
 80031fc:	4053      	eors	r3, r2
 80031fe:	b2db      	uxtb	r3, r3
 8003200:	2b00      	cmp	r3, #0
 8003202:	d005      	beq.n	8003210 <SX1276Send+0x4c>
            {
                SX1276WriteFifo( ( uint8_t* )&size, 1 );
 8003204:	1cfb      	adds	r3, r7, #3
 8003206:	2101      	movs	r1, #1
 8003208:	0018      	movs	r0, r3
 800320a:	f000 fd87 	bl	8003d1c <SX1276WriteFifo>
 800320e:	e005      	b.n	800321c <SX1276Send+0x58>
            }
            else
            {
                SX1276Write( REG_PAYLOADLENGTH, size );
 8003210:	1cfb      	adds	r3, r7, #3
 8003212:	781b      	ldrb	r3, [r3, #0]
 8003214:	0019      	movs	r1, r3
 8003216:	2032      	movs	r0, #50	; 0x32
 8003218:	f000 fcca 	bl	8003bb0 <SX1276Write>
            }

            if( ( size > 0 ) && ( size <= 64 ) )
 800321c:	1cfb      	adds	r3, r7, #3
 800321e:	781b      	ldrb	r3, [r3, #0]
 8003220:	2b00      	cmp	r3, #0
 8003222:	d009      	beq.n	8003238 <SX1276Send+0x74>
 8003224:	1cfb      	adds	r3, r7, #3
 8003226:	781b      	ldrb	r3, [r3, #0]
 8003228:	2b40      	cmp	r3, #64	; 0x40
 800322a:	d805      	bhi.n	8003238 <SX1276Send+0x74>
            {
                SX1276.Settings.FskPacketHandler.ChunkSize = size;
 800322c:	1cfb      	adds	r3, r7, #3
 800322e:	7819      	ldrb	r1, [r3, #0]
 8003230:	4b42      	ldr	r3, [pc, #264]	; (800333c <SX1276Send+0x178>)
 8003232:	223b      	movs	r2, #59	; 0x3b
 8003234:	5499      	strb	r1, [r3, r2]
 8003236:	e00b      	b.n	8003250 <SX1276Send+0x8c>
            }
            else
            {
                memcpy1( RxTxBuffer, buffer, size );
 8003238:	1cfb      	adds	r3, r7, #3
 800323a:	781b      	ldrb	r3, [r3, #0]
 800323c:	b29a      	uxth	r2, r3
 800323e:	6879      	ldr	r1, [r7, #4]
 8003240:	4b3f      	ldr	r3, [pc, #252]	; (8003340 <SX1276Send+0x17c>)
 8003242:	0018      	movs	r0, r3
 8003244:	f006 faf6 	bl	8009834 <memcpy1>
                SX1276.Settings.FskPacketHandler.ChunkSize = 32;
 8003248:	4b3c      	ldr	r3, [pc, #240]	; (800333c <SX1276Send+0x178>)
 800324a:	223b      	movs	r2, #59	; 0x3b
 800324c:	2120      	movs	r1, #32
 800324e:	5499      	strb	r1, [r3, r2]
            }

            // Write payload buffer
            SX1276WriteFifo( buffer, SX1276.Settings.FskPacketHandler.ChunkSize );
 8003250:	4b3a      	ldr	r3, [pc, #232]	; (800333c <SX1276Send+0x178>)
 8003252:	223b      	movs	r2, #59	; 0x3b
 8003254:	5c9a      	ldrb	r2, [r3, r2]
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	0011      	movs	r1, r2
 800325a:	0018      	movs	r0, r3
 800325c:	f000 fd5e 	bl	8003d1c <SX1276WriteFifo>
            SX1276.Settings.FskPacketHandler.NbBytes += SX1276.Settings.FskPacketHandler.ChunkSize;
 8003260:	4b36      	ldr	r3, [pc, #216]	; (800333c <SX1276Send+0x178>)
 8003262:	8f1a      	ldrh	r2, [r3, #56]	; 0x38
 8003264:	4b35      	ldr	r3, [pc, #212]	; (800333c <SX1276Send+0x178>)
 8003266:	213b      	movs	r1, #59	; 0x3b
 8003268:	5c5b      	ldrb	r3, [r3, r1]
 800326a:	b29b      	uxth	r3, r3
 800326c:	18d3      	adds	r3, r2, r3
 800326e:	b29a      	uxth	r2, r3
 8003270:	4b32      	ldr	r3, [pc, #200]	; (800333c <SX1276Send+0x178>)
 8003272:	871a      	strh	r2, [r3, #56]	; 0x38
            txTimeout = SX1276.Settings.Fsk.TxTimeout;
 8003274:	4b31      	ldr	r3, [pc, #196]	; (800333c <SX1276Send+0x178>)
 8003276:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003278:	60fb      	str	r3, [r7, #12]
        }
        break;
 800327a:	e056      	b.n	800332a <SX1276Send+0x166>
    case MODEM_LORA:
        {
            if( SX1276.Settings.LoRa.IqInverted == true )
 800327c:	4b2f      	ldr	r3, [pc, #188]	; (800333c <SX1276Send+0x178>)
 800327e:	2251      	movs	r2, #81	; 0x51
 8003280:	5c9b      	ldrb	r3, [r3, r2]
 8003282:	2b00      	cmp	r3, #0
 8003284:	d011      	beq.n	80032aa <SX1276Send+0xe6>
            {
                SX1276Write( REG_LR_INVERTIQ, ( ( SX1276Read( REG_LR_INVERTIQ ) & RFLR_INVERTIQ_TX_MASK & RFLR_INVERTIQ_RX_MASK ) | RFLR_INVERTIQ_RX_OFF | RFLR_INVERTIQ_TX_ON ) );
 8003286:	2033      	movs	r0, #51	; 0x33
 8003288:	f000 fca6 	bl	8003bd8 <SX1276Read>
 800328c:	0003      	movs	r3, r0
 800328e:	001a      	movs	r2, r3
 8003290:	2341      	movs	r3, #65	; 0x41
 8003292:	439a      	bics	r2, r3
 8003294:	0013      	movs	r3, r2
 8003296:	b2db      	uxtb	r3, r3
 8003298:	0019      	movs	r1, r3
 800329a:	2033      	movs	r0, #51	; 0x33
 800329c:	f000 fc88 	bl	8003bb0 <SX1276Write>
                SX1276Write( REG_LR_INVERTIQ2, RFLR_INVERTIQ2_ON );
 80032a0:	2119      	movs	r1, #25
 80032a2:	203b      	movs	r0, #59	; 0x3b
 80032a4:	f000 fc84 	bl	8003bb0 <SX1276Write>
 80032a8:	e013      	b.n	80032d2 <SX1276Send+0x10e>
            }
            else
            {
                SX1276Write( REG_LR_INVERTIQ, ( ( SX1276Read( REG_LR_INVERTIQ ) & RFLR_INVERTIQ_TX_MASK & RFLR_INVERTIQ_RX_MASK ) | RFLR_INVERTIQ_RX_OFF | RFLR_INVERTIQ_TX_OFF ) );
 80032aa:	2033      	movs	r0, #51	; 0x33
 80032ac:	f000 fc94 	bl	8003bd8 <SX1276Read>
 80032b0:	0003      	movs	r3, r0
 80032b2:	b25b      	sxtb	r3, r3
 80032b4:	2241      	movs	r2, #65	; 0x41
 80032b6:	4393      	bics	r3, r2
 80032b8:	b25b      	sxtb	r3, r3
 80032ba:	2201      	movs	r2, #1
 80032bc:	4313      	orrs	r3, r2
 80032be:	b25b      	sxtb	r3, r3
 80032c0:	b2db      	uxtb	r3, r3
 80032c2:	0019      	movs	r1, r3
 80032c4:	2033      	movs	r0, #51	; 0x33
 80032c6:	f000 fc73 	bl	8003bb0 <SX1276Write>
                SX1276Write( REG_LR_INVERTIQ2, RFLR_INVERTIQ2_OFF );
 80032ca:	211d      	movs	r1, #29
 80032cc:	203b      	movs	r0, #59	; 0x3b
 80032ce:	f000 fc6f 	bl	8003bb0 <SX1276Write>
            }

            SX1276.Settings.LoRaPacketHandler.Size = size;
 80032d2:	1cfb      	adds	r3, r7, #3
 80032d4:	7819      	ldrb	r1, [r3, #0]
 80032d6:	4b19      	ldr	r3, [pc, #100]	; (800333c <SX1276Send+0x178>)
 80032d8:	225c      	movs	r2, #92	; 0x5c
 80032da:	5499      	strb	r1, [r3, r2]

            // Initializes the payload size
            SX1276Write( REG_LR_PAYLOADLENGTH, size );
 80032dc:	1cfb      	adds	r3, r7, #3
 80032de:	781b      	ldrb	r3, [r3, #0]
 80032e0:	0019      	movs	r1, r3
 80032e2:	2022      	movs	r0, #34	; 0x22
 80032e4:	f000 fc64 	bl	8003bb0 <SX1276Write>

            // Full buffer used for Tx
            SX1276Write( REG_LR_FIFOTXBASEADDR, 0 );
 80032e8:	2100      	movs	r1, #0
 80032ea:	200e      	movs	r0, #14
 80032ec:	f000 fc60 	bl	8003bb0 <SX1276Write>
            SX1276Write( REG_LR_FIFOADDRPTR, 0 );
 80032f0:	2100      	movs	r1, #0
 80032f2:	200d      	movs	r0, #13
 80032f4:	f000 fc5c 	bl	8003bb0 <SX1276Write>

            // FIFO operations can not take place in Sleep mode
            if( ( SX1276Read( REG_OPMODE ) & ~RF_OPMODE_MASK ) == RF_OPMODE_SLEEP )
 80032f8:	2001      	movs	r0, #1
 80032fa:	f000 fc6d 	bl	8003bd8 <SX1276Read>
 80032fe:	0003      	movs	r3, r0
 8003300:	001a      	movs	r2, r3
 8003302:	23f8      	movs	r3, #248	; 0xf8
 8003304:	439a      	bics	r2, r3
 8003306:	1e13      	subs	r3, r2, #0
 8003308:	d104      	bne.n	8003314 <SX1276Send+0x150>
            {
                SX1276SetStby( );
 800330a:	f000 f835 	bl	8003378 <SX1276SetStby>
                DelayMs( 1 );
 800330e:	2001      	movs	r0, #1
 8003310:	f006 f830 	bl	8009374 <DelayMs>
            }
            // Write payload buffer
            SX1276WriteFifo( buffer, size );
 8003314:	1cfb      	adds	r3, r7, #3
 8003316:	781a      	ldrb	r2, [r3, #0]
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	0011      	movs	r1, r2
 800331c:	0018      	movs	r0, r3
 800331e:	f000 fcfd 	bl	8003d1c <SX1276WriteFifo>
            txTimeout = SX1276.Settings.LoRa.TxTimeout;
 8003322:	4b06      	ldr	r3, [pc, #24]	; (800333c <SX1276Send+0x178>)
 8003324:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003326:	60fb      	str	r3, [r7, #12]
        }
        break;
 8003328:	46c0      	nop			; (mov r8, r8)
    }

    SX1276SetTx( txTimeout );
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	0018      	movs	r0, r3
 800332e:	f000 fa25 	bl	800377c <SX1276SetTx>
}
 8003332:	46c0      	nop			; (mov r8, r8)
 8003334:	46bd      	mov	sp, r7
 8003336:	b004      	add	sp, #16
 8003338:	bd80      	pop	{r7, pc}
 800333a:	46c0      	nop			; (mov r8, r8)
 800333c:	2000058c 	.word	0x2000058c
 8003340:	20000100 	.word	0x20000100

08003344 <SX1276SetSleep>:

void SX1276SetSleep( void )
{
 8003344:	b580      	push	{r7, lr}
 8003346:	af00      	add	r7, sp, #0
    TimerStop( &RxTimeoutTimer );
 8003348:	4b08      	ldr	r3, [pc, #32]	; (800336c <SX1276SetSleep+0x28>)
 800334a:	0018      	movs	r0, r3
 800334c:	f006 f994 	bl	8009678 <TimerStop>
    TimerStop( &TxTimeoutTimer );
 8003350:	4b07      	ldr	r3, [pc, #28]	; (8003370 <SX1276SetSleep+0x2c>)
 8003352:	0018      	movs	r0, r3
 8003354:	f006 f990 	bl	8009678 <TimerStop>

    SX1276SetOpMode( RF_OPMODE_SLEEP );
 8003358:	2000      	movs	r0, #0
 800335a:	f000 fb9d 	bl	8003a98 <SX1276SetOpMode>
    SX1276.Settings.State = RF_IDLE;
 800335e:	4b05      	ldr	r3, [pc, #20]	; (8003374 <SX1276SetSleep+0x30>)
 8003360:	2200      	movs	r2, #0
 8003362:	711a      	strb	r2, [r3, #4]
}
 8003364:	46c0      	nop			; (mov r8, r8)
 8003366:	46bd      	mov	sp, r7
 8003368:	bd80      	pop	{r7, pc}
 800336a:	46c0      	nop			; (mov r8, r8)
 800336c:	200005ec 	.word	0x200005ec
 8003370:	20000564 	.word	0x20000564
 8003374:	2000058c 	.word	0x2000058c

08003378 <SX1276SetStby>:

void SX1276SetStby( void )
{
 8003378:	b580      	push	{r7, lr}
 800337a:	af00      	add	r7, sp, #0
    TimerStop( &RxTimeoutTimer );
 800337c:	4b08      	ldr	r3, [pc, #32]	; (80033a0 <SX1276SetStby+0x28>)
 800337e:	0018      	movs	r0, r3
 8003380:	f006 f97a 	bl	8009678 <TimerStop>
    TimerStop( &TxTimeoutTimer );
 8003384:	4b07      	ldr	r3, [pc, #28]	; (80033a4 <SX1276SetStby+0x2c>)
 8003386:	0018      	movs	r0, r3
 8003388:	f006 f976 	bl	8009678 <TimerStop>

    SX1276SetOpMode( RF_OPMODE_STANDBY );
 800338c:	2001      	movs	r0, #1
 800338e:	f000 fb83 	bl	8003a98 <SX1276SetOpMode>
    SX1276.Settings.State = RF_IDLE;
 8003392:	4b05      	ldr	r3, [pc, #20]	; (80033a8 <SX1276SetStby+0x30>)
 8003394:	2200      	movs	r2, #0
 8003396:	711a      	strb	r2, [r3, #4]
}
 8003398:	46c0      	nop			; (mov r8, r8)
 800339a:	46bd      	mov	sp, r7
 800339c:	bd80      	pop	{r7, pc}
 800339e:	46c0      	nop			; (mov r8, r8)
 80033a0:	200005ec 	.word	0x200005ec
 80033a4:	20000564 	.word	0x20000564
 80033a8:	2000058c 	.word	0x2000058c

080033ac <SX1276SetRx>:

void SX1276SetRx( uint32_t timeout )
{
 80033ac:	b5b0      	push	{r4, r5, r7, lr}
 80033ae:	b084      	sub	sp, #16
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	6078      	str	r0, [r7, #4]
    bool rxContinuous = false;
 80033b4:	230f      	movs	r3, #15
 80033b6:	18fb      	adds	r3, r7, r3
 80033b8:	2200      	movs	r2, #0
 80033ba:	701a      	strb	r2, [r3, #0]

    switch( SX1276.Settings.Modem )
 80033bc:	4be0      	ldr	r3, [pc, #896]	; (8003740 <SX1276SetRx+0x394>)
 80033be:	795b      	ldrb	r3, [r3, #5]
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d002      	beq.n	80033ca <SX1276SetRx+0x1e>
 80033c4:	2b01      	cmp	r3, #1
 80033c6:	d041      	beq.n	800344c <SX1276SetRx+0xa0>
 80033c8:	e128      	b.n	800361c <SX1276SetRx+0x270>
    {
    case MODEM_FSK:
        {
            rxContinuous = SX1276.Settings.Fsk.RxContinuous;
 80033ca:	230f      	movs	r3, #15
 80033cc:	18fb      	adds	r3, r7, r3
 80033ce:	4adc      	ldr	r2, [pc, #880]	; (8003740 <SX1276SetRx+0x394>)
 80033d0:	2126      	movs	r1, #38	; 0x26
 80033d2:	5c52      	ldrb	r2, [r2, r1]
 80033d4:	701a      	strb	r2, [r3, #0]
            // DIO1=FifoLevel
            // DIO2=SyncAddr
            // DIO3=FifoEmpty
            // DIO4=Preamble
            // DIO5=ModeReady
            SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RF_DIOMAPPING1_DIO0_MASK &
 80033d6:	2040      	movs	r0, #64	; 0x40
 80033d8:	f000 fbfe 	bl	8003bd8 <SX1276Read>
 80033dc:	0003      	movs	r3, r0
 80033de:	b25b      	sxtb	r3, r3
 80033e0:	2203      	movs	r2, #3
 80033e2:	4013      	ands	r3, r2
 80033e4:	b25b      	sxtb	r3, r3
 80033e6:	220c      	movs	r2, #12
 80033e8:	4313      	orrs	r3, r2
 80033ea:	b25b      	sxtb	r3, r3
 80033ec:	b2db      	uxtb	r3, r3
 80033ee:	0019      	movs	r1, r3
 80033f0:	2040      	movs	r0, #64	; 0x40
 80033f2:	f000 fbdd 	bl	8003bb0 <SX1276Write>
                                                                            RF_DIOMAPPING1_DIO2_MASK ) |
                                                                            RF_DIOMAPPING1_DIO0_00 |
                                                                            RF_DIOMAPPING1_DIO1_00 |
                                                                            RF_DIOMAPPING1_DIO2_11 );

            SX1276Write( REG_DIOMAPPING2, ( SX1276Read( REG_DIOMAPPING2 ) & RF_DIOMAPPING2_DIO4_MASK &
 80033f6:	2041      	movs	r0, #65	; 0x41
 80033f8:	f000 fbee 	bl	8003bd8 <SX1276Read>
 80033fc:	0003      	movs	r3, r0
 80033fe:	001a      	movs	r2, r3
 8003400:	233f      	movs	r3, #63	; 0x3f
 8003402:	425b      	negs	r3, r3
 8003404:	4313      	orrs	r3, r2
 8003406:	b2db      	uxtb	r3, r3
 8003408:	0019      	movs	r1, r3
 800340a:	2041      	movs	r0, #65	; 0x41
 800340c:	f000 fbd0 	bl	8003bb0 <SX1276Write>
                                                                            RF_DIOMAPPING2_MAP_MASK ) |
                                                                            RF_DIOMAPPING2_DIO4_11 |
                                                                            RF_DIOMAPPING2_MAP_PREAMBLEDETECT );

            SX1276.Settings.FskPacketHandler.FifoThresh = SX1276Read( REG_FIFOTHRESH ) & 0x3F;
 8003410:	2035      	movs	r0, #53	; 0x35
 8003412:	f000 fbe1 	bl	8003bd8 <SX1276Read>
 8003416:	0003      	movs	r3, r0
 8003418:	001a      	movs	r2, r3
 800341a:	233f      	movs	r3, #63	; 0x3f
 800341c:	4013      	ands	r3, r2
 800341e:	b2d9      	uxtb	r1, r3
 8003420:	4bc7      	ldr	r3, [pc, #796]	; (8003740 <SX1276SetRx+0x394>)
 8003422:	223a      	movs	r2, #58	; 0x3a
 8003424:	5499      	strb	r1, [r3, r2]

            SX1276Write( REG_RXCONFIG, RF_RXCONFIG_AFCAUTO_ON | RF_RXCONFIG_AGCAUTO_ON | RF_RXCONFIG_RXTRIGER_PREAMBLEDETECT );
 8003426:	211e      	movs	r1, #30
 8003428:	200d      	movs	r0, #13
 800342a:	f000 fbc1 	bl	8003bb0 <SX1276Write>

            SX1276.Settings.FskPacketHandler.PreambleDetected = false;
 800342e:	4bc4      	ldr	r3, [pc, #784]	; (8003740 <SX1276SetRx+0x394>)
 8003430:	222c      	movs	r2, #44	; 0x2c
 8003432:	2100      	movs	r1, #0
 8003434:	5499      	strb	r1, [r3, r2]
            SX1276.Settings.FskPacketHandler.SyncWordDetected = false;
 8003436:	4bc2      	ldr	r3, [pc, #776]	; (8003740 <SX1276SetRx+0x394>)
 8003438:	222d      	movs	r2, #45	; 0x2d
 800343a:	2100      	movs	r1, #0
 800343c:	5499      	strb	r1, [r3, r2]
            SX1276.Settings.FskPacketHandler.NbBytes = 0;
 800343e:	4bc0      	ldr	r3, [pc, #768]	; (8003740 <SX1276SetRx+0x394>)
 8003440:	2200      	movs	r2, #0
 8003442:	871a      	strh	r2, [r3, #56]	; 0x38
            SX1276.Settings.FskPacketHandler.Size = 0;
 8003444:	4bbe      	ldr	r3, [pc, #760]	; (8003740 <SX1276SetRx+0x394>)
 8003446:	2200      	movs	r2, #0
 8003448:	86da      	strh	r2, [r3, #54]	; 0x36
        }
        break;
 800344a:	e0e7      	b.n	800361c <SX1276SetRx+0x270>
    case MODEM_LORA:
        {
            if( SX1276.Settings.LoRa.IqInverted == true )
 800344c:	4bbc      	ldr	r3, [pc, #752]	; (8003740 <SX1276SetRx+0x394>)
 800344e:	2251      	movs	r2, #81	; 0x51
 8003450:	5c9b      	ldrb	r3, [r3, r2]
 8003452:	2b00      	cmp	r3, #0
 8003454:	d010      	beq.n	8003478 <SX1276SetRx+0xcc>
            {
                SX1276Write( REG_LR_INVERTIQ, ( ( SX1276Read( REG_LR_INVERTIQ ) & RFLR_INVERTIQ_TX_MASK & RFLR_INVERTIQ_RX_MASK ) | RFLR_INVERTIQ_RX_ON | RFLR_INVERTIQ_TX_OFF ) );
 8003456:	2033      	movs	r0, #51	; 0x33
 8003458:	f000 fbbe 	bl	8003bd8 <SX1276Read>
 800345c:	0003      	movs	r3, r0
 800345e:	001a      	movs	r2, r3
 8003460:	2341      	movs	r3, #65	; 0x41
 8003462:	4313      	orrs	r3, r2
 8003464:	b2db      	uxtb	r3, r3
 8003466:	0019      	movs	r1, r3
 8003468:	2033      	movs	r0, #51	; 0x33
 800346a:	f000 fba1 	bl	8003bb0 <SX1276Write>
                SX1276Write( REG_LR_INVERTIQ2, RFLR_INVERTIQ2_ON );
 800346e:	2119      	movs	r1, #25
 8003470:	203b      	movs	r0, #59	; 0x3b
 8003472:	f000 fb9d 	bl	8003bb0 <SX1276Write>
 8003476:	e013      	b.n	80034a0 <SX1276SetRx+0xf4>
            }
            else
            {
                SX1276Write( REG_LR_INVERTIQ, ( ( SX1276Read( REG_LR_INVERTIQ ) & RFLR_INVERTIQ_TX_MASK & RFLR_INVERTIQ_RX_MASK ) | RFLR_INVERTIQ_RX_OFF | RFLR_INVERTIQ_TX_OFF ) );
 8003478:	2033      	movs	r0, #51	; 0x33
 800347a:	f000 fbad 	bl	8003bd8 <SX1276Read>
 800347e:	0003      	movs	r3, r0
 8003480:	b25b      	sxtb	r3, r3
 8003482:	2241      	movs	r2, #65	; 0x41
 8003484:	4393      	bics	r3, r2
 8003486:	b25b      	sxtb	r3, r3
 8003488:	2201      	movs	r2, #1
 800348a:	4313      	orrs	r3, r2
 800348c:	b25b      	sxtb	r3, r3
 800348e:	b2db      	uxtb	r3, r3
 8003490:	0019      	movs	r1, r3
 8003492:	2033      	movs	r0, #51	; 0x33
 8003494:	f000 fb8c 	bl	8003bb0 <SX1276Write>
                SX1276Write( REG_LR_INVERTIQ2, RFLR_INVERTIQ2_OFF );
 8003498:	211d      	movs	r1, #29
 800349a:	203b      	movs	r0, #59	; 0x3b
 800349c:	f000 fb88 	bl	8003bb0 <SX1276Write>
            }

            // ERRATA 2.3 - Receiver Spurious Reception of a LoRa Signal
            if( SX1276.Settings.LoRa.Bandwidth < 9 )
 80034a0:	4ba7      	ldr	r3, [pc, #668]	; (8003740 <SX1276SetRx+0x394>)
 80034a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034a4:	2b08      	cmp	r3, #8
 80034a6:	d900      	bls.n	80034aa <SX1276SetRx+0xfe>
 80034a8:	e076      	b.n	8003598 <SX1276SetRx+0x1ec>
            {
                SX1276Write( REG_LR_DETECTOPTIMIZE, SX1276Read( REG_LR_DETECTOPTIMIZE ) & 0x7F );
 80034aa:	2031      	movs	r0, #49	; 0x31
 80034ac:	f000 fb94 	bl	8003bd8 <SX1276Read>
 80034b0:	0003      	movs	r3, r0
 80034b2:	001a      	movs	r2, r3
 80034b4:	237f      	movs	r3, #127	; 0x7f
 80034b6:	4013      	ands	r3, r2
 80034b8:	b2db      	uxtb	r3, r3
 80034ba:	0019      	movs	r1, r3
 80034bc:	2031      	movs	r0, #49	; 0x31
 80034be:	f000 fb77 	bl	8003bb0 <SX1276Write>
                SX1276Write( REG_LR_TEST30, 0x00 );
 80034c2:	2100      	movs	r1, #0
 80034c4:	2030      	movs	r0, #48	; 0x30
 80034c6:	f000 fb73 	bl	8003bb0 <SX1276Write>
                switch( SX1276.Settings.LoRa.Bandwidth )
 80034ca:	4b9d      	ldr	r3, [pc, #628]	; (8003740 <SX1276SetRx+0x394>)
 80034cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034ce:	2b08      	cmp	r3, #8
 80034d0:	d86f      	bhi.n	80035b2 <SX1276SetRx+0x206>
 80034d2:	009a      	lsls	r2, r3, #2
 80034d4:	4b9b      	ldr	r3, [pc, #620]	; (8003744 <SX1276SetRx+0x398>)
 80034d6:	18d3      	adds	r3, r2, r3
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	469f      	mov	pc, r3
                {
                case 0: // 7.8 kHz
                    SX1276Write( REG_LR_TEST2F, 0x48 );
 80034dc:	2148      	movs	r1, #72	; 0x48
 80034de:	202f      	movs	r0, #47	; 0x2f
 80034e0:	f000 fb66 	bl	8003bb0 <SX1276Write>
                    SX1276SetChannel(SX1276.Settings.Channel + 7810 );
 80034e4:	4b96      	ldr	r3, [pc, #600]	; (8003740 <SX1276SetRx+0x394>)
 80034e6:	689b      	ldr	r3, [r3, #8]
 80034e8:	4a97      	ldr	r2, [pc, #604]	; (8003748 <SX1276SetRx+0x39c>)
 80034ea:	4694      	mov	ip, r2
 80034ec:	4463      	add	r3, ip
 80034ee:	0018      	movs	r0, r3
 80034f0:	f7fe ff8c 	bl	800240c <SX1276SetChannel>
                    break;
 80034f4:	e05d      	b.n	80035b2 <SX1276SetRx+0x206>
                case 1: // 10.4 kHz
                    SX1276Write( REG_LR_TEST2F, 0x44 );
 80034f6:	2144      	movs	r1, #68	; 0x44
 80034f8:	202f      	movs	r0, #47	; 0x2f
 80034fa:	f000 fb59 	bl	8003bb0 <SX1276Write>
                    SX1276SetChannel(SX1276.Settings.Channel + 10420 );
 80034fe:	4b90      	ldr	r3, [pc, #576]	; (8003740 <SX1276SetRx+0x394>)
 8003500:	689b      	ldr	r3, [r3, #8]
 8003502:	4a92      	ldr	r2, [pc, #584]	; (800374c <SX1276SetRx+0x3a0>)
 8003504:	4694      	mov	ip, r2
 8003506:	4463      	add	r3, ip
 8003508:	0018      	movs	r0, r3
 800350a:	f7fe ff7f 	bl	800240c <SX1276SetChannel>
                    break;
 800350e:	e050      	b.n	80035b2 <SX1276SetRx+0x206>
                case 2: // 15.6 kHz
                    SX1276Write( REG_LR_TEST2F, 0x44 );
 8003510:	2144      	movs	r1, #68	; 0x44
 8003512:	202f      	movs	r0, #47	; 0x2f
 8003514:	f000 fb4c 	bl	8003bb0 <SX1276Write>
                    SX1276SetChannel(SX1276.Settings.Channel + 15620 );
 8003518:	4b89      	ldr	r3, [pc, #548]	; (8003740 <SX1276SetRx+0x394>)
 800351a:	689b      	ldr	r3, [r3, #8]
 800351c:	4a8c      	ldr	r2, [pc, #560]	; (8003750 <SX1276SetRx+0x3a4>)
 800351e:	4694      	mov	ip, r2
 8003520:	4463      	add	r3, ip
 8003522:	0018      	movs	r0, r3
 8003524:	f7fe ff72 	bl	800240c <SX1276SetChannel>
                    break;
 8003528:	e043      	b.n	80035b2 <SX1276SetRx+0x206>
                case 3: // 20.8 kHz
                    SX1276Write( REG_LR_TEST2F, 0x44 );
 800352a:	2144      	movs	r1, #68	; 0x44
 800352c:	202f      	movs	r0, #47	; 0x2f
 800352e:	f000 fb3f 	bl	8003bb0 <SX1276Write>
                    SX1276SetChannel(SX1276.Settings.Channel + 20830 );
 8003532:	4b83      	ldr	r3, [pc, #524]	; (8003740 <SX1276SetRx+0x394>)
 8003534:	689b      	ldr	r3, [r3, #8]
 8003536:	4a87      	ldr	r2, [pc, #540]	; (8003754 <SX1276SetRx+0x3a8>)
 8003538:	4694      	mov	ip, r2
 800353a:	4463      	add	r3, ip
 800353c:	0018      	movs	r0, r3
 800353e:	f7fe ff65 	bl	800240c <SX1276SetChannel>
                    break;
 8003542:	e036      	b.n	80035b2 <SX1276SetRx+0x206>
                case 4: // 31.2 kHz
                    SX1276Write( REG_LR_TEST2F, 0x44 );
 8003544:	2144      	movs	r1, #68	; 0x44
 8003546:	202f      	movs	r0, #47	; 0x2f
 8003548:	f000 fb32 	bl	8003bb0 <SX1276Write>
                    SX1276SetChannel(SX1276.Settings.Channel + 31250 );
 800354c:	4b7c      	ldr	r3, [pc, #496]	; (8003740 <SX1276SetRx+0x394>)
 800354e:	689b      	ldr	r3, [r3, #8]
 8003550:	4a81      	ldr	r2, [pc, #516]	; (8003758 <SX1276SetRx+0x3ac>)
 8003552:	4694      	mov	ip, r2
 8003554:	4463      	add	r3, ip
 8003556:	0018      	movs	r0, r3
 8003558:	f7fe ff58 	bl	800240c <SX1276SetChannel>
                    break;
 800355c:	e029      	b.n	80035b2 <SX1276SetRx+0x206>
                case 5: // 41.4 kHz
                    SX1276Write( REG_LR_TEST2F, 0x44 );
 800355e:	2144      	movs	r1, #68	; 0x44
 8003560:	202f      	movs	r0, #47	; 0x2f
 8003562:	f000 fb25 	bl	8003bb0 <SX1276Write>
                    SX1276SetChannel(SX1276.Settings.Channel + 41670 );
 8003566:	4b76      	ldr	r3, [pc, #472]	; (8003740 <SX1276SetRx+0x394>)
 8003568:	689b      	ldr	r3, [r3, #8]
 800356a:	4a7c      	ldr	r2, [pc, #496]	; (800375c <SX1276SetRx+0x3b0>)
 800356c:	4694      	mov	ip, r2
 800356e:	4463      	add	r3, ip
 8003570:	0018      	movs	r0, r3
 8003572:	f7fe ff4b 	bl	800240c <SX1276SetChannel>
                    break;
 8003576:	e01c      	b.n	80035b2 <SX1276SetRx+0x206>
                case 6: // 62.5 kHz
                    SX1276Write( REG_LR_TEST2F, 0x40 );
 8003578:	2140      	movs	r1, #64	; 0x40
 800357a:	202f      	movs	r0, #47	; 0x2f
 800357c:	f000 fb18 	bl	8003bb0 <SX1276Write>
                    break;
 8003580:	e017      	b.n	80035b2 <SX1276SetRx+0x206>
                case 7: // 125 kHz
                    SX1276Write( REG_LR_TEST2F, 0x40 );
 8003582:	2140      	movs	r1, #64	; 0x40
 8003584:	202f      	movs	r0, #47	; 0x2f
 8003586:	f000 fb13 	bl	8003bb0 <SX1276Write>
                    break;
 800358a:	e012      	b.n	80035b2 <SX1276SetRx+0x206>
                case 8: // 250 kHz
                    SX1276Write( REG_LR_TEST2F, 0x40 );
 800358c:	2140      	movs	r1, #64	; 0x40
 800358e:	202f      	movs	r0, #47	; 0x2f
 8003590:	f000 fb0e 	bl	8003bb0 <SX1276Write>
                    break;
 8003594:	46c0      	nop			; (mov r8, r8)
 8003596:	e00c      	b.n	80035b2 <SX1276SetRx+0x206>
                }
            }
            else
            {
                SX1276Write( REG_LR_DETECTOPTIMIZE, SX1276Read( REG_LR_DETECTOPTIMIZE ) | 0x80 );
 8003598:	2031      	movs	r0, #49	; 0x31
 800359a:	f000 fb1d 	bl	8003bd8 <SX1276Read>
 800359e:	0003      	movs	r3, r0
 80035a0:	001a      	movs	r2, r3
 80035a2:	2380      	movs	r3, #128	; 0x80
 80035a4:	425b      	negs	r3, r3
 80035a6:	4313      	orrs	r3, r2
 80035a8:	b2db      	uxtb	r3, r3
 80035aa:	0019      	movs	r1, r3
 80035ac:	2031      	movs	r0, #49	; 0x31
 80035ae:	f000 faff 	bl	8003bb0 <SX1276Write>
            }

            rxContinuous = SX1276.Settings.LoRa.RxContinuous;
 80035b2:	230f      	movs	r3, #15
 80035b4:	18fb      	adds	r3, r7, r3
 80035b6:	4a62      	ldr	r2, [pc, #392]	; (8003740 <SX1276SetRx+0x394>)
 80035b8:	2152      	movs	r1, #82	; 0x52
 80035ba:	5c52      	ldrb	r2, [r2, r1]
 80035bc:	701a      	strb	r2, [r3, #0]

            if( SX1276.Settings.LoRa.FreqHopOn == true )
 80035be:	4b60      	ldr	r3, [pc, #384]	; (8003740 <SX1276SetRx+0x394>)
 80035c0:	224f      	movs	r2, #79	; 0x4f
 80035c2:	5c9b      	ldrb	r3, [r3, r2]
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d010      	beq.n	80035ea <SX1276SetRx+0x23e>
            {
                SX1276Write( REG_LR_IRQFLAGSMASK, //RFLR_IRQFLAGS_RXTIMEOUT |
 80035c8:	211d      	movs	r1, #29
 80035ca:	2011      	movs	r0, #17
 80035cc:	f000 faf0 	bl	8003bb0 <SX1276Write>
                                                  RFLR_IRQFLAGS_CADDONE |
                                                  //RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL |
                                                  RFLR_IRQFLAGS_CADDETECTED );

                // DIO0=RxDone, DIO2=FhssChangeChannel
                SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK & RFLR_DIOMAPPING1_DIO2_MASK  ) | RFLR_DIOMAPPING1_DIO0_00 | RFLR_DIOMAPPING1_DIO2_00 );
 80035d0:	2040      	movs	r0, #64	; 0x40
 80035d2:	f000 fb01 	bl	8003bd8 <SX1276Read>
 80035d6:	0003      	movs	r3, r0
 80035d8:	001a      	movs	r2, r3
 80035da:	2333      	movs	r3, #51	; 0x33
 80035dc:	4013      	ands	r3, r2
 80035de:	b2db      	uxtb	r3, r3
 80035e0:	0019      	movs	r1, r3
 80035e2:	2040      	movs	r0, #64	; 0x40
 80035e4:	f000 fae4 	bl	8003bb0 <SX1276Write>
 80035e8:	e00f      	b.n	800360a <SX1276SetRx+0x25e>
            }
            else
            {
                SX1276Write( REG_LR_IRQFLAGSMASK, //RFLR_IRQFLAGS_RXTIMEOUT |
 80035ea:	211f      	movs	r1, #31
 80035ec:	2011      	movs	r0, #17
 80035ee:	f000 fadf 	bl	8003bb0 <SX1276Write>
                                                  RFLR_IRQFLAGS_CADDONE |
                                                  RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL |
                                                  RFLR_IRQFLAGS_CADDETECTED );

                // DIO0=RxDone
                SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK ) | RFLR_DIOMAPPING1_DIO0_00 );
 80035f2:	2040      	movs	r0, #64	; 0x40
 80035f4:	f000 faf0 	bl	8003bd8 <SX1276Read>
 80035f8:	0003      	movs	r3, r0
 80035fa:	001a      	movs	r2, r3
 80035fc:	233f      	movs	r3, #63	; 0x3f
 80035fe:	4013      	ands	r3, r2
 8003600:	b2db      	uxtb	r3, r3
 8003602:	0019      	movs	r1, r3
 8003604:	2040      	movs	r0, #64	; 0x40
 8003606:	f000 fad3 	bl	8003bb0 <SX1276Write>
            }
            SX1276Write( REG_LR_FIFORXBASEADDR, 0 );
 800360a:	2100      	movs	r1, #0
 800360c:	200f      	movs	r0, #15
 800360e:	f000 facf 	bl	8003bb0 <SX1276Write>
            SX1276Write( REG_LR_FIFOADDRPTR, 0 );
 8003612:	2100      	movs	r1, #0
 8003614:	200d      	movs	r0, #13
 8003616:	f000 facb 	bl	8003bb0 <SX1276Write>
        }
        break;
 800361a:	46c0      	nop			; (mov r8, r8)
    }

    memset( RxTxBuffer, 0, ( size_t )RX_BUFFER_SIZE );
 800361c:	2380      	movs	r3, #128	; 0x80
 800361e:	005a      	lsls	r2, r3, #1
 8003620:	4b4f      	ldr	r3, [pc, #316]	; (8003760 <SX1276SetRx+0x3b4>)
 8003622:	2100      	movs	r1, #0
 8003624:	0018      	movs	r0, r3
 8003626:	f008 f954 	bl	800b8d2 <memset>

    SX1276.Settings.State = RF_RX_RUNNING;
 800362a:	4b45      	ldr	r3, [pc, #276]	; (8003740 <SX1276SetRx+0x394>)
 800362c:	2201      	movs	r2, #1
 800362e:	711a      	strb	r2, [r3, #4]
    if( timeout != 0 )
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	2b00      	cmp	r3, #0
 8003634:	d009      	beq.n	800364a <SX1276SetRx+0x29e>
    {
        TimerSetValue( &RxTimeoutTimer, timeout );
 8003636:	687a      	ldr	r2, [r7, #4]
 8003638:	4b4a      	ldr	r3, [pc, #296]	; (8003764 <SX1276SetRx+0x3b8>)
 800363a:	0011      	movs	r1, r2
 800363c:	0018      	movs	r0, r3
 800363e:	f006 f8af 	bl	80097a0 <TimerSetValue>
        TimerStart( &RxTimeoutTimer );
 8003642:	4b48      	ldr	r3, [pc, #288]	; (8003764 <SX1276SetRx+0x3b8>)
 8003644:	0018      	movs	r0, r3
 8003646:	f005 ff01 	bl	800944c <TimerStart>
    }

    if( SX1276.Settings.Modem == MODEM_FSK )
 800364a:	4b3d      	ldr	r3, [pc, #244]	; (8003740 <SX1276SetRx+0x394>)
 800364c:	795b      	ldrb	r3, [r3, #5]
 800364e:	2b00      	cmp	r3, #0
 8003650:	d165      	bne.n	800371e <SX1276SetRx+0x372>
    {
        SX1276SetOpMode( RF_OPMODE_RECEIVER );
 8003652:	2005      	movs	r0, #5
 8003654:	f000 fa20 	bl	8003a98 <SX1276SetOpMode>

        if( rxContinuous == false )
 8003658:	230f      	movs	r3, #15
 800365a:	18fb      	adds	r3, r7, r3
 800365c:	781b      	ldrb	r3, [r3, #0]
 800365e:	2201      	movs	r2, #1
 8003660:	4053      	eors	r3, r2
 8003662:	b2db      	uxtb	r3, r3
 8003664:	2b00      	cmp	r3, #0
 8003666:	d066      	beq.n	8003736 <SX1276SetRx+0x38a>
        {
            TimerSetValue( &RxTimeoutSyncWord, (uint32_t) ceil( ( 8.0 * ( SX1276.Settings.Fsk.PreambleLen +
 8003668:	4b35      	ldr	r3, [pc, #212]	; (8003740 <SX1276SetRx+0x394>)
 800366a:	8c1b      	ldrh	r3, [r3, #32]
 800366c:	0018      	movs	r0, r3
 800366e:	f7fe fd51 	bl	8002114 <__aeabi_i2d>
 8003672:	0004      	movs	r4, r0
 8003674:	000d      	movs	r5, r1
                                                             ( ( SX1276Read( REG_SYNCCONFIG ) &
 8003676:	2027      	movs	r0, #39	; 0x27
 8003678:	f000 faae 	bl	8003bd8 <SX1276Read>
 800367c:	0003      	movs	r3, r0
 800367e:	001a      	movs	r2, r3
 8003680:	23f8      	movs	r3, #248	; 0xf8
 8003682:	439a      	bics	r2, r3
 8003684:	0013      	movs	r3, r2
                                                                ~RF_SYNCCONFIG_SYNCSIZE_MASK ) +
 8003686:	0018      	movs	r0, r3
 8003688:	f7fe fd44 	bl	8002114 <__aeabi_i2d>
 800368c:	2200      	movs	r2, #0
 800368e:	4b36      	ldr	r3, [pc, #216]	; (8003768 <SX1276SetRx+0x3bc>)
 8003690:	f7fc ffec 	bl	800066c <__aeabi_dadd>
 8003694:	0002      	movs	r2, r0
 8003696:	000b      	movs	r3, r1
    {
        SX1276SetOpMode( RF_OPMODE_RECEIVER );

        if( rxContinuous == false )
        {
            TimerSetValue( &RxTimeoutSyncWord, (uint32_t) ceil( ( 8.0 * ( SX1276.Settings.Fsk.PreambleLen +
 8003698:	0020      	movs	r0, r4
 800369a:	0029      	movs	r1, r5
 800369c:	f7fc ffe6 	bl	800066c <__aeabi_dadd>
 80036a0:	0003      	movs	r3, r0
 80036a2:	000c      	movs	r4, r1
 80036a4:	0018      	movs	r0, r3
 80036a6:	0021      	movs	r1, r4
                                                             ( ( SX1276Read( REG_SYNCCONFIG ) &
                                                                ~RF_SYNCCONFIG_SYNCSIZE_MASK ) +
                                                                1.0 ) + 10.0 ) /
 80036a8:	2200      	movs	r2, #0
 80036aa:	4b30      	ldr	r3, [pc, #192]	; (800376c <SX1276SetRx+0x3c0>)
 80036ac:	f7fc ffde 	bl	800066c <__aeabi_dadd>
 80036b0:	0003      	movs	r3, r0
 80036b2:	000c      	movs	r4, r1
 80036b4:	0018      	movs	r0, r3
 80036b6:	0021      	movs	r1, r4
    {
        SX1276SetOpMode( RF_OPMODE_RECEIVER );

        if( rxContinuous == false )
        {
            TimerSetValue( &RxTimeoutSyncWord, (uint32_t) ceil( ( 8.0 * ( SX1276.Settings.Fsk.PreambleLen +
 80036b8:	2200      	movs	r2, #0
 80036ba:	4b2d      	ldr	r3, [pc, #180]	; (8003770 <SX1276SetRx+0x3c4>)
 80036bc:	f7fd ff26 	bl	800150c <__aeabi_dmul>
 80036c0:	0003      	movs	r3, r0
 80036c2:	000c      	movs	r4, r1
 80036c4:	0025      	movs	r5, r4
 80036c6:	001c      	movs	r4, r3
                                                             ( ( SX1276Read( REG_SYNCCONFIG ) &
                                                                ~RF_SYNCCONFIG_SYNCSIZE_MASK ) +
                                                                1.0 ) + 10.0 ) /
                                                             ( double )SX1276.Settings.Fsk.Datarate ) * 1e3 ) + 4 );
 80036c8:	4b1d      	ldr	r3, [pc, #116]	; (8003740 <SX1276SetRx+0x394>)
 80036ca:	69db      	ldr	r3, [r3, #28]
 80036cc:	0018      	movs	r0, r3
 80036ce:	f7fe fd63 	bl	8002198 <__aeabi_ui2d>
 80036d2:	0002      	movs	r2, r0
 80036d4:	000b      	movs	r3, r1
        if( rxContinuous == false )
        {
            TimerSetValue( &RxTimeoutSyncWord, (uint32_t) ceil( ( 8.0 * ( SX1276.Settings.Fsk.PreambleLen +
                                                             ( ( SX1276Read( REG_SYNCCONFIG ) &
                                                                ~RF_SYNCCONFIG_SYNCSIZE_MASK ) +
                                                                1.0 ) + 10.0 ) /
 80036d6:	0020      	movs	r0, r4
 80036d8:	0029      	movs	r1, r5
 80036da:	f7fd faf3 	bl	8000cc4 <__aeabi_ddiv>
 80036de:	0003      	movs	r3, r0
 80036e0:	000c      	movs	r4, r1
 80036e2:	0018      	movs	r0, r3
 80036e4:	0021      	movs	r1, r4
    {
        SX1276SetOpMode( RF_OPMODE_RECEIVER );

        if( rxContinuous == false )
        {
            TimerSetValue( &RxTimeoutSyncWord, (uint32_t) ceil( ( 8.0 * ( SX1276.Settings.Fsk.PreambleLen +
 80036e6:	2200      	movs	r2, #0
 80036e8:	4b22      	ldr	r3, [pc, #136]	; (8003774 <SX1276SetRx+0x3c8>)
 80036ea:	f7fd ff0f 	bl	800150c <__aeabi_dmul>
 80036ee:	0003      	movs	r3, r0
 80036f0:	000c      	movs	r4, r1
 80036f2:	0018      	movs	r0, r3
 80036f4:	0021      	movs	r1, r4
 80036f6:	f008 fd2d 	bl	800c154 <ceil>
 80036fa:	0003      	movs	r3, r0
 80036fc:	000c      	movs	r4, r1
 80036fe:	0018      	movs	r0, r3
 8003700:	0021      	movs	r1, r4
 8003702:	f7fc fed5 	bl	80004b0 <__aeabi_d2uiz>
 8003706:	0003      	movs	r3, r0
 8003708:	1d1a      	adds	r2, r3, #4
 800370a:	4b1b      	ldr	r3, [pc, #108]	; (8003778 <SX1276SetRx+0x3cc>)
 800370c:	0011      	movs	r1, r2
 800370e:	0018      	movs	r0, r3
 8003710:	f006 f846 	bl	80097a0 <TimerSetValue>
                                                             ( ( SX1276Read( REG_SYNCCONFIG ) &
                                                                ~RF_SYNCCONFIG_SYNCSIZE_MASK ) +
                                                                1.0 ) + 10.0 ) /
                                                             ( double )SX1276.Settings.Fsk.Datarate ) * 1e3 ) + 4 );
            TimerStart( &RxTimeoutSyncWord );
 8003714:	4b18      	ldr	r3, [pc, #96]	; (8003778 <SX1276SetRx+0x3cc>)
 8003716:	0018      	movs	r0, r3
 8003718:	f005 fe98 	bl	800944c <TimerStart>
        else
        {
            SX1276SetOpMode( RFLR_OPMODE_RECEIVER_SINGLE );
        }
    }
}
 800371c:	e00b      	b.n	8003736 <SX1276SetRx+0x38a>
            TimerStart( &RxTimeoutSyncWord );
        }
    }
    else
    {
        if( rxContinuous == true )
 800371e:	230f      	movs	r3, #15
 8003720:	18fb      	adds	r3, r7, r3
 8003722:	781b      	ldrb	r3, [r3, #0]
 8003724:	2b00      	cmp	r3, #0
 8003726:	d003      	beq.n	8003730 <SX1276SetRx+0x384>
        {
            SX1276SetOpMode( RFLR_OPMODE_RECEIVER );
 8003728:	2005      	movs	r0, #5
 800372a:	f000 f9b5 	bl	8003a98 <SX1276SetOpMode>
        else
        {
            SX1276SetOpMode( RFLR_OPMODE_RECEIVER_SINGLE );
        }
    }
}
 800372e:	e002      	b.n	8003736 <SX1276SetRx+0x38a>
        {
            SX1276SetOpMode( RFLR_OPMODE_RECEIVER );
        }
        else
        {
            SX1276SetOpMode( RFLR_OPMODE_RECEIVER_SINGLE );
 8003730:	2006      	movs	r0, #6
 8003732:	f000 f9b1 	bl	8003a98 <SX1276SetOpMode>
        }
    }
}
 8003736:	46c0      	nop			; (mov r8, r8)
 8003738:	46bd      	mov	sp, r7
 800373a:	b004      	add	sp, #16
 800373c:	bdb0      	pop	{r4, r5, r7, pc}
 800373e:	46c0      	nop			; (mov r8, r8)
 8003740:	2000058c 	.word	0x2000058c
 8003744:	0800c6ec 	.word	0x0800c6ec
 8003748:	00001e82 	.word	0x00001e82
 800374c:	000028b4 	.word	0x000028b4
 8003750:	00003d04 	.word	0x00003d04
 8003754:	0000515e 	.word	0x0000515e
 8003758:	00007a12 	.word	0x00007a12
 800375c:	0000a2c6 	.word	0x0000a2c6
 8003760:	20000100 	.word	0x20000100
 8003764:	200005ec 	.word	0x200005ec
 8003768:	3ff00000 	.word	0x3ff00000
 800376c:	40240000 	.word	0x40240000
 8003770:	40200000 	.word	0x40200000
 8003774:	408f4000 	.word	0x408f4000
 8003778:	20000578 	.word	0x20000578

0800377c <SX1276SetTx>:

void SX1276SetTx( uint32_t timeout )
{
 800377c:	b580      	push	{r7, lr}
 800377e:	b082      	sub	sp, #8
 8003780:	af00      	add	r7, sp, #0
 8003782:	6078      	str	r0, [r7, #4]
    TimerSetValue( &TxTimeoutTimer, timeout );
 8003784:	687a      	ldr	r2, [r7, #4]
 8003786:	4b38      	ldr	r3, [pc, #224]	; (8003868 <SX1276SetTx+0xec>)
 8003788:	0011      	movs	r1, r2
 800378a:	0018      	movs	r0, r3
 800378c:	f006 f808 	bl	80097a0 <TimerSetValue>

    switch( SX1276.Settings.Modem )
 8003790:	4b36      	ldr	r3, [pc, #216]	; (800386c <SX1276SetTx+0xf0>)
 8003792:	795b      	ldrb	r3, [r3, #5]
 8003794:	2b00      	cmp	r3, #0
 8003796:	d002      	beq.n	800379e <SX1276SetTx+0x22>
 8003798:	2b01      	cmp	r3, #1
 800379a:	d028      	beq.n	80037ee <SX1276SetTx+0x72>
 800379c:	e056      	b.n	800384c <SX1276SetTx+0xd0>
            // DIO1=FifoEmpty
            // DIO2=FifoFull
            // DIO3=FifoEmpty
            // DIO4=LowBat
            // DIO5=ModeReady
            SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RF_DIOMAPPING1_DIO0_MASK &
 800379e:	2040      	movs	r0, #64	; 0x40
 80037a0:	f000 fa1a 	bl	8003bd8 <SX1276Read>
 80037a4:	0003      	movs	r3, r0
 80037a6:	b25b      	sxtb	r3, r3
 80037a8:	2203      	movs	r2, #3
 80037aa:	4013      	ands	r3, r2
 80037ac:	b25b      	sxtb	r3, r3
 80037ae:	2210      	movs	r2, #16
 80037b0:	4313      	orrs	r3, r2
 80037b2:	b25b      	sxtb	r3, r3
 80037b4:	b2db      	uxtb	r3, r3
 80037b6:	0019      	movs	r1, r3
 80037b8:	2040      	movs	r0, #64	; 0x40
 80037ba:	f000 f9f9 	bl	8003bb0 <SX1276Write>
                                                                            RF_DIOMAPPING1_DIO1_MASK &
                                                                            RF_DIOMAPPING1_DIO2_MASK ) |
                                                                            RF_DIOMAPPING1_DIO1_01 );

            SX1276Write( REG_DIOMAPPING2, ( SX1276Read( REG_DIOMAPPING2 ) & RF_DIOMAPPING2_DIO4_MASK &
 80037be:	2041      	movs	r0, #65	; 0x41
 80037c0:	f000 fa0a 	bl	8003bd8 <SX1276Read>
 80037c4:	0003      	movs	r3, r0
 80037c6:	001a      	movs	r2, r3
 80037c8:	233e      	movs	r3, #62	; 0x3e
 80037ca:	4013      	ands	r3, r2
 80037cc:	b2db      	uxtb	r3, r3
 80037ce:	0019      	movs	r1, r3
 80037d0:	2041      	movs	r0, #65	; 0x41
 80037d2:	f000 f9ed 	bl	8003bb0 <SX1276Write>
                                                                            RF_DIOMAPPING2_MAP_MASK ) );
            SX1276.Settings.FskPacketHandler.FifoThresh = SX1276Read( REG_FIFOTHRESH ) & 0x3F;
 80037d6:	2035      	movs	r0, #53	; 0x35
 80037d8:	f000 f9fe 	bl	8003bd8 <SX1276Read>
 80037dc:	0003      	movs	r3, r0
 80037de:	001a      	movs	r2, r3
 80037e0:	233f      	movs	r3, #63	; 0x3f
 80037e2:	4013      	ands	r3, r2
 80037e4:	b2d9      	uxtb	r1, r3
 80037e6:	4b21      	ldr	r3, [pc, #132]	; (800386c <SX1276SetTx+0xf0>)
 80037e8:	223a      	movs	r2, #58	; 0x3a
 80037ea:	5499      	strb	r1, [r3, r2]
        }
        break;
 80037ec:	e02e      	b.n	800384c <SX1276SetTx+0xd0>
    case MODEM_LORA:
        {
            if( SX1276.Settings.LoRa.FreqHopOn == true )
 80037ee:	4b1f      	ldr	r3, [pc, #124]	; (800386c <SX1276SetTx+0xf0>)
 80037f0:	224f      	movs	r2, #79	; 0x4f
 80037f2:	5c9b      	ldrb	r3, [r3, r2]
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d014      	beq.n	8003822 <SX1276SetTx+0xa6>
            {
                SX1276Write( REG_LR_IRQFLAGSMASK, RFLR_IRQFLAGS_RXTIMEOUT |
 80037f8:	21f5      	movs	r1, #245	; 0xf5
 80037fa:	2011      	movs	r0, #17
 80037fc:	f000 f9d8 	bl	8003bb0 <SX1276Write>
                                                  RFLR_IRQFLAGS_CADDONE |
                                                  //RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL |
                                                  RFLR_IRQFLAGS_CADDETECTED );

                // DIO0=TxDone, DIO2=FhssChangeChannel
                SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK & RFLR_DIOMAPPING1_DIO2_MASK ) | RFLR_DIOMAPPING1_DIO0_01 | RFLR_DIOMAPPING1_DIO2_00 );
 8003800:	2040      	movs	r0, #64	; 0x40
 8003802:	f000 f9e9 	bl	8003bd8 <SX1276Read>
 8003806:	0003      	movs	r3, r0
 8003808:	b25b      	sxtb	r3, r3
 800380a:	2233      	movs	r2, #51	; 0x33
 800380c:	4013      	ands	r3, r2
 800380e:	b25b      	sxtb	r3, r3
 8003810:	2240      	movs	r2, #64	; 0x40
 8003812:	4313      	orrs	r3, r2
 8003814:	b25b      	sxtb	r3, r3
 8003816:	b2db      	uxtb	r3, r3
 8003818:	0019      	movs	r1, r3
 800381a:	2040      	movs	r0, #64	; 0x40
 800381c:	f000 f9c8 	bl	8003bb0 <SX1276Write>

                // DIO0=TxDone
                SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK ) | RFLR_DIOMAPPING1_DIO0_01 );
            }
        }
        break;
 8003820:	e013      	b.n	800384a <SX1276SetTx+0xce>
                // DIO0=TxDone, DIO2=FhssChangeChannel
                SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK & RFLR_DIOMAPPING1_DIO2_MASK ) | RFLR_DIOMAPPING1_DIO0_01 | RFLR_DIOMAPPING1_DIO2_00 );
            }
            else
            {
                SX1276Write( REG_LR_IRQFLAGSMASK, RFLR_IRQFLAGS_RXTIMEOUT |
 8003822:	21f7      	movs	r1, #247	; 0xf7
 8003824:	2011      	movs	r0, #17
 8003826:	f000 f9c3 	bl	8003bb0 <SX1276Write>
                                                  RFLR_IRQFLAGS_CADDONE |
                                                  RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL |
                                                  RFLR_IRQFLAGS_CADDETECTED );

                // DIO0=TxDone
                SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK ) | RFLR_DIOMAPPING1_DIO0_01 );
 800382a:	2040      	movs	r0, #64	; 0x40
 800382c:	f000 f9d4 	bl	8003bd8 <SX1276Read>
 8003830:	0003      	movs	r3, r0
 8003832:	b25b      	sxtb	r3, r3
 8003834:	223f      	movs	r2, #63	; 0x3f
 8003836:	4013      	ands	r3, r2
 8003838:	b25b      	sxtb	r3, r3
 800383a:	2240      	movs	r2, #64	; 0x40
 800383c:	4313      	orrs	r3, r2
 800383e:	b25b      	sxtb	r3, r3
 8003840:	b2db      	uxtb	r3, r3
 8003842:	0019      	movs	r1, r3
 8003844:	2040      	movs	r0, #64	; 0x40
 8003846:	f000 f9b3 	bl	8003bb0 <SX1276Write>
            }
        }
        break;
 800384a:	46c0      	nop			; (mov r8, r8)
    }

    SX1276.Settings.State = RF_TX_RUNNING;
 800384c:	4b07      	ldr	r3, [pc, #28]	; (800386c <SX1276SetTx+0xf0>)
 800384e:	2202      	movs	r2, #2
 8003850:	711a      	strb	r2, [r3, #4]
    TimerStart( &TxTimeoutTimer );
 8003852:	4b05      	ldr	r3, [pc, #20]	; (8003868 <SX1276SetTx+0xec>)
 8003854:	0018      	movs	r0, r3
 8003856:	f005 fdf9 	bl	800944c <TimerStart>
    SX1276SetOpMode( RF_OPMODE_TRANSMITTER );
 800385a:	2003      	movs	r0, #3
 800385c:	f000 f91c 	bl	8003a98 <SX1276SetOpMode>
}
 8003860:	46c0      	nop			; (mov r8, r8)
 8003862:	46bd      	mov	sp, r7
 8003864:	b002      	add	sp, #8
 8003866:	bd80      	pop	{r7, pc}
 8003868:	20000564 	.word	0x20000564
 800386c:	2000058c 	.word	0x2000058c

08003870 <SX1276StartCad>:

void SX1276StartCad( void )
{
 8003870:	b580      	push	{r7, lr}
 8003872:	af00      	add	r7, sp, #0
    switch( SX1276.Settings.Modem )
 8003874:	4b11      	ldr	r3, [pc, #68]	; (80038bc <SX1276StartCad+0x4c>)
 8003876:	795b      	ldrb	r3, [r3, #5]
 8003878:	2b00      	cmp	r3, #0
 800387a:	d01a      	beq.n	80038b2 <SX1276StartCad+0x42>
 800387c:	2b01      	cmp	r3, #1
 800387e:	d000      	beq.n	8003882 <SX1276StartCad+0x12>
            SX1276.Settings.State = RF_CAD;
            SX1276SetOpMode( RFLR_OPMODE_CAD );
        }
        break;
    default:
        break;
 8003880:	e018      	b.n	80038b4 <SX1276StartCad+0x44>

        }
        break;
    case MODEM_LORA:
        {
            SX1276Write( REG_LR_IRQFLAGSMASK, RFLR_IRQFLAGS_RXTIMEOUT |
 8003882:	21fa      	movs	r1, #250	; 0xfa
 8003884:	2011      	movs	r0, #17
 8003886:	f000 f993 	bl	8003bb0 <SX1276Write>
                                        RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL // |
                                        //RFLR_IRQFLAGS_CADDETECTED
                                        );

            // DIO3=CADDone
            SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO3_MASK ) | RFLR_DIOMAPPING1_DIO3_00 );
 800388a:	2040      	movs	r0, #64	; 0x40
 800388c:	f000 f9a4 	bl	8003bd8 <SX1276Read>
 8003890:	0003      	movs	r3, r0
 8003892:	001a      	movs	r2, r3
 8003894:	2303      	movs	r3, #3
 8003896:	439a      	bics	r2, r3
 8003898:	0013      	movs	r3, r2
 800389a:	b2db      	uxtb	r3, r3
 800389c:	0019      	movs	r1, r3
 800389e:	2040      	movs	r0, #64	; 0x40
 80038a0:	f000 f986 	bl	8003bb0 <SX1276Write>

            SX1276.Settings.State = RF_CAD;
 80038a4:	4b05      	ldr	r3, [pc, #20]	; (80038bc <SX1276StartCad+0x4c>)
 80038a6:	2203      	movs	r2, #3
 80038a8:	711a      	strb	r2, [r3, #4]
            SX1276SetOpMode( RFLR_OPMODE_CAD );
 80038aa:	2007      	movs	r0, #7
 80038ac:	f000 f8f4 	bl	8003a98 <SX1276SetOpMode>
        }
        break;
 80038b0:	e000      	b.n	80038b4 <SX1276StartCad+0x44>
    {
    case MODEM_FSK:
        {

        }
        break;
 80038b2:	46c0      	nop			; (mov r8, r8)
        }
        break;
    default:
        break;
    }
}
 80038b4:	46c0      	nop			; (mov r8, r8)
 80038b6:	46bd      	mov	sp, r7
 80038b8:	bd80      	pop	{r7, pc}
 80038ba:	46c0      	nop			; (mov r8, r8)
 80038bc:	2000058c 	.word	0x2000058c

080038c0 <SX1276SetTxContinuousWave>:

void SX1276SetTxContinuousWave( uint32_t freq, int8_t power, uint16_t time )
{
 80038c0:	b590      	push	{r4, r7, lr}
 80038c2:	b08f      	sub	sp, #60	; 0x3c
 80038c4:	af0a      	add	r7, sp, #40	; 0x28
 80038c6:	6078      	str	r0, [r7, #4]
 80038c8:	0008      	movs	r0, r1
 80038ca:	0011      	movs	r1, r2
 80038cc:	1cfb      	adds	r3, r7, #3
 80038ce:	1c02      	adds	r2, r0, #0
 80038d0:	701a      	strb	r2, [r3, #0]
 80038d2:	003b      	movs	r3, r7
 80038d4:	1c0a      	adds	r2, r1, #0
 80038d6:	801a      	strh	r2, [r3, #0]
    uint32_t timeout = ( uint32_t )( time * 1e3 );
 80038d8:	003b      	movs	r3, r7
 80038da:	881b      	ldrh	r3, [r3, #0]
 80038dc:	0018      	movs	r0, r3
 80038de:	f7fe fc19 	bl	8002114 <__aeabi_i2d>
 80038e2:	2200      	movs	r2, #0
 80038e4:	4b29      	ldr	r3, [pc, #164]	; (800398c <SX1276SetTxContinuousWave+0xcc>)
 80038e6:	f7fd fe11 	bl	800150c <__aeabi_dmul>
 80038ea:	0003      	movs	r3, r0
 80038ec:	000c      	movs	r4, r1
 80038ee:	0018      	movs	r0, r3
 80038f0:	0021      	movs	r1, r4
 80038f2:	f7fc fddd 	bl	80004b0 <__aeabi_d2uiz>
 80038f6:	0003      	movs	r3, r0
 80038f8:	60fb      	str	r3, [r7, #12]

    SX1276SetChannel( freq );
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	0018      	movs	r0, r3
 80038fe:	f7fe fd85 	bl	800240c <SX1276SetChannel>

    SX1276SetTxConfig( MODEM_FSK, power, 0, 0, 4800, 0, 5, false, false, 0, 0, 0, timeout );
 8003902:	1cfb      	adds	r3, r7, #3
 8003904:	2100      	movs	r1, #0
 8003906:	5659      	ldrsb	r1, [r3, r1]
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	9308      	str	r3, [sp, #32]
 800390c:	2300      	movs	r3, #0
 800390e:	9307      	str	r3, [sp, #28]
 8003910:	2300      	movs	r3, #0
 8003912:	9306      	str	r3, [sp, #24]
 8003914:	2300      	movs	r3, #0
 8003916:	9305      	str	r3, [sp, #20]
 8003918:	2300      	movs	r3, #0
 800391a:	9304      	str	r3, [sp, #16]
 800391c:	2300      	movs	r3, #0
 800391e:	9303      	str	r3, [sp, #12]
 8003920:	2305      	movs	r3, #5
 8003922:	9302      	str	r3, [sp, #8]
 8003924:	2300      	movs	r3, #0
 8003926:	9301      	str	r3, [sp, #4]
 8003928:	2396      	movs	r3, #150	; 0x96
 800392a:	015b      	lsls	r3, r3, #5
 800392c:	9300      	str	r3, [sp, #0]
 800392e:	2300      	movs	r3, #0
 8003930:	2200      	movs	r2, #0
 8003932:	2000      	movs	r0, #0
 8003934:	f7ff f8e6 	bl	8002b04 <SX1276SetTxConfig>

    SX1276Write( REG_PACKETCONFIG2, ( SX1276Read( REG_PACKETCONFIG2 ) & RF_PACKETCONFIG2_DATAMODE_MASK ) );
 8003938:	2031      	movs	r0, #49	; 0x31
 800393a:	f000 f94d 	bl	8003bd8 <SX1276Read>
 800393e:	0003      	movs	r3, r0
 8003940:	001a      	movs	r2, r3
 8003942:	2340      	movs	r3, #64	; 0x40
 8003944:	439a      	bics	r2, r3
 8003946:	0013      	movs	r3, r2
 8003948:	b2db      	uxtb	r3, r3
 800394a:	0019      	movs	r1, r3
 800394c:	2031      	movs	r0, #49	; 0x31
 800394e:	f000 f92f 	bl	8003bb0 <SX1276Write>
    // Disable radio interrupts
    SX1276Write( REG_DIOMAPPING1, RF_DIOMAPPING1_DIO0_11 | RF_DIOMAPPING1_DIO1_11 );
 8003952:	21f0      	movs	r1, #240	; 0xf0
 8003954:	2040      	movs	r0, #64	; 0x40
 8003956:	f000 f92b 	bl	8003bb0 <SX1276Write>
    SX1276Write( REG_DIOMAPPING2, RF_DIOMAPPING2_DIO4_10 | RF_DIOMAPPING2_DIO5_10 );
 800395a:	21a0      	movs	r1, #160	; 0xa0
 800395c:	2041      	movs	r0, #65	; 0x41
 800395e:	f000 f927 	bl	8003bb0 <SX1276Write>

    TimerSetValue( &TxTimeoutTimer, timeout );
 8003962:	68fa      	ldr	r2, [r7, #12]
 8003964:	4b0a      	ldr	r3, [pc, #40]	; (8003990 <SX1276SetTxContinuousWave+0xd0>)
 8003966:	0011      	movs	r1, r2
 8003968:	0018      	movs	r0, r3
 800396a:	f005 ff19 	bl	80097a0 <TimerSetValue>

    SX1276.Settings.State = RF_TX_RUNNING;
 800396e:	4b09      	ldr	r3, [pc, #36]	; (8003994 <SX1276SetTxContinuousWave+0xd4>)
 8003970:	2202      	movs	r2, #2
 8003972:	711a      	strb	r2, [r3, #4]
    TimerStart( &TxTimeoutTimer );
 8003974:	4b06      	ldr	r3, [pc, #24]	; (8003990 <SX1276SetTxContinuousWave+0xd0>)
 8003976:	0018      	movs	r0, r3
 8003978:	f005 fd68 	bl	800944c <TimerStart>
    SX1276SetOpMode( RF_OPMODE_TRANSMITTER );
 800397c:	2003      	movs	r0, #3
 800397e:	f000 f88b 	bl	8003a98 <SX1276SetOpMode>
}
 8003982:	46c0      	nop			; (mov r8, r8)
 8003984:	46bd      	mov	sp, r7
 8003986:	b005      	add	sp, #20
 8003988:	bd90      	pop	{r4, r7, pc}
 800398a:	46c0      	nop			; (mov r8, r8)
 800398c:	408f4000 	.word	0x408f4000
 8003990:	20000564 	.word	0x20000564
 8003994:	2000058c 	.word	0x2000058c

08003998 <SX1276ReadRssi>:

int16_t SX1276ReadRssi( RadioModems_t modem )
{
 8003998:	b580      	push	{r7, lr}
 800399a:	b084      	sub	sp, #16
 800399c:	af00      	add	r7, sp, #0
 800399e:	0002      	movs	r2, r0
 80039a0:	1dfb      	adds	r3, r7, #7
 80039a2:	701a      	strb	r2, [r3, #0]
    int16_t rssi = 0;
 80039a4:	230e      	movs	r3, #14
 80039a6:	18fb      	adds	r3, r7, r3
 80039a8:	2200      	movs	r2, #0
 80039aa:	801a      	strh	r2, [r3, #0]

    switch( modem )
 80039ac:	1dfb      	adds	r3, r7, #7
 80039ae:	781b      	ldrb	r3, [r3, #0]
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d002      	beq.n	80039ba <SX1276ReadRssi+0x22>
 80039b4:	2b01      	cmp	r3, #1
 80039b6:	d00d      	beq.n	80039d4 <SX1276ReadRssi+0x3c>
 80039b8:	e027      	b.n	8003a0a <SX1276ReadRssi+0x72>
    {
    case MODEM_FSK:
        rssi = -( SX1276Read( REG_RSSIVALUE ) >> 1 );
 80039ba:	2011      	movs	r0, #17
 80039bc:	f000 f90c 	bl	8003bd8 <SX1276Read>
 80039c0:	0003      	movs	r3, r0
 80039c2:	085b      	lsrs	r3, r3, #1
 80039c4:	b2db      	uxtb	r3, r3
 80039c6:	b29b      	uxth	r3, r3
 80039c8:	425b      	negs	r3, r3
 80039ca:	b29a      	uxth	r2, r3
 80039cc:	230e      	movs	r3, #14
 80039ce:	18fb      	adds	r3, r7, r3
 80039d0:	801a      	strh	r2, [r3, #0]
        break;
 80039d2:	e020      	b.n	8003a16 <SX1276ReadRssi+0x7e>
    case MODEM_LORA:
        if( SX1276.Settings.Channel > RF_MID_BAND_THRESH )
 80039d4:	4b14      	ldr	r3, [pc, #80]	; (8003a28 <SX1276ReadRssi+0x90>)
 80039d6:	689b      	ldr	r3, [r3, #8]
 80039d8:	4a14      	ldr	r2, [pc, #80]	; (8003a2c <SX1276ReadRssi+0x94>)
 80039da:	4293      	cmp	r3, r2
 80039dc:	d90a      	bls.n	80039f4 <SX1276ReadRssi+0x5c>
        {
            rssi = RSSI_OFFSET_HF + SX1276Read( REG_LR_RSSIVALUE );
 80039de:	201b      	movs	r0, #27
 80039e0:	f000 f8fa 	bl	8003bd8 <SX1276Read>
 80039e4:	0003      	movs	r3, r0
 80039e6:	b29b      	uxth	r3, r3
 80039e8:	3b9d      	subs	r3, #157	; 0x9d
 80039ea:	b29a      	uxth	r2, r3
 80039ec:	230e      	movs	r3, #14
 80039ee:	18fb      	adds	r3, r7, r3
 80039f0:	801a      	strh	r2, [r3, #0]
        }
        else
        {
            rssi = RSSI_OFFSET_LF + SX1276Read( REG_LR_RSSIVALUE );
        }
        break;
 80039f2:	e010      	b.n	8003a16 <SX1276ReadRssi+0x7e>
        {
            rssi = RSSI_OFFSET_HF + SX1276Read( REG_LR_RSSIVALUE );
        }
        else
        {
            rssi = RSSI_OFFSET_LF + SX1276Read( REG_LR_RSSIVALUE );
 80039f4:	201b      	movs	r0, #27
 80039f6:	f000 f8ef 	bl	8003bd8 <SX1276Read>
 80039fa:	0003      	movs	r3, r0
 80039fc:	b29b      	uxth	r3, r3
 80039fe:	3ba4      	subs	r3, #164	; 0xa4
 8003a00:	b29a      	uxth	r2, r3
 8003a02:	230e      	movs	r3, #14
 8003a04:	18fb      	adds	r3, r7, r3
 8003a06:	801a      	strh	r2, [r3, #0]
        }
        break;
 8003a08:	e005      	b.n	8003a16 <SX1276ReadRssi+0x7e>
    default:
        rssi = -1;
 8003a0a:	230e      	movs	r3, #14
 8003a0c:	18fb      	adds	r3, r7, r3
 8003a0e:	2201      	movs	r2, #1
 8003a10:	4252      	negs	r2, r2
 8003a12:	801a      	strh	r2, [r3, #0]
        break;
 8003a14:	46c0      	nop			; (mov r8, r8)
    }
    return rssi;
 8003a16:	230e      	movs	r3, #14
 8003a18:	18fb      	adds	r3, r7, r3
 8003a1a:	2200      	movs	r2, #0
 8003a1c:	5e9b      	ldrsh	r3, [r3, r2]
}
 8003a1e:	0018      	movs	r0, r3
 8003a20:	46bd      	mov	sp, r7
 8003a22:	b004      	add	sp, #16
 8003a24:	bd80      	pop	{r7, pc}
 8003a26:	46c0      	nop			; (mov r8, r8)
 8003a28:	2000058c 	.word	0x2000058c
 8003a2c:	1f4add40 	.word	0x1f4add40

08003a30 <SX1276Reset>:

void SX1276Reset( void )
{
 8003a30:	b580      	push	{r7, lr}
 8003a32:	b086      	sub	sp, #24
 8003a34:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef initStruct={0};
 8003a36:	1d3b      	adds	r3, r7, #4
 8003a38:	0018      	movs	r0, r3
 8003a3a:	2314      	movs	r3, #20
 8003a3c:	001a      	movs	r2, r3
 8003a3e:	2100      	movs	r1, #0
 8003a40:	f007 ff47 	bl	800b8d2 <memset>

    initStruct.Mode =GPIO_MODE_OUTPUT_PP;
 8003a44:	1d3b      	adds	r3, r7, #4
 8003a46:	2201      	movs	r2, #1
 8003a48:	605a      	str	r2, [r3, #4]
    initStruct.Pull = GPIO_NOPULL;
 8003a4a:	1d3b      	adds	r3, r7, #4
 8003a4c:	2200      	movs	r2, #0
 8003a4e:	609a      	str	r2, [r3, #8]
    initStruct.Speed = GPIO_SPEED_HIGH;
 8003a50:	1d3b      	adds	r3, r7, #4
 8003a52:	2203      	movs	r2, #3
 8003a54:	60da      	str	r2, [r3, #12]

    // Set RESET pin to 0
    HW_GPIO_Init( RADIO_RESET_PORT, RADIO_RESET_PIN, &initStruct);
 8003a56:	1d3b      	adds	r3, r7, #4
 8003a58:	480e      	ldr	r0, [pc, #56]	; (8003a94 <SX1276Reset+0x64>)
 8003a5a:	001a      	movs	r2, r3
 8003a5c:	2101      	movs	r1, #1
 8003a5e:	f005 ffc1 	bl	80099e4 <HW_GPIO_Init>
    HW_GPIO_Write( RADIO_RESET_PORT, RADIO_RESET_PIN, 0 );
 8003a62:	4b0c      	ldr	r3, [pc, #48]	; (8003a94 <SX1276Reset+0x64>)
 8003a64:	2200      	movs	r2, #0
 8003a66:	2101      	movs	r1, #1
 8003a68:	0018      	movs	r0, r3
 8003a6a:	f006 f887 	bl	8009b7c <HW_GPIO_Write>


    // Wait 1 ms
    DelayMs( 1 );
 8003a6e:	2001      	movs	r0, #1
 8003a70:	f005 fc80 	bl	8009374 <DelayMs>

    // Configure RESET as input
    initStruct.Mode = GPIO_NOPULL;
 8003a74:	1d3b      	adds	r3, r7, #4
 8003a76:	2200      	movs	r2, #0
 8003a78:	605a      	str	r2, [r3, #4]
    HW_GPIO_Init( RADIO_RESET_PORT, RADIO_RESET_PIN, &initStruct);
 8003a7a:	1d3b      	adds	r3, r7, #4
 8003a7c:	4805      	ldr	r0, [pc, #20]	; (8003a94 <SX1276Reset+0x64>)
 8003a7e:	001a      	movs	r2, r3
 8003a80:	2101      	movs	r1, #1
 8003a82:	f005 ffaf 	bl	80099e4 <HW_GPIO_Init>

    // Wait 6 ms
    DelayMs( 6 );
 8003a86:	2006      	movs	r0, #6
 8003a88:	f005 fc74 	bl	8009374 <DelayMs>
}
 8003a8c:	46c0      	nop			; (mov r8, r8)
 8003a8e:	46bd      	mov	sp, r7
 8003a90:	b006      	add	sp, #24
 8003a92:	bd80      	pop	{r7, pc}
 8003a94:	50000800 	.word	0x50000800

08003a98 <SX1276SetOpMode>:

void SX1276SetOpMode( uint8_t opMode )
{
 8003a98:	b580      	push	{r7, lr}
 8003a9a:	b082      	sub	sp, #8
 8003a9c:	af00      	add	r7, sp, #0
 8003a9e:	0002      	movs	r2, r0
 8003aa0:	1dfb      	adds	r3, r7, #7
 8003aa2:	701a      	strb	r2, [r3, #0]
    if( opMode == RF_OPMODE_SLEEP )
 8003aa4:	1dfb      	adds	r3, r7, #7
 8003aa6:	781b      	ldrb	r3, [r3, #0]
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d103      	bne.n	8003ab4 <SX1276SetOpMode+0x1c>
    {
        SX1276SetAntSwLowPower( true );
 8003aac:	2001      	movs	r0, #1
 8003aae:	f000 ffb7 	bl	8004a20 <SX1276SetAntSwLowPower>
 8003ab2:	e007      	b.n	8003ac4 <SX1276SetOpMode+0x2c>
    }
    else
    {
        SX1276SetAntSwLowPower( false );
 8003ab4:	2000      	movs	r0, #0
 8003ab6:	f000 ffb3 	bl	8004a20 <SX1276SetAntSwLowPower>
        SX1276SetAntSw( opMode );
 8003aba:	1dfb      	adds	r3, r7, #7
 8003abc:	781b      	ldrb	r3, [r3, #0]
 8003abe:	0018      	movs	r0, r3
 8003ac0:	f001 f872 	bl	8004ba8 <SX1276SetAntSw>
    }
    SX1276Write( REG_OPMODE, ( SX1276Read( REG_OPMODE ) & RF_OPMODE_MASK ) | opMode );
 8003ac4:	2001      	movs	r0, #1
 8003ac6:	f000 f887 	bl	8003bd8 <SX1276Read>
 8003aca:	0003      	movs	r3, r0
 8003acc:	b25b      	sxtb	r3, r3
 8003ace:	2207      	movs	r2, #7
 8003ad0:	4393      	bics	r3, r2
 8003ad2:	b25a      	sxtb	r2, r3
 8003ad4:	1dfb      	adds	r3, r7, #7
 8003ad6:	781b      	ldrb	r3, [r3, #0]
 8003ad8:	b25b      	sxtb	r3, r3
 8003ada:	4313      	orrs	r3, r2
 8003adc:	b25b      	sxtb	r3, r3
 8003ade:	b2db      	uxtb	r3, r3
 8003ae0:	0019      	movs	r1, r3
 8003ae2:	2001      	movs	r0, #1
 8003ae4:	f000 f864 	bl	8003bb0 <SX1276Write>
}
 8003ae8:	46c0      	nop			; (mov r8, r8)
 8003aea:	46bd      	mov	sp, r7
 8003aec:	b002      	add	sp, #8
 8003aee:	bd80      	pop	{r7, pc}

08003af0 <SX1276SetModem>:

void SX1276SetModem( RadioModems_t modem )
{
 8003af0:	b580      	push	{r7, lr}
 8003af2:	b082      	sub	sp, #8
 8003af4:	af00      	add	r7, sp, #0
 8003af6:	0002      	movs	r2, r0
 8003af8:	1dfb      	adds	r3, r7, #7
 8003afa:	701a      	strb	r2, [r3, #0]

    if( SX1276.Settings.Modem == modem )
 8003afc:	4b21      	ldr	r3, [pc, #132]	; (8003b84 <SX1276SetModem+0x94>)
 8003afe:	795b      	ldrb	r3, [r3, #5]
 8003b00:	1dfa      	adds	r2, r7, #7
 8003b02:	7812      	ldrb	r2, [r2, #0]
 8003b04:	429a      	cmp	r2, r3
 8003b06:	d039      	beq.n	8003b7c <SX1276SetModem+0x8c>
    {
        return;
    }

    SX1276.Settings.Modem = modem;
 8003b08:	4b1e      	ldr	r3, [pc, #120]	; (8003b84 <SX1276SetModem+0x94>)
 8003b0a:	1dfa      	adds	r2, r7, #7
 8003b0c:	7812      	ldrb	r2, [r2, #0]
 8003b0e:	715a      	strb	r2, [r3, #5]
    switch( SX1276.Settings.Modem )
 8003b10:	4b1c      	ldr	r3, [pc, #112]	; (8003b84 <SX1276SetModem+0x94>)
 8003b12:	795b      	ldrb	r3, [r3, #5]
 8003b14:	2b01      	cmp	r3, #1
 8003b16:	d017      	beq.n	8003b48 <SX1276SetModem+0x58>
    {
    default:
    case MODEM_FSK:
        SX1276SetOpMode( RF_OPMODE_SLEEP );
 8003b18:	2000      	movs	r0, #0
 8003b1a:	f7ff ffbd 	bl	8003a98 <SX1276SetOpMode>
        SX1276Write( REG_OPMODE, ( SX1276Read( REG_OPMODE ) & RFLR_OPMODE_LONGRANGEMODE_MASK ) | RFLR_OPMODE_LONGRANGEMODE_OFF );
 8003b1e:	2001      	movs	r0, #1
 8003b20:	f000 f85a 	bl	8003bd8 <SX1276Read>
 8003b24:	0003      	movs	r3, r0
 8003b26:	001a      	movs	r2, r3
 8003b28:	237f      	movs	r3, #127	; 0x7f
 8003b2a:	4013      	ands	r3, r2
 8003b2c:	b2db      	uxtb	r3, r3
 8003b2e:	0019      	movs	r1, r3
 8003b30:	2001      	movs	r0, #1
 8003b32:	f000 f83d 	bl	8003bb0 <SX1276Write>
    
        SX1276Write( REG_DIOMAPPING1, 0x00 );
 8003b36:	2100      	movs	r1, #0
 8003b38:	2040      	movs	r0, #64	; 0x40
 8003b3a:	f000 f839 	bl	8003bb0 <SX1276Write>
        SX1276Write( REG_DIOMAPPING2, 0x30 ); // DIO5=ModeReady
 8003b3e:	2130      	movs	r1, #48	; 0x30
 8003b40:	2041      	movs	r0, #65	; 0x41
 8003b42:	f000 f835 	bl	8003bb0 <SX1276Write>
        break;
 8003b46:	e01a      	b.n	8003b7e <SX1276SetModem+0x8e>
    case MODEM_LORA:
        SX1276SetOpMode( RF_OPMODE_SLEEP );
 8003b48:	2000      	movs	r0, #0
 8003b4a:	f7ff ffa5 	bl	8003a98 <SX1276SetOpMode>
        SX1276Write( REG_OPMODE, ( SX1276Read( REG_OPMODE ) & RFLR_OPMODE_LONGRANGEMODE_MASK ) | RFLR_OPMODE_LONGRANGEMODE_ON );
 8003b4e:	2001      	movs	r0, #1
 8003b50:	f000 f842 	bl	8003bd8 <SX1276Read>
 8003b54:	0003      	movs	r3, r0
 8003b56:	001a      	movs	r2, r3
 8003b58:	2380      	movs	r3, #128	; 0x80
 8003b5a:	425b      	negs	r3, r3
 8003b5c:	4313      	orrs	r3, r2
 8003b5e:	b2db      	uxtb	r3, r3
 8003b60:	0019      	movs	r1, r3
 8003b62:	2001      	movs	r0, #1
 8003b64:	f000 f824 	bl	8003bb0 <SX1276Write>

        SX1276Write( REG_DIOMAPPING1, 0x00 );
 8003b68:	2100      	movs	r1, #0
 8003b6a:	2040      	movs	r0, #64	; 0x40
 8003b6c:	f000 f820 	bl	8003bb0 <SX1276Write>
        SX1276Write( REG_DIOMAPPING2, 0x00 );
 8003b70:	2100      	movs	r1, #0
 8003b72:	2041      	movs	r0, #65	; 0x41
 8003b74:	f000 f81c 	bl	8003bb0 <SX1276Write>
        break;
 8003b78:	46c0      	nop			; (mov r8, r8)
 8003b7a:	e000      	b.n	8003b7e <SX1276SetModem+0x8e>
void SX1276SetModem( RadioModems_t modem )
{

    if( SX1276.Settings.Modem == modem )
    {
        return;
 8003b7c:	46c0      	nop			; (mov r8, r8)

        SX1276Write( REG_DIOMAPPING1, 0x00 );
        SX1276Write( REG_DIOMAPPING2, 0x00 );
        break;
    }
}
 8003b7e:	46bd      	mov	sp, r7
 8003b80:	b002      	add	sp, #8
 8003b82:	bd80      	pop	{r7, pc}
 8003b84:	2000058c 	.word	0x2000058c

08003b88 <SX1276SetSyncWord>:

void SX1276SetSyncWord( uint8_t data )
{
 8003b88:	b580      	push	{r7, lr}
 8003b8a:	b082      	sub	sp, #8
 8003b8c:	af00      	add	r7, sp, #0
 8003b8e:	0002      	movs	r2, r0
 8003b90:	1dfb      	adds	r3, r7, #7
 8003b92:	701a      	strb	r2, [r3, #0]
  SX1276SetModem( MODEM_LORA );
 8003b94:	2001      	movs	r0, #1
 8003b96:	f7ff ffab 	bl	8003af0 <SX1276SetModem>

  SX1276Write( REG_LR_SYNCWORD, data);
 8003b9a:	1dfb      	adds	r3, r7, #7
 8003b9c:	781b      	ldrb	r3, [r3, #0]
 8003b9e:	0019      	movs	r1, r3
 8003ba0:	2039      	movs	r0, #57	; 0x39
 8003ba2:	f000 f805 	bl	8003bb0 <SX1276Write>
}
 8003ba6:	46c0      	nop			; (mov r8, r8)
 8003ba8:	46bd      	mov	sp, r7
 8003baa:	b002      	add	sp, #8
 8003bac:	bd80      	pop	{r7, pc}
 8003bae:	46c0      	nop			; (mov r8, r8)

08003bb0 <SX1276Write>:


void SX1276Write( uint8_t addr, uint8_t data )
{
 8003bb0:	b580      	push	{r7, lr}
 8003bb2:	b082      	sub	sp, #8
 8003bb4:	af00      	add	r7, sp, #0
 8003bb6:	0002      	movs	r2, r0
 8003bb8:	1dfb      	adds	r3, r7, #7
 8003bba:	701a      	strb	r2, [r3, #0]
 8003bbc:	1dbb      	adds	r3, r7, #6
 8003bbe:	1c0a      	adds	r2, r1, #0
 8003bc0:	701a      	strb	r2, [r3, #0]
    SX1276WriteBuffer( addr, &data, 1 );
 8003bc2:	1db9      	adds	r1, r7, #6
 8003bc4:	1dfb      	adds	r3, r7, #7
 8003bc6:	781b      	ldrb	r3, [r3, #0]
 8003bc8:	2201      	movs	r2, #1
 8003bca:	0018      	movs	r0, r3
 8003bcc:	f000 f81a 	bl	8003c04 <SX1276WriteBuffer>
}
 8003bd0:	46c0      	nop			; (mov r8, r8)
 8003bd2:	46bd      	mov	sp, r7
 8003bd4:	b002      	add	sp, #8
 8003bd6:	bd80      	pop	{r7, pc}

08003bd8 <SX1276Read>:


uint8_t SX1276Read( uint8_t addr )
{
 8003bd8:	b580      	push	{r7, lr}
 8003bda:	b084      	sub	sp, #16
 8003bdc:	af00      	add	r7, sp, #0
 8003bde:	0002      	movs	r2, r0
 8003be0:	1dfb      	adds	r3, r7, #7
 8003be2:	701a      	strb	r2, [r3, #0]
    uint8_t data;
    SX1276ReadBuffer( addr, &data, 1 );
 8003be4:	230f      	movs	r3, #15
 8003be6:	18f9      	adds	r1, r7, r3
 8003be8:	1dfb      	adds	r3, r7, #7
 8003bea:	781b      	ldrb	r3, [r3, #0]
 8003bec:	2201      	movs	r2, #1
 8003bee:	0018      	movs	r0, r3
 8003bf0:	f000 f84e 	bl	8003c90 <SX1276ReadBuffer>
    return data;
 8003bf4:	230f      	movs	r3, #15
 8003bf6:	18fb      	adds	r3, r7, r3
 8003bf8:	781b      	ldrb	r3, [r3, #0]
}
 8003bfa:	0018      	movs	r0, r3
 8003bfc:	46bd      	mov	sp, r7
 8003bfe:	b004      	add	sp, #16
 8003c00:	bd80      	pop	{r7, pc}
 8003c02:	46c0      	nop			; (mov r8, r8)

08003c04 <SX1276WriteBuffer>:

void SX1276WriteBuffer( uint8_t addr, uint8_t *buffer, uint8_t size )
{
 8003c04:	b580      	push	{r7, lr}
 8003c06:	b084      	sub	sp, #16
 8003c08:	af00      	add	r7, sp, #0
 8003c0a:	6039      	str	r1, [r7, #0]
 8003c0c:	0011      	movs	r1, r2
 8003c0e:	1dfb      	adds	r3, r7, #7
 8003c10:	1c02      	adds	r2, r0, #0
 8003c12:	701a      	strb	r2, [r3, #0]
 8003c14:	1dbb      	adds	r3, r7, #6
 8003c16:	1c0a      	adds	r2, r1, #0
 8003c18:	701a      	strb	r2, [r3, #0]
    uint8_t i;

    //NSS = 0;
    HW_GPIO_Write( RADIO_NSS_PORT, RADIO_NSS_PIN, 0 );
 8003c1a:	2380      	movs	r3, #128	; 0x80
 8003c1c:	0219      	lsls	r1, r3, #8
 8003c1e:	23a0      	movs	r3, #160	; 0xa0
 8003c20:	05db      	lsls	r3, r3, #23
 8003c22:	2200      	movs	r2, #0
 8003c24:	0018      	movs	r0, r3
 8003c26:	f005 ffa9 	bl	8009b7c <HW_GPIO_Write>

    HW_SPI_InOut( addr | 0x80 );
 8003c2a:	1dfb      	adds	r3, r7, #7
 8003c2c:	781b      	ldrb	r3, [r3, #0]
 8003c2e:	2280      	movs	r2, #128	; 0x80
 8003c30:	4252      	negs	r2, r2
 8003c32:	4313      	orrs	r3, r2
 8003c34:	b2db      	uxtb	r3, r3
 8003c36:	b29b      	uxth	r3, r3
 8003c38:	0018      	movs	r0, r3
 8003c3a:	f006 fc0b 	bl	800a454 <HW_SPI_InOut>
    for( i = 0; i < size; i++ )
 8003c3e:	230f      	movs	r3, #15
 8003c40:	18fb      	adds	r3, r7, r3
 8003c42:	2200      	movs	r2, #0
 8003c44:	701a      	strb	r2, [r3, #0]
 8003c46:	e010      	b.n	8003c6a <SX1276WriteBuffer+0x66>
    {
          HW_SPI_InOut( buffer[i] );
 8003c48:	230f      	movs	r3, #15
 8003c4a:	18fb      	adds	r3, r7, r3
 8003c4c:	781b      	ldrb	r3, [r3, #0]
 8003c4e:	683a      	ldr	r2, [r7, #0]
 8003c50:	18d3      	adds	r3, r2, r3
 8003c52:	781b      	ldrb	r3, [r3, #0]
 8003c54:	b29b      	uxth	r3, r3
 8003c56:	0018      	movs	r0, r3
 8003c58:	f006 fbfc 	bl	800a454 <HW_SPI_InOut>

    //NSS = 0;
    HW_GPIO_Write( RADIO_NSS_PORT, RADIO_NSS_PIN, 0 );

    HW_SPI_InOut( addr | 0x80 );
    for( i = 0; i < size; i++ )
 8003c5c:	230f      	movs	r3, #15
 8003c5e:	18fb      	adds	r3, r7, r3
 8003c60:	781a      	ldrb	r2, [r3, #0]
 8003c62:	230f      	movs	r3, #15
 8003c64:	18fb      	adds	r3, r7, r3
 8003c66:	3201      	adds	r2, #1
 8003c68:	701a      	strb	r2, [r3, #0]
 8003c6a:	230f      	movs	r3, #15
 8003c6c:	18fa      	adds	r2, r7, r3
 8003c6e:	1dbb      	adds	r3, r7, #6
 8003c70:	7812      	ldrb	r2, [r2, #0]
 8003c72:	781b      	ldrb	r3, [r3, #0]
 8003c74:	429a      	cmp	r2, r3
 8003c76:	d3e7      	bcc.n	8003c48 <SX1276WriteBuffer+0x44>
    {
          HW_SPI_InOut( buffer[i] );
    }

    //NSS = 1;
    HW_GPIO_Write( RADIO_NSS_PORT, RADIO_NSS_PIN, 1 );
 8003c78:	2380      	movs	r3, #128	; 0x80
 8003c7a:	0219      	lsls	r1, r3, #8
 8003c7c:	23a0      	movs	r3, #160	; 0xa0
 8003c7e:	05db      	lsls	r3, r3, #23
 8003c80:	2201      	movs	r2, #1
 8003c82:	0018      	movs	r0, r3
 8003c84:	f005 ff7a 	bl	8009b7c <HW_GPIO_Write>
}
 8003c88:	46c0      	nop			; (mov r8, r8)
 8003c8a:	46bd      	mov	sp, r7
 8003c8c:	b004      	add	sp, #16
 8003c8e:	bd80      	pop	{r7, pc}

08003c90 <SX1276ReadBuffer>:

void SX1276ReadBuffer( uint8_t addr, uint8_t *buffer, uint8_t size )
{
 8003c90:	b590      	push	{r4, r7, lr}
 8003c92:	b085      	sub	sp, #20
 8003c94:	af00      	add	r7, sp, #0
 8003c96:	6039      	str	r1, [r7, #0]
 8003c98:	0011      	movs	r1, r2
 8003c9a:	1dfb      	adds	r3, r7, #7
 8003c9c:	1c02      	adds	r2, r0, #0
 8003c9e:	701a      	strb	r2, [r3, #0]
 8003ca0:	1dbb      	adds	r3, r7, #6
 8003ca2:	1c0a      	adds	r2, r1, #0
 8003ca4:	701a      	strb	r2, [r3, #0]
    uint8_t i;

    //NSS = 0;
    HW_GPIO_Write( RADIO_NSS_PORT, RADIO_NSS_PIN, 0 );
 8003ca6:	2380      	movs	r3, #128	; 0x80
 8003ca8:	0219      	lsls	r1, r3, #8
 8003caa:	23a0      	movs	r3, #160	; 0xa0
 8003cac:	05db      	lsls	r3, r3, #23
 8003cae:	2200      	movs	r2, #0
 8003cb0:	0018      	movs	r0, r3
 8003cb2:	f005 ff63 	bl	8009b7c <HW_GPIO_Write>

    HW_SPI_InOut( addr & 0x7F );
 8003cb6:	1dfb      	adds	r3, r7, #7
 8003cb8:	781b      	ldrb	r3, [r3, #0]
 8003cba:	b29b      	uxth	r3, r3
 8003cbc:	227f      	movs	r2, #127	; 0x7f
 8003cbe:	4013      	ands	r3, r2
 8003cc0:	b29b      	uxth	r3, r3
 8003cc2:	0018      	movs	r0, r3
 8003cc4:	f006 fbc6 	bl	800a454 <HW_SPI_InOut>

    for( i = 0; i < size; i++ )
 8003cc8:	230f      	movs	r3, #15
 8003cca:	18fb      	adds	r3, r7, r3
 8003ccc:	2200      	movs	r2, #0
 8003cce:	701a      	strb	r2, [r3, #0]
 8003cd0:	e011      	b.n	8003cf6 <SX1276ReadBuffer+0x66>
    {
          buffer[i] = HW_SPI_InOut( 0 );
 8003cd2:	230f      	movs	r3, #15
 8003cd4:	18fb      	adds	r3, r7, r3
 8003cd6:	781b      	ldrb	r3, [r3, #0]
 8003cd8:	683a      	ldr	r2, [r7, #0]
 8003cda:	18d4      	adds	r4, r2, r3
 8003cdc:	2000      	movs	r0, #0
 8003cde:	f006 fbb9 	bl	800a454 <HW_SPI_InOut>
 8003ce2:	0003      	movs	r3, r0
 8003ce4:	b2db      	uxtb	r3, r3
 8003ce6:	7023      	strb	r3, [r4, #0]
    //NSS = 0;
    HW_GPIO_Write( RADIO_NSS_PORT, RADIO_NSS_PIN, 0 );

    HW_SPI_InOut( addr & 0x7F );

    for( i = 0; i < size; i++ )
 8003ce8:	230f      	movs	r3, #15
 8003cea:	18fb      	adds	r3, r7, r3
 8003cec:	781a      	ldrb	r2, [r3, #0]
 8003cee:	230f      	movs	r3, #15
 8003cf0:	18fb      	adds	r3, r7, r3
 8003cf2:	3201      	adds	r2, #1
 8003cf4:	701a      	strb	r2, [r3, #0]
 8003cf6:	230f      	movs	r3, #15
 8003cf8:	18fa      	adds	r2, r7, r3
 8003cfa:	1dbb      	adds	r3, r7, #6
 8003cfc:	7812      	ldrb	r2, [r2, #0]
 8003cfe:	781b      	ldrb	r3, [r3, #0]
 8003d00:	429a      	cmp	r2, r3
 8003d02:	d3e6      	bcc.n	8003cd2 <SX1276ReadBuffer+0x42>
    {
          buffer[i] = HW_SPI_InOut( 0 );
    }

    //NSS = 1;
    HW_GPIO_Write( RADIO_NSS_PORT, RADIO_NSS_PIN, 1 );
 8003d04:	2380      	movs	r3, #128	; 0x80
 8003d06:	0219      	lsls	r1, r3, #8
 8003d08:	23a0      	movs	r3, #160	; 0xa0
 8003d0a:	05db      	lsls	r3, r3, #23
 8003d0c:	2201      	movs	r2, #1
 8003d0e:	0018      	movs	r0, r3
 8003d10:	f005 ff34 	bl	8009b7c <HW_GPIO_Write>
}
 8003d14:	46c0      	nop			; (mov r8, r8)
 8003d16:	46bd      	mov	sp, r7
 8003d18:	b005      	add	sp, #20
 8003d1a:	bd90      	pop	{r4, r7, pc}

08003d1c <SX1276WriteFifo>:

void SX1276WriteFifo( uint8_t *buffer, uint8_t size )
{
 8003d1c:	b580      	push	{r7, lr}
 8003d1e:	b082      	sub	sp, #8
 8003d20:	af00      	add	r7, sp, #0
 8003d22:	6078      	str	r0, [r7, #4]
 8003d24:	000a      	movs	r2, r1
 8003d26:	1cfb      	adds	r3, r7, #3
 8003d28:	701a      	strb	r2, [r3, #0]
    SX1276WriteBuffer( 0, buffer, size );
 8003d2a:	1cfb      	adds	r3, r7, #3
 8003d2c:	781a      	ldrb	r2, [r3, #0]
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	0019      	movs	r1, r3
 8003d32:	2000      	movs	r0, #0
 8003d34:	f7ff ff66 	bl	8003c04 <SX1276WriteBuffer>
}
 8003d38:	46c0      	nop			; (mov r8, r8)
 8003d3a:	46bd      	mov	sp, r7
 8003d3c:	b002      	add	sp, #8
 8003d3e:	bd80      	pop	{r7, pc}

08003d40 <SX1276ReadFifo>:

void SX1276ReadFifo( uint8_t *buffer, uint8_t size )
{
 8003d40:	b580      	push	{r7, lr}
 8003d42:	b082      	sub	sp, #8
 8003d44:	af00      	add	r7, sp, #0
 8003d46:	6078      	str	r0, [r7, #4]
 8003d48:	000a      	movs	r2, r1
 8003d4a:	1cfb      	adds	r3, r7, #3
 8003d4c:	701a      	strb	r2, [r3, #0]
    SX1276ReadBuffer( 0, buffer, size );
 8003d4e:	1cfb      	adds	r3, r7, #3
 8003d50:	781a      	ldrb	r2, [r3, #0]
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	0019      	movs	r1, r3
 8003d56:	2000      	movs	r0, #0
 8003d58:	f7ff ff9a 	bl	8003c90 <SX1276ReadBuffer>
}
 8003d5c:	46c0      	nop			; (mov r8, r8)
 8003d5e:	46bd      	mov	sp, r7
 8003d60:	b002      	add	sp, #8
 8003d62:	bd80      	pop	{r7, pc}

08003d64 <SX1276SetMaxPayloadLength>:

void SX1276SetMaxPayloadLength( RadioModems_t modem, uint8_t max )
{
 8003d64:	b580      	push	{r7, lr}
 8003d66:	b082      	sub	sp, #8
 8003d68:	af00      	add	r7, sp, #0
 8003d6a:	0002      	movs	r2, r0
 8003d6c:	1dfb      	adds	r3, r7, #7
 8003d6e:	701a      	strb	r2, [r3, #0]
 8003d70:	1dbb      	adds	r3, r7, #6
 8003d72:	1c0a      	adds	r2, r1, #0
 8003d74:	701a      	strb	r2, [r3, #0]
    SX1276SetModem( modem );
 8003d76:	1dfb      	adds	r3, r7, #7
 8003d78:	781b      	ldrb	r3, [r3, #0]
 8003d7a:	0018      	movs	r0, r3
 8003d7c:	f7ff feb8 	bl	8003af0 <SX1276SetModem>

    switch( modem )
 8003d80:	1dfb      	adds	r3, r7, #7
 8003d82:	781b      	ldrb	r3, [r3, #0]
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d002      	beq.n	8003d8e <SX1276SetMaxPayloadLength+0x2a>
 8003d88:	2b01      	cmp	r3, #1
 8003d8a:	d00f      	beq.n	8003dac <SX1276SetMaxPayloadLength+0x48>
        break;
    case MODEM_LORA:
        SX1276Write( REG_LR_PAYLOADMAXLENGTH, max );
        break;
    }
}
 8003d8c:	e016      	b.n	8003dbc <SX1276SetMaxPayloadLength+0x58>
    SX1276SetModem( modem );

    switch( modem )
    {
    case MODEM_FSK:
        if( SX1276.Settings.Fsk.FixLen == false )
 8003d8e:	4b0d      	ldr	r3, [pc, #52]	; (8003dc4 <SX1276SetMaxPayloadLength+0x60>)
 8003d90:	2222      	movs	r2, #34	; 0x22
 8003d92:	5c9b      	ldrb	r3, [r3, r2]
 8003d94:	2201      	movs	r2, #1
 8003d96:	4053      	eors	r3, r2
 8003d98:	b2db      	uxtb	r3, r3
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d00d      	beq.n	8003dba <SX1276SetMaxPayloadLength+0x56>
        {
            SX1276Write( REG_PAYLOADLENGTH, max );
 8003d9e:	1dbb      	adds	r3, r7, #6
 8003da0:	781b      	ldrb	r3, [r3, #0]
 8003da2:	0019      	movs	r1, r3
 8003da4:	2032      	movs	r0, #50	; 0x32
 8003da6:	f7ff ff03 	bl	8003bb0 <SX1276Write>
        }
        break;
 8003daa:	e006      	b.n	8003dba <SX1276SetMaxPayloadLength+0x56>
    case MODEM_LORA:
        SX1276Write( REG_LR_PAYLOADMAXLENGTH, max );
 8003dac:	1dbb      	adds	r3, r7, #6
 8003dae:	781b      	ldrb	r3, [r3, #0]
 8003db0:	0019      	movs	r1, r3
 8003db2:	2023      	movs	r0, #35	; 0x23
 8003db4:	f7ff fefc 	bl	8003bb0 <SX1276Write>
        break;
 8003db8:	e000      	b.n	8003dbc <SX1276SetMaxPayloadLength+0x58>
    case MODEM_FSK:
        if( SX1276.Settings.Fsk.FixLen == false )
        {
            SX1276Write( REG_PAYLOADLENGTH, max );
        }
        break;
 8003dba:	46c0      	nop			; (mov r8, r8)
    case MODEM_LORA:
        SX1276Write( REG_LR_PAYLOADMAXLENGTH, max );
        break;
    }
}
 8003dbc:	46c0      	nop			; (mov r8, r8)
 8003dbe:	46bd      	mov	sp, r7
 8003dc0:	b002      	add	sp, #8
 8003dc2:	bd80      	pop	{r7, pc}
 8003dc4:	2000058c 	.word	0x2000058c

08003dc8 <SX1276OnTimeoutIrq>:

void SX1276OnTimeoutIrq( void )
{
 8003dc8:	b580      	push	{r7, lr}
 8003dca:	af00      	add	r7, sp, #0
    switch( SX1276.Settings.State )
 8003dcc:	4b31      	ldr	r3, [pc, #196]	; (8003e94 <SX1276OnTimeoutIrq+0xcc>)
 8003dce:	791b      	ldrb	r3, [r3, #4]
 8003dd0:	2b01      	cmp	r3, #1
 8003dd2:	d002      	beq.n	8003dda <SX1276OnTimeoutIrq+0x12>
 8003dd4:	2b02      	cmp	r3, #2
 8003dd6:	d045      	beq.n	8003e64 <SX1276OnTimeoutIrq+0x9c>
        {
            RadioEvents->TxTimeout( );
        }
        break;
    default:
        break;
 8003dd8:	e058      	b.n	8003e8c <SX1276OnTimeoutIrq+0xc4>
void SX1276OnTimeoutIrq( void )
{
    switch( SX1276.Settings.State )
    {
    case RF_RX_RUNNING:
        if( SX1276.Settings.Modem == MODEM_FSK )
 8003dda:	4b2e      	ldr	r3, [pc, #184]	; (8003e94 <SX1276OnTimeoutIrq+0xcc>)
 8003ddc:	795b      	ldrb	r3, [r3, #5]
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d132      	bne.n	8003e48 <SX1276OnTimeoutIrq+0x80>
        {
            SX1276.Settings.FskPacketHandler.PreambleDetected = false;
 8003de2:	4b2c      	ldr	r3, [pc, #176]	; (8003e94 <SX1276OnTimeoutIrq+0xcc>)
 8003de4:	222c      	movs	r2, #44	; 0x2c
 8003de6:	2100      	movs	r1, #0
 8003de8:	5499      	strb	r1, [r3, r2]
            SX1276.Settings.FskPacketHandler.SyncWordDetected = false;
 8003dea:	4b2a      	ldr	r3, [pc, #168]	; (8003e94 <SX1276OnTimeoutIrq+0xcc>)
 8003dec:	222d      	movs	r2, #45	; 0x2d
 8003dee:	2100      	movs	r1, #0
 8003df0:	5499      	strb	r1, [r3, r2]
            SX1276.Settings.FskPacketHandler.NbBytes = 0;
 8003df2:	4b28      	ldr	r3, [pc, #160]	; (8003e94 <SX1276OnTimeoutIrq+0xcc>)
 8003df4:	2200      	movs	r2, #0
 8003df6:	871a      	strh	r2, [r3, #56]	; 0x38
            SX1276.Settings.FskPacketHandler.Size = 0;
 8003df8:	4b26      	ldr	r3, [pc, #152]	; (8003e94 <SX1276OnTimeoutIrq+0xcc>)
 8003dfa:	2200      	movs	r2, #0
 8003dfc:	86da      	strh	r2, [r3, #54]	; 0x36

            // Clear Irqs
            SX1276Write( REG_IRQFLAGS1, RF_IRQFLAGS1_RSSI |
 8003dfe:	210b      	movs	r1, #11
 8003e00:	203e      	movs	r0, #62	; 0x3e
 8003e02:	f7ff fed5 	bl	8003bb0 <SX1276Write>
                                        RF_IRQFLAGS1_PREAMBLEDETECT |
                                        RF_IRQFLAGS1_SYNCADDRESSMATCH );
            SX1276Write( REG_IRQFLAGS2, RF_IRQFLAGS2_FIFOOVERRUN );
 8003e06:	2110      	movs	r1, #16
 8003e08:	203f      	movs	r0, #63	; 0x3f
 8003e0a:	f7ff fed1 	bl	8003bb0 <SX1276Write>

            if( SX1276.Settings.Fsk.RxContinuous == true )
 8003e0e:	4b21      	ldr	r3, [pc, #132]	; (8003e94 <SX1276OnTimeoutIrq+0xcc>)
 8003e10:	2226      	movs	r2, #38	; 0x26
 8003e12:	5c9b      	ldrb	r3, [r3, r2]
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d010      	beq.n	8003e3a <SX1276OnTimeoutIrq+0x72>
            {
                // Continuous mode restart Rx chain
                SX1276Write( REG_RXCONFIG, SX1276Read( REG_RXCONFIG ) | RF_RXCONFIG_RESTARTRXWITHOUTPLLLOCK );
 8003e18:	200d      	movs	r0, #13
 8003e1a:	f7ff fedd 	bl	8003bd8 <SX1276Read>
 8003e1e:	0003      	movs	r3, r0
 8003e20:	001a      	movs	r2, r3
 8003e22:	2340      	movs	r3, #64	; 0x40
 8003e24:	4313      	orrs	r3, r2
 8003e26:	b2db      	uxtb	r3, r3
 8003e28:	0019      	movs	r1, r3
 8003e2a:	200d      	movs	r0, #13
 8003e2c:	f7ff fec0 	bl	8003bb0 <SX1276Write>
                TimerStart( &RxTimeoutSyncWord );
 8003e30:	4b19      	ldr	r3, [pc, #100]	; (8003e98 <SX1276OnTimeoutIrq+0xd0>)
 8003e32:	0018      	movs	r0, r3
 8003e34:	f005 fb0a 	bl	800944c <TimerStart>
 8003e38:	e006      	b.n	8003e48 <SX1276OnTimeoutIrq+0x80>
            }
            else
            {
                SX1276.Settings.State = RF_IDLE;
 8003e3a:	4b16      	ldr	r3, [pc, #88]	; (8003e94 <SX1276OnTimeoutIrq+0xcc>)
 8003e3c:	2200      	movs	r2, #0
 8003e3e:	711a      	strb	r2, [r3, #4]
                TimerStop( &RxTimeoutSyncWord );
 8003e40:	4b15      	ldr	r3, [pc, #84]	; (8003e98 <SX1276OnTimeoutIrq+0xd0>)
 8003e42:	0018      	movs	r0, r3
 8003e44:	f005 fc18 	bl	8009678 <TimerStop>
            }
        }
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 8003e48:	4b14      	ldr	r3, [pc, #80]	; (8003e9c <SX1276OnTimeoutIrq+0xd4>)
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d01a      	beq.n	8003e86 <SX1276OnTimeoutIrq+0xbe>
 8003e50:	4b12      	ldr	r3, [pc, #72]	; (8003e9c <SX1276OnTimeoutIrq+0xd4>)
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	68db      	ldr	r3, [r3, #12]
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d015      	beq.n	8003e86 <SX1276OnTimeoutIrq+0xbe>
        {
            RadioEvents->RxTimeout( );
 8003e5a:	4b10      	ldr	r3, [pc, #64]	; (8003e9c <SX1276OnTimeoutIrq+0xd4>)
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	68db      	ldr	r3, [r3, #12]
 8003e60:	4798      	blx	r3
        }
        break;
 8003e62:	e010      	b.n	8003e86 <SX1276OnTimeoutIrq+0xbe>
    case RF_TX_RUNNING:
        SX1276.Settings.State = RF_IDLE;
 8003e64:	4b0b      	ldr	r3, [pc, #44]	; (8003e94 <SX1276OnTimeoutIrq+0xcc>)
 8003e66:	2200      	movs	r2, #0
 8003e68:	711a      	strb	r2, [r3, #4]
        if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 8003e6a:	4b0c      	ldr	r3, [pc, #48]	; (8003e9c <SX1276OnTimeoutIrq+0xd4>)
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d00b      	beq.n	8003e8a <SX1276OnTimeoutIrq+0xc2>
 8003e72:	4b0a      	ldr	r3, [pc, #40]	; (8003e9c <SX1276OnTimeoutIrq+0xd4>)
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	685b      	ldr	r3, [r3, #4]
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d006      	beq.n	8003e8a <SX1276OnTimeoutIrq+0xc2>
        {
            RadioEvents->TxTimeout( );
 8003e7c:	4b07      	ldr	r3, [pc, #28]	; (8003e9c <SX1276OnTimeoutIrq+0xd4>)
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	685b      	ldr	r3, [r3, #4]
 8003e82:	4798      	blx	r3
        }
        break;
 8003e84:	e001      	b.n	8003e8a <SX1276OnTimeoutIrq+0xc2>
        }
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
        {
            RadioEvents->RxTimeout( );
        }
        break;
 8003e86:	46c0      	nop			; (mov r8, r8)
 8003e88:	e000      	b.n	8003e8c <SX1276OnTimeoutIrq+0xc4>
        SX1276.Settings.State = RF_IDLE;
        if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
        {
            RadioEvents->TxTimeout( );
        }
        break;
 8003e8a:	46c0      	nop			; (mov r8, r8)
    default:
        break;
    }
}
 8003e8c:	46c0      	nop			; (mov r8, r8)
 8003e8e:	46bd      	mov	sp, r7
 8003e90:	bd80      	pop	{r7, pc}
 8003e92:	46c0      	nop			; (mov r8, r8)
 8003e94:	2000058c 	.word	0x2000058c
 8003e98:	20000578 	.word	0x20000578
 8003e9c:	200000fc 	.word	0x200000fc

08003ea0 <SX1276OnDio0Irq>:

void SX1276OnDio0Irq( void )
{
 8003ea0:	b5b0      	push	{r4, r5, r7, lr}
 8003ea2:	b082      	sub	sp, #8
 8003ea4:	af00      	add	r7, sp, #0
    volatile uint8_t irqFlags = 0;
 8003ea6:	1cfb      	adds	r3, r7, #3
 8003ea8:	2200      	movs	r2, #0
 8003eaa:	701a      	strb	r2, [r3, #0]

    switch( SX1276.Settings.State )
 8003eac:	4bd5      	ldr	r3, [pc, #852]	; (8004204 <SX1276OnDio0Irq+0x364>)
 8003eae:	791b      	ldrb	r3, [r3, #4]
 8003eb0:	2b01      	cmp	r3, #1
 8003eb2:	d003      	beq.n	8003ebc <SX1276OnDio0Irq+0x1c>
 8003eb4:	2b02      	cmp	r3, #2
 8003eb6:	d100      	bne.n	8003eba <SX1276OnDio0Irq+0x1a>
 8003eb8:	e203      	b.n	80042c2 <SX1276OnDio0Irq+0x422>
                }
                break;
            }
            break;
        default:
            break;
 8003eba:	e224      	b.n	8004306 <SX1276OnDio0Irq+0x466>
    switch( SX1276.Settings.State )
    {                
        case RF_RX_RUNNING:
            //TimerStop( &RxTimeoutTimer );
            // RxDone interrupt
            switch( SX1276.Settings.Modem )
 8003ebc:	4bd1      	ldr	r3, [pc, #836]	; (8004204 <SX1276OnDio0Irq+0x364>)
 8003ebe:	795b      	ldrb	r3, [r3, #5]
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d003      	beq.n	8003ecc <SX1276OnDio0Irq+0x2c>
 8003ec4:	2b01      	cmp	r3, #1
 8003ec6:	d100      	bne.n	8003eca <SX1276OnDio0Irq+0x2a>
 8003ec8:	e0e9      	b.n	800409e <SX1276OnDio0Irq+0x1fe>
                        PRINTF("rxDone\n\r");
                    }
                }
                break;
            default:
                break;
 8003eca:	e1f9      	b.n	80042c0 <SX1276OnDio0Irq+0x420>
            //TimerStop( &RxTimeoutTimer );
            // RxDone interrupt
            switch( SX1276.Settings.Modem )
            {
            case MODEM_FSK:
                if( SX1276.Settings.Fsk.CrcOn == true )
 8003ecc:	4bcd      	ldr	r3, [pc, #820]	; (8004204 <SX1276OnDio0Irq+0x364>)
 8003ece:	2224      	movs	r2, #36	; 0x24
 8003ed0:	5c9b      	ldrb	r3, [r3, r2]
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d055      	beq.n	8003f82 <SX1276OnDio0Irq+0xe2>
                {
                    irqFlags = SX1276Read( REG_IRQFLAGS2 );
 8003ed6:	203f      	movs	r0, #63	; 0x3f
 8003ed8:	f7ff fe7e 	bl	8003bd8 <SX1276Read>
 8003edc:	0003      	movs	r3, r0
 8003ede:	001a      	movs	r2, r3
 8003ee0:	1cfb      	adds	r3, r7, #3
 8003ee2:	701a      	strb	r2, [r3, #0]
                    if( ( irqFlags & RF_IRQFLAGS2_CRCOK ) != RF_IRQFLAGS2_CRCOK )
 8003ee4:	1cfb      	adds	r3, r7, #3
 8003ee6:	781b      	ldrb	r3, [r3, #0]
 8003ee8:	b2db      	uxtb	r3, r3
 8003eea:	001a      	movs	r2, r3
 8003eec:	2302      	movs	r3, #2
 8003eee:	4013      	ands	r3, r2
 8003ef0:	d147      	bne.n	8003f82 <SX1276OnDio0Irq+0xe2>
                    {
                        // Clear Irqs
                        SX1276Write( REG_IRQFLAGS1, RF_IRQFLAGS1_RSSI | 
 8003ef2:	210b      	movs	r1, #11
 8003ef4:	203e      	movs	r0, #62	; 0x3e
 8003ef6:	f7ff fe5b 	bl	8003bb0 <SX1276Write>
                                                    RF_IRQFLAGS1_PREAMBLEDETECT |
                                                    RF_IRQFLAGS1_SYNCADDRESSMATCH );
                        SX1276Write( REG_IRQFLAGS2, RF_IRQFLAGS2_FIFOOVERRUN );
 8003efa:	2110      	movs	r1, #16
 8003efc:	203f      	movs	r0, #63	; 0x3f
 8003efe:	f7ff fe57 	bl	8003bb0 <SX1276Write>

                        TimerStop( &RxTimeoutTimer );
 8003f02:	4bc1      	ldr	r3, [pc, #772]	; (8004208 <SX1276OnDio0Irq+0x368>)
 8003f04:	0018      	movs	r0, r3
 8003f06:	f005 fbb7 	bl	8009678 <TimerStop>

                        if( SX1276.Settings.Fsk.RxContinuous == false )
 8003f0a:	4bbe      	ldr	r3, [pc, #760]	; (8004204 <SX1276OnDio0Irq+0x364>)
 8003f0c:	2226      	movs	r2, #38	; 0x26
 8003f0e:	5c9b      	ldrb	r3, [r3, r2]
 8003f10:	2201      	movs	r2, #1
 8003f12:	4053      	eors	r3, r2
 8003f14:	b2db      	uxtb	r3, r3
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d007      	beq.n	8003f2a <SX1276OnDio0Irq+0x8a>
                        {
                            TimerStop( &RxTimeoutSyncWord );
 8003f1a:	4bbc      	ldr	r3, [pc, #752]	; (800420c <SX1276OnDio0Irq+0x36c>)
 8003f1c:	0018      	movs	r0, r3
 8003f1e:	f005 fbab 	bl	8009678 <TimerStop>
                            SX1276.Settings.State = RF_IDLE;
 8003f22:	4bb8      	ldr	r3, [pc, #736]	; (8004204 <SX1276OnDio0Irq+0x364>)
 8003f24:	2200      	movs	r2, #0
 8003f26:	711a      	strb	r2, [r3, #4]
 8003f28:	e00f      	b.n	8003f4a <SX1276OnDio0Irq+0xaa>
                        }
                        else
                        {
                            // Continuous mode restart Rx chain
                            SX1276Write( REG_RXCONFIG, SX1276Read( REG_RXCONFIG ) | RF_RXCONFIG_RESTARTRXWITHOUTPLLLOCK );
 8003f2a:	200d      	movs	r0, #13
 8003f2c:	f7ff fe54 	bl	8003bd8 <SX1276Read>
 8003f30:	0003      	movs	r3, r0
 8003f32:	001a      	movs	r2, r3
 8003f34:	2340      	movs	r3, #64	; 0x40
 8003f36:	4313      	orrs	r3, r2
 8003f38:	b2db      	uxtb	r3, r3
 8003f3a:	0019      	movs	r1, r3
 8003f3c:	200d      	movs	r0, #13
 8003f3e:	f7ff fe37 	bl	8003bb0 <SX1276Write>
                            TimerStart( &RxTimeoutSyncWord );
 8003f42:	4bb2      	ldr	r3, [pc, #712]	; (800420c <SX1276OnDio0Irq+0x36c>)
 8003f44:	0018      	movs	r0, r3
 8003f46:	f005 fa81 	bl	800944c <TimerStart>
                        }

                        if( ( RadioEvents != NULL ) && ( RadioEvents->RxError != NULL ) )
 8003f4a:	4bb1      	ldr	r3, [pc, #708]	; (8004210 <SX1276OnDio0Irq+0x370>)
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d008      	beq.n	8003f64 <SX1276OnDio0Irq+0xc4>
 8003f52:	4baf      	ldr	r3, [pc, #700]	; (8004210 <SX1276OnDio0Irq+0x370>)
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	691b      	ldr	r3, [r3, #16]
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d003      	beq.n	8003f64 <SX1276OnDio0Irq+0xc4>
                        {
                            RadioEvents->RxError( );
 8003f5c:	4bac      	ldr	r3, [pc, #688]	; (8004210 <SX1276OnDio0Irq+0x370>)
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	691b      	ldr	r3, [r3, #16]
 8003f62:	4798      	blx	r3
                        }
                        SX1276.Settings.FskPacketHandler.PreambleDetected = false;
 8003f64:	4ba7      	ldr	r3, [pc, #668]	; (8004204 <SX1276OnDio0Irq+0x364>)
 8003f66:	222c      	movs	r2, #44	; 0x2c
 8003f68:	2100      	movs	r1, #0
 8003f6a:	5499      	strb	r1, [r3, r2]
                        SX1276.Settings.FskPacketHandler.SyncWordDetected = false;
 8003f6c:	4ba5      	ldr	r3, [pc, #660]	; (8004204 <SX1276OnDio0Irq+0x364>)
 8003f6e:	222d      	movs	r2, #45	; 0x2d
 8003f70:	2100      	movs	r1, #0
 8003f72:	5499      	strb	r1, [r3, r2]
                        SX1276.Settings.FskPacketHandler.NbBytes = 0;
 8003f74:	4ba3      	ldr	r3, [pc, #652]	; (8004204 <SX1276OnDio0Irq+0x364>)
 8003f76:	2200      	movs	r2, #0
 8003f78:	871a      	strh	r2, [r3, #56]	; 0x38
                        SX1276.Settings.FskPacketHandler.Size = 0;
 8003f7a:	4ba2      	ldr	r3, [pc, #648]	; (8004204 <SX1276OnDio0Irq+0x364>)
 8003f7c:	2200      	movs	r2, #0
 8003f7e:	86da      	strh	r2, [r3, #54]	; 0x36
                        break;
 8003f80:	e19e      	b.n	80042c0 <SX1276OnDio0Irq+0x420>
                    }
                }

                // Read received packet size
                if( ( SX1276.Settings.FskPacketHandler.Size == 0 ) && ( SX1276.Settings.FskPacketHandler.NbBytes == 0 ) )
 8003f82:	4ba0      	ldr	r3, [pc, #640]	; (8004204 <SX1276OnDio0Irq+0x364>)
 8003f84:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d12d      	bne.n	8003fe6 <SX1276OnDio0Irq+0x146>
 8003f8a:	4b9e      	ldr	r3, [pc, #632]	; (8004204 <SX1276OnDio0Irq+0x364>)
 8003f8c:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d129      	bne.n	8003fe6 <SX1276OnDio0Irq+0x146>
                {
                    if( SX1276.Settings.Fsk.FixLen == false )
 8003f92:	4b9c      	ldr	r3, [pc, #624]	; (8004204 <SX1276OnDio0Irq+0x364>)
 8003f94:	2222      	movs	r2, #34	; 0x22
 8003f96:	5c9b      	ldrb	r3, [r3, r2]
 8003f98:	2201      	movs	r2, #1
 8003f9a:	4053      	eors	r3, r2
 8003f9c:	b2db      	uxtb	r3, r3
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d005      	beq.n	8003fae <SX1276OnDio0Irq+0x10e>
                    {
                        SX1276ReadFifo( ( uint8_t* )&SX1276.Settings.FskPacketHandler.Size, 1 );
 8003fa2:	4b9c      	ldr	r3, [pc, #624]	; (8004214 <SX1276OnDio0Irq+0x374>)
 8003fa4:	2101      	movs	r1, #1
 8003fa6:	0018      	movs	r0, r3
 8003fa8:	f7ff feca 	bl	8003d40 <SX1276ReadFifo>
 8003fac:	e006      	b.n	8003fbc <SX1276OnDio0Irq+0x11c>
                    }
                    else
                    {
                        SX1276.Settings.FskPacketHandler.Size = SX1276Read( REG_PAYLOADLENGTH );
 8003fae:	2032      	movs	r0, #50	; 0x32
 8003fb0:	f7ff fe12 	bl	8003bd8 <SX1276Read>
 8003fb4:	0003      	movs	r3, r0
 8003fb6:	b29a      	uxth	r2, r3
 8003fb8:	4b92      	ldr	r3, [pc, #584]	; (8004204 <SX1276OnDio0Irq+0x364>)
 8003fba:	86da      	strh	r2, [r3, #54]	; 0x36
                    }
                    SX1276ReadFifo( RxTxBuffer + SX1276.Settings.FskPacketHandler.NbBytes, SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes );
 8003fbc:	4b91      	ldr	r3, [pc, #580]	; (8004204 <SX1276OnDio0Irq+0x364>)
 8003fbe:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 8003fc0:	001a      	movs	r2, r3
 8003fc2:	4b95      	ldr	r3, [pc, #596]	; (8004218 <SX1276OnDio0Irq+0x378>)
 8003fc4:	18d0      	adds	r0, r2, r3
 8003fc6:	4b8f      	ldr	r3, [pc, #572]	; (8004204 <SX1276OnDio0Irq+0x364>)
 8003fc8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003fca:	b2da      	uxtb	r2, r3
 8003fcc:	4b8d      	ldr	r3, [pc, #564]	; (8004204 <SX1276OnDio0Irq+0x364>)
 8003fce:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 8003fd0:	b2db      	uxtb	r3, r3
 8003fd2:	1ad3      	subs	r3, r2, r3
 8003fd4:	b2db      	uxtb	r3, r3
 8003fd6:	0019      	movs	r1, r3
 8003fd8:	f7ff feb2 	bl	8003d40 <SX1276ReadFifo>
                    SX1276.Settings.FskPacketHandler.NbBytes += ( SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes );
 8003fdc:	4b89      	ldr	r3, [pc, #548]	; (8004204 <SX1276OnDio0Irq+0x364>)
 8003fde:	8eda      	ldrh	r2, [r3, #54]	; 0x36
 8003fe0:	4b88      	ldr	r3, [pc, #544]	; (8004204 <SX1276OnDio0Irq+0x364>)
 8003fe2:	871a      	strh	r2, [r3, #56]	; 0x38
 8003fe4:	e013      	b.n	800400e <SX1276OnDio0Irq+0x16e>
                }
                else
                {
                    SX1276ReadFifo( RxTxBuffer + SX1276.Settings.FskPacketHandler.NbBytes, SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes );
 8003fe6:	4b87      	ldr	r3, [pc, #540]	; (8004204 <SX1276OnDio0Irq+0x364>)
 8003fe8:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 8003fea:	001a      	movs	r2, r3
 8003fec:	4b8a      	ldr	r3, [pc, #552]	; (8004218 <SX1276OnDio0Irq+0x378>)
 8003fee:	18d0      	adds	r0, r2, r3
 8003ff0:	4b84      	ldr	r3, [pc, #528]	; (8004204 <SX1276OnDio0Irq+0x364>)
 8003ff2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003ff4:	b2da      	uxtb	r2, r3
 8003ff6:	4b83      	ldr	r3, [pc, #524]	; (8004204 <SX1276OnDio0Irq+0x364>)
 8003ff8:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 8003ffa:	b2db      	uxtb	r3, r3
 8003ffc:	1ad3      	subs	r3, r2, r3
 8003ffe:	b2db      	uxtb	r3, r3
 8004000:	0019      	movs	r1, r3
 8004002:	f7ff fe9d 	bl	8003d40 <SX1276ReadFifo>
                    SX1276.Settings.FskPacketHandler.NbBytes += ( SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes );
 8004006:	4b7f      	ldr	r3, [pc, #508]	; (8004204 <SX1276OnDio0Irq+0x364>)
 8004008:	8eda      	ldrh	r2, [r3, #54]	; 0x36
 800400a:	4b7e      	ldr	r3, [pc, #504]	; (8004204 <SX1276OnDio0Irq+0x364>)
 800400c:	871a      	strh	r2, [r3, #56]	; 0x38
                }

                TimerStop( &RxTimeoutTimer );
 800400e:	4b7e      	ldr	r3, [pc, #504]	; (8004208 <SX1276OnDio0Irq+0x368>)
 8004010:	0018      	movs	r0, r3
 8004012:	f005 fb31 	bl	8009678 <TimerStop>

                if( SX1276.Settings.Fsk.RxContinuous == false )
 8004016:	4b7b      	ldr	r3, [pc, #492]	; (8004204 <SX1276OnDio0Irq+0x364>)
 8004018:	2226      	movs	r2, #38	; 0x26
 800401a:	5c9b      	ldrb	r3, [r3, r2]
 800401c:	2201      	movs	r2, #1
 800401e:	4053      	eors	r3, r2
 8004020:	b2db      	uxtb	r3, r3
 8004022:	2b00      	cmp	r3, #0
 8004024:	d007      	beq.n	8004036 <SX1276OnDio0Irq+0x196>
                {
                    SX1276.Settings.State = RF_IDLE;
 8004026:	4b77      	ldr	r3, [pc, #476]	; (8004204 <SX1276OnDio0Irq+0x364>)
 8004028:	2200      	movs	r2, #0
 800402a:	711a      	strb	r2, [r3, #4]
                    TimerStop( &RxTimeoutSyncWord );
 800402c:	4b77      	ldr	r3, [pc, #476]	; (800420c <SX1276OnDio0Irq+0x36c>)
 800402e:	0018      	movs	r0, r3
 8004030:	f005 fb22 	bl	8009678 <TimerStop>
 8004034:	e00f      	b.n	8004056 <SX1276OnDio0Irq+0x1b6>
                }
                else
                {
                    // Continuous mode restart Rx chain
                    SX1276Write( REG_RXCONFIG, SX1276Read( REG_RXCONFIG ) | RF_RXCONFIG_RESTARTRXWITHOUTPLLLOCK );
 8004036:	200d      	movs	r0, #13
 8004038:	f7ff fdce 	bl	8003bd8 <SX1276Read>
 800403c:	0003      	movs	r3, r0
 800403e:	001a      	movs	r2, r3
 8004040:	2340      	movs	r3, #64	; 0x40
 8004042:	4313      	orrs	r3, r2
 8004044:	b2db      	uxtb	r3, r3
 8004046:	0019      	movs	r1, r3
 8004048:	200d      	movs	r0, #13
 800404a:	f7ff fdb1 	bl	8003bb0 <SX1276Write>
                    TimerStart( &RxTimeoutSyncWord );
 800404e:	4b6f      	ldr	r3, [pc, #444]	; (800420c <SX1276OnDio0Irq+0x36c>)
 8004050:	0018      	movs	r0, r3
 8004052:	f005 f9fb 	bl	800944c <TimerStart>
                }

                if( ( RadioEvents != NULL ) && ( RadioEvents->RxDone != NULL ) )
 8004056:	4b6e      	ldr	r3, [pc, #440]	; (8004210 <SX1276OnDio0Irq+0x370>)
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	2b00      	cmp	r3, #0
 800405c:	d010      	beq.n	8004080 <SX1276OnDio0Irq+0x1e0>
 800405e:	4b6c      	ldr	r3, [pc, #432]	; (8004210 <SX1276OnDio0Irq+0x370>)
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	689b      	ldr	r3, [r3, #8]
 8004064:	2b00      	cmp	r3, #0
 8004066:	d00b      	beq.n	8004080 <SX1276OnDio0Irq+0x1e0>
                {
                    RadioEvents->RxDone( RxTxBuffer, SX1276.Settings.FskPacketHandler.Size, SX1276.Settings.FskPacketHandler.RssiValue, 0 );
 8004068:	4b69      	ldr	r3, [pc, #420]	; (8004210 <SX1276OnDio0Irq+0x370>)
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	689c      	ldr	r4, [r3, #8]
 800406e:	4b65      	ldr	r3, [pc, #404]	; (8004204 <SX1276OnDio0Irq+0x364>)
 8004070:	8ed9      	ldrh	r1, [r3, #54]	; 0x36
 8004072:	4b64      	ldr	r3, [pc, #400]	; (8004204 <SX1276OnDio0Irq+0x364>)
 8004074:	222e      	movs	r2, #46	; 0x2e
 8004076:	569b      	ldrsb	r3, [r3, r2]
 8004078:	b21a      	sxth	r2, r3
 800407a:	4867      	ldr	r0, [pc, #412]	; (8004218 <SX1276OnDio0Irq+0x378>)
 800407c:	2300      	movs	r3, #0
 800407e:	47a0      	blx	r4
                }
                SX1276.Settings.FskPacketHandler.PreambleDetected = false;
 8004080:	4b60      	ldr	r3, [pc, #384]	; (8004204 <SX1276OnDio0Irq+0x364>)
 8004082:	222c      	movs	r2, #44	; 0x2c
 8004084:	2100      	movs	r1, #0
 8004086:	5499      	strb	r1, [r3, r2]
                SX1276.Settings.FskPacketHandler.SyncWordDetected = false;
 8004088:	4b5e      	ldr	r3, [pc, #376]	; (8004204 <SX1276OnDio0Irq+0x364>)
 800408a:	222d      	movs	r2, #45	; 0x2d
 800408c:	2100      	movs	r1, #0
 800408e:	5499      	strb	r1, [r3, r2]
                SX1276.Settings.FskPacketHandler.NbBytes = 0;
 8004090:	4b5c      	ldr	r3, [pc, #368]	; (8004204 <SX1276OnDio0Irq+0x364>)
 8004092:	2200      	movs	r2, #0
 8004094:	871a      	strh	r2, [r3, #56]	; 0x38
                SX1276.Settings.FskPacketHandler.Size = 0;
 8004096:	4b5b      	ldr	r3, [pc, #364]	; (8004204 <SX1276OnDio0Irq+0x364>)
 8004098:	2200      	movs	r2, #0
 800409a:	86da      	strh	r2, [r3, #54]	; 0x36
                break;
 800409c:	e110      	b.n	80042c0 <SX1276OnDio0Irq+0x420>
            case MODEM_LORA:
                {
                    int8_t snr = 0;
 800409e:	1dfb      	adds	r3, r7, #7
 80040a0:	2200      	movs	r2, #0
 80040a2:	701a      	strb	r2, [r3, #0]

                    // Clear Irq
                    SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_RXDONE );
 80040a4:	2140      	movs	r1, #64	; 0x40
 80040a6:	2012      	movs	r0, #18
 80040a8:	f7ff fd82 	bl	8003bb0 <SX1276Write>

                    irqFlags = SX1276Read( REG_LR_IRQFLAGS );
 80040ac:	2012      	movs	r0, #18
 80040ae:	f7ff fd93 	bl	8003bd8 <SX1276Read>
 80040b2:	0003      	movs	r3, r0
 80040b4:	001a      	movs	r2, r3
 80040b6:	1cfb      	adds	r3, r7, #3
 80040b8:	701a      	strb	r2, [r3, #0]
                    if( ( irqFlags & RFLR_IRQFLAGS_PAYLOADCRCERROR_MASK ) == RFLR_IRQFLAGS_PAYLOADCRCERROR )
 80040ba:	1cfb      	adds	r3, r7, #3
 80040bc:	781b      	ldrb	r3, [r3, #0]
 80040be:	b2db      	uxtb	r3, r3
 80040c0:	001a      	movs	r2, r3
 80040c2:	2320      	movs	r3, #32
 80040c4:	4013      	ands	r3, r2
 80040c6:	d022      	beq.n	800410e <SX1276OnDio0Irq+0x26e>
                    {
                        // Clear Irq
                        SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_PAYLOADCRCERROR );
 80040c8:	2120      	movs	r1, #32
 80040ca:	2012      	movs	r0, #18
 80040cc:	f7ff fd70 	bl	8003bb0 <SX1276Write>

                        if( SX1276.Settings.LoRa.RxContinuous == false )
 80040d0:	4b4c      	ldr	r3, [pc, #304]	; (8004204 <SX1276OnDio0Irq+0x364>)
 80040d2:	2252      	movs	r2, #82	; 0x52
 80040d4:	5c9b      	ldrb	r3, [r3, r2]
 80040d6:	2201      	movs	r2, #1
 80040d8:	4053      	eors	r3, r2
 80040da:	b2db      	uxtb	r3, r3
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d002      	beq.n	80040e6 <SX1276OnDio0Irq+0x246>
                        {
                            SX1276.Settings.State = RF_IDLE;
 80040e0:	4b48      	ldr	r3, [pc, #288]	; (8004204 <SX1276OnDio0Irq+0x364>)
 80040e2:	2200      	movs	r2, #0
 80040e4:	711a      	strb	r2, [r3, #4]
                        }
                        TimerStop( &RxTimeoutTimer );
 80040e6:	4b48      	ldr	r3, [pc, #288]	; (8004208 <SX1276OnDio0Irq+0x368>)
 80040e8:	0018      	movs	r0, r3
 80040ea:	f005 fac5 	bl	8009678 <TimerStop>

                        if( ( RadioEvents != NULL ) && ( RadioEvents->RxError != NULL ) )
 80040ee:	4b48      	ldr	r3, [pc, #288]	; (8004210 <SX1276OnDio0Irq+0x370>)
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d100      	bne.n	80040f8 <SX1276OnDio0Irq+0x258>
 80040f6:	e0e0      	b.n	80042ba <SX1276OnDio0Irq+0x41a>
 80040f8:	4b45      	ldr	r3, [pc, #276]	; (8004210 <SX1276OnDio0Irq+0x370>)
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	691b      	ldr	r3, [r3, #16]
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d100      	bne.n	8004104 <SX1276OnDio0Irq+0x264>
 8004102:	e0da      	b.n	80042ba <SX1276OnDio0Irq+0x41a>
                        {
                            RadioEvents->RxError( );
 8004104:	4b42      	ldr	r3, [pc, #264]	; (8004210 <SX1276OnDio0Irq+0x370>)
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	691b      	ldr	r3, [r3, #16]
 800410a:	4798      	blx	r3
                        }
                        break;
 800410c:	e0d5      	b.n	80042ba <SX1276OnDio0Irq+0x41a>
                    }

                    SX1276.Settings.LoRaPacketHandler.SnrValue = SX1276Read( REG_LR_PKTSNRVALUE );
 800410e:	2019      	movs	r0, #25
 8004110:	f7ff fd62 	bl	8003bd8 <SX1276Read>
 8004114:	0003      	movs	r3, r0
 8004116:	b259      	sxtb	r1, r3
 8004118:	4b3a      	ldr	r3, [pc, #232]	; (8004204 <SX1276OnDio0Irq+0x364>)
 800411a:	2258      	movs	r2, #88	; 0x58
 800411c:	5499      	strb	r1, [r3, r2]
                    if( SX1276.Settings.LoRaPacketHandler.SnrValue & 0x80 ) // The SNR sign bit is 1
 800411e:	4b39      	ldr	r3, [pc, #228]	; (8004204 <SX1276OnDio0Irq+0x364>)
 8004120:	2258      	movs	r2, #88	; 0x58
 8004122:	569b      	ldrsb	r3, [r3, r2]
 8004124:	2b00      	cmp	r3, #0
 8004126:	da10      	bge.n	800414a <SX1276OnDio0Irq+0x2aa>
                    {
                        // Invert and divide by 4
                        snr = ( ( ~SX1276.Settings.LoRaPacketHandler.SnrValue + 1 ) & 0xFF ) >> 2;
 8004128:	4b36      	ldr	r3, [pc, #216]	; (8004204 <SX1276OnDio0Irq+0x364>)
 800412a:	2258      	movs	r2, #88	; 0x58
 800412c:	569b      	ldrsb	r3, [r3, r2]
 800412e:	425b      	negs	r3, r3
 8004130:	109b      	asrs	r3, r3, #2
 8004132:	b25a      	sxtb	r2, r3
 8004134:	1dfb      	adds	r3, r7, #7
 8004136:	213f      	movs	r1, #63	; 0x3f
 8004138:	400a      	ands	r2, r1
 800413a:	701a      	strb	r2, [r3, #0]
                        snr = -snr;
 800413c:	1dfb      	adds	r3, r7, #7
 800413e:	781b      	ldrb	r3, [r3, #0]
 8004140:	425b      	negs	r3, r3
 8004142:	b2da      	uxtb	r2, r3
 8004144:	1dfb      	adds	r3, r7, #7
 8004146:	701a      	strb	r2, [r3, #0]
 8004148:	e008      	b.n	800415c <SX1276OnDio0Irq+0x2bc>
                    }
                    else
                    {
                        // Divide by 4
                        snr = ( SX1276.Settings.LoRaPacketHandler.SnrValue & 0xFF ) >> 2;
 800414a:	4b2e      	ldr	r3, [pc, #184]	; (8004204 <SX1276OnDio0Irq+0x364>)
 800414c:	2258      	movs	r2, #88	; 0x58
 800414e:	569b      	ldrsb	r3, [r3, r2]
 8004150:	109b      	asrs	r3, r3, #2
 8004152:	b25a      	sxtb	r2, r3
 8004154:	1dfb      	adds	r3, r7, #7
 8004156:	213f      	movs	r1, #63	; 0x3f
 8004158:	400a      	ands	r2, r1
 800415a:	701a      	strb	r2, [r3, #0]
                    }

                    int16_t rssi = SX1276Read( REG_LR_PKTRSSIVALUE );
 800415c:	201a      	movs	r0, #26
 800415e:	f7ff fd3b 	bl	8003bd8 <SX1276Read>
 8004162:	0003      	movs	r3, r0
 8004164:	001a      	movs	r2, r3
 8004166:	1d3b      	adds	r3, r7, #4
 8004168:	801a      	strh	r2, [r3, #0]
                    if( snr < 0 )
 800416a:	1dfb      	adds	r3, r7, #7
 800416c:	781b      	ldrb	r3, [r3, #0]
 800416e:	2b7f      	cmp	r3, #127	; 0x7f
 8004170:	d932      	bls.n	80041d8 <SX1276OnDio0Irq+0x338>
                    {
                        if( SX1276.Settings.Channel > RF_MID_BAND_THRESH )
 8004172:	4b24      	ldr	r3, [pc, #144]	; (8004204 <SX1276OnDio0Irq+0x364>)
 8004174:	689b      	ldr	r3, [r3, #8]
 8004176:	4a29      	ldr	r2, [pc, #164]	; (800421c <SX1276OnDio0Irq+0x37c>)
 8004178:	4293      	cmp	r3, r2
 800417a:	d916      	bls.n	80041aa <SX1276OnDio0Irq+0x30a>
                        {
                            SX1276.Settings.LoRaPacketHandler.RssiValue = RSSI_OFFSET_HF + rssi + ( rssi >> 4 ) +
 800417c:	1d3b      	adds	r3, r7, #4
 800417e:	2200      	movs	r2, #0
 8004180:	5e9b      	ldrsh	r3, [r3, r2]
 8004182:	111b      	asrs	r3, r3, #4
 8004184:	b21b      	sxth	r3, r3
 8004186:	b29a      	uxth	r2, r3
 8004188:	1d3b      	adds	r3, r7, #4
 800418a:	881b      	ldrh	r3, [r3, #0]
 800418c:	18d3      	adds	r3, r2, r3
 800418e:	b29a      	uxth	r2, r3
 8004190:	1dfb      	adds	r3, r7, #7
 8004192:	781b      	ldrb	r3, [r3, #0]
 8004194:	b25b      	sxtb	r3, r3
 8004196:	b29b      	uxth	r3, r3
 8004198:	18d3      	adds	r3, r2, r3
 800419a:	b29b      	uxth	r3, r3
 800419c:	3b9d      	subs	r3, #157	; 0x9d
 800419e:	b29b      	uxth	r3, r3
 80041a0:	b219      	sxth	r1, r3
 80041a2:	4b18      	ldr	r3, [pc, #96]	; (8004204 <SX1276OnDio0Irq+0x364>)
 80041a4:	225a      	movs	r2, #90	; 0x5a
 80041a6:	5299      	strh	r1, [r3, r2]
 80041a8:	e04a      	b.n	8004240 <SX1276OnDio0Irq+0x3a0>
                                                                          snr;
                        }
                        else
                        {
                            SX1276.Settings.LoRaPacketHandler.RssiValue = RSSI_OFFSET_LF + rssi + ( rssi >> 4 ) +
 80041aa:	1d3b      	adds	r3, r7, #4
 80041ac:	2200      	movs	r2, #0
 80041ae:	5e9b      	ldrsh	r3, [r3, r2]
 80041b0:	111b      	asrs	r3, r3, #4
 80041b2:	b21b      	sxth	r3, r3
 80041b4:	b29a      	uxth	r2, r3
 80041b6:	1d3b      	adds	r3, r7, #4
 80041b8:	881b      	ldrh	r3, [r3, #0]
 80041ba:	18d3      	adds	r3, r2, r3
 80041bc:	b29a      	uxth	r2, r3
 80041be:	1dfb      	adds	r3, r7, #7
 80041c0:	781b      	ldrb	r3, [r3, #0]
 80041c2:	b25b      	sxtb	r3, r3
 80041c4:	b29b      	uxth	r3, r3
 80041c6:	18d3      	adds	r3, r2, r3
 80041c8:	b29b      	uxth	r3, r3
 80041ca:	3ba4      	subs	r3, #164	; 0xa4
 80041cc:	b29b      	uxth	r3, r3
 80041ce:	b219      	sxth	r1, r3
 80041d0:	4b0c      	ldr	r3, [pc, #48]	; (8004204 <SX1276OnDio0Irq+0x364>)
 80041d2:	225a      	movs	r2, #90	; 0x5a
 80041d4:	5299      	strh	r1, [r3, r2]
 80041d6:	e033      	b.n	8004240 <SX1276OnDio0Irq+0x3a0>
                                                                          snr;
                        }
                    }
                    else
                    {
                        if( SX1276.Settings.Channel > RF_MID_BAND_THRESH )
 80041d8:	4b0a      	ldr	r3, [pc, #40]	; (8004204 <SX1276OnDio0Irq+0x364>)
 80041da:	689b      	ldr	r3, [r3, #8]
 80041dc:	4a0f      	ldr	r2, [pc, #60]	; (800421c <SX1276OnDio0Irq+0x37c>)
 80041de:	4293      	cmp	r3, r2
 80041e0:	d91e      	bls.n	8004220 <SX1276OnDio0Irq+0x380>
                        {
                            SX1276.Settings.LoRaPacketHandler.RssiValue = RSSI_OFFSET_HF + rssi + ( rssi >> 4 );
 80041e2:	1d3b      	adds	r3, r7, #4
 80041e4:	2200      	movs	r2, #0
 80041e6:	5e9b      	ldrsh	r3, [r3, r2]
 80041e8:	111b      	asrs	r3, r3, #4
 80041ea:	b21b      	sxth	r3, r3
 80041ec:	b29a      	uxth	r2, r3
 80041ee:	1d3b      	adds	r3, r7, #4
 80041f0:	881b      	ldrh	r3, [r3, #0]
 80041f2:	18d3      	adds	r3, r2, r3
 80041f4:	b29b      	uxth	r3, r3
 80041f6:	3b9d      	subs	r3, #157	; 0x9d
 80041f8:	b29b      	uxth	r3, r3
 80041fa:	b219      	sxth	r1, r3
 80041fc:	4b01      	ldr	r3, [pc, #4]	; (8004204 <SX1276OnDio0Irq+0x364>)
 80041fe:	225a      	movs	r2, #90	; 0x5a
 8004200:	5299      	strh	r1, [r3, r2]
 8004202:	e01d      	b.n	8004240 <SX1276OnDio0Irq+0x3a0>
 8004204:	2000058c 	.word	0x2000058c
 8004208:	200005ec 	.word	0x200005ec
 800420c:	20000578 	.word	0x20000578
 8004210:	200000fc 	.word	0x200000fc
 8004214:	200005c2 	.word	0x200005c2
 8004218:	20000100 	.word	0x20000100
 800421c:	1f4add40 	.word	0x1f4add40
                        }
                        else
                        {
                            SX1276.Settings.LoRaPacketHandler.RssiValue = RSSI_OFFSET_LF + rssi + ( rssi >> 4 );
 8004220:	1d3b      	adds	r3, r7, #4
 8004222:	2200      	movs	r2, #0
 8004224:	5e9b      	ldrsh	r3, [r3, r2]
 8004226:	111b      	asrs	r3, r3, #4
 8004228:	b21b      	sxth	r3, r3
 800422a:	b29a      	uxth	r2, r3
 800422c:	1d3b      	adds	r3, r7, #4
 800422e:	881b      	ldrh	r3, [r3, #0]
 8004230:	18d3      	adds	r3, r2, r3
 8004232:	b29b      	uxth	r3, r3
 8004234:	3ba4      	subs	r3, #164	; 0xa4
 8004236:	b29b      	uxth	r3, r3
 8004238:	b219      	sxth	r1, r3
 800423a:	4b35      	ldr	r3, [pc, #212]	; (8004310 <SX1276OnDio0Irq+0x470>)
 800423c:	225a      	movs	r2, #90	; 0x5a
 800423e:	5299      	strh	r1, [r3, r2]
                        }
                    }

                    SX1276.Settings.LoRaPacketHandler.Size = SX1276Read( REG_LR_RXNBBYTES );
 8004240:	2013      	movs	r0, #19
 8004242:	f7ff fcc9 	bl	8003bd8 <SX1276Read>
 8004246:	0003      	movs	r3, r0
 8004248:	0019      	movs	r1, r3
 800424a:	4b31      	ldr	r3, [pc, #196]	; (8004310 <SX1276OnDio0Irq+0x470>)
 800424c:	225c      	movs	r2, #92	; 0x5c
 800424e:	5499      	strb	r1, [r3, r2]
                    SX1276ReadFifo( RxTxBuffer, SX1276.Settings.LoRaPacketHandler.Size );
 8004250:	4b2f      	ldr	r3, [pc, #188]	; (8004310 <SX1276OnDio0Irq+0x470>)
 8004252:	225c      	movs	r2, #92	; 0x5c
 8004254:	5c9a      	ldrb	r2, [r3, r2]
 8004256:	4b2f      	ldr	r3, [pc, #188]	; (8004314 <SX1276OnDio0Irq+0x474>)
 8004258:	0011      	movs	r1, r2
 800425a:	0018      	movs	r0, r3
 800425c:	f7ff fd70 	bl	8003d40 <SX1276ReadFifo>

                    if( SX1276.Settings.LoRa.RxContinuous == false )
 8004260:	4b2b      	ldr	r3, [pc, #172]	; (8004310 <SX1276OnDio0Irq+0x470>)
 8004262:	2252      	movs	r2, #82	; 0x52
 8004264:	5c9b      	ldrb	r3, [r3, r2]
 8004266:	2201      	movs	r2, #1
 8004268:	4053      	eors	r3, r2
 800426a:	b2db      	uxtb	r3, r3
 800426c:	2b00      	cmp	r3, #0
 800426e:	d002      	beq.n	8004276 <SX1276OnDio0Irq+0x3d6>
                    {
                        SX1276.Settings.State = RF_IDLE;
 8004270:	4b27      	ldr	r3, [pc, #156]	; (8004310 <SX1276OnDio0Irq+0x470>)
 8004272:	2200      	movs	r2, #0
 8004274:	711a      	strb	r2, [r3, #4]
                    }
                    TimerStop( &RxTimeoutTimer );
 8004276:	4b28      	ldr	r3, [pc, #160]	; (8004318 <SX1276OnDio0Irq+0x478>)
 8004278:	0018      	movs	r0, r3
 800427a:	f005 f9fd 	bl	8009678 <TimerStop>

                    if( ( RadioEvents != NULL ) && ( RadioEvents->RxDone != NULL ) )
 800427e:	4b27      	ldr	r3, [pc, #156]	; (800431c <SX1276OnDio0Irq+0x47c>)
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	2b00      	cmp	r3, #0
 8004284:	d01b      	beq.n	80042be <SX1276OnDio0Irq+0x41e>
 8004286:	4b25      	ldr	r3, [pc, #148]	; (800431c <SX1276OnDio0Irq+0x47c>)
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	689b      	ldr	r3, [r3, #8]
 800428c:	2b00      	cmp	r3, #0
 800428e:	d016      	beq.n	80042be <SX1276OnDio0Irq+0x41e>
                    {
                        RadioEvents->RxDone( RxTxBuffer, SX1276.Settings.LoRaPacketHandler.Size, SX1276.Settings.LoRaPacketHandler.RssiValue, SX1276.Settings.LoRaPacketHandler.SnrValue );
 8004290:	4b22      	ldr	r3, [pc, #136]	; (800431c <SX1276OnDio0Irq+0x47c>)
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	689c      	ldr	r4, [r3, #8]
 8004296:	4b1e      	ldr	r3, [pc, #120]	; (8004310 <SX1276OnDio0Irq+0x470>)
 8004298:	225c      	movs	r2, #92	; 0x5c
 800429a:	5c9b      	ldrb	r3, [r3, r2]
 800429c:	b299      	uxth	r1, r3
 800429e:	4b1c      	ldr	r3, [pc, #112]	; (8004310 <SX1276OnDio0Irq+0x470>)
 80042a0:	225a      	movs	r2, #90	; 0x5a
 80042a2:	5e9d      	ldrsh	r5, [r3, r2]
 80042a4:	4b1a      	ldr	r3, [pc, #104]	; (8004310 <SX1276OnDio0Irq+0x470>)
 80042a6:	2258      	movs	r2, #88	; 0x58
 80042a8:	569b      	ldrsb	r3, [r3, r2]
 80042aa:	481a      	ldr	r0, [pc, #104]	; (8004314 <SX1276OnDio0Irq+0x474>)
 80042ac:	002a      	movs	r2, r5
 80042ae:	47a0      	blx	r4
                        PRINTF("rxDone\n\r");
 80042b0:	4b1b      	ldr	r3, [pc, #108]	; (8004320 <SX1276OnDio0Irq+0x480>)
 80042b2:	0018      	movs	r0, r3
 80042b4:	f007 f996 	bl	800b5e4 <vcom_Send>
                    }
                }
                break;
 80042b8:	e001      	b.n	80042be <SX1276OnDio0Irq+0x41e>

                        if( ( RadioEvents != NULL ) && ( RadioEvents->RxError != NULL ) )
                        {
                            RadioEvents->RxError( );
                        }
                        break;
 80042ba:	46c0      	nop			; (mov r8, r8)
 80042bc:	e023      	b.n	8004306 <SX1276OnDio0Irq+0x466>
                    {
                        RadioEvents->RxDone( RxTxBuffer, SX1276.Settings.LoRaPacketHandler.Size, SX1276.Settings.LoRaPacketHandler.RssiValue, SX1276.Settings.LoRaPacketHandler.SnrValue );
                        PRINTF("rxDone\n\r");
                    }
                }
                break;
 80042be:	46c0      	nop			; (mov r8, r8)
            default:
                break;
            }
            break;
 80042c0:	e021      	b.n	8004306 <SX1276OnDio0Irq+0x466>
        case RF_TX_RUNNING:
            TimerStop( &TxTimeoutTimer );
 80042c2:	4b18      	ldr	r3, [pc, #96]	; (8004324 <SX1276OnDio0Irq+0x484>)
 80042c4:	0018      	movs	r0, r3
 80042c6:	f005 f9d7 	bl	8009678 <TimerStop>
            // TxDone interrupt
            switch( SX1276.Settings.Modem )
 80042ca:	4b11      	ldr	r3, [pc, #68]	; (8004310 <SX1276OnDio0Irq+0x470>)
 80042cc:	795b      	ldrb	r3, [r3, #5]
 80042ce:	2b01      	cmp	r3, #1
 80042d0:	d103      	bne.n	80042da <SX1276OnDio0Irq+0x43a>
            {
            case MODEM_LORA:
                // Clear Irq
                SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_TXDONE );
 80042d2:	2108      	movs	r1, #8
 80042d4:	2012      	movs	r0, #18
 80042d6:	f7ff fc6b 	bl	8003bb0 <SX1276Write>
                // Intentional fall through
            case MODEM_FSK:
            default:
                SX1276.Settings.State = RF_IDLE;
 80042da:	4b0d      	ldr	r3, [pc, #52]	; (8004310 <SX1276OnDio0Irq+0x470>)
 80042dc:	2200      	movs	r2, #0
 80042de:	711a      	strb	r2, [r3, #4]
                if( ( RadioEvents != NULL ) && ( RadioEvents->TxDone != NULL ) )
 80042e0:	4b0e      	ldr	r3, [pc, #56]	; (800431c <SX1276OnDio0Irq+0x47c>)
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d00c      	beq.n	8004302 <SX1276OnDio0Irq+0x462>
 80042e8:	4b0c      	ldr	r3, [pc, #48]	; (800431c <SX1276OnDio0Irq+0x47c>)
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d007      	beq.n	8004302 <SX1276OnDio0Irq+0x462>
                {
                    RadioEvents->TxDone( );
 80042f2:	4b0a      	ldr	r3, [pc, #40]	; (800431c <SX1276OnDio0Irq+0x47c>)
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	4798      	blx	r3
                   PRINTF("txDone\n\r");
 80042fa:	4b0b      	ldr	r3, [pc, #44]	; (8004328 <SX1276OnDio0Irq+0x488>)
 80042fc:	0018      	movs	r0, r3
 80042fe:	f007 f971 	bl	800b5e4 <vcom_Send>
                }
                break;
 8004302:	46c0      	nop			; (mov r8, r8)
            }
            break;
 8004304:	46c0      	nop			; (mov r8, r8)
        default:
            break;
    }
}
 8004306:	46c0      	nop			; (mov r8, r8)
 8004308:	46bd      	mov	sp, r7
 800430a:	b002      	add	sp, #8
 800430c:	bdb0      	pop	{r4, r5, r7, pc}
 800430e:	46c0      	nop			; (mov r8, r8)
 8004310:	2000058c 	.word	0x2000058c
 8004314:	20000100 	.word	0x20000100
 8004318:	200005ec 	.word	0x200005ec
 800431c:	200000fc 	.word	0x200000fc
 8004320:	0800c438 	.word	0x0800c438
 8004324:	20000564 	.word	0x20000564
 8004328:	0800c444 	.word	0x0800c444

0800432c <SX1276OnDio1Irq>:

void SX1276OnDio1Irq( void )
{
 800432c:	b580      	push	{r7, lr}
 800432e:	af00      	add	r7, sp, #0
    switch( SX1276.Settings.State )
 8004330:	4b60      	ldr	r3, [pc, #384]	; (80044b4 <SX1276OnDio1Irq+0x188>)
 8004332:	791b      	ldrb	r3, [r3, #4]
 8004334:	2b01      	cmp	r3, #1
 8004336:	d003      	beq.n	8004340 <SX1276OnDio1Irq+0x14>
 8004338:	2b02      	cmp	r3, #2
 800433a:	d100      	bne.n	800433e <SX1276OnDio1Irq+0x12>
 800433c:	e078      	b.n	8004430 <SX1276OnDio1Irq+0x104>
            default:
                break;
            }
            break;
        default:
            break;
 800433e:	e0b6      	b.n	80044ae <SX1276OnDio1Irq+0x182>
void SX1276OnDio1Irq( void )
{
    switch( SX1276.Settings.State )
    {
        case RF_RX_RUNNING:
            switch( SX1276.Settings.Modem )
 8004340:	4b5c      	ldr	r3, [pc, #368]	; (80044b4 <SX1276OnDio1Irq+0x188>)
 8004342:	795b      	ldrb	r3, [r3, #5]
 8004344:	2b00      	cmp	r3, #0
 8004346:	d002      	beq.n	800434e <SX1276OnDio1Irq+0x22>
 8004348:	2b01      	cmp	r3, #1
 800434a:	d053      	beq.n	80043f4 <SX1276OnDio1Irq+0xc8>
                    RadioEvents->RxTimeout( );
                    PRINTF("rxTimeOut\n\r");
                }
                break;
            default:
                break;
 800434c:	e06f      	b.n	800442e <SX1276OnDio1Irq+0x102>
            switch( SX1276.Settings.Modem )
            {
            case MODEM_FSK:
                // FifoLevel interrupt
                // Read received packet size
                if( ( SX1276.Settings.FskPacketHandler.Size == 0 ) && ( SX1276.Settings.FskPacketHandler.NbBytes == 0 ) )
 800434e:	4b59      	ldr	r3, [pc, #356]	; (80044b4 <SX1276OnDio1Irq+0x188>)
 8004350:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004352:	2b00      	cmp	r3, #0
 8004354:	d118      	bne.n	8004388 <SX1276OnDio1Irq+0x5c>
 8004356:	4b57      	ldr	r3, [pc, #348]	; (80044b4 <SX1276OnDio1Irq+0x188>)
 8004358:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 800435a:	2b00      	cmp	r3, #0
 800435c:	d114      	bne.n	8004388 <SX1276OnDio1Irq+0x5c>
                {
                    if( SX1276.Settings.Fsk.FixLen == false )
 800435e:	4b55      	ldr	r3, [pc, #340]	; (80044b4 <SX1276OnDio1Irq+0x188>)
 8004360:	2222      	movs	r2, #34	; 0x22
 8004362:	5c9b      	ldrb	r3, [r3, r2]
 8004364:	2201      	movs	r2, #1
 8004366:	4053      	eors	r3, r2
 8004368:	b2db      	uxtb	r3, r3
 800436a:	2b00      	cmp	r3, #0
 800436c:	d005      	beq.n	800437a <SX1276OnDio1Irq+0x4e>
                    {
                        SX1276ReadFifo( ( uint8_t* )&SX1276.Settings.FskPacketHandler.Size, 1 );
 800436e:	4b52      	ldr	r3, [pc, #328]	; (80044b8 <SX1276OnDio1Irq+0x18c>)
 8004370:	2101      	movs	r1, #1
 8004372:	0018      	movs	r0, r3
 8004374:	f7ff fce4 	bl	8003d40 <SX1276ReadFifo>
 8004378:	e006      	b.n	8004388 <SX1276OnDio1Irq+0x5c>
                    }
                    else
                    {
                        SX1276.Settings.FskPacketHandler.Size = SX1276Read( REG_PAYLOADLENGTH );
 800437a:	2032      	movs	r0, #50	; 0x32
 800437c:	f7ff fc2c 	bl	8003bd8 <SX1276Read>
 8004380:	0003      	movs	r3, r0
 8004382:	b29a      	uxth	r2, r3
 8004384:	4b4b      	ldr	r3, [pc, #300]	; (80044b4 <SX1276OnDio1Irq+0x188>)
 8004386:	86da      	strh	r2, [r3, #54]	; 0x36
                    }
                }

                if( ( SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes ) > SX1276.Settings.FskPacketHandler.FifoThresh )
 8004388:	4b4a      	ldr	r3, [pc, #296]	; (80044b4 <SX1276OnDio1Irq+0x188>)
 800438a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800438c:	001a      	movs	r2, r3
 800438e:	4b49      	ldr	r3, [pc, #292]	; (80044b4 <SX1276OnDio1Irq+0x188>)
 8004390:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 8004392:	1ad3      	subs	r3, r2, r3
 8004394:	4a47      	ldr	r2, [pc, #284]	; (80044b4 <SX1276OnDio1Irq+0x188>)
 8004396:	213a      	movs	r1, #58	; 0x3a
 8004398:	5c52      	ldrb	r2, [r2, r1]
 800439a:	4293      	cmp	r3, r2
 800439c:	dd15      	ble.n	80043ca <SX1276OnDio1Irq+0x9e>
                {
                    SX1276ReadFifo( ( RxTxBuffer + SX1276.Settings.FskPacketHandler.NbBytes ), SX1276.Settings.FskPacketHandler.FifoThresh );
 800439e:	4b45      	ldr	r3, [pc, #276]	; (80044b4 <SX1276OnDio1Irq+0x188>)
 80043a0:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 80043a2:	001a      	movs	r2, r3
 80043a4:	4b45      	ldr	r3, [pc, #276]	; (80044bc <SX1276OnDio1Irq+0x190>)
 80043a6:	18d0      	adds	r0, r2, r3
 80043a8:	4b42      	ldr	r3, [pc, #264]	; (80044b4 <SX1276OnDio1Irq+0x188>)
 80043aa:	223a      	movs	r2, #58	; 0x3a
 80043ac:	5c9b      	ldrb	r3, [r3, r2]
 80043ae:	0019      	movs	r1, r3
 80043b0:	f7ff fcc6 	bl	8003d40 <SX1276ReadFifo>
                    SX1276.Settings.FskPacketHandler.NbBytes += SX1276.Settings.FskPacketHandler.FifoThresh;
 80043b4:	4b3f      	ldr	r3, [pc, #252]	; (80044b4 <SX1276OnDio1Irq+0x188>)
 80043b6:	8f1a      	ldrh	r2, [r3, #56]	; 0x38
 80043b8:	4b3e      	ldr	r3, [pc, #248]	; (80044b4 <SX1276OnDio1Irq+0x188>)
 80043ba:	213a      	movs	r1, #58	; 0x3a
 80043bc:	5c5b      	ldrb	r3, [r3, r1]
 80043be:	b29b      	uxth	r3, r3
 80043c0:	18d3      	adds	r3, r2, r3
 80043c2:	b29a      	uxth	r2, r3
 80043c4:	4b3b      	ldr	r3, [pc, #236]	; (80044b4 <SX1276OnDio1Irq+0x188>)
 80043c6:	871a      	strh	r2, [r3, #56]	; 0x38
                else
                {
                    SX1276ReadFifo( ( RxTxBuffer + SX1276.Settings.FskPacketHandler.NbBytes ), SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes );
                    SX1276.Settings.FskPacketHandler.NbBytes += ( SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes );
                }
                break;
 80043c8:	e031      	b.n	800442e <SX1276OnDio1Irq+0x102>
                    SX1276ReadFifo( ( RxTxBuffer + SX1276.Settings.FskPacketHandler.NbBytes ), SX1276.Settings.FskPacketHandler.FifoThresh );
                    SX1276.Settings.FskPacketHandler.NbBytes += SX1276.Settings.FskPacketHandler.FifoThresh;
                }
                else
                {
                    SX1276ReadFifo( ( RxTxBuffer + SX1276.Settings.FskPacketHandler.NbBytes ), SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes );
 80043ca:	4b3a      	ldr	r3, [pc, #232]	; (80044b4 <SX1276OnDio1Irq+0x188>)
 80043cc:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 80043ce:	001a      	movs	r2, r3
 80043d0:	4b3a      	ldr	r3, [pc, #232]	; (80044bc <SX1276OnDio1Irq+0x190>)
 80043d2:	18d0      	adds	r0, r2, r3
 80043d4:	4b37      	ldr	r3, [pc, #220]	; (80044b4 <SX1276OnDio1Irq+0x188>)
 80043d6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80043d8:	b2da      	uxtb	r2, r3
 80043da:	4b36      	ldr	r3, [pc, #216]	; (80044b4 <SX1276OnDio1Irq+0x188>)
 80043dc:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 80043de:	b2db      	uxtb	r3, r3
 80043e0:	1ad3      	subs	r3, r2, r3
 80043e2:	b2db      	uxtb	r3, r3
 80043e4:	0019      	movs	r1, r3
 80043e6:	f7ff fcab 	bl	8003d40 <SX1276ReadFifo>
                    SX1276.Settings.FskPacketHandler.NbBytes += ( SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes );
 80043ea:	4b32      	ldr	r3, [pc, #200]	; (80044b4 <SX1276OnDio1Irq+0x188>)
 80043ec:	8eda      	ldrh	r2, [r3, #54]	; 0x36
 80043ee:	4b31      	ldr	r3, [pc, #196]	; (80044b4 <SX1276OnDio1Irq+0x188>)
 80043f0:	871a      	strh	r2, [r3, #56]	; 0x38
                }
                break;
 80043f2:	e01c      	b.n	800442e <SX1276OnDio1Irq+0x102>
            case MODEM_LORA:
                // Sync time out
                TimerStop( &RxTimeoutTimer );
 80043f4:	4b32      	ldr	r3, [pc, #200]	; (80044c0 <SX1276OnDio1Irq+0x194>)
 80043f6:	0018      	movs	r0, r3
 80043f8:	f005 f93e 	bl	8009678 <TimerStop>
                // Clear Irq
                SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_RXTIMEOUT );
 80043fc:	2180      	movs	r1, #128	; 0x80
 80043fe:	2012      	movs	r0, #18
 8004400:	f7ff fbd6 	bl	8003bb0 <SX1276Write>

                SX1276.Settings.State = RF_IDLE;
 8004404:	4b2b      	ldr	r3, [pc, #172]	; (80044b4 <SX1276OnDio1Irq+0x188>)
 8004406:	2200      	movs	r2, #0
 8004408:	711a      	strb	r2, [r3, #4]
                if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 800440a:	4b2e      	ldr	r3, [pc, #184]	; (80044c4 <SX1276OnDio1Irq+0x198>)
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	2b00      	cmp	r3, #0
 8004410:	d00c      	beq.n	800442c <SX1276OnDio1Irq+0x100>
 8004412:	4b2c      	ldr	r3, [pc, #176]	; (80044c4 <SX1276OnDio1Irq+0x198>)
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	68db      	ldr	r3, [r3, #12]
 8004418:	2b00      	cmp	r3, #0
 800441a:	d007      	beq.n	800442c <SX1276OnDio1Irq+0x100>
                {
                    RadioEvents->RxTimeout( );
 800441c:	4b29      	ldr	r3, [pc, #164]	; (80044c4 <SX1276OnDio1Irq+0x198>)
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	68db      	ldr	r3, [r3, #12]
 8004422:	4798      	blx	r3
                    PRINTF("rxTimeOut\n\r");
 8004424:	4b28      	ldr	r3, [pc, #160]	; (80044c8 <SX1276OnDio1Irq+0x19c>)
 8004426:	0018      	movs	r0, r3
 8004428:	f007 f8dc 	bl	800b5e4 <vcom_Send>
                }
                break;
 800442c:	46c0      	nop			; (mov r8, r8)
            default:
                break;
            }
            break;
 800442e:	e03e      	b.n	80044ae <SX1276OnDio1Irq+0x182>
        case RF_TX_RUNNING:
            switch( SX1276.Settings.Modem )
 8004430:	4b20      	ldr	r3, [pc, #128]	; (80044b4 <SX1276OnDio1Irq+0x188>)
 8004432:	795b      	ldrb	r3, [r3, #5]
 8004434:	2b00      	cmp	r3, #0
 8004436:	d002      	beq.n	800443e <SX1276OnDio1Irq+0x112>
 8004438:	2b01      	cmp	r3, #1
 800443a:	d036      	beq.n	80044aa <SX1276OnDio1Irq+0x17e>
                }
                break;
            case MODEM_LORA:
                break;
            default:
                break;
 800443c:	e036      	b.n	80044ac <SX1276OnDio1Irq+0x180>
        case RF_TX_RUNNING:
            switch( SX1276.Settings.Modem )
            {
            case MODEM_FSK:
                // FifoEmpty interrupt
                if( ( SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes ) > SX1276.Settings.FskPacketHandler.ChunkSize )
 800443e:	4b1d      	ldr	r3, [pc, #116]	; (80044b4 <SX1276OnDio1Irq+0x188>)
 8004440:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004442:	001a      	movs	r2, r3
 8004444:	4b1b      	ldr	r3, [pc, #108]	; (80044b4 <SX1276OnDio1Irq+0x188>)
 8004446:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 8004448:	1ad3      	subs	r3, r2, r3
 800444a:	4a1a      	ldr	r2, [pc, #104]	; (80044b4 <SX1276OnDio1Irq+0x188>)
 800444c:	213b      	movs	r1, #59	; 0x3b
 800444e:	5c52      	ldrb	r2, [r2, r1]
 8004450:	4293      	cmp	r3, r2
 8004452:	dd15      	ble.n	8004480 <SX1276OnDio1Irq+0x154>
                {
                    SX1276WriteFifo( ( RxTxBuffer + SX1276.Settings.FskPacketHandler.NbBytes ), SX1276.Settings.FskPacketHandler.ChunkSize );
 8004454:	4b17      	ldr	r3, [pc, #92]	; (80044b4 <SX1276OnDio1Irq+0x188>)
 8004456:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 8004458:	001a      	movs	r2, r3
 800445a:	4b18      	ldr	r3, [pc, #96]	; (80044bc <SX1276OnDio1Irq+0x190>)
 800445c:	18d0      	adds	r0, r2, r3
 800445e:	4b15      	ldr	r3, [pc, #84]	; (80044b4 <SX1276OnDio1Irq+0x188>)
 8004460:	223b      	movs	r2, #59	; 0x3b
 8004462:	5c9b      	ldrb	r3, [r3, r2]
 8004464:	0019      	movs	r1, r3
 8004466:	f7ff fc59 	bl	8003d1c <SX1276WriteFifo>
                    SX1276.Settings.FskPacketHandler.NbBytes += SX1276.Settings.FskPacketHandler.ChunkSize;
 800446a:	4b12      	ldr	r3, [pc, #72]	; (80044b4 <SX1276OnDio1Irq+0x188>)
 800446c:	8f1a      	ldrh	r2, [r3, #56]	; 0x38
 800446e:	4b11      	ldr	r3, [pc, #68]	; (80044b4 <SX1276OnDio1Irq+0x188>)
 8004470:	213b      	movs	r1, #59	; 0x3b
 8004472:	5c5b      	ldrb	r3, [r3, r1]
 8004474:	b29b      	uxth	r3, r3
 8004476:	18d3      	adds	r3, r2, r3
 8004478:	b29a      	uxth	r2, r3
 800447a:	4b0e      	ldr	r3, [pc, #56]	; (80044b4 <SX1276OnDio1Irq+0x188>)
 800447c:	871a      	strh	r2, [r3, #56]	; 0x38
                {
                    // Write the last chunk of data
                    SX1276WriteFifo( RxTxBuffer + SX1276.Settings.FskPacketHandler.NbBytes, SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes );
                    SX1276.Settings.FskPacketHandler.NbBytes += SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes;
                }
                break;
 800447e:	e015      	b.n	80044ac <SX1276OnDio1Irq+0x180>
                    SX1276.Settings.FskPacketHandler.NbBytes += SX1276.Settings.FskPacketHandler.ChunkSize;
                }
                else
                {
                    // Write the last chunk of data
                    SX1276WriteFifo( RxTxBuffer + SX1276.Settings.FskPacketHandler.NbBytes, SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes );
 8004480:	4b0c      	ldr	r3, [pc, #48]	; (80044b4 <SX1276OnDio1Irq+0x188>)
 8004482:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 8004484:	001a      	movs	r2, r3
 8004486:	4b0d      	ldr	r3, [pc, #52]	; (80044bc <SX1276OnDio1Irq+0x190>)
 8004488:	18d0      	adds	r0, r2, r3
 800448a:	4b0a      	ldr	r3, [pc, #40]	; (80044b4 <SX1276OnDio1Irq+0x188>)
 800448c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800448e:	b2da      	uxtb	r2, r3
 8004490:	4b08      	ldr	r3, [pc, #32]	; (80044b4 <SX1276OnDio1Irq+0x188>)
 8004492:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 8004494:	b2db      	uxtb	r3, r3
 8004496:	1ad3      	subs	r3, r2, r3
 8004498:	b2db      	uxtb	r3, r3
 800449a:	0019      	movs	r1, r3
 800449c:	f7ff fc3e 	bl	8003d1c <SX1276WriteFifo>
                    SX1276.Settings.FskPacketHandler.NbBytes += SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes;
 80044a0:	4b04      	ldr	r3, [pc, #16]	; (80044b4 <SX1276OnDio1Irq+0x188>)
 80044a2:	8eda      	ldrh	r2, [r3, #54]	; 0x36
 80044a4:	4b03      	ldr	r3, [pc, #12]	; (80044b4 <SX1276OnDio1Irq+0x188>)
 80044a6:	871a      	strh	r2, [r3, #56]	; 0x38
                }
                break;
 80044a8:	e000      	b.n	80044ac <SX1276OnDio1Irq+0x180>
            case MODEM_LORA:
                break;
 80044aa:	46c0      	nop			; (mov r8, r8)
            default:
                break;
            }
            break;
 80044ac:	46c0      	nop			; (mov r8, r8)
        default:
            break;
    }
}
 80044ae:	46c0      	nop			; (mov r8, r8)
 80044b0:	46bd      	mov	sp, r7
 80044b2:	bd80      	pop	{r7, pc}
 80044b4:	2000058c 	.word	0x2000058c
 80044b8:	200005c2 	.word	0x200005c2
 80044bc:	20000100 	.word	0x20000100
 80044c0:	200005ec 	.word	0x200005ec
 80044c4:	200000fc 	.word	0x200000fc
 80044c8:	0800c450 	.word	0x0800c450

080044cc <SX1276OnDio2Irq>:

void SX1276OnDio2Irq( void )
{
 80044cc:	b590      	push	{r4, r7, lr}
 80044ce:	b085      	sub	sp, #20
 80044d0:	af00      	add	r7, sp, #0
    uint32_t afcChannel = 0;
 80044d2:	2300      	movs	r3, #0
 80044d4:	60fb      	str	r3, [r7, #12]
    
    switch( SX1276.Settings.State )
 80044d6:	4b56      	ldr	r3, [pc, #344]	; (8004630 <SX1276OnDio2Irq+0x164>)
 80044d8:	791b      	ldrb	r3, [r3, #4]
 80044da:	2b01      	cmp	r3, #1
 80044dc:	d003      	beq.n	80044e6 <SX1276OnDio2Irq+0x1a>
 80044de:	2b02      	cmp	r3, #2
 80044e0:	d100      	bne.n	80044e4 <SX1276OnDio2Irq+0x18>
 80044e2:	e076      	b.n	80045d2 <SX1276OnDio2Irq+0x106>
            default:
                break;
            }
            break;
        default:
            break;
 80044e4:	e0a0      	b.n	8004628 <SX1276OnDio2Irq+0x15c>
    uint32_t afcChannel = 0;
    
    switch( SX1276.Settings.State )
    {
        case RF_RX_RUNNING:
            switch( SX1276.Settings.Modem )
 80044e6:	4b52      	ldr	r3, [pc, #328]	; (8004630 <SX1276OnDio2Irq+0x164>)
 80044e8:	795b      	ldrb	r3, [r3, #5]
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d002      	beq.n	80044f4 <SX1276OnDio2Irq+0x28>
 80044ee:	2b01      	cmp	r3, #1
 80044f0:	d04b      	beq.n	800458a <SX1276OnDio2Irq+0xbe>
                        RadioEvents->FhssChangeChannel( ( SX1276Read( REG_LR_HOPCHANNEL ) & RFLR_HOPCHANNEL_CHANNEL_MASK ) );
                    }
                }
                break;
            default:
                break;
 80044f2:	e06d      	b.n	80045d0 <SX1276OnDio2Irq+0x104>
            switch( SX1276.Settings.Modem )
            {
            case MODEM_FSK:
                // Checks if DIO4 is connected. If it is not PreambleDtected is set to true.
#ifndef RADIO_DIO_4
                SX1276.Settings.FskPacketHandler.PreambleDetected = true;
 80044f4:	4b4e      	ldr	r3, [pc, #312]	; (8004630 <SX1276OnDio2Irq+0x164>)
 80044f6:	222c      	movs	r2, #44	; 0x2c
 80044f8:	2101      	movs	r1, #1
 80044fa:	5499      	strb	r1, [r3, r2]
#endif

                if( ( SX1276.Settings.FskPacketHandler.PreambleDetected == true ) && ( SX1276.Settings.FskPacketHandler.SyncWordDetected == false ) )
 80044fc:	4b4c      	ldr	r3, [pc, #304]	; (8004630 <SX1276OnDio2Irq+0x164>)
 80044fe:	222c      	movs	r2, #44	; 0x2c
 8004500:	5c9b      	ldrb	r3, [r3, r2]
 8004502:	2b01      	cmp	r3, #1
 8004504:	d161      	bne.n	80045ca <SX1276OnDio2Irq+0xfe>
 8004506:	4b4a      	ldr	r3, [pc, #296]	; (8004630 <SX1276OnDio2Irq+0x164>)
 8004508:	222d      	movs	r2, #45	; 0x2d
 800450a:	5c9b      	ldrb	r3, [r3, r2]
 800450c:	2b00      	cmp	r3, #0
 800450e:	d15c      	bne.n	80045ca <SX1276OnDio2Irq+0xfe>
                {
                    TimerStop( &RxTimeoutSyncWord );
 8004510:	4b48      	ldr	r3, [pc, #288]	; (8004634 <SX1276OnDio2Irq+0x168>)
 8004512:	0018      	movs	r0, r3
 8004514:	f005 f8b0 	bl	8009678 <TimerStop>

                    SX1276.Settings.FskPacketHandler.SyncWordDetected = true;
 8004518:	4b45      	ldr	r3, [pc, #276]	; (8004630 <SX1276OnDio2Irq+0x164>)
 800451a:	222d      	movs	r2, #45	; 0x2d
 800451c:	2101      	movs	r1, #1
 800451e:	5499      	strb	r1, [r3, r2]

                    SX1276.Settings.FskPacketHandler.RssiValue = -( SX1276Read( REG_RSSIVALUE ) >> 1 );
 8004520:	2011      	movs	r0, #17
 8004522:	f7ff fb59 	bl	8003bd8 <SX1276Read>
 8004526:	0003      	movs	r3, r0
 8004528:	085b      	lsrs	r3, r3, #1
 800452a:	b2db      	uxtb	r3, r3
 800452c:	425b      	negs	r3, r3
 800452e:	b2db      	uxtb	r3, r3
 8004530:	b259      	sxtb	r1, r3
 8004532:	4b3f      	ldr	r3, [pc, #252]	; (8004630 <SX1276OnDio2Irq+0x164>)
 8004534:	222e      	movs	r2, #46	; 0x2e
 8004536:	5499      	strb	r1, [r3, r2]

                    afcChannel = ( ( ( uint16_t )SX1276Read( REG_AFCMSB ) << 8 ) |
 8004538:	201b      	movs	r0, #27
 800453a:	f7ff fb4d 	bl	8003bd8 <SX1276Read>
 800453e:	0003      	movs	r3, r0
 8004540:	021c      	lsls	r4, r3, #8
                                     ( uint16_t )SX1276Read( REG_AFCLSB ) );
 8004542:	201c      	movs	r0, #28
 8004544:	f7ff fb48 	bl	8003bd8 <SX1276Read>
 8004548:	0003      	movs	r3, r0

                    SX1276.Settings.FskPacketHandler.SyncWordDetected = true;

                    SX1276.Settings.FskPacketHandler.RssiValue = -( SX1276Read( REG_RSSIVALUE ) >> 1 );

                    afcChannel = ( ( ( uint16_t )SX1276Read( REG_AFCMSB ) << 8 ) |
 800454a:	4323      	orrs	r3, r4
 800454c:	60fb      	str	r3, [r7, #12]
                                     ( uint16_t )SX1276Read( REG_AFCLSB ) );
                   
                    SX_CHANNEL_TO_FREQ( afcChannel, SX1276.Settings.FskPacketHandler.AfcValue);
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	0a1b      	lsrs	r3, r3, #8
 8004552:	60bb      	str	r3, [r7, #8]
 8004554:	68bb      	ldr	r3, [r7, #8]
 8004556:	021b      	lsls	r3, r3, #8
 8004558:	68fa      	ldr	r2, [r7, #12]
 800455a:	1ad3      	subs	r3, r2, r3
 800455c:	607b      	str	r3, [r7, #4]
 800455e:	68bb      	ldr	r3, [r7, #8]
 8004560:	4a35      	ldr	r2, [pc, #212]	; (8004638 <SX1276OnDio2Irq+0x16c>)
 8004562:	435a      	muls	r2, r3
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	4934      	ldr	r1, [pc, #208]	; (8004638 <SX1276OnDio2Irq+0x16c>)
 8004568:	434b      	muls	r3, r1
 800456a:	3380      	adds	r3, #128	; 0x80
 800456c:	0a1b      	lsrs	r3, r3, #8
 800456e:	18d3      	adds	r3, r2, r3
 8004570:	001a      	movs	r2, r3
 8004572:	4b2f      	ldr	r3, [pc, #188]	; (8004630 <SX1276OnDio2Irq+0x164>)
 8004574:	631a      	str	r2, [r3, #48]	; 0x30
                    
                    SX1276.Settings.FskPacketHandler.RxGain = ( SX1276Read( REG_LNA ) >> 5 ) & 0x07;
 8004576:	200c      	movs	r0, #12
 8004578:	f7ff fb2e 	bl	8003bd8 <SX1276Read>
 800457c:	0003      	movs	r3, r0
 800457e:	095b      	lsrs	r3, r3, #5
 8004580:	b2d9      	uxtb	r1, r3
 8004582:	4b2b      	ldr	r3, [pc, #172]	; (8004630 <SX1276OnDio2Irq+0x164>)
 8004584:	2234      	movs	r2, #52	; 0x34
 8004586:	5499      	strb	r1, [r3, r2]
                }
                break;
 8004588:	e01f      	b.n	80045ca <SX1276OnDio2Irq+0xfe>
            case MODEM_LORA:
                if( SX1276.Settings.LoRa.FreqHopOn == true )
 800458a:	4b29      	ldr	r3, [pc, #164]	; (8004630 <SX1276OnDio2Irq+0x164>)
 800458c:	224f      	movs	r2, #79	; 0x4f
 800458e:	5c9b      	ldrb	r3, [r3, r2]
 8004590:	2b00      	cmp	r3, #0
 8004592:	d01c      	beq.n	80045ce <SX1276OnDio2Irq+0x102>
                {
                    // Clear Irq
                    SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL );
 8004594:	2102      	movs	r1, #2
 8004596:	2012      	movs	r0, #18
 8004598:	f7ff fb0a 	bl	8003bb0 <SX1276Write>

                    if( ( RadioEvents != NULL ) && ( RadioEvents->FhssChangeChannel != NULL ) )
 800459c:	4b27      	ldr	r3, [pc, #156]	; (800463c <SX1276OnDio2Irq+0x170>)
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d014      	beq.n	80045ce <SX1276OnDio2Irq+0x102>
 80045a4:	4b25      	ldr	r3, [pc, #148]	; (800463c <SX1276OnDio2Irq+0x170>)
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	695b      	ldr	r3, [r3, #20]
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d00f      	beq.n	80045ce <SX1276OnDio2Irq+0x102>
                    {
                        RadioEvents->FhssChangeChannel( ( SX1276Read( REG_LR_HOPCHANNEL ) & RFLR_HOPCHANNEL_CHANNEL_MASK ) );
 80045ae:	4b23      	ldr	r3, [pc, #140]	; (800463c <SX1276OnDio2Irq+0x170>)
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	695c      	ldr	r4, [r3, #20]
 80045b4:	201c      	movs	r0, #28
 80045b6:	f7ff fb0f 	bl	8003bd8 <SX1276Read>
 80045ba:	0003      	movs	r3, r0
 80045bc:	001a      	movs	r2, r3
 80045be:	233f      	movs	r3, #63	; 0x3f
 80045c0:	4013      	ands	r3, r2
 80045c2:	b2db      	uxtb	r3, r3
 80045c4:	0018      	movs	r0, r3
 80045c6:	47a0      	blx	r4
                    }
                }
                break;
 80045c8:	e001      	b.n	80045ce <SX1276OnDio2Irq+0x102>
                   
                    SX_CHANNEL_TO_FREQ( afcChannel, SX1276.Settings.FskPacketHandler.AfcValue);
                    
                    SX1276.Settings.FskPacketHandler.RxGain = ( SX1276Read( REG_LNA ) >> 5 ) & 0x07;
                }
                break;
 80045ca:	46c0      	nop			; (mov r8, r8)
 80045cc:	e02c      	b.n	8004628 <SX1276OnDio2Irq+0x15c>
                    if( ( RadioEvents != NULL ) && ( RadioEvents->FhssChangeChannel != NULL ) )
                    {
                        RadioEvents->FhssChangeChannel( ( SX1276Read( REG_LR_HOPCHANNEL ) & RFLR_HOPCHANNEL_CHANNEL_MASK ) );
                    }
                }
                break;
 80045ce:	46c0      	nop			; (mov r8, r8)
            default:
                break;
            }
            break;
 80045d0:	e02a      	b.n	8004628 <SX1276OnDio2Irq+0x15c>
        case RF_TX_RUNNING:
            switch( SX1276.Settings.Modem )
 80045d2:	4b17      	ldr	r3, [pc, #92]	; (8004630 <SX1276OnDio2Irq+0x164>)
 80045d4:	795b      	ldrb	r3, [r3, #5]
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d022      	beq.n	8004620 <SX1276OnDio2Irq+0x154>
 80045da:	2b01      	cmp	r3, #1
 80045dc:	d000      	beq.n	80045e0 <SX1276OnDio2Irq+0x114>
                        RadioEvents->FhssChangeChannel( ( SX1276Read( REG_LR_HOPCHANNEL ) & RFLR_HOPCHANNEL_CHANNEL_MASK ) );
                    }
                }
                break;
            default:
                break;
 80045de:	e022      	b.n	8004626 <SX1276OnDio2Irq+0x15a>
            switch( SX1276.Settings.Modem )
            {
            case MODEM_FSK:
                break;
            case MODEM_LORA:
                if( SX1276.Settings.LoRa.FreqHopOn == true )
 80045e0:	4b13      	ldr	r3, [pc, #76]	; (8004630 <SX1276OnDio2Irq+0x164>)
 80045e2:	224f      	movs	r2, #79	; 0x4f
 80045e4:	5c9b      	ldrb	r3, [r3, r2]
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d01c      	beq.n	8004624 <SX1276OnDio2Irq+0x158>
                {
                    // Clear Irq
                    SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL );
 80045ea:	2102      	movs	r1, #2
 80045ec:	2012      	movs	r0, #18
 80045ee:	f7ff fadf 	bl	8003bb0 <SX1276Write>

                    if( ( RadioEvents != NULL ) && ( RadioEvents->FhssChangeChannel != NULL ) )
 80045f2:	4b12      	ldr	r3, [pc, #72]	; (800463c <SX1276OnDio2Irq+0x170>)
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d014      	beq.n	8004624 <SX1276OnDio2Irq+0x158>
 80045fa:	4b10      	ldr	r3, [pc, #64]	; (800463c <SX1276OnDio2Irq+0x170>)
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	695b      	ldr	r3, [r3, #20]
 8004600:	2b00      	cmp	r3, #0
 8004602:	d00f      	beq.n	8004624 <SX1276OnDio2Irq+0x158>
                    {
                        RadioEvents->FhssChangeChannel( ( SX1276Read( REG_LR_HOPCHANNEL ) & RFLR_HOPCHANNEL_CHANNEL_MASK ) );
 8004604:	4b0d      	ldr	r3, [pc, #52]	; (800463c <SX1276OnDio2Irq+0x170>)
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	695c      	ldr	r4, [r3, #20]
 800460a:	201c      	movs	r0, #28
 800460c:	f7ff fae4 	bl	8003bd8 <SX1276Read>
 8004610:	0003      	movs	r3, r0
 8004612:	001a      	movs	r2, r3
 8004614:	233f      	movs	r3, #63	; 0x3f
 8004616:	4013      	ands	r3, r2
 8004618:	b2db      	uxtb	r3, r3
 800461a:	0018      	movs	r0, r3
 800461c:	47a0      	blx	r4
                    }
                }
                break;
 800461e:	e001      	b.n	8004624 <SX1276OnDio2Irq+0x158>
            break;
        case RF_TX_RUNNING:
            switch( SX1276.Settings.Modem )
            {
            case MODEM_FSK:
                break;
 8004620:	46c0      	nop			; (mov r8, r8)
 8004622:	e000      	b.n	8004626 <SX1276OnDio2Irq+0x15a>
                    if( ( RadioEvents != NULL ) && ( RadioEvents->FhssChangeChannel != NULL ) )
                    {
                        RadioEvents->FhssChangeChannel( ( SX1276Read( REG_LR_HOPCHANNEL ) & RFLR_HOPCHANNEL_CHANNEL_MASK ) );
                    }
                }
                break;
 8004624:	46c0      	nop			; (mov r8, r8)
            default:
                break;
            }
            break;
 8004626:	46c0      	nop			; (mov r8, r8)
        default:
            break;
    }
}
 8004628:	46c0      	nop			; (mov r8, r8)
 800462a:	46bd      	mov	sp, r7
 800462c:	b005      	add	sp, #20
 800462e:	bd90      	pop	{r4, r7, pc}
 8004630:	2000058c 	.word	0x2000058c
 8004634:	20000578 	.word	0x20000578
 8004638:	00003d09 	.word	0x00003d09
 800463c:	200000fc 	.word	0x200000fc

08004640 <SX1276OnDio3Irq>:

void SX1276OnDio3Irq( void )
{
 8004640:	b580      	push	{r7, lr}
 8004642:	af00      	add	r7, sp, #0
    switch( SX1276.Settings.Modem )
 8004644:	4b1d      	ldr	r3, [pc, #116]	; (80046bc <SX1276OnDio3Irq+0x7c>)
 8004646:	795b      	ldrb	r3, [r3, #5]
 8004648:	2b00      	cmp	r3, #0
 800464a:	d030      	beq.n	80046ae <SX1276OnDio3Irq+0x6e>
 800464c:	2b01      	cmp	r3, #1
 800464e:	d000      	beq.n	8004652 <SX1276OnDio3Irq+0x12>
                RadioEvents->CadDone( false );
            }
        }
        break;
    default:
        break;
 8004650:	e030      	b.n	80046b4 <SX1276OnDio3Irq+0x74>
    switch( SX1276.Settings.Modem )
    {
    case MODEM_FSK:
        break;
    case MODEM_LORA:
        if( ( SX1276Read( REG_LR_IRQFLAGS ) & RFLR_IRQFLAGS_CADDETECTED ) == RFLR_IRQFLAGS_CADDETECTED )
 8004652:	2012      	movs	r0, #18
 8004654:	f7ff fac0 	bl	8003bd8 <SX1276Read>
 8004658:	0003      	movs	r3, r0
 800465a:	001a      	movs	r2, r3
 800465c:	2301      	movs	r3, #1
 800465e:	4013      	ands	r3, r2
 8004660:	d012      	beq.n	8004688 <SX1276OnDio3Irq+0x48>
        {
            // Clear Irq
            SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_CADDETECTED | RFLR_IRQFLAGS_CADDONE );
 8004662:	2105      	movs	r1, #5
 8004664:	2012      	movs	r0, #18
 8004666:	f7ff faa3 	bl	8003bb0 <SX1276Write>
            if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 800466a:	4b15      	ldr	r3, [pc, #84]	; (80046c0 <SX1276OnDio3Irq+0x80>)
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	2b00      	cmp	r3, #0
 8004670:	d01f      	beq.n	80046b2 <SX1276OnDio3Irq+0x72>
 8004672:	4b13      	ldr	r3, [pc, #76]	; (80046c0 <SX1276OnDio3Irq+0x80>)
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	699b      	ldr	r3, [r3, #24]
 8004678:	2b00      	cmp	r3, #0
 800467a:	d01a      	beq.n	80046b2 <SX1276OnDio3Irq+0x72>
            {
                RadioEvents->CadDone( true );
 800467c:	4b10      	ldr	r3, [pc, #64]	; (80046c0 <SX1276OnDio3Irq+0x80>)
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	699b      	ldr	r3, [r3, #24]
 8004682:	2001      	movs	r0, #1
 8004684:	4798      	blx	r3
            if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
            {
                RadioEvents->CadDone( false );
            }
        }
        break;
 8004686:	e014      	b.n	80046b2 <SX1276OnDio3Irq+0x72>
            }
        }
        else
        {
            // Clear Irq
            SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_CADDONE );
 8004688:	2104      	movs	r1, #4
 800468a:	2012      	movs	r0, #18
 800468c:	f7ff fa90 	bl	8003bb0 <SX1276Write>
            if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 8004690:	4b0b      	ldr	r3, [pc, #44]	; (80046c0 <SX1276OnDio3Irq+0x80>)
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	2b00      	cmp	r3, #0
 8004696:	d00c      	beq.n	80046b2 <SX1276OnDio3Irq+0x72>
 8004698:	4b09      	ldr	r3, [pc, #36]	; (80046c0 <SX1276OnDio3Irq+0x80>)
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	699b      	ldr	r3, [r3, #24]
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d007      	beq.n	80046b2 <SX1276OnDio3Irq+0x72>
            {
                RadioEvents->CadDone( false );
 80046a2:	4b07      	ldr	r3, [pc, #28]	; (80046c0 <SX1276OnDio3Irq+0x80>)
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	699b      	ldr	r3, [r3, #24]
 80046a8:	2000      	movs	r0, #0
 80046aa:	4798      	blx	r3
            }
        }
        break;
 80046ac:	e001      	b.n	80046b2 <SX1276OnDio3Irq+0x72>
void SX1276OnDio3Irq( void )
{
    switch( SX1276.Settings.Modem )
    {
    case MODEM_FSK:
        break;
 80046ae:	46c0      	nop			; (mov r8, r8)
 80046b0:	e000      	b.n	80046b4 <SX1276OnDio3Irq+0x74>
            if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
            {
                RadioEvents->CadDone( false );
            }
        }
        break;
 80046b2:	46c0      	nop			; (mov r8, r8)
    default:
        break;
    }
}
 80046b4:	46c0      	nop			; (mov r8, r8)
 80046b6:	46bd      	mov	sp, r7
 80046b8:	bd80      	pop	{r7, pc}
 80046ba:	46c0      	nop			; (mov r8, r8)
 80046bc:	2000058c 	.word	0x2000058c
 80046c0:	200000fc 	.word	0x200000fc

080046c4 <SX1276OnDio4Irq>:

void SX1276OnDio4Irq( void )
{
 80046c4:	b580      	push	{r7, lr}
 80046c6:	af00      	add	r7, sp, #0
    switch( SX1276.Settings.Modem )
 80046c8:	4b0b      	ldr	r3, [pc, #44]	; (80046f8 <SX1276OnDio4Irq+0x34>)
 80046ca:	795b      	ldrb	r3, [r3, #5]
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d002      	beq.n	80046d6 <SX1276OnDio4Irq+0x12>
 80046d0:	2b01      	cmp	r3, #1
 80046d2:	d00a      	beq.n	80046ea <SX1276OnDio4Irq+0x26>
        }
        break;
    case MODEM_LORA:
        break;
    default:
        break;
 80046d4:	e00c      	b.n	80046f0 <SX1276OnDio4Irq+0x2c>
{
    switch( SX1276.Settings.Modem )
    {
    case MODEM_FSK:
        {
            if( SX1276.Settings.FskPacketHandler.PreambleDetected == false )
 80046d6:	4b08      	ldr	r3, [pc, #32]	; (80046f8 <SX1276OnDio4Irq+0x34>)
 80046d8:	222c      	movs	r2, #44	; 0x2c
 80046da:	5c9b      	ldrb	r3, [r3, r2]
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d106      	bne.n	80046ee <SX1276OnDio4Irq+0x2a>
            {
                SX1276.Settings.FskPacketHandler.PreambleDetected = true;
 80046e0:	4b05      	ldr	r3, [pc, #20]	; (80046f8 <SX1276OnDio4Irq+0x34>)
 80046e2:	222c      	movs	r2, #44	; 0x2c
 80046e4:	2101      	movs	r1, #1
 80046e6:	5499      	strb	r1, [r3, r2]
            }
        }
        break;
 80046e8:	e001      	b.n	80046ee <SX1276OnDio4Irq+0x2a>
    case MODEM_LORA:
        break;
 80046ea:	46c0      	nop			; (mov r8, r8)
 80046ec:	e000      	b.n	80046f0 <SX1276OnDio4Irq+0x2c>
            if( SX1276.Settings.FskPacketHandler.PreambleDetected == false )
            {
                SX1276.Settings.FskPacketHandler.PreambleDetected = true;
            }
        }
        break;
 80046ee:	46c0      	nop			; (mov r8, r8)
    case MODEM_LORA:
        break;
    default:
        break;
    }
}
 80046f0:	46c0      	nop			; (mov r8, r8)
 80046f2:	46bd      	mov	sp, r7
 80046f4:	bd80      	pop	{r7, pc}
 80046f6:	46c0      	nop			; (mov r8, r8)
 80046f8:	2000058c 	.word	0x2000058c

080046fc <SX1276IoInit>:
  SX1276SetMaxPayloadLength
};


void SX1276IoInit( void )
{
 80046fc:	b580      	push	{r7, lr}
 80046fe:	b086      	sub	sp, #24
 8004700:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef initStruct={0};
 8004702:	1d3b      	adds	r3, r7, #4
 8004704:	0018      	movs	r0, r3
 8004706:	2314      	movs	r3, #20
 8004708:	001a      	movs	r2, r3
 800470a:	2100      	movs	r1, #0
 800470c:	f007 f8e1 	bl	800b8d2 <memset>
  
  initStruct.Mode =GPIO_MODE_IT_RISING;
 8004710:	1d3b      	adds	r3, r7, #4
 8004712:	4a19      	ldr	r2, [pc, #100]	; (8004778 <SX1276IoInit+0x7c>)
 8004714:	605a      	str	r2, [r3, #4]
  initStruct.Pull = GPIO_PULLUP;
 8004716:	1d3b      	adds	r3, r7, #4
 8004718:	2201      	movs	r2, #1
 800471a:	609a      	str	r2, [r3, #8]
  initStruct.Speed = GPIO_SPEED_HIGH;
 800471c:	1d3b      	adds	r3, r7, #4
 800471e:	2203      	movs	r2, #3
 8004720:	60da      	str	r2, [r3, #12]

  HW_GPIO_Init( RADIO_DIO_0_PORT, RADIO_DIO_0_PIN, &initStruct );
 8004722:	1d3b      	adds	r3, r7, #4
 8004724:	4815      	ldr	r0, [pc, #84]	; (800477c <SX1276IoInit+0x80>)
 8004726:	001a      	movs	r2, r3
 8004728:	2110      	movs	r1, #16
 800472a:	f005 f95b 	bl	80099e4 <HW_GPIO_Init>
  HW_GPIO_Init( RADIO_DIO_1_PORT, RADIO_DIO_1_PIN, &initStruct );
 800472e:	1d3b      	adds	r3, r7, #4
 8004730:	4812      	ldr	r0, [pc, #72]	; (800477c <SX1276IoInit+0x80>)
 8004732:	001a      	movs	r2, r3
 8004734:	2102      	movs	r1, #2
 8004736:	f005 f955 	bl	80099e4 <HW_GPIO_Init>
  HW_GPIO_Init( RADIO_DIO_2_PORT, RADIO_DIO_2_PIN, &initStruct );
 800473a:	1d3b      	adds	r3, r7, #4
 800473c:	480f      	ldr	r0, [pc, #60]	; (800477c <SX1276IoInit+0x80>)
 800473e:	001a      	movs	r2, r3
 8004740:	2101      	movs	r1, #1
 8004742:	f005 f94f 	bl	80099e4 <HW_GPIO_Init>
  HW_GPIO_Init( RADIO_DIO_3_PORT, RADIO_DIO_3_PIN, &initStruct );
 8004746:	1d3a      	adds	r2, r7, #4
 8004748:	2380      	movs	r3, #128	; 0x80
 800474a:	019b      	lsls	r3, r3, #6
 800474c:	480c      	ldr	r0, [pc, #48]	; (8004780 <SX1276IoInit+0x84>)
 800474e:	0019      	movs	r1, r3
 8004750:	f005 f948 	bl	80099e4 <HW_GPIO_Init>
  
  initStruct.Mode =GPIO_MODE_OUTPUT_PP;
 8004754:	1d3b      	adds	r3, r7, #4
 8004756:	2201      	movs	r2, #1
 8004758:	605a      	str	r2, [r3, #4]
  initStruct.Pull = GPIO_NOPULL;  
 800475a:	1d3b      	adds	r3, r7, #4
 800475c:	2200      	movs	r2, #0
 800475e:	609a      	str	r2, [r3, #8]
  HW_GPIO_Init( RADIO_TCXO_VCC_PORT, RADIO_TCXO_VCC_PIN, &initStruct );
 8004760:	1d3a      	adds	r2, r7, #4
 8004762:	2380      	movs	r3, #128	; 0x80
 8004764:	0159      	lsls	r1, r3, #5
 8004766:	23a0      	movs	r3, #160	; 0xa0
 8004768:	05db      	lsls	r3, r3, #23
 800476a:	0018      	movs	r0, r3
 800476c:	f005 f93a 	bl	80099e4 <HW_GPIO_Init>
}
 8004770:	46c0      	nop			; (mov r8, r8)
 8004772:	46bd      	mov	sp, r7
 8004774:	b006      	add	sp, #24
 8004776:	bd80      	pop	{r7, pc}
 8004778:	10110000 	.word	0x10110000
 800477c:	50000400 	.word	0x50000400
 8004780:	50000800 	.word	0x50000800

08004784 <SX1276IoIrqInit>:

void SX1276IoIrqInit( DioIrqHandler **irqHandlers )
{
 8004784:	b580      	push	{r7, lr}
 8004786:	b082      	sub	sp, #8
 8004788:	af00      	add	r7, sp, #0
 800478a:	6078      	str	r0, [r7, #4]
  HW_GPIO_SetIrq( RADIO_DIO_0_PORT, RADIO_DIO_0_PIN, IRQ_HIGH_PRIORITY, irqHandlers[0] );
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	4811      	ldr	r0, [pc, #68]	; (80047d8 <SX1276IoIrqInit+0x54>)
 8004792:	2200      	movs	r2, #0
 8004794:	2110      	movs	r1, #16
 8004796:	f005 f999 	bl	8009acc <HW_GPIO_SetIrq>
  HW_GPIO_SetIrq( RADIO_DIO_1_PORT, RADIO_DIO_1_PIN, IRQ_HIGH_PRIORITY, irqHandlers[1] );
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	3304      	adds	r3, #4
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	480d      	ldr	r0, [pc, #52]	; (80047d8 <SX1276IoIrqInit+0x54>)
 80047a2:	2200      	movs	r2, #0
 80047a4:	2102      	movs	r1, #2
 80047a6:	f005 f991 	bl	8009acc <HW_GPIO_SetIrq>
  HW_GPIO_SetIrq( RADIO_DIO_2_PORT, RADIO_DIO_2_PIN, IRQ_HIGH_PRIORITY, irqHandlers[2] );
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	3308      	adds	r3, #8
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	4809      	ldr	r0, [pc, #36]	; (80047d8 <SX1276IoIrqInit+0x54>)
 80047b2:	2200      	movs	r2, #0
 80047b4:	2101      	movs	r1, #1
 80047b6:	f005 f989 	bl	8009acc <HW_GPIO_SetIrq>
  HW_GPIO_SetIrq( RADIO_DIO_3_PORT, RADIO_DIO_3_PIN, IRQ_HIGH_PRIORITY, irqHandlers[3] );
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	330c      	adds	r3, #12
 80047be:	681a      	ldr	r2, [r3, #0]
 80047c0:	2380      	movs	r3, #128	; 0x80
 80047c2:	0199      	lsls	r1, r3, #6
 80047c4:	4805      	ldr	r0, [pc, #20]	; (80047dc <SX1276IoIrqInit+0x58>)
 80047c6:	0013      	movs	r3, r2
 80047c8:	2200      	movs	r2, #0
 80047ca:	f005 f97f 	bl	8009acc <HW_GPIO_SetIrq>
}
 80047ce:	46c0      	nop			; (mov r8, r8)
 80047d0:	46bd      	mov	sp, r7
 80047d2:	b002      	add	sp, #8
 80047d4:	bd80      	pop	{r7, pc}
 80047d6:	46c0      	nop			; (mov r8, r8)
 80047d8:	50000400 	.word	0x50000400
 80047dc:	50000800 	.word	0x50000800

080047e0 <SX1276IoDeInit>:


void SX1276IoDeInit( void )
{
 80047e0:	b580      	push	{r7, lr}
 80047e2:	b086      	sub	sp, #24
 80047e4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef initStruct={0};
 80047e6:	1d3b      	adds	r3, r7, #4
 80047e8:	0018      	movs	r0, r3
 80047ea:	2314      	movs	r3, #20
 80047ec:	001a      	movs	r2, r3
 80047ee:	2100      	movs	r1, #0
 80047f0:	f007 f86f 	bl	800b8d2 <memset>

  initStruct.Mode = GPIO_MODE_IT_RISING ; //GPIO_MODE_ANALOG;
 80047f4:	1d3b      	adds	r3, r7, #4
 80047f6:	4a11      	ldr	r2, [pc, #68]	; (800483c <SX1276IoDeInit+0x5c>)
 80047f8:	605a      	str	r2, [r3, #4]
  initStruct.Pull = GPIO_PULLDOWN;
 80047fa:	1d3b      	adds	r3, r7, #4
 80047fc:	2202      	movs	r2, #2
 80047fe:	609a      	str	r2, [r3, #8]
  
  HW_GPIO_Init( RADIO_DIO_0_PORT, RADIO_DIO_0_PIN, &initStruct );
 8004800:	1d3b      	adds	r3, r7, #4
 8004802:	480f      	ldr	r0, [pc, #60]	; (8004840 <SX1276IoDeInit+0x60>)
 8004804:	001a      	movs	r2, r3
 8004806:	2110      	movs	r1, #16
 8004808:	f005 f8ec 	bl	80099e4 <HW_GPIO_Init>
  HW_GPIO_Init( RADIO_DIO_1_PORT, RADIO_DIO_1_PIN, &initStruct );
 800480c:	1d3b      	adds	r3, r7, #4
 800480e:	480c      	ldr	r0, [pc, #48]	; (8004840 <SX1276IoDeInit+0x60>)
 8004810:	001a      	movs	r2, r3
 8004812:	2102      	movs	r1, #2
 8004814:	f005 f8e6 	bl	80099e4 <HW_GPIO_Init>
  HW_GPIO_Init( RADIO_DIO_2_PORT, RADIO_DIO_2_PIN, &initStruct );
 8004818:	1d3b      	adds	r3, r7, #4
 800481a:	4809      	ldr	r0, [pc, #36]	; (8004840 <SX1276IoDeInit+0x60>)
 800481c:	001a      	movs	r2, r3
 800481e:	2101      	movs	r1, #1
 8004820:	f005 f8e0 	bl	80099e4 <HW_GPIO_Init>
  HW_GPIO_Init( RADIO_DIO_3_PORT, RADIO_DIO_3_PIN, &initStruct );
 8004824:	1d3a      	adds	r2, r7, #4
 8004826:	2380      	movs	r3, #128	; 0x80
 8004828:	019b      	lsls	r3, r3, #6
 800482a:	4806      	ldr	r0, [pc, #24]	; (8004844 <SX1276IoDeInit+0x64>)
 800482c:	0019      	movs	r1, r3
 800482e:	f005 f8d9 	bl	80099e4 <HW_GPIO_Init>
}
 8004832:	46c0      	nop			; (mov r8, r8)
 8004834:	46bd      	mov	sp, r7
 8004836:	b006      	add	sp, #24
 8004838:	bd80      	pop	{r7, pc}
 800483a:	46c0      	nop			; (mov r8, r8)
 800483c:	10110000 	.word	0x10110000
 8004840:	50000400 	.word	0x50000400
 8004844:	50000800 	.word	0x50000800

08004848 <SX1276SetRfTxPower>:

void SX1276SetRfTxPower( int8_t power )
{
 8004848:	b590      	push	{r4, r7, lr}
 800484a:	b085      	sub	sp, #20
 800484c:	af00      	add	r7, sp, #0
 800484e:	0002      	movs	r2, r0
 8004850:	1dfb      	adds	r3, r7, #7
 8004852:	701a      	strb	r2, [r3, #0]
    uint8_t paConfig = 0;
 8004854:	230f      	movs	r3, #15
 8004856:	18fb      	adds	r3, r7, r3
 8004858:	2200      	movs	r2, #0
 800485a:	701a      	strb	r2, [r3, #0]
    uint8_t paDac = 0;
 800485c:	230e      	movs	r3, #14
 800485e:	18fb      	adds	r3, r7, r3
 8004860:	2200      	movs	r2, #0
 8004862:	701a      	strb	r2, [r3, #0]

    paConfig = SX1276Read( REG_PACONFIG );
 8004864:	230f      	movs	r3, #15
 8004866:	18fc      	adds	r4, r7, r3
 8004868:	2009      	movs	r0, #9
 800486a:	f7ff f9b5 	bl	8003bd8 <SX1276Read>
 800486e:	0003      	movs	r3, r0
 8004870:	7023      	strb	r3, [r4, #0]
    paDac = SX1276Read( REG_PADAC );
 8004872:	230e      	movs	r3, #14
 8004874:	18fc      	adds	r4, r7, r3
 8004876:	204d      	movs	r0, #77	; 0x4d
 8004878:	f7ff f9ae 	bl	8003bd8 <SX1276Read>
 800487c:	0003      	movs	r3, r0
 800487e:	7023      	strb	r3, [r4, #0]

    paConfig = ( paConfig & RF_PACONFIG_PASELECT_MASK ) | SX1276GetPaSelect( SX1276.Settings.Channel );
 8004880:	230f      	movs	r3, #15
 8004882:	18fb      	adds	r3, r7, r3
 8004884:	781b      	ldrb	r3, [r3, #0]
 8004886:	b25b      	sxtb	r3, r3
 8004888:	227f      	movs	r2, #127	; 0x7f
 800488a:	4013      	ands	r3, r2
 800488c:	b25c      	sxtb	r4, r3
 800488e:	4b5e      	ldr	r3, [pc, #376]	; (8004a08 <SX1276SetRfTxPower+0x1c0>)
 8004890:	689b      	ldr	r3, [r3, #8]
 8004892:	0018      	movs	r0, r3
 8004894:	f000 f8ba 	bl	8004a0c <SX1276GetPaSelect>
 8004898:	0003      	movs	r3, r0
 800489a:	b25b      	sxtb	r3, r3
 800489c:	4323      	orrs	r3, r4
 800489e:	b25a      	sxtb	r2, r3
 80048a0:	230f      	movs	r3, #15
 80048a2:	18fb      	adds	r3, r7, r3
 80048a4:	701a      	strb	r2, [r3, #0]
    paConfig = ( paConfig & RF_PACONFIG_MAX_POWER_MASK ) | 0x70;
 80048a6:	230f      	movs	r3, #15
 80048a8:	18fb      	adds	r3, r7, r3
 80048aa:	220f      	movs	r2, #15
 80048ac:	18ba      	adds	r2, r7, r2
 80048ae:	7812      	ldrb	r2, [r2, #0]
 80048b0:	2170      	movs	r1, #112	; 0x70
 80048b2:	430a      	orrs	r2, r1
 80048b4:	701a      	strb	r2, [r3, #0]

    if( ( paConfig & RF_PACONFIG_PASELECT_PABOOST ) == RF_PACONFIG_PASELECT_PABOOST )
 80048b6:	230f      	movs	r3, #15
 80048b8:	18fb      	adds	r3, r7, r3
 80048ba:	781b      	ldrb	r3, [r3, #0]
 80048bc:	b25b      	sxtb	r3, r3
 80048be:	2b00      	cmp	r3, #0
 80048c0:	da6b      	bge.n	800499a <SX1276SetRfTxPower+0x152>
    {
        if( power > 17 )
 80048c2:	1dfb      	adds	r3, r7, #7
 80048c4:	781b      	ldrb	r3, [r3, #0]
 80048c6:	b25b      	sxtb	r3, r3
 80048c8:	2b11      	cmp	r3, #17
 80048ca:	dd08      	ble.n	80048de <SX1276SetRfTxPower+0x96>
        {
            paDac = ( paDac & RF_PADAC_20DBM_MASK ) | RF_PADAC_20DBM_ON;
 80048cc:	230e      	movs	r3, #14
 80048ce:	18fb      	adds	r3, r7, r3
 80048d0:	220e      	movs	r2, #14
 80048d2:	18ba      	adds	r2, r7, r2
 80048d4:	7812      	ldrb	r2, [r2, #0]
 80048d6:	2107      	movs	r1, #7
 80048d8:	430a      	orrs	r2, r1
 80048da:	701a      	strb	r2, [r3, #0]
 80048dc:	e00c      	b.n	80048f8 <SX1276SetRfTxPower+0xb0>
        }
        else
        {
            paDac = ( paDac & RF_PADAC_20DBM_MASK ) | RF_PADAC_20DBM_OFF;
 80048de:	230e      	movs	r3, #14
 80048e0:	18fb      	adds	r3, r7, r3
 80048e2:	781b      	ldrb	r3, [r3, #0]
 80048e4:	b25b      	sxtb	r3, r3
 80048e6:	2207      	movs	r2, #7
 80048e8:	4393      	bics	r3, r2
 80048ea:	b25b      	sxtb	r3, r3
 80048ec:	2204      	movs	r2, #4
 80048ee:	4313      	orrs	r3, r2
 80048f0:	b25a      	sxtb	r2, r3
 80048f2:	230e      	movs	r3, #14
 80048f4:	18fb      	adds	r3, r7, r3
 80048f6:	701a      	strb	r2, [r3, #0]
        }
        if( ( paDac & RF_PADAC_20DBM_ON ) == RF_PADAC_20DBM_ON )
 80048f8:	230e      	movs	r3, #14
 80048fa:	18fb      	adds	r3, r7, r3
 80048fc:	781b      	ldrb	r3, [r3, #0]
 80048fe:	2207      	movs	r2, #7
 8004900:	4013      	ands	r3, r2
 8004902:	2b07      	cmp	r3, #7
 8004904:	d124      	bne.n	8004950 <SX1276SetRfTxPower+0x108>
        {
            if( power < 5 )
 8004906:	1dfb      	adds	r3, r7, #7
 8004908:	781b      	ldrb	r3, [r3, #0]
 800490a:	b25b      	sxtb	r3, r3
 800490c:	2b04      	cmp	r3, #4
 800490e:	dc02      	bgt.n	8004916 <SX1276SetRfTxPower+0xce>
            {
                power = 5;
 8004910:	1dfb      	adds	r3, r7, #7
 8004912:	2205      	movs	r2, #5
 8004914:	701a      	strb	r2, [r3, #0]
            }
            if( power > 20 )
 8004916:	1dfb      	adds	r3, r7, #7
 8004918:	781b      	ldrb	r3, [r3, #0]
 800491a:	b25b      	sxtb	r3, r3
 800491c:	2b14      	cmp	r3, #20
 800491e:	dd02      	ble.n	8004926 <SX1276SetRfTxPower+0xde>
            {
                power = 20;
 8004920:	1dfb      	adds	r3, r7, #7
 8004922:	2214      	movs	r2, #20
 8004924:	701a      	strb	r2, [r3, #0]
            }
            paConfig = ( paConfig & RF_PACONFIG_OUTPUTPOWER_MASK ) | ( uint8_t )( ( uint16_t )( power - 5 ) & 0x0F );
 8004926:	230f      	movs	r3, #15
 8004928:	18fb      	adds	r3, r7, r3
 800492a:	781b      	ldrb	r3, [r3, #0]
 800492c:	b25b      	sxtb	r3, r3
 800492e:	220f      	movs	r2, #15
 8004930:	4393      	bics	r3, r2
 8004932:	b25a      	sxtb	r2, r3
 8004934:	1dfb      	adds	r3, r7, #7
 8004936:	781b      	ldrb	r3, [r3, #0]
 8004938:	3b05      	subs	r3, #5
 800493a:	b2db      	uxtb	r3, r3
 800493c:	b25b      	sxtb	r3, r3
 800493e:	210f      	movs	r1, #15
 8004940:	400b      	ands	r3, r1
 8004942:	b25b      	sxtb	r3, r3
 8004944:	4313      	orrs	r3, r2
 8004946:	b25a      	sxtb	r2, r3
 8004948:	230f      	movs	r3, #15
 800494a:	18fb      	adds	r3, r7, r3
 800494c:	701a      	strb	r2, [r3, #0]
 800494e:	e048      	b.n	80049e2 <SX1276SetRfTxPower+0x19a>
        }
        else
        {
            if( power < 2 )
 8004950:	1dfb      	adds	r3, r7, #7
 8004952:	781b      	ldrb	r3, [r3, #0]
 8004954:	b25b      	sxtb	r3, r3
 8004956:	2b01      	cmp	r3, #1
 8004958:	dc02      	bgt.n	8004960 <SX1276SetRfTxPower+0x118>
            {
                power = 2;
 800495a:	1dfb      	adds	r3, r7, #7
 800495c:	2202      	movs	r2, #2
 800495e:	701a      	strb	r2, [r3, #0]
            }
            if( power > 17 )
 8004960:	1dfb      	adds	r3, r7, #7
 8004962:	781b      	ldrb	r3, [r3, #0]
 8004964:	b25b      	sxtb	r3, r3
 8004966:	2b11      	cmp	r3, #17
 8004968:	dd02      	ble.n	8004970 <SX1276SetRfTxPower+0x128>
            {
                power = 17;
 800496a:	1dfb      	adds	r3, r7, #7
 800496c:	2211      	movs	r2, #17
 800496e:	701a      	strb	r2, [r3, #0]
            }
            paConfig = ( paConfig & RF_PACONFIG_OUTPUTPOWER_MASK ) | ( uint8_t )( ( uint16_t )( power - 2 ) & 0x0F );
 8004970:	230f      	movs	r3, #15
 8004972:	18fb      	adds	r3, r7, r3
 8004974:	781b      	ldrb	r3, [r3, #0]
 8004976:	b25b      	sxtb	r3, r3
 8004978:	220f      	movs	r2, #15
 800497a:	4393      	bics	r3, r2
 800497c:	b25a      	sxtb	r2, r3
 800497e:	1dfb      	adds	r3, r7, #7
 8004980:	781b      	ldrb	r3, [r3, #0]
 8004982:	3b02      	subs	r3, #2
 8004984:	b2db      	uxtb	r3, r3
 8004986:	b25b      	sxtb	r3, r3
 8004988:	210f      	movs	r1, #15
 800498a:	400b      	ands	r3, r1
 800498c:	b25b      	sxtb	r3, r3
 800498e:	4313      	orrs	r3, r2
 8004990:	b25a      	sxtb	r2, r3
 8004992:	230f      	movs	r3, #15
 8004994:	18fb      	adds	r3, r7, r3
 8004996:	701a      	strb	r2, [r3, #0]
 8004998:	e023      	b.n	80049e2 <SX1276SetRfTxPower+0x19a>
        }
    }
    else
    {
        if( power < -1 )
 800499a:	1dfb      	adds	r3, r7, #7
 800499c:	781b      	ldrb	r3, [r3, #0]
 800499e:	b25b      	sxtb	r3, r3
 80049a0:	3301      	adds	r3, #1
 80049a2:	da02      	bge.n	80049aa <SX1276SetRfTxPower+0x162>
        {
            power = -1;
 80049a4:	1dfb      	adds	r3, r7, #7
 80049a6:	22ff      	movs	r2, #255	; 0xff
 80049a8:	701a      	strb	r2, [r3, #0]
        }
        if( power > 14 )
 80049aa:	1dfb      	adds	r3, r7, #7
 80049ac:	781b      	ldrb	r3, [r3, #0]
 80049ae:	b25b      	sxtb	r3, r3
 80049b0:	2b0e      	cmp	r3, #14
 80049b2:	dd02      	ble.n	80049ba <SX1276SetRfTxPower+0x172>
        {
            power = 14;
 80049b4:	1dfb      	adds	r3, r7, #7
 80049b6:	220e      	movs	r2, #14
 80049b8:	701a      	strb	r2, [r3, #0]
        }
        paConfig = ( paConfig & RF_PACONFIG_OUTPUTPOWER_MASK ) | ( uint8_t )( ( uint16_t )( power + 1 ) & 0x0F );
 80049ba:	230f      	movs	r3, #15
 80049bc:	18fb      	adds	r3, r7, r3
 80049be:	781b      	ldrb	r3, [r3, #0]
 80049c0:	b25b      	sxtb	r3, r3
 80049c2:	220f      	movs	r2, #15
 80049c4:	4393      	bics	r3, r2
 80049c6:	b25a      	sxtb	r2, r3
 80049c8:	1dfb      	adds	r3, r7, #7
 80049ca:	781b      	ldrb	r3, [r3, #0]
 80049cc:	3301      	adds	r3, #1
 80049ce:	b2db      	uxtb	r3, r3
 80049d0:	b25b      	sxtb	r3, r3
 80049d2:	210f      	movs	r1, #15
 80049d4:	400b      	ands	r3, r1
 80049d6:	b25b      	sxtb	r3, r3
 80049d8:	4313      	orrs	r3, r2
 80049da:	b25a      	sxtb	r2, r3
 80049dc:	230f      	movs	r3, #15
 80049de:	18fb      	adds	r3, r7, r3
 80049e0:	701a      	strb	r2, [r3, #0]
    }
    SX1276Write( REG_PACONFIG, paConfig );
 80049e2:	230f      	movs	r3, #15
 80049e4:	18fb      	adds	r3, r7, r3
 80049e6:	781b      	ldrb	r3, [r3, #0]
 80049e8:	0019      	movs	r1, r3
 80049ea:	2009      	movs	r0, #9
 80049ec:	f7ff f8e0 	bl	8003bb0 <SX1276Write>
    SX1276Write( REG_PADAC, paDac );
 80049f0:	230e      	movs	r3, #14
 80049f2:	18fb      	adds	r3, r7, r3
 80049f4:	781b      	ldrb	r3, [r3, #0]
 80049f6:	0019      	movs	r1, r3
 80049f8:	204d      	movs	r0, #77	; 0x4d
 80049fa:	f7ff f8d9 	bl	8003bb0 <SX1276Write>
}
 80049fe:	46c0      	nop			; (mov r8, r8)
 8004a00:	46bd      	mov	sp, r7
 8004a02:	b005      	add	sp, #20
 8004a04:	bd90      	pop	{r4, r7, pc}
 8004a06:	46c0      	nop			; (mov r8, r8)
 8004a08:	2000058c 	.word	0x2000058c

08004a0c <SX1276GetPaSelect>:
uint8_t SX1276GetPaSelect( uint32_t channel )
{
 8004a0c:	b580      	push	{r7, lr}
 8004a0e:	b082      	sub	sp, #8
 8004a10:	af00      	add	r7, sp, #0
 8004a12:	6078      	str	r0, [r7, #4]
    return RF_PACONFIG_PASELECT_RFO;
 8004a14:	2300      	movs	r3, #0
}
 8004a16:	0018      	movs	r0, r3
 8004a18:	46bd      	mov	sp, r7
 8004a1a:	b002      	add	sp, #8
 8004a1c:	bd80      	pop	{r7, pc}
 8004a1e:	46c0      	nop			; (mov r8, r8)

08004a20 <SX1276SetAntSwLowPower>:



void SX1276SetAntSwLowPower( bool status )
{
 8004a20:	b580      	push	{r7, lr}
 8004a22:	b082      	sub	sp, #8
 8004a24:	af00      	add	r7, sp, #0
 8004a26:	0002      	movs	r2, r0
 8004a28:	1dfb      	adds	r3, r7, #7
 8004a2a:	701a      	strb	r2, [r3, #0]
  if( RadioIsActive != status )
 8004a2c:	4b1b      	ldr	r3, [pc, #108]	; (8004a9c <SX1276SetAntSwLowPower+0x7c>)
 8004a2e:	781b      	ldrb	r3, [r3, #0]
 8004a30:	1dfa      	adds	r2, r7, #7
 8004a32:	7812      	ldrb	r2, [r2, #0]
 8004a34:	429a      	cmp	r2, r3
 8004a36:	d02d      	beq.n	8004a94 <SX1276SetAntSwLowPower+0x74>
  {
    RadioIsActive = status;
 8004a38:	4b18      	ldr	r3, [pc, #96]	; (8004a9c <SX1276SetAntSwLowPower+0x7c>)
 8004a3a:	1dfa      	adds	r2, r7, #7
 8004a3c:	7812      	ldrb	r2, [r2, #0]
 8004a3e:	701a      	strb	r2, [r3, #0]
    
    if( status == false )
 8004a40:	1dfb      	adds	r3, r7, #7
 8004a42:	781b      	ldrb	r3, [r3, #0]
 8004a44:	2201      	movs	r2, #1
 8004a46:	4053      	eors	r3, r2
 8004a48:	b2db      	uxtb	r3, r3
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d011      	beq.n	8004a72 <SX1276SetAntSwLowPower+0x52>
    {
      TimerStop( &TcxoStopTimer );
 8004a4e:	4b14      	ldr	r3, [pc, #80]	; (8004aa0 <SX1276SetAntSwLowPower+0x80>)
 8004a50:	0018      	movs	r0, r3
 8004a52:	f004 fe11 	bl	8009678 <TimerStop>
      
      MLM_TCXO_ON();  //TCXO ON
 8004a56:	2380      	movs	r3, #128	; 0x80
 8004a58:	0159      	lsls	r1, r3, #5
 8004a5a:	23a0      	movs	r3, #160	; 0xa0
 8004a5c:	05db      	lsls	r3, r3, #23
 8004a5e:	2201      	movs	r2, #1
 8004a60:	0018      	movs	r0, r3
 8004a62:	f005 f88b 	bl	8009b7c <HW_GPIO_Write>
      
      DelayMs( BOARD_WAKEUP_TIME ); //start up time of TCXO
 8004a66:	2003      	movs	r0, #3
 8004a68:	f004 fc84 	bl	8009374 <DelayMs>
      
      SX1276AntSwInit( );
 8004a6c:	f000 f81c 	bl	8004aa8 <SX1276AntSwInit>
      TimerSetValue( &TcxoStopTimer, TCXO_OFF_DELAY);
      
      TimerStart( &TcxoStopTimer );
    }
  }
}
 8004a70:	e010      	b.n	8004a94 <SX1276SetAntSwLowPower+0x74>
      
      SX1276AntSwInit( );
    }
    else 
    {
      SX1276AntSwDeInit( );
 8004a72:	f000 f859 	bl	8004b28 <SX1276AntSwDeInit>
      
      TimerInit( &TcxoStopTimer, OnTcxoStopTimerEvent );
 8004a76:	4a0b      	ldr	r2, [pc, #44]	; (8004aa4 <SX1276SetAntSwLowPower+0x84>)
 8004a78:	4b09      	ldr	r3, [pc, #36]	; (8004aa0 <SX1276SetAntSwLowPower+0x80>)
 8004a7a:	0011      	movs	r1, r2
 8004a7c:	0018      	movs	r0, r3
 8004a7e:	f004 fccd 	bl	800941c <TimerInit>
      
      TimerSetValue( &TcxoStopTimer, TCXO_OFF_DELAY);
 8004a82:	4b07      	ldr	r3, [pc, #28]	; (8004aa0 <SX1276SetAntSwLowPower+0x80>)
 8004a84:	2102      	movs	r1, #2
 8004a86:	0018      	movs	r0, r3
 8004a88:	f004 fe8a 	bl	80097a0 <TimerSetValue>
      
      TimerStart( &TcxoStopTimer );
 8004a8c:	4b04      	ldr	r3, [pc, #16]	; (8004aa0 <SX1276SetAntSwLowPower+0x80>)
 8004a8e:	0018      	movs	r0, r3
 8004a90:	f004 fcdc 	bl	800944c <TimerStart>
    }
  }
}
 8004a94:	46c0      	nop			; (mov r8, r8)
 8004a96:	46bd      	mov	sp, r7
 8004a98:	b002      	add	sp, #8
 8004a9a:	bd80      	pop	{r7, pc}
 8004a9c:	20000214 	.word	0x20000214
 8004aa0:	20000200 	.word	0x20000200
 8004aa4:	08004c21 	.word	0x08004c21

08004aa8 <SX1276AntSwInit>:

static void SX1276AntSwInit( void )
{
 8004aa8:	b580      	push	{r7, lr}
 8004aaa:	b086      	sub	sp, #24
 8004aac:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef initStruct={0};
 8004aae:	1d3b      	adds	r3, r7, #4
 8004ab0:	0018      	movs	r0, r3
 8004ab2:	2314      	movs	r3, #20
 8004ab4:	001a      	movs	r2, r3
 8004ab6:	2100      	movs	r1, #0
 8004ab8:	f006 ff0b 	bl	800b8d2 <memset>

  initStruct.Mode =GPIO_MODE_OUTPUT_PP;
 8004abc:	1d3b      	adds	r3, r7, #4
 8004abe:	2201      	movs	r2, #1
 8004ac0:	605a      	str	r2, [r3, #4]
  initStruct.Pull = GPIO_NOPULL; //GPIO_PULLUP;
 8004ac2:	1d3b      	adds	r3, r7, #4
 8004ac4:	2200      	movs	r2, #0
 8004ac6:	609a      	str	r2, [r3, #8]
  initStruct.Speed = GPIO_SPEED_HIGH;
 8004ac8:	1d3b      	adds	r3, r7, #4
 8004aca:	2203      	movs	r2, #3
 8004acc:	60da      	str	r2, [r3, #12]
  
  HW_GPIO_Init( RADIO_ANT_SWITCH_PORT_RX, RADIO_ANT_SWITCH_PIN_RX, &initStruct  ); 
 8004ace:	1d3a      	adds	r2, r7, #4
 8004ad0:	23a0      	movs	r3, #160	; 0xa0
 8004ad2:	05db      	lsls	r3, r3, #23
 8004ad4:	2102      	movs	r1, #2
 8004ad6:	0018      	movs	r0, r3
 8004ad8:	f004 ff84 	bl	80099e4 <HW_GPIO_Init>
  HW_GPIO_Write( RADIO_ANT_SWITCH_PORT_RX, RADIO_ANT_SWITCH_PIN_RX, 0);
 8004adc:	23a0      	movs	r3, #160	; 0xa0
 8004ade:	05db      	lsls	r3, r3, #23
 8004ae0:	2200      	movs	r2, #0
 8004ae2:	2102      	movs	r1, #2
 8004ae4:	0018      	movs	r0, r3
 8004ae6:	f005 f849 	bl	8009b7c <HW_GPIO_Write>
  
  HW_GPIO_Init( RADIO_ANT_SWITCH_PORT_TX_BOOST, RADIO_ANT_SWITCH_PIN_TX_BOOST, &initStruct  ); 
 8004aea:	1d3b      	adds	r3, r7, #4
 8004aec:	480d      	ldr	r0, [pc, #52]	; (8004b24 <SX1276AntSwInit+0x7c>)
 8004aee:	001a      	movs	r2, r3
 8004af0:	2102      	movs	r1, #2
 8004af2:	f004 ff77 	bl	80099e4 <HW_GPIO_Init>
  HW_GPIO_Write( RADIO_ANT_SWITCH_PORT_TX_BOOST, RADIO_ANT_SWITCH_PIN_TX_BOOST, 0);
 8004af6:	4b0b      	ldr	r3, [pc, #44]	; (8004b24 <SX1276AntSwInit+0x7c>)
 8004af8:	2200      	movs	r2, #0
 8004afa:	2102      	movs	r1, #2
 8004afc:	0018      	movs	r0, r3
 8004afe:	f005 f83d 	bl	8009b7c <HW_GPIO_Write>
  
  HW_GPIO_Init( RADIO_ANT_SWITCH_PORT_TX_RFO, RADIO_ANT_SWITCH_PIN_TX_RFO, &initStruct  ); 
 8004b02:	1d3b      	adds	r3, r7, #4
 8004b04:	4807      	ldr	r0, [pc, #28]	; (8004b24 <SX1276AntSwInit+0x7c>)
 8004b06:	001a      	movs	r2, r3
 8004b08:	2104      	movs	r1, #4
 8004b0a:	f004 ff6b 	bl	80099e4 <HW_GPIO_Init>
  HW_GPIO_Write( RADIO_ANT_SWITCH_PORT_TX_RFO, RADIO_ANT_SWITCH_PIN_TX_RFO, 0);
 8004b0e:	4b05      	ldr	r3, [pc, #20]	; (8004b24 <SX1276AntSwInit+0x7c>)
 8004b10:	2200      	movs	r2, #0
 8004b12:	2104      	movs	r1, #4
 8004b14:	0018      	movs	r0, r3
 8004b16:	f005 f831 	bl	8009b7c <HW_GPIO_Write>
}
 8004b1a:	46c0      	nop			; (mov r8, r8)
 8004b1c:	46bd      	mov	sp, r7
 8004b1e:	b006      	add	sp, #24
 8004b20:	bd80      	pop	{r7, pc}
 8004b22:	46c0      	nop			; (mov r8, r8)
 8004b24:	50000800 	.word	0x50000800

08004b28 <SX1276AntSwDeInit>:

static void SX1276AntSwDeInit( void )
{
 8004b28:	b580      	push	{r7, lr}
 8004b2a:	b086      	sub	sp, #24
 8004b2c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef initStruct={0};
 8004b2e:	1d3b      	adds	r3, r7, #4
 8004b30:	0018      	movs	r0, r3
 8004b32:	2314      	movs	r3, #20
 8004b34:	001a      	movs	r2, r3
 8004b36:	2100      	movs	r1, #0
 8004b38:	f006 fecb 	bl	800b8d2 <memset>

  initStruct.Mode = GPIO_MODE_ANALOG ;
 8004b3c:	1d3b      	adds	r3, r7, #4
 8004b3e:	2203      	movs	r2, #3
 8004b40:	605a      	str	r2, [r3, #4]
  
  initStruct.Pull = GPIO_NOPULL;
 8004b42:	1d3b      	adds	r3, r7, #4
 8004b44:	2200      	movs	r2, #0
 8004b46:	609a      	str	r2, [r3, #8]
  initStruct.Speed = GPIO_SPEED_HIGH;
 8004b48:	1d3b      	adds	r3, r7, #4
 8004b4a:	2203      	movs	r2, #3
 8004b4c:	60da      	str	r2, [r3, #12]

  HW_GPIO_Init( RADIO_ANT_SWITCH_PORT_RX, RADIO_ANT_SWITCH_PIN_RX, &initStruct  ); 
 8004b4e:	1d3a      	adds	r2, r7, #4
 8004b50:	23a0      	movs	r3, #160	; 0xa0
 8004b52:	05db      	lsls	r3, r3, #23
 8004b54:	2102      	movs	r1, #2
 8004b56:	0018      	movs	r0, r3
 8004b58:	f004 ff44 	bl	80099e4 <HW_GPIO_Init>
  HW_GPIO_Write( RADIO_ANT_SWITCH_PORT_RX, RADIO_ANT_SWITCH_PIN_RX, 0);
 8004b5c:	23a0      	movs	r3, #160	; 0xa0
 8004b5e:	05db      	lsls	r3, r3, #23
 8004b60:	2200      	movs	r2, #0
 8004b62:	2102      	movs	r1, #2
 8004b64:	0018      	movs	r0, r3
 8004b66:	f005 f809 	bl	8009b7c <HW_GPIO_Write>
  
  HW_GPIO_Init( RADIO_ANT_SWITCH_PORT_TX_BOOST, RADIO_ANT_SWITCH_PIN_TX_BOOST, &initStruct  ); 
 8004b6a:	1d3b      	adds	r3, r7, #4
 8004b6c:	480d      	ldr	r0, [pc, #52]	; (8004ba4 <SX1276AntSwDeInit+0x7c>)
 8004b6e:	001a      	movs	r2, r3
 8004b70:	2102      	movs	r1, #2
 8004b72:	f004 ff37 	bl	80099e4 <HW_GPIO_Init>
  HW_GPIO_Write( RADIO_ANT_SWITCH_PORT_TX_BOOST, RADIO_ANT_SWITCH_PIN_TX_BOOST, 0);
 8004b76:	4b0b      	ldr	r3, [pc, #44]	; (8004ba4 <SX1276AntSwDeInit+0x7c>)
 8004b78:	2200      	movs	r2, #0
 8004b7a:	2102      	movs	r1, #2
 8004b7c:	0018      	movs	r0, r3
 8004b7e:	f004 fffd 	bl	8009b7c <HW_GPIO_Write>
  
  HW_GPIO_Init( RADIO_ANT_SWITCH_PORT_TX_RFO, RADIO_ANT_SWITCH_PIN_TX_RFO, &initStruct  ); 
 8004b82:	1d3b      	adds	r3, r7, #4
 8004b84:	4807      	ldr	r0, [pc, #28]	; (8004ba4 <SX1276AntSwDeInit+0x7c>)
 8004b86:	001a      	movs	r2, r3
 8004b88:	2104      	movs	r1, #4
 8004b8a:	f004 ff2b 	bl	80099e4 <HW_GPIO_Init>
  HW_GPIO_Write( RADIO_ANT_SWITCH_PORT_TX_RFO, RADIO_ANT_SWITCH_PIN_TX_RFO, 0);
 8004b8e:	4b05      	ldr	r3, [pc, #20]	; (8004ba4 <SX1276AntSwDeInit+0x7c>)
 8004b90:	2200      	movs	r2, #0
 8004b92:	2104      	movs	r1, #4
 8004b94:	0018      	movs	r0, r3
 8004b96:	f004 fff1 	bl	8009b7c <HW_GPIO_Write>
}
 8004b9a:	46c0      	nop			; (mov r8, r8)
 8004b9c:	46bd      	mov	sp, r7
 8004b9e:	b006      	add	sp, #24
 8004ba0:	bd80      	pop	{r7, pc}
 8004ba2:	46c0      	nop			; (mov r8, r8)
 8004ba4:	50000800 	.word	0x50000800

08004ba8 <SX1276SetAntSw>:

void SX1276SetAntSw( uint8_t opMode )
{
 8004ba8:	b590      	push	{r4, r7, lr}
 8004baa:	b085      	sub	sp, #20
 8004bac:	af00      	add	r7, sp, #0
 8004bae:	0002      	movs	r2, r0
 8004bb0:	1dfb      	adds	r3, r7, #7
 8004bb2:	701a      	strb	r2, [r3, #0]
 uint8_t paConfig =  SX1276Read( REG_PACONFIG );
 8004bb4:	230f      	movs	r3, #15
 8004bb6:	18fc      	adds	r4, r7, r3
 8004bb8:	2009      	movs	r0, #9
 8004bba:	f7ff f80d 	bl	8003bd8 <SX1276Read>
 8004bbe:	0003      	movs	r3, r0
 8004bc0:	7023      	strb	r3, [r4, #0]
      switch( opMode )
 8004bc2:	1dfb      	adds	r3, r7, #7
 8004bc4:	781b      	ldrb	r3, [r3, #0]
 8004bc6:	2b03      	cmp	r3, #3
 8004bc8:	d116      	bne.n	8004bf8 <SX1276SetAntSw+0x50>
    {
    case RFLR_OPMODE_TRANSMITTER:
      if( ( paConfig & RF_PACONFIG_PASELECT_PABOOST ) == RF_PACONFIG_PASELECT_PABOOST )
 8004bca:	230f      	movs	r3, #15
 8004bcc:	18fb      	adds	r3, r7, r3
 8004bce:	781b      	ldrb	r3, [r3, #0]
 8004bd0:	b25b      	sxtb	r3, r3
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	da06      	bge.n	8004be4 <SX1276SetAntSw+0x3c>
      {
        HW_GPIO_Write( RADIO_ANT_SWITCH_PORT_TX_BOOST, RADIO_ANT_SWITCH_PIN_TX_BOOST, 1 );
 8004bd6:	4b10      	ldr	r3, [pc, #64]	; (8004c18 <SX1276SetAntSw+0x70>)
 8004bd8:	2201      	movs	r2, #1
 8004bda:	2102      	movs	r1, #2
 8004bdc:	0018      	movs	r0, r3
 8004bde:	f004 ffcd 	bl	8009b7c <HW_GPIO_Write>
 8004be2:	e005      	b.n	8004bf0 <SX1276SetAntSw+0x48>
      }
      else
      {
        HW_GPIO_Write( RADIO_ANT_SWITCH_PORT_TX_RFO, RADIO_ANT_SWITCH_PIN_TX_RFO, 1 );
 8004be4:	4b0c      	ldr	r3, [pc, #48]	; (8004c18 <SX1276SetAntSw+0x70>)
 8004be6:	2201      	movs	r2, #1
 8004be8:	2104      	movs	r1, #4
 8004bea:	0018      	movs	r0, r3
 8004bec:	f004 ffc6 	bl	8009b7c <HW_GPIO_Write>
      }
      SX1276.RxTx = 1;
 8004bf0:	4b0a      	ldr	r3, [pc, #40]	; (8004c1c <SX1276SetAntSw+0x74>)
 8004bf2:	2201      	movs	r2, #1
 8004bf4:	701a      	strb	r2, [r3, #0]
	  break;
 8004bf6:	e00a      	b.n	8004c0e <SX1276SetAntSw+0x66>
    case RFLR_OPMODE_RECEIVER:
    case RFLR_OPMODE_RECEIVER_SINGLE:
    case RFLR_OPMODE_CAD:
    default:
    	SX1276.RxTx = 0;
 8004bf8:	4b08      	ldr	r3, [pc, #32]	; (8004c1c <SX1276SetAntSw+0x74>)
 8004bfa:	2200      	movs	r2, #0
 8004bfc:	701a      	strb	r2, [r3, #0]
        HW_GPIO_Write( RADIO_ANT_SWITCH_PORT_RX, RADIO_ANT_SWITCH_PIN_RX, 1 );
 8004bfe:	23a0      	movs	r3, #160	; 0xa0
 8004c00:	05db      	lsls	r3, r3, #23
 8004c02:	2201      	movs	r2, #1
 8004c04:	2102      	movs	r1, #2
 8004c06:	0018      	movs	r0, r3
 8004c08:	f004 ffb8 	bl	8009b7c <HW_GPIO_Write>
        break;
 8004c0c:	46c0      	nop			; (mov r8, r8)
    }
  
}
 8004c0e:	46c0      	nop			; (mov r8, r8)
 8004c10:	46bd      	mov	sp, r7
 8004c12:	b005      	add	sp, #20
 8004c14:	bd90      	pop	{r4, r7, pc}
 8004c16:	46c0      	nop			; (mov r8, r8)
 8004c18:	50000800 	.word	0x50000800
 8004c1c:	2000058c 	.word	0x2000058c

08004c20 <OnTcxoStopTimerEvent>:

static void OnTcxoStopTimerEvent( void )
{
 8004c20:	b580      	push	{r7, lr}
 8004c22:	af00      	add	r7, sp, #0
  TimerStop( &TcxoStopTimer );
 8004c24:	4b07      	ldr	r3, [pc, #28]	; (8004c44 <OnTcxoStopTimerEvent+0x24>)
 8004c26:	0018      	movs	r0, r3
 8004c28:	f004 fd26 	bl	8009678 <TimerStop>

  MLM_TCXO_OFF();  //TCXO OFF
 8004c2c:	2380      	movs	r3, #128	; 0x80
 8004c2e:	0159      	lsls	r1, r3, #5
 8004c30:	23a0      	movs	r3, #160	; 0xa0
 8004c32:	05db      	lsls	r3, r3, #23
 8004c34:	2200      	movs	r2, #0
 8004c36:	0018      	movs	r0, r3
 8004c38:	f004 ffa0 	bl	8009b7c <HW_GPIO_Write>
}
 8004c3c:	46c0      	nop			; (mov r8, r8)
 8004c3e:	46bd      	mov	sp, r7
 8004c40:	bd80      	pop	{r7, pc}
 8004c42:	46c0      	nop			; (mov r8, r8)
 8004c44:	20000200 	.word	0x20000200

08004c48 <SX1276CheckRfFrequency>:



bool SX1276CheckRfFrequency( uint32_t frequency )
{
 8004c48:	b580      	push	{r7, lr}
 8004c4a:	b082      	sub	sp, #8
 8004c4c:	af00      	add	r7, sp, #0
 8004c4e:	6078      	str	r0, [r7, #4]
    // Implement check. Currently all frequencies are supported
    return true;
 8004c50:	2301      	movs	r3, #1
}
 8004c52:	0018      	movs	r0, r3
 8004c54:	46bd      	mov	sp, r7
 8004c56:	b002      	add	sp, #8
 8004c58:	bd80      	pop	{r7, pc}
 8004c5a:	46c0      	nop			; (mov r8, r8)

08004c5c <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004c5c:	b580      	push	{r7, lr}
 8004c5e:	af00      	add	r7, sp, #0
#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
#endif /* PREREAD_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004c60:	4b07      	ldr	r3, [pc, #28]	; (8004c80 <HAL_Init+0x24>)
 8004c62:	4a07      	ldr	r2, [pc, #28]	; (8004c80 <HAL_Init+0x24>)
 8004c64:	6812      	ldr	r2, [r2, #0]
 8004c66:	2102      	movs	r1, #2
 8004c68:	430a      	orrs	r2, r1
 8004c6a:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is MSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8004c6c:	2003      	movs	r0, #3
 8004c6e:	f005 fff9 	bl	800ac64 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004c72:	f006 f80d 	bl	800ac90 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004c76:	2300      	movs	r3, #0
}
 8004c78:	0018      	movs	r0, r3
 8004c7a:	46bd      	mov	sp, r7
 8004c7c:	bd80      	pop	{r7, pc}
 8004c7e:	46c0      	nop			; (mov r8, r8)
 8004c80:	40022000 	.word	0x40022000

08004c84 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004c84:	b580      	push	{r7, lr}
 8004c86:	af00      	add	r7, sp, #0
  uwTick++;
 8004c88:	4b03      	ldr	r3, [pc, #12]	; (8004c98 <HAL_IncTick+0x14>)
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	1c5a      	adds	r2, r3, #1
 8004c8e:	4b02      	ldr	r3, [pc, #8]	; (8004c98 <HAL_IncTick+0x14>)
 8004c90:	601a      	str	r2, [r3, #0]
}
 8004c92:	46c0      	nop			; (mov r8, r8)
 8004c94:	46bd      	mov	sp, r7
 8004c96:	bd80      	pop	{r7, pc}
 8004c98:	20000600 	.word	0x20000600

08004c9c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004c9c:	b580      	push	{r7, lr}
 8004c9e:	af00      	add	r7, sp, #0
  return uwTick;
 8004ca0:	4b02      	ldr	r3, [pc, #8]	; (8004cac <HAL_GetTick+0x10>)
 8004ca2:	681b      	ldr	r3, [r3, #0]
}
 8004ca4:	0018      	movs	r0, r3
 8004ca6:	46bd      	mov	sp, r7
 8004ca8:	bd80      	pop	{r7, pc}
 8004caa:	46c0      	nop			; (mov r8, r8)
 8004cac:	20000600 	.word	0x20000600

08004cb0 <HAL_DBGMCU_DisableDBGSleepMode>:
/**
  * @brief  Disables the Debug Module during SLEEP mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGSleepMode(void)
{
 8004cb0:	b580      	push	{r7, lr}
 8004cb2:	af00      	add	r7, sp, #0
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 8004cb4:	4b04      	ldr	r3, [pc, #16]	; (8004cc8 <HAL_DBGMCU_DisableDBGSleepMode+0x18>)
 8004cb6:	4a04      	ldr	r2, [pc, #16]	; (8004cc8 <HAL_DBGMCU_DisableDBGSleepMode+0x18>)
 8004cb8:	6852      	ldr	r2, [r2, #4]
 8004cba:	2101      	movs	r1, #1
 8004cbc:	438a      	bics	r2, r1
 8004cbe:	605a      	str	r2, [r3, #4]
}
 8004cc0:	46c0      	nop			; (mov r8, r8)
 8004cc2:	46bd      	mov	sp, r7
 8004cc4:	bd80      	pop	{r7, pc}
 8004cc6:	46c0      	nop			; (mov r8, r8)
 8004cc8:	40015800 	.word	0x40015800

08004ccc <HAL_DBGMCU_DisableDBGStopMode>:
/**
  * @brief  Disables the Debug Module during STOP mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGStopMode(void)
{
 8004ccc:	b580      	push	{r7, lr}
 8004cce:	af00      	add	r7, sp, #0
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 8004cd0:	4b04      	ldr	r3, [pc, #16]	; (8004ce4 <HAL_DBGMCU_DisableDBGStopMode+0x18>)
 8004cd2:	4a04      	ldr	r2, [pc, #16]	; (8004ce4 <HAL_DBGMCU_DisableDBGStopMode+0x18>)
 8004cd4:	6852      	ldr	r2, [r2, #4]
 8004cd6:	2102      	movs	r1, #2
 8004cd8:	438a      	bics	r2, r1
 8004cda:	605a      	str	r2, [r3, #4]
}
 8004cdc:	46c0      	nop			; (mov r8, r8)
 8004cde:	46bd      	mov	sp, r7
 8004ce0:	bd80      	pop	{r7, pc}
 8004ce2:	46c0      	nop			; (mov r8, r8)
 8004ce4:	40015800 	.word	0x40015800

08004ce8 <HAL_DBGMCU_DisableDBGStandbyMode>:
/**
  * @brief  Disables the Debug Module during STANDBY mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGStandbyMode(void)
{
 8004ce8:	b580      	push	{r7, lr}
 8004cea:	af00      	add	r7, sp, #0
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 8004cec:	4b04      	ldr	r3, [pc, #16]	; (8004d00 <HAL_DBGMCU_DisableDBGStandbyMode+0x18>)
 8004cee:	4a04      	ldr	r2, [pc, #16]	; (8004d00 <HAL_DBGMCU_DisableDBGStandbyMode+0x18>)
 8004cf0:	6852      	ldr	r2, [r2, #4]
 8004cf2:	2104      	movs	r1, #4
 8004cf4:	438a      	bics	r2, r1
 8004cf6:	605a      	str	r2, [r3, #4]
}
 8004cf8:	46c0      	nop			; (mov r8, r8)
 8004cfa:	46bd      	mov	sp, r7
 8004cfc:	bd80      	pop	{r7, pc}
 8004cfe:	46c0      	nop			; (mov r8, r8)
 8004d00:	40015800 	.word	0x40015800

08004d04 <HAL_ADC_Init>:
  *         function "HAL_ADCEx_EnableVREFINTTempSensor()" must be called similarilly.  
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004d04:	b580      	push	{r7, lr}
 8004d06:	b082      	sub	sp, #8
 8004d08:	af00      	add	r7, sp, #0
 8004d0a:	6078      	str	r0, [r7, #4]
 
  /* Check ADC handle */
  if(hadc == NULL)
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d101      	bne.n	8004d16 <HAL_ADC_Init+0x12>
  {
    return HAL_ERROR;
 8004d12:	2301      	movs	r3, #1
 8004d14:	e152      	b.n	8004fbc <HAL_ADC_Init+0x2b8>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if(hadc->State == HAL_ADC_STATE_RESET)
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d10a      	bne.n	8004d34 <HAL_ADC_Init+0x30>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	2200      	movs	r2, #0
 8004d22:	65da      	str	r2, [r3, #92]	; 0x5c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	2254      	movs	r2, #84	; 0x54
 8004d28:	2100      	movs	r1, #0
 8004d2a:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	0018      	movs	r0, r3
 8004d30:	f000 f954 	bl	8004fdc <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d38:	2210      	movs	r2, #16
 8004d3a:	4013      	ands	r3, r2
 8004d3c:	d105      	bne.n	8004d4a <HAL_ADC_Init+0x46>
     (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)  )
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	689b      	ldr	r3, [r3, #8]
 8004d44:	2204      	movs	r2, #4
 8004d46:	4013      	ands	r3, r2
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8004d48:	d00b      	beq.n	8004d62 <HAL_ADC_Init+0x5e>
     (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)  )
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d4e:	2210      	movs	r2, #16
 8004d50:	431a      	orrs	r2, r3
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	659a      	str	r2, [r3, #88]	; 0x58
        
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	2254      	movs	r2, #84	; 0x54
 8004d5a:	2100      	movs	r1, #0
 8004d5c:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8004d5e:	2301      	movs	r3, #1
 8004d60:	e12c      	b.n	8004fbc <HAL_ADC_Init+0x2b8>
  }

  /* Set ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d66:	4a97      	ldr	r2, [pc, #604]	; (8004fc4 <HAL_ADC_Init+0x2c0>)
 8004d68:	4013      	ands	r3, r2
 8004d6a:	2202      	movs	r2, #2
 8004d6c:	431a      	orrs	r2, r3
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	659a      	str	r2, [r3, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                            */
  /* Parameters that can be updated only when ADC is disabled:              */
  /*  - ADC clock mode                                                      */
  /*  - ADC clock prescaler                                                 */
  /*  - ADC Resolution                                                      */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	689b      	ldr	r3, [r3, #8]
 8004d78:	2203      	movs	r2, #3
 8004d7a:	4013      	ands	r3, r2
 8004d7c:	2b01      	cmp	r3, #1
 8004d7e:	d107      	bne.n	8004d90 <HAL_ADC_Init+0x8c>
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	2201      	movs	r2, #1
 8004d88:	4013      	ands	r3, r2
 8004d8a:	d001      	beq.n	8004d90 <HAL_ADC_Init+0x8c>
 8004d8c:	2301      	movs	r3, #1
 8004d8e:	e000      	b.n	8004d92 <HAL_ADC_Init+0x8e>
 8004d90:	2300      	movs	r3, #0
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d149      	bne.n	8004e2a <HAL_ADC_Init+0x126>
    /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
    /*     (set into HAL_ADC_ConfigChannel() )                              */
   
    /* Configuration of ADC clock: clock source PCLK or asynchronous with 
    selectable prescaler */
    __HAL_ADC_CLOCK_PRESCALER(hadc);
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	685a      	ldr	r2, [r3, #4]
 8004d9a:	23c0      	movs	r3, #192	; 0xc0
 8004d9c:	061b      	lsls	r3, r3, #24
 8004d9e:	429a      	cmp	r2, r3
 8004da0:	d00b      	beq.n	8004dba <HAL_ADC_Init+0xb6>
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	685a      	ldr	r2, [r3, #4]
 8004da6:	2380      	movs	r3, #128	; 0x80
 8004da8:	05db      	lsls	r3, r3, #23
 8004daa:	429a      	cmp	r2, r3
 8004dac:	d005      	beq.n	8004dba <HAL_ADC_Init+0xb6>
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	685a      	ldr	r2, [r3, #4]
 8004db2:	2380      	movs	r3, #128	; 0x80
 8004db4:	061b      	lsls	r3, r3, #24
 8004db6:	429a      	cmp	r2, r3
 8004db8:	d111      	bne.n	8004dde <HAL_ADC_Init+0xda>
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	687a      	ldr	r2, [r7, #4]
 8004dc0:	6812      	ldr	r2, [r2, #0]
 8004dc2:	6912      	ldr	r2, [r2, #16]
 8004dc4:	0092      	lsls	r2, r2, #2
 8004dc6:	0892      	lsrs	r2, r2, #2
 8004dc8:	611a      	str	r2, [r3, #16]
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	687a      	ldr	r2, [r7, #4]
 8004dd0:	6812      	ldr	r2, [r2, #0]
 8004dd2:	6911      	ldr	r1, [r2, #16]
 8004dd4:	687a      	ldr	r2, [r7, #4]
 8004dd6:	6852      	ldr	r2, [r2, #4]
 8004dd8:	430a      	orrs	r2, r1
 8004dda:	611a      	str	r2, [r3, #16]
 8004ddc:	e014      	b.n	8004e08 <HAL_ADC_Init+0x104>
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	687a      	ldr	r2, [r7, #4]
 8004de4:	6812      	ldr	r2, [r2, #0]
 8004de6:	6912      	ldr	r2, [r2, #16]
 8004de8:	0092      	lsls	r2, r2, #2
 8004dea:	0892      	lsrs	r2, r2, #2
 8004dec:	611a      	str	r2, [r3, #16]
 8004dee:	4b76      	ldr	r3, [pc, #472]	; (8004fc8 <HAL_ADC_Init+0x2c4>)
 8004df0:	4a75      	ldr	r2, [pc, #468]	; (8004fc8 <HAL_ADC_Init+0x2c4>)
 8004df2:	6812      	ldr	r2, [r2, #0]
 8004df4:	4975      	ldr	r1, [pc, #468]	; (8004fcc <HAL_ADC_Init+0x2c8>)
 8004df6:	400a      	ands	r2, r1
 8004df8:	601a      	str	r2, [r3, #0]
 8004dfa:	4a73      	ldr	r2, [pc, #460]	; (8004fc8 <HAL_ADC_Init+0x2c4>)
 8004dfc:	4b72      	ldr	r3, [pc, #456]	; (8004fc8 <HAL_ADC_Init+0x2c4>)
 8004dfe:	6819      	ldr	r1, [r3, #0]
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	685b      	ldr	r3, [r3, #4]
 8004e04:	430b      	orrs	r3, r1
 8004e06:	6013      	str	r3, [r2, #0]
    
    /* Configuration of ADC:                                                */
    /*  - Resolution                                                        */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_RES);
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	687a      	ldr	r2, [r7, #4]
 8004e0e:	6812      	ldr	r2, [r2, #0]
 8004e10:	68d2      	ldr	r2, [r2, #12]
 8004e12:	2118      	movs	r1, #24
 8004e14:	438a      	bics	r2, r1
 8004e16:	60da      	str	r2, [r3, #12]
    hadc->Instance->CFGR1 |= hadc->Init.Resolution;    
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	687a      	ldr	r2, [r7, #4]
 8004e1e:	6812      	ldr	r2, [r2, #0]
 8004e20:	68d1      	ldr	r1, [r2, #12]
 8004e22:	687a      	ldr	r2, [r7, #4]
 8004e24:	6892      	ldr	r2, [r2, #8]
 8004e26:	430a      	orrs	r2, r1
 8004e28:	60da      	str	r2, [r3, #12]
  }
  
  /* Set the Low Frequency mode */
  ADC->CCR &= (uint32_t)~ADC_CCR_LFMEN;
 8004e2a:	4b67      	ldr	r3, [pc, #412]	; (8004fc8 <HAL_ADC_Init+0x2c4>)
 8004e2c:	4a66      	ldr	r2, [pc, #408]	; (8004fc8 <HAL_ADC_Init+0x2c4>)
 8004e2e:	6812      	ldr	r2, [r2, #0]
 8004e30:	4967      	ldr	r1, [pc, #412]	; (8004fd0 <HAL_ADC_Init+0x2cc>)
 8004e32:	400a      	ands	r2, r1
 8004e34:	601a      	str	r2, [r3, #0]
  ADC->CCR |=__HAL_ADC_CCR_LOWFREQUENCY(hadc->Init.LowPowerFrequencyMode);  
 8004e36:	4a64      	ldr	r2, [pc, #400]	; (8004fc8 <HAL_ADC_Init+0x2c4>)
 8004e38:	4b63      	ldr	r3, [pc, #396]	; (8004fc8 <HAL_ADC_Init+0x2c4>)
 8004e3a:	6819      	ldr	r1, [r3, #0]
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e40:	065b      	lsls	r3, r3, #25
 8004e42:	430b      	orrs	r3, r1
 8004e44:	6013      	str	r3, [r2, #0]
   
  /* Enable voltage regulator (if disabled at this step) */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN))
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	689a      	ldr	r2, [r3, #8]
 8004e4c:	2380      	movs	r3, #128	; 0x80
 8004e4e:	055b      	lsls	r3, r3, #21
 8004e50:	4013      	ands	r3, r2
 8004e52:	d108      	bne.n	8004e66 <HAL_ADC_Init+0x162>
  {
    /* Set ADVREGEN bit */
    hadc->Instance->CR |= ADC_CR_ADVREGEN;
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	687a      	ldr	r2, [r7, #4]
 8004e5a:	6812      	ldr	r2, [r2, #0]
 8004e5c:	6892      	ldr	r2, [r2, #8]
 8004e5e:	2180      	movs	r1, #128	; 0x80
 8004e60:	0549      	lsls	r1, r1, #21
 8004e62:	430a      	orrs	r2, r1
 8004e64:	609a      	str	r2, [r3, #8]
  /*  - Continuous conversion mode                                            */
  /*  - DMA continuous request                                                */
  /*  - Overrun                                                               */
  /*  - AutoDelay feature                                                     */
  /*  - Discontinuous mode                                                    */
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_ALIGN   |
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	687a      	ldr	r2, [r7, #4]
 8004e6c:	6812      	ldr	r2, [r2, #0]
 8004e6e:	68d2      	ldr	r2, [r2, #12]
 8004e70:	4958      	ldr	r1, [pc, #352]	; (8004fd4 <HAL_ADC_Init+0x2d0>)
 8004e72:	400a      	ands	r2, r1
 8004e74:	60da      	str	r2, [r3, #12]
                             ADC_CFGR1_OVRMOD  |
                             ADC_CFGR1_AUTDLY  |
                             ADC_CFGR1_AUTOFF  |
                             ADC_CFGR1_DISCEN   );
  
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	687a      	ldr	r2, [r7, #4]
 8004e7c:	6812      	ldr	r2, [r2, #0]
 8004e7e:	68d1      	ldr	r1, [r2, #12]
 8004e80:	687a      	ldr	r2, [r7, #4]
 8004e82:	68d0      	ldr	r0, [r2, #12]
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8004e84:	687a      	ldr	r2, [r7, #4]
 8004e86:	6912      	ldr	r2, [r2, #16]
                             ADC_CFGR1_OVRMOD  |
                             ADC_CFGR1_AUTDLY  |
                             ADC_CFGR1_AUTOFF  |
                             ADC_CFGR1_DISCEN   );
  
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8004e88:	2a02      	cmp	r2, #2
 8004e8a:	d101      	bne.n	8004e90 <HAL_ADC_Init+0x18c>
 8004e8c:	2204      	movs	r2, #4
 8004e8e:	e000      	b.n	8004e92 <HAL_ADC_Init+0x18e>
 8004e90:	2200      	movs	r2, #0
 8004e92:	4310      	orrs	r0, r2
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
                            ADC_CONTINUOUS(hadc->Init.ContinuousConvMode)    |
 8004e94:	687a      	ldr	r2, [r7, #4]
 8004e96:	6a12      	ldr	r2, [r2, #32]
 8004e98:	0352      	lsls	r2, r2, #13
                             ADC_CFGR1_AUTDLY  |
                             ADC_CFGR1_AUTOFF  |
                             ADC_CFGR1_DISCEN   );
  
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8004e9a:	4310      	orrs	r0, r2
                            ADC_CONTINUOUS(hadc->Init.ContinuousConvMode)    |
                            ADC_DMACONTREQ(hadc->Init.DMAContinuousRequests) |
 8004e9c:	687a      	ldr	r2, [r7, #4]
 8004e9e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8004ea0:	0052      	lsls	r2, r2, #1
                             ADC_CFGR1_AUTOFF  |
                             ADC_CFGR1_DISCEN   );
  
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
                            ADC_CONTINUOUS(hadc->Init.ContinuousConvMode)    |
 8004ea2:	4310      	orrs	r0, r2
                            ADC_DMACONTREQ(hadc->Init.DMAContinuousRequests) |
                            hadc->Init.Overrun                               |
 8004ea4:	687a      	ldr	r2, [r7, #4]
 8004ea6:	6b52      	ldr	r2, [r2, #52]	; 0x34
                             ADC_CFGR1_DISCEN   );
  
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
                            ADC_CONTINUOUS(hadc->Init.ContinuousConvMode)    |
                            ADC_DMACONTREQ(hadc->Init.DMAContinuousRequests) |
 8004ea8:	4310      	orrs	r0, r2
                            hadc->Init.Overrun                               |
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 8004eaa:	687a      	ldr	r2, [r7, #4]
 8004eac:	6992      	ldr	r2, [r2, #24]
 8004eae:	0392      	lsls	r2, r2, #14
  
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
                            ADC_CONTINUOUS(hadc->Init.ContinuousConvMode)    |
                            ADC_DMACONTREQ(hadc->Init.DMAContinuousRequests) |
                            hadc->Init.Overrun                               |
 8004eb0:	4310      	orrs	r0, r2
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
                            __HAL_ADC_CFGR1_AUTOFF(hadc->Init.LowPowerAutoPowerOff));
 8004eb2:	687a      	ldr	r2, [r7, #4]
 8004eb4:	69d2      	ldr	r2, [r2, #28]
 8004eb6:	03d2      	lsls	r2, r2, #15
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
                            ADC_CONTINUOUS(hadc->Init.ContinuousConvMode)    |
                            ADC_DMACONTREQ(hadc->Init.DMAContinuousRequests) |
                            hadc->Init.Overrun                               |
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 8004eb8:	4302      	orrs	r2, r0
                             ADC_CFGR1_OVRMOD  |
                             ADC_CFGR1_AUTDLY  |
                             ADC_CFGR1_AUTOFF  |
                             ADC_CFGR1_DISCEN   );
  
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8004eba:	430a      	orrs	r2, r1
 8004ebc:	60da      	str	r2, [r3, #12]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004ec2:	23c2      	movs	r3, #194	; 0xc2
 8004ec4:	33ff      	adds	r3, #255	; 0xff
 8004ec6:	429a      	cmp	r2, r3
 8004ec8:	d00b      	beq.n	8004ee2 <HAL_ADC_Init+0x1de>
  {
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	687a      	ldr	r2, [r7, #4]
 8004ed0:	6812      	ldr	r2, [r2, #0]
 8004ed2:	68d1      	ldr	r1, [r2, #12]
 8004ed4:	687a      	ldr	r2, [r7, #4]
 8004ed6:	6a90      	ldr	r0, [r2, #40]	; 0x28
                             hadc->Init.ExternalTrigConvEdge;
 8004ed8:	687a      	ldr	r2, [r7, #4]
 8004eda:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8004edc:	4302      	orrs	r2, r0
 8004ede:	430a      	orrs	r2, r1
 8004ee0:	60da      	str	r2, [r3, #12]
                             hadc->Init.ExternalTrigConvEdge;
  }
  
  /* Enable discontinuous mode only if continuous mode is disabled */
  if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ee6:	2b01      	cmp	r3, #1
 8004ee8:	d119      	bne.n	8004f1e <HAL_ADC_Init+0x21a>
  {
    if (hadc->Init.ContinuousConvMode == DISABLE)
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	6a1b      	ldr	r3, [r3, #32]
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d109      	bne.n	8004f06 <HAL_ADC_Init+0x202>
    {
      /* Enable the selected ADC group regular discontinuous mode */
      hadc->Instance->CFGR1 |= (ADC_CFGR1_DISCEN);
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	687a      	ldr	r2, [r7, #4]
 8004ef8:	6812      	ldr	r2, [r2, #0]
 8004efa:	68d2      	ldr	r2, [r2, #12]
 8004efc:	2180      	movs	r1, #128	; 0x80
 8004efe:	0249      	lsls	r1, r1, #9
 8004f00:	430a      	orrs	r2, r1
 8004f02:	60da      	str	r2, [r3, #12]
 8004f04:	e00b      	b.n	8004f1e <HAL_ADC_Init+0x21a>
      /* ADC regular group discontinuous was intended to be enabled,        */
      /* but ADC regular group modes continuous and sequencer discontinuous */
      /* cannot be enabled simultaneously.                                  */
      
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004f0a:	2220      	movs	r2, #32
 8004f0c:	431a      	orrs	r2, r3
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	659a      	str	r2, [r3, #88]	; 0x58
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004f16:	2201      	movs	r2, #1
 8004f18:	431a      	orrs	r2, r3
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	65da      	str	r2, [r3, #92]	; 0x5c
    }
  }
  
  if (hadc->Init.OversamplingMode == ENABLE)
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f22:	2b01      	cmp	r3, #1
 8004f24:	d11f      	bne.n	8004f66 <HAL_ADC_Init+0x262>
    /* Configuration of Oversampler:                                          */
    /*  - Oversampling Ratio                                                  */
    /*  - Right bit shift                                                     */
    /*  - Triggered mode                                                      */
    
    hadc->Instance->CFGR2 &= ~( ADC_CFGR2_OVSR |
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	687a      	ldr	r2, [r7, #4]
 8004f2c:	6812      	ldr	r2, [r2, #0]
 8004f2e:	6912      	ldr	r2, [r2, #16]
 8004f30:	4929      	ldr	r1, [pc, #164]	; (8004fd8 <HAL_ADC_Init+0x2d4>)
 8004f32:	400a      	ands	r2, r1
 8004f34:	611a      	str	r2, [r3, #16]
                                ADC_CFGR2_OVSS |
                                ADC_CFGR2_TOVS );
    
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	687a      	ldr	r2, [r7, #4]
 8004f3c:	6812      	ldr	r2, [r2, #0]
 8004f3e:	6911      	ldr	r1, [r2, #16]
 8004f40:	687a      	ldr	r2, [r7, #4]
 8004f42:	6c50      	ldr	r0, [r2, #68]	; 0x44
                               hadc->Init.Oversample.RightBitShift             |
 8004f44:	687a      	ldr	r2, [r7, #4]
 8004f46:	6c92      	ldr	r2, [r2, #72]	; 0x48
    
    hadc->Instance->CFGR2 &= ~( ADC_CFGR2_OVSR |
                                ADC_CFGR2_OVSS |
                                ADC_CFGR2_TOVS );
    
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 8004f48:	4310      	orrs	r0, r2
                               hadc->Init.Oversample.RightBitShift             |
                               hadc->Init.Oversample.TriggeredMode );
 8004f4a:	687a      	ldr	r2, [r7, #4]
 8004f4c:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
    hadc->Instance->CFGR2 &= ~( ADC_CFGR2_OVSR |
                                ADC_CFGR2_OVSS |
                                ADC_CFGR2_TOVS );
    
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
                               hadc->Init.Oversample.RightBitShift             |
 8004f4e:	4302      	orrs	r2, r0
    
    hadc->Instance->CFGR2 &= ~( ADC_CFGR2_OVSR |
                                ADC_CFGR2_OVSS |
                                ADC_CFGR2_TOVS );
    
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 8004f50:	430a      	orrs	r2, r1
 8004f52:	611a      	str	r2, [r3, #16]
                               hadc->Init.Oversample.RightBitShift             |
                               hadc->Init.Oversample.TriggeredMode );
    
    /* Enable OverSampling mode */
     hadc->Instance->CFGR2 |= ADC_CFGR2_OVSE;
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	687a      	ldr	r2, [r7, #4]
 8004f5a:	6812      	ldr	r2, [r2, #0]
 8004f5c:	6912      	ldr	r2, [r2, #16]
 8004f5e:	2101      	movs	r1, #1
 8004f60:	430a      	orrs	r2, r1
 8004f62:	611a      	str	r2, [r3, #16]
 8004f64:	e00d      	b.n	8004f82 <HAL_ADC_Init+0x27e>
  }
  else
  {
    if(HAL_IS_BIT_SET(hadc->Instance->CFGR2, ADC_CFGR2_OVSE))
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	691b      	ldr	r3, [r3, #16]
 8004f6c:	2201      	movs	r2, #1
 8004f6e:	4013      	ands	r3, r2
 8004f70:	d007      	beq.n	8004f82 <HAL_ADC_Init+0x27e>
    {
      /* Disable OverSampling mode if needed */
      hadc->Instance->CFGR2 &= ~ADC_CFGR2_OVSE;
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	687a      	ldr	r2, [r7, #4]
 8004f78:	6812      	ldr	r2, [r2, #0]
 8004f7a:	6912      	ldr	r2, [r2, #16]
 8004f7c:	2101      	movs	r1, #1
 8004f7e:	438a      	bics	r2, r1
 8004f80:	611a      	str	r2, [r3, #16]
    }
  }    
  
  /* Clear the old sampling time */
  hadc->Instance->SMPR &= (uint32_t)(~ADC_SMPR_SMPR);
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	687a      	ldr	r2, [r7, #4]
 8004f88:	6812      	ldr	r2, [r2, #0]
 8004f8a:	6952      	ldr	r2, [r2, #20]
 8004f8c:	2107      	movs	r1, #7
 8004f8e:	438a      	bics	r2, r1
 8004f90:	615a      	str	r2, [r3, #20]
  
  /* Set the new sample time */
  hadc->Instance->SMPR |= hadc->Init.SamplingTime;
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	687a      	ldr	r2, [r7, #4]
 8004f98:	6812      	ldr	r2, [r2, #0]
 8004f9a:	6951      	ldr	r1, [r2, #20]
 8004f9c:	687a      	ldr	r2, [r7, #4]
 8004f9e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004fa0:	430a      	orrs	r2, r1
 8004fa2:	615a      	str	r2, [r3, #20]
  
  /* Clear ADC error code */
  ADC_CLEAR_ERRORCODE(hadc);
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	2200      	movs	r2, #0
 8004fa8:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Set the ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004fae:	2203      	movs	r2, #3
 8004fb0:	4393      	bics	r3, r2
 8004fb2:	2201      	movs	r2, #1
 8004fb4:	431a      	orrs	r2, r3
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	659a      	str	r2, [r3, #88]	; 0x58
                    HAL_ADC_STATE_BUSY_INTERNAL,
                    HAL_ADC_STATE_READY);


  /* Return function status */
  return HAL_OK;
 8004fba:	2300      	movs	r3, #0
}
 8004fbc:	0018      	movs	r0, r3
 8004fbe:	46bd      	mov	sp, r7
 8004fc0:	b002      	add	sp, #8
 8004fc2:	bd80      	pop	{r7, pc}
 8004fc4:	fffffefd 	.word	0xfffffefd
 8004fc8:	40012708 	.word	0x40012708
 8004fcc:	ffc3ffff 	.word	0xffc3ffff
 8004fd0:	fdffffff 	.word	0xfdffffff
 8004fd4:	fffe0219 	.word	0xfffe0219
 8004fd8:	fffffc03 	.word	0xfffffc03

08004fdc <HAL_ADC_MspInit>:
  * @brief  Initialize the ADC MSP.
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8004fdc:	b580      	push	{r7, lr}
 8004fde:	b082      	sub	sp, #8
 8004fe0:	af00      	add	r7, sp, #0
 8004fe2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_MspInit must be implemented in the user file.
   */ 
}
 8004fe4:	46c0      	nop			; (mov r8, r8)
 8004fe6:	46bd      	mov	sp, r7
 8004fe8:	b002      	add	sp, #8
 8004fea:	bd80      	pop	{r7, pc}

08004fec <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8004fec:	b590      	push	{r4, r7, lr}
 8004fee:	b085      	sub	sp, #20
 8004ff0:	af00      	add	r7, sp, #0
 8004ff2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004ff4:	230f      	movs	r3, #15
 8004ff6:	18fb      	adds	r3, r7, r3
 8004ff8:	2200      	movs	r2, #0
 8004ffa:	701a      	strb	r2, [r3, #0]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	689b      	ldr	r3, [r3, #8]
 8005002:	2204      	movs	r2, #4
 8005004:	4013      	ands	r3, r2
 8005006:	d138      	bne.n	800507a <HAL_ADC_Start+0x8e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	2254      	movs	r2, #84	; 0x54
 800500c:	5c9b      	ldrb	r3, [r3, r2]
 800500e:	2b01      	cmp	r3, #1
 8005010:	d101      	bne.n	8005016 <HAL_ADC_Start+0x2a>
 8005012:	2302      	movs	r3, #2
 8005014:	e038      	b.n	8005088 <HAL_ADC_Start+0x9c>
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	2254      	movs	r2, #84	; 0x54
 800501a:	2101      	movs	r1, #1
 800501c:	5499      	strb	r1, [r3, r2]
    
    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware.                                   */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	69db      	ldr	r3, [r3, #28]
 8005022:	2b01      	cmp	r3, #1
 8005024:	d007      	beq.n	8005036 <HAL_ADC_Start+0x4a>
    {
      tmp_hal_status = ADC_Enable(hadc);
 8005026:	230f      	movs	r3, #15
 8005028:	18fc      	adds	r4, r7, r3
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	0018      	movs	r0, r3
 800502e:	f000 f957 	bl	80052e0 <ADC_Enable>
 8005032:	0003      	movs	r3, r0
 8005034:	7023      	strb	r3, [r4, #0]
    }
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8005036:	230f      	movs	r3, #15
 8005038:	18fb      	adds	r3, r7, r3
 800503a:	781b      	ldrb	r3, [r3, #0]
 800503c:	2b00      	cmp	r3, #0
 800503e:	d120      	bne.n	8005082 <HAL_ADC_Start+0x96>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005044:	4a12      	ldr	r2, [pc, #72]	; (8005090 <HAL_ADC_Start+0xa4>)
 8005046:	4013      	ands	r3, r2
 8005048:	2280      	movs	r2, #128	; 0x80
 800504a:	0052      	lsls	r2, r2, #1
 800504c:	431a      	orrs	r2, r3
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	2200      	movs	r2, #0
 8005056:	65da      	str	r2, [r3, #92]	; 0x5c
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	2254      	movs	r2, #84	; 0x54
 800505c:	2100      	movs	r1, #0
 800505e:	5499      	strb	r1, [r3, r2]
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	221c      	movs	r2, #28
 8005066:	601a      	str	r2, [r3, #0]
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	687a      	ldr	r2, [r7, #4]
 800506e:	6812      	ldr	r2, [r2, #0]
 8005070:	6892      	ldr	r2, [r2, #8]
 8005072:	2104      	movs	r1, #4
 8005074:	430a      	orrs	r2, r1
 8005076:	609a      	str	r2, [r3, #8]
 8005078:	e003      	b.n	8005082 <HAL_ADC_Start+0x96>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800507a:	230f      	movs	r3, #15
 800507c:	18fb      	adds	r3, r7, r3
 800507e:	2202      	movs	r2, #2
 8005080:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8005082:	230f      	movs	r3, #15
 8005084:	18fb      	adds	r3, r7, r3
 8005086:	781b      	ldrb	r3, [r3, #0]
}
 8005088:	0018      	movs	r0, r3
 800508a:	46bd      	mov	sp, r7
 800508c:	b005      	add	sp, #20
 800508e:	bd90      	pop	{r4, r7, pc}
 8005090:	fffff0fe 	.word	0xfffff0fe

08005094 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8005094:	b580      	push	{r7, lr}
 8005096:	b084      	sub	sp, #16
 8005098:	af00      	add	r7, sp, #0
 800509a:	6078      	str	r0, [r7, #4]
 800509c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800509e:	2300      	movs	r3, #0
 80050a0:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_Flag_EOC   = 0x00;
 80050a2:	2300      	movs	r3, #0
 80050a4:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	695b      	ldr	r3, [r3, #20]
 80050aa:	2b08      	cmp	r3, #8
 80050ac:	d102      	bne.n	80050b4 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_EOC = ADC_FLAG_EOS;
 80050ae:	2308      	movs	r3, #8
 80050b0:	60fb      	str	r3, [r7, #12]
 80050b2:	e013      	b.n	80050dc <HAL_ADC_PollForConversion+0x48>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN))
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	68db      	ldr	r3, [r3, #12]
 80050ba:	2201      	movs	r2, #1
 80050bc:	4013      	ands	r3, r2
 80050be:	d00b      	beq.n	80050d8 <HAL_ADC_PollForConversion+0x44>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80050c4:	2220      	movs	r2, #32
 80050c6:	431a      	orrs	r2, r3
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	659a      	str	r2, [r3, #88]	; 0x58
      
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	2254      	movs	r2, #84	; 0x54
 80050d0:	2100      	movs	r1, #0
 80050d2:	5499      	strb	r1, [r3, r2]
      
      return HAL_ERROR;
 80050d4:	2301      	movs	r3, #1
 80050d6:	e06a      	b.n	80051ae <HAL_ADC_PollForConversion+0x11a>
    }
    else
    {
      tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 80050d8:	230c      	movs	r3, #12
 80050da:	60fb      	str	r3, [r7, #12]
    }
  }
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 80050dc:	f7ff fdde 	bl	8004c9c <HAL_GetTick>
 80050e0:	0003      	movs	r3, r0
 80050e2:	60bb      	str	r3, [r7, #8]
  
  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 80050e4:	e019      	b.n	800511a <HAL_ADC_PollForConversion+0x86>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 80050e6:	683b      	ldr	r3, [r7, #0]
 80050e8:	3301      	adds	r3, #1
 80050ea:	d016      	beq.n	800511a <HAL_ADC_PollForConversion+0x86>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 80050ec:	683b      	ldr	r3, [r7, #0]
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d007      	beq.n	8005102 <HAL_ADC_PollForConversion+0x6e>
 80050f2:	f7ff fdd3 	bl	8004c9c <HAL_GetTick>
 80050f6:	0002      	movs	r2, r0
 80050f8:	68bb      	ldr	r3, [r7, #8]
 80050fa:	1ad2      	subs	r2, r2, r3
 80050fc:	683b      	ldr	r3, [r7, #0]
 80050fe:	429a      	cmp	r2, r3
 8005100:	d90b      	bls.n	800511a <HAL_ADC_PollForConversion+0x86>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005106:	2204      	movs	r2, #4
 8005108:	431a      	orrs	r2, r3
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	659a      	str	r2, [r3, #88]	; 0x58
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	2254      	movs	r2, #84	; 0x54
 8005112:	2100      	movs	r1, #0
 8005114:	5499      	strb	r1, [r3, r2]
        
        return HAL_TIMEOUT;
 8005116:	2303      	movs	r3, #3
 8005118:	e049      	b.n	80051ae <HAL_ADC_PollForConversion+0x11a>
  
  /* Get tick count */
  tickstart = HAL_GetTick();
  
  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	68fa      	ldr	r2, [r7, #12]
 8005122:	4013      	ands	r3, r2
 8005124:	d0df      	beq.n	80050e6 <HAL_ADC_PollForConversion+0x52>
      }
    }
  }
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800512a:	2280      	movs	r2, #128	; 0x80
 800512c:	0092      	lsls	r2, r2, #2
 800512e:	431a      	orrs	r2, r3
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	659a      	str	r2, [r3, #88]	; 0x58
  
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	68da      	ldr	r2, [r3, #12]
 800513a:	23c0      	movs	r3, #192	; 0xc0
 800513c:	011b      	lsls	r3, r3, #4
 800513e:	4013      	ands	r3, r2
 8005140:	d12c      	bne.n	800519c <HAL_ADC_PollForConversion+0x108>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	6a1b      	ldr	r3, [r3, #32]
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
  
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8005146:	2b00      	cmp	r3, #0
 8005148:	d128      	bne.n	800519c <HAL_ADC_PollForConversion+0x108>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
  {
    /* If End of Sequence is reached, disable interrupts */
    if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	2208      	movs	r2, #8
 8005152:	4013      	ands	r3, r2
 8005154:	d022      	beq.n	800519c <HAL_ADC_PollForConversion+0x108>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	689b      	ldr	r3, [r3, #8]
 800515c:	2204      	movs	r2, #4
 800515e:	4013      	ands	r3, r2
 8005160:	d110      	bne.n	8005184 <HAL_ADC_PollForConversion+0xf0>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	687a      	ldr	r2, [r7, #4]
 8005168:	6812      	ldr	r2, [r2, #0]
 800516a:	6852      	ldr	r2, [r2, #4]
 800516c:	210c      	movs	r1, #12
 800516e:	438a      	bics	r2, r1
 8005170:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005176:	4a10      	ldr	r2, [pc, #64]	; (80051b8 <HAL_ADC_PollForConversion+0x124>)
 8005178:	4013      	ands	r3, r2
 800517a:	2201      	movs	r2, #1
 800517c:	431a      	orrs	r2, r3
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	659a      	str	r2, [r3, #88]	; 0x58
 8005182:	e00b      	b.n	800519c <HAL_ADC_PollForConversion+0x108>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005188:	2220      	movs	r2, #32
 800518a:	431a      	orrs	r2, r3
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	659a      	str	r2, [r3, #88]	; 0x58
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005194:	2201      	movs	r2, #1
 8005196:	431a      	orrs	r2, r3
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	65da      	str	r2, [r3, #92]	; 0x5c
  }
  
  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	699b      	ldr	r3, [r3, #24]
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d103      	bne.n	80051ac <HAL_ADC_PollForConversion+0x118>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	220c      	movs	r2, #12
 80051aa:	601a      	str	r2, [r3, #0]
  }
  
  /* Return function status */
  return HAL_OK;
 80051ac:	2300      	movs	r3, #0
}
 80051ae:	0018      	movs	r0, r3
 80051b0:	46bd      	mov	sp, r7
 80051b2:	b004      	add	sp, #16
 80051b4:	bd80      	pop	{r7, pc}
 80051b6:	46c0      	nop			; (mov r8, r8)
 80051b8:	fffffefe 	.word	0xfffffefe

080051bc <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 80051bc:	b580      	push	{r7, lr}
 80051be:	b082      	sub	sp, #8
 80051c0:	af00      	add	r7, sp, #0
 80051c2:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 80051ca:	0018      	movs	r0, r3
 80051cc:	46bd      	mov	sp, r7
 80051ce:	b002      	add	sp, #8
 80051d0:	bd80      	pop	{r7, pc}
 80051d2:	46c0      	nop			; (mov r8, r8)

080051d4 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80051d4:	b580      	push	{r7, lr}
 80051d6:	b082      	sub	sp, #8
 80051d8:	af00      	add	r7, sp, #0
 80051da:	6078      	str	r0, [r7, #4]
 80051dc:	6039      	str	r1, [r7, #0]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	2254      	movs	r2, #84	; 0x54
 80051e2:	5c9b      	ldrb	r3, [r3, r2]
 80051e4:	2b01      	cmp	r3, #1
 80051e6:	d101      	bne.n	80051ec <HAL_ADC_ConfigChannel+0x18>
 80051e8:	2302      	movs	r3, #2
 80051ea:	e06c      	b.n	80052c6 <HAL_ADC_ConfigChannel+0xf2>
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	2254      	movs	r2, #84	; 0x54
 80051f0:	2101      	movs	r1, #1
 80051f2:	5499      	strb	r1, [r3, r2]
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Management of internal measurement channels: Vbat/VrefInt/TempSensor  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	689b      	ldr	r3, [r3, #8]
 80051fa:	2204      	movs	r2, #4
 80051fc:	4013      	ands	r3, r2
 80051fe:	d00b      	beq.n	8005218 <HAL_ADC_ConfigChannel+0x44>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005204:	2220      	movs	r2, #32
 8005206:	431a      	orrs	r2, r3
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	659a      	str	r2, [r3, #88]	; 0x58
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	2254      	movs	r2, #84	; 0x54
 8005210:	2100      	movs	r1, #0
 8005212:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8005214:	2301      	movs	r3, #1
 8005216:	e056      	b.n	80052c6 <HAL_ADC_ConfigChannel+0xf2>
  }
  
  if (sConfig->Rank != ADC_RANK_NONE)
 8005218:	683b      	ldr	r3, [r7, #0]
 800521a:	685b      	ldr	r3, [r3, #4]
 800521c:	4a2c      	ldr	r2, [pc, #176]	; (80052d0 <HAL_ADC_ConfigChannel+0xfc>)
 800521e:	4293      	cmp	r3, r2
 8005220:	d028      	beq.n	8005274 <HAL_ADC_ConfigChannel+0xa0>
  {
    /* Enable selected channels */
    hadc->Instance->CHSELR |= (uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK);
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	687a      	ldr	r2, [r7, #4]
 8005228:	6812      	ldr	r2, [r2, #0]
 800522a:	6a91      	ldr	r1, [r2, #40]	; 0x28
 800522c:	683a      	ldr	r2, [r7, #0]
 800522e:	6812      	ldr	r2, [r2, #0]
 8005230:	0352      	lsls	r2, r2, #13
 8005232:	0b52      	lsrs	r2, r2, #13
 8005234:	430a      	orrs	r2, r1
 8005236:	629a      	str	r2, [r3, #40]	; 0x28
    /* internal measurement paths enable: If internal channel selected, enable  */
    /* dedicated internal buffers and path.                                     */
    
    /* If Temperature sensor channel is selected, then enable the internal      */
    /* buffers and path  */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR ) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 8005238:	683b      	ldr	r3, [r7, #0]
 800523a:	681a      	ldr	r2, [r3, #0]
 800523c:	2380      	movs	r3, #128	; 0x80
 800523e:	02db      	lsls	r3, r3, #11
 8005240:	4013      	ands	r3, r2
 8005242:	d009      	beq.n	8005258 <HAL_ADC_ConfigChannel+0x84>
    {
      ADC->CCR |= ADC_CCR_TSEN;   
 8005244:	4b23      	ldr	r3, [pc, #140]	; (80052d4 <HAL_ADC_ConfigChannel+0x100>)
 8005246:	4a23      	ldr	r2, [pc, #140]	; (80052d4 <HAL_ADC_ConfigChannel+0x100>)
 8005248:	6812      	ldr	r2, [r2, #0]
 800524a:	2180      	movs	r1, #128	; 0x80
 800524c:	0409      	lsls	r1, r1, #16
 800524e:	430a      	orrs	r2, r1
 8005250:	601a      	str	r2, [r3, #0]
      
      /* Delay for temperature sensor stabilization time */
      ADC_DelayMicroSecond(ADC_TEMPSENSOR_DELAY_US);
 8005252:	200a      	movs	r0, #10
 8005254:	f000 f8a2 	bl	800539c <ADC_DelayMicroSecond>
    }
    
    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 8005258:	683b      	ldr	r3, [r7, #0]
 800525a:	681a      	ldr	r2, [r3, #0]
 800525c:	2380      	movs	r3, #128	; 0x80
 800525e:	029b      	lsls	r3, r3, #10
 8005260:	4013      	ands	r3, r2
 8005262:	d02b      	beq.n	80052bc <HAL_ADC_ConfigChannel+0xe8>
    {
      ADC->CCR |= ADC_CCR_VREFEN;   
 8005264:	4b1b      	ldr	r3, [pc, #108]	; (80052d4 <HAL_ADC_ConfigChannel+0x100>)
 8005266:	4a1b      	ldr	r2, [pc, #108]	; (80052d4 <HAL_ADC_ConfigChannel+0x100>)
 8005268:	6812      	ldr	r2, [r2, #0]
 800526a:	2180      	movs	r1, #128	; 0x80
 800526c:	03c9      	lsls	r1, r1, #15
 800526e:	430a      	orrs	r2, r1
 8005270:	601a      	str	r2, [r3, #0]
 8005272:	e023      	b.n	80052bc <HAL_ADC_ConfigChannel+0xe8>
  }
  else
  {
    /* Regular sequence configuration */
    /* Reset the channel selection register from the selected channel */
    hadc->Instance->CHSELR &= ~((uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK));
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	687a      	ldr	r2, [r7, #4]
 800527a:	6812      	ldr	r2, [r2, #0]
 800527c:	6a91      	ldr	r1, [r2, #40]	; 0x28
 800527e:	683a      	ldr	r2, [r7, #0]
 8005280:	6812      	ldr	r2, [r2, #0]
 8005282:	0352      	lsls	r2, r2, #13
 8005284:	0b52      	lsrs	r2, r2, #13
 8005286:	43d2      	mvns	r2, r2
 8005288:	400a      	ands	r2, r1
 800528a:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
    /* internal measurement paths disable: If internal channel selected,    */
    /* disable dedicated internal buffers and path.                         */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR ) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 800528c:	683b      	ldr	r3, [r7, #0]
 800528e:	681a      	ldr	r2, [r3, #0]
 8005290:	2380      	movs	r3, #128	; 0x80
 8005292:	02db      	lsls	r3, r3, #11
 8005294:	4013      	ands	r3, r2
 8005296:	d005      	beq.n	80052a4 <HAL_ADC_ConfigChannel+0xd0>
    {
      ADC->CCR &= ~ADC_CCR_TSEN;   
 8005298:	4b0e      	ldr	r3, [pc, #56]	; (80052d4 <HAL_ADC_ConfigChannel+0x100>)
 800529a:	4a0e      	ldr	r2, [pc, #56]	; (80052d4 <HAL_ADC_ConfigChannel+0x100>)
 800529c:	6812      	ldr	r2, [r2, #0]
 800529e:	490e      	ldr	r1, [pc, #56]	; (80052d8 <HAL_ADC_ConfigChannel+0x104>)
 80052a0:	400a      	ands	r2, r1
 80052a2:	601a      	str	r2, [r3, #0]
    }
    
    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 80052a4:	683b      	ldr	r3, [r7, #0]
 80052a6:	681a      	ldr	r2, [r3, #0]
 80052a8:	2380      	movs	r3, #128	; 0x80
 80052aa:	029b      	lsls	r3, r3, #10
 80052ac:	4013      	ands	r3, r2
 80052ae:	d005      	beq.n	80052bc <HAL_ADC_ConfigChannel+0xe8>
    {
      ADC->CCR &= ~ADC_CCR_VREFEN;   
 80052b0:	4b08      	ldr	r3, [pc, #32]	; (80052d4 <HAL_ADC_ConfigChannel+0x100>)
 80052b2:	4a08      	ldr	r2, [pc, #32]	; (80052d4 <HAL_ADC_ConfigChannel+0x100>)
 80052b4:	6812      	ldr	r2, [r2, #0]
 80052b6:	4909      	ldr	r1, [pc, #36]	; (80052dc <HAL_ADC_ConfigChannel+0x108>)
 80052b8:	400a      	ands	r2, r1
 80052ba:	601a      	str	r2, [r3, #0]
    }
#endif
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	2254      	movs	r2, #84	; 0x54
 80052c0:	2100      	movs	r1, #0
 80052c2:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return HAL_OK;
 80052c4:	2300      	movs	r3, #0
}
 80052c6:	0018      	movs	r0, r3
 80052c8:	46bd      	mov	sp, r7
 80052ca:	b002      	add	sp, #8
 80052cc:	bd80      	pop	{r7, pc}
 80052ce:	46c0      	nop			; (mov r8, r8)
 80052d0:	00001001 	.word	0x00001001
 80052d4:	40012708 	.word	0x40012708
 80052d8:	ff7fffff 	.word	0xff7fffff
 80052dc:	ffbfffff 	.word	0xffbfffff

080052e0 <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80052e0:	b580      	push	{r7, lr}
 80052e2:	b084      	sub	sp, #16
 80052e4:	af00      	add	r7, sp, #0
 80052e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80052e8:	2300      	movs	r3, #0
 80052ea:	60fb      	str	r3, [r7, #12]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	689b      	ldr	r3, [r3, #8]
 80052f2:	2203      	movs	r2, #3
 80052f4:	4013      	ands	r3, r2
 80052f6:	2b01      	cmp	r3, #1
 80052f8:	d107      	bne.n	800530a <ADC_Enable+0x2a>
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	2201      	movs	r2, #1
 8005302:	4013      	ands	r3, r2
 8005304:	d001      	beq.n	800530a <ADC_Enable+0x2a>
 8005306:	2301      	movs	r3, #1
 8005308:	e000      	b.n	800530c <ADC_Enable+0x2c>
 800530a:	2300      	movs	r3, #0
 800530c:	2b00      	cmp	r3, #0
 800530e:	d13e      	bne.n	800538e <ADC_Enable+0xae>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	689b      	ldr	r3, [r3, #8]
 8005316:	4a20      	ldr	r2, [pc, #128]	; (8005398 <ADC_Enable+0xb8>)
 8005318:	4013      	ands	r3, r2
 800531a:	d00d      	beq.n	8005338 <ADC_Enable+0x58>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005320:	2210      	movs	r2, #16
 8005322:	431a      	orrs	r2, r3
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	659a      	str	r2, [r3, #88]	; 0x58
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800532c:	2201      	movs	r2, #1
 800532e:	431a      	orrs	r2, r3
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	65da      	str	r2, [r3, #92]	; 0x5c
      
      return HAL_ERROR;
 8005334:	2301      	movs	r3, #1
 8005336:	e02b      	b.n	8005390 <ADC_Enable+0xb0>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	687a      	ldr	r2, [r7, #4]
 800533e:	6812      	ldr	r2, [r2, #0]
 8005340:	6892      	ldr	r2, [r2, #8]
 8005342:	2101      	movs	r1, #1
 8005344:	430a      	orrs	r2, r1
 8005346:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time. */
    ADC_DelayMicroSecond(ADC_STAB_DELAY_US);
 8005348:	2001      	movs	r0, #1
 800534a:	f000 f827 	bl	800539c <ADC_DelayMicroSecond>

    /* Get tick count */
    tickstart = HAL_GetTick();
 800534e:	f7ff fca5 	bl	8004c9c <HAL_GetTick>
 8005352:	0003      	movs	r3, r0
 8005354:	60fb      	str	r3, [r7, #12]
    
    /* Wait for ADC effectively enabled */
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8005356:	e014      	b.n	8005382 <ADC_Enable+0xa2>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8005358:	f7ff fca0 	bl	8004c9c <HAL_GetTick>
 800535c:	0002      	movs	r2, r0
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	1ad3      	subs	r3, r2, r3
 8005362:	2b0a      	cmp	r3, #10
 8005364:	d90d      	bls.n	8005382 <ADC_Enable+0xa2>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800536a:	2210      	movs	r2, #16
 800536c:	431a      	orrs	r2, r3
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	659a      	str	r2, [r3, #88]	; 0x58
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005376:	2201      	movs	r2, #1
 8005378:	431a      	orrs	r2, r3
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	65da      	str	r2, [r3, #92]	; 0x5c
        
        return HAL_ERROR;
 800537e:	2301      	movs	r3, #1
 8005380:	e006      	b.n	8005390 <ADC_Enable+0xb0>

    /* Get tick count */
    tickstart = HAL_GetTick();
    
    /* Wait for ADC effectively enabled */
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	2201      	movs	r2, #1
 800538a:	4013      	ands	r3, r2
 800538c:	d0e4      	beq.n	8005358 <ADC_Enable+0x78>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 800538e:	2300      	movs	r3, #0
}
 8005390:	0018      	movs	r0, r3
 8005392:	46bd      	mov	sp, r7
 8005394:	b004      	add	sp, #16
 8005396:	bd80      	pop	{r7, pc}
 8005398:	80000017 	.word	0x80000017

0800539c <ADC_DelayMicroSecond>:
  * @brief  Delay micro seconds 
  * @param  microSecond : delay
  * @retval None
  */
static void ADC_DelayMicroSecond(uint32_t microSecond)
{
 800539c:	b580      	push	{r7, lr}
 800539e:	b084      	sub	sp, #16
 80053a0:	af00      	add	r7, sp, #0
 80053a2:	6078      	str	r0, [r7, #4]
  /* Compute number of CPU cycles to wait for */
  __IO uint32_t waitLoopIndex = (microSecond * (SystemCoreClock / 1000000U));
 80053a4:	4b0a      	ldr	r3, [pc, #40]	; (80053d0 <ADC_DelayMicroSecond+0x34>)
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	490a      	ldr	r1, [pc, #40]	; (80053d4 <ADC_DelayMicroSecond+0x38>)
 80053aa:	0018      	movs	r0, r3
 80053ac:	f7fa feac 	bl	8000108 <__aeabi_uidiv>
 80053b0:	0003      	movs	r3, r0
 80053b2:	001a      	movs	r2, r3
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	4353      	muls	r3, r2
 80053b8:	60fb      	str	r3, [r7, #12]

  while(waitLoopIndex != 0U)
 80053ba:	e002      	b.n	80053c2 <ADC_DelayMicroSecond+0x26>
  {
    waitLoopIndex--;
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	3b01      	subs	r3, #1
 80053c0:	60fb      	str	r3, [r7, #12]
static void ADC_DelayMicroSecond(uint32_t microSecond)
{
  /* Compute number of CPU cycles to wait for */
  __IO uint32_t waitLoopIndex = (microSecond * (SystemCoreClock / 1000000U));

  while(waitLoopIndex != 0U)
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d1f9      	bne.n	80053bc <ADC_DelayMicroSecond+0x20>
  {
    waitLoopIndex--;
  } 
}
 80053c8:	46c0      	nop			; (mov r8, r8)
 80053ca:	46bd      	mov	sp, r7
 80053cc:	b004      	add	sp, #16
 80053ce:	bd80      	pop	{r7, pc}
 80053d0:	20000078 	.word	0x20000078
 80053d4:	000f4240 	.word	0x000f4240

080053d8 <HAL_ADCEx_Calibration_Start>:
  *          This parameter can be only of the following values:
  *            @arg ADC_SINGLE_ENDED: Channel in mode input single ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc, uint32_t SingleDiff)
{
 80053d8:	b580      	push	{r7, lr}
 80053da:	b086      	sub	sp, #24
 80053dc:	af00      	add	r7, sp, #0
 80053de:	6078      	str	r0, [r7, #4]
 80053e0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80053e2:	2317      	movs	r3, #23
 80053e4:	18fb      	adds	r3, r7, r3
 80053e6:	2200      	movs	r2, #0
 80053e8:	701a      	strb	r2, [r3, #0]
  uint32_t tickstart = 0U;
 80053ea:	2300      	movs	r3, #0
 80053ec:	613b      	str	r3, [r7, #16]
  uint32_t backup_setting_adc_dma_transfer = 0U; /* Note: Variable not declared as volatile because register read is already declared as volatile */
 80053ee:	2300      	movs	r3, #0
 80053f0:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	2254      	movs	r2, #84	; 0x54
 80053f6:	5c9b      	ldrb	r3, [r3, r2]
 80053f8:	2b01      	cmp	r3, #1
 80053fa:	d101      	bne.n	8005400 <HAL_ADCEx_Calibration_Start+0x28>
 80053fc:	2302      	movs	r3, #2
 80053fe:	e075      	b.n	80054ec <HAL_ADCEx_Calibration_Start+0x114>
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	2254      	movs	r2, #84	; 0x54
 8005404:	2101      	movs	r1, #1
 8005406:	5499      	strb	r1, [r3, r2]
  
  /* Calibration prerequisite: ADC must be disabled. */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	689b      	ldr	r3, [r3, #8]
 800540e:	2203      	movs	r2, #3
 8005410:	4013      	ands	r3, r2
 8005412:	2b01      	cmp	r3, #1
 8005414:	d107      	bne.n	8005426 <HAL_ADCEx_Calibration_Start+0x4e>
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	2201      	movs	r2, #1
 800541e:	4013      	ands	r3, r2
 8005420:	d001      	beq.n	8005426 <HAL_ADCEx_Calibration_Start+0x4e>
 8005422:	2301      	movs	r3, #1
 8005424:	e000      	b.n	8005428 <HAL_ADCEx_Calibration_Start+0x50>
 8005426:	2300      	movs	r3, #0
 8005428:	2b00      	cmp	r3, #0
 800542a:	d14e      	bne.n	80054ca <HAL_ADCEx_Calibration_Start+0xf2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State, 
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005430:	4a30      	ldr	r2, [pc, #192]	; (80054f4 <HAL_ADCEx_Calibration_Start+0x11c>)
 8005432:	4013      	ands	r3, r2
 8005434:	2202      	movs	r2, #2
 8005436:	431a      	orrs	r2, r3
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	659a      	str	r2, [r3, #88]	; 0x58
    /* Note: Specificity of this STM32 serie: Calibration factor is           */
    /*       available in data register and also transfered by DMA.           */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_adc_dma_transfer = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	68db      	ldr	r3, [r3, #12]
 8005442:	2203      	movs	r2, #3
 8005444:	4013      	ands	r3, r2
 8005446:	60fb      	str	r3, [r7, #12]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	687a      	ldr	r2, [r7, #4]
 800544e:	6812      	ldr	r2, [r2, #0]
 8005450:	68d2      	ldr	r2, [r2, #12]
 8005452:	2103      	movs	r1, #3
 8005454:	438a      	bics	r2, r1
 8005456:	60da      	str	r2, [r3, #12]
    
    /* Start ADC calibration */
    hadc->Instance->CR |= ADC_CR_ADCAL;
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	687a      	ldr	r2, [r7, #4]
 800545e:	6812      	ldr	r2, [r2, #0]
 8005460:	6892      	ldr	r2, [r2, #8]
 8005462:	2180      	movs	r1, #128	; 0x80
 8005464:	0609      	lsls	r1, r1, #24
 8005466:	430a      	orrs	r2, r1
 8005468:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 800546a:	f7ff fc17 	bl	8004c9c <HAL_GetTick>
 800546e:	0003      	movs	r3, r0
 8005470:	613b      	str	r3, [r7, #16]
    
    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8005472:	e014      	b.n	800549e <HAL_ADCEx_Calibration_Start+0xc6>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8005474:	f7ff fc12 	bl	8004c9c <HAL_GetTick>
 8005478:	0002      	movs	r2, r0
 800547a:	693b      	ldr	r3, [r7, #16]
 800547c:	1ad3      	subs	r3, r2, r3
 800547e:	2b0a      	cmp	r3, #10
 8005480:	d90d      	bls.n	800549e <HAL_ADCEx_Calibration_Start+0xc6>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005486:	2212      	movs	r2, #18
 8005488:	4393      	bics	r3, r2
 800548a:	2210      	movs	r2, #16
 800548c:	431a      	orrs	r2, r3
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	659a      	str	r2, [r3, #88]	; 0x58
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	2254      	movs	r2, #84	; 0x54
 8005496:	2100      	movs	r1, #0
 8005498:	5499      	strb	r1, [r3, r2]
        
        return HAL_ERROR;
 800549a:	2301      	movs	r3, #1
 800549c:	e026      	b.n	80054ec <HAL_ADCEx_Calibration_Start+0x114>
    hadc->Instance->CR |= ADC_CR_ADCAL;
    
    tickstart = HAL_GetTick();  
    
    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	689b      	ldr	r3, [r3, #8]
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	dbe5      	blt.n	8005474 <HAL_ADCEx_Calibration_Start+0x9c>
        return HAL_ERROR;
      }
    }
    
    /* Restore ADC DMA transfer request after calibration */
    SET_BIT(hadc->Instance->CFGR1, backup_setting_adc_dma_transfer);
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	687a      	ldr	r2, [r7, #4]
 80054ae:	6812      	ldr	r2, [r2, #0]
 80054b0:	68d1      	ldr	r1, [r2, #12]
 80054b2:	68fa      	ldr	r2, [r7, #12]
 80054b4:	430a      	orrs	r2, r1
 80054b6:	60da      	str	r2, [r3, #12]
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80054bc:	2203      	movs	r2, #3
 80054be:	4393      	bics	r3, r2
 80054c0:	2201      	movs	r2, #1
 80054c2:	431a      	orrs	r2, r3
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	659a      	str	r2, [r3, #88]	; 0x58
 80054c8:	e009      	b.n	80054de <HAL_ADCEx_Calibration_Start+0x106>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80054ce:	2220      	movs	r2, #32
 80054d0:	431a      	orrs	r2, r3
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	659a      	str	r2, [r3, #88]	; 0x58
    
    tmp_hal_status = HAL_ERROR;
 80054d6:	2317      	movs	r3, #23
 80054d8:	18fb      	adds	r3, r7, r3
 80054da:	2201      	movs	r2, #1
 80054dc:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	2254      	movs	r2, #84	; 0x54
 80054e2:	2100      	movs	r1, #0
 80054e4:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 80054e6:	2317      	movs	r3, #23
 80054e8:	18fb      	adds	r3, r7, r3
 80054ea:	781b      	ldrb	r3, [r3, #0]
}
 80054ec:	0018      	movs	r0, r3
 80054ee:	46bd      	mov	sp, r7
 80054f0:	b006      	add	sp, #24
 80054f2:	bd80      	pop	{r7, pc}
 80054f4:	fffffefd 	.word	0xfffffefd

080054f8 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80054f8:	b580      	push	{r7, lr}
 80054fa:	b082      	sub	sp, #8
 80054fc:	af00      	add	r7, sp, #0
 80054fe:	0002      	movs	r2, r0
 8005500:	1dfb      	adds	r3, r7, #7
 8005502:	701a      	strb	r2, [r3, #0]
  NVIC->ISER[0] = (1 << ((uint32_t)(IRQn) & 0x1F));
 8005504:	4b06      	ldr	r3, [pc, #24]	; (8005520 <NVIC_EnableIRQ+0x28>)
 8005506:	1dfa      	adds	r2, r7, #7
 8005508:	7812      	ldrb	r2, [r2, #0]
 800550a:	0011      	movs	r1, r2
 800550c:	221f      	movs	r2, #31
 800550e:	400a      	ands	r2, r1
 8005510:	2101      	movs	r1, #1
 8005512:	4091      	lsls	r1, r2
 8005514:	000a      	movs	r2, r1
 8005516:	601a      	str	r2, [r3, #0]
}
 8005518:	46c0      	nop			; (mov r8, r8)
 800551a:	46bd      	mov	sp, r7
 800551c:	b002      	add	sp, #8
 800551e:	bd80      	pop	{r7, pc}
 8005520:	e000e100 	.word	0xe000e100

08005524 <NVIC_SetPendingIRQ>:
    The function sets the pending bit of an external interrupt.

    \param [in]      IRQn  Interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 8005524:	b580      	push	{r7, lr}
 8005526:	b082      	sub	sp, #8
 8005528:	af00      	add	r7, sp, #0
 800552a:	0002      	movs	r2, r0
 800552c:	1dfb      	adds	r3, r7, #7
 800552e:	701a      	strb	r2, [r3, #0]
  NVIC->ISPR[0] = (1 << ((uint32_t)(IRQn) & 0x1F));
 8005530:	4a08      	ldr	r2, [pc, #32]	; (8005554 <NVIC_SetPendingIRQ+0x30>)
 8005532:	1dfb      	adds	r3, r7, #7
 8005534:	781b      	ldrb	r3, [r3, #0]
 8005536:	0019      	movs	r1, r3
 8005538:	231f      	movs	r3, #31
 800553a:	400b      	ands	r3, r1
 800553c:	2101      	movs	r1, #1
 800553e:	4099      	lsls	r1, r3
 8005540:	000b      	movs	r3, r1
 8005542:	0019      	movs	r1, r3
 8005544:	2380      	movs	r3, #128	; 0x80
 8005546:	005b      	lsls	r3, r3, #1
 8005548:	50d1      	str	r1, [r2, r3]
}
 800554a:	46c0      	nop			; (mov r8, r8)
 800554c:	46bd      	mov	sp, r7
 800554e:	b002      	add	sp, #8
 8005550:	bd80      	pop	{r7, pc}
 8005552:	46c0      	nop			; (mov r8, r8)
 8005554:	e000e100 	.word	0xe000e100

08005558 <NVIC_ClearPendingIRQ>:
    The function clears the pending bit of an external interrupt.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8005558:	b580      	push	{r7, lr}
 800555a:	b082      	sub	sp, #8
 800555c:	af00      	add	r7, sp, #0
 800555e:	0002      	movs	r2, r0
 8005560:	1dfb      	adds	r3, r7, #7
 8005562:	701a      	strb	r2, [r3, #0]
  NVIC->ICPR[0] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
 8005564:	4a08      	ldr	r2, [pc, #32]	; (8005588 <NVIC_ClearPendingIRQ+0x30>)
 8005566:	1dfb      	adds	r3, r7, #7
 8005568:	781b      	ldrb	r3, [r3, #0]
 800556a:	0019      	movs	r1, r3
 800556c:	231f      	movs	r3, #31
 800556e:	400b      	ands	r3, r1
 8005570:	2101      	movs	r1, #1
 8005572:	4099      	lsls	r1, r3
 8005574:	000b      	movs	r3, r1
 8005576:	0019      	movs	r1, r3
 8005578:	23c0      	movs	r3, #192	; 0xc0
 800557a:	005b      	lsls	r3, r3, #1
 800557c:	50d1      	str	r1, [r2, r3]
}
 800557e:	46c0      	nop			; (mov r8, r8)
 8005580:	46bd      	mov	sp, r7
 8005582:	b002      	add	sp, #8
 8005584:	bd80      	pop	{r7, pc}
 8005586:	46c0      	nop			; (mov r8, r8)
 8005588:	e000e100 	.word	0xe000e100

0800558c <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800558c:	b5b0      	push	{r4, r5, r7, lr}
 800558e:	b082      	sub	sp, #8
 8005590:	af00      	add	r7, sp, #0
 8005592:	0002      	movs	r2, r0
 8005594:	6039      	str	r1, [r7, #0]
 8005596:	1dfb      	adds	r3, r7, #7
 8005598:	701a      	strb	r2, [r3, #0]
  if(IRQn < 0) {
 800559a:	1dfb      	adds	r3, r7, #7
 800559c:	781b      	ldrb	r3, [r3, #0]
 800559e:	2b7f      	cmp	r3, #127	; 0x7f
 80055a0:	d932      	bls.n	8005608 <NVIC_SetPriority+0x7c>
    SCB->SHP[_SHP_IDX(IRQn)] = (SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
 80055a2:	4c2f      	ldr	r4, [pc, #188]	; (8005660 <NVIC_SetPriority+0xd4>)
 80055a4:	1dfb      	adds	r3, r7, #7
 80055a6:	781b      	ldrb	r3, [r3, #0]
 80055a8:	001a      	movs	r2, r3
 80055aa:	230f      	movs	r3, #15
 80055ac:	4013      	ands	r3, r2
 80055ae:	3b08      	subs	r3, #8
 80055b0:	0899      	lsrs	r1, r3, #2
 80055b2:	4a2b      	ldr	r2, [pc, #172]	; (8005660 <NVIC_SetPriority+0xd4>)
 80055b4:	1dfb      	adds	r3, r7, #7
 80055b6:	781b      	ldrb	r3, [r3, #0]
 80055b8:	0018      	movs	r0, r3
 80055ba:	230f      	movs	r3, #15
 80055bc:	4003      	ands	r3, r0
 80055be:	3b08      	subs	r3, #8
 80055c0:	089b      	lsrs	r3, r3, #2
 80055c2:	3306      	adds	r3, #6
 80055c4:	009b      	lsls	r3, r3, #2
 80055c6:	18d3      	adds	r3, r2, r3
 80055c8:	3304      	adds	r3, #4
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	1dfa      	adds	r2, r7, #7
 80055ce:	7812      	ldrb	r2, [r2, #0]
 80055d0:	0010      	movs	r0, r2
 80055d2:	2203      	movs	r2, #3
 80055d4:	4002      	ands	r2, r0
 80055d6:	00d2      	lsls	r2, r2, #3
 80055d8:	20ff      	movs	r0, #255	; 0xff
 80055da:	4090      	lsls	r0, r2
 80055dc:	0002      	movs	r2, r0
 80055de:	43d2      	mvns	r2, r2
 80055e0:	401a      	ands	r2, r3
        (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
 80055e2:	683b      	ldr	r3, [r7, #0]
 80055e4:	019b      	lsls	r3, r3, #6
 80055e6:	20ff      	movs	r0, #255	; 0xff
 80055e8:	4018      	ands	r0, r3
 80055ea:	1dfb      	adds	r3, r7, #7
 80055ec:	781b      	ldrb	r3, [r3, #0]
 80055ee:	001d      	movs	r5, r3
 80055f0:	2303      	movs	r3, #3
 80055f2:	402b      	ands	r3, r5
 80055f4:	00db      	lsls	r3, r3, #3
 80055f6:	4098      	lsls	r0, r3
 80055f8:	0003      	movs	r3, r0
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[_SHP_IDX(IRQn)] = (SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
 80055fa:	431a      	orrs	r2, r3
 80055fc:	1d8b      	adds	r3, r1, #6
 80055fe:	009b      	lsls	r3, r3, #2
 8005600:	18e3      	adds	r3, r4, r3
 8005602:	3304      	adds	r3, #4
 8005604:	601a      	str	r2, [r3, #0]
        (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
  else {
    NVIC->IP[_IP_IDX(IRQn)] = (NVIC->IP[_IP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
        (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
}
 8005606:	e027      	b.n	8005658 <NVIC_SetPriority+0xcc>
{
  if(IRQn < 0) {
    SCB->SHP[_SHP_IDX(IRQn)] = (SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
        (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
  else {
    NVIC->IP[_IP_IDX(IRQn)] = (NVIC->IP[_IP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
 8005608:	4c16      	ldr	r4, [pc, #88]	; (8005664 <NVIC_SetPriority+0xd8>)
 800560a:	1dfb      	adds	r3, r7, #7
 800560c:	781b      	ldrb	r3, [r3, #0]
 800560e:	b25b      	sxtb	r3, r3
 8005610:	089b      	lsrs	r3, r3, #2
 8005612:	4914      	ldr	r1, [pc, #80]	; (8005664 <NVIC_SetPriority+0xd8>)
 8005614:	1dfa      	adds	r2, r7, #7
 8005616:	7812      	ldrb	r2, [r2, #0]
 8005618:	b252      	sxtb	r2, r2
 800561a:	0892      	lsrs	r2, r2, #2
 800561c:	32c0      	adds	r2, #192	; 0xc0
 800561e:	0092      	lsls	r2, r2, #2
 8005620:	5852      	ldr	r2, [r2, r1]
 8005622:	1df9      	adds	r1, r7, #7
 8005624:	7809      	ldrb	r1, [r1, #0]
 8005626:	0008      	movs	r0, r1
 8005628:	2103      	movs	r1, #3
 800562a:	4001      	ands	r1, r0
 800562c:	00c9      	lsls	r1, r1, #3
 800562e:	20ff      	movs	r0, #255	; 0xff
 8005630:	4088      	lsls	r0, r1
 8005632:	0001      	movs	r1, r0
 8005634:	43c9      	mvns	r1, r1
 8005636:	4011      	ands	r1, r2
        (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
 8005638:	683a      	ldr	r2, [r7, #0]
 800563a:	0192      	lsls	r2, r2, #6
 800563c:	20ff      	movs	r0, #255	; 0xff
 800563e:	4010      	ands	r0, r2
 8005640:	1dfa      	adds	r2, r7, #7
 8005642:	7812      	ldrb	r2, [r2, #0]
 8005644:	0015      	movs	r5, r2
 8005646:	2203      	movs	r2, #3
 8005648:	402a      	ands	r2, r5
 800564a:	00d2      	lsls	r2, r2, #3
 800564c:	4090      	lsls	r0, r2
 800564e:	0002      	movs	r2, r0
{
  if(IRQn < 0) {
    SCB->SHP[_SHP_IDX(IRQn)] = (SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
        (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
  else {
    NVIC->IP[_IP_IDX(IRQn)] = (NVIC->IP[_IP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
 8005650:	430a      	orrs	r2, r1
 8005652:	33c0      	adds	r3, #192	; 0xc0
 8005654:	009b      	lsls	r3, r3, #2
 8005656:	511a      	str	r2, [r3, r4]
        (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
}
 8005658:	46c0      	nop			; (mov r8, r8)
 800565a:	46bd      	mov	sp, r7
 800565c:	b002      	add	sp, #8
 800565e:	bdb0      	pop	{r4, r5, r7, pc}
 8005660:	e000ed00 	.word	0xe000ed00
 8005664:	e000e100 	.word	0xe000e100

08005668 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005668:	b580      	push	{r7, lr}
 800566a:	b084      	sub	sp, #16
 800566c:	af00      	add	r7, sp, #0
 800566e:	60b9      	str	r1, [r7, #8]
 8005670:	607a      	str	r2, [r7, #4]
 8005672:	230f      	movs	r3, #15
 8005674:	18fb      	adds	r3, r7, r3
 8005676:	1c02      	adds	r2, r0, #0
 8005678:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800567a:	68ba      	ldr	r2, [r7, #8]
 800567c:	230f      	movs	r3, #15
 800567e:	18fb      	adds	r3, r7, r3
 8005680:	781b      	ldrb	r3, [r3, #0]
 8005682:	b25b      	sxtb	r3, r3
 8005684:	0011      	movs	r1, r2
 8005686:	0018      	movs	r0, r3
 8005688:	f7ff ff80 	bl	800558c <NVIC_SetPriority>
}
 800568c:	46c0      	nop			; (mov r8, r8)
 800568e:	46bd      	mov	sp, r7
 8005690:	b004      	add	sp, #16
 8005692:	bd80      	pop	{r7, pc}

08005694 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005694:	b580      	push	{r7, lr}
 8005696:	b082      	sub	sp, #8
 8005698:	af00      	add	r7, sp, #0
 800569a:	0002      	movs	r2, r0
 800569c:	1dfb      	adds	r3, r7, #7
 800569e:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80056a0:	1dfb      	adds	r3, r7, #7
 80056a2:	781b      	ldrb	r3, [r3, #0]
 80056a4:	b25b      	sxtb	r3, r3
 80056a6:	0018      	movs	r0, r3
 80056a8:	f7ff ff26 	bl	80054f8 <NVIC_EnableIRQ>
}
 80056ac:	46c0      	nop			; (mov r8, r8)
 80056ae:	46bd      	mov	sp, r7
 80056b0:	b002      	add	sp, #8
 80056b2:	bd80      	pop	{r7, pc}

080056b4 <HAL_NVIC_SetPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_SetPendingIRQ(IRQn_Type IRQn)
{ 
 80056b4:	b580      	push	{r7, lr}
 80056b6:	b082      	sub	sp, #8
 80056b8:	af00      	add	r7, sp, #0
 80056ba:	0002      	movs	r2, r0
 80056bc:	1dfb      	adds	r3, r7, #7
 80056be:	701a      	strb	r2, [r3, #0]
  /* Set interrupt pending */
  NVIC_SetPendingIRQ(IRQn);
 80056c0:	1dfb      	adds	r3, r7, #7
 80056c2:	781b      	ldrb	r3, [r3, #0]
 80056c4:	b25b      	sxtb	r3, r3
 80056c6:	0018      	movs	r0, r3
 80056c8:	f7ff ff2c 	bl	8005524 <NVIC_SetPendingIRQ>
}
 80056cc:	46c0      	nop			; (mov r8, r8)
 80056ce:	46bd      	mov	sp, r7
 80056d0:	b002      	add	sp, #8
 80056d2:	bd80      	pop	{r7, pc}

080056d4 <HAL_NVIC_ClearPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{ 
 80056d4:	b580      	push	{r7, lr}
 80056d6:	b082      	sub	sp, #8
 80056d8:	af00      	add	r7, sp, #0
 80056da:	0002      	movs	r2, r0
 80056dc:	1dfb      	adds	r3, r7, #7
 80056de:	701a      	strb	r2, [r3, #0]
  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
 80056e0:	1dfb      	adds	r3, r7, #7
 80056e2:	781b      	ldrb	r3, [r3, #0]
 80056e4:	b25b      	sxtb	r3, r3
 80056e6:	0018      	movs	r0, r3
 80056e8:	f7ff ff36 	bl	8005558 <NVIC_ClearPendingIRQ>
}
 80056ec:	46c0      	nop			; (mov r8, r8)
 80056ee:	46bd      	mov	sp, r7
 80056f0:	b002      	add	sp, #8
 80056f2:	bd80      	pop	{r7, pc}

080056f4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80056f4:	b580      	push	{r7, lr}
 80056f6:	b086      	sub	sp, #24
 80056f8:	af00      	add	r7, sp, #0
 80056fa:	6078      	str	r0, [r7, #4]
 80056fc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80056fe:	2300      	movs	r3, #0
 8005700:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8005702:	2300      	movs	r3, #0
 8005704:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8005706:	2300      	movs	r3, #0
 8005708:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,(GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 800570a:	e155      	b.n	80059b8 <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 800570c:	683b      	ldr	r3, [r7, #0]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	2101      	movs	r1, #1
 8005712:	697a      	ldr	r2, [r7, #20]
 8005714:	4091      	lsls	r1, r2
 8005716:	000a      	movs	r2, r1
 8005718:	4013      	ands	r3, r2
 800571a:	60fb      	str	r3, [r7, #12]
    
    if(iocurrent)
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	2b00      	cmp	r3, #0
 8005720:	d100      	bne.n	8005724 <HAL_GPIO_Init+0x30>
 8005722:	e146      	b.n	80059b2 <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 8005724:	683b      	ldr	r3, [r7, #0]
 8005726:	685b      	ldr	r3, [r3, #4]
 8005728:	2b02      	cmp	r3, #2
 800572a:	d003      	beq.n	8005734 <HAL_GPIO_Init+0x40>
 800572c:	683b      	ldr	r3, [r7, #0]
 800572e:	685b      	ldr	r3, [r3, #4]
 8005730:	2b12      	cmp	r3, #18
 8005732:	d123      	bne.n	800577c <HAL_GPIO_Init+0x88>
      {
        /* Check if the Alternate function is compliant with the GPIO in use */
        assert_param(IS_GPIO_AF_AVAILABLE(GPIOx,(GPIO_Init->Alternate)));
        /* Configure Alternate function mapped with the current IO */ 
        temp = GPIOx->AFR[position >> 3U];
 8005734:	697b      	ldr	r3, [r7, #20]
 8005736:	08da      	lsrs	r2, r3, #3
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	3208      	adds	r2, #8
 800573c:	0092      	lsls	r2, r2, #2
 800573e:	58d3      	ldr	r3, [r2, r3]
 8005740:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)0xFU << ((uint32_t)(position & (uint32_t)0x07U) * 4U)) ;
 8005742:	697b      	ldr	r3, [r7, #20]
 8005744:	2207      	movs	r2, #7
 8005746:	4013      	ands	r3, r2
 8005748:	009b      	lsls	r3, r3, #2
 800574a:	220f      	movs	r2, #15
 800574c:	409a      	lsls	r2, r3
 800574e:	0013      	movs	r3, r2
 8005750:	43da      	mvns	r2, r3
 8005752:	693b      	ldr	r3, [r7, #16]
 8005754:	4013      	ands	r3, r2
 8005756:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U)) ;
 8005758:	683b      	ldr	r3, [r7, #0]
 800575a:	691a      	ldr	r2, [r3, #16]
 800575c:	697b      	ldr	r3, [r7, #20]
 800575e:	2107      	movs	r1, #7
 8005760:	400b      	ands	r3, r1
 8005762:	009b      	lsls	r3, r3, #2
 8005764:	409a      	lsls	r2, r3
 8005766:	0013      	movs	r3, r2
 8005768:	693a      	ldr	r2, [r7, #16]
 800576a:	4313      	orrs	r3, r2
 800576c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800576e:	697b      	ldr	r3, [r7, #20]
 8005770:	08da      	lsrs	r2, r3, #3
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	3208      	adds	r2, #8
 8005776:	0092      	lsls	r2, r2, #2
 8005778:	6939      	ldr	r1, [r7, #16]
 800577a:	50d1      	str	r1, [r2, r3]
      } 

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800577c:	683b      	ldr	r3, [r7, #0]
 800577e:	685b      	ldr	r3, [r3, #4]
 8005780:	2b01      	cmp	r3, #1
 8005782:	d00b      	beq.n	800579c <HAL_GPIO_Init+0xa8>
 8005784:	683b      	ldr	r3, [r7, #0]
 8005786:	685b      	ldr	r3, [r3, #4]
 8005788:	2b02      	cmp	r3, #2
 800578a:	d007      	beq.n	800579c <HAL_GPIO_Init+0xa8>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800578c:	683b      	ldr	r3, [r7, #0]
 800578e:	685b      	ldr	r3, [r3, #4]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U)) ;
        GPIOx->AFR[position >> 3U] = temp;
      } 

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005790:	2b11      	cmp	r3, #17
 8005792:	d003      	beq.n	800579c <HAL_GPIO_Init+0xa8>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005794:	683b      	ldr	r3, [r7, #0]
 8005796:	685b      	ldr	r3, [r3, #4]
 8005798:	2b12      	cmp	r3, #18
 800579a:	d130      	bne.n	80057fe <HAL_GPIO_Init+0x10a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	689b      	ldr	r3, [r3, #8]
 80057a0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 80057a2:	697b      	ldr	r3, [r7, #20]
 80057a4:	005b      	lsls	r3, r3, #1
 80057a6:	2203      	movs	r2, #3
 80057a8:	409a      	lsls	r2, r3
 80057aa:	0013      	movs	r3, r2
 80057ac:	43da      	mvns	r2, r3
 80057ae:	693b      	ldr	r3, [r7, #16]
 80057b0:	4013      	ands	r3, r2
 80057b2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80057b4:	683b      	ldr	r3, [r7, #0]
 80057b6:	68da      	ldr	r2, [r3, #12]
 80057b8:	697b      	ldr	r3, [r7, #20]
 80057ba:	005b      	lsls	r3, r3, #1
 80057bc:	409a      	lsls	r2, r3
 80057be:	0013      	movs	r3, r2
 80057c0:	693a      	ldr	r2, [r7, #16]
 80057c2:	4313      	orrs	r3, r2
 80057c4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	693a      	ldr	r2, [r7, #16]
 80057ca:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp= GPIOx->OTYPER;
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	685b      	ldr	r3, [r3, #4]
 80057d0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80057d2:	2201      	movs	r2, #1
 80057d4:	697b      	ldr	r3, [r7, #20]
 80057d6:	409a      	lsls	r2, r3
 80057d8:	0013      	movs	r3, r2
 80057da:	43da      	mvns	r2, r3
 80057dc:	693b      	ldr	r3, [r7, #16]
 80057de:	4013      	ands	r3, r2
 80057e0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80057e2:	683b      	ldr	r3, [r7, #0]
 80057e4:	685b      	ldr	r3, [r3, #4]
 80057e6:	091b      	lsrs	r3, r3, #4
 80057e8:	2201      	movs	r2, #1
 80057ea:	401a      	ands	r2, r3
 80057ec:	697b      	ldr	r3, [r7, #20]
 80057ee:	409a      	lsls	r2, r3
 80057f0:	0013      	movs	r3, r2
 80057f2:	693a      	ldr	r2, [r7, #16]
 80057f4:	4313      	orrs	r3, r2
 80057f6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	693a      	ldr	r2, [r7, #16]
 80057fc:	605a      	str	r2, [r3, #4]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8005804:	697b      	ldr	r3, [r7, #20]
 8005806:	005b      	lsls	r3, r3, #1
 8005808:	2203      	movs	r2, #3
 800580a:	409a      	lsls	r2, r3
 800580c:	0013      	movs	r3, r2
 800580e:	43da      	mvns	r2, r3
 8005810:	693b      	ldr	r3, [r7, #16]
 8005812:	4013      	ands	r3, r2
 8005814:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005816:	683b      	ldr	r3, [r7, #0]
 8005818:	685b      	ldr	r3, [r3, #4]
 800581a:	2203      	movs	r2, #3
 800581c:	401a      	ands	r2, r3
 800581e:	697b      	ldr	r3, [r7, #20]
 8005820:	005b      	lsls	r3, r3, #1
 8005822:	409a      	lsls	r2, r3
 8005824:	0013      	movs	r3, r2
 8005826:	693a      	ldr	r2, [r7, #16]
 8005828:	4313      	orrs	r3, r2
 800582a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	693a      	ldr	r2, [r7, #16]
 8005830:	601a      	str	r2, [r3, #0]

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	68db      	ldr	r3, [r3, #12]
 8005836:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005838:	697b      	ldr	r3, [r7, #20]
 800583a:	005b      	lsls	r3, r3, #1
 800583c:	2203      	movs	r2, #3
 800583e:	409a      	lsls	r2, r3
 8005840:	0013      	movs	r3, r2
 8005842:	43da      	mvns	r2, r3
 8005844:	693b      	ldr	r3, [r7, #16]
 8005846:	4013      	ands	r3, r2
 8005848:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U)); 
 800584a:	683b      	ldr	r3, [r7, #0]
 800584c:	689a      	ldr	r2, [r3, #8]
 800584e:	697b      	ldr	r3, [r7, #20]
 8005850:	005b      	lsls	r3, r3, #1
 8005852:	409a      	lsls	r2, r3
 8005854:	0013      	movs	r3, r2
 8005856:	693a      	ldr	r2, [r7, #16]
 8005858:	4313      	orrs	r3, r2
 800585a:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	693a      	ldr	r2, [r7, #16]
 8005860:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8005862:	683b      	ldr	r3, [r7, #0]
 8005864:	685a      	ldr	r2, [r3, #4]
 8005866:	2380      	movs	r3, #128	; 0x80
 8005868:	055b      	lsls	r3, r3, #21
 800586a:	4013      	ands	r3, r2
 800586c:	d100      	bne.n	8005870 <HAL_GPIO_Init+0x17c>
 800586e:	e0a0      	b.n	80059b2 <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005870:	4b57      	ldr	r3, [pc, #348]	; (80059d0 <HAL_GPIO_Init+0x2dc>)
 8005872:	4a57      	ldr	r2, [pc, #348]	; (80059d0 <HAL_GPIO_Init+0x2dc>)
 8005874:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005876:	2101      	movs	r1, #1
 8005878:	430a      	orrs	r2, r1
 800587a:	635a      	str	r2, [r3, #52]	; 0x34
        
        temp = SYSCFG->EXTICR[position >> 2U];
 800587c:	4a55      	ldr	r2, [pc, #340]	; (80059d4 <HAL_GPIO_Init+0x2e0>)
 800587e:	697b      	ldr	r3, [r7, #20]
 8005880:	089b      	lsrs	r3, r3, #2
 8005882:	3302      	adds	r3, #2
 8005884:	009b      	lsls	r3, r3, #2
 8005886:	589b      	ldr	r3, [r3, r2]
 8005888:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, ((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 800588a:	697b      	ldr	r3, [r7, #20]
 800588c:	2203      	movs	r2, #3
 800588e:	4013      	ands	r3, r2
 8005890:	009b      	lsls	r3, r3, #2
 8005892:	220f      	movs	r2, #15
 8005894:	409a      	lsls	r2, r3
 8005896:	0013      	movs	r3, r2
 8005898:	43da      	mvns	r2, r3
 800589a:	693b      	ldr	r3, [r7, #16]
 800589c:	4013      	ands	r3, r2
 800589e:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 80058a0:	687a      	ldr	r2, [r7, #4]
 80058a2:	23a0      	movs	r3, #160	; 0xa0
 80058a4:	05db      	lsls	r3, r3, #23
 80058a6:	429a      	cmp	r2, r3
 80058a8:	d01f      	beq.n	80058ea <HAL_GPIO_Init+0x1f6>
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	4a4a      	ldr	r2, [pc, #296]	; (80059d8 <HAL_GPIO_Init+0x2e4>)
 80058ae:	4293      	cmp	r3, r2
 80058b0:	d019      	beq.n	80058e6 <HAL_GPIO_Init+0x1f2>
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	4a49      	ldr	r2, [pc, #292]	; (80059dc <HAL_GPIO_Init+0x2e8>)
 80058b6:	4293      	cmp	r3, r2
 80058b8:	d013      	beq.n	80058e2 <HAL_GPIO_Init+0x1ee>
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	4a48      	ldr	r2, [pc, #288]	; (80059e0 <HAL_GPIO_Init+0x2ec>)
 80058be:	4293      	cmp	r3, r2
 80058c0:	d00d      	beq.n	80058de <HAL_GPIO_Init+0x1ea>
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	4a47      	ldr	r2, [pc, #284]	; (80059e4 <HAL_GPIO_Init+0x2f0>)
 80058c6:	4293      	cmp	r3, r2
 80058c8:	d007      	beq.n	80058da <HAL_GPIO_Init+0x1e6>
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	4a46      	ldr	r2, [pc, #280]	; (80059e8 <HAL_GPIO_Init+0x2f4>)
 80058ce:	4293      	cmp	r3, r2
 80058d0:	d101      	bne.n	80058d6 <HAL_GPIO_Init+0x1e2>
 80058d2:	2305      	movs	r3, #5
 80058d4:	e00a      	b.n	80058ec <HAL_GPIO_Init+0x1f8>
 80058d6:	2306      	movs	r3, #6
 80058d8:	e008      	b.n	80058ec <HAL_GPIO_Init+0x1f8>
 80058da:	2304      	movs	r3, #4
 80058dc:	e006      	b.n	80058ec <HAL_GPIO_Init+0x1f8>
 80058de:	2303      	movs	r3, #3
 80058e0:	e004      	b.n	80058ec <HAL_GPIO_Init+0x1f8>
 80058e2:	2302      	movs	r3, #2
 80058e4:	e002      	b.n	80058ec <HAL_GPIO_Init+0x1f8>
 80058e6:	2301      	movs	r3, #1
 80058e8:	e000      	b.n	80058ec <HAL_GPIO_Init+0x1f8>
 80058ea:	2300      	movs	r3, #0
 80058ec:	697a      	ldr	r2, [r7, #20]
 80058ee:	2103      	movs	r1, #3
 80058f0:	400a      	ands	r2, r1
 80058f2:	0092      	lsls	r2, r2, #2
 80058f4:	4093      	lsls	r3, r2
 80058f6:	693a      	ldr	r2, [r7, #16]
 80058f8:	4313      	orrs	r3, r2
 80058fa:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80058fc:	4935      	ldr	r1, [pc, #212]	; (80059d4 <HAL_GPIO_Init+0x2e0>)
 80058fe:	697b      	ldr	r3, [r7, #20]
 8005900:	089b      	lsrs	r3, r3, #2
 8005902:	3302      	adds	r3, #2
 8005904:	009b      	lsls	r3, r3, #2
 8005906:	693a      	ldr	r2, [r7, #16]
 8005908:	505a      	str	r2, [r3, r1]
                  
        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800590a:	4b38      	ldr	r3, [pc, #224]	; (80059ec <HAL_GPIO_Init+0x2f8>)
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	43da      	mvns	r2, r3
 8005914:	693b      	ldr	r3, [r7, #16]
 8005916:	4013      	ands	r3, r2
 8005918:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800591a:	683b      	ldr	r3, [r7, #0]
 800591c:	685a      	ldr	r2, [r3, #4]
 800591e:	2380      	movs	r3, #128	; 0x80
 8005920:	025b      	lsls	r3, r3, #9
 8005922:	4013      	ands	r3, r2
 8005924:	d003      	beq.n	800592e <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 8005926:	693a      	ldr	r2, [r7, #16]
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	4313      	orrs	r3, r2
 800592c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800592e:	4b2f      	ldr	r3, [pc, #188]	; (80059ec <HAL_GPIO_Init+0x2f8>)
 8005930:	693a      	ldr	r2, [r7, #16]
 8005932:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8005934:	4b2d      	ldr	r3, [pc, #180]	; (80059ec <HAL_GPIO_Init+0x2f8>)
 8005936:	685b      	ldr	r3, [r3, #4]
 8005938:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	43da      	mvns	r2, r3
 800593e:	693b      	ldr	r3, [r7, #16]
 8005940:	4013      	ands	r3, r2
 8005942:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005944:	683b      	ldr	r3, [r7, #0]
 8005946:	685a      	ldr	r2, [r3, #4]
 8005948:	2380      	movs	r3, #128	; 0x80
 800594a:	029b      	lsls	r3, r3, #10
 800594c:	4013      	ands	r3, r2
 800594e:	d003      	beq.n	8005958 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8005950:	693a      	ldr	r2, [r7, #16]
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	4313      	orrs	r3, r2
 8005956:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8005958:	4b24      	ldr	r3, [pc, #144]	; (80059ec <HAL_GPIO_Init+0x2f8>)
 800595a:	693a      	ldr	r2, [r7, #16]
 800595c:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800595e:	4b23      	ldr	r3, [pc, #140]	; (80059ec <HAL_GPIO_Init+0x2f8>)
 8005960:	689b      	ldr	r3, [r3, #8]
 8005962:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	43da      	mvns	r2, r3
 8005968:	693b      	ldr	r3, [r7, #16]
 800596a:	4013      	ands	r3, r2
 800596c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800596e:	683b      	ldr	r3, [r7, #0]
 8005970:	685a      	ldr	r2, [r3, #4]
 8005972:	2380      	movs	r3, #128	; 0x80
 8005974:	035b      	lsls	r3, r3, #13
 8005976:	4013      	ands	r3, r2
 8005978:	d003      	beq.n	8005982 <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 800597a:	693a      	ldr	r2, [r7, #16]
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	4313      	orrs	r3, r2
 8005980:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8005982:	4b1a      	ldr	r3, [pc, #104]	; (80059ec <HAL_GPIO_Init+0x2f8>)
 8005984:	693a      	ldr	r2, [r7, #16]
 8005986:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8005988:	4b18      	ldr	r3, [pc, #96]	; (80059ec <HAL_GPIO_Init+0x2f8>)
 800598a:	68db      	ldr	r3, [r3, #12]
 800598c:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	43da      	mvns	r2, r3
 8005992:	693b      	ldr	r3, [r7, #16]
 8005994:	4013      	ands	r3, r2
 8005996:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005998:	683b      	ldr	r3, [r7, #0]
 800599a:	685a      	ldr	r2, [r3, #4]
 800599c:	2380      	movs	r3, #128	; 0x80
 800599e:	039b      	lsls	r3, r3, #14
 80059a0:	4013      	ands	r3, r2
 80059a2:	d003      	beq.n	80059ac <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 80059a4:	693a      	ldr	r2, [r7, #16]
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	4313      	orrs	r3, r2
 80059aa:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80059ac:	4b0f      	ldr	r3, [pc, #60]	; (80059ec <HAL_GPIO_Init+0x2f8>)
 80059ae:	693a      	ldr	r2, [r7, #16]
 80059b0:	60da      	str	r2, [r3, #12]
      }
    }
    position++;
 80059b2:	697b      	ldr	r3, [r7, #20]
 80059b4:	3301      	adds	r3, #1
 80059b6:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,(GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 80059b8:	683b      	ldr	r3, [r7, #0]
 80059ba:	681a      	ldr	r2, [r3, #0]
 80059bc:	697b      	ldr	r3, [r7, #20]
 80059be:	40da      	lsrs	r2, r3
 80059c0:	1e13      	subs	r3, r2, #0
 80059c2:	d000      	beq.n	80059c6 <HAL_GPIO_Init+0x2d2>
 80059c4:	e6a2      	b.n	800570c <HAL_GPIO_Init+0x18>
        EXTI->FTSR = temp;
      }
    }
    position++;
  }
}
 80059c6:	46c0      	nop			; (mov r8, r8)
 80059c8:	46bd      	mov	sp, r7
 80059ca:	b006      	add	sp, #24
 80059cc:	bd80      	pop	{r7, pc}
 80059ce:	46c0      	nop			; (mov r8, r8)
 80059d0:	40021000 	.word	0x40021000
 80059d4:	40010000 	.word	0x40010000
 80059d8:	50000400 	.word	0x50000400
 80059dc:	50000800 	.word	0x50000800
 80059e0:	50000c00 	.word	0x50000c00
 80059e4:	50001000 	.word	0x50001000
 80059e8:	50001c00 	.word	0x50001c00
 80059ec:	40010400 	.word	0x40010400

080059f0 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80059f0:	b580      	push	{r7, lr}
 80059f2:	b082      	sub	sp, #8
 80059f4:	af00      	add	r7, sp, #0
 80059f6:	6078      	str	r0, [r7, #4]
 80059f8:	0008      	movs	r0, r1
 80059fa:	0011      	movs	r1, r2
 80059fc:	1cbb      	adds	r3, r7, #2
 80059fe:	1c02      	adds	r2, r0, #0
 8005a00:	801a      	strh	r2, [r3, #0]
 8005a02:	1c7b      	adds	r3, r7, #1
 8005a04:	1c0a      	adds	r2, r1, #0
 8005a06:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));
  
  if(PinState != GPIO_PIN_RESET)
 8005a08:	1c7b      	adds	r3, r7, #1
 8005a0a:	781b      	ldrb	r3, [r3, #0]
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d004      	beq.n	8005a1a <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005a10:	1cbb      	adds	r3, r7, #2
 8005a12:	881a      	ldrh	r2, [r3, #0]
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8005a18:	e003      	b.n	8005a22 <HAL_GPIO_WritePin+0x32>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
 8005a1a:	1cbb      	adds	r3, r7, #2
 8005a1c:	881a      	ldrh	r2, [r3, #0]
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	629a      	str	r2, [r3, #40]	; 0x28
  }
}
 8005a22:	46c0      	nop			; (mov r8, r8)
 8005a24:	46bd      	mov	sp, r7
 8005a26:	b002      	add	sp, #8
 8005a28:	bd80      	pop	{r7, pc}
 8005a2a:	46c0      	nop			; (mov r8, r8)

08005a2c <HAL_GPIO_TogglePin>:
  *                All port bits are not necessarily available on all GPIOs.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005a2c:	b580      	push	{r7, lr}
 8005a2e:	b082      	sub	sp, #8
 8005a30:	af00      	add	r7, sp, #0
 8005a32:	6078      	str	r0, [r7, #4]
 8005a34:	000a      	movs	r2, r1
 8005a36:	1cbb      	adds	r3, r7, #2
 8005a38:	801a      	strh	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	695a      	ldr	r2, [r3, #20]
 8005a3e:	1cbb      	adds	r3, r7, #2
 8005a40:	881b      	ldrh	r3, [r3, #0]
 8005a42:	405a      	eors	r2, r3
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	615a      	str	r2, [r3, #20]
}
 8005a48:	46c0      	nop			; (mov r8, r8)
 8005a4a:	46bd      	mov	sp, r7
 8005a4c:	b002      	add	sp, #8
 8005a4e:	bd80      	pop	{r7, pc}

08005a50 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected to the EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005a50:	b580      	push	{r7, lr}
 8005a52:	b082      	sub	sp, #8
 8005a54:	af00      	add	r7, sp, #0
 8005a56:	0002      	movs	r2, r0
 8005a58:	1dbb      	adds	r3, r7, #6
 8005a5a:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET) 
 8005a5c:	4b09      	ldr	r3, [pc, #36]	; (8005a84 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8005a5e:	695b      	ldr	r3, [r3, #20]
 8005a60:	1dba      	adds	r2, r7, #6
 8005a62:	8812      	ldrh	r2, [r2, #0]
 8005a64:	4013      	ands	r3, r2
 8005a66:	d008      	beq.n	8005a7a <HAL_GPIO_EXTI_IRQHandler+0x2a>
  { 
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005a68:	4b06      	ldr	r3, [pc, #24]	; (8005a84 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8005a6a:	1dba      	adds	r2, r7, #6
 8005a6c:	8812      	ldrh	r2, [r2, #0]
 8005a6e:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005a70:	1dbb      	adds	r3, r7, #6
 8005a72:	881b      	ldrh	r3, [r3, #0]
 8005a74:	0018      	movs	r0, r3
 8005a76:	f005 f96b 	bl	800ad50 <HAL_GPIO_EXTI_Callback>
  }
}
 8005a7a:	46c0      	nop			; (mov r8, r8)
 8005a7c:	46bd      	mov	sp, r7
 8005a7e:	b002      	add	sp, #8
 8005a80:	bd80      	pop	{r7, pc}
 8005a82:	46c0      	nop			; (mov r8, r8)
 8005a84:	40010400 	.word	0x40010400

08005a88 <HAL_PWR_DisablePVD>:
/**
  * @brief Disables the Power Voltage Detector(PVD).
  * @retval None
  */
void HAL_PWR_DisablePVD(void)
{
 8005a88:	b580      	push	{r7, lr}
 8005a8a:	af00      	add	r7, sp, #0
  /* Disable the power voltage detector */
  CLEAR_BIT(PWR->CR, PWR_CR_PVDE);
 8005a8c:	4b04      	ldr	r3, [pc, #16]	; (8005aa0 <HAL_PWR_DisablePVD+0x18>)
 8005a8e:	4a04      	ldr	r2, [pc, #16]	; (8005aa0 <HAL_PWR_DisablePVD+0x18>)
 8005a90:	6812      	ldr	r2, [r2, #0]
 8005a92:	2110      	movs	r1, #16
 8005a94:	438a      	bics	r2, r1
 8005a96:	601a      	str	r2, [r3, #0]
}
 8005a98:	46c0      	nop			; (mov r8, r8)
 8005a9a:	46bd      	mov	sp, r7
 8005a9c:	bd80      	pop	{r7, pc}
 8005a9e:	46c0      	nop			; (mov r8, r8)
 8005aa0:	40007000 	.word	0x40007000

08005aa4 <HAL_PWREx_EnableFastWakeUp>:
  *        Means, when ULP = 1 and FWU = 1 :VREFINT startup time is ignored when 
  *        exiting from low power mode.
  * @retval None
  */
void HAL_PWREx_EnableFastWakeUp(void)
{
 8005aa4:	b580      	push	{r7, lr}
 8005aa6:	af00      	add	r7, sp, #0
  /* Enable the fast wake up */
  SET_BIT(PWR->CR, PWR_CR_FWU);
 8005aa8:	4b04      	ldr	r3, [pc, #16]	; (8005abc <HAL_PWREx_EnableFastWakeUp+0x18>)
 8005aaa:	4a04      	ldr	r2, [pc, #16]	; (8005abc <HAL_PWREx_EnableFastWakeUp+0x18>)
 8005aac:	6812      	ldr	r2, [r2, #0]
 8005aae:	2180      	movs	r1, #128	; 0x80
 8005ab0:	00c9      	lsls	r1, r1, #3
 8005ab2:	430a      	orrs	r2, r1
 8005ab4:	601a      	str	r2, [r3, #0]
}
 8005ab6:	46c0      	nop			; (mov r8, r8)
 8005ab8:	46bd      	mov	sp, r7
 8005aba:	bd80      	pop	{r7, pc}
 8005abc:	40007000 	.word	0x40007000

08005ac0 <HAL_PWREx_EnableUltraLowPower>:
/**
  * @brief  Enables the Ultra Low Power mode
  * @retval None
  */
void HAL_PWREx_EnableUltraLowPower(void)
{
 8005ac0:	b580      	push	{r7, lr}
 8005ac2:	af00      	add	r7, sp, #0
  /* Enable the Ultra Low Power mode */
  SET_BIT(PWR->CR, PWR_CR_ULP);
 8005ac4:	4b04      	ldr	r3, [pc, #16]	; (8005ad8 <HAL_PWREx_EnableUltraLowPower+0x18>)
 8005ac6:	4a04      	ldr	r2, [pc, #16]	; (8005ad8 <HAL_PWREx_EnableUltraLowPower+0x18>)
 8005ac8:	6812      	ldr	r2, [r2, #0]
 8005aca:	2180      	movs	r1, #128	; 0x80
 8005acc:	0089      	lsls	r1, r1, #2
 8005ace:	430a      	orrs	r2, r1
 8005ad0:	601a      	str	r2, [r3, #0]
}
 8005ad2:	46c0      	nop			; (mov r8, r8)
 8005ad4:	46bd      	mov	sp, r7
 8005ad6:	bd80      	pop	{r7, pc}
 8005ad8:	40007000 	.word	0x40007000

08005adc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005adc:	b580      	push	{r7, lr}
 8005ade:	b086      	sub	sp, #24
 8005ae0:	af00      	add	r7, sp, #0
 8005ae2:	6078      	str	r0, [r7, #4]
   uint32_t tickstart = 0U;
 8005ae4:	2300      	movs	r3, #0
 8005ae6:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	2201      	movs	r2, #1
 8005aee:	4013      	ands	r3, r2
 8005af0:	d100      	bne.n	8005af4 <HAL_RCC_OscConfig+0x18>
 8005af2:	e087      	b.n	8005c04 <HAL_RCC_OscConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8005af4:	4bc0      	ldr	r3, [pc, #768]	; (8005df8 <HAL_RCC_OscConfig+0x31c>)
 8005af6:	68db      	ldr	r3, [r3, #12]
 8005af8:	220c      	movs	r2, #12
 8005afa:	4013      	ands	r3, r2
 8005afc:	2b08      	cmp	r3, #8
 8005afe:	d00b      	beq.n	8005b18 <HAL_RCC_OscConfig+0x3c>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8005b00:	4bbd      	ldr	r3, [pc, #756]	; (8005df8 <HAL_RCC_OscConfig+0x31c>)
 8005b02:	68db      	ldr	r3, [r3, #12]
 8005b04:	220c      	movs	r2, #12
 8005b06:	4013      	ands	r3, r2
 8005b08:	2b0c      	cmp	r3, #12
 8005b0a:	d114      	bne.n	8005b36 <HAL_RCC_OscConfig+0x5a>
 8005b0c:	4bba      	ldr	r3, [pc, #744]	; (8005df8 <HAL_RCC_OscConfig+0x31c>)
 8005b0e:	68da      	ldr	r2, [r3, #12]
 8005b10:	2380      	movs	r3, #128	; 0x80
 8005b12:	025b      	lsls	r3, r3, #9
 8005b14:	4013      	ands	r3, r2
 8005b16:	d00e      	beq.n	8005b36 <HAL_RCC_OscConfig+0x5a>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005b18:	4bb7      	ldr	r3, [pc, #732]	; (8005df8 <HAL_RCC_OscConfig+0x31c>)
 8005b1a:	681a      	ldr	r2, [r3, #0]
 8005b1c:	2380      	movs	r3, #128	; 0x80
 8005b1e:	029b      	lsls	r3, r3, #10
 8005b20:	4013      	ands	r3, r2
 8005b22:	d100      	bne.n	8005b26 <HAL_RCC_OscConfig+0x4a>
 8005b24:	e06d      	b.n	8005c02 <HAL_RCC_OscConfig+0x126>
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	685b      	ldr	r3, [r3, #4]
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d000      	beq.n	8005b30 <HAL_RCC_OscConfig+0x54>
 8005b2e:	e068      	b.n	8005c02 <HAL_RCC_OscConfig+0x126>
      {
        return HAL_ERROR;
 8005b30:	2301      	movs	r3, #1
 8005b32:	f000 fb6d 	bl	8006210 <HAL_RCC_OscConfig+0x734>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	685a      	ldr	r2, [r3, #4]
 8005b3a:	2380      	movs	r3, #128	; 0x80
 8005b3c:	025b      	lsls	r3, r3, #9
 8005b3e:	429a      	cmp	r2, r3
 8005b40:	d107      	bne.n	8005b52 <HAL_RCC_OscConfig+0x76>
 8005b42:	4bad      	ldr	r3, [pc, #692]	; (8005df8 <HAL_RCC_OscConfig+0x31c>)
 8005b44:	4aac      	ldr	r2, [pc, #688]	; (8005df8 <HAL_RCC_OscConfig+0x31c>)
 8005b46:	6812      	ldr	r2, [r2, #0]
 8005b48:	2180      	movs	r1, #128	; 0x80
 8005b4a:	0249      	lsls	r1, r1, #9
 8005b4c:	430a      	orrs	r2, r1
 8005b4e:	601a      	str	r2, [r3, #0]
 8005b50:	e027      	b.n	8005ba2 <HAL_RCC_OscConfig+0xc6>
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	685a      	ldr	r2, [r3, #4]
 8005b56:	23a0      	movs	r3, #160	; 0xa0
 8005b58:	02db      	lsls	r3, r3, #11
 8005b5a:	429a      	cmp	r2, r3
 8005b5c:	d10e      	bne.n	8005b7c <HAL_RCC_OscConfig+0xa0>
 8005b5e:	4ba6      	ldr	r3, [pc, #664]	; (8005df8 <HAL_RCC_OscConfig+0x31c>)
 8005b60:	4aa5      	ldr	r2, [pc, #660]	; (8005df8 <HAL_RCC_OscConfig+0x31c>)
 8005b62:	6812      	ldr	r2, [r2, #0]
 8005b64:	2180      	movs	r1, #128	; 0x80
 8005b66:	02c9      	lsls	r1, r1, #11
 8005b68:	430a      	orrs	r2, r1
 8005b6a:	601a      	str	r2, [r3, #0]
 8005b6c:	4ba2      	ldr	r3, [pc, #648]	; (8005df8 <HAL_RCC_OscConfig+0x31c>)
 8005b6e:	4aa2      	ldr	r2, [pc, #648]	; (8005df8 <HAL_RCC_OscConfig+0x31c>)
 8005b70:	6812      	ldr	r2, [r2, #0]
 8005b72:	2180      	movs	r1, #128	; 0x80
 8005b74:	0249      	lsls	r1, r1, #9
 8005b76:	430a      	orrs	r2, r1
 8005b78:	601a      	str	r2, [r3, #0]
 8005b7a:	e012      	b.n	8005ba2 <HAL_RCC_OscConfig+0xc6>
 8005b7c:	4b9e      	ldr	r3, [pc, #632]	; (8005df8 <HAL_RCC_OscConfig+0x31c>)
 8005b7e:	4a9e      	ldr	r2, [pc, #632]	; (8005df8 <HAL_RCC_OscConfig+0x31c>)
 8005b80:	6812      	ldr	r2, [r2, #0]
 8005b82:	499e      	ldr	r1, [pc, #632]	; (8005dfc <HAL_RCC_OscConfig+0x320>)
 8005b84:	400a      	ands	r2, r1
 8005b86:	601a      	str	r2, [r3, #0]
 8005b88:	4b9b      	ldr	r3, [pc, #620]	; (8005df8 <HAL_RCC_OscConfig+0x31c>)
 8005b8a:	681a      	ldr	r2, [r3, #0]
 8005b8c:	2380      	movs	r3, #128	; 0x80
 8005b8e:	025b      	lsls	r3, r3, #9
 8005b90:	4013      	ands	r3, r2
 8005b92:	60fb      	str	r3, [r7, #12]
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	4b98      	ldr	r3, [pc, #608]	; (8005df8 <HAL_RCC_OscConfig+0x31c>)
 8005b98:	4a97      	ldr	r2, [pc, #604]	; (8005df8 <HAL_RCC_OscConfig+0x31c>)
 8005b9a:	6812      	ldr	r2, [r2, #0]
 8005b9c:	4998      	ldr	r1, [pc, #608]	; (8005e00 <HAL_RCC_OscConfig+0x324>)
 8005b9e:	400a      	ands	r2, r1
 8005ba0:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	685b      	ldr	r3, [r3, #4]
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d015      	beq.n	8005bd6 <HAL_RCC_OscConfig+0xfa>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005baa:	f7ff f877 	bl	8004c9c <HAL_GetTick>
 8005bae:	0003      	movs	r3, r0
 8005bb0:	613b      	str	r3, [r7, #16]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005bb2:	e009      	b.n	8005bc8 <HAL_RCC_OscConfig+0xec>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005bb4:	f7ff f872 	bl	8004c9c <HAL_GetTick>
 8005bb8:	0002      	movs	r2, r0
 8005bba:	693b      	ldr	r3, [r7, #16]
 8005bbc:	1ad3      	subs	r3, r2, r3
 8005bbe:	4a91      	ldr	r2, [pc, #580]	; (8005e04 <HAL_RCC_OscConfig+0x328>)
 8005bc0:	4293      	cmp	r3, r2
 8005bc2:	d901      	bls.n	8005bc8 <HAL_RCC_OscConfig+0xec>
          {
            return HAL_TIMEOUT;
 8005bc4:	2303      	movs	r3, #3
 8005bc6:	e323      	b.n	8006210 <HAL_RCC_OscConfig+0x734>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005bc8:	4b8b      	ldr	r3, [pc, #556]	; (8005df8 <HAL_RCC_OscConfig+0x31c>)
 8005bca:	681a      	ldr	r2, [r3, #0]
 8005bcc:	2380      	movs	r3, #128	; 0x80
 8005bce:	029b      	lsls	r3, r3, #10
 8005bd0:	4013      	ands	r3, r2
 8005bd2:	d0ef      	beq.n	8005bb4 <HAL_RCC_OscConfig+0xd8>
 8005bd4:	e016      	b.n	8005c04 <HAL_RCC_OscConfig+0x128>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005bd6:	f7ff f861 	bl	8004c9c <HAL_GetTick>
 8005bda:	0003      	movs	r3, r0
 8005bdc:	613b      	str	r3, [r7, #16]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005bde:	e009      	b.n	8005bf4 <HAL_RCC_OscConfig+0x118>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005be0:	f7ff f85c 	bl	8004c9c <HAL_GetTick>
 8005be4:	0002      	movs	r2, r0
 8005be6:	693b      	ldr	r3, [r7, #16]
 8005be8:	1ad3      	subs	r3, r2, r3
 8005bea:	4a86      	ldr	r2, [pc, #536]	; (8005e04 <HAL_RCC_OscConfig+0x328>)
 8005bec:	4293      	cmp	r3, r2
 8005bee:	d901      	bls.n	8005bf4 <HAL_RCC_OscConfig+0x118>
          {
            return HAL_TIMEOUT;
 8005bf0:	2303      	movs	r3, #3
 8005bf2:	e30d      	b.n	8006210 <HAL_RCC_OscConfig+0x734>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005bf4:	4b80      	ldr	r3, [pc, #512]	; (8005df8 <HAL_RCC_OscConfig+0x31c>)
 8005bf6:	681a      	ldr	r2, [r3, #0]
 8005bf8:	2380      	movs	r3, #128	; 0x80
 8005bfa:	029b      	lsls	r3, r3, #10
 8005bfc:	4013      	ands	r3, r2
 8005bfe:	d1ef      	bne.n	8005be0 <HAL_RCC_OscConfig+0x104>
 8005c00:	e000      	b.n	8005c04 <HAL_RCC_OscConfig+0x128>

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005c02:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	2202      	movs	r2, #2
 8005c0a:	4013      	ands	r3, r2
 8005c0c:	d100      	bne.n	8005c10 <HAL_RCC_OscConfig+0x134>
 8005c0e:	e06c      	b.n	8005cea <HAL_RCC_OscConfig+0x20e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8005c10:	4b79      	ldr	r3, [pc, #484]	; (8005df8 <HAL_RCC_OscConfig+0x31c>)
 8005c12:	68db      	ldr	r3, [r3, #12]
 8005c14:	220c      	movs	r2, #12
 8005c16:	4013      	ands	r3, r2
 8005c18:	2b04      	cmp	r3, #4
 8005c1a:	d00b      	beq.n	8005c34 <HAL_RCC_OscConfig+0x158>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8005c1c:	4b76      	ldr	r3, [pc, #472]	; (8005df8 <HAL_RCC_OscConfig+0x31c>)
 8005c1e:	68db      	ldr	r3, [r3, #12]
 8005c20:	220c      	movs	r2, #12
 8005c22:	4013      	ands	r3, r2
 8005c24:	2b0c      	cmp	r3, #12
 8005c26:	d11b      	bne.n	8005c60 <HAL_RCC_OscConfig+0x184>
 8005c28:	4b73      	ldr	r3, [pc, #460]	; (8005df8 <HAL_RCC_OscConfig+0x31c>)
 8005c2a:	68da      	ldr	r2, [r3, #12]
 8005c2c:	2380      	movs	r3, #128	; 0x80
 8005c2e:	025b      	lsls	r3, r3, #9
 8005c30:	4013      	ands	r3, r2
 8005c32:	d115      	bne.n	8005c60 <HAL_RCC_OscConfig+0x184>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005c34:	4b70      	ldr	r3, [pc, #448]	; (8005df8 <HAL_RCC_OscConfig+0x31c>)
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	2204      	movs	r2, #4
 8005c3a:	4013      	ands	r3, r2
 8005c3c:	d005      	beq.n	8005c4a <HAL_RCC_OscConfig+0x16e>
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	68db      	ldr	r3, [r3, #12]
 8005c42:	2b01      	cmp	r3, #1
 8005c44:	d001      	beq.n	8005c4a <HAL_RCC_OscConfig+0x16e>
      {
        return HAL_ERROR;
 8005c46:	2301      	movs	r3, #1
 8005c48:	e2e2      	b.n	8006210 <HAL_RCC_OscConfig+0x734>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005c4a:	4a6b      	ldr	r2, [pc, #428]	; (8005df8 <HAL_RCC_OscConfig+0x31c>)
 8005c4c:	4b6a      	ldr	r3, [pc, #424]	; (8005df8 <HAL_RCC_OscConfig+0x31c>)
 8005c4e:	685b      	ldr	r3, [r3, #4]
 8005c50:	496d      	ldr	r1, [pc, #436]	; (8005e08 <HAL_RCC_OscConfig+0x32c>)
 8005c52:	4019      	ands	r1, r3
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	691b      	ldr	r3, [r3, #16]
 8005c58:	021b      	lsls	r3, r3, #8
 8005c5a:	430b      	orrs	r3, r1
 8005c5c:	6053      	str	r3, [r2, #4]
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005c5e:	e044      	b.n	8005cea <HAL_RCC_OscConfig+0x20e>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	68db      	ldr	r3, [r3, #12]
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d027      	beq.n	8005cb8 <HAL_RCC_OscConfig+0x1dc>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8005c68:	4a63      	ldr	r2, [pc, #396]	; (8005df8 <HAL_RCC_OscConfig+0x31c>)
 8005c6a:	4b63      	ldr	r3, [pc, #396]	; (8005df8 <HAL_RCC_OscConfig+0x31c>)
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	2109      	movs	r1, #9
 8005c70:	438b      	bics	r3, r1
 8005c72:	0019      	movs	r1, r3
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	68db      	ldr	r3, [r3, #12]
 8005c78:	430b      	orrs	r3, r1
 8005c7a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005c7c:	f7ff f80e 	bl	8004c9c <HAL_GetTick>
 8005c80:	0003      	movs	r3, r0
 8005c82:	613b      	str	r3, [r7, #16]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005c84:	e008      	b.n	8005c98 <HAL_RCC_OscConfig+0x1bc>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005c86:	f7ff f809 	bl	8004c9c <HAL_GetTick>
 8005c8a:	0002      	movs	r2, r0
 8005c8c:	693b      	ldr	r3, [r7, #16]
 8005c8e:	1ad3      	subs	r3, r2, r3
 8005c90:	2b02      	cmp	r3, #2
 8005c92:	d901      	bls.n	8005c98 <HAL_RCC_OscConfig+0x1bc>
          {
            return HAL_TIMEOUT;
 8005c94:	2303      	movs	r3, #3
 8005c96:	e2bb      	b.n	8006210 <HAL_RCC_OscConfig+0x734>
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005c98:	4b57      	ldr	r3, [pc, #348]	; (8005df8 <HAL_RCC_OscConfig+0x31c>)
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	2204      	movs	r2, #4
 8005c9e:	4013      	ands	r3, r2
 8005ca0:	d0f1      	beq.n	8005c86 <HAL_RCC_OscConfig+0x1aa>
            return HAL_TIMEOUT;
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005ca2:	4a55      	ldr	r2, [pc, #340]	; (8005df8 <HAL_RCC_OscConfig+0x31c>)
 8005ca4:	4b54      	ldr	r3, [pc, #336]	; (8005df8 <HAL_RCC_OscConfig+0x31c>)
 8005ca6:	685b      	ldr	r3, [r3, #4]
 8005ca8:	4957      	ldr	r1, [pc, #348]	; (8005e08 <HAL_RCC_OscConfig+0x32c>)
 8005caa:	4019      	ands	r1, r3
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	691b      	ldr	r3, [r3, #16]
 8005cb0:	021b      	lsls	r3, r3, #8
 8005cb2:	430b      	orrs	r3, r1
 8005cb4:	6053      	str	r3, [r2, #4]
 8005cb6:	e018      	b.n	8005cea <HAL_RCC_OscConfig+0x20e>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005cb8:	4b4f      	ldr	r3, [pc, #316]	; (8005df8 <HAL_RCC_OscConfig+0x31c>)
 8005cba:	4a4f      	ldr	r2, [pc, #316]	; (8005df8 <HAL_RCC_OscConfig+0x31c>)
 8005cbc:	6812      	ldr	r2, [r2, #0]
 8005cbe:	2101      	movs	r1, #1
 8005cc0:	438a      	bics	r2, r1
 8005cc2:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005cc4:	f7fe ffea 	bl	8004c9c <HAL_GetTick>
 8005cc8:	0003      	movs	r3, r0
 8005cca:	613b      	str	r3, [r7, #16]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005ccc:	e008      	b.n	8005ce0 <HAL_RCC_OscConfig+0x204>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005cce:	f7fe ffe5 	bl	8004c9c <HAL_GetTick>
 8005cd2:	0002      	movs	r2, r0
 8005cd4:	693b      	ldr	r3, [r7, #16]
 8005cd6:	1ad3      	subs	r3, r2, r3
 8005cd8:	2b02      	cmp	r3, #2
 8005cda:	d901      	bls.n	8005ce0 <HAL_RCC_OscConfig+0x204>
          {
            return HAL_TIMEOUT;
 8005cdc:	2303      	movs	r3, #3
 8005cde:	e297      	b.n	8006210 <HAL_RCC_OscConfig+0x734>
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005ce0:	4b45      	ldr	r3, [pc, #276]	; (8005df8 <HAL_RCC_OscConfig+0x31c>)
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	2204      	movs	r2, #4
 8005ce6:	4013      	ands	r3, r2
 8005ce8:	d1f1      	bne.n	8005cce <HAL_RCC_OscConfig+0x1f2>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	2210      	movs	r2, #16
 8005cf0:	4013      	ands	r3, r2
 8005cf2:	d100      	bne.n	8005cf6 <HAL_RCC_OscConfig+0x21a>
 8005cf4:	e0c4      	b.n	8005e80 <HAL_RCC_OscConfig+0x3a4>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI) )
 8005cf6:	4b40      	ldr	r3, [pc, #256]	; (8005df8 <HAL_RCC_OscConfig+0x31c>)
 8005cf8:	68db      	ldr	r3, [r3, #12]
 8005cfa:	220c      	movs	r2, #12
 8005cfc:	4013      	ands	r3, r2
 8005cfe:	d162      	bne.n	8005dc6 <HAL_RCC_OscConfig+0x2ea>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != RESET) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005d00:	4b3d      	ldr	r3, [pc, #244]	; (8005df8 <HAL_RCC_OscConfig+0x31c>)
 8005d02:	681a      	ldr	r2, [r3, #0]
 8005d04:	2380      	movs	r3, #128	; 0x80
 8005d06:	009b      	lsls	r3, r3, #2
 8005d08:	4013      	ands	r3, r2
 8005d0a:	d005      	beq.n	8005d18 <HAL_RCC_OscConfig+0x23c>
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	69db      	ldr	r3, [r3, #28]
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	d101      	bne.n	8005d18 <HAL_RCC_OscConfig+0x23c>
      {
        return HAL_ERROR;
 8005d14:	2301      	movs	r3, #1
 8005d16:	e27b      	b.n	8006210 <HAL_RCC_OscConfig+0x734>
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005d1c:	4b36      	ldr	r3, [pc, #216]	; (8005df8 <HAL_RCC_OscConfig+0x31c>)
 8005d1e:	6859      	ldr	r1, [r3, #4]
 8005d20:	23e0      	movs	r3, #224	; 0xe0
 8005d22:	021b      	lsls	r3, r3, #8
 8005d24:	400b      	ands	r3, r1
 8005d26:	429a      	cmp	r2, r3
 8005d28:	d91c      	bls.n	8005d64 <HAL_RCC_OscConfig+0x288>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d2e:	0018      	movs	r0, r3
 8005d30:	f000 fc48 	bl	80065c4 <RCC_SetFlashLatencyFromMSIRange>
 8005d34:	1e03      	subs	r3, r0, #0
 8005d36:	d001      	beq.n	8005d3c <HAL_RCC_OscConfig+0x260>
          {
            return HAL_ERROR;
 8005d38:	2301      	movs	r3, #1
 8005d3a:	e269      	b.n	8006210 <HAL_RCC_OscConfig+0x734>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005d3c:	4a2e      	ldr	r2, [pc, #184]	; (8005df8 <HAL_RCC_OscConfig+0x31c>)
 8005d3e:	4b2e      	ldr	r3, [pc, #184]	; (8005df8 <HAL_RCC_OscConfig+0x31c>)
 8005d40:	685b      	ldr	r3, [r3, #4]
 8005d42:	4932      	ldr	r1, [pc, #200]	; (8005e0c <HAL_RCC_OscConfig+0x330>)
 8005d44:	4019      	ands	r1, r3
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d4a:	430b      	orrs	r3, r1
 8005d4c:	6053      	str	r3, [r2, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005d4e:	4a2a      	ldr	r2, [pc, #168]	; (8005df8 <HAL_RCC_OscConfig+0x31c>)
 8005d50:	4b29      	ldr	r3, [pc, #164]	; (8005df8 <HAL_RCC_OscConfig+0x31c>)
 8005d52:	685b      	ldr	r3, [r3, #4]
 8005d54:	021b      	lsls	r3, r3, #8
 8005d56:	0a19      	lsrs	r1, r3, #8
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	6a1b      	ldr	r3, [r3, #32]
 8005d5c:	061b      	lsls	r3, r3, #24
 8005d5e:	430b      	orrs	r3, r1
 8005d60:	6053      	str	r3, [r2, #4]
 8005d62:	e01b      	b.n	8005d9c <HAL_RCC_OscConfig+0x2c0>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005d64:	4a24      	ldr	r2, [pc, #144]	; (8005df8 <HAL_RCC_OscConfig+0x31c>)
 8005d66:	4b24      	ldr	r3, [pc, #144]	; (8005df8 <HAL_RCC_OscConfig+0x31c>)
 8005d68:	685b      	ldr	r3, [r3, #4]
 8005d6a:	4928      	ldr	r1, [pc, #160]	; (8005e0c <HAL_RCC_OscConfig+0x330>)
 8005d6c:	4019      	ands	r1, r3
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d72:	430b      	orrs	r3, r1
 8005d74:	6053      	str	r3, [r2, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005d76:	4a20      	ldr	r2, [pc, #128]	; (8005df8 <HAL_RCC_OscConfig+0x31c>)
 8005d78:	4b1f      	ldr	r3, [pc, #124]	; (8005df8 <HAL_RCC_OscConfig+0x31c>)
 8005d7a:	685b      	ldr	r3, [r3, #4]
 8005d7c:	021b      	lsls	r3, r3, #8
 8005d7e:	0a19      	lsrs	r1, r3, #8
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	6a1b      	ldr	r3, [r3, #32]
 8005d84:	061b      	lsls	r3, r3, #24
 8005d86:	430b      	orrs	r3, r1
 8005d88:	6053      	str	r3, [r2, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d8e:	0018      	movs	r0, r3
 8005d90:	f000 fc18 	bl	80065c4 <RCC_SetFlashLatencyFromMSIRange>
 8005d94:	1e03      	subs	r3, r0, #0
 8005d96:	d001      	beq.n	8005d9c <HAL_RCC_OscConfig+0x2c0>
          {
            return HAL_ERROR;
 8005d98:	2301      	movs	r3, #1
 8005d9a:	e239      	b.n	8006210 <HAL_RCC_OscConfig+0x734>
          }          
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1U << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_BITNUMBER) + 1U))) 
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005da0:	0b5b      	lsrs	r3, r3, #13
 8005da2:	3301      	adds	r3, #1
 8005da4:	2280      	movs	r2, #128	; 0x80
 8005da6:	0212      	lsls	r2, r2, #8
 8005da8:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_BITNUMBER)];
 8005daa:	4b13      	ldr	r3, [pc, #76]	; (8005df8 <HAL_RCC_OscConfig+0x31c>)
 8005dac:	68db      	ldr	r3, [r3, #12]
 8005dae:	21f0      	movs	r1, #240	; 0xf0
 8005db0:	400b      	ands	r3, r1
 8005db2:	091b      	lsrs	r3, r3, #4
 8005db4:	4916      	ldr	r1, [pc, #88]	; (8005e10 <HAL_RCC_OscConfig+0x334>)
 8005db6:	5ccb      	ldrb	r3, [r1, r3]
 8005db8:	40da      	lsrs	r2, r3
            return HAL_ERROR;
          }          
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1U << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_BITNUMBER) + 1U))) 
 8005dba:	4b16      	ldr	r3, [pc, #88]	; (8005e14 <HAL_RCC_OscConfig+0x338>)
 8005dbc:	601a      	str	r2, [r3, #0]
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_BITNUMBER)];

        /* Configure the source of time base considering new system clocks settings*/
        HAL_InitTick (TICK_INT_PRIORITY);
 8005dbe:	2003      	movs	r0, #3
 8005dc0:	f004 ff50 	bl	800ac64 <HAL_InitTick>
 8005dc4:	e05c      	b.n	8005e80 <HAL_RCC_OscConfig+0x3a4>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	69db      	ldr	r3, [r3, #28]
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d03e      	beq.n	8005e4c <HAL_RCC_OscConfig+0x370>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8005dce:	4b0a      	ldr	r3, [pc, #40]	; (8005df8 <HAL_RCC_OscConfig+0x31c>)
 8005dd0:	4a09      	ldr	r2, [pc, #36]	; (8005df8 <HAL_RCC_OscConfig+0x31c>)
 8005dd2:	6812      	ldr	r2, [r2, #0]
 8005dd4:	2180      	movs	r1, #128	; 0x80
 8005dd6:	0049      	lsls	r1, r1, #1
 8005dd8:	430a      	orrs	r2, r1
 8005dda:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ddc:	f7fe ff5e 	bl	8004c9c <HAL_GetTick>
 8005de0:	0003      	movs	r3, r0
 8005de2:	613b      	str	r3, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == RESET)
 8005de4:	e018      	b.n	8005e18 <HAL_RCC_OscConfig+0x33c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005de6:	f7fe ff59 	bl	8004c9c <HAL_GetTick>
 8005dea:	0002      	movs	r2, r0
 8005dec:	693b      	ldr	r3, [r7, #16]
 8005dee:	1ad3      	subs	r3, r2, r3
 8005df0:	2b02      	cmp	r3, #2
 8005df2:	d911      	bls.n	8005e18 <HAL_RCC_OscConfig+0x33c>
          {
            return HAL_TIMEOUT;
 8005df4:	2303      	movs	r3, #3
 8005df6:	e20b      	b.n	8006210 <HAL_RCC_OscConfig+0x734>
 8005df8:	40021000 	.word	0x40021000
 8005dfc:	fffeffff 	.word	0xfffeffff
 8005e00:	fffbffff 	.word	0xfffbffff
 8005e04:	00001388 	.word	0x00001388
 8005e08:	ffffe0ff 	.word	0xffffe0ff
 8005e0c:	ffff1fff 	.word	0xffff1fff
 8005e10:	0800c7d4 	.word	0x0800c7d4
 8005e14:	20000078 	.word	0x20000078

        /* Get Start Tick */
        tickstart = HAL_GetTick();

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == RESET)
 8005e18:	4bc7      	ldr	r3, [pc, #796]	; (8006138 <HAL_RCC_OscConfig+0x65c>)
 8005e1a:	681a      	ldr	r2, [r3, #0]
 8005e1c:	2380      	movs	r3, #128	; 0x80
 8005e1e:	009b      	lsls	r3, r3, #2
 8005e20:	4013      	ands	r3, r2
 8005e22:	d0e0      	beq.n	8005de6 <HAL_RCC_OscConfig+0x30a>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005e24:	4ac4      	ldr	r2, [pc, #784]	; (8006138 <HAL_RCC_OscConfig+0x65c>)
 8005e26:	4bc4      	ldr	r3, [pc, #784]	; (8006138 <HAL_RCC_OscConfig+0x65c>)
 8005e28:	685b      	ldr	r3, [r3, #4]
 8005e2a:	49c4      	ldr	r1, [pc, #784]	; (800613c <HAL_RCC_OscConfig+0x660>)
 8005e2c:	4019      	ands	r1, r3
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e32:	430b      	orrs	r3, r1
 8005e34:	6053      	str	r3, [r2, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005e36:	4ac0      	ldr	r2, [pc, #768]	; (8006138 <HAL_RCC_OscConfig+0x65c>)
 8005e38:	4bbf      	ldr	r3, [pc, #764]	; (8006138 <HAL_RCC_OscConfig+0x65c>)
 8005e3a:	685b      	ldr	r3, [r3, #4]
 8005e3c:	021b      	lsls	r3, r3, #8
 8005e3e:	0a19      	lsrs	r1, r3, #8
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	6a1b      	ldr	r3, [r3, #32]
 8005e44:	061b      	lsls	r3, r3, #24
 8005e46:	430b      	orrs	r3, r1
 8005e48:	6053      	str	r3, [r2, #4]
 8005e4a:	e019      	b.n	8005e80 <HAL_RCC_OscConfig+0x3a4>

      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8005e4c:	4bba      	ldr	r3, [pc, #744]	; (8006138 <HAL_RCC_OscConfig+0x65c>)
 8005e4e:	4aba      	ldr	r2, [pc, #744]	; (8006138 <HAL_RCC_OscConfig+0x65c>)
 8005e50:	6812      	ldr	r2, [r2, #0]
 8005e52:	49bb      	ldr	r1, [pc, #748]	; (8006140 <HAL_RCC_OscConfig+0x664>)
 8005e54:	400a      	ands	r2, r1
 8005e56:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e58:	f7fe ff20 	bl	8004c9c <HAL_GetTick>
 8005e5c:	0003      	movs	r3, r0
 8005e5e:	613b      	str	r3, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != RESET)
 8005e60:	e008      	b.n	8005e74 <HAL_RCC_OscConfig+0x398>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005e62:	f7fe ff1b 	bl	8004c9c <HAL_GetTick>
 8005e66:	0002      	movs	r2, r0
 8005e68:	693b      	ldr	r3, [r7, #16]
 8005e6a:	1ad3      	subs	r3, r2, r3
 8005e6c:	2b02      	cmp	r3, #2
 8005e6e:	d901      	bls.n	8005e74 <HAL_RCC_OscConfig+0x398>
          {
            return HAL_TIMEOUT;
 8005e70:	2303      	movs	r3, #3
 8005e72:	e1cd      	b.n	8006210 <HAL_RCC_OscConfig+0x734>

        /* Get Start Tick */
        tickstart = HAL_GetTick();

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != RESET)
 8005e74:	4bb0      	ldr	r3, [pc, #704]	; (8006138 <HAL_RCC_OscConfig+0x65c>)
 8005e76:	681a      	ldr	r2, [r3, #0]
 8005e78:	2380      	movs	r3, #128	; 0x80
 8005e7a:	009b      	lsls	r3, r3, #2
 8005e7c:	4013      	ands	r3, r2
 8005e7e:	d1f0      	bne.n	8005e62 <HAL_RCC_OscConfig+0x386>
        }
      }
    }
  }  
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	2208      	movs	r2, #8
 8005e86:	4013      	ands	r3, r2
 8005e88:	d036      	beq.n	8005ef8 <HAL_RCC_OscConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	695b      	ldr	r3, [r3, #20]
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d019      	beq.n	8005ec6 <HAL_RCC_OscConfig+0x3ea>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005e92:	4ba9      	ldr	r3, [pc, #676]	; (8006138 <HAL_RCC_OscConfig+0x65c>)
 8005e94:	4aa8      	ldr	r2, [pc, #672]	; (8006138 <HAL_RCC_OscConfig+0x65c>)
 8005e96:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8005e98:	2101      	movs	r1, #1
 8005e9a:	430a      	orrs	r2, r1
 8005e9c:	651a      	str	r2, [r3, #80]	; 0x50
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005e9e:	f7fe fefd 	bl	8004c9c <HAL_GetTick>
 8005ea2:	0003      	movs	r3, r0
 8005ea4:	613b      	str	r3, [r7, #16]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005ea6:	e008      	b.n	8005eba <HAL_RCC_OscConfig+0x3de>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005ea8:	f7fe fef8 	bl	8004c9c <HAL_GetTick>
 8005eac:	0002      	movs	r2, r0
 8005eae:	693b      	ldr	r3, [r7, #16]
 8005eb0:	1ad3      	subs	r3, r2, r3
 8005eb2:	2b02      	cmp	r3, #2
 8005eb4:	d901      	bls.n	8005eba <HAL_RCC_OscConfig+0x3de>
        {
          return HAL_TIMEOUT;
 8005eb6:	2303      	movs	r3, #3
 8005eb8:	e1aa      	b.n	8006210 <HAL_RCC_OscConfig+0x734>
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005eba:	4b9f      	ldr	r3, [pc, #636]	; (8006138 <HAL_RCC_OscConfig+0x65c>)
 8005ebc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005ebe:	2202      	movs	r2, #2
 8005ec0:	4013      	ands	r3, r2
 8005ec2:	d0f1      	beq.n	8005ea8 <HAL_RCC_OscConfig+0x3cc>
 8005ec4:	e018      	b.n	8005ef8 <HAL_RCC_OscConfig+0x41c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005ec6:	4b9c      	ldr	r3, [pc, #624]	; (8006138 <HAL_RCC_OscConfig+0x65c>)
 8005ec8:	4a9b      	ldr	r2, [pc, #620]	; (8006138 <HAL_RCC_OscConfig+0x65c>)
 8005eca:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8005ecc:	2101      	movs	r1, #1
 8005ece:	438a      	bics	r2, r1
 8005ed0:	651a      	str	r2, [r3, #80]	; 0x50
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005ed2:	f7fe fee3 	bl	8004c9c <HAL_GetTick>
 8005ed6:	0003      	movs	r3, r0
 8005ed8:	613b      	str	r3, [r7, #16]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005eda:	e008      	b.n	8005eee <HAL_RCC_OscConfig+0x412>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005edc:	f7fe fede 	bl	8004c9c <HAL_GetTick>
 8005ee0:	0002      	movs	r2, r0
 8005ee2:	693b      	ldr	r3, [r7, #16]
 8005ee4:	1ad3      	subs	r3, r2, r3
 8005ee6:	2b02      	cmp	r3, #2
 8005ee8:	d901      	bls.n	8005eee <HAL_RCC_OscConfig+0x412>
        {
          return HAL_TIMEOUT;
 8005eea:	2303      	movs	r3, #3
 8005eec:	e190      	b.n	8006210 <HAL_RCC_OscConfig+0x734>
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005eee:	4b92      	ldr	r3, [pc, #584]	; (8006138 <HAL_RCC_OscConfig+0x65c>)
 8005ef0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005ef2:	2202      	movs	r2, #2
 8005ef4:	4013      	ands	r3, r2
 8005ef6:	d1f1      	bne.n	8005edc <HAL_RCC_OscConfig+0x400>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	2204      	movs	r2, #4
 8005efe:	4013      	ands	r3, r2
 8005f00:	d100      	bne.n	8005f04 <HAL_RCC_OscConfig+0x428>
 8005f02:	e0af      	b.n	8006064 <HAL_RCC_OscConfig+0x588>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005f04:	2317      	movs	r3, #23
 8005f06:	18fb      	adds	r3, r7, r3
 8005f08:	2200      	movs	r2, #0
 8005f0a:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005f0c:	4b8a      	ldr	r3, [pc, #552]	; (8006138 <HAL_RCC_OscConfig+0x65c>)
 8005f0e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005f10:	2380      	movs	r3, #128	; 0x80
 8005f12:	055b      	lsls	r3, r3, #21
 8005f14:	4013      	ands	r3, r2
 8005f16:	d10a      	bne.n	8005f2e <HAL_RCC_OscConfig+0x452>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005f18:	4b87      	ldr	r3, [pc, #540]	; (8006138 <HAL_RCC_OscConfig+0x65c>)
 8005f1a:	4a87      	ldr	r2, [pc, #540]	; (8006138 <HAL_RCC_OscConfig+0x65c>)
 8005f1c:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005f1e:	2180      	movs	r1, #128	; 0x80
 8005f20:	0549      	lsls	r1, r1, #21
 8005f22:	430a      	orrs	r2, r1
 8005f24:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8005f26:	2317      	movs	r3, #23
 8005f28:	18fb      	adds	r3, r7, r3
 8005f2a:	2201      	movs	r2, #1
 8005f2c:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005f2e:	4b85      	ldr	r3, [pc, #532]	; (8006144 <HAL_RCC_OscConfig+0x668>)
 8005f30:	681a      	ldr	r2, [r3, #0]
 8005f32:	2380      	movs	r3, #128	; 0x80
 8005f34:	005b      	lsls	r3, r3, #1
 8005f36:	4013      	ands	r3, r2
 8005f38:	d11a      	bne.n	8005f70 <HAL_RCC_OscConfig+0x494>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005f3a:	4b82      	ldr	r3, [pc, #520]	; (8006144 <HAL_RCC_OscConfig+0x668>)
 8005f3c:	4a81      	ldr	r2, [pc, #516]	; (8006144 <HAL_RCC_OscConfig+0x668>)
 8005f3e:	6812      	ldr	r2, [r2, #0]
 8005f40:	2180      	movs	r1, #128	; 0x80
 8005f42:	0049      	lsls	r1, r1, #1
 8005f44:	430a      	orrs	r2, r1
 8005f46:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005f48:	f7fe fea8 	bl	8004c9c <HAL_GetTick>
 8005f4c:	0003      	movs	r3, r0
 8005f4e:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005f50:	e008      	b.n	8005f64 <HAL_RCC_OscConfig+0x488>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005f52:	f7fe fea3 	bl	8004c9c <HAL_GetTick>
 8005f56:	0002      	movs	r2, r0
 8005f58:	693b      	ldr	r3, [r7, #16]
 8005f5a:	1ad3      	subs	r3, r2, r3
 8005f5c:	2b64      	cmp	r3, #100	; 0x64
 8005f5e:	d901      	bls.n	8005f64 <HAL_RCC_OscConfig+0x488>
        {
          return HAL_TIMEOUT;
 8005f60:	2303      	movs	r3, #3
 8005f62:	e155      	b.n	8006210 <HAL_RCC_OscConfig+0x734>
      SET_BIT(PWR->CR, PWR_CR_DBP);
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005f64:	4b77      	ldr	r3, [pc, #476]	; (8006144 <HAL_RCC_OscConfig+0x668>)
 8005f66:	681a      	ldr	r2, [r3, #0]
 8005f68:	2380      	movs	r3, #128	; 0x80
 8005f6a:	005b      	lsls	r3, r3, #1
 8005f6c:	4013      	ands	r3, r2
 8005f6e:	d0f0      	beq.n	8005f52 <HAL_RCC_OscConfig+0x476>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	689a      	ldr	r2, [r3, #8]
 8005f74:	2380      	movs	r3, #128	; 0x80
 8005f76:	005b      	lsls	r3, r3, #1
 8005f78:	429a      	cmp	r2, r3
 8005f7a:	d107      	bne.n	8005f8c <HAL_RCC_OscConfig+0x4b0>
 8005f7c:	4b6e      	ldr	r3, [pc, #440]	; (8006138 <HAL_RCC_OscConfig+0x65c>)
 8005f7e:	4a6e      	ldr	r2, [pc, #440]	; (8006138 <HAL_RCC_OscConfig+0x65c>)
 8005f80:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8005f82:	2180      	movs	r1, #128	; 0x80
 8005f84:	0049      	lsls	r1, r1, #1
 8005f86:	430a      	orrs	r2, r1
 8005f88:	651a      	str	r2, [r3, #80]	; 0x50
 8005f8a:	e031      	b.n	8005ff0 <HAL_RCC_OscConfig+0x514>
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	689b      	ldr	r3, [r3, #8]
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d10c      	bne.n	8005fae <HAL_RCC_OscConfig+0x4d2>
 8005f94:	4b68      	ldr	r3, [pc, #416]	; (8006138 <HAL_RCC_OscConfig+0x65c>)
 8005f96:	4a68      	ldr	r2, [pc, #416]	; (8006138 <HAL_RCC_OscConfig+0x65c>)
 8005f98:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8005f9a:	4969      	ldr	r1, [pc, #420]	; (8006140 <HAL_RCC_OscConfig+0x664>)
 8005f9c:	400a      	ands	r2, r1
 8005f9e:	651a      	str	r2, [r3, #80]	; 0x50
 8005fa0:	4b65      	ldr	r3, [pc, #404]	; (8006138 <HAL_RCC_OscConfig+0x65c>)
 8005fa2:	4a65      	ldr	r2, [pc, #404]	; (8006138 <HAL_RCC_OscConfig+0x65c>)
 8005fa4:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8005fa6:	4968      	ldr	r1, [pc, #416]	; (8006148 <HAL_RCC_OscConfig+0x66c>)
 8005fa8:	400a      	ands	r2, r1
 8005faa:	651a      	str	r2, [r3, #80]	; 0x50
 8005fac:	e020      	b.n	8005ff0 <HAL_RCC_OscConfig+0x514>
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	689a      	ldr	r2, [r3, #8]
 8005fb2:	23a0      	movs	r3, #160	; 0xa0
 8005fb4:	00db      	lsls	r3, r3, #3
 8005fb6:	429a      	cmp	r2, r3
 8005fb8:	d10e      	bne.n	8005fd8 <HAL_RCC_OscConfig+0x4fc>
 8005fba:	4b5f      	ldr	r3, [pc, #380]	; (8006138 <HAL_RCC_OscConfig+0x65c>)
 8005fbc:	4a5e      	ldr	r2, [pc, #376]	; (8006138 <HAL_RCC_OscConfig+0x65c>)
 8005fbe:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8005fc0:	2180      	movs	r1, #128	; 0x80
 8005fc2:	00c9      	lsls	r1, r1, #3
 8005fc4:	430a      	orrs	r2, r1
 8005fc6:	651a      	str	r2, [r3, #80]	; 0x50
 8005fc8:	4b5b      	ldr	r3, [pc, #364]	; (8006138 <HAL_RCC_OscConfig+0x65c>)
 8005fca:	4a5b      	ldr	r2, [pc, #364]	; (8006138 <HAL_RCC_OscConfig+0x65c>)
 8005fcc:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8005fce:	2180      	movs	r1, #128	; 0x80
 8005fd0:	0049      	lsls	r1, r1, #1
 8005fd2:	430a      	orrs	r2, r1
 8005fd4:	651a      	str	r2, [r3, #80]	; 0x50
 8005fd6:	e00b      	b.n	8005ff0 <HAL_RCC_OscConfig+0x514>
 8005fd8:	4b57      	ldr	r3, [pc, #348]	; (8006138 <HAL_RCC_OscConfig+0x65c>)
 8005fda:	4a57      	ldr	r2, [pc, #348]	; (8006138 <HAL_RCC_OscConfig+0x65c>)
 8005fdc:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8005fde:	4958      	ldr	r1, [pc, #352]	; (8006140 <HAL_RCC_OscConfig+0x664>)
 8005fe0:	400a      	ands	r2, r1
 8005fe2:	651a      	str	r2, [r3, #80]	; 0x50
 8005fe4:	4b54      	ldr	r3, [pc, #336]	; (8006138 <HAL_RCC_OscConfig+0x65c>)
 8005fe6:	4a54      	ldr	r2, [pc, #336]	; (8006138 <HAL_RCC_OscConfig+0x65c>)
 8005fe8:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8005fea:	4957      	ldr	r1, [pc, #348]	; (8006148 <HAL_RCC_OscConfig+0x66c>)
 8005fec:	400a      	ands	r2, r1
 8005fee:	651a      	str	r2, [r3, #80]	; 0x50
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	689b      	ldr	r3, [r3, #8]
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d015      	beq.n	8006024 <HAL_RCC_OscConfig+0x548>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005ff8:	f7fe fe50 	bl	8004c9c <HAL_GetTick>
 8005ffc:	0003      	movs	r3, r0
 8005ffe:	613b      	str	r3, [r7, #16]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006000:	e009      	b.n	8006016 <HAL_RCC_OscConfig+0x53a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006002:	f7fe fe4b 	bl	8004c9c <HAL_GetTick>
 8006006:	0002      	movs	r2, r0
 8006008:	693b      	ldr	r3, [r7, #16]
 800600a:	1ad3      	subs	r3, r2, r3
 800600c:	4a4f      	ldr	r2, [pc, #316]	; (800614c <HAL_RCC_OscConfig+0x670>)
 800600e:	4293      	cmp	r3, r2
 8006010:	d901      	bls.n	8006016 <HAL_RCC_OscConfig+0x53a>
        {
          return HAL_TIMEOUT;
 8006012:	2303      	movs	r3, #3
 8006014:	e0fc      	b.n	8006210 <HAL_RCC_OscConfig+0x734>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006016:	4b48      	ldr	r3, [pc, #288]	; (8006138 <HAL_RCC_OscConfig+0x65c>)
 8006018:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800601a:	2380      	movs	r3, #128	; 0x80
 800601c:	009b      	lsls	r3, r3, #2
 800601e:	4013      	ands	r3, r2
 8006020:	d0ef      	beq.n	8006002 <HAL_RCC_OscConfig+0x526>
 8006022:	e014      	b.n	800604e <HAL_RCC_OscConfig+0x572>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006024:	f7fe fe3a 	bl	8004c9c <HAL_GetTick>
 8006028:	0003      	movs	r3, r0
 800602a:	613b      	str	r3, [r7, #16]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800602c:	e009      	b.n	8006042 <HAL_RCC_OscConfig+0x566>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800602e:	f7fe fe35 	bl	8004c9c <HAL_GetTick>
 8006032:	0002      	movs	r2, r0
 8006034:	693b      	ldr	r3, [r7, #16]
 8006036:	1ad3      	subs	r3, r2, r3
 8006038:	4a44      	ldr	r2, [pc, #272]	; (800614c <HAL_RCC_OscConfig+0x670>)
 800603a:	4293      	cmp	r3, r2
 800603c:	d901      	bls.n	8006042 <HAL_RCC_OscConfig+0x566>
        {
          return HAL_TIMEOUT;
 800603e:	2303      	movs	r3, #3
 8006040:	e0e6      	b.n	8006210 <HAL_RCC_OscConfig+0x734>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006042:	4b3d      	ldr	r3, [pc, #244]	; (8006138 <HAL_RCC_OscConfig+0x65c>)
 8006044:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006046:	2380      	movs	r3, #128	; 0x80
 8006048:	009b      	lsls	r3, r3, #2
 800604a:	4013      	ands	r3, r2
 800604c:	d1ef      	bne.n	800602e <HAL_RCC_OscConfig+0x552>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800604e:	2317      	movs	r3, #23
 8006050:	18fb      	adds	r3, r7, r3
 8006052:	781b      	ldrb	r3, [r3, #0]
 8006054:	2b01      	cmp	r3, #1
 8006056:	d105      	bne.n	8006064 <HAL_RCC_OscConfig+0x588>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006058:	4b37      	ldr	r3, [pc, #220]	; (8006138 <HAL_RCC_OscConfig+0x65c>)
 800605a:	4a37      	ldr	r2, [pc, #220]	; (8006138 <HAL_RCC_OscConfig+0x65c>)
 800605c:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800605e:	493c      	ldr	r1, [pc, #240]	; (8006150 <HAL_RCC_OscConfig+0x674>)
 8006060:	400a      	ands	r2, r1
 8006062:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	2220      	movs	r2, #32
 800606a:	4013      	ands	r3, r2
 800606c:	d049      	beq.n	8006102 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	699b      	ldr	r3, [r3, #24]
 8006072:	2b00      	cmp	r3, #0
 8006074:	d026      	beq.n	80060c4 <HAL_RCC_OscConfig+0x5e8>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8006076:	4b30      	ldr	r3, [pc, #192]	; (8006138 <HAL_RCC_OscConfig+0x65c>)
 8006078:	4a2f      	ldr	r2, [pc, #188]	; (8006138 <HAL_RCC_OscConfig+0x65c>)
 800607a:	6892      	ldr	r2, [r2, #8]
 800607c:	2101      	movs	r1, #1
 800607e:	430a      	orrs	r2, r1
 8006080:	609a      	str	r2, [r3, #8]
 8006082:	4b2d      	ldr	r3, [pc, #180]	; (8006138 <HAL_RCC_OscConfig+0x65c>)
 8006084:	4a2c      	ldr	r2, [pc, #176]	; (8006138 <HAL_RCC_OscConfig+0x65c>)
 8006086:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8006088:	2101      	movs	r1, #1
 800608a:	430a      	orrs	r2, r1
 800608c:	635a      	str	r2, [r3, #52]	; 0x34
 800608e:	4b31      	ldr	r3, [pc, #196]	; (8006154 <HAL_RCC_OscConfig+0x678>)
 8006090:	4a30      	ldr	r2, [pc, #192]	; (8006154 <HAL_RCC_OscConfig+0x678>)
 8006092:	6a12      	ldr	r2, [r2, #32]
 8006094:	2180      	movs	r1, #128	; 0x80
 8006096:	0189      	lsls	r1, r1, #6
 8006098:	430a      	orrs	r2, r1
 800609a:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800609c:	f7fe fdfe 	bl	8004c9c <HAL_GetTick>
 80060a0:	0003      	movs	r3, r0
 80060a2:	613b      	str	r3, [r7, #16]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 80060a4:	e008      	b.n	80060b8 <HAL_RCC_OscConfig+0x5dc>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80060a6:	f7fe fdf9 	bl	8004c9c <HAL_GetTick>
 80060aa:	0002      	movs	r2, r0
 80060ac:	693b      	ldr	r3, [r7, #16]
 80060ae:	1ad3      	subs	r3, r2, r3
 80060b0:	2b02      	cmp	r3, #2
 80060b2:	d901      	bls.n	80060b8 <HAL_RCC_OscConfig+0x5dc>
          {
            return HAL_TIMEOUT;
 80060b4:	2303      	movs	r3, #3
 80060b6:	e0ab      	b.n	8006210 <HAL_RCC_OscConfig+0x734>

        /* Get Start Tick */
        tickstart = HAL_GetTick();
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 80060b8:	4b1f      	ldr	r3, [pc, #124]	; (8006138 <HAL_RCC_OscConfig+0x65c>)
 80060ba:	689b      	ldr	r3, [r3, #8]
 80060bc:	2202      	movs	r2, #2
 80060be:	4013      	ands	r3, r2
 80060c0:	d0f1      	beq.n	80060a6 <HAL_RCC_OscConfig+0x5ca>
 80060c2:	e01e      	b.n	8006102 <HAL_RCC_OscConfig+0x626>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 80060c4:	4b1c      	ldr	r3, [pc, #112]	; (8006138 <HAL_RCC_OscConfig+0x65c>)
 80060c6:	4a1c      	ldr	r2, [pc, #112]	; (8006138 <HAL_RCC_OscConfig+0x65c>)
 80060c8:	6892      	ldr	r2, [r2, #8]
 80060ca:	2101      	movs	r1, #1
 80060cc:	438a      	bics	r2, r1
 80060ce:	609a      	str	r2, [r3, #8]
 80060d0:	4b20      	ldr	r3, [pc, #128]	; (8006154 <HAL_RCC_OscConfig+0x678>)
 80060d2:	4a20      	ldr	r2, [pc, #128]	; (8006154 <HAL_RCC_OscConfig+0x678>)
 80060d4:	6a12      	ldr	r2, [r2, #32]
 80060d6:	4920      	ldr	r1, [pc, #128]	; (8006158 <HAL_RCC_OscConfig+0x67c>)
 80060d8:	400a      	ands	r2, r1
 80060da:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80060dc:	f7fe fdde 	bl	8004c9c <HAL_GetTick>
 80060e0:	0003      	movs	r3, r0
 80060e2:	613b      	str	r3, [r7, #16]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 80060e4:	e008      	b.n	80060f8 <HAL_RCC_OscConfig+0x61c>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80060e6:	f7fe fdd9 	bl	8004c9c <HAL_GetTick>
 80060ea:	0002      	movs	r2, r0
 80060ec:	693b      	ldr	r3, [r7, #16]
 80060ee:	1ad3      	subs	r3, r2, r3
 80060f0:	2b02      	cmp	r3, #2
 80060f2:	d901      	bls.n	80060f8 <HAL_RCC_OscConfig+0x61c>
          {
            return HAL_TIMEOUT;
 80060f4:	2303      	movs	r3, #3
 80060f6:	e08b      	b.n	8006210 <HAL_RCC_OscConfig+0x734>

        /* Get Start Tick */
        tickstart = HAL_GetTick();
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 80060f8:	4b0f      	ldr	r3, [pc, #60]	; (8006138 <HAL_RCC_OscConfig+0x65c>)
 80060fa:	689b      	ldr	r3, [r3, #8]
 80060fc:	2202      	movs	r2, #2
 80060fe:	4013      	ands	r3, r2
 8006100:	d1f1      	bne.n	80060e6 <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006106:	2b00      	cmp	r3, #0
 8006108:	d100      	bne.n	800610c <HAL_RCC_OscConfig+0x630>
 800610a:	e080      	b.n	800620e <HAL_RCC_OscConfig+0x732>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800610c:	4b0a      	ldr	r3, [pc, #40]	; (8006138 <HAL_RCC_OscConfig+0x65c>)
 800610e:	68db      	ldr	r3, [r3, #12]
 8006110:	220c      	movs	r2, #12
 8006112:	4013      	ands	r3, r2
 8006114:	2b0c      	cmp	r3, #12
 8006116:	d100      	bne.n	800611a <HAL_RCC_OscConfig+0x63e>
 8006118:	e077      	b.n	800620a <HAL_RCC_OscConfig+0x72e>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800611e:	2b02      	cmp	r3, #2
 8006120:	d158      	bne.n	80061d4 <HAL_RCC_OscConfig+0x6f8>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006122:	4b05      	ldr	r3, [pc, #20]	; (8006138 <HAL_RCC_OscConfig+0x65c>)
 8006124:	4a04      	ldr	r2, [pc, #16]	; (8006138 <HAL_RCC_OscConfig+0x65c>)
 8006126:	6812      	ldr	r2, [r2, #0]
 8006128:	490c      	ldr	r1, [pc, #48]	; (800615c <HAL_RCC_OscConfig+0x680>)
 800612a:	400a      	ands	r2, r1
 800612c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800612e:	f7fe fdb5 	bl	8004c9c <HAL_GetTick>
 8006132:	0003      	movs	r3, r0
 8006134:	613b      	str	r3, [r7, #16]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006136:	e01c      	b.n	8006172 <HAL_RCC_OscConfig+0x696>
 8006138:	40021000 	.word	0x40021000
 800613c:	ffff1fff 	.word	0xffff1fff
 8006140:	fffffeff 	.word	0xfffffeff
 8006144:	40007000 	.word	0x40007000
 8006148:	fffffbff 	.word	0xfffffbff
 800614c:	00001388 	.word	0x00001388
 8006150:	efffffff 	.word	0xefffffff
 8006154:	40010000 	.word	0x40010000
 8006158:	ffffdfff 	.word	0xffffdfff
 800615c:	feffffff 	.word	0xfeffffff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006160:	f7fe fd9c 	bl	8004c9c <HAL_GetTick>
 8006164:	0002      	movs	r2, r0
 8006166:	693b      	ldr	r3, [r7, #16]
 8006168:	1ad3      	subs	r3, r2, r3
 800616a:	2b02      	cmp	r3, #2
 800616c:	d901      	bls.n	8006172 <HAL_RCC_OscConfig+0x696>
          {
            return HAL_TIMEOUT;
 800616e:	2303      	movs	r3, #3
 8006170:	e04e      	b.n	8006210 <HAL_RCC_OscConfig+0x734>
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006172:	4b29      	ldr	r3, [pc, #164]	; (8006218 <HAL_RCC_OscConfig+0x73c>)
 8006174:	681a      	ldr	r2, [r3, #0]
 8006176:	2380      	movs	r3, #128	; 0x80
 8006178:	049b      	lsls	r3, r3, #18
 800617a:	4013      	ands	r3, r2
 800617c:	d1f0      	bne.n	8006160 <HAL_RCC_OscConfig+0x684>
            return HAL_TIMEOUT;
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800617e:	4a26      	ldr	r2, [pc, #152]	; (8006218 <HAL_RCC_OscConfig+0x73c>)
 8006180:	4b25      	ldr	r3, [pc, #148]	; (8006218 <HAL_RCC_OscConfig+0x73c>)
 8006182:	68db      	ldr	r3, [r3, #12]
 8006184:	4925      	ldr	r1, [pc, #148]	; (800621c <HAL_RCC_OscConfig+0x740>)
 8006186:	4019      	ands	r1, r3
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006190:	4318      	orrs	r0, r3
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006196:	4303      	orrs	r3, r0
 8006198:	430b      	orrs	r3, r1
 800619a:	60d3      	str	r3, [r2, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800619c:	4b1e      	ldr	r3, [pc, #120]	; (8006218 <HAL_RCC_OscConfig+0x73c>)
 800619e:	4a1e      	ldr	r2, [pc, #120]	; (8006218 <HAL_RCC_OscConfig+0x73c>)
 80061a0:	6812      	ldr	r2, [r2, #0]
 80061a2:	2180      	movs	r1, #128	; 0x80
 80061a4:	0449      	lsls	r1, r1, #17
 80061a6:	430a      	orrs	r2, r1
 80061a8:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80061aa:	f7fe fd77 	bl	8004c9c <HAL_GetTick>
 80061ae:	0003      	movs	r3, r0
 80061b0:	613b      	str	r3, [r7, #16]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80061b2:	e008      	b.n	80061c6 <HAL_RCC_OscConfig+0x6ea>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80061b4:	f7fe fd72 	bl	8004c9c <HAL_GetTick>
 80061b8:	0002      	movs	r2, r0
 80061ba:	693b      	ldr	r3, [r7, #16]
 80061bc:	1ad3      	subs	r3, r2, r3
 80061be:	2b02      	cmp	r3, #2
 80061c0:	d901      	bls.n	80061c6 <HAL_RCC_OscConfig+0x6ea>
          {
            return HAL_TIMEOUT;
 80061c2:	2303      	movs	r3, #3
 80061c4:	e024      	b.n	8006210 <HAL_RCC_OscConfig+0x734>
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80061c6:	4b14      	ldr	r3, [pc, #80]	; (8006218 <HAL_RCC_OscConfig+0x73c>)
 80061c8:	681a      	ldr	r2, [r3, #0]
 80061ca:	2380      	movs	r3, #128	; 0x80
 80061cc:	049b      	lsls	r3, r3, #18
 80061ce:	4013      	ands	r3, r2
 80061d0:	d0f0      	beq.n	80061b4 <HAL_RCC_OscConfig+0x6d8>
 80061d2:	e01c      	b.n	800620e <HAL_RCC_OscConfig+0x732>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80061d4:	4b10      	ldr	r3, [pc, #64]	; (8006218 <HAL_RCC_OscConfig+0x73c>)
 80061d6:	4a10      	ldr	r2, [pc, #64]	; (8006218 <HAL_RCC_OscConfig+0x73c>)
 80061d8:	6812      	ldr	r2, [r2, #0]
 80061da:	4911      	ldr	r1, [pc, #68]	; (8006220 <HAL_RCC_OscConfig+0x744>)
 80061dc:	400a      	ands	r2, r1
 80061de:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80061e0:	f7fe fd5c 	bl	8004c9c <HAL_GetTick>
 80061e4:	0003      	movs	r3, r0
 80061e6:	613b      	str	r3, [r7, #16]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80061e8:	e008      	b.n	80061fc <HAL_RCC_OscConfig+0x720>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80061ea:	f7fe fd57 	bl	8004c9c <HAL_GetTick>
 80061ee:	0002      	movs	r2, r0
 80061f0:	693b      	ldr	r3, [r7, #16]
 80061f2:	1ad3      	subs	r3, r2, r3
 80061f4:	2b02      	cmp	r3, #2
 80061f6:	d901      	bls.n	80061fc <HAL_RCC_OscConfig+0x720>
          {
            return HAL_TIMEOUT;
 80061f8:	2303      	movs	r3, #3
 80061fa:	e009      	b.n	8006210 <HAL_RCC_OscConfig+0x734>
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80061fc:	4b06      	ldr	r3, [pc, #24]	; (8006218 <HAL_RCC_OscConfig+0x73c>)
 80061fe:	681a      	ldr	r2, [r3, #0]
 8006200:	2380      	movs	r3, #128	; 0x80
 8006202:	049b      	lsls	r3, r3, #18
 8006204:	4013      	ands	r3, r2
 8006206:	d1f0      	bne.n	80061ea <HAL_RCC_OscConfig+0x70e>
 8006208:	e001      	b.n	800620e <HAL_RCC_OscConfig+0x732>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 800620a:	2301      	movs	r3, #1
 800620c:	e000      	b.n	8006210 <HAL_RCC_OscConfig+0x734>
    }
  }
  
  return HAL_OK;
 800620e:	2300      	movs	r3, #0
}
 8006210:	0018      	movs	r0, r3
 8006212:	46bd      	mov	sp, r7
 8006214:	b006      	add	sp, #24
 8006216:	bd80      	pop	{r7, pc}
 8006218:	40021000 	.word	0x40021000
 800621c:	ff02ffff 	.word	0xff02ffff
 8006220:	feffffff 	.word	0xfeffffff

08006224 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006224:	b580      	push	{r7, lr}
 8006226:	b084      	sub	sp, #16
 8006228:	af00      	add	r7, sp, #0
 800622a:	6078      	str	r0, [r7, #4]
 800622c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800622e:	2300      	movs	r3, #0
 8006230:	60fb      	str	r3, [r7, #12]
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8006232:	4b82      	ldr	r3, [pc, #520]	; (800643c <HAL_RCC_ClockConfig+0x218>)
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	2201      	movs	r2, #1
 8006238:	401a      	ands	r2, r3
 800623a:	683b      	ldr	r3, [r7, #0]
 800623c:	429a      	cmp	r2, r3
 800623e:	d211      	bcs.n	8006264 <HAL_RCC_ClockConfig+0x40>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006240:	4b7e      	ldr	r3, [pc, #504]	; (800643c <HAL_RCC_ClockConfig+0x218>)
 8006242:	4a7e      	ldr	r2, [pc, #504]	; (800643c <HAL_RCC_ClockConfig+0x218>)
 8006244:	6812      	ldr	r2, [r2, #0]
 8006246:	2101      	movs	r1, #1
 8006248:	438a      	bics	r2, r1
 800624a:	0011      	movs	r1, r2
 800624c:	683a      	ldr	r2, [r7, #0]
 800624e:	430a      	orrs	r2, r1
 8006250:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8006252:	4b7a      	ldr	r3, [pc, #488]	; (800643c <HAL_RCC_ClockConfig+0x218>)
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	2201      	movs	r2, #1
 8006258:	401a      	ands	r2, r3
 800625a:	683b      	ldr	r3, [r7, #0]
 800625c:	429a      	cmp	r2, r3
 800625e:	d001      	beq.n	8006264 <HAL_RCC_ClockConfig+0x40>
    {
      return HAL_ERROR;
 8006260:	2301      	movs	r3, #1
 8006262:	e0e6      	b.n	8006432 <HAL_RCC_ClockConfig+0x20e>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	2202      	movs	r2, #2
 800626a:	4013      	ands	r3, r2
 800626c:	d009      	beq.n	8006282 <HAL_RCC_ClockConfig+0x5e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800626e:	4a74      	ldr	r2, [pc, #464]	; (8006440 <HAL_RCC_ClockConfig+0x21c>)
 8006270:	4b73      	ldr	r3, [pc, #460]	; (8006440 <HAL_RCC_ClockConfig+0x21c>)
 8006272:	68db      	ldr	r3, [r3, #12]
 8006274:	21f0      	movs	r1, #240	; 0xf0
 8006276:	438b      	bics	r3, r1
 8006278:	0019      	movs	r1, r3
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	689b      	ldr	r3, [r3, #8]
 800627e:	430b      	orrs	r3, r1
 8006280:	60d3      	str	r3, [r2, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	2201      	movs	r2, #1
 8006288:	4013      	ands	r3, r2
 800628a:	d100      	bne.n	800628e <HAL_RCC_ClockConfig+0x6a>
 800628c:	e089      	b.n	80063a2 <HAL_RCC_ClockConfig+0x17e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	685b      	ldr	r3, [r3, #4]
 8006292:	2b02      	cmp	r3, #2
 8006294:	d107      	bne.n	80062a6 <HAL_RCC_ClockConfig+0x82>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006296:	4b6a      	ldr	r3, [pc, #424]	; (8006440 <HAL_RCC_ClockConfig+0x21c>)
 8006298:	681a      	ldr	r2, [r3, #0]
 800629a:	2380      	movs	r3, #128	; 0x80
 800629c:	029b      	lsls	r3, r3, #10
 800629e:	4013      	ands	r3, r2
 80062a0:	d120      	bne.n	80062e4 <HAL_RCC_ClockConfig+0xc0>
      {
        return HAL_ERROR;
 80062a2:	2301      	movs	r3, #1
 80062a4:	e0c5      	b.n	8006432 <HAL_RCC_ClockConfig+0x20e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	685b      	ldr	r3, [r3, #4]
 80062aa:	2b03      	cmp	r3, #3
 80062ac:	d107      	bne.n	80062be <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80062ae:	4b64      	ldr	r3, [pc, #400]	; (8006440 <HAL_RCC_ClockConfig+0x21c>)
 80062b0:	681a      	ldr	r2, [r3, #0]
 80062b2:	2380      	movs	r3, #128	; 0x80
 80062b4:	049b      	lsls	r3, r3, #18
 80062b6:	4013      	ands	r3, r2
 80062b8:	d114      	bne.n	80062e4 <HAL_RCC_ClockConfig+0xc0>
      {
        return HAL_ERROR;
 80062ba:	2301      	movs	r3, #1
 80062bc:	e0b9      	b.n	8006432 <HAL_RCC_ClockConfig+0x20e>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	685b      	ldr	r3, [r3, #4]
 80062c2:	2b01      	cmp	r3, #1
 80062c4:	d106      	bne.n	80062d4 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80062c6:	4b5e      	ldr	r3, [pc, #376]	; (8006440 <HAL_RCC_ClockConfig+0x21c>)
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	2204      	movs	r2, #4
 80062cc:	4013      	ands	r3, r2
 80062ce:	d109      	bne.n	80062e4 <HAL_RCC_ClockConfig+0xc0>
      {
        return HAL_ERROR;
 80062d0:	2301      	movs	r3, #1
 80062d2:	e0ae      	b.n	8006432 <HAL_RCC_ClockConfig+0x20e>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == RESET)
 80062d4:	4b5a      	ldr	r3, [pc, #360]	; (8006440 <HAL_RCC_ClockConfig+0x21c>)
 80062d6:	681a      	ldr	r2, [r3, #0]
 80062d8:	2380      	movs	r3, #128	; 0x80
 80062da:	009b      	lsls	r3, r3, #2
 80062dc:	4013      	ands	r3, r2
 80062de:	d101      	bne.n	80062e4 <HAL_RCC_ClockConfig+0xc0>
      {
        return HAL_ERROR;
 80062e0:	2301      	movs	r3, #1
 80062e2:	e0a6      	b.n	8006432 <HAL_RCC_ClockConfig+0x20e>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80062e4:	4a56      	ldr	r2, [pc, #344]	; (8006440 <HAL_RCC_ClockConfig+0x21c>)
 80062e6:	4b56      	ldr	r3, [pc, #344]	; (8006440 <HAL_RCC_ClockConfig+0x21c>)
 80062e8:	68db      	ldr	r3, [r3, #12]
 80062ea:	2103      	movs	r1, #3
 80062ec:	438b      	bics	r3, r1
 80062ee:	0019      	movs	r1, r3
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	685b      	ldr	r3, [r3, #4]
 80062f4:	430b      	orrs	r3, r1
 80062f6:	60d3      	str	r3, [r2, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80062f8:	f7fe fcd0 	bl	8004c9c <HAL_GetTick>
 80062fc:	0003      	movs	r3, r0
 80062fe:	60fb      	str	r3, [r7, #12]
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	685b      	ldr	r3, [r3, #4]
 8006304:	2b02      	cmp	r3, #2
 8006306:	d111      	bne.n	800632c <HAL_RCC_ClockConfig+0x108>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8006308:	e009      	b.n	800631e <HAL_RCC_ClockConfig+0xfa>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800630a:	f7fe fcc7 	bl	8004c9c <HAL_GetTick>
 800630e:	0002      	movs	r2, r0
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	1ad3      	subs	r3, r2, r3
 8006314:	4a4b      	ldr	r2, [pc, #300]	; (8006444 <HAL_RCC_ClockConfig+0x220>)
 8006316:	4293      	cmp	r3, r2
 8006318:	d901      	bls.n	800631e <HAL_RCC_ClockConfig+0xfa>
        {
          return HAL_TIMEOUT;
 800631a:	2303      	movs	r3, #3
 800631c:	e089      	b.n	8006432 <HAL_RCC_ClockConfig+0x20e>
    /* Get Start Tick */
    tickstart = HAL_GetTick();
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800631e:	4b48      	ldr	r3, [pc, #288]	; (8006440 <HAL_RCC_ClockConfig+0x21c>)
 8006320:	68db      	ldr	r3, [r3, #12]
 8006322:	220c      	movs	r2, #12
 8006324:	4013      	ands	r3, r2
 8006326:	2b08      	cmp	r3, #8
 8006328:	d1ef      	bne.n	800630a <HAL_RCC_ClockConfig+0xe6>
 800632a:	e03a      	b.n	80063a2 <HAL_RCC_ClockConfig+0x17e>
        {
          return HAL_TIMEOUT;
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	685b      	ldr	r3, [r3, #4]
 8006330:	2b03      	cmp	r3, #3
 8006332:	d111      	bne.n	8006358 <HAL_RCC_ClockConfig+0x134>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006334:	e009      	b.n	800634a <HAL_RCC_ClockConfig+0x126>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006336:	f7fe fcb1 	bl	8004c9c <HAL_GetTick>
 800633a:	0002      	movs	r2, r0
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	1ad3      	subs	r3, r2, r3
 8006340:	4a40      	ldr	r2, [pc, #256]	; (8006444 <HAL_RCC_ClockConfig+0x220>)
 8006342:	4293      	cmp	r3, r2
 8006344:	d901      	bls.n	800634a <HAL_RCC_ClockConfig+0x126>
        {
          return HAL_TIMEOUT;
 8006346:	2303      	movs	r3, #3
 8006348:	e073      	b.n	8006432 <HAL_RCC_ClockConfig+0x20e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800634a:	4b3d      	ldr	r3, [pc, #244]	; (8006440 <HAL_RCC_ClockConfig+0x21c>)
 800634c:	68db      	ldr	r3, [r3, #12]
 800634e:	220c      	movs	r2, #12
 8006350:	4013      	ands	r3, r2
 8006352:	2b0c      	cmp	r3, #12
 8006354:	d1ef      	bne.n	8006336 <HAL_RCC_ClockConfig+0x112>
 8006356:	e024      	b.n	80063a2 <HAL_RCC_ClockConfig+0x17e>
        {
          return HAL_TIMEOUT;
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	685b      	ldr	r3, [r3, #4]
 800635c:	2b01      	cmp	r3, #1
 800635e:	d11b      	bne.n	8006398 <HAL_RCC_ClockConfig+0x174>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8006360:	e009      	b.n	8006376 <HAL_RCC_ClockConfig+0x152>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006362:	f7fe fc9b 	bl	8004c9c <HAL_GetTick>
 8006366:	0002      	movs	r2, r0
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	1ad3      	subs	r3, r2, r3
 800636c:	4a35      	ldr	r2, [pc, #212]	; (8006444 <HAL_RCC_ClockConfig+0x220>)
 800636e:	4293      	cmp	r3, r2
 8006370:	d901      	bls.n	8006376 <HAL_RCC_ClockConfig+0x152>
        {
          return HAL_TIMEOUT;
 8006372:	2303      	movs	r3, #3
 8006374:	e05d      	b.n	8006432 <HAL_RCC_ClockConfig+0x20e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8006376:	4b32      	ldr	r3, [pc, #200]	; (8006440 <HAL_RCC_ClockConfig+0x21c>)
 8006378:	68db      	ldr	r3, [r3, #12]
 800637a:	220c      	movs	r2, #12
 800637c:	4013      	ands	r3, r2
 800637e:	2b04      	cmp	r3, #4
 8006380:	d1ef      	bne.n	8006362 <HAL_RCC_ClockConfig+0x13e>
 8006382:	e00e      	b.n	80063a2 <HAL_RCC_ClockConfig+0x17e>
    }      
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006384:	f7fe fc8a 	bl	8004c9c <HAL_GetTick>
 8006388:	0002      	movs	r2, r0
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	1ad3      	subs	r3, r2, r3
 800638e:	4a2d      	ldr	r2, [pc, #180]	; (8006444 <HAL_RCC_ClockConfig+0x220>)
 8006390:	4293      	cmp	r3, r2
 8006392:	d901      	bls.n	8006398 <HAL_RCC_ClockConfig+0x174>
        {
          return HAL_TIMEOUT;
 8006394:	2303      	movs	r3, #3
 8006396:	e04c      	b.n	8006432 <HAL_RCC_ClockConfig+0x20e>
        }
      }
    }      
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8006398:	4b29      	ldr	r3, [pc, #164]	; (8006440 <HAL_RCC_ClockConfig+0x21c>)
 800639a:	68db      	ldr	r3, [r3, #12]
 800639c:	220c      	movs	r2, #12
 800639e:	4013      	ands	r3, r2
 80063a0:	d1f0      	bne.n	8006384 <HAL_RCC_ClockConfig+0x160>
        }
      }
    }
  }    
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 80063a2:	4b26      	ldr	r3, [pc, #152]	; (800643c <HAL_RCC_ClockConfig+0x218>)
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	2201      	movs	r2, #1
 80063a8:	401a      	ands	r2, r3
 80063aa:	683b      	ldr	r3, [r7, #0]
 80063ac:	429a      	cmp	r2, r3
 80063ae:	d911      	bls.n	80063d4 <HAL_RCC_ClockConfig+0x1b0>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80063b0:	4b22      	ldr	r3, [pc, #136]	; (800643c <HAL_RCC_ClockConfig+0x218>)
 80063b2:	4a22      	ldr	r2, [pc, #136]	; (800643c <HAL_RCC_ClockConfig+0x218>)
 80063b4:	6812      	ldr	r2, [r2, #0]
 80063b6:	2101      	movs	r1, #1
 80063b8:	438a      	bics	r2, r1
 80063ba:	0011      	movs	r1, r2
 80063bc:	683a      	ldr	r2, [r7, #0]
 80063be:	430a      	orrs	r2, r1
 80063c0:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80063c2:	4b1e      	ldr	r3, [pc, #120]	; (800643c <HAL_RCC_ClockConfig+0x218>)
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	2201      	movs	r2, #1
 80063c8:	401a      	ands	r2, r3
 80063ca:	683b      	ldr	r3, [r7, #0]
 80063cc:	429a      	cmp	r2, r3
 80063ce:	d001      	beq.n	80063d4 <HAL_RCC_ClockConfig+0x1b0>
    {
      return HAL_ERROR;
 80063d0:	2301      	movs	r3, #1
 80063d2:	e02e      	b.n	8006432 <HAL_RCC_ClockConfig+0x20e>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	2204      	movs	r2, #4
 80063da:	4013      	ands	r3, r2
 80063dc:	d008      	beq.n	80063f0 <HAL_RCC_ClockConfig+0x1cc>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80063de:	4a18      	ldr	r2, [pc, #96]	; (8006440 <HAL_RCC_ClockConfig+0x21c>)
 80063e0:	4b17      	ldr	r3, [pc, #92]	; (8006440 <HAL_RCC_ClockConfig+0x21c>)
 80063e2:	68db      	ldr	r3, [r3, #12]
 80063e4:	4918      	ldr	r1, [pc, #96]	; (8006448 <HAL_RCC_ClockConfig+0x224>)
 80063e6:	4019      	ands	r1, r3
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	68db      	ldr	r3, [r3, #12]
 80063ec:	430b      	orrs	r3, r1
 80063ee:	60d3      	str	r3, [r2, #12]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	2208      	movs	r2, #8
 80063f6:	4013      	ands	r3, r2
 80063f8:	d009      	beq.n	800640e <HAL_RCC_ClockConfig+0x1ea>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80063fa:	4a11      	ldr	r2, [pc, #68]	; (8006440 <HAL_RCC_ClockConfig+0x21c>)
 80063fc:	4b10      	ldr	r3, [pc, #64]	; (8006440 <HAL_RCC_ClockConfig+0x21c>)
 80063fe:	68db      	ldr	r3, [r3, #12]
 8006400:	4912      	ldr	r1, [pc, #72]	; (800644c <HAL_RCC_ClockConfig+0x228>)
 8006402:	4019      	ands	r1, r3
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	691b      	ldr	r3, [r3, #16]
 8006408:	00db      	lsls	r3, r3, #3
 800640a:	430b      	orrs	r3, r1
 800640c:	60d3      	str	r3, [r2, #12]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800640e:	f000 f823 	bl	8006458 <HAL_RCC_GetSysClockFreq>
 8006412:	0001      	movs	r1, r0
 8006414:	4b0a      	ldr	r3, [pc, #40]	; (8006440 <HAL_RCC_ClockConfig+0x21c>)
 8006416:	68db      	ldr	r3, [r3, #12]
 8006418:	22f0      	movs	r2, #240	; 0xf0
 800641a:	4013      	ands	r3, r2
 800641c:	091b      	lsrs	r3, r3, #4
 800641e:	4a0c      	ldr	r2, [pc, #48]	; (8006450 <HAL_RCC_ClockConfig+0x22c>)
 8006420:	5cd3      	ldrb	r3, [r2, r3]
 8006422:	000a      	movs	r2, r1
 8006424:	40da      	lsrs	r2, r3
 8006426:	4b0b      	ldr	r3, [pc, #44]	; (8006454 <HAL_RCC_ClockConfig+0x230>)
 8006428:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 800642a:	2003      	movs	r0, #3
 800642c:	f004 fc1a 	bl	800ac64 <HAL_InitTick>
  
  return HAL_OK;
 8006430:	2300      	movs	r3, #0
}
 8006432:	0018      	movs	r0, r3
 8006434:	46bd      	mov	sp, r7
 8006436:	b004      	add	sp, #16
 8006438:	bd80      	pop	{r7, pc}
 800643a:	46c0      	nop			; (mov r8, r8)
 800643c:	40022000 	.word	0x40022000
 8006440:	40021000 	.word	0x40021000
 8006444:	00001388 	.word	0x00001388
 8006448:	fffff8ff 	.word	0xfffff8ff
 800644c:	ffffc7ff 	.word	0xffffc7ff
 8006450:	0800c7d4 	.word	0x0800c7d4
 8006454:	20000078 	.word	0x20000078

08006458 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006458:	b580      	push	{r7, lr}
 800645a:	b086      	sub	sp, #24
 800645c:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0, pllm = 0, plld = 0, pllvco = 0, msiclkrange = 0;
 800645e:	2300      	movs	r3, #0
 8006460:	60fb      	str	r3, [r7, #12]
 8006462:	2300      	movs	r3, #0
 8006464:	60bb      	str	r3, [r7, #8]
 8006466:	2300      	movs	r3, #0
 8006468:	607b      	str	r3, [r7, #4]
 800646a:	2300      	movs	r3, #0
 800646c:	617b      	str	r3, [r7, #20]
 800646e:	2300      	movs	r3, #0
 8006470:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0;
 8006472:	2300      	movs	r3, #0
 8006474:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8006476:	4b33      	ldr	r3, [pc, #204]	; (8006544 <HAL_RCC_GetSysClockFreq+0xec>)
 8006478:	68db      	ldr	r3, [r3, #12]
 800647a:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	220c      	movs	r2, #12
 8006480:	4013      	ands	r3, r2
 8006482:	2b08      	cmp	r3, #8
 8006484:	d00e      	beq.n	80064a4 <HAL_RCC_GetSysClockFreq+0x4c>
 8006486:	2b0c      	cmp	r3, #12
 8006488:	d00f      	beq.n	80064aa <HAL_RCC_GetSysClockFreq+0x52>
 800648a:	2b04      	cmp	r3, #4
 800648c:	d145      	bne.n	800651a <HAL_RCC_GetSysClockFreq+0xc2>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0)
 800648e:	4b2d      	ldr	r3, [pc, #180]	; (8006544 <HAL_RCC_GetSysClockFreq+0xec>)
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	2210      	movs	r2, #16
 8006494:	4013      	ands	r3, r2
 8006496:	d002      	beq.n	800649e <HAL_RCC_GetSysClockFreq+0x46>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8006498:	4b2b      	ldr	r3, [pc, #172]	; (8006548 <HAL_RCC_GetSysClockFreq+0xf0>)
 800649a:	613b      	str	r3, [r7, #16]
      }
      else 
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 800649c:	e04c      	b.n	8006538 <HAL_RCC_GetSysClockFreq+0xe0>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
      }
      else 
      {
        sysclockfreq =  HSI_VALUE;
 800649e:	4b2b      	ldr	r3, [pc, #172]	; (800654c <HAL_RCC_GetSysClockFreq+0xf4>)
 80064a0:	613b      	str	r3, [r7, #16]
      }
      break;
 80064a2:	e049      	b.n	8006538 <HAL_RCC_GetSysClockFreq+0xe0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80064a4:	4b2a      	ldr	r3, [pc, #168]	; (8006550 <HAL_RCC_GetSysClockFreq+0xf8>)
 80064a6:	613b      	str	r3, [r7, #16]
      break;
 80064a8:	e046      	b.n	8006538 <HAL_RCC_GetSysClockFreq+0xe0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	0c9b      	lsrs	r3, r3, #18
 80064ae:	220f      	movs	r2, #15
 80064b0:	4013      	ands	r3, r2
 80064b2:	4a28      	ldr	r2, [pc, #160]	; (8006554 <HAL_RCC_GetSysClockFreq+0xfc>)
 80064b4:	5cd3      	ldrb	r3, [r2, r3]
 80064b6:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_BITNUMBER) + 1;
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	0d9b      	lsrs	r3, r3, #22
 80064bc:	2203      	movs	r2, #3
 80064be:	4013      	ands	r3, r2
 80064c0:	3301      	adds	r3, #1
 80064c2:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80064c4:	4b1f      	ldr	r3, [pc, #124]	; (8006544 <HAL_RCC_GetSysClockFreq+0xec>)
 80064c6:	68da      	ldr	r2, [r3, #12]
 80064c8:	2380      	movs	r3, #128	; 0x80
 80064ca:	025b      	lsls	r3, r3, #9
 80064cc:	4013      	ands	r3, r2
 80064ce:	d009      	beq.n	80064e4 <HAL_RCC_GetSysClockFreq+0x8c>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE * pllm) / plld;
 80064d0:	68bb      	ldr	r3, [r7, #8]
 80064d2:	4a1f      	ldr	r2, [pc, #124]	; (8006550 <HAL_RCC_GetSysClockFreq+0xf8>)
 80064d4:	4353      	muls	r3, r2
 80064d6:	6879      	ldr	r1, [r7, #4]
 80064d8:	0018      	movs	r0, r3
 80064da:	f7f9 fe15 	bl	8000108 <__aeabi_uidiv>
 80064de:	0003      	movs	r3, r0
 80064e0:	617b      	str	r3, [r7, #20]
 80064e2:	e017      	b.n	8006514 <HAL_RCC_GetSysClockFreq+0xbc>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0)
 80064e4:	4b17      	ldr	r3, [pc, #92]	; (8006544 <HAL_RCC_GetSysClockFreq+0xec>)
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	2210      	movs	r2, #16
 80064ea:	4013      	ands	r3, r2
 80064ec:	d009      	beq.n	8006502 <HAL_RCC_GetSysClockFreq+0xaa>
        {
          pllvco = ((HSI_VALUE >> 2) * pllm) / plld;
 80064ee:	68bb      	ldr	r3, [r7, #8]
 80064f0:	4a15      	ldr	r2, [pc, #84]	; (8006548 <HAL_RCC_GetSysClockFreq+0xf0>)
 80064f2:	4353      	muls	r3, r2
 80064f4:	6879      	ldr	r1, [r7, #4]
 80064f6:	0018      	movs	r0, r3
 80064f8:	f7f9 fe06 	bl	8000108 <__aeabi_uidiv>
 80064fc:	0003      	movs	r3, r0
 80064fe:	617b      	str	r3, [r7, #20]
 8006500:	e008      	b.n	8006514 <HAL_RCC_GetSysClockFreq+0xbc>
        }
        else 
        {
         pllvco = (HSI_VALUE * pllm) / plld;
 8006502:	68bb      	ldr	r3, [r7, #8]
 8006504:	4a11      	ldr	r2, [pc, #68]	; (800654c <HAL_RCC_GetSysClockFreq+0xf4>)
 8006506:	4353      	muls	r3, r2
 8006508:	6879      	ldr	r1, [r7, #4]
 800650a:	0018      	movs	r0, r3
 800650c:	f7f9 fdfc 	bl	8000108 <__aeabi_uidiv>
 8006510:	0003      	movs	r3, r0
 8006512:	617b      	str	r3, [r7, #20]
        }
      }
      sysclockfreq = pllvco;
 8006514:	697b      	ldr	r3, [r7, #20]
 8006516:	613b      	str	r3, [r7, #16]
      break;
 8006518:	e00e      	b.n	8006538 <HAL_RCC_GetSysClockFreq+0xe0>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_BITNUMBER;
 800651a:	4b0a      	ldr	r3, [pc, #40]	; (8006544 <HAL_RCC_GetSysClockFreq+0xec>)
 800651c:	685a      	ldr	r2, [r3, #4]
 800651e:	23e0      	movs	r3, #224	; 0xe0
 8006520:	021b      	lsls	r3, r3, #8
 8006522:	4013      	ands	r3, r2
 8006524:	0b5b      	lsrs	r3, r3, #13
 8006526:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768 * (1 << (msiclkrange + 1)));
 8006528:	683b      	ldr	r3, [r7, #0]
 800652a:	3301      	adds	r3, #1
 800652c:	2280      	movs	r2, #128	; 0x80
 800652e:	0212      	lsls	r2, r2, #8
 8006530:	409a      	lsls	r2, r3
 8006532:	0013      	movs	r3, r2
 8006534:	613b      	str	r3, [r7, #16]
      break;
 8006536:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8006538:	693b      	ldr	r3, [r7, #16]
}
 800653a:	0018      	movs	r0, r3
 800653c:	46bd      	mov	sp, r7
 800653e:	b006      	add	sp, #24
 8006540:	bd80      	pop	{r7, pc}
 8006542:	46c0      	nop			; (mov r8, r8)
 8006544:	40021000 	.word	0x40021000
 8006548:	003d0900 	.word	0x003d0900
 800654c:	00f42400 	.word	0x00f42400
 8006550:	007a1200 	.word	0x007a1200
 8006554:	0800c7ec 	.word	0x0800c7ec

08006558 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006558:	b580      	push	{r7, lr}
 800655a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800655c:	4b02      	ldr	r3, [pc, #8]	; (8006568 <HAL_RCC_GetHCLKFreq+0x10>)
 800655e:	681b      	ldr	r3, [r3, #0]
}
 8006560:	0018      	movs	r0, r3
 8006562:	46bd      	mov	sp, r7
 8006564:	bd80      	pop	{r7, pc}
 8006566:	46c0      	nop			; (mov r8, r8)
 8006568:	20000078 	.word	0x20000078

0800656c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800656c:	b580      	push	{r7, lr}
 800656e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8006570:	f7ff fff2 	bl	8006558 <HAL_RCC_GetHCLKFreq>
 8006574:	0001      	movs	r1, r0
 8006576:	4b06      	ldr	r3, [pc, #24]	; (8006590 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006578:	68da      	ldr	r2, [r3, #12]
 800657a:	23e0      	movs	r3, #224	; 0xe0
 800657c:	00db      	lsls	r3, r3, #3
 800657e:	4013      	ands	r3, r2
 8006580:	0a1b      	lsrs	r3, r3, #8
 8006582:	4a04      	ldr	r2, [pc, #16]	; (8006594 <HAL_RCC_GetPCLK1Freq+0x28>)
 8006584:	5cd3      	ldrb	r3, [r2, r3]
 8006586:	40d9      	lsrs	r1, r3
 8006588:	000b      	movs	r3, r1
}    
 800658a:	0018      	movs	r0, r3
 800658c:	46bd      	mov	sp, r7
 800658e:	bd80      	pop	{r7, pc}
 8006590:	40021000 	.word	0x40021000
 8006594:	0800c7e4 	.word	0x0800c7e4

08006598 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006598:	b580      	push	{r7, lr}
 800659a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 800659c:	f7ff ffdc 	bl	8006558 <HAL_RCC_GetHCLKFreq>
 80065a0:	0001      	movs	r1, r0
 80065a2:	4b06      	ldr	r3, [pc, #24]	; (80065bc <HAL_RCC_GetPCLK2Freq+0x24>)
 80065a4:	68da      	ldr	r2, [r3, #12]
 80065a6:	23e0      	movs	r3, #224	; 0xe0
 80065a8:	019b      	lsls	r3, r3, #6
 80065aa:	4013      	ands	r3, r2
 80065ac:	0adb      	lsrs	r3, r3, #11
 80065ae:	4a04      	ldr	r2, [pc, #16]	; (80065c0 <HAL_RCC_GetPCLK2Freq+0x28>)
 80065b0:	5cd3      	ldrb	r3, [r2, r3]
 80065b2:	40d9      	lsrs	r1, r3
 80065b4:	000b      	movs	r3, r1
} 
 80065b6:	0018      	movs	r0, r3
 80065b8:	46bd      	mov	sp, r7
 80065ba:	bd80      	pop	{r7, pc}
 80065bc:	40021000 	.word	0x40021000
 80065c0:	0800c7e4 	.word	0x0800c7e4

080065c4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range
  * @param  MSIrange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_6
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSIrange)
{
 80065c4:	b580      	push	{r7, lr}
 80065c6:	b084      	sub	sp, #16
 80065c8:	af00      	add	r7, sp, #0
 80065ca:	6078      	str	r0, [r7, #4]
  uint32_t vos = 0;
 80065cc:	2300      	movs	r3, #0
 80065ce:	60fb      	str	r3, [r7, #12]
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80065d0:	2300      	movs	r3, #0
 80065d2:	60bb      	str	r3, [r7, #8]

  /* HCLK can reach 4 MHz only if AHB prescaler = 1 */
  if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80065d4:	4b23      	ldr	r3, [pc, #140]	; (8006664 <RCC_SetFlashLatencyFromMSIRange+0xa0>)
 80065d6:	68db      	ldr	r3, [r3, #12]
 80065d8:	22f0      	movs	r2, #240	; 0xf0
 80065da:	4013      	ands	r3, r2
 80065dc:	d12b      	bne.n	8006636 <RCC_SetFlashLatencyFromMSIRange+0x72>
  {
    if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80065de:	4b21      	ldr	r3, [pc, #132]	; (8006664 <RCC_SetFlashLatencyFromMSIRange+0xa0>)
 80065e0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80065e2:	2380      	movs	r3, #128	; 0x80
 80065e4:	055b      	lsls	r3, r3, #21
 80065e6:	4013      	ands	r3, r2
 80065e8:	d006      	beq.n	80065f8 <RCC_SetFlashLatencyFromMSIRange+0x34>
    {
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 80065ea:	4b1f      	ldr	r3, [pc, #124]	; (8006668 <RCC_SetFlashLatencyFromMSIRange+0xa4>)
 80065ec:	681a      	ldr	r2, [r3, #0]
 80065ee:	23c0      	movs	r3, #192	; 0xc0
 80065f0:	015b      	lsls	r3, r3, #5
 80065f2:	4013      	ands	r3, r2
 80065f4:	60fb      	str	r3, [r7, #12]
 80065f6:	e012      	b.n	800661e <RCC_SetFlashLatencyFromMSIRange+0x5a>
    }
    else
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80065f8:	4b1a      	ldr	r3, [pc, #104]	; (8006664 <RCC_SetFlashLatencyFromMSIRange+0xa0>)
 80065fa:	4a1a      	ldr	r2, [pc, #104]	; (8006664 <RCC_SetFlashLatencyFromMSIRange+0xa0>)
 80065fc:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80065fe:	2180      	movs	r1, #128	; 0x80
 8006600:	0549      	lsls	r1, r1, #21
 8006602:	430a      	orrs	r2, r1
 8006604:	639a      	str	r2, [r3, #56]	; 0x38
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8006606:	4b18      	ldr	r3, [pc, #96]	; (8006668 <RCC_SetFlashLatencyFromMSIRange+0xa4>)
 8006608:	681a      	ldr	r2, [r3, #0]
 800660a:	23c0      	movs	r3, #192	; 0xc0
 800660c:	015b      	lsls	r3, r3, #5
 800660e:	4013      	ands	r3, r2
 8006610:	60fb      	str	r3, [r7, #12]
      __HAL_RCC_PWR_CLK_DISABLE();
 8006612:	4b14      	ldr	r3, [pc, #80]	; (8006664 <RCC_SetFlashLatencyFromMSIRange+0xa0>)
 8006614:	4a13      	ldr	r2, [pc, #76]	; (8006664 <RCC_SetFlashLatencyFromMSIRange+0xa0>)
 8006616:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006618:	4914      	ldr	r1, [pc, #80]	; (800666c <RCC_SetFlashLatencyFromMSIRange+0xa8>)
 800661a:	400a      	ands	r2, r1
 800661c:	639a      	str	r2, [r3, #56]	; 0x38
    }
    
    /* Check if need to set latency 1 only for Range 3 & HCLK = 4MHz */
    if((vos == PWR_REGULATOR_VOLTAGE_SCALE3) && (MSIrange == RCC_MSIRANGE_6))
 800661e:	68fa      	ldr	r2, [r7, #12]
 8006620:	23c0      	movs	r3, #192	; 0xc0
 8006622:	015b      	lsls	r3, r3, #5
 8006624:	429a      	cmp	r2, r3
 8006626:	d106      	bne.n	8006636 <RCC_SetFlashLatencyFromMSIRange+0x72>
 8006628:	687a      	ldr	r2, [r7, #4]
 800662a:	23c0      	movs	r3, #192	; 0xc0
 800662c:	021b      	lsls	r3, r3, #8
 800662e:	429a      	cmp	r2, r3
 8006630:	d101      	bne.n	8006636 <RCC_SetFlashLatencyFromMSIRange+0x72>
    {
      latency = FLASH_LATENCY_1; /* 1WS */
 8006632:	2301      	movs	r3, #1
 8006634:	60bb      	str	r3, [r7, #8]
    }
  }
  
  __HAL_FLASH_SET_LATENCY(latency);
 8006636:	4b0e      	ldr	r3, [pc, #56]	; (8006670 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8006638:	4a0d      	ldr	r2, [pc, #52]	; (8006670 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800663a:	6812      	ldr	r2, [r2, #0]
 800663c:	2101      	movs	r1, #1
 800663e:	438a      	bics	r2, r1
 8006640:	0011      	movs	r1, r2
 8006642:	68ba      	ldr	r2, [r7, #8]
 8006644:	430a      	orrs	r2, r1
 8006646:	601a      	str	r2, [r3, #0]
  
  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 8006648:	4b09      	ldr	r3, [pc, #36]	; (8006670 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	2201      	movs	r2, #1
 800664e:	401a      	ands	r2, r3
 8006650:	68bb      	ldr	r3, [r7, #8]
 8006652:	429a      	cmp	r2, r3
 8006654:	d001      	beq.n	800665a <RCC_SetFlashLatencyFromMSIRange+0x96>
  {
    return HAL_ERROR;
 8006656:	2301      	movs	r3, #1
 8006658:	e000      	b.n	800665c <RCC_SetFlashLatencyFromMSIRange+0x98>
  }
  
  return HAL_OK;
 800665a:	2300      	movs	r3, #0
}
 800665c:	0018      	movs	r0, r3
 800665e:	46bd      	mov	sp, r7
 8006660:	b004      	add	sp, #16
 8006662:	bd80      	pop	{r7, pc}
 8006664:	40021000 	.word	0x40021000
 8006668:	40007000 	.word	0x40007000
 800666c:	efffffff 	.word	0xefffffff
 8006670:	40022000 	.word	0x40022000

08006674 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006674:	b580      	push	{r7, lr}
 8006676:	b086      	sub	sp, #24
 8006678:	af00      	add	r7, sp, #0
 800667a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800667c:	2300      	movs	r3, #0
 800667e:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8006680:	2300      	movs	r3, #0
 8006682:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*------------------------------- RTC/LCD Configuration ------------------------*/ 
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC) 
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	2220      	movs	r2, #32
 800668a:	4013      	ands	r3, r2
 800668c:	d100      	bne.n	8006690 <HAL_RCCEx_PeriphCLKConfig+0x1c>
 800668e:	e0c3      	b.n	8006818 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
    {
      assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->LCDClockSelection));
    }
#endif /* LCD */

    FlagStatus       pwrclkchanged = RESET;
 8006690:	2317      	movs	r3, #23
 8006692:	18fb      	adds	r3, r7, r3
 8006694:	2200      	movs	r2, #0
 8006696:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006698:	4b94      	ldr	r3, [pc, #592]	; (80068ec <HAL_RCCEx_PeriphCLKConfig+0x278>)
 800669a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800669c:	2380      	movs	r3, #128	; 0x80
 800669e:	055b      	lsls	r3, r3, #21
 80066a0:	4013      	ands	r3, r2
 80066a2:	d10a      	bne.n	80066ba <HAL_RCCEx_PeriphCLKConfig+0x46>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80066a4:	4b91      	ldr	r3, [pc, #580]	; (80068ec <HAL_RCCEx_PeriphCLKConfig+0x278>)
 80066a6:	4a91      	ldr	r2, [pc, #580]	; (80068ec <HAL_RCCEx_PeriphCLKConfig+0x278>)
 80066a8:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80066aa:	2180      	movs	r1, #128	; 0x80
 80066ac:	0549      	lsls	r1, r1, #21
 80066ae:	430a      	orrs	r2, r1
 80066b0:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 80066b2:	2317      	movs	r3, #23
 80066b4:	18fb      	adds	r3, r7, r3
 80066b6:	2201      	movs	r2, #1
 80066b8:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80066ba:	4b8d      	ldr	r3, [pc, #564]	; (80068f0 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80066bc:	681a      	ldr	r2, [r3, #0]
 80066be:	2380      	movs	r3, #128	; 0x80
 80066c0:	005b      	lsls	r3, r3, #1
 80066c2:	4013      	ands	r3, r2
 80066c4:	d11a      	bne.n	80066fc <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80066c6:	4b8a      	ldr	r3, [pc, #552]	; (80068f0 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80066c8:	4a89      	ldr	r2, [pc, #548]	; (80068f0 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80066ca:	6812      	ldr	r2, [r2, #0]
 80066cc:	2180      	movs	r1, #128	; 0x80
 80066ce:	0049      	lsls	r1, r1, #1
 80066d0:	430a      	orrs	r2, r1
 80066d2:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80066d4:	f7fe fae2 	bl	8004c9c <HAL_GetTick>
 80066d8:	0003      	movs	r3, r0
 80066da:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80066dc:	e008      	b.n	80066f0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80066de:	f7fe fadd 	bl	8004c9c <HAL_GetTick>
 80066e2:	0002      	movs	r2, r0
 80066e4:	693b      	ldr	r3, [r7, #16]
 80066e6:	1ad3      	subs	r3, r2, r3
 80066e8:	2b64      	cmp	r3, #100	; 0x64
 80066ea:	d901      	bls.n	80066f0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
        {
          return HAL_TIMEOUT;
 80066ec:	2303      	movs	r3, #3
 80066ee:	e0f9      	b.n	80068e4 <HAL_RCCEx_PeriphCLKConfig+0x270>
      SET_BIT(PWR->CR, PWR_CR_DBP);
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80066f0:	4b7f      	ldr	r3, [pc, #508]	; (80068f0 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80066f2:	681a      	ldr	r2, [r3, #0]
 80066f4:	2380      	movs	r3, #128	; 0x80
 80066f6:	005b      	lsls	r3, r3, #1
 80066f8:	4013      	ands	r3, r2
 80066fa:	d0f0      	beq.n	80066de <HAL_RCCEx_PeriphCLKConfig+0x6a>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */ 
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 80066fc:	4b7b      	ldr	r3, [pc, #492]	; (80068ec <HAL_RCCEx_PeriphCLKConfig+0x278>)
 80066fe:	681a      	ldr	r2, [r3, #0]
 8006700:	23c0      	movs	r3, #192	; 0xc0
 8006702:	039b      	lsls	r3, r3, #14
 8006704:	4013      	ands	r3, r2
 8006706:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	685a      	ldr	r2, [r3, #4]
 800670c:	23c0      	movs	r3, #192	; 0xc0
 800670e:	039b      	lsls	r3, r3, #14
 8006710:	401a      	ands	r2, r3
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	429a      	cmp	r2, r3
 8006716:	d010      	beq.n	800673a <HAL_RCCEx_PeriphCLKConfig+0xc6>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if (((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE) && HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	685a      	ldr	r2, [r3, #4]
 800671c:	23c0      	movs	r3, #192	; 0xc0
 800671e:	029b      	lsls	r3, r3, #10
 8006720:	401a      	ands	r2, r3
 8006722:	23c0      	movs	r3, #192	; 0xc0
 8006724:	029b      	lsls	r3, r3, #10
 8006726:	429a      	cmp	r2, r3
 8006728:	d107      	bne.n	800673a <HAL_RCCEx_PeriphCLKConfig+0xc6>
 800672a:	4b70      	ldr	r3, [pc, #448]	; (80068ec <HAL_RCCEx_PeriphCLKConfig+0x278>)
 800672c:	681a      	ldr	r2, [r3, #0]
 800672e:	2380      	movs	r3, #128	; 0x80
 8006730:	029b      	lsls	r3, r3, #10
 8006732:	4013      	ands	r3, r2
 8006734:	d001      	beq.n	800673a <HAL_RCCEx_PeriphCLKConfig+0xc6>
      {
        /* To update HSE divider, first switch-OFF HSE clock oscillator*/
        return HAL_ERROR; 
 8006736:	2301      	movs	r3, #1
 8006738:	e0d4      	b.n	80068e4 <HAL_RCCEx_PeriphCLKConfig+0x270>
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 800673a:	4b6c      	ldr	r3, [pc, #432]	; (80068ec <HAL_RCCEx_PeriphCLKConfig+0x278>)
 800673c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800673e:	23c0      	movs	r3, #192	; 0xc0
 8006740:	029b      	lsls	r3, r3, #10
 8006742:	4013      	ands	r3, r2
 8006744:	60fb      	str	r3, [r7, #12]
    
    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	2b00      	cmp	r3, #0
 800674a:	d03b      	beq.n	80067c4 <HAL_RCCEx_PeriphCLKConfig+0x150>
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	685a      	ldr	r2, [r3, #4]
 8006750:	23c0      	movs	r3, #192	; 0xc0
 8006752:	029b      	lsls	r3, r3, #10
 8006754:	401a      	ands	r2, r3
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	429a      	cmp	r2, r3
 800675a:	d033      	beq.n	80067c4 <HAL_RCCEx_PeriphCLKConfig+0x150>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	2220      	movs	r2, #32
 8006762:	4013      	ands	r3, r2
 8006764:	d02e      	beq.n	80067c4 <HAL_RCCEx_PeriphCLKConfig+0x150>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8006766:	4b61      	ldr	r3, [pc, #388]	; (80068ec <HAL_RCCEx_PeriphCLKConfig+0x278>)
 8006768:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800676a:	4a62      	ldr	r2, [pc, #392]	; (80068f4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800676c:	4013      	ands	r3, r2
 800676e:	60fb      	str	r3, [r7, #12]
      
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006770:	4b5e      	ldr	r3, [pc, #376]	; (80068ec <HAL_RCCEx_PeriphCLKConfig+0x278>)
 8006772:	4a5e      	ldr	r2, [pc, #376]	; (80068ec <HAL_RCCEx_PeriphCLKConfig+0x278>)
 8006774:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8006776:	2180      	movs	r1, #128	; 0x80
 8006778:	0309      	lsls	r1, r1, #12
 800677a:	430a      	orrs	r2, r1
 800677c:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 800677e:	4b5b      	ldr	r3, [pc, #364]	; (80068ec <HAL_RCCEx_PeriphCLKConfig+0x278>)
 8006780:	4a5a      	ldr	r2, [pc, #360]	; (80068ec <HAL_RCCEx_PeriphCLKConfig+0x278>)
 8006782:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8006784:	495c      	ldr	r1, [pc, #368]	; (80068f8 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8006786:	400a      	ands	r2, r1
 8006788:	651a      	str	r2, [r3, #80]	; 0x50
      
      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 800678a:	4b58      	ldr	r3, [pc, #352]	; (80068ec <HAL_RCCEx_PeriphCLKConfig+0x278>)
 800678c:	68fa      	ldr	r2, [r7, #12]
 800678e:	651a      	str	r2, [r3, #80]	; 0x50
      
       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8006790:	68fa      	ldr	r2, [r7, #12]
 8006792:	2380      	movs	r3, #128	; 0x80
 8006794:	005b      	lsls	r3, r3, #1
 8006796:	4013      	ands	r3, r2
 8006798:	d014      	beq.n	80067c4 <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800679a:	f7fe fa7f 	bl	8004c9c <HAL_GetTick>
 800679e:	0003      	movs	r3, r0
 80067a0:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80067a2:	e009      	b.n	80067b8 <HAL_RCCEx_PeriphCLKConfig+0x144>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80067a4:	f7fe fa7a 	bl	8004c9c <HAL_GetTick>
 80067a8:	0002      	movs	r2, r0
 80067aa:	693b      	ldr	r3, [r7, #16]
 80067ac:	1ad3      	subs	r3, r2, r3
 80067ae:	4a53      	ldr	r2, [pc, #332]	; (80068fc <HAL_RCCEx_PeriphCLKConfig+0x288>)
 80067b0:	4293      	cmp	r3, r2
 80067b2:	d901      	bls.n	80067b8 <HAL_RCCEx_PeriphCLKConfig+0x144>
          {
            return HAL_TIMEOUT;
 80067b4:	2303      	movs	r3, #3
 80067b6:	e095      	b.n	80068e4 <HAL_RCCEx_PeriphCLKConfig+0x270>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80067b8:	4b4c      	ldr	r3, [pc, #304]	; (80068ec <HAL_RCCEx_PeriphCLKConfig+0x278>)
 80067ba:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80067bc:	2380      	movs	r3, #128	; 0x80
 80067be:	009b      	lsls	r3, r3, #2
 80067c0:	4013      	ands	r3, r2
 80067c2:	d0ef      	beq.n	80067a4 <HAL_RCCEx_PeriphCLKConfig+0x130>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	685a      	ldr	r2, [r3, #4]
 80067c8:	23c0      	movs	r3, #192	; 0xc0
 80067ca:	029b      	lsls	r3, r3, #10
 80067cc:	401a      	ands	r2, r3
 80067ce:	23c0      	movs	r3, #192	; 0xc0
 80067d0:	029b      	lsls	r3, r3, #10
 80067d2:	429a      	cmp	r2, r3
 80067d4:	d10b      	bne.n	80067ee <HAL_RCCEx_PeriphCLKConfig+0x17a>
 80067d6:	4a45      	ldr	r2, [pc, #276]	; (80068ec <HAL_RCCEx_PeriphCLKConfig+0x278>)
 80067d8:	4b44      	ldr	r3, [pc, #272]	; (80068ec <HAL_RCCEx_PeriphCLKConfig+0x278>)
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	4948      	ldr	r1, [pc, #288]	; (8006900 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80067de:	4019      	ands	r1, r3
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	6858      	ldr	r0, [r3, #4]
 80067e4:	23c0      	movs	r3, #192	; 0xc0
 80067e6:	039b      	lsls	r3, r3, #14
 80067e8:	4003      	ands	r3, r0
 80067ea:	430b      	orrs	r3, r1
 80067ec:	6013      	str	r3, [r2, #0]
 80067ee:	4a3f      	ldr	r2, [pc, #252]	; (80068ec <HAL_RCCEx_PeriphCLKConfig+0x278>)
 80067f0:	4b3e      	ldr	r3, [pc, #248]	; (80068ec <HAL_RCCEx_PeriphCLKConfig+0x278>)
 80067f2:	6d19      	ldr	r1, [r3, #80]	; 0x50
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	6858      	ldr	r0, [r3, #4]
 80067f8:	23c0      	movs	r3, #192	; 0xc0
 80067fa:	029b      	lsls	r3, r3, #10
 80067fc:	4003      	ands	r3, r0
 80067fe:	430b      	orrs	r3, r1
 8006800:	6513      	str	r3, [r2, #80]	; 0x50

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8006802:	2317      	movs	r3, #23
 8006804:	18fb      	adds	r3, r7, r3
 8006806:	781b      	ldrb	r3, [r3, #0]
 8006808:	2b01      	cmp	r3, #1
 800680a:	d105      	bne.n	8006818 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800680c:	4b37      	ldr	r3, [pc, #220]	; (80068ec <HAL_RCCEx_PeriphCLKConfig+0x278>)
 800680e:	4a37      	ldr	r2, [pc, #220]	; (80068ec <HAL_RCCEx_PeriphCLKConfig+0x278>)
 8006810:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006812:	493c      	ldr	r1, [pc, #240]	; (8006904 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8006814:	400a      	ands	r2, r1
 8006816:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }
  
#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	2201      	movs	r2, #1
 800681e:	4013      	ands	r3, r2
 8006820:	d009      	beq.n	8006836 <HAL_RCCEx_PeriphCLKConfig+0x1c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006822:	4a32      	ldr	r2, [pc, #200]	; (80068ec <HAL_RCCEx_PeriphCLKConfig+0x278>)
 8006824:	4b31      	ldr	r3, [pc, #196]	; (80068ec <HAL_RCCEx_PeriphCLKConfig+0x278>)
 8006826:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006828:	2103      	movs	r1, #3
 800682a:	438b      	bics	r3, r1
 800682c:	0019      	movs	r1, r3
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	689b      	ldr	r3, [r3, #8]
 8006832:	430b      	orrs	r3, r1
 8006834:	64d3      	str	r3, [r2, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */
  
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	2202      	movs	r2, #2
 800683c:	4013      	ands	r3, r2
 800683e:	d009      	beq.n	8006854 <HAL_RCCEx_PeriphCLKConfig+0x1e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006840:	4a2a      	ldr	r2, [pc, #168]	; (80068ec <HAL_RCCEx_PeriphCLKConfig+0x278>)
 8006842:	4b2a      	ldr	r3, [pc, #168]	; (80068ec <HAL_RCCEx_PeriphCLKConfig+0x278>)
 8006844:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006846:	210c      	movs	r1, #12
 8006848:	438b      	bics	r3, r1
 800684a:	0019      	movs	r1, r3
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	68db      	ldr	r3, [r3, #12]
 8006850:	430b      	orrs	r3, r1
 8006852:	64d3      	str	r3, [r2, #76]	; 0x4c
  }
  
  /*------------------------------ LPUART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	2204      	movs	r2, #4
 800685a:	4013      	ands	r3, r2
 800685c:	d008      	beq.n	8006870 <HAL_RCCEx_PeriphCLKConfig+0x1fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));
    
    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800685e:	4a23      	ldr	r2, [pc, #140]	; (80068ec <HAL_RCCEx_PeriphCLKConfig+0x278>)
 8006860:	4b22      	ldr	r3, [pc, #136]	; (80068ec <HAL_RCCEx_PeriphCLKConfig+0x278>)
 8006862:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006864:	4928      	ldr	r1, [pc, #160]	; (8006908 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 8006866:	4019      	ands	r1, r3
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	691b      	ldr	r3, [r3, #16]
 800686c:	430b      	orrs	r3, r1
 800686e:	64d3      	str	r3, [r2, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	2208      	movs	r2, #8
 8006876:	4013      	ands	r3, r2
 8006878:	d008      	beq.n	800688c <HAL_RCCEx_PeriphCLKConfig+0x218>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800687a:	4a1c      	ldr	r2, [pc, #112]	; (80068ec <HAL_RCCEx_PeriphCLKConfig+0x278>)
 800687c:	4b1b      	ldr	r3, [pc, #108]	; (80068ec <HAL_RCCEx_PeriphCLKConfig+0x278>)
 800687e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006880:	4922      	ldr	r1, [pc, #136]	; (800690c <HAL_RCCEx_PeriphCLKConfig+0x298>)
 8006882:	4019      	ands	r1, r3
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	695b      	ldr	r3, [r3, #20]
 8006888:	430b      	orrs	r3, r1
 800688a:	64d3      	str	r3, [r2, #76]	; 0x4c
  }

#if defined (RCC_CCIPR_I2C3SEL)
    /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	681a      	ldr	r2, [r3, #0]
 8006890:	2380      	movs	r3, #128	; 0x80
 8006892:	005b      	lsls	r3, r3, #1
 8006894:	4013      	ands	r3, r2
 8006896:	d008      	beq.n	80068aa <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006898:	4a14      	ldr	r2, [pc, #80]	; (80068ec <HAL_RCCEx_PeriphCLKConfig+0x278>)
 800689a:	4b14      	ldr	r3, [pc, #80]	; (80068ec <HAL_RCCEx_PeriphCLKConfig+0x278>)
 800689c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800689e:	4915      	ldr	r1, [pc, #84]	; (80068f4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80068a0:	4019      	ands	r1, r3
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	699b      	ldr	r3, [r3, #24]
 80068a6:	430b      	orrs	r3, r1
 80068a8:	64d3      	str	r3, [r2, #76]	; 0x4c
  }  
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	2240      	movs	r2, #64	; 0x40
 80068b0:	4013      	ands	r3, r2
 80068b2:	d008      	beq.n	80068c6 <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80068b4:	4a0d      	ldr	r2, [pc, #52]	; (80068ec <HAL_RCCEx_PeriphCLKConfig+0x278>)
 80068b6:	4b0d      	ldr	r3, [pc, #52]	; (80068ec <HAL_RCCEx_PeriphCLKConfig+0x278>)
 80068b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80068ba:	4915      	ldr	r1, [pc, #84]	; (8006910 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80068bc:	4019      	ands	r1, r3
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	6a1b      	ldr	r3, [r3, #32]
 80068c2:	430b      	orrs	r3, r1
 80068c4:	64d3      	str	r3, [r2, #76]	; 0x4c
  }
#endif /* USB */
  
  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	2280      	movs	r2, #128	; 0x80
 80068cc:	4013      	ands	r3, r2
 80068ce:	d008      	beq.n	80068e2 <HAL_RCCEx_PeriphCLKConfig+0x26e>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 80068d0:	4a06      	ldr	r2, [pc, #24]	; (80068ec <HAL_RCCEx_PeriphCLKConfig+0x278>)
 80068d2:	4b06      	ldr	r3, [pc, #24]	; (80068ec <HAL_RCCEx_PeriphCLKConfig+0x278>)
 80068d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80068d6:	490f      	ldr	r1, [pc, #60]	; (8006914 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 80068d8:	4019      	ands	r1, r3
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	69db      	ldr	r3, [r3, #28]
 80068de:	430b      	orrs	r3, r1
 80068e0:	64d3      	str	r3, [r2, #76]	; 0x4c
  }

  return HAL_OK;
 80068e2:	2300      	movs	r3, #0
}
 80068e4:	0018      	movs	r0, r3
 80068e6:	46bd      	mov	sp, r7
 80068e8:	b006      	add	sp, #24
 80068ea:	bd80      	pop	{r7, pc}
 80068ec:	40021000 	.word	0x40021000
 80068f0:	40007000 	.word	0x40007000
 80068f4:	fffcffff 	.word	0xfffcffff
 80068f8:	fff7ffff 	.word	0xfff7ffff
 80068fc:	00001388 	.word	0x00001388
 8006900:	ffcfffff 	.word	0xffcfffff
 8006904:	efffffff 	.word	0xefffffff
 8006908:	fffff3ff 	.word	0xfffff3ff
 800690c:	ffffcfff 	.word	0xffffcfff
 8006910:	fbffffff 	.word	0xfbffffff
 8006914:	fff3ffff 	.word	0xfff3ffff

08006918 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_I2C3     I2C3 peripheral clock (*)
  * @note   (*) means that this peripheral is not present on all the devices
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8006918:	b580      	push	{r7, lr}
 800691a:	b08a      	sub	sp, #40	; 0x28
 800691c:	af00      	add	r7, sp, #0
 800691e:	6078      	str	r0, [r7, #4]
  uint32_t temp_reg = 0U, clkprediv = 0U, frequency = 0U;
 8006920:	2300      	movs	r3, #0
 8006922:	61fb      	str	r3, [r7, #28]
 8006924:	2300      	movs	r3, #0
 8006926:	61bb      	str	r3, [r7, #24]
 8006928:	2300      	movs	r3, #0
 800692a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t srcclk = 0U;
 800692c:	2300      	movs	r3, #0
 800692e:	617b      	str	r3, [r7, #20]
#if defined(USB)
    uint32_t pllmul = 0U, plldiv = 0U, pllvco = 0U;
 8006930:	2300      	movs	r3, #0
 8006932:	613b      	str	r3, [r7, #16]
 8006934:	2300      	movs	r3, #0
 8006936:	60fb      	str	r3, [r7, #12]
 8006938:	2300      	movs	r3, #0
 800693a:	623b      	str	r3, [r7, #32]
#endif /* USB */

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));
  
  switch (PeriphClk)
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	2b08      	cmp	r3, #8
 8006940:	d100      	bne.n	8006944 <HAL_RCCEx_GetPeriphCLKFreq+0x2c>
 8006942:	e159      	b.n	8006bf8 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>
 8006944:	d809      	bhi.n	800695a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 8006946:	2b02      	cmp	r3, #2
 8006948:	d100      	bne.n	800694c <HAL_RCCEx_GetPeriphCLKFreq+0x34>
 800694a:	e0ec      	b.n	8006b26 <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 800694c:	2b04      	cmp	r3, #4
 800694e:	d100      	bne.n	8006952 <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
 8006950:	e11a      	b.n	8006b88 <HAL_RCCEx_GetPeriphCLKFreq+0x270>
 8006952:	2b01      	cmp	r3, #1
 8006954:	d100      	bne.n	8006958 <HAL_RCCEx_GetPeriphCLKFreq+0x40>
 8006956:	e0b5      	b.n	8006ac4 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
      break;
    } 
#endif /* RCC_CCIPR_I2C3SEL */
  default: 
    {
      break;
 8006958:	e1c0      	b.n	8006cdc <HAL_RCCEx_GetPeriphCLKFreq+0x3c4>
#endif /* USB */

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));
  
  switch (PeriphClk)
 800695a:	2b20      	cmp	r3, #32
 800695c:	d00c      	beq.n	8006978 <HAL_RCCEx_GetPeriphCLKFreq+0x60>
 800695e:	d803      	bhi.n	8006968 <HAL_RCCEx_GetPeriphCLKFreq+0x50>
 8006960:	2b10      	cmp	r3, #16
 8006962:	d100      	bne.n	8006966 <HAL_RCCEx_GetPeriphCLKFreq+0x4e>
 8006964:	e170      	b.n	8006c48 <HAL_RCCEx_GetPeriphCLKFreq+0x330>
      break;
    } 
#endif /* RCC_CCIPR_I2C3SEL */
  default: 
    {
      break;
 8006966:	e1b9      	b.n	8006cdc <HAL_RCCEx_GetPeriphCLKFreq+0x3c4>
#endif /* USB */

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));
  
  switch (PeriphClk)
 8006968:	2b40      	cmp	r3, #64	; 0x40
 800696a:	d058      	beq.n	8006a1e <HAL_RCCEx_GetPeriphCLKFreq+0x106>
 800696c:	2280      	movs	r2, #128	; 0x80
 800696e:	0052      	lsls	r2, r2, #1
 8006970:	4293      	cmp	r3, r2
 8006972:	d100      	bne.n	8006976 <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
 8006974:	e18a      	b.n	8006c8c <HAL_RCCEx_GetPeriphCLKFreq+0x374>
      break;
    } 
#endif /* RCC_CCIPR_I2C3SEL */
  default: 
    {
      break;
 8006976:	e1b1      	b.n	8006cdc <HAL_RCCEx_GetPeriphCLKFreq+0x3c4>
#if defined(LCD)
  case RCC_PERIPHCLK_LCD:
#endif /* LCD */
    {
      /* Get RCC CSR configuration ------------------------------------------------------*/
      temp_reg = RCC->CSR;
 8006978:	4bba      	ldr	r3, [pc, #744]	; (8006c64 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 800697a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800697c:	61fb      	str	r3, [r7, #28]

      /* Get the current RTC source */
      srcclk = __HAL_RCC_GET_RTC_SOURCE();
 800697e:	4bb9      	ldr	r3, [pc, #740]	; (8006c64 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8006980:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006982:	23c0      	movs	r3, #192	; 0xc0
 8006984:	029b      	lsls	r3, r3, #10
 8006986:	4013      	ands	r3, r2
 8006988:	617b      	str	r3, [r7, #20]

      /* Check if LSE is ready if RTC clock selection is LSE */
      if ((srcclk == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSERDY)))
 800698a:	697a      	ldr	r2, [r7, #20]
 800698c:	2380      	movs	r3, #128	; 0x80
 800698e:	025b      	lsls	r3, r3, #9
 8006990:	429a      	cmp	r2, r3
 8006992:	d108      	bne.n	80069a6 <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
 8006994:	69fa      	ldr	r2, [r7, #28]
 8006996:	2380      	movs	r3, #128	; 0x80
 8006998:	009b      	lsls	r3, r3, #2
 800699a:	4013      	ands	r3, r2
 800699c:	d003      	beq.n	80069a6 <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
      {
        frequency = LSE_VALUE;
 800699e:	2380      	movs	r3, #128	; 0x80
 80069a0:	021b      	lsls	r3, r3, #8
 80069a2:	627b      	str	r3, [r7, #36]	; 0x24
 80069a4:	e03a      	b.n	8006a1c <HAL_RCCEx_GetPeriphCLKFreq+0x104>
      }
      /* Check if LSI is ready if RTC clock selection is LSI */
      else if ((srcclk == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSIRDY)))
 80069a6:	697a      	ldr	r2, [r7, #20]
 80069a8:	2380      	movs	r3, #128	; 0x80
 80069aa:	029b      	lsls	r3, r3, #10
 80069ac:	429a      	cmp	r2, r3
 80069ae:	d106      	bne.n	80069be <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
 80069b0:	69fb      	ldr	r3, [r7, #28]
 80069b2:	2202      	movs	r2, #2
 80069b4:	4013      	ands	r3, r2
 80069b6:	d002      	beq.n	80069be <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
      {
        frequency = LSI_VALUE;
 80069b8:	4bab      	ldr	r3, [pc, #684]	; (8006c68 <HAL_RCCEx_GetPeriphCLKFreq+0x350>)
 80069ba:	627b      	str	r3, [r7, #36]	; 0x24
 80069bc:	e02e      	b.n	8006a1c <HAL_RCCEx_GetPeriphCLKFreq+0x104>
      }
      /* Check if HSE is ready and if RTC clock selection is HSE */
      else if ((srcclk == RCC_RTCCLKSOURCE_HSE_DIVX) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 80069be:	697a      	ldr	r2, [r7, #20]
 80069c0:	23c0      	movs	r3, #192	; 0xc0
 80069c2:	029b      	lsls	r3, r3, #10
 80069c4:	429a      	cmp	r2, r3
 80069c6:	d126      	bne.n	8006a16 <HAL_RCCEx_GetPeriphCLKFreq+0xfe>
 80069c8:	4ba6      	ldr	r3, [pc, #664]	; (8006c64 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 80069ca:	681a      	ldr	r2, [r3, #0]
 80069cc:	2380      	movs	r3, #128	; 0x80
 80069ce:	029b      	lsls	r3, r3, #10
 80069d0:	4013      	ands	r3, r2
 80069d2:	d020      	beq.n	8006a16 <HAL_RCCEx_GetPeriphCLKFreq+0xfe>
      {
        /* Get the current HSE clock divider */
        clkprediv = __HAL_RCC_GET_RTC_HSE_PRESCALER();
 80069d4:	4ba3      	ldr	r3, [pc, #652]	; (8006c64 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 80069d6:	681a      	ldr	r2, [r3, #0]
 80069d8:	23c0      	movs	r3, #192	; 0xc0
 80069da:	039b      	lsls	r3, r3, #14
 80069dc:	4013      	ands	r3, r2
 80069de:	61bb      	str	r3, [r7, #24]

        switch (clkprediv)
 80069e0:	69bb      	ldr	r3, [r7, #24]
 80069e2:	2280      	movs	r2, #128	; 0x80
 80069e4:	0392      	lsls	r2, r2, #14
 80069e6:	4293      	cmp	r3, r2
 80069e8:	d00b      	beq.n	8006a02 <HAL_RCCEx_GetPeriphCLKFreq+0xea>
 80069ea:	22c0      	movs	r2, #192	; 0xc0
 80069ec:	0392      	lsls	r2, r2, #14
 80069ee:	4293      	cmp	r3, r2
 80069f0:	d004      	beq.n	80069fc <HAL_RCCEx_GetPeriphCLKFreq+0xe4>
 80069f2:	2280      	movs	r2, #128	; 0x80
 80069f4:	0352      	lsls	r2, r2, #13
 80069f6:	4293      	cmp	r3, r2
 80069f8:	d006      	beq.n	8006a08 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
 80069fa:	e008      	b.n	8006a0e <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
        {
          case RCC_RTC_HSE_DIV_16:  /* HSE DIV16 has been selected */
          {
            frequency = HSE_VALUE / 16U;
 80069fc:	4b9b      	ldr	r3, [pc, #620]	; (8006c6c <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 80069fe:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8006a00:	e008      	b.n	8006a14 <HAL_RCCEx_GetPeriphCLKFreq+0xfc>
          }
          case RCC_RTC_HSE_DIV_8:   /* HSE DIV8 has been selected  */
          {
            frequency = HSE_VALUE / 8U;
 8006a02:	4b9b      	ldr	r3, [pc, #620]	; (8006c70 <HAL_RCCEx_GetPeriphCLKFreq+0x358>)
 8006a04:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8006a06:	e005      	b.n	8006a14 <HAL_RCCEx_GetPeriphCLKFreq+0xfc>
          }
          case RCC_RTC_HSE_DIV_4:   /* HSE DIV4 has been selected  */
          {
            frequency = HSE_VALUE / 4U;
 8006a08:	4b9a      	ldr	r3, [pc, #616]	; (8006c74 <HAL_RCCEx_GetPeriphCLKFreq+0x35c>)
 8006a0a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8006a0c:	e002      	b.n	8006a14 <HAL_RCCEx_GetPeriphCLKFreq+0xfc>
          }
          default:                  /* HSE DIV2 has been selected  */
          {
            frequency = HSE_VALUE / 2U;
 8006a0e:	4b9a      	ldr	r3, [pc, #616]	; (8006c78 <HAL_RCCEx_GetPeriphCLKFreq+0x360>)
 8006a10:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8006a12:	46c0      	nop			; (mov r8, r8)
          }
        }
      }
 8006a14:	e002      	b.n	8006a1c <HAL_RCCEx_GetPeriphCLKFreq+0x104>
      /* Clock not enabled for RTC */
      else
      {
        frequency = 0U;
 8006a16:	2300      	movs	r3, #0
 8006a18:	627b      	str	r3, [r7, #36]	; 0x24
      }
      break;
 8006a1a:	e15f      	b.n	8006cdc <HAL_RCCEx_GetPeriphCLKFreq+0x3c4>
 8006a1c:	e15e      	b.n	8006cdc <HAL_RCCEx_GetPeriphCLKFreq+0x3c4>
    }
#if defined(USB)
   case RCC_PERIPHCLK_USB:
    {  
        /* Get the current USB source */
        srcclk = __HAL_RCC_GET_USB_SOURCE();
 8006a1e:	4b91      	ldr	r3, [pc, #580]	; (8006c64 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8006a20:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006a22:	2380      	movs	r3, #128	; 0x80
 8006a24:	04db      	lsls	r3, r3, #19
 8006a26:	4013      	ands	r3, r2
 8006a28:	617b      	str	r3, [r7, #20]
        
        if((srcclk == RCC_USBCLKSOURCE_PLL) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY)))
 8006a2a:	697b      	ldr	r3, [r7, #20]
 8006a2c:	2b00      	cmp	r3, #0
 8006a2e:	d138      	bne.n	8006aa2 <HAL_RCCEx_GetPeriphCLKFreq+0x18a>
 8006a30:	4b8c      	ldr	r3, [pc, #560]	; (8006c64 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8006a32:	681a      	ldr	r2, [r3, #0]
 8006a34:	2380      	movs	r3, #128	; 0x80
 8006a36:	049b      	lsls	r3, r3, #18
 8006a38:	4013      	ands	r3, r2
 8006a3a:	d032      	beq.n	8006aa2 <HAL_RCCEx_GetPeriphCLKFreq+0x18a>
        {
            /* Get PLL clock source and multiplication factor ----------------------*/
            pllmul = RCC->CFGR & RCC_CFGR_PLLMUL;
 8006a3c:	4b89      	ldr	r3, [pc, #548]	; (8006c64 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8006a3e:	68da      	ldr	r2, [r3, #12]
 8006a40:	23f0      	movs	r3, #240	; 0xf0
 8006a42:	039b      	lsls	r3, r3, #14
 8006a44:	4013      	ands	r3, r2
 8006a46:	613b      	str	r3, [r7, #16]
            plldiv = RCC->CFGR & RCC_CFGR_PLLDIV;
 8006a48:	4b86      	ldr	r3, [pc, #536]	; (8006c64 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8006a4a:	68da      	ldr	r2, [r3, #12]
 8006a4c:	23c0      	movs	r3, #192	; 0xc0
 8006a4e:	041b      	lsls	r3, r3, #16
 8006a50:	4013      	ands	r3, r2
 8006a52:	60fb      	str	r3, [r7, #12]
            pllmul = PLLMulTable[(pllmul >> RCC_CFGR_PLLMUL_Pos)];
 8006a54:	693b      	ldr	r3, [r7, #16]
 8006a56:	0c9b      	lsrs	r3, r3, #18
 8006a58:	4a88      	ldr	r2, [pc, #544]	; (8006c7c <HAL_RCCEx_GetPeriphCLKFreq+0x364>)
 8006a5a:	5cd3      	ldrb	r3, [r2, r3]
 8006a5c:	613b      	str	r3, [r7, #16]
            plldiv = (plldiv >> RCC_CFGR_PLLDIV_Pos) + 1U;   
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	0d9b      	lsrs	r3, r3, #22
 8006a62:	3301      	adds	r3, #1
 8006a64:	60fb      	str	r3, [r7, #12]
            
            /* Compute PLL clock input */
            if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)
 8006a66:	4b7f      	ldr	r3, [pc, #508]	; (8006c64 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8006a68:	68da      	ldr	r2, [r3, #12]
 8006a6a:	2380      	movs	r3, #128	; 0x80
 8006a6c:	025b      	lsls	r3, r3, #9
 8006a6e:	4013      	ands	r3, r2
 8006a70:	d10a      	bne.n	8006a88 <HAL_RCCEx_GetPeriphCLKFreq+0x170>
            {
                if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
 8006a72:	4b7c      	ldr	r3, [pc, #496]	; (8006c64 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	2210      	movs	r2, #16
 8006a78:	4013      	ands	r3, r2
 8006a7a:	d002      	beq.n	8006a82 <HAL_RCCEx_GetPeriphCLKFreq+0x16a>
                {
                    pllvco =  (HSI_VALUE >> 2U);
 8006a7c:	4b7e      	ldr	r3, [pc, #504]	; (8006c78 <HAL_RCCEx_GetPeriphCLKFreq+0x360>)
 8006a7e:	623b      	str	r3, [r7, #32]
 8006a80:	e004      	b.n	8006a8c <HAL_RCCEx_GetPeriphCLKFreq+0x174>
                }
                else 
                {
                    pllvco =  HSI_VALUE;
 8006a82:	4b7f      	ldr	r3, [pc, #508]	; (8006c80 <HAL_RCCEx_GetPeriphCLKFreq+0x368>)
 8006a84:	623b      	str	r3, [r7, #32]
 8006a86:	e001      	b.n	8006a8c <HAL_RCCEx_GetPeriphCLKFreq+0x174>
                }
            }
            else /* HSE source */
            {
                pllvco = HSE_VALUE;
 8006a88:	4b7e      	ldr	r3, [pc, #504]	; (8006c84 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>)
 8006a8a:	623b      	str	r3, [r7, #32]
            }
            /* pllvco * pllmul / plldiv */
            pllvco = (pllvco * pllmul);
 8006a8c:	6a3b      	ldr	r3, [r7, #32]
 8006a8e:	693a      	ldr	r2, [r7, #16]
 8006a90:	4353      	muls	r3, r2
 8006a92:	623b      	str	r3, [r7, #32]
            frequency = (pllvco/ plldiv);
 8006a94:	68f9      	ldr	r1, [r7, #12]
 8006a96:	6a38      	ldr	r0, [r7, #32]
 8006a98:	f7f9 fb36 	bl	8000108 <__aeabi_uidiv>
 8006a9c:	0003      	movs	r3, r0
 8006a9e:	627b      	str	r3, [r7, #36]	; 0x24
 8006aa0:	e00f      	b.n	8006ac2 <HAL_RCCEx_GetPeriphCLKFreq+0x1aa>
            
        }
        else if((srcclk == RCC_USBCLKSOURCE_HSI48) && (HAL_IS_BIT_SET(RCC->CRRCR, RCC_CRRCR_HSI48RDY)))
 8006aa2:	697a      	ldr	r2, [r7, #20]
 8006aa4:	2380      	movs	r3, #128	; 0x80
 8006aa6:	04db      	lsls	r3, r3, #19
 8006aa8:	429a      	cmp	r2, r3
 8006aaa:	d107      	bne.n	8006abc <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
 8006aac:	4b6d      	ldr	r3, [pc, #436]	; (8006c64 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8006aae:	689b      	ldr	r3, [r3, #8]
 8006ab0:	2202      	movs	r2, #2
 8006ab2:	4013      	ands	r3, r2
 8006ab4:	d002      	beq.n	8006abc <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
        {
            frequency = HSI48_VALUE;
 8006ab6:	4b74      	ldr	r3, [pc, #464]	; (8006c88 <HAL_RCCEx_GetPeriphCLKFreq+0x370>)
 8006ab8:	627b      	str	r3, [r7, #36]	; 0x24
 8006aba:	e002      	b.n	8006ac2 <HAL_RCCEx_GetPeriphCLKFreq+0x1aa>
        }
        else /* RCC_USBCLKSOURCE_NONE */
        {
            frequency = 0U;
 8006abc:	2300      	movs	r3, #0
 8006abe:	627b      	str	r3, [r7, #36]	; 0x24
        }
        break;
 8006ac0:	e10c      	b.n	8006cdc <HAL_RCCEx_GetPeriphCLKFreq+0x3c4>
 8006ac2:	e10b      	b.n	8006cdc <HAL_RCCEx_GetPeriphCLKFreq+0x3c4>
#endif /* USB */
#if defined(RCC_CCIPR_USART1SEL)
  case RCC_PERIPHCLK_USART1:
    {
      /* Get the current USART1 source */
      srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8006ac4:	4b67      	ldr	r3, [pc, #412]	; (8006c64 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8006ac6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006ac8:	2203      	movs	r2, #3
 8006aca:	4013      	ands	r3, r2
 8006acc:	617b      	str	r3, [r7, #20]

      /* Check if USART1 clock selection is PCLK2 */
      if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 8006ace:	697b      	ldr	r3, [r7, #20]
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	d104      	bne.n	8006ade <HAL_RCCEx_GetPeriphCLKFreq+0x1c6>
      {
        frequency = HAL_RCC_GetPCLK2Freq();
 8006ad4:	f7ff fd60 	bl	8006598 <HAL_RCC_GetPCLK2Freq>
 8006ad8:	0003      	movs	r3, r0
 8006ada:	627b      	str	r3, [r7, #36]	; 0x24
      /* Clock not enabled for USART1*/
      else
      {
        frequency = 0U;
      }
      break;
 8006adc:	e0fe      	b.n	8006cdc <HAL_RCCEx_GetPeriphCLKFreq+0x3c4>
      if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
      {
        frequency = HAL_RCC_GetPCLK2Freq();
      }
      /* Check if HSI is ready and if USART1 clock selection is HSI */
      else if ((srcclk == RCC_USART1CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 8006ade:	697b      	ldr	r3, [r7, #20]
 8006ae0:	2b02      	cmp	r3, #2
 8006ae2:	d107      	bne.n	8006af4 <HAL_RCCEx_GetPeriphCLKFreq+0x1dc>
 8006ae4:	4b5f      	ldr	r3, [pc, #380]	; (8006c64 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	2204      	movs	r2, #4
 8006aea:	4013      	ands	r3, r2
 8006aec:	d002      	beq.n	8006af4 <HAL_RCCEx_GetPeriphCLKFreq+0x1dc>
      {
        frequency = HSI_VALUE;
 8006aee:	4b64      	ldr	r3, [pc, #400]	; (8006c80 <HAL_RCCEx_GetPeriphCLKFreq+0x368>)
 8006af0:	627b      	str	r3, [r7, #36]	; 0x24
 8006af2:	e017      	b.n	8006b24 <HAL_RCCEx_GetPeriphCLKFreq+0x20c>
      }
      /* Check if USART1 clock selection is SYSCLK */
      else if (srcclk == RCC_USART1CLKSOURCE_SYSCLK)
 8006af4:	697b      	ldr	r3, [r7, #20]
 8006af6:	2b01      	cmp	r3, #1
 8006af8:	d104      	bne.n	8006b04 <HAL_RCCEx_GetPeriphCLKFreq+0x1ec>
      {
        frequency = HAL_RCC_GetSysClockFreq();
 8006afa:	f7ff fcad 	bl	8006458 <HAL_RCC_GetSysClockFreq>
 8006afe:	0003      	movs	r3, r0
 8006b00:	627b      	str	r3, [r7, #36]	; 0x24
      /* Clock not enabled for USART1*/
      else
      {
        frequency = 0U;
      }
      break;
 8006b02:	e0eb      	b.n	8006cdc <HAL_RCCEx_GetPeriphCLKFreq+0x3c4>
      else if (srcclk == RCC_USART1CLKSOURCE_SYSCLK)
      {
        frequency = HAL_RCC_GetSysClockFreq();
      }
      /* Check if LSE is ready  and if USART1 clock selection is LSE */
      else if ((srcclk == RCC_USART1CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSERDY)))
 8006b04:	697b      	ldr	r3, [r7, #20]
 8006b06:	2b03      	cmp	r3, #3
 8006b08:	d109      	bne.n	8006b1e <HAL_RCCEx_GetPeriphCLKFreq+0x206>
 8006b0a:	4b56      	ldr	r3, [pc, #344]	; (8006c64 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8006b0c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006b0e:	2380      	movs	r3, #128	; 0x80
 8006b10:	009b      	lsls	r3, r3, #2
 8006b12:	4013      	ands	r3, r2
 8006b14:	d003      	beq.n	8006b1e <HAL_RCCEx_GetPeriphCLKFreq+0x206>
      {
        frequency = LSE_VALUE;
 8006b16:	2380      	movs	r3, #128	; 0x80
 8006b18:	021b      	lsls	r3, r3, #8
 8006b1a:	627b      	str	r3, [r7, #36]	; 0x24
 8006b1c:	e002      	b.n	8006b24 <HAL_RCCEx_GetPeriphCLKFreq+0x20c>
      }
      /* Clock not enabled for USART1*/
      else
      {
        frequency = 0U;
 8006b1e:	2300      	movs	r3, #0
 8006b20:	627b      	str	r3, [r7, #36]	; 0x24
      }
      break;
 8006b22:	e0db      	b.n	8006cdc <HAL_RCCEx_GetPeriphCLKFreq+0x3c4>
 8006b24:	e0da      	b.n	8006cdc <HAL_RCCEx_GetPeriphCLKFreq+0x3c4>
    }
#endif /* RCC_CCIPR_USART1SEL */
  case RCC_PERIPHCLK_USART2:
    {
      /* Get the current USART2 source */
      srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8006b26:	4b4f      	ldr	r3, [pc, #316]	; (8006c64 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8006b28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006b2a:	220c      	movs	r2, #12
 8006b2c:	4013      	ands	r3, r2
 8006b2e:	617b      	str	r3, [r7, #20]

      /* Check if USART2 clock selection is PCLK1 */
      if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 8006b30:	697b      	ldr	r3, [r7, #20]
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d104      	bne.n	8006b40 <HAL_RCCEx_GetPeriphCLKFreq+0x228>
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 8006b36:	f7ff fd19 	bl	800656c <HAL_RCC_GetPCLK1Freq>
 8006b3a:	0003      	movs	r3, r0
 8006b3c:	627b      	str	r3, [r7, #36]	; 0x24
      /* Clock not enabled for USART2*/
      else
      {
        frequency = 0U;
      }
      break;
 8006b3e:	e0cd      	b.n	8006cdc <HAL_RCCEx_GetPeriphCLKFreq+0x3c4>
      if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
      {
        frequency = HAL_RCC_GetPCLK1Freq();
      }
      /* Check if HSI is ready and if USART2 clock selection is HSI */
      else if ((srcclk == RCC_USART2CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 8006b40:	697b      	ldr	r3, [r7, #20]
 8006b42:	2b08      	cmp	r3, #8
 8006b44:	d107      	bne.n	8006b56 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 8006b46:	4b47      	ldr	r3, [pc, #284]	; (8006c64 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	2204      	movs	r2, #4
 8006b4c:	4013      	ands	r3, r2
 8006b4e:	d002      	beq.n	8006b56 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
      {
        frequency = HSI_VALUE;
 8006b50:	4b4b      	ldr	r3, [pc, #300]	; (8006c80 <HAL_RCCEx_GetPeriphCLKFreq+0x368>)
 8006b52:	627b      	str	r3, [r7, #36]	; 0x24
 8006b54:	e017      	b.n	8006b86 <HAL_RCCEx_GetPeriphCLKFreq+0x26e>
      }
      /* Check if USART2 clock selection is SYSCLK */
      else if (srcclk == RCC_USART2CLKSOURCE_SYSCLK)
 8006b56:	697b      	ldr	r3, [r7, #20]
 8006b58:	2b04      	cmp	r3, #4
 8006b5a:	d104      	bne.n	8006b66 <HAL_RCCEx_GetPeriphCLKFreq+0x24e>
      {
        frequency = HAL_RCC_GetSysClockFreq();
 8006b5c:	f7ff fc7c 	bl	8006458 <HAL_RCC_GetSysClockFreq>
 8006b60:	0003      	movs	r3, r0
 8006b62:	627b      	str	r3, [r7, #36]	; 0x24
      /* Clock not enabled for USART2*/
      else
      {
        frequency = 0U;
      }
      break;
 8006b64:	e0ba      	b.n	8006cdc <HAL_RCCEx_GetPeriphCLKFreq+0x3c4>
      else if (srcclk == RCC_USART2CLKSOURCE_SYSCLK)
      {
        frequency = HAL_RCC_GetSysClockFreq();
      }
      /* Check if LSE is ready  and if USART2 clock selection is LSE */
      else if ((srcclk == RCC_USART2CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSERDY)))
 8006b66:	697b      	ldr	r3, [r7, #20]
 8006b68:	2b0c      	cmp	r3, #12
 8006b6a:	d109      	bne.n	8006b80 <HAL_RCCEx_GetPeriphCLKFreq+0x268>
 8006b6c:	4b3d      	ldr	r3, [pc, #244]	; (8006c64 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8006b6e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006b70:	2380      	movs	r3, #128	; 0x80
 8006b72:	009b      	lsls	r3, r3, #2
 8006b74:	4013      	ands	r3, r2
 8006b76:	d003      	beq.n	8006b80 <HAL_RCCEx_GetPeriphCLKFreq+0x268>
      {
        frequency = LSE_VALUE;
 8006b78:	2380      	movs	r3, #128	; 0x80
 8006b7a:	021b      	lsls	r3, r3, #8
 8006b7c:	627b      	str	r3, [r7, #36]	; 0x24
 8006b7e:	e002      	b.n	8006b86 <HAL_RCCEx_GetPeriphCLKFreq+0x26e>
      }
      /* Clock not enabled for USART2*/
      else
      {
        frequency = 0U;
 8006b80:	2300      	movs	r3, #0
 8006b82:	627b      	str	r3, [r7, #36]	; 0x24
      }
      break;
 8006b84:	e0aa      	b.n	8006cdc <HAL_RCCEx_GetPeriphCLKFreq+0x3c4>
 8006b86:	e0a9      	b.n	8006cdc <HAL_RCCEx_GetPeriphCLKFreq+0x3c4>
    }
  case RCC_PERIPHCLK_LPUART1:
    {
      /* Get the current LPUART1 source */
      srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8006b88:	4b36      	ldr	r3, [pc, #216]	; (8006c64 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8006b8a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006b8c:	23c0      	movs	r3, #192	; 0xc0
 8006b8e:	011b      	lsls	r3, r3, #4
 8006b90:	4013      	ands	r3, r2
 8006b92:	617b      	str	r3, [r7, #20]

      /* Check if LPUART1 clock selection is PCLK1 */
      if (srcclk == RCC_LPUART1CLKSOURCE_PCLK1)
 8006b94:	697b      	ldr	r3, [r7, #20]
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d104      	bne.n	8006ba4 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 8006b9a:	f7ff fce7 	bl	800656c <HAL_RCC_GetPCLK1Freq>
 8006b9e:	0003      	movs	r3, r0
 8006ba0:	627b      	str	r3, [r7, #36]	; 0x24
      /* Clock not enabled for LPUART1*/
      else
      {
        frequency = 0U;
      }
      break;
 8006ba2:	e09b      	b.n	8006cdc <HAL_RCCEx_GetPeriphCLKFreq+0x3c4>
      if (srcclk == RCC_LPUART1CLKSOURCE_PCLK1)
      {
        frequency = HAL_RCC_GetPCLK1Freq();
      }
      /* Check if HSI is ready and if LPUART1 clock selection is HSI */
      else if ((srcclk == RCC_LPUART1CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 8006ba4:	697a      	ldr	r2, [r7, #20]
 8006ba6:	2380      	movs	r3, #128	; 0x80
 8006ba8:	011b      	lsls	r3, r3, #4
 8006baa:	429a      	cmp	r2, r3
 8006bac:	d107      	bne.n	8006bbe <HAL_RCCEx_GetPeriphCLKFreq+0x2a6>
 8006bae:	4b2d      	ldr	r3, [pc, #180]	; (8006c64 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	2204      	movs	r2, #4
 8006bb4:	4013      	ands	r3, r2
 8006bb6:	d002      	beq.n	8006bbe <HAL_RCCEx_GetPeriphCLKFreq+0x2a6>
      {
        frequency = HSI_VALUE;
 8006bb8:	4b31      	ldr	r3, [pc, #196]	; (8006c80 <HAL_RCCEx_GetPeriphCLKFreq+0x368>)
 8006bba:	627b      	str	r3, [r7, #36]	; 0x24
 8006bbc:	e01b      	b.n	8006bf6 <HAL_RCCEx_GetPeriphCLKFreq+0x2de>
      }
      /* Check if LPUART1 clock selection is SYSCLK */
      else if (srcclk == RCC_LPUART1CLKSOURCE_SYSCLK)
 8006bbe:	697a      	ldr	r2, [r7, #20]
 8006bc0:	2380      	movs	r3, #128	; 0x80
 8006bc2:	00db      	lsls	r3, r3, #3
 8006bc4:	429a      	cmp	r2, r3
 8006bc6:	d104      	bne.n	8006bd2 <HAL_RCCEx_GetPeriphCLKFreq+0x2ba>
      {
        frequency = HAL_RCC_GetSysClockFreq();
 8006bc8:	f7ff fc46 	bl	8006458 <HAL_RCC_GetSysClockFreq>
 8006bcc:	0003      	movs	r3, r0
 8006bce:	627b      	str	r3, [r7, #36]	; 0x24
      /* Clock not enabled for LPUART1*/
      else
      {
        frequency = 0U;
      }
      break;
 8006bd0:	e084      	b.n	8006cdc <HAL_RCCEx_GetPeriphCLKFreq+0x3c4>
      else if (srcclk == RCC_LPUART1CLKSOURCE_SYSCLK)
      {
        frequency = HAL_RCC_GetSysClockFreq();
      }
      /* Check if LSE is ready  and if LPUART1 clock selection is LSE */
      else if ((srcclk == RCC_LPUART1CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSERDY)))
 8006bd2:	697a      	ldr	r2, [r7, #20]
 8006bd4:	23c0      	movs	r3, #192	; 0xc0
 8006bd6:	011b      	lsls	r3, r3, #4
 8006bd8:	429a      	cmp	r2, r3
 8006bda:	d109      	bne.n	8006bf0 <HAL_RCCEx_GetPeriphCLKFreq+0x2d8>
 8006bdc:	4b21      	ldr	r3, [pc, #132]	; (8006c64 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8006bde:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006be0:	2380      	movs	r3, #128	; 0x80
 8006be2:	009b      	lsls	r3, r3, #2
 8006be4:	4013      	ands	r3, r2
 8006be6:	d003      	beq.n	8006bf0 <HAL_RCCEx_GetPeriphCLKFreq+0x2d8>
      {
        frequency = LSE_VALUE;
 8006be8:	2380      	movs	r3, #128	; 0x80
 8006bea:	021b      	lsls	r3, r3, #8
 8006bec:	627b      	str	r3, [r7, #36]	; 0x24
 8006bee:	e002      	b.n	8006bf6 <HAL_RCCEx_GetPeriphCLKFreq+0x2de>
      }
      /* Clock not enabled for LPUART1*/
      else
      {
        frequency = 0U;
 8006bf0:	2300      	movs	r3, #0
 8006bf2:	627b      	str	r3, [r7, #36]	; 0x24
      }
      break;
 8006bf4:	e072      	b.n	8006cdc <HAL_RCCEx_GetPeriphCLKFreq+0x3c4>
 8006bf6:	e071      	b.n	8006cdc <HAL_RCCEx_GetPeriphCLKFreq+0x3c4>
    }    
  case RCC_PERIPHCLK_I2C1:
    {
      /* Get the current I2C1 source */
      srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8006bf8:	4b1a      	ldr	r3, [pc, #104]	; (8006c64 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8006bfa:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006bfc:	23c0      	movs	r3, #192	; 0xc0
 8006bfe:	019b      	lsls	r3, r3, #6
 8006c00:	4013      	ands	r3, r2
 8006c02:	617b      	str	r3, [r7, #20]

      /* Check if I2C1 clock selection is PCLK1 */
      if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 8006c04:	697b      	ldr	r3, [r7, #20]
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	d104      	bne.n	8006c14 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 8006c0a:	f7ff fcaf 	bl	800656c <HAL_RCC_GetPCLK1Freq>
 8006c0e:	0003      	movs	r3, r0
 8006c10:	627b      	str	r3, [r7, #36]	; 0x24
      /* Clock not enabled for I2C1*/
      else
      {
        frequency = 0U;
      }
      break;
 8006c12:	e063      	b.n	8006cdc <HAL_RCCEx_GetPeriphCLKFreq+0x3c4>
      if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
      {
        frequency = HAL_RCC_GetPCLK1Freq();
      }
      /* Check if HSI is ready and if I2C1 clock selection is HSI */
      else if ((srcclk == RCC_I2C1CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 8006c14:	697a      	ldr	r2, [r7, #20]
 8006c16:	2380      	movs	r3, #128	; 0x80
 8006c18:	019b      	lsls	r3, r3, #6
 8006c1a:	429a      	cmp	r2, r3
 8006c1c:	d107      	bne.n	8006c2e <HAL_RCCEx_GetPeriphCLKFreq+0x316>
 8006c1e:	4b11      	ldr	r3, [pc, #68]	; (8006c64 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	2204      	movs	r2, #4
 8006c24:	4013      	ands	r3, r2
 8006c26:	d002      	beq.n	8006c2e <HAL_RCCEx_GetPeriphCLKFreq+0x316>
      {
        frequency = HSI_VALUE;
 8006c28:	4b15      	ldr	r3, [pc, #84]	; (8006c80 <HAL_RCCEx_GetPeriphCLKFreq+0x368>)
 8006c2a:	627b      	str	r3, [r7, #36]	; 0x24
      /* Clock not enabled for I2C1*/
      else
      {
        frequency = 0U;
      }
      break;
 8006c2c:	e056      	b.n	8006cdc <HAL_RCCEx_GetPeriphCLKFreq+0x3c4>
      else if ((srcclk == RCC_I2C1CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
      {
        frequency = HSI_VALUE;
      }
      /* Check if I2C1 clock selection is SYSCLK */
      else if (srcclk == RCC_I2C1CLKSOURCE_SYSCLK)
 8006c2e:	697a      	ldr	r2, [r7, #20]
 8006c30:	2380      	movs	r3, #128	; 0x80
 8006c32:	015b      	lsls	r3, r3, #5
 8006c34:	429a      	cmp	r2, r3
 8006c36:	d104      	bne.n	8006c42 <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
      {
        frequency = HAL_RCC_GetSysClockFreq();
 8006c38:	f7ff fc0e 	bl	8006458 <HAL_RCC_GetSysClockFreq>
 8006c3c:	0003      	movs	r3, r0
 8006c3e:	627b      	str	r3, [r7, #36]	; 0x24
      /* Clock not enabled for I2C1*/
      else
      {
        frequency = 0U;
      }
      break;
 8006c40:	e04c      	b.n	8006cdc <HAL_RCCEx_GetPeriphCLKFreq+0x3c4>
        frequency = HAL_RCC_GetSysClockFreq();
      }
      /* Clock not enabled for I2C1*/
      else
      {
        frequency = 0U;
 8006c42:	2300      	movs	r3, #0
 8006c44:	627b      	str	r3, [r7, #36]	; 0x24
      }
      break;
 8006c46:	e049      	b.n	8006cdc <HAL_RCCEx_GetPeriphCLKFreq+0x3c4>
#if defined(I2C2)
  case RCC_PERIPHCLK_I2C2:
    {

      /* Check if I2C2 on APB1 clock enabled*/
      if (READ_BIT(RCC->APB1ENR, (RCC_APB1ENR_I2C2EN))==RCC_APB1ENR_I2C2EN)
 8006c48:	4b06      	ldr	r3, [pc, #24]	; (8006c64 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8006c4a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006c4c:	2380      	movs	r3, #128	; 0x80
 8006c4e:	03db      	lsls	r3, r3, #15
 8006c50:	4013      	ands	r3, r2
 8006c52:	d004      	beq.n	8006c5e <HAL_RCCEx_GetPeriphCLKFreq+0x346>
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 8006c54:	f7ff fc8a 	bl	800656c <HAL_RCC_GetPCLK1Freq>
 8006c58:	0003      	movs	r3, r0
 8006c5a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      else
      {
        frequency = 0U;
      }
      break;
 8006c5c:	e03e      	b.n	8006cdc <HAL_RCCEx_GetPeriphCLKFreq+0x3c4>
      {
        frequency = HAL_RCC_GetPCLK1Freq();
      }
      else
      {
        frequency = 0U;
 8006c5e:	2300      	movs	r3, #0
 8006c60:	627b      	str	r3, [r7, #36]	; 0x24
      }
      break;
 8006c62:	e03b      	b.n	8006cdc <HAL_RCCEx_GetPeriphCLKFreq+0x3c4>
 8006c64:	40021000 	.word	0x40021000
 8006c68:	00009088 	.word	0x00009088
 8006c6c:	0007a120 	.word	0x0007a120
 8006c70:	000f4240 	.word	0x000f4240
 8006c74:	001e8480 	.word	0x001e8480
 8006c78:	003d0900 	.word	0x003d0900
 8006c7c:	0800c7ec 	.word	0x0800c7ec
 8006c80:	00f42400 	.word	0x00f42400
 8006c84:	007a1200 	.word	0x007a1200
 8006c88:	02dc6c00 	.word	0x02dc6c00

#if defined(RCC_CCIPR_I2C3SEL)
  case RCC_PERIPHCLK_I2C3:
    {
      /* Get the current I2C1 source */
      srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8006c8c:	4b16      	ldr	r3, [pc, #88]	; (8006ce8 <HAL_RCCEx_GetPeriphCLKFreq+0x3d0>)
 8006c8e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006c90:	23c0      	movs	r3, #192	; 0xc0
 8006c92:	029b      	lsls	r3, r3, #10
 8006c94:	4013      	ands	r3, r2
 8006c96:	617b      	str	r3, [r7, #20]

      /* Check if I2C3 clock selection is PCLK1 */
      if (srcclk == RCC_I2C3CLKSOURCE_PCLK1)
 8006c98:	697b      	ldr	r3, [r7, #20]
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	d104      	bne.n	8006ca8 <HAL_RCCEx_GetPeriphCLKFreq+0x390>
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 8006c9e:	f7ff fc65 	bl	800656c <HAL_RCC_GetPCLK1Freq>
 8006ca2:	0003      	movs	r3, r0
 8006ca4:	627b      	str	r3, [r7, #36]	; 0x24
      /* Clock not enabled for I2C3*/
      else
      {
        frequency = 0U;
      }
      break;
 8006ca6:	e018      	b.n	8006cda <HAL_RCCEx_GetPeriphCLKFreq+0x3c2>
      if (srcclk == RCC_I2C3CLKSOURCE_PCLK1)
      {
        frequency = HAL_RCC_GetPCLK1Freq();
      }
      /* Check if HSI is ready and if I2C3 clock selection is HSI */
      else if ((srcclk == RCC_I2C3CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 8006ca8:	697a      	ldr	r2, [r7, #20]
 8006caa:	2380      	movs	r3, #128	; 0x80
 8006cac:	029b      	lsls	r3, r3, #10
 8006cae:	429a      	cmp	r2, r3
 8006cb0:	d107      	bne.n	8006cc2 <HAL_RCCEx_GetPeriphCLKFreq+0x3aa>
 8006cb2:	4b0d      	ldr	r3, [pc, #52]	; (8006ce8 <HAL_RCCEx_GetPeriphCLKFreq+0x3d0>)
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	2204      	movs	r2, #4
 8006cb8:	4013      	ands	r3, r2
 8006cba:	d002      	beq.n	8006cc2 <HAL_RCCEx_GetPeriphCLKFreq+0x3aa>
      {
        frequency = HSI_VALUE;
 8006cbc:	4b0b      	ldr	r3, [pc, #44]	; (8006cec <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>)
 8006cbe:	627b      	str	r3, [r7, #36]	; 0x24
      /* Clock not enabled for I2C3*/
      else
      {
        frequency = 0U;
      }
      break;
 8006cc0:	e00b      	b.n	8006cda <HAL_RCCEx_GetPeriphCLKFreq+0x3c2>
      else if ((srcclk == RCC_I2C3CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
      {
        frequency = HSI_VALUE;
      }
      /* Check if I2C3 clock selection is SYSCLK */
      else if (srcclk == RCC_I2C3CLKSOURCE_SYSCLK)
 8006cc2:	697a      	ldr	r2, [r7, #20]
 8006cc4:	2380      	movs	r3, #128	; 0x80
 8006cc6:	025b      	lsls	r3, r3, #9
 8006cc8:	429a      	cmp	r2, r3
 8006cca:	d104      	bne.n	8006cd6 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
      {
        frequency = HAL_RCC_GetSysClockFreq();
 8006ccc:	f7ff fbc4 	bl	8006458 <HAL_RCC_GetSysClockFreq>
 8006cd0:	0003      	movs	r3, r0
 8006cd2:	627b      	str	r3, [r7, #36]	; 0x24
      /* Clock not enabled for I2C3*/
      else
      {
        frequency = 0U;
      }
      break;
 8006cd4:	e001      	b.n	8006cda <HAL_RCCEx_GetPeriphCLKFreq+0x3c2>
        frequency = HAL_RCC_GetSysClockFreq();
      }
      /* Clock not enabled for I2C3*/
      else
      {
        frequency = 0U;
 8006cd6:	2300      	movs	r3, #0
 8006cd8:	627b      	str	r3, [r7, #36]	; 0x24
      }
      break;
 8006cda:	46c0      	nop			; (mov r8, r8)
  default: 
    {
      break;
    }
  }
  return(frequency);
 8006cdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8006cde:	0018      	movs	r0, r3
 8006ce0:	46bd      	mov	sp, r7
 8006ce2:	b00a      	add	sp, #40	; 0x28
 8006ce4:	bd80      	pop	{r7, pc}
 8006ce6:	46c0      	nop			; (mov r8, r8)
 8006ce8:	40021000 	.word	0x40021000
 8006cec:	00f42400 	.word	0x00f42400

08006cf0 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc: RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8006cf0:	b580      	push	{r7, lr}
 8006cf2:	b082      	sub	sp, #8
 8006cf4:	af00      	add	r7, sp, #0
 8006cf6:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	d101      	bne.n	8006d02 <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 8006cfe:	2301      	movs	r3, #1
 8006d00:	e074      	b.n	8006dec <HAL_RTC_Init+0xfc>
  assert_param(IS_RTC_OUTPUT(hrtc->Init.OutPut));
  assert_param(IS_RTC_OUTPUT_REMAP(hrtc->Init.OutPutRemap));
  assert_param(IS_RTC_OUTPUT_POL(hrtc->Init.OutPutPolarity));
  assert_param(IS_RTC_OUTPUT_TYPE(hrtc->Init.OutPutType));
  
  if(hrtc->State == HAL_RTC_STATE_RESET)
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	2221      	movs	r2, #33	; 0x21
 8006d06:	5c9b      	ldrb	r3, [r3, r2]
 8006d08:	b2db      	uxtb	r3, r3
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d107      	bne.n	8006d1e <HAL_RTC_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	2220      	movs	r2, #32
 8006d12:	2100      	movs	r1, #0
 8006d14:	5499      	strb	r1, [r3, r2]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	0018      	movs	r0, r3
 8006d1a:	f003 ffcd 	bl	800acb8 <HAL_RTC_MspInit>
  }

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	2221      	movs	r2, #33	; 0x21
 8006d22:	2102      	movs	r1, #2
 8006d24:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	22ca      	movs	r2, #202	; 0xca
 8006d2c:	625a      	str	r2, [r3, #36]	; 0x24
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	2253      	movs	r2, #83	; 0x53
 8006d34:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	0018      	movs	r0, r3
 8006d3a:	f000 fd21 	bl	8007780 <RTC_EnterInitMode>
 8006d3e:	1e03      	subs	r3, r0, #0
 8006d40:	d009      	beq.n	8006d56 <HAL_RTC_Init+0x66>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	22ff      	movs	r2, #255	; 0xff
 8006d48:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	2221      	movs	r2, #33	; 0x21
 8006d4e:	2104      	movs	r1, #4
 8006d50:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8006d52:	2301      	movs	r3, #1
 8006d54:	e04a      	b.n	8006dec <HAL_RTC_Init+0xfc>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	687a      	ldr	r2, [r7, #4]
 8006d5c:	6812      	ldr	r2, [r2, #0]
 8006d5e:	6892      	ldr	r2, [r2, #8]
 8006d60:	4924      	ldr	r1, [pc, #144]	; (8006df4 <HAL_RTC_Init+0x104>)
 8006d62:	400a      	ands	r2, r1
 8006d64:	609a      	str	r2, [r3, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	687a      	ldr	r2, [r7, #4]
 8006d6c:	6812      	ldr	r2, [r2, #0]
 8006d6e:	6891      	ldr	r1, [r2, #8]
 8006d70:	687a      	ldr	r2, [r7, #4]
 8006d72:	6850      	ldr	r0, [r2, #4]
 8006d74:	687a      	ldr	r2, [r7, #4]
 8006d76:	6912      	ldr	r2, [r2, #16]
 8006d78:	4310      	orrs	r0, r2
 8006d7a:	687a      	ldr	r2, [r7, #4]
 8006d7c:	6992      	ldr	r2, [r2, #24]
 8006d7e:	4302      	orrs	r2, r0
 8006d80:	430a      	orrs	r2, r1
 8006d82:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	687a      	ldr	r2, [r7, #4]
 8006d8a:	68d2      	ldr	r2, [r2, #12]
 8006d8c:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	687a      	ldr	r2, [r7, #4]
 8006d94:	6812      	ldr	r2, [r2, #0]
 8006d96:	6911      	ldr	r1, [r2, #16]
 8006d98:	687a      	ldr	r2, [r7, #4]
 8006d9a:	6892      	ldr	r2, [r2, #8]
 8006d9c:	0412      	lsls	r2, r2, #16
 8006d9e:	430a      	orrs	r2, r1
 8006da0:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	687a      	ldr	r2, [r7, #4]
 8006da8:	6812      	ldr	r2, [r2, #0]
 8006daa:	68d2      	ldr	r2, [r2, #12]
 8006dac:	2180      	movs	r1, #128	; 0x80
 8006dae:	438a      	bics	r2, r1
 8006db0:	60da      	str	r2, [r3, #12]

    hrtc->Instance->OR &= (uint32_t)~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	687a      	ldr	r2, [r7, #4]
 8006db8:	6812      	ldr	r2, [r2, #0]
 8006dba:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8006dbc:	2103      	movs	r1, #3
 8006dbe:	438a      	bics	r2, r1
 8006dc0:	64da      	str	r2, [r3, #76]	; 0x4c
    hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	687a      	ldr	r2, [r7, #4]
 8006dc8:	6812      	ldr	r2, [r2, #0]
 8006dca:	6cd1      	ldr	r1, [r2, #76]	; 0x4c
 8006dcc:	687a      	ldr	r2, [r7, #4]
 8006dce:	69d0      	ldr	r0, [r2, #28]
 8006dd0:	687a      	ldr	r2, [r7, #4]
 8006dd2:	6952      	ldr	r2, [r2, #20]
 8006dd4:	4302      	orrs	r2, r0
 8006dd6:	430a      	orrs	r2, r1
 8006dd8:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	22ff      	movs	r2, #255	; 0xff
 8006de0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	2221      	movs	r2, #33	; 0x21
 8006de6:	2101      	movs	r1, #1
 8006de8:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8006dea:	2300      	movs	r3, #0
  }
}
 8006dec:	0018      	movs	r0, r3
 8006dee:	46bd      	mov	sp, r7
 8006df0:	b002      	add	sp, #8
 8006df2:	bd80      	pop	{r7, pc}
 8006df4:	ff8fffbf 	.word	0xff8fffbf

08006df8 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format 
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8006df8:	b590      	push	{r4, r7, lr}
 8006dfa:	b087      	sub	sp, #28
 8006dfc:	af00      	add	r7, sp, #0
 8006dfe:	60f8      	str	r0, [r7, #12]
 8006e00:	60b9      	str	r1, [r7, #8]
 8006e02:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8006e04:	2300      	movs	r3, #0
 8006e06:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */ 
  __HAL_LOCK(hrtc);
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	2220      	movs	r2, #32
 8006e0c:	5c9b      	ldrb	r3, [r3, r2]
 8006e0e:	2b01      	cmp	r3, #1
 8006e10:	d101      	bne.n	8006e16 <HAL_RTC_SetTime+0x1e>
 8006e12:	2302      	movs	r3, #2
 8006e14:	e0b5      	b.n	8006f82 <HAL_RTC_SetTime+0x18a>
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	2220      	movs	r2, #32
 8006e1a:	2101      	movs	r1, #1
 8006e1c:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	2221      	movs	r2, #33	; 0x21
 8006e22:	2102      	movs	r1, #2
 8006e24:	5499      	strb	r1, [r3, r2]

  if(Format == RTC_FORMAT_BIN)
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	2b00      	cmp	r3, #0
 8006e2a:	d125      	bne.n	8006e78 <HAL_RTC_SetTime+0x80>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	689b      	ldr	r3, [r3, #8]
 8006e32:	2240      	movs	r2, #64	; 0x40
 8006e34:	4013      	ands	r3, r2
 8006e36:	d102      	bne.n	8006e3e <HAL_RTC_SetTime+0x46>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8006e38:	68bb      	ldr	r3, [r7, #8]
 8006e3a:	2200      	movs	r2, #0
 8006e3c:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8006e3e:	68bb      	ldr	r3, [r7, #8]
 8006e40:	781b      	ldrb	r3, [r3, #0]
 8006e42:	0018      	movs	r0, r3
 8006e44:	f000 fcc8 	bl	80077d8 <RTC_ByteToBcd2>
 8006e48:	0003      	movs	r3, r0
 8006e4a:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8006e4c:	68bb      	ldr	r3, [r7, #8]
 8006e4e:	785b      	ldrb	r3, [r3, #1]
 8006e50:	0018      	movs	r0, r3
 8006e52:	f000 fcc1 	bl	80077d8 <RTC_ByteToBcd2>
 8006e56:	0003      	movs	r3, r0
 8006e58:	021b      	lsls	r3, r3, #8
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8006e5a:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 8006e5c:	68bb      	ldr	r3, [r7, #8]
 8006e5e:	789b      	ldrb	r3, [r3, #2]
 8006e60:	0018      	movs	r0, r3
 8006e62:	f000 fcb9 	bl	80077d8 <RTC_ByteToBcd2>
 8006e66:	0003      	movs	r3, r0
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8006e68:	0022      	movs	r2, r4
 8006e6a:	431a      	orrs	r2, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
                        (((uint32_t)sTime->TimeFormat) << 16U));
 8006e6c:	68bb      	ldr	r3, [r7, #8]
 8006e6e:	78db      	ldrb	r3, [r3, #3]
 8006e70:	041b      	lsls	r3, r3, #16
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8006e72:	4313      	orrs	r3, r2
 8006e74:	617b      	str	r3, [r7, #20]
 8006e76:	e01f      	b.n	8006eb8 <HAL_RTC_SetTime+0xc0>
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
                        (((uint32_t)sTime->TimeFormat) << 16U));
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	689b      	ldr	r3, [r3, #8]
 8006e7e:	2240      	movs	r2, #64	; 0x40
 8006e80:	4013      	ands	r3, r2
 8006e82:	d007      	beq.n	8006e94 <HAL_RTC_SetTime+0x9c>
    {
      tmpreg = RTC_Bcd2ToByte(sTime->Hours);
 8006e84:	68bb      	ldr	r3, [r7, #8]
 8006e86:	781b      	ldrb	r3, [r3, #0]
 8006e88:	0018      	movs	r0, r3
 8006e8a:	f000 fcc7 	bl	800781c <RTC_Bcd2ToByte>
 8006e8e:	0003      	movs	r3, r0
 8006e90:	617b      	str	r3, [r7, #20]
 8006e92:	e002      	b.n	8006e9a <HAL_RTC_SetTime+0xa2>
      assert_param(IS_RTC_HOUR12(tmpreg));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8006e94:	68bb      	ldr	r3, [r7, #8]
 8006e96:	2200      	movs	r2, #0
 8006e98:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8006e9a:	68bb      	ldr	r3, [r7, #8]
 8006e9c:	781b      	ldrb	r3, [r3, #0]
 8006e9e:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8006ea0:	68bb      	ldr	r3, [r7, #8]
 8006ea2:	785b      	ldrb	r3, [r3, #1]
 8006ea4:	021b      	lsls	r3, r3, #8
      sTime->TimeFormat = 0x00U;
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8006ea6:	4313      	orrs	r3, r2
              ((uint32_t)(sTime->Minutes) << 8U) | \
              ((uint32_t)sTime->Seconds) | \
 8006ea8:	68ba      	ldr	r2, [r7, #8]
 8006eaa:	7892      	ldrb	r2, [r2, #2]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8006eac:	431a      	orrs	r2, r3
              ((uint32_t)sTime->Seconds) | \
              ((uint32_t)(sTime->TimeFormat) << 16U));
 8006eae:	68bb      	ldr	r3, [r7, #8]
 8006eb0:	78db      	ldrb	r3, [r3, #3]
 8006eb2:	041b      	lsls	r3, r3, #16
      sTime->TimeFormat = 0x00U;
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8006eb4:	4313      	orrs	r3, r2
 8006eb6:	617b      	str	r3, [r7, #20]
              ((uint32_t)sTime->Seconds) | \
              ((uint32_t)(sTime->TimeFormat) << 16U));
  }
  UNUSED(tmpreg);
  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	22ca      	movs	r2, #202	; 0xca
 8006ebe:	625a      	str	r2, [r3, #36]	; 0x24
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	2253      	movs	r2, #83	; 0x53
 8006ec6:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	0018      	movs	r0, r3
 8006ecc:	f000 fc58 	bl	8007780 <RTC_EnterInitMode>
 8006ed0:	1e03      	subs	r3, r0, #0
 8006ed2:	d00d      	beq.n	8006ef0 <HAL_RTC_SetTime+0xf8>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	22ff      	movs	r2, #255	; 0xff
 8006eda:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	2221      	movs	r2, #33	; 0x21
 8006ee0:	2104      	movs	r1, #4
 8006ee2:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */ 
    __HAL_UNLOCK(hrtc);
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	2220      	movs	r2, #32
 8006ee8:	2100      	movs	r1, #0
 8006eea:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8006eec:	2301      	movs	r3, #1
 8006eee:	e048      	b.n	8006f82 <HAL_RTC_SetTime+0x18a>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	697a      	ldr	r2, [r7, #20]
 8006ef6:	4925      	ldr	r1, [pc, #148]	; (8006f8c <HAL_RTC_SetTime+0x194>)
 8006ef8:	400a      	ands	r2, r1
 8006efa:	601a      	str	r2, [r3, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BCK);
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	68fa      	ldr	r2, [r7, #12]
 8006f02:	6812      	ldr	r2, [r2, #0]
 8006f04:	6892      	ldr	r2, [r2, #8]
 8006f06:	4922      	ldr	r1, [pc, #136]	; (8006f90 <HAL_RTC_SetTime+0x198>)
 8006f08:	400a      	ands	r2, r1
 8006f0a:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	68fa      	ldr	r2, [r7, #12]
 8006f12:	6812      	ldr	r2, [r2, #0]
 8006f14:	6891      	ldr	r1, [r2, #8]
 8006f16:	68ba      	ldr	r2, [r7, #8]
 8006f18:	68d0      	ldr	r0, [r2, #12]
 8006f1a:	68ba      	ldr	r2, [r7, #8]
 8006f1c:	6912      	ldr	r2, [r2, #16]
 8006f1e:	4302      	orrs	r2, r0
 8006f20:	430a      	orrs	r2, r1
 8006f22:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	68fa      	ldr	r2, [r7, #12]
 8006f2a:	6812      	ldr	r2, [r2, #0]
 8006f2c:	68d2      	ldr	r2, [r2, #12]
 8006f2e:	2180      	movs	r1, #128	; 0x80
 8006f30:	438a      	bics	r2, r1
 8006f32:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	689b      	ldr	r3, [r3, #8]
 8006f3a:	2220      	movs	r2, #32
 8006f3c:	4013      	ands	r3, r2
 8006f3e:	d113      	bne.n	8006f68 <HAL_RTC_SetTime+0x170>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	0018      	movs	r0, r3
 8006f44:	f000 fbf2 	bl	800772c <HAL_RTC_WaitForSynchro>
 8006f48:	1e03      	subs	r3, r0, #0
 8006f4a:	d00d      	beq.n	8006f68 <HAL_RTC_SetTime+0x170>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	22ff      	movs	r2, #255	; 0xff
 8006f52:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	2221      	movs	r2, #33	; 0x21
 8006f58:	2104      	movs	r1, #4
 8006f5a:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */ 
        __HAL_UNLOCK(hrtc);
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	2220      	movs	r2, #32
 8006f60:	2100      	movs	r1, #0
 8006f62:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8006f64:	2301      	movs	r3, #1
 8006f66:	e00c      	b.n	8006f82 <HAL_RTC_SetTime+0x18a>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006f68:	68fb      	ldr	r3, [r7, #12]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	22ff      	movs	r2, #255	; 0xff
 8006f6e:	625a      	str	r2, [r3, #36]	; 0x24
    
   hrtc->State = HAL_RTC_STATE_READY;
 8006f70:	68fb      	ldr	r3, [r7, #12]
 8006f72:	2221      	movs	r2, #33	; 0x21
 8006f74:	2101      	movs	r1, #1
 8006f76:	5499      	strb	r1, [r3, r2]

   __HAL_UNLOCK(hrtc); 
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	2220      	movs	r2, #32
 8006f7c:	2100      	movs	r1, #0
 8006f7e:	5499      	strb	r1, [r3, r2]

   return HAL_OK;
 8006f80:	2300      	movs	r3, #0
  }
}
 8006f82:	0018      	movs	r0, r3
 8006f84:	46bd      	mov	sp, r7
 8006f86:	b007      	add	sp, #28
 8006f88:	bd90      	pop	{r4, r7, pc}
 8006f8a:	46c0      	nop			; (mov r8, r8)
 8006f8c:	007f7f7f 	.word	0x007f7f7f
 8006f90:	fffbffff 	.word	0xfffbffff

08006f94 <HAL_RTC_GetTime>:
  *        Reading RTC current time locks the values in calendar shadow registers until Current date is read
  *        to ensure consistency between the time and date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8006f94:	b580      	push	{r7, lr}
 8006f96:	b086      	sub	sp, #24
 8006f98:	af00      	add	r7, sp, #0
 8006f9a:	60f8      	str	r0, [r7, #12]
 8006f9c:	60b9      	str	r1, [r7, #8]
 8006f9e:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8006fa0:	2300      	movs	r3, #0
 8006fa2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006faa:	68bb      	ldr	r3, [r7, #8]
 8006fac:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	691b      	ldr	r3, [r3, #16]
 8006fb4:	045b      	lsls	r3, r3, #17
 8006fb6:	0c5a      	lsrs	r2, r3, #17
 8006fb8:	68bb      	ldr	r3, [r7, #8]
 8006fba:	609a      	str	r2, [r3, #8]
  
  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	4a22      	ldr	r2, [pc, #136]	; (800704c <HAL_RTC_GetTime+0xb8>)
 8006fc4:	4013      	ands	r3, r2
 8006fc6:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 8006fc8:	697b      	ldr	r3, [r7, #20]
 8006fca:	0c1b      	lsrs	r3, r3, #16
 8006fcc:	b2db      	uxtb	r3, r3
 8006fce:	223f      	movs	r2, #63	; 0x3f
 8006fd0:	4013      	ands	r3, r2
 8006fd2:	b2da      	uxtb	r2, r3
 8006fd4:	68bb      	ldr	r3, [r7, #8]
 8006fd6:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >>8U);
 8006fd8:	697b      	ldr	r3, [r7, #20]
 8006fda:	0a1b      	lsrs	r3, r3, #8
 8006fdc:	b2db      	uxtb	r3, r3
 8006fde:	227f      	movs	r2, #127	; 0x7f
 8006fe0:	4013      	ands	r3, r2
 8006fe2:	b2da      	uxtb	r2, r3
 8006fe4:	68bb      	ldr	r3, [r7, #8]
 8006fe6:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 8006fe8:	697b      	ldr	r3, [r7, #20]
 8006fea:	b2db      	uxtb	r3, r3
 8006fec:	227f      	movs	r2, #127	; 0x7f
 8006fee:	4013      	ands	r3, r2
 8006ff0:	b2da      	uxtb	r2, r3
 8006ff2:	68bb      	ldr	r3, [r7, #8]
 8006ff4:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 8006ff6:	697b      	ldr	r3, [r7, #20]
 8006ff8:	0c1b      	lsrs	r3, r3, #16
 8006ffa:	b2db      	uxtb	r3, r3
 8006ffc:	2240      	movs	r2, #64	; 0x40
 8006ffe:	4013      	ands	r3, r2
 8007000:	b2da      	uxtb	r2, r3
 8007002:	68bb      	ldr	r3, [r7, #8]
 8007004:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	2b00      	cmp	r3, #0
 800700a:	d11a      	bne.n	8007042 <HAL_RTC_GetTime+0xae>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 800700c:	68bb      	ldr	r3, [r7, #8]
 800700e:	781b      	ldrb	r3, [r3, #0]
 8007010:	0018      	movs	r0, r3
 8007012:	f000 fc03 	bl	800781c <RTC_Bcd2ToByte>
 8007016:	0003      	movs	r3, r0
 8007018:	001a      	movs	r2, r3
 800701a:	68bb      	ldr	r3, [r7, #8]
 800701c:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 800701e:	68bb      	ldr	r3, [r7, #8]
 8007020:	785b      	ldrb	r3, [r3, #1]
 8007022:	0018      	movs	r0, r3
 8007024:	f000 fbfa 	bl	800781c <RTC_Bcd2ToByte>
 8007028:	0003      	movs	r3, r0
 800702a:	001a      	movs	r2, r3
 800702c:	68bb      	ldr	r3, [r7, #8]
 800702e:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8007030:	68bb      	ldr	r3, [r7, #8]
 8007032:	789b      	ldrb	r3, [r3, #2]
 8007034:	0018      	movs	r0, r3
 8007036:	f000 fbf1 	bl	800781c <RTC_Bcd2ToByte>
 800703a:	0003      	movs	r3, r0
 800703c:	001a      	movs	r2, r3
 800703e:	68bb      	ldr	r3, [r7, #8]
 8007040:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8007042:	2300      	movs	r3, #0
}
 8007044:	0018      	movs	r0, r3
 8007046:	46bd      	mov	sp, r7
 8007048:	b006      	add	sp, #24
 800704a:	bd80      	pop	{r7, pc}
 800704c:	007f7f7f 	.word	0x007f7f7f

08007050 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format 
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8007050:	b590      	push	{r4, r7, lr}
 8007052:	b087      	sub	sp, #28
 8007054:	af00      	add	r7, sp, #0
 8007056:	60f8      	str	r0, [r7, #12]
 8007058:	60b9      	str	r1, [r7, #8]
 800705a:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800705c:	2300      	movs	r3, #0
 800705e:	617b      	str	r3, [r7, #20]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	2220      	movs	r2, #32
 8007064:	5c9b      	ldrb	r3, [r3, r2]
 8007066:	2b01      	cmp	r3, #1
 8007068:	d101      	bne.n	800706e <HAL_RTC_SetDate+0x1e>
 800706a:	2302      	movs	r3, #2
 800706c:	e0a7      	b.n	80071be <HAL_RTC_SetDate+0x16e>
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	2220      	movs	r2, #32
 8007072:	2101      	movs	r1, #1
 8007074:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	2221      	movs	r2, #33	; 0x21
 800707a:	2102      	movs	r1, #2
 800707c:	5499      	strb	r1, [r3, r2]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	2b00      	cmp	r3, #0
 8007082:	d10e      	bne.n	80070a2 <HAL_RTC_SetDate+0x52>
 8007084:	68bb      	ldr	r3, [r7, #8]
 8007086:	785b      	ldrb	r3, [r3, #1]
 8007088:	001a      	movs	r2, r3
 800708a:	2310      	movs	r3, #16
 800708c:	4013      	ands	r3, r2
 800708e:	d008      	beq.n	80070a2 <HAL_RTC_SetDate+0x52>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8007090:	68bb      	ldr	r3, [r7, #8]
 8007092:	785b      	ldrb	r3, [r3, #1]
 8007094:	2210      	movs	r2, #16
 8007096:	4393      	bics	r3, r2
 8007098:	b2db      	uxtb	r3, r3
 800709a:	330a      	adds	r3, #10
 800709c:	b2da      	uxtb	r2, r3
 800709e:	68bb      	ldr	r3, [r7, #8]
 80070a0:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	d11c      	bne.n	80070e2 <HAL_RTC_SetDate+0x92>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80070a8:	68bb      	ldr	r3, [r7, #8]
 80070aa:	78db      	ldrb	r3, [r3, #3]
 80070ac:	0018      	movs	r0, r3
 80070ae:	f000 fb93 	bl	80077d8 <RTC_ByteToBcd2>
 80070b2:	0003      	movs	r3, r0
 80070b4:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 80070b6:	68bb      	ldr	r3, [r7, #8]
 80070b8:	785b      	ldrb	r3, [r3, #1]
 80070ba:	0018      	movs	r0, r3
 80070bc:	f000 fb8c 	bl	80077d8 <RTC_ByteToBcd2>
 80070c0:	0003      	movs	r3, r0
 80070c2:	021b      	lsls	r3, r3, #8
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80070c4:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 80070c6:	68bb      	ldr	r3, [r7, #8]
 80070c8:	789b      	ldrb	r3, [r3, #2]
 80070ca:	0018      	movs	r0, r3
 80070cc:	f000 fb84 	bl	80077d8 <RTC_ByteToBcd2>
 80070d0:	0003      	movs	r3, r0
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 80070d2:	0022      	movs	r2, r4
 80070d4:	431a      	orrs	r2, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
                 ((uint32_t)sDate->WeekDay << 13U));
 80070d6:	68bb      	ldr	r3, [r7, #8]
 80070d8:	781b      	ldrb	r3, [r3, #0]
 80070da:	035b      	lsls	r3, r3, #13
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80070dc:	4313      	orrs	r3, r2
 80070de:	617b      	str	r3, [r7, #20]
 80070e0:	e01c      	b.n	800711c <HAL_RTC_SetDate+0xcc>
                 ((uint32_t)sDate->WeekDay << 13U));
  }
  else
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    datetmpreg = RTC_Bcd2ToByte(sDate->Month);
 80070e2:	68bb      	ldr	r3, [r7, #8]
 80070e4:	785b      	ldrb	r3, [r3, #1]
 80070e6:	0018      	movs	r0, r3
 80070e8:	f000 fb98 	bl	800781c <RTC_Bcd2ToByte>
 80070ec:	0003      	movs	r3, r0
 80070ee:	617b      	str	r3, [r7, #20]
    assert_param(IS_RTC_MONTH(datetmpreg));
    datetmpreg = RTC_Bcd2ToByte(sDate->Date);
 80070f0:	68bb      	ldr	r3, [r7, #8]
 80070f2:	789b      	ldrb	r3, [r3, #2]
 80070f4:	0018      	movs	r0, r3
 80070f6:	f000 fb91 	bl	800781c <RTC_Bcd2ToByte>
 80070fa:	0003      	movs	r3, r0
 80070fc:	617b      	str	r3, [r7, #20]
    assert_param(IS_RTC_DATE(datetmpreg));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 80070fe:	68bb      	ldr	r3, [r7, #8]
 8007100:	78db      	ldrb	r3, [r3, #3]
 8007102:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 8007104:	68bb      	ldr	r3, [r7, #8]
 8007106:	785b      	ldrb	r3, [r3, #1]
 8007108:	021b      	lsls	r3, r3, #8
    datetmpreg = RTC_Bcd2ToByte(sDate->Month);
    assert_param(IS_RTC_MONTH(datetmpreg));
    datetmpreg = RTC_Bcd2ToByte(sDate->Date);
    assert_param(IS_RTC_DATE(datetmpreg));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800710a:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Month) << 8U) | \
                  ((uint32_t)sDate->Date) | \
 800710c:	68ba      	ldr	r2, [r7, #8]
 800710e:	7892      	ldrb	r2, [r2, #2]
    assert_param(IS_RTC_MONTH(datetmpreg));
    datetmpreg = RTC_Bcd2ToByte(sDate->Date);
    assert_param(IS_RTC_DATE(datetmpreg));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
                  (((uint32_t)sDate->Month) << 8U) | \
 8007110:	431a      	orrs	r2, r3
                  ((uint32_t)sDate->Date) | \
                  (((uint32_t)sDate->WeekDay) << 13U));
 8007112:	68bb      	ldr	r3, [r7, #8]
 8007114:	781b      	ldrb	r3, [r3, #0]
 8007116:	035b      	lsls	r3, r3, #13
    datetmpreg = RTC_Bcd2ToByte(sDate->Month);
    assert_param(IS_RTC_MONTH(datetmpreg));
    datetmpreg = RTC_Bcd2ToByte(sDate->Date);
    assert_param(IS_RTC_DATE(datetmpreg));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8007118:	4313      	orrs	r3, r2
 800711a:	617b      	str	r3, [r7, #20]
                  ((uint32_t)sDate->Date) | \
                  (((uint32_t)sDate->WeekDay) << 13U));
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	22ca      	movs	r2, #202	; 0xca
 8007122:	625a      	str	r2, [r3, #36]	; 0x24
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	2253      	movs	r2, #83	; 0x53
 800712a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	0018      	movs	r0, r3
 8007130:	f000 fb26 	bl	8007780 <RTC_EnterInitMode>
 8007134:	1e03      	subs	r3, r0, #0
 8007136:	d00d      	beq.n	8007154 <HAL_RTC_SetDate+0x104>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	22ff      	movs	r2, #255	; 0xff
 800713e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 8007140:	68fb      	ldr	r3, [r7, #12]
 8007142:	2221      	movs	r2, #33	; 0x21
 8007144:	2104      	movs	r1, #4
 8007146:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */ 
    __HAL_UNLOCK(hrtc);
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	2220      	movs	r2, #32
 800714c:	2100      	movs	r1, #0
 800714e:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8007150:	2301      	movs	r3, #1
 8007152:	e034      	b.n	80071be <HAL_RTC_SetDate+0x16e>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	697a      	ldr	r2, [r7, #20]
 800715a:	491b      	ldr	r1, [pc, #108]	; (80071c8 <HAL_RTC_SetDate+0x178>)
 800715c:	400a      	ands	r2, r1
 800715e:	605a      	str	r2, [r3, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	68fa      	ldr	r2, [r7, #12]
 8007166:	6812      	ldr	r2, [r2, #0]
 8007168:	68d2      	ldr	r2, [r2, #12]
 800716a:	2180      	movs	r1, #128	; 0x80
 800716c:	438a      	bics	r2, r1
 800716e:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	689b      	ldr	r3, [r3, #8]
 8007176:	2220      	movs	r2, #32
 8007178:	4013      	ands	r3, r2
 800717a:	d113      	bne.n	80071a4 <HAL_RTC_SetDate+0x154>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	0018      	movs	r0, r3
 8007180:	f000 fad4 	bl	800772c <HAL_RTC_WaitForSynchro>
 8007184:	1e03      	subs	r3, r0, #0
 8007186:	d00d      	beq.n	80071a4 <HAL_RTC_SetDate+0x154>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);  
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	22ff      	movs	r2, #255	; 0xff
 800718e:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	2221      	movs	r2, #33	; 0x21
 8007194:	2104      	movs	r1, #4
 8007196:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */ 
        __HAL_UNLOCK(hrtc);
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	2220      	movs	r2, #32
 800719c:	2100      	movs	r1, #0
 800719e:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 80071a0:	2301      	movs	r3, #1
 80071a2:	e00c      	b.n	80071be <HAL_RTC_SetDate+0x16e>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80071a4:	68fb      	ldr	r3, [r7, #12]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	22ff      	movs	r2, #255	; 0xff
 80071aa:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	2221      	movs	r2, #33	; 0x21
 80071b0:	2101      	movs	r1, #1
 80071b2:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */ 
    __HAL_UNLOCK(hrtc);
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	2220      	movs	r2, #32
 80071b8:	2100      	movs	r1, #0
 80071ba:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80071bc:	2300      	movs	r3, #0
  }
}
 80071be:	0018      	movs	r0, r3
 80071c0:	46bd      	mov	sp, r7
 80071c2:	b007      	add	sp, #28
 80071c4:	bd90      	pop	{r4, r7, pc}
 80071c6:	46c0      	nop			; (mov r8, r8)
 80071c8:	00ffff3f 	.word	0x00ffff3f

080071cc <HAL_RTC_GetDate>:
  *        in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  *        Reading RTC current time locks the values in calendar shadow registers until Current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80071cc:	b580      	push	{r7, lr}
 80071ce:	b086      	sub	sp, #24
 80071d0:	af00      	add	r7, sp, #0
 80071d2:	60f8      	str	r0, [r7, #12]
 80071d4:	60b9      	str	r1, [r7, #8]
 80071d6:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80071d8:	2300      	movs	r3, #0
 80071da:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	685b      	ldr	r3, [r3, #4]
 80071e2:	4a21      	ldr	r2, [pc, #132]	; (8007268 <HAL_RTC_GetDate+0x9c>)
 80071e4:	4013      	ands	r3, r2
 80071e6:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 80071e8:	697b      	ldr	r3, [r7, #20]
 80071ea:	0c1b      	lsrs	r3, r3, #16
 80071ec:	b2da      	uxtb	r2, r3
 80071ee:	68bb      	ldr	r3, [r7, #8]
 80071f0:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 80071f2:	697b      	ldr	r3, [r7, #20]
 80071f4:	0a1b      	lsrs	r3, r3, #8
 80071f6:	b2db      	uxtb	r3, r3
 80071f8:	221f      	movs	r2, #31
 80071fa:	4013      	ands	r3, r2
 80071fc:	b2da      	uxtb	r2, r3
 80071fe:	68bb      	ldr	r3, [r7, #8]
 8007200:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8007202:	697b      	ldr	r3, [r7, #20]
 8007204:	b2db      	uxtb	r3, r3
 8007206:	223f      	movs	r2, #63	; 0x3f
 8007208:	4013      	ands	r3, r2
 800720a:	b2da      	uxtb	r2, r3
 800720c:	68bb      	ldr	r3, [r7, #8]
 800720e:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U); 
 8007210:	697b      	ldr	r3, [r7, #20]
 8007212:	0b5b      	lsrs	r3, r3, #13
 8007214:	b2db      	uxtb	r3, r3
 8007216:	2207      	movs	r2, #7
 8007218:	4013      	ands	r3, r2
 800721a:	b2da      	uxtb	r2, r3
 800721c:	68bb      	ldr	r3, [r7, #8]
 800721e:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	2b00      	cmp	r3, #0
 8007224:	d11a      	bne.n	800725c <HAL_RTC_GetDate+0x90>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8007226:	68bb      	ldr	r3, [r7, #8]
 8007228:	78db      	ldrb	r3, [r3, #3]
 800722a:	0018      	movs	r0, r3
 800722c:	f000 faf6 	bl	800781c <RTC_Bcd2ToByte>
 8007230:	0003      	movs	r3, r0
 8007232:	001a      	movs	r2, r3
 8007234:	68bb      	ldr	r3, [r7, #8]
 8007236:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8007238:	68bb      	ldr	r3, [r7, #8]
 800723a:	785b      	ldrb	r3, [r3, #1]
 800723c:	0018      	movs	r0, r3
 800723e:	f000 faed 	bl	800781c <RTC_Bcd2ToByte>
 8007242:	0003      	movs	r3, r0
 8007244:	001a      	movs	r2, r3
 8007246:	68bb      	ldr	r3, [r7, #8]
 8007248:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 800724a:	68bb      	ldr	r3, [r7, #8]
 800724c:	789b      	ldrb	r3, [r3, #2]
 800724e:	0018      	movs	r0, r3
 8007250:	f000 fae4 	bl	800781c <RTC_Bcd2ToByte>
 8007254:	0003      	movs	r3, r0
 8007256:	001a      	movs	r2, r3
 8007258:	68bb      	ldr	r3, [r7, #8]
 800725a:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 800725c:	2300      	movs	r3, #0
}
 800725e:	0018      	movs	r0, r3
 8007260:	46bd      	mov	sp, r7
 8007262:	b006      	add	sp, #24
 8007264:	bd80      	pop	{r7, pc}
 8007266:	46c0      	nop			; (mov r8, r8)
 8007268:	00ffff3f 	.word	0x00ffff3f

0800726c <HAL_RTC_SetAlarm_IT>:
  *         is disabled (Use the HAL_RTC_DeactivateAlarm()).   
  * @note   The HAL_RTC_SetTime() must be called before enabling the Alarm feature.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 800726c:	b590      	push	{r4, r7, lr}
 800726e:	b089      	sub	sp, #36	; 0x24
 8007270:	af00      	add	r7, sp, #0
 8007272:	60f8      	str	r0, [r7, #12]
 8007274:	60b9      	str	r1, [r7, #8]
 8007276:	607a      	str	r2, [r7, #4]
  uint32_t tickstart = 0U;
 8007278:	2300      	movs	r3, #0
 800727a:	61bb      	str	r3, [r7, #24]
  uint32_t tmpreg = 0U, subsecondtmpreg = 0U;
 800727c:	2300      	movs	r3, #0
 800727e:	61fb      	str	r3, [r7, #28]
 8007280:	2300      	movs	r3, #0
 8007282:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */ 
  __HAL_LOCK(hrtc);
 8007284:	68fb      	ldr	r3, [r7, #12]
 8007286:	2220      	movs	r2, #32
 8007288:	5c9b      	ldrb	r3, [r3, r2]
 800728a:	2b01      	cmp	r3, #1
 800728c:	d101      	bne.n	8007292 <HAL_RTC_SetAlarm_IT+0x26>
 800728e:	2302      	movs	r3, #2
 8007290:	e14d      	b.n	800752e <HAL_RTC_SetAlarm_IT+0x2c2>
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	2220      	movs	r2, #32
 8007296:	2101      	movs	r1, #1
 8007298:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	2221      	movs	r2, #33	; 0x21
 800729e:	2102      	movs	r1, #2
 80072a0:	5499      	strb	r1, [r3, r2]

  if(Format == RTC_FORMAT_BIN)
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	d136      	bne.n	8007316 <HAL_RTC_SetAlarm_IT+0xaa>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	689b      	ldr	r3, [r3, #8]
 80072ae:	2240      	movs	r2, #64	; 0x40
 80072b0:	4013      	ands	r3, r2
 80072b2:	d102      	bne.n	80072ba <HAL_RTC_SetAlarm_IT+0x4e>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 80072b4:	68bb      	ldr	r3, [r7, #8]
 80072b6:	2200      	movs	r2, #0
 80072b8:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 80072ba:	68bb      	ldr	r3, [r7, #8]
 80072bc:	781b      	ldrb	r3, [r3, #0]
 80072be:	0018      	movs	r0, r3
 80072c0:	f000 fa8a 	bl	80077d8 <RTC_ByteToBcd2>
 80072c4:	0003      	movs	r3, r0
 80072c6:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 80072c8:	68bb      	ldr	r3, [r7, #8]
 80072ca:	785b      	ldrb	r3, [r3, #1]
 80072cc:	0018      	movs	r0, r3
 80072ce:	f000 fa83 	bl	80077d8 <RTC_ByteToBcd2>
 80072d2:	0003      	movs	r3, r0
 80072d4:	021b      	lsls	r3, r3, #8
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 80072d6:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 80072d8:	68bb      	ldr	r3, [r7, #8]
 80072da:	789b      	ldrb	r3, [r3, #2]
 80072dc:	0018      	movs	r0, r3
 80072de:	f000 fa7b 	bl	80077d8 <RTC_ByteToBcd2>
 80072e2:	0003      	movs	r3, r0
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 80072e4:	0022      	movs	r2, r4
 80072e6:	431a      	orrs	r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 80072e8:	68bb      	ldr	r3, [r7, #8]
 80072ea:	78db      	ldrb	r3, [r3, #3]
 80072ec:	041b      	lsls	r3, r3, #16
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 80072ee:	431a      	orrs	r2, r3
 80072f0:	0014      	movs	r4, r2
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 80072f2:	68bb      	ldr	r3, [r7, #8]
 80072f4:	2220      	movs	r2, #32
 80072f6:	5c9b      	ldrb	r3, [r3, r2]
 80072f8:	0018      	movs	r0, r3
 80072fa:	f000 fa6d 	bl	80077d8 <RTC_ByteToBcd2>
 80072fe:	0003      	movs	r3, r0
 8007300:	061b      	lsls	r3, r3, #24
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8007302:	0022      	movs	r2, r4
 8007304:	431a      	orrs	r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8007306:	68bb      	ldr	r3, [r7, #8]
 8007308:	69db      	ldr	r3, [r3, #28]
    }
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 800730a:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
              ((uint32_t)sAlarm->AlarmMask));
 800730c:	68bb      	ldr	r3, [r7, #8]
 800730e:	695b      	ldr	r3, [r3, #20]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8007310:	4313      	orrs	r3, r2
 8007312:	61fb      	str	r3, [r7, #28]
 8007314:	e03f      	b.n	8007396 <HAL_RTC_SetAlarm_IT+0x12a>
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
              ((uint32_t)sAlarm->AlarmMask));
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	689b      	ldr	r3, [r3, #8]
 800731c:	2240      	movs	r2, #64	; 0x40
 800731e:	4013      	ands	r3, r2
 8007320:	d007      	beq.n	8007332 <HAL_RTC_SetAlarm_IT+0xc6>
    {
      tmpreg = RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours);
 8007322:	68bb      	ldr	r3, [r7, #8]
 8007324:	781b      	ldrb	r3, [r3, #0]
 8007326:	0018      	movs	r0, r3
 8007328:	f000 fa78 	bl	800781c <RTC_Bcd2ToByte>
 800732c:	0003      	movs	r3, r0
 800732e:	61fb      	str	r3, [r7, #28]
 8007330:	e002      	b.n	8007338 <HAL_RTC_SetAlarm_IT+0xcc>
      assert_param(IS_RTC_HOUR12(tmpreg));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    } 
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8007332:	68bb      	ldr	r3, [r7, #8]
 8007334:	2200      	movs	r2, #0
 8007336:	70da      	strb	r2, [r3, #3]
    }

    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sAlarm->AlarmTime.Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sAlarm->AlarmTime.Seconds)));
    
    if(sAlarm->AlarmDateWeekDaySel == RTC_ALARMDATEWEEKDAYSEL_DATE)
 8007338:	68bb      	ldr	r3, [r7, #8]
 800733a:	69db      	ldr	r3, [r3, #28]
 800733c:	2b00      	cmp	r3, #0
 800733e:	d108      	bne.n	8007352 <HAL_RTC_SetAlarm_IT+0xe6>
    {
      tmpreg = RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay);
 8007340:	68bb      	ldr	r3, [r7, #8]
 8007342:	2220      	movs	r2, #32
 8007344:	5c9b      	ldrb	r3, [r3, r2]
 8007346:	0018      	movs	r0, r3
 8007348:	f000 fa68 	bl	800781c <RTC_Bcd2ToByte>
 800734c:	0003      	movs	r3, r0
 800734e:	61fb      	str	r3, [r7, #28]
 8007350:	e007      	b.n	8007362 <HAL_RTC_SetAlarm_IT+0xf6>
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_DATE(tmpreg));
    }
    else
    {
      tmpreg = RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay);
 8007352:	68bb      	ldr	r3, [r7, #8]
 8007354:	2220      	movs	r2, #32
 8007356:	5c9b      	ldrb	r3, [r3, r2]
 8007358:	0018      	movs	r0, r3
 800735a:	f000 fa5f 	bl	800781c <RTC_Bcd2ToByte>
 800735e:	0003      	movs	r3, r0
 8007360:	61fb      	str	r3, [r7, #28]
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(tmpreg));
    }
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8007362:	68bb      	ldr	r3, [r7, #8]
 8007364:	781b      	ldrb	r3, [r3, #0]
 8007366:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 8007368:	68bb      	ldr	r3, [r7, #8]
 800736a:	785b      	ldrb	r3, [r3, #1]
 800736c:	021b      	lsls	r3, r3, #8
    else
    {
      tmpreg = RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay);
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(tmpreg));
    }
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 800736e:	4313      	orrs	r3, r2
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 8007370:	68ba      	ldr	r2, [r7, #8]
 8007372:	7892      	ldrb	r2, [r2, #2]
    {
      tmpreg = RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay);
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(tmpreg));
    }
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 8007374:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8007376:	68bb      	ldr	r3, [r7, #8]
 8007378:	78db      	ldrb	r3, [r3, #3]
 800737a:	041b      	lsls	r3, r3, #16
      tmpreg = RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay);
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(tmpreg));
    }
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 800737c:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 800737e:	68bb      	ldr	r3, [r7, #8]
 8007380:	2120      	movs	r1, #32
 8007382:	5c5b      	ldrb	r3, [r3, r1]
 8007384:	061b      	lsls	r3, r3, #24
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(tmpreg));
    }
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8007386:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8007388:	68bb      	ldr	r3, [r7, #8]
 800738a:	69db      	ldr	r3, [r3, #28]
    }
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 800738c:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
              ((uint32_t)sAlarm->AlarmMask));     
 800738e:	68bb      	ldr	r3, [r7, #8]
 8007390:	695b      	ldr	r3, [r3, #20]
    else
    {
      tmpreg = RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay);
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(tmpreg));
    }
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8007392:	4313      	orrs	r3, r2
 8007394:	61fb      	str	r3, [r7, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
              ((uint32_t)sAlarm->AlarmMask));     
  }
  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 8007396:	68bb      	ldr	r3, [r7, #8]
 8007398:	685a      	ldr	r2, [r3, #4]
 800739a:	68bb      	ldr	r3, [r7, #8]
 800739c:	699b      	ldr	r3, [r3, #24]
 800739e:	4313      	orrs	r3, r2
 80073a0:	617b      	str	r3, [r7, #20]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	22ca      	movs	r2, #202	; 0xca
 80073a8:	625a      	str	r2, [r3, #36]	; 0x24
 80073aa:	68fb      	ldr	r3, [r7, #12]
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	2253      	movs	r2, #83	; 0x53
 80073b0:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if(sAlarm->Alarm == RTC_ALARM_A)
 80073b2:	68bb      	ldr	r3, [r7, #8]
 80073b4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80073b6:	2380      	movs	r3, #128	; 0x80
 80073b8:	005b      	lsls	r3, r3, #1
 80073ba:	429a      	cmp	r2, r3
 80073bc:	d14e      	bne.n	800745c <HAL_RTC_SetAlarm_IT+0x1f0>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	68fa      	ldr	r2, [r7, #12]
 80073c4:	6812      	ldr	r2, [r2, #0]
 80073c6:	6892      	ldr	r2, [r2, #8]
 80073c8:	495b      	ldr	r1, [pc, #364]	; (8007538 <HAL_RTC_SetAlarm_IT+0x2cc>)
 80073ca:	400a      	ands	r2, r1
 80073cc:	609a      	str	r2, [r3, #8]
    
    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 80073ce:	68fb      	ldr	r3, [r7, #12]
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	68fa      	ldr	r2, [r7, #12]
 80073d4:	6812      	ldr	r2, [r2, #0]
 80073d6:	68d2      	ldr	r2, [r2, #12]
 80073d8:	21ff      	movs	r1, #255	; 0xff
 80073da:	400a      	ands	r2, r1
 80073dc:	4957      	ldr	r1, [pc, #348]	; (800753c <HAL_RTC_SetAlarm_IT+0x2d0>)
 80073de:	430a      	orrs	r2, r1
 80073e0:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 80073e2:	f7fd fc5b 	bl	8004c9c <HAL_GetTick>
 80073e6:	0003      	movs	r3, r0
 80073e8:	61bb      	str	r3, [r7, #24]
    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == RESET)
 80073ea:	e016      	b.n	800741a <HAL_RTC_SetAlarm_IT+0x1ae>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80073ec:	f7fd fc56 	bl	8004c9c <HAL_GetTick>
 80073f0:	0002      	movs	r2, r0
 80073f2:	69bb      	ldr	r3, [r7, #24]
 80073f4:	1ad2      	subs	r2, r2, r3
 80073f6:	23fa      	movs	r3, #250	; 0xfa
 80073f8:	009b      	lsls	r3, r3, #2
 80073fa:	429a      	cmp	r2, r3
 80073fc:	d90d      	bls.n	800741a <HAL_RTC_SetAlarm_IT+0x1ae>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80073fe:	68fb      	ldr	r3, [r7, #12]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	22ff      	movs	r2, #255	; 0xff
 8007404:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT; 
 8007406:	68fb      	ldr	r3, [r7, #12]
 8007408:	2221      	movs	r2, #33	; 0x21
 800740a:	2103      	movs	r1, #3
 800740c:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800740e:	68fb      	ldr	r3, [r7, #12]
 8007410:	2220      	movs	r2, #32
 8007412:	2100      	movs	r1, #0
 8007414:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8007416:	2303      	movs	r3, #3
 8007418:	e089      	b.n	800752e <HAL_RTC_SetAlarm_IT+0x2c2>
    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);

    tickstart = HAL_GetTick();
    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == RESET)
 800741a:	68fb      	ldr	r3, [r7, #12]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	68db      	ldr	r3, [r3, #12]
 8007420:	2201      	movs	r2, #1
 8007422:	4013      	ands	r3, r2
 8007424:	d0e2      	beq.n	80073ec <HAL_RTC_SetAlarm_IT+0x180>

        return HAL_TIMEOUT;
      }
    }

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	69fa      	ldr	r2, [r7, #28]
 800742c:	61da      	str	r2, [r3, #28]
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	697a      	ldr	r2, [r7, #20]
 8007434:	645a      	str	r2, [r3, #68]	; 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8007436:	68fb      	ldr	r3, [r7, #12]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	68fa      	ldr	r2, [r7, #12]
 800743c:	6812      	ldr	r2, [r2, #0]
 800743e:	6892      	ldr	r2, [r2, #8]
 8007440:	2180      	movs	r1, #128	; 0x80
 8007442:	0049      	lsls	r1, r1, #1
 8007444:	430a      	orrs	r2, r1
 8007446:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc,RTC_IT_ALRA);
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	68fa      	ldr	r2, [r7, #12]
 800744e:	6812      	ldr	r2, [r2, #0]
 8007450:	6892      	ldr	r2, [r2, #8]
 8007452:	2180      	movs	r1, #128	; 0x80
 8007454:	0149      	lsls	r1, r1, #5
 8007456:	430a      	orrs	r2, r1
 8007458:	609a      	str	r2, [r3, #8]
 800745a:	e04d      	b.n	80074f8 <HAL_RTC_SetAlarm_IT+0x28c>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 800745c:	68fb      	ldr	r3, [r7, #12]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	68fa      	ldr	r2, [r7, #12]
 8007462:	6812      	ldr	r2, [r2, #0]
 8007464:	6892      	ldr	r2, [r2, #8]
 8007466:	4936      	ldr	r1, [pc, #216]	; (8007540 <HAL_RTC_SetAlarm_IT+0x2d4>)
 8007468:	400a      	ands	r2, r1
 800746a:	609a      	str	r2, [r3, #8]
    
    /* Clear flag alarm B */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	68fa      	ldr	r2, [r7, #12]
 8007472:	6812      	ldr	r2, [r2, #0]
 8007474:	68d2      	ldr	r2, [r2, #12]
 8007476:	21ff      	movs	r1, #255	; 0xff
 8007478:	400a      	ands	r2, r1
 800747a:	4932      	ldr	r1, [pc, #200]	; (8007544 <HAL_RTC_SetAlarm_IT+0x2d8>)
 800747c:	430a      	orrs	r2, r1
 800747e:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8007480:	f7fd fc0c 	bl	8004c9c <HAL_GetTick>
 8007484:	0003      	movs	r3, r0
 8007486:	61bb      	str	r3, [r7, #24]
    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == RESET)
 8007488:	e016      	b.n	80074b8 <HAL_RTC_SetAlarm_IT+0x24c>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800748a:	f7fd fc07 	bl	8004c9c <HAL_GetTick>
 800748e:	0002      	movs	r2, r0
 8007490:	69bb      	ldr	r3, [r7, #24]
 8007492:	1ad2      	subs	r2, r2, r3
 8007494:	23fa      	movs	r3, #250	; 0xfa
 8007496:	009b      	lsls	r3, r3, #2
 8007498:	429a      	cmp	r2, r3
 800749a:	d90d      	bls.n	80074b8 <HAL_RTC_SetAlarm_IT+0x24c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	22ff      	movs	r2, #255	; 0xff
 80074a2:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80074a4:	68fb      	ldr	r3, [r7, #12]
 80074a6:	2221      	movs	r2, #33	; 0x21
 80074a8:	2103      	movs	r1, #3
 80074aa:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	2220      	movs	r2, #32
 80074b0:	2100      	movs	r1, #0
 80074b2:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80074b4:	2303      	movs	r3, #3
 80074b6:	e03a      	b.n	800752e <HAL_RTC_SetAlarm_IT+0x2c2>
    /* Clear flag alarm B */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);

    tickstart = HAL_GetTick();
    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == RESET)
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	68db      	ldr	r3, [r3, #12]
 80074be:	2202      	movs	r2, #2
 80074c0:	4013      	ands	r3, r2
 80074c2:	d0e2      	beq.n	800748a <HAL_RTC_SetAlarm_IT+0x21e>

        return HAL_TIMEOUT;
      }
    }

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	69fa      	ldr	r2, [r7, #28]
 80074ca:	621a      	str	r2, [r3, #32]
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	697a      	ldr	r2, [r7, #20]
 80074d2:	649a      	str	r2, [r3, #72]	; 0x48
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	68fa      	ldr	r2, [r7, #12]
 80074da:	6812      	ldr	r2, [r2, #0]
 80074dc:	6892      	ldr	r2, [r2, #8]
 80074de:	2180      	movs	r1, #128	; 0x80
 80074e0:	0089      	lsls	r1, r1, #2
 80074e2:	430a      	orrs	r2, r1
 80074e4:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 80074e6:	68fb      	ldr	r3, [r7, #12]
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	68fa      	ldr	r2, [r7, #12]
 80074ec:	6812      	ldr	r2, [r2, #0]
 80074ee:	6892      	ldr	r2, [r2, #8]
 80074f0:	2180      	movs	r1, #128	; 0x80
 80074f2:	0189      	lsls	r1, r1, #6
 80074f4:	430a      	orrs	r2, r1
 80074f6:	609a      	str	r2, [r3, #8]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 80074f8:	4b13      	ldr	r3, [pc, #76]	; (8007548 <HAL_RTC_SetAlarm_IT+0x2dc>)
 80074fa:	4a13      	ldr	r2, [pc, #76]	; (8007548 <HAL_RTC_SetAlarm_IT+0x2dc>)
 80074fc:	6812      	ldr	r2, [r2, #0]
 80074fe:	2180      	movs	r1, #128	; 0x80
 8007500:	0289      	lsls	r1, r1, #10
 8007502:	430a      	orrs	r2, r1
 8007504:	601a      	str	r2, [r3, #0]

  __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE();
 8007506:	4b10      	ldr	r3, [pc, #64]	; (8007548 <HAL_RTC_SetAlarm_IT+0x2dc>)
 8007508:	4a0f      	ldr	r2, [pc, #60]	; (8007548 <HAL_RTC_SetAlarm_IT+0x2dc>)
 800750a:	6892      	ldr	r2, [r2, #8]
 800750c:	2180      	movs	r1, #128	; 0x80
 800750e:	0289      	lsls	r1, r1, #10
 8007510:	430a      	orrs	r2, r1
 8007512:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007514:	68fb      	ldr	r3, [r7, #12]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	22ff      	movs	r2, #255	; 0xff
 800751a:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY; 
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	2221      	movs	r2, #33	; 0x21
 8007520:	2101      	movs	r1, #1
 8007522:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	2220      	movs	r2, #32
 8007528:	2100      	movs	r1, #0
 800752a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800752c:	2300      	movs	r3, #0
}
 800752e:	0018      	movs	r0, r3
 8007530:	46bd      	mov	sp, r7
 8007532:	b009      	add	sp, #36	; 0x24
 8007534:	bd90      	pop	{r4, r7, pc}
 8007536:	46c0      	nop			; (mov r8, r8)
 8007538:	fffffeff 	.word	0xfffffeff
 800753c:	fffffe7f 	.word	0xfffffe7f
 8007540:	fffffdff 	.word	0xfffffdff
 8007544:	fffffd7f 	.word	0xfffffd7f
 8007548:	40010400 	.word	0x40010400

0800754c <HAL_RTC_DeactivateAlarm>:
  *            @arg RTC_ALARM_A:  AlarmA
  *            @arg RTC_ALARM_B:  AlarmB
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_DeactivateAlarm(RTC_HandleTypeDef *hrtc, uint32_t Alarm)
{
 800754c:	b580      	push	{r7, lr}
 800754e:	b084      	sub	sp, #16
 8007550:	af00      	add	r7, sp, #0
 8007552:	6078      	str	r0, [r7, #4]
 8007554:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8007556:	2300      	movs	r3, #0
 8007558:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RTC_ALARM(Alarm));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	2220      	movs	r2, #32
 800755e:	5c9b      	ldrb	r3, [r3, r2]
 8007560:	2b01      	cmp	r3, #1
 8007562:	d101      	bne.n	8007568 <HAL_RTC_DeactivateAlarm+0x1c>
 8007564:	2302      	movs	r3, #2
 8007566:	e086      	b.n	8007676 <HAL_RTC_DeactivateAlarm+0x12a>
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	2220      	movs	r2, #32
 800756c:	2101      	movs	r1, #1
 800756e:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	2221      	movs	r2, #33	; 0x21
 8007574:	2102      	movs	r1, #2
 8007576:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	22ca      	movs	r2, #202	; 0xca
 800757e:	625a      	str	r2, [r3, #36]	; 0x24
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	2253      	movs	r2, #83	; 0x53
 8007586:	625a      	str	r2, [r3, #36]	; 0x24

  if(Alarm == RTC_ALARM_A)
 8007588:	683a      	ldr	r2, [r7, #0]
 800758a:	2380      	movs	r3, #128	; 0x80
 800758c:	005b      	lsls	r3, r3, #1
 800758e:	429a      	cmp	r2, r3
 8007590:	d132      	bne.n	80075f8 <HAL_RTC_DeactivateAlarm+0xac>
  {
    /* AlarmA */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	687a      	ldr	r2, [r7, #4]
 8007598:	6812      	ldr	r2, [r2, #0]
 800759a:	6892      	ldr	r2, [r2, #8]
 800759c:	4938      	ldr	r1, [pc, #224]	; (8007680 <HAL_RTC_DeactivateAlarm+0x134>)
 800759e:	400a      	ands	r2, r1
 80075a0:	609a      	str	r2, [r3, #8]

    /* In case of interrupt mode is used, the interrupt source must disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRA);
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	687a      	ldr	r2, [r7, #4]
 80075a8:	6812      	ldr	r2, [r2, #0]
 80075aa:	6892      	ldr	r2, [r2, #8]
 80075ac:	4935      	ldr	r1, [pc, #212]	; (8007684 <HAL_RTC_DeactivateAlarm+0x138>)
 80075ae:	400a      	ands	r2, r1
 80075b0:	609a      	str	r2, [r3, #8]

    tickstart = HAL_GetTick();
 80075b2:	f7fd fb73 	bl	8004c9c <HAL_GetTick>
 80075b6:	0003      	movs	r3, r0
 80075b8:	60fb      	str	r3, [r7, #12]

    /* Wait till RTC ALRxWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == RESET)
 80075ba:	e016      	b.n	80075ea <HAL_RTC_DeactivateAlarm+0x9e>
    {
      if( (HAL_GetTick()  - tickstart ) > RTC_TIMEOUT_VALUE)
 80075bc:	f7fd fb6e 	bl	8004c9c <HAL_GetTick>
 80075c0:	0002      	movs	r2, r0
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	1ad2      	subs	r2, r2, r3
 80075c6:	23fa      	movs	r3, #250	; 0xfa
 80075c8:	009b      	lsls	r3, r3, #2
 80075ca:	429a      	cmp	r2, r3
 80075cc:	d90d      	bls.n	80075ea <HAL_RTC_DeactivateAlarm+0x9e>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	22ff      	movs	r2, #255	; 0xff
 80075d4:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	2221      	movs	r2, #33	; 0x21
 80075da:	2103      	movs	r1, #3
 80075dc:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	2220      	movs	r2, #32
 80075e2:	2100      	movs	r1, #0
 80075e4:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80075e6:	2303      	movs	r3, #3
 80075e8:	e045      	b.n	8007676 <HAL_RTC_DeactivateAlarm+0x12a>
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRA);

    tickstart = HAL_GetTick();

    /* Wait till RTC ALRxWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == RESET)
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	68db      	ldr	r3, [r3, #12]
 80075f0:	2201      	movs	r2, #1
 80075f2:	4013      	ands	r3, r2
 80075f4:	d0e2      	beq.n	80075bc <HAL_RTC_DeactivateAlarm+0x70>
 80075f6:	e031      	b.n	800765c <HAL_RTC_DeactivateAlarm+0x110>
    }
  }
  else
  {
    /* AlarmB */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	687a      	ldr	r2, [r7, #4]
 80075fe:	6812      	ldr	r2, [r2, #0]
 8007600:	6892      	ldr	r2, [r2, #8]
 8007602:	4921      	ldr	r1, [pc, #132]	; (8007688 <HAL_RTC_DeactivateAlarm+0x13c>)
 8007604:	400a      	ands	r2, r1
 8007606:	609a      	str	r2, [r3, #8]

    /* In case of interrupt mode is used, the interrupt source must disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc,RTC_IT_ALRB);
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	687a      	ldr	r2, [r7, #4]
 800760e:	6812      	ldr	r2, [r2, #0]
 8007610:	6892      	ldr	r2, [r2, #8]
 8007612:	491e      	ldr	r1, [pc, #120]	; (800768c <HAL_RTC_DeactivateAlarm+0x140>)
 8007614:	400a      	ands	r2, r1
 8007616:	609a      	str	r2, [r3, #8]

    tickstart = HAL_GetTick();
 8007618:	f7fd fb40 	bl	8004c9c <HAL_GetTick>
 800761c:	0003      	movs	r3, r0
 800761e:	60fb      	str	r3, [r7, #12]

    /* Wait till RTC ALRxWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == RESET)
 8007620:	e016      	b.n	8007650 <HAL_RTC_DeactivateAlarm+0x104>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8007622:	f7fd fb3b 	bl	8004c9c <HAL_GetTick>
 8007626:	0002      	movs	r2, r0
 8007628:	68fb      	ldr	r3, [r7, #12]
 800762a:	1ad2      	subs	r2, r2, r3
 800762c:	23fa      	movs	r3, #250	; 0xfa
 800762e:	009b      	lsls	r3, r3, #2
 8007630:	429a      	cmp	r2, r3
 8007632:	d90d      	bls.n	8007650 <HAL_RTC_DeactivateAlarm+0x104>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	22ff      	movs	r2, #255	; 0xff
 800763a:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	2221      	movs	r2, #33	; 0x21
 8007640:	2103      	movs	r1, #3
 8007642:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	2220      	movs	r2, #32
 8007648:	2100      	movs	r1, #0
 800764a:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800764c:	2303      	movs	r3, #3
 800764e:	e012      	b.n	8007676 <HAL_RTC_DeactivateAlarm+0x12a>
    __HAL_RTC_ALARM_DISABLE_IT(hrtc,RTC_IT_ALRB);

    tickstart = HAL_GetTick();

    /* Wait till RTC ALRxWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == RESET)
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	68db      	ldr	r3, [r3, #12]
 8007656:	2202      	movs	r2, #2
 8007658:	4013      	ands	r3, r2
 800765a:	d0e2      	beq.n	8007622 <HAL_RTC_DeactivateAlarm+0xd6>
        return HAL_TIMEOUT;
      }
    }
  }
  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	22ff      	movs	r2, #255	; 0xff
 8007662:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	2221      	movs	r2, #33	; 0x21
 8007668:	2101      	movs	r1, #1
 800766a:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	2220      	movs	r2, #32
 8007670:	2100      	movs	r1, #0
 8007672:	5499      	strb	r1, [r3, r2]

  return HAL_OK; 
 8007674:	2300      	movs	r3, #0
}
 8007676:	0018      	movs	r0, r3
 8007678:	46bd      	mov	sp, r7
 800767a:	b004      	add	sp, #16
 800767c:	bd80      	pop	{r7, pc}
 800767e:	46c0      	nop			; (mov r8, r8)
 8007680:	fffffeff 	.word	0xfffffeff
 8007684:	ffffefff 	.word	0xffffefff
 8007688:	fffffdff 	.word	0xfffffdff
 800768c:	ffffdfff 	.word	0xffffdfff

08007690 <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc: RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef* hrtc)
{
 8007690:	b580      	push	{r7, lr}
 8007692:	b082      	sub	sp, #8
 8007694:	af00      	add	r7, sp, #0
 8007696:	6078      	str	r0, [r7, #4]
  /* Get the AlarmA interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != RESET)
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	689a      	ldr	r2, [r3, #8]
 800769e:	2380      	movs	r3, #128	; 0x80
 80076a0:	015b      	lsls	r3, r3, #5
 80076a2:	4013      	ands	r3, r2
 80076a4:	d014      	beq.n	80076d0 <HAL_RTC_AlarmIRQHandler+0x40>
  {
    /* Get the pending status of the AlarmA Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != RESET)
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	68da      	ldr	r2, [r3, #12]
 80076ac:	2380      	movs	r3, #128	; 0x80
 80076ae:	005b      	lsls	r3, r3, #1
 80076b0:	4013      	ands	r3, r2
 80076b2:	d00d      	beq.n	80076d0 <HAL_RTC_AlarmIRQHandler+0x40>
    {
      /* AlarmA callback */
      HAL_RTC_AlarmAEventCallback(hrtc);
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	0018      	movs	r0, r3
 80076b8:	f003 fb40 	bl	800ad3c <HAL_RTC_AlarmAEventCallback>

      /* Clear the AlarmA interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	687a      	ldr	r2, [r7, #4]
 80076c2:	6812      	ldr	r2, [r2, #0]
 80076c4:	68d2      	ldr	r2, [r2, #12]
 80076c6:	21ff      	movs	r1, #255	; 0xff
 80076c8:	400a      	ands	r2, r1
 80076ca:	4915      	ldr	r1, [pc, #84]	; (8007720 <HAL_RTC_AlarmIRQHandler+0x90>)
 80076cc:	430a      	orrs	r2, r1
 80076ce:	60da      	str	r2, [r3, #12]
    }
  }

  /* Get the AlarmB interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != RESET)
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	689a      	ldr	r2, [r3, #8]
 80076d6:	2380      	movs	r3, #128	; 0x80
 80076d8:	019b      	lsls	r3, r3, #6
 80076da:	4013      	ands	r3, r2
 80076dc:	d014      	beq.n	8007708 <HAL_RTC_AlarmIRQHandler+0x78>
  {
    /* Get the pending status of the AlarmB Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != RESET)
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	68da      	ldr	r2, [r3, #12]
 80076e4:	2380      	movs	r3, #128	; 0x80
 80076e6:	009b      	lsls	r3, r3, #2
 80076e8:	4013      	ands	r3, r2
 80076ea:	d00d      	beq.n	8007708 <HAL_RTC_AlarmIRQHandler+0x78>
    {
      /* AlarmB callback */
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	0018      	movs	r0, r3
 80076f0:	f000 f8e8 	bl	80078c4 <HAL_RTCEx_AlarmBEventCallback>

      /* Clear the AlarmB interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	687a      	ldr	r2, [r7, #4]
 80076fa:	6812      	ldr	r2, [r2, #0]
 80076fc:	68d2      	ldr	r2, [r2, #12]
 80076fe:	21ff      	movs	r1, #255	; 0xff
 8007700:	400a      	ands	r2, r1
 8007702:	4908      	ldr	r1, [pc, #32]	; (8007724 <HAL_RTC_AlarmIRQHandler+0x94>)
 8007704:	430a      	orrs	r2, r1
 8007706:	60da      	str	r2, [r3, #12]
    }
  }

  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8007708:	4b07      	ldr	r3, [pc, #28]	; (8007728 <HAL_RTC_AlarmIRQHandler+0x98>)
 800770a:	2280      	movs	r2, #128	; 0x80
 800770c:	0292      	lsls	r2, r2, #10
 800770e:	615a      	str	r2, [r3, #20]

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	2221      	movs	r2, #33	; 0x21
 8007714:	2101      	movs	r1, #1
 8007716:	5499      	strb	r1, [r3, r2]
}
 8007718:	46c0      	nop			; (mov r8, r8)
 800771a:	46bd      	mov	sp, r7
 800771c:	b002      	add	sp, #8
 800771e:	bd80      	pop	{r7, pc}
 8007720:	fffffe7f 	.word	0xfffffe7f
 8007724:	fffffd7f 	.word	0xfffffd7f
 8007728:	40010400 	.word	0x40010400

0800772c <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc: RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 800772c:	b580      	push	{r7, lr}
 800772e:	b084      	sub	sp, #16
 8007730:	af00      	add	r7, sp, #0
 8007732:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007734:	2300      	movs	r3, #0
 8007736:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	687a      	ldr	r2, [r7, #4]
 800773e:	6812      	ldr	r2, [r2, #0]
 8007740:	68d2      	ldr	r2, [r2, #12]
 8007742:	21a0      	movs	r1, #160	; 0xa0
 8007744:	438a      	bics	r2, r1
 8007746:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 8007748:	f7fd faa8 	bl	8004c9c <HAL_GetTick>
 800774c:	0003      	movs	r3, r0
 800774e:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8007750:	e00a      	b.n	8007768 <HAL_RTC_WaitForSynchro+0x3c>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8007752:	f7fd faa3 	bl	8004c9c <HAL_GetTick>
 8007756:	0002      	movs	r2, r0
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	1ad2      	subs	r2, r2, r3
 800775c:	23fa      	movs	r3, #250	; 0xfa
 800775e:	009b      	lsls	r3, r3, #2
 8007760:	429a      	cmp	r2, r3
 8007762:	d901      	bls.n	8007768 <HAL_RTC_WaitForSynchro+0x3c>
    {
      return HAL_TIMEOUT;
 8007764:	2303      	movs	r3, #3
 8007766:	e006      	b.n	8007776 <HAL_RTC_WaitForSynchro+0x4a>
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;

  tickstart = HAL_GetTick();

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	68db      	ldr	r3, [r3, #12]
 800776e:	2220      	movs	r2, #32
 8007770:	4013      	ands	r3, r2
 8007772:	d0ee      	beq.n	8007752 <HAL_RTC_WaitForSynchro+0x26>
    {
      return HAL_TIMEOUT;
    }
  }

  return HAL_OK;
 8007774:	2300      	movs	r3, #0
}
 8007776:	0018      	movs	r0, r3
 8007778:	46bd      	mov	sp, r7
 800777a:	b004      	add	sp, #16
 800777c:	bd80      	pop	{r7, pc}
 800777e:	46c0      	nop			; (mov r8, r8)

08007780 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc: RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8007780:	b580      	push	{r7, lr}
 8007782:	b084      	sub	sp, #16
 8007784:	af00      	add	r7, sp, #0
 8007786:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007788:	2300      	movs	r3, #0
 800778a:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	68db      	ldr	r3, [r3, #12]
 8007792:	2240      	movs	r2, #64	; 0x40
 8007794:	4013      	ands	r3, r2
 8007796:	d11a      	bne.n	80077ce <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	2201      	movs	r2, #1
 800779e:	4252      	negs	r2, r2
 80077a0:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 80077a2:	f7fd fa7b 	bl	8004c9c <HAL_GetTick>
 80077a6:	0003      	movs	r3, r0
 80077a8:	60fb      	str	r3, [r7, #12]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80077aa:	e00a      	b.n	80077c2 <RTC_EnterInitMode+0x42>
    {
      if((HAL_GetTick()  - tickstart ) > RTC_TIMEOUT_VALUE)
 80077ac:	f7fd fa76 	bl	8004c9c <HAL_GetTick>
 80077b0:	0002      	movs	r2, r0
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	1ad2      	subs	r2, r2, r3
 80077b6:	23fa      	movs	r3, #250	; 0xfa
 80077b8:	009b      	lsls	r3, r3, #2
 80077ba:	429a      	cmp	r2, r3
 80077bc:	d901      	bls.n	80077c2 <RTC_EnterInitMode+0x42>
      {
        return HAL_TIMEOUT;
 80077be:	2303      	movs	r3, #3
 80077c0:	e006      	b.n	80077d0 <RTC_EnterInitMode+0x50>
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;

    tickstart = HAL_GetTick();
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	68db      	ldr	r3, [r3, #12]
 80077c8:	2240      	movs	r2, #64	; 0x40
 80077ca:	4013      	ands	r3, r2
 80077cc:	d0ee      	beq.n	80077ac <RTC_EnterInitMode+0x2c>
        return HAL_TIMEOUT;
      }
    }
  }

  return HAL_OK;
 80077ce:	2300      	movs	r3, #0
}
 80077d0:	0018      	movs	r0, r3
 80077d2:	46bd      	mov	sp, r7
 80077d4:	b004      	add	sp, #16
 80077d6:	bd80      	pop	{r7, pc}

080077d8 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value: Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 80077d8:	b580      	push	{r7, lr}
 80077da:	b084      	sub	sp, #16
 80077dc:	af00      	add	r7, sp, #0
 80077de:	0002      	movs	r2, r0
 80077e0:	1dfb      	adds	r3, r7, #7
 80077e2:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 80077e4:	2300      	movs	r3, #0
 80077e6:	60fb      	str	r3, [r7, #12]

  while(Value >= 10U)
 80077e8:	e007      	b.n	80077fa <RTC_ByteToBcd2+0x22>
  {
    bcdhigh++;
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	3301      	adds	r3, #1
 80077ee:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 80077f0:	1dfb      	adds	r3, r7, #7
 80077f2:	1dfa      	adds	r2, r7, #7
 80077f4:	7812      	ldrb	r2, [r2, #0]
 80077f6:	3a0a      	subs	r2, #10
 80077f8:	701a      	strb	r2, [r3, #0]
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
  uint32_t bcdhigh = 0U;

  while(Value >= 10U)
 80077fa:	1dfb      	adds	r3, r7, #7
 80077fc:	781b      	ldrb	r3, [r3, #0]
 80077fe:	2b09      	cmp	r3, #9
 8007800:	d8f3      	bhi.n	80077ea <RTC_ByteToBcd2+0x12>
  {
    bcdhigh++;
    Value -= 10U;
  }

  return  ((uint8_t)(bcdhigh << 4U) | Value);
 8007802:	68fb      	ldr	r3, [r7, #12]
 8007804:	b2db      	uxtb	r3, r3
 8007806:	011b      	lsls	r3, r3, #4
 8007808:	b2da      	uxtb	r2, r3
 800780a:	1dfb      	adds	r3, r7, #7
 800780c:	781b      	ldrb	r3, [r3, #0]
 800780e:	4313      	orrs	r3, r2
 8007810:	b2db      	uxtb	r3, r3
}
 8007812:	0018      	movs	r0, r3
 8007814:	46bd      	mov	sp, r7
 8007816:	b004      	add	sp, #16
 8007818:	bd80      	pop	{r7, pc}
 800781a:	46c0      	nop			; (mov r8, r8)

0800781c <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value: BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 800781c:	b580      	push	{r7, lr}
 800781e:	b084      	sub	sp, #16
 8007820:	af00      	add	r7, sp, #0
 8007822:	0002      	movs	r2, r0
 8007824:	1dfb      	adds	r3, r7, #7
 8007826:	701a      	strb	r2, [r3, #0]
  uint32_t tmp = 0U;
 8007828:	2300      	movs	r3, #0
 800782a:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0U) >> (uint8_t)0x4U) * 10U;
 800782c:	1dfb      	adds	r3, r7, #7
 800782e:	781b      	ldrb	r3, [r3, #0]
 8007830:	091b      	lsrs	r3, r3, #4
 8007832:	b2db      	uxtb	r3, r3
 8007834:	001a      	movs	r2, r3
 8007836:	0013      	movs	r3, r2
 8007838:	009b      	lsls	r3, r3, #2
 800783a:	189b      	adds	r3, r3, r2
 800783c:	005b      	lsls	r3, r3, #1
 800783e:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0FU));
 8007840:	1dfb      	adds	r3, r7, #7
 8007842:	781b      	ldrb	r3, [r3, #0]
 8007844:	220f      	movs	r2, #15
 8007846:	4013      	ands	r3, r2
 8007848:	b2da      	uxtb	r2, r3
 800784a:	68fb      	ldr	r3, [r7, #12]
 800784c:	b2db      	uxtb	r3, r3
 800784e:	18d3      	adds	r3, r2, r3
 8007850:	b2db      	uxtb	r3, r3
}
 8007852:	0018      	movs	r0, r3
 8007854:	46bd      	mov	sp, r7
 8007856:	b004      	add	sp, #16
 8007858:	bd80      	pop	{r7, pc}
 800785a:	46c0      	nop			; (mov r8, r8)

0800785c <HAL_RTCEx_EnableBypassShadow>:
  * @note   When the Bypass Shadow is enabled the calendar value are taken
  *         directly from the Calendar counter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_EnableBypassShadow(RTC_HandleTypeDef* hrtc)
{
 800785c:	b580      	push	{r7, lr}
 800785e:	b082      	sub	sp, #8
 8007860:	af00      	add	r7, sp, #0
 8007862:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	2220      	movs	r2, #32
 8007868:	5c9b      	ldrb	r3, [r3, r2]
 800786a:	2b01      	cmp	r3, #1
 800786c:	d101      	bne.n	8007872 <HAL_RTCEx_EnableBypassShadow+0x16>
 800786e:	2302      	movs	r3, #2
 8007870:	e024      	b.n	80078bc <HAL_RTCEx_EnableBypassShadow+0x60>
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	2220      	movs	r2, #32
 8007876:	2101      	movs	r1, #1
 8007878:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	2221      	movs	r2, #33	; 0x21
 800787e:	2102      	movs	r1, #2
 8007880:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	22ca      	movs	r2, #202	; 0xca
 8007888:	625a      	str	r2, [r3, #36]	; 0x24
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	2253      	movs	r2, #83	; 0x53
 8007890:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the BYPSHAD bit */
  hrtc->Instance->CR |= (uint8_t)RTC_CR_BYPSHAD;
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	687a      	ldr	r2, [r7, #4]
 8007898:	6812      	ldr	r2, [r2, #0]
 800789a:	6892      	ldr	r2, [r2, #8]
 800789c:	2120      	movs	r1, #32
 800789e:	430a      	orrs	r2, r1
 80078a0:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	22ff      	movs	r2, #255	; 0xff
 80078a8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	2221      	movs	r2, #33	; 0x21
 80078ae:	2101      	movs	r1, #1
 80078b0:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	2220      	movs	r2, #32
 80078b6:	2100      	movs	r1, #0
 80078b8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80078ba:	2300      	movs	r3, #0
}
 80078bc:	0018      	movs	r0, r3
 80078be:	46bd      	mov	sp, r7
 80078c0:	b002      	add	sp, #8
 80078c2:	bd80      	pop	{r7, pc}

080078c4 <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc: RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 80078c4:	b580      	push	{r7, lr}
 80078c6:	b082      	sub	sp, #8
 80078c8:	af00      	add	r7, sp, #0
 80078ca:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 80078cc:	46c0      	nop			; (mov r8, r8)
 80078ce:	46bd      	mov	sp, r7
 80078d0:	b002      	add	sp, #8
 80078d2:	bd80      	pop	{r7, pc}

080078d4 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *                the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80078d4:	b580      	push	{r7, lr}
 80078d6:	b082      	sub	sp, #8
 80078d8:	af00      	add	r7, sp, #0
 80078da:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if(hspi == NULL)
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	2b00      	cmp	r3, #0
 80078e0:	d101      	bne.n	80078e6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80078e2:	2301      	movs	r3, #1
 80078e4:	e059      	b.n	800799a <HAL_SPI_Init+0xc6>
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  assert_param(IS_SPI_CRC_CALCULATION(hspi->Init.CRCCalculation));
  assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));

  if(hspi->State == HAL_SPI_STATE_RESET)
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	2251      	movs	r2, #81	; 0x51
 80078ea:	5c9b      	ldrb	r3, [r3, r2]
 80078ec:	b2db      	uxtb	r3, r3
 80078ee:	2b00      	cmp	r3, #0
 80078f0:	d107      	bne.n	8007902 <HAL_SPI_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	2250      	movs	r2, #80	; 0x50
 80078f6:	2100      	movs	r1, #0
 80078f8:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	0018      	movs	r0, r3
 80078fe:	f000 f853 	bl	80079a8 <HAL_SPI_MspInit>
  }
  
  hspi->State = HAL_SPI_STATE_BUSY;
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	2251      	movs	r2, #81	; 0x51
 8007906:	2102      	movs	r1, #2
 8007908:	5499      	strb	r1, [r3, r2]

  /* Disble the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	687a      	ldr	r2, [r7, #4]
 8007910:	6812      	ldr	r2, [r2, #0]
 8007912:	6812      	ldr	r2, [r2, #0]
 8007914:	2140      	movs	r1, #64	; 0x40
 8007916:	438a      	bics	r2, r1
 8007918:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	687a      	ldr	r2, [r7, #4]
 8007920:	6851      	ldr	r1, [r2, #4]
 8007922:	687a      	ldr	r2, [r7, #4]
 8007924:	6892      	ldr	r2, [r2, #8]
 8007926:	4311      	orrs	r1, r2
 8007928:	687a      	ldr	r2, [r7, #4]
 800792a:	68d2      	ldr	r2, [r2, #12]
 800792c:	4311      	orrs	r1, r2
 800792e:	687a      	ldr	r2, [r7, #4]
 8007930:	6912      	ldr	r2, [r2, #16]
 8007932:	4311      	orrs	r1, r2
 8007934:	687a      	ldr	r2, [r7, #4]
 8007936:	6952      	ldr	r2, [r2, #20]
 8007938:	4311      	orrs	r1, r2
 800793a:	687a      	ldr	r2, [r7, #4]
 800793c:	6990      	ldr	r0, [r2, #24]
 800793e:	2280      	movs	r2, #128	; 0x80
 8007940:	0092      	lsls	r2, r2, #2
 8007942:	4002      	ands	r2, r0
 8007944:	4311      	orrs	r1, r2
 8007946:	687a      	ldr	r2, [r7, #4]
 8007948:	69d2      	ldr	r2, [r2, #28]
 800794a:	4311      	orrs	r1, r2
 800794c:	687a      	ldr	r2, [r7, #4]
 800794e:	6a12      	ldr	r2, [r2, #32]
 8007950:	4311      	orrs	r1, r2
 8007952:	687a      	ldr	r2, [r7, #4]
 8007954:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8007956:	430a      	orrs	r2, r1
 8007958:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation) );

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	687a      	ldr	r2, [r7, #4]
 8007960:	6992      	ldr	r2, [r2, #24]
 8007962:	0c12      	lsrs	r2, r2, #16
 8007964:	2104      	movs	r1, #4
 8007966:	4011      	ands	r1, r2
 8007968:	687a      	ldr	r2, [r7, #4]
 800796a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800796c:	430a      	orrs	r2, r1
 800796e:	605a      	str	r2, [r3, #4]

  /*---------------------------- SPIx CRCPOLY Configuration ------------------*/
  /* Configure : CRC Polynomial */
  WRITE_REG(hspi->Instance->CRCPR, hspi->Init.CRCPolynomial);
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	687a      	ldr	r2, [r7, #4]
 8007976:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8007978:	611a      	str	r2, [r3, #16]
  
#if !defined(STM32L011xx) && !defined(STM32L021xx) && !defined(STM32L031xx) && !defined(STM32L041xx)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	687a      	ldr	r2, [r7, #4]
 8007980:	6812      	ldr	r2, [r2, #0]
 8007982:	69d2      	ldr	r2, [r2, #28]
 8007984:	4907      	ldr	r1, [pc, #28]	; (80079a4 <HAL_SPI_Init+0xd0>)
 8007986:	400a      	ands	r2, r1
 8007988:	61da      	str	r2, [r3, #28]
#endif
  
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	2200      	movs	r2, #0
 800798e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	2251      	movs	r2, #81	; 0x51
 8007994:	2101      	movs	r1, #1
 8007996:	5499      	strb	r1, [r3, r2]
  
  return HAL_OK;
 8007998:	2300      	movs	r3, #0
}
 800799a:	0018      	movs	r0, r3
 800799c:	46bd      	mov	sp, r7
 800799e:	b002      	add	sp, #8
 80079a0:	bd80      	pop	{r7, pc}
 80079a2:	46c0      	nop			; (mov r8, r8)
 80079a4:	fffff7ff 	.word	0xfffff7ff

080079a8 <HAL_SPI_MspInit>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
 __weak void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
 {
 80079a8:	b580      	push	{r7, lr}
 80079aa:	b082      	sub	sp, #8
 80079ac:	af00      	add	r7, sp, #0
 80079ae:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function Should not be modified, when the callback is needed,
             the HAL_SPI_MspInit could be implenetd in the user file
  */
}
 80079b0:	46c0      	nop			; (mov r8, r8)
 80079b2:	46bd      	mov	sp, r7
 80079b4:	b002      	add	sp, #8
 80079b6:	bd80      	pop	{r7, pc}

080079b8 <HAL_SPI_Transmit>:
  * @param  Size: amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80079b8:	b580      	push	{r7, lr}
 80079ba:	b086      	sub	sp, #24
 80079bc:	af00      	add	r7, sp, #0
 80079be:	60f8      	str	r0, [r7, #12]
 80079c0:	60b9      	str	r1, [r7, #8]
 80079c2:	603b      	str	r3, [r7, #0]
 80079c4:	1dbb      	adds	r3, r7, #6
 80079c6:	801a      	strh	r2, [r3, #0]

  if(hspi->State == HAL_SPI_STATE_READY)
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	2251      	movs	r2, #81	; 0x51
 80079cc:	5c9b      	ldrb	r3, [r3, r2]
 80079ce:	b2db      	uxtb	r3, r3
 80079d0:	2b01      	cmp	r3, #1
 80079d2:	d000      	beq.n	80079d6 <HAL_SPI_Transmit+0x1e>
 80079d4:	e138      	b.n	8007c48 <HAL_SPI_Transmit+0x290>
  {
    if((pData == NULL ) || (Size == 0U)) 
 80079d6:	68bb      	ldr	r3, [r7, #8]
 80079d8:	2b00      	cmp	r3, #0
 80079da:	d003      	beq.n	80079e4 <HAL_SPI_Transmit+0x2c>
 80079dc:	1dbb      	adds	r3, r7, #6
 80079de:	881b      	ldrh	r3, [r3, #0]
 80079e0:	2b00      	cmp	r3, #0
 80079e2:	d101      	bne.n	80079e8 <HAL_SPI_Transmit+0x30>
    {
      return  HAL_ERROR;
 80079e4:	2301      	movs	r3, #1
 80079e6:	e130      	b.n	8007c4a <HAL_SPI_Transmit+0x292>

    /* Check the parameters */
    assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

    /* Process Locked */
    __HAL_LOCK(hspi);
 80079e8:	68fb      	ldr	r3, [r7, #12]
 80079ea:	2250      	movs	r2, #80	; 0x50
 80079ec:	5c9b      	ldrb	r3, [r3, r2]
 80079ee:	2b01      	cmp	r3, #1
 80079f0:	d101      	bne.n	80079f6 <HAL_SPI_Transmit+0x3e>
 80079f2:	2302      	movs	r3, #2
 80079f4:	e129      	b.n	8007c4a <HAL_SPI_Transmit+0x292>
 80079f6:	68fb      	ldr	r3, [r7, #12]
 80079f8:	2250      	movs	r2, #80	; 0x50
 80079fa:	2101      	movs	r1, #1
 80079fc:	5499      	strb	r1, [r3, r2]

    /* Configure communication */
    hspi->State = HAL_SPI_STATE_BUSY_TX;
 80079fe:	68fb      	ldr	r3, [r7, #12]
 8007a00:	2251      	movs	r2, #81	; 0x51
 8007a02:	2112      	movs	r1, #18
 8007a04:	5499      	strb	r1, [r3, r2]
    hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007a06:	68fb      	ldr	r3, [r7, #12]
 8007a08:	2200      	movs	r2, #0
 8007a0a:	655a      	str	r2, [r3, #84]	; 0x54

    hspi->pTxBuffPtr  = pData;
 8007a0c:	68fb      	ldr	r3, [r7, #12]
 8007a0e:	68ba      	ldr	r2, [r7, #8]
 8007a10:	631a      	str	r2, [r3, #48]	; 0x30
    hspi->TxXferSize  = Size;
 8007a12:	68fb      	ldr	r3, [r7, #12]
 8007a14:	1dba      	adds	r2, r7, #6
 8007a16:	8812      	ldrh	r2, [r2, #0]
 8007a18:	869a      	strh	r2, [r3, #52]	; 0x34
    hspi->TxXferCount = Size;
 8007a1a:	68fb      	ldr	r3, [r7, #12]
 8007a1c:	1dba      	adds	r2, r7, #6
 8007a1e:	8812      	ldrh	r2, [r2, #0]
 8007a20:	86da      	strh	r2, [r3, #54]	; 0x36

    /*Init field not used in handle to zero */
    hspi->TxISR = 0U;
 8007a22:	68fb      	ldr	r3, [r7, #12]
 8007a24:	2200      	movs	r2, #0
 8007a26:	64da      	str	r2, [r3, #76]	; 0x4c
    hspi->RxISR = 0U;
 8007a28:	68fb      	ldr	r3, [r7, #12]
 8007a2a:	2200      	movs	r2, #0
 8007a2c:	649a      	str	r2, [r3, #72]	; 0x48
    hspi->pRxBuffPtr  = NULL;
 8007a2e:	68fb      	ldr	r3, [r7, #12]
 8007a30:	2200      	movs	r2, #0
 8007a32:	639a      	str	r2, [r3, #56]	; 0x38
    hspi->RxXferSize  = 0U;
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	2200      	movs	r2, #0
 8007a38:	879a      	strh	r2, [r3, #60]	; 0x3c
    hspi->RxXferCount = 0U;
 8007a3a:	68fb      	ldr	r3, [r7, #12]
 8007a3c:	2200      	movs	r2, #0
 8007a3e:	87da      	strh	r2, [r3, #62]	; 0x3e

    /* Reset CRC Calculation */
    if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007a40:	68fb      	ldr	r3, [r7, #12]
 8007a42:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007a44:	2380      	movs	r3, #128	; 0x80
 8007a46:	019b      	lsls	r3, r3, #6
 8007a48:	429a      	cmp	r2, r3
 8007a4a:	d110      	bne.n	8007a6e <HAL_SPI_Transmit+0xb6>
    {
      SPI_RESET_CRC(hspi);
 8007a4c:	68fb      	ldr	r3, [r7, #12]
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	68fa      	ldr	r2, [r7, #12]
 8007a52:	6812      	ldr	r2, [r2, #0]
 8007a54:	6812      	ldr	r2, [r2, #0]
 8007a56:	497f      	ldr	r1, [pc, #508]	; (8007c54 <HAL_SPI_Transmit+0x29c>)
 8007a58:	400a      	ands	r2, r1
 8007a5a:	601a      	str	r2, [r3, #0]
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	68fa      	ldr	r2, [r7, #12]
 8007a62:	6812      	ldr	r2, [r2, #0]
 8007a64:	6812      	ldr	r2, [r2, #0]
 8007a66:	2180      	movs	r1, #128	; 0x80
 8007a68:	0189      	lsls	r1, r1, #6
 8007a6a:	430a      	orrs	r2, r1
 8007a6c:	601a      	str	r2, [r3, #0]
    }

    if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	689a      	ldr	r2, [r3, #8]
 8007a72:	2380      	movs	r3, #128	; 0x80
 8007a74:	021b      	lsls	r3, r3, #8
 8007a76:	429a      	cmp	r2, r3
 8007a78:	d108      	bne.n	8007a8c <HAL_SPI_Transmit+0xd4>
    {
      /* Configure communication direction : 1Line */
      SPI_1LINE_TX(hspi);
 8007a7a:	68fb      	ldr	r3, [r7, #12]
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	68fa      	ldr	r2, [r7, #12]
 8007a80:	6812      	ldr	r2, [r2, #0]
 8007a82:	6812      	ldr	r2, [r2, #0]
 8007a84:	2180      	movs	r1, #128	; 0x80
 8007a86:	01c9      	lsls	r1, r1, #7
 8007a88:	430a      	orrs	r2, r1
 8007a8a:	601a      	str	r2, [r3, #0]
    }

    /* Check if the SPI is already enabled */ 
    if((hspi->Instance->CR1 &SPI_CR1_SPE) != SPI_CR1_SPE)
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	2240      	movs	r2, #64	; 0x40
 8007a94:	4013      	ands	r3, r2
 8007a96:	d107      	bne.n	8007aa8 <HAL_SPI_Transmit+0xf0>
    {
      /* Enable SPI peripheral */
      __HAL_SPI_ENABLE(hspi);
 8007a98:	68fb      	ldr	r3, [r7, #12]
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	68fa      	ldr	r2, [r7, #12]
 8007a9e:	6812      	ldr	r2, [r2, #0]
 8007aa0:	6812      	ldr	r2, [r2, #0]
 8007aa2:	2140      	movs	r1, #64	; 0x40
 8007aa4:	430a      	orrs	r2, r1
 8007aa6:	601a      	str	r2, [r3, #0]
    }

    /* Transmit data in 8 Bit mode */
    if(hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	68db      	ldr	r3, [r3, #12]
 8007aac:	2b00      	cmp	r3, #0
 8007aae:	d148      	bne.n	8007b42 <HAL_SPI_Transmit+0x18a>
    {
      if((hspi->Init.Mode == SPI_MODE_SLAVE)|| (hspi->TxXferCount == 0x01U))
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	685b      	ldr	r3, [r3, #4]
 8007ab4:	2b00      	cmp	r3, #0
 8007ab6:	d004      	beq.n	8007ac2 <HAL_SPI_Transmit+0x10a>
 8007ab8:	68fb      	ldr	r3, [r7, #12]
 8007aba:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007abc:	b29b      	uxth	r3, r3
 8007abe:	2b01      	cmp	r3, #1
 8007ac0:	d12a      	bne.n	8007b18 <HAL_SPI_Transmit+0x160>
      {
        hspi->Instance->DR = (*hspi->pTxBuffPtr++);
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	68fa      	ldr	r2, [r7, #12]
 8007ac8:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8007aca:	1c50      	adds	r0, r2, #1
 8007acc:	68f9      	ldr	r1, [r7, #12]
 8007ace:	6308      	str	r0, [r1, #48]	; 0x30
 8007ad0:	7812      	ldrb	r2, [r2, #0]
 8007ad2:	60da      	str	r2, [r3, #12]
        hspi->TxXferCount--;
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007ad8:	b29b      	uxth	r3, r3
 8007ada:	3b01      	subs	r3, #1
 8007adc:	b29a      	uxth	r2, r3
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	86da      	strh	r2, [r3, #54]	; 0x36
      }

      while(hspi->TxXferCount > 0U)
 8007ae2:	e019      	b.n	8007b18 <HAL_SPI_Transmit+0x160>
      {
        /* Wait until TXE flag is set to send data */
        if(SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_TXE, RESET, Timeout) != HAL_OK)
 8007ae4:	683b      	ldr	r3, [r7, #0]
 8007ae6:	68f8      	ldr	r0, [r7, #12]
 8007ae8:	2200      	movs	r2, #0
 8007aea:	2102      	movs	r1, #2
 8007aec:	f000 fd72 	bl	80085d4 <SPI_WaitOnFlagUntilTimeout>
 8007af0:	1e03      	subs	r3, r0, #0
 8007af2:	d001      	beq.n	8007af8 <HAL_SPI_Transmit+0x140>
        { 
          return HAL_TIMEOUT;
 8007af4:	2303      	movs	r3, #3
 8007af6:	e0a8      	b.n	8007c4a <HAL_SPI_Transmit+0x292>
        }
        hspi->Instance->DR = (*hspi->pTxBuffPtr++);
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	68fa      	ldr	r2, [r7, #12]
 8007afe:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8007b00:	1c50      	adds	r0, r2, #1
 8007b02:	68f9      	ldr	r1, [r7, #12]
 8007b04:	6308      	str	r0, [r1, #48]	; 0x30
 8007b06:	7812      	ldrb	r2, [r2, #0]
 8007b08:	60da      	str	r2, [r3, #12]
        hspi->TxXferCount--;
 8007b0a:	68fb      	ldr	r3, [r7, #12]
 8007b0c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007b0e:	b29b      	uxth	r3, r3
 8007b10:	3b01      	subs	r3, #1
 8007b12:	b29a      	uxth	r2, r3
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	86da      	strh	r2, [r3, #54]	; 0x36
      {
        hspi->Instance->DR = (*hspi->pTxBuffPtr++);
        hspi->TxXferCount--;
      }

      while(hspi->TxXferCount > 0U)
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007b1c:	b29b      	uxth	r3, r3
 8007b1e:	2b00      	cmp	r3, #0
 8007b20:	d1e0      	bne.n	8007ae4 <HAL_SPI_Transmit+0x12c>
        }
        hspi->Instance->DR = (*hspi->pTxBuffPtr++);
        hspi->TxXferCount--;
      }
      /* Enable CRC Transmission */
      if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE) 
 8007b22:	68fb      	ldr	r3, [r7, #12]
 8007b24:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007b26:	2380      	movs	r3, #128	; 0x80
 8007b28:	019b      	lsls	r3, r3, #6
 8007b2a:	429a      	cmp	r2, r3
 8007b2c:	d155      	bne.n	8007bda <HAL_SPI_Transmit+0x222>
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8007b2e:	68fb      	ldr	r3, [r7, #12]
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	68fa      	ldr	r2, [r7, #12]
 8007b34:	6812      	ldr	r2, [r2, #0]
 8007b36:	6812      	ldr	r2, [r2, #0]
 8007b38:	2180      	movs	r1, #128	; 0x80
 8007b3a:	0149      	lsls	r1, r1, #5
 8007b3c:	430a      	orrs	r2, r1
 8007b3e:	601a      	str	r2, [r3, #0]
 8007b40:	e04b      	b.n	8007bda <HAL_SPI_Transmit+0x222>
      }
    }
    /* Transmit data in 16 Bit mode */
    else
    {
      if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 8007b42:	68fb      	ldr	r3, [r7, #12]
 8007b44:	685b      	ldr	r3, [r3, #4]
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	d004      	beq.n	8007b54 <HAL_SPI_Transmit+0x19c>
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007b4e:	b29b      	uxth	r3, r3
 8007b50:	2b01      	cmp	r3, #1
 8007b52:	d12e      	bne.n	8007bb2 <HAL_SPI_Transmit+0x1fa>
      {
        hspi->Instance->DR = *((uint16_t*)hspi->pTxBuffPtr);
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	68fa      	ldr	r2, [r7, #12]
 8007b5a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8007b5c:	8812      	ldrh	r2, [r2, #0]
 8007b5e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr+=2U;
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b64:	1c9a      	adds	r2, r3, #2
 8007b66:	68fb      	ldr	r3, [r7, #12]
 8007b68:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007b6a:	68fb      	ldr	r3, [r7, #12]
 8007b6c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007b6e:	b29b      	uxth	r3, r3
 8007b70:	3b01      	subs	r3, #1
 8007b72:	b29a      	uxth	r2, r3
 8007b74:	68fb      	ldr	r3, [r7, #12]
 8007b76:	86da      	strh	r2, [r3, #54]	; 0x36
      }

      while(hspi->TxXferCount > 0U)
 8007b78:	e01b      	b.n	8007bb2 <HAL_SPI_Transmit+0x1fa>
      {
        /* Wait until TXE flag is set to send data */
        if(SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_TXE, RESET, Timeout) != HAL_OK)
 8007b7a:	683b      	ldr	r3, [r7, #0]
 8007b7c:	68f8      	ldr	r0, [r7, #12]
 8007b7e:	2200      	movs	r2, #0
 8007b80:	2102      	movs	r1, #2
 8007b82:	f000 fd27 	bl	80085d4 <SPI_WaitOnFlagUntilTimeout>
 8007b86:	1e03      	subs	r3, r0, #0
 8007b88:	d001      	beq.n	8007b8e <HAL_SPI_Transmit+0x1d6>
        { 
          return HAL_TIMEOUT;
 8007b8a:	2303      	movs	r3, #3
 8007b8c:	e05d      	b.n	8007c4a <HAL_SPI_Transmit+0x292>
        }
        hspi->Instance->DR = *((uint16_t*)hspi->pTxBuffPtr);
 8007b8e:	68fb      	ldr	r3, [r7, #12]
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	68fa      	ldr	r2, [r7, #12]
 8007b94:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8007b96:	8812      	ldrh	r2, [r2, #0]
 8007b98:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr+=2U;
 8007b9a:	68fb      	ldr	r3, [r7, #12]
 8007b9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b9e:	1c9a      	adds	r2, r3, #2
 8007ba0:	68fb      	ldr	r3, [r7, #12]
 8007ba2:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007ba4:	68fb      	ldr	r3, [r7, #12]
 8007ba6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007ba8:	b29b      	uxth	r3, r3
 8007baa:	3b01      	subs	r3, #1
 8007bac:	b29a      	uxth	r2, r3
 8007bae:	68fb      	ldr	r3, [r7, #12]
 8007bb0:	86da      	strh	r2, [r3, #54]	; 0x36
        hspi->Instance->DR = *((uint16_t*)hspi->pTxBuffPtr);
        hspi->pTxBuffPtr+=2U;
        hspi->TxXferCount--;
      }

      while(hspi->TxXferCount > 0U)
 8007bb2:	68fb      	ldr	r3, [r7, #12]
 8007bb4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007bb6:	b29b      	uxth	r3, r3
 8007bb8:	2b00      	cmp	r3, #0
 8007bba:	d1de      	bne.n	8007b7a <HAL_SPI_Transmit+0x1c2>
        hspi->Instance->DR = *((uint16_t*)hspi->pTxBuffPtr);
        hspi->pTxBuffPtr+=2U;
        hspi->TxXferCount--;
      }
      /* Enable CRC Transmission */
      if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE) 
 8007bbc:	68fb      	ldr	r3, [r7, #12]
 8007bbe:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007bc0:	2380      	movs	r3, #128	; 0x80
 8007bc2:	019b      	lsls	r3, r3, #6
 8007bc4:	429a      	cmp	r2, r3
 8007bc6:	d108      	bne.n	8007bda <HAL_SPI_Transmit+0x222>
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	68fa      	ldr	r2, [r7, #12]
 8007bce:	6812      	ldr	r2, [r2, #0]
 8007bd0:	6812      	ldr	r2, [r2, #0]
 8007bd2:	2180      	movs	r1, #128	; 0x80
 8007bd4:	0149      	lsls	r1, r1, #5
 8007bd6:	430a      	orrs	r2, r1
 8007bd8:	601a      	str	r2, [r3, #0]
      }
    }

    /* Wait until TXE flag is set to send data */
    if(SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_TXE, RESET, Timeout) != HAL_OK)
 8007bda:	683b      	ldr	r3, [r7, #0]
 8007bdc:	68f8      	ldr	r0, [r7, #12]
 8007bde:	2200      	movs	r2, #0
 8007be0:	2102      	movs	r1, #2
 8007be2:	f000 fcf7 	bl	80085d4 <SPI_WaitOnFlagUntilTimeout>
 8007be6:	1e03      	subs	r3, r0, #0
 8007be8:	d007      	beq.n	8007bfa <HAL_SPI_Transmit+0x242>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007bea:	68fb      	ldr	r3, [r7, #12]
 8007bec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007bee:	2220      	movs	r2, #32
 8007bf0:	431a      	orrs	r2, r3
 8007bf2:	68fb      	ldr	r3, [r7, #12]
 8007bf4:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8007bf6:	2303      	movs	r3, #3
 8007bf8:	e027      	b.n	8007c4a <HAL_SPI_Transmit+0x292>
    }

    /* Wait until Busy flag is reset before disabling SPI */
    if(SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_BSY, SET, Timeout) != HAL_OK)
 8007bfa:	683b      	ldr	r3, [r7, #0]
 8007bfc:	68f8      	ldr	r0, [r7, #12]
 8007bfe:	2201      	movs	r2, #1
 8007c00:	2180      	movs	r1, #128	; 0x80
 8007c02:	f000 fce7 	bl	80085d4 <SPI_WaitOnFlagUntilTimeout>
 8007c06:	1e03      	subs	r3, r0, #0
 8007c08:	d007      	beq.n	8007c1a <HAL_SPI_Transmit+0x262>
    { 
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007c0e:	2220      	movs	r2, #32
 8007c10:	431a      	orrs	r2, r3
 8007c12:	68fb      	ldr	r3, [r7, #12]
 8007c14:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8007c16:	2303      	movs	r3, #3
 8007c18:	e017      	b.n	8007c4a <HAL_SPI_Transmit+0x292>
    }
 
    /* Clear OVERUN flag in 2 Lines communication mode because received is not read */
    if(hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	689b      	ldr	r3, [r3, #8]
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	d108      	bne.n	8007c34 <HAL_SPI_Transmit+0x27c>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007c22:	68fb      	ldr	r3, [r7, #12]
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	68db      	ldr	r3, [r3, #12]
 8007c28:	617b      	str	r3, [r7, #20]
 8007c2a:	68fb      	ldr	r3, [r7, #12]
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	689b      	ldr	r3, [r3, #8]
 8007c30:	617b      	str	r3, [r7, #20]
 8007c32:	697b      	ldr	r3, [r7, #20]
    }

    hspi->State = HAL_SPI_STATE_READY; 
 8007c34:	68fb      	ldr	r3, [r7, #12]
 8007c36:	2251      	movs	r2, #81	; 0x51
 8007c38:	2101      	movs	r1, #1
 8007c3a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8007c3c:	68fb      	ldr	r3, [r7, #12]
 8007c3e:	2250      	movs	r2, #80	; 0x50
 8007c40:	2100      	movs	r1, #0
 8007c42:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8007c44:	2300      	movs	r3, #0
 8007c46:	e000      	b.n	8007c4a <HAL_SPI_Transmit+0x292>
  }
  else
  {
    return HAL_BUSY;
 8007c48:	2302      	movs	r3, #2
  }
}
 8007c4a:	0018      	movs	r0, r3
 8007c4c:	46bd      	mov	sp, r7
 8007c4e:	b006      	add	sp, #24
 8007c50:	bd80      	pop	{r7, pc}
 8007c52:	46c0      	nop			; (mov r8, r8)
 8007c54:	ffffdfff 	.word	0xffffdfff

08007c58 <HAL_SPI_Receive>:
  * @param  Size: amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007c58:	b590      	push	{r4, r7, lr}
 8007c5a:	b089      	sub	sp, #36	; 0x24
 8007c5c:	af02      	add	r7, sp, #8
 8007c5e:	60f8      	str	r0, [r7, #12]
 8007c60:	60b9      	str	r1, [r7, #8]
 8007c62:	603b      	str	r3, [r7, #0]
 8007c64:	1dbb      	adds	r3, r7, #6
 8007c66:	801a      	strh	r2, [r3, #0]
  __IO uint16_t tmpreg = 0U;
 8007c68:	2316      	movs	r3, #22
 8007c6a:	18fb      	adds	r3, r7, r3
 8007c6c:	2200      	movs	r2, #0
 8007c6e:	801a      	strh	r2, [r3, #0]

  if(hspi->State == HAL_SPI_STATE_READY)
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	2251      	movs	r2, #81	; 0x51
 8007c74:	5c9b      	ldrb	r3, [r3, r2]
 8007c76:	b2db      	uxtb	r3, r3
 8007c78:	2b01      	cmp	r3, #1
 8007c7a:	d000      	beq.n	8007c7e <HAL_SPI_Receive+0x26>
 8007c7c:	e180      	b.n	8007f80 <HAL_SPI_Receive+0x328>
  {
    if((pData == NULL ) || (Size == 0U)) 
 8007c7e:	68bb      	ldr	r3, [r7, #8]
 8007c80:	2b00      	cmp	r3, #0
 8007c82:	d003      	beq.n	8007c8c <HAL_SPI_Receive+0x34>
 8007c84:	1dbb      	adds	r3, r7, #6
 8007c86:	881b      	ldrh	r3, [r3, #0]
 8007c88:	2b00      	cmp	r3, #0
 8007c8a:	d101      	bne.n	8007c90 <HAL_SPI_Receive+0x38>
    {
      return  HAL_ERROR;
 8007c8c:	2301      	movs	r3, #1
 8007c8e:	e178      	b.n	8007f82 <HAL_SPI_Receive+0x32a>
    }

    /* Process Locked */
    __HAL_LOCK(hspi);
 8007c90:	68fb      	ldr	r3, [r7, #12]
 8007c92:	2250      	movs	r2, #80	; 0x50
 8007c94:	5c9b      	ldrb	r3, [r3, r2]
 8007c96:	2b01      	cmp	r3, #1
 8007c98:	d101      	bne.n	8007c9e <HAL_SPI_Receive+0x46>
 8007c9a:	2302      	movs	r3, #2
 8007c9c:	e171      	b.n	8007f82 <HAL_SPI_Receive+0x32a>
 8007c9e:	68fb      	ldr	r3, [r7, #12]
 8007ca0:	2250      	movs	r2, #80	; 0x50
 8007ca2:	2101      	movs	r1, #1
 8007ca4:	5499      	strb	r1, [r3, r2]

    /* Configure communication */
    hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8007ca6:	68fb      	ldr	r3, [r7, #12]
 8007ca8:	2251      	movs	r2, #81	; 0x51
 8007caa:	2122      	movs	r1, #34	; 0x22
 8007cac:	5499      	strb	r1, [r3, r2]
    hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007cae:	68fb      	ldr	r3, [r7, #12]
 8007cb0:	2200      	movs	r2, #0
 8007cb2:	655a      	str	r2, [r3, #84]	; 0x54

    hspi->pRxBuffPtr  = pData;
 8007cb4:	68fb      	ldr	r3, [r7, #12]
 8007cb6:	68ba      	ldr	r2, [r7, #8]
 8007cb8:	639a      	str	r2, [r3, #56]	; 0x38
    hspi->RxXferSize  = Size;
 8007cba:	68fb      	ldr	r3, [r7, #12]
 8007cbc:	1dba      	adds	r2, r7, #6
 8007cbe:	8812      	ldrh	r2, [r2, #0]
 8007cc0:	879a      	strh	r2, [r3, #60]	; 0x3c
    hspi->RxXferCount = Size;
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	1dba      	adds	r2, r7, #6
 8007cc6:	8812      	ldrh	r2, [r2, #0]
 8007cc8:	87da      	strh	r2, [r3, #62]	; 0x3e

    /*Init field not used in handle to zero */
    hspi->RxISR = 0U;
 8007cca:	68fb      	ldr	r3, [r7, #12]
 8007ccc:	2200      	movs	r2, #0
 8007cce:	649a      	str	r2, [r3, #72]	; 0x48
    hspi->TxISR = 0U;
 8007cd0:	68fb      	ldr	r3, [r7, #12]
 8007cd2:	2200      	movs	r2, #0
 8007cd4:	64da      	str	r2, [r3, #76]	; 0x4c
    hspi->pTxBuffPtr  = NULL;
 8007cd6:	68fb      	ldr	r3, [r7, #12]
 8007cd8:	2200      	movs	r2, #0
 8007cda:	631a      	str	r2, [r3, #48]	; 0x30
    hspi->TxXferSize  = 0U;
 8007cdc:	68fb      	ldr	r3, [r7, #12]
 8007cde:	2200      	movs	r2, #0
 8007ce0:	869a      	strh	r2, [r3, #52]	; 0x34
    hspi->TxXferCount = 0U;
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	2200      	movs	r2, #0
 8007ce6:	86da      	strh	r2, [r3, #54]	; 0x36

    /* Configure communication direction : 1Line */
    if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007ce8:	68fb      	ldr	r3, [r7, #12]
 8007cea:	689a      	ldr	r2, [r3, #8]
 8007cec:	2380      	movs	r3, #128	; 0x80
 8007cee:	021b      	lsls	r3, r3, #8
 8007cf0:	429a      	cmp	r2, r3
 8007cf2:	d107      	bne.n	8007d04 <HAL_SPI_Receive+0xac>
    {
      SPI_1LINE_RX(hspi);
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	68fa      	ldr	r2, [r7, #12]
 8007cfa:	6812      	ldr	r2, [r2, #0]
 8007cfc:	6812      	ldr	r2, [r2, #0]
 8007cfe:	49a3      	ldr	r1, [pc, #652]	; (8007f8c <HAL_SPI_Receive+0x334>)
 8007d00:	400a      	ands	r2, r1
 8007d02:	601a      	str	r2, [r3, #0]
    }

    /* Reset CRC Calculation */
    if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007d04:	68fb      	ldr	r3, [r7, #12]
 8007d06:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007d08:	2380      	movs	r3, #128	; 0x80
 8007d0a:	019b      	lsls	r3, r3, #6
 8007d0c:	429a      	cmp	r2, r3
 8007d0e:	d110      	bne.n	8007d32 <HAL_SPI_Receive+0xda>
    {
      SPI_RESET_CRC(hspi);
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	68fa      	ldr	r2, [r7, #12]
 8007d16:	6812      	ldr	r2, [r2, #0]
 8007d18:	6812      	ldr	r2, [r2, #0]
 8007d1a:	499d      	ldr	r1, [pc, #628]	; (8007f90 <HAL_SPI_Receive+0x338>)
 8007d1c:	400a      	ands	r2, r1
 8007d1e:	601a      	str	r2, [r3, #0]
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	68fa      	ldr	r2, [r7, #12]
 8007d26:	6812      	ldr	r2, [r2, #0]
 8007d28:	6812      	ldr	r2, [r2, #0]
 8007d2a:	2180      	movs	r1, #128	; 0x80
 8007d2c:	0189      	lsls	r1, r1, #6
 8007d2e:	430a      	orrs	r2, r1
 8007d30:	601a      	str	r2, [r3, #0]
    }
    
    if((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8007d32:	68fb      	ldr	r3, [r7, #12]
 8007d34:	685a      	ldr	r2, [r3, #4]
 8007d36:	2382      	movs	r3, #130	; 0x82
 8007d38:	005b      	lsls	r3, r3, #1
 8007d3a:	429a      	cmp	r2, r3
 8007d3c:	d113      	bne.n	8007d66 <HAL_SPI_Receive+0x10e>
 8007d3e:	68fb      	ldr	r3, [r7, #12]
 8007d40:	689b      	ldr	r3, [r3, #8]
 8007d42:	2b00      	cmp	r3, #0
 8007d44:	d10f      	bne.n	8007d66 <HAL_SPI_Receive+0x10e>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hspi);
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	2250      	movs	r2, #80	; 0x50
 8007d4a:	2100      	movs	r1, #0
 8007d4c:	5499      	strb	r1, [r3, r2]

      /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
      return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8007d4e:	1dbb      	adds	r3, r7, #6
 8007d50:	881c      	ldrh	r4, [r3, #0]
 8007d52:	68ba      	ldr	r2, [r7, #8]
 8007d54:	68b9      	ldr	r1, [r7, #8]
 8007d56:	68f8      	ldr	r0, [r7, #12]
 8007d58:	683b      	ldr	r3, [r7, #0]
 8007d5a:	9300      	str	r3, [sp, #0]
 8007d5c:	0023      	movs	r3, r4
 8007d5e:	f000 f919 	bl	8007f94 <HAL_SPI_TransmitReceive>
 8007d62:	0003      	movs	r3, r0
 8007d64:	e10d      	b.n	8007f82 <HAL_SPI_Receive+0x32a>
    }

    /* Check if the SPI is already enabled */ 
    if((hspi->Instance->CR1 &SPI_CR1_SPE) != SPI_CR1_SPE)
 8007d66:	68fb      	ldr	r3, [r7, #12]
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	2240      	movs	r2, #64	; 0x40
 8007d6e:	4013      	ands	r3, r2
 8007d70:	d107      	bne.n	8007d82 <HAL_SPI_Receive+0x12a>
    {
      /* Enable SPI peripheral */
      __HAL_SPI_ENABLE(hspi);
 8007d72:	68fb      	ldr	r3, [r7, #12]
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	68fa      	ldr	r2, [r7, #12]
 8007d78:	6812      	ldr	r2, [r2, #0]
 8007d7a:	6812      	ldr	r2, [r2, #0]
 8007d7c:	2140      	movs	r1, #64	; 0x40
 8007d7e:	430a      	orrs	r2, r1
 8007d80:	601a      	str	r2, [r3, #0]
    }

    /* Receive data in 8 Bit mode */
    if(hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	68db      	ldr	r3, [r3, #12]
 8007d86:	2b00      	cmp	r3, #0
 8007d88:	d14d      	bne.n	8007e26 <HAL_SPI_Receive+0x1ce>
    {
      while(hspi->RxXferCount > 1U)
 8007d8a:	e01a      	b.n	8007dc2 <HAL_SPI_Receive+0x16a>
      {
        /* Wait until RXNE flag is set */
        if(SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout) != HAL_OK)
 8007d8c:	683b      	ldr	r3, [r7, #0]
 8007d8e:	68f8      	ldr	r0, [r7, #12]
 8007d90:	2200      	movs	r2, #0
 8007d92:	2101      	movs	r1, #1
 8007d94:	f000 fc1e 	bl	80085d4 <SPI_WaitOnFlagUntilTimeout>
 8007d98:	1e03      	subs	r3, r0, #0
 8007d9a:	d001      	beq.n	8007da0 <HAL_SPI_Receive+0x148>
        { 
          return HAL_TIMEOUT;
 8007d9c:	2303      	movs	r3, #3
 8007d9e:	e0f0      	b.n	8007f82 <HAL_SPI_Receive+0x32a>
        }

        (*hspi->pRxBuffPtr++) = hspi->Instance->DR;
 8007da0:	68fb      	ldr	r3, [r7, #12]
 8007da2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007da4:	1c59      	adds	r1, r3, #1
 8007da6:	68fa      	ldr	r2, [r7, #12]
 8007da8:	6391      	str	r1, [r2, #56]	; 0x38
 8007daa:	68fa      	ldr	r2, [r7, #12]
 8007dac:	6812      	ldr	r2, [r2, #0]
 8007dae:	68d2      	ldr	r2, [r2, #12]
 8007db0:	b2d2      	uxtb	r2, r2
 8007db2:	701a      	strb	r2, [r3, #0]
        hspi->RxXferCount--;
 8007db4:	68fb      	ldr	r3, [r7, #12]
 8007db6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007db8:	b29b      	uxth	r3, r3
 8007dba:	3b01      	subs	r3, #1
 8007dbc:	b29a      	uxth	r2, r3
 8007dbe:	68fb      	ldr	r3, [r7, #12]
 8007dc0:	87da      	strh	r2, [r3, #62]	; 0x3e
    }

    /* Receive data in 8 Bit mode */
    if(hspi->Init.DataSize == SPI_DATASIZE_8BIT)
    {
      while(hspi->RxXferCount > 1U)
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007dc6:	b29b      	uxth	r3, r3
 8007dc8:	2b01      	cmp	r3, #1
 8007dca:	d8df      	bhi.n	8007d8c <HAL_SPI_Receive+0x134>

        (*hspi->pRxBuffPtr++) = hspi->Instance->DR;
        hspi->RxXferCount--;
      }
      /* Enable CRC Reception */
      if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE) 
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007dd0:	2380      	movs	r3, #128	; 0x80
 8007dd2:	019b      	lsls	r3, r3, #6
 8007dd4:	429a      	cmp	r2, r3
 8007dd6:	d13a      	bne.n	8007e4e <HAL_SPI_Receive+0x1f6>
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	68fa      	ldr	r2, [r7, #12]
 8007dde:	6812      	ldr	r2, [r2, #0]
 8007de0:	6812      	ldr	r2, [r2, #0]
 8007de2:	2180      	movs	r1, #128	; 0x80
 8007de4:	0149      	lsls	r1, r1, #5
 8007de6:	430a      	orrs	r2, r1
 8007de8:	601a      	str	r2, [r3, #0]
 8007dea:	e030      	b.n	8007e4e <HAL_SPI_Receive+0x1f6>
    else
    {
      while(hspi->RxXferCount > 1U)
      {
        /* Wait until RXNE flag is set to read data */
        if(SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout) != HAL_OK)
 8007dec:	683b      	ldr	r3, [r7, #0]
 8007dee:	68f8      	ldr	r0, [r7, #12]
 8007df0:	2200      	movs	r2, #0
 8007df2:	2101      	movs	r1, #1
 8007df4:	f000 fbee 	bl	80085d4 <SPI_WaitOnFlagUntilTimeout>
 8007df8:	1e03      	subs	r3, r0, #0
 8007dfa:	d001      	beq.n	8007e00 <HAL_SPI_Receive+0x1a8>
        { 
          return HAL_TIMEOUT;
 8007dfc:	2303      	movs	r3, #3
 8007dfe:	e0c0      	b.n	8007f82 <HAL_SPI_Receive+0x32a>
        }

        *((uint16_t*)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007e04:	68fb      	ldr	r3, [r7, #12]
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	68db      	ldr	r3, [r3, #12]
 8007e0a:	b29b      	uxth	r3, r3
 8007e0c:	8013      	strh	r3, [r2, #0]
        hspi->pRxBuffPtr+=2U;
 8007e0e:	68fb      	ldr	r3, [r7, #12]
 8007e10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e12:	1c9a      	adds	r2, r3, #2
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007e18:	68fb      	ldr	r3, [r7, #12]
 8007e1a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007e1c:	b29b      	uxth	r3, r3
 8007e1e:	3b01      	subs	r3, #1
 8007e20:	b29a      	uxth	r2, r3
 8007e22:	68fb      	ldr	r3, [r7, #12]
 8007e24:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    /* Receive data in 16 Bit mode */
    else
    {
      while(hspi->RxXferCount > 1U)
 8007e26:	68fb      	ldr	r3, [r7, #12]
 8007e28:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007e2a:	b29b      	uxth	r3, r3
 8007e2c:	2b01      	cmp	r3, #1
 8007e2e:	d8dd      	bhi.n	8007dec <HAL_SPI_Receive+0x194>
        *((uint16_t*)hspi->pRxBuffPtr) = hspi->Instance->DR;
        hspi->pRxBuffPtr+=2U;
        hspi->RxXferCount--;
      }
      /* Enable CRC Reception */
      if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE) 
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007e34:	2380      	movs	r3, #128	; 0x80
 8007e36:	019b      	lsls	r3, r3, #6
 8007e38:	429a      	cmp	r2, r3
 8007e3a:	d108      	bne.n	8007e4e <HAL_SPI_Receive+0x1f6>
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	68fa      	ldr	r2, [r7, #12]
 8007e42:	6812      	ldr	r2, [r2, #0]
 8007e44:	6812      	ldr	r2, [r2, #0]
 8007e46:	2180      	movs	r1, #128	; 0x80
 8007e48:	0149      	lsls	r1, r1, #5
 8007e4a:	430a      	orrs	r2, r1
 8007e4c:	601a      	str	r2, [r3, #0]
      }
    }

    /* Wait until RXNE flag is set */
    if(SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout) != HAL_OK)
 8007e4e:	683b      	ldr	r3, [r7, #0]
 8007e50:	68f8      	ldr	r0, [r7, #12]
 8007e52:	2200      	movs	r2, #0
 8007e54:	2101      	movs	r1, #1
 8007e56:	f000 fbbd 	bl	80085d4 <SPI_WaitOnFlagUntilTimeout>
 8007e5a:	1e03      	subs	r3, r0, #0
 8007e5c:	d001      	beq.n	8007e62 <HAL_SPI_Receive+0x20a>
    { 
      return HAL_TIMEOUT;
 8007e5e:	2303      	movs	r3, #3
 8007e60:	e08f      	b.n	8007f82 <HAL_SPI_Receive+0x32a>
    }

    /* Receive last data in 8 Bit mode */
    if(hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8007e62:	68fb      	ldr	r3, [r7, #12]
 8007e64:	68db      	ldr	r3, [r3, #12]
 8007e66:	2b00      	cmp	r3, #0
 8007e68:	d10a      	bne.n	8007e80 <HAL_SPI_Receive+0x228>
    {
      (*hspi->pRxBuffPtr++) = hspi->Instance->DR;
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e6e:	1c59      	adds	r1, r3, #1
 8007e70:	68fa      	ldr	r2, [r7, #12]
 8007e72:	6391      	str	r1, [r2, #56]	; 0x38
 8007e74:	68fa      	ldr	r2, [r7, #12]
 8007e76:	6812      	ldr	r2, [r2, #0]
 8007e78:	68d2      	ldr	r2, [r2, #12]
 8007e7a:	b2d2      	uxtb	r2, r2
 8007e7c:	701a      	strb	r2, [r3, #0]
 8007e7e:	e00b      	b.n	8007e98 <HAL_SPI_Receive+0x240>
    }
    /* Receive last data in 16 Bit mode */
    else
    {
      *((uint16_t*)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007e84:	68fb      	ldr	r3, [r7, #12]
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	68db      	ldr	r3, [r3, #12]
 8007e8a:	b29b      	uxth	r3, r3
 8007e8c:	8013      	strh	r3, [r2, #0]
      hspi->pRxBuffPtr+=2U;
 8007e8e:	68fb      	ldr	r3, [r7, #12]
 8007e90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e92:	1c9a      	adds	r2, r3, #2
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	639a      	str	r2, [r3, #56]	; 0x38
    }
    hspi->RxXferCount--;
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007e9c:	b29b      	uxth	r3, r3
 8007e9e:	3b01      	subs	r3, #1
 8007ea0:	b29a      	uxth	r2, r3
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	87da      	strh	r2, [r3, #62]	; 0x3e

    /* If CRC computation is enabled */
    if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007ea6:	68fb      	ldr	r3, [r7, #12]
 8007ea8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007eaa:	2380      	movs	r3, #128	; 0x80
 8007eac:	019b      	lsls	r3, r3, #6
 8007eae:	429a      	cmp	r2, r3
 8007eb0:	d119      	bne.n	8007ee6 <HAL_SPI_Receive+0x28e>
    {
      /* Wait until RXNE flag is set: CRC Received */
      if(SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout) != HAL_OK)
 8007eb2:	683b      	ldr	r3, [r7, #0]
 8007eb4:	68f8      	ldr	r0, [r7, #12]
 8007eb6:	2200      	movs	r2, #0
 8007eb8:	2101      	movs	r1, #1
 8007eba:	f000 fb8b 	bl	80085d4 <SPI_WaitOnFlagUntilTimeout>
 8007ebe:	1e03      	subs	r3, r0, #0
 8007ec0:	d007      	beq.n	8007ed2 <HAL_SPI_Receive+0x27a>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007ec6:	2202      	movs	r2, #2
 8007ec8:	431a      	orrs	r2, r3
 8007eca:	68fb      	ldr	r3, [r7, #12]
 8007ecc:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8007ece:	2303      	movs	r3, #3
 8007ed0:	e057      	b.n	8007f82 <HAL_SPI_Receive+0x32a>
      }

      /* Read CRC to clear RXNE flag */
      tmpreg = hspi->Instance->DR;
 8007ed2:	68fb      	ldr	r3, [r7, #12]
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	68db      	ldr	r3, [r3, #12]
 8007ed8:	b29a      	uxth	r2, r3
 8007eda:	2316      	movs	r3, #22
 8007edc:	18fb      	adds	r3, r7, r3
 8007ede:	801a      	strh	r2, [r3, #0]
      UNUSED(tmpreg);		/* avoid warning on tmpreg affectation with stupid compiler */
 8007ee0:	2316      	movs	r3, #22
 8007ee2:	18fb      	adds	r3, r7, r3
 8007ee4:	881b      	ldrh	r3, [r3, #0]
    }
    
    if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	685a      	ldr	r2, [r3, #4]
 8007eea:	2382      	movs	r3, #130	; 0x82
 8007eec:	005b      	lsls	r3, r3, #1
 8007eee:	429a      	cmp	r2, r3
 8007ef0:	d113      	bne.n	8007f1a <HAL_SPI_Receive+0x2c2>
 8007ef2:	68fb      	ldr	r3, [r7, #12]
 8007ef4:	689a      	ldr	r2, [r3, #8]
 8007ef6:	2380      	movs	r3, #128	; 0x80
 8007ef8:	021b      	lsls	r3, r3, #8
 8007efa:	429a      	cmp	r2, r3
 8007efc:	d005      	beq.n	8007f0a <HAL_SPI_Receive+0x2b2>
 8007efe:	68fb      	ldr	r3, [r7, #12]
 8007f00:	689a      	ldr	r2, [r3, #8]
 8007f02:	2380      	movs	r3, #128	; 0x80
 8007f04:	00db      	lsls	r3, r3, #3
 8007f06:	429a      	cmp	r2, r3
 8007f08:	d107      	bne.n	8007f1a <HAL_SPI_Receive+0x2c2>
    {
      /* Disable SPI peripheral */
      __HAL_SPI_DISABLE(hspi);
 8007f0a:	68fb      	ldr	r3, [r7, #12]
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	68fa      	ldr	r2, [r7, #12]
 8007f10:	6812      	ldr	r2, [r2, #0]
 8007f12:	6812      	ldr	r2, [r2, #0]
 8007f14:	2140      	movs	r1, #64	; 0x40
 8007f16:	438a      	bics	r2, r1
 8007f18:	601a      	str	r2, [r3, #0]
    }

    hspi->State = HAL_SPI_STATE_READY;
 8007f1a:	68fb      	ldr	r3, [r7, #12]
 8007f1c:	2251      	movs	r2, #81	; 0x51
 8007f1e:	2101      	movs	r1, #1
 8007f20:	5499      	strb	r1, [r3, r2]

    /* Check if CRC error occurred */
    if((hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR) != RESET))
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007f26:	2380      	movs	r3, #128	; 0x80
 8007f28:	019b      	lsls	r3, r3, #6
 8007f2a:	429a      	cmp	r2, r3
 8007f2c:	d122      	bne.n	8007f74 <HAL_SPI_Receive+0x31c>
 8007f2e:	68fb      	ldr	r3, [r7, #12]
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	689b      	ldr	r3, [r3, #8]
 8007f34:	2210      	movs	r2, #16
 8007f36:	4013      	ands	r3, r2
 8007f38:	d01c      	beq.n	8007f74 <HAL_SPI_Receive+0x31c>
    {  
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8007f3a:	68fb      	ldr	r3, [r7, #12]
 8007f3c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007f3e:	2202      	movs	r2, #2
 8007f40:	431a      	orrs	r2, r3
 8007f42:	68fb      	ldr	r3, [r7, #12]
 8007f44:	655a      	str	r2, [r3, #84]	; 0x54

      /* Reset CRC Calculation */
      SPI_RESET_CRC(hspi);
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	68fa      	ldr	r2, [r7, #12]
 8007f4c:	6812      	ldr	r2, [r2, #0]
 8007f4e:	6812      	ldr	r2, [r2, #0]
 8007f50:	490f      	ldr	r1, [pc, #60]	; (8007f90 <HAL_SPI_Receive+0x338>)
 8007f52:	400a      	ands	r2, r1
 8007f54:	601a      	str	r2, [r3, #0]
 8007f56:	68fb      	ldr	r3, [r7, #12]
 8007f58:	681b      	ldr	r3, [r3, #0]
 8007f5a:	68fa      	ldr	r2, [r7, #12]
 8007f5c:	6812      	ldr	r2, [r2, #0]
 8007f5e:	6812      	ldr	r2, [r2, #0]
 8007f60:	2180      	movs	r1, #128	; 0x80
 8007f62:	0189      	lsls	r1, r1, #6
 8007f64:	430a      	orrs	r2, r1
 8007f66:	601a      	str	r2, [r3, #0]

      /* Process Unlocked */
      __HAL_UNLOCK(hspi);
 8007f68:	68fb      	ldr	r3, [r7, #12]
 8007f6a:	2250      	movs	r2, #80	; 0x50
 8007f6c:	2100      	movs	r1, #0
 8007f6e:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR; 
 8007f70:	2301      	movs	r3, #1
 8007f72:	e006      	b.n	8007f82 <HAL_SPI_Receive+0x32a>
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	2250      	movs	r2, #80	; 0x50
 8007f78:	2100      	movs	r1, #0
 8007f7a:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8007f7c:	2300      	movs	r3, #0
 8007f7e:	e000      	b.n	8007f82 <HAL_SPI_Receive+0x32a>
  }
  else
  {
    return HAL_BUSY;
 8007f80:	2302      	movs	r3, #2
  }
}
 8007f82:	0018      	movs	r0, r3
 8007f84:	46bd      	mov	sp, r7
 8007f86:	b007      	add	sp, #28
 8007f88:	bd90      	pop	{r4, r7, pc}
 8007f8a:	46c0      	nop			; (mov r8, r8)
 8007f8c:	ffffbfff 	.word	0xffffbfff
 8007f90:	ffffdfff 	.word	0xffffdfff

08007f94 <HAL_SPI_TransmitReceive>:
  * @param  Size: amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size, uint32_t Timeout)
{
 8007f94:	b580      	push	{r7, lr}
 8007f96:	b086      	sub	sp, #24
 8007f98:	af00      	add	r7, sp, #0
 8007f9a:	60f8      	str	r0, [r7, #12]
 8007f9c:	60b9      	str	r1, [r7, #8]
 8007f9e:	607a      	str	r2, [r7, #4]
 8007fa0:	001a      	movs	r2, r3
 8007fa2:	1cbb      	adds	r3, r7, #2
 8007fa4:	801a      	strh	r2, [r3, #0]
  __IO uint16_t tmpreg = 0U;
 8007fa6:	2316      	movs	r3, #22
 8007fa8:	18fb      	adds	r3, r7, r3
 8007faa:	2200      	movs	r2, #0
 8007fac:	801a      	strh	r2, [r3, #0]

  if((hspi->State == HAL_SPI_STATE_READY) || (hspi->State == HAL_SPI_STATE_BUSY_RX))
 8007fae:	68fb      	ldr	r3, [r7, #12]
 8007fb0:	2251      	movs	r2, #81	; 0x51
 8007fb2:	5c9b      	ldrb	r3, [r3, r2]
 8007fb4:	b2db      	uxtb	r3, r3
 8007fb6:	2b01      	cmp	r3, #1
 8007fb8:	d006      	beq.n	8007fc8 <HAL_SPI_TransmitReceive+0x34>
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	2251      	movs	r2, #81	; 0x51
 8007fbe:	5c9b      	ldrb	r3, [r3, r2]
 8007fc0:	b2db      	uxtb	r3, r3
 8007fc2:	2b22      	cmp	r3, #34	; 0x22
 8007fc4:	d000      	beq.n	8007fc8 <HAL_SPI_TransmitReceive+0x34>
 8007fc6:	e253      	b.n	8008470 <HAL_SPI_TransmitReceive+0x4dc>
  {
    if((pTxData == NULL ) || (pRxData == NULL ) || (Size == 0U))
 8007fc8:	68bb      	ldr	r3, [r7, #8]
 8007fca:	2b00      	cmp	r3, #0
 8007fcc:	d006      	beq.n	8007fdc <HAL_SPI_TransmitReceive+0x48>
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	2b00      	cmp	r3, #0
 8007fd2:	d003      	beq.n	8007fdc <HAL_SPI_TransmitReceive+0x48>
 8007fd4:	1cbb      	adds	r3, r7, #2
 8007fd6:	881b      	ldrh	r3, [r3, #0]
 8007fd8:	2b00      	cmp	r3, #0
 8007fda:	d101      	bne.n	8007fe0 <HAL_SPI_TransmitReceive+0x4c>
    {
      return  HAL_ERROR;
 8007fdc:	2301      	movs	r3, #1
 8007fde:	e248      	b.n	8008472 <HAL_SPI_TransmitReceive+0x4de>

    /* Check the parameters */
    assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

    /* Process Locked */
    __HAL_LOCK(hspi);
 8007fe0:	68fb      	ldr	r3, [r7, #12]
 8007fe2:	2250      	movs	r2, #80	; 0x50
 8007fe4:	5c9b      	ldrb	r3, [r3, r2]
 8007fe6:	2b01      	cmp	r3, #1
 8007fe8:	d101      	bne.n	8007fee <HAL_SPI_TransmitReceive+0x5a>
 8007fea:	2302      	movs	r3, #2
 8007fec:	e241      	b.n	8008472 <HAL_SPI_TransmitReceive+0x4de>
 8007fee:	68fb      	ldr	r3, [r7, #12]
 8007ff0:	2250      	movs	r2, #80	; 0x50
 8007ff2:	2101      	movs	r1, #1
 8007ff4:	5499      	strb	r1, [r3, r2]
 
    /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
    if(hspi->State == HAL_SPI_STATE_READY)
 8007ff6:	68fb      	ldr	r3, [r7, #12]
 8007ff8:	2251      	movs	r2, #81	; 0x51
 8007ffa:	5c9b      	ldrb	r3, [r3, r2]
 8007ffc:	b2db      	uxtb	r3, r3
 8007ffe:	2b01      	cmp	r3, #1
 8008000:	d103      	bne.n	800800a <HAL_SPI_TransmitReceive+0x76>
    {
      hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8008002:	68fb      	ldr	r3, [r7, #12]
 8008004:	2251      	movs	r2, #81	; 0x51
 8008006:	2132      	movs	r1, #50	; 0x32
 8008008:	5499      	strb	r1, [r3, r2]
    }

     /* Configure communication */   
    hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800800a:	68fb      	ldr	r3, [r7, #12]
 800800c:	2200      	movs	r2, #0
 800800e:	655a      	str	r2, [r3, #84]	; 0x54

    hspi->pRxBuffPtr  = pRxData;
 8008010:	68fb      	ldr	r3, [r7, #12]
 8008012:	687a      	ldr	r2, [r7, #4]
 8008014:	639a      	str	r2, [r3, #56]	; 0x38
    hspi->RxXferSize  = Size;
 8008016:	68fb      	ldr	r3, [r7, #12]
 8008018:	1cba      	adds	r2, r7, #2
 800801a:	8812      	ldrh	r2, [r2, #0]
 800801c:	879a      	strh	r2, [r3, #60]	; 0x3c
    hspi->RxXferCount = Size;  
 800801e:	68fb      	ldr	r3, [r7, #12]
 8008020:	1cba      	adds	r2, r7, #2
 8008022:	8812      	ldrh	r2, [r2, #0]
 8008024:	87da      	strh	r2, [r3, #62]	; 0x3e
    
    hspi->pTxBuffPtr  = pTxData;
 8008026:	68fb      	ldr	r3, [r7, #12]
 8008028:	68ba      	ldr	r2, [r7, #8]
 800802a:	631a      	str	r2, [r3, #48]	; 0x30
    hspi->TxXferSize  = Size; 
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	1cba      	adds	r2, r7, #2
 8008030:	8812      	ldrh	r2, [r2, #0]
 8008032:	869a      	strh	r2, [r3, #52]	; 0x34
    hspi->TxXferCount = Size;
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	1cba      	adds	r2, r7, #2
 8008038:	8812      	ldrh	r2, [r2, #0]
 800803a:	86da      	strh	r2, [r3, #54]	; 0x36

    /*Init field not used in handle to zero */
    hspi->RxISR = 0U;
 800803c:	68fb      	ldr	r3, [r7, #12]
 800803e:	2200      	movs	r2, #0
 8008040:	649a      	str	r2, [r3, #72]	; 0x48
    hspi->TxISR = 0U;
 8008042:	68fb      	ldr	r3, [r7, #12]
 8008044:	2200      	movs	r2, #0
 8008046:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Reset CRC Calculation */
    if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008048:	68fb      	ldr	r3, [r7, #12]
 800804a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800804c:	2380      	movs	r3, #128	; 0x80
 800804e:	019b      	lsls	r3, r3, #6
 8008050:	429a      	cmp	r2, r3
 8008052:	d110      	bne.n	8008076 <HAL_SPI_TransmitReceive+0xe2>
    {
      SPI_RESET_CRC(hspi);
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	68fa      	ldr	r2, [r7, #12]
 800805a:	6812      	ldr	r2, [r2, #0]
 800805c:	6812      	ldr	r2, [r2, #0]
 800805e:	49c9      	ldr	r1, [pc, #804]	; (8008384 <HAL_SPI_TransmitReceive+0x3f0>)
 8008060:	400a      	ands	r2, r1
 8008062:	601a      	str	r2, [r3, #0]
 8008064:	68fb      	ldr	r3, [r7, #12]
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	68fa      	ldr	r2, [r7, #12]
 800806a:	6812      	ldr	r2, [r2, #0]
 800806c:	6812      	ldr	r2, [r2, #0]
 800806e:	2180      	movs	r1, #128	; 0x80
 8008070:	0189      	lsls	r1, r1, #6
 8008072:	430a      	orrs	r2, r1
 8008074:	601a      	str	r2, [r3, #0]
    }

    /* Check if the SPI is already enabled */ 
    if((hspi->Instance->CR1 &SPI_CR1_SPE) != SPI_CR1_SPE)
 8008076:	68fb      	ldr	r3, [r7, #12]
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	2240      	movs	r2, #64	; 0x40
 800807e:	4013      	ands	r3, r2
 8008080:	d107      	bne.n	8008092 <HAL_SPI_TransmitReceive+0xfe>
    {
      /* Enable SPI peripheral */
      __HAL_SPI_ENABLE(hspi);
 8008082:	68fb      	ldr	r3, [r7, #12]
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	68fa      	ldr	r2, [r7, #12]
 8008088:	6812      	ldr	r2, [r2, #0]
 800808a:	6812      	ldr	r2, [r2, #0]
 800808c:	2140      	movs	r1, #64	; 0x40
 800808e:	430a      	orrs	r2, r1
 8008090:	601a      	str	r2, [r3, #0]
    }

    /* Transmit and Receive data in 16 Bit mode */
    if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8008092:	68fb      	ldr	r3, [r7, #12]
 8008094:	68da      	ldr	r2, [r3, #12]
 8008096:	2380      	movs	r3, #128	; 0x80
 8008098:	011b      	lsls	r3, r3, #4
 800809a:	429a      	cmp	r2, r3
 800809c:	d000      	beq.n	80080a0 <HAL_SPI_TransmitReceive+0x10c>
 800809e:	e0c8      	b.n	8008232 <HAL_SPI_TransmitReceive+0x29e>
    {
      if((hspi->Init.Mode == SPI_MODE_SLAVE) || ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->TxXferCount == 0x01U)))
 80080a0:	68fb      	ldr	r3, [r7, #12]
 80080a2:	685b      	ldr	r3, [r3, #4]
 80080a4:	2b00      	cmp	r3, #0
 80080a6:	d00a      	beq.n	80080be <HAL_SPI_TransmitReceive+0x12a>
 80080a8:	68fb      	ldr	r3, [r7, #12]
 80080aa:	685a      	ldr	r2, [r3, #4]
 80080ac:	2382      	movs	r3, #130	; 0x82
 80080ae:	005b      	lsls	r3, r3, #1
 80080b0:	429a      	cmp	r2, r3
 80080b2:	d116      	bne.n	80080e2 <HAL_SPI_TransmitReceive+0x14e>
 80080b4:	68fb      	ldr	r3, [r7, #12]
 80080b6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80080b8:	b29b      	uxth	r3, r3
 80080ba:	2b01      	cmp	r3, #1
 80080bc:	d111      	bne.n	80080e2 <HAL_SPI_TransmitReceive+0x14e>
      {
        hspi->Instance->DR = *((uint16_t*)hspi->pTxBuffPtr);
 80080be:	68fb      	ldr	r3, [r7, #12]
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	68fa      	ldr	r2, [r7, #12]
 80080c4:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80080c6:	8812      	ldrh	r2, [r2, #0]
 80080c8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr+=2U;
 80080ca:	68fb      	ldr	r3, [r7, #12]
 80080cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80080ce:	1c9a      	adds	r2, r3, #2
 80080d0:	68fb      	ldr	r3, [r7, #12]
 80080d2:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80080d4:	68fb      	ldr	r3, [r7, #12]
 80080d6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80080d8:	b29b      	uxth	r3, r3
 80080da:	3b01      	subs	r3, #1
 80080dc:	b29a      	uxth	r2, r3
 80080de:	68fb      	ldr	r3, [r7, #12]
 80080e0:	86da      	strh	r2, [r3, #54]	; 0x36
      }
      if(hspi->TxXferCount == 0U)
 80080e2:	68fb      	ldr	r3, [r7, #12]
 80080e4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80080e6:	b29b      	uxth	r3, r3
 80080e8:	2b00      	cmp	r3, #0
 80080ea:	d000      	beq.n	80080ee <HAL_SPI_TransmitReceive+0x15a>
 80080ec:	e079      	b.n	80081e2 <HAL_SPI_TransmitReceive+0x24e>
      {
        /* Enable CRC Transmission */
        if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80080ee:	68fb      	ldr	r3, [r7, #12]
 80080f0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80080f2:	2380      	movs	r3, #128	; 0x80
 80080f4:	019b      	lsls	r3, r3, #6
 80080f6:	429a      	cmp	r2, r3
 80080f8:	d108      	bne.n	800810c <HAL_SPI_TransmitReceive+0x178>
        {
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 80080fa:	68fb      	ldr	r3, [r7, #12]
 80080fc:	681b      	ldr	r3, [r3, #0]
 80080fe:	68fa      	ldr	r2, [r7, #12]
 8008100:	6812      	ldr	r2, [r2, #0]
 8008102:	6812      	ldr	r2, [r2, #0]
 8008104:	2180      	movs	r1, #128	; 0x80
 8008106:	0149      	lsls	r1, r1, #5
 8008108:	430a      	orrs	r2, r1
 800810a:	601a      	str	r2, [r3, #0]
        }

        /* Wait until RXNE flag is set */
        if(SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout) != HAL_OK)
 800810c:	6a3b      	ldr	r3, [r7, #32]
 800810e:	68f8      	ldr	r0, [r7, #12]
 8008110:	2200      	movs	r2, #0
 8008112:	2101      	movs	r1, #1
 8008114:	f000 fa5e 	bl	80085d4 <SPI_WaitOnFlagUntilTimeout>
 8008118:	1e03      	subs	r3, r0, #0
 800811a:	d001      	beq.n	8008120 <HAL_SPI_TransmitReceive+0x18c>
        { 
          return HAL_TIMEOUT;
 800811c:	2303      	movs	r3, #3
 800811e:	e1a8      	b.n	8008472 <HAL_SPI_TransmitReceive+0x4de>
        }

        *((uint16_t*)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8008120:	68fb      	ldr	r3, [r7, #12]
 8008122:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008124:	68fb      	ldr	r3, [r7, #12]
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	68db      	ldr	r3, [r3, #12]
 800812a:	b29b      	uxth	r3, r3
 800812c:	8013      	strh	r3, [r2, #0]
        hspi->pRxBuffPtr+=2U;
 800812e:	68fb      	ldr	r3, [r7, #12]
 8008130:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008132:	1c9a      	adds	r2, r3, #2
 8008134:	68fb      	ldr	r3, [r7, #12]
 8008136:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8008138:	68fb      	ldr	r3, [r7, #12]
 800813a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800813c:	b29b      	uxth	r3, r3
 800813e:	3b01      	subs	r3, #1
 8008140:	b29a      	uxth	r2, r3
 8008142:	68fb      	ldr	r3, [r7, #12]
 8008144:	87da      	strh	r2, [r3, #62]	; 0x3e
 8008146:	e130      	b.n	80083aa <HAL_SPI_TransmitReceive+0x416>
      else
      {
        while(hspi->TxXferCount > 0U)
        {
          /* Wait until TXE flag is set to send data */
          if(SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_TXE, RESET, Timeout) != HAL_OK)
 8008148:	6a3b      	ldr	r3, [r7, #32]
 800814a:	68f8      	ldr	r0, [r7, #12]
 800814c:	2200      	movs	r2, #0
 800814e:	2102      	movs	r1, #2
 8008150:	f000 fa40 	bl	80085d4 <SPI_WaitOnFlagUntilTimeout>
 8008154:	1e03      	subs	r3, r0, #0
 8008156:	d001      	beq.n	800815c <HAL_SPI_TransmitReceive+0x1c8>
          { 
            return HAL_TIMEOUT;
 8008158:	2303      	movs	r3, #3
 800815a:	e18a      	b.n	8008472 <HAL_SPI_TransmitReceive+0x4de>
          }

          hspi->Instance->DR = *((uint16_t*)hspi->pTxBuffPtr);
 800815c:	68fb      	ldr	r3, [r7, #12]
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	68fa      	ldr	r2, [r7, #12]
 8008162:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8008164:	8812      	ldrh	r2, [r2, #0]
 8008166:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr+=2U;
 8008168:	68fb      	ldr	r3, [r7, #12]
 800816a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800816c:	1c9a      	adds	r2, r3, #2
 800816e:	68fb      	ldr	r3, [r7, #12]
 8008170:	631a      	str	r2, [r3, #48]	; 0x30
          hspi->TxXferCount--;
 8008172:	68fb      	ldr	r3, [r7, #12]
 8008174:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008176:	b29b      	uxth	r3, r3
 8008178:	3b01      	subs	r3, #1
 800817a:	b29a      	uxth	r2, r3
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	86da      	strh	r2, [r3, #54]	; 0x36

          /* Enable CRC Transmission */
          if((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 8008180:	68fb      	ldr	r3, [r7, #12]
 8008182:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008184:	b29b      	uxth	r3, r3
 8008186:	2b00      	cmp	r3, #0
 8008188:	d10e      	bne.n	80081a8 <HAL_SPI_TransmitReceive+0x214>
 800818a:	68fb      	ldr	r3, [r7, #12]
 800818c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800818e:	2380      	movs	r3, #128	; 0x80
 8008190:	019b      	lsls	r3, r3, #6
 8008192:	429a      	cmp	r2, r3
 8008194:	d108      	bne.n	80081a8 <HAL_SPI_TransmitReceive+0x214>
          {
            SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8008196:	68fb      	ldr	r3, [r7, #12]
 8008198:	681b      	ldr	r3, [r3, #0]
 800819a:	68fa      	ldr	r2, [r7, #12]
 800819c:	6812      	ldr	r2, [r2, #0]
 800819e:	6812      	ldr	r2, [r2, #0]
 80081a0:	2180      	movs	r1, #128	; 0x80
 80081a2:	0149      	lsls	r1, r1, #5
 80081a4:	430a      	orrs	r2, r1
 80081a6:	601a      	str	r2, [r3, #0]
          }

          /* Wait until RXNE flag is set */
          if(SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout) != HAL_OK)
 80081a8:	6a3b      	ldr	r3, [r7, #32]
 80081aa:	68f8      	ldr	r0, [r7, #12]
 80081ac:	2200      	movs	r2, #0
 80081ae:	2101      	movs	r1, #1
 80081b0:	f000 fa10 	bl	80085d4 <SPI_WaitOnFlagUntilTimeout>
 80081b4:	1e03      	subs	r3, r0, #0
 80081b6:	d001      	beq.n	80081bc <HAL_SPI_TransmitReceive+0x228>
          { 
            return HAL_TIMEOUT;
 80081b8:	2303      	movs	r3, #3
 80081ba:	e15a      	b.n	8008472 <HAL_SPI_TransmitReceive+0x4de>
          }

          *((uint16_t*)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80081bc:	68fb      	ldr	r3, [r7, #12]
 80081be:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80081c0:	68fb      	ldr	r3, [r7, #12]
 80081c2:	681b      	ldr	r3, [r3, #0]
 80081c4:	68db      	ldr	r3, [r3, #12]
 80081c6:	b29b      	uxth	r3, r3
 80081c8:	8013      	strh	r3, [r2, #0]
          hspi->pRxBuffPtr+=2U;
 80081ca:	68fb      	ldr	r3, [r7, #12]
 80081cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80081ce:	1c9a      	adds	r2, r3, #2
 80081d0:	68fb      	ldr	r3, [r7, #12]
 80081d2:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->RxXferCount--;
 80081d4:	68fb      	ldr	r3, [r7, #12]
 80081d6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80081d8:	b29b      	uxth	r3, r3
 80081da:	3b01      	subs	r3, #1
 80081dc:	b29a      	uxth	r2, r3
 80081de:	68fb      	ldr	r3, [r7, #12]
 80081e0:	87da      	strh	r2, [r3, #62]	; 0x3e
        hspi->pRxBuffPtr+=2U;
        hspi->RxXferCount--;
      }
      else
      {
        while(hspi->TxXferCount > 0U)
 80081e2:	68fb      	ldr	r3, [r7, #12]
 80081e4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80081e6:	b29b      	uxth	r3, r3
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	d1ad      	bne.n	8008148 <HAL_SPI_TransmitReceive+0x1b4>
          *((uint16_t*)hspi->pRxBuffPtr) = hspi->Instance->DR;
          hspi->pRxBuffPtr+=2U;
          hspi->RxXferCount--;
        }
        /* Receive the last byte */
        if(hspi->Init.Mode == SPI_MODE_SLAVE)
 80081ec:	68fb      	ldr	r3, [r7, #12]
 80081ee:	685b      	ldr	r3, [r3, #4]
 80081f0:	2b00      	cmp	r3, #0
 80081f2:	d000      	beq.n	80081f6 <HAL_SPI_TransmitReceive+0x262>
 80081f4:	e0d9      	b.n	80083aa <HAL_SPI_TransmitReceive+0x416>
        {
          /* Wait until RXNE flag is set */
          if(SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout) != HAL_OK)
 80081f6:	6a3b      	ldr	r3, [r7, #32]
 80081f8:	68f8      	ldr	r0, [r7, #12]
 80081fa:	2200      	movs	r2, #0
 80081fc:	2101      	movs	r1, #1
 80081fe:	f000 f9e9 	bl	80085d4 <SPI_WaitOnFlagUntilTimeout>
 8008202:	1e03      	subs	r3, r0, #0
 8008204:	d001      	beq.n	800820a <HAL_SPI_TransmitReceive+0x276>
          {
            return HAL_TIMEOUT;
 8008206:	2303      	movs	r3, #3
 8008208:	e133      	b.n	8008472 <HAL_SPI_TransmitReceive+0x4de>
          }
          
          *((uint16_t*)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800820a:	68fb      	ldr	r3, [r7, #12]
 800820c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800820e:	68fb      	ldr	r3, [r7, #12]
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	68db      	ldr	r3, [r3, #12]
 8008214:	b29b      	uxth	r3, r3
 8008216:	8013      	strh	r3, [r2, #0]
          hspi->pRxBuffPtr+=2U;
 8008218:	68fb      	ldr	r3, [r7, #12]
 800821a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800821c:	1c9a      	adds	r2, r3, #2
 800821e:	68fb      	ldr	r3, [r7, #12]
 8008220:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->RxXferCount--;
 8008222:	68fb      	ldr	r3, [r7, #12]
 8008224:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008226:	b29b      	uxth	r3, r3
 8008228:	3b01      	subs	r3, #1
 800822a:	b29a      	uxth	r2, r3
 800822c:	68fb      	ldr	r3, [r7, #12]
 800822e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8008230:	e0bb      	b.n	80083aa <HAL_SPI_TransmitReceive+0x416>
      }
    }
    /* Transmit and Receive data in 8 Bit mode */
    else
    {
      if((hspi->Init.Mode == SPI_MODE_SLAVE) || ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->TxXferCount == 0x01U)))
 8008232:	68fb      	ldr	r3, [r7, #12]
 8008234:	685b      	ldr	r3, [r3, #4]
 8008236:	2b00      	cmp	r3, #0
 8008238:	d00a      	beq.n	8008250 <HAL_SPI_TransmitReceive+0x2bc>
 800823a:	68fb      	ldr	r3, [r7, #12]
 800823c:	685a      	ldr	r2, [r3, #4]
 800823e:	2382      	movs	r3, #130	; 0x82
 8008240:	005b      	lsls	r3, r3, #1
 8008242:	429a      	cmp	r2, r3
 8008244:	d114      	bne.n	8008270 <HAL_SPI_TransmitReceive+0x2dc>
 8008246:	68fb      	ldr	r3, [r7, #12]
 8008248:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800824a:	b29b      	uxth	r3, r3
 800824c:	2b01      	cmp	r3, #1
 800824e:	d10f      	bne.n	8008270 <HAL_SPI_TransmitReceive+0x2dc>
      {
        hspi->Instance->DR = (*hspi->pTxBuffPtr++);
 8008250:	68fb      	ldr	r3, [r7, #12]
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	68fa      	ldr	r2, [r7, #12]
 8008256:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8008258:	1c50      	adds	r0, r2, #1
 800825a:	68f9      	ldr	r1, [r7, #12]
 800825c:	6308      	str	r0, [r1, #48]	; 0x30
 800825e:	7812      	ldrb	r2, [r2, #0]
 8008260:	60da      	str	r2, [r3, #12]
        hspi->TxXferCount--;
 8008262:	68fb      	ldr	r3, [r7, #12]
 8008264:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008266:	b29b      	uxth	r3, r3
 8008268:	3b01      	subs	r3, #1
 800826a:	b29a      	uxth	r2, r3
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	86da      	strh	r2, [r3, #54]	; 0x36
      }
      if(hspi->TxXferCount == 0U)
 8008270:	68fb      	ldr	r3, [r7, #12]
 8008272:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008274:	b29b      	uxth	r3, r3
 8008276:	2b00      	cmp	r3, #0
 8008278:	d000      	beq.n	800827c <HAL_SPI_TransmitReceive+0x2e8>
 800827a:	e070      	b.n	800835e <HAL_SPI_TransmitReceive+0x3ca>
      {
        /* Enable CRC Transmission */
        if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800827c:	68fb      	ldr	r3, [r7, #12]
 800827e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008280:	2380      	movs	r3, #128	; 0x80
 8008282:	019b      	lsls	r3, r3, #6
 8008284:	429a      	cmp	r2, r3
 8008286:	d108      	bne.n	800829a <HAL_SPI_TransmitReceive+0x306>
        {
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8008288:	68fb      	ldr	r3, [r7, #12]
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	68fa      	ldr	r2, [r7, #12]
 800828e:	6812      	ldr	r2, [r2, #0]
 8008290:	6812      	ldr	r2, [r2, #0]
 8008292:	2180      	movs	r1, #128	; 0x80
 8008294:	0149      	lsls	r1, r1, #5
 8008296:	430a      	orrs	r2, r1
 8008298:	601a      	str	r2, [r3, #0]
        }

        /* Wait until RXNE flag is set */
        if(SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout) != HAL_OK)
 800829a:	6a3b      	ldr	r3, [r7, #32]
 800829c:	68f8      	ldr	r0, [r7, #12]
 800829e:	2200      	movs	r2, #0
 80082a0:	2101      	movs	r1, #1
 80082a2:	f000 f997 	bl	80085d4 <SPI_WaitOnFlagUntilTimeout>
 80082a6:	1e03      	subs	r3, r0, #0
 80082a8:	d001      	beq.n	80082ae <HAL_SPI_TransmitReceive+0x31a>
        {
          return HAL_TIMEOUT;
 80082aa:	2303      	movs	r3, #3
 80082ac:	e0e1      	b.n	8008472 <HAL_SPI_TransmitReceive+0x4de>
        }

        (*hspi->pRxBuffPtr) = hspi->Instance->DR;
 80082ae:	68fb      	ldr	r3, [r7, #12]
 80082b0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80082b2:	68fb      	ldr	r3, [r7, #12]
 80082b4:	681b      	ldr	r3, [r3, #0]
 80082b6:	68db      	ldr	r3, [r3, #12]
 80082b8:	b2db      	uxtb	r3, r3
 80082ba:	7013      	strb	r3, [r2, #0]
        hspi->RxXferCount--;
 80082bc:	68fb      	ldr	r3, [r7, #12]
 80082be:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80082c0:	b29b      	uxth	r3, r3
 80082c2:	3b01      	subs	r3, #1
 80082c4:	b29a      	uxth	r2, r3
 80082c6:	68fb      	ldr	r3, [r7, #12]
 80082c8:	87da      	strh	r2, [r3, #62]	; 0x3e
 80082ca:	e06e      	b.n	80083aa <HAL_SPI_TransmitReceive+0x416>
      else
      {
        while(hspi->TxXferCount > 0U)
        {
          /* Wait until TXE flag is set to send data */
          if(SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_TXE, RESET, Timeout) != HAL_OK)
 80082cc:	6a3b      	ldr	r3, [r7, #32]
 80082ce:	68f8      	ldr	r0, [r7, #12]
 80082d0:	2200      	movs	r2, #0
 80082d2:	2102      	movs	r1, #2
 80082d4:	f000 f97e 	bl	80085d4 <SPI_WaitOnFlagUntilTimeout>
 80082d8:	1e03      	subs	r3, r0, #0
 80082da:	d001      	beq.n	80082e0 <HAL_SPI_TransmitReceive+0x34c>
          {
            return HAL_TIMEOUT;
 80082dc:	2303      	movs	r3, #3
 80082de:	e0c8      	b.n	8008472 <HAL_SPI_TransmitReceive+0x4de>
          }

          hspi->Instance->DR = (*hspi->pTxBuffPtr++);
 80082e0:	68fb      	ldr	r3, [r7, #12]
 80082e2:	681b      	ldr	r3, [r3, #0]
 80082e4:	68fa      	ldr	r2, [r7, #12]
 80082e6:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80082e8:	1c50      	adds	r0, r2, #1
 80082ea:	68f9      	ldr	r1, [r7, #12]
 80082ec:	6308      	str	r0, [r1, #48]	; 0x30
 80082ee:	7812      	ldrb	r2, [r2, #0]
 80082f0:	60da      	str	r2, [r3, #12]
          hspi->TxXferCount--;
 80082f2:	68fb      	ldr	r3, [r7, #12]
 80082f4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80082f6:	b29b      	uxth	r3, r3
 80082f8:	3b01      	subs	r3, #1
 80082fa:	b29a      	uxth	r2, r3
 80082fc:	68fb      	ldr	r3, [r7, #12]
 80082fe:	86da      	strh	r2, [r3, #54]	; 0x36

          /* Enable CRC Transmission */
          if((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 8008300:	68fb      	ldr	r3, [r7, #12]
 8008302:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008304:	b29b      	uxth	r3, r3
 8008306:	2b00      	cmp	r3, #0
 8008308:	d10e      	bne.n	8008328 <HAL_SPI_TransmitReceive+0x394>
 800830a:	68fb      	ldr	r3, [r7, #12]
 800830c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800830e:	2380      	movs	r3, #128	; 0x80
 8008310:	019b      	lsls	r3, r3, #6
 8008312:	429a      	cmp	r2, r3
 8008314:	d108      	bne.n	8008328 <HAL_SPI_TransmitReceive+0x394>
          {
            SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8008316:	68fb      	ldr	r3, [r7, #12]
 8008318:	681b      	ldr	r3, [r3, #0]
 800831a:	68fa      	ldr	r2, [r7, #12]
 800831c:	6812      	ldr	r2, [r2, #0]
 800831e:	6812      	ldr	r2, [r2, #0]
 8008320:	2180      	movs	r1, #128	; 0x80
 8008322:	0149      	lsls	r1, r1, #5
 8008324:	430a      	orrs	r2, r1
 8008326:	601a      	str	r2, [r3, #0]
          }

          /* Wait until RXNE flag is set */
          if(SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout) != HAL_OK)
 8008328:	6a3b      	ldr	r3, [r7, #32]
 800832a:	68f8      	ldr	r0, [r7, #12]
 800832c:	2200      	movs	r2, #0
 800832e:	2101      	movs	r1, #1
 8008330:	f000 f950 	bl	80085d4 <SPI_WaitOnFlagUntilTimeout>
 8008334:	1e03      	subs	r3, r0, #0
 8008336:	d001      	beq.n	800833c <HAL_SPI_TransmitReceive+0x3a8>
          {
            return HAL_TIMEOUT;
 8008338:	2303      	movs	r3, #3
 800833a:	e09a      	b.n	8008472 <HAL_SPI_TransmitReceive+0x4de>
          }

          (*hspi->pRxBuffPtr++) = hspi->Instance->DR;
 800833c:	68fb      	ldr	r3, [r7, #12]
 800833e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008340:	1c59      	adds	r1, r3, #1
 8008342:	68fa      	ldr	r2, [r7, #12]
 8008344:	6391      	str	r1, [r2, #56]	; 0x38
 8008346:	68fa      	ldr	r2, [r7, #12]
 8008348:	6812      	ldr	r2, [r2, #0]
 800834a:	68d2      	ldr	r2, [r2, #12]
 800834c:	b2d2      	uxtb	r2, r2
 800834e:	701a      	strb	r2, [r3, #0]
          hspi->RxXferCount--;
 8008350:	68fb      	ldr	r3, [r7, #12]
 8008352:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008354:	b29b      	uxth	r3, r3
 8008356:	3b01      	subs	r3, #1
 8008358:	b29a      	uxth	r2, r3
 800835a:	68fb      	ldr	r3, [r7, #12]
 800835c:	87da      	strh	r2, [r3, #62]	; 0x3e
        (*hspi->pRxBuffPtr) = hspi->Instance->DR;
        hspi->RxXferCount--;
      }
      else
      {
        while(hspi->TxXferCount > 0U)
 800835e:	68fb      	ldr	r3, [r7, #12]
 8008360:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008362:	b29b      	uxth	r3, r3
 8008364:	2b00      	cmp	r3, #0
 8008366:	d1b1      	bne.n	80082cc <HAL_SPI_TransmitReceive+0x338>
          }

          (*hspi->pRxBuffPtr++) = hspi->Instance->DR;
          hspi->RxXferCount--;
        }
        if(hspi->Init.Mode == SPI_MODE_SLAVE)
 8008368:	68fb      	ldr	r3, [r7, #12]
 800836a:	685b      	ldr	r3, [r3, #4]
 800836c:	2b00      	cmp	r3, #0
 800836e:	d11c      	bne.n	80083aa <HAL_SPI_TransmitReceive+0x416>
        {
          /* Wait until RXNE flag is set */
          if(SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout) != HAL_OK)
 8008370:	6a3b      	ldr	r3, [r7, #32]
 8008372:	68f8      	ldr	r0, [r7, #12]
 8008374:	2200      	movs	r2, #0
 8008376:	2101      	movs	r1, #1
 8008378:	f000 f92c 	bl	80085d4 <SPI_WaitOnFlagUntilTimeout>
 800837c:	1e03      	subs	r3, r0, #0
 800837e:	d003      	beq.n	8008388 <HAL_SPI_TransmitReceive+0x3f4>
          {
            return HAL_TIMEOUT;
 8008380:	2303      	movs	r3, #3
 8008382:	e076      	b.n	8008472 <HAL_SPI_TransmitReceive+0x4de>
 8008384:	ffffdfff 	.word	0xffffdfff
          }
          
          (*hspi->pRxBuffPtr++) = hspi->Instance->DR;
 8008388:	68fb      	ldr	r3, [r7, #12]
 800838a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800838c:	1c59      	adds	r1, r3, #1
 800838e:	68fa      	ldr	r2, [r7, #12]
 8008390:	6391      	str	r1, [r2, #56]	; 0x38
 8008392:	68fa      	ldr	r2, [r7, #12]
 8008394:	6812      	ldr	r2, [r2, #0]
 8008396:	68d2      	ldr	r2, [r2, #12]
 8008398:	b2d2      	uxtb	r2, r2
 800839a:	701a      	strb	r2, [r3, #0]
          hspi->RxXferCount--;
 800839c:	68fb      	ldr	r3, [r7, #12]
 800839e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80083a0:	b29b      	uxth	r3, r3
 80083a2:	3b01      	subs	r3, #1
 80083a4:	b29a      	uxth	r2, r3
 80083a6:	68fb      	ldr	r3, [r7, #12]
 80083a8:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
      }
    }

    /* Read CRC from DR to close CRC calculation process */
    if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80083aa:	68fb      	ldr	r3, [r7, #12]
 80083ac:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80083ae:	2380      	movs	r3, #128	; 0x80
 80083b0:	019b      	lsls	r3, r3, #6
 80083b2:	429a      	cmp	r2, r3
 80083b4:	d119      	bne.n	80083ea <HAL_SPI_TransmitReceive+0x456>
    {
      /* Wait until RXNE flag is set */
      if(SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout) != HAL_OK)
 80083b6:	6a3b      	ldr	r3, [r7, #32]
 80083b8:	68f8      	ldr	r0, [r7, #12]
 80083ba:	2200      	movs	r2, #0
 80083bc:	2101      	movs	r1, #1
 80083be:	f000 f909 	bl	80085d4 <SPI_WaitOnFlagUntilTimeout>
 80083c2:	1e03      	subs	r3, r0, #0
 80083c4:	d007      	beq.n	80083d6 <HAL_SPI_TransmitReceive+0x442>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 80083c6:	68fb      	ldr	r3, [r7, #12]
 80083c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80083ca:	2202      	movs	r2, #2
 80083cc:	431a      	orrs	r2, r3
 80083ce:	68fb      	ldr	r3, [r7, #12]
 80083d0:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80083d2:	2303      	movs	r3, #3
 80083d4:	e04d      	b.n	8008472 <HAL_SPI_TransmitReceive+0x4de>
      }
      /* Read CRC */
      tmpreg = hspi->Instance->DR;
 80083d6:	68fb      	ldr	r3, [r7, #12]
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	68db      	ldr	r3, [r3, #12]
 80083dc:	b29a      	uxth	r2, r3
 80083de:	2316      	movs	r3, #22
 80083e0:	18fb      	adds	r3, r7, r3
 80083e2:	801a      	strh	r2, [r3, #0]
      UNUSED(tmpreg);		/* avoid warning on tmpreg affectation with stupid compiler */
 80083e4:	2316      	movs	r3, #22
 80083e6:	18fb      	adds	r3, r7, r3
 80083e8:	881b      	ldrh	r3, [r3, #0]
    }

    /* Wait until Busy flag is reset before disabling SPI */
    if(SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_BSY, SET, Timeout) != HAL_OK)
 80083ea:	6a3b      	ldr	r3, [r7, #32]
 80083ec:	68f8      	ldr	r0, [r7, #12]
 80083ee:	2201      	movs	r2, #1
 80083f0:	2180      	movs	r1, #128	; 0x80
 80083f2:	f000 f8ef 	bl	80085d4 <SPI_WaitOnFlagUntilTimeout>
 80083f6:	1e03      	subs	r3, r0, #0
 80083f8:	d007      	beq.n	800840a <HAL_SPI_TransmitReceive+0x476>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80083fa:	68fb      	ldr	r3, [r7, #12]
 80083fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80083fe:	2220      	movs	r2, #32
 8008400:	431a      	orrs	r2, r3
 8008402:	68fb      	ldr	r3, [r7, #12]
 8008404:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8008406:	2303      	movs	r3, #3
 8008408:	e033      	b.n	8008472 <HAL_SPI_TransmitReceive+0x4de>
    }
    
    hspi->State = HAL_SPI_STATE_READY;
 800840a:	68fb      	ldr	r3, [r7, #12]
 800840c:	2251      	movs	r2, #81	; 0x51
 800840e:	2101      	movs	r1, #1
 8008410:	5499      	strb	r1, [r3, r2]

    /* Check if CRC error occurred */
    if((hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR) != RESET))
 8008412:	68fb      	ldr	r3, [r7, #12]
 8008414:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008416:	2380      	movs	r3, #128	; 0x80
 8008418:	019b      	lsls	r3, r3, #6
 800841a:	429a      	cmp	r2, r3
 800841c:	d122      	bne.n	8008464 <HAL_SPI_TransmitReceive+0x4d0>
 800841e:	68fb      	ldr	r3, [r7, #12]
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	689b      	ldr	r3, [r3, #8]
 8008424:	2210      	movs	r2, #16
 8008426:	4013      	ands	r3, r2
 8008428:	d01c      	beq.n	8008464 <HAL_SPI_TransmitReceive+0x4d0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 800842a:	68fb      	ldr	r3, [r7, #12]
 800842c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800842e:	2202      	movs	r2, #2
 8008430:	431a      	orrs	r2, r3
 8008432:	68fb      	ldr	r3, [r7, #12]
 8008434:	655a      	str	r2, [r3, #84]	; 0x54

      SPI_RESET_CRC(hspi);
 8008436:	68fb      	ldr	r3, [r7, #12]
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	68fa      	ldr	r2, [r7, #12]
 800843c:	6812      	ldr	r2, [r2, #0]
 800843e:	6812      	ldr	r2, [r2, #0]
 8008440:	490e      	ldr	r1, [pc, #56]	; (800847c <HAL_SPI_TransmitReceive+0x4e8>)
 8008442:	400a      	ands	r2, r1
 8008444:	601a      	str	r2, [r3, #0]
 8008446:	68fb      	ldr	r3, [r7, #12]
 8008448:	681b      	ldr	r3, [r3, #0]
 800844a:	68fa      	ldr	r2, [r7, #12]
 800844c:	6812      	ldr	r2, [r2, #0]
 800844e:	6812      	ldr	r2, [r2, #0]
 8008450:	2180      	movs	r1, #128	; 0x80
 8008452:	0189      	lsls	r1, r1, #6
 8008454:	430a      	orrs	r2, r1
 8008456:	601a      	str	r2, [r3, #0]

      /* Process Unlocked */
      __HAL_UNLOCK(hspi);
 8008458:	68fb      	ldr	r3, [r7, #12]
 800845a:	2250      	movs	r2, #80	; 0x50
 800845c:	2100      	movs	r1, #0
 800845e:	5499      	strb	r1, [r3, r2]
      
      return HAL_ERROR; 
 8008460:	2301      	movs	r3, #1
 8008462:	e006      	b.n	8008472 <HAL_SPI_TransmitReceive+0x4de>
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8008464:	68fb      	ldr	r3, [r7, #12]
 8008466:	2250      	movs	r2, #80	; 0x50
 8008468:	2100      	movs	r1, #0
 800846a:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800846c:	2300      	movs	r3, #0
 800846e:	e000      	b.n	8008472 <HAL_SPI_TransmitReceive+0x4de>
  }
  else
  {
    return HAL_BUSY;
 8008470:	2302      	movs	r3, #2
  }
}
 8008472:	0018      	movs	r0, r3
 8008474:	46bd      	mov	sp, r7
 8008476:	b006      	add	sp, #24
 8008478:	bd80      	pop	{r7, pc}
 800847a:	46c0      	nop			; (mov r8, r8)
 800847c:	ffffdfff 	.word	0xffffdfff

08008480 <HAL_SPI_IRQHandler>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *                the configuration information for SPI module.
  * @retval HAL status
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8008480:	b580      	push	{r7, lr}
 8008482:	b086      	sub	sp, #24
 8008484:	af00      	add	r7, sp, #0
 8008486:	6078      	str	r0, [r7, #4]
  /* SPI in mode Receiver and Overrun not occurred ---------------------------*/
  if((__HAL_SPI_GET_IT_SOURCE(hspi, SPI_IT_RXNE) != RESET) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE) != RESET) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_OVR) == RESET))
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	685b      	ldr	r3, [r3, #4]
 800848e:	2240      	movs	r2, #64	; 0x40
 8008490:	4013      	ands	r3, r2
 8008492:	d011      	beq.n	80084b8 <HAL_SPI_IRQHandler+0x38>
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	681b      	ldr	r3, [r3, #0]
 8008498:	689b      	ldr	r3, [r3, #8]
 800849a:	2201      	movs	r2, #1
 800849c:	4013      	ands	r3, r2
 800849e:	d00b      	beq.n	80084b8 <HAL_SPI_IRQHandler+0x38>
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	689b      	ldr	r3, [r3, #8]
 80084a6:	2240      	movs	r2, #64	; 0x40
 80084a8:	4013      	ands	r3, r2
 80084aa:	d105      	bne.n	80084b8 <HAL_SPI_IRQHandler+0x38>
  {
    hspi->RxISR(hspi);
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80084b0:	687a      	ldr	r2, [r7, #4]
 80084b2:	0010      	movs	r0, r2
 80084b4:	4798      	blx	r3
    return;
 80084b6:	e082      	b.n	80085be <HAL_SPI_IRQHandler+0x13e>
  }

  /* SPI in mode Tramitter ---------------------------------------------------*/
  if((__HAL_SPI_GET_IT_SOURCE(hspi, SPI_IT_TXE) != RESET) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE) != RESET))
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	685b      	ldr	r3, [r3, #4]
 80084be:	2280      	movs	r2, #128	; 0x80
 80084c0:	4013      	ands	r3, r2
 80084c2:	d00b      	beq.n	80084dc <HAL_SPI_IRQHandler+0x5c>
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	689b      	ldr	r3, [r3, #8]
 80084ca:	2202      	movs	r2, #2
 80084cc:	4013      	ands	r3, r2
 80084ce:	d005      	beq.n	80084dc <HAL_SPI_IRQHandler+0x5c>
  {
    hspi->TxISR(hspi);
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80084d4:	687a      	ldr	r2, [r7, #4]
 80084d6:	0010      	movs	r0, r2
 80084d8:	4798      	blx	r3
    return;
 80084da:	e070      	b.n	80085be <HAL_SPI_IRQHandler+0x13e>
  }

  if(__HAL_SPI_GET_IT_SOURCE(hspi, SPI_IT_ERR) != RESET)
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	681b      	ldr	r3, [r3, #0]
 80084e0:	685b      	ldr	r3, [r3, #4]
 80084e2:	2220      	movs	r2, #32
 80084e4:	4013      	ands	r3, r2
 80084e6:	d06a      	beq.n	80085be <HAL_SPI_IRQHandler+0x13e>
  {
    /* SPI CRC error interrupt occurred ---------------------------------------*/
    if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR) != RESET)
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	689b      	ldr	r3, [r3, #8]
 80084ee:	2210      	movs	r2, #16
 80084f0:	4013      	ands	r3, r2
 80084f2:	d00a      	beq.n	800850a <HAL_SPI_IRQHandler+0x8a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80084f8:	2202      	movs	r2, #2
 80084fa:	431a      	orrs	r2, r3
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	681b      	ldr	r3, [r3, #0]
 8008504:	2211      	movs	r2, #17
 8008506:	4252      	negs	r2, r2
 8008508:	609a      	str	r2, [r3, #8]
    }
    /* SPI Mode Fault error interrupt occurred --------------------------------*/
    if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_MODF) != RESET)
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	681b      	ldr	r3, [r3, #0]
 800850e:	689b      	ldr	r3, [r3, #8]
 8008510:	2220      	movs	r2, #32
 8008512:	4013      	ands	r3, r2
 8008514:	d012      	beq.n	800853c <HAL_SPI_IRQHandler+0xbc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800851a:	2201      	movs	r2, #1
 800851c:	431a      	orrs	r2, r3
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	681b      	ldr	r3, [r3, #0]
 8008526:	689b      	ldr	r3, [r3, #8]
 8008528:	617b      	str	r3, [r7, #20]
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	681b      	ldr	r3, [r3, #0]
 800852e:	687a      	ldr	r2, [r7, #4]
 8008530:	6812      	ldr	r2, [r2, #0]
 8008532:	6812      	ldr	r2, [r2, #0]
 8008534:	2140      	movs	r1, #64	; 0x40
 8008536:	438a      	bics	r2, r1
 8008538:	601a      	str	r2, [r3, #0]
 800853a:	697b      	ldr	r3, [r7, #20]
    }
    
    /* SPI Overrun error interrupt occurred -----------------------------------*/
    if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_OVR) != RESET)
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	681b      	ldr	r3, [r3, #0]
 8008540:	689b      	ldr	r3, [r3, #8]
 8008542:	2240      	movs	r2, #64	; 0x40
 8008544:	4013      	ands	r3, r2
 8008546:	d014      	beq.n	8008572 <HAL_SPI_IRQHandler+0xf2>
    {
      if(hspi->State != HAL_SPI_STATE_BUSY_TX)
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	2251      	movs	r2, #81	; 0x51
 800854c:	5c9b      	ldrb	r3, [r3, r2]
 800854e:	b2db      	uxtb	r3, r3
 8008550:	2b12      	cmp	r3, #18
 8008552:	d00e      	beq.n	8008572 <HAL_SPI_IRQHandler+0xf2>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008558:	2204      	movs	r2, #4
 800855a:	431a      	orrs	r2, r3
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);      
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	681b      	ldr	r3, [r3, #0]
 8008564:	68db      	ldr	r3, [r3, #12]
 8008566:	613b      	str	r3, [r7, #16]
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	689b      	ldr	r3, [r3, #8]
 800856e:	613b      	str	r3, [r7, #16]
 8008570:	693b      	ldr	r3, [r7, #16]
      }
    }

    /* SPI Frame error interrupt occurred -------------------------------------*/
    if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_FRE) != RESET)
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	681b      	ldr	r3, [r3, #0]
 8008576:	689a      	ldr	r2, [r3, #8]
 8008578:	2380      	movs	r3, #128	; 0x80
 800857a:	005b      	lsls	r3, r3, #1
 800857c:	4013      	ands	r3, r2
 800857e:	d00a      	beq.n	8008596 <HAL_SPI_IRQHandler+0x116>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008584:	2208      	movs	r2, #8
 8008586:	431a      	orrs	r2, r3
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	681b      	ldr	r3, [r3, #0]
 8008590:	689b      	ldr	r3, [r3, #8]
 8008592:	60fb      	str	r3, [r7, #12]
 8008594:	68fb      	ldr	r3, [r7, #12]
    }

    /* Call the Error call Back in case of Errors */
    if(hspi->ErrorCode!=HAL_SPI_ERROR_NONE)
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800859a:	2b00      	cmp	r3, #0
 800859c:	d00f      	beq.n	80085be <HAL_SPI_IRQHandler+0x13e>
    {
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	681b      	ldr	r3, [r3, #0]
 80085a2:	687a      	ldr	r2, [r7, #4]
 80085a4:	6812      	ldr	r2, [r2, #0]
 80085a6:	6852      	ldr	r2, [r2, #4]
 80085a8:	21e0      	movs	r1, #224	; 0xe0
 80085aa:	438a      	bics	r2, r1
 80085ac:	605a      	str	r2, [r3, #4]
      hspi->State = HAL_SPI_STATE_READY;
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	2251      	movs	r2, #81	; 0x51
 80085b2:	2101      	movs	r1, #1
 80085b4:	5499      	strb	r1, [r3, r2]
      HAL_SPI_ErrorCallback(hspi);
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	0018      	movs	r0, r3
 80085ba:	f000 f803 	bl	80085c4 <HAL_SPI_ErrorCallback>
    }
  }
}
 80085be:	46bd      	mov	sp, r7
 80085c0:	b006      	add	sp, #24
 80085c2:	bd80      	pop	{r7, pc}

080085c4 <HAL_SPI_ErrorCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *                the configuration information for SPI module.
  * @retval None
  */
 __weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80085c4:	b580      	push	{r7, lr}
 80085c6:	b082      	sub	sp, #8
 80085c8:	af00      	add	r7, sp, #0
 80085ca:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function Should not be modified, when the callback is needed,
            the HAL_SPI_ErrorCallback() could be implenetd in the user file.
            - The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred.
   */
}
 80085cc:	46c0      	nop			; (mov r8, r8)
 80085ce:	46bd      	mov	sp, r7
 80085d0:	b002      	add	sp, #8
 80085d2:	bd80      	pop	{r7, pc}

080085d4 <SPI_WaitOnFlagUntilTimeout>:
  * @param  Status: Flag status to check: RESET or set
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status, uint32_t Timeout)  
{
 80085d4:	b580      	push	{r7, lr}
 80085d6:	b086      	sub	sp, #24
 80085d8:	af00      	add	r7, sp, #0
 80085da:	60f8      	str	r0, [r7, #12]
 80085dc:	60b9      	str	r1, [r7, #8]
 80085de:	603b      	str	r3, [r7, #0]
 80085e0:	1dfb      	adds	r3, r7, #7
 80085e2:	701a      	strb	r2, [r3, #0]
  uint32_t tickstart = 0U;
 80085e4:	2300      	movs	r3, #0
 80085e6:	617b      	str	r3, [r7, #20]

  /* Get tick */ 
  tickstart = HAL_GetTick();
 80085e8:	f7fc fb58 	bl	8004c9c <HAL_GetTick>
 80085ec:	0003      	movs	r3, r0
 80085ee:	617b      	str	r3, [r7, #20]

  /* Wait until flag is set */
  if(Status == RESET)
 80085f0:	1dfb      	adds	r3, r7, #7
 80085f2:	781b      	ldrb	r3, [r3, #0]
 80085f4:	2b00      	cmp	r3, #0
 80085f6:	d000      	beq.n	80085fa <SPI_WaitOnFlagUntilTimeout+0x26>
 80085f8:	e087      	b.n	800870a <SPI_WaitOnFlagUntilTimeout+0x136>
  {
    while(__HAL_SPI_GET_FLAG(hspi, Flag) == RESET)
 80085fa:	e03e      	b.n	800867a <SPI_WaitOnFlagUntilTimeout+0xa6>
    {
      if(Timeout != HAL_MAX_DELAY)
 80085fc:	683b      	ldr	r3, [r7, #0]
 80085fe:	3301      	adds	r3, #1
 8008600:	d03b      	beq.n	800867a <SPI_WaitOnFlagUntilTimeout+0xa6>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8008602:	683b      	ldr	r3, [r7, #0]
 8008604:	2b00      	cmp	r3, #0
 8008606:	d007      	beq.n	8008618 <SPI_WaitOnFlagUntilTimeout+0x44>
 8008608:	f7fc fb48 	bl	8004c9c <HAL_GetTick>
 800860c:	0002      	movs	r2, r0
 800860e:	697b      	ldr	r3, [r7, #20]
 8008610:	1ad2      	subs	r2, r2, r3
 8008612:	683b      	ldr	r3, [r7, #0]
 8008614:	429a      	cmp	r2, r3
 8008616:	d930      	bls.n	800867a <SPI_WaitOnFlagUntilTimeout+0xa6>
          /* Disable the SPI and reset the CRC: the CRC value should be cleared
             on both master and slave sides in order to resynchronize the master
             and slave for their respective CRC calculation */

          /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
          __HAL_SPI_DISABLE_IT(hspi, (uint32_t)(SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008618:	68fb      	ldr	r3, [r7, #12]
 800861a:	681b      	ldr	r3, [r3, #0]
 800861c:	68fa      	ldr	r2, [r7, #12]
 800861e:	6812      	ldr	r2, [r2, #0]
 8008620:	6852      	ldr	r2, [r2, #4]
 8008622:	21e0      	movs	r1, #224	; 0xe0
 8008624:	438a      	bics	r2, r1
 8008626:	605a      	str	r2, [r3, #4]

          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008628:	68fb      	ldr	r3, [r7, #12]
 800862a:	681b      	ldr	r3, [r3, #0]
 800862c:	68fa      	ldr	r2, [r7, #12]
 800862e:	6812      	ldr	r2, [r2, #0]
 8008630:	6812      	ldr	r2, [r2, #0]
 8008632:	2140      	movs	r1, #64	; 0x40
 8008634:	438a      	bics	r2, r1
 8008636:	601a      	str	r2, [r3, #0]

          /* Reset CRC Calculation */
          if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008638:	68fb      	ldr	r3, [r7, #12]
 800863a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800863c:	2380      	movs	r3, #128	; 0x80
 800863e:	019b      	lsls	r3, r3, #6
 8008640:	429a      	cmp	r2, r3
 8008642:	d110      	bne.n	8008666 <SPI_WaitOnFlagUntilTimeout+0x92>
          {
            SPI_RESET_CRC(hspi);
 8008644:	68fb      	ldr	r3, [r7, #12]
 8008646:	681b      	ldr	r3, [r3, #0]
 8008648:	68fa      	ldr	r2, [r7, #12]
 800864a:	6812      	ldr	r2, [r2, #0]
 800864c:	6812      	ldr	r2, [r2, #0]
 800864e:	4935      	ldr	r1, [pc, #212]	; (8008724 <SPI_WaitOnFlagUntilTimeout+0x150>)
 8008650:	400a      	ands	r2, r1
 8008652:	601a      	str	r2, [r3, #0]
 8008654:	68fb      	ldr	r3, [r7, #12]
 8008656:	681b      	ldr	r3, [r3, #0]
 8008658:	68fa      	ldr	r2, [r7, #12]
 800865a:	6812      	ldr	r2, [r2, #0]
 800865c:	6812      	ldr	r2, [r2, #0]
 800865e:	2180      	movs	r1, #128	; 0x80
 8008660:	0189      	lsls	r1, r1, #6
 8008662:	430a      	orrs	r2, r1
 8008664:	601a      	str	r2, [r3, #0]
          }

          hspi->State= HAL_SPI_STATE_READY;
 8008666:	68fb      	ldr	r3, [r7, #12]
 8008668:	2251      	movs	r2, #81	; 0x51
 800866a:	2101      	movs	r1, #1
 800866c:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hspi);
 800866e:	68fb      	ldr	r3, [r7, #12]
 8008670:	2250      	movs	r2, #80	; 0x50
 8008672:	2100      	movs	r1, #0
 8008674:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8008676:	2303      	movs	r3, #3
 8008678:	e050      	b.n	800871c <SPI_WaitOnFlagUntilTimeout+0x148>
  tickstart = HAL_GetTick();

  /* Wait until flag is set */
  if(Status == RESET)
  {
    while(__HAL_SPI_GET_FLAG(hspi, Flag) == RESET)
 800867a:	68fb      	ldr	r3, [r7, #12]
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	689b      	ldr	r3, [r3, #8]
 8008680:	68ba      	ldr	r2, [r7, #8]
 8008682:	401a      	ands	r2, r3
 8008684:	68bb      	ldr	r3, [r7, #8]
 8008686:	429a      	cmp	r2, r3
 8008688:	d1b8      	bne.n	80085fc <SPI_WaitOnFlagUntilTimeout+0x28>
 800868a:	e046      	b.n	800871a <SPI_WaitOnFlagUntilTimeout+0x146>
  }
  else
  {
    while(__HAL_SPI_GET_FLAG(hspi, Flag) != RESET)
    {
      if(Timeout != HAL_MAX_DELAY)
 800868c:	683b      	ldr	r3, [r7, #0]
 800868e:	3301      	adds	r3, #1
 8008690:	d03b      	beq.n	800870a <SPI_WaitOnFlagUntilTimeout+0x136>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8008692:	683b      	ldr	r3, [r7, #0]
 8008694:	2b00      	cmp	r3, #0
 8008696:	d007      	beq.n	80086a8 <SPI_WaitOnFlagUntilTimeout+0xd4>
 8008698:	f7fc fb00 	bl	8004c9c <HAL_GetTick>
 800869c:	0002      	movs	r2, r0
 800869e:	697b      	ldr	r3, [r7, #20]
 80086a0:	1ad2      	subs	r2, r2, r3
 80086a2:	683b      	ldr	r3, [r7, #0]
 80086a4:	429a      	cmp	r2, r3
 80086a6:	d930      	bls.n	800870a <SPI_WaitOnFlagUntilTimeout+0x136>
          /* Disable the SPI and reset the CRC: the CRC value should be cleared
             on both master and slave sides in order to resynchronize the master
             and slave for their respective CRC calculation */

          /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
          __HAL_SPI_DISABLE_IT(hspi, (uint32_t)(SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80086a8:	68fb      	ldr	r3, [r7, #12]
 80086aa:	681b      	ldr	r3, [r3, #0]
 80086ac:	68fa      	ldr	r2, [r7, #12]
 80086ae:	6812      	ldr	r2, [r2, #0]
 80086b0:	6852      	ldr	r2, [r2, #4]
 80086b2:	21e0      	movs	r1, #224	; 0xe0
 80086b4:	438a      	bics	r2, r1
 80086b6:	605a      	str	r2, [r3, #4]

          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80086b8:	68fb      	ldr	r3, [r7, #12]
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	68fa      	ldr	r2, [r7, #12]
 80086be:	6812      	ldr	r2, [r2, #0]
 80086c0:	6812      	ldr	r2, [r2, #0]
 80086c2:	2140      	movs	r1, #64	; 0x40
 80086c4:	438a      	bics	r2, r1
 80086c6:	601a      	str	r2, [r3, #0]

          /* Reset CRC Calculation */
          if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80086c8:	68fb      	ldr	r3, [r7, #12]
 80086ca:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80086cc:	2380      	movs	r3, #128	; 0x80
 80086ce:	019b      	lsls	r3, r3, #6
 80086d0:	429a      	cmp	r2, r3
 80086d2:	d110      	bne.n	80086f6 <SPI_WaitOnFlagUntilTimeout+0x122>
          {
            SPI_RESET_CRC(hspi);
 80086d4:	68fb      	ldr	r3, [r7, #12]
 80086d6:	681b      	ldr	r3, [r3, #0]
 80086d8:	68fa      	ldr	r2, [r7, #12]
 80086da:	6812      	ldr	r2, [r2, #0]
 80086dc:	6812      	ldr	r2, [r2, #0]
 80086de:	4911      	ldr	r1, [pc, #68]	; (8008724 <SPI_WaitOnFlagUntilTimeout+0x150>)
 80086e0:	400a      	ands	r2, r1
 80086e2:	601a      	str	r2, [r3, #0]
 80086e4:	68fb      	ldr	r3, [r7, #12]
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	68fa      	ldr	r2, [r7, #12]
 80086ea:	6812      	ldr	r2, [r2, #0]
 80086ec:	6812      	ldr	r2, [r2, #0]
 80086ee:	2180      	movs	r1, #128	; 0x80
 80086f0:	0189      	lsls	r1, r1, #6
 80086f2:	430a      	orrs	r2, r1
 80086f4:	601a      	str	r2, [r3, #0]
          }

          hspi->State= HAL_SPI_STATE_READY;
 80086f6:	68fb      	ldr	r3, [r7, #12]
 80086f8:	2251      	movs	r2, #81	; 0x51
 80086fa:	2101      	movs	r1, #1
 80086fc:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hspi);
 80086fe:	68fb      	ldr	r3, [r7, #12]
 8008700:	2250      	movs	r2, #80	; 0x50
 8008702:	2100      	movs	r1, #0
 8008704:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8008706:	2303      	movs	r3, #3
 8008708:	e008      	b.n	800871c <SPI_WaitOnFlagUntilTimeout+0x148>
      }
    }
  }
  else
  {
    while(__HAL_SPI_GET_FLAG(hspi, Flag) != RESET)
 800870a:	68fb      	ldr	r3, [r7, #12]
 800870c:	681b      	ldr	r3, [r3, #0]
 800870e:	689b      	ldr	r3, [r3, #8]
 8008710:	68ba      	ldr	r2, [r7, #8]
 8008712:	401a      	ands	r2, r3
 8008714:	68bb      	ldr	r3, [r7, #8]
 8008716:	429a      	cmp	r2, r3
 8008718:	d0b8      	beq.n	800868c <SPI_WaitOnFlagUntilTimeout+0xb8>
          return HAL_TIMEOUT;
        }
      }
    }
  }
  return HAL_OK;
 800871a:	2300      	movs	r3, #0
}
 800871c:	0018      	movs	r0, r3
 800871e:	46bd      	mov	sp, r7
 8008720:	b006      	add	sp, #24
 8008722:	bd80      	pop	{r7, pc}
 8008724:	ffffdfff 	.word	0xffffdfff

08008728 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart: UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008728:	b580      	push	{r7, lr}
 800872a:	b082      	sub	sp, #8
 800872c:	af00      	add	r7, sp, #0
 800872e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	2b00      	cmp	r3, #0
 8008734:	d101      	bne.n	800873a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008736:	2301      	movs	r3, #1
 8008738:	e047      	b.n	80087ca <HAL_UART_Init+0xa2>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if(huart->gState == HAL_UART_STATE_RESET)
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	2269      	movs	r2, #105	; 0x69
 800873e:	5c9b      	ldrb	r3, [r3, r2]
 8008740:	b2db      	uxtb	r3, r3
 8008742:	2b00      	cmp	r3, #0
 8008744:	d107      	bne.n	8008756 <HAL_UART_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	2268      	movs	r2, #104	; 0x68
 800874a:	2100      	movs	r1, #0
 800874c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	0018      	movs	r0, r3
 8008752:	f003 f825 	bl	800b7a0 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	2269      	movs	r2, #105	; 0x69
 800875a:	2124      	movs	r1, #36	; 0x24
 800875c:	5499      	strb	r1, [r3, r2]

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	687a      	ldr	r2, [r7, #4]
 8008764:	6812      	ldr	r2, [r2, #0]
 8008766:	6812      	ldr	r2, [r2, #0]
 8008768:	2101      	movs	r1, #1
 800876a:	438a      	bics	r2, r1
 800876c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008772:	2b00      	cmp	r3, #0
 8008774:	d003      	beq.n	800877e <HAL_UART_Init+0x56>
  {
    UART_AdvFeatureConfig(huart);
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	0018      	movs	r0, r3
 800877a:	f000 fc25 	bl	8008fc8 <UART_AdvFeatureConfig>
  }

  if (UART_SetConfig(huart) == HAL_ERROR)
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	0018      	movs	r0, r3
 8008782:	f000 f8cb 	bl	800891c <UART_SetConfig>
 8008786:	1e03      	subs	r3, r0, #0
 8008788:	2b01      	cmp	r3, #1
 800878a:	d101      	bne.n	8008790 <HAL_UART_Init+0x68>
  {
    return HAL_ERROR;
 800878c:	2301      	movs	r3, #1
 800878e:	e01c      	b.n	80087ca <HAL_UART_Init+0xa2>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	681b      	ldr	r3, [r3, #0]
 8008794:	687a      	ldr	r2, [r7, #4]
 8008796:	6812      	ldr	r2, [r2, #0]
 8008798:	6852      	ldr	r2, [r2, #4]
 800879a:	490e      	ldr	r1, [pc, #56]	; (80087d4 <HAL_UART_Init+0xac>)
 800879c:	400a      	ands	r2, r1
 800879e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	687a      	ldr	r2, [r7, #4]
 80087a6:	6812      	ldr	r2, [r2, #0]
 80087a8:	6892      	ldr	r2, [r2, #8]
 80087aa:	212a      	movs	r1, #42	; 0x2a
 80087ac:	438a      	bics	r2, r1
 80087ae:	609a      	str	r2, [r3, #8]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	687a      	ldr	r2, [r7, #4]
 80087b6:	6812      	ldr	r2, [r2, #0]
 80087b8:	6812      	ldr	r2, [r2, #0]
 80087ba:	2101      	movs	r1, #1
 80087bc:	430a      	orrs	r2, r1
 80087be:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	0018      	movs	r0, r3
 80087c4:	f000 fcac 	bl	8009120 <UART_CheckIdleState>
 80087c8:	0003      	movs	r3, r0
}
 80087ca:	0018      	movs	r0, r3
 80087cc:	46bd      	mov	sp, r7
 80087ce:	b002      	add	sp, #8
 80087d0:	bd80      	pop	{r7, pc}
 80087d2:	46c0      	nop			; (mov r8, r8)
 80087d4:	ffffb7ff 	.word	0xffffb7ff

080087d8 <HAL_UART_Transmit>:
  *         (as sent data will be handled using u16 pointer cast). Depending on compilation chain,
  *         use of specific alignment compilation directives or pragmas might be required to ensure proper alignment for pData.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80087d8:	b580      	push	{r7, lr}
 80087da:	b088      	sub	sp, #32
 80087dc:	af02      	add	r7, sp, #8
 80087de:	60f8      	str	r0, [r7, #12]
 80087e0:	60b9      	str	r1, [r7, #8]
 80087e2:	603b      	str	r3, [r7, #0]
 80087e4:	1dbb      	adds	r3, r7, #6
 80087e6:	801a      	strh	r2, [r3, #0]
  uint16_t* tmp;
  uint32_t tickstart = 0;
 80087e8:	2300      	movs	r3, #0
 80087ea:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 80087ec:	68fb      	ldr	r3, [r7, #12]
 80087ee:	2269      	movs	r2, #105	; 0x69
 80087f0:	5c9b      	ldrb	r3, [r3, r2]
 80087f2:	b2db      	uxtb	r3, r3
 80087f4:	2b20      	cmp	r3, #32
 80087f6:	d000      	beq.n	80087fa <HAL_UART_Transmit+0x22>
 80087f8:	e08a      	b.n	8008910 <HAL_UART_Transmit+0x138>
  {
    if((pData == NULL ) || (Size == 0U))
 80087fa:	68bb      	ldr	r3, [r7, #8]
 80087fc:	2b00      	cmp	r3, #0
 80087fe:	d003      	beq.n	8008808 <HAL_UART_Transmit+0x30>
 8008800:	1dbb      	adds	r3, r7, #6
 8008802:	881b      	ldrh	r3, [r3, #0]
 8008804:	2b00      	cmp	r3, #0
 8008806:	d101      	bne.n	800880c <HAL_UART_Transmit+0x34>
    {
      return  HAL_ERROR;
 8008808:	2301      	movs	r3, #1
 800880a:	e082      	b.n	8008912 <HAL_UART_Transmit+0x13a>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input paramter 
       should be aligned on a u16 frontier, as data to be filled into TDR will be 
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800880c:	68fb      	ldr	r3, [r7, #12]
 800880e:	689a      	ldr	r2, [r3, #8]
 8008810:	2380      	movs	r3, #128	; 0x80
 8008812:	015b      	lsls	r3, r3, #5
 8008814:	429a      	cmp	r2, r3
 8008816:	d109      	bne.n	800882c <HAL_UART_Transmit+0x54>
 8008818:	68fb      	ldr	r3, [r7, #12]
 800881a:	691b      	ldr	r3, [r3, #16]
 800881c:	2b00      	cmp	r3, #0
 800881e:	d105      	bne.n	800882c <HAL_UART_Transmit+0x54>
    {
      if((((uint32_t)pData)&1) != 0)
 8008820:	68bb      	ldr	r3, [r7, #8]
 8008822:	2201      	movs	r2, #1
 8008824:	4013      	ands	r3, r2
 8008826:	d001      	beq.n	800882c <HAL_UART_Transmit+0x54>
      {
        return  HAL_ERROR;
 8008828:	2301      	movs	r3, #1
 800882a:	e072      	b.n	8008912 <HAL_UART_Transmit+0x13a>
      }
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800882c:	68fb      	ldr	r3, [r7, #12]
 800882e:	2268      	movs	r2, #104	; 0x68
 8008830:	5c9b      	ldrb	r3, [r3, r2]
 8008832:	2b01      	cmp	r3, #1
 8008834:	d101      	bne.n	800883a <HAL_UART_Transmit+0x62>
 8008836:	2302      	movs	r3, #2
 8008838:	e06b      	b.n	8008912 <HAL_UART_Transmit+0x13a>
 800883a:	68fb      	ldr	r3, [r7, #12]
 800883c:	2268      	movs	r2, #104	; 0x68
 800883e:	2101      	movs	r1, #1
 8008840:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008842:	68fb      	ldr	r3, [r7, #12]
 8008844:	2200      	movs	r2, #0
 8008846:	66da      	str	r2, [r3, #108]	; 0x6c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008848:	68fb      	ldr	r3, [r7, #12]
 800884a:	2269      	movs	r2, #105	; 0x69
 800884c:	2121      	movs	r1, #33	; 0x21
 800884e:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8008850:	f7fc fa24 	bl	8004c9c <HAL_GetTick>
 8008854:	0003      	movs	r3, r0
 8008856:	617b      	str	r3, [r7, #20]

    huart->TxXferSize = Size;
 8008858:	68fb      	ldr	r3, [r7, #12]
 800885a:	1dba      	adds	r2, r7, #6
 800885c:	2150      	movs	r1, #80	; 0x50
 800885e:	8812      	ldrh	r2, [r2, #0]
 8008860:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8008862:	68fb      	ldr	r3, [r7, #12]
 8008864:	1dba      	adds	r2, r7, #6
 8008866:	2152      	movs	r1, #82	; 0x52
 8008868:	8812      	ldrh	r2, [r2, #0]
 800886a:	525a      	strh	r2, [r3, r1]
    while(huart->TxXferCount > 0U)
 800886c:	e033      	b.n	80088d6 <HAL_UART_Transmit+0xfe>
    {
      huart->TxXferCount--;
 800886e:	68fb      	ldr	r3, [r7, #12]
 8008870:	2252      	movs	r2, #82	; 0x52
 8008872:	5a9b      	ldrh	r3, [r3, r2]
 8008874:	b29b      	uxth	r3, r3
 8008876:	3b01      	subs	r3, #1
 8008878:	b299      	uxth	r1, r3
 800887a:	68fb      	ldr	r3, [r7, #12]
 800887c:	2252      	movs	r2, #82	; 0x52
 800887e:	5299      	strh	r1, [r3, r2]
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008880:	697a      	ldr	r2, [r7, #20]
 8008882:	68f8      	ldr	r0, [r7, #12]
 8008884:	683b      	ldr	r3, [r7, #0]
 8008886:	9300      	str	r3, [sp, #0]
 8008888:	0013      	movs	r3, r2
 800888a:	2200      	movs	r2, #0
 800888c:	2180      	movs	r1, #128	; 0x80
 800888e:	f000 fc8f 	bl	80091b0 <UART_WaitOnFlagUntilTimeout>
 8008892:	1e03      	subs	r3, r0, #0
 8008894:	d001      	beq.n	800889a <HAL_UART_Transmit+0xc2>
      {
        return HAL_TIMEOUT;
 8008896:	2303      	movs	r3, #3
 8008898:	e03b      	b.n	8008912 <HAL_UART_Transmit+0x13a>
      }
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800889a:	68fb      	ldr	r3, [r7, #12]
 800889c:	689a      	ldr	r2, [r3, #8]
 800889e:	2380      	movs	r3, #128	; 0x80
 80088a0:	015b      	lsls	r3, r3, #5
 80088a2:	429a      	cmp	r2, r3
 80088a4:	d110      	bne.n	80088c8 <HAL_UART_Transmit+0xf0>
 80088a6:	68fb      	ldr	r3, [r7, #12]
 80088a8:	691b      	ldr	r3, [r3, #16]
 80088aa:	2b00      	cmp	r3, #0
 80088ac:	d10c      	bne.n	80088c8 <HAL_UART_Transmit+0xf0>
      {
        tmp = (uint16_t*) pData;
 80088ae:	68bb      	ldr	r3, [r7, #8]
 80088b0:	613b      	str	r3, [r7, #16]
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 80088b2:	68fb      	ldr	r3, [r7, #12]
 80088b4:	681b      	ldr	r3, [r3, #0]
 80088b6:	693a      	ldr	r2, [r7, #16]
 80088b8:	8812      	ldrh	r2, [r2, #0]
 80088ba:	05d2      	lsls	r2, r2, #23
 80088bc:	0dd2      	lsrs	r2, r2, #23
 80088be:	629a      	str	r2, [r3, #40]	; 0x28
        pData += 2U;
 80088c0:	68bb      	ldr	r3, [r7, #8]
 80088c2:	3302      	adds	r3, #2
 80088c4:	60bb      	str	r3, [r7, #8]
 80088c6:	e006      	b.n	80088d6 <HAL_UART_Transmit+0xfe>
      }
      else
      {
        huart->Instance->TDR = (*pData++ & (uint8_t)0xFFU);
 80088c8:	68fb      	ldr	r3, [r7, #12]
 80088ca:	681b      	ldr	r3, [r3, #0]
 80088cc:	68ba      	ldr	r2, [r7, #8]
 80088ce:	1c51      	adds	r1, r2, #1
 80088d0:	60b9      	str	r1, [r7, #8]
 80088d2:	7812      	ldrb	r2, [r2, #0]
 80088d4:	629a      	str	r2, [r3, #40]	; 0x28
    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();

    huart->TxXferSize = Size;
    huart->TxXferCount = Size;
    while(huart->TxXferCount > 0U)
 80088d6:	68fb      	ldr	r3, [r7, #12]
 80088d8:	2252      	movs	r2, #82	; 0x52
 80088da:	5a9b      	ldrh	r3, [r3, r2]
 80088dc:	b29b      	uxth	r3, r3
 80088de:	2b00      	cmp	r3, #0
 80088e0:	d1c5      	bne.n	800886e <HAL_UART_Transmit+0x96>
      else
      {
        huart->Instance->TDR = (*pData++ & (uint8_t)0xFFU);
      }
    }
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80088e2:	697a      	ldr	r2, [r7, #20]
 80088e4:	68f8      	ldr	r0, [r7, #12]
 80088e6:	683b      	ldr	r3, [r7, #0]
 80088e8:	9300      	str	r3, [sp, #0]
 80088ea:	0013      	movs	r3, r2
 80088ec:	2200      	movs	r2, #0
 80088ee:	2140      	movs	r1, #64	; 0x40
 80088f0:	f000 fc5e 	bl	80091b0 <UART_WaitOnFlagUntilTimeout>
 80088f4:	1e03      	subs	r3, r0, #0
 80088f6:	d001      	beq.n	80088fc <HAL_UART_Transmit+0x124>
    {
      return HAL_TIMEOUT;
 80088f8:	2303      	movs	r3, #3
 80088fa:	e00a      	b.n	8008912 <HAL_UART_Transmit+0x13a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80088fc:	68fb      	ldr	r3, [r7, #12]
 80088fe:	2269      	movs	r2, #105	; 0x69
 8008900:	2120      	movs	r1, #32
 8008902:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8008904:	68fb      	ldr	r3, [r7, #12]
 8008906:	2268      	movs	r2, #104	; 0x68
 8008908:	2100      	movs	r1, #0
 800890a:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800890c:	2300      	movs	r3, #0
 800890e:	e000      	b.n	8008912 <HAL_UART_Transmit+0x13a>
  }
  else
  {
    return HAL_BUSY;
 8008910:	2302      	movs	r3, #2
  }
}
 8008912:	0018      	movs	r0, r3
 8008914:	46bd      	mov	sp, r7
 8008916:	b006      	add	sp, #24
 8008918:	bd80      	pop	{r7, pc}
 800891a:	46c0      	nop			; (mov r8, r8)

0800891c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart: UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800891c:	b5b0      	push	{r4, r5, r7, lr}
 800891e:	b08c      	sub	sp, #48	; 0x30
 8008920:	af00      	add	r7, sp, #0
 8008922:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg                     = 0x00000000U;
 8008924:	2300      	movs	r3, #0
 8008926:	62fb      	str	r3, [r7, #44]	; 0x2c
  UART_ClockSourceTypeDef clocksource = UART_CLOCKSOURCE_UNDEFINED;
 8008928:	2313      	movs	r3, #19
 800892a:	2218      	movs	r2, #24
 800892c:	4694      	mov	ip, r2
 800892e:	44bc      	add	ip, r7
 8008930:	4463      	add	r3, ip
 8008932:	2210      	movs	r2, #16
 8008934:	701a      	strb	r2, [r3, #0]
  uint16_t brrtemp                    = 0x0000U;
 8008936:	230c      	movs	r3, #12
 8008938:	2218      	movs	r2, #24
 800893a:	4694      	mov	ip, r2
 800893c:	44bc      	add	ip, r7
 800893e:	4463      	add	r3, ip
 8008940:	2200      	movs	r2, #0
 8008942:	801a      	strh	r2, [r3, #0]
  uint16_t usartdiv                   = 0x0000U;
 8008944:	2310      	movs	r3, #16
 8008946:	2218      	movs	r2, #24
 8008948:	4694      	mov	ip, r2
 800894a:	44bc      	add	ip, r7
 800894c:	4463      	add	r3, ip
 800894e:	2200      	movs	r2, #0
 8008950:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef ret               = HAL_OK;
 8008952:	230f      	movs	r3, #15
 8008954:	2218      	movs	r2, #24
 8008956:	4694      	mov	ip, r2
 8008958:	44bc      	add	ip, r7
 800895a:	4463      	add	r3, ip
 800895c:	2200      	movs	r2, #0
 800895e:	701a      	strb	r2, [r3, #0]
   *  the UART Word Length, Parity, Mode and oversampling:
   *  set the M bits according to huart->Init.WordLength value
   *  set PCE and PS bits according to huart->Init.Parity value
   *  set TE and RE bits according to huart->Init.Mode value
   *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008960:	69fb      	ldr	r3, [r7, #28]
 8008962:	689a      	ldr	r2, [r3, #8]
 8008964:	69fb      	ldr	r3, [r7, #28]
 8008966:	691b      	ldr	r3, [r3, #16]
 8008968:	431a      	orrs	r2, r3
 800896a:	69fb      	ldr	r3, [r7, #28]
 800896c:	695b      	ldr	r3, [r3, #20]
 800896e:	431a      	orrs	r2, r3
 8008970:	69fb      	ldr	r3, [r7, #28]
 8008972:	69db      	ldr	r3, [r3, #28]
 8008974:	4313      	orrs	r3, r2
 8008976:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8008978:	69fb      	ldr	r3, [r7, #28]
 800897a:	681b      	ldr	r3, [r3, #0]
 800897c:	69fa      	ldr	r2, [r7, #28]
 800897e:	6812      	ldr	r2, [r2, #0]
 8008980:	6812      	ldr	r2, [r2, #0]
 8008982:	49c7      	ldr	r1, [pc, #796]	; (8008ca0 <UART_SetConfig+0x384>)
 8008984:	4011      	ands	r1, r2
 8008986:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008988:	430a      	orrs	r2, r1
 800898a:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800898c:	69fb      	ldr	r3, [r7, #28]
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	69fa      	ldr	r2, [r7, #28]
 8008992:	6812      	ldr	r2, [r2, #0]
 8008994:	6852      	ldr	r2, [r2, #4]
 8008996:	49c3      	ldr	r1, [pc, #780]	; (8008ca4 <UART_SetConfig+0x388>)
 8008998:	4011      	ands	r1, r2
 800899a:	69fa      	ldr	r2, [r7, #28]
 800899c:	68d2      	ldr	r2, [r2, #12]
 800899e:	430a      	orrs	r2, r1
 80089a0:	605a      	str	r2, [r3, #4]
  /* Configure
   * - UART HardWare Flow Control: set CTSE and RTSE bits according
   *   to huart->Init.HwFlowCtl value
   * - one-bit sampling method versus three samples' majority rule according
   *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80089a2:	69fb      	ldr	r3, [r7, #28]
 80089a4:	699b      	ldr	r3, [r3, #24]
 80089a6:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80089a8:	69fb      	ldr	r3, [r7, #28]
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	4abe      	ldr	r2, [pc, #760]	; (8008ca8 <UART_SetConfig+0x38c>)
 80089ae:	4293      	cmp	r3, r2
 80089b0:	d004      	beq.n	80089bc <UART_SetConfig+0xa0>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80089b2:	69fb      	ldr	r3, [r7, #28]
 80089b4:	6a1b      	ldr	r3, [r3, #32]
 80089b6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80089b8:	4313      	orrs	r3, r2
 80089ba:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 80089bc:	69fb      	ldr	r3, [r7, #28]
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	69fa      	ldr	r2, [r7, #28]
 80089c2:	6812      	ldr	r2, [r2, #0]
 80089c4:	6892      	ldr	r2, [r2, #8]
 80089c6:	49b9      	ldr	r1, [pc, #740]	; (8008cac <UART_SetConfig+0x390>)
 80089c8:	4011      	ands	r1, r2
 80089ca:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80089cc:	430a      	orrs	r2, r1
 80089ce:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80089d0:	69fb      	ldr	r3, [r7, #28]
 80089d2:	681b      	ldr	r3, [r3, #0]
 80089d4:	4ab6      	ldr	r2, [pc, #728]	; (8008cb0 <UART_SetConfig+0x394>)
 80089d6:	4293      	cmp	r3, r2
 80089d8:	d134      	bne.n	8008a44 <UART_SetConfig+0x128>
 80089da:	4bb6      	ldr	r3, [pc, #728]	; (8008cb4 <UART_SetConfig+0x398>)
 80089dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80089de:	2203      	movs	r2, #3
 80089e0:	4013      	ands	r3, r2
 80089e2:	2b01      	cmp	r3, #1
 80089e4:	d015      	beq.n	8008a12 <UART_SetConfig+0xf6>
 80089e6:	d304      	bcc.n	80089f2 <UART_SetConfig+0xd6>
 80089e8:	2b02      	cmp	r3, #2
 80089ea:	d00a      	beq.n	8008a02 <UART_SetConfig+0xe6>
 80089ec:	2b03      	cmp	r3, #3
 80089ee:	d018      	beq.n	8008a22 <UART_SetConfig+0x106>
 80089f0:	e01f      	b.n	8008a32 <UART_SetConfig+0x116>
 80089f2:	2313      	movs	r3, #19
 80089f4:	2218      	movs	r2, #24
 80089f6:	4694      	mov	ip, r2
 80089f8:	44bc      	add	ip, r7
 80089fa:	4463      	add	r3, ip
 80089fc:	2201      	movs	r2, #1
 80089fe:	701a      	strb	r2, [r3, #0]
 8008a00:	e0bc      	b.n	8008b7c <UART_SetConfig+0x260>
 8008a02:	2313      	movs	r3, #19
 8008a04:	2218      	movs	r2, #24
 8008a06:	4694      	mov	ip, r2
 8008a08:	44bc      	add	ip, r7
 8008a0a:	4463      	add	r3, ip
 8008a0c:	2202      	movs	r2, #2
 8008a0e:	701a      	strb	r2, [r3, #0]
 8008a10:	e0b4      	b.n	8008b7c <UART_SetConfig+0x260>
 8008a12:	2313      	movs	r3, #19
 8008a14:	2218      	movs	r2, #24
 8008a16:	4694      	mov	ip, r2
 8008a18:	44bc      	add	ip, r7
 8008a1a:	4463      	add	r3, ip
 8008a1c:	2204      	movs	r2, #4
 8008a1e:	701a      	strb	r2, [r3, #0]
 8008a20:	e0ac      	b.n	8008b7c <UART_SetConfig+0x260>
 8008a22:	2313      	movs	r3, #19
 8008a24:	2218      	movs	r2, #24
 8008a26:	4694      	mov	ip, r2
 8008a28:	44bc      	add	ip, r7
 8008a2a:	4463      	add	r3, ip
 8008a2c:	2208      	movs	r2, #8
 8008a2e:	701a      	strb	r2, [r3, #0]
 8008a30:	e0a4      	b.n	8008b7c <UART_SetConfig+0x260>
 8008a32:	2313      	movs	r3, #19
 8008a34:	2218      	movs	r2, #24
 8008a36:	4694      	mov	ip, r2
 8008a38:	44bc      	add	ip, r7
 8008a3a:	4463      	add	r3, ip
 8008a3c:	2210      	movs	r2, #16
 8008a3e:	701a      	strb	r2, [r3, #0]
 8008a40:	46c0      	nop			; (mov r8, r8)
 8008a42:	e09b      	b.n	8008b7c <UART_SetConfig+0x260>
 8008a44:	69fb      	ldr	r3, [r7, #28]
 8008a46:	681b      	ldr	r3, [r3, #0]
 8008a48:	4a9b      	ldr	r2, [pc, #620]	; (8008cb8 <UART_SetConfig+0x39c>)
 8008a4a:	4293      	cmp	r3, r2
 8008a4c:	d137      	bne.n	8008abe <UART_SetConfig+0x1a2>
 8008a4e:	4b99      	ldr	r3, [pc, #612]	; (8008cb4 <UART_SetConfig+0x398>)
 8008a50:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008a52:	220c      	movs	r2, #12
 8008a54:	4013      	ands	r3, r2
 8008a56:	2b04      	cmp	r3, #4
 8008a58:	d018      	beq.n	8008a8c <UART_SetConfig+0x170>
 8008a5a:	d802      	bhi.n	8008a62 <UART_SetConfig+0x146>
 8008a5c:	2b00      	cmp	r3, #0
 8008a5e:	d005      	beq.n	8008a6c <UART_SetConfig+0x150>
 8008a60:	e024      	b.n	8008aac <UART_SetConfig+0x190>
 8008a62:	2b08      	cmp	r3, #8
 8008a64:	d00a      	beq.n	8008a7c <UART_SetConfig+0x160>
 8008a66:	2b0c      	cmp	r3, #12
 8008a68:	d018      	beq.n	8008a9c <UART_SetConfig+0x180>
 8008a6a:	e01f      	b.n	8008aac <UART_SetConfig+0x190>
 8008a6c:	2313      	movs	r3, #19
 8008a6e:	2218      	movs	r2, #24
 8008a70:	4694      	mov	ip, r2
 8008a72:	44bc      	add	ip, r7
 8008a74:	4463      	add	r3, ip
 8008a76:	2200      	movs	r2, #0
 8008a78:	701a      	strb	r2, [r3, #0]
 8008a7a:	e07f      	b.n	8008b7c <UART_SetConfig+0x260>
 8008a7c:	2313      	movs	r3, #19
 8008a7e:	2218      	movs	r2, #24
 8008a80:	4694      	mov	ip, r2
 8008a82:	44bc      	add	ip, r7
 8008a84:	4463      	add	r3, ip
 8008a86:	2202      	movs	r2, #2
 8008a88:	701a      	strb	r2, [r3, #0]
 8008a8a:	e077      	b.n	8008b7c <UART_SetConfig+0x260>
 8008a8c:	2313      	movs	r3, #19
 8008a8e:	2218      	movs	r2, #24
 8008a90:	4694      	mov	ip, r2
 8008a92:	44bc      	add	ip, r7
 8008a94:	4463      	add	r3, ip
 8008a96:	2204      	movs	r2, #4
 8008a98:	701a      	strb	r2, [r3, #0]
 8008a9a:	e06f      	b.n	8008b7c <UART_SetConfig+0x260>
 8008a9c:	2313      	movs	r3, #19
 8008a9e:	2218      	movs	r2, #24
 8008aa0:	4694      	mov	ip, r2
 8008aa2:	44bc      	add	ip, r7
 8008aa4:	4463      	add	r3, ip
 8008aa6:	2208      	movs	r2, #8
 8008aa8:	701a      	strb	r2, [r3, #0]
 8008aaa:	e067      	b.n	8008b7c <UART_SetConfig+0x260>
 8008aac:	2313      	movs	r3, #19
 8008aae:	2218      	movs	r2, #24
 8008ab0:	4694      	mov	ip, r2
 8008ab2:	44bc      	add	ip, r7
 8008ab4:	4463      	add	r3, ip
 8008ab6:	2210      	movs	r2, #16
 8008ab8:	701a      	strb	r2, [r3, #0]
 8008aba:	46c0      	nop			; (mov r8, r8)
 8008abc:	e05e      	b.n	8008b7c <UART_SetConfig+0x260>
 8008abe:	69fb      	ldr	r3, [r7, #28]
 8008ac0:	681b      	ldr	r3, [r3, #0]
 8008ac2:	4a7e      	ldr	r2, [pc, #504]	; (8008cbc <UART_SetConfig+0x3a0>)
 8008ac4:	4293      	cmp	r3, r2
 8008ac6:	d107      	bne.n	8008ad8 <UART_SetConfig+0x1bc>
 8008ac8:	2313      	movs	r3, #19
 8008aca:	2218      	movs	r2, #24
 8008acc:	4694      	mov	ip, r2
 8008ace:	44bc      	add	ip, r7
 8008ad0:	4463      	add	r3, ip
 8008ad2:	2200      	movs	r2, #0
 8008ad4:	701a      	strb	r2, [r3, #0]
 8008ad6:	e052      	b.n	8008b7e <UART_SetConfig+0x262>
 8008ad8:	69fb      	ldr	r3, [r7, #28]
 8008ada:	681b      	ldr	r3, [r3, #0]
 8008adc:	4a78      	ldr	r2, [pc, #480]	; (8008cc0 <UART_SetConfig+0x3a4>)
 8008ade:	4293      	cmp	r3, r2
 8008ae0:	d107      	bne.n	8008af2 <UART_SetConfig+0x1d6>
 8008ae2:	2313      	movs	r3, #19
 8008ae4:	2218      	movs	r2, #24
 8008ae6:	4694      	mov	ip, r2
 8008ae8:	44bc      	add	ip, r7
 8008aea:	4463      	add	r3, ip
 8008aec:	2200      	movs	r2, #0
 8008aee:	701a      	strb	r2, [r3, #0]
 8008af0:	e045      	b.n	8008b7e <UART_SetConfig+0x262>
 8008af2:	69fb      	ldr	r3, [r7, #28]
 8008af4:	681b      	ldr	r3, [r3, #0]
 8008af6:	4a6c      	ldr	r2, [pc, #432]	; (8008ca8 <UART_SetConfig+0x38c>)
 8008af8:	4293      	cmp	r3, r2
 8008afa:	d140      	bne.n	8008b7e <UART_SetConfig+0x262>
 8008afc:	4b6d      	ldr	r3, [pc, #436]	; (8008cb4 <UART_SetConfig+0x398>)
 8008afe:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008b00:	23c0      	movs	r3, #192	; 0xc0
 8008b02:	011b      	lsls	r3, r3, #4
 8008b04:	4013      	ands	r3, r2
 8008b06:	2280      	movs	r2, #128	; 0x80
 8008b08:	00d2      	lsls	r2, r2, #3
 8008b0a:	4293      	cmp	r3, r2
 8008b0c:	d01f      	beq.n	8008b4e <UART_SetConfig+0x232>
 8008b0e:	2280      	movs	r2, #128	; 0x80
 8008b10:	00d2      	lsls	r2, r2, #3
 8008b12:	4293      	cmp	r3, r2
 8008b14:	d802      	bhi.n	8008b1c <UART_SetConfig+0x200>
 8008b16:	2b00      	cmp	r3, #0
 8008b18:	d009      	beq.n	8008b2e <UART_SetConfig+0x212>
 8008b1a:	e028      	b.n	8008b6e <UART_SetConfig+0x252>
 8008b1c:	2280      	movs	r2, #128	; 0x80
 8008b1e:	0112      	lsls	r2, r2, #4
 8008b20:	4293      	cmp	r3, r2
 8008b22:	d00c      	beq.n	8008b3e <UART_SetConfig+0x222>
 8008b24:	22c0      	movs	r2, #192	; 0xc0
 8008b26:	0112      	lsls	r2, r2, #4
 8008b28:	4293      	cmp	r3, r2
 8008b2a:	d018      	beq.n	8008b5e <UART_SetConfig+0x242>
 8008b2c:	e01f      	b.n	8008b6e <UART_SetConfig+0x252>
 8008b2e:	2313      	movs	r3, #19
 8008b30:	2218      	movs	r2, #24
 8008b32:	4694      	mov	ip, r2
 8008b34:	44bc      	add	ip, r7
 8008b36:	4463      	add	r3, ip
 8008b38:	2200      	movs	r2, #0
 8008b3a:	701a      	strb	r2, [r3, #0]
 8008b3c:	e01e      	b.n	8008b7c <UART_SetConfig+0x260>
 8008b3e:	2313      	movs	r3, #19
 8008b40:	2218      	movs	r2, #24
 8008b42:	4694      	mov	ip, r2
 8008b44:	44bc      	add	ip, r7
 8008b46:	4463      	add	r3, ip
 8008b48:	2202      	movs	r2, #2
 8008b4a:	701a      	strb	r2, [r3, #0]
 8008b4c:	e016      	b.n	8008b7c <UART_SetConfig+0x260>
 8008b4e:	2313      	movs	r3, #19
 8008b50:	2218      	movs	r2, #24
 8008b52:	4694      	mov	ip, r2
 8008b54:	44bc      	add	ip, r7
 8008b56:	4463      	add	r3, ip
 8008b58:	2204      	movs	r2, #4
 8008b5a:	701a      	strb	r2, [r3, #0]
 8008b5c:	e00e      	b.n	8008b7c <UART_SetConfig+0x260>
 8008b5e:	2313      	movs	r3, #19
 8008b60:	2218      	movs	r2, #24
 8008b62:	4694      	mov	ip, r2
 8008b64:	44bc      	add	ip, r7
 8008b66:	4463      	add	r3, ip
 8008b68:	2208      	movs	r2, #8
 8008b6a:	701a      	strb	r2, [r3, #0]
 8008b6c:	e006      	b.n	8008b7c <UART_SetConfig+0x260>
 8008b6e:	2313      	movs	r3, #19
 8008b70:	2218      	movs	r2, #24
 8008b72:	4694      	mov	ip, r2
 8008b74:	44bc      	add	ip, r7
 8008b76:	4463      	add	r3, ip
 8008b78:	2210      	movs	r2, #16
 8008b7a:	701a      	strb	r2, [r3, #0]
 8008b7c:	46c0      	nop			; (mov r8, r8)
  uint32_t frequency = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_USART2);
 8008b7e:	2002      	movs	r0, #2
 8008b80:	f7fd feca 	bl	8006918 <HAL_RCCEx_GetPeriphCLKFreq>
 8008b84:	0003      	movs	r3, r0
 8008b86:	623b      	str	r3, [r7, #32]

  /* Check LPUART instance */
  if(UART_INSTANCE_LOWPOWER(huart))
 8008b88:	69fb      	ldr	r3, [r7, #28]
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	4a46      	ldr	r2, [pc, #280]	; (8008ca8 <UART_SetConfig+0x38c>)
 8008b8e:	4293      	cmp	r3, r2
 8008b90:	d000      	beq.n	8008b94 <UART_SetConfig+0x278>
 8008b92:	e09f      	b.n	8008cd4 <UART_SetConfig+0x3b8>
  {
    /* Retrieve frequency clock */
    tmpreg = 0;
 8008b94:	2300      	movs	r3, #0
 8008b96:	62fb      	str	r3, [r7, #44]	; 0x2c

    switch (clocksource)
 8008b98:	2313      	movs	r3, #19
 8008b9a:	2218      	movs	r2, #24
 8008b9c:	4694      	mov	ip, r2
 8008b9e:	44bc      	add	ip, r7
 8008ba0:	4463      	add	r3, ip
 8008ba2:	781b      	ldrb	r3, [r3, #0]
 8008ba4:	2b02      	cmp	r3, #2
 8008ba6:	d00d      	beq.n	8008bc4 <UART_SetConfig+0x2a8>
 8008ba8:	dc02      	bgt.n	8008bb0 <UART_SetConfig+0x294>
 8008baa:	2b00      	cmp	r3, #0
 8008bac:	d005      	beq.n	8008bba <UART_SetConfig+0x29e>
 8008bae:	e01d      	b.n	8008bec <UART_SetConfig+0x2d0>
 8008bb0:	2b04      	cmp	r3, #4
 8008bb2:	d012      	beq.n	8008bda <UART_SetConfig+0x2be>
 8008bb4:	2b08      	cmp	r3, #8
 8008bb6:	d015      	beq.n	8008be4 <UART_SetConfig+0x2c8>
 8008bb8:	e018      	b.n	8008bec <UART_SetConfig+0x2d0>
    {
    case UART_CLOCKSOURCE_PCLK1:
      tmpreg = HAL_RCC_GetPCLK1Freq();
 8008bba:	f7fd fcd7 	bl	800656c <HAL_RCC_GetPCLK1Freq>
 8008bbe:	0003      	movs	r3, r0
 8008bc0:	62fb      	str	r3, [r7, #44]	; 0x2c
      break;
 8008bc2:	e01b      	b.n	8008bfc <UART_SetConfig+0x2e0>
    case UART_CLOCKSOURCE_HSI:
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008bc4:	4b3b      	ldr	r3, [pc, #236]	; (8008cb4 <UART_SetConfig+0x398>)
 8008bc6:	681b      	ldr	r3, [r3, #0]
 8008bc8:	2210      	movs	r2, #16
 8008bca:	4013      	ands	r3, r2
 8008bcc:	d002      	beq.n	8008bd4 <UART_SetConfig+0x2b8>
      {
        tmpreg = (uint32_t) (HSI_VALUE >> 2U);
 8008bce:	4b3d      	ldr	r3, [pc, #244]	; (8008cc4 <UART_SetConfig+0x3a8>)
 8008bd0:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      else
      {
        tmpreg = (uint32_t) HSI_VALUE;
      }
      break;
 8008bd2:	e013      	b.n	8008bfc <UART_SetConfig+0x2e0>
      {
        tmpreg = (uint32_t) (HSI_VALUE >> 2U);
      }
      else
      {
        tmpreg = (uint32_t) HSI_VALUE;
 8008bd4:	4b3c      	ldr	r3, [pc, #240]	; (8008cc8 <UART_SetConfig+0x3ac>)
 8008bd6:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      break;
 8008bd8:	e010      	b.n	8008bfc <UART_SetConfig+0x2e0>
    case UART_CLOCKSOURCE_SYSCLK:
      tmpreg = HAL_RCC_GetSysClockFreq();
 8008bda:	f7fd fc3d 	bl	8006458 <HAL_RCC_GetSysClockFreq>
 8008bde:	0003      	movs	r3, r0
 8008be0:	62fb      	str	r3, [r7, #44]	; 0x2c
      break;
 8008be2:	e00b      	b.n	8008bfc <UART_SetConfig+0x2e0>
    case UART_CLOCKSOURCE_LSE:
      tmpreg = (uint32_t) LSE_VALUE;
 8008be4:	2380      	movs	r3, #128	; 0x80
 8008be6:	021b      	lsls	r3, r3, #8
 8008be8:	62fb      	str	r3, [r7, #44]	; 0x2c
      break;
 8008bea:	e007      	b.n	8008bfc <UART_SetConfig+0x2e0>
    case UART_CLOCKSOURCE_UNDEFINED:
    default:
        ret = HAL_ERROR;
 8008bec:	230f      	movs	r3, #15
 8008bee:	2218      	movs	r2, #24
 8008bf0:	4694      	mov	ip, r2
 8008bf2:	44bc      	add	ip, r7
 8008bf4:	4463      	add	r3, ip
 8008bf6:	2201      	movs	r2, #1
 8008bf8:	701a      	strb	r2, [r3, #0]
      break;
 8008bfa:	46c0      	nop			; (mov r8, r8)
    }

    /* if proper clock source reported */
    if (tmpreg != 0)
 8008bfc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008bfe:	2b00      	cmp	r3, #0
 8008c00:	d100      	bne.n	8008c04 <UART_SetConfig+0x2e8>
 8008c02:	e1c9      	b.n	8008f98 <UART_SetConfig+0x67c>
    {
      /* ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ( (tmpreg < (3 * huart->Init.BaudRate) ) ||
 8008c04:	69fb      	ldr	r3, [r7, #28]
 8008c06:	685a      	ldr	r2, [r3, #4]
 8008c08:	0013      	movs	r3, r2
 8008c0a:	005b      	lsls	r3, r3, #1
 8008c0c:	189a      	adds	r2, r3, r2
 8008c0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008c10:	429a      	cmp	r2, r3
 8008c12:	d805      	bhi.n	8008c20 <UART_SetConfig+0x304>
           (tmpreg > (4096 * huart->Init.BaudRate) ))
 8008c14:	69fb      	ldr	r3, [r7, #28]
 8008c16:	685b      	ldr	r3, [r3, #4]
 8008c18:	031a      	lsls	r2, r3, #12

    /* if proper clock source reported */
    if (tmpreg != 0)
    {
      /* ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ( (tmpreg < (3 * huart->Init.BaudRate) ) ||
 8008c1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008c1c:	429a      	cmp	r2, r3
 8008c1e:	d207      	bcs.n	8008c30 <UART_SetConfig+0x314>
           (tmpreg > (4096 * huart->Init.BaudRate) ))
      {
        ret = HAL_ERROR;
 8008c20:	230f      	movs	r3, #15
 8008c22:	2218      	movs	r2, #24
 8008c24:	4694      	mov	ip, r2
 8008c26:	44bc      	add	ip, r7
 8008c28:	4463      	add	r3, ip
 8008c2a:	2201      	movs	r2, #1
 8008c2c:	701a      	strb	r2, [r3, #0]
 8008c2e:	e1b3      	b.n	8008f98 <UART_SetConfig+0x67c>
      }
      else
      {
        tmpreg = (uint32_t)(UART_DIV_LPUART(tmpreg, huart->Init.BaudRate));
 8008c30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008c32:	613b      	str	r3, [r7, #16]
 8008c34:	2300      	movs	r3, #0
 8008c36:	617b      	str	r3, [r7, #20]
 8008c38:	6939      	ldr	r1, [r7, #16]
 8008c3a:	697a      	ldr	r2, [r7, #20]
 8008c3c:	000b      	movs	r3, r1
 8008c3e:	0e1b      	lsrs	r3, r3, #24
 8008c40:	0010      	movs	r0, r2
 8008c42:	0205      	lsls	r5, r0, #8
 8008c44:	431d      	orrs	r5, r3
 8008c46:	000b      	movs	r3, r1
 8008c48:	021c      	lsls	r4, r3, #8
 8008c4a:	69fb      	ldr	r3, [r7, #28]
 8008c4c:	685b      	ldr	r3, [r3, #4]
 8008c4e:	085b      	lsrs	r3, r3, #1
 8008c50:	60bb      	str	r3, [r7, #8]
 8008c52:	2300      	movs	r3, #0
 8008c54:	60fb      	str	r3, [r7, #12]
 8008c56:	68b8      	ldr	r0, [r7, #8]
 8008c58:	68f9      	ldr	r1, [r7, #12]
 8008c5a:	1900      	adds	r0, r0, r4
 8008c5c:	4169      	adcs	r1, r5
 8008c5e:	69fb      	ldr	r3, [r7, #28]
 8008c60:	685b      	ldr	r3, [r3, #4]
 8008c62:	603b      	str	r3, [r7, #0]
 8008c64:	2300      	movs	r3, #0
 8008c66:	607b      	str	r3, [r7, #4]
 8008c68:	683a      	ldr	r2, [r7, #0]
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	f7f7 fc00 	bl	8000470 <__aeabi_uldivmod>
 8008c70:	0003      	movs	r3, r0
 8008c72:	000c      	movs	r4, r1
 8008c74:	62fb      	str	r3, [r7, #44]	; 0x2c
   
        if ((tmpreg >= UART_LPUART_BRR_MIN) && (tmpreg <= UART_LPUART_BRR_MAX))
 8008c76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008c78:	4a14      	ldr	r2, [pc, #80]	; (8008ccc <UART_SetConfig+0x3b0>)
 8008c7a:	4293      	cmp	r3, r2
 8008c7c:	d908      	bls.n	8008c90 <UART_SetConfig+0x374>
 8008c7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008c80:	4a13      	ldr	r2, [pc, #76]	; (8008cd0 <UART_SetConfig+0x3b4>)
 8008c82:	4293      	cmp	r3, r2
 8008c84:	d804      	bhi.n	8008c90 <UART_SetConfig+0x374>
        {
           huart->Instance->BRR = tmpreg;
 8008c86:	69fb      	ldr	r3, [r7, #28]
 8008c88:	681b      	ldr	r3, [r3, #0]
 8008c8a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008c8c:	60da      	str	r2, [r3, #12]
 8008c8e:	e183      	b.n	8008f98 <UART_SetConfig+0x67c>
        }
        else
        {
          ret = HAL_ERROR;
 8008c90:	230f      	movs	r3, #15
 8008c92:	2218      	movs	r2, #24
 8008c94:	4694      	mov	ip, r2
 8008c96:	44bc      	add	ip, r7
 8008c98:	4463      	add	r3, ip
 8008c9a:	2201      	movs	r2, #1
 8008c9c:	701a      	strb	r2, [r3, #0]
 8008c9e:	e17b      	b.n	8008f98 <UART_SetConfig+0x67c>
 8008ca0:	efff69f3 	.word	0xefff69f3
 8008ca4:	ffffcfff 	.word	0xffffcfff
 8008ca8:	40004800 	.word	0x40004800
 8008cac:	fffff4ff 	.word	0xfffff4ff
 8008cb0:	40013800 	.word	0x40013800
 8008cb4:	40021000 	.word	0x40021000
 8008cb8:	40004400 	.word	0x40004400
 8008cbc:	40004c00 	.word	0x40004c00
 8008cc0:	40005000 	.word	0x40005000
 8008cc4:	003d0900 	.word	0x003d0900
 8008cc8:	00f42400 	.word	0x00f42400
 8008ccc:	000002ff 	.word	0x000002ff
 8008cd0:	000fffff 	.word	0x000fffff
        }
      }  /*   if ( (tmpreg < (3 * huart->Init.BaudRate) ) || (tmpreg > (4096 * huart->Init.BaudRate) )) */
    } /* if (tmpreg != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008cd4:	69fb      	ldr	r3, [r7, #28]
 8008cd6:	69da      	ldr	r2, [r3, #28]
 8008cd8:	2380      	movs	r3, #128	; 0x80
 8008cda:	021b      	lsls	r3, r3, #8
 8008cdc:	429a      	cmp	r2, r3
 8008cde:	d000      	beq.n	8008ce2 <UART_SetConfig+0x3c6>
 8008ce0:	e0cc      	b.n	8008e7c <UART_SetConfig+0x560>
  {
    switch (clocksource)
 8008ce2:	2313      	movs	r3, #19
 8008ce4:	2218      	movs	r2, #24
 8008ce6:	4694      	mov	ip, r2
 8008ce8:	44bc      	add	ip, r7
 8008cea:	4463      	add	r3, ip
 8008cec:	781b      	ldrb	r3, [r3, #0]
 8008cee:	2b08      	cmp	r3, #8
 8008cf0:	d900      	bls.n	8008cf4 <UART_SetConfig+0x3d8>
 8008cf2:	e089      	b.n	8008e08 <UART_SetConfig+0x4ec>
 8008cf4:	009a      	lsls	r2, r3, #2
 8008cf6:	4bad      	ldr	r3, [pc, #692]	; (8008fac <UART_SetConfig+0x690>)
 8008cf8:	18d3      	adds	r3, r2, r3
 8008cfa:	681b      	ldr	r3, [r3, #0]
 8008cfc:	469f      	mov	pc, r3
    {
    case UART_CLOCKSOURCE_PCLK1:
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(frequency, huart->Init.BaudRate));
 8008cfe:	6a3b      	ldr	r3, [r7, #32]
 8008d00:	005a      	lsls	r2, r3, #1
 8008d02:	69fb      	ldr	r3, [r7, #28]
 8008d04:	685b      	ldr	r3, [r3, #4]
 8008d06:	085b      	lsrs	r3, r3, #1
 8008d08:	18d2      	adds	r2, r2, r3
 8008d0a:	69fb      	ldr	r3, [r7, #28]
 8008d0c:	685b      	ldr	r3, [r3, #4]
 8008d0e:	0019      	movs	r1, r3
 8008d10:	0010      	movs	r0, r2
 8008d12:	f7f7 f9f9 	bl	8000108 <__aeabi_uidiv>
 8008d16:	0003      	movs	r3, r0
 8008d18:	001a      	movs	r2, r3
 8008d1a:	2310      	movs	r3, #16
 8008d1c:	2118      	movs	r1, #24
 8008d1e:	468c      	mov	ip, r1
 8008d20:	44bc      	add	ip, r7
 8008d22:	4463      	add	r3, ip
 8008d24:	801a      	strh	r2, [r3, #0]
      break;
 8008d26:	e077      	b.n	8008e18 <UART_SetConfig+0x4fc>
    case UART_CLOCKSOURCE_PCLK2:
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8008d28:	f7fd fc36 	bl	8006598 <HAL_RCC_GetPCLK2Freq>
 8008d2c:	0003      	movs	r3, r0
 8008d2e:	005a      	lsls	r2, r3, #1
 8008d30:	69fb      	ldr	r3, [r7, #28]
 8008d32:	685b      	ldr	r3, [r3, #4]
 8008d34:	085b      	lsrs	r3, r3, #1
 8008d36:	18d2      	adds	r2, r2, r3
 8008d38:	69fb      	ldr	r3, [r7, #28]
 8008d3a:	685b      	ldr	r3, [r3, #4]
 8008d3c:	0019      	movs	r1, r3
 8008d3e:	0010      	movs	r0, r2
 8008d40:	f7f7 f9e2 	bl	8000108 <__aeabi_uidiv>
 8008d44:	0003      	movs	r3, r0
 8008d46:	001a      	movs	r2, r3
 8008d48:	2310      	movs	r3, #16
 8008d4a:	2118      	movs	r1, #24
 8008d4c:	468c      	mov	ip, r1
 8008d4e:	44bc      	add	ip, r7
 8008d50:	4463      	add	r3, ip
 8008d52:	801a      	strh	r2, [r3, #0]
      break;
 8008d54:	e060      	b.n	8008e18 <UART_SetConfig+0x4fc>
    case UART_CLOCKSOURCE_HSI:
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008d56:	4b96      	ldr	r3, [pc, #600]	; (8008fb0 <UART_SetConfig+0x694>)
 8008d58:	681b      	ldr	r3, [r3, #0]
 8008d5a:	2210      	movs	r2, #16
 8008d5c:	4013      	ands	r3, r2
 8008d5e:	d013      	beq.n	8008d88 <UART_SetConfig+0x46c>
      {
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8((HSI_VALUE >> 2U), huart->Init.BaudRate));
 8008d60:	69fb      	ldr	r3, [r7, #28]
 8008d62:	685b      	ldr	r3, [r3, #4]
 8008d64:	085b      	lsrs	r3, r3, #1
 8008d66:	4a93      	ldr	r2, [pc, #588]	; (8008fb4 <UART_SetConfig+0x698>)
 8008d68:	189a      	adds	r2, r3, r2
 8008d6a:	69fb      	ldr	r3, [r7, #28]
 8008d6c:	685b      	ldr	r3, [r3, #4]
 8008d6e:	0019      	movs	r1, r3
 8008d70:	0010      	movs	r0, r2
 8008d72:	f7f7 f9c9 	bl	8000108 <__aeabi_uidiv>
 8008d76:	0003      	movs	r3, r0
 8008d78:	001a      	movs	r2, r3
 8008d7a:	2310      	movs	r3, #16
 8008d7c:	2118      	movs	r1, #24
 8008d7e:	468c      	mov	ip, r1
 8008d80:	44bc      	add	ip, r7
 8008d82:	4463      	add	r3, ip
 8008d84:	801a      	strh	r2, [r3, #0]
      }
      else
      {
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate)); 
      }
      break;
 8008d86:	e047      	b.n	8008e18 <UART_SetConfig+0x4fc>
      {
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8((HSI_VALUE >> 2U), huart->Init.BaudRate));
      }
      else
      {
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate)); 
 8008d88:	69fb      	ldr	r3, [r7, #28]
 8008d8a:	685b      	ldr	r3, [r3, #4]
 8008d8c:	085b      	lsrs	r3, r3, #1
 8008d8e:	4a8a      	ldr	r2, [pc, #552]	; (8008fb8 <UART_SetConfig+0x69c>)
 8008d90:	189a      	adds	r2, r3, r2
 8008d92:	69fb      	ldr	r3, [r7, #28]
 8008d94:	685b      	ldr	r3, [r3, #4]
 8008d96:	0019      	movs	r1, r3
 8008d98:	0010      	movs	r0, r2
 8008d9a:	f7f7 f9b5 	bl	8000108 <__aeabi_uidiv>
 8008d9e:	0003      	movs	r3, r0
 8008da0:	001a      	movs	r2, r3
 8008da2:	2310      	movs	r3, #16
 8008da4:	2118      	movs	r1, #24
 8008da6:	468c      	mov	ip, r1
 8008da8:	44bc      	add	ip, r7
 8008daa:	4463      	add	r3, ip
 8008dac:	801a      	strh	r2, [r3, #0]
      }
      break;
 8008dae:	e033      	b.n	8008e18 <UART_SetConfig+0x4fc>
    case UART_CLOCKSOURCE_SYSCLK:
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8008db0:	f7fd fb52 	bl	8006458 <HAL_RCC_GetSysClockFreq>
 8008db4:	0003      	movs	r3, r0
 8008db6:	005a      	lsls	r2, r3, #1
 8008db8:	69fb      	ldr	r3, [r7, #28]
 8008dba:	685b      	ldr	r3, [r3, #4]
 8008dbc:	085b      	lsrs	r3, r3, #1
 8008dbe:	18d2      	adds	r2, r2, r3
 8008dc0:	69fb      	ldr	r3, [r7, #28]
 8008dc2:	685b      	ldr	r3, [r3, #4]
 8008dc4:	0019      	movs	r1, r3
 8008dc6:	0010      	movs	r0, r2
 8008dc8:	f7f7 f99e 	bl	8000108 <__aeabi_uidiv>
 8008dcc:	0003      	movs	r3, r0
 8008dce:	001a      	movs	r2, r3
 8008dd0:	2310      	movs	r3, #16
 8008dd2:	2118      	movs	r1, #24
 8008dd4:	468c      	mov	ip, r1
 8008dd6:	44bc      	add	ip, r7
 8008dd8:	4463      	add	r3, ip
 8008dda:	801a      	strh	r2, [r3, #0]
      break;
 8008ddc:	e01c      	b.n	8008e18 <UART_SetConfig+0x4fc>
    case UART_CLOCKSOURCE_LSE:
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8008dde:	69fb      	ldr	r3, [r7, #28]
 8008de0:	685b      	ldr	r3, [r3, #4]
 8008de2:	085b      	lsrs	r3, r3, #1
 8008de4:	2280      	movs	r2, #128	; 0x80
 8008de6:	0252      	lsls	r2, r2, #9
 8008de8:	189a      	adds	r2, r3, r2
 8008dea:	69fb      	ldr	r3, [r7, #28]
 8008dec:	685b      	ldr	r3, [r3, #4]
 8008dee:	0019      	movs	r1, r3
 8008df0:	0010      	movs	r0, r2
 8008df2:	f7f7 f989 	bl	8000108 <__aeabi_uidiv>
 8008df6:	0003      	movs	r3, r0
 8008df8:	001a      	movs	r2, r3
 8008dfa:	2310      	movs	r3, #16
 8008dfc:	2118      	movs	r1, #24
 8008dfe:	468c      	mov	ip, r1
 8008e00:	44bc      	add	ip, r7
 8008e02:	4463      	add	r3, ip
 8008e04:	801a      	strh	r2, [r3, #0]
      break;
 8008e06:	e007      	b.n	8008e18 <UART_SetConfig+0x4fc>
    case UART_CLOCKSOURCE_UNDEFINED:
    default:
        ret = HAL_ERROR;
 8008e08:	230f      	movs	r3, #15
 8008e0a:	2218      	movs	r2, #24
 8008e0c:	4694      	mov	ip, r2
 8008e0e:	44bc      	add	ip, r7
 8008e10:	4463      	add	r3, ip
 8008e12:	2201      	movs	r2, #1
 8008e14:	701a      	strb	r2, [r3, #0]
      break;
 8008e16:	46c0      	nop			; (mov r8, r8)
    }

    brrtemp = usartdiv & 0xFFF0U;
 8008e18:	230c      	movs	r3, #12
 8008e1a:	2218      	movs	r2, #24
 8008e1c:	4694      	mov	ip, r2
 8008e1e:	44bc      	add	ip, r7
 8008e20:	4463      	add	r3, ip
 8008e22:	2210      	movs	r2, #16
 8008e24:	2118      	movs	r1, #24
 8008e26:	468c      	mov	ip, r1
 8008e28:	44bc      	add	ip, r7
 8008e2a:	4462      	add	r2, ip
 8008e2c:	8812      	ldrh	r2, [r2, #0]
 8008e2e:	210f      	movs	r1, #15
 8008e30:	438a      	bics	r2, r1
 8008e32:	801a      	strh	r2, [r3, #0]
    brrtemp |= (uint16_t)((uint16_t)(usartdiv & (uint16_t)0x000FU) >> (uint16_t)1U);
 8008e34:	2310      	movs	r3, #16
 8008e36:	2218      	movs	r2, #24
 8008e38:	4694      	mov	ip, r2
 8008e3a:	44bc      	add	ip, r7
 8008e3c:	4463      	add	r3, ip
 8008e3e:	881b      	ldrh	r3, [r3, #0]
 8008e40:	105b      	asrs	r3, r3, #1
 8008e42:	b21b      	sxth	r3, r3
 8008e44:	2207      	movs	r2, #7
 8008e46:	4013      	ands	r3, r2
 8008e48:	b21a      	sxth	r2, r3
 8008e4a:	230c      	movs	r3, #12
 8008e4c:	2118      	movs	r1, #24
 8008e4e:	468c      	mov	ip, r1
 8008e50:	44bc      	add	ip, r7
 8008e52:	4463      	add	r3, ip
 8008e54:	2100      	movs	r1, #0
 8008e56:	5e5b      	ldrsh	r3, [r3, r1]
 8008e58:	4313      	orrs	r3, r2
 8008e5a:	b21a      	sxth	r2, r3
 8008e5c:	230c      	movs	r3, #12
 8008e5e:	2118      	movs	r1, #24
 8008e60:	468c      	mov	ip, r1
 8008e62:	44bc      	add	ip, r7
 8008e64:	4463      	add	r3, ip
 8008e66:	801a      	strh	r2, [r3, #0]
    huart->Instance->BRR = brrtemp;
 8008e68:	69fb      	ldr	r3, [r7, #28]
 8008e6a:	681b      	ldr	r3, [r3, #0]
 8008e6c:	220c      	movs	r2, #12
 8008e6e:	2118      	movs	r1, #24
 8008e70:	468c      	mov	ip, r1
 8008e72:	44bc      	add	ip, r7
 8008e74:	4462      	add	r2, ip
 8008e76:	8812      	ldrh	r2, [r2, #0]
 8008e78:	60da      	str	r2, [r3, #12]
 8008e7a:	e08d      	b.n	8008f98 <UART_SetConfig+0x67c>
  }
  else
  {
    switch (clocksource)
 8008e7c:	2313      	movs	r3, #19
 8008e7e:	2218      	movs	r2, #24
 8008e80:	4694      	mov	ip, r2
 8008e82:	44bc      	add	ip, r7
 8008e84:	4463      	add	r3, ip
 8008e86:	781b      	ldrb	r3, [r3, #0]
 8008e88:	2b08      	cmp	r3, #8
 8008e8a:	d900      	bls.n	8008e8e <UART_SetConfig+0x572>
 8008e8c:	e07c      	b.n	8008f88 <UART_SetConfig+0x66c>
 8008e8e:	009a      	lsls	r2, r3, #2
 8008e90:	4b4a      	ldr	r3, [pc, #296]	; (8008fbc <UART_SetConfig+0x6a0>)
 8008e92:	18d3      	adds	r3, r2, r3
 8008e94:	681b      	ldr	r3, [r3, #0]
 8008e96:	469f      	mov	pc, r3
    {
    case UART_CLOCKSOURCE_PCLK1:
      huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8008e98:	69fb      	ldr	r3, [r7, #28]
 8008e9a:	681c      	ldr	r4, [r3, #0]
 8008e9c:	f7fd fb66 	bl	800656c <HAL_RCC_GetPCLK1Freq>
 8008ea0:	0002      	movs	r2, r0
 8008ea2:	69fb      	ldr	r3, [r7, #28]
 8008ea4:	685b      	ldr	r3, [r3, #4]
 8008ea6:	085b      	lsrs	r3, r3, #1
 8008ea8:	18d2      	adds	r2, r2, r3
 8008eaa:	69fb      	ldr	r3, [r7, #28]
 8008eac:	685b      	ldr	r3, [r3, #4]
 8008eae:	0019      	movs	r1, r3
 8008eb0:	0010      	movs	r0, r2
 8008eb2:	f7f7 f929 	bl	8000108 <__aeabi_uidiv>
 8008eb6:	0003      	movs	r3, r0
 8008eb8:	041b      	lsls	r3, r3, #16
 8008eba:	0c1b      	lsrs	r3, r3, #16
 8008ebc:	60e3      	str	r3, [r4, #12]
      break;
 8008ebe:	e06b      	b.n	8008f98 <UART_SetConfig+0x67c>
    case UART_CLOCKSOURCE_PCLK2:
      huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8008ec0:	69fb      	ldr	r3, [r7, #28]
 8008ec2:	681c      	ldr	r4, [r3, #0]
 8008ec4:	f7fd fb68 	bl	8006598 <HAL_RCC_GetPCLK2Freq>
 8008ec8:	0002      	movs	r2, r0
 8008eca:	69fb      	ldr	r3, [r7, #28]
 8008ecc:	685b      	ldr	r3, [r3, #4]
 8008ece:	085b      	lsrs	r3, r3, #1
 8008ed0:	18d2      	adds	r2, r2, r3
 8008ed2:	69fb      	ldr	r3, [r7, #28]
 8008ed4:	685b      	ldr	r3, [r3, #4]
 8008ed6:	0019      	movs	r1, r3
 8008ed8:	0010      	movs	r0, r2
 8008eda:	f7f7 f915 	bl	8000108 <__aeabi_uidiv>
 8008ede:	0003      	movs	r3, r0
 8008ee0:	041b      	lsls	r3, r3, #16
 8008ee2:	0c1b      	lsrs	r3, r3, #16
 8008ee4:	60e3      	str	r3, [r4, #12]
      break;
 8008ee6:	e057      	b.n	8008f98 <UART_SetConfig+0x67c>
    case UART_CLOCKSOURCE_HSI:
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008ee8:	4b31      	ldr	r3, [pc, #196]	; (8008fb0 <UART_SetConfig+0x694>)
 8008eea:	681b      	ldr	r3, [r3, #0]
 8008eec:	2210      	movs	r2, #16
 8008eee:	4013      	ands	r3, r2
 8008ef0:	d011      	beq.n	8008f16 <UART_SetConfig+0x5fa>
      {
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16((HSI_VALUE >> 2U), huart->Init.BaudRate));
 8008ef2:	69fb      	ldr	r3, [r7, #28]
 8008ef4:	681c      	ldr	r4, [r3, #0]
 8008ef6:	69fb      	ldr	r3, [r7, #28]
 8008ef8:	685b      	ldr	r3, [r3, #4]
 8008efa:	085b      	lsrs	r3, r3, #1
 8008efc:	4a30      	ldr	r2, [pc, #192]	; (8008fc0 <UART_SetConfig+0x6a4>)
 8008efe:	189a      	adds	r2, r3, r2
 8008f00:	69fb      	ldr	r3, [r7, #28]
 8008f02:	685b      	ldr	r3, [r3, #4]
 8008f04:	0019      	movs	r1, r3
 8008f06:	0010      	movs	r0, r2
 8008f08:	f7f7 f8fe 	bl	8000108 <__aeabi_uidiv>
 8008f0c:	0003      	movs	r3, r0
 8008f0e:	041b      	lsls	r3, r3, #16
 8008f10:	0c1b      	lsrs	r3, r3, #16
 8008f12:	60e3      	str	r3, [r4, #12]
      }
      else
      {
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
      }
      break;
 8008f14:	e040      	b.n	8008f98 <UART_SetConfig+0x67c>
      {
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16((HSI_VALUE >> 2U), huart->Init.BaudRate));
      }
      else
      {
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8008f16:	69fb      	ldr	r3, [r7, #28]
 8008f18:	681c      	ldr	r4, [r3, #0]
 8008f1a:	69fb      	ldr	r3, [r7, #28]
 8008f1c:	685b      	ldr	r3, [r3, #4]
 8008f1e:	085b      	lsrs	r3, r3, #1
 8008f20:	4a28      	ldr	r2, [pc, #160]	; (8008fc4 <UART_SetConfig+0x6a8>)
 8008f22:	189a      	adds	r2, r3, r2
 8008f24:	69fb      	ldr	r3, [r7, #28]
 8008f26:	685b      	ldr	r3, [r3, #4]
 8008f28:	0019      	movs	r1, r3
 8008f2a:	0010      	movs	r0, r2
 8008f2c:	f7f7 f8ec 	bl	8000108 <__aeabi_uidiv>
 8008f30:	0003      	movs	r3, r0
 8008f32:	041b      	lsls	r3, r3, #16
 8008f34:	0c1b      	lsrs	r3, r3, #16
 8008f36:	60e3      	str	r3, [r4, #12]
      }
      break;
 8008f38:	e02e      	b.n	8008f98 <UART_SetConfig+0x67c>
    case UART_CLOCKSOURCE_SYSCLK:
      huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8008f3a:	69fb      	ldr	r3, [r7, #28]
 8008f3c:	681c      	ldr	r4, [r3, #0]
 8008f3e:	f7fd fa8b 	bl	8006458 <HAL_RCC_GetSysClockFreq>
 8008f42:	0002      	movs	r2, r0
 8008f44:	69fb      	ldr	r3, [r7, #28]
 8008f46:	685b      	ldr	r3, [r3, #4]
 8008f48:	085b      	lsrs	r3, r3, #1
 8008f4a:	18d2      	adds	r2, r2, r3
 8008f4c:	69fb      	ldr	r3, [r7, #28]
 8008f4e:	685b      	ldr	r3, [r3, #4]
 8008f50:	0019      	movs	r1, r3
 8008f52:	0010      	movs	r0, r2
 8008f54:	f7f7 f8d8 	bl	8000108 <__aeabi_uidiv>
 8008f58:	0003      	movs	r3, r0
 8008f5a:	041b      	lsls	r3, r3, #16
 8008f5c:	0c1b      	lsrs	r3, r3, #16
 8008f5e:	60e3      	str	r3, [r4, #12]
      break;
 8008f60:	e01a      	b.n	8008f98 <UART_SetConfig+0x67c>
    case UART_CLOCKSOURCE_LSE:
      huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8008f62:	69fb      	ldr	r3, [r7, #28]
 8008f64:	681c      	ldr	r4, [r3, #0]
 8008f66:	69fb      	ldr	r3, [r7, #28]
 8008f68:	685b      	ldr	r3, [r3, #4]
 8008f6a:	085b      	lsrs	r3, r3, #1
 8008f6c:	2280      	movs	r2, #128	; 0x80
 8008f6e:	0212      	lsls	r2, r2, #8
 8008f70:	189a      	adds	r2, r3, r2
 8008f72:	69fb      	ldr	r3, [r7, #28]
 8008f74:	685b      	ldr	r3, [r3, #4]
 8008f76:	0019      	movs	r1, r3
 8008f78:	0010      	movs	r0, r2
 8008f7a:	f7f7 f8c5 	bl	8000108 <__aeabi_uidiv>
 8008f7e:	0003      	movs	r3, r0
 8008f80:	041b      	lsls	r3, r3, #16
 8008f82:	0c1b      	lsrs	r3, r3, #16
 8008f84:	60e3      	str	r3, [r4, #12]
      break;
 8008f86:	e007      	b.n	8008f98 <UART_SetConfig+0x67c>
    case UART_CLOCKSOURCE_UNDEFINED:
    default:
        ret = HAL_ERROR;
 8008f88:	230f      	movs	r3, #15
 8008f8a:	2218      	movs	r2, #24
 8008f8c:	4694      	mov	ip, r2
 8008f8e:	44bc      	add	ip, r7
 8008f90:	4463      	add	r3, ip
 8008f92:	2201      	movs	r2, #1
 8008f94:	701a      	strb	r2, [r3, #0]
      break;
 8008f96:	46c0      	nop			; (mov r8, r8)
    }
  }

  return ret;
 8008f98:	230f      	movs	r3, #15
 8008f9a:	2218      	movs	r2, #24
 8008f9c:	4694      	mov	ip, r2
 8008f9e:	44bc      	add	ip, r7
 8008fa0:	4463      	add	r3, ip
 8008fa2:	781b      	ldrb	r3, [r3, #0]

}
 8008fa4:	0018      	movs	r0, r3
 8008fa6:	46bd      	mov	sp, r7
 8008fa8:	b00c      	add	sp, #48	; 0x30
 8008faa:	bdb0      	pop	{r4, r5, r7, pc}
 8008fac:	0800c774 	.word	0x0800c774
 8008fb0:	40021000 	.word	0x40021000
 8008fb4:	007a1200 	.word	0x007a1200
 8008fb8:	01e84800 	.word	0x01e84800
 8008fbc:	0800c798 	.word	0x0800c798
 8008fc0:	003d0900 	.word	0x003d0900
 8008fc4:	00f42400 	.word	0x00f42400

08008fc8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart: UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008fc8:	b580      	push	{r7, lr}
 8008fca:	b082      	sub	sp, #8
 8008fcc:	af00      	add	r7, sp, #0
 8008fce:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008fd4:	2201      	movs	r2, #1
 8008fd6:	4013      	ands	r3, r2
 8008fd8:	d00a      	beq.n	8008ff0 <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	681b      	ldr	r3, [r3, #0]
 8008fde:	687a      	ldr	r2, [r7, #4]
 8008fe0:	6812      	ldr	r2, [r2, #0]
 8008fe2:	6852      	ldr	r2, [r2, #4]
 8008fe4:	4945      	ldr	r1, [pc, #276]	; (80090fc <UART_AdvFeatureConfig+0x134>)
 8008fe6:	4011      	ands	r1, r2
 8008fe8:	687a      	ldr	r2, [r7, #4]
 8008fea:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8008fec:	430a      	orrs	r2, r1
 8008fee:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ff4:	2202      	movs	r2, #2
 8008ff6:	4013      	ands	r3, r2
 8008ff8:	d00a      	beq.n	8009010 <UART_AdvFeatureConfig+0x48>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	681b      	ldr	r3, [r3, #0]
 8008ffe:	687a      	ldr	r2, [r7, #4]
 8009000:	6812      	ldr	r2, [r2, #0]
 8009002:	6852      	ldr	r2, [r2, #4]
 8009004:	493e      	ldr	r1, [pc, #248]	; (8009100 <UART_AdvFeatureConfig+0x138>)
 8009006:	4011      	ands	r1, r2
 8009008:	687a      	ldr	r2, [r7, #4]
 800900a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800900c:	430a      	orrs	r2, r1
 800900e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009014:	2204      	movs	r2, #4
 8009016:	4013      	ands	r3, r2
 8009018:	d00a      	beq.n	8009030 <UART_AdvFeatureConfig+0x68>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	681b      	ldr	r3, [r3, #0]
 800901e:	687a      	ldr	r2, [r7, #4]
 8009020:	6812      	ldr	r2, [r2, #0]
 8009022:	6852      	ldr	r2, [r2, #4]
 8009024:	4937      	ldr	r1, [pc, #220]	; (8009104 <UART_AdvFeatureConfig+0x13c>)
 8009026:	4011      	ands	r1, r2
 8009028:	687a      	ldr	r2, [r7, #4]
 800902a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800902c:	430a      	orrs	r2, r1
 800902e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009034:	2208      	movs	r2, #8
 8009036:	4013      	ands	r3, r2
 8009038:	d00a      	beq.n	8009050 <UART_AdvFeatureConfig+0x88>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	681b      	ldr	r3, [r3, #0]
 800903e:	687a      	ldr	r2, [r7, #4]
 8009040:	6812      	ldr	r2, [r2, #0]
 8009042:	6852      	ldr	r2, [r2, #4]
 8009044:	4930      	ldr	r1, [pc, #192]	; (8009108 <UART_AdvFeatureConfig+0x140>)
 8009046:	4011      	ands	r1, r2
 8009048:	687a      	ldr	r2, [r7, #4]
 800904a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800904c:	430a      	orrs	r2, r1
 800904e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009054:	2210      	movs	r2, #16
 8009056:	4013      	ands	r3, r2
 8009058:	d00a      	beq.n	8009070 <UART_AdvFeatureConfig+0xa8>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	681b      	ldr	r3, [r3, #0]
 800905e:	687a      	ldr	r2, [r7, #4]
 8009060:	6812      	ldr	r2, [r2, #0]
 8009062:	6892      	ldr	r2, [r2, #8]
 8009064:	4929      	ldr	r1, [pc, #164]	; (800910c <UART_AdvFeatureConfig+0x144>)
 8009066:	4011      	ands	r1, r2
 8009068:	687a      	ldr	r2, [r7, #4]
 800906a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800906c:	430a      	orrs	r2, r1
 800906e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009074:	2220      	movs	r2, #32
 8009076:	4013      	ands	r3, r2
 8009078:	d00a      	beq.n	8009090 <UART_AdvFeatureConfig+0xc8>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	681b      	ldr	r3, [r3, #0]
 800907e:	687a      	ldr	r2, [r7, #4]
 8009080:	6812      	ldr	r2, [r2, #0]
 8009082:	6892      	ldr	r2, [r2, #8]
 8009084:	4922      	ldr	r1, [pc, #136]	; (8009110 <UART_AdvFeatureConfig+0x148>)
 8009086:	4011      	ands	r1, r2
 8009088:	687a      	ldr	r2, [r7, #4]
 800908a:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800908c:	430a      	orrs	r2, r1
 800908e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009094:	2240      	movs	r2, #64	; 0x40
 8009096:	4013      	ands	r3, r2
 8009098:	d01b      	beq.n	80090d2 <UART_AdvFeatureConfig+0x10a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	681b      	ldr	r3, [r3, #0]
 800909e:	687a      	ldr	r2, [r7, #4]
 80090a0:	6812      	ldr	r2, [r2, #0]
 80090a2:	6852      	ldr	r2, [r2, #4]
 80090a4:	491b      	ldr	r1, [pc, #108]	; (8009114 <UART_AdvFeatureConfig+0x14c>)
 80090a6:	4011      	ands	r1, r2
 80090a8:	687a      	ldr	r2, [r7, #4]
 80090aa:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80090ac:	430a      	orrs	r2, r1
 80090ae:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80090b4:	2380      	movs	r3, #128	; 0x80
 80090b6:	035b      	lsls	r3, r3, #13
 80090b8:	429a      	cmp	r2, r3
 80090ba:	d10a      	bne.n	80090d2 <UART_AdvFeatureConfig+0x10a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	681b      	ldr	r3, [r3, #0]
 80090c0:	687a      	ldr	r2, [r7, #4]
 80090c2:	6812      	ldr	r2, [r2, #0]
 80090c4:	6852      	ldr	r2, [r2, #4]
 80090c6:	4914      	ldr	r1, [pc, #80]	; (8009118 <UART_AdvFeatureConfig+0x150>)
 80090c8:	4011      	ands	r1, r2
 80090ca:	687a      	ldr	r2, [r7, #4]
 80090cc:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80090ce:	430a      	orrs	r2, r1
 80090d0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80090d6:	2280      	movs	r2, #128	; 0x80
 80090d8:	4013      	ands	r3, r2
 80090da:	d00a      	beq.n	80090f2 <UART_AdvFeatureConfig+0x12a>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	681b      	ldr	r3, [r3, #0]
 80090e0:	687a      	ldr	r2, [r7, #4]
 80090e2:	6812      	ldr	r2, [r2, #0]
 80090e4:	6852      	ldr	r2, [r2, #4]
 80090e6:	490d      	ldr	r1, [pc, #52]	; (800911c <UART_AdvFeatureConfig+0x154>)
 80090e8:	4011      	ands	r1, r2
 80090ea:	687a      	ldr	r2, [r7, #4]
 80090ec:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80090ee:	430a      	orrs	r2, r1
 80090f0:	605a      	str	r2, [r3, #4]
  }
}
 80090f2:	46c0      	nop			; (mov r8, r8)
 80090f4:	46bd      	mov	sp, r7
 80090f6:	b002      	add	sp, #8
 80090f8:	bd80      	pop	{r7, pc}
 80090fa:	46c0      	nop			; (mov r8, r8)
 80090fc:	fffdffff 	.word	0xfffdffff
 8009100:	fffeffff 	.word	0xfffeffff
 8009104:	fffbffff 	.word	0xfffbffff
 8009108:	ffff7fff 	.word	0xffff7fff
 800910c:	ffffefff 	.word	0xffffefff
 8009110:	ffffdfff 	.word	0xffffdfff
 8009114:	ffefffff 	.word	0xffefffff
 8009118:	ff9fffff 	.word	0xff9fffff
 800911c:	fff7ffff 	.word	0xfff7ffff

08009120 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009120:	b580      	push	{r7, lr}
 8009122:	b086      	sub	sp, #24
 8009124:	af02      	add	r7, sp, #8
 8009126:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8009128:	2300      	movs	r3, #0
 800912a:	60fb      	str	r3, [r7, #12]

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	2200      	movs	r2, #0
 8009130:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8009132:	f7fb fdb3 	bl	8004c9c <HAL_GetTick>
 8009136:	0003      	movs	r3, r0
 8009138:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	681b      	ldr	r3, [r3, #0]
 800913e:	681b      	ldr	r3, [r3, #0]
 8009140:	2208      	movs	r2, #8
 8009142:	4013      	ands	r3, r2
 8009144:	d00d      	beq.n	8009162 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009146:	68fa      	ldr	r2, [r7, #12]
 8009148:	2380      	movs	r3, #128	; 0x80
 800914a:	0399      	lsls	r1, r3, #14
 800914c:	6878      	ldr	r0, [r7, #4]
 800914e:	4b17      	ldr	r3, [pc, #92]	; (80091ac <UART_CheckIdleState+0x8c>)
 8009150:	9300      	str	r3, [sp, #0]
 8009152:	0013      	movs	r3, r2
 8009154:	2200      	movs	r2, #0
 8009156:	f000 f82b 	bl	80091b0 <UART_WaitOnFlagUntilTimeout>
 800915a:	1e03      	subs	r3, r0, #0
 800915c:	d001      	beq.n	8009162 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800915e:	2303      	movs	r3, #3
 8009160:	e020      	b.n	80091a4 <UART_CheckIdleState+0x84>
    }
  }
  /* Check if the Receiver is enabled */
  if((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	681b      	ldr	r3, [r3, #0]
 8009166:	681b      	ldr	r3, [r3, #0]
 8009168:	2204      	movs	r2, #4
 800916a:	4013      	ands	r3, r2
 800916c:	d00d      	beq.n	800918a <UART_CheckIdleState+0x6a>
  {
    /* Wait until REACK flag is set */
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800916e:	68fa      	ldr	r2, [r7, #12]
 8009170:	2380      	movs	r3, #128	; 0x80
 8009172:	03d9      	lsls	r1, r3, #15
 8009174:	6878      	ldr	r0, [r7, #4]
 8009176:	4b0d      	ldr	r3, [pc, #52]	; (80091ac <UART_CheckIdleState+0x8c>)
 8009178:	9300      	str	r3, [sp, #0]
 800917a:	0013      	movs	r3, r2
 800917c:	2200      	movs	r2, #0
 800917e:	f000 f817 	bl	80091b0 <UART_WaitOnFlagUntilTimeout>
 8009182:	1e03      	subs	r3, r0, #0
 8009184:	d001      	beq.n	800918a <UART_CheckIdleState+0x6a>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009186:	2303      	movs	r3, #3
 8009188:	e00c      	b.n	80091a4 <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState  = HAL_UART_STATE_READY;
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	2269      	movs	r2, #105	; 0x69
 800918e:	2120      	movs	r1, #32
 8009190:	5499      	strb	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	226a      	movs	r2, #106	; 0x6a
 8009196:	2120      	movs	r1, #32
 8009198:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	2268      	movs	r2, #104	; 0x68
 800919e:	2100      	movs	r1, #0
 80091a0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80091a2:	2300      	movs	r3, #0
}
 80091a4:	0018      	movs	r0, r3
 80091a6:	46bd      	mov	sp, r7
 80091a8:	b004      	add	sp, #16
 80091aa:	bd80      	pop	{r7, pc}
 80091ac:	01ffffff 	.word	0x01ffffff

080091b0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80091b0:	b580      	push	{r7, lr}
 80091b2:	b084      	sub	sp, #16
 80091b4:	af00      	add	r7, sp, #0
 80091b6:	60f8      	str	r0, [r7, #12]
 80091b8:	60b9      	str	r1, [r7, #8]
 80091ba:	603b      	str	r3, [r7, #0]
 80091bc:	1dfb      	adds	r3, r7, #7
 80091be:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80091c0:	e02b      	b.n	800921a <UART_WaitOnFlagUntilTimeout+0x6a>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 80091c2:	69bb      	ldr	r3, [r7, #24]
 80091c4:	3301      	adds	r3, #1
 80091c6:	d028      	beq.n	800921a <UART_WaitOnFlagUntilTimeout+0x6a>
    {
      if((Timeout == 0) || ((HAL_GetTick()-Tickstart) > Timeout))
 80091c8:	69bb      	ldr	r3, [r7, #24]
 80091ca:	2b00      	cmp	r3, #0
 80091cc:	d007      	beq.n	80091de <UART_WaitOnFlagUntilTimeout+0x2e>
 80091ce:	f7fb fd65 	bl	8004c9c <HAL_GetTick>
 80091d2:	0002      	movs	r2, r0
 80091d4:	683b      	ldr	r3, [r7, #0]
 80091d6:	1ad2      	subs	r2, r2, r3
 80091d8:	69bb      	ldr	r3, [r7, #24]
 80091da:	429a      	cmp	r2, r3
 80091dc:	d91d      	bls.n	800921a <UART_WaitOnFlagUntilTimeout+0x6a>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80091de:	68fb      	ldr	r3, [r7, #12]
 80091e0:	681b      	ldr	r3, [r3, #0]
 80091e2:	68fa      	ldr	r2, [r7, #12]
 80091e4:	6812      	ldr	r2, [r2, #0]
 80091e6:	6812      	ldr	r2, [r2, #0]
 80091e8:	4916      	ldr	r1, [pc, #88]	; (8009244 <UART_WaitOnFlagUntilTimeout+0x94>)
 80091ea:	400a      	ands	r2, r1
 80091ec:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80091ee:	68fb      	ldr	r3, [r7, #12]
 80091f0:	681b      	ldr	r3, [r3, #0]
 80091f2:	68fa      	ldr	r2, [r7, #12]
 80091f4:	6812      	ldr	r2, [r2, #0]
 80091f6:	6892      	ldr	r2, [r2, #8]
 80091f8:	2101      	movs	r1, #1
 80091fa:	438a      	bics	r2, r1
 80091fc:	609a      	str	r2, [r3, #8]

        huart->gState  = HAL_UART_STATE_READY;
 80091fe:	68fb      	ldr	r3, [r7, #12]
 8009200:	2269      	movs	r2, #105	; 0x69
 8009202:	2120      	movs	r1, #32
 8009204:	5499      	strb	r1, [r3, r2]
        huart->RxState = HAL_UART_STATE_READY;
 8009206:	68fb      	ldr	r3, [r7, #12]
 8009208:	226a      	movs	r2, #106	; 0x6a
 800920a:	2120      	movs	r1, #32
 800920c:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800920e:	68fb      	ldr	r3, [r7, #12]
 8009210:	2268      	movs	r2, #104	; 0x68
 8009212:	2100      	movs	r1, #0
 8009214:	5499      	strb	r1, [r3, r2]
        return HAL_TIMEOUT;
 8009216:	2303      	movs	r3, #3
 8009218:	e00f      	b.n	800923a <UART_WaitOnFlagUntilTimeout+0x8a>
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800921a:	68fb      	ldr	r3, [r7, #12]
 800921c:	681b      	ldr	r3, [r3, #0]
 800921e:	69db      	ldr	r3, [r3, #28]
 8009220:	68ba      	ldr	r2, [r7, #8]
 8009222:	401a      	ands	r2, r3
 8009224:	68bb      	ldr	r3, [r7, #8]
 8009226:	1ad3      	subs	r3, r2, r3
 8009228:	425a      	negs	r2, r3
 800922a:	4153      	adcs	r3, r2
 800922c:	b2db      	uxtb	r3, r3
 800922e:	001a      	movs	r2, r3
 8009230:	1dfb      	adds	r3, r7, #7
 8009232:	781b      	ldrb	r3, [r3, #0]
 8009234:	429a      	cmp	r2, r3
 8009236:	d0c4      	beq.n	80091c2 <UART_WaitOnFlagUntilTimeout+0x12>
        __HAL_UNLOCK(huart);
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 8009238:	2300      	movs	r3, #0
}
 800923a:	0018      	movs	r0, r3
 800923c:	46bd      	mov	sp, r7
 800923e:	b004      	add	sp, #16
 8009240:	bd80      	pop	{r7, pc}
 8009242:	46c0      	nop			; (mov r8, r8)
 8009244:	fffffe5f 	.word	0xfffffe5f

08009248 <lora_Init>:
}
/**
 *  lora Init
 */
void lora_Init (LoRaMainCallback_t *callbacks, LoRaParam_t* LoRaParam )
{
 8009248:	b580      	push	{r7, lr}
 800924a:	b086      	sub	sp, #24
 800924c:	af00      	add	r7, sp, #0
 800924e:	6078      	str	r0, [r7, #4]
 8009250:	6039      	str	r1, [r7, #0]
  /* init the DeviceState*/
  DeviceState= DEVICE_STATE_INIT;
 8009252:	4b3a      	ldr	r3, [pc, #232]	; (800933c <lora_Init+0xf4>)
 8009254:	2200      	movs	r2, #0
 8009256:	701a      	strb	r2, [r3, #0]
  
  /* init the Tx Duty Cycle*/
  LoRaParamInit = LoRaParam;
 8009258:	4b39      	ldr	r3, [pc, #228]	; (8009340 <lora_Init+0xf8>)
 800925a:	683a      	ldr	r2, [r7, #0]
 800925c:	601a      	str	r2, [r3, #0]
  
  /* init the main call backs*/
  LoRaMainCallbacks = callbacks;
 800925e:	4b39      	ldr	r3, [pc, #228]	; (8009344 <lora_Init+0xfc>)
 8009260:	687a      	ldr	r2, [r7, #4]
 8009262:	601a      	str	r2, [r3, #0]
  
#if (STATIC_DEVICE_EUI != 1)
  LoRaMainCallbacks->BoardGetUniqueId( DevEui );  
 8009264:	4b37      	ldr	r3, [pc, #220]	; (8009344 <lora_Init+0xfc>)
 8009266:	681b      	ldr	r3, [r3, #0]
 8009268:	685b      	ldr	r3, [r3, #4]
 800926a:	4a37      	ldr	r2, [pc, #220]	; (8009348 <lora_Init+0x100>)
 800926c:	0010      	movs	r0, r2
 800926e:	4798      	blx	r3
#endif
  
#if( OVER_THE_AIR_ACTIVATION != 0 )

  PRINTF("OTAA\n\r"); 
 8009270:	4b36      	ldr	r3, [pc, #216]	; (800934c <lora_Init+0x104>)
 8009272:	0018      	movs	r0, r3
 8009274:	f002 f9b6 	bl	800b5e4 <vcom_Send>
  PRINTF("DevEui= %02X", DevEui[0]) ;for(int i=1; i<8 ; i++) {PRINTF("-%02X", DevEui[i]); }; PRINTF("\n\r");
 8009278:	4b33      	ldr	r3, [pc, #204]	; (8009348 <lora_Init+0x100>)
 800927a:	781b      	ldrb	r3, [r3, #0]
 800927c:	001a      	movs	r2, r3
 800927e:	4b34      	ldr	r3, [pc, #208]	; (8009350 <lora_Init+0x108>)
 8009280:	0011      	movs	r1, r2
 8009282:	0018      	movs	r0, r3
 8009284:	f002 f9ae 	bl	800b5e4 <vcom_Send>
 8009288:	2301      	movs	r3, #1
 800928a:	617b      	str	r3, [r7, #20]
 800928c:	e00c      	b.n	80092a8 <lora_Init+0x60>
 800928e:	4a2e      	ldr	r2, [pc, #184]	; (8009348 <lora_Init+0x100>)
 8009290:	697b      	ldr	r3, [r7, #20]
 8009292:	18d3      	adds	r3, r2, r3
 8009294:	781b      	ldrb	r3, [r3, #0]
 8009296:	001a      	movs	r2, r3
 8009298:	4b2e      	ldr	r3, [pc, #184]	; (8009354 <lora_Init+0x10c>)
 800929a:	0011      	movs	r1, r2
 800929c:	0018      	movs	r0, r3
 800929e:	f002 f9a1 	bl	800b5e4 <vcom_Send>
 80092a2:	697b      	ldr	r3, [r7, #20]
 80092a4:	3301      	adds	r3, #1
 80092a6:	617b      	str	r3, [r7, #20]
 80092a8:	697b      	ldr	r3, [r7, #20]
 80092aa:	2b07      	cmp	r3, #7
 80092ac:	ddef      	ble.n	800928e <lora_Init+0x46>
 80092ae:	4b2a      	ldr	r3, [pc, #168]	; (8009358 <lora_Init+0x110>)
 80092b0:	0018      	movs	r0, r3
 80092b2:	f002 f997 	bl	800b5e4 <vcom_Send>
  PRINTF("AppEui= %02X", AppEui[0]) ;for(int i=1; i<8 ; i++) {PRINTF("-%02X", AppEui[i]); }; PRINTF("\n\r");
 80092b6:	4b29      	ldr	r3, [pc, #164]	; (800935c <lora_Init+0x114>)
 80092b8:	781b      	ldrb	r3, [r3, #0]
 80092ba:	001a      	movs	r2, r3
 80092bc:	4b28      	ldr	r3, [pc, #160]	; (8009360 <lora_Init+0x118>)
 80092be:	0011      	movs	r1, r2
 80092c0:	0018      	movs	r0, r3
 80092c2:	f002 f98f 	bl	800b5e4 <vcom_Send>
 80092c6:	2301      	movs	r3, #1
 80092c8:	613b      	str	r3, [r7, #16]
 80092ca:	e00c      	b.n	80092e6 <lora_Init+0x9e>
 80092cc:	4a23      	ldr	r2, [pc, #140]	; (800935c <lora_Init+0x114>)
 80092ce:	693b      	ldr	r3, [r7, #16]
 80092d0:	18d3      	adds	r3, r2, r3
 80092d2:	781b      	ldrb	r3, [r3, #0]
 80092d4:	001a      	movs	r2, r3
 80092d6:	4b1f      	ldr	r3, [pc, #124]	; (8009354 <lora_Init+0x10c>)
 80092d8:	0011      	movs	r1, r2
 80092da:	0018      	movs	r0, r3
 80092dc:	f002 f982 	bl	800b5e4 <vcom_Send>
 80092e0:	693b      	ldr	r3, [r7, #16]
 80092e2:	3301      	adds	r3, #1
 80092e4:	613b      	str	r3, [r7, #16]
 80092e6:	693b      	ldr	r3, [r7, #16]
 80092e8:	2b07      	cmp	r3, #7
 80092ea:	ddef      	ble.n	80092cc <lora_Init+0x84>
 80092ec:	4b1a      	ldr	r3, [pc, #104]	; (8009358 <lora_Init+0x110>)
 80092ee:	0018      	movs	r0, r3
 80092f0:	f002 f978 	bl	800b5e4 <vcom_Send>
  PRINTF("AppKey= %02X", AppKey[0]) ;for(int i=1; i<16; i++) {PRINTF(" %02X", AppKey[i]); }; PRINTF("\n\n\r");
 80092f4:	4b1b      	ldr	r3, [pc, #108]	; (8009364 <lora_Init+0x11c>)
 80092f6:	781b      	ldrb	r3, [r3, #0]
 80092f8:	001a      	movs	r2, r3
 80092fa:	4b1b      	ldr	r3, [pc, #108]	; (8009368 <lora_Init+0x120>)
 80092fc:	0011      	movs	r1, r2
 80092fe:	0018      	movs	r0, r3
 8009300:	f002 f970 	bl	800b5e4 <vcom_Send>
 8009304:	2301      	movs	r3, #1
 8009306:	60fb      	str	r3, [r7, #12]
 8009308:	e00c      	b.n	8009324 <lora_Init+0xdc>
 800930a:	4a16      	ldr	r2, [pc, #88]	; (8009364 <lora_Init+0x11c>)
 800930c:	68fb      	ldr	r3, [r7, #12]
 800930e:	18d3      	adds	r3, r2, r3
 8009310:	781b      	ldrb	r3, [r3, #0]
 8009312:	001a      	movs	r2, r3
 8009314:	4b15      	ldr	r3, [pc, #84]	; (800936c <lora_Init+0x124>)
 8009316:	0011      	movs	r1, r2
 8009318:	0018      	movs	r0, r3
 800931a:	f002 f963 	bl	800b5e4 <vcom_Send>
 800931e:	68fb      	ldr	r3, [r7, #12]
 8009320:	3301      	adds	r3, #1
 8009322:	60fb      	str	r3, [r7, #12]
 8009324:	68fb      	ldr	r3, [r7, #12]
 8009326:	2b0f      	cmp	r3, #15
 8009328:	ddef      	ble.n	800930a <lora_Init+0xc2>
 800932a:	4b11      	ldr	r3, [pc, #68]	; (8009370 <lora_Init+0x128>)
 800932c:	0018      	movs	r0, r3
 800932e:	f002 f959 	bl	800b5e4 <vcom_Send>
  PRINTF("DevAdd=  %08X\n\r", DevAddr) ;
  PRINTF("NwkSKey= %02X", NwkSKey[0]) ;for(int i=1; i<16 ; i++) {PRINTF(" %02X", NwkSKey[i]); }; PRINTF("\n\r");
  PRINTF("AppSKey= %02X", AppSKey[0]) ;for(int i=1; i<16 ; i++) {PRINTF(" %02X", AppSKey[i]); }; PRINTF("\n\r");
#endif

}
 8009332:	46c0      	nop			; (mov r8, r8)
 8009334:	46bd      	mov	sp, r7
 8009336:	b006      	add	sp, #24
 8009338:	bd80      	pop	{r7, pc}
 800933a:	46c0      	nop			; (mov r8, r8)
 800933c:	2000021c 	.word	0x2000021c
 8009340:	20000218 	.word	0x20000218
 8009344:	20000220 	.word	0x20000220
 8009348:	20000028 	.word	0x20000028
 800934c:	0800c45c 	.word	0x0800c45c
 8009350:	0800c464 	.word	0x0800c464
 8009354:	0800c474 	.word	0x0800c474
 8009358:	0800c47c 	.word	0x0800c47c
 800935c:	20000030 	.word	0x20000030
 8009360:	0800c480 	.word	0x0800c480
 8009364:	20000038 	.word	0x20000038
 8009368:	0800c490 	.word	0x0800c490
 800936c:	0800c4a0 	.word	0x0800c4a0
 8009370:	0800c4a8 	.word	0x0800c4a8

08009374 <DelayMs>:
/* Includes ------------------------------------------------------------------*/
#include "hw.h"
#include "timeServer.h"

void DelayMs( uint32_t ms )
{
 8009374:	b580      	push	{r7, lr}
 8009376:	b082      	sub	sp, #8
 8009378:	af00      	add	r7, sp, #0
 800937a:	6078      	str	r0, [r7, #4]
  HW_RTC_DelayMs( ms );
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	0018      	movs	r0, r3
 8009380:	f000 fd6c 	bl	8009e5c <HW_RTC_DelayMs>

}
 8009384:	46c0      	nop			; (mov r8, r8)
 8009386:	46bd      	mov	sp, r7
 8009388:	b002      	add	sp, #8
 800938a:	bd80      	pop	{r7, pc}

0800938c <LowPower_Disable>:
 * \brief API to set flag allowing power mode
 *
 * \param [IN] enum e_LOW_POWER_State_Id_t  
 */
void LowPower_Disable( e_LOW_POWER_State_Id_t state )
{
 800938c:	b580      	push	{r7, lr}
 800938e:	b086      	sub	sp, #24
 8009390:	af00      	add	r7, sp, #0
 8009392:	0002      	movs	r2, r0
 8009394:	1dfb      	adds	r3, r7, #7
 8009396:	701a      	strb	r2, [r3, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8009398:	f3ef 8310 	mrs	r3, PRIMASK
 800939c:	613b      	str	r3, [r7, #16]
  return(result);
 800939e:	693b      	ldr	r3, [r7, #16]
  BACKUP_PRIMASK();
 80093a0:	617b      	str	r3, [r7, #20]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80093a2:	b672      	cpsid	i
  
  DISABLE_IRQ( );
  
  LowPower_State |= state;
 80093a4:	1dfb      	adds	r3, r7, #7
 80093a6:	781a      	ldrb	r2, [r3, #0]
 80093a8:	4b06      	ldr	r3, [pc, #24]	; (80093c4 <LowPower_Disable+0x38>)
 80093aa:	681b      	ldr	r3, [r3, #0]
 80093ac:	431a      	orrs	r2, r3
 80093ae:	4b05      	ldr	r3, [pc, #20]	; (80093c4 <LowPower_Disable+0x38>)
 80093b0:	601a      	str	r2, [r3, #0]
 80093b2:	697b      	ldr	r3, [r7, #20]
 80093b4:	60fb      	str	r3, [r7, #12]

    \param [in]    priMask  Priority Mask
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80093b6:	68fb      	ldr	r3, [r7, #12]
 80093b8:	f383 8810 	msr	PRIMASK, r3

  RESTORE_PRIMASK( );
}
 80093bc:	46c0      	nop			; (mov r8, r8)
 80093be:	46bd      	mov	sp, r7
 80093c0:	b006      	add	sp, #24
 80093c2:	bd80      	pop	{r7, pc}
 80093c4:	20000224 	.word	0x20000224

080093c8 <LowPower_Enable>:
 * \brief API to reset flag allowing power mode
 *
 * \param [IN] enum e_LOW_POWER_State_Id_t 
 */
void LowPower_Enable( e_LOW_POWER_State_Id_t state )
{
 80093c8:	b580      	push	{r7, lr}
 80093ca:	b086      	sub	sp, #24
 80093cc:	af00      	add	r7, sp, #0
 80093ce:	0002      	movs	r2, r0
 80093d0:	1dfb      	adds	r3, r7, #7
 80093d2:	701a      	strb	r2, [r3, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80093d4:	f3ef 8310 	mrs	r3, PRIMASK
 80093d8:	613b      	str	r3, [r7, #16]
  return(result);
 80093da:	693b      	ldr	r3, [r7, #16]
  BACKUP_PRIMASK();
 80093dc:	617b      	str	r3, [r7, #20]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80093de:	b672      	cpsid	i
  
  DISABLE_IRQ( );
  
  LowPower_State &= ~state;
 80093e0:	1dfb      	adds	r3, r7, #7
 80093e2:	781b      	ldrb	r3, [r3, #0]
 80093e4:	43db      	mvns	r3, r3
 80093e6:	001a      	movs	r2, r3
 80093e8:	4b06      	ldr	r3, [pc, #24]	; (8009404 <LowPower_Enable+0x3c>)
 80093ea:	681b      	ldr	r3, [r3, #0]
 80093ec:	401a      	ands	r2, r3
 80093ee:	4b05      	ldr	r3, [pc, #20]	; (8009404 <LowPower_Enable+0x3c>)
 80093f0:	601a      	str	r2, [r3, #0]
 80093f2:	697b      	ldr	r3, [r7, #20]
 80093f4:	60fb      	str	r3, [r7, #12]

    \param [in]    priMask  Priority Mask
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80093f6:	68fb      	ldr	r3, [r7, #12]
 80093f8:	f383 8810 	msr	PRIMASK, r3
  
  RESTORE_PRIMASK( );
}
 80093fc:	46c0      	nop			; (mov r8, r8)
 80093fe:	46bd      	mov	sp, r7
 8009400:	b006      	add	sp, #24
 8009402:	bd80      	pop	{r7, pc}
 8009404:	20000224 	.word	0x20000224

08009408 <LowPower_GetState>:
 * \note When flag is 0, low power mode is allowed
 * \param [IN] state
 * \retval flag state 
 */
uint32_t LowPower_GetState( void )
{
 8009408:	b580      	push	{r7, lr}
 800940a:	af00      	add	r7, sp, #0
  return LowPower_State;
 800940c:	4b02      	ldr	r3, [pc, #8]	; (8009418 <LowPower_GetState+0x10>)
 800940e:	681b      	ldr	r3, [r3, #0]
}
 8009410:	0018      	movs	r0, r3
 8009412:	46bd      	mov	sp, r7
 8009414:	bd80      	pop	{r7, pc}
 8009416:	46c0      	nop			; (mov r8, r8)
 8009418:	20000224 	.word	0x20000224

0800941c <TimerInit>:
static bool TimerExists( TimerEvent_t *obj );



void TimerInit( TimerEvent_t *obj, void ( *callback )( void ) )
{
 800941c:	b580      	push	{r7, lr}
 800941e:	b082      	sub	sp, #8
 8009420:	af00      	add	r7, sp, #0
 8009422:	6078      	str	r0, [r7, #4]
 8009424:	6039      	str	r1, [r7, #0]
  obj->Timestamp = 0;
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	2200      	movs	r2, #0
 800942a:	601a      	str	r2, [r3, #0]
  obj->ReloadValue = 0;
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	2200      	movs	r2, #0
 8009430:	605a      	str	r2, [r3, #4]
  obj->IsRunning = false;
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	2200      	movs	r2, #0
 8009436:	721a      	strb	r2, [r3, #8]
  obj->Callback = callback;
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	683a      	ldr	r2, [r7, #0]
 800943c:	60da      	str	r2, [r3, #12]
  obj->Next = NULL;
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	2200      	movs	r2, #0
 8009442:	611a      	str	r2, [r3, #16]
}
 8009444:	46c0      	nop			; (mov r8, r8)
 8009446:	46bd      	mov	sp, r7
 8009448:	b002      	add	sp, #8
 800944a:	bd80      	pop	{r7, pc}

0800944c <TimerStart>:

void TimerStart( TimerEvent_t *obj )
{
 800944c:	b580      	push	{r7, lr}
 800944e:	b088      	sub	sp, #32
 8009450:	af00      	add	r7, sp, #0
 8009452:	6078      	str	r0, [r7, #4]
  uint32_t elapsedTime = 0;
 8009454:	2300      	movs	r3, #0
 8009456:	61fb      	str	r3, [r7, #28]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8009458:	f3ef 8310 	mrs	r3, PRIMASK
 800945c:	613b      	str	r3, [r7, #16]
  return(result);
 800945e:	693b      	ldr	r3, [r7, #16]
  
  BACKUP_PRIMASK();
 8009460:	617b      	str	r3, [r7, #20]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8009462:	b672      	cpsid	i
  
  DISABLE_IRQ( );
  

  if( ( obj == NULL ) || ( TimerExists( obj ) == true ) )
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	2b00      	cmp	r3, #0
 8009468:	d005      	beq.n	8009476 <TimerStart+0x2a>
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	0018      	movs	r0, r3
 800946e:	f000 f97b 	bl	8009768 <TimerExists>
 8009472:	1e03      	subs	r3, r0, #0
 8009474:	d005      	beq.n	8009482 <TimerStart+0x36>
 8009476:	697b      	ldr	r3, [r7, #20]
 8009478:	61bb      	str	r3, [r7, #24]

    \param [in]    priMask  Priority Mask
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800947a:	69bb      	ldr	r3, [r7, #24]
 800947c:	f383 8810 	msr	PRIMASK, r3
  {
    RESTORE_PRIMASK( );
    return;
 8009480:	e030      	b.n	80094e4 <TimerStart+0x98>
  }
  obj->Timestamp = obj->ReloadValue;
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	685a      	ldr	r2, [r3, #4]
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	601a      	str	r2, [r3, #0]
  obj->IsRunning = false;
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	2200      	movs	r2, #0
 800948e:	721a      	strb	r2, [r3, #8]

  if( TimerListHead == NULL )
 8009490:	4b16      	ldr	r3, [pc, #88]	; (80094ec <TimerStart+0xa0>)
 8009492:	681b      	ldr	r3, [r3, #0]
 8009494:	2b00      	cmp	r3, #0
 8009496:	d106      	bne.n	80094a6 <TimerStart+0x5a>
  {
    HW_RTC_SetTimerContext( );
 8009498:	f000 fd00 	bl	8009e9c <HW_RTC_SetTimerContext>
    TimerInsertNewHeadTimer( obj ); // insert a timeout at now+obj->Timestamp
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	0018      	movs	r0, r3
 80094a0:	f000 f854 	bl	800954c <TimerInsertNewHeadTimer>
 80094a4:	e019      	b.n	80094da <TimerStart+0x8e>
  }
  else 
  {
    elapsedTime = HW_RTC_GetTimerElapsedTime( );
 80094a6:	f000 fc89 	bl	8009dbc <HW_RTC_GetTimerElapsedTime>
 80094aa:	0003      	movs	r3, r0
 80094ac:	61fb      	str	r3, [r7, #28]
    obj->Timestamp += elapsedTime;
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	681a      	ldr	r2, [r3, #0]
 80094b2:	69fb      	ldr	r3, [r7, #28]
 80094b4:	18d2      	adds	r2, r2, r3
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	601a      	str	r2, [r3, #0]
  
    if( obj->Timestamp < TimerListHead->Timestamp )
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	681a      	ldr	r2, [r3, #0]
 80094be:	4b0b      	ldr	r3, [pc, #44]	; (80094ec <TimerStart+0xa0>)
 80094c0:	681b      	ldr	r3, [r3, #0]
 80094c2:	681b      	ldr	r3, [r3, #0]
 80094c4:	429a      	cmp	r2, r3
 80094c6:	d204      	bcs.n	80094d2 <TimerStart+0x86>
    {
      TimerInsertNewHeadTimer( obj);
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	0018      	movs	r0, r3
 80094cc:	f000 f83e 	bl	800954c <TimerInsertNewHeadTimer>
 80094d0:	e003      	b.n	80094da <TimerStart+0x8e>
    }
    else
    {
      TimerInsertTimer( obj);
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	0018      	movs	r0, r3
 80094d6:	f000 f80b 	bl	80094f0 <TimerInsertTimer>
 80094da:	697b      	ldr	r3, [r7, #20]
 80094dc:	60fb      	str	r3, [r7, #12]
 80094de:	68fb      	ldr	r3, [r7, #12]
 80094e0:	f383 8810 	msr	PRIMASK, r3
    }
  }
  RESTORE_PRIMASK( );
}
 80094e4:	46bd      	mov	sp, r7
 80094e6:	b008      	add	sp, #32
 80094e8:	bd80      	pop	{r7, pc}
 80094ea:	46c0      	nop			; (mov r8, r8)
 80094ec:	20000228 	.word	0x20000228

080094f0 <TimerInsertTimer>:

static void TimerInsertTimer( TimerEvent_t *obj)
{
 80094f0:	b580      	push	{r7, lr}
 80094f2:	b084      	sub	sp, #16
 80094f4:	af00      	add	r7, sp, #0
 80094f6:	6078      	str	r0, [r7, #4]
  TimerEvent_t* cur = TimerListHead;
 80094f8:	4b13      	ldr	r3, [pc, #76]	; (8009548 <TimerInsertTimer+0x58>)
 80094fa:	681b      	ldr	r3, [r3, #0]
 80094fc:	60fb      	str	r3, [r7, #12]
  TimerEvent_t* next = TimerListHead->Next;
 80094fe:	4b12      	ldr	r3, [pc, #72]	; (8009548 <TimerInsertTimer+0x58>)
 8009500:	681b      	ldr	r3, [r3, #0]
 8009502:	691b      	ldr	r3, [r3, #16]
 8009504:	60bb      	str	r3, [r7, #8]

  while (cur->Next != NULL )
 8009506:	e012      	b.n	800952e <TimerInsertTimer+0x3e>
  {  
    if( obj->Timestamp  > next->Timestamp )
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	681a      	ldr	r2, [r3, #0]
 800950c:	68bb      	ldr	r3, [r7, #8]
 800950e:	681b      	ldr	r3, [r3, #0]
 8009510:	429a      	cmp	r2, r3
 8009512:	d905      	bls.n	8009520 <TimerInsertTimer+0x30>
    {
        cur = next;
 8009514:	68bb      	ldr	r3, [r7, #8]
 8009516:	60fb      	str	r3, [r7, #12]
        next = next->Next;
 8009518:	68bb      	ldr	r3, [r7, #8]
 800951a:	691b      	ldr	r3, [r3, #16]
 800951c:	60bb      	str	r3, [r7, #8]
 800951e:	e006      	b.n	800952e <TimerInsertTimer+0x3e>
    }
    else
    {
        cur->Next = obj;
 8009520:	68fb      	ldr	r3, [r7, #12]
 8009522:	687a      	ldr	r2, [r7, #4]
 8009524:	611a      	str	r2, [r3, #16]
        obj->Next = next;
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	68ba      	ldr	r2, [r7, #8]
 800952a:	611a      	str	r2, [r3, #16]
        return;
 800952c:	e009      	b.n	8009542 <TimerInsertTimer+0x52>
static void TimerInsertTimer( TimerEvent_t *obj)
{
  TimerEvent_t* cur = TimerListHead;
  TimerEvent_t* next = TimerListHead->Next;

  while (cur->Next != NULL )
 800952e:	68fb      	ldr	r3, [r7, #12]
 8009530:	691b      	ldr	r3, [r3, #16]
 8009532:	2b00      	cmp	r3, #0
 8009534:	d1e8      	bne.n	8009508 <TimerInsertTimer+0x18>
        obj->Next = next;
        return;

    }
  }
  cur->Next = obj;
 8009536:	68fb      	ldr	r3, [r7, #12]
 8009538:	687a      	ldr	r2, [r7, #4]
 800953a:	611a      	str	r2, [r3, #16]
  obj->Next = NULL;
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	2200      	movs	r2, #0
 8009540:	611a      	str	r2, [r3, #16]
}
 8009542:	46bd      	mov	sp, r7
 8009544:	b004      	add	sp, #16
 8009546:	bd80      	pop	{r7, pc}
 8009548:	20000228 	.word	0x20000228

0800954c <TimerInsertNewHeadTimer>:

static void TimerInsertNewHeadTimer( TimerEvent_t *obj )
{
 800954c:	b580      	push	{r7, lr}
 800954e:	b084      	sub	sp, #16
 8009550:	af00      	add	r7, sp, #0
 8009552:	6078      	str	r0, [r7, #4]
  TimerEvent_t* cur = TimerListHead;
 8009554:	4b0b      	ldr	r3, [pc, #44]	; (8009584 <TimerInsertNewHeadTimer+0x38>)
 8009556:	681b      	ldr	r3, [r3, #0]
 8009558:	60fb      	str	r3, [r7, #12]

  if( cur != NULL )
 800955a:	68fb      	ldr	r3, [r7, #12]
 800955c:	2b00      	cmp	r3, #0
 800955e:	d002      	beq.n	8009566 <TimerInsertNewHeadTimer+0x1a>
  {
    cur->IsRunning = false;
 8009560:	68fb      	ldr	r3, [r7, #12]
 8009562:	2200      	movs	r2, #0
 8009564:	721a      	strb	r2, [r3, #8]
  }

  obj->Next = cur;
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	68fa      	ldr	r2, [r7, #12]
 800956a:	611a      	str	r2, [r3, #16]
  TimerListHead = obj;
 800956c:	4b05      	ldr	r3, [pc, #20]	; (8009584 <TimerInsertNewHeadTimer+0x38>)
 800956e:	687a      	ldr	r2, [r7, #4]
 8009570:	601a      	str	r2, [r3, #0]
  TimerSetTimeout( TimerListHead );
 8009572:	4b04      	ldr	r3, [pc, #16]	; (8009584 <TimerInsertNewHeadTimer+0x38>)
 8009574:	681b      	ldr	r3, [r3, #0]
 8009576:	0018      	movs	r0, r3
 8009578:	f000 f938 	bl	80097ec <TimerSetTimeout>
}
 800957c:	46c0      	nop			; (mov r8, r8)
 800957e:	46bd      	mov	sp, r7
 8009580:	b004      	add	sp, #16
 8009582:	bd80      	pop	{r7, pc}
 8009584:	20000228 	.word	0x20000228

08009588 <TimerIrqHandler>:

void TimerIrqHandler( void )
{
 8009588:	b590      	push	{r4, r7, lr}
 800958a:	b087      	sub	sp, #28
 800958c:	af00      	add	r7, sp, #0
  TimerEvent_t* cur;
  TimerEvent_t* next;
  

  
  uint32_t old =  HW_RTC_GetTimerContext( );
 800958e:	f000 fc9b 	bl	8009ec8 <HW_RTC_GetTimerContext>
 8009592:	0003      	movs	r3, r0
 8009594:	613b      	str	r3, [r7, #16]
  uint32_t now =  HW_RTC_SetTimerContext( );
 8009596:	f000 fc81 	bl	8009e9c <HW_RTC_SetTimerContext>
 800959a:	0003      	movs	r3, r0
 800959c:	60fb      	str	r3, [r7, #12]
  uint32_t DeltaContext = now - old; //intentionnal wrap around
 800959e:	68fa      	ldr	r2, [r7, #12]
 80095a0:	693b      	ldr	r3, [r7, #16]
 80095a2:	1ad3      	subs	r3, r2, r3
 80095a4:	60bb      	str	r3, [r7, #8]
  
  /* update timeStamp based upon new Time Reference*/
  /* beacuse delta context should never exceed 2^32*/
  if ( TimerListHead != NULL )
 80095a6:	4b33      	ldr	r3, [pc, #204]	; (8009674 <TimerIrqHandler+0xec>)
 80095a8:	681b      	ldr	r3, [r3, #0]
 80095aa:	2b00      	cmp	r3, #0
 80095ac:	d01c      	beq.n	80095e8 <TimerIrqHandler+0x60>
  {
    for (cur=TimerListHead; cur->Next != NULL; cur= cur->Next)
 80095ae:	4b31      	ldr	r3, [pc, #196]	; (8009674 <TimerIrqHandler+0xec>)
 80095b0:	681b      	ldr	r3, [r3, #0]
 80095b2:	617b      	str	r3, [r7, #20]
 80095b4:	e014      	b.n	80095e0 <TimerIrqHandler+0x58>
    {
      next =cur->Next;
 80095b6:	697b      	ldr	r3, [r7, #20]
 80095b8:	691b      	ldr	r3, [r3, #16]
 80095ba:	607b      	str	r3, [r7, #4]
      if (next->Timestamp > DeltaContext)
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	681a      	ldr	r2, [r3, #0]
 80095c0:	68bb      	ldr	r3, [r7, #8]
 80095c2:	429a      	cmp	r2, r3
 80095c4:	d906      	bls.n	80095d4 <TimerIrqHandler+0x4c>
      {
        next->Timestamp -= DeltaContext;
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	681a      	ldr	r2, [r3, #0]
 80095ca:	68bb      	ldr	r3, [r7, #8]
 80095cc:	1ad2      	subs	r2, r2, r3
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	601a      	str	r2, [r3, #0]
 80095d2:	e002      	b.n	80095da <TimerIrqHandler+0x52>
      }
      else
      {
        next->Timestamp = 0 ;
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	2200      	movs	r2, #0
 80095d8:	601a      	str	r2, [r3, #0]
  
  /* update timeStamp based upon new Time Reference*/
  /* beacuse delta context should never exceed 2^32*/
  if ( TimerListHead != NULL )
  {
    for (cur=TimerListHead; cur->Next != NULL; cur= cur->Next)
 80095da:	697b      	ldr	r3, [r7, #20]
 80095dc:	691b      	ldr	r3, [r3, #16]
 80095de:	617b      	str	r3, [r7, #20]
 80095e0:	697b      	ldr	r3, [r7, #20]
 80095e2:	691b      	ldr	r3, [r3, #16]
 80095e4:	2b00      	cmp	r3, #0
 80095e6:	d1e6      	bne.n	80095b6 <TimerIrqHandler+0x2e>
      }
    }
  }
  
  /* execute imediately the alarm callback */
  if ( TimerListHead != NULL )
 80095e8:	4b22      	ldr	r3, [pc, #136]	; (8009674 <TimerIrqHandler+0xec>)
 80095ea:	681b      	ldr	r3, [r3, #0]
 80095ec:	2b00      	cmp	r3, #0
 80095ee:	d020      	beq.n	8009632 <TimerIrqHandler+0xaa>
  {
    cur = TimerListHead;
 80095f0:	4b20      	ldr	r3, [pc, #128]	; (8009674 <TimerIrqHandler+0xec>)
 80095f2:	681b      	ldr	r3, [r3, #0]
 80095f4:	617b      	str	r3, [r7, #20]
    TimerListHead = TimerListHead->Next;
 80095f6:	4b1f      	ldr	r3, [pc, #124]	; (8009674 <TimerIrqHandler+0xec>)
 80095f8:	681b      	ldr	r3, [r3, #0]
 80095fa:	691a      	ldr	r2, [r3, #16]
 80095fc:	4b1d      	ldr	r3, [pc, #116]	; (8009674 <TimerIrqHandler+0xec>)
 80095fe:	601a      	str	r2, [r3, #0]
    exec_cb( cur->Callback );
 8009600:	697b      	ldr	r3, [r7, #20]
 8009602:	68db      	ldr	r3, [r3, #12]
 8009604:	2b00      	cmp	r3, #0
 8009606:	d100      	bne.n	800960a <TimerIrqHandler+0x82>
 8009608:	e7fe      	b.n	8009608 <TimerIrqHandler+0x80>
 800960a:	697b      	ldr	r3, [r7, #20]
 800960c:	68db      	ldr	r3, [r3, #12]
 800960e:	4798      	blx	r3
  }


  // remove all the expired object from the list
  while( ( TimerListHead != NULL ) && ( TimerListHead->Timestamp < HW_RTC_GetTimerElapsedTime(  )  ))
 8009610:	e00f      	b.n	8009632 <TimerIrqHandler+0xaa>
  {
   cur = TimerListHead;
 8009612:	4b18      	ldr	r3, [pc, #96]	; (8009674 <TimerIrqHandler+0xec>)
 8009614:	681b      	ldr	r3, [r3, #0]
 8009616:	617b      	str	r3, [r7, #20]
   TimerListHead = TimerListHead->Next;
 8009618:	4b16      	ldr	r3, [pc, #88]	; (8009674 <TimerIrqHandler+0xec>)
 800961a:	681b      	ldr	r3, [r3, #0]
 800961c:	691a      	ldr	r2, [r3, #16]
 800961e:	4b15      	ldr	r3, [pc, #84]	; (8009674 <TimerIrqHandler+0xec>)
 8009620:	601a      	str	r2, [r3, #0]
   exec_cb( cur->Callback );
 8009622:	697b      	ldr	r3, [r7, #20]
 8009624:	68db      	ldr	r3, [r3, #12]
 8009626:	2b00      	cmp	r3, #0
 8009628:	d100      	bne.n	800962c <TimerIrqHandler+0xa4>
 800962a:	e7fe      	b.n	800962a <TimerIrqHandler+0xa2>
 800962c:	697b      	ldr	r3, [r7, #20]
 800962e:	68db      	ldr	r3, [r3, #12]
 8009630:	4798      	blx	r3
    exec_cb( cur->Callback );
  }


  // remove all the expired object from the list
  while( ( TimerListHead != NULL ) && ( TimerListHead->Timestamp < HW_RTC_GetTimerElapsedTime(  )  ))
 8009632:	4b10      	ldr	r3, [pc, #64]	; (8009674 <TimerIrqHandler+0xec>)
 8009634:	681b      	ldr	r3, [r3, #0]
 8009636:	2b00      	cmp	r3, #0
 8009638:	d007      	beq.n	800964a <TimerIrqHandler+0xc2>
 800963a:	4b0e      	ldr	r3, [pc, #56]	; (8009674 <TimerIrqHandler+0xec>)
 800963c:	681b      	ldr	r3, [r3, #0]
 800963e:	681c      	ldr	r4, [r3, #0]
 8009640:	f000 fbbc 	bl	8009dbc <HW_RTC_GetTimerElapsedTime>
 8009644:	0003      	movs	r3, r0
 8009646:	429c      	cmp	r4, r3
 8009648:	d3e3      	bcc.n	8009612 <TimerIrqHandler+0x8a>
   TimerListHead = TimerListHead->Next;
   exec_cb( cur->Callback );
  }

  /* start the next TimerListHead if it exists AND NOT running */
  if(( TimerListHead != NULL ) && (TimerListHead->IsRunning == false))
 800964a:	4b0a      	ldr	r3, [pc, #40]	; (8009674 <TimerIrqHandler+0xec>)
 800964c:	681b      	ldr	r3, [r3, #0]
 800964e:	2b00      	cmp	r3, #0
 8009650:	d00c      	beq.n	800966c <TimerIrqHandler+0xe4>
 8009652:	4b08      	ldr	r3, [pc, #32]	; (8009674 <TimerIrqHandler+0xec>)
 8009654:	681b      	ldr	r3, [r3, #0]
 8009656:	7a1b      	ldrb	r3, [r3, #8]
 8009658:	2201      	movs	r2, #1
 800965a:	4053      	eors	r3, r2
 800965c:	b2db      	uxtb	r3, r3
 800965e:	2b00      	cmp	r3, #0
 8009660:	d004      	beq.n	800966c <TimerIrqHandler+0xe4>
  {
    TimerSetTimeout( TimerListHead );
 8009662:	4b04      	ldr	r3, [pc, #16]	; (8009674 <TimerIrqHandler+0xec>)
 8009664:	681b      	ldr	r3, [r3, #0]
 8009666:	0018      	movs	r0, r3
 8009668:	f000 f8c0 	bl	80097ec <TimerSetTimeout>
  }
}
 800966c:	46c0      	nop			; (mov r8, r8)
 800966e:	46bd      	mov	sp, r7
 8009670:	b007      	add	sp, #28
 8009672:	bd90      	pop	{r4, r7, pc}
 8009674:	20000228 	.word	0x20000228

08009678 <TimerStop>:

void TimerStop( TimerEvent_t *obj ) 
{
 8009678:	b580      	push	{r7, lr}
 800967a:	b088      	sub	sp, #32
 800967c:	af00      	add	r7, sp, #0
 800967e:	6078      	str	r0, [r7, #4]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8009680:	f3ef 8310 	mrs	r3, PRIMASK
 8009684:	60fb      	str	r3, [r7, #12]
  return(result);
 8009686:	68fb      	ldr	r3, [r7, #12]
  BACKUP_PRIMASK();
 8009688:	613b      	str	r3, [r7, #16]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800968a:	b672      	cpsid	i
  
  DISABLE_IRQ( );
  
  TimerEvent_t* prev = TimerListHead;
 800968c:	4b35      	ldr	r3, [pc, #212]	; (8009764 <TimerStop+0xec>)
 800968e:	681b      	ldr	r3, [r3, #0]
 8009690:	61fb      	str	r3, [r7, #28]
  TimerEvent_t* cur = TimerListHead;
 8009692:	4b34      	ldr	r3, [pc, #208]	; (8009764 <TimerStop+0xec>)
 8009694:	681b      	ldr	r3, [r3, #0]
 8009696:	61bb      	str	r3, [r7, #24]

  // List is empty or the Obj to stop does not exist 
  if( ( TimerListHead == NULL ) || ( obj == NULL ) )
 8009698:	4b32      	ldr	r3, [pc, #200]	; (8009764 <TimerStop+0xec>)
 800969a:	681b      	ldr	r3, [r3, #0]
 800969c:	2b00      	cmp	r3, #0
 800969e:	d002      	beq.n	80096a6 <TimerStop+0x2e>
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	2b00      	cmp	r3, #0
 80096a4:	d105      	bne.n	80096b2 <TimerStop+0x3a>
 80096a6:	693b      	ldr	r3, [r7, #16]
 80096a8:	617b      	str	r3, [r7, #20]

    \param [in]    priMask  Priority Mask
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80096aa:	697b      	ldr	r3, [r7, #20]
 80096ac:	f383 8810 	msr	PRIMASK, r3
  {
    RESTORE_PRIMASK( );
    return;
 80096b0:	e054      	b.n	800975c <TimerStop+0xe4>
  }

  if( TimerListHead == obj ) // Stop the Head                  
 80096b2:	4b2c      	ldr	r3, [pc, #176]	; (8009764 <TimerStop+0xec>)
 80096b4:	681a      	ldr	r2, [r3, #0]
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	429a      	cmp	r2, r3
 80096ba:	d147      	bne.n	800974c <TimerStop+0xd4>
  {
    if( TimerListHead->IsRunning == true ) // The head is already running 
 80096bc:	4b29      	ldr	r3, [pc, #164]	; (8009764 <TimerStop+0xec>)
 80096be:	681b      	ldr	r3, [r3, #0]
 80096c0:	7a1b      	ldrb	r3, [r3, #8]
 80096c2:	2b00      	cmp	r3, #0
 80096c4:	d019      	beq.n	80096fa <TimerStop+0x82>
    {    
      if( TimerListHead->Next != NULL )
 80096c6:	4b27      	ldr	r3, [pc, #156]	; (8009764 <TimerStop+0xec>)
 80096c8:	681b      	ldr	r3, [r3, #0]
 80096ca:	691b      	ldr	r3, [r3, #16]
 80096cc:	2b00      	cmp	r3, #0
 80096ce:	d00e      	beq.n	80096ee <TimerStop+0x76>
      {
        TimerListHead->IsRunning = false;
 80096d0:	4b24      	ldr	r3, [pc, #144]	; (8009764 <TimerStop+0xec>)
 80096d2:	681b      	ldr	r3, [r3, #0]
 80096d4:	2200      	movs	r2, #0
 80096d6:	721a      	strb	r2, [r3, #8]
        TimerListHead = TimerListHead->Next;
 80096d8:	4b22      	ldr	r3, [pc, #136]	; (8009764 <TimerStop+0xec>)
 80096da:	681b      	ldr	r3, [r3, #0]
 80096dc:	691a      	ldr	r2, [r3, #16]
 80096de:	4b21      	ldr	r3, [pc, #132]	; (8009764 <TimerStop+0xec>)
 80096e0:	601a      	str	r2, [r3, #0]
        TimerSetTimeout( TimerListHead );
 80096e2:	4b20      	ldr	r3, [pc, #128]	; (8009764 <TimerStop+0xec>)
 80096e4:	681b      	ldr	r3, [r3, #0]
 80096e6:	0018      	movs	r0, r3
 80096e8:	f000 f880 	bl	80097ec <TimerSetTimeout>
 80096ec:	e031      	b.n	8009752 <TimerStop+0xda>
      }
      else
      {
        HW_RTC_StopAlarm( );
 80096ee:	f000 fb8d 	bl	8009e0c <HW_RTC_StopAlarm>
        TimerListHead = NULL;
 80096f2:	4b1c      	ldr	r3, [pc, #112]	; (8009764 <TimerStop+0xec>)
 80096f4:	2200      	movs	r2, #0
 80096f6:	601a      	str	r2, [r3, #0]
 80096f8:	e02b      	b.n	8009752 <TimerStop+0xda>
      }
    }
    else // Stop the head before it is started
    {   
      if( TimerListHead->Next != NULL )   
 80096fa:	4b1a      	ldr	r3, [pc, #104]	; (8009764 <TimerStop+0xec>)
 80096fc:	681b      	ldr	r3, [r3, #0]
 80096fe:	691b      	ldr	r3, [r3, #16]
 8009700:	2b00      	cmp	r3, #0
 8009702:	d005      	beq.n	8009710 <TimerStop+0x98>
      {
        TimerListHead = TimerListHead->Next;
 8009704:	4b17      	ldr	r3, [pc, #92]	; (8009764 <TimerStop+0xec>)
 8009706:	681b      	ldr	r3, [r3, #0]
 8009708:	691a      	ldr	r2, [r3, #16]
 800970a:	4b16      	ldr	r3, [pc, #88]	; (8009764 <TimerStop+0xec>)
 800970c:	601a      	str	r2, [r3, #0]
 800970e:	e020      	b.n	8009752 <TimerStop+0xda>
      }
      else
      {
        TimerListHead = NULL;
 8009710:	4b14      	ldr	r3, [pc, #80]	; (8009764 <TimerStop+0xec>)
 8009712:	2200      	movs	r2, #0
 8009714:	601a      	str	r2, [r3, #0]
 8009716:	e01c      	b.n	8009752 <TimerStop+0xda>
  }
  else // Stop an object within the list
  {      
    while( cur != NULL )
    {
      if( cur == obj )
 8009718:	69ba      	ldr	r2, [r7, #24]
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	429a      	cmp	r2, r3
 800971e:	d110      	bne.n	8009742 <TimerStop+0xca>
      {
        if( cur->Next != NULL )
 8009720:	69bb      	ldr	r3, [r7, #24]
 8009722:	691b      	ldr	r3, [r3, #16]
 8009724:	2b00      	cmp	r3, #0
 8009726:	d006      	beq.n	8009736 <TimerStop+0xbe>
        {
          cur = cur->Next;
 8009728:	69bb      	ldr	r3, [r7, #24]
 800972a:	691b      	ldr	r3, [r3, #16]
 800972c:	61bb      	str	r3, [r7, #24]
          prev->Next = cur;
 800972e:	69fb      	ldr	r3, [r7, #28]
 8009730:	69ba      	ldr	r2, [r7, #24]
 8009732:	611a      	str	r2, [r3, #16]
        else
        {
          cur = NULL;
          prev->Next = cur;
        }
        break;
 8009734:	e00d      	b.n	8009752 <TimerStop+0xda>
          cur = cur->Next;
          prev->Next = cur;
        }
        else
        {
          cur = NULL;
 8009736:	2300      	movs	r3, #0
 8009738:	61bb      	str	r3, [r7, #24]
          prev->Next = cur;
 800973a:	69fb      	ldr	r3, [r7, #28]
 800973c:	69ba      	ldr	r2, [r7, #24]
 800973e:	611a      	str	r2, [r3, #16]
        }
        break;
 8009740:	e007      	b.n	8009752 <TimerStop+0xda>
      }
      else
      {
        prev = cur;
 8009742:	69bb      	ldr	r3, [r7, #24]
 8009744:	61fb      	str	r3, [r7, #28]
        cur = cur->Next;
 8009746:	69bb      	ldr	r3, [r7, #24]
 8009748:	691b      	ldr	r3, [r3, #16]
 800974a:	61bb      	str	r3, [r7, #24]
      }
    }
  }
  else // Stop an object within the list
  {      
    while( cur != NULL )
 800974c:	69bb      	ldr	r3, [r7, #24]
 800974e:	2b00      	cmp	r3, #0
 8009750:	d1e2      	bne.n	8009718 <TimerStop+0xa0>
 8009752:	693b      	ldr	r3, [r7, #16]
 8009754:	60bb      	str	r3, [r7, #8]
 8009756:	68bb      	ldr	r3, [r7, #8]
 8009758:	f383 8810 	msr	PRIMASK, r3
      }
    }   
  }
  
  RESTORE_PRIMASK( );
}  
 800975c:	46bd      	mov	sp, r7
 800975e:	b008      	add	sp, #32
 8009760:	bd80      	pop	{r7, pc}
 8009762:	46c0      	nop			; (mov r8, r8)
 8009764:	20000228 	.word	0x20000228

08009768 <TimerExists>:
  
static bool TimerExists( TimerEvent_t *obj )
{
 8009768:	b580      	push	{r7, lr}
 800976a:	b084      	sub	sp, #16
 800976c:	af00      	add	r7, sp, #0
 800976e:	6078      	str	r0, [r7, #4]
  TimerEvent_t* cur = TimerListHead;
 8009770:	4b0a      	ldr	r3, [pc, #40]	; (800979c <TimerExists+0x34>)
 8009772:	681b      	ldr	r3, [r3, #0]
 8009774:	60fb      	str	r3, [r7, #12]

  while( cur != NULL )
 8009776:	e008      	b.n	800978a <TimerExists+0x22>
  {
    if( cur == obj )
 8009778:	68fa      	ldr	r2, [r7, #12]
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	429a      	cmp	r2, r3
 800977e:	d101      	bne.n	8009784 <TimerExists+0x1c>
    {
      return true;
 8009780:	2301      	movs	r3, #1
 8009782:	e006      	b.n	8009792 <TimerExists+0x2a>
    }
    cur = cur->Next;
 8009784:	68fb      	ldr	r3, [r7, #12]
 8009786:	691b      	ldr	r3, [r3, #16]
 8009788:	60fb      	str	r3, [r7, #12]
  
static bool TimerExists( TimerEvent_t *obj )
{
  TimerEvent_t* cur = TimerListHead;

  while( cur != NULL )
 800978a:	68fb      	ldr	r3, [r7, #12]
 800978c:	2b00      	cmp	r3, #0
 800978e:	d1f3      	bne.n	8009778 <TimerExists+0x10>
    {
      return true;
    }
    cur = cur->Next;
  }
  return false;
 8009790:	2300      	movs	r3, #0
}
 8009792:	0018      	movs	r0, r3
 8009794:	46bd      	mov	sp, r7
 8009796:	b004      	add	sp, #16
 8009798:	bd80      	pop	{r7, pc}
 800979a:	46c0      	nop			; (mov r8, r8)
 800979c:	20000228 	.word	0x20000228

080097a0 <TimerSetValue>:
  TimerStop( obj );
  TimerStart( obj );
}

void TimerSetValue( TimerEvent_t *obj, uint32_t value )
{
 80097a0:	b580      	push	{r7, lr}
 80097a2:	b084      	sub	sp, #16
 80097a4:	af00      	add	r7, sp, #0
 80097a6:	6078      	str	r0, [r7, #4]
 80097a8:	6039      	str	r1, [r7, #0]
  uint32_t minValue = 0;
 80097aa:	2300      	movs	r3, #0
 80097ac:	60bb      	str	r3, [r7, #8]
  uint32_t ticks = HW_RTC_ms2Tick( value );
 80097ae:	683b      	ldr	r3, [r7, #0]
 80097b0:	0018      	movs	r0, r3
 80097b2:	f000 fabb 	bl	8009d2c <HW_RTC_ms2Tick>
 80097b6:	0003      	movs	r3, r0
 80097b8:	60fb      	str	r3, [r7, #12]

  TimerStop( obj );
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	0018      	movs	r0, r3
 80097be:	f7ff ff5b 	bl	8009678 <TimerStop>

  minValue = HW_RTC_GetMinimumTimeout( );
 80097c2:	f000 faad 	bl	8009d20 <HW_RTC_GetMinimumTimeout>
 80097c6:	0003      	movs	r3, r0
 80097c8:	60bb      	str	r3, [r7, #8]
  
  if( ticks < minValue )
 80097ca:	68fa      	ldr	r2, [r7, #12]
 80097cc:	68bb      	ldr	r3, [r7, #8]
 80097ce:	429a      	cmp	r2, r3
 80097d0:	d201      	bcs.n	80097d6 <TimerSetValue+0x36>
  {
    ticks = minValue;
 80097d2:	68bb      	ldr	r3, [r7, #8]
 80097d4:	60fb      	str	r3, [r7, #12]
  }

  obj->Timestamp = ticks;
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	68fa      	ldr	r2, [r7, #12]
 80097da:	601a      	str	r2, [r3, #0]
  obj->ReloadValue = ticks;
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	68fa      	ldr	r2, [r7, #12]
 80097e0:	605a      	str	r2, [r3, #4]
}
 80097e2:	46c0      	nop			; (mov r8, r8)
 80097e4:	46bd      	mov	sp, r7
 80097e6:	b004      	add	sp, #16
 80097e8:	bd80      	pop	{r7, pc}
 80097ea:	46c0      	nop			; (mov r8, r8)

080097ec <TimerSetTimeout>:
  /* intentional wrap around. Works Ok if tick duation below 1ms */
  return HW_RTC_Tick2ms( nowInTicks- pastInTicks );
}

static void TimerSetTimeout( TimerEvent_t *obj )
{
 80097ec:	b590      	push	{r4, r7, lr}
 80097ee:	b085      	sub	sp, #20
 80097f0:	af00      	add	r7, sp, #0
 80097f2:	6078      	str	r0, [r7, #4]
  int32_t minTicks= HW_RTC_GetMinimumTimeout( );
 80097f4:	f000 fa94 	bl	8009d20 <HW_RTC_GetMinimumTimeout>
 80097f8:	0003      	movs	r3, r0
 80097fa:	60fb      	str	r3, [r7, #12]
  obj->IsRunning = true; 
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	2201      	movs	r2, #1
 8009800:	721a      	strb	r2, [r3, #8]

  //in case deadline too soon
  if(obj->Timestamp  < (HW_RTC_GetTimerElapsedTime(  ) + minTicks) )
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	681c      	ldr	r4, [r3, #0]
 8009806:	f000 fad9 	bl	8009dbc <HW_RTC_GetTimerElapsedTime>
 800980a:	0002      	movs	r2, r0
 800980c:	68fb      	ldr	r3, [r7, #12]
 800980e:	18d3      	adds	r3, r2, r3
 8009810:	429c      	cmp	r4, r3
 8009812:	d206      	bcs.n	8009822 <TimerSetTimeout+0x36>
  {
    obj->Timestamp = HW_RTC_GetTimerElapsedTime(  ) + minTicks;
 8009814:	f000 fad2 	bl	8009dbc <HW_RTC_GetTimerElapsedTime>
 8009818:	0002      	movs	r2, r0
 800981a:	68fb      	ldr	r3, [r7, #12]
 800981c:	18d2      	adds	r2, r2, r3
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	601a      	str	r2, [r3, #0]
  }
  HW_RTC_SetAlarm( obj->Timestamp );
 8009822:	687b      	ldr	r3, [r7, #4]
 8009824:	681b      	ldr	r3, [r3, #0]
 8009826:	0018      	movs	r0, r3
 8009828:	f000 fa98 	bl	8009d5c <HW_RTC_SetAlarm>
}
 800982c:	46c0      	nop			; (mov r8, r8)
 800982e:	46bd      	mov	sp, r7
 8009830:	b005      	add	sp, #20
 8009832:	bd90      	pop	{r4, r7, pc}

08009834 <memcpy1>:
{
    return ( int32_t )rand1( ) % ( max - min + 1 ) + min;
}

void memcpy1( uint8_t *dst, const uint8_t *src, uint16_t size )
{
 8009834:	b580      	push	{r7, lr}
 8009836:	b084      	sub	sp, #16
 8009838:	af00      	add	r7, sp, #0
 800983a:	60f8      	str	r0, [r7, #12]
 800983c:	60b9      	str	r1, [r7, #8]
 800983e:	1dbb      	adds	r3, r7, #6
 8009840:	801a      	strh	r2, [r3, #0]
    while( size-- )
 8009842:	e007      	b.n	8009854 <memcpy1+0x20>
    {
        *dst++ = *src++;
 8009844:	68fb      	ldr	r3, [r7, #12]
 8009846:	1c5a      	adds	r2, r3, #1
 8009848:	60fa      	str	r2, [r7, #12]
 800984a:	68ba      	ldr	r2, [r7, #8]
 800984c:	1c51      	adds	r1, r2, #1
 800984e:	60b9      	str	r1, [r7, #8]
 8009850:	7812      	ldrb	r2, [r2, #0]
 8009852:	701a      	strb	r2, [r3, #0]
    return ( int32_t )rand1( ) % ( max - min + 1 ) + min;
}

void memcpy1( uint8_t *dst, const uint8_t *src, uint16_t size )
{
    while( size-- )
 8009854:	1dbb      	adds	r3, r7, #6
 8009856:	881b      	ldrh	r3, [r3, #0]
 8009858:	1dba      	adds	r2, r7, #6
 800985a:	1e59      	subs	r1, r3, #1
 800985c:	8011      	strh	r1, [r2, #0]
 800985e:	2b00      	cmp	r3, #0
 8009860:	d1f0      	bne.n	8009844 <memcpy1+0x10>
    {
        *dst++ = *src++;
    }
}
 8009862:	46c0      	nop			; (mov r8, r8)
 8009864:	46bd      	mov	sp, r7
 8009866:	b004      	add	sp, #16
 8009868:	bd80      	pop	{r7, pc}
 800986a:	46c0      	nop			; (mov r8, r8)

0800986c <DBG_Init>:
  * @brief Initializes the debug
  * @param None
  * @retval None
  */
void DBG_Init( void )
{
 800986c:	b580      	push	{r7, lr}
 800986e:	b086      	sub	sp, #24
 8009870:	af00      	add	r7, sp, #0
  HAL_DBGMCU_EnableDBGStandbyMode( );
  
#else /* DEBUG */
  /* sw interface off*/
  GPIO_InitTypeDef GPIO_InitStructure; 
  GPIO_InitStructure.Mode   = GPIO_MODE_ANALOG;
 8009872:	1d3b      	adds	r3, r7, #4
 8009874:	2203      	movs	r2, #3
 8009876:	605a      	str	r2, [r3, #4]
  GPIO_InitStructure.Pull   = GPIO_NOPULL;
 8009878:	1d3b      	adds	r3, r7, #4
 800987a:	2200      	movs	r2, #0
 800987c:	609a      	str	r2, [r3, #8]
  GPIO_InitStructure.Pin    = (GPIO_PIN_13 | GPIO_PIN_14);
 800987e:	1d3b      	adds	r3, r7, #4
 8009880:	22c0      	movs	r2, #192	; 0xc0
 8009882:	01d2      	lsls	r2, r2, #7
 8009884:	601a      	str	r2, [r3, #0]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStructure);
 8009886:	1d3a      	adds	r2, r7, #4
 8009888:	23a0      	movs	r3, #160	; 0xa0
 800988a:	05db      	lsls	r3, r3, #23
 800988c:	0011      	movs	r1, r2
 800988e:	0018      	movs	r0, r3
 8009890:	f7fb ff30 	bl	80056f4 <HAL_GPIO_Init>
  
  __HAL_RCC_DBGMCU_CLK_ENABLE( );
 8009894:	4b0b      	ldr	r3, [pc, #44]	; (80098c4 <DBG_Init+0x58>)
 8009896:	4a0b      	ldr	r2, [pc, #44]	; (80098c4 <DBG_Init+0x58>)
 8009898:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800989a:	2180      	movs	r1, #128	; 0x80
 800989c:	03c9      	lsls	r1, r1, #15
 800989e:	430a      	orrs	r2, r1
 80098a0:	635a      	str	r2, [r3, #52]	; 0x34
  HAL_DBGMCU_DisableDBGSleepMode( );
 80098a2:	f7fb fa05 	bl	8004cb0 <HAL_DBGMCU_DisableDBGSleepMode>
  HAL_DBGMCU_DisableDBGStopMode( );
 80098a6:	f7fb fa11 	bl	8004ccc <HAL_DBGMCU_DisableDBGStopMode>
  HAL_DBGMCU_DisableDBGStandbyMode( );
 80098aa:	f7fb fa1d 	bl	8004ce8 <HAL_DBGMCU_DisableDBGStandbyMode>
  __HAL_RCC_DBGMCU_CLK_DISABLE( );
 80098ae:	4b05      	ldr	r3, [pc, #20]	; (80098c4 <DBG_Init+0x58>)
 80098b0:	4a04      	ldr	r2, [pc, #16]	; (80098c4 <DBG_Init+0x58>)
 80098b2:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80098b4:	4904      	ldr	r1, [pc, #16]	; (80098c8 <DBG_Init+0x5c>)
 80098b6:	400a      	ands	r2, r1
 80098b8:	635a      	str	r2, [r3, #52]	; 0x34
#endif
}
 80098ba:	46c0      	nop			; (mov r8, r8)
 80098bc:	46bd      	mov	sp, r7
 80098be:	b006      	add	sp, #24
 80098c0:	bd80      	pop	{r7, pc}
 80098c2:	46c0      	nop			; (mov r8, r8)
 80098c4:	40021000 	.word	0x40021000
 80098c8:	ffbfffff 	.word	0xffbfffff

080098cc <Error_Handler>:
  * @brief Error_Handler
  * @param None
  * @retval None
  */
void Error_Handler(void)
{
 80098cc:	b580      	push	{r7, lr}
 80098ce:	af00      	add	r7, sp, #0
  DBG_PRINTF("Error_Handler\n");
  while(1);
 80098d0:	e7fe      	b.n	80098d0 <Error_Handler+0x4>
 80098d2:	46c0      	nop			; (mov r8, r8)

080098d4 <SPI_Config>:
//}

SPI_HandleTypeDef hspi2;

void SPI_Config()
{
 80098d4:	b580      	push	{r7, lr}
 80098d6:	b086      	sub	sp, #24
 80098d8:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct;

    __SPI2_CLK_ENABLE();
 80098da:	4b1a      	ldr	r3, [pc, #104]	; (8009944 <SPI_Config+0x70>)
 80098dc:	4a19      	ldr	r2, [pc, #100]	; (8009944 <SPI_Config+0x70>)
 80098de:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80098e0:	2180      	movs	r1, #128	; 0x80
 80098e2:	01c9      	lsls	r1, r1, #7
 80098e4:	430a      	orrs	r2, r1
 80098e6:	639a      	str	r2, [r3, #56]	; 0x38
	__GPIOB_CLK_ENABLE();
 80098e8:	4b16      	ldr	r3, [pc, #88]	; (8009944 <SPI_Config+0x70>)
 80098ea:	4a16      	ldr	r2, [pc, #88]	; (8009944 <SPI_Config+0x70>)
 80098ec:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80098ee:	2102      	movs	r1, #2
 80098f0:	430a      	orrs	r2, r1
 80098f2:	62da      	str	r2, [r3, #44]	; 0x2c
 80098f4:	4b13      	ldr	r3, [pc, #76]	; (8009944 <SPI_Config+0x70>)
 80098f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80098f8:	2202      	movs	r2, #2
 80098fa:	4013      	ands	r3, r2
 80098fc:	603b      	str	r3, [r7, #0]
 80098fe:	683b      	ldr	r3, [r7, #0]
	 PB15     ------> SPI2_MOSI
	 PB14     ------> SPI2_MISO
	 PB13     ------> SPI2_SCK
	 PB12     ------> SPI2_NSS
	 */
	GPIO_InitStruct.Pin = GPIO_PIN_15 | GPIO_PIN_14 |GPIO_PIN_13 | GPIO_PIN_12;
 8009900:	1d3b      	adds	r3, r7, #4
 8009902:	22f0      	movs	r2, #240	; 0xf0
 8009904:	0212      	lsls	r2, r2, #8
 8009906:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009908:	1d3b      	adds	r3, r7, #4
 800990a:	2202      	movs	r2, #2
 800990c:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800990e:	1d3b      	adds	r3, r7, #4
 8009910:	2200      	movs	r2, #0
 8009912:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 8009914:	1d3b      	adds	r3, r7, #4
 8009916:	2203      	movs	r2, #3
 8009918:	60da      	str	r2, [r3, #12]
	GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
 800991a:	1d3b      	adds	r3, r7, #4
 800991c:	2200      	movs	r2, #0
 800991e:	611a      	str	r2, [r3, #16]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8009920:	1d3b      	adds	r3, r7, #4
 8009922:	4a09      	ldr	r2, [pc, #36]	; (8009948 <SPI_Config+0x74>)
 8009924:	0019      	movs	r1, r3
 8009926:	0010      	movs	r0, r2
 8009928:	f7fb fee4 	bl	80056f4 <HAL_GPIO_Init>

	/* Peripheral interrupt init*/
	HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 800992c:	2200      	movs	r2, #0
 800992e:	2100      	movs	r1, #0
 8009930:	201a      	movs	r0, #26
 8009932:	f7fb fe99 	bl	8005668 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8009936:	201a      	movs	r0, #26
 8009938:	f7fb feac 	bl	8005694 <HAL_NVIC_EnableIRQ>
}
 800993c:	46c0      	nop			; (mov r8, r8)
 800993e:	46bd      	mov	sp, r7
 8009940:	b006      	add	sp, #24
 8009942:	bd80      	pop	{r7, pc}
 8009944:	40021000 	.word	0x40021000
 8009948:	50000400 	.word	0x50000400

0800994c <SPI_Init>:


void SPI_Init(void)
{
 800994c:	b580      	push	{r7, lr}
 800994e:	af00      	add	r7, sp, #0
  hspi2.Instance = SPI2;
 8009950:	4b15      	ldr	r3, [pc, #84]	; (80099a8 <SPI_Init+0x5c>)
 8009952:	4a16      	ldr	r2, [pc, #88]	; (80099ac <SPI_Init+0x60>)
 8009954:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_SLAVE;
 8009956:	4b14      	ldr	r3, [pc, #80]	; (80099a8 <SPI_Init+0x5c>)
 8009958:	2200      	movs	r2, #0
 800995a:	605a      	str	r2, [r3, #4]

  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 800995c:	4b12      	ldr	r3, [pc, #72]	; (80099a8 <SPI_Init+0x5c>)
 800995e:	2238      	movs	r2, #56	; 0x38
 8009960:	61da      	str	r2, [r3, #28]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8009962:	4b11      	ldr	r3, [pc, #68]	; (80099a8 <SPI_Init+0x5c>)
 8009964:	2200      	movs	r2, #0
 8009966:	609a      	str	r2, [r3, #8]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8009968:	4b0f      	ldr	r3, [pc, #60]	; (80099a8 <SPI_Init+0x5c>)
 800996a:	2200      	movs	r2, #0
 800996c:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800996e:	4b0e      	ldr	r3, [pc, #56]	; (80099a8 <SPI_Init+0x5c>)
 8009970:	2200      	movs	r2, #0
 8009972:	615a      	str	r2, [r3, #20]
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
 8009974:	4b0c      	ldr	r3, [pc, #48]	; (80099a8 <SPI_Init+0x5c>)
 8009976:	2200      	movs	r2, #0
 8009978:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 800997a:	4b0b      	ldr	r3, [pc, #44]	; (80099a8 <SPI_Init+0x5c>)
 800997c:	220a      	movs	r2, #10
 800997e:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8009980:	4b09      	ldr	r3, [pc, #36]	; (80099a8 <SPI_Init+0x5c>)
 8009982:	2200      	movs	r2, #0
 8009984:	60da      	str	r2, [r3, #12]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8009986:	4b08      	ldr	r3, [pc, #32]	; (80099a8 <SPI_Init+0x5c>)
 8009988:	2200      	movs	r2, #0
 800998a:	621a      	str	r2, [r3, #32]
  hspi2.Init.NSS = SPI_NSS_SOFT; //SPI_NSS_HARD_OUTPUT
 800998c:	4b06      	ldr	r3, [pc, #24]	; (80099a8 <SPI_Init+0x5c>)
 800998e:	2280      	movs	r2, #128	; 0x80
 8009990:	0092      	lsls	r2, r2, #2
 8009992:	619a      	str	r2, [r3, #24]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLED;
 8009994:	4b04      	ldr	r3, [pc, #16]	; (80099a8 <SPI_Init+0x5c>)
 8009996:	2200      	movs	r2, #0
 8009998:	625a      	str	r2, [r3, #36]	; 0x24

  HAL_SPI_Init(&hspi2);
 800999a:	4b03      	ldr	r3, [pc, #12]	; (80099a8 <SPI_Init+0x5c>)
 800999c:	0018      	movs	r0, r3
 800999e:	f7fd ff99 	bl	80078d4 <HAL_SPI_Init>
}
 80099a2:	46c0      	nop			; (mov r8, r8)
 80099a4:	46bd      	mov	sp, r7
 80099a6:	bd80      	pop	{r7, pc}
 80099a8:	20000604 	.word	0x20000604
 80099ac:	40003800 	.word	0x40003800

080099b0 <Flush_Buffer>:
  * @param  pBuffer: buffers to be flushed.
  * @param  BufferLength: buffer's length
  * @retval None
  */
void Flush_Buffer(uint8_t* pBuffer, uint16_t BufferLength)
{
 80099b0:	b580      	push	{r7, lr}
 80099b2:	b082      	sub	sp, #8
 80099b4:	af00      	add	r7, sp, #0
 80099b6:	6078      	str	r0, [r7, #4]
 80099b8:	000a      	movs	r2, r1
 80099ba:	1cbb      	adds	r3, r7, #2
 80099bc:	801a      	strh	r2, [r3, #0]
  while (BufferLength--)
 80099be:	e005      	b.n	80099cc <Flush_Buffer+0x1c>
  {
    *pBuffer = 0;
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	2200      	movs	r2, #0
 80099c4:	701a      	strb	r2, [r3, #0]

    pBuffer++;
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	3301      	adds	r3, #1
 80099ca:	607b      	str	r3, [r7, #4]
  * @param  BufferLength: buffer's length
  * @retval None
  */
void Flush_Buffer(uint8_t* pBuffer, uint16_t BufferLength)
{
  while (BufferLength--)
 80099cc:	1cbb      	adds	r3, r7, #2
 80099ce:	881b      	ldrh	r3, [r3, #0]
 80099d0:	1cba      	adds	r2, r7, #2
 80099d2:	1e59      	subs	r1, r3, #1
 80099d4:	8011      	strh	r1, [r2, #0]
 80099d6:	2b00      	cmp	r3, #0
 80099d8:	d1f2      	bne.n	80099c0 <Flush_Buffer+0x10>
  {
    *pBuffer = 0;

    pBuffer++;
  }
}
 80099da:	46c0      	nop			; (mov r8, r8)
 80099dc:	46bd      	mov	sp, r7
 80099de:	b002      	add	sp, #8
 80099e0:	bd80      	pop	{r7, pc}
 80099e2:	46c0      	nop			; (mov r8, r8)

080099e4 <HW_GPIO_Init>:
 *                   All port bits are not necessarily available on all GPIOs.
 * @param [IN] initStruct  GPIO_InitTypeDef intit structure
 * @retval none
 */
void HW_GPIO_Init( GPIO_TypeDef* port, uint16_t GPIO_Pin, GPIO_InitTypeDef* initStruct)
{
 80099e4:	b580      	push	{r7, lr}
 80099e6:	b08a      	sub	sp, #40	; 0x28
 80099e8:	af00      	add	r7, sp, #0
 80099ea:	60f8      	str	r0, [r7, #12]
 80099ec:	607a      	str	r2, [r7, #4]
 80099ee:	230a      	movs	r3, #10
 80099f0:	18fb      	adds	r3, r7, r3
 80099f2:	1c0a      	adds	r2, r1, #0
 80099f4:	801a      	strh	r2, [r3, #0]

  RCC_GPIO_CLK_ENABLE(  (uint32_t) port);
 80099f6:	68fb      	ldr	r3, [r7, #12]
 80099f8:	4a30      	ldr	r2, [pc, #192]	; (8009abc <HW_GPIO_Init+0xd8>)
 80099fa:	4293      	cmp	r3, r2
 80099fc:	d01b      	beq.n	8009a36 <HW_GPIO_Init+0x52>
 80099fe:	4a2f      	ldr	r2, [pc, #188]	; (8009abc <HW_GPIO_Init+0xd8>)
 8009a00:	4293      	cmp	r3, r2
 8009a02:	d804      	bhi.n	8009a0e <HW_GPIO_Init+0x2a>
 8009a04:	22a0      	movs	r2, #160	; 0xa0
 8009a06:	05d2      	lsls	r2, r2, #23
 8009a08:	4293      	cmp	r3, r2
 8009a0a:	d007      	beq.n	8009a1c <HW_GPIO_Init+0x38>
 8009a0c:	e03a      	b.n	8009a84 <HW_GPIO_Init+0xa0>
 8009a0e:	4a2c      	ldr	r2, [pc, #176]	; (8009ac0 <HW_GPIO_Init+0xdc>)
 8009a10:	4293      	cmp	r3, r2
 8009a12:	d01d      	beq.n	8009a50 <HW_GPIO_Init+0x6c>
 8009a14:	4a2b      	ldr	r2, [pc, #172]	; (8009ac4 <HW_GPIO_Init+0xe0>)
 8009a16:	4293      	cmp	r3, r2
 8009a18:	d027      	beq.n	8009a6a <HW_GPIO_Init+0x86>
 8009a1a:	e033      	b.n	8009a84 <HW_GPIO_Init+0xa0>
 8009a1c:	4b2a      	ldr	r3, [pc, #168]	; (8009ac8 <HW_GPIO_Init+0xe4>)
 8009a1e:	4a2a      	ldr	r2, [pc, #168]	; (8009ac8 <HW_GPIO_Init+0xe4>)
 8009a20:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8009a22:	2101      	movs	r1, #1
 8009a24:	430a      	orrs	r2, r1
 8009a26:	62da      	str	r2, [r3, #44]	; 0x2c
 8009a28:	4b27      	ldr	r3, [pc, #156]	; (8009ac8 <HW_GPIO_Init+0xe4>)
 8009a2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009a2c:	2201      	movs	r2, #1
 8009a2e:	4013      	ands	r3, r2
 8009a30:	627b      	str	r3, [r7, #36]	; 0x24
 8009a32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a34:	e032      	b.n	8009a9c <HW_GPIO_Init+0xb8>
 8009a36:	4b24      	ldr	r3, [pc, #144]	; (8009ac8 <HW_GPIO_Init+0xe4>)
 8009a38:	4a23      	ldr	r2, [pc, #140]	; (8009ac8 <HW_GPIO_Init+0xe4>)
 8009a3a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8009a3c:	2102      	movs	r1, #2
 8009a3e:	430a      	orrs	r2, r1
 8009a40:	62da      	str	r2, [r3, #44]	; 0x2c
 8009a42:	4b21      	ldr	r3, [pc, #132]	; (8009ac8 <HW_GPIO_Init+0xe4>)
 8009a44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009a46:	2202      	movs	r2, #2
 8009a48:	4013      	ands	r3, r2
 8009a4a:	623b      	str	r3, [r7, #32]
 8009a4c:	6a3b      	ldr	r3, [r7, #32]
 8009a4e:	e025      	b.n	8009a9c <HW_GPIO_Init+0xb8>
 8009a50:	4b1d      	ldr	r3, [pc, #116]	; (8009ac8 <HW_GPIO_Init+0xe4>)
 8009a52:	4a1d      	ldr	r2, [pc, #116]	; (8009ac8 <HW_GPIO_Init+0xe4>)
 8009a54:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8009a56:	2104      	movs	r1, #4
 8009a58:	430a      	orrs	r2, r1
 8009a5a:	62da      	str	r2, [r3, #44]	; 0x2c
 8009a5c:	4b1a      	ldr	r3, [pc, #104]	; (8009ac8 <HW_GPIO_Init+0xe4>)
 8009a5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009a60:	2204      	movs	r2, #4
 8009a62:	4013      	ands	r3, r2
 8009a64:	61fb      	str	r3, [r7, #28]
 8009a66:	69fb      	ldr	r3, [r7, #28]
 8009a68:	e018      	b.n	8009a9c <HW_GPIO_Init+0xb8>
 8009a6a:	4b17      	ldr	r3, [pc, #92]	; (8009ac8 <HW_GPIO_Init+0xe4>)
 8009a6c:	4a16      	ldr	r2, [pc, #88]	; (8009ac8 <HW_GPIO_Init+0xe4>)
 8009a6e:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8009a70:	2108      	movs	r1, #8
 8009a72:	430a      	orrs	r2, r1
 8009a74:	62da      	str	r2, [r3, #44]	; 0x2c
 8009a76:	4b14      	ldr	r3, [pc, #80]	; (8009ac8 <HW_GPIO_Init+0xe4>)
 8009a78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009a7a:	2208      	movs	r2, #8
 8009a7c:	4013      	ands	r3, r2
 8009a7e:	61bb      	str	r3, [r7, #24]
 8009a80:	69bb      	ldr	r3, [r7, #24]
 8009a82:	e00b      	b.n	8009a9c <HW_GPIO_Init+0xb8>
 8009a84:	4b10      	ldr	r3, [pc, #64]	; (8009ac8 <HW_GPIO_Init+0xe4>)
 8009a86:	4a10      	ldr	r2, [pc, #64]	; (8009ac8 <HW_GPIO_Init+0xe4>)
 8009a88:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8009a8a:	2180      	movs	r1, #128	; 0x80
 8009a8c:	430a      	orrs	r2, r1
 8009a8e:	62da      	str	r2, [r3, #44]	; 0x2c
 8009a90:	4b0d      	ldr	r3, [pc, #52]	; (8009ac8 <HW_GPIO_Init+0xe4>)
 8009a92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009a94:	2280      	movs	r2, #128	; 0x80
 8009a96:	4013      	ands	r3, r2
 8009a98:	617b      	str	r3, [r7, #20]
 8009a9a:	697b      	ldr	r3, [r7, #20]

  initStruct->Pin = GPIO_Pin ;
 8009a9c:	230a      	movs	r3, #10
 8009a9e:	18fb      	adds	r3, r7, r3
 8009aa0:	881a      	ldrh	r2, [r3, #0]
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	601a      	str	r2, [r3, #0]

  HAL_GPIO_Init( port, initStruct );
 8009aa6:	687a      	ldr	r2, [r7, #4]
 8009aa8:	68fb      	ldr	r3, [r7, #12]
 8009aaa:	0011      	movs	r1, r2
 8009aac:	0018      	movs	r0, r3
 8009aae:	f7fb fe21 	bl	80056f4 <HAL_GPIO_Init>
}
 8009ab2:	46c0      	nop			; (mov r8, r8)
 8009ab4:	46bd      	mov	sp, r7
 8009ab6:	b00a      	add	sp, #40	; 0x28
 8009ab8:	bd80      	pop	{r7, pc}
 8009aba:	46c0      	nop			; (mov r8, r8)
 8009abc:	50000400 	.word	0x50000400
 8009ac0:	50000800 	.word	0x50000800
 8009ac4:	50000c00 	.word	0x50000c00
 8009ac8:	40021000 	.word	0x40021000

08009acc <HW_GPIO_SetIrq>:
 * @param [IN] prio       NVIC priority (0 is highest)
 * @param [IN] irqHandler  points to the  function to execute
 * @retval none
 */
void HW_GPIO_SetIrq( GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, uint32_t prio,  GpioIrqHandler *irqHandler )
{
 8009acc:	b590      	push	{r4, r7, lr}
 8009ace:	b087      	sub	sp, #28
 8009ad0:	af00      	add	r7, sp, #0
 8009ad2:	60f8      	str	r0, [r7, #12]
 8009ad4:	607a      	str	r2, [r7, #4]
 8009ad6:	603b      	str	r3, [r7, #0]
 8009ad8:	230a      	movs	r3, #10
 8009ada:	18fb      	adds	r3, r7, r3
 8009adc:	1c0a      	adds	r2, r1, #0
 8009ade:	801a      	strh	r2, [r3, #0]
  IRQn_Type IRQnb;
  
  uint32_t BitPos = HW_GPIO_GetBitPos( GPIO_Pin ) ;
 8009ae0:	230a      	movs	r3, #10
 8009ae2:	18fb      	adds	r3, r7, r3
 8009ae4:	881b      	ldrh	r3, [r3, #0]
 8009ae6:	0018      	movs	r0, r3
 8009ae8:	f000 f85e 	bl	8009ba8 <HW_GPIO_GetBitPos>
 8009aec:	0003      	movs	r3, r0
 8009aee:	617b      	str	r3, [r7, #20]
  
  if ( irqHandler != NULL)
 8009af0:	683b      	ldr	r3, [r7, #0]
 8009af2:	2b00      	cmp	r3, #0
 8009af4:	d01e      	beq.n	8009b34 <HW_GPIO_SetIrq+0x68>
  {
    GpioIrq[ BitPos ] = irqHandler;
 8009af6:	4b11      	ldr	r3, [pc, #68]	; (8009b3c <HW_GPIO_SetIrq+0x70>)
 8009af8:	697a      	ldr	r2, [r7, #20]
 8009afa:	0092      	lsls	r2, r2, #2
 8009afc:	6839      	ldr	r1, [r7, #0]
 8009afe:	50d1      	str	r1, [r2, r3]

    IRQnb = MSP_GetIRQn( GPIO_Pin );
 8009b00:	2313      	movs	r3, #19
 8009b02:	18fc      	adds	r4, r7, r3
 8009b04:	230a      	movs	r3, #10
 8009b06:	18fb      	adds	r3, r7, r3
 8009b08:	881b      	ldrh	r3, [r3, #0]
 8009b0a:	0018      	movs	r0, r3
 8009b0c:	f001 f930 	bl	800ad70 <MSP_GetIRQn>
 8009b10:	0003      	movs	r3, r0
 8009b12:	7023      	strb	r3, [r4, #0]

    HAL_NVIC_SetPriority( IRQnb , prio, 0);
 8009b14:	6879      	ldr	r1, [r7, #4]
 8009b16:	2313      	movs	r3, #19
 8009b18:	18fb      	adds	r3, r7, r3
 8009b1a:	781b      	ldrb	r3, [r3, #0]
 8009b1c:	b25b      	sxtb	r3, r3
 8009b1e:	2200      	movs	r2, #0
 8009b20:	0018      	movs	r0, r3
 8009b22:	f7fb fda1 	bl	8005668 <HAL_NVIC_SetPriority>
    
    HAL_NVIC_EnableIRQ( IRQnb );
 8009b26:	2313      	movs	r3, #19
 8009b28:	18fb      	adds	r3, r7, r3
 8009b2a:	781b      	ldrb	r3, [r3, #0]
 8009b2c:	b25b      	sxtb	r3, r3
 8009b2e:	0018      	movs	r0, r3
 8009b30:	f7fb fdb0 	bl	8005694 <HAL_NVIC_EnableIRQ>
  }
}
 8009b34:	46c0      	nop			; (mov r8, r8)
 8009b36:	46bd      	mov	sp, r7
 8009b38:	b007      	add	sp, #28
 8009b3a:	bd90      	pop	{r4, r7, pc}
 8009b3c:	2000022c 	.word	0x2000022c

08009b40 <HW_GPIO_IrqHandler>:
 *                   This parameter can be one of GPIO_PIN_x where x can be (0..15).
 *                   All port bits are not necessarily available on all GPIOs.
 * @retval none
 */
void HW_GPIO_IrqHandler( uint16_t GPIO_Pin )
{
 8009b40:	b580      	push	{r7, lr}
 8009b42:	b084      	sub	sp, #16
 8009b44:	af00      	add	r7, sp, #0
 8009b46:	0002      	movs	r2, r0
 8009b48:	1dbb      	adds	r3, r7, #6
 8009b4a:	801a      	strh	r2, [r3, #0]
  uint32_t BitPos = HW_GPIO_GetBitPos( GPIO_Pin );
 8009b4c:	1dbb      	adds	r3, r7, #6
 8009b4e:	881b      	ldrh	r3, [r3, #0]
 8009b50:	0018      	movs	r0, r3
 8009b52:	f000 f829 	bl	8009ba8 <HW_GPIO_GetBitPos>
 8009b56:	0003      	movs	r3, r0
 8009b58:	60fb      	str	r3, [r7, #12]
  
  if ( GpioIrq[ BitPos ]  != NULL)
 8009b5a:	4b07      	ldr	r3, [pc, #28]	; (8009b78 <HW_GPIO_IrqHandler+0x38>)
 8009b5c:	68fa      	ldr	r2, [r7, #12]
 8009b5e:	0092      	lsls	r2, r2, #2
 8009b60:	58d3      	ldr	r3, [r2, r3]
 8009b62:	2b00      	cmp	r3, #0
 8009b64:	d004      	beq.n	8009b70 <HW_GPIO_IrqHandler+0x30>
  {
    GpioIrq[ BitPos ] ( );
 8009b66:	4b04      	ldr	r3, [pc, #16]	; (8009b78 <HW_GPIO_IrqHandler+0x38>)
 8009b68:	68fa      	ldr	r2, [r7, #12]
 8009b6a:	0092      	lsls	r2, r2, #2
 8009b6c:	58d3      	ldr	r3, [r2, r3]
 8009b6e:	4798      	blx	r3
  }
}
 8009b70:	46c0      	nop			; (mov r8, r8)
 8009b72:	46bd      	mov	sp, r7
 8009b74:	b004      	add	sp, #16
 8009b76:	bd80      	pop	{r7, pc}
 8009b78:	2000022c 	.word	0x2000022c

08009b7c <HW_GPIO_Write>:
 *                   All port bits are not necessarily available on all GPIOs.
 * @param [IN] value New GPIO output value
 * @retval none
 */
void HW_GPIO_Write( GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin,  uint32_t value )
{
 8009b7c:	b580      	push	{r7, lr}
 8009b7e:	b084      	sub	sp, #16
 8009b80:	af00      	add	r7, sp, #0
 8009b82:	60f8      	str	r0, [r7, #12]
 8009b84:	607a      	str	r2, [r7, #4]
 8009b86:	230a      	movs	r3, #10
 8009b88:	18fb      	adds	r3, r7, r3
 8009b8a:	1c0a      	adds	r2, r1, #0
 8009b8c:	801a      	strh	r2, [r3, #0]
  HAL_GPIO_WritePin( GPIOx, GPIO_Pin , (GPIO_PinState) value );
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	b2da      	uxtb	r2, r3
 8009b92:	230a      	movs	r3, #10
 8009b94:	18fb      	adds	r3, r7, r3
 8009b96:	8819      	ldrh	r1, [r3, #0]
 8009b98:	68fb      	ldr	r3, [r7, #12]
 8009b9a:	0018      	movs	r0, r3
 8009b9c:	f7fb ff28 	bl	80059f0 <HAL_GPIO_WritePin>
}
 8009ba0:	46c0      	nop			; (mov r8, r8)
 8009ba2:	46bd      	mov	sp, r7
 8009ba4:	b004      	add	sp, #16
 8009ba6:	bd80      	pop	{r7, pc}

08009ba8 <HW_GPIO_GetBitPos>:
 *                   This parameter can be one of GPIO_PIN_x where x can be (0..15).
 *                   All port bits are not necessarily available on all GPIOs.
 * @retval the position of the bit
 */
static uint8_t HW_GPIO_GetBitPos(uint16_t GPIO_Pin)
{
 8009ba8:	b580      	push	{r7, lr}
 8009baa:	b084      	sub	sp, #16
 8009bac:	af00      	add	r7, sp, #0
 8009bae:	0002      	movs	r2, r0
 8009bb0:	1dbb      	adds	r3, r7, #6
 8009bb2:	801a      	strh	r2, [r3, #0]
  uint8_t PinPos=0;
 8009bb4:	230f      	movs	r3, #15
 8009bb6:	18fb      	adds	r3, r7, r3
 8009bb8:	2200      	movs	r2, #0
 8009bba:	701a      	strb	r2, [r3, #0]
  
  if ( ( GPIO_Pin & 0xFF00 ) != 0) { PinPos |= 0x8; }
 8009bbc:	1dbb      	adds	r3, r7, #6
 8009bbe:	881a      	ldrh	r2, [r3, #0]
 8009bc0:	23ff      	movs	r3, #255	; 0xff
 8009bc2:	021b      	lsls	r3, r3, #8
 8009bc4:	4013      	ands	r3, r2
 8009bc6:	d007      	beq.n	8009bd8 <HW_GPIO_GetBitPos+0x30>
 8009bc8:	230f      	movs	r3, #15
 8009bca:	18fb      	adds	r3, r7, r3
 8009bcc:	220f      	movs	r2, #15
 8009bce:	18ba      	adds	r2, r7, r2
 8009bd0:	7812      	ldrb	r2, [r2, #0]
 8009bd2:	2108      	movs	r1, #8
 8009bd4:	430a      	orrs	r2, r1
 8009bd6:	701a      	strb	r2, [r3, #0]
  if ( ( GPIO_Pin & 0xF0F0 ) != 0) { PinPos |= 0x4; }
 8009bd8:	1dbb      	adds	r3, r7, #6
 8009bda:	881b      	ldrh	r3, [r3, #0]
 8009bdc:	4a15      	ldr	r2, [pc, #84]	; (8009c34 <HW_GPIO_GetBitPos+0x8c>)
 8009bde:	4013      	ands	r3, r2
 8009be0:	d007      	beq.n	8009bf2 <HW_GPIO_GetBitPos+0x4a>
 8009be2:	230f      	movs	r3, #15
 8009be4:	18fb      	adds	r3, r7, r3
 8009be6:	220f      	movs	r2, #15
 8009be8:	18ba      	adds	r2, r7, r2
 8009bea:	7812      	ldrb	r2, [r2, #0]
 8009bec:	2104      	movs	r1, #4
 8009bee:	430a      	orrs	r2, r1
 8009bf0:	701a      	strb	r2, [r3, #0]
  if ( ( GPIO_Pin & 0xCCCC ) != 0) { PinPos |= 0x2; }
 8009bf2:	1dbb      	adds	r3, r7, #6
 8009bf4:	881b      	ldrh	r3, [r3, #0]
 8009bf6:	4a10      	ldr	r2, [pc, #64]	; (8009c38 <HW_GPIO_GetBitPos+0x90>)
 8009bf8:	4013      	ands	r3, r2
 8009bfa:	d007      	beq.n	8009c0c <HW_GPIO_GetBitPos+0x64>
 8009bfc:	230f      	movs	r3, #15
 8009bfe:	18fb      	adds	r3, r7, r3
 8009c00:	220f      	movs	r2, #15
 8009c02:	18ba      	adds	r2, r7, r2
 8009c04:	7812      	ldrb	r2, [r2, #0]
 8009c06:	2102      	movs	r1, #2
 8009c08:	430a      	orrs	r2, r1
 8009c0a:	701a      	strb	r2, [r3, #0]
  if ( ( GPIO_Pin & 0xAAAA ) != 0) { PinPos |= 0x1; }
 8009c0c:	1dbb      	adds	r3, r7, #6
 8009c0e:	881b      	ldrh	r3, [r3, #0]
 8009c10:	4a0a      	ldr	r2, [pc, #40]	; (8009c3c <HW_GPIO_GetBitPos+0x94>)
 8009c12:	4013      	ands	r3, r2
 8009c14:	d007      	beq.n	8009c26 <HW_GPIO_GetBitPos+0x7e>
 8009c16:	230f      	movs	r3, #15
 8009c18:	18fb      	adds	r3, r7, r3
 8009c1a:	220f      	movs	r2, #15
 8009c1c:	18ba      	adds	r2, r7, r2
 8009c1e:	7812      	ldrb	r2, [r2, #0]
 8009c20:	2101      	movs	r1, #1
 8009c22:	430a      	orrs	r2, r1
 8009c24:	701a      	strb	r2, [r3, #0]
  
  return PinPos;
 8009c26:	230f      	movs	r3, #15
 8009c28:	18fb      	adds	r3, r7, r3
 8009c2a:	781b      	ldrb	r3, [r3, #0]
}
 8009c2c:	0018      	movs	r0, r3
 8009c2e:	46bd      	mov	sp, r7
 8009c30:	b004      	add	sp, #16
 8009c32:	bd80      	pop	{r7, pc}
 8009c34:	0000f0f0 	.word	0x0000f0f0
 8009c38:	0000cccc 	.word	0x0000cccc
 8009c3c:	0000aaaa 	.word	0x0000aaaa

08009c40 <HW_RTC_Init>:
 * @note The timer is based on the RTC
 * @param none
 * @retval none
 */
void HW_RTC_Init( void )
{
 8009c40:	b580      	push	{r7, lr}
 8009c42:	af00      	add	r7, sp, #0
  if( HW_RTC_Initalized == false )
 8009c44:	4b09      	ldr	r3, [pc, #36]	; (8009c6c <HW_RTC_Init+0x2c>)
 8009c46:	781b      	ldrb	r3, [r3, #0]
 8009c48:	2201      	movs	r2, #1
 8009c4a:	4053      	eors	r3, r2
 8009c4c:	b2db      	uxtb	r3, r3
 8009c4e:	2b00      	cmp	r3, #0
 8009c50:	d008      	beq.n	8009c64 <HW_RTC_Init+0x24>
  {
    HW_RTC_SetConfig( );
 8009c52:	f000 f80d 	bl	8009c70 <HW_RTC_SetConfig>
    HW_RTC_SetAlarmConfig( );
 8009c56:	f000 f941 	bl	8009edc <HW_RTC_SetAlarmConfig>
    HW_RTC_SetTimerContext( );
 8009c5a:	f000 f91f 	bl	8009e9c <HW_RTC_SetTimerContext>
    HW_RTC_Initalized = true;
 8009c5e:	4b03      	ldr	r3, [pc, #12]	; (8009c6c <HW_RTC_Init+0x2c>)
 8009c60:	2201      	movs	r2, #1
 8009c62:	701a      	strb	r2, [r3, #0]
  }
}
 8009c64:	46c0      	nop			; (mov r8, r8)
 8009c66:	46bd      	mov	sp, r7
 8009c68:	bd80      	pop	{r7, pc}
 8009c6a:	46c0      	nop			; (mov r8, r8)
 8009c6c:	2000026c 	.word	0x2000026c

08009c70 <HW_RTC_SetConfig>:
 * @note The timer is based on the RTC
 * @param none
 * @retval none
 */
static void HW_RTC_SetConfig( void )
{
 8009c70:	b580      	push	{r7, lr}
 8009c72:	b086      	sub	sp, #24
 8009c74:	af00      	add	r7, sp, #0
  RTC_TimeTypeDef RTC_TimeStruct;
  RTC_DateTypeDef RTC_DateStruct;

  RtcHandle.Instance = RTC;
 8009c76:	4b27      	ldr	r3, [pc, #156]	; (8009d14 <HW_RTC_SetConfig+0xa4>)
 8009c78:	4a27      	ldr	r2, [pc, #156]	; (8009d18 <HW_RTC_SetConfig+0xa8>)
 8009c7a:	601a      	str	r2, [r3, #0]

  RtcHandle.Init.HourFormat = RTC_HOURFORMAT_24;
 8009c7c:	4b25      	ldr	r3, [pc, #148]	; (8009d14 <HW_RTC_SetConfig+0xa4>)
 8009c7e:	2200      	movs	r2, #0
 8009c80:	605a      	str	r2, [r3, #4]
  RtcHandle.Init.AsynchPrediv = PREDIV_A; /* RTC_ASYNCH_PREDIV; */
 8009c82:	4b24      	ldr	r3, [pc, #144]	; (8009d14 <HW_RTC_SetConfig+0xa4>)
 8009c84:	221f      	movs	r2, #31
 8009c86:	609a      	str	r2, [r3, #8]
  RtcHandle.Init.SynchPrediv = PREDIV_S; /* RTC_SYNCH_PREDIV; */
 8009c88:	4b22      	ldr	r3, [pc, #136]	; (8009d14 <HW_RTC_SetConfig+0xa4>)
 8009c8a:	4a24      	ldr	r2, [pc, #144]	; (8009d1c <HW_RTC_SetConfig+0xac>)
 8009c8c:	60da      	str	r2, [r3, #12]
  RtcHandle.Init.OutPut = RTC_OUTPUT;
 8009c8e:	4b21      	ldr	r3, [pc, #132]	; (8009d14 <HW_RTC_SetConfig+0xa4>)
 8009c90:	2200      	movs	r2, #0
 8009c92:	611a      	str	r2, [r3, #16]
  RtcHandle.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8009c94:	4b1f      	ldr	r3, [pc, #124]	; (8009d14 <HW_RTC_SetConfig+0xa4>)
 8009c96:	2200      	movs	r2, #0
 8009c98:	619a      	str	r2, [r3, #24]
  RtcHandle.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8009c9a:	4b1e      	ldr	r3, [pc, #120]	; (8009d14 <HW_RTC_SetConfig+0xa4>)
 8009c9c:	2200      	movs	r2, #0
 8009c9e:	61da      	str	r2, [r3, #28]

  HAL_RTC_Init( &RtcHandle );
 8009ca0:	4b1c      	ldr	r3, [pc, #112]	; (8009d14 <HW_RTC_SetConfig+0xa4>)
 8009ca2:	0018      	movs	r0, r3
 8009ca4:	f7fd f824 	bl	8006cf0 <HAL_RTC_Init>
  
  /*Monday 1st January 2016*/
  RTC_DateStruct.Year = 16;
 8009ca8:	003b      	movs	r3, r7
 8009caa:	2210      	movs	r2, #16
 8009cac:	70da      	strb	r2, [r3, #3]
  RTC_DateStruct.Month = RTC_MONTH_JANUARY;
 8009cae:	003b      	movs	r3, r7
 8009cb0:	2201      	movs	r2, #1
 8009cb2:	705a      	strb	r2, [r3, #1]
  RTC_DateStruct.Date = 1;
 8009cb4:	003b      	movs	r3, r7
 8009cb6:	2201      	movs	r2, #1
 8009cb8:	709a      	strb	r2, [r3, #2]
  RTC_DateStruct.WeekDay = RTC_WEEKDAY_MONDAY;
 8009cba:	003b      	movs	r3, r7
 8009cbc:	2201      	movs	r2, #1
 8009cbe:	701a      	strb	r2, [r3, #0]
  HAL_RTC_SetDate(&RtcHandle , &RTC_DateStruct, RTC_FORMAT_BIN);
 8009cc0:	0039      	movs	r1, r7
 8009cc2:	4b14      	ldr	r3, [pc, #80]	; (8009d14 <HW_RTC_SetConfig+0xa4>)
 8009cc4:	2200      	movs	r2, #0
 8009cc6:	0018      	movs	r0, r3
 8009cc8:	f7fd f9c2 	bl	8007050 <HAL_RTC_SetDate>
  
  /*at 0:0:0*/
  RTC_TimeStruct.Hours = 0;
 8009ccc:	1d3b      	adds	r3, r7, #4
 8009cce:	2200      	movs	r2, #0
 8009cd0:	701a      	strb	r2, [r3, #0]
  RTC_TimeStruct.Minutes = 0;
 8009cd2:	1d3b      	adds	r3, r7, #4
 8009cd4:	2200      	movs	r2, #0
 8009cd6:	705a      	strb	r2, [r3, #1]

  RTC_TimeStruct.Seconds = 0;
 8009cd8:	1d3b      	adds	r3, r7, #4
 8009cda:	2200      	movs	r2, #0
 8009cdc:	709a      	strb	r2, [r3, #2]
  RTC_TimeStruct.TimeFormat = 0;
 8009cde:	1d3b      	adds	r3, r7, #4
 8009ce0:	2200      	movs	r2, #0
 8009ce2:	70da      	strb	r2, [r3, #3]
  RTC_TimeStruct.SubSeconds = 0;
 8009ce4:	1d3b      	adds	r3, r7, #4
 8009ce6:	2200      	movs	r2, #0
 8009ce8:	605a      	str	r2, [r3, #4]
  RTC_TimeStruct.StoreOperation = RTC_DAYLIGHTSAVING_NONE;
 8009cea:	1d3b      	adds	r3, r7, #4
 8009cec:	2200      	movs	r2, #0
 8009cee:	611a      	str	r2, [r3, #16]
  RTC_TimeStruct.DayLightSaving = RTC_STOREOPERATION_RESET;
 8009cf0:	1d3b      	adds	r3, r7, #4
 8009cf2:	2200      	movs	r2, #0
 8009cf4:	60da      	str	r2, [r3, #12]
  
  HAL_RTC_SetTime(&RtcHandle , &RTC_TimeStruct, RTC_FORMAT_BIN);
 8009cf6:	1d39      	adds	r1, r7, #4
 8009cf8:	4b06      	ldr	r3, [pc, #24]	; (8009d14 <HW_RTC_SetConfig+0xa4>)
 8009cfa:	2200      	movs	r2, #0
 8009cfc:	0018      	movs	r0, r3
 8009cfe:	f7fd f87b 	bl	8006df8 <HAL_RTC_SetTime>
  
 /*Enable Direct Read of the calendar registers (not through Shadow) */
  HAL_RTCEx_EnableBypassShadow(&RtcHandle);
 8009d02:	4b04      	ldr	r3, [pc, #16]	; (8009d14 <HW_RTC_SetConfig+0xa4>)
 8009d04:	0018      	movs	r0, r3
 8009d06:	f7fd fda9 	bl	800785c <HAL_RTCEx_EnableBypassShadow>
}
 8009d0a:	46c0      	nop			; (mov r8, r8)
 8009d0c:	46bd      	mov	sp, r7
 8009d0e:	b006      	add	sp, #24
 8009d10:	bd80      	pop	{r7, pc}
 8009d12:	46c0      	nop			; (mov r8, r8)
 8009d14:	20000270 	.word	0x20000270
 8009d18:	40002800 	.word	0x40002800
 8009d1c:	000003ff 	.word	0x000003ff

08009d20 <HW_RTC_GetMinimumTimeout>:
 * @brief returns the wake up time in ticks
 * @param none
 * @retval wake up time in ticks
 */
uint32_t HW_RTC_GetMinimumTimeout( void )
{
 8009d20:	b580      	push	{r7, lr}
 8009d22:	af00      	add	r7, sp, #0
  return( MIN_ALARM_DELAY );
 8009d24:	2303      	movs	r3, #3
}
 8009d26:	0018      	movs	r0, r3
 8009d28:	46bd      	mov	sp, r7
 8009d2a:	bd80      	pop	{r7, pc}

08009d2c <HW_RTC_ms2Tick>:
 * @brief converts time in ms to time in ticks
 * @param [IN] time in milliseconds
 * @retval returns time in timer ticks
 */
uint32_t HW_RTC_ms2Tick( TimerTime_t timeMicroSec )
{
 8009d2c:	b5b0      	push	{r4, r5, r7, lr}
 8009d2e:	b082      	sub	sp, #8
 8009d30:	af00      	add	r7, sp, #0
 8009d32:	6078      	str	r0, [r7, #4]
/*return( ( timeMicroSec / RTC_ALARM_TIME_BASE ) ); */
  return ( uint32_t) ( ( ((uint64_t)timeMicroSec) * CONV_DENOM ) / CONV_NUMER );
 8009d34:	6879      	ldr	r1, [r7, #4]
 8009d36:	000a      	movs	r2, r1
 8009d38:	2100      	movs	r1, #0
 8009d3a:	000b      	movs	r3, r1
 8009d3c:	0e51      	lsrs	r1, r2, #25
 8009d3e:	01dd      	lsls	r5, r3, #7
 8009d40:	430d      	orrs	r5, r1
 8009d42:	01d4      	lsls	r4, r2, #7
 8009d44:	227d      	movs	r2, #125	; 0x7d
 8009d46:	2300      	movs	r3, #0
 8009d48:	0020      	movs	r0, r4
 8009d4a:	0029      	movs	r1, r5
 8009d4c:	f7f6 fb90 	bl	8000470 <__aeabi_uldivmod>
 8009d50:	0003      	movs	r3, r0
 8009d52:	000c      	movs	r4, r1
}
 8009d54:	0018      	movs	r0, r3
 8009d56:	46bd      	mov	sp, r7
 8009d58:	b002      	add	sp, #8
 8009d5a:	bdb0      	pop	{r4, r5, r7, pc}

08009d5c <HW_RTC_SetAlarm>:
 * @brief Set the alarm
 * @note The alarm is set at now (read in this funtion) + timeout
 * @param timeout Duration of the Timer ticks
 */
void HW_RTC_SetAlarm( uint32_t timeout )
{
 8009d5c:	b590      	push	{r4, r7, lr}
 8009d5e:	b083      	sub	sp, #12
 8009d60:	af00      	add	r7, sp, #0
 8009d62:	6078      	str	r0, [r7, #4]
  /* we don't go in Low Power mode for timeout below MIN_ALARM_DELAY */
  if ( (MIN_ALARM_DELAY + McuWakeUpTimeCal ) < ((timeout - HW_RTC_GetTimerElapsedTime( ) )) )
 8009d64:	4b14      	ldr	r3, [pc, #80]	; (8009db8 <HW_RTC_SetAlarm+0x5c>)
 8009d66:	2200      	movs	r2, #0
 8009d68:	5e9b      	ldrsh	r3, [r3, r2]
 8009d6a:	3303      	adds	r3, #3
 8009d6c:	001c      	movs	r4, r3
 8009d6e:	f000 f825 	bl	8009dbc <HW_RTC_GetTimerElapsedTime>
 8009d72:	0002      	movs	r2, r0
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	1a9b      	subs	r3, r3, r2
 8009d78:	429c      	cmp	r4, r3
 8009d7a:	d203      	bcs.n	8009d84 <HW_RTC_SetAlarm+0x28>
  {
    LowPower_Enable( e_LOW_POWER_RTC );
 8009d7c:	2001      	movs	r0, #1
 8009d7e:	f7ff fb23 	bl	80093c8 <LowPower_Enable>
 8009d82:	e002      	b.n	8009d8a <HW_RTC_SetAlarm+0x2e>
  }
  else
  {
    LowPower_Disable( e_LOW_POWER_RTC );
 8009d84:	2001      	movs	r0, #1
 8009d86:	f7ff fb01 	bl	800938c <LowPower_Disable>
  }

  if( LowPower_GetState() == 0 )
 8009d8a:	f7ff fb3d 	bl	8009408 <LowPower_GetState>
 8009d8e:	1e03      	subs	r3, r0, #0
 8009d90:	d109      	bne.n	8009da6 <HW_RTC_SetAlarm+0x4a>
  {
    LowPower_Enable( e_LOW_POWER_RTC );
 8009d92:	2001      	movs	r0, #1
 8009d94:	f7ff fb18 	bl	80093c8 <LowPower_Enable>
    timeout = timeout -  McuWakeUpTimeCal;
 8009d98:	4b07      	ldr	r3, [pc, #28]	; (8009db8 <HW_RTC_SetAlarm+0x5c>)
 8009d9a:	2200      	movs	r2, #0
 8009d9c:	5e9b      	ldrsh	r3, [r3, r2]
 8009d9e:	001a      	movs	r2, r3
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	1a9b      	subs	r3, r3, r2
 8009da4:	607b      	str	r3, [r7, #4]
  }

  HW_RTC_StartWakeUpAlarm( timeout );
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	0018      	movs	r0, r3
 8009daa:	f000 f8a5 	bl	8009ef8 <HW_RTC_StartWakeUpAlarm>
}
 8009dae:	46c0      	nop			; (mov r8, r8)
 8009db0:	46bd      	mov	sp, r7
 8009db2:	b003      	add	sp, #12
 8009db4:	bd90      	pop	{r4, r7, pc}
 8009db6:	46c0      	nop			; (mov r8, r8)
 8009db8:	2000026e 	.word	0x2000026e

08009dbc <HW_RTC_GetTimerElapsedTime>:
 * @brief Get the RTC timer elapsed time since the last Alarm was set
 * @param none
 * @retval RTC Elapsed time in ticks
 */
uint32_t HW_RTC_GetTimerElapsedTime( void )
{
 8009dbc:	b580      	push	{r7, lr}
 8009dbe:	b088      	sub	sp, #32
 8009dc0:	af00      	add	r7, sp, #0
  RTC_TimeTypeDef RTC_TimeStruct;
  RTC_DateTypeDef RTC_DateStruct;
  
  TimerTime_t CalendarValue = HW_RTC_GetCalendarValue(&RTC_DateStruct, &RTC_TimeStruct );
 8009dc2:	2308      	movs	r3, #8
 8009dc4:	18fa      	adds	r2, r7, r3
 8009dc6:	1d3b      	adds	r3, r7, #4
 8009dc8:	0011      	movs	r1, r2
 8009dca:	0018      	movs	r0, r3
 8009dcc:	f000 fa14 	bl	800a1f8 <HW_RTC_GetCalendarValue>
 8009dd0:	0003      	movs	r3, r0
 8009dd2:	61fb      	str	r3, [r7, #28]

  return( ( uint32_t )( CalendarValue - RtcTimerContext.Rtc_Time ));
 8009dd4:	4b03      	ldr	r3, [pc, #12]	; (8009de4 <HW_RTC_GetTimerElapsedTime+0x28>)
 8009dd6:	681b      	ldr	r3, [r3, #0]
 8009dd8:	69fa      	ldr	r2, [r7, #28]
 8009dda:	1ad3      	subs	r3, r2, r3
}
 8009ddc:	0018      	movs	r0, r3
 8009dde:	46bd      	mov	sp, r7
 8009de0:	b008      	add	sp, #32
 8009de2:	bd80      	pop	{r7, pc}
 8009de4:	200002bc 	.word	0x200002bc

08009de8 <HW_RTC_GetTimerValue>:
 * @brief Get the RTC timer value
 * @param none
 * @retval RTC Timer value in ticks
 */
uint32_t HW_RTC_GetTimerValue( void )
{
 8009de8:	b580      	push	{r7, lr}
 8009dea:	b088      	sub	sp, #32
 8009dec:	af00      	add	r7, sp, #0
  RTC_TimeTypeDef RTC_TimeStruct;
  RTC_DateTypeDef RTC_DateStruct;
  
  uint32_t CalendarValue = (uint32_t) HW_RTC_GetCalendarValue(&RTC_DateStruct, &RTC_TimeStruct );
 8009dee:	2308      	movs	r3, #8
 8009df0:	18fa      	adds	r2, r7, r3
 8009df2:	1d3b      	adds	r3, r7, #4
 8009df4:	0011      	movs	r1, r2
 8009df6:	0018      	movs	r0, r3
 8009df8:	f000 f9fe 	bl	800a1f8 <HW_RTC_GetCalendarValue>
 8009dfc:	0003      	movs	r3, r0
 8009dfe:	61fb      	str	r3, [r7, #28]

  return( CalendarValue );
 8009e00:	69fb      	ldr	r3, [r7, #28]
}
 8009e02:	0018      	movs	r0, r3
 8009e04:	46bd      	mov	sp, r7
 8009e06:	b008      	add	sp, #32
 8009e08:	bd80      	pop	{r7, pc}
 8009e0a:	46c0      	nop			; (mov r8, r8)

08009e0c <HW_RTC_StopAlarm>:
 * @brief Stop the Alarm
 * @param none
 * @retval none
 */
void HW_RTC_StopAlarm( void )
{
 8009e0c:	b580      	push	{r7, lr}
 8009e0e:	af00      	add	r7, sp, #0

  /* Clear RTC Alarm Flag */
  __HAL_RTC_ALARM_CLEAR_FLAG( &RtcHandle, RTC_FLAG_ALRAF);
 8009e10:	4b09      	ldr	r3, [pc, #36]	; (8009e38 <HW_RTC_StopAlarm+0x2c>)
 8009e12:	681b      	ldr	r3, [r3, #0]
 8009e14:	4a08      	ldr	r2, [pc, #32]	; (8009e38 <HW_RTC_StopAlarm+0x2c>)
 8009e16:	6812      	ldr	r2, [r2, #0]
 8009e18:	68d2      	ldr	r2, [r2, #12]
 8009e1a:	21ff      	movs	r1, #255	; 0xff
 8009e1c:	400a      	ands	r2, r1
 8009e1e:	4907      	ldr	r1, [pc, #28]	; (8009e3c <HW_RTC_StopAlarm+0x30>)
 8009e20:	430a      	orrs	r2, r1
 8009e22:	60da      	str	r2, [r3, #12]

  /* Disable the Alarm A interrupt */

  HAL_RTC_DeactivateAlarm(&RtcHandle, RTC_ALARM_A );
 8009e24:	2380      	movs	r3, #128	; 0x80
 8009e26:	005a      	lsls	r2, r3, #1
 8009e28:	4b03      	ldr	r3, [pc, #12]	; (8009e38 <HW_RTC_StopAlarm+0x2c>)
 8009e2a:	0011      	movs	r1, r2
 8009e2c:	0018      	movs	r0, r3
 8009e2e:	f7fd fb8d 	bl	800754c <HAL_RTC_DeactivateAlarm>
}
 8009e32:	46c0      	nop			; (mov r8, r8)
 8009e34:	46bd      	mov	sp, r7
 8009e36:	bd80      	pop	{r7, pc}
 8009e38:	20000270 	.word	0x20000270
 8009e3c:	fffffe7f 	.word	0xfffffe7f

08009e40 <HW_RTC_IrqHandler>:
 * @brief RTC IRQ Handler on the RTC Alarm
 * @param none
 * @retval none
 */
void HW_RTC_IrqHandler ( void )
{
 8009e40:	b580      	push	{r7, lr}
 8009e42:	af00      	add	r7, sp, #0
  /* enable low power at irq*/
  LowPower_Enable( e_LOW_POWER_RTC );
 8009e44:	2001      	movs	r0, #1
 8009e46:	f7ff fabf 	bl	80093c8 <LowPower_Enable>
  
  HAL_RTC_AlarmIRQHandler( &RtcHandle);
 8009e4a:	4b03      	ldr	r3, [pc, #12]	; (8009e58 <HW_RTC_IrqHandler+0x18>)
 8009e4c:	0018      	movs	r0, r3
 8009e4e:	f7fd fc1f 	bl	8007690 <HAL_RTC_AlarmIRQHandler>
}
 8009e52:	46c0      	nop			; (mov r8, r8)
 8009e54:	46bd      	mov	sp, r7
 8009e56:	bd80      	pop	{r7, pc}
 8009e58:	20000270 	.word	0x20000270

08009e5c <HW_RTC_DelayMs>:
 * @brief a delay of delay ms by polling RTC
 * @param delay in ms
 * @retval none
 */
void HW_RTC_DelayMs( uint32_t delay )
{
 8009e5c:	b580      	push	{r7, lr}
 8009e5e:	b084      	sub	sp, #16
 8009e60:	af00      	add	r7, sp, #0
 8009e62:	6078      	str	r0, [r7, #4]
  TimerTime_t delayValue = 0;
 8009e64:	2300      	movs	r3, #0
 8009e66:	60fb      	str	r3, [r7, #12]
  TimerTime_t timeout = 0;
 8009e68:	2300      	movs	r3, #0
 8009e6a:	60bb      	str	r3, [r7, #8]

  delayValue = HW_RTC_ms2Tick( delay );
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	0018      	movs	r0, r3
 8009e70:	f7ff ff5c 	bl	8009d2c <HW_RTC_ms2Tick>
 8009e74:	0003      	movs	r3, r0
 8009e76:	60fb      	str	r3, [r7, #12]

  /* Wait delay ms */
  timeout = HW_RTC_GetTimerValue( );
 8009e78:	f7ff ffb6 	bl	8009de8 <HW_RTC_GetTimerValue>
 8009e7c:	0003      	movs	r3, r0
 8009e7e:	60bb      	str	r3, [r7, #8]
  while( ( ( HW_RTC_GetTimerValue( ) - timeout ) ) < delayValue )
 8009e80:	e000      	b.n	8009e84 <HW_RTC_DelayMs+0x28>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 8009e82:	46c0      	nop			; (mov r8, r8)
 8009e84:	f7ff ffb0 	bl	8009de8 <HW_RTC_GetTimerValue>
 8009e88:	0002      	movs	r2, r0
 8009e8a:	68bb      	ldr	r3, [r7, #8]
 8009e8c:	1ad2      	subs	r2, r2, r3
 8009e8e:	68fb      	ldr	r3, [r7, #12]
 8009e90:	429a      	cmp	r2, r3
 8009e92:	d3f6      	bcc.n	8009e82 <HW_RTC_DelayMs+0x26>
  {
    __NOP( );
  }
}
 8009e94:	46c0      	nop			; (mov r8, r8)
 8009e96:	46bd      	mov	sp, r7
 8009e98:	b004      	add	sp, #16
 8009e9a:	bd80      	pop	{r7, pc}

08009e9c <HW_RTC_SetTimerContext>:
 * @brief set Time Reference set also the RTC_DateStruct and RTC_TimeStruct
 * @param none
 * @retval Timer Value
 */
uint32_t HW_RTC_SetTimerContext( void )
{
 8009e9c:	b580      	push	{r7, lr}
 8009e9e:	af00      	add	r7, sp, #0
  RtcTimerContext.Rtc_Time = HW_RTC_GetCalendarValue( &RtcTimerContext.RTC_Calndr_Date, &RtcTimerContext.RTC_Calndr_Time );
 8009ea0:	4a06      	ldr	r2, [pc, #24]	; (8009ebc <HW_RTC_SetTimerContext+0x20>)
 8009ea2:	4b07      	ldr	r3, [pc, #28]	; (8009ec0 <HW_RTC_SetTimerContext+0x24>)
 8009ea4:	0011      	movs	r1, r2
 8009ea6:	0018      	movs	r0, r3
 8009ea8:	f000 f9a6 	bl	800a1f8 <HW_RTC_GetCalendarValue>
 8009eac:	0002      	movs	r2, r0
 8009eae:	4b05      	ldr	r3, [pc, #20]	; (8009ec4 <HW_RTC_SetTimerContext+0x28>)
 8009eb0:	601a      	str	r2, [r3, #0]
  return ( uint32_t ) RtcTimerContext.Rtc_Time;
 8009eb2:	4b04      	ldr	r3, [pc, #16]	; (8009ec4 <HW_RTC_SetTimerContext+0x28>)
 8009eb4:	681b      	ldr	r3, [r3, #0]
}
 8009eb6:	0018      	movs	r0, r3
 8009eb8:	46bd      	mov	sp, r7
 8009eba:	bd80      	pop	{r7, pc}
 8009ebc:	200002c0 	.word	0x200002c0
 8009ec0:	200002d4 	.word	0x200002d4
 8009ec4:	200002bc 	.word	0x200002bc

08009ec8 <HW_RTC_GetTimerContext>:
 * @brief Get the RTC timer Reference
 * @param none
 * @retval Timer Value in  Ticks
 */
uint32_t HW_RTC_GetTimerContext( void )
{
 8009ec8:	b580      	push	{r7, lr}
 8009eca:	af00      	add	r7, sp, #0
  return (uint32_t) RtcTimerContext.Rtc_Time;
 8009ecc:	4b02      	ldr	r3, [pc, #8]	; (8009ed8 <HW_RTC_GetTimerContext+0x10>)
 8009ece:	681b      	ldr	r3, [r3, #0]
}
 8009ed0:	0018      	movs	r0, r3
 8009ed2:	46bd      	mov	sp, r7
 8009ed4:	bd80      	pop	{r7, pc}
 8009ed6:	46c0      	nop			; (mov r8, r8)
 8009ed8:	200002bc 	.word	0x200002bc

08009edc <HW_RTC_SetAlarmConfig>:
 * @brief configure alarm at init
 * @param none
 * @retval none
 */
static void HW_RTC_SetAlarmConfig( void )
{
 8009edc:	b580      	push	{r7, lr}
 8009ede:	af00      	add	r7, sp, #0
  HAL_RTC_DeactivateAlarm(&RtcHandle, RTC_ALARM_A);
 8009ee0:	2380      	movs	r3, #128	; 0x80
 8009ee2:	005a      	lsls	r2, r3, #1
 8009ee4:	4b03      	ldr	r3, [pc, #12]	; (8009ef4 <HW_RTC_SetAlarmConfig+0x18>)
 8009ee6:	0011      	movs	r1, r2
 8009ee8:	0018      	movs	r0, r3
 8009eea:	f7fd fb2f 	bl	800754c <HAL_RTC_DeactivateAlarm>
}
 8009eee:	46c0      	nop			; (mov r8, r8)
 8009ef0:	46bd      	mov	sp, r7
 8009ef2:	bd80      	pop	{r7, pc}
 8009ef4:	20000270 	.word	0x20000270

08009ef8 <HW_RTC_StartWakeUpAlarm>:
 * @note  alarm in RtcTimerContext.Rtc_Time + timeoutValue
 * @param timeoutValue in ticks
 * @retval none
 */
static void HW_RTC_StartWakeUpAlarm( uint32_t timeoutValue )
{
 8009ef8:	b590      	push	{r4, r7, lr}
 8009efa:	b08d      	sub	sp, #52	; 0x34
 8009efc:	af00      	add	r7, sp, #0
 8009efe:	6078      	str	r0, [r7, #4]
  uint16_t rtcAlarmSubSeconds = 0;
 8009f00:	232e      	movs	r3, #46	; 0x2e
 8009f02:	18fb      	adds	r3, r7, r3
 8009f04:	2200      	movs	r2, #0
 8009f06:	801a      	strh	r2, [r3, #0]
  uint16_t rtcAlarmSeconds = 0;
 8009f08:	232c      	movs	r3, #44	; 0x2c
 8009f0a:	18fb      	adds	r3, r7, r3
 8009f0c:	2200      	movs	r2, #0
 8009f0e:	801a      	strh	r2, [r3, #0]
  uint16_t rtcAlarmMinutes = 0;
 8009f10:	232a      	movs	r3, #42	; 0x2a
 8009f12:	18fb      	adds	r3, r7, r3
 8009f14:	2200      	movs	r2, #0
 8009f16:	801a      	strh	r2, [r3, #0]
  uint16_t rtcAlarmHours = 0;
 8009f18:	2328      	movs	r3, #40	; 0x28
 8009f1a:	18fb      	adds	r3, r7, r3
 8009f1c:	2200      	movs	r2, #0
 8009f1e:	801a      	strh	r2, [r3, #0]
  uint16_t rtcAlarmDays = 0;
 8009f20:	2326      	movs	r3, #38	; 0x26
 8009f22:	18fb      	adds	r3, r7, r3
 8009f24:	2200      	movs	r2, #0
 8009f26:	801a      	strh	r2, [r3, #0]
  RTC_TimeTypeDef RTC_TimeStruct = RtcTimerContext.RTC_Calndr_Time;
 8009f28:	2310      	movs	r3, #16
 8009f2a:	18fa      	adds	r2, r7, r3
 8009f2c:	4baa      	ldr	r3, [pc, #680]	; (800a1d8 <HW_RTC_StartWakeUpAlarm+0x2e0>)
 8009f2e:	3304      	adds	r3, #4
 8009f30:	cb13      	ldmia	r3!, {r0, r1, r4}
 8009f32:	c213      	stmia	r2!, {r0, r1, r4}
 8009f34:	cb03      	ldmia	r3!, {r0, r1}
 8009f36:	c203      	stmia	r2!, {r0, r1}
  RTC_DateTypeDef RTC_DateStruct = RtcTimerContext.RTC_Calndr_Date;
 8009f38:	230c      	movs	r3, #12
 8009f3a:	18fb      	adds	r3, r7, r3
 8009f3c:	4aa6      	ldr	r2, [pc, #664]	; (800a1d8 <HW_RTC_StartWakeUpAlarm+0x2e0>)
 8009f3e:	6992      	ldr	r2, [r2, #24]
 8009f40:	601a      	str	r2, [r3, #0]

  HW_RTC_StopAlarm( );
 8009f42:	f7ff ff63 	bl	8009e0c <HW_RTC_StopAlarm>
  DBG_GPIO_SET(GPIOB, GPIO_PIN_13);
  
  /*reverse counter */
  rtcAlarmSubSeconds =  PREDIV_S - RTC_TimeStruct.SubSeconds;
 8009f46:	2310      	movs	r3, #16
 8009f48:	18fb      	adds	r3, r7, r3
 8009f4a:	685b      	ldr	r3, [r3, #4]
 8009f4c:	b29a      	uxth	r2, r3
 8009f4e:	232e      	movs	r3, #46	; 0x2e
 8009f50:	18fb      	adds	r3, r7, r3
 8009f52:	49a2      	ldr	r1, [pc, #648]	; (800a1dc <HW_RTC_StartWakeUpAlarm+0x2e4>)
 8009f54:	1a8a      	subs	r2, r1, r2
 8009f56:	801a      	strh	r2, [r3, #0]
  rtcAlarmSubSeconds += ( timeoutValue & PREDIV_S);
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	b29b      	uxth	r3, r3
 8009f5c:	059b      	lsls	r3, r3, #22
 8009f5e:	0d9b      	lsrs	r3, r3, #22
 8009f60:	b299      	uxth	r1, r3
 8009f62:	232e      	movs	r3, #46	; 0x2e
 8009f64:	18fb      	adds	r3, r7, r3
 8009f66:	222e      	movs	r2, #46	; 0x2e
 8009f68:	18ba      	adds	r2, r7, r2
 8009f6a:	8812      	ldrh	r2, [r2, #0]
 8009f6c:	188a      	adds	r2, r1, r2
 8009f6e:	801a      	strh	r2, [r3, #0]
  /* convert timeout  to seconds */
  timeoutValue >>= N_PREDIV_S;  /* convert timeout  in seconds */
 8009f70:	687b      	ldr	r3, [r7, #4]
 8009f72:	0a9b      	lsrs	r3, r3, #10
 8009f74:	607b      	str	r3, [r7, #4]
  
  /*convert microsecs to RTC format and add to 'Now' */
  rtcAlarmDays =  RTC_DateStruct.Date;
 8009f76:	230c      	movs	r3, #12
 8009f78:	18fb      	adds	r3, r7, r3
 8009f7a:	789a      	ldrb	r2, [r3, #2]
 8009f7c:	2326      	movs	r3, #38	; 0x26
 8009f7e:	18fb      	adds	r3, r7, r3
 8009f80:	801a      	strh	r2, [r3, #0]
  while (timeoutValue >= SecondsInDay)
 8009f82:	e00a      	b.n	8009f9a <HW_RTC_StartWakeUpAlarm+0xa2>
  {
    timeoutValue -= SecondsInDay;
 8009f84:	4a96      	ldr	r2, [pc, #600]	; (800a1e0 <HW_RTC_StartWakeUpAlarm+0x2e8>)
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	1a9b      	subs	r3, r3, r2
 8009f8a:	607b      	str	r3, [r7, #4]
    rtcAlarmDays++;
 8009f8c:	2326      	movs	r3, #38	; 0x26
 8009f8e:	18fb      	adds	r3, r7, r3
 8009f90:	881a      	ldrh	r2, [r3, #0]
 8009f92:	2326      	movs	r3, #38	; 0x26
 8009f94:	18fb      	adds	r3, r7, r3
 8009f96:	3201      	adds	r2, #1
 8009f98:	801a      	strh	r2, [r3, #0]
  /* convert timeout  to seconds */
  timeoutValue >>= N_PREDIV_S;  /* convert timeout  in seconds */
  
  /*convert microsecs to RTC format and add to 'Now' */
  rtcAlarmDays =  RTC_DateStruct.Date;
  while (timeoutValue >= SecondsInDay)
 8009f9a:	4a91      	ldr	r2, [pc, #580]	; (800a1e0 <HW_RTC_StartWakeUpAlarm+0x2e8>)
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	4293      	cmp	r3, r2
 8009fa0:	d2f0      	bcs.n	8009f84 <HW_RTC_StartWakeUpAlarm+0x8c>
    timeoutValue -= SecondsInDay;
    rtcAlarmDays++;
  }
  
  /* calc hours */
  rtcAlarmHours = RTC_TimeStruct.Hours;
 8009fa2:	2310      	movs	r3, #16
 8009fa4:	18fb      	adds	r3, r7, r3
 8009fa6:	781a      	ldrb	r2, [r3, #0]
 8009fa8:	2328      	movs	r3, #40	; 0x28
 8009faa:	18fb      	adds	r3, r7, r3
 8009fac:	801a      	strh	r2, [r3, #0]
  while (timeoutValue >= SecondsInHour)
 8009fae:	e00c      	b.n	8009fca <HW_RTC_StartWakeUpAlarm+0xd2>
  {
    timeoutValue -= SecondsInHour;
 8009fb0:	23e1      	movs	r3, #225	; 0xe1
 8009fb2:	011b      	lsls	r3, r3, #4
 8009fb4:	001a      	movs	r2, r3
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	1a9b      	subs	r3, r3, r2
 8009fba:	607b      	str	r3, [r7, #4]
    rtcAlarmHours++;
 8009fbc:	2328      	movs	r3, #40	; 0x28
 8009fbe:	18fb      	adds	r3, r7, r3
 8009fc0:	881a      	ldrh	r2, [r3, #0]
 8009fc2:	2328      	movs	r3, #40	; 0x28
 8009fc4:	18fb      	adds	r3, r7, r3
 8009fc6:	3201      	adds	r2, #1
 8009fc8:	801a      	strh	r2, [r3, #0]
    rtcAlarmDays++;
  }
  
  /* calc hours */
  rtcAlarmHours = RTC_TimeStruct.Hours;
  while (timeoutValue >= SecondsInHour)
 8009fca:	23e1      	movs	r3, #225	; 0xe1
 8009fcc:	011b      	lsls	r3, r3, #4
 8009fce:	1e1a      	subs	r2, r3, #0
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	429a      	cmp	r2, r3
 8009fd4:	d9ec      	bls.n	8009fb0 <HW_RTC_StartWakeUpAlarm+0xb8>
    timeoutValue -= SecondsInHour;
    rtcAlarmHours++;
  }
  
  /* calc minutes */
  rtcAlarmMinutes = RTC_TimeStruct.Minutes;
 8009fd6:	2310      	movs	r3, #16
 8009fd8:	18fb      	adds	r3, r7, r3
 8009fda:	785a      	ldrb	r2, [r3, #1]
 8009fdc:	232a      	movs	r3, #42	; 0x2a
 8009fde:	18fb      	adds	r3, r7, r3
 8009fe0:	801a      	strh	r2, [r3, #0]
  while (timeoutValue >= SecondsInMinute)
 8009fe2:	e00b      	b.n	8009ffc <HW_RTC_StartWakeUpAlarm+0x104>
  {
    timeoutValue -= SecondsInMinute;
 8009fe4:	233c      	movs	r3, #60	; 0x3c
 8009fe6:	001a      	movs	r2, r3
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	1a9b      	subs	r3, r3, r2
 8009fec:	607b      	str	r3, [r7, #4]
    rtcAlarmMinutes++;
 8009fee:	232a      	movs	r3, #42	; 0x2a
 8009ff0:	18fb      	adds	r3, r7, r3
 8009ff2:	881a      	ldrh	r2, [r3, #0]
 8009ff4:	232a      	movs	r3, #42	; 0x2a
 8009ff6:	18fb      	adds	r3, r7, r3
 8009ff8:	3201      	adds	r2, #1
 8009ffa:	801a      	strh	r2, [r3, #0]
    rtcAlarmHours++;
  }
  
  /* calc minutes */
  rtcAlarmMinutes = RTC_TimeStruct.Minutes;
  while (timeoutValue >= SecondsInMinute)
 8009ffc:	233c      	movs	r3, #60	; 0x3c
 8009ffe:	1e1a      	subs	r2, r3, #0
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	429a      	cmp	r2, r3
 800a004:	d9ee      	bls.n	8009fe4 <HW_RTC_StartWakeUpAlarm+0xec>
    timeoutValue -= SecondsInMinute;
    rtcAlarmMinutes++;
  }
   
  /* calc seconds */
  rtcAlarmSeconds =  RTC_TimeStruct.Seconds + timeoutValue;
 800a006:	2310      	movs	r3, #16
 800a008:	18fb      	adds	r3, r7, r3
 800a00a:	789b      	ldrb	r3, [r3, #2]
 800a00c:	b299      	uxth	r1, r3
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	b29a      	uxth	r2, r3
 800a012:	232c      	movs	r3, #44	; 0x2c
 800a014:	18fb      	adds	r3, r7, r3
 800a016:	188a      	adds	r2, r1, r2
 800a018:	801a      	strh	r2, [r3, #0]

  /***** correct for modulo********/
  while (rtcAlarmSubSeconds >= (PREDIV_S+1))
 800a01a:	e00f      	b.n	800a03c <HW_RTC_StartWakeUpAlarm+0x144>
  {
    rtcAlarmSubSeconds -= (PREDIV_S+1);
 800a01c:	232e      	movs	r3, #46	; 0x2e
 800a01e:	18fb      	adds	r3, r7, r3
 800a020:	222e      	movs	r2, #46	; 0x2e
 800a022:	18ba      	adds	r2, r7, r2
 800a024:	8812      	ldrh	r2, [r2, #0]
 800a026:	496f      	ldr	r1, [pc, #444]	; (800a1e4 <HW_RTC_StartWakeUpAlarm+0x2ec>)
 800a028:	468c      	mov	ip, r1
 800a02a:	4462      	add	r2, ip
 800a02c:	801a      	strh	r2, [r3, #0]
    rtcAlarmSeconds++;
 800a02e:	232c      	movs	r3, #44	; 0x2c
 800a030:	18fb      	adds	r3, r7, r3
 800a032:	881a      	ldrh	r2, [r3, #0]
 800a034:	232c      	movs	r3, #44	; 0x2c
 800a036:	18fb      	adds	r3, r7, r3
 800a038:	3201      	adds	r2, #1
 800a03a:	801a      	strh	r2, [r3, #0]
   
  /* calc seconds */
  rtcAlarmSeconds =  RTC_TimeStruct.Seconds + timeoutValue;

  /***** correct for modulo********/
  while (rtcAlarmSubSeconds >= (PREDIV_S+1))
 800a03c:	232e      	movs	r3, #46	; 0x2e
 800a03e:	18fb      	adds	r3, r7, r3
 800a040:	881b      	ldrh	r3, [r3, #0]
 800a042:	4a66      	ldr	r2, [pc, #408]	; (800a1dc <HW_RTC_StartWakeUpAlarm+0x2e4>)
 800a044:	4293      	cmp	r3, r2
 800a046:	d8e9      	bhi.n	800a01c <HW_RTC_StartWakeUpAlarm+0x124>
  {
    rtcAlarmSubSeconds -= (PREDIV_S+1);
    rtcAlarmSeconds++;
  }
  
  while (rtcAlarmSeconds >= 60)
 800a048:	e00d      	b.n	800a066 <HW_RTC_StartWakeUpAlarm+0x16e>
  { 
    rtcAlarmSeconds -= 60;
 800a04a:	232c      	movs	r3, #44	; 0x2c
 800a04c:	18fb      	adds	r3, r7, r3
 800a04e:	222c      	movs	r2, #44	; 0x2c
 800a050:	18ba      	adds	r2, r7, r2
 800a052:	8812      	ldrh	r2, [r2, #0]
 800a054:	3a3c      	subs	r2, #60	; 0x3c
 800a056:	801a      	strh	r2, [r3, #0]
    rtcAlarmMinutes++;
 800a058:	232a      	movs	r3, #42	; 0x2a
 800a05a:	18fb      	adds	r3, r7, r3
 800a05c:	881a      	ldrh	r2, [r3, #0]
 800a05e:	232a      	movs	r3, #42	; 0x2a
 800a060:	18fb      	adds	r3, r7, r3
 800a062:	3201      	adds	r2, #1
 800a064:	801a      	strh	r2, [r3, #0]
  {
    rtcAlarmSubSeconds -= (PREDIV_S+1);
    rtcAlarmSeconds++;
  }
  
  while (rtcAlarmSeconds >= 60)
 800a066:	232c      	movs	r3, #44	; 0x2c
 800a068:	18fb      	adds	r3, r7, r3
 800a06a:	881b      	ldrh	r3, [r3, #0]
 800a06c:	2b3b      	cmp	r3, #59	; 0x3b
 800a06e:	d8ec      	bhi.n	800a04a <HW_RTC_StartWakeUpAlarm+0x152>
  { 
    rtcAlarmSeconds -= 60;
    rtcAlarmMinutes++;
  }

  while (rtcAlarmMinutes >= 60)
 800a070:	e00d      	b.n	800a08e <HW_RTC_StartWakeUpAlarm+0x196>
  {
    rtcAlarmMinutes -= 60;
 800a072:	232a      	movs	r3, #42	; 0x2a
 800a074:	18fb      	adds	r3, r7, r3
 800a076:	222a      	movs	r2, #42	; 0x2a
 800a078:	18ba      	adds	r2, r7, r2
 800a07a:	8812      	ldrh	r2, [r2, #0]
 800a07c:	3a3c      	subs	r2, #60	; 0x3c
 800a07e:	801a      	strh	r2, [r3, #0]
    rtcAlarmHours++;
 800a080:	2328      	movs	r3, #40	; 0x28
 800a082:	18fb      	adds	r3, r7, r3
 800a084:	881a      	ldrh	r2, [r3, #0]
 800a086:	2328      	movs	r3, #40	; 0x28
 800a088:	18fb      	adds	r3, r7, r3
 800a08a:	3201      	adds	r2, #1
 800a08c:	801a      	strh	r2, [r3, #0]
  { 
    rtcAlarmSeconds -= 60;
    rtcAlarmMinutes++;
  }

  while (rtcAlarmMinutes >= 60)
 800a08e:	232a      	movs	r3, #42	; 0x2a
 800a090:	18fb      	adds	r3, r7, r3
 800a092:	881b      	ldrh	r3, [r3, #0]
 800a094:	2b3b      	cmp	r3, #59	; 0x3b
 800a096:	d8ec      	bhi.n	800a072 <HW_RTC_StartWakeUpAlarm+0x17a>
  {
    rtcAlarmMinutes -= 60;
    rtcAlarmHours++;
  }
  
  while (rtcAlarmHours >= HoursInDay)
 800a098:	e00f      	b.n	800a0ba <HW_RTC_StartWakeUpAlarm+0x1c2>
  {
    rtcAlarmHours -= HoursInDay;
 800a09a:	2318      	movs	r3, #24
 800a09c:	b29a      	uxth	r2, r3
 800a09e:	2328      	movs	r3, #40	; 0x28
 800a0a0:	18fb      	adds	r3, r7, r3
 800a0a2:	2128      	movs	r1, #40	; 0x28
 800a0a4:	1879      	adds	r1, r7, r1
 800a0a6:	8809      	ldrh	r1, [r1, #0]
 800a0a8:	1a8a      	subs	r2, r1, r2
 800a0aa:	801a      	strh	r2, [r3, #0]
    rtcAlarmDays++;
 800a0ac:	2326      	movs	r3, #38	; 0x26
 800a0ae:	18fb      	adds	r3, r7, r3
 800a0b0:	881a      	ldrh	r2, [r3, #0]
 800a0b2:	2326      	movs	r3, #38	; 0x26
 800a0b4:	18fb      	adds	r3, r7, r3
 800a0b6:	3201      	adds	r2, #1
 800a0b8:	801a      	strh	r2, [r3, #0]
  {
    rtcAlarmMinutes -= 60;
    rtcAlarmHours++;
  }
  
  while (rtcAlarmHours >= HoursInDay)
 800a0ba:	2318      	movs	r3, #24
 800a0bc:	b29b      	uxth	r3, r3
 800a0be:	2228      	movs	r2, #40	; 0x28
 800a0c0:	18ba      	adds	r2, r7, r2
 800a0c2:	8812      	ldrh	r2, [r2, #0]
 800a0c4:	429a      	cmp	r2, r3
 800a0c6:	d2e8      	bcs.n	800a09a <HW_RTC_StartWakeUpAlarm+0x1a2>
  {
    rtcAlarmHours -= HoursInDay;
    rtcAlarmDays++;
  }

  if( RTC_DateStruct.Year % 4 == 0 ) 
 800a0c8:	230c      	movs	r3, #12
 800a0ca:	18fb      	adds	r3, r7, r3
 800a0cc:	78db      	ldrb	r3, [r3, #3]
 800a0ce:	2203      	movs	r2, #3
 800a0d0:	4013      	ands	r3, r2
 800a0d2:	b2db      	uxtb	r3, r3
 800a0d4:	2b00      	cmp	r3, #0
 800a0d6:	d11d      	bne.n	800a114 <HW_RTC_StartWakeUpAlarm+0x21c>
  {
    if( rtcAlarmDays > DaysInMonthLeapYear[ RTC_DateStruct.Month - 1 ] )    
 800a0d8:	230c      	movs	r3, #12
 800a0da:	18fb      	adds	r3, r7, r3
 800a0dc:	785b      	ldrb	r3, [r3, #1]
 800a0de:	3b01      	subs	r3, #1
 800a0e0:	4a41      	ldr	r2, [pc, #260]	; (800a1e8 <HW_RTC_StartWakeUpAlarm+0x2f0>)
 800a0e2:	5cd3      	ldrb	r3, [r2, r3]
 800a0e4:	b29b      	uxth	r3, r3
 800a0e6:	2226      	movs	r2, #38	; 0x26
 800a0e8:	18ba      	adds	r2, r7, r2
 800a0ea:	8812      	ldrh	r2, [r2, #0]
 800a0ec:	429a      	cmp	r2, r3
 800a0ee:	d92e      	bls.n	800a14e <HW_RTC_StartWakeUpAlarm+0x256>
    {
      rtcAlarmDays = rtcAlarmDays % DaysInMonthLeapYear[ RTC_DateStruct.Month - 1 ];
 800a0f0:	2326      	movs	r3, #38	; 0x26
 800a0f2:	18fb      	adds	r3, r7, r3
 800a0f4:	8818      	ldrh	r0, [r3, #0]
 800a0f6:	230c      	movs	r3, #12
 800a0f8:	18fb      	adds	r3, r7, r3
 800a0fa:	785b      	ldrb	r3, [r3, #1]
 800a0fc:	3b01      	subs	r3, #1
 800a0fe:	4a3a      	ldr	r2, [pc, #232]	; (800a1e8 <HW_RTC_StartWakeUpAlarm+0x2f0>)
 800a100:	5cd3      	ldrb	r3, [r2, r3]
 800a102:	0019      	movs	r1, r3
 800a104:	f7f6 f970 	bl	80003e8 <__aeabi_idivmod>
 800a108:	000b      	movs	r3, r1
 800a10a:	001a      	movs	r2, r3
 800a10c:	2326      	movs	r3, #38	; 0x26
 800a10e:	18fb      	adds	r3, r7, r3
 800a110:	801a      	strh	r2, [r3, #0]
 800a112:	e01c      	b.n	800a14e <HW_RTC_StartWakeUpAlarm+0x256>
    }
  }
  else
  {
    if( rtcAlarmDays > DaysInMonth[ RTC_DateStruct.Month - 1 ] )    
 800a114:	230c      	movs	r3, #12
 800a116:	18fb      	adds	r3, r7, r3
 800a118:	785b      	ldrb	r3, [r3, #1]
 800a11a:	3b01      	subs	r3, #1
 800a11c:	4a33      	ldr	r2, [pc, #204]	; (800a1ec <HW_RTC_StartWakeUpAlarm+0x2f4>)
 800a11e:	5cd3      	ldrb	r3, [r2, r3]
 800a120:	b29b      	uxth	r3, r3
 800a122:	2226      	movs	r2, #38	; 0x26
 800a124:	18ba      	adds	r2, r7, r2
 800a126:	8812      	ldrh	r2, [r2, #0]
 800a128:	429a      	cmp	r2, r3
 800a12a:	d910      	bls.n	800a14e <HW_RTC_StartWakeUpAlarm+0x256>
    {   
      rtcAlarmDays = rtcAlarmDays % DaysInMonth[ RTC_DateStruct.Month - 1 ];
 800a12c:	2326      	movs	r3, #38	; 0x26
 800a12e:	18fb      	adds	r3, r7, r3
 800a130:	8818      	ldrh	r0, [r3, #0]
 800a132:	230c      	movs	r3, #12
 800a134:	18fb      	adds	r3, r7, r3
 800a136:	785b      	ldrb	r3, [r3, #1]
 800a138:	3b01      	subs	r3, #1
 800a13a:	4a2c      	ldr	r2, [pc, #176]	; (800a1ec <HW_RTC_StartWakeUpAlarm+0x2f4>)
 800a13c:	5cd3      	ldrb	r3, [r2, r3]
 800a13e:	0019      	movs	r1, r3
 800a140:	f7f6 f952 	bl	80003e8 <__aeabi_idivmod>
 800a144:	000b      	movs	r3, r1
 800a146:	001a      	movs	r2, r3
 800a148:	2326      	movs	r3, #38	; 0x26
 800a14a:	18fb      	adds	r3, r7, r3
 800a14c:	801a      	strh	r2, [r3, #0]
    }
  }

  /* Set RTC_AlarmStructure with calculated values*/
  RTC_AlarmStructure.AlarmTime.SubSeconds = PREDIV_S-rtcAlarmSubSeconds;
 800a14e:	232e      	movs	r3, #46	; 0x2e
 800a150:	18fb      	adds	r3, r7, r3
 800a152:	881b      	ldrh	r3, [r3, #0]
 800a154:	4a21      	ldr	r2, [pc, #132]	; (800a1dc <HW_RTC_StartWakeUpAlarm+0x2e4>)
 800a156:	1ad3      	subs	r3, r2, r3
 800a158:	001a      	movs	r2, r3
 800a15a:	4b25      	ldr	r3, [pc, #148]	; (800a1f0 <HW_RTC_StartWakeUpAlarm+0x2f8>)
 800a15c:	605a      	str	r2, [r3, #4]
  RTC_AlarmStructure.AlarmSubSecondMask  = HW_RTC_ALARMSUBSECONDMASK; 
 800a15e:	4b24      	ldr	r3, [pc, #144]	; (800a1f0 <HW_RTC_StartWakeUpAlarm+0x2f8>)
 800a160:	22a0      	movs	r2, #160	; 0xa0
 800a162:	0512      	lsls	r2, r2, #20
 800a164:	619a      	str	r2, [r3, #24]
  RTC_AlarmStructure.AlarmTime.Seconds = rtcAlarmSeconds;
 800a166:	232c      	movs	r3, #44	; 0x2c
 800a168:	18fb      	adds	r3, r7, r3
 800a16a:	881b      	ldrh	r3, [r3, #0]
 800a16c:	b2da      	uxtb	r2, r3
 800a16e:	4b20      	ldr	r3, [pc, #128]	; (800a1f0 <HW_RTC_StartWakeUpAlarm+0x2f8>)
 800a170:	709a      	strb	r2, [r3, #2]
  RTC_AlarmStructure.AlarmTime.Minutes = rtcAlarmMinutes;
 800a172:	232a      	movs	r3, #42	; 0x2a
 800a174:	18fb      	adds	r3, r7, r3
 800a176:	881b      	ldrh	r3, [r3, #0]
 800a178:	b2da      	uxtb	r2, r3
 800a17a:	4b1d      	ldr	r3, [pc, #116]	; (800a1f0 <HW_RTC_StartWakeUpAlarm+0x2f8>)
 800a17c:	705a      	strb	r2, [r3, #1]
  RTC_AlarmStructure.AlarmTime.Hours   = rtcAlarmHours;
 800a17e:	2328      	movs	r3, #40	; 0x28
 800a180:	18fb      	adds	r3, r7, r3
 800a182:	881b      	ldrh	r3, [r3, #0]
 800a184:	b2da      	uxtb	r2, r3
 800a186:	4b1a      	ldr	r3, [pc, #104]	; (800a1f0 <HW_RTC_StartWakeUpAlarm+0x2f8>)
 800a188:	701a      	strb	r2, [r3, #0]
  RTC_AlarmStructure.AlarmDateWeekDay    = ( uint8_t )rtcAlarmDays;
 800a18a:	2326      	movs	r3, #38	; 0x26
 800a18c:	18fb      	adds	r3, r7, r3
 800a18e:	881b      	ldrh	r3, [r3, #0]
 800a190:	b2d9      	uxtb	r1, r3
 800a192:	4b17      	ldr	r3, [pc, #92]	; (800a1f0 <HW_RTC_StartWakeUpAlarm+0x2f8>)
 800a194:	2220      	movs	r2, #32
 800a196:	5499      	strb	r1, [r3, r2]
  RTC_AlarmStructure.AlarmTime.TimeFormat   = RTC_TimeStruct.TimeFormat;
 800a198:	2310      	movs	r3, #16
 800a19a:	18fb      	adds	r3, r7, r3
 800a19c:	78da      	ldrb	r2, [r3, #3]
 800a19e:	4b14      	ldr	r3, [pc, #80]	; (800a1f0 <HW_RTC_StartWakeUpAlarm+0x2f8>)
 800a1a0:	70da      	strb	r2, [r3, #3]
  RTC_AlarmStructure.AlarmDateWeekDaySel   = RTC_ALARMDATEWEEKDAYSEL_DATE; 
 800a1a2:	4b13      	ldr	r3, [pc, #76]	; (800a1f0 <HW_RTC_StartWakeUpAlarm+0x2f8>)
 800a1a4:	2200      	movs	r2, #0
 800a1a6:	61da      	str	r2, [r3, #28]
  RTC_AlarmStructure.AlarmMask       = RTC_ALARMMASK_NONE;
 800a1a8:	4b11      	ldr	r3, [pc, #68]	; (800a1f0 <HW_RTC_StartWakeUpAlarm+0x2f8>)
 800a1aa:	2200      	movs	r2, #0
 800a1ac:	615a      	str	r2, [r3, #20]
  RTC_AlarmStructure.Alarm = RTC_ALARM_A;
 800a1ae:	4b10      	ldr	r3, [pc, #64]	; (800a1f0 <HW_RTC_StartWakeUpAlarm+0x2f8>)
 800a1b0:	2280      	movs	r2, #128	; 0x80
 800a1b2:	0052      	lsls	r2, r2, #1
 800a1b4:	625a      	str	r2, [r3, #36]	; 0x24
  RTC_AlarmStructure.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800a1b6:	4b0e      	ldr	r3, [pc, #56]	; (800a1f0 <HW_RTC_StartWakeUpAlarm+0x2f8>)
 800a1b8:	2200      	movs	r2, #0
 800a1ba:	60da      	str	r2, [r3, #12]
  RTC_AlarmStructure.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800a1bc:	4b0c      	ldr	r3, [pc, #48]	; (800a1f0 <HW_RTC_StartWakeUpAlarm+0x2f8>)
 800a1be:	2200      	movs	r2, #0
 800a1c0:	611a      	str	r2, [r3, #16]
  
  /* Set RTC_Alarm */
  HAL_RTC_SetAlarm_IT( &RtcHandle, &RTC_AlarmStructure, RTC_FORMAT_BIN );
 800a1c2:	490b      	ldr	r1, [pc, #44]	; (800a1f0 <HW_RTC_StartWakeUpAlarm+0x2f8>)
 800a1c4:	4b0b      	ldr	r3, [pc, #44]	; (800a1f4 <HW_RTC_StartWakeUpAlarm+0x2fc>)
 800a1c6:	2200      	movs	r2, #0
 800a1c8:	0018      	movs	r0, r3
 800a1ca:	f7fd f84f 	bl	800726c <HAL_RTC_SetAlarm_IT>
  DBG( HW_RTC_GetCalendarValue( &RTC_DateStruct, &RTC_TimeStruct ); );
  DBG_PRINTF("it's %d:%d:%d:%d ", RTC_TimeStruct.Hours, RTC_TimeStruct.Minutes, RTC_TimeStruct.Seconds, ((PREDIV_S - RTC_TimeStruct.SubSeconds)*1000)>>N_PREDIV_S);
  DBG_PRINTF("WU@ %d:%d:%d:%d\n", rtcAlarmHours, rtcAlarmMinutes, rtcAlarmSeconds, (rtcAlarmSubSeconds*1000)>>N_PREDIV_S );
  
  DBG_GPIO_RST(GPIOB, GPIO_PIN_13);
}
 800a1ce:	46c0      	nop			; (mov r8, r8)
 800a1d0:	46bd      	mov	sp, r7
 800a1d2:	b00d      	add	sp, #52	; 0x34
 800a1d4:	bd90      	pop	{r4, r7, pc}
 800a1d6:	46c0      	nop			; (mov r8, r8)
 800a1d8:	200002bc 	.word	0x200002bc
 800a1dc:	000003ff 	.word	0x000003ff
 800a1e0:	00015180 	.word	0x00015180
 800a1e4:	fffffc00 	.word	0xfffffc00
 800a1e8:	0800c7c8 	.word	0x0800c7c8
 800a1ec:	0800c7bc 	.word	0x0800c7bc
 800a1f0:	20000294 	.word	0x20000294
 800a1f4:	20000270 	.word	0x20000270

0800a1f8 <HW_RTC_GetCalendarValue>:
 * @param pointer to RTC_DateStruct
 * @param pointer to RTC_TimeStruct
 * @retval time in ticks
 */
static TimerTime_t HW_RTC_GetCalendarValue( RTC_DateTypeDef* RTC_DateStruct, RTC_TimeTypeDef* RTC_TimeStruct )
{
 800a1f8:	b580      	push	{r7, lr}
 800a1fa:	b086      	sub	sp, #24
 800a1fc:	af00      	add	r7, sp, #0
 800a1fe:	6078      	str	r0, [r7, #4]
 800a200:	6039      	str	r1, [r7, #0]
  TimerTime_t calendarValue = 0;
 800a202:	2300      	movs	r3, #0
 800a204:	617b      	str	r3, [r7, #20]
  uint32_t i = 0;
 800a206:	2300      	movs	r3, #0
 800a208:	613b      	str	r3, [r7, #16]
  uint32_t first_read;
  
  /* Get Time and Date*/
  HAL_RTC_GetTime( &RtcHandle, RTC_TimeStruct, RTC_FORMAT_BIN );
 800a20a:	6839      	ldr	r1, [r7, #0]
 800a20c:	4b4a      	ldr	r3, [pc, #296]	; (800a338 <HW_RTC_GetCalendarValue+0x140>)
 800a20e:	2200      	movs	r2, #0
 800a210:	0018      	movs	r0, r3
 800a212:	f7fc febf 	bl	8006f94 <HAL_RTC_GetTime>
 
   /* make sure it is correct due to asynchronus nature of RTC*/
  do {
    first_read = RTC_TimeStruct->SubSeconds;
 800a216:	683b      	ldr	r3, [r7, #0]
 800a218:	685b      	ldr	r3, [r3, #4]
 800a21a:	60fb      	str	r3, [r7, #12]
    HAL_RTC_GetDate( &RtcHandle, RTC_DateStruct, RTC_FORMAT_BIN );
 800a21c:	6879      	ldr	r1, [r7, #4]
 800a21e:	4b46      	ldr	r3, [pc, #280]	; (800a338 <HW_RTC_GetCalendarValue+0x140>)
 800a220:	2200      	movs	r2, #0
 800a222:	0018      	movs	r0, r3
 800a224:	f7fc ffd2 	bl	80071cc <HAL_RTC_GetDate>
    HAL_RTC_GetTime( &RtcHandle, RTC_TimeStruct, RTC_FORMAT_BIN );
 800a228:	6839      	ldr	r1, [r7, #0]
 800a22a:	4b43      	ldr	r3, [pc, #268]	; (800a338 <HW_RTC_GetCalendarValue+0x140>)
 800a22c:	2200      	movs	r2, #0
 800a22e:	0018      	movs	r0, r3
 800a230:	f7fc feb0 	bl	8006f94 <HAL_RTC_GetTime>
  } while (first_read != RTC_TimeStruct->SubSeconds);
 800a234:	683b      	ldr	r3, [r7, #0]
 800a236:	685a      	ldr	r2, [r3, #4]
 800a238:	68fb      	ldr	r3, [r7, #12]
 800a23a:	429a      	cmp	r2, r3
 800a23c:	d1eb      	bne.n	800a216 <HW_RTC_GetCalendarValue+0x1e>
 
  /* years (calc valid up to year 2099)*/
  for( i = 0; i < RTC_DateStruct->Year; i++ )
 800a23e:	2300      	movs	r3, #0
 800a240:	613b      	str	r3, [r7, #16]
 800a242:	e017      	b.n	800a274 <HW_RTC_GetCalendarValue+0x7c>
  {
    if( (i % 4) == 0 )
 800a244:	693b      	ldr	r3, [r7, #16]
 800a246:	2203      	movs	r2, #3
 800a248:	4013      	ands	r3, r2
 800a24a:	d108      	bne.n	800a25e <HW_RTC_GetCalendarValue+0x66>
    {
      calendarValue += DaysInLeapYear * SecondsInDay;
 800a24c:	23b7      	movs	r3, #183	; 0xb7
 800a24e:	005b      	lsls	r3, r3, #1
 800a250:	001a      	movs	r2, r3
 800a252:	4b3a      	ldr	r3, [pc, #232]	; (800a33c <HW_RTC_GetCalendarValue+0x144>)
 800a254:	4353      	muls	r3, r2
 800a256:	697a      	ldr	r2, [r7, #20]
 800a258:	18d3      	adds	r3, r2, r3
 800a25a:	617b      	str	r3, [r7, #20]
 800a25c:	e007      	b.n	800a26e <HW_RTC_GetCalendarValue+0x76>
    }
    else
    {
      calendarValue += DaysInYear * SecondsInDay;
 800a25e:	236e      	movs	r3, #110	; 0x6e
 800a260:	33ff      	adds	r3, #255	; 0xff
 800a262:	001a      	movs	r2, r3
 800a264:	4b35      	ldr	r3, [pc, #212]	; (800a33c <HW_RTC_GetCalendarValue+0x144>)
 800a266:	4353      	muls	r3, r2
 800a268:	697a      	ldr	r2, [r7, #20]
 800a26a:	18d3      	adds	r3, r2, r3
 800a26c:	617b      	str	r3, [r7, #20]
    HAL_RTC_GetDate( &RtcHandle, RTC_DateStruct, RTC_FORMAT_BIN );
    HAL_RTC_GetTime( &RtcHandle, RTC_TimeStruct, RTC_FORMAT_BIN );
  } while (first_read != RTC_TimeStruct->SubSeconds);
 
  /* years (calc valid up to year 2099)*/
  for( i = 0; i < RTC_DateStruct->Year; i++ )
 800a26e:	693b      	ldr	r3, [r7, #16]
 800a270:	3301      	adds	r3, #1
 800a272:	613b      	str	r3, [r7, #16]
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	78db      	ldrb	r3, [r3, #3]
 800a278:	1e1a      	subs	r2, r3, #0
 800a27a:	693b      	ldr	r3, [r7, #16]
 800a27c:	429a      	cmp	r2, r3
 800a27e:	d8e1      	bhi.n	800a244 <HW_RTC_GetCalendarValue+0x4c>
      calendarValue += DaysInYear * SecondsInDay;
    }
  }

  /* months (calc valid up to year 2099)*/
  if(( (RTC_DateStruct->Year % 4) == 0 ) )
 800a280:	687b      	ldr	r3, [r7, #4]
 800a282:	78db      	ldrb	r3, [r3, #3]
 800a284:	2203      	movs	r2, #3
 800a286:	4013      	ands	r3, r2
 800a288:	b2db      	uxtb	r3, r3
 800a28a:	2b00      	cmp	r3, #0
 800a28c:	d117      	bne.n	800a2be <HW_RTC_GetCalendarValue+0xc6>
  {
    for( i = 0; i < ( RTC_DateStruct->Month - 1 ); i++ )
 800a28e:	2300      	movs	r3, #0
 800a290:	613b      	str	r3, [r7, #16]
 800a292:	e00c      	b.n	800a2ae <HW_RTC_GetCalendarValue+0xb6>
    {
      calendarValue += DaysInMonthLeapYear[i] * SecondsInDay;
 800a294:	4a2a      	ldr	r2, [pc, #168]	; (800a340 <HW_RTC_GetCalendarValue+0x148>)
 800a296:	693b      	ldr	r3, [r7, #16]
 800a298:	18d3      	adds	r3, r2, r3
 800a29a:	781b      	ldrb	r3, [r3, #0]
 800a29c:	001a      	movs	r2, r3
 800a29e:	4b27      	ldr	r3, [pc, #156]	; (800a33c <HW_RTC_GetCalendarValue+0x144>)
 800a2a0:	4353      	muls	r3, r2
 800a2a2:	697a      	ldr	r2, [r7, #20]
 800a2a4:	18d3      	adds	r3, r2, r3
 800a2a6:	617b      	str	r3, [r7, #20]
  }

  /* months (calc valid up to year 2099)*/
  if(( (RTC_DateStruct->Year % 4) == 0 ) )
  {
    for( i = 0; i < ( RTC_DateStruct->Month - 1 ); i++ )
 800a2a8:	693b      	ldr	r3, [r7, #16]
 800a2aa:	3301      	adds	r3, #1
 800a2ac:	613b      	str	r3, [r7, #16]
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	785b      	ldrb	r3, [r3, #1]
 800a2b2:	3b01      	subs	r3, #1
 800a2b4:	1e1a      	subs	r2, r3, #0
 800a2b6:	693b      	ldr	r3, [r7, #16]
 800a2b8:	429a      	cmp	r2, r3
 800a2ba:	d8eb      	bhi.n	800a294 <HW_RTC_GetCalendarValue+0x9c>
 800a2bc:	e016      	b.n	800a2ec <HW_RTC_GetCalendarValue+0xf4>
      calendarValue += DaysInMonthLeapYear[i] * SecondsInDay;
    }
  }
  else
  {
    for( i = 0;  i < ( RTC_DateStruct->Month - 1 ); i++ )
 800a2be:	2300      	movs	r3, #0
 800a2c0:	613b      	str	r3, [r7, #16]
 800a2c2:	e00c      	b.n	800a2de <HW_RTC_GetCalendarValue+0xe6>
    {
      calendarValue += DaysInMonth[i] * SecondsInDay;
 800a2c4:	4a1f      	ldr	r2, [pc, #124]	; (800a344 <HW_RTC_GetCalendarValue+0x14c>)
 800a2c6:	693b      	ldr	r3, [r7, #16]
 800a2c8:	18d3      	adds	r3, r2, r3
 800a2ca:	781b      	ldrb	r3, [r3, #0]
 800a2cc:	001a      	movs	r2, r3
 800a2ce:	4b1b      	ldr	r3, [pc, #108]	; (800a33c <HW_RTC_GetCalendarValue+0x144>)
 800a2d0:	4353      	muls	r3, r2
 800a2d2:	697a      	ldr	r2, [r7, #20]
 800a2d4:	18d3      	adds	r3, r2, r3
 800a2d6:	617b      	str	r3, [r7, #20]
      calendarValue += DaysInMonthLeapYear[i] * SecondsInDay;
    }
  }
  else
  {
    for( i = 0;  i < ( RTC_DateStruct->Month - 1 ); i++ )
 800a2d8:	693b      	ldr	r3, [r7, #16]
 800a2da:	3301      	adds	r3, #1
 800a2dc:	613b      	str	r3, [r7, #16]
 800a2de:	687b      	ldr	r3, [r7, #4]
 800a2e0:	785b      	ldrb	r3, [r3, #1]
 800a2e2:	3b01      	subs	r3, #1
 800a2e4:	1e1a      	subs	r2, r3, #0
 800a2e6:	693b      	ldr	r3, [r7, #16]
 800a2e8:	429a      	cmp	r2, r3
 800a2ea:	d8eb      	bhi.n	800a2c4 <HW_RTC_GetCalendarValue+0xcc>
      calendarValue += DaysInMonth[i] * SecondsInDay;
    }
  }

  /* days */
  calendarValue += ( ( uint32_t )RTC_TimeStruct->Seconds + 
 800a2ec:	683b      	ldr	r3, [r7, #0]
 800a2ee:	789b      	ldrb	r3, [r3, #2]
 800a2f0:	0019      	movs	r1, r3
                     ( ( uint32_t )RTC_TimeStruct->Minutes * SecondsInMinute ) +
                     ( ( uint32_t )RTC_TimeStruct->Hours * SecondsInHour ) + 
 800a2f2:	683b      	ldr	r3, [r7, #0]
 800a2f4:	781b      	ldrb	r3, [r3, #0]
 800a2f6:	001a      	movs	r2, r3
 800a2f8:	23e1      	movs	r3, #225	; 0xe1
 800a2fa:	011b      	lsls	r3, r3, #4
 800a2fc:	435a      	muls	r2, r3
    }
  }

  /* days */
  calendarValue += ( ( uint32_t )RTC_TimeStruct->Seconds + 
                     ( ( uint32_t )RTC_TimeStruct->Minutes * SecondsInMinute ) +
 800a2fe:	683b      	ldr	r3, [r7, #0]
 800a300:	785b      	ldrb	r3, [r3, #1]
 800a302:	203c      	movs	r0, #60	; 0x3c
 800a304:	4343      	muls	r3, r0
 800a306:	18d3      	adds	r3, r2, r3
 800a308:	18ca      	adds	r2, r1, r3
                     ( ( uint32_t )RTC_TimeStruct->Hours * SecondsInHour ) + 
                     ( ( uint32_t )( RTC_DateStruct->Date * SecondsInDay ) ) );
 800a30a:	687b      	ldr	r3, [r7, #4]
 800a30c:	789b      	ldrb	r3, [r3, #2]
 800a30e:	0019      	movs	r1, r3
 800a310:	4b0a      	ldr	r3, [pc, #40]	; (800a33c <HW_RTC_GetCalendarValue+0x144>)
 800a312:	434b      	muls	r3, r1
  }

  /* days */
  calendarValue += ( ( uint32_t )RTC_TimeStruct->Seconds + 
                     ( ( uint32_t )RTC_TimeStruct->Minutes * SecondsInMinute ) +
                     ( ( uint32_t )RTC_TimeStruct->Hours * SecondsInHour ) + 
 800a314:	18d3      	adds	r3, r2, r3
      calendarValue += DaysInMonth[i] * SecondsInDay;
    }
  }

  /* days */
  calendarValue += ( ( uint32_t )RTC_TimeStruct->Seconds + 
 800a316:	697a      	ldr	r2, [r7, #20]
 800a318:	18d3      	adds	r3, r2, r3
 800a31a:	617b      	str	r3, [r7, #20]
                     ( ( uint32_t )RTC_TimeStruct->Minutes * SecondsInMinute ) +
                     ( ( uint32_t )RTC_TimeStruct->Hours * SecondsInHour ) + 
                     ( ( uint32_t )( RTC_DateStruct->Date * SecondsInDay ) ) );
  
  calendarValue = (calendarValue<<N_PREDIV_S) + ( PREDIV_S - RTC_TimeStruct->SubSeconds);
 800a31c:	697b      	ldr	r3, [r7, #20]
 800a31e:	029a      	lsls	r2, r3, #10
 800a320:	683b      	ldr	r3, [r7, #0]
 800a322:	685b      	ldr	r3, [r3, #4]
 800a324:	1ad3      	subs	r3, r2, r3
 800a326:	4a08      	ldr	r2, [pc, #32]	; (800a348 <HW_RTC_GetCalendarValue+0x150>)
 800a328:	4694      	mov	ip, r2
 800a32a:	4463      	add	r3, ip
 800a32c:	617b      	str	r3, [r7, #20]

  return( calendarValue );
 800a32e:	697b      	ldr	r3, [r7, #20]
}
 800a330:	0018      	movs	r0, r3
 800a332:	46bd      	mov	sp, r7
 800a334:	b006      	add	sp, #24
 800a336:	bd80      	pop	{r7, pc}
 800a338:	20000270 	.word	0x20000270
 800a33c:	00015180 	.word	0x00015180
 800a340:	0800c7c8 	.word	0x0800c7c8
 800a344:	0800c7bc 	.word	0x0800c7bc
 800a348:	000003ff 	.word	0x000003ff

0800a34c <HW_SPI_Init>:
 * @brief Initializes the SPI object and MCU peripheral
 *
 * @param [IN] none
 */
void HW_SPI_Init( void )
{
 800a34c:	b580      	push	{r7, lr}
 800a34e:	b086      	sub	sp, #24
 800a350:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef initStruct={0};
 800a352:	1d3b      	adds	r3, r7, #4
 800a354:	0018      	movs	r0, r3
 800a356:	2314      	movs	r3, #20
 800a358:	001a      	movs	r2, r3
 800a35a:	2100      	movs	r1, #0
 800a35c:	f001 fab9 	bl	800b8d2 <memset>
  /*##-1- Configure the SPI peripheral */
  /* Set the SPI parameters */

  hspi.Instance = SPI1;
 800a360:	4b37      	ldr	r3, [pc, #220]	; (800a440 <HW_SPI_Init+0xf4>)
 800a362:	4a38      	ldr	r2, [pc, #224]	; (800a444 <HW_SPI_Init+0xf8>)
 800a364:	601a      	str	r2, [r3, #0]

  hspi.Init.BaudRatePrescaler = SpiFrequency( 10000000 );
 800a366:	4b38      	ldr	r3, [pc, #224]	; (800a448 <HW_SPI_Init+0xfc>)
 800a368:	0018      	movs	r0, r3
 800a36a:	f000 f88d 	bl	800a488 <SpiFrequency>
 800a36e:	0002      	movs	r2, r0
 800a370:	4b33      	ldr	r3, [pc, #204]	; (800a440 <HW_SPI_Init+0xf4>)
 800a372:	61da      	str	r2, [r3, #28]
  hspi.Init.Direction      = SPI_DIRECTION_2LINES;
 800a374:	4b32      	ldr	r3, [pc, #200]	; (800a440 <HW_SPI_Init+0xf4>)
 800a376:	2200      	movs	r2, #0
 800a378:	609a      	str	r2, [r3, #8]
  hspi.Init.Mode           = SPI_MODE_MASTER;
 800a37a:	4b31      	ldr	r3, [pc, #196]	; (800a440 <HW_SPI_Init+0xf4>)
 800a37c:	2282      	movs	r2, #130	; 0x82
 800a37e:	0052      	lsls	r2, r2, #1
 800a380:	605a      	str	r2, [r3, #4]
  hspi.Init.CLKPolarity    = SPI_POLARITY_LOW;
 800a382:	4b2f      	ldr	r3, [pc, #188]	; (800a440 <HW_SPI_Init+0xf4>)
 800a384:	2200      	movs	r2, #0
 800a386:	611a      	str	r2, [r3, #16]
  hspi.Init.CLKPhase       = SPI_PHASE_1EDGE;
 800a388:	4b2d      	ldr	r3, [pc, #180]	; (800a440 <HW_SPI_Init+0xf4>)
 800a38a:	2200      	movs	r2, #0
 800a38c:	615a      	str	r2, [r3, #20]
  hspi.Init.DataSize       = SPI_DATASIZE_8BIT;
 800a38e:	4b2c      	ldr	r3, [pc, #176]	; (800a440 <HW_SPI_Init+0xf4>)
 800a390:	2200      	movs	r2, #0
 800a392:	60da      	str	r2, [r3, #12]
  hspi.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;  
 800a394:	4b2a      	ldr	r3, [pc, #168]	; (800a440 <HW_SPI_Init+0xf4>)
 800a396:	2200      	movs	r2, #0
 800a398:	629a      	str	r2, [r3, #40]	; 0x28
  hspi.Init.FirstBit       = SPI_FIRSTBIT_MSB;
 800a39a:	4b29      	ldr	r3, [pc, #164]	; (800a440 <HW_SPI_Init+0xf4>)
 800a39c:	2200      	movs	r2, #0
 800a39e:	621a      	str	r2, [r3, #32]
  hspi.Init.NSS            = SPI_NSS_SOFT;
 800a3a0:	4b27      	ldr	r3, [pc, #156]	; (800a440 <HW_SPI_Init+0xf4>)
 800a3a2:	2280      	movs	r2, #128	; 0x80
 800a3a4:	0092      	lsls	r2, r2, #2
 800a3a6:	619a      	str	r2, [r3, #24]
  hspi.Init.TIMode         = SPI_TIMODE_DISABLE;
 800a3a8:	4b25      	ldr	r3, [pc, #148]	; (800a440 <HW_SPI_Init+0xf4>)
 800a3aa:	2200      	movs	r2, #0
 800a3ac:	625a      	str	r2, [r3, #36]	; 0x24


  SPI_CLK_ENABLE(); 
 800a3ae:	4b27      	ldr	r3, [pc, #156]	; (800a44c <HW_SPI_Init+0x100>)
 800a3b0:	4a26      	ldr	r2, [pc, #152]	; (800a44c <HW_SPI_Init+0x100>)
 800a3b2:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800a3b4:	2180      	movs	r1, #128	; 0x80
 800a3b6:	0149      	lsls	r1, r1, #5
 800a3b8:	430a      	orrs	r2, r1
 800a3ba:	635a      	str	r2, [r3, #52]	; 0x34


  if(HAL_SPI_Init( &hspi) != HAL_OK)
 800a3bc:	4b20      	ldr	r3, [pc, #128]	; (800a440 <HW_SPI_Init+0xf4>)
 800a3be:	0018      	movs	r0, r3
 800a3c0:	f7fd fa88 	bl	80078d4 <HAL_SPI_Init>
 800a3c4:	1e03      	subs	r3, r0, #0
 800a3c6:	d001      	beq.n	800a3cc <HW_SPI_Init+0x80>
  {
    /* Initialization Error */
     Error_Handler();
 800a3c8:	f7ff fa80 	bl	80098cc <Error_Handler>
  }

  /*##-2- Configure the SPI GPIOs */
  initStruct.Mode =GPIO_MODE_AF_PP;
 800a3cc:	1d3b      	adds	r3, r7, #4
 800a3ce:	2202      	movs	r2, #2
 800a3d0:	605a      	str	r2, [r3, #4]
  initStruct.Pull = GPIO_PULLDOWN;
 800a3d2:	1d3b      	adds	r3, r7, #4
 800a3d4:	2202      	movs	r2, #2
 800a3d6:	609a      	str	r2, [r3, #8]
  initStruct.Speed = GPIO_SPEED_HIGH;
 800a3d8:	1d3b      	adds	r3, r7, #4
 800a3da:	2203      	movs	r2, #3
 800a3dc:	60da      	str	r2, [r3, #12]
  initStruct.Alternate= SPI1_AF ;
 800a3de:	1d3b      	adds	r3, r7, #4
 800a3e0:	2200      	movs	r2, #0
 800a3e2:	611a      	str	r2, [r3, #16]

  HW_GPIO_Init( RADIO_SCLK_PORT, RADIO_SCLK_PIN, &initStruct); 
 800a3e4:	1d3b      	adds	r3, r7, #4
 800a3e6:	481a      	ldr	r0, [pc, #104]	; (800a450 <HW_SPI_Init+0x104>)
 800a3e8:	001a      	movs	r2, r3
 800a3ea:	2108      	movs	r1, #8
 800a3ec:	f7ff fafa 	bl	80099e4 <HW_GPIO_Init>
  HW_GPIO_Init( RADIO_MISO_PORT, RADIO_MISO_PIN, &initStruct); 
 800a3f0:	1d3a      	adds	r2, r7, #4
 800a3f2:	23a0      	movs	r3, #160	; 0xa0
 800a3f4:	05db      	lsls	r3, r3, #23
 800a3f6:	2140      	movs	r1, #64	; 0x40
 800a3f8:	0018      	movs	r0, r3
 800a3fa:	f7ff faf3 	bl	80099e4 <HW_GPIO_Init>
  HW_GPIO_Init( RADIO_MOSI_PORT, RADIO_MOSI_PIN, &initStruct); 
 800a3fe:	1d3a      	adds	r2, r7, #4
 800a400:	23a0      	movs	r3, #160	; 0xa0
 800a402:	05db      	lsls	r3, r3, #23
 800a404:	2180      	movs	r1, #128	; 0x80
 800a406:	0018      	movs	r0, r3
 800a408:	f7ff faec 	bl	80099e4 <HW_GPIO_Init>

  initStruct.Mode =GPIO_MODE_OUTPUT_PP;
 800a40c:	1d3b      	adds	r3, r7, #4
 800a40e:	2201      	movs	r2, #1
 800a410:	605a      	str	r2, [r3, #4]
  initStruct.Pull = GPIO_PULLUP;
 800a412:	1d3b      	adds	r3, r7, #4
 800a414:	2201      	movs	r2, #1
 800a416:	609a      	str	r2, [r3, #8]

  HW_GPIO_Init(  RADIO_NSS_PORT, RADIO_NSS_PIN, &initStruct );
 800a418:	1d3a      	adds	r2, r7, #4
 800a41a:	2380      	movs	r3, #128	; 0x80
 800a41c:	0219      	lsls	r1, r3, #8
 800a41e:	23a0      	movs	r3, #160	; 0xa0
 800a420:	05db      	lsls	r3, r3, #23
 800a422:	0018      	movs	r0, r3
 800a424:	f7ff fade 	bl	80099e4 <HW_GPIO_Init>

  HW_GPIO_Write ( RADIO_NSS_PORT, RADIO_NSS_PIN, 1 );
 800a428:	2380      	movs	r3, #128	; 0x80
 800a42a:	0219      	lsls	r1, r3, #8
 800a42c:	23a0      	movs	r3, #160	; 0xa0
 800a42e:	05db      	lsls	r3, r3, #23
 800a430:	2201      	movs	r2, #1
 800a432:	0018      	movs	r0, r3
 800a434:	f7ff fba2 	bl	8009b7c <HW_GPIO_Write>
}
 800a438:	46c0      	nop			; (mov r8, r8)
 800a43a:	46bd      	mov	sp, r7
 800a43c:	b006      	add	sp, #24
 800a43e:	bd80      	pop	{r7, pc}
 800a440:	200002d8 	.word	0x200002d8
 800a444:	40013000 	.word	0x40013000
 800a448:	00989680 	.word	0x00989680
 800a44c:	40021000 	.word	0x40021000
 800a450:	50000400 	.word	0x50000400

0800a454 <HW_SPI_InOut>:
 *
 * @param [IN] outData Byte to be sent
 * @retval inData      Received byte.
 */
uint16_t HW_SPI_InOut( uint16_t txData )
{
 800a454:	b580      	push	{r7, lr}
 800a456:	b086      	sub	sp, #24
 800a458:	af02      	add	r7, sp, #8
 800a45a:	0002      	movs	r2, r0
 800a45c:	1dbb      	adds	r3, r7, #6
 800a45e:	801a      	strh	r2, [r3, #0]
  uint16_t rxData ;

  HAL_SPI_TransmitReceive( &hspi, ( uint8_t * ) &txData, ( uint8_t* ) &rxData, 1, HAL_MAX_DELAY);	
 800a460:	230e      	movs	r3, #14
 800a462:	18fa      	adds	r2, r7, r3
 800a464:	1db9      	adds	r1, r7, #6
 800a466:	4807      	ldr	r0, [pc, #28]	; (800a484 <HW_SPI_InOut+0x30>)
 800a468:	2301      	movs	r3, #1
 800a46a:	425b      	negs	r3, r3
 800a46c:	9300      	str	r3, [sp, #0]
 800a46e:	2301      	movs	r3, #1
 800a470:	f7fd fd90 	bl	8007f94 <HAL_SPI_TransmitReceive>

  return rxData;
 800a474:	230e      	movs	r3, #14
 800a476:	18fb      	adds	r3, r7, r3
 800a478:	881b      	ldrh	r3, [r3, #0]
}
 800a47a:	0018      	movs	r0, r3
 800a47c:	46bd      	mov	sp, r7
 800a47e:	b004      	add	sp, #16
 800a480:	bd80      	pop	{r7, pc}
 800a482:	46c0      	nop			; (mov r8, r8)
 800a484:	200002d8 	.word	0x200002d8

0800a488 <SpiFrequency>:

/* Private functions ---------------------------------------------------------*/

static uint32_t SpiFrequency( uint32_t hz )
{
 800a488:	b580      	push	{r7, lr}
 800a48a:	b086      	sub	sp, #24
 800a48c:	af00      	add	r7, sp, #0
 800a48e:	6078      	str	r0, [r7, #4]
  uint32_t divisor = 0;
 800a490:	2300      	movs	r3, #0
 800a492:	617b      	str	r3, [r7, #20]
  uint32_t SysClkTmp = SystemCoreClock;
 800a494:	4b17      	ldr	r3, [pc, #92]	; (800a4f4 <SpiFrequency+0x6c>)
 800a496:	681b      	ldr	r3, [r3, #0]
 800a498:	613b      	str	r3, [r7, #16]
  uint32_t baudRate;
  
  while( SysClkTmp > hz)
 800a49a:	e008      	b.n	800a4ae <SpiFrequency+0x26>
  {
    divisor++;
 800a49c:	697b      	ldr	r3, [r7, #20]
 800a49e:	3301      	adds	r3, #1
 800a4a0:	617b      	str	r3, [r7, #20]
    SysClkTmp= ( SysClkTmp >> 1);
 800a4a2:	693b      	ldr	r3, [r7, #16]
 800a4a4:	085b      	lsrs	r3, r3, #1
 800a4a6:	613b      	str	r3, [r7, #16]
    
    if (divisor >= 7)
 800a4a8:	697b      	ldr	r3, [r7, #20]
 800a4aa:	2b06      	cmp	r3, #6
 800a4ac:	d804      	bhi.n	800a4b8 <SpiFrequency+0x30>
{
  uint32_t divisor = 0;
  uint32_t SysClkTmp = SystemCoreClock;
  uint32_t baudRate;
  
  while( SysClkTmp > hz)
 800a4ae:	693a      	ldr	r2, [r7, #16]
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	429a      	cmp	r2, r3
 800a4b4:	d8f2      	bhi.n	800a49c <SpiFrequency+0x14>
 800a4b6:	e000      	b.n	800a4ba <SpiFrequency+0x32>
  {
    divisor++;
    SysClkTmp= ( SysClkTmp >> 1);
    
    if (divisor >= 7)
      break;
 800a4b8:	46c0      	nop			; (mov r8, r8)
  }
  
  baudRate =((( divisor & 0x4 ) == 0 )? 0x0 : SPI_CR1_BR_2  )| 
 800a4ba:	697b      	ldr	r3, [r7, #20]
 800a4bc:	2204      	movs	r2, #4
 800a4be:	4013      	ands	r3, r2
 800a4c0:	d101      	bne.n	800a4c6 <SpiFrequency+0x3e>
 800a4c2:	2200      	movs	r2, #0
 800a4c4:	e000      	b.n	800a4c8 <SpiFrequency+0x40>
 800a4c6:	2220      	movs	r2, #32
            ((( divisor & 0x2 ) == 0 )? 0x0 : SPI_CR1_BR_1  )| 
 800a4c8:	697b      	ldr	r3, [r7, #20]
 800a4ca:	2102      	movs	r1, #2
 800a4cc:	400b      	ands	r3, r1
 800a4ce:	d101      	bne.n	800a4d4 <SpiFrequency+0x4c>
 800a4d0:	2300      	movs	r3, #0
 800a4d2:	e000      	b.n	800a4d6 <SpiFrequency+0x4e>
 800a4d4:	2310      	movs	r3, #16
    
    if (divisor >= 7)
      break;
  }
  
  baudRate =((( divisor & 0x4 ) == 0 )? 0x0 : SPI_CR1_BR_2  )| 
 800a4d6:	431a      	orrs	r2, r3
            ((( divisor & 0x2 ) == 0 )? 0x0 : SPI_CR1_BR_1  )| 
            ((( divisor & 0x1 ) == 0 )? 0x0 : SPI_CR1_BR_0  );
 800a4d8:	697b      	ldr	r3, [r7, #20]
 800a4da:	2101      	movs	r1, #1
 800a4dc:	400b      	ands	r3, r1
 800a4de:	d101      	bne.n	800a4e4 <SpiFrequency+0x5c>
 800a4e0:	2300      	movs	r3, #0
 800a4e2:	e000      	b.n	800a4e6 <SpiFrequency+0x5e>
 800a4e4:	2308      	movs	r3, #8
    
    if (divisor >= 7)
      break;
  }
  
  baudRate =((( divisor & 0x4 ) == 0 )? 0x0 : SPI_CR1_BR_2  )| 
 800a4e6:	4313      	orrs	r3, r2
 800a4e8:	60fb      	str	r3, [r7, #12]
            ((( divisor & 0x2 ) == 0 )? 0x0 : SPI_CR1_BR_1  )| 
            ((( divisor & 0x1 ) == 0 )? 0x0 : SPI_CR1_BR_0  );
  
  return baudRate;
 800a4ea:	68fb      	ldr	r3, [r7, #12]
}
 800a4ec:	0018      	movs	r0, r3
 800a4ee:	46bd      	mov	sp, r7
 800a4f0:	b006      	add	sp, #24
 800a4f2:	bd80      	pop	{r7, pc}
 800a4f4:	20000078 	.word	0x20000078

0800a4f8 <main>:
int recibidoSlave = 0;
int recibidoReady = 0;
int enviadoReady = 0;
int errorReady = 0;

int main(void) {
 800a4f8:	b590      	push	{r4, r7, lr}
 800a4fa:	b08d      	sub	sp, #52	; 0x34
 800a4fc:	af0a      	add	r7, sp, #40	; 0x28

	HAL_Init();
 800a4fe:	f7fa fbad 	bl	8004c5c <HAL_Init>
	/* SysTick_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 800a502:	2301      	movs	r3, #1
 800a504:	425b      	negs	r3, r3
 800a506:	2200      	movs	r2, #0
 800a508:	2100      	movs	r1, #0
 800a50a:	0018      	movs	r0, r3
 800a50c:	f7fb f8ac 	bl	8005668 <HAL_NVIC_SetPriority>

	SystemClock_Config();
 800a510:	f000 fc68 	bl	800ade4 <SystemClock_Config>

	DBG_Init();
 800a514:	f7ff f9aa 	bl	800986c <DBG_Init>
	HW_Init();
 800a518:	f000 fc46 	bl	800ada8 <HW_Init>

	SPI_Config();
 800a51c:	f7ff f9da 	bl	80098d4 <SPI_Config>
	SPI_Init();
 800a520:	f7ff fa14 	bl	800994c <SPI_Init>

//	HAL_Delay(10);

	/* Configure the Lora Stack*/
	lora_Init(&LoRaMainCallbacks, &LoRaParamInit);
 800a524:	4a8e      	ldr	r2, [pc, #568]	; (800a760 <main+0x268>)
 800a526:	4b8f      	ldr	r3, [pc, #572]	; (800a764 <main+0x26c>)
 800a528:	0011      	movs	r1, r2
 800a52a:	0018      	movs	r0, r3
 800a52c:	f7fe fe8c 	bl	8009248 <lora_Init>

	PRINTF("VERSION: %X\n\r", VERSION);
 800a530:	4a8d      	ldr	r2, [pc, #564]	; (800a768 <main+0x270>)
 800a532:	4b8e      	ldr	r3, [pc, #568]	; (800a76c <main+0x274>)
 800a534:	0011      	movs	r1, r2
 800a536:	0018      	movs	r0, r3
 800a538:	f001 f854 	bl	800b5e4 <vcom_Send>

	/* Led Timers*/
	TimerInit(&timerLed, OnledEvent);
 800a53c:	4a8c      	ldr	r2, [pc, #560]	; (800a770 <main+0x278>)
 800a53e:	4b8d      	ldr	r3, [pc, #564]	; (800a774 <main+0x27c>)
 800a540:	0011      	movs	r1, r2
 800a542:	0018      	movs	r0, r3
 800a544:	f7fe ff6a 	bl	800941c <TimerInit>
	TimerSetValue(&timerLed, LED_PERIOD_MS);
 800a548:	4b8a      	ldr	r3, [pc, #552]	; (800a774 <main+0x27c>)
 800a54a:	21c8      	movs	r1, #200	; 0xc8
 800a54c:	0018      	movs	r0, r3
 800a54e:	f7ff f927 	bl	80097a0 <TimerSetValue>

	TimerStart(&timerLed);
 800a552:	4b88      	ldr	r3, [pc, #544]	; (800a774 <main+0x27c>)
 800a554:	0018      	movs	r0, r3
 800a556:	f7fe ff79 	bl	800944c <TimerStart>

//	 Radio initialization
	RadioEvents.TxDone = OnTxDone;
 800a55a:	4b87      	ldr	r3, [pc, #540]	; (800a778 <main+0x280>)
 800a55c:	4a87      	ldr	r2, [pc, #540]	; (800a77c <main+0x284>)
 800a55e:	601a      	str	r2, [r3, #0]
	RadioEvents.RxDone = OnRxDone;
 800a560:	4b85      	ldr	r3, [pc, #532]	; (800a778 <main+0x280>)
 800a562:	4a87      	ldr	r2, [pc, #540]	; (800a780 <main+0x288>)
 800a564:	609a      	str	r2, [r3, #8]
	RadioEvents.TxTimeout = OnTxTimeout;
 800a566:	4b84      	ldr	r3, [pc, #528]	; (800a778 <main+0x280>)
 800a568:	4a86      	ldr	r2, [pc, #536]	; (800a784 <main+0x28c>)
 800a56a:	605a      	str	r2, [r3, #4]
	RadioEvents.RxTimeout = OnRxTimeout;
 800a56c:	4b82      	ldr	r3, [pc, #520]	; (800a778 <main+0x280>)
 800a56e:	4a86      	ldr	r2, [pc, #536]	; (800a788 <main+0x290>)
 800a570:	60da      	str	r2, [r3, #12]
	RadioEvents.RxError = OnRxError;
 800a572:	4b81      	ldr	r3, [pc, #516]	; (800a778 <main+0x280>)
 800a574:	4a85      	ldr	r2, [pc, #532]	; (800a78c <main+0x294>)
 800a576:	611a      	str	r2, [r3, #16]

	Radio.Init(&RadioEvents);
 800a578:	4b85      	ldr	r3, [pc, #532]	; (800a790 <main+0x298>)
 800a57a:	689b      	ldr	r3, [r3, #8]
 800a57c:	4a7e      	ldr	r2, [pc, #504]	; (800a778 <main+0x280>)
 800a57e:	0010      	movs	r0, r2
 800a580:	4798      	blx	r3

	Radio.SetChannel( RF_FREQUENCY);
 800a582:	4b83      	ldr	r3, [pc, #524]	; (800a790 <main+0x298>)
 800a584:	695b      	ldr	r3, [r3, #20]
 800a586:	4a83      	ldr	r2, [pc, #524]	; (800a794 <main+0x29c>)
 800a588:	0010      	movs	r0, r2
 800a58a:	4798      	blx	r3

#if defined( USE_MODEM_LORA )

	Radio.SetTxConfig(MODEM_LORA, TX_OUTPUT_POWER, 0, LORA_BANDWIDTH,
 800a58c:	4b80      	ldr	r3, [pc, #512]	; (800a790 <main+0x298>)
 800a58e:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 800a590:	4b81      	ldr	r3, [pc, #516]	; (800a798 <main+0x2a0>)
 800a592:	9308      	str	r3, [sp, #32]
 800a594:	2300      	movs	r3, #0
 800a596:	9307      	str	r3, [sp, #28]
 800a598:	2300      	movs	r3, #0
 800a59a:	9306      	str	r3, [sp, #24]
 800a59c:	2300      	movs	r3, #0
 800a59e:	9305      	str	r3, [sp, #20]
 800a5a0:	2301      	movs	r3, #1
 800a5a2:	9304      	str	r3, [sp, #16]
 800a5a4:	2300      	movs	r3, #0
 800a5a6:	9303      	str	r3, [sp, #12]
 800a5a8:	2308      	movs	r3, #8
 800a5aa:	9302      	str	r3, [sp, #8]
 800a5ac:	2301      	movs	r3, #1
 800a5ae:	9301      	str	r3, [sp, #4]
 800a5b0:	2307      	movs	r3, #7
 800a5b2:	9300      	str	r3, [sp, #0]
 800a5b4:	2300      	movs	r3, #0
 800a5b6:	2200      	movs	r2, #0
 800a5b8:	210e      	movs	r1, #14
 800a5ba:	2001      	movs	r0, #1
 800a5bc:	47a0      	blx	r4
	LORA_SPREADING_FACTOR, LORA_CODINGRATE,
	LORA_PREAMBLE_LENGTH, LORA_FIX_LENGTH_PAYLOAD_ON,
	true, 0, 0, LORA_IQ_INVERSION_ON, 3000000);

	Radio.SetRxConfig(MODEM_LORA, LORA_BANDWIDTH, LORA_SPREADING_FACTOR,
 800a5be:	4b74      	ldr	r3, [pc, #464]	; (800a790 <main+0x298>)
 800a5c0:	6a1c      	ldr	r4, [r3, #32]
 800a5c2:	2301      	movs	r3, #1
 800a5c4:	9309      	str	r3, [sp, #36]	; 0x24
 800a5c6:	2300      	movs	r3, #0
 800a5c8:	9308      	str	r3, [sp, #32]
 800a5ca:	2300      	movs	r3, #0
 800a5cc:	9307      	str	r3, [sp, #28]
 800a5ce:	2300      	movs	r3, #0
 800a5d0:	9306      	str	r3, [sp, #24]
 800a5d2:	2301      	movs	r3, #1
 800a5d4:	9305      	str	r3, [sp, #20]
 800a5d6:	2300      	movs	r3, #0
 800a5d8:	9304      	str	r3, [sp, #16]
 800a5da:	2300      	movs	r3, #0
 800a5dc:	9303      	str	r3, [sp, #12]
 800a5de:	2305      	movs	r3, #5
 800a5e0:	9302      	str	r3, [sp, #8]
 800a5e2:	2308      	movs	r3, #8
 800a5e4:	9301      	str	r3, [sp, #4]
 800a5e6:	2300      	movs	r3, #0
 800a5e8:	9300      	str	r3, [sp, #0]
 800a5ea:	2301      	movs	r3, #1
 800a5ec:	2207      	movs	r2, #7
 800a5ee:	2100      	movs	r1, #0
 800a5f0:	2001      	movs	r0, #1
 800a5f2:	47a0      	blx	r4
	LORA_SYMBOL_TIMEOUT, LORA_FIX_LENGTH_PAYLOAD_ON, 0, true, 0, 0,
	LORA_IQ_INVERSION_ON, true);
#endif

	//Establece la radio en modo de recepcion durante un tiempo
	Radio.Rx( RX_TIMEOUT_VALUE);
 800a5f4:	4b66      	ldr	r3, [pc, #408]	; (800a790 <main+0x298>)
 800a5f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a5f8:	22fa      	movs	r2, #250	; 0xfa
 800a5fa:	0092      	lsls	r2, r2, #2
 800a5fc:	0010      	movs	r0, r2
 800a5fe:	4798      	blx	r3

	/* Master */
	bool isMaster = true;
 800a600:	1dfb      	adds	r3, r7, #7
 800a602:	2201      	movs	r2, #1
 800a604:	701a      	strb	r2, [r3, #0]
//		Radio.Send(aRxBuffer, BufferSize);
//		memset(aRxBuffer,'\0',BUFFERSIZE);

		/*Descomentar cuando funcione SPI*/

		if (recibidoReady == 0) {
 800a606:	4b65      	ldr	r3, [pc, #404]	; (800a79c <main+0x2a4>)
 800a608:	681b      	ldr	r3, [r3, #0]
 800a60a:	2b00      	cmp	r3, #0
 800a60c:	d152      	bne.n	800a6b4 <main+0x1bc>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 800a60e:	2380      	movs	r3, #128	; 0x80
 800a610:	015b      	lsls	r3, r3, #5
 800a612:	4863      	ldr	r0, [pc, #396]	; (800a7a0 <main+0x2a8>)
 800a614:	2200      	movs	r2, #0
 800a616:	0019      	movs	r1, r3
 800a618:	f7fb f9ea 	bl	80059f0 <HAL_GPIO_WritePin>
			if (HAL_SPI_Receive(&hspi2, (uint8_t *) RxReady, 5, 500) == HAL_OK) {
 800a61c:	23fa      	movs	r3, #250	; 0xfa
 800a61e:	005b      	lsls	r3, r3, #1
 800a620:	4960      	ldr	r1, [pc, #384]	; (800a7a4 <main+0x2ac>)
 800a622:	4861      	ldr	r0, [pc, #388]	; (800a7a8 <main+0x2b0>)
 800a624:	2205      	movs	r2, #5
 800a626:	f7fd fb17 	bl	8007c58 <HAL_SPI_Receive>
 800a62a:	1e03      	subs	r3, r0, #0
 800a62c:	d13a      	bne.n	800a6a4 <main+0x1ac>
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 800a62e:	2380      	movs	r3, #128	; 0x80
 800a630:	015b      	lsls	r3, r3, #5
 800a632:	485b      	ldr	r0, [pc, #364]	; (800a7a0 <main+0x2a8>)
 800a634:	2201      	movs	r2, #1
 800a636:	0019      	movs	r1, r3
 800a638:	f7fb f9da 	bl	80059f0 <HAL_GPIO_WritePin>
				if (strncmp((const char*) RxReady, (const char*) ReadyMsg, 5)	== 0) {
 800a63c:	495b      	ldr	r1, [pc, #364]	; (800a7ac <main+0x2b4>)
 800a63e:	4b59      	ldr	r3, [pc, #356]	; (800a7a4 <main+0x2ac>)
 800a640:	2205      	movs	r2, #5
 800a642:	0018      	movs	r0, r3
 800a644:	f001 f94d 	bl	800b8e2 <strncmp>
 800a648:	1e03      	subs	r3, r0, #0
 800a64a:	d12b      	bne.n	800a6a4 <main+0x1ac>
					recibidoReady = 1;
 800a64c:	4b53      	ldr	r3, [pc, #332]	; (800a79c <main+0x2a4>)
 800a64e:	2201      	movs	r2, #1
 800a650:	601a      	str	r2, [r3, #0]
					sprintf(buffer, "\r\n%s\r\n", "Recibido Ready");
 800a652:	4a57      	ldr	r2, [pc, #348]	; (800a7b0 <main+0x2b8>)
 800a654:	4957      	ldr	r1, [pc, #348]	; (800a7b4 <main+0x2bc>)
 800a656:	4b58      	ldr	r3, [pc, #352]	; (800a7b8 <main+0x2c0>)
 800a658:	0018      	movs	r0, r3
 800a65a:	f000 ff7b 	bl	800b554 <siprintf>
					PRINTF("%s\r\n", buffer);
 800a65e:	4a56      	ldr	r2, [pc, #344]	; (800a7b8 <main+0x2c0>)
 800a660:	4b56      	ldr	r3, [pc, #344]	; (800a7bc <main+0x2c4>)
 800a662:	0011      	movs	r1, r2
 800a664:	0018      	movs	r0, r3
 800a666:	f000 ffbd 	bl	800b5e4 <vcom_Send>
					HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 800a66a:	2380      	movs	r3, #128	; 0x80
 800a66c:	015b      	lsls	r3, r3, #5
 800a66e:	484c      	ldr	r0, [pc, #304]	; (800a7a0 <main+0x2a8>)
 800a670:	2200      	movs	r2, #0
 800a672:	0019      	movs	r1, r3
 800a674:	f7fb f9bc 	bl	80059f0 <HAL_GPIO_WritePin>
					if (HAL_SPI_Transmit(&hspi2, (uint8_t *) OKMsg, 2, 100)	== HAL_OK) {
 800a678:	4951      	ldr	r1, [pc, #324]	; (800a7c0 <main+0x2c8>)
 800a67a:	484b      	ldr	r0, [pc, #300]	; (800a7a8 <main+0x2b0>)
 800a67c:	2364      	movs	r3, #100	; 0x64
 800a67e:	2202      	movs	r2, #2
 800a680:	f7fd f99a 	bl	80079b8 <HAL_SPI_Transmit>
 800a684:	1e03      	subs	r3, r0, #0
 800a686:	d104      	bne.n	800a692 <main+0x19a>
						PRINTF("Transmitido OK\r\n");
 800a688:	4b4e      	ldr	r3, [pc, #312]	; (800a7c4 <main+0x2cc>)
 800a68a:	0018      	movs	r0, r3
 800a68c:	f000 ffaa 	bl	800b5e4 <vcom_Send>
 800a690:	e003      	b.n	800a69a <main+0x1a2>
					} else {
						PRINTF("Error transmitiendo\r\n");
 800a692:	4b4d      	ldr	r3, [pc, #308]	; (800a7c8 <main+0x2d0>)
 800a694:	0018      	movs	r0, r3
 800a696:	f000 ffa5 	bl	800b5e4 <vcom_Send>
					}
					Flush_Buffer(RxReady, BUFFERSIZE);
 800a69a:	4b42      	ldr	r3, [pc, #264]	; (800a7a4 <main+0x2ac>)
 800a69c:	210a      	movs	r1, #10
 800a69e:	0018      	movs	r0, r3
 800a6a0:	f7ff f986 	bl	80099b0 <Flush_Buffer>
//					HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
				}

			}
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 800a6a4:	2380      	movs	r3, #128	; 0x80
 800a6a6:	015b      	lsls	r3, r3, #5
 800a6a8:	483d      	ldr	r0, [pc, #244]	; (800a7a0 <main+0x2a8>)
 800a6aa:	2201      	movs	r2, #1
 800a6ac:	0019      	movs	r1, r3
 800a6ae:	f7fb f99f 	bl	80059f0 <HAL_GPIO_WritePin>
 800a6b2:	e7a8      	b.n	800a606 <main+0x10e>
		} else if (recibidoReady == 1){
 800a6b4:	4b39      	ldr	r3, [pc, #228]	; (800a79c <main+0x2a4>)
 800a6b6:	681b      	ldr	r3, [r3, #0]
 800a6b8:	2b01      	cmp	r3, #1
 800a6ba:	d1a4      	bne.n	800a606 <main+0x10e>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 800a6bc:	2380      	movs	r3, #128	; 0x80
 800a6be:	015b      	lsls	r3, r3, #5
 800a6c0:	4837      	ldr	r0, [pc, #220]	; (800a7a0 <main+0x2a8>)
 800a6c2:	2200      	movs	r2, #0
 800a6c4:	0019      	movs	r1, r3
 800a6c6:	f7fb f993 	bl	80059f0 <HAL_GPIO_WritePin>
			if (HAL_SPI_Receive(&hspi2, (uint8_t *) aRxBuffer, BUFFERSIZE, 10) == HAL_OK) {
 800a6ca:	4940      	ldr	r1, [pc, #256]	; (800a7cc <main+0x2d4>)
 800a6cc:	4836      	ldr	r0, [pc, #216]	; (800a7a8 <main+0x2b0>)
 800a6ce:	230a      	movs	r3, #10
 800a6d0:	220a      	movs	r2, #10
 800a6d2:	f7fd fac1 	bl	8007c58 <HAL_SPI_Receive>
 800a6d6:	1e03      	subs	r3, r0, #0
 800a6d8:	d135      	bne.n	800a746 <main+0x24e>
				PRINTF("%s\r\n", aRxBuffer);
 800a6da:	4a3c      	ldr	r2, [pc, #240]	; (800a7cc <main+0x2d4>)
 800a6dc:	4b37      	ldr	r3, [pc, #220]	; (800a7bc <main+0x2c4>)
 800a6de:	0011      	movs	r1, r2
 800a6e0:	0018      	movs	r0, r3
 800a6e2:	f000 ff7f 	bl	800b5e4 <vcom_Send>
				Flush_Buffer(aRxBuffer, BUFFERSIZE);
 800a6e6:	4b39      	ldr	r3, [pc, #228]	; (800a7cc <main+0x2d4>)
 800a6e8:	210a      	movs	r1, #10
 800a6ea:	0018      	movs	r0, r3
 800a6ec:	f7ff f960 	bl	80099b0 <Flush_Buffer>
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 800a6f0:	2380      	movs	r3, #128	; 0x80
 800a6f2:	015b      	lsls	r3, r3, #5
 800a6f4:	482a      	ldr	r0, [pc, #168]	; (800a7a0 <main+0x2a8>)
 800a6f6:	2201      	movs	r2, #1
 800a6f8:	0019      	movs	r1, r3
 800a6fa:	f7fb f979 	bl	80059f0 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 800a6fe:	2380      	movs	r3, #128	; 0x80
 800a700:	015b      	lsls	r3, r3, #5
 800a702:	4827      	ldr	r0, [pc, #156]	; (800a7a0 <main+0x2a8>)
 800a704:	2200      	movs	r2, #0
 800a706:	0019      	movs	r1, r3
 800a708:	f7fb f972 	bl	80059f0 <HAL_GPIO_WritePin>
				HAL_Delay(1000);
 800a70c:	23fa      	movs	r3, #250	; 0xfa
 800a70e:	009b      	lsls	r3, r3, #2
 800a710:	0018      	movs	r0, r3
 800a712:	f000 fab1 	bl	800ac78 <HAL_Delay>
				if (HAL_SPI_Transmit(&hspi2, (uint8_t *) OKMsg, 2, 100)	== HAL_OK) {
 800a716:	492a      	ldr	r1, [pc, #168]	; (800a7c0 <main+0x2c8>)
 800a718:	4823      	ldr	r0, [pc, #140]	; (800a7a8 <main+0x2b0>)
 800a71a:	2364      	movs	r3, #100	; 0x64
 800a71c:	2202      	movs	r2, #2
 800a71e:	f7fd f94b 	bl	80079b8 <HAL_SPI_Transmit>
 800a722:	1e03      	subs	r3, r0, #0
 800a724:	d10a      	bne.n	800a73c <main+0x244>
//				if (HAL_SPI_TransmitReceive(&hspi2, pruebBuff,  (uint8_t *) OKMsg, 2, 100)	== HAL_OK) {
					PRINTF("Transmitido OK\r\n");
 800a726:	4b27      	ldr	r3, [pc, #156]	; (800a7c4 <main+0x2cc>)
 800a728:	0018      	movs	r0, r3
 800a72a:	f000 ff5b 	bl	800b5e4 <vcom_Send>
					PRINTF("%s\r\n", pruebBuff);
 800a72e:	4a28      	ldr	r2, [pc, #160]	; (800a7d0 <main+0x2d8>)
 800a730:	4b22      	ldr	r3, [pc, #136]	; (800a7bc <main+0x2c4>)
 800a732:	0011      	movs	r1, r2
 800a734:	0018      	movs	r0, r3
 800a736:	f000 ff55 	bl	800b5e4 <vcom_Send>
 800a73a:	e008      	b.n	800a74e <main+0x256>
				} else {
					PRINTF("Error transmitiendo\r\n");
 800a73c:	4b22      	ldr	r3, [pc, #136]	; (800a7c8 <main+0x2d0>)
 800a73e:	0018      	movs	r0, r3
 800a740:	f000 ff50 	bl	800b5e4 <vcom_Send>
 800a744:	e003      	b.n	800a74e <main+0x256>
				}
				//			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
				//			HAL_SPI_DeInit(&hspi2);
			} else {
				PRINTF("Error recibiendo\r\n");
 800a746:	4b23      	ldr	r3, [pc, #140]	; (800a7d4 <main+0x2dc>)
 800a748:	0018      	movs	r0, r3
 800a74a:	f000 ff4b 	bl	800b5e4 <vcom_Send>
			}
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 800a74e:	2380      	movs	r3, #128	; 0x80
 800a750:	015b      	lsls	r3, r3, #5
 800a752:	4813      	ldr	r0, [pc, #76]	; (800a7a0 <main+0x2a8>)
 800a754:	2201      	movs	r2, #1
 800a756:	0019      	movs	r1, r3
 800a758:	f7fb f94a 	bl	80059f0 <HAL_GPIO_WritePin>
//			LowPower_Handler();
//#endif
//		}
//		ENABLE_IRQ( );

	}
 800a75c:	e753      	b.n	800a606 <main+0x10e>
 800a75e:	46c0      	nop			; (mov r8, r8)
 800a760:	2000005c 	.word	0x2000005c
 800a764:	20000048 	.word	0x20000048
 800a768:	44011000 	.word	0x44011000
 800a76c:	0800c4b8 	.word	0x0800c4b8
 800a770:	0800a915 	.word	0x0800a915
 800a774:	2000034c 	.word	0x2000034c
 800a778:	20000360 	.word	0x20000360
 800a77c:	0800a7d9 	.word	0x0800a7d9
 800a780:	0800a805 	.word	0x0800a805
 800a784:	0800a8a9 	.word	0x0800a8a9
 800a788:	0800a8c9 	.word	0x0800a8c9
 800a78c:	0800a8e9 	.word	0x0800a8e9
 800a790:	0800c710 	.word	0x0800c710
 800a794:	33bca100 	.word	0x33bca100
 800a798:	002dc6c0 	.word	0x002dc6c0
 800a79c:	2000037c 	.word	0x2000037c
 800a7a0:	50000400 	.word	0x50000400
 800a7a4:	20000730 	.word	0x20000730
 800a7a8:	20000604 	.word	0x20000604
 800a7ac:	20000068 	.word	0x20000068
 800a7b0:	0800c4c8 	.word	0x0800c4c8
 800a7b4:	0800c4d8 	.word	0x0800c4d8
 800a7b8:	20000668 	.word	0x20000668
 800a7bc:	0800c4e0 	.word	0x0800c4e0
 800a7c0:	20000070 	.word	0x20000070
 800a7c4:	0800c4e8 	.word	0x0800c4e8
 800a7c8:	0800c4fc 	.word	0x0800c4fc
 800a7cc:	20000738 	.word	0x20000738
 800a7d0:	2000065c 	.word	0x2000065c
 800a7d4:	0800c514 	.word	0x0800c514

0800a7d8 <OnTxDone>:
}

void OnTxDone(void) {
 800a7d8:	b580      	push	{r7, lr}
 800a7da:	af00      	add	r7, sp, #0
	Radio.Sleep();
 800a7dc:	4b06      	ldr	r3, [pc, #24]	; (800a7f8 <OnTxDone+0x20>)
 800a7de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a7e0:	4798      	blx	r3
	State = TX;
 800a7e2:	4b06      	ldr	r3, [pc, #24]	; (800a7fc <OnTxDone+0x24>)
 800a7e4:	2204      	movs	r2, #4
 800a7e6:	701a      	strb	r2, [r3, #0]
	PRINTF("OnTxDone\n");
 800a7e8:	4b05      	ldr	r3, [pc, #20]	; (800a800 <OnTxDone+0x28>)
 800a7ea:	0018      	movs	r0, r3
 800a7ec:	f000 fefa 	bl	800b5e4 <vcom_Send>
}
 800a7f0:	46c0      	nop			; (mov r8, r8)
 800a7f2:	46bd      	mov	sp, r7
 800a7f4:	bd80      	pop	{r7, pc}
 800a7f6:	46c0      	nop			; (mov r8, r8)
 800a7f8:	0800c710 	.word	0x0800c710
 800a7fc:	20000348 	.word	0x20000348
 800a800:	0800c528 	.word	0x0800c528

0800a804 <OnRxDone>:

void OnRxDone(uint8_t *payload, uint16_t size, int16_t rssi, int8_t snr) {
 800a804:	b590      	push	{r4, r7, lr}
 800a806:	b085      	sub	sp, #20
 800a808:	af00      	add	r7, sp, #0
 800a80a:	60f8      	str	r0, [r7, #12]
 800a80c:	000c      	movs	r4, r1
 800a80e:	0010      	movs	r0, r2
 800a810:	0019      	movs	r1, r3
 800a812:	230a      	movs	r3, #10
 800a814:	18fb      	adds	r3, r7, r3
 800a816:	1c22      	adds	r2, r4, #0
 800a818:	801a      	strh	r2, [r3, #0]
 800a81a:	2308      	movs	r3, #8
 800a81c:	18fb      	adds	r3, r7, r3
 800a81e:	1c02      	adds	r2, r0, #0
 800a820:	801a      	strh	r2, [r3, #0]
 800a822:	1dfb      	adds	r3, r7, #7
 800a824:	1c0a      	adds	r2, r1, #0
 800a826:	701a      	strb	r2, [r3, #0]
	Radio.Sleep();
 800a828:	4b17      	ldr	r3, [pc, #92]	; (800a888 <OnRxDone+0x84>)
 800a82a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a82c:	4798      	blx	r3
	BufferSize = size;
 800a82e:	4b17      	ldr	r3, [pc, #92]	; (800a88c <OnRxDone+0x88>)
 800a830:	220a      	movs	r2, #10
 800a832:	18ba      	adds	r2, r7, r2
 800a834:	8812      	ldrh	r2, [r2, #0]
 800a836:	801a      	strh	r2, [r3, #0]
	memcpy(Buffer, payload, BufferSize);
 800a838:	4b14      	ldr	r3, [pc, #80]	; (800a88c <OnRxDone+0x88>)
 800a83a:	881b      	ldrh	r3, [r3, #0]
 800a83c:	001a      	movs	r2, r3
 800a83e:	68f9      	ldr	r1, [r7, #12]
 800a840:	4b13      	ldr	r3, [pc, #76]	; (800a890 <OnRxDone+0x8c>)
 800a842:	0018      	movs	r0, r3
 800a844:	f001 f83c 	bl	800b8c0 <memcpy>
	RssiValue = rssi;
 800a848:	2308      	movs	r3, #8
 800a84a:	18fb      	adds	r3, r7, r3
 800a84c:	881b      	ldrh	r3, [r3, #0]
 800a84e:	b25a      	sxtb	r2, r3
 800a850:	4b10      	ldr	r3, [pc, #64]	; (800a894 <OnRxDone+0x90>)
 800a852:	701a      	strb	r2, [r3, #0]
	SnrValue = snr;
 800a854:	4b10      	ldr	r3, [pc, #64]	; (800a898 <OnRxDone+0x94>)
 800a856:	1dfa      	adds	r2, r7, #7
 800a858:	7812      	ldrb	r2, [r2, #0]
 800a85a:	701a      	strb	r2, [r3, #0]
	State = RX;
 800a85c:	4b0f      	ldr	r3, [pc, #60]	; (800a89c <OnRxDone+0x98>)
 800a85e:	2201      	movs	r2, #1
 800a860:	701a      	strb	r2, [r3, #0]

	PRINTF("OnRxDone\n");
 800a862:	4b0f      	ldr	r3, [pc, #60]	; (800a8a0 <OnRxDone+0x9c>)
 800a864:	0018      	movs	r0, r3
 800a866:	f000 febd 	bl	800b5e4 <vcom_Send>
	PRINTF("RssiValue=%d dBm, SnrValue=%d\n", rssi, snr);
 800a86a:	2308      	movs	r3, #8
 800a86c:	18fb      	adds	r3, r7, r3
 800a86e:	2100      	movs	r1, #0
 800a870:	5e59      	ldrsh	r1, [r3, r1]
 800a872:	1dfb      	adds	r3, r7, #7
 800a874:	2200      	movs	r2, #0
 800a876:	569a      	ldrsb	r2, [r3, r2]
 800a878:	4b0a      	ldr	r3, [pc, #40]	; (800a8a4 <OnRxDone+0xa0>)
 800a87a:	0018      	movs	r0, r3
 800a87c:	f000 feb2 	bl	800b5e4 <vcom_Send>
}
 800a880:	46c0      	nop			; (mov r8, r8)
 800a882:	46bd      	mov	sp, r7
 800a884:	b005      	add	sp, #20
 800a886:	bd90      	pop	{r4, r7, pc}
 800a888:	0800c710 	.word	0x0800c710
 800a88c:	20000074 	.word	0x20000074
 800a890:	20000794 	.word	0x20000794
 800a894:	20000349 	.word	0x20000349
 800a898:	2000034a 	.word	0x2000034a
 800a89c:	20000348 	.word	0x20000348
 800a8a0:	0800c534 	.word	0x0800c534
 800a8a4:	0800c540 	.word	0x0800c540

0800a8a8 <OnTxTimeout>:

void OnTxTimeout(void) {
 800a8a8:	b580      	push	{r7, lr}
 800a8aa:	af00      	add	r7, sp, #0
	Radio.Sleep();
 800a8ac:	4b04      	ldr	r3, [pc, #16]	; (800a8c0 <OnTxTimeout+0x18>)
 800a8ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a8b0:	4798      	blx	r3
	State = TX_TIMEOUT;
 800a8b2:	4b04      	ldr	r3, [pc, #16]	; (800a8c4 <OnTxTimeout+0x1c>)
 800a8b4:	2205      	movs	r2, #5
 800a8b6:	701a      	strb	r2, [r3, #0]

//	PRINTF("OnTxTimeout\n");
}
 800a8b8:	46c0      	nop			; (mov r8, r8)
 800a8ba:	46bd      	mov	sp, r7
 800a8bc:	bd80      	pop	{r7, pc}
 800a8be:	46c0      	nop			; (mov r8, r8)
 800a8c0:	0800c710 	.word	0x0800c710
 800a8c4:	20000348 	.word	0x20000348

0800a8c8 <OnRxTimeout>:

void OnRxTimeout(void) {
 800a8c8:	b580      	push	{r7, lr}
 800a8ca:	af00      	add	r7, sp, #0
	Radio.Sleep();
 800a8cc:	4b04      	ldr	r3, [pc, #16]	; (800a8e0 <OnRxTimeout+0x18>)
 800a8ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a8d0:	4798      	blx	r3
	State = RX_TIMEOUT;
 800a8d2:	4b04      	ldr	r3, [pc, #16]	; (800a8e4 <OnRxTimeout+0x1c>)
 800a8d4:	2202      	movs	r2, #2
 800a8d6:	701a      	strb	r2, [r3, #0]
//	PRINTF("OnRxTimeout\n");
}
 800a8d8:	46c0      	nop			; (mov r8, r8)
 800a8da:	46bd      	mov	sp, r7
 800a8dc:	bd80      	pop	{r7, pc}
 800a8de:	46c0      	nop			; (mov r8, r8)
 800a8e0:	0800c710 	.word	0x0800c710
 800a8e4:	20000348 	.word	0x20000348

0800a8e8 <OnRxError>:

void OnRxError(void) {
 800a8e8:	b580      	push	{r7, lr}
 800a8ea:	af00      	add	r7, sp, #0
	Radio.Sleep();
 800a8ec:	4b06      	ldr	r3, [pc, #24]	; (800a908 <OnRxError+0x20>)
 800a8ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a8f0:	4798      	blx	r3
	State = RX_ERROR;
 800a8f2:	4b06      	ldr	r3, [pc, #24]	; (800a90c <OnRxError+0x24>)
 800a8f4:	2203      	movs	r2, #3
 800a8f6:	701a      	strb	r2, [r3, #0]
	PRINTF("OnRxError\n");
 800a8f8:	4b05      	ldr	r3, [pc, #20]	; (800a910 <OnRxError+0x28>)
 800a8fa:	0018      	movs	r0, r3
 800a8fc:	f000 fe72 	bl	800b5e4 <vcom_Send>
}
 800a900:	46c0      	nop			; (mov r8, r8)
 800a902:	46bd      	mov	sp, r7
 800a904:	bd80      	pop	{r7, pc}
 800a906:	46c0      	nop			; (mov r8, r8)
 800a908:	0800c710 	.word	0x0800c710
 800a90c:	20000348 	.word	0x20000348
 800a910:	0800c560 	.word	0x0800c560

0800a914 <OnledEvent>:

static void OnledEvent(void) {
 800a914:	b580      	push	{r7, lr}
 800a916:	af00      	add	r7, sp, #0
	LED_Toggle(LED_BLUE);
 800a918:	2002      	movs	r0, #2
 800a91a:	f7f7 fcd7 	bl	80022cc <BSP_LED_Toggle>
	LED_Toggle(LED_RED1);
 800a91e:	2001      	movs	r0, #1
 800a920:	f7f7 fcd4 	bl	80022cc <BSP_LED_Toggle>
	LED_Toggle(LED_RED2);
 800a924:	2003      	movs	r0, #3
 800a926:	f7f7 fcd1 	bl	80022cc <BSP_LED_Toggle>
	LED_Toggle(LED_GREEN);
 800a92a:	2000      	movs	r0, #0
 800a92c:	f7f7 fcce 	bl	80022cc <BSP_LED_Toggle>

	TimerStart(&timerLed);
 800a930:	4b03      	ldr	r3, [pc, #12]	; (800a940 <OnledEvent+0x2c>)
 800a932:	0018      	movs	r0, r3
 800a934:	f7fe fd8a 	bl	800944c <TimerStart>
}
 800a938:	46c0      	nop			; (mov r8, r8)
 800a93a:	46bd      	mov	sp, r7
 800a93c:	bd80      	pop	{r7, pc}
 800a93e:	46c0      	nop			; (mov r8, r8)
 800a940:	2000034c 	.word	0x2000034c

0800a944 <LoraTxData>:

static void LoraTxData(lora_AppData_t *AppData, FunctionalState* IsTxConfirmed) {
 800a944:	b590      	push	{r4, r7, lr}
 800a946:	b087      	sub	sp, #28
 800a948:	af00      	add	r7, sp, #0
 800a94a:	6078      	str	r0, [r7, #4]
 800a94c:	6039      	str	r1, [r7, #0]
	/* USER CODE BEGIN 3 */
	uint16_t pressure = 0;
 800a94e:	2316      	movs	r3, #22
 800a950:	18fb      	adds	r3, r7, r3
 800a952:	2200      	movs	r2, #0
 800a954:	801a      	strh	r2, [r3, #0]
	int16_t temperature = 0;
 800a956:	2314      	movs	r3, #20
 800a958:	18fb      	adds	r3, r7, r3
 800a95a:	2200      	movs	r2, #0
 800a95c:	801a      	strh	r2, [r3, #0]
	uint16_t humidity = 0;
 800a95e:	2312      	movs	r3, #18
 800a960:	18fb      	adds	r3, r7, r3
 800a962:	2200      	movs	r2, #0
 800a964:	801a      	strh	r2, [r3, #0]
	uint8_t batteryLevel;
//  sensor_t sensor_data;

#ifdef USE_B_L072Z_LRWAN1
	TimerInit(&TxLedTimer, OnTimerLedEvent);
 800a966:	4a78      	ldr	r2, [pc, #480]	; (800ab48 <LoraTxData+0x204>)
 800a968:	4b78      	ldr	r3, [pc, #480]	; (800ab4c <LoraTxData+0x208>)
 800a96a:	0011      	movs	r1, r2
 800a96c:	0018      	movs	r0, r3
 800a96e:	f7fe fd55 	bl	800941c <TimerInit>

	TimerSetValue(&TxLedTimer, 200);
 800a972:	4b76      	ldr	r3, [pc, #472]	; (800ab4c <LoraTxData+0x208>)
 800a974:	21c8      	movs	r1, #200	; 0xc8
 800a976:	0018      	movs	r0, r3
 800a978:	f7fe ff12 	bl	80097a0 <TimerSetValue>

	LED_On(LED_RED1);
 800a97c:	2001      	movs	r0, #1
 800a97e:	f7f7 fc6d 	bl	800225c <BSP_LED_On>

	TimerStart(&TxLedTimer);
 800a982:	4b72      	ldr	r3, [pc, #456]	; (800ab4c <LoraTxData+0x208>)
 800a984:	0018      	movs	r0, r3
 800a986:	f7fe fd61 	bl	800944c <TimerStart>
	uint16_t altitudeGps = 0;
#endif
//  BSP_sensor_Read( &sensor_data );

#ifdef CAYENNE_LPP
	uint8_t cchannel = 0;
 800a98a:	2311      	movs	r3, #17
 800a98c:	18fb      	adds	r3, r7, r3
 800a98e:	2200      	movs	r2, #0
 800a990:	701a      	strb	r2, [r3, #0]
//  temperature = ( int16_t )( sensor_data.temperature * 10 );     /* in C * 10 */
//  pressure    = ( uint16_t )( sensor_data.pressure * 100 / 10 );  /* in hPa / 10 */
//  humidity    = ( uint16_t )( sensor_data.humidity * 2 );        /* in %*2     */
	uint32_t i = 0;
 800a992:	2300      	movs	r3, #0
 800a994:	60fb      	str	r3, [r7, #12]

	batteryLevel = HW_GetBatteryLevel(); /* 1 (very low) to 254 (fully charged) */
 800a996:	230b      	movs	r3, #11
 800a998:	18fc      	adds	r4, r7, r3
 800a99a:	f000 fafb 	bl	800af94 <HW_GetBatteryLevel>
 800a99e:	0003      	movs	r3, r0
 800a9a0:	7023      	strb	r3, [r4, #0]

	AppData->Port = LPP_APP_PORT;
 800a9a2:	687b      	ldr	r3, [r7, #4]
 800a9a4:	2263      	movs	r2, #99	; 0x63
 800a9a6:	715a      	strb	r2, [r3, #5]

	*IsTxConfirmed = LORAWAN_CONFIRMED_MSG;
 800a9a8:	683b      	ldr	r3, [r7, #0]
 800a9aa:	2200      	movs	r2, #0
 800a9ac:	701a      	strb	r2, [r3, #0]
	AppData->Buff[i++] = cchannel++;
 800a9ae:	687b      	ldr	r3, [r7, #4]
 800a9b0:	681a      	ldr	r2, [r3, #0]
 800a9b2:	68fb      	ldr	r3, [r7, #12]
 800a9b4:	1c59      	adds	r1, r3, #1
 800a9b6:	60f9      	str	r1, [r7, #12]
 800a9b8:	18d2      	adds	r2, r2, r3
 800a9ba:	2311      	movs	r3, #17
 800a9bc:	18fb      	adds	r3, r7, r3
 800a9be:	781b      	ldrb	r3, [r3, #0]
 800a9c0:	2111      	movs	r1, #17
 800a9c2:	1879      	adds	r1, r7, r1
 800a9c4:	1c58      	adds	r0, r3, #1
 800a9c6:	7008      	strb	r0, [r1, #0]
 800a9c8:	7013      	strb	r3, [r2, #0]
	AppData->Buff[i++] = LPP_DATATYPE_BAROMETER;
 800a9ca:	687b      	ldr	r3, [r7, #4]
 800a9cc:	681a      	ldr	r2, [r3, #0]
 800a9ce:	68fb      	ldr	r3, [r7, #12]
 800a9d0:	1c59      	adds	r1, r3, #1
 800a9d2:	60f9      	str	r1, [r7, #12]
 800a9d4:	18d3      	adds	r3, r2, r3
 800a9d6:	2273      	movs	r2, #115	; 0x73
 800a9d8:	701a      	strb	r2, [r3, #0]
	AppData->Buff[i++] = (pressure >> 8) & 0xFF;
 800a9da:	687b      	ldr	r3, [r7, #4]
 800a9dc:	681a      	ldr	r2, [r3, #0]
 800a9de:	68fb      	ldr	r3, [r7, #12]
 800a9e0:	1c59      	adds	r1, r3, #1
 800a9e2:	60f9      	str	r1, [r7, #12]
 800a9e4:	18d3      	adds	r3, r2, r3
 800a9e6:	2216      	movs	r2, #22
 800a9e8:	18ba      	adds	r2, r7, r2
 800a9ea:	8812      	ldrh	r2, [r2, #0]
 800a9ec:	0a12      	lsrs	r2, r2, #8
 800a9ee:	b292      	uxth	r2, r2
 800a9f0:	b2d2      	uxtb	r2, r2
 800a9f2:	701a      	strb	r2, [r3, #0]
	AppData->Buff[i++] = pressure & 0xFF;
 800a9f4:	687b      	ldr	r3, [r7, #4]
 800a9f6:	681a      	ldr	r2, [r3, #0]
 800a9f8:	68fb      	ldr	r3, [r7, #12]
 800a9fa:	1c59      	adds	r1, r3, #1
 800a9fc:	60f9      	str	r1, [r7, #12]
 800a9fe:	18d3      	adds	r3, r2, r3
 800aa00:	2216      	movs	r2, #22
 800aa02:	18ba      	adds	r2, r7, r2
 800aa04:	8812      	ldrh	r2, [r2, #0]
 800aa06:	b2d2      	uxtb	r2, r2
 800aa08:	701a      	strb	r2, [r3, #0]
	AppData->Buff[i++] = cchannel++;
 800aa0a:	687b      	ldr	r3, [r7, #4]
 800aa0c:	681a      	ldr	r2, [r3, #0]
 800aa0e:	68fb      	ldr	r3, [r7, #12]
 800aa10:	1c59      	adds	r1, r3, #1
 800aa12:	60f9      	str	r1, [r7, #12]
 800aa14:	18d2      	adds	r2, r2, r3
 800aa16:	2311      	movs	r3, #17
 800aa18:	18fb      	adds	r3, r7, r3
 800aa1a:	781b      	ldrb	r3, [r3, #0]
 800aa1c:	2111      	movs	r1, #17
 800aa1e:	1879      	adds	r1, r7, r1
 800aa20:	1c58      	adds	r0, r3, #1
 800aa22:	7008      	strb	r0, [r1, #0]
 800aa24:	7013      	strb	r3, [r2, #0]
	AppData->Buff[i++] = LPP_DATATYPE_TEMPERATURE;
 800aa26:	687b      	ldr	r3, [r7, #4]
 800aa28:	681a      	ldr	r2, [r3, #0]
 800aa2a:	68fb      	ldr	r3, [r7, #12]
 800aa2c:	1c59      	adds	r1, r3, #1
 800aa2e:	60f9      	str	r1, [r7, #12]
 800aa30:	18d3      	adds	r3, r2, r3
 800aa32:	2267      	movs	r2, #103	; 0x67
 800aa34:	701a      	strb	r2, [r3, #0]
	AppData->Buff[i++] = (temperature >> 8) & 0xFF;
 800aa36:	687b      	ldr	r3, [r7, #4]
 800aa38:	681a      	ldr	r2, [r3, #0]
 800aa3a:	68fb      	ldr	r3, [r7, #12]
 800aa3c:	1c59      	adds	r1, r3, #1
 800aa3e:	60f9      	str	r1, [r7, #12]
 800aa40:	18d3      	adds	r3, r2, r3
 800aa42:	2214      	movs	r2, #20
 800aa44:	18ba      	adds	r2, r7, r2
 800aa46:	2100      	movs	r1, #0
 800aa48:	5e52      	ldrsh	r2, [r2, r1]
 800aa4a:	1212      	asrs	r2, r2, #8
 800aa4c:	b212      	sxth	r2, r2
 800aa4e:	b2d2      	uxtb	r2, r2
 800aa50:	701a      	strb	r2, [r3, #0]
	AppData->Buff[i++] = temperature & 0xFF;
 800aa52:	687b      	ldr	r3, [r7, #4]
 800aa54:	681a      	ldr	r2, [r3, #0]
 800aa56:	68fb      	ldr	r3, [r7, #12]
 800aa58:	1c59      	adds	r1, r3, #1
 800aa5a:	60f9      	str	r1, [r7, #12]
 800aa5c:	18d3      	adds	r3, r2, r3
 800aa5e:	2214      	movs	r2, #20
 800aa60:	18ba      	adds	r2, r7, r2
 800aa62:	8812      	ldrh	r2, [r2, #0]
 800aa64:	b2d2      	uxtb	r2, r2
 800aa66:	701a      	strb	r2, [r3, #0]
	AppData->Buff[i++] = cchannel++;
 800aa68:	687b      	ldr	r3, [r7, #4]
 800aa6a:	681a      	ldr	r2, [r3, #0]
 800aa6c:	68fb      	ldr	r3, [r7, #12]
 800aa6e:	1c59      	adds	r1, r3, #1
 800aa70:	60f9      	str	r1, [r7, #12]
 800aa72:	18d2      	adds	r2, r2, r3
 800aa74:	2311      	movs	r3, #17
 800aa76:	18fb      	adds	r3, r7, r3
 800aa78:	781b      	ldrb	r3, [r3, #0]
 800aa7a:	2111      	movs	r1, #17
 800aa7c:	1879      	adds	r1, r7, r1
 800aa7e:	1c58      	adds	r0, r3, #1
 800aa80:	7008      	strb	r0, [r1, #0]
 800aa82:	7013      	strb	r3, [r2, #0]
	AppData->Buff[i++] = LPP_DATATYPE_HUMIDITY;
 800aa84:	687b      	ldr	r3, [r7, #4]
 800aa86:	681a      	ldr	r2, [r3, #0]
 800aa88:	68fb      	ldr	r3, [r7, #12]
 800aa8a:	1c59      	adds	r1, r3, #1
 800aa8c:	60f9      	str	r1, [r7, #12]
 800aa8e:	18d3      	adds	r3, r2, r3
 800aa90:	2268      	movs	r2, #104	; 0x68
 800aa92:	701a      	strb	r2, [r3, #0]
	AppData->Buff[i++] = humidity & 0xFF;
 800aa94:	687b      	ldr	r3, [r7, #4]
 800aa96:	681a      	ldr	r2, [r3, #0]
 800aa98:	68fb      	ldr	r3, [r7, #12]
 800aa9a:	1c59      	adds	r1, r3, #1
 800aa9c:	60f9      	str	r1, [r7, #12]
 800aa9e:	18d3      	adds	r3, r2, r3
 800aaa0:	2212      	movs	r2, #18
 800aaa2:	18ba      	adds	r2, r7, r2
 800aaa4:	8812      	ldrh	r2, [r2, #0]
 800aaa6:	b2d2      	uxtb	r2, r2
 800aaa8:	701a      	strb	r2, [r3, #0]
	AppData->Buff[i++] = cchannel++;
 800aaaa:	687b      	ldr	r3, [r7, #4]
 800aaac:	681a      	ldr	r2, [r3, #0]
 800aaae:	68fb      	ldr	r3, [r7, #12]
 800aab0:	1c59      	adds	r1, r3, #1
 800aab2:	60f9      	str	r1, [r7, #12]
 800aab4:	18d2      	adds	r2, r2, r3
 800aab6:	2311      	movs	r3, #17
 800aab8:	18fb      	adds	r3, r7, r3
 800aaba:	781b      	ldrb	r3, [r3, #0]
 800aabc:	2111      	movs	r1, #17
 800aabe:	1879      	adds	r1, r7, r1
 800aac0:	1c58      	adds	r0, r3, #1
 800aac2:	7008      	strb	r0, [r1, #0]
 800aac4:	7013      	strb	r3, [r2, #0]
	AppData->Buff[i++] = LPP_DATATYPE_DIGITAL_INPUT;
 800aac6:	687b      	ldr	r3, [r7, #4]
 800aac8:	681a      	ldr	r2, [r3, #0]
 800aaca:	68fb      	ldr	r3, [r7, #12]
 800aacc:	1c59      	adds	r1, r3, #1
 800aace:	60f9      	str	r1, [r7, #12]
 800aad0:	18d3      	adds	r3, r2, r3
 800aad2:	2200      	movs	r2, #0
 800aad4:	701a      	strb	r2, [r3, #0]
	AppData->Buff[i++] = batteryLevel * 100 / 254;
 800aad6:	687b      	ldr	r3, [r7, #4]
 800aad8:	681a      	ldr	r2, [r3, #0]
 800aada:	68fb      	ldr	r3, [r7, #12]
 800aadc:	1c59      	adds	r1, r3, #1
 800aade:	60f9      	str	r1, [r7, #12]
 800aae0:	18d4      	adds	r4, r2, r3
 800aae2:	230b      	movs	r3, #11
 800aae4:	18fb      	adds	r3, r7, r3
 800aae6:	781b      	ldrb	r3, [r3, #0]
 800aae8:	2264      	movs	r2, #100	; 0x64
 800aaea:	4353      	muls	r3, r2
 800aaec:	21fe      	movs	r1, #254	; 0xfe
 800aaee:	0018      	movs	r0, r3
 800aaf0:	f7f5 fb94 	bl	800021c <__aeabi_idiv>
 800aaf4:	0003      	movs	r3, r0
 800aaf6:	b2db      	uxtb	r3, r3
 800aaf8:	7023      	strb	r3, [r4, #0]
	AppData->Buff[i++] = cchannel++;
 800aafa:	687b      	ldr	r3, [r7, #4]
 800aafc:	681a      	ldr	r2, [r3, #0]
 800aafe:	68fb      	ldr	r3, [r7, #12]
 800ab00:	1c59      	adds	r1, r3, #1
 800ab02:	60f9      	str	r1, [r7, #12]
 800ab04:	18d2      	adds	r2, r2, r3
 800ab06:	2311      	movs	r3, #17
 800ab08:	18fb      	adds	r3, r7, r3
 800ab0a:	781b      	ldrb	r3, [r3, #0]
 800ab0c:	2111      	movs	r1, #17
 800ab0e:	1879      	adds	r1, r7, r1
 800ab10:	1c58      	adds	r0, r3, #1
 800ab12:	7008      	strb	r0, [r1, #0]
 800ab14:	7013      	strb	r3, [r2, #0]
	AppData->Buff[i++] = LPP_DATATYPE_DIGITAL_OUTPUT;
 800ab16:	687b      	ldr	r3, [r7, #4]
 800ab18:	681a      	ldr	r2, [r3, #0]
 800ab1a:	68fb      	ldr	r3, [r7, #12]
 800ab1c:	1c59      	adds	r1, r3, #1
 800ab1e:	60f9      	str	r1, [r7, #12]
 800ab20:	18d3      	adds	r3, r2, r3
 800ab22:	2201      	movs	r2, #1
 800ab24:	701a      	strb	r2, [r3, #0]
	AppData->Buff[i++] = AppLedStateOn;
 800ab26:	687b      	ldr	r3, [r7, #4]
 800ab28:	681a      	ldr	r2, [r3, #0]
 800ab2a:	68fb      	ldr	r3, [r7, #12]
 800ab2c:	1c59      	adds	r1, r3, #1
 800ab2e:	60f9      	str	r1, [r7, #12]
 800ab30:	18d3      	adds	r3, r2, r3
 800ab32:	4a07      	ldr	r2, [pc, #28]	; (800ab50 <LoraTxData+0x20c>)
 800ab34:	7812      	ldrb	r2, [r2, #0]
 800ab36:	701a      	strb	r2, [r3, #0]
	AppData->Buff[i++] = longitude & 0xFF;
	AppData->Buff[i++] = ( altitudeGps >> 8 ) & 0xFF;
	AppData->Buff[i++] = altitudeGps & 0xFF;
#endif
#endif
	AppData->BuffSize = i;
 800ab38:	68fb      	ldr	r3, [r7, #12]
 800ab3a:	b2da      	uxtb	r2, r3
 800ab3c:	687b      	ldr	r3, [r7, #4]
 800ab3e:	711a      	strb	r2, [r3, #4]

	/* USER CODE END 3 */
}
 800ab40:	46c0      	nop			; (mov r8, r8)
 800ab42:	46bd      	mov	sp, r7
 800ab44:	b007      	add	sp, #28
 800ab46:	bd90      	pop	{r4, r7, pc}
 800ab48:	0800ac01 	.word	0x0800ac01
 800ab4c:	20000334 	.word	0x20000334
 800ab50:	20000330 	.word	0x20000330

0800ab54 <LoraRxData>:

static void LoraRxData(lora_AppData_t *AppData) {
 800ab54:	b580      	push	{r7, lr}
 800ab56:	b082      	sub	sp, #8
 800ab58:	af00      	add	r7, sp, #0
 800ab5a:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN 4 */
	switch (AppData->Port) {
 800ab5c:	687b      	ldr	r3, [r7, #4]
 800ab5e:	795b      	ldrb	r3, [r3, #5]
 800ab60:	2b02      	cmp	r3, #2
 800ab62:	d002      	beq.n	800ab6a <LoraRxData+0x16>
 800ab64:	2b63      	cmp	r3, #99	; 0x63
 800ab66:	d020      	beq.n	800abaa <LoraRxData+0x56>
			LED_On(LED_BLUE);
		}
		break;
	}
	default:
		break;
 800ab68:	e03f      	b.n	800abea <LoraRxData+0x96>

static void LoraRxData(lora_AppData_t *AppData) {
	/* USER CODE BEGIN 4 */
	switch (AppData->Port) {
	case LORAWAN_APP_PORT:
		if (AppData->BuffSize == 1) {
 800ab6a:	687b      	ldr	r3, [r7, #4]
 800ab6c:	791b      	ldrb	r3, [r3, #4]
 800ab6e:	2b01      	cmp	r3, #1
 800ab70:	d13a      	bne.n	800abe8 <LoraRxData+0x94>
			AppLedStateOn = AppData->Buff[0] & 0x01;
 800ab72:	687b      	ldr	r3, [r7, #4]
 800ab74:	681b      	ldr	r3, [r3, #0]
 800ab76:	781b      	ldrb	r3, [r3, #0]
 800ab78:	2201      	movs	r2, #1
 800ab7a:	4013      	ands	r3, r2
 800ab7c:	b2da      	uxtb	r2, r3
 800ab7e:	4b1d      	ldr	r3, [pc, #116]	; (800abf4 <LoraRxData+0xa0>)
 800ab80:	701a      	strb	r2, [r3, #0]
			if (AppLedStateOn == RESET) {
 800ab82:	4b1c      	ldr	r3, [pc, #112]	; (800abf4 <LoraRxData+0xa0>)
 800ab84:	781b      	ldrb	r3, [r3, #0]
 800ab86:	2b00      	cmp	r3, #0
 800ab88:	d107      	bne.n	800ab9a <LoraRxData+0x46>
				PRINTF("LED OFF\n\r");
 800ab8a:	4b1b      	ldr	r3, [pc, #108]	; (800abf8 <LoraRxData+0xa4>)
 800ab8c:	0018      	movs	r0, r3
 800ab8e:	f000 fd29 	bl	800b5e4 <vcom_Send>
				LED_Off(LED_BLUE);
 800ab92:	2002      	movs	r0, #2
 800ab94:	f7f7 fb7e 	bl	8002294 <BSP_LED_Off>
				PRINTF("LED ON\n\r");
				LED_On(LED_BLUE);
			}
			//GpioWrite( &Led3, ( ( AppLedStateOn & 0x01 ) != 0 ) ? 0 : 1 );
		}
		break;
 800ab98:	e026      	b.n	800abe8 <LoraRxData+0x94>
			if (AppLedStateOn == RESET) {
				PRINTF("LED OFF\n\r");
				LED_Off(LED_BLUE);

			} else {
				PRINTF("LED ON\n\r");
 800ab9a:	4b18      	ldr	r3, [pc, #96]	; (800abfc <LoraRxData+0xa8>)
 800ab9c:	0018      	movs	r0, r3
 800ab9e:	f000 fd21 	bl	800b5e4 <vcom_Send>
				LED_On(LED_BLUE);
 800aba2:	2002      	movs	r0, #2
 800aba4:	f7f7 fb5a 	bl	800225c <BSP_LED_On>
			}
			//GpioWrite( &Led3, ( ( AppLedStateOn & 0x01 ) != 0 ) ? 0 : 1 );
		}
		break;
 800aba8:	e01e      	b.n	800abe8 <LoraRxData+0x94>
	case LPP_APP_PORT: {
		AppLedStateOn = (AppData->Buff[2] == 100) ? 0x01 : 0x00;
 800abaa:	687b      	ldr	r3, [r7, #4]
 800abac:	681b      	ldr	r3, [r3, #0]
 800abae:	3302      	adds	r3, #2
 800abb0:	781b      	ldrb	r3, [r3, #0]
 800abb2:	3b64      	subs	r3, #100	; 0x64
 800abb4:	425a      	negs	r2, r3
 800abb6:	4153      	adcs	r3, r2
 800abb8:	b2db      	uxtb	r3, r3
 800abba:	001a      	movs	r2, r3
 800abbc:	4b0d      	ldr	r3, [pc, #52]	; (800abf4 <LoraRxData+0xa0>)
 800abbe:	701a      	strb	r2, [r3, #0]
		if (AppLedStateOn == RESET) {
 800abc0:	4b0c      	ldr	r3, [pc, #48]	; (800abf4 <LoraRxData+0xa0>)
 800abc2:	781b      	ldrb	r3, [r3, #0]
 800abc4:	2b00      	cmp	r3, #0
 800abc6:	d107      	bne.n	800abd8 <LoraRxData+0x84>
			PRINTF("LED OFF\n\r");
 800abc8:	4b0b      	ldr	r3, [pc, #44]	; (800abf8 <LoraRxData+0xa4>)
 800abca:	0018      	movs	r0, r3
 800abcc:	f000 fd0a 	bl	800b5e4 <vcom_Send>
			LED_Off(LED_BLUE);
 800abd0:	2002      	movs	r0, #2
 800abd2:	f7f7 fb5f 	bl	8002294 <BSP_LED_Off>

		} else {
			PRINTF("LED ON\n\r");
			LED_On(LED_BLUE);
		}
		break;
 800abd6:	e008      	b.n	800abea <LoraRxData+0x96>
		if (AppLedStateOn == RESET) {
			PRINTF("LED OFF\n\r");
			LED_Off(LED_BLUE);

		} else {
			PRINTF("LED ON\n\r");
 800abd8:	4b08      	ldr	r3, [pc, #32]	; (800abfc <LoraRxData+0xa8>)
 800abda:	0018      	movs	r0, r3
 800abdc:	f000 fd02 	bl	800b5e4 <vcom_Send>
			LED_On(LED_BLUE);
 800abe0:	2002      	movs	r0, #2
 800abe2:	f7f7 fb3b 	bl	800225c <BSP_LED_On>
		}
		break;
 800abe6:	e000      	b.n	800abea <LoraRxData+0x96>
				PRINTF("LED ON\n\r");
				LED_On(LED_BLUE);
			}
			//GpioWrite( &Led3, ( ( AppLedStateOn & 0x01 ) != 0 ) ? 0 : 1 );
		}
		break;
 800abe8:	46c0      	nop			; (mov r8, r8)
	}
	default:
		break;
	}
	/* USER CODE END 4 */
}
 800abea:	46c0      	nop			; (mov r8, r8)
 800abec:	46bd      	mov	sp, r7
 800abee:	b002      	add	sp, #8
 800abf0:	bd80      	pop	{r7, pc}
 800abf2:	46c0      	nop			; (mov r8, r8)
 800abf4:	20000330 	.word	0x20000330
 800abf8:	0800c56c 	.word	0x0800c56c
 800abfc:	0800c578 	.word	0x0800c578

0800ac00 <OnTimerLedEvent>:

#ifdef USE_B_L072Z_LRWAN1
static void OnTimerLedEvent(void) {
 800ac00:	b580      	push	{r7, lr}
 800ac02:	af00      	add	r7, sp, #0
	LED_Off(LED_RED1);
 800ac04:	2001      	movs	r0, #1
 800ac06:	f7f7 fb45 	bl	8002294 <BSP_LED_Off>
}
 800ac0a:	46c0      	nop			; (mov r8, r8)
 800ac0c:	46bd      	mov	sp, r7
 800ac0e:	bd80      	pop	{r7, pc}

0800ac10 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 800ac10:	480d      	ldr	r0, [pc, #52]	; (800ac48 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 800ac12:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  movs  r1, #0
 800ac14:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800ac16:	e003      	b.n	800ac20 <LoopCopyDataInit>

0800ac18 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800ac18:	4b0c      	ldr	r3, [pc, #48]	; (800ac4c <LoopForever+0x6>)
  ldr  r3, [r3, r1]
 800ac1a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800ac1c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800ac1e:	3104      	adds	r1, #4

0800ac20 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr  r0, =_sdata
 800ac20:	480b      	ldr	r0, [pc, #44]	; (800ac50 <LoopForever+0xa>)
  ldr  r3, =_edata
 800ac22:	4b0c      	ldr	r3, [pc, #48]	; (800ac54 <LoopForever+0xe>)
  adds  r2, r0, r1
 800ac24:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800ac26:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800ac28:	d3f6      	bcc.n	800ac18 <CopyDataInit>
  ldr  r2, =_sbss
 800ac2a:	4a0b      	ldr	r2, [pc, #44]	; (800ac58 <LoopForever+0x12>)
  b  LoopFillZerobss
 800ac2c:	e002      	b.n	800ac34 <LoopFillZerobss>

0800ac2e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs  r3, #0
 800ac2e:	2300      	movs	r3, #0
  str  r3, [r2]
 800ac30:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800ac32:	3204      	adds	r2, #4

0800ac34 <LoopFillZerobss>:


LoopFillZerobss:
  ldr  r3, = _ebss
 800ac34:	4b09      	ldr	r3, [pc, #36]	; (800ac5c <LoopForever+0x16>)
  cmp  r2, r3
 800ac36:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800ac38:	d3f9      	bcc.n	800ac2e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 800ac3a:	f000 fb6b 	bl	800b314 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800ac3e:	f000 fe19 	bl	800b874 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800ac42:	f7ff fc59 	bl	800a4f8 <main>

0800ac46 <LoopForever>:

LoopForever:
    b LoopForever
 800ac46:	e7fe      	b.n	800ac46 <LoopForever>

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 800ac48:	20005000 	.word	0x20005000
/* Copy the data segment initializers from flash to SRAM */
  movs  r1, #0
  b  LoopCopyDataInit

CopyDataInit:
  ldr  r3, =_sidata
 800ac4c:	0800c83c 	.word	0x0800c83c
  ldr  r3, [r3, r1]
  str  r3, [r0, r1]
  adds  r1, r1, #4

LoopCopyDataInit:
  ldr  r0, =_sdata
 800ac50:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800ac54:	200000e0 	.word	0x200000e0
  adds  r2, r0, r1
  cmp  r2, r3
  bcc  CopyDataInit
  ldr  r2, =_sbss
 800ac58:	200000e0 	.word	0x200000e0
  str  r3, [r2]
  adds r2, r2, #4


LoopFillZerobss:
  ldr  r3, = _ebss
 800ac5c:	200007e0 	.word	0x200007e0

0800ac60 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800ac60:	e7fe      	b.n	800ac60 <ADC1_COMP_IRQHandler>
	...

0800ac64 <HAL_InitTick>:
  * @brief  don't enable systick
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800ac64:	b580      	push	{r7, lr}
 800ac66:	b082      	sub	sp, #8
 800ac68:	af00      	add	r7, sp, #0
 800ac6a:	6078      	str	r0, [r7, #4]
   /* Return function status */
  return HAL_OK;
 800ac6c:	2300      	movs	r3, #0
}
 800ac6e:	0018      	movs	r0, r3
 800ac70:	46bd      	mov	sp, r7
 800ac72:	b002      	add	sp, #8
 800ac74:	bd80      	pop	{r7, pc}
 800ac76:	46c0      	nop			; (mov r8, r8)

0800ac78 <HAL_Delay>:
  * @brief This function provides delay (in ms)
  * @param Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
void HAL_Delay(__IO uint32_t Delay)
{
 800ac78:	b580      	push	{r7, lr}
 800ac7a:	b082      	sub	sp, #8
 800ac7c:	af00      	add	r7, sp, #0
 800ac7e:	6078      	str	r0, [r7, #4]
  DelayMs( Delay ); /* based on RTC */
 800ac80:	687b      	ldr	r3, [r7, #4]
 800ac82:	0018      	movs	r0, r3
 800ac84:	f7fe fb76 	bl	8009374 <DelayMs>
}
 800ac88:	46c0      	nop			; (mov r8, r8)
 800ac8a:	46bd      	mov	sp, r7
 800ac8c:	b002      	add	sp, #8
 800ac8e:	bd80      	pop	{r7, pc}

0800ac90 <HAL_MspInit>:
/**
  * @brief  Initializes the MSP.
  * @retval None
  */
void HAL_MspInit(void)
{
 800ac90:	b580      	push	{r7, lr}
 800ac92:	af00      	add	r7, sp, #0
  /* Disable the Power Voltage Detector */
  HAL_PWR_DisablePVD( ); 
 800ac94:	f7fa fef8 	bl	8005a88 <HAL_PWR_DisablePVD>

  /* Enables the Ultra Low Power mode */
  HAL_PWREx_EnableUltraLowPower( );
 800ac98:	f7fa ff12 	bl	8005ac0 <HAL_PWREx_EnableUltraLowPower>
  
  __HAL_FLASH_SLEEP_POWERDOWN_ENABLE();
 800ac9c:	4b05      	ldr	r3, [pc, #20]	; (800acb4 <HAL_MspInit+0x24>)
 800ac9e:	4a05      	ldr	r2, [pc, #20]	; (800acb4 <HAL_MspInit+0x24>)
 800aca0:	6812      	ldr	r2, [r2, #0]
 800aca2:	2108      	movs	r1, #8
 800aca4:	430a      	orrs	r2, r1
 800aca6:	601a      	str	r2, [r3, #0]
   */
  DBG( __HAL_FLASH_SLEEP_POWERDOWN_DISABLE(); );
  
#ifdef ENABLE_FAST_WAKEUP
  /*Enable fast wakeUp*/  
  HAL_PWREx_EnableFastWakeUp( );
 800aca8:	f7fa fefc 	bl	8005aa4 <HAL_PWREx_EnableFastWakeUp>
#else  
  HAL_PWREx_DisableFastWakeUp( );
#endif
}
 800acac:	46c0      	nop			; (mov r8, r8)
 800acae:	46bd      	mov	sp, r7
 800acb0:	bd80      	pop	{r7, pc}
 800acb2:	46c0      	nop			; (mov r8, r8)
 800acb4:	40022000 	.word	0x40022000

0800acb8 <HAL_RTC_MspInit>:
  *        order to modify the RTC Clock source, as consequence RTC registers (including 
  *        the backup registers) and RCC_CSR register are set to their reset values.  
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef *hrtc)
{
 800acb8:	b580      	push	{r7, lr}
 800acba:	b09a      	sub	sp, #104	; 0x68
 800acbc:	af00      	add	r7, sp, #0
 800acbe:	6078      	str	r0, [r7, #4]
  RCC_OscInitTypeDef RCC_OscInitStruct;
  RCC_PeriphCLKInitTypeDef  PeriphClkInitStruct;

  /*##-1- Configue the RTC clock soucre ######################################*/
  /* -a- Enable LSE Oscillator */
  RCC_OscInitStruct.OscillatorType =  RCC_OSCILLATORTYPE_LSE;
 800acc0:	2330      	movs	r3, #48	; 0x30
 800acc2:	18fb      	adds	r3, r7, r3
 800acc4:	2204      	movs	r2, #4
 800acc6:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800acc8:	2330      	movs	r3, #48	; 0x30
 800acca:	18fb      	adds	r3, r7, r3
 800accc:	2200      	movs	r2, #0
 800acce:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800acd0:	2330      	movs	r3, #48	; 0x30
 800acd2:	18fb      	adds	r3, r7, r3
 800acd4:	2280      	movs	r2, #128	; 0x80
 800acd6:	0052      	lsls	r2, r2, #1
 800acd8:	609a      	str	r2, [r3, #8]
  if(HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800acda:	2330      	movs	r3, #48	; 0x30
 800acdc:	18fb      	adds	r3, r7, r3
 800acde:	0018      	movs	r0, r3
 800ace0:	f7fa fefc 	bl	8005adc <HAL_RCC_OscConfig>
 800ace4:	1e03      	subs	r3, r0, #0
 800ace6:	d001      	beq.n	800acec <HAL_RTC_MspInit+0x34>
  {
    Error_Handler();
 800ace8:	f7fe fdf0 	bl	80098cc <Error_Handler>
  }

  /* -b- Select LSI as RTC clock source */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 800acec:	230c      	movs	r3, #12
 800acee:	18fb      	adds	r3, r7, r3
 800acf0:	2220      	movs	r2, #32
 800acf2:	601a      	str	r2, [r3, #0]
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800acf4:	230c      	movs	r3, #12
 800acf6:	18fb      	adds	r3, r7, r3
 800acf8:	2280      	movs	r2, #128	; 0x80
 800acfa:	0252      	lsls	r2, r2, #9
 800acfc:	605a      	str	r2, [r3, #4]
  if(HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800acfe:	230c      	movs	r3, #12
 800ad00:	18fb      	adds	r3, r7, r3
 800ad02:	0018      	movs	r0, r3
 800ad04:	f7fb fcb6 	bl	8006674 <HAL_RCCEx_PeriphCLKConfig>
 800ad08:	1e03      	subs	r3, r0, #0
 800ad0a:	d001      	beq.n	800ad10 <HAL_RTC_MspInit+0x58>
  { 
    Error_Handler();
 800ad0c:	f7fe fdde 	bl	80098cc <Error_Handler>
  }

  /*##-2- Enable the RTC peripheral Clock ####################################*/
  /* Enable RTC Clock */
  __HAL_RCC_RTC_ENABLE();
 800ad10:	4b09      	ldr	r3, [pc, #36]	; (800ad38 <HAL_RTC_MspInit+0x80>)
 800ad12:	4a09      	ldr	r2, [pc, #36]	; (800ad38 <HAL_RTC_MspInit+0x80>)
 800ad14:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800ad16:	2180      	movs	r1, #128	; 0x80
 800ad18:	02c9      	lsls	r1, r1, #11
 800ad1a:	430a      	orrs	r2, r1
 800ad1c:	651a      	str	r2, [r3, #80]	; 0x50
  
  /*##-3- Configure the NVIC for RTC Alarm ###################################*/
  HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0x0, 0);
 800ad1e:	2200      	movs	r2, #0
 800ad20:	2100      	movs	r1, #0
 800ad22:	2002      	movs	r0, #2
 800ad24:	f7fa fca0 	bl	8005668 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 800ad28:	2002      	movs	r0, #2
 800ad2a:	f7fa fcb3 	bl	8005694 <HAL_NVIC_EnableIRQ>
}
 800ad2e:	46c0      	nop			; (mov r8, r8)
 800ad30:	46bd      	mov	sp, r7
 800ad32:	b01a      	add	sp, #104	; 0x68
 800ad34:	bd80      	pop	{r7, pc}
 800ad36:	46c0      	nop			; (mov r8, r8)
 800ad38:	40021000 	.word	0x40021000

0800ad3c <HAL_RTC_AlarmAEventCallback>:
  * @brief  Alarm A callback.
  * @param  hrtc: RTC handle
  * @retval None
  */
void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 800ad3c:	b580      	push	{r7, lr}
 800ad3e:	b082      	sub	sp, #8
 800ad40:	af00      	add	r7, sp, #0
 800ad42:	6078      	str	r0, [r7, #4]
  TimerIrqHandler( );
 800ad44:	f7fe fc20 	bl	8009588 <TimerIrqHandler>
}
 800ad48:	46c0      	nop			; (mov r8, r8)
 800ad4a:	46bd      	mov	sp, r7
 800ad4c:	b002      	add	sp, #8
 800ad4e:	bd80      	pop	{r7, pc}

0800ad50 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected to the EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800ad50:	b580      	push	{r7, lr}
 800ad52:	b082      	sub	sp, #8
 800ad54:	af00      	add	r7, sp, #0
 800ad56:	0002      	movs	r2, r0
 800ad58:	1dbb      	adds	r3, r7, #6
 800ad5a:	801a      	strh	r2, [r3, #0]
  HW_GPIO_IrqHandler( GPIO_Pin );
 800ad5c:	1dbb      	adds	r3, r7, #6
 800ad5e:	881b      	ldrh	r3, [r3, #0]
 800ad60:	0018      	movs	r0, r3
 800ad62:	f7fe feed 	bl	8009b40 <HW_GPIO_IrqHandler>
}
 800ad66:	46c0      	nop			; (mov r8, r8)
 800ad68:	46bd      	mov	sp, r7
 800ad6a:	b002      	add	sp, #8
 800ad6c:	bd80      	pop	{r7, pc}
 800ad6e:	46c0      	nop			; (mov r8, r8)

0800ad70 <MSP_GetIRQn>:
  * @brief  Gets IRQ number as a finction of the GPIO_Pin.
  * @param  GPIO_Pin: Specifies the pins connected to the EXTI line.
  * @retval IRQ number
  */
IRQn_Type MSP_GetIRQn( uint16_t GPIO_Pin)
{
 800ad70:	b580      	push	{r7, lr}
 800ad72:	b082      	sub	sp, #8
 800ad74:	af00      	add	r7, sp, #0
 800ad76:	0002      	movs	r2, r0
 800ad78:	1dbb      	adds	r3, r7, #6
 800ad7a:	801a      	strh	r2, [r3, #0]
  switch( GPIO_Pin )
 800ad7c:	1dbb      	adds	r3, r7, #6
 800ad7e:	881b      	ldrh	r3, [r3, #0]
 800ad80:	2b04      	cmp	r3, #4
 800ad82:	d009      	beq.n	800ad98 <MSP_GetIRQn+0x28>
 800ad84:	dc03      	bgt.n	800ad8e <MSP_GetIRQn+0x1e>
 800ad86:	3b01      	subs	r3, #1
 800ad88:	2b01      	cmp	r3, #1
 800ad8a:	d807      	bhi.n	800ad9c <MSP_GetIRQn+0x2c>
 800ad8c:	e002      	b.n	800ad94 <MSP_GetIRQn+0x24>
 800ad8e:	2b08      	cmp	r3, #8
 800ad90:	d002      	beq.n	800ad98 <MSP_GetIRQn+0x28>
 800ad92:	e003      	b.n	800ad9c <MSP_GetIRQn+0x2c>
  {
    case GPIO_PIN_0:  
    case GPIO_PIN_1:  return EXTI0_1_IRQn;
 800ad94:	2305      	movs	r3, #5
 800ad96:	e002      	b.n	800ad9e <MSP_GetIRQn+0x2e>
    case GPIO_PIN_2: 
    case GPIO_PIN_3:  return EXTI2_3_IRQn;
 800ad98:	2306      	movs	r3, #6
 800ad9a:	e000      	b.n	800ad9e <MSP_GetIRQn+0x2e>
    case GPIO_PIN_11:
    case GPIO_PIN_12:
    case GPIO_PIN_13:
    case GPIO_PIN_14:
    case GPIO_PIN_15: 
    default: return EXTI4_15_IRQn;
 800ad9c:	2307      	movs	r3, #7
  }
}
 800ad9e:	0018      	movs	r0, r3
 800ada0:	46bd      	mov	sp, r7
 800ada2:	b002      	add	sp, #8
 800ada4:	bd80      	pop	{r7, pc}
 800ada6:	46c0      	nop			; (mov r8, r8)

0800ada8 <HW_Init>:
  * @brief This function initializes the hardware
  * @param None
  * @retval None
  */
void HW_Init( void )
{
 800ada8:	b580      	push	{r7, lr}
 800adaa:	af00      	add	r7, sp, #0
  if( McuInitialized == false )
 800adac:	4b0b      	ldr	r3, [pc, #44]	; (800addc <HW_Init+0x34>)
 800adae:	781b      	ldrb	r3, [r3, #0]
 800adb0:	2201      	movs	r2, #1
 800adb2:	4053      	eors	r3, r2
 800adb4:	b2db      	uxtb	r3, r3
 800adb6:	2b00      	cmp	r3, #0
 800adb8:	d00d      	beq.n	800add6 <HW_Init+0x2e>
#if defined( USE_BOOTLOADER )
    /* Set the Vector Table base location at 0x3000 */
    NVIC_SetVectorTable( NVIC_VectTab_FLASH, 0x3000 );
#endif

    HW_AdcInit( );
 800adba:	f000 f945 	bl	800b048 <HW_AdcInit>

    Radio.IoInit( );
 800adbe:	4b08      	ldr	r3, [pc, #32]	; (800ade0 <HW_Init+0x38>)
 800adc0:	681b      	ldr	r3, [r3, #0]
 800adc2:	4798      	blx	r3

    HW_SPI_Init( );
 800adc4:	f7ff fac2 	bl	800a34c <HW_SPI_Init>

    HW_RTC_Init( );
 800adc8:	f7fe ff3a 	bl	8009c40 <HW_RTC_Init>
    
    vcom_Init( );
 800adcc:	f000 fbda 	bl	800b584 <vcom_Init>

    McuInitialized = true;
 800add0:	4b02      	ldr	r3, [pc, #8]	; (800addc <HW_Init+0x34>)
 800add2:	2201      	movs	r2, #1
 800add4:	701a      	strb	r2, [r3, #0]
  }
}
 800add6:	46c0      	nop			; (mov r8, r8)
 800add8:	46bd      	mov	sp, r7
 800adda:	bd80      	pop	{r7, pc}
 800addc:	200003e1 	.word	0x200003e1
 800ade0:	0800c710 	.word	0x0800c710

0800ade4 <SystemClock_Config>:
  *            Flash Latency(WS)              = 1
  * @retval None
  */

void SystemClock_Config( void )
{
 800ade4:	b580      	push	{r7, lr}
 800ade6:	b094      	sub	sp, #80	; 0x50
 800ade8:	af00      	add	r7, sp, #0
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800adea:	233c      	movs	r3, #60	; 0x3c
 800adec:	18fb      	adds	r3, r7, r3
 800adee:	0018      	movs	r0, r3
 800adf0:	2314      	movs	r3, #20
 800adf2:	001a      	movs	r2, r3
 800adf4:	2100      	movs	r1, #0
 800adf6:	f000 fd6c 	bl	800b8d2 <memset>
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800adfa:	1d3b      	adds	r3, r7, #4
 800adfc:	0018      	movs	r0, r3
 800adfe:	2338      	movs	r3, #56	; 0x38
 800ae00:	001a      	movs	r2, r3
 800ae02:	2100      	movs	r1, #0
 800ae04:	f000 fd65 	bl	800b8d2 <memset>

  /* Enable HSE Oscillator and Activate PLL with HSE as source */
  RCC_OscInitStruct.OscillatorType      = RCC_OSCILLATORTYPE_HSI;
 800ae08:	1d3b      	adds	r3, r7, #4
 800ae0a:	2202      	movs	r2, #2
 800ae0c:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSEState            = RCC_HSE_OFF;
 800ae0e:	1d3b      	adds	r3, r7, #4
 800ae10:	2200      	movs	r2, #0
 800ae12:	605a      	str	r2, [r3, #4]
  RCC_OscInitStruct.HSIState            = RCC_HSI_ON;
 800ae14:	1d3b      	adds	r3, r7, #4
 800ae16:	2201      	movs	r2, #1
 800ae18:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800ae1a:	1d3b      	adds	r3, r7, #4
 800ae1c:	2210      	movs	r2, #16
 800ae1e:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState        = RCC_PLL_ON;
 800ae20:	1d3b      	adds	r3, r7, #4
 800ae22:	2202      	movs	r2, #2
 800ae24:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLSource       = RCC_PLLSOURCE_HSI;
 800ae26:	1d3b      	adds	r3, r7, #4
 800ae28:	2200      	movs	r2, #0
 800ae2a:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLMUL          = RCC_PLLMUL_6;
 800ae2c:	1d3b      	adds	r3, r7, #4
 800ae2e:	2280      	movs	r2, #128	; 0x80
 800ae30:	0312      	lsls	r2, r2, #12
 800ae32:	631a      	str	r2, [r3, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLDIV          = RCC_PLLDIV_3;
 800ae34:	1d3b      	adds	r3, r7, #4
 800ae36:	2280      	movs	r2, #128	; 0x80
 800ae38:	0412      	lsls	r2, r2, #16
 800ae3a:	635a      	str	r2, [r3, #52]	; 0x34

  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800ae3c:	1d3b      	adds	r3, r7, #4
 800ae3e:	0018      	movs	r0, r3
 800ae40:	f7fa fe4c 	bl	8005adc <HAL_RCC_OscConfig>
 800ae44:	1e03      	subs	r3, r0, #0
 800ae46:	d001      	beq.n	800ae4c <SystemClock_Config+0x68>
  {
    Error_Handler();
 800ae48:	f7fe fd40 	bl	80098cc <Error_Handler>
  }

  /* Set Voltage scale1 as MCU will run at 32MHz */
  __HAL_RCC_PWR_CLK_ENABLE();
 800ae4c:	4b1b      	ldr	r3, [pc, #108]	; (800aebc <SystemClock_Config+0xd8>)
 800ae4e:	4a1b      	ldr	r2, [pc, #108]	; (800aebc <SystemClock_Config+0xd8>)
 800ae50:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800ae52:	2180      	movs	r1, #128	; 0x80
 800ae54:	0549      	lsls	r1, r1, #21
 800ae56:	430a      	orrs	r2, r1
 800ae58:	639a      	str	r2, [r3, #56]	; 0x38
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800ae5a:	4b19      	ldr	r3, [pc, #100]	; (800aec0 <SystemClock_Config+0xdc>)
 800ae5c:	4a18      	ldr	r2, [pc, #96]	; (800aec0 <SystemClock_Config+0xdc>)
 800ae5e:	6812      	ldr	r2, [r2, #0]
 800ae60:	4918      	ldr	r1, [pc, #96]	; (800aec4 <SystemClock_Config+0xe0>)
 800ae62:	400a      	ands	r2, r1
 800ae64:	2180      	movs	r1, #128	; 0x80
 800ae66:	0109      	lsls	r1, r1, #4
 800ae68:	430a      	orrs	r2, r1
 800ae6a:	601a      	str	r2, [r3, #0]
  
  /* Poll VOSF bit of in PWR_CSR. Wait until it is reset to 0 */
  while (__HAL_PWR_GET_FLAG(PWR_FLAG_VOS) != RESET) {};
 800ae6c:	46c0      	nop			; (mov r8, r8)
 800ae6e:	4b14      	ldr	r3, [pc, #80]	; (800aec0 <SystemClock_Config+0xdc>)
 800ae70:	685b      	ldr	r3, [r3, #4]
 800ae72:	2210      	movs	r2, #16
 800ae74:	4013      	ands	r3, r2
 800ae76:	d1fa      	bne.n	800ae6e <SystemClock_Config+0x8a>

  /* Select PLL as system clock source and configure the HCLK, PCLK1 and PCLK2
  clocks dividers */
  RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
 800ae78:	233c      	movs	r3, #60	; 0x3c
 800ae7a:	18fb      	adds	r3, r7, r3
 800ae7c:	220f      	movs	r2, #15
 800ae7e:	601a      	str	r2, [r3, #0]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800ae80:	233c      	movs	r3, #60	; 0x3c
 800ae82:	18fb      	adds	r3, r7, r3
 800ae84:	2203      	movs	r2, #3
 800ae86:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800ae88:	233c      	movs	r3, #60	; 0x3c
 800ae8a:	18fb      	adds	r3, r7, r3
 800ae8c:	2200      	movs	r2, #0
 800ae8e:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800ae90:	233c      	movs	r3, #60	; 0x3c
 800ae92:	18fb      	adds	r3, r7, r3
 800ae94:	2200      	movs	r2, #0
 800ae96:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800ae98:	233c      	movs	r3, #60	; 0x3c
 800ae9a:	18fb      	adds	r3, r7, r3
 800ae9c:	2200      	movs	r2, #0
 800ae9e:	611a      	str	r2, [r3, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800aea0:	233c      	movs	r3, #60	; 0x3c
 800aea2:	18fb      	adds	r3, r7, r3
 800aea4:	2101      	movs	r1, #1
 800aea6:	0018      	movs	r0, r3
 800aea8:	f7fb f9bc 	bl	8006224 <HAL_RCC_ClockConfig>
 800aeac:	1e03      	subs	r3, r0, #0
 800aeae:	d001      	beq.n	800aeb4 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 800aeb0:	f7fe fd0c 	bl	80098cc <Error_Handler>
  }
}
 800aeb4:	46c0      	nop			; (mov r8, r8)
 800aeb6:	46bd      	mov	sp, r7
 800aeb8:	b014      	add	sp, #80	; 0x50
 800aeba:	bd80      	pop	{r7, pc}
 800aebc:	40021000 	.word	0x40021000
 800aec0:	40007000 	.word	0x40007000
 800aec4:	ffffe7ff 	.word	0xffffe7ff

0800aec8 <HW_GetRandomSeed>:
  * @note based on the device unique ID
  * @param None
  * @retval see
  */
uint32_t HW_GetRandomSeed( void )
{
 800aec8:	b580      	push	{r7, lr}
 800aeca:	af00      	add	r7, sp, #0
  return ( ( *( uint32_t* )ID1 ) ^ ( *( uint32_t* )ID2 ) ^ ( *( uint32_t* )ID3 ) );
 800aecc:	4b05      	ldr	r3, [pc, #20]	; (800aee4 <HW_GetRandomSeed+0x1c>)
 800aece:	681a      	ldr	r2, [r3, #0]
 800aed0:	4b05      	ldr	r3, [pc, #20]	; (800aee8 <HW_GetRandomSeed+0x20>)
 800aed2:	681b      	ldr	r3, [r3, #0]
 800aed4:	405a      	eors	r2, r3
 800aed6:	4b05      	ldr	r3, [pc, #20]	; (800aeec <HW_GetRandomSeed+0x24>)
 800aed8:	681b      	ldr	r3, [r3, #0]
 800aeda:	4053      	eors	r3, r2
}
 800aedc:	0018      	movs	r0, r3
 800aede:	46bd      	mov	sp, r7
 800aee0:	bd80      	pop	{r7, pc}
 800aee2:	46c0      	nop			; (mov r8, r8)
 800aee4:	1ff80050 	.word	0x1ff80050
 800aee8:	1ff80054 	.word	0x1ff80054
 800aeec:	1ff80064 	.word	0x1ff80064

0800aef0 <HW_GetUniqueId>:
  * @brief This function return a unique ID
  * @param unique ID
  * @retval none
  */
void HW_GetUniqueId( uint8_t *id )
{
 800aef0:	b580      	push	{r7, lr}
 800aef2:	b082      	sub	sp, #8
 800aef4:	af00      	add	r7, sp, #0
 800aef6:	6078      	str	r0, [r7, #4]
    id[7] = ( ( *( uint32_t* )ID1 )+ ( *( uint32_t* )ID3 ) ) >> 24;
 800aef8:	687b      	ldr	r3, [r7, #4]
 800aefa:	1dda      	adds	r2, r3, #7
 800aefc:	4b22      	ldr	r3, [pc, #136]	; (800af88 <HW_GetUniqueId+0x98>)
 800aefe:	6819      	ldr	r1, [r3, #0]
 800af00:	4b22      	ldr	r3, [pc, #136]	; (800af8c <HW_GetUniqueId+0x9c>)
 800af02:	681b      	ldr	r3, [r3, #0]
 800af04:	18cb      	adds	r3, r1, r3
 800af06:	0e1b      	lsrs	r3, r3, #24
 800af08:	b2db      	uxtb	r3, r3
 800af0a:	7013      	strb	r3, [r2, #0]
    id[6] = ( ( *( uint32_t* )ID1 )+ ( *( uint32_t* )ID3 ) ) >> 16;
 800af0c:	687b      	ldr	r3, [r7, #4]
 800af0e:	1d9a      	adds	r2, r3, #6
 800af10:	4b1d      	ldr	r3, [pc, #116]	; (800af88 <HW_GetUniqueId+0x98>)
 800af12:	6819      	ldr	r1, [r3, #0]
 800af14:	4b1d      	ldr	r3, [pc, #116]	; (800af8c <HW_GetUniqueId+0x9c>)
 800af16:	681b      	ldr	r3, [r3, #0]
 800af18:	18cb      	adds	r3, r1, r3
 800af1a:	0c1b      	lsrs	r3, r3, #16
 800af1c:	b2db      	uxtb	r3, r3
 800af1e:	7013      	strb	r3, [r2, #0]
    id[5] = ( ( *( uint32_t* )ID1 )+ ( *( uint32_t* )ID3 ) ) >> 8;
 800af20:	687b      	ldr	r3, [r7, #4]
 800af22:	1d5a      	adds	r2, r3, #5
 800af24:	4b18      	ldr	r3, [pc, #96]	; (800af88 <HW_GetUniqueId+0x98>)
 800af26:	6819      	ldr	r1, [r3, #0]
 800af28:	4b18      	ldr	r3, [pc, #96]	; (800af8c <HW_GetUniqueId+0x9c>)
 800af2a:	681b      	ldr	r3, [r3, #0]
 800af2c:	18cb      	adds	r3, r1, r3
 800af2e:	0a1b      	lsrs	r3, r3, #8
 800af30:	b2db      	uxtb	r3, r3
 800af32:	7013      	strb	r3, [r2, #0]
    id[4] = ( ( *( uint32_t* )ID1 )+ ( *( uint32_t* )ID3 ) );
 800af34:	687b      	ldr	r3, [r7, #4]
 800af36:	1d1a      	adds	r2, r3, #4
 800af38:	4b13      	ldr	r3, [pc, #76]	; (800af88 <HW_GetUniqueId+0x98>)
 800af3a:	681b      	ldr	r3, [r3, #0]
 800af3c:	b2d9      	uxtb	r1, r3
 800af3e:	4b13      	ldr	r3, [pc, #76]	; (800af8c <HW_GetUniqueId+0x9c>)
 800af40:	681b      	ldr	r3, [r3, #0]
 800af42:	b2db      	uxtb	r3, r3
 800af44:	18cb      	adds	r3, r1, r3
 800af46:	b2db      	uxtb	r3, r3
 800af48:	7013      	strb	r3, [r2, #0]
    id[3] = ( ( *( uint32_t* )ID2 ) ) >> 24;
 800af4a:	687b      	ldr	r3, [r7, #4]
 800af4c:	1cda      	adds	r2, r3, #3
 800af4e:	4b10      	ldr	r3, [pc, #64]	; (800af90 <HW_GetUniqueId+0xa0>)
 800af50:	681b      	ldr	r3, [r3, #0]
 800af52:	0e1b      	lsrs	r3, r3, #24
 800af54:	b2db      	uxtb	r3, r3
 800af56:	7013      	strb	r3, [r2, #0]
    id[2] = ( ( *( uint32_t* )ID2 ) ) >> 16;
 800af58:	687b      	ldr	r3, [r7, #4]
 800af5a:	1c9a      	adds	r2, r3, #2
 800af5c:	4b0c      	ldr	r3, [pc, #48]	; (800af90 <HW_GetUniqueId+0xa0>)
 800af5e:	681b      	ldr	r3, [r3, #0]
 800af60:	0c1b      	lsrs	r3, r3, #16
 800af62:	b2db      	uxtb	r3, r3
 800af64:	7013      	strb	r3, [r2, #0]
    id[1] = ( ( *( uint32_t* )ID2 ) ) >> 8;
 800af66:	687b      	ldr	r3, [r7, #4]
 800af68:	1c5a      	adds	r2, r3, #1
 800af6a:	4b09      	ldr	r3, [pc, #36]	; (800af90 <HW_GetUniqueId+0xa0>)
 800af6c:	681b      	ldr	r3, [r3, #0]
 800af6e:	0a1b      	lsrs	r3, r3, #8
 800af70:	b2db      	uxtb	r3, r3
 800af72:	7013      	strb	r3, [r2, #0]
    id[0] = ( ( *( uint32_t* )ID2 ) );
 800af74:	4b06      	ldr	r3, [pc, #24]	; (800af90 <HW_GetUniqueId+0xa0>)
 800af76:	681b      	ldr	r3, [r3, #0]
 800af78:	b2da      	uxtb	r2, r3
 800af7a:	687b      	ldr	r3, [r7, #4]
 800af7c:	701a      	strb	r2, [r3, #0]
}
 800af7e:	46c0      	nop			; (mov r8, r8)
 800af80:	46bd      	mov	sp, r7
 800af82:	b002      	add	sp, #8
 800af84:	bd80      	pop	{r7, pc}
 800af86:	46c0      	nop			; (mov r8, r8)
 800af88:	1ff80050 	.word	0x1ff80050
 800af8c:	1ff80064 	.word	0x1ff80064
 800af90:	1ff80054 	.word	0x1ff80054

0800af94 <HW_GetBatteryLevel>:
  * @brief This function return the battery level
  * @param none
  * @retval the battery level  1 (very low) to 254 (fully charged)
  */
uint8_t HW_GetBatteryLevel( void ) 
{
 800af94:	b590      	push	{r4, r7, lr}
 800af96:	b085      	sub	sp, #20
 800af98:	af00      	add	r7, sp, #0
  uint8_t batteryLevel = 0;
 800af9a:	230f      	movs	r3, #15
 800af9c:	18fb      	adds	r3, r7, r3
 800af9e:	2200      	movs	r2, #0
 800afa0:	701a      	strb	r2, [r3, #0]
  uint16_t measuredLevel = 0;
 800afa2:	1dbb      	adds	r3, r7, #6
 800afa4:	2200      	movs	r2, #0
 800afa6:	801a      	strh	r2, [r3, #0]
  uint32_t batteryLevelmV;

  measuredLevel = HW_AdcReadChannel( ADC_CHANNEL_VREFINT ); 
 800afa8:	1dbc      	adds	r4, r7, #6
 800afaa:	4b22      	ldr	r3, [pc, #136]	; (800b034 <HW_GetBatteryLevel+0xa0>)
 800afac:	0018      	movs	r0, r3
 800afae:	f000 f8ad 	bl	800b10c <HW_AdcReadChannel>
 800afb2:	0003      	movs	r3, r0
 800afb4:	8023      	strh	r3, [r4, #0]

  if (measuredLevel == 0)
 800afb6:	1dbb      	adds	r3, r7, #6
 800afb8:	881b      	ldrh	r3, [r3, #0]
 800afba:	2b00      	cmp	r3, #0
 800afbc:	d102      	bne.n	800afc4 <HW_GetBatteryLevel+0x30>
  {
    batteryLevelmV = 0;
 800afbe:	2300      	movs	r3, #0
 800afc0:	60bb      	str	r3, [r7, #8]
 800afc2:	e00c      	b.n	800afde <HW_GetBatteryLevel+0x4a>
  }
  else
  {
    batteryLevelmV= (( (uint32_t) VDDA_TEMP_CAL * (*VREFINT_CAL ) )/ measuredLevel);
 800afc4:	4b1c      	ldr	r3, [pc, #112]	; (800b038 <HW_GetBatteryLevel+0xa4>)
 800afc6:	881b      	ldrh	r3, [r3, #0]
 800afc8:	001a      	movs	r2, r3
 800afca:	4b1c      	ldr	r3, [pc, #112]	; (800b03c <HW_GetBatteryLevel+0xa8>)
 800afcc:	435a      	muls	r2, r3
 800afce:	1dbb      	adds	r3, r7, #6
 800afd0:	881b      	ldrh	r3, [r3, #0]
 800afd2:	0019      	movs	r1, r3
 800afd4:	0010      	movs	r0, r2
 800afd6:	f7f5 f897 	bl	8000108 <__aeabi_uidiv>
 800afda:	0003      	movs	r3, r0
 800afdc:	60bb      	str	r3, [r7, #8]
  }

  if (batteryLevelmV > VDD_BAT)
 800afde:	68bb      	ldr	r3, [r7, #8]
 800afe0:	4a16      	ldr	r2, [pc, #88]	; (800b03c <HW_GetBatteryLevel+0xa8>)
 800afe2:	4293      	cmp	r3, r2
 800afe4:	d904      	bls.n	800aff0 <HW_GetBatteryLevel+0x5c>
  {
    batteryLevel = LORAWAN_MAX_BAT;
 800afe6:	230f      	movs	r3, #15
 800afe8:	18fb      	adds	r3, r7, r3
 800afea:	22fe      	movs	r2, #254	; 0xfe
 800afec:	701a      	strb	r2, [r3, #0]
 800afee:	e019      	b.n	800b024 <HW_GetBatteryLevel+0x90>
  }
  else if (batteryLevelmV < VDD_MIN)
 800aff0:	68bb      	ldr	r3, [r7, #8]
 800aff2:	4a13      	ldr	r2, [pc, #76]	; (800b040 <HW_GetBatteryLevel+0xac>)
 800aff4:	4293      	cmp	r3, r2
 800aff6:	d804      	bhi.n	800b002 <HW_GetBatteryLevel+0x6e>
  {
    batteryLevel = 0;
 800aff8:	230f      	movs	r3, #15
 800affa:	18fb      	adds	r3, r7, r3
 800affc:	2200      	movs	r2, #0
 800affe:	701a      	strb	r2, [r3, #0]
 800b000:	e010      	b.n	800b024 <HW_GetBatteryLevel+0x90>
  }
  else
  {
    batteryLevel = (( (uint32_t) (batteryLevelmV - VDD_MIN)*LORAWAN_MAX_BAT) /(VDD_BAT-VDD_MIN) ); 
 800b002:	68ba      	ldr	r2, [r7, #8]
 800b004:	0013      	movs	r3, r2
 800b006:	01db      	lsls	r3, r3, #7
 800b008:	1a9b      	subs	r3, r3, r2
 800b00a:	005b      	lsls	r3, r3, #1
 800b00c:	4a0d      	ldr	r2, [pc, #52]	; (800b044 <HW_GetBatteryLevel+0xb0>)
 800b00e:	189a      	adds	r2, r3, r2
 800b010:	2396      	movs	r3, #150	; 0x96
 800b012:	00d9      	lsls	r1, r3, #3
 800b014:	0010      	movs	r0, r2
 800b016:	f7f5 f877 	bl	8000108 <__aeabi_uidiv>
 800b01a:	0003      	movs	r3, r0
 800b01c:	001a      	movs	r2, r3
 800b01e:	230f      	movs	r3, #15
 800b020:	18fb      	adds	r3, r7, r3
 800b022:	701a      	strb	r2, [r3, #0]
  }
  return batteryLevel;
 800b024:	230f      	movs	r3, #15
 800b026:	18fb      	adds	r3, r7, r3
 800b028:	781b      	ldrb	r3, [r3, #0]
}
 800b02a:	0018      	movs	r0, r3
 800b02c:	46bd      	mov	sp, r7
 800b02e:	b005      	add	sp, #20
 800b030:	bd90      	pop	{r4, r7, pc}
 800b032:	46c0      	nop			; (mov r8, r8)
 800b034:	44020000 	.word	0x44020000
 800b038:	1ff80078 	.word	0x1ff80078
 800b03c:	00000bb8 	.word	0x00000bb8
 800b040:	00000707 	.word	0x00000707
 800b044:	fff90610 	.word	0xfff90610

0800b048 <HW_AdcInit>:
  * @brief This function initializes the ADC
  * @param none
  * @retval none
  */
void HW_AdcInit( void )
{
 800b048:	b580      	push	{r7, lr}
 800b04a:	b086      	sub	sp, #24
 800b04c:	af00      	add	r7, sp, #0
  if( AdcInitialized == false )
 800b04e:	4b2b      	ldr	r3, [pc, #172]	; (800b0fc <HW_AdcInit+0xb4>)
 800b050:	781b      	ldrb	r3, [r3, #0]
 800b052:	2201      	movs	r2, #1
 800b054:	4053      	eors	r3, r2
 800b056:	b2db      	uxtb	r3, r3
 800b058:	2b00      	cmp	r3, #0
 800b05a:	d04b      	beq.n	800b0f4 <HW_AdcInit+0xac>
  {
    AdcInitialized = true;
 800b05c:	4b27      	ldr	r3, [pc, #156]	; (800b0fc <HW_AdcInit+0xb4>)
 800b05e:	2201      	movs	r2, #1
 800b060:	701a      	strb	r2, [r3, #0]
    GPIO_InitTypeDef initStruct;
    
    hadc.Instance  = ADC1;
 800b062:	4b27      	ldr	r3, [pc, #156]	; (800b100 <HW_AdcInit+0xb8>)
 800b064:	4a27      	ldr	r2, [pc, #156]	; (800b104 <HW_AdcInit+0xbc>)
 800b066:	601a      	str	r2, [r3, #0]
    
    hadc.Init.OversamplingMode      = DISABLE;
 800b068:	4b25      	ldr	r3, [pc, #148]	; (800b100 <HW_AdcInit+0xb8>)
 800b06a:	2200      	movs	r2, #0
 800b06c:	641a      	str	r2, [r3, #64]	; 0x40
  
    hadc.Init.ClockPrescaler        = ADC_CLOCK_SYNC_PCLK_DIV1;
 800b06e:	4b24      	ldr	r3, [pc, #144]	; (800b100 <HW_AdcInit+0xb8>)
 800b070:	22c0      	movs	r2, #192	; 0xc0
 800b072:	0612      	lsls	r2, r2, #24
 800b074:	605a      	str	r2, [r3, #4]
    hadc.Init.LowPowerAutoPowerOff  = DISABLE;
 800b076:	4b22      	ldr	r3, [pc, #136]	; (800b100 <HW_AdcInit+0xb8>)
 800b078:	2200      	movs	r2, #0
 800b07a:	61da      	str	r2, [r3, #28]
    hadc.Init.LowPowerFrequencyMode = ENABLE;
 800b07c:	4b20      	ldr	r3, [pc, #128]	; (800b100 <HW_AdcInit+0xb8>)
 800b07e:	2201      	movs	r2, #1
 800b080:	639a      	str	r2, [r3, #56]	; 0x38
    hadc.Init.LowPowerAutoWait      = DISABLE;
 800b082:	4b1f      	ldr	r3, [pc, #124]	; (800b100 <HW_AdcInit+0xb8>)
 800b084:	2200      	movs	r2, #0
 800b086:	619a      	str	r2, [r3, #24]
    
    hadc.Init.Resolution            = ADC_RESOLUTION_12B;
 800b088:	4b1d      	ldr	r3, [pc, #116]	; (800b100 <HW_AdcInit+0xb8>)
 800b08a:	2200      	movs	r2, #0
 800b08c:	609a      	str	r2, [r3, #8]
    hadc.Init.SamplingTime          = ADC_SAMPLETIME_7CYCLES_5;
 800b08e:	4b1c      	ldr	r3, [pc, #112]	; (800b100 <HW_AdcInit+0xb8>)
 800b090:	2202      	movs	r2, #2
 800b092:	63da      	str	r2, [r3, #60]	; 0x3c
    hadc.Init.ScanConvMode          = ADC_SCAN_DIRECTION_FORWARD;
 800b094:	4b1a      	ldr	r3, [pc, #104]	; (800b100 <HW_AdcInit+0xb8>)
 800b096:	2201      	movs	r2, #1
 800b098:	611a      	str	r2, [r3, #16]
    hadc.Init.DataAlign             = ADC_DATAALIGN_RIGHT;
 800b09a:	4b19      	ldr	r3, [pc, #100]	; (800b100 <HW_AdcInit+0xb8>)
 800b09c:	2200      	movs	r2, #0
 800b09e:	60da      	str	r2, [r3, #12]
    hadc.Init.ContinuousConvMode    = DISABLE;
 800b0a0:	4b17      	ldr	r3, [pc, #92]	; (800b100 <HW_AdcInit+0xb8>)
 800b0a2:	2200      	movs	r2, #0
 800b0a4:	621a      	str	r2, [r3, #32]
    hadc.Init.DiscontinuousConvMode = DISABLE;
 800b0a6:	4b16      	ldr	r3, [pc, #88]	; (800b100 <HW_AdcInit+0xb8>)
 800b0a8:	2200      	movs	r2, #0
 800b0aa:	625a      	str	r2, [r3, #36]	; 0x24
    hadc.Init.ExternalTrigConvEdge  = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800b0ac:	4b14      	ldr	r3, [pc, #80]	; (800b100 <HW_AdcInit+0xb8>)
 800b0ae:	2200      	movs	r2, #0
 800b0b0:	62da      	str	r2, [r3, #44]	; 0x2c
    hadc.Init.EOCSelection          = ADC_EOC_SINGLE_CONV;
 800b0b2:	4b13      	ldr	r3, [pc, #76]	; (800b100 <HW_AdcInit+0xb8>)
 800b0b4:	2204      	movs	r2, #4
 800b0b6:	615a      	str	r2, [r3, #20]
    hadc.Init.DMAContinuousRequests = DISABLE;
 800b0b8:	4b11      	ldr	r3, [pc, #68]	; (800b100 <HW_AdcInit+0xb8>)
 800b0ba:	2200      	movs	r2, #0
 800b0bc:	631a      	str	r2, [r3, #48]	; 0x30

    ADCCLK_ENABLE();
 800b0be:	4b12      	ldr	r3, [pc, #72]	; (800b108 <HW_AdcInit+0xc0>)
 800b0c0:	4a11      	ldr	r2, [pc, #68]	; (800b108 <HW_AdcInit+0xc0>)
 800b0c2:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800b0c4:	2180      	movs	r1, #128	; 0x80
 800b0c6:	0089      	lsls	r1, r1, #2
 800b0c8:	430a      	orrs	r2, r1
 800b0ca:	635a      	str	r2, [r3, #52]	; 0x34
    

    HAL_ADC_Init( &hadc );
 800b0cc:	4b0c      	ldr	r3, [pc, #48]	; (800b100 <HW_AdcInit+0xb8>)
 800b0ce:	0018      	movs	r0, r3
 800b0d0:	f7f9 fe18 	bl	8004d04 <HAL_ADC_Init>

    initStruct.Mode =GPIO_MODE_ANALOG;
 800b0d4:	1d3b      	adds	r3, r7, #4
 800b0d6:	2203      	movs	r2, #3
 800b0d8:	605a      	str	r2, [r3, #4]
    initStruct.Pull = GPIO_NOPULL;
 800b0da:	1d3b      	adds	r3, r7, #4
 800b0dc:	2200      	movs	r2, #0
 800b0de:	609a      	str	r2, [r3, #8]
    initStruct.Speed = GPIO_SPEED_HIGH;
 800b0e0:	1d3b      	adds	r3, r7, #4
 800b0e2:	2203      	movs	r2, #3
 800b0e4:	60da      	str	r2, [r3, #12]

    HW_GPIO_Init( BAT_LEVEL_PORT, BAT_LEVEL_PIN, &initStruct );
 800b0e6:	1d3a      	adds	r2, r7, #4
 800b0e8:	23a0      	movs	r3, #160	; 0xa0
 800b0ea:	05db      	lsls	r3, r3, #23
 800b0ec:	2110      	movs	r1, #16
 800b0ee:	0018      	movs	r0, r3
 800b0f0:	f7fe fc78 	bl	80099e4 <HW_GPIO_Init>
  }
}
 800b0f4:	46c0      	nop			; (mov r8, r8)
 800b0f6:	46bd      	mov	sp, r7
 800b0f8:	b006      	add	sp, #24
 800b0fa:	bd80      	pop	{r7, pc}
 800b0fc:	200003e0 	.word	0x200003e0
 800b100:	20000380 	.word	0x20000380
 800b104:	40012400 	.word	0x40012400
 800b108:	40021000 	.word	0x40021000

0800b10c <HW_AdcReadChannel>:
  * @brief This function De-initializes the ADC
  * @param Channel
  * @retval Value
  */
uint16_t HW_AdcReadChannel( uint32_t Channel )
{
 800b10c:	b580      	push	{r7, lr}
 800b10e:	b086      	sub	sp, #24
 800b110:	af00      	add	r7, sp, #0
 800b112:	6078      	str	r0, [r7, #4]

  ADC_ChannelConfTypeDef adcConf;
  uint16_t adcData = 0;
 800b114:	2316      	movs	r3, #22
 800b116:	18fb      	adds	r3, r7, r3
 800b118:	2200      	movs	r2, #0
 800b11a:	801a      	strh	r2, [r3, #0]
  
  if( AdcInitialized == true )
 800b11c:	4b30      	ldr	r3, [pc, #192]	; (800b1e0 <HW_AdcReadChannel+0xd4>)
 800b11e:	781b      	ldrb	r3, [r3, #0]
 800b120:	2b00      	cmp	r3, #0
 800b122:	d055      	beq.n	800b1d0 <HW_AdcReadChannel+0xc4>
  {
    /* wait the the Vrefint used by adc is set */
    while (__HAL_PWR_GET_FLAG(PWR_FLAG_VREFINTRDY) == RESET) {};
 800b124:	46c0      	nop			; (mov r8, r8)
 800b126:	4b2f      	ldr	r3, [pc, #188]	; (800b1e4 <HW_AdcReadChannel+0xd8>)
 800b128:	685b      	ldr	r3, [r3, #4]
 800b12a:	2208      	movs	r2, #8
 800b12c:	4013      	ands	r3, r2
 800b12e:	d0fa      	beq.n	800b126 <HW_AdcReadChannel+0x1a>
      
    ADCCLK_ENABLE();
 800b130:	4b2d      	ldr	r3, [pc, #180]	; (800b1e8 <HW_AdcReadChannel+0xdc>)
 800b132:	4a2d      	ldr	r2, [pc, #180]	; (800b1e8 <HW_AdcReadChannel+0xdc>)
 800b134:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800b136:	2180      	movs	r1, #128	; 0x80
 800b138:	0089      	lsls	r1, r1, #2
 800b13a:	430a      	orrs	r2, r1
 800b13c:	635a      	str	r2, [r3, #52]	; 0x34
    
    /*calibrate ADC if any calibraiton hardware*/
    HAL_ADCEx_Calibration_Start(&hadc, ADC_SINGLE_ENDED );
 800b13e:	4b2b      	ldr	r3, [pc, #172]	; (800b1ec <HW_AdcReadChannel+0xe0>)
 800b140:	2100      	movs	r1, #0
 800b142:	0018      	movs	r0, r3
 800b144:	f7fa f948 	bl	80053d8 <HAL_ADCEx_Calibration_Start>
    
    /* Deselects all channels*/
    adcConf.Channel = ADC_CHANNEL_MASK;
 800b148:	230c      	movs	r3, #12
 800b14a:	18fb      	adds	r3, r7, r3
 800b14c:	4a28      	ldr	r2, [pc, #160]	; (800b1f0 <HW_AdcReadChannel+0xe4>)
 800b14e:	601a      	str	r2, [r3, #0]
    adcConf.Rank = ADC_RANK_NONE; 
 800b150:	230c      	movs	r3, #12
 800b152:	18fb      	adds	r3, r7, r3
 800b154:	4a27      	ldr	r2, [pc, #156]	; (800b1f4 <HW_AdcReadChannel+0xe8>)
 800b156:	605a      	str	r2, [r3, #4]
    HAL_ADC_ConfigChannel( &hadc, &adcConf);
 800b158:	230c      	movs	r3, #12
 800b15a:	18fa      	adds	r2, r7, r3
 800b15c:	4b23      	ldr	r3, [pc, #140]	; (800b1ec <HW_AdcReadChannel+0xe0>)
 800b15e:	0011      	movs	r1, r2
 800b160:	0018      	movs	r0, r3
 800b162:	f7fa f837 	bl	80051d4 <HAL_ADC_ConfigChannel>
      
    /* configure adc channel */
    adcConf.Channel = Channel;
 800b166:	230c      	movs	r3, #12
 800b168:	18fb      	adds	r3, r7, r3
 800b16a:	687a      	ldr	r2, [r7, #4]
 800b16c:	601a      	str	r2, [r3, #0]
    adcConf.Rank = ADC_RANK_CHANNEL_NUMBER;
 800b16e:	230c      	movs	r3, #12
 800b170:	18fb      	adds	r3, r7, r3
 800b172:	2280      	movs	r2, #128	; 0x80
 800b174:	0152      	lsls	r2, r2, #5
 800b176:	605a      	str	r2, [r3, #4]
    HAL_ADC_ConfigChannel( &hadc, &adcConf);
 800b178:	230c      	movs	r3, #12
 800b17a:	18fa      	adds	r2, r7, r3
 800b17c:	4b1b      	ldr	r3, [pc, #108]	; (800b1ec <HW_AdcReadChannel+0xe0>)
 800b17e:	0011      	movs	r1, r2
 800b180:	0018      	movs	r0, r3
 800b182:	f7fa f827 	bl	80051d4 <HAL_ADC_ConfigChannel>

    /* Start the conversion process */
    HAL_ADC_Start( &hadc);
 800b186:	4b19      	ldr	r3, [pc, #100]	; (800b1ec <HW_AdcReadChannel+0xe0>)
 800b188:	0018      	movs	r0, r3
 800b18a:	f7f9 ff2f 	bl	8004fec <HAL_ADC_Start>
      
    /* Wait for the end of conversion */
    HAL_ADC_PollForConversion( &hadc, HAL_MAX_DELAY );
 800b18e:	2301      	movs	r3, #1
 800b190:	425a      	negs	r2, r3
 800b192:	4b16      	ldr	r3, [pc, #88]	; (800b1ec <HW_AdcReadChannel+0xe0>)
 800b194:	0011      	movs	r1, r2
 800b196:	0018      	movs	r0, r3
 800b198:	f7f9 ff7c 	bl	8005094 <HAL_ADC_PollForConversion>
      
    /* Get the converted value of regular channel */
    adcData = HAL_ADC_GetValue ( &hadc);
 800b19c:	4b13      	ldr	r3, [pc, #76]	; (800b1ec <HW_AdcReadChannel+0xe0>)
 800b19e:	0018      	movs	r0, r3
 800b1a0:	f7fa f80c 	bl	80051bc <HAL_ADC_GetValue>
 800b1a4:	0002      	movs	r2, r0
 800b1a6:	2316      	movs	r3, #22
 800b1a8:	18fb      	adds	r3, r7, r3
 800b1aa:	801a      	strh	r2, [r3, #0]

    __HAL_ADC_DISABLE( &hadc) ;
 800b1ac:	4b0f      	ldr	r3, [pc, #60]	; (800b1ec <HW_AdcReadChannel+0xe0>)
 800b1ae:	681b      	ldr	r3, [r3, #0]
 800b1b0:	4a0e      	ldr	r2, [pc, #56]	; (800b1ec <HW_AdcReadChannel+0xe0>)
 800b1b2:	6812      	ldr	r2, [r2, #0]
 800b1b4:	6892      	ldr	r2, [r2, #8]
 800b1b6:	2102      	movs	r1, #2
 800b1b8:	430a      	orrs	r2, r1
 800b1ba:	609a      	str	r2, [r3, #8]
 800b1bc:	4b0b      	ldr	r3, [pc, #44]	; (800b1ec <HW_AdcReadChannel+0xe0>)
 800b1be:	681b      	ldr	r3, [r3, #0]
 800b1c0:	2203      	movs	r2, #3
 800b1c2:	601a      	str	r2, [r3, #0]

    ADCCLK_DISABLE();
 800b1c4:	4b08      	ldr	r3, [pc, #32]	; (800b1e8 <HW_AdcReadChannel+0xdc>)
 800b1c6:	4a08      	ldr	r2, [pc, #32]	; (800b1e8 <HW_AdcReadChannel+0xdc>)
 800b1c8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800b1ca:	490b      	ldr	r1, [pc, #44]	; (800b1f8 <HW_AdcReadChannel+0xec>)
 800b1cc:	400a      	ands	r2, r1
 800b1ce:	635a      	str	r2, [r3, #52]	; 0x34
  }
  return adcData;
 800b1d0:	2316      	movs	r3, #22
 800b1d2:	18fb      	adds	r3, r7, r3
 800b1d4:	881b      	ldrh	r3, [r3, #0]
}
 800b1d6:	0018      	movs	r0, r3
 800b1d8:	46bd      	mov	sp, r7
 800b1da:	b006      	add	sp, #24
 800b1dc:	bd80      	pop	{r7, pc}
 800b1de:	46c0      	nop			; (mov r8, r8)
 800b1e0:	200003e0 	.word	0x200003e0
 800b1e4:	40007000 	.word	0x40007000
 800b1e8:	40021000 	.word	0x40021000
 800b1ec:	20000380 	.word	0x20000380
 800b1f0:	0007ffff 	.word	0x0007ffff
 800b1f4:	00001001 	.word	0x00001001
 800b1f8:	fffffdff 	.word	0xfffffdff

0800b1fc <NMI_Handler>:
  * @param  None
  * @retval None
  */

void NMI_Handler(void)
{
 800b1fc:	b580      	push	{r7, lr}
 800b1fe:	af00      	add	r7, sp, #0
}
 800b200:	46c0      	nop			; (mov r8, r8)
 800b202:	46bd      	mov	sp, r7
 800b204:	bd80      	pop	{r7, pc}
 800b206:	46c0      	nop			; (mov r8, r8)

0800b208 <HardFault_Handler>:
  * @retval None
  */


void HardFault_Handler(void)
{
 800b208:	b580      	push	{r7, lr}
 800b20a:	af00      	add	r7, sp, #0
 800b20c:	46c0      	nop			; (mov r8, r8)
  while(1)
  {
    __NOP();
  }
 800b20e:	e7fd      	b.n	800b20c <HardFault_Handler+0x4>

0800b210 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 800b210:	b580      	push	{r7, lr}
 800b212:	af00      	add	r7, sp, #0
}
 800b214:	46c0      	nop			; (mov r8, r8)
 800b216:	46bd      	mov	sp, r7
 800b218:	bd80      	pop	{r7, pc}
 800b21a:	46c0      	nop			; (mov r8, r8)

0800b21c <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 800b21c:	b580      	push	{r7, lr}
 800b21e:	af00      	add	r7, sp, #0
}
 800b220:	46c0      	nop			; (mov r8, r8)
 800b222:	46bd      	mov	sp, r7
 800b224:	bd80      	pop	{r7, pc}
 800b226:	46c0      	nop			; (mov r8, r8)

0800b228 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 800b228:	b580      	push	{r7, lr}
 800b22a:	af00      	add	r7, sp, #0
  HAL_IncTick();
 800b22c:	f7f9 fd2a 	bl	8004c84 <HAL_IncTick>
}
 800b230:	46c0      	nop			; (mov r8, r8)
 800b232:	46bd      	mov	sp, r7
 800b234:	bd80      	pop	{r7, pc}
 800b236:	46c0      	nop			; (mov r8, r8)

0800b238 <SPI2_IRQHandler>:
{
}*/
extern SPI_HandleTypeDef hspi2;

void SPI2_IRQHandler(void)
{
 800b238:	b580      	push	{r7, lr}
 800b23a:	af00      	add	r7, sp, #0
  HAL_SPI_IRQHandler(&hspi2);
 800b23c:	4b03      	ldr	r3, [pc, #12]	; (800b24c <SPI2_IRQHandler+0x14>)
 800b23e:	0018      	movs	r0, r3
 800b240:	f7fd f91e 	bl	8008480 <HAL_SPI_IRQHandler>
}
 800b244:	46c0      	nop			; (mov r8, r8)
 800b246:	46bd      	mov	sp, r7
 800b248:	bd80      	pop	{r7, pc}
 800b24a:	46c0      	nop			; (mov r8, r8)
 800b24c:	20000604 	.word	0x20000604

0800b250 <USART2_IRQHandler>:

void USART2_IRQHandler( void )
{
 800b250:	b580      	push	{r7, lr}
 800b252:	af00      	add	r7, sp, #0
   vcom_Print( );
 800b254:	f000 fa56 	bl	800b704 <vcom_Print>
}
 800b258:	46c0      	nop			; (mov r8, r8)
 800b25a:	46bd      	mov	sp, r7
 800b25c:	bd80      	pop	{r7, pc}
 800b25e:	46c0      	nop			; (mov r8, r8)

0800b260 <RTC_IRQHandler>:

void RTC_IRQHandler( void )
{
 800b260:	b580      	push	{r7, lr}
 800b262:	af00      	add	r7, sp, #0
  HW_RTC_IrqHandler ( );
 800b264:	f7fe fdec 	bl	8009e40 <HW_RTC_IrqHandler>
}
 800b268:	46c0      	nop			; (mov r8, r8)
 800b26a:	46bd      	mov	sp, r7
 800b26c:	bd80      	pop	{r7, pc}
 800b26e:	46c0      	nop			; (mov r8, r8)

0800b270 <EXTI0_1_IRQHandler>:

void EXTI0_1_IRQHandler( void )
{
 800b270:	b580      	push	{r7, lr}
 800b272:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler( GPIO_PIN_0 );
 800b274:	2001      	movs	r0, #1
 800b276:	f7fa fbeb 	bl	8005a50 <HAL_GPIO_EXTI_IRQHandler>

  HAL_GPIO_EXTI_IRQHandler( GPIO_PIN_1 );
 800b27a:	2002      	movs	r0, #2
 800b27c:	f7fa fbe8 	bl	8005a50 <HAL_GPIO_EXTI_IRQHandler>
}
 800b280:	46c0      	nop			; (mov r8, r8)
 800b282:	46bd      	mov	sp, r7
 800b284:	bd80      	pop	{r7, pc}
 800b286:	46c0      	nop			; (mov r8, r8)

0800b288 <EXTI2_3_IRQHandler>:

void EXTI2_3_IRQHandler( void )
{
 800b288:	b580      	push	{r7, lr}
 800b28a:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler( GPIO_PIN_2 );
 800b28c:	2004      	movs	r0, #4
 800b28e:	f7fa fbdf 	bl	8005a50 <HAL_GPIO_EXTI_IRQHandler>

  HAL_GPIO_EXTI_IRQHandler( GPIO_PIN_3 );
 800b292:	2008      	movs	r0, #8
 800b294:	f7fa fbdc 	bl	8005a50 <HAL_GPIO_EXTI_IRQHandler>
}
 800b298:	46c0      	nop			; (mov r8, r8)
 800b29a:	46bd      	mov	sp, r7
 800b29c:	bd80      	pop	{r7, pc}
 800b29e:	46c0      	nop			; (mov r8, r8)

0800b2a0 <EXTI4_15_IRQHandler>:


void EXTI4_15_IRQHandler( void )
{
 800b2a0:	b580      	push	{r7, lr}
 800b2a2:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler( GPIO_PIN_4 );
 800b2a4:	2010      	movs	r0, #16
 800b2a6:	f7fa fbd3 	bl	8005a50 <HAL_GPIO_EXTI_IRQHandler>
  
  HAL_GPIO_EXTI_IRQHandler( GPIO_PIN_5 );
 800b2aa:	2020      	movs	r0, #32
 800b2ac:	f7fa fbd0 	bl	8005a50 <HAL_GPIO_EXTI_IRQHandler>

  HAL_GPIO_EXTI_IRQHandler( GPIO_PIN_6 );
 800b2b0:	2040      	movs	r0, #64	; 0x40
 800b2b2:	f7fa fbcd 	bl	8005a50 <HAL_GPIO_EXTI_IRQHandler>
  
  HAL_GPIO_EXTI_IRQHandler( GPIO_PIN_7 );
 800b2b6:	2080      	movs	r0, #128	; 0x80
 800b2b8:	f7fa fbca 	bl	8005a50 <HAL_GPIO_EXTI_IRQHandler>

  HAL_GPIO_EXTI_IRQHandler( GPIO_PIN_8 );
 800b2bc:	2380      	movs	r3, #128	; 0x80
 800b2be:	005b      	lsls	r3, r3, #1
 800b2c0:	0018      	movs	r0, r3
 800b2c2:	f7fa fbc5 	bl	8005a50 <HAL_GPIO_EXTI_IRQHandler>

  HAL_GPIO_EXTI_IRQHandler( GPIO_PIN_9 );
 800b2c6:	2380      	movs	r3, #128	; 0x80
 800b2c8:	009b      	lsls	r3, r3, #2
 800b2ca:	0018      	movs	r0, r3
 800b2cc:	f7fa fbc0 	bl	8005a50 <HAL_GPIO_EXTI_IRQHandler>
  
  HAL_GPIO_EXTI_IRQHandler( GPIO_PIN_10 );
 800b2d0:	2380      	movs	r3, #128	; 0x80
 800b2d2:	00db      	lsls	r3, r3, #3
 800b2d4:	0018      	movs	r0, r3
 800b2d6:	f7fa fbbb 	bl	8005a50 <HAL_GPIO_EXTI_IRQHandler>
  
  HAL_GPIO_EXTI_IRQHandler( GPIO_PIN_11 );
 800b2da:	2380      	movs	r3, #128	; 0x80
 800b2dc:	011b      	lsls	r3, r3, #4
 800b2de:	0018      	movs	r0, r3
 800b2e0:	f7fa fbb6 	bl	8005a50 <HAL_GPIO_EXTI_IRQHandler>

  HAL_GPIO_EXTI_IRQHandler( GPIO_PIN_12 );
 800b2e4:	2380      	movs	r3, #128	; 0x80
 800b2e6:	015b      	lsls	r3, r3, #5
 800b2e8:	0018      	movs	r0, r3
 800b2ea:	f7fa fbb1 	bl	8005a50 <HAL_GPIO_EXTI_IRQHandler>

  HAL_GPIO_EXTI_IRQHandler( GPIO_PIN_13 );
 800b2ee:	2380      	movs	r3, #128	; 0x80
 800b2f0:	019b      	lsls	r3, r3, #6
 800b2f2:	0018      	movs	r0, r3
 800b2f4:	f7fa fbac 	bl	8005a50 <HAL_GPIO_EXTI_IRQHandler>

  HAL_GPIO_EXTI_IRQHandler( GPIO_PIN_14 );
 800b2f8:	2380      	movs	r3, #128	; 0x80
 800b2fa:	01db      	lsls	r3, r3, #7
 800b2fc:	0018      	movs	r0, r3
 800b2fe:	f7fa fba7 	bl	8005a50 <HAL_GPIO_EXTI_IRQHandler>

  HAL_GPIO_EXTI_IRQHandler( GPIO_PIN_15 );
 800b302:	2380      	movs	r3, #128	; 0x80
 800b304:	021b      	lsls	r3, r3, #8
 800b306:	0018      	movs	r0, r3
 800b308:	f7fa fba2 	bl	8005a50 <HAL_GPIO_EXTI_IRQHandler>
}
 800b30c:	46c0      	nop			; (mov r8, r8)
 800b30e:	46bd      	mov	sp, r7
 800b310:	bd80      	pop	{r7, pc}
 800b312:	46c0      	nop			; (mov r8, r8)

0800b314 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{    
 800b314:	b580      	push	{r7, lr}
 800b316:	af00      	add	r7, sp, #0
/*!< Set MSION bit */
  RCC->CR |= (uint32_t)0x00000100U;
 800b318:	4b17      	ldr	r3, [pc, #92]	; (800b378 <SystemInit+0x64>)
 800b31a:	4a17      	ldr	r2, [pc, #92]	; (800b378 <SystemInit+0x64>)
 800b31c:	6812      	ldr	r2, [r2, #0]
 800b31e:	2180      	movs	r1, #128	; 0x80
 800b320:	0049      	lsls	r1, r1, #1
 800b322:	430a      	orrs	r2, r1
 800b324:	601a      	str	r2, [r3, #0]

  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], MCOSEL[2:0] and MCOPRE[2:0] bits */
  RCC->CFGR &= (uint32_t) 0x88FF400CU;
 800b326:	4b14      	ldr	r3, [pc, #80]	; (800b378 <SystemInit+0x64>)
 800b328:	4a13      	ldr	r2, [pc, #76]	; (800b378 <SystemInit+0x64>)
 800b32a:	68d2      	ldr	r2, [r2, #12]
 800b32c:	4913      	ldr	r1, [pc, #76]	; (800b37c <SystemInit+0x68>)
 800b32e:	400a      	ands	r2, r1
 800b330:	60da      	str	r2, [r3, #12]
 
  /*!< Reset HSION, HSIDIVEN, HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFF6U;
 800b332:	4b11      	ldr	r3, [pc, #68]	; (800b378 <SystemInit+0x64>)
 800b334:	4a10      	ldr	r2, [pc, #64]	; (800b378 <SystemInit+0x64>)
 800b336:	6812      	ldr	r2, [r2, #0]
 800b338:	4911      	ldr	r1, [pc, #68]	; (800b380 <SystemInit+0x6c>)
 800b33a:	400a      	ands	r2, r1
 800b33c:	601a      	str	r2, [r3, #0]
  
  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 800b33e:	4b0e      	ldr	r3, [pc, #56]	; (800b378 <SystemInit+0x64>)
 800b340:	4a0d      	ldr	r2, [pc, #52]	; (800b378 <SystemInit+0x64>)
 800b342:	6892      	ldr	r2, [r2, #8]
 800b344:	2101      	movs	r1, #1
 800b346:	438a      	bics	r2, r1
 800b348:	609a      	str	r2, [r3, #8]
  
  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 800b34a:	4b0b      	ldr	r3, [pc, #44]	; (800b378 <SystemInit+0x64>)
 800b34c:	4a0a      	ldr	r2, [pc, #40]	; (800b378 <SystemInit+0x64>)
 800b34e:	6812      	ldr	r2, [r2, #0]
 800b350:	490c      	ldr	r1, [pc, #48]	; (800b384 <SystemInit+0x70>)
 800b352:	400a      	ands	r2, r1
 800b354:	601a      	str	r2, [r3, #0]

  /*!< Reset PLLSRC, PLLMUL[3:0] and PLLDIV[1:0] bits */
  RCC->CFGR &= (uint32_t)0xFF02FFFFU;
 800b356:	4b08      	ldr	r3, [pc, #32]	; (800b378 <SystemInit+0x64>)
 800b358:	4a07      	ldr	r2, [pc, #28]	; (800b378 <SystemInit+0x64>)
 800b35a:	68d2      	ldr	r2, [r2, #12]
 800b35c:	490a      	ldr	r1, [pc, #40]	; (800b388 <SystemInit+0x74>)
 800b35e:	400a      	ands	r2, r1
 800b360:	60da      	str	r2, [r3, #12]

  /*!< Disable all interrupts */
  RCC->CIER = 0x00000000U;
 800b362:	4b05      	ldr	r3, [pc, #20]	; (800b378 <SystemInit+0x64>)
 800b364:	2200      	movs	r2, #0
 800b366:	611a      	str	r2, [r3, #16]
  
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800b368:	4b08      	ldr	r3, [pc, #32]	; (800b38c <SystemInit+0x78>)
 800b36a:	2280      	movs	r2, #128	; 0x80
 800b36c:	0512      	lsls	r2, r2, #20
 800b36e:	609a      	str	r2, [r3, #8]
#endif
}
 800b370:	46c0      	nop			; (mov r8, r8)
 800b372:	46bd      	mov	sp, r7
 800b374:	bd80      	pop	{r7, pc}
 800b376:	46c0      	nop			; (mov r8, r8)
 800b378:	40021000 	.word	0x40021000
 800b37c:	88ff400c 	.word	0x88ff400c
 800b380:	fef6fff6 	.word	0xfef6fff6
 800b384:	fffbffff 	.word	0xfffbffff
 800b388:	ff02ffff 	.word	0xff02ffff
 800b38c:	e000ed00 	.word	0xe000ed00

0800b390 <ts_itoa>:
**  Abstract: Convert integer to ascii
**  Returns:  void
**---------------------------------------------------------------------------
*/
void ts_itoa(char **buf, unsigned int d, int base)
{
 800b390:	b580      	push	{r7, lr}
 800b392:	b086      	sub	sp, #24
 800b394:	af00      	add	r7, sp, #0
 800b396:	60f8      	str	r0, [r7, #12]
 800b398:	60b9      	str	r1, [r7, #8]
 800b39a:	607a      	str	r2, [r7, #4]
	int div = 1;
 800b39c:	2301      	movs	r3, #1
 800b39e:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
 800b3a0:	e003      	b.n	800b3aa <ts_itoa+0x1a>
		div *= base;
 800b3a2:	697b      	ldr	r3, [r7, #20]
 800b3a4:	687a      	ldr	r2, [r7, #4]
 800b3a6:	4353      	muls	r3, r2
 800b3a8:	617b      	str	r3, [r7, #20]
**---------------------------------------------------------------------------
*/
void ts_itoa(char **buf, unsigned int d, int base)
{
	int div = 1;
	while (d/div >= base)
 800b3aa:	697b      	ldr	r3, [r7, #20]
 800b3ac:	0019      	movs	r1, r3
 800b3ae:	68b8      	ldr	r0, [r7, #8]
 800b3b0:	f7f4 feaa 	bl	8000108 <__aeabi_uidiv>
 800b3b4:	0003      	movs	r3, r0
 800b3b6:	1e1a      	subs	r2, r3, #0
 800b3b8:	687b      	ldr	r3, [r7, #4]
 800b3ba:	429a      	cmp	r2, r3
 800b3bc:	d2f1      	bcs.n	800b3a2 <ts_itoa+0x12>
		div *= base;

	while (div != 0)
 800b3be:	e02c      	b.n	800b41a <ts_itoa+0x8a>
	{
		int num = d/div;
 800b3c0:	697b      	ldr	r3, [r7, #20]
 800b3c2:	0019      	movs	r1, r3
 800b3c4:	68b8      	ldr	r0, [r7, #8]
 800b3c6:	f7f4 fe9f 	bl	8000108 <__aeabi_uidiv>
 800b3ca:	0003      	movs	r3, r0
 800b3cc:	613b      	str	r3, [r7, #16]
		d = d%div;
 800b3ce:	697a      	ldr	r2, [r7, #20]
 800b3d0:	68bb      	ldr	r3, [r7, #8]
 800b3d2:	0011      	movs	r1, r2
 800b3d4:	0018      	movs	r0, r3
 800b3d6:	f7f4 ff1d 	bl	8000214 <__aeabi_uidivmod>
 800b3da:	000b      	movs	r3, r1
 800b3dc:	60bb      	str	r3, [r7, #8]
		div /= base;
 800b3de:	6879      	ldr	r1, [r7, #4]
 800b3e0:	6978      	ldr	r0, [r7, #20]
 800b3e2:	f7f4 ff1b 	bl	800021c <__aeabi_idiv>
 800b3e6:	0003      	movs	r3, r0
 800b3e8:	617b      	str	r3, [r7, #20]
		if (num > 9)
 800b3ea:	693b      	ldr	r3, [r7, #16]
 800b3ec:	2b09      	cmp	r3, #9
 800b3ee:	dd0a      	ble.n	800b406 <ts_itoa+0x76>
			*((*buf)++) = (num-10) + 'A';
 800b3f0:	68fb      	ldr	r3, [r7, #12]
 800b3f2:	681b      	ldr	r3, [r3, #0]
 800b3f4:	1c59      	adds	r1, r3, #1
 800b3f6:	68fa      	ldr	r2, [r7, #12]
 800b3f8:	6011      	str	r1, [r2, #0]
 800b3fa:	693a      	ldr	r2, [r7, #16]
 800b3fc:	b2d2      	uxtb	r2, r2
 800b3fe:	3237      	adds	r2, #55	; 0x37
 800b400:	b2d2      	uxtb	r2, r2
 800b402:	701a      	strb	r2, [r3, #0]
 800b404:	e009      	b.n	800b41a <ts_itoa+0x8a>
		else
			*((*buf)++) = num + '0';
 800b406:	68fb      	ldr	r3, [r7, #12]
 800b408:	681b      	ldr	r3, [r3, #0]
 800b40a:	1c59      	adds	r1, r3, #1
 800b40c:	68fa      	ldr	r2, [r7, #12]
 800b40e:	6011      	str	r1, [r2, #0]
 800b410:	693a      	ldr	r2, [r7, #16]
 800b412:	b2d2      	uxtb	r2, r2
 800b414:	3230      	adds	r2, #48	; 0x30
 800b416:	b2d2      	uxtb	r2, r2
 800b418:	701a      	strb	r2, [r3, #0]
{
	int div = 1;
	while (d/div >= base)
		div *= base;

	while (div != 0)
 800b41a:	697b      	ldr	r3, [r7, #20]
 800b41c:	2b00      	cmp	r3, #0
 800b41e:	d1cf      	bne.n	800b3c0 <ts_itoa+0x30>
		if (num > 9)
			*((*buf)++) = (num-10) + 'A';
		else
			*((*buf)++) = num + '0';
	}
}
 800b420:	46c0      	nop			; (mov r8, r8)
 800b422:	46bd      	mov	sp, r7
 800b424:	b006      	add	sp, #24
 800b426:	bd80      	pop	{r7, pc}

0800b428 <ts_formatstring>:
**  Abstract: Writes arguments va to buffer buf according to format fmt
**  Returns:  Length of string
**---------------------------------------------------------------------------
*/
int ts_formatstring(char *buf, const char *fmt, va_list va)
{
 800b428:	b580      	push	{r7, lr}
 800b42a:	b088      	sub	sp, #32
 800b42c:	af00      	add	r7, sp, #0
 800b42e:	60f8      	str	r0, [r7, #12]
 800b430:	60b9      	str	r1, [r7, #8]
 800b432:	607a      	str	r2, [r7, #4]
	char *start_buf = buf;
 800b434:	68fb      	ldr	r3, [r7, #12]
 800b436:	617b      	str	r3, [r7, #20]
	while(*fmt)
 800b438:	e07c      	b.n	800b534 <ts_formatstring+0x10c>
	{
		/* Character needs formating? */
		if (*fmt == '%')
 800b43a:	68bb      	ldr	r3, [r7, #8]
 800b43c:	781b      	ldrb	r3, [r3, #0]
 800b43e:	2b25      	cmp	r3, #37	; 0x25
 800b440:	d000      	beq.n	800b444 <ts_formatstring+0x1c>
 800b442:	e06f      	b.n	800b524 <ts_formatstring+0xfc>
		{
			switch (*(++fmt))
 800b444:	68bb      	ldr	r3, [r7, #8]
 800b446:	3301      	adds	r3, #1
 800b448:	60bb      	str	r3, [r7, #8]
 800b44a:	68bb      	ldr	r3, [r7, #8]
 800b44c:	781b      	ldrb	r3, [r3, #0]
 800b44e:	2b64      	cmp	r3, #100	; 0x64
 800b450:	d01c      	beq.n	800b48c <ts_formatstring+0x64>
 800b452:	dc06      	bgt.n	800b462 <ts_formatstring+0x3a>
 800b454:	2b58      	cmp	r3, #88	; 0x58
 800b456:	d04f      	beq.n	800b4f8 <ts_formatstring+0xd0>
 800b458:	2b63      	cmp	r3, #99	; 0x63
 800b45a:	d00d      	beq.n	800b478 <ts_formatstring+0x50>
 800b45c:	2b25      	cmp	r3, #37	; 0x25
 800b45e:	d057      	beq.n	800b510 <ts_formatstring+0xe8>
 800b460:	e05c      	b.n	800b51c <ts_formatstring+0xf4>
 800b462:	2b73      	cmp	r3, #115	; 0x73
 800b464:	d02a      	beq.n	800b4bc <ts_formatstring+0x94>
 800b466:	dc02      	bgt.n	800b46e <ts_formatstring+0x46>
 800b468:	2b69      	cmp	r3, #105	; 0x69
 800b46a:	d00f      	beq.n	800b48c <ts_formatstring+0x64>
 800b46c:	e056      	b.n	800b51c <ts_formatstring+0xf4>
 800b46e:	2b75      	cmp	r3, #117	; 0x75
 800b470:	d037      	beq.n	800b4e2 <ts_formatstring+0xba>
 800b472:	2b78      	cmp	r3, #120	; 0x78
 800b474:	d040      	beq.n	800b4f8 <ts_formatstring+0xd0>
 800b476:	e051      	b.n	800b51c <ts_formatstring+0xf4>
			{
			  case 'c':
				*buf++ = va_arg(va, int);
 800b478:	68fa      	ldr	r2, [r7, #12]
 800b47a:	1c53      	adds	r3, r2, #1
 800b47c:	60fb      	str	r3, [r7, #12]
 800b47e:	687b      	ldr	r3, [r7, #4]
 800b480:	1d19      	adds	r1, r3, #4
 800b482:	6079      	str	r1, [r7, #4]
 800b484:	681b      	ldr	r3, [r3, #0]
 800b486:	b2db      	uxtb	r3, r3
 800b488:	7013      	strb	r3, [r2, #0]
				break;
 800b48a:	e047      	b.n	800b51c <ts_formatstring+0xf4>
			  case 'd':
			  case 'i':
				{
					signed int val = va_arg(va, signed int);
 800b48c:	687b      	ldr	r3, [r7, #4]
 800b48e:	1d1a      	adds	r2, r3, #4
 800b490:	607a      	str	r2, [r7, #4]
 800b492:	681b      	ldr	r3, [r3, #0]
 800b494:	61fb      	str	r3, [r7, #28]
					if (val < 0)
 800b496:	69fb      	ldr	r3, [r7, #28]
 800b498:	2b00      	cmp	r3, #0
 800b49a:	da07      	bge.n	800b4ac <ts_formatstring+0x84>
					{
						val *= -1;
 800b49c:	69fb      	ldr	r3, [r7, #28]
 800b49e:	425b      	negs	r3, r3
 800b4a0:	61fb      	str	r3, [r7, #28]
						*buf++ = '-';
 800b4a2:	68fb      	ldr	r3, [r7, #12]
 800b4a4:	1c5a      	adds	r2, r3, #1
 800b4a6:	60fa      	str	r2, [r7, #12]
 800b4a8:	222d      	movs	r2, #45	; 0x2d
 800b4aa:	701a      	strb	r2, [r3, #0]
					}
					ts_itoa(&buf, val, 10);
 800b4ac:	69f9      	ldr	r1, [r7, #28]
 800b4ae:	230c      	movs	r3, #12
 800b4b0:	18fb      	adds	r3, r7, r3
 800b4b2:	220a      	movs	r2, #10
 800b4b4:	0018      	movs	r0, r3
 800b4b6:	f7ff ff6b 	bl	800b390 <ts_itoa>
				}
				break;
 800b4ba:	e02f      	b.n	800b51c <ts_formatstring+0xf4>
			  case 's':
				{
					char * arg = va_arg(va, char *);
 800b4bc:	687b      	ldr	r3, [r7, #4]
 800b4be:	1d1a      	adds	r2, r3, #4
 800b4c0:	607a      	str	r2, [r7, #4]
 800b4c2:	681b      	ldr	r3, [r3, #0]
 800b4c4:	61bb      	str	r3, [r7, #24]
					while (*arg)
 800b4c6:	e007      	b.n	800b4d8 <ts_formatstring+0xb0>
					{
						*buf++ = *arg++;
 800b4c8:	68fb      	ldr	r3, [r7, #12]
 800b4ca:	1c5a      	adds	r2, r3, #1
 800b4cc:	60fa      	str	r2, [r7, #12]
 800b4ce:	69ba      	ldr	r2, [r7, #24]
 800b4d0:	1c51      	adds	r1, r2, #1
 800b4d2:	61b9      	str	r1, [r7, #24]
 800b4d4:	7812      	ldrb	r2, [r2, #0]
 800b4d6:	701a      	strb	r2, [r3, #0]
				}
				break;
			  case 's':
				{
					char * arg = va_arg(va, char *);
					while (*arg)
 800b4d8:	69bb      	ldr	r3, [r7, #24]
 800b4da:	781b      	ldrb	r3, [r3, #0]
 800b4dc:	2b00      	cmp	r3, #0
 800b4de:	d1f3      	bne.n	800b4c8 <ts_formatstring+0xa0>
					{
						*buf++ = *arg++;
					}
				}
				break;
 800b4e0:	e01c      	b.n	800b51c <ts_formatstring+0xf4>
			  case 'u':
					ts_itoa(&buf, va_arg(va, unsigned int), 10);
 800b4e2:	687b      	ldr	r3, [r7, #4]
 800b4e4:	1d1a      	adds	r2, r3, #4
 800b4e6:	607a      	str	r2, [r7, #4]
 800b4e8:	6819      	ldr	r1, [r3, #0]
 800b4ea:	230c      	movs	r3, #12
 800b4ec:	18fb      	adds	r3, r7, r3
 800b4ee:	220a      	movs	r2, #10
 800b4f0:	0018      	movs	r0, r3
 800b4f2:	f7ff ff4d 	bl	800b390 <ts_itoa>
				break;
 800b4f6:	e011      	b.n	800b51c <ts_formatstring+0xf4>
			  case 'x':
			  case 'X':
					ts_itoa(&buf, va_arg(va, int), 16);
 800b4f8:	687b      	ldr	r3, [r7, #4]
 800b4fa:	1d1a      	adds	r2, r3, #4
 800b4fc:	607a      	str	r2, [r7, #4]
 800b4fe:	681b      	ldr	r3, [r3, #0]
 800b500:	0019      	movs	r1, r3
 800b502:	230c      	movs	r3, #12
 800b504:	18fb      	adds	r3, r7, r3
 800b506:	2210      	movs	r2, #16
 800b508:	0018      	movs	r0, r3
 800b50a:	f7ff ff41 	bl	800b390 <ts_itoa>
				break;
 800b50e:	e005      	b.n	800b51c <ts_formatstring+0xf4>
			  case '%':
				  *buf++ = '%';
 800b510:	68fb      	ldr	r3, [r7, #12]
 800b512:	1c5a      	adds	r2, r3, #1
 800b514:	60fa      	str	r2, [r7, #12]
 800b516:	2225      	movs	r2, #37	; 0x25
 800b518:	701a      	strb	r2, [r3, #0]
				  break;
 800b51a:	46c0      	nop			; (mov r8, r8)
			}
			fmt++;
 800b51c:	68bb      	ldr	r3, [r7, #8]
 800b51e:	3301      	adds	r3, #1
 800b520:	60bb      	str	r3, [r7, #8]
 800b522:	e007      	b.n	800b534 <ts_formatstring+0x10c>
		}
		/* Else just copy */
		else
		{
			*buf++ = *fmt++;
 800b524:	68fb      	ldr	r3, [r7, #12]
 800b526:	1c5a      	adds	r2, r3, #1
 800b528:	60fa      	str	r2, [r7, #12]
 800b52a:	68ba      	ldr	r2, [r7, #8]
 800b52c:	1c51      	adds	r1, r2, #1
 800b52e:	60b9      	str	r1, [r7, #8]
 800b530:	7812      	ldrb	r2, [r2, #0]
 800b532:	701a      	strb	r2, [r3, #0]
**---------------------------------------------------------------------------
*/
int ts_formatstring(char *buf, const char *fmt, va_list va)
{
	char *start_buf = buf;
	while(*fmt)
 800b534:	68bb      	ldr	r3, [r7, #8]
 800b536:	781b      	ldrb	r3, [r3, #0]
 800b538:	2b00      	cmp	r3, #0
 800b53a:	d000      	beq.n	800b53e <ts_formatstring+0x116>
 800b53c:	e77d      	b.n	800b43a <ts_formatstring+0x12>
		else
		{
			*buf++ = *fmt++;
		}
	}
	*buf = 0;
 800b53e:	68fb      	ldr	r3, [r7, #12]
 800b540:	2200      	movs	r2, #0
 800b542:	701a      	strb	r2, [r3, #0]

	return (int)(buf - start_buf);
 800b544:	68fb      	ldr	r3, [r7, #12]
 800b546:	001a      	movs	r2, r3
 800b548:	697b      	ldr	r3, [r7, #20]
 800b54a:	1ad3      	subs	r3, r2, r3
}
 800b54c:	0018      	movs	r0, r3
 800b54e:	46bd      	mov	sp, r7
 800b550:	b008      	add	sp, #32
 800b552:	bd80      	pop	{r7, pc}

0800b554 <siprintf>:
**            given character string according to the format parameter.
**  Returns:  Number of bytes written
**===========================================================================
*/
int siprintf(char *buf, const char *fmt, ...)
{
 800b554:	b40e      	push	{r1, r2, r3}
 800b556:	b580      	push	{r7, lr}
 800b558:	b085      	sub	sp, #20
 800b55a:	af00      	add	r7, sp, #0
 800b55c:	6078      	str	r0, [r7, #4]
	int length;
	va_list va;
	va_start(va, fmt);
 800b55e:	2320      	movs	r3, #32
 800b560:	18fb      	adds	r3, r7, r3
 800b562:	60bb      	str	r3, [r7, #8]
	length = ts_formatstring(buf, fmt, va);
 800b564:	68ba      	ldr	r2, [r7, #8]
 800b566:	69f9      	ldr	r1, [r7, #28]
 800b568:	687b      	ldr	r3, [r7, #4]
 800b56a:	0018      	movs	r0, r3
 800b56c:	f7ff ff5c 	bl	800b428 <ts_formatstring>
 800b570:	0003      	movs	r3, r0
 800b572:	60fb      	str	r3, [r7, #12]
	va_end(va);
	return length;
 800b574:	68fb      	ldr	r3, [r7, #12]
}
 800b576:	0018      	movs	r0, r3
 800b578:	46bd      	mov	sp, r7
 800b57a:	b005      	add	sp, #20
 800b57c:	bc80      	pop	{r7}
 800b57e:	bc08      	pop	{r3}
 800b580:	b003      	add	sp, #12
 800b582:	4718      	bx	r3

0800b584 <vcom_Init>:

/* Private function prototypes -----------------------------------------------*/
/* Functions Definition ------------------------------------------------------*/

void vcom_Init(void)
{
 800b584:	b580      	push	{r7, lr}
 800b586:	af00      	add	r7, sp, #0
      - Word Length = 8 Bits
      - Stop Bit = One Stop bit
      - Parity = ODD parity
      - BaudRate = 921600 baud
      - Hardware flow control disabled (RTS and CTS signals) */
  UartHandle.Instance        = USARTX;
 800b588:	4b14      	ldr	r3, [pc, #80]	; (800b5dc <vcom_Init+0x58>)
 800b58a:	4a15      	ldr	r2, [pc, #84]	; (800b5e0 <vcom_Init+0x5c>)
 800b58c:	601a      	str	r2, [r3, #0]
  
  UartHandle.Init.BaudRate   = 115200;
 800b58e:	4b13      	ldr	r3, [pc, #76]	; (800b5dc <vcom_Init+0x58>)
 800b590:	22e1      	movs	r2, #225	; 0xe1
 800b592:	0252      	lsls	r2, r2, #9
 800b594:	605a      	str	r2, [r3, #4]
  UartHandle.Init.WordLength = UART_WORDLENGTH_8B;
 800b596:	4b11      	ldr	r3, [pc, #68]	; (800b5dc <vcom_Init+0x58>)
 800b598:	2200      	movs	r2, #0
 800b59a:	609a      	str	r2, [r3, #8]
  UartHandle.Init.StopBits   = UART_STOPBITS_1;
 800b59c:	4b0f      	ldr	r3, [pc, #60]	; (800b5dc <vcom_Init+0x58>)
 800b59e:	2200      	movs	r2, #0
 800b5a0:	60da      	str	r2, [r3, #12]
  UartHandle.Init.Parity     = UART_PARITY_NONE;
 800b5a2:	4b0e      	ldr	r3, [pc, #56]	; (800b5dc <vcom_Init+0x58>)
 800b5a4:	2200      	movs	r2, #0
 800b5a6:	611a      	str	r2, [r3, #16]
  UartHandle.Init.HwFlowCtl  = UART_HWCONTROL_NONE;
 800b5a8:	4b0c      	ldr	r3, [pc, #48]	; (800b5dc <vcom_Init+0x58>)
 800b5aa:	2200      	movs	r2, #0
 800b5ac:	619a      	str	r2, [r3, #24]
  UartHandle.Init.Mode       = UART_MODE_TX_RX;
 800b5ae:	4b0b      	ldr	r3, [pc, #44]	; (800b5dc <vcom_Init+0x58>)
 800b5b0:	220c      	movs	r2, #12
 800b5b2:	615a      	str	r2, [r3, #20]
  
  if(HAL_UART_Init(&UartHandle) != HAL_OK)
 800b5b4:	4b09      	ldr	r3, [pc, #36]	; (800b5dc <vcom_Init+0x58>)
 800b5b6:	0018      	movs	r0, r3
 800b5b8:	f7fd f8b6 	bl	8008728 <HAL_UART_Init>
 800b5bc:	1e03      	subs	r3, r0, #0
 800b5be:	d001      	beq.n	800b5c4 <vcom_Init+0x40>
  {
    /* Initialization Error */
    Error_Handler(); 
 800b5c0:	f7fe f984 	bl	80098cc <Error_Handler>
  }
  
  HAL_NVIC_SetPriority(USARTX_IRQn, 0x1, 0);
 800b5c4:	2200      	movs	r2, #0
 800b5c6:	2101      	movs	r1, #1
 800b5c8:	201c      	movs	r0, #28
 800b5ca:	f7fa f84d 	bl	8005668 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USARTX_IRQn);
 800b5ce:	201c      	movs	r0, #28
 800b5d0:	f7fa f860 	bl	8005694 <HAL_NVIC_EnableIRQ>
}
 800b5d4:	46c0      	nop			; (mov r8, r8)
 800b5d6:	46bd      	mov	sp, r7
 800b5d8:	bd80      	pop	{r7, pc}
 800b5da:	46c0      	nop			; (mov r8, r8)
 800b5dc:	200004e8 	.word	0x200004e8
 800b5e0:	40004400 	.word	0x40004400

0800b5e4 <vcom_Send>:
  HAL_UART_DeInit(&UartHandle);
#endif
}

void vcom_Send( char *format, ... )
{
 800b5e4:	b40f      	push	{r0, r1, r2, r3}
 800b5e6:	b580      	push	{r7, lr}
 800b5e8:	b0a6      	sub	sp, #152	; 0x98
 800b5ea:	af00      	add	r7, sp, #0
  va_list args;
  va_start(args, format);
 800b5ec:	23a4      	movs	r3, #164	; 0xa4
 800b5ee:	18fb      	adds	r3, r7, r3
 800b5f0:	2284      	movs	r2, #132	; 0x84
 800b5f2:	18ba      	adds	r2, r7, r2
 800b5f4:	6013      	str	r3, [r2, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800b5f6:	f3ef 8310 	mrs	r3, PRIMASK
 800b5fa:	228c      	movs	r2, #140	; 0x8c
 800b5fc:	18ba      	adds	r2, r7, r2
 800b5fe:	6013      	str	r3, [r2, #0]
  return(result);
 800b600:	238c      	movs	r3, #140	; 0x8c
 800b602:	18fb      	adds	r3, r7, r3
 800b604:	681b      	ldr	r3, [r3, #0]
  uint8_t len;
  uint8_t lenTop;
  char tempBuff[128];
  
  BACKUP_PRIMASK();
 800b606:	2290      	movs	r2, #144	; 0x90
 800b608:	18ba      	adds	r2, r7, r2
 800b60a:	6013      	str	r3, [r2, #0]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800b60c:	b672      	cpsid	i
  DISABLE_IRQ();
  
  /*convert into string at buff[0] of length iw*/
  len = vsprintf(&tempBuff[0], format, args);
 800b60e:	2384      	movs	r3, #132	; 0x84
 800b610:	18fb      	adds	r3, r7, r3
 800b612:	681a      	ldr	r2, [r3, #0]
 800b614:	23a0      	movs	r3, #160	; 0xa0
 800b616:	18fb      	adds	r3, r7, r3
 800b618:	6819      	ldr	r1, [r3, #0]
 800b61a:	1d3b      	adds	r3, r7, #4
 800b61c:	0018      	movs	r0, r3
 800b61e:	f000 f98b 	bl	800b938 <vsiprintf>
 800b622:	0002      	movs	r2, r0
 800b624:	238b      	movs	r3, #139	; 0x8b
 800b626:	18fb      	adds	r3, r7, r3
 800b628:	701a      	strb	r2, [r3, #0]
  
  if (iw+len<BUFSIZE)
 800b62a:	4b34      	ldr	r3, [pc, #208]	; (800b6fc <vcom_Send+0x118>)
 800b62c:	881b      	ldrh	r3, [r3, #0]
 800b62e:	b29b      	uxth	r3, r3
 800b630:	001a      	movs	r2, r3
 800b632:	238b      	movs	r3, #139	; 0x8b
 800b634:	18fb      	adds	r3, r7, r3
 800b636:	781b      	ldrb	r3, [r3, #0]
 800b638:	18d3      	adds	r3, r2, r3
 800b63a:	2bff      	cmp	r3, #255	; 0xff
 800b63c:	dc18      	bgt.n	800b670 <vcom_Send+0x8c>
  {
    memcpy( &buff[iw], &tempBuff[0], len);
 800b63e:	4b2f      	ldr	r3, [pc, #188]	; (800b6fc <vcom_Send+0x118>)
 800b640:	881b      	ldrh	r3, [r3, #0]
 800b642:	b29b      	uxth	r3, r3
 800b644:	001a      	movs	r2, r3
 800b646:	4b2e      	ldr	r3, [pc, #184]	; (800b700 <vcom_Send+0x11c>)
 800b648:	18d0      	adds	r0, r2, r3
 800b64a:	238b      	movs	r3, #139	; 0x8b
 800b64c:	18fb      	adds	r3, r7, r3
 800b64e:	781a      	ldrb	r2, [r3, #0]
 800b650:	1d3b      	adds	r3, r7, #4
 800b652:	0019      	movs	r1, r3
 800b654:	f000 f934 	bl	800b8c0 <memcpy>
    iw+=len;
 800b658:	238b      	movs	r3, #139	; 0x8b
 800b65a:	18fb      	adds	r3, r7, r3
 800b65c:	781b      	ldrb	r3, [r3, #0]
 800b65e:	b29a      	uxth	r2, r3
 800b660:	4b26      	ldr	r3, [pc, #152]	; (800b6fc <vcom_Send+0x118>)
 800b662:	881b      	ldrh	r3, [r3, #0]
 800b664:	b29b      	uxth	r3, r3
 800b666:	18d3      	adds	r3, r2, r3
 800b668:	b29a      	uxth	r2, r3
 800b66a:	4b24      	ldr	r3, [pc, #144]	; (800b6fc <vcom_Send+0x118>)
 800b66c:	801a      	strh	r2, [r3, #0]
 800b66e:	e030      	b.n	800b6d2 <vcom_Send+0xee>
  }
  else
  {
    lenTop=BUFSIZE-iw;
 800b670:	4b22      	ldr	r3, [pc, #136]	; (800b6fc <vcom_Send+0x118>)
 800b672:	881b      	ldrh	r3, [r3, #0]
 800b674:	b29b      	uxth	r3, r3
 800b676:	b2da      	uxtb	r2, r3
 800b678:	238a      	movs	r3, #138	; 0x8a
 800b67a:	18fb      	adds	r3, r7, r3
 800b67c:	4252      	negs	r2, r2
 800b67e:	701a      	strb	r2, [r3, #0]
    memcpy( &buff[iw], &tempBuff[0], lenTop);
 800b680:	4b1e      	ldr	r3, [pc, #120]	; (800b6fc <vcom_Send+0x118>)
 800b682:	881b      	ldrh	r3, [r3, #0]
 800b684:	b29b      	uxth	r3, r3
 800b686:	001a      	movs	r2, r3
 800b688:	4b1d      	ldr	r3, [pc, #116]	; (800b700 <vcom_Send+0x11c>)
 800b68a:	18d0      	adds	r0, r2, r3
 800b68c:	238a      	movs	r3, #138	; 0x8a
 800b68e:	18fb      	adds	r3, r7, r3
 800b690:	781a      	ldrb	r2, [r3, #0]
 800b692:	1d3b      	adds	r3, r7, #4
 800b694:	0019      	movs	r1, r3
 800b696:	f000 f913 	bl	800b8c0 <memcpy>
    len-=lenTop;
 800b69a:	238b      	movs	r3, #139	; 0x8b
 800b69c:	18fb      	adds	r3, r7, r3
 800b69e:	228b      	movs	r2, #139	; 0x8b
 800b6a0:	18b9      	adds	r1, r7, r2
 800b6a2:	228a      	movs	r2, #138	; 0x8a
 800b6a4:	18ba      	adds	r2, r7, r2
 800b6a6:	7809      	ldrb	r1, [r1, #0]
 800b6a8:	7812      	ldrb	r2, [r2, #0]
 800b6aa:	1a8a      	subs	r2, r1, r2
 800b6ac:	701a      	strb	r2, [r3, #0]
    memcpy( &buff[0], &tempBuff[lenTop], len);
 800b6ae:	238a      	movs	r3, #138	; 0x8a
 800b6b0:	18fb      	adds	r3, r7, r3
 800b6b2:	781b      	ldrb	r3, [r3, #0]
 800b6b4:	1d3a      	adds	r2, r7, #4
 800b6b6:	18d1      	adds	r1, r2, r3
 800b6b8:	238b      	movs	r3, #139	; 0x8b
 800b6ba:	18fb      	adds	r3, r7, r3
 800b6bc:	781a      	ldrb	r2, [r3, #0]
 800b6be:	4b10      	ldr	r3, [pc, #64]	; (800b700 <vcom_Send+0x11c>)
 800b6c0:	0018      	movs	r0, r3
 800b6c2:	f000 f8fd 	bl	800b8c0 <memcpy>
    iw = len;
 800b6c6:	238b      	movs	r3, #139	; 0x8b
 800b6c8:	18fb      	adds	r3, r7, r3
 800b6ca:	781b      	ldrb	r3, [r3, #0]
 800b6cc:	b29a      	uxth	r2, r3
 800b6ce:	4b0b      	ldr	r3, [pc, #44]	; (800b6fc <vcom_Send+0x118>)
 800b6d0:	801a      	strh	r2, [r3, #0]
 800b6d2:	2390      	movs	r3, #144	; 0x90
 800b6d4:	18fb      	adds	r3, r7, r3
 800b6d6:	681b      	ldr	r3, [r3, #0]
 800b6d8:	2294      	movs	r2, #148	; 0x94
 800b6da:	18ba      	adds	r2, r7, r2
 800b6dc:	6013      	str	r3, [r2, #0]

    \param [in]    priMask  Priority Mask
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b6de:	2394      	movs	r3, #148	; 0x94
 800b6e0:	18fb      	adds	r3, r7, r3
 800b6e2:	681b      	ldr	r3, [r3, #0]
 800b6e4:	f383 8810 	msr	PRIMASK, r3
  }
  RESTORE_PRIMASK();
  
  HAL_NVIC_SetPendingIRQ(USARTX_IRQn);
 800b6e8:	201c      	movs	r0, #28
 800b6ea:	f7f9 ffe3 	bl	80056b4 <HAL_NVIC_SetPendingIRQ>
    
  va_end(args);
}
 800b6ee:	46c0      	nop			; (mov r8, r8)
 800b6f0:	46bd      	mov	sp, r7
 800b6f2:	b026      	add	sp, #152	; 0x98
 800b6f4:	bc80      	pop	{r7}
 800b6f6:	bc08      	pop	{r3}
 800b6f8:	b004      	add	sp, #16
 800b6fa:	4718      	bx	r3
 800b6fc:	200004e4 	.word	0x200004e4
 800b700:	200003e4 	.word	0x200003e4

0800b704 <vcom_Print>:

/* modifes only ir*/
void vcom_Print( void)
{
 800b704:	b580      	push	{r7, lr}
 800b706:	b084      	sub	sp, #16
 800b708:	af00      	add	r7, sp, #0
  char* CurChar;
  while( ( (iw+BUFSIZE-ir)%BUFSIZE) >0 )
 800b70a:	e024      	b.n	800b756 <vcom_Print+0x52>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800b70c:	f3ef 8310 	mrs	r3, PRIMASK
 800b710:	60bb      	str	r3, [r7, #8]
  return(result);
 800b712:	68bb      	ldr	r3, [r7, #8]
  {
    BACKUP_PRIMASK();
 800b714:	60fb      	str	r3, [r7, #12]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800b716:	b672      	cpsid	i
    DISABLE_IRQ();
    
    CurChar = &buff[ir];
 800b718:	4b1b      	ldr	r3, [pc, #108]	; (800b788 <vcom_Print+0x84>)
 800b71a:	881b      	ldrh	r3, [r3, #0]
 800b71c:	001a      	movs	r2, r3
 800b71e:	4b1b      	ldr	r3, [pc, #108]	; (800b78c <vcom_Print+0x88>)
 800b720:	18d3      	adds	r3, r2, r3
 800b722:	607b      	str	r3, [r7, #4]
    ir= (ir+1) %BUFSIZE;
 800b724:	4b18      	ldr	r3, [pc, #96]	; (800b788 <vcom_Print+0x84>)
 800b726:	881b      	ldrh	r3, [r3, #0]
 800b728:	3301      	adds	r3, #1
 800b72a:	4a19      	ldr	r2, [pc, #100]	; (800b790 <vcom_Print+0x8c>)
 800b72c:	4013      	ands	r3, r2
 800b72e:	d503      	bpl.n	800b738 <vcom_Print+0x34>
 800b730:	3b01      	subs	r3, #1
 800b732:	4a18      	ldr	r2, [pc, #96]	; (800b794 <vcom_Print+0x90>)
 800b734:	4313      	orrs	r3, r2
 800b736:	3301      	adds	r3, #1
 800b738:	b29a      	uxth	r2, r3
 800b73a:	4b13      	ldr	r3, [pc, #76]	; (800b788 <vcom_Print+0x84>)
 800b73c:	801a      	strh	r2, [r3, #0]
 800b73e:	68fb      	ldr	r3, [r7, #12]
 800b740:	603b      	str	r3, [r7, #0]

    \param [in]    priMask  Priority Mask
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b742:	683b      	ldr	r3, [r7, #0]
 800b744:	f383 8810 	msr	PRIMASK, r3
    
    RESTORE_PRIMASK();
    
    HAL_UART_Transmit(&UartHandle,(uint8_t *) CurChar, 1, 300);    
 800b748:	2396      	movs	r3, #150	; 0x96
 800b74a:	005b      	lsls	r3, r3, #1
 800b74c:	6879      	ldr	r1, [r7, #4]
 800b74e:	4812      	ldr	r0, [pc, #72]	; (800b798 <vcom_Print+0x94>)
 800b750:	2201      	movs	r2, #1
 800b752:	f7fd f841 	bl	80087d8 <HAL_UART_Transmit>

/* modifes only ir*/
void vcom_Print( void)
{
  char* CurChar;
  while( ( (iw+BUFSIZE-ir)%BUFSIZE) >0 )
 800b756:	4b11      	ldr	r3, [pc, #68]	; (800b79c <vcom_Print+0x98>)
 800b758:	881b      	ldrh	r3, [r3, #0]
 800b75a:	b29b      	uxth	r3, r3
 800b75c:	3301      	adds	r3, #1
 800b75e:	33ff      	adds	r3, #255	; 0xff
 800b760:	4a09      	ldr	r2, [pc, #36]	; (800b788 <vcom_Print+0x84>)
 800b762:	8812      	ldrh	r2, [r2, #0]
 800b764:	1a9b      	subs	r3, r3, r2
 800b766:	4a0a      	ldr	r2, [pc, #40]	; (800b790 <vcom_Print+0x8c>)
 800b768:	4013      	ands	r3, r2
 800b76a:	d503      	bpl.n	800b774 <vcom_Print+0x70>
 800b76c:	3b01      	subs	r3, #1
 800b76e:	4a09      	ldr	r2, [pc, #36]	; (800b794 <vcom_Print+0x90>)
 800b770:	4313      	orrs	r3, r2
 800b772:	3301      	adds	r3, #1
 800b774:	2b00      	cmp	r3, #0
 800b776:	dcc9      	bgt.n	800b70c <vcom_Print+0x8>
    
    RESTORE_PRIMASK();
    
    HAL_UART_Transmit(&UartHandle,(uint8_t *) CurChar, 1, 300);    
  }
  HAL_NVIC_ClearPendingIRQ(USARTX_IRQn);
 800b778:	201c      	movs	r0, #28
 800b77a:	f7f9 ffab 	bl	80056d4 <HAL_NVIC_ClearPendingIRQ>
}
 800b77e:	46c0      	nop			; (mov r8, r8)
 800b780:	46bd      	mov	sp, r7
 800b782:	b004      	add	sp, #16
 800b784:	bd80      	pop	{r7, pc}
 800b786:	46c0      	nop			; (mov r8, r8)
 800b788:	200004e6 	.word	0x200004e6
 800b78c:	200003e4 	.word	0x200003e4
 800b790:	800000ff 	.word	0x800000ff
 800b794:	ffffff00 	.word	0xffffff00
 800b798:	200004e8 	.word	0x200004e8
 800b79c:	200004e4 	.word	0x200004e4

0800b7a0 <HAL_UART_MspInit>:
  *           - NVIC configuration for UART interrupt request enable
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 800b7a0:	b580      	push	{r7, lr}
 800b7a2:	b082      	sub	sp, #8
 800b7a4:	af00      	add	r7, sp, #0
 800b7a6:	6078      	str	r0, [r7, #4]
  
  /*##-1- Enable peripherals and GPIO Clocks #################################*/

  /* Enable USART1 clock */
  USARTX_CLK_ENABLE(); 
 800b7a8:	4b06      	ldr	r3, [pc, #24]	; (800b7c4 <HAL_UART_MspInit+0x24>)
 800b7aa:	4a06      	ldr	r2, [pc, #24]	; (800b7c4 <HAL_UART_MspInit+0x24>)
 800b7ac:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800b7ae:	2180      	movs	r1, #128	; 0x80
 800b7b0:	0289      	lsls	r1, r1, #10
 800b7b2:	430a      	orrs	r2, r1
 800b7b4:	639a      	str	r2, [r3, #56]	; 0x38
  
  /*##-2- Configure peripheral GPIO ##########################################*/  
  vcom_IoInit( );
 800b7b6:	f000 f807 	bl	800b7c8 <vcom_IoInit>
}
 800b7ba:	46c0      	nop			; (mov r8, r8)
 800b7bc:	46bd      	mov	sp, r7
 800b7be:	b002      	add	sp, #8
 800b7c0:	bd80      	pop	{r7, pc}
 800b7c2:	46c0      	nop			; (mov r8, r8)
 800b7c4:	40021000 	.word	0x40021000

0800b7c8 <vcom_IoInit>:

void vcom_IoInit(void)
{
 800b7c8:	b580      	push	{r7, lr}
 800b7ca:	b088      	sub	sp, #32
 800b7cc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStruct={0};
 800b7ce:	230c      	movs	r3, #12
 800b7d0:	18fb      	adds	r3, r7, r3
 800b7d2:	0018      	movs	r0, r3
 800b7d4:	2314      	movs	r3, #20
 800b7d6:	001a      	movs	r2, r3
 800b7d8:	2100      	movs	r1, #0
 800b7da:	f000 f87a 	bl	800b8d2 <memset>
    /* Enable GPIO TX/RX clock */
  USARTX_TX_GPIO_CLK_ENABLE();
 800b7de:	4b24      	ldr	r3, [pc, #144]	; (800b870 <vcom_IoInit+0xa8>)
 800b7e0:	4a23      	ldr	r2, [pc, #140]	; (800b870 <vcom_IoInit+0xa8>)
 800b7e2:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800b7e4:	2101      	movs	r1, #1
 800b7e6:	430a      	orrs	r2, r1
 800b7e8:	62da      	str	r2, [r3, #44]	; 0x2c
 800b7ea:	4b21      	ldr	r3, [pc, #132]	; (800b870 <vcom_IoInit+0xa8>)
 800b7ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b7ee:	2201      	movs	r2, #1
 800b7f0:	4013      	ands	r3, r2
 800b7f2:	60bb      	str	r3, [r7, #8]
 800b7f4:	68bb      	ldr	r3, [r7, #8]
  USARTX_RX_GPIO_CLK_ENABLE();
 800b7f6:	4b1e      	ldr	r3, [pc, #120]	; (800b870 <vcom_IoInit+0xa8>)
 800b7f8:	4a1d      	ldr	r2, [pc, #116]	; (800b870 <vcom_IoInit+0xa8>)
 800b7fa:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800b7fc:	2101      	movs	r1, #1
 800b7fe:	430a      	orrs	r2, r1
 800b800:	62da      	str	r2, [r3, #44]	; 0x2c
 800b802:	4b1b      	ldr	r3, [pc, #108]	; (800b870 <vcom_IoInit+0xa8>)
 800b804:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b806:	2201      	movs	r2, #1
 800b808:	4013      	ands	r3, r2
 800b80a:	607b      	str	r3, [r7, #4]
 800b80c:	687b      	ldr	r3, [r7, #4]
    /* UART TX GPIO pin configuration  */
  GPIO_InitStruct.Pin       = USARTX_TX_PIN;
 800b80e:	230c      	movs	r3, #12
 800b810:	18fb      	adds	r3, r7, r3
 800b812:	2204      	movs	r2, #4
 800b814:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 800b816:	230c      	movs	r3, #12
 800b818:	18fb      	adds	r3, r7, r3
 800b81a:	2202      	movs	r2, #2
 800b81c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull      = GPIO_PULLUP;
 800b81e:	230c      	movs	r3, #12
 800b820:	18fb      	adds	r3, r7, r3
 800b822:	2201      	movs	r2, #1
 800b824:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed     = GPIO_SPEED_HIGH;
 800b826:	230c      	movs	r3, #12
 800b828:	18fb      	adds	r3, r7, r3
 800b82a:	2203      	movs	r2, #3
 800b82c:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Alternate = USARTX_TX_AF;
 800b82e:	230c      	movs	r3, #12
 800b830:	18fb      	adds	r3, r7, r3
 800b832:	2204      	movs	r2, #4
 800b834:	611a      	str	r2, [r3, #16]

  HAL_GPIO_Init(USARTX_TX_GPIO_PORT, &GPIO_InitStruct);
 800b836:	230c      	movs	r3, #12
 800b838:	18fa      	adds	r2, r7, r3
 800b83a:	23a0      	movs	r3, #160	; 0xa0
 800b83c:	05db      	lsls	r3, r3, #23
 800b83e:	0011      	movs	r1, r2
 800b840:	0018      	movs	r0, r3
 800b842:	f7f9 ff57 	bl	80056f4 <HAL_GPIO_Init>

  /* UART RX GPIO pin configuration  */
  GPIO_InitStruct.Pin = USARTX_RX_PIN;
 800b846:	230c      	movs	r3, #12
 800b848:	18fb      	adds	r3, r7, r3
 800b84a:	2208      	movs	r2, #8
 800b84c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Alternate = USARTX_RX_AF;
 800b84e:	230c      	movs	r3, #12
 800b850:	18fb      	adds	r3, r7, r3
 800b852:	2204      	movs	r2, #4
 800b854:	611a      	str	r2, [r3, #16]

  HAL_GPIO_Init(USARTX_RX_GPIO_PORT, &GPIO_InitStruct);
 800b856:	230c      	movs	r3, #12
 800b858:	18fa      	adds	r2, r7, r3
 800b85a:	23a0      	movs	r3, #160	; 0xa0
 800b85c:	05db      	lsls	r3, r3, #23
 800b85e:	0011      	movs	r1, r2
 800b860:	0018      	movs	r0, r3
 800b862:	f7f9 ff47 	bl	80056f4 <HAL_GPIO_Init>
}
 800b866:	46c0      	nop			; (mov r8, r8)
 800b868:	46bd      	mov	sp, r7
 800b86a:	b008      	add	sp, #32
 800b86c:	bd80      	pop	{r7, pc}
 800b86e:	46c0      	nop			; (mov r8, r8)
 800b870:	40021000 	.word	0x40021000

0800b874 <__libc_init_array>:
 800b874:	4b0e      	ldr	r3, [pc, #56]	; (800b8b0 <__libc_init_array+0x3c>)
 800b876:	b570      	push	{r4, r5, r6, lr}
 800b878:	2500      	movs	r5, #0
 800b87a:	001e      	movs	r6, r3
 800b87c:	4c0d      	ldr	r4, [pc, #52]	; (800b8b4 <__libc_init_array+0x40>)
 800b87e:	1ae4      	subs	r4, r4, r3
 800b880:	10a4      	asrs	r4, r4, #2
 800b882:	42a5      	cmp	r5, r4
 800b884:	d004      	beq.n	800b890 <__libc_init_array+0x1c>
 800b886:	00ab      	lsls	r3, r5, #2
 800b888:	58f3      	ldr	r3, [r6, r3]
 800b88a:	4798      	blx	r3
 800b88c:	3501      	adds	r5, #1
 800b88e:	e7f8      	b.n	800b882 <__libc_init_array+0xe>
 800b890:	f000 fdc6 	bl	800c420 <_init>
 800b894:	4b08      	ldr	r3, [pc, #32]	; (800b8b8 <__libc_init_array+0x44>)
 800b896:	2500      	movs	r5, #0
 800b898:	001e      	movs	r6, r3
 800b89a:	4c08      	ldr	r4, [pc, #32]	; (800b8bc <__libc_init_array+0x48>)
 800b89c:	1ae4      	subs	r4, r4, r3
 800b89e:	10a4      	asrs	r4, r4, #2
 800b8a0:	42a5      	cmp	r5, r4
 800b8a2:	d004      	beq.n	800b8ae <__libc_init_array+0x3a>
 800b8a4:	00ab      	lsls	r3, r5, #2
 800b8a6:	58f3      	ldr	r3, [r6, r3]
 800b8a8:	4798      	blx	r3
 800b8aa:	3501      	adds	r5, #1
 800b8ac:	e7f8      	b.n	800b8a0 <__libc_init_array+0x2c>
 800b8ae:	bd70      	pop	{r4, r5, r6, pc}
 800b8b0:	0800c834 	.word	0x0800c834
 800b8b4:	0800c834 	.word	0x0800c834
 800b8b8:	0800c834 	.word	0x0800c834
 800b8bc:	0800c838 	.word	0x0800c838

0800b8c0 <memcpy>:
 800b8c0:	2300      	movs	r3, #0
 800b8c2:	b510      	push	{r4, lr}
 800b8c4:	429a      	cmp	r2, r3
 800b8c6:	d003      	beq.n	800b8d0 <memcpy+0x10>
 800b8c8:	5ccc      	ldrb	r4, [r1, r3]
 800b8ca:	54c4      	strb	r4, [r0, r3]
 800b8cc:	3301      	adds	r3, #1
 800b8ce:	e7f9      	b.n	800b8c4 <memcpy+0x4>
 800b8d0:	bd10      	pop	{r4, pc}

0800b8d2 <memset>:
 800b8d2:	0003      	movs	r3, r0
 800b8d4:	1882      	adds	r2, r0, r2
 800b8d6:	4293      	cmp	r3, r2
 800b8d8:	d002      	beq.n	800b8e0 <memset+0xe>
 800b8da:	7019      	strb	r1, [r3, #0]
 800b8dc:	3301      	adds	r3, #1
 800b8de:	e7fa      	b.n	800b8d6 <memset+0x4>
 800b8e0:	4770      	bx	lr

0800b8e2 <strncmp>:
 800b8e2:	2300      	movs	r3, #0
 800b8e4:	b530      	push	{r4, r5, lr}
 800b8e6:	429a      	cmp	r2, r3
 800b8e8:	d00b      	beq.n	800b902 <strncmp+0x20>
 800b8ea:	3a01      	subs	r2, #1
 800b8ec:	5cc4      	ldrb	r4, [r0, r3]
 800b8ee:	5ccd      	ldrb	r5, [r1, r3]
 800b8f0:	42ac      	cmp	r4, r5
 800b8f2:	d105      	bne.n	800b900 <strncmp+0x1e>
 800b8f4:	429a      	cmp	r2, r3
 800b8f6:	d002      	beq.n	800b8fe <strncmp+0x1c>
 800b8f8:	3301      	adds	r3, #1
 800b8fa:	2c00      	cmp	r4, #0
 800b8fc:	d1f6      	bne.n	800b8ec <strncmp+0xa>
 800b8fe:	0025      	movs	r5, r4
 800b900:	1b63      	subs	r3, r4, r5
 800b902:	0018      	movs	r0, r3
 800b904:	bd30      	pop	{r4, r5, pc}
	...

0800b908 <_vsiprintf_r>:
 800b908:	b530      	push	{r4, r5, lr}
 800b90a:	b09b      	sub	sp, #108	; 0x6c
 800b90c:	9100      	str	r1, [sp, #0]
 800b90e:	9104      	str	r1, [sp, #16]
 800b910:	4908      	ldr	r1, [pc, #32]	; (800b934 <_vsiprintf_r+0x2c>)
 800b912:	466d      	mov	r5, sp
 800b914:	9102      	str	r1, [sp, #8]
 800b916:	9105      	str	r1, [sp, #20]
 800b918:	2101      	movs	r1, #1
 800b91a:	2482      	movs	r4, #130	; 0x82
 800b91c:	4249      	negs	r1, r1
 800b91e:	81e9      	strh	r1, [r5, #14]
 800b920:	00a4      	lsls	r4, r4, #2
 800b922:	4669      	mov	r1, sp
 800b924:	81ac      	strh	r4, [r5, #12]
 800b926:	f000 f875 	bl	800ba14 <_svfiprintf_r>
 800b92a:	2300      	movs	r3, #0
 800b92c:	9a00      	ldr	r2, [sp, #0]
 800b92e:	7013      	strb	r3, [r2, #0]
 800b930:	b01b      	add	sp, #108	; 0x6c
 800b932:	bd30      	pop	{r4, r5, pc}
 800b934:	7fffffff 	.word	0x7fffffff

0800b938 <vsiprintf>:
 800b938:	b510      	push	{r4, lr}
 800b93a:	0013      	movs	r3, r2
 800b93c:	000a      	movs	r2, r1
 800b93e:	0001      	movs	r1, r0
 800b940:	4802      	ldr	r0, [pc, #8]	; (800b94c <vsiprintf+0x14>)
 800b942:	6800      	ldr	r0, [r0, #0]
 800b944:	f7ff ffe0 	bl	800b908 <_vsiprintf_r>
 800b948:	bd10      	pop	{r4, pc}
 800b94a:	46c0      	nop			; (mov r8, r8)
 800b94c:	200000dc 	.word	0x200000dc

0800b950 <__ssputs_r>:
 800b950:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b952:	688e      	ldr	r6, [r1, #8]
 800b954:	b085      	sub	sp, #20
 800b956:	0007      	movs	r7, r0
 800b958:	000c      	movs	r4, r1
 800b95a:	9203      	str	r2, [sp, #12]
 800b95c:	9301      	str	r3, [sp, #4]
 800b95e:	429e      	cmp	r6, r3
 800b960:	d843      	bhi.n	800b9ea <__ssputs_r+0x9a>
 800b962:	2390      	movs	r3, #144	; 0x90
 800b964:	898a      	ldrh	r2, [r1, #12]
 800b966:	00db      	lsls	r3, r3, #3
 800b968:	421a      	tst	r2, r3
 800b96a:	d03e      	beq.n	800b9ea <__ssputs_r+0x9a>
 800b96c:	2503      	movs	r5, #3
 800b96e:	6909      	ldr	r1, [r1, #16]
 800b970:	6823      	ldr	r3, [r4, #0]
 800b972:	9801      	ldr	r0, [sp, #4]
 800b974:	1a5b      	subs	r3, r3, r1
 800b976:	9302      	str	r3, [sp, #8]
 800b978:	6963      	ldr	r3, [r4, #20]
 800b97a:	435d      	muls	r5, r3
 800b97c:	0feb      	lsrs	r3, r5, #31
 800b97e:	195d      	adds	r5, r3, r5
 800b980:	9b02      	ldr	r3, [sp, #8]
 800b982:	106d      	asrs	r5, r5, #1
 800b984:	3301      	adds	r3, #1
 800b986:	181b      	adds	r3, r3, r0
 800b988:	42ab      	cmp	r3, r5
 800b98a:	d900      	bls.n	800b98e <__ssputs_r+0x3e>
 800b98c:	001d      	movs	r5, r3
 800b98e:	0553      	lsls	r3, r2, #21
 800b990:	d510      	bpl.n	800b9b4 <__ssputs_r+0x64>
 800b992:	0029      	movs	r1, r5
 800b994:	0038      	movs	r0, r7
 800b996:	f000 fb37 	bl	800c008 <_malloc_r>
 800b99a:	1e06      	subs	r6, r0, #0
 800b99c:	d014      	beq.n	800b9c8 <__ssputs_r+0x78>
 800b99e:	9a02      	ldr	r2, [sp, #8]
 800b9a0:	6921      	ldr	r1, [r4, #16]
 800b9a2:	f7ff ff8d 	bl	800b8c0 <memcpy>
 800b9a6:	89a2      	ldrh	r2, [r4, #12]
 800b9a8:	4b19      	ldr	r3, [pc, #100]	; (800ba10 <__ssputs_r+0xc0>)
 800b9aa:	4013      	ands	r3, r2
 800b9ac:	2280      	movs	r2, #128	; 0x80
 800b9ae:	4313      	orrs	r3, r2
 800b9b0:	81a3      	strh	r3, [r4, #12]
 800b9b2:	e012      	b.n	800b9da <__ssputs_r+0x8a>
 800b9b4:	002a      	movs	r2, r5
 800b9b6:	0038      	movs	r0, r7
 800b9b8:	f000 fb86 	bl	800c0c8 <_realloc_r>
 800b9bc:	1e06      	subs	r6, r0, #0
 800b9be:	d10c      	bne.n	800b9da <__ssputs_r+0x8a>
 800b9c0:	6921      	ldr	r1, [r4, #16]
 800b9c2:	0038      	movs	r0, r7
 800b9c4:	f000 fad4 	bl	800bf70 <_free_r>
 800b9c8:	230c      	movs	r3, #12
 800b9ca:	2240      	movs	r2, #64	; 0x40
 800b9cc:	2001      	movs	r0, #1
 800b9ce:	603b      	str	r3, [r7, #0]
 800b9d0:	89a3      	ldrh	r3, [r4, #12]
 800b9d2:	4240      	negs	r0, r0
 800b9d4:	4313      	orrs	r3, r2
 800b9d6:	81a3      	strh	r3, [r4, #12]
 800b9d8:	e017      	b.n	800ba0a <__ssputs_r+0xba>
 800b9da:	9b02      	ldr	r3, [sp, #8]
 800b9dc:	6126      	str	r6, [r4, #16]
 800b9de:	18f6      	adds	r6, r6, r3
 800b9e0:	6026      	str	r6, [r4, #0]
 800b9e2:	6165      	str	r5, [r4, #20]
 800b9e4:	9e01      	ldr	r6, [sp, #4]
 800b9e6:	1aed      	subs	r5, r5, r3
 800b9e8:	60a5      	str	r5, [r4, #8]
 800b9ea:	9b01      	ldr	r3, [sp, #4]
 800b9ec:	42b3      	cmp	r3, r6
 800b9ee:	d200      	bcs.n	800b9f2 <__ssputs_r+0xa2>
 800b9f0:	001e      	movs	r6, r3
 800b9f2:	0032      	movs	r2, r6
 800b9f4:	9903      	ldr	r1, [sp, #12]
 800b9f6:	6820      	ldr	r0, [r4, #0]
 800b9f8:	f000 faa5 	bl	800bf46 <memmove>
 800b9fc:	2000      	movs	r0, #0
 800b9fe:	68a3      	ldr	r3, [r4, #8]
 800ba00:	1b9b      	subs	r3, r3, r6
 800ba02:	60a3      	str	r3, [r4, #8]
 800ba04:	6823      	ldr	r3, [r4, #0]
 800ba06:	199e      	adds	r6, r3, r6
 800ba08:	6026      	str	r6, [r4, #0]
 800ba0a:	b005      	add	sp, #20
 800ba0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ba0e:	46c0      	nop			; (mov r8, r8)
 800ba10:	fffffb7f 	.word	0xfffffb7f

0800ba14 <_svfiprintf_r>:
 800ba14:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ba16:	b09f      	sub	sp, #124	; 0x7c
 800ba18:	9002      	str	r0, [sp, #8]
 800ba1a:	9305      	str	r3, [sp, #20]
 800ba1c:	898b      	ldrh	r3, [r1, #12]
 800ba1e:	000f      	movs	r7, r1
 800ba20:	0016      	movs	r6, r2
 800ba22:	061b      	lsls	r3, r3, #24
 800ba24:	d510      	bpl.n	800ba48 <_svfiprintf_r+0x34>
 800ba26:	690b      	ldr	r3, [r1, #16]
 800ba28:	2b00      	cmp	r3, #0
 800ba2a:	d10d      	bne.n	800ba48 <_svfiprintf_r+0x34>
 800ba2c:	2140      	movs	r1, #64	; 0x40
 800ba2e:	f000 faeb 	bl	800c008 <_malloc_r>
 800ba32:	6038      	str	r0, [r7, #0]
 800ba34:	6138      	str	r0, [r7, #16]
 800ba36:	2800      	cmp	r0, #0
 800ba38:	d104      	bne.n	800ba44 <_svfiprintf_r+0x30>
 800ba3a:	230c      	movs	r3, #12
 800ba3c:	9a02      	ldr	r2, [sp, #8]
 800ba3e:	3801      	subs	r0, #1
 800ba40:	6013      	str	r3, [r2, #0]
 800ba42:	e0d8      	b.n	800bbf6 <_svfiprintf_r+0x1e2>
 800ba44:	2340      	movs	r3, #64	; 0x40
 800ba46:	617b      	str	r3, [r7, #20]
 800ba48:	2300      	movs	r3, #0
 800ba4a:	ad06      	add	r5, sp, #24
 800ba4c:	616b      	str	r3, [r5, #20]
 800ba4e:	3320      	adds	r3, #32
 800ba50:	766b      	strb	r3, [r5, #25]
 800ba52:	3310      	adds	r3, #16
 800ba54:	76ab      	strb	r3, [r5, #26]
 800ba56:	0034      	movs	r4, r6
 800ba58:	7823      	ldrb	r3, [r4, #0]
 800ba5a:	2b00      	cmp	r3, #0
 800ba5c:	d103      	bne.n	800ba66 <_svfiprintf_r+0x52>
 800ba5e:	1ba3      	subs	r3, r4, r6
 800ba60:	9304      	str	r3, [sp, #16]
 800ba62:	d012      	beq.n	800ba8a <_svfiprintf_r+0x76>
 800ba64:	e003      	b.n	800ba6e <_svfiprintf_r+0x5a>
 800ba66:	2b25      	cmp	r3, #37	; 0x25
 800ba68:	d0f9      	beq.n	800ba5e <_svfiprintf_r+0x4a>
 800ba6a:	3401      	adds	r4, #1
 800ba6c:	e7f4      	b.n	800ba58 <_svfiprintf_r+0x44>
 800ba6e:	1ba3      	subs	r3, r4, r6
 800ba70:	0032      	movs	r2, r6
 800ba72:	0039      	movs	r1, r7
 800ba74:	9802      	ldr	r0, [sp, #8]
 800ba76:	f7ff ff6b 	bl	800b950 <__ssputs_r>
 800ba7a:	1c43      	adds	r3, r0, #1
 800ba7c:	d100      	bne.n	800ba80 <_svfiprintf_r+0x6c>
 800ba7e:	e0b4      	b.n	800bbea <_svfiprintf_r+0x1d6>
 800ba80:	696a      	ldr	r2, [r5, #20]
 800ba82:	9b04      	ldr	r3, [sp, #16]
 800ba84:	4694      	mov	ip, r2
 800ba86:	4463      	add	r3, ip
 800ba88:	616b      	str	r3, [r5, #20]
 800ba8a:	7823      	ldrb	r3, [r4, #0]
 800ba8c:	2b00      	cmp	r3, #0
 800ba8e:	d100      	bne.n	800ba92 <_svfiprintf_r+0x7e>
 800ba90:	e0ab      	b.n	800bbea <_svfiprintf_r+0x1d6>
 800ba92:	2201      	movs	r2, #1
 800ba94:	2300      	movs	r3, #0
 800ba96:	4252      	negs	r2, r2
 800ba98:	606a      	str	r2, [r5, #4]
 800ba9a:	a902      	add	r1, sp, #8
 800ba9c:	3254      	adds	r2, #84	; 0x54
 800ba9e:	1852      	adds	r2, r2, r1
 800baa0:	3401      	adds	r4, #1
 800baa2:	602b      	str	r3, [r5, #0]
 800baa4:	60eb      	str	r3, [r5, #12]
 800baa6:	60ab      	str	r3, [r5, #8]
 800baa8:	7013      	strb	r3, [r2, #0]
 800baaa:	65ab      	str	r3, [r5, #88]	; 0x58
 800baac:	4e53      	ldr	r6, [pc, #332]	; (800bbfc <_svfiprintf_r+0x1e8>)
 800baae:	7821      	ldrb	r1, [r4, #0]
 800bab0:	2205      	movs	r2, #5
 800bab2:	0030      	movs	r0, r6
 800bab4:	f000 fa3c 	bl	800bf30 <memchr>
 800bab8:	2800      	cmp	r0, #0
 800baba:	d007      	beq.n	800bacc <_svfiprintf_r+0xb8>
 800babc:	2301      	movs	r3, #1
 800babe:	1b80      	subs	r0, r0, r6
 800bac0:	4083      	lsls	r3, r0
 800bac2:	682a      	ldr	r2, [r5, #0]
 800bac4:	3401      	adds	r4, #1
 800bac6:	4313      	orrs	r3, r2
 800bac8:	602b      	str	r3, [r5, #0]
 800baca:	e7ef      	b.n	800baac <_svfiprintf_r+0x98>
 800bacc:	682b      	ldr	r3, [r5, #0]
 800bace:	06da      	lsls	r2, r3, #27
 800bad0:	d504      	bpl.n	800badc <_svfiprintf_r+0xc8>
 800bad2:	2253      	movs	r2, #83	; 0x53
 800bad4:	2120      	movs	r1, #32
 800bad6:	a802      	add	r0, sp, #8
 800bad8:	1812      	adds	r2, r2, r0
 800bada:	7011      	strb	r1, [r2, #0]
 800badc:	071a      	lsls	r2, r3, #28
 800bade:	d504      	bpl.n	800baea <_svfiprintf_r+0xd6>
 800bae0:	2253      	movs	r2, #83	; 0x53
 800bae2:	212b      	movs	r1, #43	; 0x2b
 800bae4:	a802      	add	r0, sp, #8
 800bae6:	1812      	adds	r2, r2, r0
 800bae8:	7011      	strb	r1, [r2, #0]
 800baea:	7822      	ldrb	r2, [r4, #0]
 800baec:	2a2a      	cmp	r2, #42	; 0x2a
 800baee:	d003      	beq.n	800baf8 <_svfiprintf_r+0xe4>
 800baf0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800baf2:	2000      	movs	r0, #0
 800baf4:	210a      	movs	r1, #10
 800baf6:	e00e      	b.n	800bb16 <_svfiprintf_r+0x102>
 800baf8:	9a05      	ldr	r2, [sp, #20]
 800bafa:	1d11      	adds	r1, r2, #4
 800bafc:	6812      	ldr	r2, [r2, #0]
 800bafe:	9105      	str	r1, [sp, #20]
 800bb00:	2a00      	cmp	r2, #0
 800bb02:	db01      	blt.n	800bb08 <_svfiprintf_r+0xf4>
 800bb04:	9209      	str	r2, [sp, #36]	; 0x24
 800bb06:	e004      	b.n	800bb12 <_svfiprintf_r+0xfe>
 800bb08:	4252      	negs	r2, r2
 800bb0a:	60ea      	str	r2, [r5, #12]
 800bb0c:	2202      	movs	r2, #2
 800bb0e:	4313      	orrs	r3, r2
 800bb10:	602b      	str	r3, [r5, #0]
 800bb12:	3401      	adds	r4, #1
 800bb14:	e00b      	b.n	800bb2e <_svfiprintf_r+0x11a>
 800bb16:	7822      	ldrb	r2, [r4, #0]
 800bb18:	3a30      	subs	r2, #48	; 0x30
 800bb1a:	2a09      	cmp	r2, #9
 800bb1c:	d804      	bhi.n	800bb28 <_svfiprintf_r+0x114>
 800bb1e:	434b      	muls	r3, r1
 800bb20:	3401      	adds	r4, #1
 800bb22:	189b      	adds	r3, r3, r2
 800bb24:	2001      	movs	r0, #1
 800bb26:	e7f6      	b.n	800bb16 <_svfiprintf_r+0x102>
 800bb28:	2800      	cmp	r0, #0
 800bb2a:	d000      	beq.n	800bb2e <_svfiprintf_r+0x11a>
 800bb2c:	9309      	str	r3, [sp, #36]	; 0x24
 800bb2e:	7823      	ldrb	r3, [r4, #0]
 800bb30:	2b2e      	cmp	r3, #46	; 0x2e
 800bb32:	d11e      	bne.n	800bb72 <_svfiprintf_r+0x15e>
 800bb34:	7863      	ldrb	r3, [r4, #1]
 800bb36:	2b2a      	cmp	r3, #42	; 0x2a
 800bb38:	d10a      	bne.n	800bb50 <_svfiprintf_r+0x13c>
 800bb3a:	9b05      	ldr	r3, [sp, #20]
 800bb3c:	3402      	adds	r4, #2
 800bb3e:	1d1a      	adds	r2, r3, #4
 800bb40:	681b      	ldr	r3, [r3, #0]
 800bb42:	9205      	str	r2, [sp, #20]
 800bb44:	2b00      	cmp	r3, #0
 800bb46:	da01      	bge.n	800bb4c <_svfiprintf_r+0x138>
 800bb48:	2301      	movs	r3, #1
 800bb4a:	425b      	negs	r3, r3
 800bb4c:	9307      	str	r3, [sp, #28]
 800bb4e:	e010      	b.n	800bb72 <_svfiprintf_r+0x15e>
 800bb50:	2300      	movs	r3, #0
 800bb52:	200a      	movs	r0, #10
 800bb54:	001a      	movs	r2, r3
 800bb56:	3401      	adds	r4, #1
 800bb58:	606b      	str	r3, [r5, #4]
 800bb5a:	7821      	ldrb	r1, [r4, #0]
 800bb5c:	3930      	subs	r1, #48	; 0x30
 800bb5e:	2909      	cmp	r1, #9
 800bb60:	d804      	bhi.n	800bb6c <_svfiprintf_r+0x158>
 800bb62:	4342      	muls	r2, r0
 800bb64:	3401      	adds	r4, #1
 800bb66:	1852      	adds	r2, r2, r1
 800bb68:	2301      	movs	r3, #1
 800bb6a:	e7f6      	b.n	800bb5a <_svfiprintf_r+0x146>
 800bb6c:	2b00      	cmp	r3, #0
 800bb6e:	d000      	beq.n	800bb72 <_svfiprintf_r+0x15e>
 800bb70:	9207      	str	r2, [sp, #28]
 800bb72:	4e23      	ldr	r6, [pc, #140]	; (800bc00 <_svfiprintf_r+0x1ec>)
 800bb74:	7821      	ldrb	r1, [r4, #0]
 800bb76:	2203      	movs	r2, #3
 800bb78:	0030      	movs	r0, r6
 800bb7a:	f000 f9d9 	bl	800bf30 <memchr>
 800bb7e:	2800      	cmp	r0, #0
 800bb80:	d006      	beq.n	800bb90 <_svfiprintf_r+0x17c>
 800bb82:	2340      	movs	r3, #64	; 0x40
 800bb84:	1b80      	subs	r0, r0, r6
 800bb86:	4083      	lsls	r3, r0
 800bb88:	682a      	ldr	r2, [r5, #0]
 800bb8a:	3401      	adds	r4, #1
 800bb8c:	4313      	orrs	r3, r2
 800bb8e:	602b      	str	r3, [r5, #0]
 800bb90:	7821      	ldrb	r1, [r4, #0]
 800bb92:	2206      	movs	r2, #6
 800bb94:	481b      	ldr	r0, [pc, #108]	; (800bc04 <_svfiprintf_r+0x1f0>)
 800bb96:	1c66      	adds	r6, r4, #1
 800bb98:	7629      	strb	r1, [r5, #24]
 800bb9a:	f000 f9c9 	bl	800bf30 <memchr>
 800bb9e:	2800      	cmp	r0, #0
 800bba0:	d012      	beq.n	800bbc8 <_svfiprintf_r+0x1b4>
 800bba2:	4b19      	ldr	r3, [pc, #100]	; (800bc08 <_svfiprintf_r+0x1f4>)
 800bba4:	2b00      	cmp	r3, #0
 800bba6:	d106      	bne.n	800bbb6 <_svfiprintf_r+0x1a2>
 800bba8:	2207      	movs	r2, #7
 800bbaa:	9b05      	ldr	r3, [sp, #20]
 800bbac:	3307      	adds	r3, #7
 800bbae:	4393      	bics	r3, r2
 800bbb0:	3308      	adds	r3, #8
 800bbb2:	9305      	str	r3, [sp, #20]
 800bbb4:	e014      	b.n	800bbe0 <_svfiprintf_r+0x1cc>
 800bbb6:	ab05      	add	r3, sp, #20
 800bbb8:	9300      	str	r3, [sp, #0]
 800bbba:	003a      	movs	r2, r7
 800bbbc:	4b13      	ldr	r3, [pc, #76]	; (800bc0c <_svfiprintf_r+0x1f8>)
 800bbbe:	0029      	movs	r1, r5
 800bbc0:	9802      	ldr	r0, [sp, #8]
 800bbc2:	e000      	b.n	800bbc6 <_svfiprintf_r+0x1b2>
 800bbc4:	bf00      	nop
 800bbc6:	e007      	b.n	800bbd8 <_svfiprintf_r+0x1c4>
 800bbc8:	ab05      	add	r3, sp, #20
 800bbca:	9300      	str	r3, [sp, #0]
 800bbcc:	003a      	movs	r2, r7
 800bbce:	4b0f      	ldr	r3, [pc, #60]	; (800bc0c <_svfiprintf_r+0x1f8>)
 800bbd0:	0029      	movs	r1, r5
 800bbd2:	9802      	ldr	r0, [sp, #8]
 800bbd4:	f000 f88a 	bl	800bcec <_printf_i>
 800bbd8:	9003      	str	r0, [sp, #12]
 800bbda:	9b03      	ldr	r3, [sp, #12]
 800bbdc:	3301      	adds	r3, #1
 800bbde:	d004      	beq.n	800bbea <_svfiprintf_r+0x1d6>
 800bbe0:	696b      	ldr	r3, [r5, #20]
 800bbe2:	9a03      	ldr	r2, [sp, #12]
 800bbe4:	189b      	adds	r3, r3, r2
 800bbe6:	616b      	str	r3, [r5, #20]
 800bbe8:	e735      	b.n	800ba56 <_svfiprintf_r+0x42>
 800bbea:	89bb      	ldrh	r3, [r7, #12]
 800bbec:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800bbee:	065b      	lsls	r3, r3, #25
 800bbf0:	d501      	bpl.n	800bbf6 <_svfiprintf_r+0x1e2>
 800bbf2:	2001      	movs	r0, #1
 800bbf4:	4240      	negs	r0, r0
 800bbf6:	b01f      	add	sp, #124	; 0x7c
 800bbf8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bbfa:	46c0      	nop			; (mov r8, r8)
 800bbfc:	0800c7f7 	.word	0x0800c7f7
 800bc00:	0800c7fd 	.word	0x0800c7fd
 800bc04:	0800c801 	.word	0x0800c801
 800bc08:	00000000 	.word	0x00000000
 800bc0c:	0800b951 	.word	0x0800b951

0800bc10 <_printf_common>:
 800bc10:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bc12:	0017      	movs	r7, r2
 800bc14:	9301      	str	r3, [sp, #4]
 800bc16:	688a      	ldr	r2, [r1, #8]
 800bc18:	690b      	ldr	r3, [r1, #16]
 800bc1a:	9000      	str	r0, [sp, #0]
 800bc1c:	000c      	movs	r4, r1
 800bc1e:	4293      	cmp	r3, r2
 800bc20:	da00      	bge.n	800bc24 <_printf_common+0x14>
 800bc22:	0013      	movs	r3, r2
 800bc24:	0022      	movs	r2, r4
 800bc26:	603b      	str	r3, [r7, #0]
 800bc28:	3243      	adds	r2, #67	; 0x43
 800bc2a:	7812      	ldrb	r2, [r2, #0]
 800bc2c:	2a00      	cmp	r2, #0
 800bc2e:	d001      	beq.n	800bc34 <_printf_common+0x24>
 800bc30:	3301      	adds	r3, #1
 800bc32:	603b      	str	r3, [r7, #0]
 800bc34:	6823      	ldr	r3, [r4, #0]
 800bc36:	069b      	lsls	r3, r3, #26
 800bc38:	d502      	bpl.n	800bc40 <_printf_common+0x30>
 800bc3a:	683b      	ldr	r3, [r7, #0]
 800bc3c:	3302      	adds	r3, #2
 800bc3e:	603b      	str	r3, [r7, #0]
 800bc40:	2506      	movs	r5, #6
 800bc42:	6823      	ldr	r3, [r4, #0]
 800bc44:	401d      	ands	r5, r3
 800bc46:	d01e      	beq.n	800bc86 <_printf_common+0x76>
 800bc48:	0023      	movs	r3, r4
 800bc4a:	3343      	adds	r3, #67	; 0x43
 800bc4c:	781b      	ldrb	r3, [r3, #0]
 800bc4e:	1e5a      	subs	r2, r3, #1
 800bc50:	4193      	sbcs	r3, r2
 800bc52:	6822      	ldr	r2, [r4, #0]
 800bc54:	0692      	lsls	r2, r2, #26
 800bc56:	d51c      	bpl.n	800bc92 <_printf_common+0x82>
 800bc58:	2030      	movs	r0, #48	; 0x30
 800bc5a:	18e1      	adds	r1, r4, r3
 800bc5c:	3143      	adds	r1, #67	; 0x43
 800bc5e:	7008      	strb	r0, [r1, #0]
 800bc60:	0021      	movs	r1, r4
 800bc62:	1c5a      	adds	r2, r3, #1
 800bc64:	3145      	adds	r1, #69	; 0x45
 800bc66:	7809      	ldrb	r1, [r1, #0]
 800bc68:	18a2      	adds	r2, r4, r2
 800bc6a:	3243      	adds	r2, #67	; 0x43
 800bc6c:	3302      	adds	r3, #2
 800bc6e:	7011      	strb	r1, [r2, #0]
 800bc70:	e00f      	b.n	800bc92 <_printf_common+0x82>
 800bc72:	0022      	movs	r2, r4
 800bc74:	2301      	movs	r3, #1
 800bc76:	3219      	adds	r2, #25
 800bc78:	9901      	ldr	r1, [sp, #4]
 800bc7a:	9800      	ldr	r0, [sp, #0]
 800bc7c:	9e08      	ldr	r6, [sp, #32]
 800bc7e:	47b0      	blx	r6
 800bc80:	1c43      	adds	r3, r0, #1
 800bc82:	d00e      	beq.n	800bca2 <_printf_common+0x92>
 800bc84:	3501      	adds	r5, #1
 800bc86:	68e3      	ldr	r3, [r4, #12]
 800bc88:	683a      	ldr	r2, [r7, #0]
 800bc8a:	1a9b      	subs	r3, r3, r2
 800bc8c:	429d      	cmp	r5, r3
 800bc8e:	dbf0      	blt.n	800bc72 <_printf_common+0x62>
 800bc90:	e7da      	b.n	800bc48 <_printf_common+0x38>
 800bc92:	0022      	movs	r2, r4
 800bc94:	9901      	ldr	r1, [sp, #4]
 800bc96:	3243      	adds	r2, #67	; 0x43
 800bc98:	9800      	ldr	r0, [sp, #0]
 800bc9a:	9d08      	ldr	r5, [sp, #32]
 800bc9c:	47a8      	blx	r5
 800bc9e:	1c43      	adds	r3, r0, #1
 800bca0:	d102      	bne.n	800bca8 <_printf_common+0x98>
 800bca2:	2001      	movs	r0, #1
 800bca4:	4240      	negs	r0, r0
 800bca6:	e020      	b.n	800bcea <_printf_common+0xda>
 800bca8:	2306      	movs	r3, #6
 800bcaa:	6820      	ldr	r0, [r4, #0]
 800bcac:	68e1      	ldr	r1, [r4, #12]
 800bcae:	683a      	ldr	r2, [r7, #0]
 800bcb0:	4003      	ands	r3, r0
 800bcb2:	2500      	movs	r5, #0
 800bcb4:	2b04      	cmp	r3, #4
 800bcb6:	d103      	bne.n	800bcc0 <_printf_common+0xb0>
 800bcb8:	1a8d      	subs	r5, r1, r2
 800bcba:	43eb      	mvns	r3, r5
 800bcbc:	17db      	asrs	r3, r3, #31
 800bcbe:	401d      	ands	r5, r3
 800bcc0:	68a3      	ldr	r3, [r4, #8]
 800bcc2:	6922      	ldr	r2, [r4, #16]
 800bcc4:	4293      	cmp	r3, r2
 800bcc6:	dd01      	ble.n	800bccc <_printf_common+0xbc>
 800bcc8:	1a9b      	subs	r3, r3, r2
 800bcca:	18ed      	adds	r5, r5, r3
 800bccc:	2700      	movs	r7, #0
 800bcce:	42bd      	cmp	r5, r7
 800bcd0:	d00a      	beq.n	800bce8 <_printf_common+0xd8>
 800bcd2:	0022      	movs	r2, r4
 800bcd4:	2301      	movs	r3, #1
 800bcd6:	321a      	adds	r2, #26
 800bcd8:	9901      	ldr	r1, [sp, #4]
 800bcda:	9800      	ldr	r0, [sp, #0]
 800bcdc:	9e08      	ldr	r6, [sp, #32]
 800bcde:	47b0      	blx	r6
 800bce0:	1c43      	adds	r3, r0, #1
 800bce2:	d0de      	beq.n	800bca2 <_printf_common+0x92>
 800bce4:	3701      	adds	r7, #1
 800bce6:	e7f2      	b.n	800bcce <_printf_common+0xbe>
 800bce8:	2000      	movs	r0, #0
 800bcea:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

0800bcec <_printf_i>:
 800bcec:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bcee:	b08b      	sub	sp, #44	; 0x2c
 800bcf0:	9206      	str	r2, [sp, #24]
 800bcf2:	000a      	movs	r2, r1
 800bcf4:	3243      	adds	r2, #67	; 0x43
 800bcf6:	9307      	str	r3, [sp, #28]
 800bcf8:	9005      	str	r0, [sp, #20]
 800bcfa:	9204      	str	r2, [sp, #16]
 800bcfc:	7e0a      	ldrb	r2, [r1, #24]
 800bcfe:	000c      	movs	r4, r1
 800bd00:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800bd02:	2a6e      	cmp	r2, #110	; 0x6e
 800bd04:	d100      	bne.n	800bd08 <_printf_i+0x1c>
 800bd06:	e0ab      	b.n	800be60 <_printf_i+0x174>
 800bd08:	d811      	bhi.n	800bd2e <_printf_i+0x42>
 800bd0a:	2a63      	cmp	r2, #99	; 0x63
 800bd0c:	d022      	beq.n	800bd54 <_printf_i+0x68>
 800bd0e:	d809      	bhi.n	800bd24 <_printf_i+0x38>
 800bd10:	2a00      	cmp	r2, #0
 800bd12:	d100      	bne.n	800bd16 <_printf_i+0x2a>
 800bd14:	e0b5      	b.n	800be82 <_printf_i+0x196>
 800bd16:	2a58      	cmp	r2, #88	; 0x58
 800bd18:	d000      	beq.n	800bd1c <_printf_i+0x30>
 800bd1a:	e0c5      	b.n	800bea8 <_printf_i+0x1bc>
 800bd1c:	3145      	adds	r1, #69	; 0x45
 800bd1e:	700a      	strb	r2, [r1, #0]
 800bd20:	4a81      	ldr	r2, [pc, #516]	; (800bf28 <_printf_i+0x23c>)
 800bd22:	e04f      	b.n	800bdc4 <_printf_i+0xd8>
 800bd24:	2a64      	cmp	r2, #100	; 0x64
 800bd26:	d01d      	beq.n	800bd64 <_printf_i+0x78>
 800bd28:	2a69      	cmp	r2, #105	; 0x69
 800bd2a:	d01b      	beq.n	800bd64 <_printf_i+0x78>
 800bd2c:	e0bc      	b.n	800bea8 <_printf_i+0x1bc>
 800bd2e:	2a73      	cmp	r2, #115	; 0x73
 800bd30:	d100      	bne.n	800bd34 <_printf_i+0x48>
 800bd32:	e0aa      	b.n	800be8a <_printf_i+0x19e>
 800bd34:	d809      	bhi.n	800bd4a <_printf_i+0x5e>
 800bd36:	2a6f      	cmp	r2, #111	; 0x6f
 800bd38:	d029      	beq.n	800bd8e <_printf_i+0xa2>
 800bd3a:	2a70      	cmp	r2, #112	; 0x70
 800bd3c:	d000      	beq.n	800bd40 <_printf_i+0x54>
 800bd3e:	e0b3      	b.n	800bea8 <_printf_i+0x1bc>
 800bd40:	2220      	movs	r2, #32
 800bd42:	6809      	ldr	r1, [r1, #0]
 800bd44:	430a      	orrs	r2, r1
 800bd46:	6022      	str	r2, [r4, #0]
 800bd48:	e037      	b.n	800bdba <_printf_i+0xce>
 800bd4a:	2a75      	cmp	r2, #117	; 0x75
 800bd4c:	d01f      	beq.n	800bd8e <_printf_i+0xa2>
 800bd4e:	2a78      	cmp	r2, #120	; 0x78
 800bd50:	d033      	beq.n	800bdba <_printf_i+0xce>
 800bd52:	e0a9      	b.n	800bea8 <_printf_i+0x1bc>
 800bd54:	000e      	movs	r6, r1
 800bd56:	681a      	ldr	r2, [r3, #0]
 800bd58:	3642      	adds	r6, #66	; 0x42
 800bd5a:	1d11      	adds	r1, r2, #4
 800bd5c:	6019      	str	r1, [r3, #0]
 800bd5e:	6813      	ldr	r3, [r2, #0]
 800bd60:	7033      	strb	r3, [r6, #0]
 800bd62:	e0a4      	b.n	800beae <_printf_i+0x1c2>
 800bd64:	6821      	ldr	r1, [r4, #0]
 800bd66:	681a      	ldr	r2, [r3, #0]
 800bd68:	0608      	lsls	r0, r1, #24
 800bd6a:	d406      	bmi.n	800bd7a <_printf_i+0x8e>
 800bd6c:	0649      	lsls	r1, r1, #25
 800bd6e:	d504      	bpl.n	800bd7a <_printf_i+0x8e>
 800bd70:	1d11      	adds	r1, r2, #4
 800bd72:	6019      	str	r1, [r3, #0]
 800bd74:	2300      	movs	r3, #0
 800bd76:	5ed5      	ldrsh	r5, [r2, r3]
 800bd78:	e002      	b.n	800bd80 <_printf_i+0x94>
 800bd7a:	1d11      	adds	r1, r2, #4
 800bd7c:	6019      	str	r1, [r3, #0]
 800bd7e:	6815      	ldr	r5, [r2, #0]
 800bd80:	2d00      	cmp	r5, #0
 800bd82:	da3b      	bge.n	800bdfc <_printf_i+0x110>
 800bd84:	232d      	movs	r3, #45	; 0x2d
 800bd86:	9a04      	ldr	r2, [sp, #16]
 800bd88:	426d      	negs	r5, r5
 800bd8a:	7013      	strb	r3, [r2, #0]
 800bd8c:	e036      	b.n	800bdfc <_printf_i+0x110>
 800bd8e:	6821      	ldr	r1, [r4, #0]
 800bd90:	681a      	ldr	r2, [r3, #0]
 800bd92:	0608      	lsls	r0, r1, #24
 800bd94:	d406      	bmi.n	800bda4 <_printf_i+0xb8>
 800bd96:	0649      	lsls	r1, r1, #25
 800bd98:	d504      	bpl.n	800bda4 <_printf_i+0xb8>
 800bd9a:	6815      	ldr	r5, [r2, #0]
 800bd9c:	1d11      	adds	r1, r2, #4
 800bd9e:	6019      	str	r1, [r3, #0]
 800bda0:	b2ad      	uxth	r5, r5
 800bda2:	e002      	b.n	800bdaa <_printf_i+0xbe>
 800bda4:	1d11      	adds	r1, r2, #4
 800bda6:	6019      	str	r1, [r3, #0]
 800bda8:	6815      	ldr	r5, [r2, #0]
 800bdaa:	4b5f      	ldr	r3, [pc, #380]	; (800bf28 <_printf_i+0x23c>)
 800bdac:	7e22      	ldrb	r2, [r4, #24]
 800bdae:	9303      	str	r3, [sp, #12]
 800bdb0:	2708      	movs	r7, #8
 800bdb2:	2a6f      	cmp	r2, #111	; 0x6f
 800bdb4:	d01d      	beq.n	800bdf2 <_printf_i+0x106>
 800bdb6:	270a      	movs	r7, #10
 800bdb8:	e01b      	b.n	800bdf2 <_printf_i+0x106>
 800bdba:	0022      	movs	r2, r4
 800bdbc:	2178      	movs	r1, #120	; 0x78
 800bdbe:	3245      	adds	r2, #69	; 0x45
 800bdc0:	7011      	strb	r1, [r2, #0]
 800bdc2:	4a5a      	ldr	r2, [pc, #360]	; (800bf2c <_printf_i+0x240>)
 800bdc4:	6819      	ldr	r1, [r3, #0]
 800bdc6:	9203      	str	r2, [sp, #12]
 800bdc8:	1d08      	adds	r0, r1, #4
 800bdca:	6822      	ldr	r2, [r4, #0]
 800bdcc:	6018      	str	r0, [r3, #0]
 800bdce:	680d      	ldr	r5, [r1, #0]
 800bdd0:	0610      	lsls	r0, r2, #24
 800bdd2:	d402      	bmi.n	800bdda <_printf_i+0xee>
 800bdd4:	0650      	lsls	r0, r2, #25
 800bdd6:	d500      	bpl.n	800bdda <_printf_i+0xee>
 800bdd8:	b2ad      	uxth	r5, r5
 800bdda:	07d3      	lsls	r3, r2, #31
 800bddc:	d502      	bpl.n	800bde4 <_printf_i+0xf8>
 800bdde:	2320      	movs	r3, #32
 800bde0:	431a      	orrs	r2, r3
 800bde2:	6022      	str	r2, [r4, #0]
 800bde4:	2710      	movs	r7, #16
 800bde6:	2d00      	cmp	r5, #0
 800bde8:	d103      	bne.n	800bdf2 <_printf_i+0x106>
 800bdea:	2320      	movs	r3, #32
 800bdec:	6822      	ldr	r2, [r4, #0]
 800bdee:	439a      	bics	r2, r3
 800bdf0:	6022      	str	r2, [r4, #0]
 800bdf2:	0023      	movs	r3, r4
 800bdf4:	2200      	movs	r2, #0
 800bdf6:	3343      	adds	r3, #67	; 0x43
 800bdf8:	701a      	strb	r2, [r3, #0]
 800bdfa:	e002      	b.n	800be02 <_printf_i+0x116>
 800bdfc:	270a      	movs	r7, #10
 800bdfe:	4b4a      	ldr	r3, [pc, #296]	; (800bf28 <_printf_i+0x23c>)
 800be00:	9303      	str	r3, [sp, #12]
 800be02:	6863      	ldr	r3, [r4, #4]
 800be04:	60a3      	str	r3, [r4, #8]
 800be06:	2b00      	cmp	r3, #0
 800be08:	db09      	blt.n	800be1e <_printf_i+0x132>
 800be0a:	2204      	movs	r2, #4
 800be0c:	6821      	ldr	r1, [r4, #0]
 800be0e:	4391      	bics	r1, r2
 800be10:	6021      	str	r1, [r4, #0]
 800be12:	2d00      	cmp	r5, #0
 800be14:	d105      	bne.n	800be22 <_printf_i+0x136>
 800be16:	9e04      	ldr	r6, [sp, #16]
 800be18:	2b00      	cmp	r3, #0
 800be1a:	d011      	beq.n	800be40 <_printf_i+0x154>
 800be1c:	e07b      	b.n	800bf16 <_printf_i+0x22a>
 800be1e:	2d00      	cmp	r5, #0
 800be20:	d079      	beq.n	800bf16 <_printf_i+0x22a>
 800be22:	9e04      	ldr	r6, [sp, #16]
 800be24:	0028      	movs	r0, r5
 800be26:	0039      	movs	r1, r7
 800be28:	f7f4 f9f4 	bl	8000214 <__aeabi_uidivmod>
 800be2c:	9b03      	ldr	r3, [sp, #12]
 800be2e:	3e01      	subs	r6, #1
 800be30:	5c5b      	ldrb	r3, [r3, r1]
 800be32:	0028      	movs	r0, r5
 800be34:	7033      	strb	r3, [r6, #0]
 800be36:	0039      	movs	r1, r7
 800be38:	f7f4 f966 	bl	8000108 <__aeabi_uidiv>
 800be3c:	1e05      	subs	r5, r0, #0
 800be3e:	d1f1      	bne.n	800be24 <_printf_i+0x138>
 800be40:	2f08      	cmp	r7, #8
 800be42:	d109      	bne.n	800be58 <_printf_i+0x16c>
 800be44:	6823      	ldr	r3, [r4, #0]
 800be46:	07db      	lsls	r3, r3, #31
 800be48:	d506      	bpl.n	800be58 <_printf_i+0x16c>
 800be4a:	6863      	ldr	r3, [r4, #4]
 800be4c:	6922      	ldr	r2, [r4, #16]
 800be4e:	4293      	cmp	r3, r2
 800be50:	dc02      	bgt.n	800be58 <_printf_i+0x16c>
 800be52:	2330      	movs	r3, #48	; 0x30
 800be54:	3e01      	subs	r6, #1
 800be56:	7033      	strb	r3, [r6, #0]
 800be58:	9b04      	ldr	r3, [sp, #16]
 800be5a:	1b9b      	subs	r3, r3, r6
 800be5c:	6123      	str	r3, [r4, #16]
 800be5e:	e02b      	b.n	800beb8 <_printf_i+0x1cc>
 800be60:	6809      	ldr	r1, [r1, #0]
 800be62:	681a      	ldr	r2, [r3, #0]
 800be64:	0608      	lsls	r0, r1, #24
 800be66:	d407      	bmi.n	800be78 <_printf_i+0x18c>
 800be68:	0649      	lsls	r1, r1, #25
 800be6a:	d505      	bpl.n	800be78 <_printf_i+0x18c>
 800be6c:	1d11      	adds	r1, r2, #4
 800be6e:	6019      	str	r1, [r3, #0]
 800be70:	6813      	ldr	r3, [r2, #0]
 800be72:	8aa2      	ldrh	r2, [r4, #20]
 800be74:	801a      	strh	r2, [r3, #0]
 800be76:	e004      	b.n	800be82 <_printf_i+0x196>
 800be78:	1d11      	adds	r1, r2, #4
 800be7a:	6019      	str	r1, [r3, #0]
 800be7c:	6813      	ldr	r3, [r2, #0]
 800be7e:	6962      	ldr	r2, [r4, #20]
 800be80:	601a      	str	r2, [r3, #0]
 800be82:	2300      	movs	r3, #0
 800be84:	9e04      	ldr	r6, [sp, #16]
 800be86:	6123      	str	r3, [r4, #16]
 800be88:	e016      	b.n	800beb8 <_printf_i+0x1cc>
 800be8a:	681a      	ldr	r2, [r3, #0]
 800be8c:	1d11      	adds	r1, r2, #4
 800be8e:	6019      	str	r1, [r3, #0]
 800be90:	6816      	ldr	r6, [r2, #0]
 800be92:	2100      	movs	r1, #0
 800be94:	6862      	ldr	r2, [r4, #4]
 800be96:	0030      	movs	r0, r6
 800be98:	f000 f84a 	bl	800bf30 <memchr>
 800be9c:	2800      	cmp	r0, #0
 800be9e:	d001      	beq.n	800bea4 <_printf_i+0x1b8>
 800bea0:	1b80      	subs	r0, r0, r6
 800bea2:	6060      	str	r0, [r4, #4]
 800bea4:	6863      	ldr	r3, [r4, #4]
 800bea6:	e003      	b.n	800beb0 <_printf_i+0x1c4>
 800bea8:	0026      	movs	r6, r4
 800beaa:	3642      	adds	r6, #66	; 0x42
 800beac:	7032      	strb	r2, [r6, #0]
 800beae:	2301      	movs	r3, #1
 800beb0:	6123      	str	r3, [r4, #16]
 800beb2:	2300      	movs	r3, #0
 800beb4:	9a04      	ldr	r2, [sp, #16]
 800beb6:	7013      	strb	r3, [r2, #0]
 800beb8:	9b07      	ldr	r3, [sp, #28]
 800beba:	aa09      	add	r2, sp, #36	; 0x24
 800bebc:	9300      	str	r3, [sp, #0]
 800bebe:	0021      	movs	r1, r4
 800bec0:	9b06      	ldr	r3, [sp, #24]
 800bec2:	9805      	ldr	r0, [sp, #20]
 800bec4:	f7ff fea4 	bl	800bc10 <_printf_common>
 800bec8:	1c43      	adds	r3, r0, #1
 800beca:	d102      	bne.n	800bed2 <_printf_i+0x1e6>
 800becc:	2001      	movs	r0, #1
 800bece:	4240      	negs	r0, r0
 800bed0:	e027      	b.n	800bf22 <_printf_i+0x236>
 800bed2:	6923      	ldr	r3, [r4, #16]
 800bed4:	0032      	movs	r2, r6
 800bed6:	9906      	ldr	r1, [sp, #24]
 800bed8:	9805      	ldr	r0, [sp, #20]
 800beda:	9d07      	ldr	r5, [sp, #28]
 800bedc:	47a8      	blx	r5
 800bede:	1c43      	adds	r3, r0, #1
 800bee0:	d0f4      	beq.n	800becc <_printf_i+0x1e0>
 800bee2:	6823      	ldr	r3, [r4, #0]
 800bee4:	2500      	movs	r5, #0
 800bee6:	079b      	lsls	r3, r3, #30
 800bee8:	d40f      	bmi.n	800bf0a <_printf_i+0x21e>
 800beea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800beec:	68e0      	ldr	r0, [r4, #12]
 800beee:	4298      	cmp	r0, r3
 800bef0:	da17      	bge.n	800bf22 <_printf_i+0x236>
 800bef2:	0018      	movs	r0, r3
 800bef4:	e015      	b.n	800bf22 <_printf_i+0x236>
 800bef6:	0022      	movs	r2, r4
 800bef8:	2301      	movs	r3, #1
 800befa:	3219      	adds	r2, #25
 800befc:	9906      	ldr	r1, [sp, #24]
 800befe:	9805      	ldr	r0, [sp, #20]
 800bf00:	9e07      	ldr	r6, [sp, #28]
 800bf02:	47b0      	blx	r6
 800bf04:	1c43      	adds	r3, r0, #1
 800bf06:	d0e1      	beq.n	800becc <_printf_i+0x1e0>
 800bf08:	3501      	adds	r5, #1
 800bf0a:	68e3      	ldr	r3, [r4, #12]
 800bf0c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bf0e:	1a9b      	subs	r3, r3, r2
 800bf10:	429d      	cmp	r5, r3
 800bf12:	dbf0      	blt.n	800bef6 <_printf_i+0x20a>
 800bf14:	e7e9      	b.n	800beea <_printf_i+0x1fe>
 800bf16:	0026      	movs	r6, r4
 800bf18:	9b03      	ldr	r3, [sp, #12]
 800bf1a:	3642      	adds	r6, #66	; 0x42
 800bf1c:	781b      	ldrb	r3, [r3, #0]
 800bf1e:	7033      	strb	r3, [r6, #0]
 800bf20:	e78e      	b.n	800be40 <_printf_i+0x154>
 800bf22:	b00b      	add	sp, #44	; 0x2c
 800bf24:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bf26:	46c0      	nop			; (mov r8, r8)
 800bf28:	0800c808 	.word	0x0800c808
 800bf2c:	0800c819 	.word	0x0800c819

0800bf30 <memchr>:
 800bf30:	b2c9      	uxtb	r1, r1
 800bf32:	1882      	adds	r2, r0, r2
 800bf34:	4290      	cmp	r0, r2
 800bf36:	d004      	beq.n	800bf42 <memchr+0x12>
 800bf38:	7803      	ldrb	r3, [r0, #0]
 800bf3a:	428b      	cmp	r3, r1
 800bf3c:	d002      	beq.n	800bf44 <memchr+0x14>
 800bf3e:	3001      	adds	r0, #1
 800bf40:	e7f8      	b.n	800bf34 <memchr+0x4>
 800bf42:	2000      	movs	r0, #0
 800bf44:	4770      	bx	lr

0800bf46 <memmove>:
 800bf46:	b510      	push	{r4, lr}
 800bf48:	4288      	cmp	r0, r1
 800bf4a:	d902      	bls.n	800bf52 <memmove+0xc>
 800bf4c:	188b      	adds	r3, r1, r2
 800bf4e:	4298      	cmp	r0, r3
 800bf50:	d301      	bcc.n	800bf56 <memmove+0x10>
 800bf52:	2300      	movs	r3, #0
 800bf54:	e005      	b.n	800bf62 <memmove+0x1c>
 800bf56:	1a9b      	subs	r3, r3, r2
 800bf58:	3a01      	subs	r2, #1
 800bf5a:	d308      	bcc.n	800bf6e <memmove+0x28>
 800bf5c:	5c99      	ldrb	r1, [r3, r2]
 800bf5e:	5481      	strb	r1, [r0, r2]
 800bf60:	e7fa      	b.n	800bf58 <memmove+0x12>
 800bf62:	4293      	cmp	r3, r2
 800bf64:	d003      	beq.n	800bf6e <memmove+0x28>
 800bf66:	5ccc      	ldrb	r4, [r1, r3]
 800bf68:	54c4      	strb	r4, [r0, r3]
 800bf6a:	3301      	adds	r3, #1
 800bf6c:	e7f9      	b.n	800bf62 <memmove+0x1c>
 800bf6e:	bd10      	pop	{r4, pc}

0800bf70 <_free_r>:
 800bf70:	b570      	push	{r4, r5, r6, lr}
 800bf72:	0005      	movs	r5, r0
 800bf74:	2900      	cmp	r1, #0
 800bf76:	d044      	beq.n	800c002 <_free_r+0x92>
 800bf78:	1f0c      	subs	r4, r1, #4
 800bf7a:	6823      	ldr	r3, [r4, #0]
 800bf7c:	2b00      	cmp	r3, #0
 800bf7e:	da00      	bge.n	800bf82 <_free_r+0x12>
 800bf80:	18e4      	adds	r4, r4, r3
 800bf82:	0028      	movs	r0, r5
 800bf84:	f000 f8d8 	bl	800c138 <__malloc_lock>
 800bf88:	4a1e      	ldr	r2, [pc, #120]	; (800c004 <_free_r+0x94>)
 800bf8a:	6813      	ldr	r3, [r2, #0]
 800bf8c:	0011      	movs	r1, r2
 800bf8e:	2b00      	cmp	r3, #0
 800bf90:	d102      	bne.n	800bf98 <_free_r+0x28>
 800bf92:	6063      	str	r3, [r4, #4]
 800bf94:	6014      	str	r4, [r2, #0]
 800bf96:	e031      	b.n	800bffc <_free_r+0x8c>
 800bf98:	42a3      	cmp	r3, r4
 800bf9a:	d90d      	bls.n	800bfb8 <_free_r+0x48>
 800bf9c:	6822      	ldr	r2, [r4, #0]
 800bf9e:	18a0      	adds	r0, r4, r2
 800bfa0:	4283      	cmp	r3, r0
 800bfa2:	d103      	bne.n	800bfac <_free_r+0x3c>
 800bfa4:	6818      	ldr	r0, [r3, #0]
 800bfa6:	685b      	ldr	r3, [r3, #4]
 800bfa8:	1882      	adds	r2, r0, r2
 800bfaa:	6022      	str	r2, [r4, #0]
 800bfac:	6063      	str	r3, [r4, #4]
 800bfae:	600c      	str	r4, [r1, #0]
 800bfb0:	e024      	b.n	800bffc <_free_r+0x8c>
 800bfb2:	42a2      	cmp	r2, r4
 800bfb4:	d803      	bhi.n	800bfbe <_free_r+0x4e>
 800bfb6:	0013      	movs	r3, r2
 800bfb8:	685a      	ldr	r2, [r3, #4]
 800bfba:	2a00      	cmp	r2, #0
 800bfbc:	d1f9      	bne.n	800bfb2 <_free_r+0x42>
 800bfbe:	681e      	ldr	r6, [r3, #0]
 800bfc0:	1998      	adds	r0, r3, r6
 800bfc2:	42a0      	cmp	r0, r4
 800bfc4:	d10b      	bne.n	800bfde <_free_r+0x6e>
 800bfc6:	6821      	ldr	r1, [r4, #0]
 800bfc8:	1871      	adds	r1, r6, r1
 800bfca:	1858      	adds	r0, r3, r1
 800bfcc:	6019      	str	r1, [r3, #0]
 800bfce:	4282      	cmp	r2, r0
 800bfd0:	d114      	bne.n	800bffc <_free_r+0x8c>
 800bfd2:	6810      	ldr	r0, [r2, #0]
 800bfd4:	6852      	ldr	r2, [r2, #4]
 800bfd6:	1841      	adds	r1, r0, r1
 800bfd8:	6019      	str	r1, [r3, #0]
 800bfda:	605a      	str	r2, [r3, #4]
 800bfdc:	e00e      	b.n	800bffc <_free_r+0x8c>
 800bfde:	42a0      	cmp	r0, r4
 800bfe0:	d902      	bls.n	800bfe8 <_free_r+0x78>
 800bfe2:	230c      	movs	r3, #12
 800bfe4:	602b      	str	r3, [r5, #0]
 800bfe6:	e009      	b.n	800bffc <_free_r+0x8c>
 800bfe8:	6821      	ldr	r1, [r4, #0]
 800bfea:	1860      	adds	r0, r4, r1
 800bfec:	4282      	cmp	r2, r0
 800bfee:	d103      	bne.n	800bff8 <_free_r+0x88>
 800bff0:	6810      	ldr	r0, [r2, #0]
 800bff2:	6852      	ldr	r2, [r2, #4]
 800bff4:	1841      	adds	r1, r0, r1
 800bff6:	6021      	str	r1, [r4, #0]
 800bff8:	6062      	str	r2, [r4, #4]
 800bffa:	605c      	str	r4, [r3, #4]
 800bffc:	0028      	movs	r0, r5
 800bffe:	f000 f89c 	bl	800c13a <__malloc_unlock>
 800c002:	bd70      	pop	{r4, r5, r6, pc}
 800c004:	2000055c 	.word	0x2000055c

0800c008 <_malloc_r>:
 800c008:	2303      	movs	r3, #3
 800c00a:	b570      	push	{r4, r5, r6, lr}
 800c00c:	1ccd      	adds	r5, r1, #3
 800c00e:	439d      	bics	r5, r3
 800c010:	3508      	adds	r5, #8
 800c012:	0006      	movs	r6, r0
 800c014:	2d0c      	cmp	r5, #12
 800c016:	d201      	bcs.n	800c01c <_malloc_r+0x14>
 800c018:	250c      	movs	r5, #12
 800c01a:	e001      	b.n	800c020 <_malloc_r+0x18>
 800c01c:	2d00      	cmp	r5, #0
 800c01e:	db01      	blt.n	800c024 <_malloc_r+0x1c>
 800c020:	42a9      	cmp	r1, r5
 800c022:	d902      	bls.n	800c02a <_malloc_r+0x22>
 800c024:	230c      	movs	r3, #12
 800c026:	6033      	str	r3, [r6, #0]
 800c028:	e048      	b.n	800c0bc <_malloc_r+0xb4>
 800c02a:	0030      	movs	r0, r6
 800c02c:	f000 f884 	bl	800c138 <__malloc_lock>
 800c030:	4b23      	ldr	r3, [pc, #140]	; (800c0c0 <_malloc_r+0xb8>)
 800c032:	681c      	ldr	r4, [r3, #0]
 800c034:	001a      	movs	r2, r3
 800c036:	0021      	movs	r1, r4
 800c038:	2900      	cmp	r1, #0
 800c03a:	d013      	beq.n	800c064 <_malloc_r+0x5c>
 800c03c:	680b      	ldr	r3, [r1, #0]
 800c03e:	1b5b      	subs	r3, r3, r5
 800c040:	d40d      	bmi.n	800c05e <_malloc_r+0x56>
 800c042:	2b0b      	cmp	r3, #11
 800c044:	d902      	bls.n	800c04c <_malloc_r+0x44>
 800c046:	600b      	str	r3, [r1, #0]
 800c048:	18cc      	adds	r4, r1, r3
 800c04a:	e01e      	b.n	800c08a <_malloc_r+0x82>
 800c04c:	428c      	cmp	r4, r1
 800c04e:	d102      	bne.n	800c056 <_malloc_r+0x4e>
 800c050:	6863      	ldr	r3, [r4, #4]
 800c052:	6013      	str	r3, [r2, #0]
 800c054:	e01a      	b.n	800c08c <_malloc_r+0x84>
 800c056:	684b      	ldr	r3, [r1, #4]
 800c058:	6063      	str	r3, [r4, #4]
 800c05a:	000c      	movs	r4, r1
 800c05c:	e016      	b.n	800c08c <_malloc_r+0x84>
 800c05e:	000c      	movs	r4, r1
 800c060:	6849      	ldr	r1, [r1, #4]
 800c062:	e7e9      	b.n	800c038 <_malloc_r+0x30>
 800c064:	4c17      	ldr	r4, [pc, #92]	; (800c0c4 <_malloc_r+0xbc>)
 800c066:	6823      	ldr	r3, [r4, #0]
 800c068:	2b00      	cmp	r3, #0
 800c06a:	d103      	bne.n	800c074 <_malloc_r+0x6c>
 800c06c:	0030      	movs	r0, r6
 800c06e:	f000 f851 	bl	800c114 <_sbrk_r>
 800c072:	6020      	str	r0, [r4, #0]
 800c074:	0029      	movs	r1, r5
 800c076:	0030      	movs	r0, r6
 800c078:	f000 f84c 	bl	800c114 <_sbrk_r>
 800c07c:	1c43      	adds	r3, r0, #1
 800c07e:	d018      	beq.n	800c0b2 <_malloc_r+0xaa>
 800c080:	2303      	movs	r3, #3
 800c082:	1cc4      	adds	r4, r0, #3
 800c084:	439c      	bics	r4, r3
 800c086:	42a0      	cmp	r0, r4
 800c088:	d10d      	bne.n	800c0a6 <_malloc_r+0x9e>
 800c08a:	6025      	str	r5, [r4, #0]
 800c08c:	0030      	movs	r0, r6
 800c08e:	f000 f854 	bl	800c13a <__malloc_unlock>
 800c092:	0020      	movs	r0, r4
 800c094:	2207      	movs	r2, #7
 800c096:	300b      	adds	r0, #11
 800c098:	1d23      	adds	r3, r4, #4
 800c09a:	4390      	bics	r0, r2
 800c09c:	1ac3      	subs	r3, r0, r3
 800c09e:	d00e      	beq.n	800c0be <_malloc_r+0xb6>
 800c0a0:	425a      	negs	r2, r3
 800c0a2:	50e2      	str	r2, [r4, r3]
 800c0a4:	e00b      	b.n	800c0be <_malloc_r+0xb6>
 800c0a6:	1a21      	subs	r1, r4, r0
 800c0a8:	0030      	movs	r0, r6
 800c0aa:	f000 f833 	bl	800c114 <_sbrk_r>
 800c0ae:	1c43      	adds	r3, r0, #1
 800c0b0:	d1eb      	bne.n	800c08a <_malloc_r+0x82>
 800c0b2:	230c      	movs	r3, #12
 800c0b4:	0030      	movs	r0, r6
 800c0b6:	6033      	str	r3, [r6, #0]
 800c0b8:	f000 f83f 	bl	800c13a <__malloc_unlock>
 800c0bc:	2000      	movs	r0, #0
 800c0be:	bd70      	pop	{r4, r5, r6, pc}
 800c0c0:	2000055c 	.word	0x2000055c
 800c0c4:	20000558 	.word	0x20000558

0800c0c8 <_realloc_r>:
 800c0c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c0ca:	0006      	movs	r6, r0
 800c0cc:	000c      	movs	r4, r1
 800c0ce:	0015      	movs	r5, r2
 800c0d0:	2900      	cmp	r1, #0
 800c0d2:	d104      	bne.n	800c0de <_realloc_r+0x16>
 800c0d4:	0011      	movs	r1, r2
 800c0d6:	f7ff ff97 	bl	800c008 <_malloc_r>
 800c0da:	0004      	movs	r4, r0
 800c0dc:	e018      	b.n	800c110 <_realloc_r+0x48>
 800c0de:	2a00      	cmp	r2, #0
 800c0e0:	d103      	bne.n	800c0ea <_realloc_r+0x22>
 800c0e2:	f7ff ff45 	bl	800bf70 <_free_r>
 800c0e6:	002c      	movs	r4, r5
 800c0e8:	e012      	b.n	800c110 <_realloc_r+0x48>
 800c0ea:	f000 f827 	bl	800c13c <_malloc_usable_size_r>
 800c0ee:	4285      	cmp	r5, r0
 800c0f0:	d90e      	bls.n	800c110 <_realloc_r+0x48>
 800c0f2:	0029      	movs	r1, r5
 800c0f4:	0030      	movs	r0, r6
 800c0f6:	f7ff ff87 	bl	800c008 <_malloc_r>
 800c0fa:	1e07      	subs	r7, r0, #0
 800c0fc:	d007      	beq.n	800c10e <_realloc_r+0x46>
 800c0fe:	0021      	movs	r1, r4
 800c100:	002a      	movs	r2, r5
 800c102:	f7ff fbdd 	bl	800b8c0 <memcpy>
 800c106:	0021      	movs	r1, r4
 800c108:	0030      	movs	r0, r6
 800c10a:	f7ff ff31 	bl	800bf70 <_free_r>
 800c10e:	003c      	movs	r4, r7
 800c110:	0020      	movs	r0, r4
 800c112:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800c114 <_sbrk_r>:
 800c114:	2300      	movs	r3, #0
 800c116:	b570      	push	{r4, r5, r6, lr}
 800c118:	4c06      	ldr	r4, [pc, #24]	; (800c134 <_sbrk_r+0x20>)
 800c11a:	0005      	movs	r5, r0
 800c11c:	0008      	movs	r0, r1
 800c11e:	6023      	str	r3, [r4, #0]
 800c120:	f000 f96e 	bl	800c400 <_sbrk>
 800c124:	1c43      	adds	r3, r0, #1
 800c126:	d103      	bne.n	800c130 <_sbrk_r+0x1c>
 800c128:	6823      	ldr	r3, [r4, #0]
 800c12a:	2b00      	cmp	r3, #0
 800c12c:	d000      	beq.n	800c130 <_sbrk_r+0x1c>
 800c12e:	602b      	str	r3, [r5, #0]
 800c130:	bd70      	pop	{r4, r5, r6, pc}
 800c132:	46c0      	nop			; (mov r8, r8)
 800c134:	200007dc 	.word	0x200007dc

0800c138 <__malloc_lock>:
 800c138:	4770      	bx	lr

0800c13a <__malloc_unlock>:
 800c13a:	4770      	bx	lr

0800c13c <_malloc_usable_size_r>:
 800c13c:	1f0b      	subs	r3, r1, #4
 800c13e:	681a      	ldr	r2, [r3, #0]
 800c140:	1f10      	subs	r0, r2, #4
 800c142:	2a00      	cmp	r2, #0
 800c144:	da04      	bge.n	800c150 <_malloc_usable_size_r+0x14>
 800c146:	1889      	adds	r1, r1, r2
 800c148:	3904      	subs	r1, #4
 800c14a:	680b      	ldr	r3, [r1, #0]
 800c14c:	18d0      	adds	r0, r2, r3
 800c14e:	3804      	subs	r0, #4
 800c150:	4770      	bx	lr
	...

0800c154 <ceil>:
 800c154:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c156:	004b      	lsls	r3, r1, #1
 800c158:	4a3a      	ldr	r2, [pc, #232]	; (800c244 <ceil+0xf0>)
 800c15a:	0d5b      	lsrs	r3, r3, #21
 800c15c:	b085      	sub	sp, #20
 800c15e:	189a      	adds	r2, r3, r2
 800c160:	0007      	movs	r7, r0
 800c162:	000d      	movs	r5, r1
 800c164:	9003      	str	r0, [sp, #12]
 800c166:	000c      	movs	r4, r1
 800c168:	0006      	movs	r6, r0
 800c16a:	9201      	str	r2, [sp, #4]
 800c16c:	2a13      	cmp	r2, #19
 800c16e:	dc2e      	bgt.n	800c1ce <ceil+0x7a>
 800c170:	2a00      	cmp	r2, #0
 800c172:	da10      	bge.n	800c196 <ceil+0x42>
 800c174:	4a34      	ldr	r2, [pc, #208]	; (800c248 <ceil+0xf4>)
 800c176:	4b35      	ldr	r3, [pc, #212]	; (800c24c <ceil+0xf8>)
 800c178:	f7f4 fa78 	bl	800066c <__aeabi_dadd>
 800c17c:	2200      	movs	r2, #0
 800c17e:	2300      	movs	r3, #0
 800c180:	f7f4 f962 	bl	8000448 <__aeabi_dcmpgt>
 800c184:	2800      	cmp	r0, #0
 800c186:	d058      	beq.n	800c23a <ceil+0xe6>
 800c188:	2d00      	cmp	r5, #0
 800c18a:	db50      	blt.n	800c22e <ceil+0xda>
 800c18c:	433d      	orrs	r5, r7
 800c18e:	d052      	beq.n	800c236 <ceil+0xe2>
 800c190:	2600      	movs	r6, #0
 800c192:	4c2f      	ldr	r4, [pc, #188]	; (800c250 <ceil+0xfc>)
 800c194:	e051      	b.n	800c23a <ceil+0xe6>
 800c196:	4b2f      	ldr	r3, [pc, #188]	; (800c254 <ceil+0x100>)
 800c198:	9a01      	ldr	r2, [sp, #4]
 800c19a:	4113      	asrs	r3, r2
 800c19c:	9302      	str	r3, [sp, #8]
 800c19e:	400b      	ands	r3, r1
 800c1a0:	4303      	orrs	r3, r0
 800c1a2:	d04c      	beq.n	800c23e <ceil+0xea>
 800c1a4:	4a28      	ldr	r2, [pc, #160]	; (800c248 <ceil+0xf4>)
 800c1a6:	4b29      	ldr	r3, [pc, #164]	; (800c24c <ceil+0xf8>)
 800c1a8:	f7f4 fa60 	bl	800066c <__aeabi_dadd>
 800c1ac:	2200      	movs	r2, #0
 800c1ae:	2300      	movs	r3, #0
 800c1b0:	f7f4 f94a 	bl	8000448 <__aeabi_dcmpgt>
 800c1b4:	2800      	cmp	r0, #0
 800c1b6:	d040      	beq.n	800c23a <ceil+0xe6>
 800c1b8:	2d00      	cmp	r5, #0
 800c1ba:	dd04      	ble.n	800c1c6 <ceil+0x72>
 800c1bc:	2480      	movs	r4, #128	; 0x80
 800c1be:	9b01      	ldr	r3, [sp, #4]
 800c1c0:	0364      	lsls	r4, r4, #13
 800c1c2:	411c      	asrs	r4, r3
 800c1c4:	1964      	adds	r4, r4, r5
 800c1c6:	9b02      	ldr	r3, [sp, #8]
 800c1c8:	2600      	movs	r6, #0
 800c1ca:	439c      	bics	r4, r3
 800c1cc:	e035      	b.n	800c23a <ceil+0xe6>
 800c1ce:	9a01      	ldr	r2, [sp, #4]
 800c1d0:	2a33      	cmp	r2, #51	; 0x33
 800c1d2:	dd08      	ble.n	800c1e6 <ceil+0x92>
 800c1d4:	2380      	movs	r3, #128	; 0x80
 800c1d6:	00db      	lsls	r3, r3, #3
 800c1d8:	429a      	cmp	r2, r3
 800c1da:	d130      	bne.n	800c23e <ceil+0xea>
 800c1dc:	0002      	movs	r2, r0
 800c1de:	000b      	movs	r3, r1
 800c1e0:	f7f4 fa44 	bl	800066c <__aeabi_dadd>
 800c1e4:	e02b      	b.n	800c23e <ceil+0xea>
 800c1e6:	4a1c      	ldr	r2, [pc, #112]	; (800c258 <ceil+0x104>)
 800c1e8:	189b      	adds	r3, r3, r2
 800c1ea:	2201      	movs	r2, #1
 800c1ec:	4252      	negs	r2, r2
 800c1ee:	40da      	lsrs	r2, r3
 800c1f0:	9202      	str	r2, [sp, #8]
 800c1f2:	4202      	tst	r2, r0
 800c1f4:	d023      	beq.n	800c23e <ceil+0xea>
 800c1f6:	4a14      	ldr	r2, [pc, #80]	; (800c248 <ceil+0xf4>)
 800c1f8:	4b14      	ldr	r3, [pc, #80]	; (800c24c <ceil+0xf8>)
 800c1fa:	f7f4 fa37 	bl	800066c <__aeabi_dadd>
 800c1fe:	2200      	movs	r2, #0
 800c200:	2300      	movs	r3, #0
 800c202:	f7f4 f921 	bl	8000448 <__aeabi_dcmpgt>
 800c206:	2800      	cmp	r0, #0
 800c208:	d017      	beq.n	800c23a <ceil+0xe6>
 800c20a:	2d00      	cmp	r5, #0
 800c20c:	dd0c      	ble.n	800c228 <ceil+0xd4>
 800c20e:	9b01      	ldr	r3, [sp, #4]
 800c210:	2b14      	cmp	r3, #20
 800c212:	d008      	beq.n	800c226 <ceil+0xd2>
 800c214:	2334      	movs	r3, #52	; 0x34
 800c216:	2601      	movs	r6, #1
 800c218:	9a01      	ldr	r2, [sp, #4]
 800c21a:	1a9b      	subs	r3, r3, r2
 800c21c:	409e      	lsls	r6, r3
 800c21e:	9b03      	ldr	r3, [sp, #12]
 800c220:	19f6      	adds	r6, r6, r7
 800c222:	42b3      	cmp	r3, r6
 800c224:	d900      	bls.n	800c228 <ceil+0xd4>
 800c226:	1c6c      	adds	r4, r5, #1
 800c228:	9b02      	ldr	r3, [sp, #8]
 800c22a:	439e      	bics	r6, r3
 800c22c:	e005      	b.n	800c23a <ceil+0xe6>
 800c22e:	2480      	movs	r4, #128	; 0x80
 800c230:	2600      	movs	r6, #0
 800c232:	0624      	lsls	r4, r4, #24
 800c234:	e001      	b.n	800c23a <ceil+0xe6>
 800c236:	002e      	movs	r6, r5
 800c238:	002c      	movs	r4, r5
 800c23a:	0030      	movs	r0, r6
 800c23c:	0021      	movs	r1, r4
 800c23e:	b005      	add	sp, #20
 800c240:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c242:	46c0      	nop			; (mov r8, r8)
 800c244:	fffffc01 	.word	0xfffffc01
 800c248:	8800759c 	.word	0x8800759c
 800c24c:	7e37e43c 	.word	0x7e37e43c
 800c250:	3ff00000 	.word	0x3ff00000
 800c254:	000fffff 	.word	0x000fffff
 800c258:	fffffbed 	.word	0xfffffbed

0800c25c <floor>:
 800c25c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c25e:	004b      	lsls	r3, r1, #1
 800c260:	4a39      	ldr	r2, [pc, #228]	; (800c348 <floor+0xec>)
 800c262:	0d5b      	lsrs	r3, r3, #21
 800c264:	b085      	sub	sp, #20
 800c266:	189a      	adds	r2, r3, r2
 800c268:	0006      	movs	r6, r0
 800c26a:	000c      	movs	r4, r1
 800c26c:	9003      	str	r0, [sp, #12]
 800c26e:	000d      	movs	r5, r1
 800c270:	0007      	movs	r7, r0
 800c272:	9201      	str	r2, [sp, #4]
 800c274:	2a13      	cmp	r2, #19
 800c276:	dc31      	bgt.n	800c2dc <floor+0x80>
 800c278:	2a00      	cmp	r2, #0
 800c27a:	da13      	bge.n	800c2a4 <floor+0x48>
 800c27c:	4a33      	ldr	r2, [pc, #204]	; (800c34c <floor+0xf0>)
 800c27e:	4b34      	ldr	r3, [pc, #208]	; (800c350 <floor+0xf4>)
 800c280:	f7f4 f9f4 	bl	800066c <__aeabi_dadd>
 800c284:	2200      	movs	r2, #0
 800c286:	2300      	movs	r3, #0
 800c288:	f7f4 f8de 	bl	8000448 <__aeabi_dcmpgt>
 800c28c:	2800      	cmp	r0, #0
 800c28e:	d057      	beq.n	800c340 <floor+0xe4>
 800c290:	2c00      	cmp	r4, #0
 800c292:	da53      	bge.n	800c33c <floor+0xe0>
 800c294:	2700      	movs	r7, #0
 800c296:	0064      	lsls	r4, r4, #1
 800c298:	0864      	lsrs	r4, r4, #1
 800c29a:	4326      	orrs	r6, r4
 800c29c:	42be      	cmp	r6, r7
 800c29e:	d04f      	beq.n	800c340 <floor+0xe4>
 800c2a0:	4d2c      	ldr	r5, [pc, #176]	; (800c354 <floor+0xf8>)
 800c2a2:	e04d      	b.n	800c340 <floor+0xe4>
 800c2a4:	4b2c      	ldr	r3, [pc, #176]	; (800c358 <floor+0xfc>)
 800c2a6:	9a01      	ldr	r2, [sp, #4]
 800c2a8:	4113      	asrs	r3, r2
 800c2aa:	9302      	str	r3, [sp, #8]
 800c2ac:	400b      	ands	r3, r1
 800c2ae:	4303      	orrs	r3, r0
 800c2b0:	d048      	beq.n	800c344 <floor+0xe8>
 800c2b2:	4a26      	ldr	r2, [pc, #152]	; (800c34c <floor+0xf0>)
 800c2b4:	4b26      	ldr	r3, [pc, #152]	; (800c350 <floor+0xf4>)
 800c2b6:	f7f4 f9d9 	bl	800066c <__aeabi_dadd>
 800c2ba:	2200      	movs	r2, #0
 800c2bc:	2300      	movs	r3, #0
 800c2be:	f7f4 f8c3 	bl	8000448 <__aeabi_dcmpgt>
 800c2c2:	2800      	cmp	r0, #0
 800c2c4:	d03c      	beq.n	800c340 <floor+0xe4>
 800c2c6:	2c00      	cmp	r4, #0
 800c2c8:	da04      	bge.n	800c2d4 <floor+0x78>
 800c2ca:	2580      	movs	r5, #128	; 0x80
 800c2cc:	9b01      	ldr	r3, [sp, #4]
 800c2ce:	036d      	lsls	r5, r5, #13
 800c2d0:	411d      	asrs	r5, r3
 800c2d2:	192d      	adds	r5, r5, r4
 800c2d4:	9b02      	ldr	r3, [sp, #8]
 800c2d6:	2700      	movs	r7, #0
 800c2d8:	439d      	bics	r5, r3
 800c2da:	e031      	b.n	800c340 <floor+0xe4>
 800c2dc:	9a01      	ldr	r2, [sp, #4]
 800c2de:	2a33      	cmp	r2, #51	; 0x33
 800c2e0:	dd08      	ble.n	800c2f4 <floor+0x98>
 800c2e2:	2380      	movs	r3, #128	; 0x80
 800c2e4:	00db      	lsls	r3, r3, #3
 800c2e6:	429a      	cmp	r2, r3
 800c2e8:	d12c      	bne.n	800c344 <floor+0xe8>
 800c2ea:	0002      	movs	r2, r0
 800c2ec:	000b      	movs	r3, r1
 800c2ee:	f7f4 f9bd 	bl	800066c <__aeabi_dadd>
 800c2f2:	e027      	b.n	800c344 <floor+0xe8>
 800c2f4:	4a19      	ldr	r2, [pc, #100]	; (800c35c <floor+0x100>)
 800c2f6:	189b      	adds	r3, r3, r2
 800c2f8:	2201      	movs	r2, #1
 800c2fa:	4252      	negs	r2, r2
 800c2fc:	40da      	lsrs	r2, r3
 800c2fe:	9202      	str	r2, [sp, #8]
 800c300:	4202      	tst	r2, r0
 800c302:	d01f      	beq.n	800c344 <floor+0xe8>
 800c304:	4a11      	ldr	r2, [pc, #68]	; (800c34c <floor+0xf0>)
 800c306:	4b12      	ldr	r3, [pc, #72]	; (800c350 <floor+0xf4>)
 800c308:	f7f4 f9b0 	bl	800066c <__aeabi_dadd>
 800c30c:	2200      	movs	r2, #0
 800c30e:	2300      	movs	r3, #0
 800c310:	f7f4 f89a 	bl	8000448 <__aeabi_dcmpgt>
 800c314:	2800      	cmp	r0, #0
 800c316:	d013      	beq.n	800c340 <floor+0xe4>
 800c318:	2c00      	cmp	r4, #0
 800c31a:	da0c      	bge.n	800c336 <floor+0xda>
 800c31c:	9b01      	ldr	r3, [sp, #4]
 800c31e:	2b14      	cmp	r3, #20
 800c320:	d008      	beq.n	800c334 <floor+0xd8>
 800c322:	2234      	movs	r2, #52	; 0x34
 800c324:	9b01      	ldr	r3, [sp, #4]
 800c326:	1ad2      	subs	r2, r2, r3
 800c328:	2301      	movs	r3, #1
 800c32a:	4093      	lsls	r3, r2
 800c32c:	199f      	adds	r7, r3, r6
 800c32e:	9b03      	ldr	r3, [sp, #12]
 800c330:	42bb      	cmp	r3, r7
 800c332:	d900      	bls.n	800c336 <floor+0xda>
 800c334:	1c65      	adds	r5, r4, #1
 800c336:	9b02      	ldr	r3, [sp, #8]
 800c338:	439f      	bics	r7, r3
 800c33a:	e001      	b.n	800c340 <floor+0xe4>
 800c33c:	2700      	movs	r7, #0
 800c33e:	003d      	movs	r5, r7
 800c340:	0038      	movs	r0, r7
 800c342:	0029      	movs	r1, r5
 800c344:	b005      	add	sp, #20
 800c346:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c348:	fffffc01 	.word	0xfffffc01
 800c34c:	8800759c 	.word	0x8800759c
 800c350:	7e37e43c 	.word	0x7e37e43c
 800c354:	bff00000 	.word	0xbff00000
 800c358:	000fffff 	.word	0x000fffff
 800c35c:	fffffbed 	.word	0xfffffbed

0800c360 <round>:
 800c360:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c362:	000a      	movs	r2, r1
 800c364:	0003      	movs	r3, r0
 800c366:	000c      	movs	r4, r1
 800c368:	0006      	movs	r6, r0
 800c36a:	0049      	lsls	r1, r1, #1
 800c36c:	4820      	ldr	r0, [pc, #128]	; (800c3f0 <round+0x90>)
 800c36e:	0d49      	lsrs	r1, r1, #21
 800c370:	180d      	adds	r5, r1, r0
 800c372:	2d13      	cmp	r5, #19
 800c374:	dc19      	bgt.n	800c3aa <round+0x4a>
 800c376:	2d00      	cmp	r5, #0
 800c378:	da07      	bge.n	800c38a <round+0x2a>
 800c37a:	0fe2      	lsrs	r2, r4, #31
 800c37c:	07d2      	lsls	r2, r2, #31
 800c37e:	2300      	movs	r3, #0
 800c380:	1c69      	adds	r1, r5, #1
 800c382:	d132      	bne.n	800c3ea <round+0x8a>
 800c384:	491b      	ldr	r1, [pc, #108]	; (800c3f4 <round+0x94>)
 800c386:	430a      	orrs	r2, r1
 800c388:	e02f      	b.n	800c3ea <round+0x8a>
 800c38a:	4e1b      	ldr	r6, [pc, #108]	; (800c3f8 <round+0x98>)
 800c38c:	0018      	movs	r0, r3
 800c38e:	412e      	asrs	r6, r5
 800c390:	0032      	movs	r2, r6
 800c392:	4022      	ands	r2, r4
 800c394:	431a      	orrs	r2, r3
 800c396:	0021      	movs	r1, r4
 800c398:	2a00      	cmp	r2, #0
 800c39a:	d028      	beq.n	800c3ee <round+0x8e>
 800c39c:	2280      	movs	r2, #128	; 0x80
 800c39e:	0312      	lsls	r2, r2, #12
 800c3a0:	412a      	asrs	r2, r5
 800c3a2:	1912      	adds	r2, r2, r4
 800c3a4:	43b2      	bics	r2, r6
 800c3a6:	2300      	movs	r3, #0
 800c3a8:	e01f      	b.n	800c3ea <round+0x8a>
 800c3aa:	2d33      	cmp	r5, #51	; 0x33
 800c3ac:	dd0b      	ble.n	800c3c6 <round+0x66>
 800c3ae:	0018      	movs	r0, r3
 800c3b0:	2380      	movs	r3, #128	; 0x80
 800c3b2:	0021      	movs	r1, r4
 800c3b4:	00db      	lsls	r3, r3, #3
 800c3b6:	429d      	cmp	r5, r3
 800c3b8:	d119      	bne.n	800c3ee <round+0x8e>
 800c3ba:	0032      	movs	r2, r6
 800c3bc:	0023      	movs	r3, r4
 800c3be:	0030      	movs	r0, r6
 800c3c0:	f7f4 f954 	bl	800066c <__aeabi_dadd>
 800c3c4:	e013      	b.n	800c3ee <round+0x8e>
 800c3c6:	2701      	movs	r7, #1
 800c3c8:	480c      	ldr	r0, [pc, #48]	; (800c3fc <round+0x9c>)
 800c3ca:	427f      	negs	r7, r7
 800c3cc:	1809      	adds	r1, r1, r0
 800c3ce:	40cf      	lsrs	r7, r1
 800c3d0:	0018      	movs	r0, r3
 800c3d2:	0021      	movs	r1, r4
 800c3d4:	421f      	tst	r7, r3
 800c3d6:	d00a      	beq.n	800c3ee <round+0x8e>
 800c3d8:	2133      	movs	r1, #51	; 0x33
 800c3da:	2001      	movs	r0, #1
 800c3dc:	1b4d      	subs	r5, r1, r5
 800c3de:	40a8      	lsls	r0, r5
 800c3e0:	18c3      	adds	r3, r0, r3
 800c3e2:	429e      	cmp	r6, r3
 800c3e4:	d900      	bls.n	800c3e8 <round+0x88>
 800c3e6:	1c62      	adds	r2, r4, #1
 800c3e8:	43bb      	bics	r3, r7
 800c3ea:	0011      	movs	r1, r2
 800c3ec:	0018      	movs	r0, r3
 800c3ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c3f0:	fffffc01 	.word	0xfffffc01
 800c3f4:	3ff00000 	.word	0x3ff00000
 800c3f8:	000fffff 	.word	0x000fffff
 800c3fc:	fffffbed 	.word	0xfffffbed

0800c400 <_sbrk>:
 800c400:	4b05      	ldr	r3, [pc, #20]	; (800c418 <_sbrk+0x18>)
 800c402:	0002      	movs	r2, r0
 800c404:	6819      	ldr	r1, [r3, #0]
 800c406:	2900      	cmp	r1, #0
 800c408:	d101      	bne.n	800c40e <_sbrk+0xe>
 800c40a:	4904      	ldr	r1, [pc, #16]	; (800c41c <_sbrk+0x1c>)
 800c40c:	6019      	str	r1, [r3, #0]
 800c40e:	6818      	ldr	r0, [r3, #0]
 800c410:	1882      	adds	r2, r0, r2
 800c412:	601a      	str	r2, [r3, #0]
 800c414:	4770      	bx	lr
 800c416:	46c0      	nop			; (mov r8, r8)
 800c418:	20000560 	.word	0x20000560
 800c41c:	200007e0 	.word	0x200007e0

0800c420 <_init>:
 800c420:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c422:	46c0      	nop			; (mov r8, r8)
 800c424:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c426:	bc08      	pop	{r3}
 800c428:	469e      	mov	lr, r3
 800c42a:	4770      	bx	lr

0800c42c <_fini>:
 800c42c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c42e:	46c0      	nop			; (mov r8, r8)
 800c430:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c432:	bc08      	pop	{r3}
 800c434:	469e      	mov	lr, r3
 800c436:	4770      	bx	lr
