
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.7.1
// timestamp : Mon Aug  8 15:50:32 2022 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /home/sharder/git/riscv/riscv-ctg/sample_cgfs/dataset.cgf \
//                  --cgf /home/sharder/git/riscv/riscv-ctg/sample_cgfs/sample_cgfs_fext/RV32F/flw-align.cgf \
//                  --cgf /home/sharder/git/riscv/riscv-ctg/sample_cgfs/sample_cgfs_fext/RV32F/fsw-align.cgf \
//                  --cgf /home/sharder/git/riscv/riscv-ctg/sample_cgfs/sample_cgfs_fext/RV32D/fsd-align.cgf \
//                  --cgf /home/sharder/git/riscv/riscv-ctg/sample_cgfs/sample_cgfs_fext/RV32D/fld-align.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fsw instruction of the RISC-V RV32F_Zicsr,RV32FD_Zicsr,RV64F_Zicsr,RV64FD_Zicsr extension for the fsw-align covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr,RV32IFD_Zicsr,RV64IF_Zicsr,RV64IFD_Zicsr")

.section .text.init
.org 0x80
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*F.*);def TEST_CASE_1=True;",fsw-align)

RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x15,test_dataset_0)
RVTEST_SIGBASE(x2,signature_x2_1)

inst_0:// rs1==x8, rs2==f8,ea_align == 0 and (imm_val % 4) == 0 and fcsr == 0, imm_val > 0  and fcsr == 0
// opcode: fsw; op1:x8; op2:f8; op2val:0xabcdef12; immval:0x200; align:0; flagreg:x19;
// valreg: x15; valoffset: 0*FLEN/8
TEST_STORE_F(x2,x13,0,x8,f8,0x200,0*SIGALIGN,fsw,0,x19,x15, 0*FLEN/8)

inst_1:// rs1==x31, rs2==f22,ea_align == 0 and (imm_val % 4) == 1 and fcsr == 0, imm_val < 0  and fcsr == 0
// opcode: fsw; op1:x31; op2:f22; op2val:0xabcdef12; immval:-0x7; align:0; flagreg:x19;
// valreg: x15; valoffset: 1*FLEN/8
TEST_STORE_F(x2,x13,0,x31,f22,-0x7,2*SIGALIGN,fsw,0,x19,x15, 1*FLEN/8)

inst_2:// rs1==x6, rs2==f27,ea_align == 0 and (imm_val % 4) == 2 and fcsr == 0, 
// opcode: fsw; op1:x6; op2:f27; op2val:0xabcdef12; immval:-0xa; align:0; flagreg:x19;
// valreg: x15; valoffset: 2*FLEN/8
TEST_STORE_F(x2,x13,0,x6,f27,-0xa,4*SIGALIGN,fsw,0,x19,x15, 2*FLEN/8)

inst_3:// rs1==x11, rs2==f28,ea_align == 0 and (imm_val % 4) == 3 and fcsr == 0, 
// opcode: fsw; op1:x11; op2:f28; op2val:0xabcdef12; immval:-0x41; align:0; flagreg:x19;
// valreg: x15; valoffset: 3*FLEN/8
TEST_STORE_F(x2,x13,0,x11,f28,-0x41,6*SIGALIGN,fsw,0,x19,x15, 3*FLEN/8)

inst_4:// rs1==x20, rs2==f13,imm_val == 0 and fcsr == 0, 
// opcode: fsw; op1:x20; op2:f13; op2val:0xabcdef12; immval:0x0; align:0; flagreg:x19;
// valreg: x15; valoffset: 4*FLEN/8
TEST_STORE_F(x2,x13,0,x20,f13,0x0,8*SIGALIGN,fsw,0,x19,x15, 4*FLEN/8)

inst_5:// rs1==x4, rs2==f17,
// opcode: fsw; op1:x4; op2:f17; op2val:0xabcdef12; immval:-0x800; align:0; flagreg:x19;
// valreg: x15; valoffset: 5*FLEN/8
TEST_STORE_F(x2,x13,0,x4,f17,-0x800,10*SIGALIGN,fsw,0,x19,x15, 5*FLEN/8)

inst_6:// rs1==x22, rs2==f4,
// opcode: fsw; op1:x22; op2:f4; op2val:0xabcdef12; immval:-0x800; align:0; flagreg:x19;
// valreg: x15; valoffset: 6*FLEN/8
TEST_STORE_F(x2,x13,0,x22,f4,-0x800,12*SIGALIGN,fsw,0,x19,x15, 6*FLEN/8)

inst_7:// rs1==x7, rs2==f2,
// opcode: fsw; op1:x7; op2:f2; op2val:0xabcdef12; immval:-0x800; align:0; flagreg:x19;
// valreg: x15; valoffset: 7*FLEN/8
TEST_STORE_F(x2,x13,0,x7,f2,-0x800,14*SIGALIGN,fsw,0,x19,x15, 7*FLEN/8)

inst_8:// rs1==x9, rs2==f14,
// opcode: fsw; op1:x9; op2:f14; op2val:0xabcdef12; immval:-0x800; align:0; flagreg:x19;
// valreg: x15; valoffset: 8*FLEN/8
TEST_STORE_F(x2,x13,0,x9,f14,-0x800,16*SIGALIGN,fsw,0,x19,x15, 8*FLEN/8)

inst_9:// rs1==x5, rs2==f12,
// opcode: fsw; op1:x5; op2:f12; op2val:0xabcdef12; immval:-0x800; align:0; flagreg:x19;
// valreg: x15; valoffset: 9*FLEN/8
TEST_STORE_F(x2,x13,0,x5,f12,-0x800,18*SIGALIGN,fsw,0,x19,x15, 9*FLEN/8)

inst_10:// rs1==x29, rs2==f26,
// opcode: fsw; op1:x29; op2:f26; op2val:0xabcdef12; immval:-0x800; align:0; flagreg:x19;
// valreg: x15; valoffset: 10*FLEN/8
TEST_STORE_F(x2,x13,0,x29,f26,-0x800,20*SIGALIGN,fsw,0,x19,x15, 10*FLEN/8)

inst_11:// rs1==x24, rs2==f10,
// opcode: fsw; op1:x24; op2:f10; op2val:0xabcdef12; immval:-0x800; align:0; flagreg:x19;
// valreg: x15; valoffset: 11*FLEN/8
TEST_STORE_F(x2,x13,0,x24,f10,-0x800,22*SIGALIGN,fsw,0,x19,x15, 11*FLEN/8)

inst_12:// rs1==x25, rs2==f21,
// opcode: fsw; op1:x25; op2:f21; op2val:0xabcdef12; immval:-0x800; align:0; flagreg:x19;
// valreg: x15; valoffset: 12*FLEN/8
TEST_STORE_F(x2,x13,0,x25,f21,-0x800,24*SIGALIGN,fsw,0,x19,x15, 12*FLEN/8)

inst_13:// rs1==x26, rs2==f24,
// opcode: fsw; op1:x26; op2:f24; op2val:0xabcdef12; immval:-0x800; align:0; flagreg:x19;
// valreg: x15; valoffset: 13*FLEN/8
TEST_STORE_F(x2,x13,0,x26,f24,-0x800,26*SIGALIGN,fsw,0,x19,x15, 13*FLEN/8)

inst_14:// rs1==x16, rs2==f25,
// opcode: fsw; op1:x16; op2:f25; op2val:0xabcdef12; immval:-0x800; align:0; flagreg:x19;
// valreg: x15; valoffset: 14*FLEN/8
TEST_STORE_F(x2,x13,0,x16,f25,-0x800,28*SIGALIGN,fsw,0,x19,x15, 14*FLEN/8)

inst_15:// rs1==x17, rs2==f5,
// opcode: fsw; op1:x17; op2:f5; op2val:0xabcdef12; immval:-0x800; align:0; flagreg:x19;
// valreg: x15; valoffset: 15*FLEN/8
TEST_STORE_F(x2,x13,0,x17,f5,-0x800,30*SIGALIGN,fsw,0,x19,x15, 15*FLEN/8)

inst_16:// rs1==x18, rs2==f0,
// opcode: fsw; op1:x18; op2:f0; op2val:0xabcdef12; immval:-0x800; align:0; flagreg:x19;
// valreg: x15; valoffset: 16*FLEN/8
TEST_STORE_F(x2,x13,0,x18,f0,-0x800,32*SIGALIGN,fsw,0,x19,x15, 16*FLEN/8)

inst_17:// rs1==x23, rs2==f18,
// opcode: fsw; op1:x23; op2:f18; op2val:0xabcdef12; immval:-0x800; align:0; flagreg:x19;
// valreg: x15; valoffset: 17*FLEN/8
TEST_STORE_F(x2,x13,0,x23,f18,-0x800,34*SIGALIGN,fsw,0,x19,x15, 17*FLEN/8)

inst_18:// rs1==x14, rs2==f15,
// opcode: fsw; op1:x14; op2:f15; op2val:0xabcdef12; immval:-0x800; align:0; flagreg:x19;
// valreg: x15; valoffset: 18*FLEN/8
TEST_STORE_F(x2,x13,0,x14,f15,-0x800,36*SIGALIGN,fsw,0,x19,x15, 18*FLEN/8)

inst_19:// rs1==x1, rs2==f11,
// opcode: fsw; op1:x1; op2:f11; op2val:0xabcdef12; immval:-0x800; align:0; flagreg:x19;
// valreg: x15; valoffset: 19*FLEN/8
TEST_STORE_F(x2,x13,0,x1,f11,-0x800,38*SIGALIGN,fsw,0,x19,x15, 19*FLEN/8)

inst_20:// rs1==x10, rs2==f20,
// opcode: fsw; op1:x10; op2:f20; op2val:0xabcdef12; immval:-0x800; align:0; flagreg:x19;
// valreg: x15; valoffset: 20*FLEN/8
TEST_STORE_F(x2,x13,0,x10,f20,-0x800,40*SIGALIGN,fsw,0,x19,x15, 20*FLEN/8)

inst_21:// rs1==x27, rs2==f1,
// opcode: fsw; op1:x27; op2:f1; op2val:0xabcdef12; immval:-0x800; align:0; flagreg:x19;
// valreg: x15; valoffset: 21*FLEN/8
TEST_STORE_F(x2,x13,0,x27,f1,-0x800,42*SIGALIGN,fsw,0,x19,x15, 21*FLEN/8)

inst_22:// rs1==x3, rs2==f29,
// opcode: fsw; op1:x3; op2:f29; op2val:0xabcdef12; immval:-0x800; align:0; flagreg:x19;
// valreg: x15; valoffset: 22*FLEN/8
TEST_STORE_F(x2,x13,0,x3,f29,-0x800,44*SIGALIGN,fsw,0,x19,x15, 22*FLEN/8)

inst_23:// rs1==x12, rs2==f19,
// opcode: fsw; op1:x12; op2:f19; op2val:0xabcdef12; immval:-0x800; align:0; flagreg:x19;
// valreg: x15; valoffset: 23*FLEN/8
TEST_STORE_F(x2,x13,0,x12,f19,-0x800,46*SIGALIGN,fsw,0,x19,x15, 23*FLEN/8)
RVTEST_VALBASEUPD(x4,test_dataset_1)

inst_24:// rs1==x21, rs2==f16,
// opcode: fsw; op1:x21; op2:f16; op2val:0xabcdef12; immval:-0x800; align:0; flagreg:x5;
// valreg: x4; valoffset: 0*FLEN/8
TEST_STORE_F(x2,x13,0,x21,f16,-0x800,48*SIGALIGN,fsw,0,x5,x4, 0*FLEN/8)

inst_25:// rs1==x28, rs2==f7,
// opcode: fsw; op1:x28; op2:f7; op2val:0xabcdef12; immval:-0x800; align:0; flagreg:x5;
// valreg: x4; valoffset: 1*FLEN/8
TEST_STORE_F(x2,x13,0,x28,f7,-0x800,50*SIGALIGN,fsw,0,x5,x4, 1*FLEN/8)

inst_26:// rs1==x15, rs2==f30,
// opcode: fsw; op1:x15; op2:f30; op2val:0xabcdef12; immval:-0x800; align:0; flagreg:x5;
// valreg: x4; valoffset: 2*FLEN/8
TEST_STORE_F(x2,x3,0,x15,f30,-0x800,52*SIGALIGN,fsw,0,x5,x4, 2*FLEN/8)
RVTEST_SIGBASE(x1,signature_x1_0)

inst_27:// rs1==x2, rs2==f6,
// opcode: fsw; op1:x2; op2:f6; op2val:0xabcdef12; immval:-0x800; align:0; flagreg:x5;
// valreg: x4; valoffset: 3*FLEN/8
TEST_STORE_F(x1,x3,0,x2,f6,-0x800,0*SIGALIGN,fsw,0,x5,x4, 3*FLEN/8)

inst_28:// rs1==x19, rs2==f31,
// opcode: fsw; op1:x19; op2:f31; op2val:0xabcdef12; immval:-0x800; align:0; flagreg:x5;
// valreg: x4; valoffset: 4*FLEN/8
TEST_STORE_F(x1,x3,0,x19,f31,-0x800,2*SIGALIGN,fsw,0,x5,x4, 4*FLEN/8)

inst_29:// rs1==x30, rs2==f3,
// opcode: fsw; op1:x30; op2:f3; op2val:0xabcdef12; immval:-0x800; align:0; flagreg:x5;
// valreg: x4; valoffset: 5*FLEN/8
TEST_STORE_F(x1,x3,0,x30,f3,-0x800,4*SIGALIGN,fsw,0,x5,x4, 5*FLEN/8)

inst_30:// rs1==x13, rs2==f9,
// opcode: fsw; op1:x13; op2:f9; op2val:0xabcdef12; immval:-0x800; align:0; flagreg:x5;
// valreg: x4; valoffset: 6*FLEN/8
TEST_STORE_F(x1,x3,0,x13,f9,-0x800,6*SIGALIGN,fsw,0,x5,x4, 6*FLEN/8)

inst_31:// rs2==f23,
// opcode: fsw; op1:x20; op2:f23; op2val:0xabcdef12; immval:-0x800; align:0; flagreg:x5;
// valreg: x4; valoffset: 7*FLEN/8
TEST_STORE_F(x1,x3,0,x20,f23,-0x800,8*SIGALIGN,fsw,0,x5,x4, 7*FLEN/8)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(0,32,FLEN)
NAN_BOXED(2882400018,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(2882400018,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(2882400018,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(2882400018,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(2882400018,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(2882400018,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(2882400018,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(2882400018,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(2882400018,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(2882400018,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(2882400018,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(2882400018,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(2882400018,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(2882400018,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(2882400018,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(2882400018,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(2882400018,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(2882400018,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(2882400018,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(2882400018,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(2882400018,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(2882400018,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(2882400018,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(2882400018,32,FLEN)
test_dataset_1:
NAN_BOXED(0,32,FLEN)
NAN_BOXED(2882400018,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(2882400018,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(2882400018,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(2882400018,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(2882400018,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(2882400018,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(2882400018,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(2882400018,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;


signature_x2_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x2_1:
    .fill 54*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_0:
    .fill 10*((SIGALIGN)/4),4,0xdeadbeef

#ifdef rvtest_mtrap_routine

tsig_begin_canary:
CANARY;
tsig_begin_canary:
CANARY;
mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef
tsig_end_canary:
CANARY;
tsig_end_canary:
CANARY;

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif

sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
