#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000000855630 .scope module, "tb_cpu" "tb_cpu" 2 8;
 .timescale -9 -12;
P_000000000088a900 .param/l "ADDRSIZE" 0 2 10, +C4<00000000000000000000000000001100>;
P_000000000088a938 .param/l "CLK_PERIOD" 1 2 67, +C4<00000000000000000000000001100100>;
P_000000000088a970 .param/l "Forced_stop_number_of_cycles" 0 2 12, +C4<00000000000000000000000000010100>;
P_000000000088a9a8 .param/l "MEMSIZE" 0 2 11, +C4<00000000000000000000000000000001000000000000>;
P_000000000088a9e0 .param/l "WIDTH" 0 2 9, +C4<00000000000000000000000000100000>;
v0000000000901390_0 .net "INS_ADDR", 11 0, L_00000000008a13e0;  1 drivers
v00000000009016b0_0 .var "INS_MEM", 0 31;
v00000000009017f0 .array "I_MEM", 4095 0, 31 0;
v0000000000901750 .array "MEM", 4095 0, 31 0;
v0000000000901890_0 .net "MEM_ADDR", 11 0, L_00000000008a0960;  1 drivers
v00000000009011b0_0 .net "MEM_CTRL", 0 0, L_00000000008a1140;  1 drivers
v0000000000901b10_0 .var "MEM_IN", 0 31;
v0000000000901430_0 .net "MEM_OUT", 0 31, L_00000000008a1220;  1 drivers
v0000000000901250_0 .var "clk", 0 0;
v00000000009014d0_0 .var "debug", 0 0;
v0000000000901930_0 .net "debuger", 6 0, L_00000000008a0a40;  1 drivers
v00000000009019d0_0 .var/i "ot_mem", 31 0;
v0000000000901610_0 .var "rst", 0 0;
v0000000000901bb0_0 .var/i "tb_debug", 31 0;
E_0000000000899170 .event edge, v000000000089d850_0;
E_0000000000899770 .event edge, v000000000089d490_0;
E_0000000000899af0 .event edge, v000000000089dad0_0;
E_0000000000898db0 .event edge, v000000000089e070_0;
S_00000000008a1a70 .scope begin, "always_INS_ADDR" "always_INS_ADDR" 2 55, 2 55 0, S_0000000000855630;
 .timescale -9 -12;
S_00000000008a1bf0 .scope begin, "always_MEM_ADDR" "always_MEM_ADDR" 2 51, 2 51 0, S_0000000000855630;
 .timescale -9 -12;
S_0000000000877390 .scope begin, "always_MEM_OUT" "always_MEM_OUT" 2 59, 2 59 0, S_0000000000855630;
 .timescale -9 -12;
S_0000000000877510 .scope module, "cpu" "instruction_set_model" 2 36, 3 1 0, S_0000000000855630;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "debug"
    .port_info 3 /OUTPUT 7 "debuger"
    .port_info 4 /OUTPUT 12 "MEM_ADDR"
    .port_info 5 /INPUT 32 "MEM_IN"
    .port_info 6 /OUTPUT 32 "MEM_OUT"
    .port_info 7 /OUTPUT 1 "MEM_CTRL"
    .port_info 8 /OUTPUT 12 "INS_ADDR"
    .port_info 9 /INPUT 32 "INS_MEM"
P_00000000008a3a30 .param/l "ADDRSIZE" 0 3 20, +C4<00000000000000000000000000001100>;
P_00000000008a3a68 .param/l "MAXREGS" 0 3 22, +C4<00000000000000000000000000010000>;
P_00000000008a3aa0 .param/l "SBITS" 0 3 23, +C4<00000000000000000000000000000101>;
P_00000000008a3ad8 .param/l "WIDTH" 0 3 19, +C4<00000000000000000000000000100000>;
L_00000000008a0960 .functor BUFZ 12, v000000000089d670_0, C4<000000000000>, C4<000000000000>, C4<000000000000>;
L_00000000008a13e0 .functor BUFZ 12, v0000000000901570_0, C4<000000000000>, C4<000000000000>, C4<000000000000>;
L_00000000008a1220 .functor BUFZ 32, v000000000089dc10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000000008a1140 .functor BUFZ 1, v000000000089d710_0, C4<0>, C4<0>, C4<0>;
L_00000000008a0a40 .functor BUFZ 7, v000000000089ddf0_0, C4<0000000>, C4<0000000>, C4<0000000>;
v000000000089dad0_0 .net "INS_ADDR", 11 0, L_00000000008a13e0;  alias, 1 drivers
v000000000089d530_0 .net "INS_MEM", 0 31, v00000000009016b0_0;  1 drivers
v000000000089e070_0 .net "MEM_ADDR", 11 0, L_00000000008a0960;  alias, 1 drivers
v000000000089d710_0 .var "MEM_C", 0 0;
v000000000089dd50_0 .net "MEM_CTRL", 0 0, L_00000000008a1140;  alias, 1 drivers
v000000000089d670_0 .var "MEM_D", 11 0;
v000000000089db70_0 .net "MEM_IN", 0 31, v0000000000901b10_0;  1 drivers
v000000000089dc10_0 .var "MEM_O", 0 31;
v000000000089d490_0 .net "MEM_OUT", 0 31, L_00000000008a1220;  alias, 1 drivers
v000000000089dcb0 .array "RFILE", 15 0, 31 0;
v000000000089d3f0_0 .net "clk", 0 0, v0000000000901250_0;  1 drivers
v000000000089e2f0_0 .net "debug", 0 0, v00000000009014d0_0;  1 drivers
v000000000089ddf0_0 .var "debug_r", 6 0;
v000000000089d850_0 .net "debuger", 6 0, L_00000000008a0a40;  alias, 1 drivers
v000000000089de90_0 .var/i "i", 31 0;
v000000000089d8f0_0 .var "ir", 31 0;
v0000000000901570_0 .var "pc", 11 0;
v00000000009012f0_0 .var "psr", 4 0;
v0000000000901070_0 .var "result", 32 0;
v0000000000901a70_0 .net "rst", 0 0, v0000000000901610_0;  1 drivers
v0000000000901f70_0 .var "src1", 31 0;
v0000000000901ed0_0 .var "src2", 31 0;
v0000000000901110_0 .var "temp_checkcond", 0 0;
E_00000000008998b0 .event posedge, v0000000000901a70_0, v000000000089d3f0_0;
S_00000000009465d0 .scope function, "getdst" "getdst" 3 132, 3 132 0, S_0000000000877510;
 .timescale -9 -12;
v000000000089d7b0_0 .var "getdst", 31 0;
v000000000089e110_0 .var "in", 31 0;
TD_tb_cpu.cpu.getdst ;
    %load/vec4 v000000000089d8f0_0;
    %parti/s 1, 26, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v000000000089d8f0_0;
    %parti/s 12, 0, 2;
    %ix/vec4 4;
    %load/vec4a v000000000089dcb0, 4;
    %store/vec4 v000000000089d7b0_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 10, 0, 7;
    %store/vec4 v000000000089ddf0_0, 0, 7;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000089d7b0_0, 0, 32;
T_0.1 ;
    %end;
S_0000000000946750 .scope function, "getsrc" "getsrc" 3 124, 3 124 0, S_0000000000877510;
 .timescale -9 -12;
v000000000089e1b0_0 .var "getsrc", 31 0;
v000000000089dfd0_0 .var "in", 31 0;
TD_tb_cpu.cpu.getsrc ;
    %load/vec4 v000000000089d8f0_0;
    %parti/s 1, 27, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v000000000089d8f0_0;
    %parti/s 12, 12, 5;
    %ix/vec4 4;
    %load/vec4a v000000000089dcb0, 4;
    %store/vec4 v000000000089e1b0_0, 0, 32;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v000000000089d8f0_0;
    %parti/s 12, 12, 5;
    %pad/u 32;
    %store/vec4 v000000000089e1b0_0, 0, 32;
T_1.3 ;
    %end;
S_00000000008a70b0 .scope function, "setcondcode" "setcondcode" 3 112, 3 112 0, S_0000000000877510;
 .timescale -9 -12;
v000000000089da30_0 .var "res", 32 0;
v000000000089e250_0 .var "setcondcode", 6 0;
TD_tb_cpu.cpu.setcondcode ;
    %load/vec4 v000000000089da30_0;
    %parti/s 1, 32, 7;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000000009012f0_0, 4, 1;
    %load/vec4 v000000000089da30_0;
    %parti/s 1, 0, 2;
    %inv;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000000009012f0_0, 4, 1;
    %load/vec4 v000000000089da30_0;
    %xor/r;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000000009012f0_0, 4, 1;
    %load/vec4 v000000000089da30_0;
    %or/r;
    %inv;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000000009012f0_0, 4, 1;
    %load/vec4 v000000000089da30_0;
    %parti/s 1, 31, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000000009012f0_0, 4, 1;
    %pushi/vec4 8, 0, 7;
    %store/vec4 v000000000089e250_0, 0, 7;
    %end;
S_00000000008a7230 .scope begin, "main_loop" "main_loop" 2 93, 2 93 0, S_0000000000855630;
 .timescale -9 -12;
S_00000000008a73b0 .scope begin, "monitor" "monitor" 2 77, 2 77 0, S_0000000000855630;
 .timescale -9 -12;
S_00000000008a7530 .scope begin, "prog_load" "prog_load" 2 117, 2 117 0, S_0000000000855630;
 .timescale -9 -12;
S_00000000008a76b0 .scope begin, "stop" "stop" 2 81, 2 81 0, S_0000000000855630;
 .timescale -9 -12;
    .scope S_0000000000877510;
T_3 ;
    %wait E_00000000008998b0;
    %load/vec4 v0000000000901a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v000000000089ddf0_0, 0, 7;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000089de90_0, 0, 32;
T_3.2 ;
    %load/vec4 v000000000089de90_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000000000089de90_0;
    %store/vec4a v000000000089dcb0, 4, 0;
    %load/vec4 v000000000089de90_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000089de90_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000089d8f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000901f70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000901ed0_0, 0, 32;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0000000000901070_0, 0, 33;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000000009012f0_0, 0, 5;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0000000000901570_0, 0, 12;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v000000000089d670_0, 0, 12;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000089dc10_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000901110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000089d710_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000089d710_0, 0, 1;
    %load/vec4 v000000000089d530_0;
    %store/vec4 v000000000089d8f0_0, 0, 32;
    %load/vec4 v0000000000901570_0;
    %addi 1, 0, 12;
    %store/vec4 v0000000000901570_0, 0, 12;
    %load/vec4 v000000000089d8f0_0;
    %parti/s 4, 28, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %pushi/vec4 4, 0, 7;
    %store/vec4 v000000000089ddf0_0, 0, 7;
    %jmp T_3.17;
T_3.4 ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v000000000089ddf0_0, 0, 7;
    %jmp T_3.17;
T_3.5 ;
    %load/vec4 v000000000089d8f0_0;
    %parti/s 4, 24, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %pushi/vec4 6, 0, 7;
    %store/vec4 v000000000089ddf0_0, 0, 7;
    %jmp T_3.25;
T_3.18 ;
    %load/vec4 v00000000009012f0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000901110_0, 0, 1;
    %jmp T_3.25;
T_3.19 ;
    %load/vec4 v00000000009012f0_0;
    %parti/s 1, 1, 2;
    %store/vec4 v0000000000901110_0, 0, 1;
    %jmp T_3.25;
T_3.20 ;
    %load/vec4 v00000000009012f0_0;
    %parti/s 1, 2, 3;
    %store/vec4 v0000000000901110_0, 0, 1;
    %jmp T_3.25;
T_3.21 ;
    %load/vec4 v00000000009012f0_0;
    %parti/s 1, 3, 3;
    %store/vec4 v0000000000901110_0, 0, 1;
    %jmp T_3.25;
T_3.22 ;
    %load/vec4 v00000000009012f0_0;
    %parti/s 1, 4, 4;
    %store/vec4 v0000000000901110_0, 0, 1;
    %jmp T_3.25;
T_3.23 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000901110_0, 0, 1;
    %jmp T_3.25;
T_3.25 ;
    %pop/vec4 1;
    %load/vec4 v0000000000901110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.26, 8;
    %load/vec4 v000000000089e2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.28, 8;
    %pushi/vec4 9, 0, 7;
    %store/vec4 v000000000089ddf0_0, 0, 7;
    %jmp T_3.29;
T_3.28 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000000000089ddf0_0, 0, 7;
T_3.29 ;
    %load/vec4 v000000000089d8f0_0;
    %parti/s 12, 0, 2;
    %store/vec4 v0000000000901570_0, 0, 12;
    %jmp T_3.27;
T_3.26 ;
    %pushi/vec4 7, 0, 7;
    %store/vec4 v000000000089ddf0_0, 0, 7;
T_3.27 ;
    %jmp T_3.17;
T_3.6 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000000009012f0_0, 0, 5;
    %load/vec4 v000000000089d8f0_0;
    %parti/s 12, 12, 5;
    %store/vec4 v000000000089d670_0, 0, 12;
    %load/vec4 v000000000089d8f0_0;
    %parti/s 1, 27, 6;
    %flag_set/vec4 8;
    %jmp/0 T_3.30, 8;
    %load/vec4 v000000000089d8f0_0;
    %parti/s 12, 12, 5;
    %pad/u 32;
    %jmp/1 T_3.31, 8;
T_3.30 ; End of true expr.
    %load/vec4 v000000000089db70_0;
    %jmp/0 T_3.31, 8;
 ; End of false expr.
    %blend;
T_3.31;
    %load/vec4 v000000000089d8f0_0;
    %parti/s 12, 0, 2;
    %ix/vec4 4;
    %store/vec4a v000000000089dcb0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000000000089d8f0_0;
    %parti/s 12, 0, 2;
    %ix/vec4 4;
    %load/vec4a v000000000089dcb0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000000000089da30_0, 0, 33;
    %fork TD_tb_cpu.cpu.setcondcode, S_00000000008a70b0;
    %join;
    %load/vec4  v000000000089e250_0;
    %store/vec4 v000000000089ddf0_0, 0, 7;
    %jmp T_3.17;
T_3.7 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000000009012f0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000089d710_0, 0, 1;
    %load/vec4 v000000000089d8f0_0;
    %parti/s 12, 0, 2;
    %store/vec4 v000000000089d670_0, 0, 12;
    %load/vec4 v000000000089d8f0_0;
    %parti/s 1, 27, 6;
    %flag_set/vec4 8;
    %jmp/0 T_3.32, 8;
    %load/vec4 v000000000089d8f0_0;
    %parti/s 12, 12, 5;
    %pad/u 32;
    %jmp/1 T_3.33, 8;
T_3.32 ; End of true expr.
    %load/vec4 v000000000089d8f0_0;
    %parti/s 12, 12, 5;
    %ix/vec4 4;
    %load/vec4a v000000000089dcb0, 4;
    %jmp/0 T_3.33, 8;
 ; End of false expr.
    %blend;
T_3.33;
    %store/vec4 v000000000089dc10_0, 0, 32;
    %load/vec4 v000000000089d8f0_0;
    %parti/s 1, 27, 6;
    %flag_set/vec4 8;
    %jmp/0 T_3.34, 8;
    %pushi/vec4 0, 0, 21;
    %load/vec4 v000000000089d8f0_0;
    %parti/s 12, 12, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000000000089da30_0, 0, 33;
    %fork TD_tb_cpu.cpu.setcondcode, S_00000000008a70b0;
    %join;
    %load/vec4  v000000000089e250_0;
    %jmp/1 T_3.35, 8;
T_3.34 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000000000089d8f0_0;
    %parti/s 12, 12, 5;
    %ix/vec4 4;
    %load/vec4a v000000000089dcb0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000000000089da30_0, 0, 33;
    %fork TD_tb_cpu.cpu.setcondcode, S_00000000008a70b0;
    %join;
    %load/vec4  v000000000089e250_0;
    %jmp/0 T_3.35, 8;
 ; End of false expr.
    %blend;
T_3.35;
    %store/vec4 v000000000089ddf0_0, 0, 7;
    %jmp T_3.17;
T_3.8 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000000009012f0_0, 0, 5;
    %load/vec4 v000000000089d8f0_0;
    %store/vec4 v000000000089dfd0_0, 0, 32;
    %fork TD_tb_cpu.cpu.getsrc, S_0000000000946750;
    %join;
    %load/vec4  v000000000089e1b0_0;
    %store/vec4 v0000000000901f70_0, 0, 32;
    %load/vec4 v000000000089d8f0_0;
    %store/vec4 v000000000089e110_0, 0, 32;
    %fork TD_tb_cpu.cpu.getdst, S_00000000009465d0;
    %join;
    %load/vec4  v000000000089d7b0_0;
    %store/vec4 v0000000000901ed0_0, 0, 32;
    %load/vec4 v0000000000901f70_0;
    %pad/u 33;
    %load/vec4 v0000000000901ed0_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000901070_0, 0, 33;
    %load/vec4 v0000000000901070_0;
    %store/vec4 v000000000089da30_0, 0, 33;
    %fork TD_tb_cpu.cpu.setcondcode, S_00000000008a70b0;
    %join;
    %load/vec4  v000000000089e250_0;
    %store/vec4 v000000000089ddf0_0, 0, 7;
    %jmp T_3.17;
T_3.9 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000000009012f0_0, 0, 5;
    %load/vec4 v000000000089d8f0_0;
    %store/vec4 v000000000089dfd0_0, 0, 32;
    %fork TD_tb_cpu.cpu.getsrc, S_0000000000946750;
    %join;
    %load/vec4  v000000000089e1b0_0;
    %store/vec4 v0000000000901f70_0, 0, 32;
    %load/vec4 v000000000089d8f0_0;
    %store/vec4 v000000000089e110_0, 0, 32;
    %fork TD_tb_cpu.cpu.getdst, S_00000000009465d0;
    %join;
    %load/vec4  v000000000089d7b0_0;
    %store/vec4 v0000000000901ed0_0, 0, 32;
    %load/vec4 v0000000000901f70_0;
    %pad/u 33;
    %load/vec4 v0000000000901ed0_0;
    %pad/u 33;
    %mul;
    %store/vec4 v0000000000901070_0, 0, 33;
    %load/vec4 v0000000000901070_0;
    %store/vec4 v000000000089da30_0, 0, 33;
    %fork TD_tb_cpu.cpu.setcondcode, S_00000000008a70b0;
    %join;
    %load/vec4  v000000000089e250_0;
    %store/vec4 v000000000089ddf0_0, 0, 7;
    %jmp T_3.17;
T_3.10 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000000009012f0_0, 0, 5;
    %load/vec4 v000000000089d8f0_0;
    %store/vec4 v000000000089dfd0_0, 0, 32;
    %fork TD_tb_cpu.cpu.getsrc, S_0000000000946750;
    %join;
    %load/vec4  v000000000089e1b0_0;
    %store/vec4 v0000000000901f70_0, 0, 32;
    %load/vec4 v0000000000901f70_0;
    %pad/u 33;
    %inv;
    %store/vec4 v0000000000901070_0, 0, 33;
    %load/vec4 v0000000000901070_0;
    %store/vec4 v000000000089da30_0, 0, 33;
    %fork TD_tb_cpu.cpu.setcondcode, S_00000000008a70b0;
    %join;
    %load/vec4  v000000000089e250_0;
    %store/vec4 v000000000089ddf0_0, 0, 7;
    %jmp T_3.17;
T_3.11 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000000009012f0_0, 0, 5;
    %load/vec4 v000000000089d8f0_0;
    %store/vec4 v000000000089dfd0_0, 0, 32;
    %fork TD_tb_cpu.cpu.getsrc, S_0000000000946750;
    %join;
    %load/vec4  v000000000089e1b0_0;
    %store/vec4 v0000000000901f70_0, 0, 32;
    %load/vec4 v000000000089d8f0_0;
    %store/vec4 v000000000089e110_0, 0, 32;
    %fork TD_tb_cpu.cpu.getdst, S_00000000009465d0;
    %join;
    %load/vec4  v000000000089d7b0_0;
    %store/vec4 v0000000000901ed0_0, 0, 32;
    %load/vec4 v0000000000901f70_0;
    %parti/s 1, 11, 5;
    %inv;
    %flag_set/vec4 8;
    %jmp/0 T_3.36, 8;
    %load/vec4 v0000000000901ed0_0;
    %pad/u 33;
    %load/vec4 v0000000000901f70_0;
    %parti/s 12, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %jmp/1 T_3.37, 8;
T_3.36 ; End of true expr.
    %load/vec4 v0000000000901ed0_0;
    %pad/u 33;
    %load/vec4 v0000000000901f70_0;
    %parti/s 12, 0, 2;
    %inv;
    %pushi/vec4 1, 0, 12;
    %add;
    %ix/vec4 4;
    %shiftl 4;
    %jmp/0 T_3.37, 8;
 ; End of false expr.
    %blend;
T_3.37;
    %store/vec4 v0000000000901070_0, 0, 33;
    %load/vec4 v0000000000901070_0;
    %store/vec4 v000000000089da30_0, 0, 33;
    %fork TD_tb_cpu.cpu.setcondcode, S_00000000008a70b0;
    %join;
    %load/vec4  v000000000089e250_0;
    %store/vec4 v000000000089ddf0_0, 0, 7;
    %jmp T_3.17;
T_3.12 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000000009012f0_0, 0, 5;
    %load/vec4 v000000000089d8f0_0;
    %store/vec4 v000000000089dfd0_0, 0, 32;
    %fork TD_tb_cpu.cpu.getsrc, S_0000000000946750;
    %join;
    %load/vec4  v000000000089e1b0_0;
    %store/vec4 v0000000000901f70_0, 0, 32;
    %load/vec4 v000000000089d8f0_0;
    %store/vec4 v000000000089e110_0, 0, 32;
    %fork TD_tb_cpu.cpu.getdst, S_00000000009465d0;
    %join;
    %load/vec4  v000000000089d7b0_0;
    %store/vec4 v0000000000901ed0_0, 0, 32;
    %load/vec4 v0000000000901f70_0;
    %parti/s 1, 11, 5;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.38, 8;
    %load/vec4 v0000000000901ed0_0;
    %pad/u 33;
    %load/vec4 v0000000000901f70_0;
    %parti/s 12, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %load/vec4 v0000000000901ed0_0;
    %pad/u 33;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0000000000901f70_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %or;
    %store/vec4 v0000000000901070_0, 0, 33;
    %jmp T_3.39;
T_3.38 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000901070_0, 4, 1;
    %load/vec4 v0000000000901ed0_0;
    %load/vec4 v0000000000901f70_0;
    %parti/s 12, 0, 2;
    %inv;
    %pushi/vec4 1, 0, 12;
    %add;
    %ix/vec4 4;
    %shiftl 4;
    %load/vec4 v0000000000901ed0_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0000000000901f70_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %or;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000901070_0, 4, 32;
T_3.39 ;
    %load/vec4 v0000000000901070_0;
    %store/vec4 v000000000089da30_0, 0, 33;
    %fork TD_tb_cpu.cpu.setcondcode, S_00000000008a70b0;
    %join;
    %load/vec4  v000000000089e250_0;
    %store/vec4 v000000000089ddf0_0, 0, 7;
    %jmp T_3.17;
T_3.13 ;
    %pushi/vec4 5, 0, 7;
    %store/vec4 v000000000089ddf0_0, 0, 7;
    %jmp T_3.17;
T_3.14 ;
    %pushi/vec4 110, 0, 7;
    %store/vec4 v000000000089ddf0_0, 0, 7;
    %jmp T_3.17;
T_3.15 ;
    %pushi/vec4 111, 0, 7;
    %store/vec4 v000000000089ddf0_0, 0, 7;
    %jmp T_3.17;
T_3.17 ;
    %pop/vec4 1;
    %load/vec4 v000000000089d8f0_0;
    %parti/s 4, 28, 6;
    %cmpi/e 4, 0, 4;
    %flag_mov 8, 4;
    %load/vec4 v000000000089d8f0_0;
    %parti/s 4, 28, 6;
    %cmpi/e 5, 0, 4;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v000000000089d8f0_0;
    %parti/s 4, 28, 6;
    %cmpi/e 6, 0, 4;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v000000000089d8f0_0;
    %parti/s 4, 28, 6;
    %cmpi/e 7, 0, 4;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v000000000089d8f0_0;
    %parti/s 4, 28, 6;
    %cmpi/e 8, 0, 4;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v000000000089d8f0_0;
    %parti/s 4, 28, 6;
    %cmpi/e 10, 0, 4;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v000000000089d8f0_0;
    %parti/s 4, 28, 6;
    %cmpi/e 11, 0, 4;
    %flag_or 4, 8;
    %jmp/0xz  T_3.40, 4;
    %load/vec4 v000000000089d8f0_0;
    %parti/s 1, 26, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.42, 4;
    %load/vec4 v0000000000901070_0;
    %pad/u 32;
    %load/vec4 v000000000089d8f0_0;
    %parti/s 12, 0, 2;
    %ix/vec4 4;
    %store/vec4a v000000000089dcb0, 4, 0;
    %jmp T_3.43;
T_3.42 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000089d710_0, 0, 1;
    %load/vec4 v0000000000901070_0;
    %parti/s 32, 0, 2;
    %store/vec4 v000000000089dc10_0, 0, 32;
T_3.43 ;
    %jmp T_3.41;
T_3.40 ;
    %load/vec4 v000000000089d8f0_0;
    %parti/s 12, 0, 2;
    %ix/vec4 4;
    %load/vec4a v000000000089dcb0, 4;
    %load/vec4 v000000000089d8f0_0;
    %parti/s 12, 0, 2;
    %ix/vec4 4;
    %store/vec4a v000000000089dcb0, 4, 0;
    %load/vec4 v000000000089d710_0;
    %store/vec4 v000000000089d710_0, 0, 1;
    %load/vec4 v000000000089dc10_0;
    %store/vec4 v000000000089dc10_0, 0, 32;
T_3.41 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000000000855630;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000009019d0_0, 0, 32;
    %end;
    .thread T_4;
    .scope S_0000000000855630;
T_5 ;
    %wait E_0000000000898db0;
    %fork t_1, S_00000000008a1bf0;
    %jmp t_0;
    .scope S_00000000008a1bf0;
t_1 ;
    %load/vec4 v0000000000901890_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0000000000901750, 4;
    %store/vec4 v0000000000901b10_0, 0, 32;
    %end;
    .scope S_0000000000855630;
t_0 %join;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000000000855630;
T_6 ;
    %wait E_0000000000899af0;
    %fork t_3, S_00000000008a1a70;
    %jmp t_2;
    .scope S_00000000008a1a70;
t_3 ;
    %load/vec4 v0000000000901390_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v00000000009017f0, 4;
    %store/vec4 v00000000009016b0_0, 0, 32;
    %end;
    .scope S_0000000000855630;
t_2 %join;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000000000855630;
T_7 ;
    %wait E_0000000000899770;
    %fork t_5, S_0000000000877390;
    %jmp t_4;
    .scope S_0000000000877390;
t_5 ;
    %load/vec4 v00000000009011b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000000000901430_0;
    %load/vec4 v0000000000901890_0;
    %pad/u 14;
    %ix/vec4 4;
    %store/vec4a v0000000000901750, 4, 0;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000901bb0_0, 0, 32;
T_7.1 ;
    %end;
    .scope S_0000000000855630;
t_4 %join;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000000000855630;
T_8 ;
    %delay 50000, 0;
    %load/vec4 v0000000000901250_0;
    %inv;
    %store/vec4 v0000000000901250_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0000000000855630;
T_9 ;
    %fork t_7, S_00000000008a73b0;
    %jmp t_6;
    .scope S_00000000008a73b0;
t_7 ;
    %vpi_call 2 78 "$monitor", $time, " | rst=%b | debug=%b | debuger=%d | MEM_ADDR=%d | MEM_IN=%d | MEM_OUT=%d | MEM_CTRL=%d | INS_ADDR=%d | INS_MEM=%b  |  tb_debug=%d", v0000000000901610_0, v00000000009014d0_0, v0000000000901930_0, v0000000000901890_0, v0000000000901b10_0, v0000000000901430_0, v00000000009011b0_0, v0000000000901390_0, v00000000009016b0_0, v0000000000901bb0_0 {0 0 0};
    %end;
    .scope S_0000000000855630;
t_6 %join;
    %end;
    .thread T_9;
    .scope S_0000000000855630;
T_10 ;
    %wait E_0000000000899170;
    %fork t_9, S_00000000008a76b0;
    %jmp t_8;
    .scope S_00000000008a76b0;
t_9 ;
    %load/vec4 v0000000000901930_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %vpi_call 2 83 "$display", "=================================================" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000009019d0_0, 0, 32;
T_10.2 ;
    %load/vec4 v00000000009019d0_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_10.3, 5;
    %vpi_call 2 85 "$display", "data_MEM[%d]=%d", v00000000009019d0_0, &A<v0000000000901750, v00000000009019d0_0 > {0 0 0};
    %load/vec4 v00000000009019d0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000009019d0_0, 0, 32;
    %jmp T_10.2;
T_10.3 ;
    %vpi_call 2 87 "$display", "=================================================" {0 0 0};
    %vpi_call 2 88 "$display", "Halt..." {0 0 0};
    %vpi_call 2 89 "$finish" {0 0 0};
T_10.0 ;
    %end;
    .scope S_0000000000855630;
t_8 %join;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000000000855630;
T_11 ;
    %fork t_11, S_00000000008a7230;
    %jmp t_10;
    .scope S_00000000008a7230;
t_11 ;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000901610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000901250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000009014d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000901b10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000009016b0_0, 0;
    %delay 4000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000901610_0, 0;
    %delay 4000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000901610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000901250_0, 0;
    %vpi_call 2 99 "$display", "=================================================" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000009019d0_0, 0, 32;
T_11.0 ;
    %load/vec4 v00000000009019d0_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_11.1, 5;
    %vpi_call 2 101 "$display", "I_MEM[%d]=%b", v00000000009019d0_0, &A<v00000000009017f0, v00000000009019d0_0 > {0 0 0};
    %load/vec4 v00000000009019d0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000009019d0_0, 0, 32;
    %jmp T_11.0;
T_11.1 ;
    %vpi_call 2 103 "$display", "=================================================" {0 0 0};
    %delay 2000000, 0;
    %vpi_call 2 105 "$display", "*****************************\012Forced_stop\012*****************************" {0 0 0};
    %vpi_call 2 106 "$finish" {0 0 0};
    %end;
    .scope S_0000000000855630;
t_10 %join;
    %end;
    .thread T_11;
    .scope S_0000000000855630;
T_12 ;
    %vpi_call 2 113 "$dumpfile", "cpu.vcd" {0 0 0};
    %vpi_call 2 114 "$dumpvars" {0 0 0};
    %end;
    .thread T_12;
    .scope S_0000000000855630;
T_13 ;
    %fork t_13, S_00000000008a7530;
    %jmp t_12;
    .scope S_00000000008a7530;
t_13 ;
    %vpi_call 2 118 "$readmemb", "mem.prog", v0000000000901750 {0 0 0};
    %vpi_call 2 119 "$readmemb", "i_mem.prog", v00000000009017f0 {0 0 0};
    %end;
    .scope S_0000000000855630;
t_12 %join;
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb.v";
    "./cpu.v";
