<div class="comments post" id="comments">
  <h4>3 comments:</h4>
  <div class="comments-content">
    <div class="comment-thread">
        <ol>
      <div>
        <li class="comment" id="8321541081366265240">
          <!--
          <div class="avatar-image-container">
            <img src="https://lh3.googleusercontent.com/zFdxGE77vvD2w5xHy6jkVuElKv-U9_9qLkRYK8OnbDeJPtjSZ82UPq5w6hJ-SA=s35">
          </div>
          -->
          <div class="comment-block">
            <div class="comment-header">
              <cite class="user"><a href="https://www.blogger.com/profile/16115281578739979183" rel="nofollow">Dave Taht</a></cite>
              <span class="datetime secondary-text">
                <a rel="nofollow" id="c8321541081366265240" href="#8321541081366265240">26 January 2018 20:34</a>
              </span>
            </div>
            <div class="comment-content">Sigh. To me it&#39;s not the size of the buffer but how it is managed - aqm and fq would help big buffered switches also - fq speeding up small transactions in particular.</div>
          </div>
        </li>
      </div>
      <div>
        <li class="comment" id="2191690874270775116">
          <!--
          <div class="avatar-image-container">
            <img src="https://resources.blogblog.com/img/blank.gif">
          </div>
          -->
          <div class="comment-block">
            <div class="comment-header">
              <cite class="user"><a href="http://l33.fr" rel="nofollow">Blake</a></cite>
              <span class="datetime secondary-text">
                <a rel="nofollow" id="c2191690874270775116" href="#2191690874270775116">26 January 2018 20:43</a>
              </span>
            </div>
            <div class="comment-content">Realistically, I think boxes with *intelligent* small buffers make the most sense.  &quot;Large buffer&quot; is relative w/6tbps+ ASICs...<br /><br />We want CAKE (or at least fq-codel) in silicon.<br />&amp; if you haven&#39;t seen Mark Handley&#39;s NDP demo video, it&#39;ll blow your mind:<br />https://www.youtube.com/watch?v=BO0QhaxBRr0</div>
              <div class="comment-replies">
                <div class="comment-thread inline-thread">
                  <span class="thread-count"><a>Replies</a></span>
                    <ol>
      <div>
        <li class="comment" id="1640312641186416882">
          <!--
          <div class="avatar-image-container">
            <img src="https://lh3.googleusercontent.com/zFdxGE77vvD2w5xHy6jkVuElKv-U9_9qLkRYK8OnbDeJPtjSZ82UPq5w6hJ-SA=s35">
          </div>
          -->
          <div class="comment-block">
            <div class="comment-header">
              <cite class="user"><a href="https://www.blogger.com/profile/13457151406311272386" rel="nofollow">Ivan Pepelnjak</a></cite>
              <span class="datetime secondary-text">
                <a rel="nofollow" id="c1640312641186416882" href="#1640312641186416882">27 January 2018 08:42</a>
              </span>
            </div>
            <div class="comment-content">Awesome concept ;) So glad to see at least some people are thinking outside of the usual box.<br /><br />Do have to mention though that the idea of clearing CLP bit on the last ATM cell in an AAL5 frame once you start dropping the cells due to congestion is a bit like trimming the packet down to its header ;)</div>
          </div>
        </li>
      </div>
  </ol>

                </div>
              </div>
          </div>
        </li>
      </div>
  </ol>

    </div>
  </div>
</div>
