5 b 1 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd delay1.vcd -o delay1.cdd -v delay1.v
3 0 $root "$root" NA 0 0 1
3 0 main "main" delay1.v 1 28 1
2 1 6 110011 2 1 c 0 0 b
2 2 6 9000f 0 2a 20000 0 0 1 2 2
2 3 6 90011 4 27 2100a 1 2 1 2 2
2 4 6 160016 1 0 20008 0 0 32 96 44 0 0 0 0 0 0 0
2 5 6 14001d 2 2c 22000a 4 0 32 2 aa aa aa aa aa aa aa aa
2 6 6 2d002d 1 0 20004 0 0 32 96 0 0 0 0 0 0 0 0
2 7 6 2b002e 1 23 18 0 6 c
2 8 6 260026 1 0 20008 0 0 32 96 1 0 0 0 0 0 0 0
2 9 6 240027 1 23 14 0 8 c
2 10 6 24002e 1 8 200b4 7 9 2 2 230a
2 11 6 1f001f 0 1 400 0 0 a
2 12 6 1f002e 1 38 6026 10 11
2 13 20 8000c 1 3d 121002 0 0 1 2 2 $u1
1 b 3 3000a 1 0 0 0 1 33 102
1 a 4 3000a 1 0 1 0 2 33 a
1 c 4 83000d 1 0 1 0 2 33 130a
4 12 3 3
4 5 12 0
4 3 5 0
4 13 0 0
3 1 main.$u0 "main.$u0" delay1.v 0 18 1
3 1 main.$u1 "main.$u1" delay1.v 0 26 1
2 14 21 50009 1 0 20004 0 0 2 36 0
2 15 21 10001 0 1 400 0 0 c
2 16 21 10009 1 37 11006 14 15
2 17 22 20003 1 0 20008 0 0 32 96 50 0 0 0 0 0 0 0
2 18 22 10003 2 2c 22000a 17 0 32 2 aa aa aa aa aa aa aa aa
2 19 23 c0010 1 0 20008 0 0 2 36 1
2 20 23 80008 0 1 400 0 0 c
2 21 23 80010 1 37 a 19 20
2 22 24 90009 1 0 20008 0 0 32 96 11 0 0 0 0 0 0 0
2 23 24 80009 2 2c 22000a 22 0 32 2 aa aa aa aa aa aa aa aa
2 24 25 50009 1 0 20008 0 0 2 36 4
2 25 25 10001 0 1 400 0 0 c
2 26 25 10009 1 37 a 24 25
4 26 0 0
4 23 26 0
4 21 23 23
4 18 21 0
4 16 18 18
