
projectfinal.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000090e0  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000230  08009270  08009270  0000a270  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080094a0  080094a0  0000b078  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080094a0  080094a0  0000a4a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080094a8  080094a8  0000b078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080094a8  080094a8  0000a4a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080094ac  080094ac  0000a4ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000078  20000000  080094b0  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002838  20000078  08009528  0000b078  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200028b0  08009528  0000b8b0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b078  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001ea9b  00000000  00000000  0000b0a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000043d8  00000000  00000000  00029b43  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000019a8  00000000  00000000  0002df20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000013cc  00000000  00000000  0002f8c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002a7d0  00000000  00000000  00030c94  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001f516  00000000  00000000  0005b464  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001015f2  00000000  00000000  0007a97a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0017bf6c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006d38  00000000  00000000  0017bfb0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  00182ce8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000078 	.word	0x20000078
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009258 	.word	0x08009258

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000007c 	.word	0x2000007c
 80001cc:	08009258 	.word	0x08009258

080001d0 <__aeabi_uldivmod>:
 80001d0:	b953      	cbnz	r3, 80001e8 <__aeabi_uldivmod+0x18>
 80001d2:	b94a      	cbnz	r2, 80001e8 <__aeabi_uldivmod+0x18>
 80001d4:	2900      	cmp	r1, #0
 80001d6:	bf08      	it	eq
 80001d8:	2800      	cmpeq	r0, #0
 80001da:	bf1c      	itt	ne
 80001dc:	f04f 31ff 	movne.w	r1, #4294967295
 80001e0:	f04f 30ff 	movne.w	r0, #4294967295
 80001e4:	f000 b988 	b.w	80004f8 <__aeabi_idiv0>
 80001e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f0:	f000 f806 	bl	8000200 <__udivmoddi4>
 80001f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001fc:	b004      	add	sp, #16
 80001fe:	4770      	bx	lr

08000200 <__udivmoddi4>:
 8000200:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000204:	9d08      	ldr	r5, [sp, #32]
 8000206:	468e      	mov	lr, r1
 8000208:	4604      	mov	r4, r0
 800020a:	4688      	mov	r8, r1
 800020c:	2b00      	cmp	r3, #0
 800020e:	d14a      	bne.n	80002a6 <__udivmoddi4+0xa6>
 8000210:	428a      	cmp	r2, r1
 8000212:	4617      	mov	r7, r2
 8000214:	d962      	bls.n	80002dc <__udivmoddi4+0xdc>
 8000216:	fab2 f682 	clz	r6, r2
 800021a:	b14e      	cbz	r6, 8000230 <__udivmoddi4+0x30>
 800021c:	f1c6 0320 	rsb	r3, r6, #32
 8000220:	fa01 f806 	lsl.w	r8, r1, r6
 8000224:	fa20 f303 	lsr.w	r3, r0, r3
 8000228:	40b7      	lsls	r7, r6
 800022a:	ea43 0808 	orr.w	r8, r3, r8
 800022e:	40b4      	lsls	r4, r6
 8000230:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000234:	fa1f fc87 	uxth.w	ip, r7
 8000238:	fbb8 f1fe 	udiv	r1, r8, lr
 800023c:	0c23      	lsrs	r3, r4, #16
 800023e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000242:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000246:	fb01 f20c 	mul.w	r2, r1, ip
 800024a:	429a      	cmp	r2, r3
 800024c:	d909      	bls.n	8000262 <__udivmoddi4+0x62>
 800024e:	18fb      	adds	r3, r7, r3
 8000250:	f101 30ff 	add.w	r0, r1, #4294967295
 8000254:	f080 80ea 	bcs.w	800042c <__udivmoddi4+0x22c>
 8000258:	429a      	cmp	r2, r3
 800025a:	f240 80e7 	bls.w	800042c <__udivmoddi4+0x22c>
 800025e:	3902      	subs	r1, #2
 8000260:	443b      	add	r3, r7
 8000262:	1a9a      	subs	r2, r3, r2
 8000264:	b2a3      	uxth	r3, r4
 8000266:	fbb2 f0fe 	udiv	r0, r2, lr
 800026a:	fb0e 2210 	mls	r2, lr, r0, r2
 800026e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000272:	fb00 fc0c 	mul.w	ip, r0, ip
 8000276:	459c      	cmp	ip, r3
 8000278:	d909      	bls.n	800028e <__udivmoddi4+0x8e>
 800027a:	18fb      	adds	r3, r7, r3
 800027c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000280:	f080 80d6 	bcs.w	8000430 <__udivmoddi4+0x230>
 8000284:	459c      	cmp	ip, r3
 8000286:	f240 80d3 	bls.w	8000430 <__udivmoddi4+0x230>
 800028a:	443b      	add	r3, r7
 800028c:	3802      	subs	r0, #2
 800028e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000292:	eba3 030c 	sub.w	r3, r3, ip
 8000296:	2100      	movs	r1, #0
 8000298:	b11d      	cbz	r5, 80002a2 <__udivmoddi4+0xa2>
 800029a:	40f3      	lsrs	r3, r6
 800029c:	2200      	movs	r2, #0
 800029e:	e9c5 3200 	strd	r3, r2, [r5]
 80002a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002a6:	428b      	cmp	r3, r1
 80002a8:	d905      	bls.n	80002b6 <__udivmoddi4+0xb6>
 80002aa:	b10d      	cbz	r5, 80002b0 <__udivmoddi4+0xb0>
 80002ac:	e9c5 0100 	strd	r0, r1, [r5]
 80002b0:	2100      	movs	r1, #0
 80002b2:	4608      	mov	r0, r1
 80002b4:	e7f5      	b.n	80002a2 <__udivmoddi4+0xa2>
 80002b6:	fab3 f183 	clz	r1, r3
 80002ba:	2900      	cmp	r1, #0
 80002bc:	d146      	bne.n	800034c <__udivmoddi4+0x14c>
 80002be:	4573      	cmp	r3, lr
 80002c0:	d302      	bcc.n	80002c8 <__udivmoddi4+0xc8>
 80002c2:	4282      	cmp	r2, r0
 80002c4:	f200 8105 	bhi.w	80004d2 <__udivmoddi4+0x2d2>
 80002c8:	1a84      	subs	r4, r0, r2
 80002ca:	eb6e 0203 	sbc.w	r2, lr, r3
 80002ce:	2001      	movs	r0, #1
 80002d0:	4690      	mov	r8, r2
 80002d2:	2d00      	cmp	r5, #0
 80002d4:	d0e5      	beq.n	80002a2 <__udivmoddi4+0xa2>
 80002d6:	e9c5 4800 	strd	r4, r8, [r5]
 80002da:	e7e2      	b.n	80002a2 <__udivmoddi4+0xa2>
 80002dc:	2a00      	cmp	r2, #0
 80002de:	f000 8090 	beq.w	8000402 <__udivmoddi4+0x202>
 80002e2:	fab2 f682 	clz	r6, r2
 80002e6:	2e00      	cmp	r6, #0
 80002e8:	f040 80a4 	bne.w	8000434 <__udivmoddi4+0x234>
 80002ec:	1a8a      	subs	r2, r1, r2
 80002ee:	0c03      	lsrs	r3, r0, #16
 80002f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f4:	b280      	uxth	r0, r0
 80002f6:	b2bc      	uxth	r4, r7
 80002f8:	2101      	movs	r1, #1
 80002fa:	fbb2 fcfe 	udiv	ip, r2, lr
 80002fe:	fb0e 221c 	mls	r2, lr, ip, r2
 8000302:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000306:	fb04 f20c 	mul.w	r2, r4, ip
 800030a:	429a      	cmp	r2, r3
 800030c:	d907      	bls.n	800031e <__udivmoddi4+0x11e>
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000314:	d202      	bcs.n	800031c <__udivmoddi4+0x11c>
 8000316:	429a      	cmp	r2, r3
 8000318:	f200 80e0 	bhi.w	80004dc <__udivmoddi4+0x2dc>
 800031c:	46c4      	mov	ip, r8
 800031e:	1a9b      	subs	r3, r3, r2
 8000320:	fbb3 f2fe 	udiv	r2, r3, lr
 8000324:	fb0e 3312 	mls	r3, lr, r2, r3
 8000328:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800032c:	fb02 f404 	mul.w	r4, r2, r4
 8000330:	429c      	cmp	r4, r3
 8000332:	d907      	bls.n	8000344 <__udivmoddi4+0x144>
 8000334:	18fb      	adds	r3, r7, r3
 8000336:	f102 30ff 	add.w	r0, r2, #4294967295
 800033a:	d202      	bcs.n	8000342 <__udivmoddi4+0x142>
 800033c:	429c      	cmp	r4, r3
 800033e:	f200 80ca 	bhi.w	80004d6 <__udivmoddi4+0x2d6>
 8000342:	4602      	mov	r2, r0
 8000344:	1b1b      	subs	r3, r3, r4
 8000346:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800034a:	e7a5      	b.n	8000298 <__udivmoddi4+0x98>
 800034c:	f1c1 0620 	rsb	r6, r1, #32
 8000350:	408b      	lsls	r3, r1
 8000352:	fa22 f706 	lsr.w	r7, r2, r6
 8000356:	431f      	orrs	r7, r3
 8000358:	fa0e f401 	lsl.w	r4, lr, r1
 800035c:	fa20 f306 	lsr.w	r3, r0, r6
 8000360:	fa2e fe06 	lsr.w	lr, lr, r6
 8000364:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000368:	4323      	orrs	r3, r4
 800036a:	fa00 f801 	lsl.w	r8, r0, r1
 800036e:	fa1f fc87 	uxth.w	ip, r7
 8000372:	fbbe f0f9 	udiv	r0, lr, r9
 8000376:	0c1c      	lsrs	r4, r3, #16
 8000378:	fb09 ee10 	mls	lr, r9, r0, lr
 800037c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000380:	fb00 fe0c 	mul.w	lr, r0, ip
 8000384:	45a6      	cmp	lr, r4
 8000386:	fa02 f201 	lsl.w	r2, r2, r1
 800038a:	d909      	bls.n	80003a0 <__udivmoddi4+0x1a0>
 800038c:	193c      	adds	r4, r7, r4
 800038e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000392:	f080 809c 	bcs.w	80004ce <__udivmoddi4+0x2ce>
 8000396:	45a6      	cmp	lr, r4
 8000398:	f240 8099 	bls.w	80004ce <__udivmoddi4+0x2ce>
 800039c:	3802      	subs	r0, #2
 800039e:	443c      	add	r4, r7
 80003a0:	eba4 040e 	sub.w	r4, r4, lr
 80003a4:	fa1f fe83 	uxth.w	lr, r3
 80003a8:	fbb4 f3f9 	udiv	r3, r4, r9
 80003ac:	fb09 4413 	mls	r4, r9, r3, r4
 80003b0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003b4:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b8:	45a4      	cmp	ip, r4
 80003ba:	d908      	bls.n	80003ce <__udivmoddi4+0x1ce>
 80003bc:	193c      	adds	r4, r7, r4
 80003be:	f103 3eff 	add.w	lr, r3, #4294967295
 80003c2:	f080 8082 	bcs.w	80004ca <__udivmoddi4+0x2ca>
 80003c6:	45a4      	cmp	ip, r4
 80003c8:	d97f      	bls.n	80004ca <__udivmoddi4+0x2ca>
 80003ca:	3b02      	subs	r3, #2
 80003cc:	443c      	add	r4, r7
 80003ce:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003d2:	eba4 040c 	sub.w	r4, r4, ip
 80003d6:	fba0 ec02 	umull	lr, ip, r0, r2
 80003da:	4564      	cmp	r4, ip
 80003dc:	4673      	mov	r3, lr
 80003de:	46e1      	mov	r9, ip
 80003e0:	d362      	bcc.n	80004a8 <__udivmoddi4+0x2a8>
 80003e2:	d05f      	beq.n	80004a4 <__udivmoddi4+0x2a4>
 80003e4:	b15d      	cbz	r5, 80003fe <__udivmoddi4+0x1fe>
 80003e6:	ebb8 0203 	subs.w	r2, r8, r3
 80003ea:	eb64 0409 	sbc.w	r4, r4, r9
 80003ee:	fa04 f606 	lsl.w	r6, r4, r6
 80003f2:	fa22 f301 	lsr.w	r3, r2, r1
 80003f6:	431e      	orrs	r6, r3
 80003f8:	40cc      	lsrs	r4, r1
 80003fa:	e9c5 6400 	strd	r6, r4, [r5]
 80003fe:	2100      	movs	r1, #0
 8000400:	e74f      	b.n	80002a2 <__udivmoddi4+0xa2>
 8000402:	fbb1 fcf2 	udiv	ip, r1, r2
 8000406:	0c01      	lsrs	r1, r0, #16
 8000408:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800040c:	b280      	uxth	r0, r0
 800040e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000412:	463b      	mov	r3, r7
 8000414:	4638      	mov	r0, r7
 8000416:	463c      	mov	r4, r7
 8000418:	46b8      	mov	r8, r7
 800041a:	46be      	mov	lr, r7
 800041c:	2620      	movs	r6, #32
 800041e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000422:	eba2 0208 	sub.w	r2, r2, r8
 8000426:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800042a:	e766      	b.n	80002fa <__udivmoddi4+0xfa>
 800042c:	4601      	mov	r1, r0
 800042e:	e718      	b.n	8000262 <__udivmoddi4+0x62>
 8000430:	4610      	mov	r0, r2
 8000432:	e72c      	b.n	800028e <__udivmoddi4+0x8e>
 8000434:	f1c6 0220 	rsb	r2, r6, #32
 8000438:	fa2e f302 	lsr.w	r3, lr, r2
 800043c:	40b7      	lsls	r7, r6
 800043e:	40b1      	lsls	r1, r6
 8000440:	fa20 f202 	lsr.w	r2, r0, r2
 8000444:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000448:	430a      	orrs	r2, r1
 800044a:	fbb3 f8fe 	udiv	r8, r3, lr
 800044e:	b2bc      	uxth	r4, r7
 8000450:	fb0e 3318 	mls	r3, lr, r8, r3
 8000454:	0c11      	lsrs	r1, r2, #16
 8000456:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045a:	fb08 f904 	mul.w	r9, r8, r4
 800045e:	40b0      	lsls	r0, r6
 8000460:	4589      	cmp	r9, r1
 8000462:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000466:	b280      	uxth	r0, r0
 8000468:	d93e      	bls.n	80004e8 <__udivmoddi4+0x2e8>
 800046a:	1879      	adds	r1, r7, r1
 800046c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000470:	d201      	bcs.n	8000476 <__udivmoddi4+0x276>
 8000472:	4589      	cmp	r9, r1
 8000474:	d81f      	bhi.n	80004b6 <__udivmoddi4+0x2b6>
 8000476:	eba1 0109 	sub.w	r1, r1, r9
 800047a:	fbb1 f9fe 	udiv	r9, r1, lr
 800047e:	fb09 f804 	mul.w	r8, r9, r4
 8000482:	fb0e 1119 	mls	r1, lr, r9, r1
 8000486:	b292      	uxth	r2, r2
 8000488:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800048c:	4542      	cmp	r2, r8
 800048e:	d229      	bcs.n	80004e4 <__udivmoddi4+0x2e4>
 8000490:	18ba      	adds	r2, r7, r2
 8000492:	f109 31ff 	add.w	r1, r9, #4294967295
 8000496:	d2c4      	bcs.n	8000422 <__udivmoddi4+0x222>
 8000498:	4542      	cmp	r2, r8
 800049a:	d2c2      	bcs.n	8000422 <__udivmoddi4+0x222>
 800049c:	f1a9 0102 	sub.w	r1, r9, #2
 80004a0:	443a      	add	r2, r7
 80004a2:	e7be      	b.n	8000422 <__udivmoddi4+0x222>
 80004a4:	45f0      	cmp	r8, lr
 80004a6:	d29d      	bcs.n	80003e4 <__udivmoddi4+0x1e4>
 80004a8:	ebbe 0302 	subs.w	r3, lr, r2
 80004ac:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004b0:	3801      	subs	r0, #1
 80004b2:	46e1      	mov	r9, ip
 80004b4:	e796      	b.n	80003e4 <__udivmoddi4+0x1e4>
 80004b6:	eba7 0909 	sub.w	r9, r7, r9
 80004ba:	4449      	add	r1, r9
 80004bc:	f1a8 0c02 	sub.w	ip, r8, #2
 80004c0:	fbb1 f9fe 	udiv	r9, r1, lr
 80004c4:	fb09 f804 	mul.w	r8, r9, r4
 80004c8:	e7db      	b.n	8000482 <__udivmoddi4+0x282>
 80004ca:	4673      	mov	r3, lr
 80004cc:	e77f      	b.n	80003ce <__udivmoddi4+0x1ce>
 80004ce:	4650      	mov	r0, sl
 80004d0:	e766      	b.n	80003a0 <__udivmoddi4+0x1a0>
 80004d2:	4608      	mov	r0, r1
 80004d4:	e6fd      	b.n	80002d2 <__udivmoddi4+0xd2>
 80004d6:	443b      	add	r3, r7
 80004d8:	3a02      	subs	r2, #2
 80004da:	e733      	b.n	8000344 <__udivmoddi4+0x144>
 80004dc:	f1ac 0c02 	sub.w	ip, ip, #2
 80004e0:	443b      	add	r3, r7
 80004e2:	e71c      	b.n	800031e <__udivmoddi4+0x11e>
 80004e4:	4649      	mov	r1, r9
 80004e6:	e79c      	b.n	8000422 <__udivmoddi4+0x222>
 80004e8:	eba1 0109 	sub.w	r1, r1, r9
 80004ec:	46c4      	mov	ip, r8
 80004ee:	fbb1 f9fe 	udiv	r9, r1, lr
 80004f2:	fb09 f804 	mul.w	r8, r9, r4
 80004f6:	e7c4      	b.n	8000482 <__udivmoddi4+0x282>

080004f8 <__aeabi_idiv0>:
 80004f8:	4770      	bx	lr
 80004fa:	bf00      	nop

080004fc <HAL_GPIO_EXTI_Callback>:
volatile uint32_t PL1_Last_Interrupt = 0;
volatile uint32_t PL2_Last_Interrupt = 0;
#define DEBOUNCE_TIME 100 // in ms

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80004fc:	b580      	push	{r7, lr}
 80004fe:	b084      	sub	sp, #16
 8000500:	af00      	add	r7, sp, #0
 8000502:	4603      	mov	r3, r0
 8000504:	80fb      	strh	r3, [r7, #6]

	if(GPIO_Pin == PL1_Switch_Pin) {
 8000506:	88fb      	ldrh	r3, [r7, #6]
 8000508:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800050c:	d10e      	bne.n	800052c <HAL_GPIO_EXTI_Callback+0x30>

		uint32_t current_time = HAL_GetTick();
 800050e:	f001 fb55 	bl	8001bbc <HAL_GetTick>
 8000512:	60f8      	str	r0, [r7, #12]
		if ((current_time - PL1_Last_Interrupt) > DEBOUNCE_TIME){
 8000514:	4b36      	ldr	r3, [pc, #216]	@ (80005f0 <HAL_GPIO_EXTI_Callback+0xf4>)
 8000516:	681b      	ldr	r3, [r3, #0]
 8000518:	68fa      	ldr	r2, [r7, #12]
 800051a:	1ad3      	subs	r3, r2, r3
 800051c:	2b64      	cmp	r3, #100	@ 0x64
 800051e:	d905      	bls.n	800052c <HAL_GPIO_EXTI_Callback+0x30>
				PL1_switch_var = 1;
 8000520:	4b34      	ldr	r3, [pc, #208]	@ (80005f4 <HAL_GPIO_EXTI_Callback+0xf8>)
 8000522:	2201      	movs	r2, #1
 8000524:	701a      	strb	r2, [r3, #0]
				PL1_Last_Interrupt = current_time;
 8000526:	4a32      	ldr	r2, [pc, #200]	@ (80005f0 <HAL_GPIO_EXTI_Callback+0xf4>)
 8000528:	68fb      	ldr	r3, [r7, #12]
 800052a:	6013      	str	r3, [r2, #0]
			}

	}
	if(GPIO_Pin == PL2_Switch_Pin) {
 800052c:	88fb      	ldrh	r3, [r7, #6]
 800052e:	2b80      	cmp	r3, #128	@ 0x80
 8000530:	d10e      	bne.n	8000550 <HAL_GPIO_EXTI_Callback+0x54>

		uint32_t current_time = HAL_GetTick();
 8000532:	f001 fb43 	bl	8001bbc <HAL_GetTick>
 8000536:	60b8      	str	r0, [r7, #8]
		if ((current_time - PL2_Last_Interrupt) > DEBOUNCE_TIME){
 8000538:	4b2f      	ldr	r3, [pc, #188]	@ (80005f8 <HAL_GPIO_EXTI_Callback+0xfc>)
 800053a:	681b      	ldr	r3, [r3, #0]
 800053c:	68ba      	ldr	r2, [r7, #8]
 800053e:	1ad3      	subs	r3, r2, r3
 8000540:	2b64      	cmp	r3, #100	@ 0x64
 8000542:	d905      	bls.n	8000550 <HAL_GPIO_EXTI_Callback+0x54>
				PL2_switch_var = 1;
 8000544:	4b2d      	ldr	r3, [pc, #180]	@ (80005fc <HAL_GPIO_EXTI_Callback+0x100>)
 8000546:	2201      	movs	r2, #1
 8000548:	701a      	strb	r2, [r3, #0]
				PL2_Last_Interrupt = current_time;
 800054a:	4a2b      	ldr	r2, [pc, #172]	@ (80005f8 <HAL_GPIO_EXTI_Callback+0xfc>)
 800054c:	68bb      	ldr	r3, [r7, #8]
 800054e:	6013      	str	r3, [r2, #0]
			}
	}
	if(GPIO_Pin == TL1_Car_Pin) {
 8000550:	88fb      	ldrh	r3, [r7, #6]
 8000552:	2b10      	cmp	r3, #16
 8000554:	d10d      	bne.n	8000572 <HAL_GPIO_EXTI_Callback+0x76>
		if (HAL_GPIO_ReadPin(TL1_Car_GPIO_Port, TL1_Car_Pin) == 0) TL1_Car_var = 1;
 8000556:	2110      	movs	r1, #16
 8000558:	4829      	ldr	r0, [pc, #164]	@ (8000600 <HAL_GPIO_EXTI_Callback+0x104>)
 800055a:	f001 fdc7 	bl	80020ec <HAL_GPIO_ReadPin>
 800055e:	4603      	mov	r3, r0
 8000560:	2b00      	cmp	r3, #0
 8000562:	d103      	bne.n	800056c <HAL_GPIO_EXTI_Callback+0x70>
 8000564:	4b27      	ldr	r3, [pc, #156]	@ (8000604 <HAL_GPIO_EXTI_Callback+0x108>)
 8000566:	2201      	movs	r2, #1
 8000568:	701a      	strb	r2, [r3, #0]
 800056a:	e002      	b.n	8000572 <HAL_GPIO_EXTI_Callback+0x76>
			else TL1_Car_var = 0;
 800056c:	4b25      	ldr	r3, [pc, #148]	@ (8000604 <HAL_GPIO_EXTI_Callback+0x108>)
 800056e:	2200      	movs	r2, #0
 8000570:	701a      	strb	r2, [r3, #0]
	}
	if(GPIO_Pin == TL2_Car_Pin) {
 8000572:	88fb      	ldrh	r3, [r7, #6]
 8000574:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000578:	d10e      	bne.n	8000598 <HAL_GPIO_EXTI_Callback+0x9c>
		if (HAL_GPIO_ReadPin(TL2_Car_GPIO_Port, TL2_Car_Pin) == 0) TL2_Car_var = 1;
 800057a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800057e:	4822      	ldr	r0, [pc, #136]	@ (8000608 <HAL_GPIO_EXTI_Callback+0x10c>)
 8000580:	f001 fdb4 	bl	80020ec <HAL_GPIO_ReadPin>
 8000584:	4603      	mov	r3, r0
 8000586:	2b00      	cmp	r3, #0
 8000588:	d103      	bne.n	8000592 <HAL_GPIO_EXTI_Callback+0x96>
 800058a:	4b20      	ldr	r3, [pc, #128]	@ (800060c <HAL_GPIO_EXTI_Callback+0x110>)
 800058c:	2201      	movs	r2, #1
 800058e:	701a      	strb	r2, [r3, #0]
 8000590:	e002      	b.n	8000598 <HAL_GPIO_EXTI_Callback+0x9c>
				else TL2_Car_var = 0;
 8000592:	4b1e      	ldr	r3, [pc, #120]	@ (800060c <HAL_GPIO_EXTI_Callback+0x110>)
 8000594:	2200      	movs	r2, #0
 8000596:	701a      	strb	r2, [r3, #0]
	}
	if(GPIO_Pin == TL3_Car_Pin) {
 8000598:	88fb      	ldrh	r3, [r7, #6]
 800059a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800059e:	d10e      	bne.n	80005be <HAL_GPIO_EXTI_Callback+0xc2>
		if (HAL_GPIO_ReadPin(TL3_Car_GPIO_Port, TL3_Car_Pin) == 0) TL3_Car_var = 1;
 80005a0:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80005a4:	4818      	ldr	r0, [pc, #96]	@ (8000608 <HAL_GPIO_EXTI_Callback+0x10c>)
 80005a6:	f001 fda1 	bl	80020ec <HAL_GPIO_ReadPin>
 80005aa:	4603      	mov	r3, r0
 80005ac:	2b00      	cmp	r3, #0
 80005ae:	d103      	bne.n	80005b8 <HAL_GPIO_EXTI_Callback+0xbc>
 80005b0:	4b17      	ldr	r3, [pc, #92]	@ (8000610 <HAL_GPIO_EXTI_Callback+0x114>)
 80005b2:	2201      	movs	r2, #1
 80005b4:	701a      	strb	r2, [r3, #0]
 80005b6:	e002      	b.n	80005be <HAL_GPIO_EXTI_Callback+0xc2>
				else TL3_Car_var = 0;
 80005b8:	4b15      	ldr	r3, [pc, #84]	@ (8000610 <HAL_GPIO_EXTI_Callback+0x114>)
 80005ba:	2200      	movs	r2, #0
 80005bc:	701a      	strb	r2, [r3, #0]
	}
	if(GPIO_Pin == TL4_Car_Pin) {
 80005be:	88fb      	ldrh	r3, [r7, #6]
 80005c0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80005c4:	d10f      	bne.n	80005e6 <HAL_GPIO_EXTI_Callback+0xea>
		if (HAL_GPIO_ReadPin(TL4_Car_GPIO_Port, TL4_Car_Pin) == 0) TL4_Car_var = 1;
 80005c6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80005ca:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80005ce:	f001 fd8d 	bl	80020ec <HAL_GPIO_ReadPin>
 80005d2:	4603      	mov	r3, r0
 80005d4:	2b00      	cmp	r3, #0
 80005d6:	d103      	bne.n	80005e0 <HAL_GPIO_EXTI_Callback+0xe4>
 80005d8:	4b0e      	ldr	r3, [pc, #56]	@ (8000614 <HAL_GPIO_EXTI_Callback+0x118>)
 80005da:	2201      	movs	r2, #1
 80005dc:	701a      	strb	r2, [r3, #0]
				else TL4_Car_var = 0;
	}

}
 80005de:	e002      	b.n	80005e6 <HAL_GPIO_EXTI_Callback+0xea>
				else TL4_Car_var = 0;
 80005e0:	4b0c      	ldr	r3, [pc, #48]	@ (8000614 <HAL_GPIO_EXTI_Callback+0x118>)
 80005e2:	2200      	movs	r2, #0
 80005e4:	701a      	strb	r2, [r3, #0]
}
 80005e6:	bf00      	nop
 80005e8:	3710      	adds	r7, #16
 80005ea:	46bd      	mov	sp, r7
 80005ec:	bd80      	pop	{r7, pc}
 80005ee:	bf00      	nop
 80005f0:	2000009c 	.word	0x2000009c
 80005f4:	20000094 	.word	0x20000094
 80005f8:	200000a0 	.word	0x200000a0
 80005fc:	20000095 	.word	0x20000095
 8000600:	48000800 	.word	0x48000800
 8000604:	20000096 	.word	0x20000096
 8000608:	48000400 	.word	0x48000400
 800060c:	20000097 	.word	0x20000097
 8000610:	20000098 	.word	0x20000098
 8000614:	20000099 	.word	0x20000099

08000618 <Car_Starting_positions>:
// a very cruisal  funtion used to read the intal carpossion when first running the code since the variables only change when a intreups happens
void Car_Starting_positions(){
 8000618:	b580      	push	{r7, lr}
 800061a:	af00      	add	r7, sp, #0
    HAL_GPIO_EXTI_Callback(TL1_Car_Pin);
 800061c:	2010      	movs	r0, #16
 800061e:	f7ff ff6d 	bl	80004fc <HAL_GPIO_EXTI_Callback>
    HAL_GPIO_EXTI_Callback(TL2_Car_Pin);
 8000622:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8000626:	f7ff ff69 	bl	80004fc <HAL_GPIO_EXTI_Callback>
    HAL_GPIO_EXTI_Callback(TL3_Car_Pin);
 800062a:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 800062e:	f7ff ff65 	bl	80004fc <HAL_GPIO_EXTI_Callback>
    HAL_GPIO_EXTI_Callback(TL4_Car_Pin);
 8000632:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8000636:	f7ff ff61 	bl	80004fc <HAL_GPIO_EXTI_Callback>
}
 800063a:	bf00      	nop
 800063c:	bd80      	pop	{r7, pc}
	...

08000640 <SPIinit>:





void SPIinit(){
 8000640:	b580      	push	{r7, lr}
 8000642:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(_595_Enable_GPIO_Port, _595_Enable_Pin, RESET);
 8000644:	2200      	movs	r2, #0
 8000646:	2180      	movs	r1, #128	@ 0x80
 8000648:	4808      	ldr	r0, [pc, #32]	@ (800066c <SPIinit+0x2c>)
 800064a:	f001 fd67 	bl	800211c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(_595_Reset_GPIO_Port, _595_Reset_Pin, SET);
 800064e:	2201      	movs	r2, #1
 8000650:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000654:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000658:	f001 fd60 	bl	800211c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(_595_STCP_GPIO_Port, _595_STCP_Pin, RESET);
 800065c:	2200      	movs	r2, #0
 800065e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000662:	4803      	ldr	r0, [pc, #12]	@ (8000670 <SPIinit+0x30>)
 8000664:	f001 fd5a 	bl	800211c <HAL_GPIO_WritePin>

}
 8000668:	bf00      	nop
 800066a:	bd80      	pop	{r7, pc}
 800066c:	48000800 	.word	0x48000800
 8000670:	48000400 	.word	0x48000400

08000674 <SPIshow_state>:

void SPIshow_state(uint8_t *state){
 8000674:	b580      	push	{r7, lr}
 8000676:	b082      	sub	sp, #8
 8000678:	af00      	add	r7, sp, #0
 800067a:	6078      	str	r0, [r7, #4]
	HAL_SPI_Transmit(&hspi3,state,3, 50);
 800067c:	2332      	movs	r3, #50	@ 0x32
 800067e:	2203      	movs	r2, #3
 8000680:	6879      	ldr	r1, [r7, #4]
 8000682:	4809      	ldr	r0, [pc, #36]	@ (80006a8 <SPIshow_state+0x34>)
 8000684:	f003 f96f 	bl	8003966 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(_595_STCP_GPIO_Port, _595_STCP_Pin, SET);
 8000688:	2201      	movs	r2, #1
 800068a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800068e:	4807      	ldr	r0, [pc, #28]	@ (80006ac <SPIshow_state+0x38>)
 8000690:	f001 fd44 	bl	800211c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(_595_STCP_GPIO_Port, _595_STCP_Pin, RESET);
 8000694:	2200      	movs	r2, #0
 8000696:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800069a:	4804      	ldr	r0, [pc, #16]	@ (80006ac <SPIshow_state+0x38>)
 800069c:	f001 fd3e 	bl	800211c <HAL_GPIO_WritePin>
}
 80006a0:	bf00      	nop
 80006a2:	3708      	adds	r7, #8
 80006a4:	46bd      	mov	sp, r7
 80006a6:	bd80      	pop	{r7, pc}
 80006a8:	200000dc 	.word	0x200000dc
 80006ac:	48000400 	.word	0x48000400

080006b0 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80006b0:	b580      	push	{r7, lr}
 80006b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */
  /* Create the mutex(es) */
  /* creation of UART_Mutex */
  UART_MutexHandle = osMutexNew(&UART_Mutex_attributes);
 80006b4:	4836      	ldr	r0, [pc, #216]	@ (8000790 <MX_FREERTOS_Init+0xe0>)
 80006b6:	f004 fe80 	bl	80053ba <osMutexNew>
 80006ba:	4603      	mov	r3, r0
 80006bc:	4a35      	ldr	r2, [pc, #212]	@ (8000794 <MX_FREERTOS_Init+0xe4>)
 80006be:	6013      	str	r3, [r2, #0]
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of ImGreenNow */
  ImGreenNowHandle = osSemaphoreNew(1, 1, &ImGreenNow_attributes);
 80006c0:	4a35      	ldr	r2, [pc, #212]	@ (8000798 <MX_FREERTOS_Init+0xe8>)
 80006c2:	2101      	movs	r1, #1
 80006c4:	2001      	movs	r0, #1
 80006c6:	f004 ff86 	bl	80055d6 <osSemaphoreNew>
 80006ca:	4603      	mov	r3, r0
 80006cc:	4a33      	ldr	r2, [pc, #204]	@ (800079c <MX_FREERTOS_Init+0xec>)
 80006ce:	6013      	str	r3, [r2, #0]
  /* add semaphores, ... */
  /* USER CODE END RTOS_SEMAPHORES */

  /* Create the timer(s) */
  /* creation of Green */
  GreenHandle = osTimerNew(GreenDone, osTimerOnce, NULL, &Green_attributes);
 80006d0:	4b33      	ldr	r3, [pc, #204]	@ (80007a0 <MX_FREERTOS_Init+0xf0>)
 80006d2:	2200      	movs	r2, #0
 80006d4:	2100      	movs	r1, #0
 80006d6:	4833      	ldr	r0, [pc, #204]	@ (80007a4 <MX_FREERTOS_Init+0xf4>)
 80006d8:	f004 fd72 	bl	80051c0 <osTimerNew>
 80006dc:	4603      	mov	r3, r0
 80006de:	4a32      	ldr	r2, [pc, #200]	@ (80007a8 <MX_FREERTOS_Init+0xf8>)
 80006e0:	6013      	str	r3, [r2, #0]

  /* creation of Orange */
  OrangeHandle = osTimerNew(OrangeDone, osTimerOnce, NULL, &Orange_attributes);
 80006e2:	4b32      	ldr	r3, [pc, #200]	@ (80007ac <MX_FREERTOS_Init+0xfc>)
 80006e4:	2200      	movs	r2, #0
 80006e6:	2100      	movs	r1, #0
 80006e8:	4831      	ldr	r0, [pc, #196]	@ (80007b0 <MX_FREERTOS_Init+0x100>)
 80006ea:	f004 fd69 	bl	80051c0 <osTimerNew>
 80006ee:	4603      	mov	r3, r0
 80006f0:	4a30      	ldr	r2, [pc, #192]	@ (80007b4 <MX_FREERTOS_Init+0x104>)
 80006f2:	6013      	str	r3, [r2, #0]

  /* creation of RedMax */
  RedMaxHandle = osTimerNew(RedMaxDone, osTimerOnce, NULL, &RedMax_attributes);
 80006f4:	4b30      	ldr	r3, [pc, #192]	@ (80007b8 <MX_FREERTOS_Init+0x108>)
 80006f6:	2200      	movs	r2, #0
 80006f8:	2100      	movs	r1, #0
 80006fa:	4830      	ldr	r0, [pc, #192]	@ (80007bc <MX_FREERTOS_Init+0x10c>)
 80006fc:	f004 fd60 	bl	80051c0 <osTimerNew>
 8000700:	4603      	mov	r3, r0
 8000702:	4a2f      	ldr	r2, [pc, #188]	@ (80007c0 <MX_FREERTOS_Init+0x110>)
 8000704:	6013      	str	r3, [r2, #0]

  /* creation of Walking */
  WalkingHandle = osTimerNew(WalkingDone, osTimerOnce, NULL, &Walking_attributes);
 8000706:	4b2f      	ldr	r3, [pc, #188]	@ (80007c4 <MX_FREERTOS_Init+0x114>)
 8000708:	2200      	movs	r2, #0
 800070a:	2100      	movs	r1, #0
 800070c:	482e      	ldr	r0, [pc, #184]	@ (80007c8 <MX_FREERTOS_Init+0x118>)
 800070e:	f004 fd57 	bl	80051c0 <osTimerNew>
 8000712:	4603      	mov	r3, r0
 8000714:	4a2d      	ldr	r2, [pc, #180]	@ (80007cc <MX_FREERTOS_Init+0x11c>)
 8000716:	6013      	str	r3, [r2, #0]

  /* creation of Pedestrian */
  PedestrianHandle = osTimerNew(PedestrianDone, osTimerOnce, NULL, &Pedestrian_attributes);
 8000718:	4b2d      	ldr	r3, [pc, #180]	@ (80007d0 <MX_FREERTOS_Init+0x120>)
 800071a:	2200      	movs	r2, #0
 800071c:	2100      	movs	r1, #0
 800071e:	482d      	ldr	r0, [pc, #180]	@ (80007d4 <MX_FREERTOS_Init+0x124>)
 8000720:	f004 fd4e 	bl	80051c0 <osTimerNew>
 8000724:	4603      	mov	r3, r0
 8000726:	4a2c      	ldr	r2, [pc, #176]	@ (80007d8 <MX_FREERTOS_Init+0x128>)
 8000728:	6013      	str	r3, [r2, #0]

  /* creation of ToggleTimer */
  ToggleTimerHandle = osTimerNew(ToggleTimerCallback, osTimerPeriodic, (void*) &toggle_bit, &ToggleTimer_attributes);
 800072a:	4b2c      	ldr	r3, [pc, #176]	@ (80007dc <MX_FREERTOS_Init+0x12c>)
 800072c:	4a2c      	ldr	r2, [pc, #176]	@ (80007e0 <MX_FREERTOS_Init+0x130>)
 800072e:	2101      	movs	r1, #1
 8000730:	482c      	ldr	r0, [pc, #176]	@ (80007e4 <MX_FREERTOS_Init+0x134>)
 8000732:	f004 fd45 	bl	80051c0 <osTimerNew>
 8000736:	4603      	mov	r3, r0
 8000738:	4a2b      	ldr	r2, [pc, #172]	@ (80007e8 <MX_FREERTOS_Init+0x138>)
 800073a:	6013      	str	r3, [r2, #0]
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of MainQueue */
  MainQueueHandle = osMessageQueueNew (1, sizeof(uint16_t), &MainQueue_attributes);
 800073c:	4a2b      	ldr	r2, [pc, #172]	@ (80007ec <MX_FREERTOS_Init+0x13c>)
 800073e:	2102      	movs	r1, #2
 8000740:	2001      	movs	r0, #1
 8000742:	f005 f867 	bl	8005814 <osMessageQueueNew>
 8000746:	4603      	mov	r3, r0
 8000748:	4a29      	ldr	r2, [pc, #164]	@ (80007f0 <MX_FREERTOS_Init+0x140>)
 800074a:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 800074c:	4a29      	ldr	r2, [pc, #164]	@ (80007f4 <MX_FREERTOS_Init+0x144>)
 800074e:	2100      	movs	r1, #0
 8000750:	4829      	ldr	r0, [pc, #164]	@ (80007f8 <MX_FREERTOS_Init+0x148>)
 8000752:	f004 fc53 	bl	8004ffc <osThreadNew>
 8000756:	4603      	mov	r3, r0
 8000758:	4a28      	ldr	r2, [pc, #160]	@ (80007fc <MX_FREERTOS_Init+0x14c>)
 800075a:	6013      	str	r3, [r2, #0]

  /* creation of VertialTask */
  VertialTaskHandle = osThreadNew(StartVertialTask, NULL, &VertialTask_attributes);
 800075c:	4a28      	ldr	r2, [pc, #160]	@ (8000800 <MX_FREERTOS_Init+0x150>)
 800075e:	2100      	movs	r1, #0
 8000760:	4828      	ldr	r0, [pc, #160]	@ (8000804 <MX_FREERTOS_Init+0x154>)
 8000762:	f004 fc4b 	bl	8004ffc <osThreadNew>
 8000766:	4603      	mov	r3, r0
 8000768:	4a27      	ldr	r2, [pc, #156]	@ (8000808 <MX_FREERTOS_Init+0x158>)
 800076a:	6013      	str	r3, [r2, #0]

  /* creation of HorizontalTask */
  HorizontalTaskHandle = osThreadNew(StartHorizontalTask, NULL, &HorizontalTask_attributes);
 800076c:	4a27      	ldr	r2, [pc, #156]	@ (800080c <MX_FREERTOS_Init+0x15c>)
 800076e:	2100      	movs	r1, #0
 8000770:	4827      	ldr	r0, [pc, #156]	@ (8000810 <MX_FREERTOS_Init+0x160>)
 8000772:	f004 fc43 	bl	8004ffc <osThreadNew>
 8000776:	4603      	mov	r3, r0
 8000778:	4a26      	ldr	r2, [pc, #152]	@ (8000814 <MX_FREERTOS_Init+0x164>)
 800077a:	6013      	str	r3, [r2, #0]

  /* creation of ActuatorTask */
  ActuatorTaskHandle = osThreadNew(StartActuatorTask, NULL, &ActuatorTask_attributes);
 800077c:	4a26      	ldr	r2, [pc, #152]	@ (8000818 <MX_FREERTOS_Init+0x168>)
 800077e:	2100      	movs	r1, #0
 8000780:	4826      	ldr	r0, [pc, #152]	@ (800081c <MX_FREERTOS_Init+0x16c>)
 8000782:	f004 fc3b 	bl	8004ffc <osThreadNew>
 8000786:	4603      	mov	r3, r0
 8000788:	4a25      	ldr	r2, [pc, #148]	@ (8000820 <MX_FREERTOS_Init+0x170>)
 800078a:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 800078c:	bf00      	nop
 800078e:	bd80      	pop	{r7, pc}
 8000790:	08009434 	.word	0x08009434
 8000794:	200000d4 	.word	0x200000d4
 8000798:	08009444 	.word	0x08009444
 800079c:	200000d8 	.word	0x200000d8
 80007a0:	080093d4 	.word	0x080093d4
 80007a4:	0800122d 	.word	0x0800122d
 80007a8:	200000bc 	.word	0x200000bc
 80007ac:	080093e4 	.word	0x080093e4
 80007b0:	08001261 	.word	0x08001261
 80007b4:	200000c0 	.word	0x200000c0
 80007b8:	080093f4 	.word	0x080093f4
 80007bc:	08001295 	.word	0x08001295
 80007c0:	200000c4 	.word	0x200000c4
 80007c4:	08009404 	.word	0x08009404
 80007c8:	080012c9 	.word	0x080012c9
 80007cc:	200000c8 	.word	0x200000c8
 80007d0:	08009414 	.word	0x08009414
 80007d4:	080012fd 	.word	0x080012fd
 80007d8:	200000cc 	.word	0x200000cc
 80007dc:	08009424 	.word	0x08009424
 80007e0:	200000a4 	.word	0x200000a4
 80007e4:	08001331 	.word	0x08001331
 80007e8:	200000d0 	.word	0x200000d0
 80007ec:	080093bc 	.word	0x080093bc
 80007f0:	200000b8 	.word	0x200000b8
 80007f4:	0800932c 	.word	0x0800932c
 80007f8:	08000825 	.word	0x08000825
 80007fc:	200000a8 	.word	0x200000a8
 8000800:	08009350 	.word	0x08009350
 8000804:	08000835 	.word	0x08000835
 8000808:	200000ac 	.word	0x200000ac
 800080c:	08009374 	.word	0x08009374
 8000810:	08000ced 	.word	0x08000ced
 8000814:	200000b0 	.word	0x200000b0
 8000818:	08009398 	.word	0x08009398
 800081c:	080011b5 	.word	0x080011b5
 8000820:	200000b4 	.word	0x200000b4

08000824 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000824:	b580      	push	{r7, lr}
 8000826:	b082      	sub	sp, #8
 8000828:	af00      	add	r7, sp, #0
 800082a:	6078      	str	r0, [r7, #4]
  /* Infinite loop */
  for(;;)
  {


    osDelay(1);
 800082c:	2001      	movs	r0, #1
 800082e:	f004 fc97 	bl	8005160 <osDelay>
 8000832:	e7fb      	b.n	800082c <StartDefaultTask+0x8>

08000834 <StartVertialTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartVertialTask */
void StartVertialTask(void *argument)
{
 8000834:	b580      	push	{r7, lr}
 8000836:	b086      	sub	sp, #24
 8000838:	af00      	add	r7, sp, #0
 800083a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartVertialTask */
 osSemaphoreAcquire(ImGreenNowHandle, osWaitForever);
 800083c:	4bad      	ldr	r3, [pc, #692]	@ (8000af4 <StartVertialTask+0x2c0>)
 800083e:	681b      	ldr	r3, [r3, #0]
 8000840:	f04f 31ff 	mov.w	r1, #4294967295
 8000844:	4618      	mov	r0, r3
 8000846:	f004 ff4f 	bl	80056e8 <osSemaphoreAcquire>


  /* Infinite loop */
  for(;;)
  {
	  uint8_t V_ACTIVE = ActiveCarOnLane(Veritical);
 800084a:	4bab      	ldr	r3, [pc, #684]	@ (8000af8 <StartVertialTask+0x2c4>)
 800084c:	781b      	ldrb	r3, [r3, #0]
 800084e:	4618      	mov	r0, r3
 8000850:	f000 ff98 	bl	8001784 <ActiveCarOnLane>
 8000854:	4603      	mov	r3, r0
 8000856:	75fb      	strb	r3, [r7, #23]
	  uint8_t H_ACTIVE = ActiveCarOnLane(Horizontal);
 8000858:	4ba8      	ldr	r3, [pc, #672]	@ (8000afc <StartVertialTask+0x2c8>)
 800085a:	781b      	ldrb	r3, [r3, #0]
 800085c:	4618      	mov	r0, r3
 800085e:	f000 ff91 	bl	8001784 <ActiveCarOnLane>
 8000862:	4603      	mov	r3, r0
 8000864:	75bb      	strb	r3, [r7, #22]

	  switch(current){
 8000866:	4ba6      	ldr	r3, [pc, #664]	@ (8000b00 <StartVertialTask+0x2cc>)
 8000868:	781b      	ldrb	r3, [r3, #0]
 800086a:	2b05      	cmp	r3, #5
 800086c:	d8ed      	bhi.n	800084a <StartVertialTask+0x16>
 800086e:	a201      	add	r2, pc, #4	@ (adr r2, 8000874 <StartVertialTask+0x40>)
 8000870:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000874:	08000a5f 	.word	0x08000a5f
 8000878:	0800088d 	.word	0x0800088d
 800087c:	08000b39 	.word	0x08000b39
 8000880:	080009ed 	.word	0x080009ed
 8000884:	08000a83 	.word	0x08000a83
 8000888:	08000c21 	.word	0x08000c21

	  case STATE_GREEN:
	      memcpy(Shownstate, V_Green, 3);
 800088c:	4b9d      	ldr	r3, [pc, #628]	@ (8000b04 <StartVertialTask+0x2d0>)
 800088e:	4a9e      	ldr	r2, [pc, #632]	@ (8000b08 <StartVertialTask+0x2d4>)
 8000890:	8811      	ldrh	r1, [r2, #0]
 8000892:	7892      	ldrb	r2, [r2, #2]
 8000894:	8019      	strh	r1, [r3, #0]
 8000896:	709a      	strb	r2, [r3, #2]
	      xTaskNotify(ActuatorTaskHandle, SHOW_EVT, eSetBits);
 8000898:	4b9c      	ldr	r3, [pc, #624]	@ (8000b0c <StartVertialTask+0x2d8>)
 800089a:	6818      	ldr	r0, [r3, #0]
 800089c:	2300      	movs	r3, #0
 800089e:	2201      	movs	r2, #1
 80008a0:	2140      	movs	r1, #64	@ 0x40
 80008a2:	f007 fa4d 	bl	8007d40 <xTaskGenericNotify>

	      // is there is a horizotal car star the redmax timer of there is any and if it leave reset the timer
	      if (H_ACTIVE == 1 && IsActive(RedMaxHandle) == 0) {
 80008a6:	7dbb      	ldrb	r3, [r7, #22]
 80008a8:	2b01      	cmp	r3, #1
 80008aa:	d11e      	bne.n	80008ea <StartVertialTask+0xb6>
 80008ac:	4b98      	ldr	r3, [pc, #608]	@ (8000b10 <StartVertialTask+0x2dc>)
 80008ae:	681b      	ldr	r3, [r3, #0]
 80008b0:	4618      	mov	r0, r3
 80008b2:	f000 fd51 	bl	8001358 <IsActive>
 80008b6:	4603      	mov	r3, r0
 80008b8:	2b00      	cmp	r3, #0
 80008ba:	d116      	bne.n	80008ea <StartVertialTask+0xb6>
	          osTimerStart(RedMaxHandle, pdMS_TO_TICKS(redDelayMax));
 80008bc:	4b94      	ldr	r3, [pc, #592]	@ (8000b10 <StartVertialTask+0x2dc>)
 80008be:	681a      	ldr	r2, [r3, #0]
 80008c0:	4b94      	ldr	r3, [pc, #592]	@ (8000b14 <StartVertialTask+0x2e0>)
 80008c2:	881b      	ldrh	r3, [r3, #0]
 80008c4:	4619      	mov	r1, r3
 80008c6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80008ca:	fb01 f303 	mul.w	r3, r1, r3
 80008ce:	4992      	ldr	r1, [pc, #584]	@ (8000b18 <StartVertialTask+0x2e4>)
 80008d0:	fba1 1303 	umull	r1, r3, r1, r3
 80008d4:	099b      	lsrs	r3, r3, #6
 80008d6:	4619      	mov	r1, r3
 80008d8:	4610      	mov	r0, r2
 80008da:	f004 fced 	bl	80052b8 <osTimerStart>
	          osTimerStop(GreenHandle);
 80008de:	4b8f      	ldr	r3, [pc, #572]	@ (8000b1c <StartVertialTask+0x2e8>)
 80008e0:	681b      	ldr	r3, [r3, #0]
 80008e2:	4618      	mov	r0, r3
 80008e4:	f004 fd16 	bl	8005314 <osTimerStop>
 80008e8:	e007      	b.n	80008fa <StartVertialTask+0xc6>
	      }
	      else if (H_ACTIVE == 0) {
 80008ea:	7dbb      	ldrb	r3, [r7, #22]
 80008ec:	2b00      	cmp	r3, #0
 80008ee:	d104      	bne.n	80008fa <StartVertialTask+0xc6>
	          osTimerStop(RedMaxHandle);
 80008f0:	4b87      	ldr	r3, [pc, #540]	@ (8000b10 <StartVertialTask+0x2dc>)
 80008f2:	681b      	ldr	r3, [r3, #0]
 80008f4:	4618      	mov	r0, r3
 80008f6:	f004 fd0d 	bl	8005314 <osTimerStop>
	      }

	      // diffrent possble lane combinations
	      if ((V_ACTIVE == 0) && (H_ACTIVE == 1)) {  // imeadiate state change stop all the timers
 80008fa:	7dfb      	ldrb	r3, [r7, #23]
 80008fc:	2b00      	cmp	r3, #0
 80008fe:	d110      	bne.n	8000922 <StartVertialTask+0xee>
 8000900:	7dbb      	ldrb	r3, [r7, #22]
 8000902:	2b01      	cmp	r3, #1
 8000904:	d10d      	bne.n	8000922 <StartVertialTask+0xee>
	          osTimerStop(RedMaxHandle);
 8000906:	4b82      	ldr	r3, [pc, #520]	@ (8000b10 <StartVertialTask+0x2dc>)
 8000908:	681b      	ldr	r3, [r3, #0]
 800090a:	4618      	mov	r0, r3
 800090c:	f004 fd02 	bl	8005314 <osTimerStop>
	          osTimerStop(GreenHandle);
 8000910:	4b82      	ldr	r3, [pc, #520]	@ (8000b1c <StartVertialTask+0x2e8>)
 8000912:	681b      	ldr	r3, [r3, #0]
 8000914:	4618      	mov	r0, r3
 8000916:	f004 fcfd 	bl	8005314 <osTimerStop>
	          current = STATE_ORANGE_G2R;
 800091a:	4b79      	ldr	r3, [pc, #484]	@ (8000b00 <StartVertialTask+0x2cc>)
 800091c:	2203      	movs	r2, #3
 800091e:	701a      	strb	r2, [r3, #0]
 8000920:	e02f      	b.n	8000982 <StartVertialTask+0x14e>
	      }
	      else if ((V_ACTIVE == 1) && (H_ACTIVE == 0)) { // stay green forever so reset all the timers so it never triggers a state change
 8000922:	7dfb      	ldrb	r3, [r7, #23]
 8000924:	2b01      	cmp	r3, #1
 8000926:	d10d      	bne.n	8000944 <StartVertialTask+0x110>
 8000928:	7dbb      	ldrb	r3, [r7, #22]
 800092a:	2b00      	cmp	r3, #0
 800092c:	d10a      	bne.n	8000944 <StartVertialTask+0x110>
	          osTimerStop(RedMaxHandle);
 800092e:	4b78      	ldr	r3, [pc, #480]	@ (8000b10 <StartVertialTask+0x2dc>)
 8000930:	681b      	ldr	r3, [r3, #0]
 8000932:	4618      	mov	r0, r3
 8000934:	f004 fcee 	bl	8005314 <osTimerStop>
	          osTimerStop(GreenHandle);
 8000938:	4b78      	ldr	r3, [pc, #480]	@ (8000b1c <StartVertialTask+0x2e8>)
 800093a:	681b      	ldr	r3, [r3, #0]
 800093c:	4618      	mov	r0, r3
 800093e:	f004 fce9 	bl	8005314 <osTimerStop>
 8000942:	e01e      	b.n	8000982 <StartVertialTask+0x14e>
	      }
	      else if ((V_ACTIVE == 0) && (H_ACTIVE == 0) && !IsActive(GreenHandle)) {// all empty start the greentimer
 8000944:	7dfb      	ldrb	r3, [r7, #23]
 8000946:	2b00      	cmp	r3, #0
 8000948:	d11b      	bne.n	8000982 <StartVertialTask+0x14e>
 800094a:	7dbb      	ldrb	r3, [r7, #22]
 800094c:	2b00      	cmp	r3, #0
 800094e:	d118      	bne.n	8000982 <StartVertialTask+0x14e>
 8000950:	4b72      	ldr	r3, [pc, #456]	@ (8000b1c <StartVertialTask+0x2e8>)
 8000952:	681b      	ldr	r3, [r3, #0]
 8000954:	4618      	mov	r0, r3
 8000956:	f000 fcff 	bl	8001358 <IsActive>
 800095a:	4603      	mov	r3, r0
 800095c:	2b00      	cmp	r3, #0
 800095e:	d110      	bne.n	8000982 <StartVertialTask+0x14e>
	          osTimerStart(GreenHandle, pdMS_TO_TICKS(greenDelay));
 8000960:	4b6e      	ldr	r3, [pc, #440]	@ (8000b1c <StartVertialTask+0x2e8>)
 8000962:	681a      	ldr	r2, [r3, #0]
 8000964:	4b6e      	ldr	r3, [pc, #440]	@ (8000b20 <StartVertialTask+0x2ec>)
 8000966:	881b      	ldrh	r3, [r3, #0]
 8000968:	4619      	mov	r1, r3
 800096a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800096e:	fb01 f303 	mul.w	r3, r1, r3
 8000972:	4969      	ldr	r1, [pc, #420]	@ (8000b18 <StartVertialTask+0x2e4>)
 8000974:	fba1 1303 	umull	r1, r3, r1, r3
 8000978:	099b      	lsrs	r3, r3, #6
 800097a:	4619      	mov	r1, r3
 800097c:	4610      	mov	r0, r2
 800097e:	f004 fc9b 	bl	80052b8 <osTimerStart>
	      }

	      // Pedestrian button press immediately goes to pending
	      if (PL2_switch_var == 1) {
 8000982:	4b68      	ldr	r3, [pc, #416]	@ (8000b24 <StartVertialTask+0x2f0>)
 8000984:	781b      	ldrb	r3, [r3, #0]
 8000986:	b2db      	uxtb	r3, r3
 8000988:	2b01      	cmp	r3, #1
 800098a:	d10f      	bne.n	80009ac <StartVertialTask+0x178>
	          PL2_switch_var = 0;
 800098c:	4b65      	ldr	r3, [pc, #404]	@ (8000b24 <StartVertialTask+0x2f0>)
 800098e:	2200      	movs	r2, #0
 8000990:	701a      	strb	r2, [r3, #0]
	          osTimerStop(RedMaxHandle);
 8000992:	4b5f      	ldr	r3, [pc, #380]	@ (8000b10 <StartVertialTask+0x2dc>)
 8000994:	681b      	ldr	r3, [r3, #0]
 8000996:	4618      	mov	r0, r3
 8000998:	f004 fcbc 	bl	8005314 <osTimerStop>
	          osTimerStop(GreenHandle);
 800099c:	4b5f      	ldr	r3, [pc, #380]	@ (8000b1c <StartVertialTask+0x2e8>)
 800099e:	681b      	ldr	r3, [r3, #0]
 80009a0:	4618      	mov	r0, r3
 80009a2:	f004 fcb7 	bl	8005314 <osTimerStop>
	          current = STATE_PENDING;
 80009a6:	4b56      	ldr	r3, [pc, #344]	@ (8000b00 <StartVertialTask+0x2cc>)
 80009a8:	2202      	movs	r2, #2
 80009aa:	701a      	strb	r2, [r3, #0]
	      }

	      // Check timer/event notifications without blocking
	      BaseType_t notified = xTaskNotifyWait(0, 0xFFFFFFFF, &events, pdMS_TO_TICKS(10));
 80009ac:	f107 020c 	add.w	r2, r7, #12
 80009b0:	230a      	movs	r3, #10
 80009b2:	f04f 31ff 	mov.w	r1, #4294967295
 80009b6:	2000      	movs	r0, #0
 80009b8:	f007 f962 	bl	8007c80 <xTaskNotifyWait>
 80009bc:	6138      	str	r0, [r7, #16]
	      if (notified == pdTRUE) {
 80009be:	693b      	ldr	r3, [r7, #16]
 80009c0:	2b01      	cmp	r3, #1
 80009c2:	f040 816a 	bne.w	8000c9a <StartVertialTask+0x466>

	          if (events & GREEN_EVT) {
 80009c6:	68fb      	ldr	r3, [r7, #12]
 80009c8:	f003 0310 	and.w	r3, r3, #16
 80009cc:	2b00      	cmp	r3, #0
 80009ce:	d003      	beq.n	80009d8 <StartVertialTask+0x1a4>
	              current = STATE_ORANGE_G2R;
 80009d0:	4b4b      	ldr	r3, [pc, #300]	@ (8000b00 <StartVertialTask+0x2cc>)
 80009d2:	2203      	movs	r2, #3
 80009d4:	701a      	strb	r2, [r3, #0]
	          else if (events & REDMAX_EVT) {
	              current = STATE_ORANGE_G2R;
	          }

	      }
	  break;
 80009d6:	e160      	b.n	8000c9a <StartVertialTask+0x466>
	          else if (events & REDMAX_EVT) {
 80009d8:	68fb      	ldr	r3, [r7, #12]
 80009da:	f003 0304 	and.w	r3, r3, #4
 80009de:	2b00      	cmp	r3, #0
 80009e0:	f000 815b 	beq.w	8000c9a <StartVertialTask+0x466>
	              current = STATE_ORANGE_G2R;
 80009e4:	4b46      	ldr	r3, [pc, #280]	@ (8000b00 <StartVertialTask+0x2cc>)
 80009e6:	2203      	movs	r2, #3
 80009e8:	701a      	strb	r2, [r3, #0]
	  break;
 80009ea:	e156      	b.n	8000c9a <StartVertialTask+0x466>



	  case STATE_ORANGE_G2R:

	      memcpy(Shownstate, V_Orange_G2R, 3);
 80009ec:	4b45      	ldr	r3, [pc, #276]	@ (8000b04 <StartVertialTask+0x2d0>)
 80009ee:	4a4e      	ldr	r2, [pc, #312]	@ (8000b28 <StartVertialTask+0x2f4>)
 80009f0:	8811      	ldrh	r1, [r2, #0]
 80009f2:	7892      	ldrb	r2, [r2, #2]
 80009f4:	8019      	strh	r1, [r3, #0]
 80009f6:	709a      	strb	r2, [r3, #2]
	      xTaskNotify(ActuatorTaskHandle, SHOW_EVT, eSetBits);
 80009f8:	4b44      	ldr	r3, [pc, #272]	@ (8000b0c <StartVertialTask+0x2d8>)
 80009fa:	6818      	ldr	r0, [r3, #0]
 80009fc:	2300      	movs	r3, #0
 80009fe:	2201      	movs	r2, #1
 8000a00:	2140      	movs	r1, #64	@ 0x40
 8000a02:	f007 f99d 	bl	8007d40 <xTaskGenericNotify>


	      if (!IsActive(OrangeHandle)) {
 8000a06:	4b49      	ldr	r3, [pc, #292]	@ (8000b2c <StartVertialTask+0x2f8>)
 8000a08:	681b      	ldr	r3, [r3, #0]
 8000a0a:	4618      	mov	r0, r3
 8000a0c:	f000 fca4 	bl	8001358 <IsActive>
 8000a10:	4603      	mov	r3, r0
 8000a12:	2b00      	cmp	r3, #0
 8000a14:	d110      	bne.n	8000a38 <StartVertialTask+0x204>
	          osTimerStart(OrangeHandle, pdMS_TO_TICKS(orangeDelay));
 8000a16:	4b45      	ldr	r3, [pc, #276]	@ (8000b2c <StartVertialTask+0x2f8>)
 8000a18:	681a      	ldr	r2, [r3, #0]
 8000a1a:	4b45      	ldr	r3, [pc, #276]	@ (8000b30 <StartVertialTask+0x2fc>)
 8000a1c:	881b      	ldrh	r3, [r3, #0]
 8000a1e:	4619      	mov	r1, r3
 8000a20:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000a24:	fb01 f303 	mul.w	r3, r1, r3
 8000a28:	493b      	ldr	r1, [pc, #236]	@ (8000b18 <StartVertialTask+0x2e4>)
 8000a2a:	fba1 1303 	umull	r1, r3, r1, r3
 8000a2e:	099b      	lsrs	r3, r3, #6
 8000a30:	4619      	mov	r1, r3
 8000a32:	4610      	mov	r0, r2
 8000a34:	f004 fc40 	bl	80052b8 <osTimerStart>
	      }

	      xTaskNotifyWait(0, 0xFFFFFFFF, &events, osWaitForever);
 8000a38:	f107 020c 	add.w	r2, r7, #12
 8000a3c:	f04f 33ff 	mov.w	r3, #4294967295
 8000a40:	f04f 31ff 	mov.w	r1, #4294967295
 8000a44:	2000      	movs	r0, #0
 8000a46:	f007 f91b 	bl	8007c80 <xTaskNotifyWait>

	      if (events & ORANGE_EVT) {
 8000a4a:	68fb      	ldr	r3, [r7, #12]
 8000a4c:	f003 0308 	and.w	r3, r3, #8
 8000a50:	2b00      	cmp	r3, #0
 8000a52:	f000 8124 	beq.w	8000c9e <StartVertialTask+0x46a>
	          current = STATE_RED;               // Transition to RED
 8000a56:	4b2a      	ldr	r3, [pc, #168]	@ (8000b00 <StartVertialTask+0x2cc>)
 8000a58:	2200      	movs	r2, #0
 8000a5a:	701a      	strb	r2, [r3, #0]
	        // Give turn to other task
	      }
	  break;
 8000a5c:	e11f      	b.n	8000c9e <StartVertialTask+0x46a>




	  case STATE_RED:
		  osSemaphoreRelease(ImGreenNowHandle);
 8000a5e:	4b25      	ldr	r3, [pc, #148]	@ (8000af4 <StartVertialTask+0x2c0>)
 8000a60:	681b      	ldr	r3, [r3, #0]
 8000a62:	4618      	mov	r0, r3
 8000a64:	f004 fe92 	bl	800578c <osSemaphoreRelease>
          current = STATE_ORANGE_R2G;
 8000a68:	4b25      	ldr	r3, [pc, #148]	@ (8000b00 <StartVertialTask+0x2cc>)
 8000a6a:	2204      	movs	r2, #4
 8000a6c:	701a      	strb	r2, [r3, #0]
		  osThreadYield();
 8000a6e:	f004 fb57 	bl	8005120 <osThreadYield>
          osSemaphoreAcquire(ImGreenNowHandle, osWaitForever);
 8000a72:	4b20      	ldr	r3, [pc, #128]	@ (8000af4 <StartVertialTask+0x2c0>)
 8000a74:	681b      	ldr	r3, [r3, #0]
 8000a76:	f04f 31ff 	mov.w	r1, #4294967295
 8000a7a:	4618      	mov	r0, r3
 8000a7c:	f004 fe34 	bl	80056e8 <osSemaphoreAcquire>

		  break;
 8000a80:	e115      	b.n	8000cae <StartVertialTask+0x47a>

	  case STATE_ORANGE_R2G:
          memcpy(Shownstate, V_Orange_R2G, 3);
 8000a82:	4b20      	ldr	r3, [pc, #128]	@ (8000b04 <StartVertialTask+0x2d0>)
 8000a84:	4a2b      	ldr	r2, [pc, #172]	@ (8000b34 <StartVertialTask+0x300>)
 8000a86:	8811      	ldrh	r1, [r2, #0]
 8000a88:	7892      	ldrb	r2, [r2, #2]
 8000a8a:	8019      	strh	r1, [r3, #0]
 8000a8c:	709a      	strb	r2, [r3, #2]
          xTaskNotify(ActuatorTaskHandle, SHOW_EVT, eSetBits);
 8000a8e:	4b1f      	ldr	r3, [pc, #124]	@ (8000b0c <StartVertialTask+0x2d8>)
 8000a90:	6818      	ldr	r0, [r3, #0]
 8000a92:	2300      	movs	r3, #0
 8000a94:	2201      	movs	r2, #1
 8000a96:	2140      	movs	r1, #64	@ 0x40
 8000a98:	f007 f952 	bl	8007d40 <xTaskGenericNotify>
	      if (!IsActive(OrangeHandle)) {
 8000a9c:	4b23      	ldr	r3, [pc, #140]	@ (8000b2c <StartVertialTask+0x2f8>)
 8000a9e:	681b      	ldr	r3, [r3, #0]
 8000aa0:	4618      	mov	r0, r3
 8000aa2:	f000 fc59 	bl	8001358 <IsActive>
 8000aa6:	4603      	mov	r3, r0
 8000aa8:	2b00      	cmp	r3, #0
 8000aaa:	d110      	bne.n	8000ace <StartVertialTask+0x29a>
	          osTimerStart(OrangeHandle, pdMS_TO_TICKS(orangeDelay));
 8000aac:	4b1f      	ldr	r3, [pc, #124]	@ (8000b2c <StartVertialTask+0x2f8>)
 8000aae:	681a      	ldr	r2, [r3, #0]
 8000ab0:	4b1f      	ldr	r3, [pc, #124]	@ (8000b30 <StartVertialTask+0x2fc>)
 8000ab2:	881b      	ldrh	r3, [r3, #0]
 8000ab4:	4619      	mov	r1, r3
 8000ab6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000aba:	fb01 f303 	mul.w	r3, r1, r3
 8000abe:	4916      	ldr	r1, [pc, #88]	@ (8000b18 <StartVertialTask+0x2e4>)
 8000ac0:	fba1 1303 	umull	r1, r3, r1, r3
 8000ac4:	099b      	lsrs	r3, r3, #6
 8000ac6:	4619      	mov	r1, r3
 8000ac8:	4610      	mov	r0, r2
 8000aca:	f004 fbf5 	bl	80052b8 <osTimerStart>
	      }

	      xTaskNotifyWait(0, 0xFFFFFFFF, &events, osWaitForever);
 8000ace:	f107 020c 	add.w	r2, r7, #12
 8000ad2:	f04f 33ff 	mov.w	r3, #4294967295
 8000ad6:	f04f 31ff 	mov.w	r1, #4294967295
 8000ada:	2000      	movs	r0, #0
 8000adc:	f007 f8d0 	bl	8007c80 <xTaskNotifyWait>

	      if (events & ORANGE_EVT) {
 8000ae0:	68fb      	ldr	r3, [r7, #12]
 8000ae2:	f003 0308 	and.w	r3, r3, #8
 8000ae6:	2b00      	cmp	r3, #0
 8000ae8:	f000 80db 	beq.w	8000ca2 <StartVertialTask+0x46e>
	          current = STATE_GREEN;
 8000aec:	4b04      	ldr	r3, [pc, #16]	@ (8000b00 <StartVertialTask+0x2cc>)
 8000aee:	2201      	movs	r2, #1
 8000af0:	701a      	strb	r2, [r3, #0]
	      }


		  break;
 8000af2:	e0d6      	b.n	8000ca2 <StartVertialTask+0x46e>
 8000af4:	200000d8 	.word	0x200000d8
 8000af8:	08009454 	.word	0x08009454
 8000afc:	08009455 	.word	0x08009455
 8000b00:	20000017 	.word	0x20000017
 8000b04:	20000000 	.word	0x20000000
 8000b08:	20000004 	.word	0x20000004
 8000b0c:	200000b4 	.word	0x200000b4
 8000b10:	200000c4 	.word	0x200000c4
 8000b14:	0800932a 	.word	0x0800932a
 8000b18:	10624dd3 	.word	0x10624dd3
 8000b1c:	200000bc 	.word	0x200000bc
 8000b20:	08009328 	.word	0x08009328
 8000b24:	20000095 	.word	0x20000095
 8000b28:	20000008 	.word	0x20000008
 8000b2c:	200000c0 	.word	0x200000c0
 8000b30:	08009326 	.word	0x08009326
 8000b34:	0800931c 	.word	0x0800931c

	  case STATE_PENDING:

		  toggle_bit =  TOGGLE_EVT_2;
 8000b38:	4b5d      	ldr	r3, [pc, #372]	@ (8000cb0 <StartVertialTask+0x47c>)
 8000b3a:	2202      	movs	r2, #2
 8000b3c:	601a      	str	r2, [r3, #0]
		   if (!IsActive(ToggleTimerHandle)) {
 8000b3e:	4b5d      	ldr	r3, [pc, #372]	@ (8000cb4 <StartVertialTask+0x480>)
 8000b40:	681b      	ldr	r3, [r3, #0]
 8000b42:	4618      	mov	r0, r3
 8000b44:	f000 fc08 	bl	8001358 <IsActive>
 8000b48:	4603      	mov	r3, r0
 8000b4a:	2b00      	cmp	r3, #0
 8000b4c:	d110      	bne.n	8000b70 <StartVertialTask+0x33c>
		       osTimerStart(ToggleTimerHandle, pdMS_TO_TICKS(toggleFreq));
 8000b4e:	4b59      	ldr	r3, [pc, #356]	@ (8000cb4 <StartVertialTask+0x480>)
 8000b50:	681a      	ldr	r2, [r3, #0]
 8000b52:	4b59      	ldr	r3, [pc, #356]	@ (8000cb8 <StartVertialTask+0x484>)
 8000b54:	881b      	ldrh	r3, [r3, #0]
 8000b56:	4619      	mov	r1, r3
 8000b58:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000b5c:	fb01 f303 	mul.w	r3, r1, r3
 8000b60:	4956      	ldr	r1, [pc, #344]	@ (8000cbc <StartVertialTask+0x488>)
 8000b62:	fba1 1303 	umull	r1, r3, r1, r3
 8000b66:	099b      	lsrs	r3, r3, #6
 8000b68:	4619      	mov	r1, r3
 8000b6a:	4610      	mov	r0, r2
 8000b6c:	f004 fba4 	bl	80052b8 <osTimerStart>
		    }

	      if (!IsActive(PedestrianHandle)) {
 8000b70:	4b53      	ldr	r3, [pc, #332]	@ (8000cc0 <StartVertialTask+0x48c>)
 8000b72:	681b      	ldr	r3, [r3, #0]
 8000b74:	4618      	mov	r0, r3
 8000b76:	f000 fbef 	bl	8001358 <IsActive>
 8000b7a:	4603      	mov	r3, r0
 8000b7c:	2b00      	cmp	r3, #0
 8000b7e:	d110      	bne.n	8000ba2 <StartVertialTask+0x36e>
	          osTimerStart(PedestrianHandle, pdMS_TO_TICKS(pedestrianDelay));
 8000b80:	4b4f      	ldr	r3, [pc, #316]	@ (8000cc0 <StartVertialTask+0x48c>)
 8000b82:	681a      	ldr	r2, [r3, #0]
 8000b84:	4b4f      	ldr	r3, [pc, #316]	@ (8000cc4 <StartVertialTask+0x490>)
 8000b86:	881b      	ldrh	r3, [r3, #0]
 8000b88:	4619      	mov	r1, r3
 8000b8a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000b8e:	fb01 f303 	mul.w	r3, r1, r3
 8000b92:	494a      	ldr	r1, [pc, #296]	@ (8000cbc <StartVertialTask+0x488>)
 8000b94:	fba1 1303 	umull	r1, r3, r1, r3
 8000b98:	099b      	lsrs	r3, r3, #6
 8000b9a:	4619      	mov	r1, r3
 8000b9c:	4610      	mov	r0, r2
 8000b9e:	f004 fb8b 	bl	80052b8 <osTimerStart>
	      }
	      xTaskNotifyWait(0, 0xFFFFFFFF, &events, osWaitForever);
 8000ba2:	f107 020c 	add.w	r2, r7, #12
 8000ba6:	f04f 33ff 	mov.w	r3, #4294967295
 8000baa:	f04f 31ff 	mov.w	r1, #4294967295
 8000bae:	2000      	movs	r0, #0
 8000bb0:	f007 f866 	bl	8007c80 <xTaskNotifyWait>

	      if (events & PED_EVT) {
 8000bb4:	68fb      	ldr	r3, [r7, #12]
 8000bb6:	f003 0320 	and.w	r3, r3, #32
 8000bba:	2b00      	cmp	r3, #0
 8000bbc:	d073      	beq.n	8000ca6 <StartVertialTask+0x472>
	    	  memcpy(Shownstate, V_Orange_R2G, 3);
 8000bbe:	4b42      	ldr	r3, [pc, #264]	@ (8000cc8 <StartVertialTask+0x494>)
 8000bc0:	4a42      	ldr	r2, [pc, #264]	@ (8000ccc <StartVertialTask+0x498>)
 8000bc2:	8811      	ldrh	r1, [r2, #0]
 8000bc4:	7892      	ldrb	r2, [r2, #2]
 8000bc6:	8019      	strh	r1, [r3, #0]
 8000bc8:	709a      	strb	r2, [r3, #2]
		      if (!IsActive(OrangeHandle)) {
 8000bca:	4b41      	ldr	r3, [pc, #260]	@ (8000cd0 <StartVertialTask+0x49c>)
 8000bcc:	681b      	ldr	r3, [r3, #0]
 8000bce:	4618      	mov	r0, r3
 8000bd0:	f000 fbc2 	bl	8001358 <IsActive>
 8000bd4:	4603      	mov	r3, r0
 8000bd6:	2b00      	cmp	r3, #0
 8000bd8:	d110      	bne.n	8000bfc <StartVertialTask+0x3c8>
		          osTimerStart(OrangeHandle, pdMS_TO_TICKS(orangeDelay));
 8000bda:	4b3d      	ldr	r3, [pc, #244]	@ (8000cd0 <StartVertialTask+0x49c>)
 8000bdc:	681a      	ldr	r2, [r3, #0]
 8000bde:	4b3d      	ldr	r3, [pc, #244]	@ (8000cd4 <StartVertialTask+0x4a0>)
 8000be0:	881b      	ldrh	r3, [r3, #0]
 8000be2:	4619      	mov	r1, r3
 8000be4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000be8:	fb01 f303 	mul.w	r3, r1, r3
 8000bec:	4933      	ldr	r1, [pc, #204]	@ (8000cbc <StartVertialTask+0x488>)
 8000bee:	fba1 1303 	umull	r1, r3, r1, r3
 8000bf2:	099b      	lsrs	r3, r3, #6
 8000bf4:	4619      	mov	r1, r3
 8000bf6:	4610      	mov	r0, r2
 8000bf8:	f004 fb5e 	bl	80052b8 <osTimerStart>

		      }
		  xTaskNotifyWait(0, 0xFFFFFFFF, &events, osWaitForever);
 8000bfc:	f107 020c 	add.w	r2, r7, #12
 8000c00:	f04f 33ff 	mov.w	r3, #4294967295
 8000c04:	f04f 31ff 	mov.w	r1, #4294967295
 8000c08:	2000      	movs	r0, #0
 8000c0a:	f007 f839 	bl	8007c80 <xTaskNotifyWait>
	      if (events & ORANGE_EVT) {
 8000c0e:	68fb      	ldr	r3, [r7, #12]
 8000c10:	f003 0308 	and.w	r3, r3, #8
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d046      	beq.n	8000ca6 <StartVertialTask+0x472>
	    	  current = STATE_PED_WALK;
 8000c18:	4b2f      	ldr	r3, [pc, #188]	@ (8000cd8 <StartVertialTask+0x4a4>)
 8000c1a:	2205      	movs	r2, #5
 8000c1c:	701a      	strb	r2, [r3, #0]

		      }
	      }
	      break;
 8000c1e:	e042      	b.n	8000ca6 <StartVertialTask+0x472>
	  case STATE_PED_WALK:
		  osTimerStop(ToggleTimerHandle);
 8000c20:	4b24      	ldr	r3, [pc, #144]	@ (8000cb4 <StartVertialTask+0x480>)
 8000c22:	681b      	ldr	r3, [r3, #0]
 8000c24:	4618      	mov	r0, r3
 8000c26:	f004 fb75 	bl	8005314 <osTimerStop>
    	  memcpy(Shownstate, H_Green, 3);
 8000c2a:	4b27      	ldr	r3, [pc, #156]	@ (8000cc8 <StartVertialTask+0x494>)
 8000c2c:	4a2b      	ldr	r2, [pc, #172]	@ (8000cdc <StartVertialTask+0x4a8>)
 8000c2e:	8811      	ldrh	r1, [r2, #0]
 8000c30:	7892      	ldrb	r2, [r2, #2]
 8000c32:	8019      	strh	r1, [r3, #0]
 8000c34:	709a      	strb	r2, [r3, #2]
    	  xTaskNotify(ActuatorTaskHandle,SHOW_EVT,eSetBits);
 8000c36:	4b2a      	ldr	r3, [pc, #168]	@ (8000ce0 <StartVertialTask+0x4ac>)
 8000c38:	6818      	ldr	r0, [r3, #0]
 8000c3a:	2300      	movs	r3, #0
 8000c3c:	2201      	movs	r2, #1
 8000c3e:	2140      	movs	r1, #64	@ 0x40
 8000c40:	f007 f87e 	bl	8007d40 <xTaskGenericNotify>


    	  if (!IsActive(WalkingHandle)) {
 8000c44:	4b27      	ldr	r3, [pc, #156]	@ (8000ce4 <StartVertialTask+0x4b0>)
 8000c46:	681b      	ldr	r3, [r3, #0]
 8000c48:	4618      	mov	r0, r3
 8000c4a:	f000 fb85 	bl	8001358 <IsActive>
 8000c4e:	4603      	mov	r3, r0
 8000c50:	2b00      	cmp	r3, #0
 8000c52:	d110      	bne.n	8000c76 <StartVertialTask+0x442>
		       osTimerStart(WalkingHandle, pdMS_TO_TICKS(walkingDelay));
 8000c54:	4b23      	ldr	r3, [pc, #140]	@ (8000ce4 <StartVertialTask+0x4b0>)
 8000c56:	681a      	ldr	r2, [r3, #0]
 8000c58:	4b23      	ldr	r3, [pc, #140]	@ (8000ce8 <StartVertialTask+0x4b4>)
 8000c5a:	881b      	ldrh	r3, [r3, #0]
 8000c5c:	4619      	mov	r1, r3
 8000c5e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000c62:	fb01 f303 	mul.w	r3, r1, r3
 8000c66:	4915      	ldr	r1, [pc, #84]	@ (8000cbc <StartVertialTask+0x488>)
 8000c68:	fba1 1303 	umull	r1, r3, r1, r3
 8000c6c:	099b      	lsrs	r3, r3, #6
 8000c6e:	4619      	mov	r1, r3
 8000c70:	4610      	mov	r0, r2
 8000c72:	f004 fb21 	bl	80052b8 <osTimerStart>
		  }
    	  xTaskNotifyWait(0, 0xFFFFFFFF, &events, osWaitForever);
 8000c76:	f107 020c 	add.w	r2, r7, #12
 8000c7a:	f04f 33ff 	mov.w	r3, #4294967295
 8000c7e:	f04f 31ff 	mov.w	r1, #4294967295
 8000c82:	2000      	movs	r0, #0
 8000c84:	f006 fffc 	bl	8007c80 <xTaskNotifyWait>
    	  if (events & WALK_EVT) {
 8000c88:	68fb      	ldr	r3, [r7, #12]
 8000c8a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000c8e:	2b00      	cmp	r3, #0
 8000c90:	d00b      	beq.n	8000caa <StartVertialTask+0x476>
		    	current = STATE_ORANGE_R2G;
 8000c92:	4b11      	ldr	r3, [pc, #68]	@ (8000cd8 <StartVertialTask+0x4a4>)
 8000c94:	2204      	movs	r2, #4
 8000c96:	701a      	strb	r2, [r3, #0]

    	  }



		  break;
 8000c98:	e007      	b.n	8000caa <StartVertialTask+0x476>
	  break;
 8000c9a:	bf00      	nop
 8000c9c:	e5d5      	b.n	800084a <StartVertialTask+0x16>
	  break;
 8000c9e:	bf00      	nop
 8000ca0:	e5d3      	b.n	800084a <StartVertialTask+0x16>
		  break;
 8000ca2:	bf00      	nop
 8000ca4:	e5d1      	b.n	800084a <StartVertialTask+0x16>
	      break;
 8000ca6:	bf00      	nop
 8000ca8:	e5cf      	b.n	800084a <StartVertialTask+0x16>
		  break;
 8000caa:	bf00      	nop
 8000cac:	e5cd      	b.n	800084a <StartVertialTask+0x16>
  {
 8000cae:	e5cc      	b.n	800084a <StartVertialTask+0x16>
 8000cb0:	200000a4 	.word	0x200000a4
 8000cb4:	200000d0 	.word	0x200000d0
 8000cb8:	08009320 	.word	0x08009320
 8000cbc:	10624dd3 	.word	0x10624dd3
 8000cc0:	200000cc 	.word	0x200000cc
 8000cc4:	08009322 	.word	0x08009322
 8000cc8:	20000000 	.word	0x20000000
 8000ccc:	0800931c 	.word	0x0800931c
 8000cd0:	200000c0 	.word	0x200000c0
 8000cd4:	08009326 	.word	0x08009326
 8000cd8:	20000017 	.word	0x20000017
 8000cdc:	20000010 	.word	0x20000010
 8000ce0:	200000b4 	.word	0x200000b4
 8000ce4:	200000c8 	.word	0x200000c8
 8000ce8:	08009324 	.word	0x08009324

08000cec <StartHorizontalTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartHorizontalTask */
void StartHorizontalTask(void *argument)
{
 8000cec:	b580      	push	{r7, lr}
 8000cee:	b086      	sub	sp, #24
 8000cf0:	af00      	add	r7, sp, #0
 8000cf2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartHorizontalTask */
  /* Infinite loop */
	osSemaphoreAcquire(ImGreenNowHandle, osWaitForever);
 8000cf4:	4bb1      	ldr	r3, [pc, #708]	@ (8000fbc <StartHorizontalTask+0x2d0>)
 8000cf6:	681b      	ldr	r3, [r3, #0]
 8000cf8:	f04f 31ff 	mov.w	r1, #4294967295
 8000cfc:	4618      	mov	r0, r3
 8000cfe:	f004 fcf3 	bl	80056e8 <osSemaphoreAcquire>
	current = STATE_ORANGE_R2G;
 8000d02:	4baf      	ldr	r3, [pc, #700]	@ (8000fc0 <StartHorizontalTask+0x2d4>)
 8000d04:	2204      	movs	r2, #4
 8000d06:	701a      	strb	r2, [r3, #0]
	uint32_t events;// Start with its own R2G
  for(;;)
  {

	  uint8_t V_ACTIVE = ActiveCarOnLane(Veritical);
 8000d08:	4bae      	ldr	r3, [pc, #696]	@ (8000fc4 <StartHorizontalTask+0x2d8>)
 8000d0a:	781b      	ldrb	r3, [r3, #0]
 8000d0c:	4618      	mov	r0, r3
 8000d0e:	f000 fd39 	bl	8001784 <ActiveCarOnLane>
 8000d12:	4603      	mov	r3, r0
 8000d14:	75fb      	strb	r3, [r7, #23]
	  uint8_t H_ACTIVE = ActiveCarOnLane(Horizontal);
 8000d16:	4bac      	ldr	r3, [pc, #688]	@ (8000fc8 <StartHorizontalTask+0x2dc>)
 8000d18:	781b      	ldrb	r3, [r3, #0]
 8000d1a:	4618      	mov	r0, r3
 8000d1c:	f000 fd32 	bl	8001784 <ActiveCarOnLane>
 8000d20:	4603      	mov	r3, r0
 8000d22:	75bb      	strb	r3, [r7, #22]

	  switch(current){
 8000d24:	4ba6      	ldr	r3, [pc, #664]	@ (8000fc0 <StartHorizontalTask+0x2d4>)
 8000d26:	781b      	ldrb	r3, [r3, #0]
 8000d28:	2b05      	cmp	r3, #5
 8000d2a:	d8ed      	bhi.n	8000d08 <StartHorizontalTask+0x1c>
 8000d2c:	a201      	add	r2, pc, #4	@ (adr r2, 8000d34 <StartHorizontalTask+0x48>)
 8000d2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d32:	bf00      	nop
 8000d34:	08000f1f 	.word	0x08000f1f
 8000d38:	08000d4d 	.word	0x08000d4d
 8000d3c:	08001001 	.word	0x08001001
 8000d40:	08000ead 	.word	0x08000ead
 8000d44:	08000f43 	.word	0x08000f43
 8000d48:	080010e9 	.word	0x080010e9

	  case STATE_GREEN:
	      memcpy(Shownstate, H_Green, 3);
 8000d4c:	4b9f      	ldr	r3, [pc, #636]	@ (8000fcc <StartHorizontalTask+0x2e0>)
 8000d4e:	4aa0      	ldr	r2, [pc, #640]	@ (8000fd0 <StartHorizontalTask+0x2e4>)
 8000d50:	8811      	ldrh	r1, [r2, #0]
 8000d52:	7892      	ldrb	r2, [r2, #2]
 8000d54:	8019      	strh	r1, [r3, #0]
 8000d56:	709a      	strb	r2, [r3, #2]
	      xTaskNotify(ActuatorTaskHandle, SHOW_EVT, eSetBits);
 8000d58:	4b9e      	ldr	r3, [pc, #632]	@ (8000fd4 <StartHorizontalTask+0x2e8>)
 8000d5a:	6818      	ldr	r0, [r3, #0]
 8000d5c:	2300      	movs	r3, #0
 8000d5e:	2201      	movs	r2, #1
 8000d60:	2140      	movs	r1, #64	@ 0x40
 8000d62:	f006 ffed 	bl	8007d40 <xTaskGenericNotify>

	      // is there is a horizotal car star the redmax timer of there is any and if it leave reset the timer
	      if (V_ACTIVE == 1 && IsActive(RedMaxHandle) == 0) {
 8000d66:	7dfb      	ldrb	r3, [r7, #23]
 8000d68:	2b01      	cmp	r3, #1
 8000d6a:	d11e      	bne.n	8000daa <StartHorizontalTask+0xbe>
 8000d6c:	4b9a      	ldr	r3, [pc, #616]	@ (8000fd8 <StartHorizontalTask+0x2ec>)
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	4618      	mov	r0, r3
 8000d72:	f000 faf1 	bl	8001358 <IsActive>
 8000d76:	4603      	mov	r3, r0
 8000d78:	2b00      	cmp	r3, #0
 8000d7a:	d116      	bne.n	8000daa <StartHorizontalTask+0xbe>
	          osTimerStart(RedMaxHandle, pdMS_TO_TICKS(redDelayMax));
 8000d7c:	4b96      	ldr	r3, [pc, #600]	@ (8000fd8 <StartHorizontalTask+0x2ec>)
 8000d7e:	681a      	ldr	r2, [r3, #0]
 8000d80:	4b96      	ldr	r3, [pc, #600]	@ (8000fdc <StartHorizontalTask+0x2f0>)
 8000d82:	881b      	ldrh	r3, [r3, #0]
 8000d84:	4619      	mov	r1, r3
 8000d86:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000d8a:	fb01 f303 	mul.w	r3, r1, r3
 8000d8e:	4994      	ldr	r1, [pc, #592]	@ (8000fe0 <StartHorizontalTask+0x2f4>)
 8000d90:	fba1 1303 	umull	r1, r3, r1, r3
 8000d94:	099b      	lsrs	r3, r3, #6
 8000d96:	4619      	mov	r1, r3
 8000d98:	4610      	mov	r0, r2
 8000d9a:	f004 fa8d 	bl	80052b8 <osTimerStart>
	          osTimerStop(GreenHandle);
 8000d9e:	4b91      	ldr	r3, [pc, #580]	@ (8000fe4 <StartHorizontalTask+0x2f8>)
 8000da0:	681b      	ldr	r3, [r3, #0]
 8000da2:	4618      	mov	r0, r3
 8000da4:	f004 fab6 	bl	8005314 <osTimerStop>
 8000da8:	e007      	b.n	8000dba <StartHorizontalTask+0xce>
	      }
	      else if (V_ACTIVE == 0) {
 8000daa:	7dfb      	ldrb	r3, [r7, #23]
 8000dac:	2b00      	cmp	r3, #0
 8000dae:	d104      	bne.n	8000dba <StartHorizontalTask+0xce>
	          osTimerStop(RedMaxHandle);
 8000db0:	4b89      	ldr	r3, [pc, #548]	@ (8000fd8 <StartHorizontalTask+0x2ec>)
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	4618      	mov	r0, r3
 8000db6:	f004 faad 	bl	8005314 <osTimerStop>
	      }

	      // diffrent possble lane combinations
	      if ((H_ACTIVE == 0) && (V_ACTIVE == 1)) {  // imeadiate state change stop all the timers
 8000dba:	7dbb      	ldrb	r3, [r7, #22]
 8000dbc:	2b00      	cmp	r3, #0
 8000dbe:	d110      	bne.n	8000de2 <StartHorizontalTask+0xf6>
 8000dc0:	7dfb      	ldrb	r3, [r7, #23]
 8000dc2:	2b01      	cmp	r3, #1
 8000dc4:	d10d      	bne.n	8000de2 <StartHorizontalTask+0xf6>
	          osTimerStop(RedMaxHandle);
 8000dc6:	4b84      	ldr	r3, [pc, #528]	@ (8000fd8 <StartHorizontalTask+0x2ec>)
 8000dc8:	681b      	ldr	r3, [r3, #0]
 8000dca:	4618      	mov	r0, r3
 8000dcc:	f004 faa2 	bl	8005314 <osTimerStop>
	          osTimerStop(GreenHandle);
 8000dd0:	4b84      	ldr	r3, [pc, #528]	@ (8000fe4 <StartHorizontalTask+0x2f8>)
 8000dd2:	681b      	ldr	r3, [r3, #0]
 8000dd4:	4618      	mov	r0, r3
 8000dd6:	f004 fa9d 	bl	8005314 <osTimerStop>
	          current = STATE_ORANGE_G2R;
 8000dda:	4b79      	ldr	r3, [pc, #484]	@ (8000fc0 <StartHorizontalTask+0x2d4>)
 8000ddc:	2203      	movs	r2, #3
 8000dde:	701a      	strb	r2, [r3, #0]
 8000de0:	e02f      	b.n	8000e42 <StartHorizontalTask+0x156>
	      }
	      else if ((H_ACTIVE == 1) && (V_ACTIVE == 0)) { // stay green forever so reset all the timers so it never triggers a state change
 8000de2:	7dbb      	ldrb	r3, [r7, #22]
 8000de4:	2b01      	cmp	r3, #1
 8000de6:	d10d      	bne.n	8000e04 <StartHorizontalTask+0x118>
 8000de8:	7dfb      	ldrb	r3, [r7, #23]
 8000dea:	2b00      	cmp	r3, #0
 8000dec:	d10a      	bne.n	8000e04 <StartHorizontalTask+0x118>
	          osTimerStop(RedMaxHandle);
 8000dee:	4b7a      	ldr	r3, [pc, #488]	@ (8000fd8 <StartHorizontalTask+0x2ec>)
 8000df0:	681b      	ldr	r3, [r3, #0]
 8000df2:	4618      	mov	r0, r3
 8000df4:	f004 fa8e 	bl	8005314 <osTimerStop>
	          osTimerStop(GreenHandle);
 8000df8:	4b7a      	ldr	r3, [pc, #488]	@ (8000fe4 <StartHorizontalTask+0x2f8>)
 8000dfa:	681b      	ldr	r3, [r3, #0]
 8000dfc:	4618      	mov	r0, r3
 8000dfe:	f004 fa89 	bl	8005314 <osTimerStop>
 8000e02:	e01e      	b.n	8000e42 <StartHorizontalTask+0x156>
	      }
	      else if ((H_ACTIVE == 0) && (V_ACTIVE == 0) && !IsActive(GreenHandle)) {// all empty start the greentimer
 8000e04:	7dbb      	ldrb	r3, [r7, #22]
 8000e06:	2b00      	cmp	r3, #0
 8000e08:	d11b      	bne.n	8000e42 <StartHorizontalTask+0x156>
 8000e0a:	7dfb      	ldrb	r3, [r7, #23]
 8000e0c:	2b00      	cmp	r3, #0
 8000e0e:	d118      	bne.n	8000e42 <StartHorizontalTask+0x156>
 8000e10:	4b74      	ldr	r3, [pc, #464]	@ (8000fe4 <StartHorizontalTask+0x2f8>)
 8000e12:	681b      	ldr	r3, [r3, #0]
 8000e14:	4618      	mov	r0, r3
 8000e16:	f000 fa9f 	bl	8001358 <IsActive>
 8000e1a:	4603      	mov	r3, r0
 8000e1c:	2b00      	cmp	r3, #0
 8000e1e:	d110      	bne.n	8000e42 <StartHorizontalTask+0x156>
	          osTimerStart(GreenHandle, pdMS_TO_TICKS(greenDelay));
 8000e20:	4b70      	ldr	r3, [pc, #448]	@ (8000fe4 <StartHorizontalTask+0x2f8>)
 8000e22:	681a      	ldr	r2, [r3, #0]
 8000e24:	4b70      	ldr	r3, [pc, #448]	@ (8000fe8 <StartHorizontalTask+0x2fc>)
 8000e26:	881b      	ldrh	r3, [r3, #0]
 8000e28:	4619      	mov	r1, r3
 8000e2a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000e2e:	fb01 f303 	mul.w	r3, r1, r3
 8000e32:	496b      	ldr	r1, [pc, #428]	@ (8000fe0 <StartHorizontalTask+0x2f4>)
 8000e34:	fba1 1303 	umull	r1, r3, r1, r3
 8000e38:	099b      	lsrs	r3, r3, #6
 8000e3a:	4619      	mov	r1, r3
 8000e3c:	4610      	mov	r0, r2
 8000e3e:	f004 fa3b 	bl	80052b8 <osTimerStart>
	      }

	      // Pedestrian button press immediately goes to pending
	      if (PL1_switch_var == 1) {
 8000e42:	4b6a      	ldr	r3, [pc, #424]	@ (8000fec <StartHorizontalTask+0x300>)
 8000e44:	781b      	ldrb	r3, [r3, #0]
 8000e46:	b2db      	uxtb	r3, r3
 8000e48:	2b01      	cmp	r3, #1
 8000e4a:	d10f      	bne.n	8000e6c <StartHorizontalTask+0x180>
	          PL1_switch_var = 0;
 8000e4c:	4b67      	ldr	r3, [pc, #412]	@ (8000fec <StartHorizontalTask+0x300>)
 8000e4e:	2200      	movs	r2, #0
 8000e50:	701a      	strb	r2, [r3, #0]
	          osTimerStop(RedMaxHandle);
 8000e52:	4b61      	ldr	r3, [pc, #388]	@ (8000fd8 <StartHorizontalTask+0x2ec>)
 8000e54:	681b      	ldr	r3, [r3, #0]
 8000e56:	4618      	mov	r0, r3
 8000e58:	f004 fa5c 	bl	8005314 <osTimerStop>
	          osTimerStop(GreenHandle);
 8000e5c:	4b61      	ldr	r3, [pc, #388]	@ (8000fe4 <StartHorizontalTask+0x2f8>)
 8000e5e:	681b      	ldr	r3, [r3, #0]
 8000e60:	4618      	mov	r0, r3
 8000e62:	f004 fa57 	bl	8005314 <osTimerStop>
	          current = STATE_PENDING;
 8000e66:	4b56      	ldr	r3, [pc, #344]	@ (8000fc0 <StartHorizontalTask+0x2d4>)
 8000e68:	2202      	movs	r2, #2
 8000e6a:	701a      	strb	r2, [r3, #0]
	      }

	      // Check timer/event notifications without blocking
	      BaseType_t notified = xTaskNotifyWait(0, 0xFFFFFFFF, &events, pdMS_TO_TICKS(10));
 8000e6c:	f107 020c 	add.w	r2, r7, #12
 8000e70:	230a      	movs	r3, #10
 8000e72:	f04f 31ff 	mov.w	r1, #4294967295
 8000e76:	2000      	movs	r0, #0
 8000e78:	f006 ff02 	bl	8007c80 <xTaskNotifyWait>
 8000e7c:	6138      	str	r0, [r7, #16]
	      if (notified == pdTRUE) {
 8000e7e:	693b      	ldr	r3, [r7, #16]
 8000e80:	2b01      	cmp	r3, #1
 8000e82:	f040 816e 	bne.w	8001162 <StartHorizontalTask+0x476>

	          if (events & GREEN_EVT) {
 8000e86:	68fb      	ldr	r3, [r7, #12]
 8000e88:	f003 0310 	and.w	r3, r3, #16
 8000e8c:	2b00      	cmp	r3, #0
 8000e8e:	d003      	beq.n	8000e98 <StartHorizontalTask+0x1ac>
	              current = STATE_ORANGE_G2R;
 8000e90:	4b4b      	ldr	r3, [pc, #300]	@ (8000fc0 <StartHorizontalTask+0x2d4>)
 8000e92:	2203      	movs	r2, #3
 8000e94:	701a      	strb	r2, [r3, #0]
	          else if (events & REDMAX_EVT) {
	              current = STATE_ORANGE_G2R;
	          }

	      }
	  break;
 8000e96:	e164      	b.n	8001162 <StartHorizontalTask+0x476>
	          else if (events & REDMAX_EVT) {
 8000e98:	68fb      	ldr	r3, [r7, #12]
 8000e9a:	f003 0304 	and.w	r3, r3, #4
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	f000 815f 	beq.w	8001162 <StartHorizontalTask+0x476>
	              current = STATE_ORANGE_G2R;
 8000ea4:	4b46      	ldr	r3, [pc, #280]	@ (8000fc0 <StartHorizontalTask+0x2d4>)
 8000ea6:	2203      	movs	r2, #3
 8000ea8:	701a      	strb	r2, [r3, #0]
	  break;
 8000eaa:	e15a      	b.n	8001162 <StartHorizontalTask+0x476>


	  case STATE_ORANGE_G2R:


	      memcpy(Shownstate, H_Orange_G2R, 3);
 8000eac:	4b47      	ldr	r3, [pc, #284]	@ (8000fcc <StartHorizontalTask+0x2e0>)
 8000eae:	4a50      	ldr	r2, [pc, #320]	@ (8000ff0 <StartHorizontalTask+0x304>)
 8000eb0:	8811      	ldrh	r1, [r2, #0]
 8000eb2:	7892      	ldrb	r2, [r2, #2]
 8000eb4:	8019      	strh	r1, [r3, #0]
 8000eb6:	709a      	strb	r2, [r3, #2]
	      xTaskNotify(ActuatorTaskHandle, SHOW_EVT, eSetBits);
 8000eb8:	4b46      	ldr	r3, [pc, #280]	@ (8000fd4 <StartHorizontalTask+0x2e8>)
 8000eba:	6818      	ldr	r0, [r3, #0]
 8000ebc:	2300      	movs	r3, #0
 8000ebe:	2201      	movs	r2, #1
 8000ec0:	2140      	movs	r1, #64	@ 0x40
 8000ec2:	f006 ff3d 	bl	8007d40 <xTaskGenericNotify>


	      if (!IsActive(OrangeHandle)) {
 8000ec6:	4b4b      	ldr	r3, [pc, #300]	@ (8000ff4 <StartHorizontalTask+0x308>)
 8000ec8:	681b      	ldr	r3, [r3, #0]
 8000eca:	4618      	mov	r0, r3
 8000ecc:	f000 fa44 	bl	8001358 <IsActive>
 8000ed0:	4603      	mov	r3, r0
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	d110      	bne.n	8000ef8 <StartHorizontalTask+0x20c>
	          osTimerStart(OrangeHandle, pdMS_TO_TICKS(orangeDelay));
 8000ed6:	4b47      	ldr	r3, [pc, #284]	@ (8000ff4 <StartHorizontalTask+0x308>)
 8000ed8:	681a      	ldr	r2, [r3, #0]
 8000eda:	4b47      	ldr	r3, [pc, #284]	@ (8000ff8 <StartHorizontalTask+0x30c>)
 8000edc:	881b      	ldrh	r3, [r3, #0]
 8000ede:	4619      	mov	r1, r3
 8000ee0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000ee4:	fb01 f303 	mul.w	r3, r1, r3
 8000ee8:	493d      	ldr	r1, [pc, #244]	@ (8000fe0 <StartHorizontalTask+0x2f4>)
 8000eea:	fba1 1303 	umull	r1, r3, r1, r3
 8000eee:	099b      	lsrs	r3, r3, #6
 8000ef0:	4619      	mov	r1, r3
 8000ef2:	4610      	mov	r0, r2
 8000ef4:	f004 f9e0 	bl	80052b8 <osTimerStart>
	      }

	      xTaskNotifyWait(0, 0xFFFFFFFF, &events, osWaitForever);
 8000ef8:	f107 020c 	add.w	r2, r7, #12
 8000efc:	f04f 33ff 	mov.w	r3, #4294967295
 8000f00:	f04f 31ff 	mov.w	r1, #4294967295
 8000f04:	2000      	movs	r0, #0
 8000f06:	f006 febb 	bl	8007c80 <xTaskNotifyWait>

	      if (events & ORANGE_EVT) {
 8000f0a:	68fb      	ldr	r3, [r7, #12]
 8000f0c:	f003 0308 	and.w	r3, r3, #8
 8000f10:	2b00      	cmp	r3, #0
 8000f12:	f000 8128 	beq.w	8001166 <StartHorizontalTask+0x47a>
	          current = STATE_RED;               // Transition to RED
 8000f16:	4b2a      	ldr	r3, [pc, #168]	@ (8000fc0 <StartHorizontalTask+0x2d4>)
 8000f18:	2200      	movs	r2, #0
 8000f1a:	701a      	strb	r2, [r3, #0]

	      }
	  break;
 8000f1c:	e123      	b.n	8001166 <StartHorizontalTask+0x47a>


	  case STATE_RED:
          // Wait until horizontal finishes its green cycle

		  osSemaphoreRelease(ImGreenNowHandle);
 8000f1e:	4b27      	ldr	r3, [pc, #156]	@ (8000fbc <StartHorizontalTask+0x2d0>)
 8000f20:	681b      	ldr	r3, [r3, #0]
 8000f22:	4618      	mov	r0, r3
 8000f24:	f004 fc32 	bl	800578c <osSemaphoreRelease>
          current = STATE_ORANGE_R2G;
 8000f28:	4b25      	ldr	r3, [pc, #148]	@ (8000fc0 <StartHorizontalTask+0x2d4>)
 8000f2a:	2204      	movs	r2, #4
 8000f2c:	701a      	strb	r2, [r3, #0]
		  osThreadYield();
 8000f2e:	f004 f8f7 	bl	8005120 <osThreadYield>
          osSemaphoreAcquire(ImGreenNowHandle, osWaitForever);
 8000f32:	4b22      	ldr	r3, [pc, #136]	@ (8000fbc <StartHorizontalTask+0x2d0>)
 8000f34:	681b      	ldr	r3, [r3, #0]
 8000f36:	f04f 31ff 	mov.w	r1, #4294967295
 8000f3a:	4618      	mov	r0, r3
 8000f3c:	f004 fbd4 	bl	80056e8 <osSemaphoreAcquire>
          // Now vertical can do its own R2G logic


		  break;
 8000f40:	e119      	b.n	8001176 <StartHorizontalTask+0x48a>

	  case STATE_ORANGE_R2G:

	      memcpy(Shownstate, H_Orange_R2G, 3);
 8000f42:	4b22      	ldr	r3, [pc, #136]	@ (8000fcc <StartHorizontalTask+0x2e0>)
 8000f44:	4a2d      	ldr	r2, [pc, #180]	@ (8000ffc <StartHorizontalTask+0x310>)
 8000f46:	8811      	ldrh	r1, [r2, #0]
 8000f48:	7892      	ldrb	r2, [r2, #2]
 8000f4a:	8019      	strh	r1, [r3, #0]
 8000f4c:	709a      	strb	r2, [r3, #2]
	      xTaskNotify(ActuatorTaskHandle, SHOW_EVT, eSetBits);
 8000f4e:	4b21      	ldr	r3, [pc, #132]	@ (8000fd4 <StartHorizontalTask+0x2e8>)
 8000f50:	6818      	ldr	r0, [r3, #0]
 8000f52:	2300      	movs	r3, #0
 8000f54:	2201      	movs	r2, #1
 8000f56:	2140      	movs	r1, #64	@ 0x40
 8000f58:	f006 fef2 	bl	8007d40 <xTaskGenericNotify>


	      if (!IsActive(OrangeHandle)) {
 8000f5c:	4b25      	ldr	r3, [pc, #148]	@ (8000ff4 <StartHorizontalTask+0x308>)
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	4618      	mov	r0, r3
 8000f62:	f000 f9f9 	bl	8001358 <IsActive>
 8000f66:	4603      	mov	r3, r0
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	d110      	bne.n	8000f8e <StartHorizontalTask+0x2a2>
	          osTimerStart(OrangeHandle, pdMS_TO_TICKS(orangeDelay));
 8000f6c:	4b21      	ldr	r3, [pc, #132]	@ (8000ff4 <StartHorizontalTask+0x308>)
 8000f6e:	681a      	ldr	r2, [r3, #0]
 8000f70:	4b21      	ldr	r3, [pc, #132]	@ (8000ff8 <StartHorizontalTask+0x30c>)
 8000f72:	881b      	ldrh	r3, [r3, #0]
 8000f74:	4619      	mov	r1, r3
 8000f76:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000f7a:	fb01 f303 	mul.w	r3, r1, r3
 8000f7e:	4918      	ldr	r1, [pc, #96]	@ (8000fe0 <StartHorizontalTask+0x2f4>)
 8000f80:	fba1 1303 	umull	r1, r3, r1, r3
 8000f84:	099b      	lsrs	r3, r3, #6
 8000f86:	4619      	mov	r1, r3
 8000f88:	4610      	mov	r0, r2
 8000f8a:	f004 f995 	bl	80052b8 <osTimerStart>
	      }

	      notified = xTaskNotifyWait(0, 0xFFFFFFFF, &events, pdMS_TO_TICKS(10));
 8000f8e:	f107 020c 	add.w	r2, r7, #12
 8000f92:	230a      	movs	r3, #10
 8000f94:	f04f 31ff 	mov.w	r1, #4294967295
 8000f98:	2000      	movs	r0, #0
 8000f9a:	f006 fe71 	bl	8007c80 <xTaskNotifyWait>
 8000f9e:	6138      	str	r0, [r7, #16]
	      if (notified == pdTRUE) {
 8000fa0:	693b      	ldr	r3, [r7, #16]
 8000fa2:	2b01      	cmp	r3, #1
 8000fa4:	f040 80e1 	bne.w	800116a <StartHorizontalTask+0x47e>

	          if (events & ORANGE_EVT) {
 8000fa8:	68fb      	ldr	r3, [r7, #12]
 8000faa:	f003 0308 	and.w	r3, r3, #8
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	f000 80db 	beq.w	800116a <StartHorizontalTask+0x47e>
	        	  current = STATE_GREEN;
 8000fb4:	4b02      	ldr	r3, [pc, #8]	@ (8000fc0 <StartHorizontalTask+0x2d4>)
 8000fb6:	2201      	movs	r2, #1
 8000fb8:	701a      	strb	r2, [r3, #0]
	          }

	          }

		  break;
 8000fba:	e0d6      	b.n	800116a <StartHorizontalTask+0x47e>
 8000fbc:	200000d8 	.word	0x200000d8
 8000fc0:	20000017 	.word	0x20000017
 8000fc4:	08009454 	.word	0x08009454
 8000fc8:	08009455 	.word	0x08009455
 8000fcc:	20000000 	.word	0x20000000
 8000fd0:	20000010 	.word	0x20000010
 8000fd4:	200000b4 	.word	0x200000b4
 8000fd8:	200000c4 	.word	0x200000c4
 8000fdc:	0800932a 	.word	0x0800932a
 8000fe0:	10624dd3 	.word	0x10624dd3
 8000fe4:	200000bc 	.word	0x200000bc
 8000fe8:	08009328 	.word	0x08009328
 8000fec:	20000094 	.word	0x20000094
 8000ff0:	20000014 	.word	0x20000014
 8000ff4:	200000c0 	.word	0x200000c0
 8000ff8:	08009326 	.word	0x08009326
 8000ffc:	2000000c 	.word	0x2000000c

	  case STATE_PENDING:


		  toggle_bit =  TOGGLE_EVT_1;
 8001000:	4b5d      	ldr	r3, [pc, #372]	@ (8001178 <StartHorizontalTask+0x48c>)
 8001002:	2201      	movs	r2, #1
 8001004:	601a      	str	r2, [r3, #0]
		   if (!IsActive(ToggleTimerHandle)) {
 8001006:	4b5d      	ldr	r3, [pc, #372]	@ (800117c <StartHorizontalTask+0x490>)
 8001008:	681b      	ldr	r3, [r3, #0]
 800100a:	4618      	mov	r0, r3
 800100c:	f000 f9a4 	bl	8001358 <IsActive>
 8001010:	4603      	mov	r3, r0
 8001012:	2b00      	cmp	r3, #0
 8001014:	d110      	bne.n	8001038 <StartHorizontalTask+0x34c>
		       osTimerStart(ToggleTimerHandle, pdMS_TO_TICKS(toggleFreq));
 8001016:	4b59      	ldr	r3, [pc, #356]	@ (800117c <StartHorizontalTask+0x490>)
 8001018:	681a      	ldr	r2, [r3, #0]
 800101a:	4b59      	ldr	r3, [pc, #356]	@ (8001180 <StartHorizontalTask+0x494>)
 800101c:	881b      	ldrh	r3, [r3, #0]
 800101e:	4619      	mov	r1, r3
 8001020:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001024:	fb01 f303 	mul.w	r3, r1, r3
 8001028:	4956      	ldr	r1, [pc, #344]	@ (8001184 <StartHorizontalTask+0x498>)
 800102a:	fba1 1303 	umull	r1, r3, r1, r3
 800102e:	099b      	lsrs	r3, r3, #6
 8001030:	4619      	mov	r1, r3
 8001032:	4610      	mov	r0, r2
 8001034:	f004 f940 	bl	80052b8 <osTimerStart>
		    }

	      if (!IsActive(PedestrianHandle)) {
 8001038:	4b53      	ldr	r3, [pc, #332]	@ (8001188 <StartHorizontalTask+0x49c>)
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	4618      	mov	r0, r3
 800103e:	f000 f98b 	bl	8001358 <IsActive>
 8001042:	4603      	mov	r3, r0
 8001044:	2b00      	cmp	r3, #0
 8001046:	d110      	bne.n	800106a <StartHorizontalTask+0x37e>
	          osTimerStart(PedestrianHandle, pdMS_TO_TICKS(pedestrianDelay));
 8001048:	4b4f      	ldr	r3, [pc, #316]	@ (8001188 <StartHorizontalTask+0x49c>)
 800104a:	681a      	ldr	r2, [r3, #0]
 800104c:	4b4f      	ldr	r3, [pc, #316]	@ (800118c <StartHorizontalTask+0x4a0>)
 800104e:	881b      	ldrh	r3, [r3, #0]
 8001050:	4619      	mov	r1, r3
 8001052:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001056:	fb01 f303 	mul.w	r3, r1, r3
 800105a:	494a      	ldr	r1, [pc, #296]	@ (8001184 <StartHorizontalTask+0x498>)
 800105c:	fba1 1303 	umull	r1, r3, r1, r3
 8001060:	099b      	lsrs	r3, r3, #6
 8001062:	4619      	mov	r1, r3
 8001064:	4610      	mov	r0, r2
 8001066:	f004 f927 	bl	80052b8 <osTimerStart>
	      }
	      xTaskNotifyWait(0, 0xFFFFFFFF, &events, osWaitForever);
 800106a:	f107 020c 	add.w	r2, r7, #12
 800106e:	f04f 33ff 	mov.w	r3, #4294967295
 8001072:	f04f 31ff 	mov.w	r1, #4294967295
 8001076:	2000      	movs	r0, #0
 8001078:	f006 fe02 	bl	8007c80 <xTaskNotifyWait>

	      if (events & PED_EVT) {
 800107c:	68fb      	ldr	r3, [r7, #12]
 800107e:	f003 0320 	and.w	r3, r3, #32
 8001082:	2b00      	cmp	r3, #0
 8001084:	d073      	beq.n	800116e <StartHorizontalTask+0x482>
	    	  memcpy(Shownstate, H_Orange_R2G, 3);
 8001086:	4b42      	ldr	r3, [pc, #264]	@ (8001190 <StartHorizontalTask+0x4a4>)
 8001088:	4a42      	ldr	r2, [pc, #264]	@ (8001194 <StartHorizontalTask+0x4a8>)
 800108a:	8811      	ldrh	r1, [r2, #0]
 800108c:	7892      	ldrb	r2, [r2, #2]
 800108e:	8019      	strh	r1, [r3, #0]
 8001090:	709a      	strb	r2, [r3, #2]
		      if (!IsActive(OrangeHandle)) {
 8001092:	4b41      	ldr	r3, [pc, #260]	@ (8001198 <StartHorizontalTask+0x4ac>)
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	4618      	mov	r0, r3
 8001098:	f000 f95e 	bl	8001358 <IsActive>
 800109c:	4603      	mov	r3, r0
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d110      	bne.n	80010c4 <StartHorizontalTask+0x3d8>
		          osTimerStart(OrangeHandle, pdMS_TO_TICKS(orangeDelay));
 80010a2:	4b3d      	ldr	r3, [pc, #244]	@ (8001198 <StartHorizontalTask+0x4ac>)
 80010a4:	681a      	ldr	r2, [r3, #0]
 80010a6:	4b3d      	ldr	r3, [pc, #244]	@ (800119c <StartHorizontalTask+0x4b0>)
 80010a8:	881b      	ldrh	r3, [r3, #0]
 80010aa:	4619      	mov	r1, r3
 80010ac:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80010b0:	fb01 f303 	mul.w	r3, r1, r3
 80010b4:	4933      	ldr	r1, [pc, #204]	@ (8001184 <StartHorizontalTask+0x498>)
 80010b6:	fba1 1303 	umull	r1, r3, r1, r3
 80010ba:	099b      	lsrs	r3, r3, #6
 80010bc:	4619      	mov	r1, r3
 80010be:	4610      	mov	r0, r2
 80010c0:	f004 f8fa 	bl	80052b8 <osTimerStart>

		      }
		  xTaskNotifyWait(0, 0xFFFFFFFF, &events, osWaitForever);
 80010c4:	f107 020c 	add.w	r2, r7, #12
 80010c8:	f04f 33ff 	mov.w	r3, #4294967295
 80010cc:	f04f 31ff 	mov.w	r1, #4294967295
 80010d0:	2000      	movs	r0, #0
 80010d2:	f006 fdd5 	bl	8007c80 <xTaskNotifyWait>
	      if (events & ORANGE_EVT) {
 80010d6:	68fb      	ldr	r3, [r7, #12]
 80010d8:	f003 0308 	and.w	r3, r3, #8
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d046      	beq.n	800116e <StartHorizontalTask+0x482>
	    	  current = STATE_PED_WALK;
 80010e0:	4b2f      	ldr	r3, [pc, #188]	@ (80011a0 <StartHorizontalTask+0x4b4>)
 80010e2:	2205      	movs	r2, #5
 80010e4:	701a      	strb	r2, [r3, #0]

		      }
	      }
	      break;
 80010e6:	e042      	b.n	800116e <StartHorizontalTask+0x482>
	  case STATE_PED_WALK:

		  osTimerStop(ToggleTimerHandle);
 80010e8:	4b24      	ldr	r3, [pc, #144]	@ (800117c <StartHorizontalTask+0x490>)
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	4618      	mov	r0, r3
 80010ee:	f004 f911 	bl	8005314 <osTimerStop>
    	  memcpy(Shownstate, V_Green, 3);
 80010f2:	4b27      	ldr	r3, [pc, #156]	@ (8001190 <StartHorizontalTask+0x4a4>)
 80010f4:	4a2b      	ldr	r2, [pc, #172]	@ (80011a4 <StartHorizontalTask+0x4b8>)
 80010f6:	8811      	ldrh	r1, [r2, #0]
 80010f8:	7892      	ldrb	r2, [r2, #2]
 80010fa:	8019      	strh	r1, [r3, #0]
 80010fc:	709a      	strb	r2, [r3, #2]
    	  xTaskNotify(ActuatorTaskHandle,SHOW_EVT,eSetBits);
 80010fe:	4b2a      	ldr	r3, [pc, #168]	@ (80011a8 <StartHorizontalTask+0x4bc>)
 8001100:	6818      	ldr	r0, [r3, #0]
 8001102:	2300      	movs	r3, #0
 8001104:	2201      	movs	r2, #1
 8001106:	2140      	movs	r1, #64	@ 0x40
 8001108:	f006 fe1a 	bl	8007d40 <xTaskGenericNotify>


    	  if (!IsActive(WalkingHandle)) {
 800110c:	4b27      	ldr	r3, [pc, #156]	@ (80011ac <StartHorizontalTask+0x4c0>)
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	4618      	mov	r0, r3
 8001112:	f000 f921 	bl	8001358 <IsActive>
 8001116:	4603      	mov	r3, r0
 8001118:	2b00      	cmp	r3, #0
 800111a:	d110      	bne.n	800113e <StartHorizontalTask+0x452>
		       osTimerStart(WalkingHandle, pdMS_TO_TICKS(walkingDelay));
 800111c:	4b23      	ldr	r3, [pc, #140]	@ (80011ac <StartHorizontalTask+0x4c0>)
 800111e:	681a      	ldr	r2, [r3, #0]
 8001120:	4b23      	ldr	r3, [pc, #140]	@ (80011b0 <StartHorizontalTask+0x4c4>)
 8001122:	881b      	ldrh	r3, [r3, #0]
 8001124:	4619      	mov	r1, r3
 8001126:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800112a:	fb01 f303 	mul.w	r3, r1, r3
 800112e:	4915      	ldr	r1, [pc, #84]	@ (8001184 <StartHorizontalTask+0x498>)
 8001130:	fba1 1303 	umull	r1, r3, r1, r3
 8001134:	099b      	lsrs	r3, r3, #6
 8001136:	4619      	mov	r1, r3
 8001138:	4610      	mov	r0, r2
 800113a:	f004 f8bd 	bl	80052b8 <osTimerStart>
		  }
    	  xTaskNotifyWait(0, 0xFFFFFFFF, &events, osWaitForever);
 800113e:	f107 020c 	add.w	r2, r7, #12
 8001142:	f04f 33ff 	mov.w	r3, #4294967295
 8001146:	f04f 31ff 	mov.w	r1, #4294967295
 800114a:	2000      	movs	r0, #0
 800114c:	f006 fd98 	bl	8007c80 <xTaskNotifyWait>
    	  if (events & WALK_EVT) {
 8001150:	68fb      	ldr	r3, [r7, #12]
 8001152:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001156:	2b00      	cmp	r3, #0
 8001158:	d00b      	beq.n	8001172 <StartHorizontalTask+0x486>
		    	current = STATE_ORANGE_R2G;
 800115a:	4b11      	ldr	r3, [pc, #68]	@ (80011a0 <StartHorizontalTask+0x4b4>)
 800115c:	2204      	movs	r2, #4
 800115e:	701a      	strb	r2, [r3, #0]

    	  }



		  break;
 8001160:	e007      	b.n	8001172 <StartHorizontalTask+0x486>
	  break;
 8001162:	bf00      	nop
 8001164:	e5d0      	b.n	8000d08 <StartHorizontalTask+0x1c>
	  break;
 8001166:	bf00      	nop
 8001168:	e5ce      	b.n	8000d08 <StartHorizontalTask+0x1c>
		  break;
 800116a:	bf00      	nop
 800116c:	e5cc      	b.n	8000d08 <StartHorizontalTask+0x1c>
	      break;
 800116e:	bf00      	nop
 8001170:	e5ca      	b.n	8000d08 <StartHorizontalTask+0x1c>
		  break;
 8001172:	bf00      	nop
 8001174:	e5c8      	b.n	8000d08 <StartHorizontalTask+0x1c>
  {
 8001176:	e5c7      	b.n	8000d08 <StartHorizontalTask+0x1c>
 8001178:	200000a4 	.word	0x200000a4
 800117c:	200000d0 	.word	0x200000d0
 8001180:	08009320 	.word	0x08009320
 8001184:	10624dd3 	.word	0x10624dd3
 8001188:	200000cc 	.word	0x200000cc
 800118c:	08009322 	.word	0x08009322
 8001190:	20000000 	.word	0x20000000
 8001194:	2000000c 	.word	0x2000000c
 8001198:	200000c0 	.word	0x200000c0
 800119c:	08009326 	.word	0x08009326
 80011a0:	20000017 	.word	0x20000017
 80011a4:	20000004 	.word	0x20000004
 80011a8:	200000b4 	.word	0x200000b4
 80011ac:	200000c8 	.word	0x200000c8
 80011b0:	08009324 	.word	0x08009324

080011b4 <StartActuatorTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartActuatorTask */
void StartActuatorTask(void *argument)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	b084      	sub	sp, #16
 80011b8:	af00      	add	r7, sp, #0
 80011ba:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartActuatorTask */
	uint32_t events; // handles the "calls"
  /* Infinite loop */
  for(;;)
  {
	  xTaskNotifyWait(0,TOGGLE_EVT_1 | TOGGLE_EVT_2 | SHOW_EVT, &events, osWaitForever);
 80011bc:	f107 020c 	add.w	r2, r7, #12
 80011c0:	f04f 33ff 	mov.w	r3, #4294967295
 80011c4:	2143      	movs	r1, #67	@ 0x43
 80011c6:	2000      	movs	r0, #0
 80011c8:	f006 fd5a 	bl	8007c80 <xTaskNotifyWait>


	  if (events & TOGGLE_EVT_1){
 80011cc:	68fb      	ldr	r3, [r7, #12]
 80011ce:	f003 0301 	and.w	r3, r3, #1
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d007      	beq.n	80011e6 <StartActuatorTask+0x32>
		  Shownstate[2] ^= indicatorbit;
 80011d6:	4b12      	ldr	r3, [pc, #72]	@ (8001220 <StartActuatorTask+0x6c>)
 80011d8:	789a      	ldrb	r2, [r3, #2]
 80011da:	4b12      	ldr	r3, [pc, #72]	@ (8001224 <StartActuatorTask+0x70>)
 80011dc:	781b      	ldrb	r3, [r3, #0]
 80011de:	4053      	eors	r3, r2
 80011e0:	b2da      	uxtb	r2, r3
 80011e2:	4b0f      	ldr	r3, [pc, #60]	@ (8001220 <StartActuatorTask+0x6c>)
 80011e4:	709a      	strb	r2, [r3, #2]

	  }
	  if (events & TOGGLE_EVT_2){
 80011e6:	68fb      	ldr	r3, [r7, #12]
 80011e8:	f003 0302 	and.w	r3, r3, #2
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d007      	beq.n	8001200 <StartActuatorTask+0x4c>
		  Shownstate[1] ^= indicatorbit;
 80011f0:	4b0b      	ldr	r3, [pc, #44]	@ (8001220 <StartActuatorTask+0x6c>)
 80011f2:	785a      	ldrb	r2, [r3, #1]
 80011f4:	4b0b      	ldr	r3, [pc, #44]	@ (8001224 <StartActuatorTask+0x70>)
 80011f6:	781b      	ldrb	r3, [r3, #0]
 80011f8:	4053      	eors	r3, r2
 80011fa:	b2da      	uxtb	r2, r3
 80011fc:	4b08      	ldr	r3, [pc, #32]	@ (8001220 <StartActuatorTask+0x6c>)
 80011fe:	705a      	strb	r2, [r3, #1]
	  }
	  if (events & SHOW_EVT){

	  }
      osMutexAcquire(UART_MutexHandle, osWaitForever);
 8001200:	4b09      	ldr	r3, [pc, #36]	@ (8001228 <StartActuatorTask+0x74>)
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	f04f 31ff 	mov.w	r1, #4294967295
 8001208:	4618      	mov	r0, r3
 800120a:	f004 f95c 	bl	80054c6 <osMutexAcquire>
      SPIshow_state(Shownstate);
 800120e:	4804      	ldr	r0, [pc, #16]	@ (8001220 <StartActuatorTask+0x6c>)
 8001210:	f7ff fa30 	bl	8000674 <SPIshow_state>
      osMutexRelease(UART_MutexHandle);
 8001214:	4b04      	ldr	r3, [pc, #16]	@ (8001228 <StartActuatorTask+0x74>)
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	4618      	mov	r0, r3
 800121a:	f004 f99f 	bl	800555c <osMutexRelease>
	  xTaskNotifyWait(0,TOGGLE_EVT_1 | TOGGLE_EVT_2 | SHOW_EVT, &events, osWaitForever);
 800121e:	e7cd      	b.n	80011bc <StartActuatorTask+0x8>
 8001220:	20000000 	.word	0x20000000
 8001224:	20000003 	.word	0x20000003
 8001228:	200000d4 	.word	0x200000d4

0800122c <GreenDone>:
  /* USER CODE END StartActuatorTask */
}

/* GreenDone function */
void GreenDone(void *argument)
{
 800122c:	b580      	push	{r7, lr}
 800122e:	b082      	sub	sp, #8
 8001230:	af00      	add	r7, sp, #0
 8001232:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN GreenDone */
	xTaskNotify(VertialTaskHandle,GREEN_EVT,eSetBits);
 8001234:	4b08      	ldr	r3, [pc, #32]	@ (8001258 <GreenDone+0x2c>)
 8001236:	6818      	ldr	r0, [r3, #0]
 8001238:	2300      	movs	r3, #0
 800123a:	2201      	movs	r2, #1
 800123c:	2110      	movs	r1, #16
 800123e:	f006 fd7f 	bl	8007d40 <xTaskGenericNotify>
	xTaskNotify(HorizontalTaskHandle,GREEN_EVT,eSetBits);
 8001242:	4b06      	ldr	r3, [pc, #24]	@ (800125c <GreenDone+0x30>)
 8001244:	6818      	ldr	r0, [r3, #0]
 8001246:	2300      	movs	r3, #0
 8001248:	2201      	movs	r2, #1
 800124a:	2110      	movs	r1, #16
 800124c:	f006 fd78 	bl	8007d40 <xTaskGenericNotify>
  /* USER CODE END GreenDone */
}
 8001250:	bf00      	nop
 8001252:	3708      	adds	r7, #8
 8001254:	46bd      	mov	sp, r7
 8001256:	bd80      	pop	{r7, pc}
 8001258:	200000ac 	.word	0x200000ac
 800125c:	200000b0 	.word	0x200000b0

08001260 <OrangeDone>:

/* OrangeDone function */
void OrangeDone(void *argument)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	b082      	sub	sp, #8
 8001264:	af00      	add	r7, sp, #0
 8001266:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OrangeDone */
	xTaskNotify(VertialTaskHandle, ORANGE_EVT, eSetBits);
 8001268:	4b08      	ldr	r3, [pc, #32]	@ (800128c <OrangeDone+0x2c>)
 800126a:	6818      	ldr	r0, [r3, #0]
 800126c:	2300      	movs	r3, #0
 800126e:	2201      	movs	r2, #1
 8001270:	2108      	movs	r1, #8
 8001272:	f006 fd65 	bl	8007d40 <xTaskGenericNotify>
	xTaskNotify(HorizontalTaskHandle, ORANGE_EVT, eSetBits);
 8001276:	4b06      	ldr	r3, [pc, #24]	@ (8001290 <OrangeDone+0x30>)
 8001278:	6818      	ldr	r0, [r3, #0]
 800127a:	2300      	movs	r3, #0
 800127c:	2201      	movs	r2, #1
 800127e:	2108      	movs	r1, #8
 8001280:	f006 fd5e 	bl	8007d40 <xTaskGenericNotify>
  /* USER CODE END OrangeDone */
}
 8001284:	bf00      	nop
 8001286:	3708      	adds	r7, #8
 8001288:	46bd      	mov	sp, r7
 800128a:	bd80      	pop	{r7, pc}
 800128c:	200000ac 	.word	0x200000ac
 8001290:	200000b0 	.word	0x200000b0

08001294 <RedMaxDone>:

/* RedMaxDone function */
void RedMaxDone(void *argument)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	b082      	sub	sp, #8
 8001298:	af00      	add	r7, sp, #0
 800129a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN RedMaxDone */
	xTaskNotify(VertialTaskHandle,REDMAX_EVT,eSetBits);
 800129c:	4b08      	ldr	r3, [pc, #32]	@ (80012c0 <RedMaxDone+0x2c>)
 800129e:	6818      	ldr	r0, [r3, #0]
 80012a0:	2300      	movs	r3, #0
 80012a2:	2201      	movs	r2, #1
 80012a4:	2104      	movs	r1, #4
 80012a6:	f006 fd4b 	bl	8007d40 <xTaskGenericNotify>
	xTaskNotify(HorizontalTaskHandle,REDMAX_EVT,eSetBits);
 80012aa:	4b06      	ldr	r3, [pc, #24]	@ (80012c4 <RedMaxDone+0x30>)
 80012ac:	6818      	ldr	r0, [r3, #0]
 80012ae:	2300      	movs	r3, #0
 80012b0:	2201      	movs	r2, #1
 80012b2:	2104      	movs	r1, #4
 80012b4:	f006 fd44 	bl	8007d40 <xTaskGenericNotify>

  /* USER CODE END RedMaxDone */
}
 80012b8:	bf00      	nop
 80012ba:	3708      	adds	r7, #8
 80012bc:	46bd      	mov	sp, r7
 80012be:	bd80      	pop	{r7, pc}
 80012c0:	200000ac 	.word	0x200000ac
 80012c4:	200000b0 	.word	0x200000b0

080012c8 <WalkingDone>:

/* WalkingDone function */
void WalkingDone(void *argument)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b082      	sub	sp, #8
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN WalkingDone */
	xTaskNotify(VertialTaskHandle,WALK_EVT,eSetBits);
 80012d0:	4b08      	ldr	r3, [pc, #32]	@ (80012f4 <WalkingDone+0x2c>)
 80012d2:	6818      	ldr	r0, [r3, #0]
 80012d4:	2300      	movs	r3, #0
 80012d6:	2201      	movs	r2, #1
 80012d8:	2140      	movs	r1, #64	@ 0x40
 80012da:	f006 fd31 	bl	8007d40 <xTaskGenericNotify>
	xTaskNotify(HorizontalTaskHandle,WALK_EVT,eSetBits);
 80012de:	4b06      	ldr	r3, [pc, #24]	@ (80012f8 <WalkingDone+0x30>)
 80012e0:	6818      	ldr	r0, [r3, #0]
 80012e2:	2300      	movs	r3, #0
 80012e4:	2201      	movs	r2, #1
 80012e6:	2140      	movs	r1, #64	@ 0x40
 80012e8:	f006 fd2a 	bl	8007d40 <xTaskGenericNotify>
  /* USER CODE END WalkingDone */
}
 80012ec:	bf00      	nop
 80012ee:	3708      	adds	r7, #8
 80012f0:	46bd      	mov	sp, r7
 80012f2:	bd80      	pop	{r7, pc}
 80012f4:	200000ac 	.word	0x200000ac
 80012f8:	200000b0 	.word	0x200000b0

080012fc <PedestrianDone>:

/* PedestrianDone function */
void PedestrianDone(void *argument)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b082      	sub	sp, #8
 8001300:	af00      	add	r7, sp, #0
 8001302:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN PedestrianDone */
	xTaskNotify(VertialTaskHandle,PED_EVT,eSetBits);
 8001304:	4b08      	ldr	r3, [pc, #32]	@ (8001328 <PedestrianDone+0x2c>)
 8001306:	6818      	ldr	r0, [r3, #0]
 8001308:	2300      	movs	r3, #0
 800130a:	2201      	movs	r2, #1
 800130c:	2120      	movs	r1, #32
 800130e:	f006 fd17 	bl	8007d40 <xTaskGenericNotify>
	xTaskNotify(HorizontalTaskHandle,PED_EVT,eSetBits);
 8001312:	4b06      	ldr	r3, [pc, #24]	@ (800132c <PedestrianDone+0x30>)
 8001314:	6818      	ldr	r0, [r3, #0]
 8001316:	2300      	movs	r3, #0
 8001318:	2201      	movs	r2, #1
 800131a:	2120      	movs	r1, #32
 800131c:	f006 fd10 	bl	8007d40 <xTaskGenericNotify>

  /* USER CODE END PedestrianDone */
}
 8001320:	bf00      	nop
 8001322:	3708      	adds	r7, #8
 8001324:	46bd      	mov	sp, r7
 8001326:	bd80      	pop	{r7, pc}
 8001328:	200000ac 	.word	0x200000ac
 800132c:	200000b0 	.word	0x200000b0

08001330 <ToggleTimerCallback>:

/* ToggleTimerCallback function */
void ToggleTimerCallback(void *argument)
{
 8001330:	b580      	push	{r7, lr}
 8001332:	b084      	sub	sp, #16
 8001334:	af00      	add	r7, sp, #0
 8001336:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN ToggleTimerCallback */
	uint32_t bit_to_toggle = *(uint32_t *)argument;
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	60fb      	str	r3, [r7, #12]
	xTaskNotify(ActuatorTaskHandle,bit_to_toggle,eSetBits);
 800133e:	4b05      	ldr	r3, [pc, #20]	@ (8001354 <ToggleTimerCallback+0x24>)
 8001340:	6818      	ldr	r0, [r3, #0]
 8001342:	2300      	movs	r3, #0
 8001344:	2201      	movs	r2, #1
 8001346:	68f9      	ldr	r1, [r7, #12]
 8001348:	f006 fcfa 	bl	8007d40 <xTaskGenericNotify>
  /* USER CODE END ToggleTimerCallback */
}
 800134c:	bf00      	nop
 800134e:	3710      	adds	r7, #16
 8001350:	46bd      	mov	sp, r7
 8001352:	bd80      	pop	{r7, pc}
 8001354:	200000b4 	.word	0x200000b4

08001358 <IsActive>:

/* Private application code --------------------------------------------------*/
/* USER CODE BEGIN Application */

uint8_t IsActive(osThreadId_t timer){
 8001358:	b580      	push	{r7, lr}
 800135a:	b082      	sub	sp, #8
 800135c:	af00      	add	r7, sp, #0
 800135e:	6078      	str	r0, [r7, #4]
	if(osTimerIsRunning(timer) == pdTRUE){
 8001360:	6878      	ldr	r0, [r7, #4]
 8001362:	f004 f80e 	bl	8005382 <osTimerIsRunning>
 8001366:	4603      	mov	r3, r0
 8001368:	2b01      	cmp	r3, #1
 800136a:	d101      	bne.n	8001370 <IsActive+0x18>
		return 1;
 800136c:	2301      	movs	r3, #1
 800136e:	e000      	b.n	8001372 <IsActive+0x1a>
	}
	return 0;
 8001370:	2300      	movs	r3, #0
}
 8001372:	4618      	mov	r0, r3
 8001374:	3708      	adds	r7, #8
 8001376:	46bd      	mov	sp, r7
 8001378:	bd80      	pop	{r7, pc}
	...

0800137c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	b08a      	sub	sp, #40	@ 0x28
 8001380:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001382:	f107 0314 	add.w	r3, r7, #20
 8001386:	2200      	movs	r2, #0
 8001388:	601a      	str	r2, [r3, #0]
 800138a:	605a      	str	r2, [r3, #4]
 800138c:	609a      	str	r2, [r3, #8]
 800138e:	60da      	str	r2, [r3, #12]
 8001390:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001392:	4b68      	ldr	r3, [pc, #416]	@ (8001534 <MX_GPIO_Init+0x1b8>)
 8001394:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001396:	4a67      	ldr	r2, [pc, #412]	@ (8001534 <MX_GPIO_Init+0x1b8>)
 8001398:	f043 0304 	orr.w	r3, r3, #4
 800139c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800139e:	4b65      	ldr	r3, [pc, #404]	@ (8001534 <MX_GPIO_Init+0x1b8>)
 80013a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013a2:	f003 0304 	and.w	r3, r3, #4
 80013a6:	613b      	str	r3, [r7, #16]
 80013a8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80013aa:	4b62      	ldr	r3, [pc, #392]	@ (8001534 <MX_GPIO_Init+0x1b8>)
 80013ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013ae:	4a61      	ldr	r2, [pc, #388]	@ (8001534 <MX_GPIO_Init+0x1b8>)
 80013b0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80013b4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80013b6:	4b5f      	ldr	r3, [pc, #380]	@ (8001534 <MX_GPIO_Init+0x1b8>)
 80013b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80013be:	60fb      	str	r3, [r7, #12]
 80013c0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013c2:	4b5c      	ldr	r3, [pc, #368]	@ (8001534 <MX_GPIO_Init+0x1b8>)
 80013c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013c6:	4a5b      	ldr	r2, [pc, #364]	@ (8001534 <MX_GPIO_Init+0x1b8>)
 80013c8:	f043 0301 	orr.w	r3, r3, #1
 80013cc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80013ce:	4b59      	ldr	r3, [pc, #356]	@ (8001534 <MX_GPIO_Init+0x1b8>)
 80013d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013d2:	f003 0301 	and.w	r3, r3, #1
 80013d6:	60bb      	str	r3, [r7, #8]
 80013d8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80013da:	4b56      	ldr	r3, [pc, #344]	@ (8001534 <MX_GPIO_Init+0x1b8>)
 80013dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013de:	4a55      	ldr	r2, [pc, #340]	@ (8001534 <MX_GPIO_Init+0x1b8>)
 80013e0:	f043 0302 	orr.w	r3, r3, #2
 80013e4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80013e6:	4b53      	ldr	r3, [pc, #332]	@ (8001534 <MX_GPIO_Init+0x1b8>)
 80013e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013ea:	f003 0302 	and.w	r3, r3, #2
 80013ee:	607b      	str	r3, [r7, #4]
 80013f0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|_595_Reset_Pin, GPIO_PIN_RESET);
 80013f2:	2200      	movs	r2, #0
 80013f4:	f44f 7108 	mov.w	r1, #544	@ 0x220
 80013f8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80013fc:	f000 fe8e 	bl	800211c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(_595_STCP_GPIO_Port, _595_STCP_Pin, GPIO_PIN_RESET);
 8001400:	2200      	movs	r2, #0
 8001402:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001406:	484c      	ldr	r0, [pc, #304]	@ (8001538 <MX_GPIO_Init+0x1bc>)
 8001408:	f000 fe88 	bl	800211c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(_595_Enable_GPIO_Port, _595_Enable_Pin, GPIO_PIN_RESET);
 800140c:	2200      	movs	r2, #0
 800140e:	2180      	movs	r1, #128	@ 0x80
 8001410:	484a      	ldr	r0, [pc, #296]	@ (800153c <MX_GPIO_Init+0x1c0>)
 8001412:	f000 fe83 	bl	800211c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LD2_Pin _595_Reset_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|_595_Reset_Pin;
 8001416:	f44f 7308 	mov.w	r3, #544	@ 0x220
 800141a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800141c:	2301      	movs	r3, #1
 800141e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001420:	2300      	movs	r3, #0
 8001422:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001424:	2300      	movs	r3, #0
 8001426:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001428:	f107 0314 	add.w	r3, r7, #20
 800142c:	4619      	mov	r1, r3
 800142e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001432:	f000 fcb1 	bl	8001d98 <HAL_GPIO_Init>

  /*Configure GPIO pin : TL1_Car_Pin */
  GPIO_InitStruct.Pin = TL1_Car_Pin;
 8001436:	2310      	movs	r3, #16
 8001438:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 800143a:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 800143e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001440:	2300      	movs	r3, #0
 8001442:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(TL1_Car_GPIO_Port, &GPIO_InitStruct);
 8001444:	f107 0314 	add.w	r3, r7, #20
 8001448:	4619      	mov	r1, r3
 800144a:	483c      	ldr	r0, [pc, #240]	@ (800153c <MX_GPIO_Init+0x1c0>)
 800144c:	f000 fca4 	bl	8001d98 <HAL_GPIO_Init>

  /*Configure GPIO pin : _595_STCP_Pin */
  GPIO_InitStruct.Pin = _595_STCP_Pin;
 8001450:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001454:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001456:	2301      	movs	r3, #1
 8001458:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800145a:	2300      	movs	r3, #0
 800145c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800145e:	2300      	movs	r3, #0
 8001460:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(_595_STCP_GPIO_Port, &GPIO_InitStruct);
 8001462:	f107 0314 	add.w	r3, r7, #20
 8001466:	4619      	mov	r1, r3
 8001468:	4833      	ldr	r0, [pc, #204]	@ (8001538 <MX_GPIO_Init+0x1bc>)
 800146a:	f000 fc95 	bl	8001d98 <HAL_GPIO_Init>

  /*Configure GPIO pins : TL2_Car_Pin TL3_Car_Pin */
  GPIO_InitStruct.Pin = TL2_Car_Pin|TL3_Car_Pin;
 800146e:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8001472:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001474:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8001478:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800147a:	2300      	movs	r3, #0
 800147c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800147e:	f107 0314 	add.w	r3, r7, #20
 8001482:	4619      	mov	r1, r3
 8001484:	482c      	ldr	r0, [pc, #176]	@ (8001538 <MX_GPIO_Init+0x1bc>)
 8001486:	f000 fc87 	bl	8001d98 <HAL_GPIO_Init>

  /*Configure GPIO pin : _595_Enable_Pin */
  GPIO_InitStruct.Pin = _595_Enable_Pin;
 800148a:	2380      	movs	r3, #128	@ 0x80
 800148c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800148e:	2301      	movs	r3, #1
 8001490:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001492:	2300      	movs	r3, #0
 8001494:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001496:	2300      	movs	r3, #0
 8001498:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(_595_Enable_GPIO_Port, &GPIO_InitStruct);
 800149a:	f107 0314 	add.w	r3, r7, #20
 800149e:	4619      	mov	r1, r3
 80014a0:	4826      	ldr	r0, [pc, #152]	@ (800153c <MX_GPIO_Init+0x1c0>)
 80014a2:	f000 fc79 	bl	8001d98 <HAL_GPIO_Init>

  /*Configure GPIO pin : TL4_Car_Pin */
  GPIO_InitStruct.Pin = TL4_Car_Pin;
 80014a6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80014aa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80014ac:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 80014b0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014b2:	2300      	movs	r3, #0
 80014b4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(TL4_Car_GPIO_Port, &GPIO_InitStruct);
 80014b6:	f107 0314 	add.w	r3, r7, #20
 80014ba:	4619      	mov	r1, r3
 80014bc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80014c0:	f000 fc6a 	bl	8001d98 <HAL_GPIO_Init>

  /*Configure GPIO pin : PL1_Switch_Pin */
  GPIO_InitStruct.Pin = PL1_Switch_Pin;
 80014c4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80014c8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80014ca:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80014ce:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80014d0:	2301      	movs	r3, #1
 80014d2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(PL1_Switch_GPIO_Port, &GPIO_InitStruct);
 80014d4:	f107 0314 	add.w	r3, r7, #20
 80014d8:	4619      	mov	r1, r3
 80014da:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80014de:	f000 fc5b 	bl	8001d98 <HAL_GPIO_Init>

  /*Configure GPIO pin : PL2_Switch_Pin */
  GPIO_InitStruct.Pin = PL2_Switch_Pin;
 80014e2:	2380      	movs	r3, #128	@ 0x80
 80014e4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80014e6:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80014ea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80014ec:	2301      	movs	r3, #1
 80014ee:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(PL2_Switch_GPIO_Port, &GPIO_InitStruct);
 80014f0:	f107 0314 	add.w	r3, r7, #20
 80014f4:	4619      	mov	r1, r3
 80014f6:	4810      	ldr	r0, [pc, #64]	@ (8001538 <MX_GPIO_Init+0x1bc>)
 80014f8:	f000 fc4e 	bl	8001d98 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_IRQn, 5, 0);
 80014fc:	2200      	movs	r2, #0
 80014fe:	2105      	movs	r1, #5
 8001500:	200a      	movs	r0, #10
 8001502:	f000 fc1f 	bl	8001d44 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8001506:	200a      	movs	r0, #10
 8001508:	f000 fc38 	bl	8001d7c <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 800150c:	2200      	movs	r2, #0
 800150e:	2105      	movs	r1, #5
 8001510:	2017      	movs	r0, #23
 8001512:	f000 fc17 	bl	8001d44 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001516:	2017      	movs	r0, #23
 8001518:	f000 fc30 	bl	8001d7c <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 800151c:	2200      	movs	r2, #0
 800151e:	2105      	movs	r1, #5
 8001520:	2028      	movs	r0, #40	@ 0x28
 8001522:	f000 fc0f 	bl	8001d44 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001526:	2028      	movs	r0, #40	@ 0x28
 8001528:	f000 fc28 	bl	8001d7c <HAL_NVIC_EnableIRQ>

}
 800152c:	bf00      	nop
 800152e:	3728      	adds	r7, #40	@ 0x28
 8001530:	46bd      	mov	sp, r7
 8001532:	bd80      	pop	{r7, pc}
 8001534:	40021000 	.word	0x40021000
 8001538:	48000400 	.word	0x48000400
 800153c:	48000800 	.word	0x48000800

08001540 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001544:	f000 fb06 	bl	8001b54 <HAL_Init>


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001548:	f000 f812 	bl	8001570 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800154c:	f7ff ff16 	bl	800137c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001550:	f000 fa4a 	bl	80019e8 <MX_USART2_UART_Init>
  MX_SPI3_Init();
 8001554:	f000 f876 	bl	8001644 <MX_SPI3_Init>
  /* USER CODE BEGIN 2 */
  SPIinit();
 8001558:	f7ff f872 	bl	8000640 <SPIinit>
  Car_Starting_positions();
 800155c:	f7ff f85c 	bl	8000618 <Car_Starting_positions>


  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in cmsis_os2.c) */
 8001560:	f003 fd02 	bl	8004f68 <osKernelInitialize>
  MX_FREERTOS_Init();
 8001564:	f7ff f8a4 	bl	80006b0 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8001568:	f003 fd22 	bl	8004fb0 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800156c:	bf00      	nop
 800156e:	e7fd      	b.n	800156c <main+0x2c>

08001570 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	b096      	sub	sp, #88	@ 0x58
 8001574:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001576:	f107 0314 	add.w	r3, r7, #20
 800157a:	2244      	movs	r2, #68	@ 0x44
 800157c:	2100      	movs	r1, #0
 800157e:	4618      	mov	r0, r3
 8001580:	f007 fd7a 	bl	8009078 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001584:	463b      	mov	r3, r7
 8001586:	2200      	movs	r2, #0
 8001588:	601a      	str	r2, [r3, #0]
 800158a:	605a      	str	r2, [r3, #4]
 800158c:	609a      	str	r2, [r3, #8]
 800158e:	60da      	str	r2, [r3, #12]
 8001590:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001592:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001596:	f000 fdff 	bl	8002198 <HAL_PWREx_ControlVoltageScaling>
 800159a:	4603      	mov	r3, r0
 800159c:	2b00      	cmp	r3, #0
 800159e:	d001      	beq.n	80015a4 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80015a0:	f000 f84a 	bl	8001638 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80015a4:	2302      	movs	r3, #2
 80015a6:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80015a8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80015ac:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80015ae:	2310      	movs	r3, #16
 80015b0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80015b2:	2302      	movs	r3, #2
 80015b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80015b6:	2302      	movs	r3, #2
 80015b8:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80015ba:	2301      	movs	r3, #1
 80015bc:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 80015be:	230a      	movs	r3, #10
 80015c0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80015c2:	2307      	movs	r3, #7
 80015c4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80015c6:	2302      	movs	r3, #2
 80015c8:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80015ca:	2302      	movs	r3, #2
 80015cc:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80015ce:	f107 0314 	add.w	r3, r7, #20
 80015d2:	4618      	mov	r0, r3
 80015d4:	f000 fe36 	bl	8002244 <HAL_RCC_OscConfig>
 80015d8:	4603      	mov	r3, r0
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d001      	beq.n	80015e2 <SystemClock_Config+0x72>
  {
    Error_Handler();
 80015de:	f000 f82b 	bl	8001638 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80015e2:	230f      	movs	r3, #15
 80015e4:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80015e6:	2303      	movs	r3, #3
 80015e8:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80015ea:	2300      	movs	r3, #0
 80015ec:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80015ee:	2300      	movs	r3, #0
 80015f0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80015f2:	2300      	movs	r3, #0
 80015f4:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80015f6:	463b      	mov	r3, r7
 80015f8:	2104      	movs	r1, #4
 80015fa:	4618      	mov	r0, r3
 80015fc:	f001 f9fe 	bl	80029fc <HAL_RCC_ClockConfig>
 8001600:	4603      	mov	r3, r0
 8001602:	2b00      	cmp	r3, #0
 8001604:	d001      	beq.n	800160a <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001606:	f000 f817 	bl	8001638 <Error_Handler>
  }
}
 800160a:	bf00      	nop
 800160c:	3758      	adds	r7, #88	@ 0x58
 800160e:	46bd      	mov	sp, r7
 8001610:	bd80      	pop	{r7, pc}
	...

08001614 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001614:	b580      	push	{r7, lr}
 8001616:	b082      	sub	sp, #8
 8001618:	af00      	add	r7, sp, #0
 800161a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	4a04      	ldr	r2, [pc, #16]	@ (8001634 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001622:	4293      	cmp	r3, r2
 8001624:	d101      	bne.n	800162a <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8001626:	f000 fab5 	bl	8001b94 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800162a:	bf00      	nop
 800162c:	3708      	adds	r7, #8
 800162e:	46bd      	mov	sp, r7
 8001630:	bd80      	pop	{r7, pc}
 8001632:	bf00      	nop
 8001634:	40012c00 	.word	0x40012c00

08001638 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001638:	b480      	push	{r7}
 800163a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800163c:	b672      	cpsid	i
}
 800163e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001640:	bf00      	nop
 8001642:	e7fd      	b.n	8001640 <Error_Handler+0x8>

08001644 <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8001648:	4b1b      	ldr	r3, [pc, #108]	@ (80016b8 <MX_SPI3_Init+0x74>)
 800164a:	4a1c      	ldr	r2, [pc, #112]	@ (80016bc <MX_SPI3_Init+0x78>)
 800164c:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800164e:	4b1a      	ldr	r3, [pc, #104]	@ (80016b8 <MX_SPI3_Init+0x74>)
 8001650:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001654:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8001656:	4b18      	ldr	r3, [pc, #96]	@ (80016b8 <MX_SPI3_Init+0x74>)
 8001658:	2200      	movs	r2, #0
 800165a:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 800165c:	4b16      	ldr	r3, [pc, #88]	@ (80016b8 <MX_SPI3_Init+0x74>)
 800165e:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8001662:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001664:	4b14      	ldr	r3, [pc, #80]	@ (80016b8 <MX_SPI3_Init+0x74>)
 8001666:	2200      	movs	r2, #0
 8001668:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 800166a:	4b13      	ldr	r3, [pc, #76]	@ (80016b8 <MX_SPI3_Init+0x74>)
 800166c:	2200      	movs	r2, #0
 800166e:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8001670:	4b11      	ldr	r3, [pc, #68]	@ (80016b8 <MX_SPI3_Init+0x74>)
 8001672:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001676:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8001678:	4b0f      	ldr	r3, [pc, #60]	@ (80016b8 <MX_SPI3_Init+0x74>)
 800167a:	2238      	movs	r2, #56	@ 0x38
 800167c:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800167e:	4b0e      	ldr	r3, [pc, #56]	@ (80016b8 <MX_SPI3_Init+0x74>)
 8001680:	2200      	movs	r2, #0
 8001682:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8001684:	4b0c      	ldr	r3, [pc, #48]	@ (80016b8 <MX_SPI3_Init+0x74>)
 8001686:	2200      	movs	r2, #0
 8001688:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800168a:	4b0b      	ldr	r3, [pc, #44]	@ (80016b8 <MX_SPI3_Init+0x74>)
 800168c:	2200      	movs	r2, #0
 800168e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 8001690:	4b09      	ldr	r3, [pc, #36]	@ (80016b8 <MX_SPI3_Init+0x74>)
 8001692:	2207      	movs	r2, #7
 8001694:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001696:	4b08      	ldr	r3, [pc, #32]	@ (80016b8 <MX_SPI3_Init+0x74>)
 8001698:	2200      	movs	r2, #0
 800169a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800169c:	4b06      	ldr	r3, [pc, #24]	@ (80016b8 <MX_SPI3_Init+0x74>)
 800169e:	2208      	movs	r2, #8
 80016a0:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80016a2:	4805      	ldr	r0, [pc, #20]	@ (80016b8 <MX_SPI3_Init+0x74>)
 80016a4:	f002 f8bc 	bl	8003820 <HAL_SPI_Init>
 80016a8:	4603      	mov	r3, r0
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d001      	beq.n	80016b2 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 80016ae:	f7ff ffc3 	bl	8001638 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 80016b2:	bf00      	nop
 80016b4:	bd80      	pop	{r7, pc}
 80016b6:	bf00      	nop
 80016b8:	200000dc 	.word	0x200000dc
 80016bc:	40003c00 	.word	0x40003c00

080016c0 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b08a      	sub	sp, #40	@ 0x28
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016c8:	f107 0314 	add.w	r3, r7, #20
 80016cc:	2200      	movs	r2, #0
 80016ce:	601a      	str	r2, [r3, #0]
 80016d0:	605a      	str	r2, [r3, #4]
 80016d2:	609a      	str	r2, [r3, #8]
 80016d4:	60da      	str	r2, [r3, #12]
 80016d6:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	4a25      	ldr	r2, [pc, #148]	@ (8001774 <HAL_SPI_MspInit+0xb4>)
 80016de:	4293      	cmp	r3, r2
 80016e0:	d144      	bne.n	800176c <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 80016e2:	4b25      	ldr	r3, [pc, #148]	@ (8001778 <HAL_SPI_MspInit+0xb8>)
 80016e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016e6:	4a24      	ldr	r2, [pc, #144]	@ (8001778 <HAL_SPI_MspInit+0xb8>)
 80016e8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80016ec:	6593      	str	r3, [r2, #88]	@ 0x58
 80016ee:	4b22      	ldr	r3, [pc, #136]	@ (8001778 <HAL_SPI_MspInit+0xb8>)
 80016f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016f2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80016f6:	613b      	str	r3, [r7, #16]
 80016f8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80016fa:	4b1f      	ldr	r3, [pc, #124]	@ (8001778 <HAL_SPI_MspInit+0xb8>)
 80016fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016fe:	4a1e      	ldr	r2, [pc, #120]	@ (8001778 <HAL_SPI_MspInit+0xb8>)
 8001700:	f043 0304 	orr.w	r3, r3, #4
 8001704:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001706:	4b1c      	ldr	r3, [pc, #112]	@ (8001778 <HAL_SPI_MspInit+0xb8>)
 8001708:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800170a:	f003 0304 	and.w	r3, r3, #4
 800170e:	60fb      	str	r3, [r7, #12]
 8001710:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001712:	4b19      	ldr	r3, [pc, #100]	@ (8001778 <HAL_SPI_MspInit+0xb8>)
 8001714:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001716:	4a18      	ldr	r2, [pc, #96]	@ (8001778 <HAL_SPI_MspInit+0xb8>)
 8001718:	f043 0302 	orr.w	r3, r3, #2
 800171c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800171e:	4b16      	ldr	r3, [pc, #88]	@ (8001778 <HAL_SPI_MspInit+0xb8>)
 8001720:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001722:	f003 0302 	and.w	r3, r3, #2
 8001726:	60bb      	str	r3, [r7, #8]
 8001728:	68bb      	ldr	r3, [r7, #8]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PB5     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = _595_SHCP_Pin|Disp_CS_Pin;
 800172a:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800172e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001730:	2302      	movs	r3, #2
 8001732:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001734:	2300      	movs	r3, #0
 8001736:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001738:	2303      	movs	r3, #3
 800173a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800173c:	2306      	movs	r3, #6
 800173e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001740:	f107 0314 	add.w	r3, r7, #20
 8001744:	4619      	mov	r1, r3
 8001746:	480d      	ldr	r0, [pc, #52]	@ (800177c <HAL_SPI_MspInit+0xbc>)
 8001748:	f000 fb26 	bl	8001d98 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = _595_DS_Pin;
 800174c:	2320      	movs	r3, #32
 800174e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001750:	2302      	movs	r3, #2
 8001752:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001754:	2300      	movs	r3, #0
 8001756:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001758:	2303      	movs	r3, #3
 800175a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800175c:	2306      	movs	r3, #6
 800175e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(_595_DS_GPIO_Port, &GPIO_InitStruct);
 8001760:	f107 0314 	add.w	r3, r7, #20
 8001764:	4619      	mov	r1, r3
 8001766:	4806      	ldr	r0, [pc, #24]	@ (8001780 <HAL_SPI_MspInit+0xc0>)
 8001768:	f000 fb16 	bl	8001d98 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 800176c:	bf00      	nop
 800176e:	3728      	adds	r7, #40	@ 0x28
 8001770:	46bd      	mov	sp, r7
 8001772:	bd80      	pop	{r7, pc}
 8001774:	40003c00 	.word	0x40003c00
 8001778:	40021000 	.word	0x40021000
 800177c:	48000800 	.word	0x48000800
 8001780:	48000400 	.word	0x48000400

08001784 <ActiveCarOnLane>:

}


// helper funtion to check if there are any active cars on the chosen lane
uint8_t ActiveCarOnLane (uint8_t Lane){
 8001784:	b480      	push	{r7}
 8001786:	b083      	sub	sp, #12
 8001788:	af00      	add	r7, sp, #0
 800178a:	4603      	mov	r3, r0
 800178c:	71fb      	strb	r3, [r7, #7]
	if(Lane == Veritical){
 800178e:	2200      	movs	r2, #0
 8001790:	79fb      	ldrb	r3, [r7, #7]
 8001792:	4293      	cmp	r3, r2
 8001794:	d112      	bne.n	80017bc <ActiveCarOnLane+0x38>
		if((TL4_Car_var || TL2_Car_var) == 1 ){ // if car 2 OR 4 is on lane
 8001796:	4b18      	ldr	r3, [pc, #96]	@ (80017f8 <ActiveCarOnLane+0x74>)
 8001798:	781b      	ldrb	r3, [r3, #0]
 800179a:	b2db      	uxtb	r3, r3
 800179c:	2b00      	cmp	r3, #0
 800179e:	d104      	bne.n	80017aa <ActiveCarOnLane+0x26>
 80017a0:	4b16      	ldr	r3, [pc, #88]	@ (80017fc <ActiveCarOnLane+0x78>)
 80017a2:	781b      	ldrb	r3, [r3, #0]
 80017a4:	b2db      	uxtb	r3, r3
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d001      	beq.n	80017ae <ActiveCarOnLane+0x2a>
 80017aa:	2301      	movs	r3, #1
 80017ac:	e000      	b.n	80017b0 <ActiveCarOnLane+0x2c>
 80017ae:	2300      	movs	r3, #0
 80017b0:	2b01      	cmp	r3, #1
 80017b2:	d101      	bne.n	80017b8 <ActiveCarOnLane+0x34>
			return 1;
 80017b4:	2301      	movs	r3, #1
 80017b6:	e019      	b.n	80017ec <ActiveCarOnLane+0x68>

		}
		else return 0;
 80017b8:	2300      	movs	r3, #0
 80017ba:	e017      	b.n	80017ec <ActiveCarOnLane+0x68>
	}

	if(Lane == Horizontal){
 80017bc:	2201      	movs	r2, #1
 80017be:	79fb      	ldrb	r3, [r7, #7]
 80017c0:	4293      	cmp	r3, r2
 80017c2:	d112      	bne.n	80017ea <ActiveCarOnLane+0x66>
			if((TL1_Car_var || TL3_Car_var) == 1 ){ // if car 1 OR 3 is on lane
 80017c4:	4b0e      	ldr	r3, [pc, #56]	@ (8001800 <ActiveCarOnLane+0x7c>)
 80017c6:	781b      	ldrb	r3, [r3, #0]
 80017c8:	b2db      	uxtb	r3, r3
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d104      	bne.n	80017d8 <ActiveCarOnLane+0x54>
 80017ce:	4b0d      	ldr	r3, [pc, #52]	@ (8001804 <ActiveCarOnLane+0x80>)
 80017d0:	781b      	ldrb	r3, [r3, #0]
 80017d2:	b2db      	uxtb	r3, r3
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d001      	beq.n	80017dc <ActiveCarOnLane+0x58>
 80017d8:	2301      	movs	r3, #1
 80017da:	e000      	b.n	80017de <ActiveCarOnLane+0x5a>
 80017dc:	2300      	movs	r3, #0
 80017de:	2b01      	cmp	r3, #1
 80017e0:	d101      	bne.n	80017e6 <ActiveCarOnLane+0x62>
				return 1;
 80017e2:	2301      	movs	r3, #1
 80017e4:	e002      	b.n	80017ec <ActiveCarOnLane+0x68>

			}
			else return 0;
 80017e6:	2300      	movs	r3, #0
 80017e8:	e000      	b.n	80017ec <ActiveCarOnLane+0x68>
		}
	return 3; // if this happens something is wrong
 80017ea:	2303      	movs	r3, #3
}
 80017ec:	4618      	mov	r0, r3
 80017ee:	370c      	adds	r7, #12
 80017f0:	46bd      	mov	sp, r7
 80017f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f6:	4770      	bx	lr
 80017f8:	20000099 	.word	0x20000099
 80017fc:	20000097 	.word	0x20000097
 8001800:	20000096 	.word	0x20000096
 8001804:	20000098 	.word	0x20000098

08001808 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001808:	b580      	push	{r7, lr}
 800180a:	b082      	sub	sp, #8
 800180c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800180e:	4b11      	ldr	r3, [pc, #68]	@ (8001854 <HAL_MspInit+0x4c>)
 8001810:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001812:	4a10      	ldr	r2, [pc, #64]	@ (8001854 <HAL_MspInit+0x4c>)
 8001814:	f043 0301 	orr.w	r3, r3, #1
 8001818:	6613      	str	r3, [r2, #96]	@ 0x60
 800181a:	4b0e      	ldr	r3, [pc, #56]	@ (8001854 <HAL_MspInit+0x4c>)
 800181c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800181e:	f003 0301 	and.w	r3, r3, #1
 8001822:	607b      	str	r3, [r7, #4]
 8001824:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001826:	4b0b      	ldr	r3, [pc, #44]	@ (8001854 <HAL_MspInit+0x4c>)
 8001828:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800182a:	4a0a      	ldr	r2, [pc, #40]	@ (8001854 <HAL_MspInit+0x4c>)
 800182c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001830:	6593      	str	r3, [r2, #88]	@ 0x58
 8001832:	4b08      	ldr	r3, [pc, #32]	@ (8001854 <HAL_MspInit+0x4c>)
 8001834:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001836:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800183a:	603b      	str	r3, [r7, #0]
 800183c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800183e:	2200      	movs	r2, #0
 8001840:	210f      	movs	r1, #15
 8001842:	f06f 0001 	mvn.w	r0, #1
 8001846:	f000 fa7d 	bl	8001d44 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800184a:	bf00      	nop
 800184c:	3708      	adds	r7, #8
 800184e:	46bd      	mov	sp, r7
 8001850:	bd80      	pop	{r7, pc}
 8001852:	bf00      	nop
 8001854:	40021000 	.word	0x40021000

08001858 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	b08c      	sub	sp, #48	@ 0x30
 800185c:	af00      	add	r7, sp, #0
 800185e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8001860:	2300      	movs	r3, #0
 8001862:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001866:	4b2e      	ldr	r3, [pc, #184]	@ (8001920 <HAL_InitTick+0xc8>)
 8001868:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800186a:	4a2d      	ldr	r2, [pc, #180]	@ (8001920 <HAL_InitTick+0xc8>)
 800186c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001870:	6613      	str	r3, [r2, #96]	@ 0x60
 8001872:	4b2b      	ldr	r3, [pc, #172]	@ (8001920 <HAL_InitTick+0xc8>)
 8001874:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001876:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800187a:	60bb      	str	r3, [r7, #8]
 800187c:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800187e:	f107 020c 	add.w	r2, r7, #12
 8001882:	f107 0310 	add.w	r3, r7, #16
 8001886:	4611      	mov	r1, r2
 8001888:	4618      	mov	r0, r3
 800188a:	f001 fa7b 	bl	8002d84 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 800188e:	f001 fa63 	bl	8002d58 <HAL_RCC_GetPCLK2Freq>
 8001892:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001894:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001896:	4a23      	ldr	r2, [pc, #140]	@ (8001924 <HAL_InitTick+0xcc>)
 8001898:	fba2 2303 	umull	r2, r3, r2, r3
 800189c:	0c9b      	lsrs	r3, r3, #18
 800189e:	3b01      	subs	r3, #1
 80018a0:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80018a2:	4b21      	ldr	r3, [pc, #132]	@ (8001928 <HAL_InitTick+0xd0>)
 80018a4:	4a21      	ldr	r2, [pc, #132]	@ (800192c <HAL_InitTick+0xd4>)
 80018a6:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 80018a8:	4b1f      	ldr	r3, [pc, #124]	@ (8001928 <HAL_InitTick+0xd0>)
 80018aa:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80018ae:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 80018b0:	4a1d      	ldr	r2, [pc, #116]	@ (8001928 <HAL_InitTick+0xd0>)
 80018b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018b4:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 80018b6:	4b1c      	ldr	r3, [pc, #112]	@ (8001928 <HAL_InitTick+0xd0>)
 80018b8:	2200      	movs	r2, #0
 80018ba:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018bc:	4b1a      	ldr	r3, [pc, #104]	@ (8001928 <HAL_InitTick+0xd0>)
 80018be:	2200      	movs	r2, #0
 80018c0:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80018c2:	4b19      	ldr	r3, [pc, #100]	@ (8001928 <HAL_InitTick+0xd0>)
 80018c4:	2200      	movs	r2, #0
 80018c6:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 80018c8:	4817      	ldr	r0, [pc, #92]	@ (8001928 <HAL_InitTick+0xd0>)
 80018ca:	f002 fb27 	bl	8003f1c <HAL_TIM_Base_Init>
 80018ce:	4603      	mov	r3, r0
 80018d0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 80018d4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d11b      	bne.n	8001914 <HAL_InitTick+0xbc>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 80018dc:	4812      	ldr	r0, [pc, #72]	@ (8001928 <HAL_InitTick+0xd0>)
 80018de:	f002 fb7f 	bl	8003fe0 <HAL_TIM_Base_Start_IT>
 80018e2:	4603      	mov	r3, r0
 80018e4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 80018e8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d111      	bne.n	8001914 <HAL_InitTick+0xbc>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 80018f0:	2019      	movs	r0, #25
 80018f2:	f000 fa43 	bl	8001d7c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	2b0f      	cmp	r3, #15
 80018fa:	d808      	bhi.n	800190e <HAL_InitTick+0xb6>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority, 0U);
 80018fc:	2200      	movs	r2, #0
 80018fe:	6879      	ldr	r1, [r7, #4]
 8001900:	2019      	movs	r0, #25
 8001902:	f000 fa1f 	bl	8001d44 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001906:	4a0a      	ldr	r2, [pc, #40]	@ (8001930 <HAL_InitTick+0xd8>)
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	6013      	str	r3, [r2, #0]
 800190c:	e002      	b.n	8001914 <HAL_InitTick+0xbc>
      }
      else
      {
        status = HAL_ERROR;
 800190e:	2301      	movs	r3, #1
 8001910:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8001914:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8001918:	4618      	mov	r0, r3
 800191a:	3730      	adds	r7, #48	@ 0x30
 800191c:	46bd      	mov	sp, r7
 800191e:	bd80      	pop	{r7, pc}
 8001920:	40021000 	.word	0x40021000
 8001924:	431bde83 	.word	0x431bde83
 8001928:	20000140 	.word	0x20000140
 800192c:	40012c00 	.word	0x40012c00
 8001930:	2000001c 	.word	0x2000001c

08001934 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001934:	b480      	push	{r7}
 8001936:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001938:	bf00      	nop
 800193a:	e7fd      	b.n	8001938 <NMI_Handler+0x4>

0800193c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800193c:	b480      	push	{r7}
 800193e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001940:	bf00      	nop
 8001942:	e7fd      	b.n	8001940 <HardFault_Handler+0x4>

08001944 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001944:	b480      	push	{r7}
 8001946:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001948:	bf00      	nop
 800194a:	e7fd      	b.n	8001948 <MemManage_Handler+0x4>

0800194c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800194c:	b480      	push	{r7}
 800194e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001950:	bf00      	nop
 8001952:	e7fd      	b.n	8001950 <BusFault_Handler+0x4>

08001954 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001954:	b480      	push	{r7}
 8001956:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001958:	bf00      	nop
 800195a:	e7fd      	b.n	8001958 <UsageFault_Handler+0x4>

0800195c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800195c:	b480      	push	{r7}
 800195e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001960:	bf00      	nop
 8001962:	46bd      	mov	sp, r7
 8001964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001968:	4770      	bx	lr

0800196a <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 800196a:	b580      	push	{r7, lr}
 800196c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(TL1_Car_Pin);
 800196e:	2010      	movs	r0, #16
 8001970:	f000 fbec 	bl	800214c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8001974:	bf00      	nop
 8001976:	bd80      	pop	{r7, pc}

08001978 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001978:	b580      	push	{r7, lr}
 800197a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(PL2_Switch_Pin);
 800197c:	2080      	movs	r0, #128	@ 0x80
 800197e:	f000 fbe5 	bl	800214c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001982:	bf00      	nop
 8001984:	bd80      	pop	{r7, pc}
	...

08001988 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800198c:	4802      	ldr	r0, [pc, #8]	@ (8001998 <TIM1_UP_TIM16_IRQHandler+0x10>)
 800198e:	f002 fb97 	bl	80040c0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8001992:	bf00      	nop
 8001994:	bd80      	pop	{r7, pc}
 8001996:	bf00      	nop
 8001998:	20000140 	.word	0x20000140

0800199c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800199c:	b580      	push	{r7, lr}
 800199e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(TL4_Car_Pin);
 80019a0:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 80019a4:	f000 fbd2 	bl	800214c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(TL2_Car_Pin);
 80019a8:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80019ac:	f000 fbce 	bl	800214c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(TL3_Car_Pin);
 80019b0:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 80019b4:	f000 fbca 	bl	800214c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(PL1_Switch_Pin);
 80019b8:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 80019bc:	f000 fbc6 	bl	800214c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80019c0:	bf00      	nop
 80019c2:	bd80      	pop	{r7, pc}

080019c4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80019c4:	b480      	push	{r7}
 80019c6:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80019c8:	4b06      	ldr	r3, [pc, #24]	@ (80019e4 <SystemInit+0x20>)
 80019ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80019ce:	4a05      	ldr	r2, [pc, #20]	@ (80019e4 <SystemInit+0x20>)
 80019d0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80019d4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80019d8:	bf00      	nop
 80019da:	46bd      	mov	sp, r7
 80019dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e0:	4770      	bx	lr
 80019e2:	bf00      	nop
 80019e4:	e000ed00 	.word	0xe000ed00

080019e8 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80019ec:	4b14      	ldr	r3, [pc, #80]	@ (8001a40 <MX_USART2_UART_Init+0x58>)
 80019ee:	4a15      	ldr	r2, [pc, #84]	@ (8001a44 <MX_USART2_UART_Init+0x5c>)
 80019f0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80019f2:	4b13      	ldr	r3, [pc, #76]	@ (8001a40 <MX_USART2_UART_Init+0x58>)
 80019f4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80019f8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80019fa:	4b11      	ldr	r3, [pc, #68]	@ (8001a40 <MX_USART2_UART_Init+0x58>)
 80019fc:	2200      	movs	r2, #0
 80019fe:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001a00:	4b0f      	ldr	r3, [pc, #60]	@ (8001a40 <MX_USART2_UART_Init+0x58>)
 8001a02:	2200      	movs	r2, #0
 8001a04:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001a06:	4b0e      	ldr	r3, [pc, #56]	@ (8001a40 <MX_USART2_UART_Init+0x58>)
 8001a08:	2200      	movs	r2, #0
 8001a0a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001a0c:	4b0c      	ldr	r3, [pc, #48]	@ (8001a40 <MX_USART2_UART_Init+0x58>)
 8001a0e:	220c      	movs	r2, #12
 8001a10:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a12:	4b0b      	ldr	r3, [pc, #44]	@ (8001a40 <MX_USART2_UART_Init+0x58>)
 8001a14:	2200      	movs	r2, #0
 8001a16:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a18:	4b09      	ldr	r3, [pc, #36]	@ (8001a40 <MX_USART2_UART_Init+0x58>)
 8001a1a:	2200      	movs	r2, #0
 8001a1c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001a1e:	4b08      	ldr	r3, [pc, #32]	@ (8001a40 <MX_USART2_UART_Init+0x58>)
 8001a20:	2200      	movs	r2, #0
 8001a22:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001a24:	4b06      	ldr	r3, [pc, #24]	@ (8001a40 <MX_USART2_UART_Init+0x58>)
 8001a26:	2200      	movs	r2, #0
 8001a28:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001a2a:	4805      	ldr	r0, [pc, #20]	@ (8001a40 <MX_USART2_UART_Init+0x58>)
 8001a2c:	f002 fd36 	bl	800449c <HAL_UART_Init>
 8001a30:	4603      	mov	r3, r0
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d001      	beq.n	8001a3a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001a36:	f7ff fdff 	bl	8001638 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001a3a:	bf00      	nop
 8001a3c:	bd80      	pop	{r7, pc}
 8001a3e:	bf00      	nop
 8001a40:	2000018c 	.word	0x2000018c
 8001a44:	40004400 	.word	0x40004400

08001a48 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	b0ac      	sub	sp, #176	@ 0xb0
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a50:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001a54:	2200      	movs	r2, #0
 8001a56:	601a      	str	r2, [r3, #0]
 8001a58:	605a      	str	r2, [r3, #4]
 8001a5a:	609a      	str	r2, [r3, #8]
 8001a5c:	60da      	str	r2, [r3, #12]
 8001a5e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001a60:	f107 0314 	add.w	r3, r7, #20
 8001a64:	2288      	movs	r2, #136	@ 0x88
 8001a66:	2100      	movs	r1, #0
 8001a68:	4618      	mov	r0, r3
 8001a6a:	f007 fb05 	bl	8009078 <memset>
  if(uartHandle->Instance==USART2)
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	4a21      	ldr	r2, [pc, #132]	@ (8001af8 <HAL_UART_MspInit+0xb0>)
 8001a74:	4293      	cmp	r3, r2
 8001a76:	d13b      	bne.n	8001af0 <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001a78:	2302      	movs	r3, #2
 8001a7a:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001a7c:	2300      	movs	r3, #0
 8001a7e:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001a80:	f107 0314 	add.w	r3, r7, #20
 8001a84:	4618      	mov	r0, r3
 8001a86:	f001 fa0f 	bl	8002ea8 <HAL_RCCEx_PeriphCLKConfig>
 8001a8a:	4603      	mov	r3, r0
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d001      	beq.n	8001a94 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001a90:	f7ff fdd2 	bl	8001638 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001a94:	4b19      	ldr	r3, [pc, #100]	@ (8001afc <HAL_UART_MspInit+0xb4>)
 8001a96:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a98:	4a18      	ldr	r2, [pc, #96]	@ (8001afc <HAL_UART_MspInit+0xb4>)
 8001a9a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001a9e:	6593      	str	r3, [r2, #88]	@ 0x58
 8001aa0:	4b16      	ldr	r3, [pc, #88]	@ (8001afc <HAL_UART_MspInit+0xb4>)
 8001aa2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001aa4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001aa8:	613b      	str	r3, [r7, #16]
 8001aaa:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001aac:	4b13      	ldr	r3, [pc, #76]	@ (8001afc <HAL_UART_MspInit+0xb4>)
 8001aae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ab0:	4a12      	ldr	r2, [pc, #72]	@ (8001afc <HAL_UART_MspInit+0xb4>)
 8001ab2:	f043 0301 	orr.w	r3, r3, #1
 8001ab6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ab8:	4b10      	ldr	r3, [pc, #64]	@ (8001afc <HAL_UART_MspInit+0xb4>)
 8001aba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001abc:	f003 0301 	and.w	r3, r3, #1
 8001ac0:	60fb      	str	r3, [r7, #12]
 8001ac2:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001ac4:	230c      	movs	r3, #12
 8001ac6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001aca:	2302      	movs	r3, #2
 8001acc:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ad6:	2303      	movs	r3, #3
 8001ad8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001adc:	2307      	movs	r3, #7
 8001ade:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ae2:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001ae6:	4619      	mov	r1, r3
 8001ae8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001aec:	f000 f954 	bl	8001d98 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001af0:	bf00      	nop
 8001af2:	37b0      	adds	r7, #176	@ 0xb0
 8001af4:	46bd      	mov	sp, r7
 8001af6:	bd80      	pop	{r7, pc}
 8001af8:	40004400 	.word	0x40004400
 8001afc:	40021000 	.word	0x40021000

08001b00 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001b00:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001b38 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001b04:	f7ff ff5e 	bl	80019c4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001b08:	480c      	ldr	r0, [pc, #48]	@ (8001b3c <LoopForever+0x6>)
  ldr r1, =_edata
 8001b0a:	490d      	ldr	r1, [pc, #52]	@ (8001b40 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001b0c:	4a0d      	ldr	r2, [pc, #52]	@ (8001b44 <LoopForever+0xe>)
  movs r3, #0
 8001b0e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001b10:	e002      	b.n	8001b18 <LoopCopyDataInit>

08001b12 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b12:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b14:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b16:	3304      	adds	r3, #4

08001b18 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b18:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b1a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001b1c:	d3f9      	bcc.n	8001b12 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001b1e:	4a0a      	ldr	r2, [pc, #40]	@ (8001b48 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001b20:	4c0a      	ldr	r4, [pc, #40]	@ (8001b4c <LoopForever+0x16>)
  movs r3, #0
 8001b22:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b24:	e001      	b.n	8001b2a <LoopFillZerobss>

08001b26 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b26:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b28:	3204      	adds	r2, #4

08001b2a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b2a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b2c:	d3fb      	bcc.n	8001b26 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001b2e:	f007 fb09 	bl	8009144 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001b32:	f7ff fd05 	bl	8001540 <main>

08001b36 <LoopForever>:

LoopForever:
    b LoopForever
 8001b36:	e7fe      	b.n	8001b36 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001b38:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001b3c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001b40:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 8001b44:	080094b0 	.word	0x080094b0
  ldr r2, =_sbss
 8001b48:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8001b4c:	200028b0 	.word	0x200028b0

08001b50 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001b50:	e7fe      	b.n	8001b50 <ADC1_2_IRQHandler>
	...

08001b54 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	b082      	sub	sp, #8
 8001b58:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001b5e:	4b0c      	ldr	r3, [pc, #48]	@ (8001b90 <HAL_Init+0x3c>)
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	4a0b      	ldr	r2, [pc, #44]	@ (8001b90 <HAL_Init+0x3c>)
 8001b64:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001b68:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b6a:	2003      	movs	r0, #3
 8001b6c:	f000 f8df 	bl	8001d2e <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001b70:	200f      	movs	r0, #15
 8001b72:	f7ff fe71 	bl	8001858 <HAL_InitTick>
 8001b76:	4603      	mov	r3, r0
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d002      	beq.n	8001b82 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001b7c:	2301      	movs	r3, #1
 8001b7e:	71fb      	strb	r3, [r7, #7]
 8001b80:	e001      	b.n	8001b86 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001b82:	f7ff fe41 	bl	8001808 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001b86:	79fb      	ldrb	r3, [r7, #7]
}
 8001b88:	4618      	mov	r0, r3
 8001b8a:	3708      	adds	r7, #8
 8001b8c:	46bd      	mov	sp, r7
 8001b8e:	bd80      	pop	{r7, pc}
 8001b90:	40022000 	.word	0x40022000

08001b94 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b94:	b480      	push	{r7}
 8001b96:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001b98:	4b06      	ldr	r3, [pc, #24]	@ (8001bb4 <HAL_IncTick+0x20>)
 8001b9a:	781b      	ldrb	r3, [r3, #0]
 8001b9c:	461a      	mov	r2, r3
 8001b9e:	4b06      	ldr	r3, [pc, #24]	@ (8001bb8 <HAL_IncTick+0x24>)
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	4413      	add	r3, r2
 8001ba4:	4a04      	ldr	r2, [pc, #16]	@ (8001bb8 <HAL_IncTick+0x24>)
 8001ba6:	6013      	str	r3, [r2, #0]
}
 8001ba8:	bf00      	nop
 8001baa:	46bd      	mov	sp, r7
 8001bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb0:	4770      	bx	lr
 8001bb2:	bf00      	nop
 8001bb4:	20000020 	.word	0x20000020
 8001bb8:	20000214 	.word	0x20000214

08001bbc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001bbc:	b480      	push	{r7}
 8001bbe:	af00      	add	r7, sp, #0
  return uwTick;
 8001bc0:	4b03      	ldr	r3, [pc, #12]	@ (8001bd0 <HAL_GetTick+0x14>)
 8001bc2:	681b      	ldr	r3, [r3, #0]
}
 8001bc4:	4618      	mov	r0, r3
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bcc:	4770      	bx	lr
 8001bce:	bf00      	nop
 8001bd0:	20000214 	.word	0x20000214

08001bd4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001bd4:	b480      	push	{r7}
 8001bd6:	b085      	sub	sp, #20
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	f003 0307 	and.w	r3, r3, #7
 8001be2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001be4:	4b0c      	ldr	r3, [pc, #48]	@ (8001c18 <__NVIC_SetPriorityGrouping+0x44>)
 8001be6:	68db      	ldr	r3, [r3, #12]
 8001be8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001bea:	68ba      	ldr	r2, [r7, #8]
 8001bec:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001bf0:	4013      	ands	r3, r2
 8001bf2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001bf4:	68fb      	ldr	r3, [r7, #12]
 8001bf6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001bf8:	68bb      	ldr	r3, [r7, #8]
 8001bfa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001bfc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001c00:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001c04:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001c06:	4a04      	ldr	r2, [pc, #16]	@ (8001c18 <__NVIC_SetPriorityGrouping+0x44>)
 8001c08:	68bb      	ldr	r3, [r7, #8]
 8001c0a:	60d3      	str	r3, [r2, #12]
}
 8001c0c:	bf00      	nop
 8001c0e:	3714      	adds	r7, #20
 8001c10:	46bd      	mov	sp, r7
 8001c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c16:	4770      	bx	lr
 8001c18:	e000ed00 	.word	0xe000ed00

08001c1c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001c1c:	b480      	push	{r7}
 8001c1e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001c20:	4b04      	ldr	r3, [pc, #16]	@ (8001c34 <__NVIC_GetPriorityGrouping+0x18>)
 8001c22:	68db      	ldr	r3, [r3, #12]
 8001c24:	0a1b      	lsrs	r3, r3, #8
 8001c26:	f003 0307 	and.w	r3, r3, #7
}
 8001c2a:	4618      	mov	r0, r3
 8001c2c:	46bd      	mov	sp, r7
 8001c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c32:	4770      	bx	lr
 8001c34:	e000ed00 	.word	0xe000ed00

08001c38 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c38:	b480      	push	{r7}
 8001c3a:	b083      	sub	sp, #12
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	4603      	mov	r3, r0
 8001c40:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	db0b      	blt.n	8001c62 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001c4a:	79fb      	ldrb	r3, [r7, #7]
 8001c4c:	f003 021f 	and.w	r2, r3, #31
 8001c50:	4907      	ldr	r1, [pc, #28]	@ (8001c70 <__NVIC_EnableIRQ+0x38>)
 8001c52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c56:	095b      	lsrs	r3, r3, #5
 8001c58:	2001      	movs	r0, #1
 8001c5a:	fa00 f202 	lsl.w	r2, r0, r2
 8001c5e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001c62:	bf00      	nop
 8001c64:	370c      	adds	r7, #12
 8001c66:	46bd      	mov	sp, r7
 8001c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6c:	4770      	bx	lr
 8001c6e:	bf00      	nop
 8001c70:	e000e100 	.word	0xe000e100

08001c74 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001c74:	b480      	push	{r7}
 8001c76:	b083      	sub	sp, #12
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	4603      	mov	r3, r0
 8001c7c:	6039      	str	r1, [r7, #0]
 8001c7e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c80:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	db0a      	blt.n	8001c9e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c88:	683b      	ldr	r3, [r7, #0]
 8001c8a:	b2da      	uxtb	r2, r3
 8001c8c:	490c      	ldr	r1, [pc, #48]	@ (8001cc0 <__NVIC_SetPriority+0x4c>)
 8001c8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c92:	0112      	lsls	r2, r2, #4
 8001c94:	b2d2      	uxtb	r2, r2
 8001c96:	440b      	add	r3, r1
 8001c98:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001c9c:	e00a      	b.n	8001cb4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c9e:	683b      	ldr	r3, [r7, #0]
 8001ca0:	b2da      	uxtb	r2, r3
 8001ca2:	4908      	ldr	r1, [pc, #32]	@ (8001cc4 <__NVIC_SetPriority+0x50>)
 8001ca4:	79fb      	ldrb	r3, [r7, #7]
 8001ca6:	f003 030f 	and.w	r3, r3, #15
 8001caa:	3b04      	subs	r3, #4
 8001cac:	0112      	lsls	r2, r2, #4
 8001cae:	b2d2      	uxtb	r2, r2
 8001cb0:	440b      	add	r3, r1
 8001cb2:	761a      	strb	r2, [r3, #24]
}
 8001cb4:	bf00      	nop
 8001cb6:	370c      	adds	r7, #12
 8001cb8:	46bd      	mov	sp, r7
 8001cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cbe:	4770      	bx	lr
 8001cc0:	e000e100 	.word	0xe000e100
 8001cc4:	e000ed00 	.word	0xe000ed00

08001cc8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001cc8:	b480      	push	{r7}
 8001cca:	b089      	sub	sp, #36	@ 0x24
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	60f8      	str	r0, [r7, #12]
 8001cd0:	60b9      	str	r1, [r7, #8]
 8001cd2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	f003 0307 	and.w	r3, r3, #7
 8001cda:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001cdc:	69fb      	ldr	r3, [r7, #28]
 8001cde:	f1c3 0307 	rsb	r3, r3, #7
 8001ce2:	2b04      	cmp	r3, #4
 8001ce4:	bf28      	it	cs
 8001ce6:	2304      	movcs	r3, #4
 8001ce8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001cea:	69fb      	ldr	r3, [r7, #28]
 8001cec:	3304      	adds	r3, #4
 8001cee:	2b06      	cmp	r3, #6
 8001cf0:	d902      	bls.n	8001cf8 <NVIC_EncodePriority+0x30>
 8001cf2:	69fb      	ldr	r3, [r7, #28]
 8001cf4:	3b03      	subs	r3, #3
 8001cf6:	e000      	b.n	8001cfa <NVIC_EncodePriority+0x32>
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001cfc:	f04f 32ff 	mov.w	r2, #4294967295
 8001d00:	69bb      	ldr	r3, [r7, #24]
 8001d02:	fa02 f303 	lsl.w	r3, r2, r3
 8001d06:	43da      	mvns	r2, r3
 8001d08:	68bb      	ldr	r3, [r7, #8]
 8001d0a:	401a      	ands	r2, r3
 8001d0c:	697b      	ldr	r3, [r7, #20]
 8001d0e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001d10:	f04f 31ff 	mov.w	r1, #4294967295
 8001d14:	697b      	ldr	r3, [r7, #20]
 8001d16:	fa01 f303 	lsl.w	r3, r1, r3
 8001d1a:	43d9      	mvns	r1, r3
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d20:	4313      	orrs	r3, r2
         );
}
 8001d22:	4618      	mov	r0, r3
 8001d24:	3724      	adds	r7, #36	@ 0x24
 8001d26:	46bd      	mov	sp, r7
 8001d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2c:	4770      	bx	lr

08001d2e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d2e:	b580      	push	{r7, lr}
 8001d30:	b082      	sub	sp, #8
 8001d32:	af00      	add	r7, sp, #0
 8001d34:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001d36:	6878      	ldr	r0, [r7, #4]
 8001d38:	f7ff ff4c 	bl	8001bd4 <__NVIC_SetPriorityGrouping>
}
 8001d3c:	bf00      	nop
 8001d3e:	3708      	adds	r7, #8
 8001d40:	46bd      	mov	sp, r7
 8001d42:	bd80      	pop	{r7, pc}

08001d44 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	b086      	sub	sp, #24
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	4603      	mov	r3, r0
 8001d4c:	60b9      	str	r1, [r7, #8]
 8001d4e:	607a      	str	r2, [r7, #4]
 8001d50:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001d52:	2300      	movs	r3, #0
 8001d54:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001d56:	f7ff ff61 	bl	8001c1c <__NVIC_GetPriorityGrouping>
 8001d5a:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001d5c:	687a      	ldr	r2, [r7, #4]
 8001d5e:	68b9      	ldr	r1, [r7, #8]
 8001d60:	6978      	ldr	r0, [r7, #20]
 8001d62:	f7ff ffb1 	bl	8001cc8 <NVIC_EncodePriority>
 8001d66:	4602      	mov	r2, r0
 8001d68:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001d6c:	4611      	mov	r1, r2
 8001d6e:	4618      	mov	r0, r3
 8001d70:	f7ff ff80 	bl	8001c74 <__NVIC_SetPriority>
}
 8001d74:	bf00      	nop
 8001d76:	3718      	adds	r7, #24
 8001d78:	46bd      	mov	sp, r7
 8001d7a:	bd80      	pop	{r7, pc}

08001d7c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	b082      	sub	sp, #8
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	4603      	mov	r3, r0
 8001d84:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001d86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d8a:	4618      	mov	r0, r3
 8001d8c:	f7ff ff54 	bl	8001c38 <__NVIC_EnableIRQ>
}
 8001d90:	bf00      	nop
 8001d92:	3708      	adds	r7, #8
 8001d94:	46bd      	mov	sp, r7
 8001d96:	bd80      	pop	{r7, pc}

08001d98 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001d98:	b480      	push	{r7}
 8001d9a:	b087      	sub	sp, #28
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	6078      	str	r0, [r7, #4]
 8001da0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001da2:	2300      	movs	r3, #0
 8001da4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001da6:	e17f      	b.n	80020a8 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001da8:	683b      	ldr	r3, [r7, #0]
 8001daa:	681a      	ldr	r2, [r3, #0]
 8001dac:	2101      	movs	r1, #1
 8001dae:	697b      	ldr	r3, [r7, #20]
 8001db0:	fa01 f303 	lsl.w	r3, r1, r3
 8001db4:	4013      	ands	r3, r2
 8001db6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001db8:	68fb      	ldr	r3, [r7, #12]
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	f000 8171 	beq.w	80020a2 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001dc0:	683b      	ldr	r3, [r7, #0]
 8001dc2:	685b      	ldr	r3, [r3, #4]
 8001dc4:	f003 0303 	and.w	r3, r3, #3
 8001dc8:	2b01      	cmp	r3, #1
 8001dca:	d005      	beq.n	8001dd8 <HAL_GPIO_Init+0x40>
 8001dcc:	683b      	ldr	r3, [r7, #0]
 8001dce:	685b      	ldr	r3, [r3, #4]
 8001dd0:	f003 0303 	and.w	r3, r3, #3
 8001dd4:	2b02      	cmp	r3, #2
 8001dd6:	d130      	bne.n	8001e3a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	689b      	ldr	r3, [r3, #8]
 8001ddc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001dde:	697b      	ldr	r3, [r7, #20]
 8001de0:	005b      	lsls	r3, r3, #1
 8001de2:	2203      	movs	r2, #3
 8001de4:	fa02 f303 	lsl.w	r3, r2, r3
 8001de8:	43db      	mvns	r3, r3
 8001dea:	693a      	ldr	r2, [r7, #16]
 8001dec:	4013      	ands	r3, r2
 8001dee:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001df0:	683b      	ldr	r3, [r7, #0]
 8001df2:	68da      	ldr	r2, [r3, #12]
 8001df4:	697b      	ldr	r3, [r7, #20]
 8001df6:	005b      	lsls	r3, r3, #1
 8001df8:	fa02 f303 	lsl.w	r3, r2, r3
 8001dfc:	693a      	ldr	r2, [r7, #16]
 8001dfe:	4313      	orrs	r3, r2
 8001e00:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	693a      	ldr	r2, [r7, #16]
 8001e06:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	685b      	ldr	r3, [r3, #4]
 8001e0c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001e0e:	2201      	movs	r2, #1
 8001e10:	697b      	ldr	r3, [r7, #20]
 8001e12:	fa02 f303 	lsl.w	r3, r2, r3
 8001e16:	43db      	mvns	r3, r3
 8001e18:	693a      	ldr	r2, [r7, #16]
 8001e1a:	4013      	ands	r3, r2
 8001e1c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001e1e:	683b      	ldr	r3, [r7, #0]
 8001e20:	685b      	ldr	r3, [r3, #4]
 8001e22:	091b      	lsrs	r3, r3, #4
 8001e24:	f003 0201 	and.w	r2, r3, #1
 8001e28:	697b      	ldr	r3, [r7, #20]
 8001e2a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e2e:	693a      	ldr	r2, [r7, #16]
 8001e30:	4313      	orrs	r3, r2
 8001e32:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	693a      	ldr	r2, [r7, #16]
 8001e38:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001e3a:	683b      	ldr	r3, [r7, #0]
 8001e3c:	685b      	ldr	r3, [r3, #4]
 8001e3e:	f003 0303 	and.w	r3, r3, #3
 8001e42:	2b03      	cmp	r3, #3
 8001e44:	d118      	bne.n	8001e78 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e4a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001e4c:	2201      	movs	r2, #1
 8001e4e:	697b      	ldr	r3, [r7, #20]
 8001e50:	fa02 f303 	lsl.w	r3, r2, r3
 8001e54:	43db      	mvns	r3, r3
 8001e56:	693a      	ldr	r2, [r7, #16]
 8001e58:	4013      	ands	r3, r2
 8001e5a:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8001e5c:	683b      	ldr	r3, [r7, #0]
 8001e5e:	685b      	ldr	r3, [r3, #4]
 8001e60:	08db      	lsrs	r3, r3, #3
 8001e62:	f003 0201 	and.w	r2, r3, #1
 8001e66:	697b      	ldr	r3, [r7, #20]
 8001e68:	fa02 f303 	lsl.w	r3, r2, r3
 8001e6c:	693a      	ldr	r2, [r7, #16]
 8001e6e:	4313      	orrs	r3, r2
 8001e70:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	693a      	ldr	r2, [r7, #16]
 8001e76:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001e78:	683b      	ldr	r3, [r7, #0]
 8001e7a:	685b      	ldr	r3, [r3, #4]
 8001e7c:	f003 0303 	and.w	r3, r3, #3
 8001e80:	2b03      	cmp	r3, #3
 8001e82:	d017      	beq.n	8001eb4 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	68db      	ldr	r3, [r3, #12]
 8001e88:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001e8a:	697b      	ldr	r3, [r7, #20]
 8001e8c:	005b      	lsls	r3, r3, #1
 8001e8e:	2203      	movs	r2, #3
 8001e90:	fa02 f303 	lsl.w	r3, r2, r3
 8001e94:	43db      	mvns	r3, r3
 8001e96:	693a      	ldr	r2, [r7, #16]
 8001e98:	4013      	ands	r3, r2
 8001e9a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001e9c:	683b      	ldr	r3, [r7, #0]
 8001e9e:	689a      	ldr	r2, [r3, #8]
 8001ea0:	697b      	ldr	r3, [r7, #20]
 8001ea2:	005b      	lsls	r3, r3, #1
 8001ea4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ea8:	693a      	ldr	r2, [r7, #16]
 8001eaa:	4313      	orrs	r3, r2
 8001eac:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	693a      	ldr	r2, [r7, #16]
 8001eb2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001eb4:	683b      	ldr	r3, [r7, #0]
 8001eb6:	685b      	ldr	r3, [r3, #4]
 8001eb8:	f003 0303 	and.w	r3, r3, #3
 8001ebc:	2b02      	cmp	r3, #2
 8001ebe:	d123      	bne.n	8001f08 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001ec0:	697b      	ldr	r3, [r7, #20]
 8001ec2:	08da      	lsrs	r2, r3, #3
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	3208      	adds	r2, #8
 8001ec8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001ecc:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFul << ((position & 0x07u) * 4u));
 8001ece:	697b      	ldr	r3, [r7, #20]
 8001ed0:	f003 0307 	and.w	r3, r3, #7
 8001ed4:	009b      	lsls	r3, r3, #2
 8001ed6:	220f      	movs	r2, #15
 8001ed8:	fa02 f303 	lsl.w	r3, r2, r3
 8001edc:	43db      	mvns	r3, r3
 8001ede:	693a      	ldr	r2, [r7, #16]
 8001ee0:	4013      	ands	r3, r2
 8001ee2:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001ee4:	683b      	ldr	r3, [r7, #0]
 8001ee6:	691a      	ldr	r2, [r3, #16]
 8001ee8:	697b      	ldr	r3, [r7, #20]
 8001eea:	f003 0307 	and.w	r3, r3, #7
 8001eee:	009b      	lsls	r3, r3, #2
 8001ef0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ef4:	693a      	ldr	r2, [r7, #16]
 8001ef6:	4313      	orrs	r3, r2
 8001ef8:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001efa:	697b      	ldr	r3, [r7, #20]
 8001efc:	08da      	lsrs	r2, r3, #3
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	3208      	adds	r2, #8
 8001f02:	6939      	ldr	r1, [r7, #16]
 8001f04:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001f0e:	697b      	ldr	r3, [r7, #20]
 8001f10:	005b      	lsls	r3, r3, #1
 8001f12:	2203      	movs	r2, #3
 8001f14:	fa02 f303 	lsl.w	r3, r2, r3
 8001f18:	43db      	mvns	r3, r3
 8001f1a:	693a      	ldr	r2, [r7, #16]
 8001f1c:	4013      	ands	r3, r2
 8001f1e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001f20:	683b      	ldr	r3, [r7, #0]
 8001f22:	685b      	ldr	r3, [r3, #4]
 8001f24:	f003 0203 	and.w	r2, r3, #3
 8001f28:	697b      	ldr	r3, [r7, #20]
 8001f2a:	005b      	lsls	r3, r3, #1
 8001f2c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f30:	693a      	ldr	r2, [r7, #16]
 8001f32:	4313      	orrs	r3, r2
 8001f34:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	693a      	ldr	r2, [r7, #16]
 8001f3a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001f3c:	683b      	ldr	r3, [r7, #0]
 8001f3e:	685b      	ldr	r3, [r3, #4]
 8001f40:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	f000 80ac 	beq.w	80020a2 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f4a:	4b5f      	ldr	r3, [pc, #380]	@ (80020c8 <HAL_GPIO_Init+0x330>)
 8001f4c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f4e:	4a5e      	ldr	r2, [pc, #376]	@ (80020c8 <HAL_GPIO_Init+0x330>)
 8001f50:	f043 0301 	orr.w	r3, r3, #1
 8001f54:	6613      	str	r3, [r2, #96]	@ 0x60
 8001f56:	4b5c      	ldr	r3, [pc, #368]	@ (80020c8 <HAL_GPIO_Init+0x330>)
 8001f58:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f5a:	f003 0301 	and.w	r3, r3, #1
 8001f5e:	60bb      	str	r3, [r7, #8]
 8001f60:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001f62:	4a5a      	ldr	r2, [pc, #360]	@ (80020cc <HAL_GPIO_Init+0x334>)
 8001f64:	697b      	ldr	r3, [r7, #20]
 8001f66:	089b      	lsrs	r3, r3, #2
 8001f68:	3302      	adds	r3, #2
 8001f6a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f6e:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001f70:	697b      	ldr	r3, [r7, #20]
 8001f72:	f003 0303 	and.w	r3, r3, #3
 8001f76:	009b      	lsls	r3, r3, #2
 8001f78:	220f      	movs	r2, #15
 8001f7a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f7e:	43db      	mvns	r3, r3
 8001f80:	693a      	ldr	r2, [r7, #16]
 8001f82:	4013      	ands	r3, r2
 8001f84:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001f8c:	d025      	beq.n	8001fda <HAL_GPIO_Init+0x242>
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	4a4f      	ldr	r2, [pc, #316]	@ (80020d0 <HAL_GPIO_Init+0x338>)
 8001f92:	4293      	cmp	r3, r2
 8001f94:	d01f      	beq.n	8001fd6 <HAL_GPIO_Init+0x23e>
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	4a4e      	ldr	r2, [pc, #312]	@ (80020d4 <HAL_GPIO_Init+0x33c>)
 8001f9a:	4293      	cmp	r3, r2
 8001f9c:	d019      	beq.n	8001fd2 <HAL_GPIO_Init+0x23a>
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	4a4d      	ldr	r2, [pc, #308]	@ (80020d8 <HAL_GPIO_Init+0x340>)
 8001fa2:	4293      	cmp	r3, r2
 8001fa4:	d013      	beq.n	8001fce <HAL_GPIO_Init+0x236>
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	4a4c      	ldr	r2, [pc, #304]	@ (80020dc <HAL_GPIO_Init+0x344>)
 8001faa:	4293      	cmp	r3, r2
 8001fac:	d00d      	beq.n	8001fca <HAL_GPIO_Init+0x232>
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	4a4b      	ldr	r2, [pc, #300]	@ (80020e0 <HAL_GPIO_Init+0x348>)
 8001fb2:	4293      	cmp	r3, r2
 8001fb4:	d007      	beq.n	8001fc6 <HAL_GPIO_Init+0x22e>
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	4a4a      	ldr	r2, [pc, #296]	@ (80020e4 <HAL_GPIO_Init+0x34c>)
 8001fba:	4293      	cmp	r3, r2
 8001fbc:	d101      	bne.n	8001fc2 <HAL_GPIO_Init+0x22a>
 8001fbe:	2306      	movs	r3, #6
 8001fc0:	e00c      	b.n	8001fdc <HAL_GPIO_Init+0x244>
 8001fc2:	2307      	movs	r3, #7
 8001fc4:	e00a      	b.n	8001fdc <HAL_GPIO_Init+0x244>
 8001fc6:	2305      	movs	r3, #5
 8001fc8:	e008      	b.n	8001fdc <HAL_GPIO_Init+0x244>
 8001fca:	2304      	movs	r3, #4
 8001fcc:	e006      	b.n	8001fdc <HAL_GPIO_Init+0x244>
 8001fce:	2303      	movs	r3, #3
 8001fd0:	e004      	b.n	8001fdc <HAL_GPIO_Init+0x244>
 8001fd2:	2302      	movs	r3, #2
 8001fd4:	e002      	b.n	8001fdc <HAL_GPIO_Init+0x244>
 8001fd6:	2301      	movs	r3, #1
 8001fd8:	e000      	b.n	8001fdc <HAL_GPIO_Init+0x244>
 8001fda:	2300      	movs	r3, #0
 8001fdc:	697a      	ldr	r2, [r7, #20]
 8001fde:	f002 0203 	and.w	r2, r2, #3
 8001fe2:	0092      	lsls	r2, r2, #2
 8001fe4:	4093      	lsls	r3, r2
 8001fe6:	693a      	ldr	r2, [r7, #16]
 8001fe8:	4313      	orrs	r3, r2
 8001fea:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001fec:	4937      	ldr	r1, [pc, #220]	@ (80020cc <HAL_GPIO_Init+0x334>)
 8001fee:	697b      	ldr	r3, [r7, #20]
 8001ff0:	089b      	lsrs	r3, r3, #2
 8001ff2:	3302      	adds	r3, #2
 8001ff4:	693a      	ldr	r2, [r7, #16]
 8001ff6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001ffa:	4b3b      	ldr	r3, [pc, #236]	@ (80020e8 <HAL_GPIO_Init+0x350>)
 8001ffc:	689b      	ldr	r3, [r3, #8]
 8001ffe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	43db      	mvns	r3, r3
 8002004:	693a      	ldr	r2, [r7, #16]
 8002006:	4013      	ands	r3, r2
 8002008:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800200a:	683b      	ldr	r3, [r7, #0]
 800200c:	685b      	ldr	r3, [r3, #4]
 800200e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002012:	2b00      	cmp	r3, #0
 8002014:	d003      	beq.n	800201e <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8002016:	693a      	ldr	r2, [r7, #16]
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	4313      	orrs	r3, r2
 800201c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800201e:	4a32      	ldr	r2, [pc, #200]	@ (80020e8 <HAL_GPIO_Init+0x350>)
 8002020:	693b      	ldr	r3, [r7, #16]
 8002022:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002024:	4b30      	ldr	r3, [pc, #192]	@ (80020e8 <HAL_GPIO_Init+0x350>)
 8002026:	68db      	ldr	r3, [r3, #12]
 8002028:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800202a:	68fb      	ldr	r3, [r7, #12]
 800202c:	43db      	mvns	r3, r3
 800202e:	693a      	ldr	r2, [r7, #16]
 8002030:	4013      	ands	r3, r2
 8002032:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002034:	683b      	ldr	r3, [r7, #0]
 8002036:	685b      	ldr	r3, [r3, #4]
 8002038:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800203c:	2b00      	cmp	r3, #0
 800203e:	d003      	beq.n	8002048 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002040:	693a      	ldr	r2, [r7, #16]
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	4313      	orrs	r3, r2
 8002046:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002048:	4a27      	ldr	r2, [pc, #156]	@ (80020e8 <HAL_GPIO_Init+0x350>)
 800204a:	693b      	ldr	r3, [r7, #16]
 800204c:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800204e:	4b26      	ldr	r3, [pc, #152]	@ (80020e8 <HAL_GPIO_Init+0x350>)
 8002050:	685b      	ldr	r3, [r3, #4]
 8002052:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	43db      	mvns	r3, r3
 8002058:	693a      	ldr	r2, [r7, #16]
 800205a:	4013      	ands	r3, r2
 800205c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800205e:	683b      	ldr	r3, [r7, #0]
 8002060:	685b      	ldr	r3, [r3, #4]
 8002062:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002066:	2b00      	cmp	r3, #0
 8002068:	d003      	beq.n	8002072 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800206a:	693a      	ldr	r2, [r7, #16]
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	4313      	orrs	r3, r2
 8002070:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002072:	4a1d      	ldr	r2, [pc, #116]	@ (80020e8 <HAL_GPIO_Init+0x350>)
 8002074:	693b      	ldr	r3, [r7, #16]
 8002076:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002078:	4b1b      	ldr	r3, [pc, #108]	@ (80020e8 <HAL_GPIO_Init+0x350>)
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	43db      	mvns	r3, r3
 8002082:	693a      	ldr	r2, [r7, #16]
 8002084:	4013      	ands	r3, r2
 8002086:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002088:	683b      	ldr	r3, [r7, #0]
 800208a:	685b      	ldr	r3, [r3, #4]
 800208c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002090:	2b00      	cmp	r3, #0
 8002092:	d003      	beq.n	800209c <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002094:	693a      	ldr	r2, [r7, #16]
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	4313      	orrs	r3, r2
 800209a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800209c:	4a12      	ldr	r2, [pc, #72]	@ (80020e8 <HAL_GPIO_Init+0x350>)
 800209e:	693b      	ldr	r3, [r7, #16]
 80020a0:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80020a2:	697b      	ldr	r3, [r7, #20]
 80020a4:	3301      	adds	r3, #1
 80020a6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80020a8:	683b      	ldr	r3, [r7, #0]
 80020aa:	681a      	ldr	r2, [r3, #0]
 80020ac:	697b      	ldr	r3, [r7, #20]
 80020ae:	fa22 f303 	lsr.w	r3, r2, r3
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	f47f ae78 	bne.w	8001da8 <HAL_GPIO_Init+0x10>
  }
}
 80020b8:	bf00      	nop
 80020ba:	bf00      	nop
 80020bc:	371c      	adds	r7, #28
 80020be:	46bd      	mov	sp, r7
 80020c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c4:	4770      	bx	lr
 80020c6:	bf00      	nop
 80020c8:	40021000 	.word	0x40021000
 80020cc:	40010000 	.word	0x40010000
 80020d0:	48000400 	.word	0x48000400
 80020d4:	48000800 	.word	0x48000800
 80020d8:	48000c00 	.word	0x48000c00
 80020dc:	48001000 	.word	0x48001000
 80020e0:	48001400 	.word	0x48001400
 80020e4:	48001800 	.word	0x48001800
 80020e8:	40010400 	.word	0x40010400

080020ec <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80020ec:	b480      	push	{r7}
 80020ee:	b085      	sub	sp, #20
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	6078      	str	r0, [r7, #4]
 80020f4:	460b      	mov	r3, r1
 80020f6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	691a      	ldr	r2, [r3, #16]
 80020fc:	887b      	ldrh	r3, [r7, #2]
 80020fe:	4013      	ands	r3, r2
 8002100:	2b00      	cmp	r3, #0
 8002102:	d002      	beq.n	800210a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002104:	2301      	movs	r3, #1
 8002106:	73fb      	strb	r3, [r7, #15]
 8002108:	e001      	b.n	800210e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800210a:	2300      	movs	r3, #0
 800210c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800210e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002110:	4618      	mov	r0, r3
 8002112:	3714      	adds	r7, #20
 8002114:	46bd      	mov	sp, r7
 8002116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211a:	4770      	bx	lr

0800211c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800211c:	b480      	push	{r7}
 800211e:	b083      	sub	sp, #12
 8002120:	af00      	add	r7, sp, #0
 8002122:	6078      	str	r0, [r7, #4]
 8002124:	460b      	mov	r3, r1
 8002126:	807b      	strh	r3, [r7, #2]
 8002128:	4613      	mov	r3, r2
 800212a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800212c:	787b      	ldrb	r3, [r7, #1]
 800212e:	2b00      	cmp	r3, #0
 8002130:	d003      	beq.n	800213a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002132:	887a      	ldrh	r2, [r7, #2]
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002138:	e002      	b.n	8002140 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800213a:	887a      	ldrh	r2, [r7, #2]
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002140:	bf00      	nop
 8002142:	370c      	adds	r7, #12
 8002144:	46bd      	mov	sp, r7
 8002146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800214a:	4770      	bx	lr

0800214c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800214c:	b580      	push	{r7, lr}
 800214e:	b082      	sub	sp, #8
 8002150:	af00      	add	r7, sp, #0
 8002152:	4603      	mov	r3, r0
 8002154:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002156:	4b08      	ldr	r3, [pc, #32]	@ (8002178 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002158:	695a      	ldr	r2, [r3, #20]
 800215a:	88fb      	ldrh	r3, [r7, #6]
 800215c:	4013      	ands	r3, r2
 800215e:	2b00      	cmp	r3, #0
 8002160:	d006      	beq.n	8002170 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002162:	4a05      	ldr	r2, [pc, #20]	@ (8002178 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002164:	88fb      	ldrh	r3, [r7, #6]
 8002166:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002168:	88fb      	ldrh	r3, [r7, #6]
 800216a:	4618      	mov	r0, r3
 800216c:	f7fe f9c6 	bl	80004fc <HAL_GPIO_EXTI_Callback>
  }
}
 8002170:	bf00      	nop
 8002172:	3708      	adds	r7, #8
 8002174:	46bd      	mov	sp, r7
 8002176:	bd80      	pop	{r7, pc}
 8002178:	40010400 	.word	0x40010400

0800217c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800217c:	b480      	push	{r7}
 800217e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002180:	4b04      	ldr	r3, [pc, #16]	@ (8002194 <HAL_PWREx_GetVoltageRange+0x18>)
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8002188:	4618      	mov	r0, r3
 800218a:	46bd      	mov	sp, r7
 800218c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002190:	4770      	bx	lr
 8002192:	bf00      	nop
 8002194:	40007000 	.word	0x40007000

08002198 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002198:	b480      	push	{r7}
 800219a:	b085      	sub	sp, #20
 800219c:	af00      	add	r7, sp, #0
 800219e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80021a6:	d130      	bne.n	800220a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80021a8:	4b23      	ldr	r3, [pc, #140]	@ (8002238 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80021b0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80021b4:	d038      	beq.n	8002228 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80021b6:	4b20      	ldr	r3, [pc, #128]	@ (8002238 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80021be:	4a1e      	ldr	r2, [pc, #120]	@ (8002238 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80021c0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80021c4:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80021c6:	4b1d      	ldr	r3, [pc, #116]	@ (800223c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	2232      	movs	r2, #50	@ 0x32
 80021cc:	fb02 f303 	mul.w	r3, r2, r3
 80021d0:	4a1b      	ldr	r2, [pc, #108]	@ (8002240 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80021d2:	fba2 2303 	umull	r2, r3, r2, r3
 80021d6:	0c9b      	lsrs	r3, r3, #18
 80021d8:	3301      	adds	r3, #1
 80021da:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80021dc:	e002      	b.n	80021e4 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	3b01      	subs	r3, #1
 80021e2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80021e4:	4b14      	ldr	r3, [pc, #80]	@ (8002238 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80021e6:	695b      	ldr	r3, [r3, #20]
 80021e8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80021ec:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80021f0:	d102      	bne.n	80021f8 <HAL_PWREx_ControlVoltageScaling+0x60>
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d1f2      	bne.n	80021de <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80021f8:	4b0f      	ldr	r3, [pc, #60]	@ (8002238 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80021fa:	695b      	ldr	r3, [r3, #20]
 80021fc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002200:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002204:	d110      	bne.n	8002228 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002206:	2303      	movs	r3, #3
 8002208:	e00f      	b.n	800222a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800220a:	4b0b      	ldr	r3, [pc, #44]	@ (8002238 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002212:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002216:	d007      	beq.n	8002228 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002218:	4b07      	ldr	r3, [pc, #28]	@ (8002238 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002220:	4a05      	ldr	r2, [pc, #20]	@ (8002238 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002222:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002226:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002228:	2300      	movs	r3, #0
}
 800222a:	4618      	mov	r0, r3
 800222c:	3714      	adds	r7, #20
 800222e:	46bd      	mov	sp, r7
 8002230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002234:	4770      	bx	lr
 8002236:	bf00      	nop
 8002238:	40007000 	.word	0x40007000
 800223c:	20000018 	.word	0x20000018
 8002240:	431bde83 	.word	0x431bde83

08002244 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002244:	b580      	push	{r7, lr}
 8002246:	b088      	sub	sp, #32
 8002248:	af00      	add	r7, sp, #0
 800224a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	2b00      	cmp	r3, #0
 8002250:	d101      	bne.n	8002256 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002252:	2301      	movs	r3, #1
 8002254:	e3ca      	b.n	80029ec <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002256:	4b97      	ldr	r3, [pc, #604]	@ (80024b4 <HAL_RCC_OscConfig+0x270>)
 8002258:	689b      	ldr	r3, [r3, #8]
 800225a:	f003 030c 	and.w	r3, r3, #12
 800225e:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002260:	4b94      	ldr	r3, [pc, #592]	@ (80024b4 <HAL_RCC_OscConfig+0x270>)
 8002262:	68db      	ldr	r3, [r3, #12]
 8002264:	f003 0303 	and.w	r3, r3, #3
 8002268:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	f003 0310 	and.w	r3, r3, #16
 8002272:	2b00      	cmp	r3, #0
 8002274:	f000 80e4 	beq.w	8002440 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002278:	69bb      	ldr	r3, [r7, #24]
 800227a:	2b00      	cmp	r3, #0
 800227c:	d007      	beq.n	800228e <HAL_RCC_OscConfig+0x4a>
 800227e:	69bb      	ldr	r3, [r7, #24]
 8002280:	2b0c      	cmp	r3, #12
 8002282:	f040 808b 	bne.w	800239c <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002286:	697b      	ldr	r3, [r7, #20]
 8002288:	2b01      	cmp	r3, #1
 800228a:	f040 8087 	bne.w	800239c <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800228e:	4b89      	ldr	r3, [pc, #548]	@ (80024b4 <HAL_RCC_OscConfig+0x270>)
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	f003 0302 	and.w	r3, r3, #2
 8002296:	2b00      	cmp	r3, #0
 8002298:	d005      	beq.n	80022a6 <HAL_RCC_OscConfig+0x62>
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	699b      	ldr	r3, [r3, #24]
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d101      	bne.n	80022a6 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80022a2:	2301      	movs	r3, #1
 80022a4:	e3a2      	b.n	80029ec <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	6a1a      	ldr	r2, [r3, #32]
 80022aa:	4b82      	ldr	r3, [pc, #520]	@ (80024b4 <HAL_RCC_OscConfig+0x270>)
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	f003 0308 	and.w	r3, r3, #8
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d004      	beq.n	80022c0 <HAL_RCC_OscConfig+0x7c>
 80022b6:	4b7f      	ldr	r3, [pc, #508]	@ (80024b4 <HAL_RCC_OscConfig+0x270>)
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80022be:	e005      	b.n	80022cc <HAL_RCC_OscConfig+0x88>
 80022c0:	4b7c      	ldr	r3, [pc, #496]	@ (80024b4 <HAL_RCC_OscConfig+0x270>)
 80022c2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80022c6:	091b      	lsrs	r3, r3, #4
 80022c8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80022cc:	4293      	cmp	r3, r2
 80022ce:	d223      	bcs.n	8002318 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	6a1b      	ldr	r3, [r3, #32]
 80022d4:	4618      	mov	r0, r3
 80022d6:	f000 fd87 	bl	8002de8 <RCC_SetFlashLatencyFromMSIRange>
 80022da:	4603      	mov	r3, r0
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d001      	beq.n	80022e4 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80022e0:	2301      	movs	r3, #1
 80022e2:	e383      	b.n	80029ec <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80022e4:	4b73      	ldr	r3, [pc, #460]	@ (80024b4 <HAL_RCC_OscConfig+0x270>)
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	4a72      	ldr	r2, [pc, #456]	@ (80024b4 <HAL_RCC_OscConfig+0x270>)
 80022ea:	f043 0308 	orr.w	r3, r3, #8
 80022ee:	6013      	str	r3, [r2, #0]
 80022f0:	4b70      	ldr	r3, [pc, #448]	@ (80024b4 <HAL_RCC_OscConfig+0x270>)
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	6a1b      	ldr	r3, [r3, #32]
 80022fc:	496d      	ldr	r1, [pc, #436]	@ (80024b4 <HAL_RCC_OscConfig+0x270>)
 80022fe:	4313      	orrs	r3, r2
 8002300:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002302:	4b6c      	ldr	r3, [pc, #432]	@ (80024b4 <HAL_RCC_OscConfig+0x270>)
 8002304:	685b      	ldr	r3, [r3, #4]
 8002306:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	69db      	ldr	r3, [r3, #28]
 800230e:	021b      	lsls	r3, r3, #8
 8002310:	4968      	ldr	r1, [pc, #416]	@ (80024b4 <HAL_RCC_OscConfig+0x270>)
 8002312:	4313      	orrs	r3, r2
 8002314:	604b      	str	r3, [r1, #4]
 8002316:	e025      	b.n	8002364 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002318:	4b66      	ldr	r3, [pc, #408]	@ (80024b4 <HAL_RCC_OscConfig+0x270>)
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	4a65      	ldr	r2, [pc, #404]	@ (80024b4 <HAL_RCC_OscConfig+0x270>)
 800231e:	f043 0308 	orr.w	r3, r3, #8
 8002322:	6013      	str	r3, [r2, #0]
 8002324:	4b63      	ldr	r3, [pc, #396]	@ (80024b4 <HAL_RCC_OscConfig+0x270>)
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	6a1b      	ldr	r3, [r3, #32]
 8002330:	4960      	ldr	r1, [pc, #384]	@ (80024b4 <HAL_RCC_OscConfig+0x270>)
 8002332:	4313      	orrs	r3, r2
 8002334:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002336:	4b5f      	ldr	r3, [pc, #380]	@ (80024b4 <HAL_RCC_OscConfig+0x270>)
 8002338:	685b      	ldr	r3, [r3, #4]
 800233a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	69db      	ldr	r3, [r3, #28]
 8002342:	021b      	lsls	r3, r3, #8
 8002344:	495b      	ldr	r1, [pc, #364]	@ (80024b4 <HAL_RCC_OscConfig+0x270>)
 8002346:	4313      	orrs	r3, r2
 8002348:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800234a:	69bb      	ldr	r3, [r7, #24]
 800234c:	2b00      	cmp	r3, #0
 800234e:	d109      	bne.n	8002364 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	6a1b      	ldr	r3, [r3, #32]
 8002354:	4618      	mov	r0, r3
 8002356:	f000 fd47 	bl	8002de8 <RCC_SetFlashLatencyFromMSIRange>
 800235a:	4603      	mov	r3, r0
 800235c:	2b00      	cmp	r3, #0
 800235e:	d001      	beq.n	8002364 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8002360:	2301      	movs	r3, #1
 8002362:	e343      	b.n	80029ec <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002364:	f000 fc4a 	bl	8002bfc <HAL_RCC_GetSysClockFreq>
 8002368:	4602      	mov	r2, r0
 800236a:	4b52      	ldr	r3, [pc, #328]	@ (80024b4 <HAL_RCC_OscConfig+0x270>)
 800236c:	689b      	ldr	r3, [r3, #8]
 800236e:	091b      	lsrs	r3, r3, #4
 8002370:	f003 030f 	and.w	r3, r3, #15
 8002374:	4950      	ldr	r1, [pc, #320]	@ (80024b8 <HAL_RCC_OscConfig+0x274>)
 8002376:	5ccb      	ldrb	r3, [r1, r3]
 8002378:	f003 031f 	and.w	r3, r3, #31
 800237c:	fa22 f303 	lsr.w	r3, r2, r3
 8002380:	4a4e      	ldr	r2, [pc, #312]	@ (80024bc <HAL_RCC_OscConfig+0x278>)
 8002382:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002384:	4b4e      	ldr	r3, [pc, #312]	@ (80024c0 <HAL_RCC_OscConfig+0x27c>)
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	4618      	mov	r0, r3
 800238a:	f7ff fa65 	bl	8001858 <HAL_InitTick>
 800238e:	4603      	mov	r3, r0
 8002390:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002392:	7bfb      	ldrb	r3, [r7, #15]
 8002394:	2b00      	cmp	r3, #0
 8002396:	d052      	beq.n	800243e <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8002398:	7bfb      	ldrb	r3, [r7, #15]
 800239a:	e327      	b.n	80029ec <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	699b      	ldr	r3, [r3, #24]
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d032      	beq.n	800240a <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80023a4:	4b43      	ldr	r3, [pc, #268]	@ (80024b4 <HAL_RCC_OscConfig+0x270>)
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	4a42      	ldr	r2, [pc, #264]	@ (80024b4 <HAL_RCC_OscConfig+0x270>)
 80023aa:	f043 0301 	orr.w	r3, r3, #1
 80023ae:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80023b0:	f7ff fc04 	bl	8001bbc <HAL_GetTick>
 80023b4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80023b6:	e008      	b.n	80023ca <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80023b8:	f7ff fc00 	bl	8001bbc <HAL_GetTick>
 80023bc:	4602      	mov	r2, r0
 80023be:	693b      	ldr	r3, [r7, #16]
 80023c0:	1ad3      	subs	r3, r2, r3
 80023c2:	2b02      	cmp	r3, #2
 80023c4:	d901      	bls.n	80023ca <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80023c6:	2303      	movs	r3, #3
 80023c8:	e310      	b.n	80029ec <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80023ca:	4b3a      	ldr	r3, [pc, #232]	@ (80024b4 <HAL_RCC_OscConfig+0x270>)
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	f003 0302 	and.w	r3, r3, #2
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d0f0      	beq.n	80023b8 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80023d6:	4b37      	ldr	r3, [pc, #220]	@ (80024b4 <HAL_RCC_OscConfig+0x270>)
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	4a36      	ldr	r2, [pc, #216]	@ (80024b4 <HAL_RCC_OscConfig+0x270>)
 80023dc:	f043 0308 	orr.w	r3, r3, #8
 80023e0:	6013      	str	r3, [r2, #0]
 80023e2:	4b34      	ldr	r3, [pc, #208]	@ (80024b4 <HAL_RCC_OscConfig+0x270>)
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	6a1b      	ldr	r3, [r3, #32]
 80023ee:	4931      	ldr	r1, [pc, #196]	@ (80024b4 <HAL_RCC_OscConfig+0x270>)
 80023f0:	4313      	orrs	r3, r2
 80023f2:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80023f4:	4b2f      	ldr	r3, [pc, #188]	@ (80024b4 <HAL_RCC_OscConfig+0x270>)
 80023f6:	685b      	ldr	r3, [r3, #4]
 80023f8:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	69db      	ldr	r3, [r3, #28]
 8002400:	021b      	lsls	r3, r3, #8
 8002402:	492c      	ldr	r1, [pc, #176]	@ (80024b4 <HAL_RCC_OscConfig+0x270>)
 8002404:	4313      	orrs	r3, r2
 8002406:	604b      	str	r3, [r1, #4]
 8002408:	e01a      	b.n	8002440 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800240a:	4b2a      	ldr	r3, [pc, #168]	@ (80024b4 <HAL_RCC_OscConfig+0x270>)
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	4a29      	ldr	r2, [pc, #164]	@ (80024b4 <HAL_RCC_OscConfig+0x270>)
 8002410:	f023 0301 	bic.w	r3, r3, #1
 8002414:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002416:	f7ff fbd1 	bl	8001bbc <HAL_GetTick>
 800241a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800241c:	e008      	b.n	8002430 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800241e:	f7ff fbcd 	bl	8001bbc <HAL_GetTick>
 8002422:	4602      	mov	r2, r0
 8002424:	693b      	ldr	r3, [r7, #16]
 8002426:	1ad3      	subs	r3, r2, r3
 8002428:	2b02      	cmp	r3, #2
 800242a:	d901      	bls.n	8002430 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 800242c:	2303      	movs	r3, #3
 800242e:	e2dd      	b.n	80029ec <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002430:	4b20      	ldr	r3, [pc, #128]	@ (80024b4 <HAL_RCC_OscConfig+0x270>)
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	f003 0302 	and.w	r3, r3, #2
 8002438:	2b00      	cmp	r3, #0
 800243a:	d1f0      	bne.n	800241e <HAL_RCC_OscConfig+0x1da>
 800243c:	e000      	b.n	8002440 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800243e:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	f003 0301 	and.w	r3, r3, #1
 8002448:	2b00      	cmp	r3, #0
 800244a:	d074      	beq.n	8002536 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800244c:	69bb      	ldr	r3, [r7, #24]
 800244e:	2b08      	cmp	r3, #8
 8002450:	d005      	beq.n	800245e <HAL_RCC_OscConfig+0x21a>
 8002452:	69bb      	ldr	r3, [r7, #24]
 8002454:	2b0c      	cmp	r3, #12
 8002456:	d10e      	bne.n	8002476 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002458:	697b      	ldr	r3, [r7, #20]
 800245a:	2b03      	cmp	r3, #3
 800245c:	d10b      	bne.n	8002476 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800245e:	4b15      	ldr	r3, [pc, #84]	@ (80024b4 <HAL_RCC_OscConfig+0x270>)
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002466:	2b00      	cmp	r3, #0
 8002468:	d064      	beq.n	8002534 <HAL_RCC_OscConfig+0x2f0>
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	685b      	ldr	r3, [r3, #4]
 800246e:	2b00      	cmp	r3, #0
 8002470:	d160      	bne.n	8002534 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002472:	2301      	movs	r3, #1
 8002474:	e2ba      	b.n	80029ec <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	685b      	ldr	r3, [r3, #4]
 800247a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800247e:	d106      	bne.n	800248e <HAL_RCC_OscConfig+0x24a>
 8002480:	4b0c      	ldr	r3, [pc, #48]	@ (80024b4 <HAL_RCC_OscConfig+0x270>)
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	4a0b      	ldr	r2, [pc, #44]	@ (80024b4 <HAL_RCC_OscConfig+0x270>)
 8002486:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800248a:	6013      	str	r3, [r2, #0]
 800248c:	e026      	b.n	80024dc <HAL_RCC_OscConfig+0x298>
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	685b      	ldr	r3, [r3, #4]
 8002492:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002496:	d115      	bne.n	80024c4 <HAL_RCC_OscConfig+0x280>
 8002498:	4b06      	ldr	r3, [pc, #24]	@ (80024b4 <HAL_RCC_OscConfig+0x270>)
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	4a05      	ldr	r2, [pc, #20]	@ (80024b4 <HAL_RCC_OscConfig+0x270>)
 800249e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80024a2:	6013      	str	r3, [r2, #0]
 80024a4:	4b03      	ldr	r3, [pc, #12]	@ (80024b4 <HAL_RCC_OscConfig+0x270>)
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	4a02      	ldr	r2, [pc, #8]	@ (80024b4 <HAL_RCC_OscConfig+0x270>)
 80024aa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80024ae:	6013      	str	r3, [r2, #0]
 80024b0:	e014      	b.n	80024dc <HAL_RCC_OscConfig+0x298>
 80024b2:	bf00      	nop
 80024b4:	40021000 	.word	0x40021000
 80024b8:	08009458 	.word	0x08009458
 80024bc:	20000018 	.word	0x20000018
 80024c0:	2000001c 	.word	0x2000001c
 80024c4:	4ba0      	ldr	r3, [pc, #640]	@ (8002748 <HAL_RCC_OscConfig+0x504>)
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	4a9f      	ldr	r2, [pc, #636]	@ (8002748 <HAL_RCC_OscConfig+0x504>)
 80024ca:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80024ce:	6013      	str	r3, [r2, #0]
 80024d0:	4b9d      	ldr	r3, [pc, #628]	@ (8002748 <HAL_RCC_OscConfig+0x504>)
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	4a9c      	ldr	r2, [pc, #624]	@ (8002748 <HAL_RCC_OscConfig+0x504>)
 80024d6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80024da:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	685b      	ldr	r3, [r3, #4]
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d013      	beq.n	800250c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024e4:	f7ff fb6a 	bl	8001bbc <HAL_GetTick>
 80024e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80024ea:	e008      	b.n	80024fe <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80024ec:	f7ff fb66 	bl	8001bbc <HAL_GetTick>
 80024f0:	4602      	mov	r2, r0
 80024f2:	693b      	ldr	r3, [r7, #16]
 80024f4:	1ad3      	subs	r3, r2, r3
 80024f6:	2b64      	cmp	r3, #100	@ 0x64
 80024f8:	d901      	bls.n	80024fe <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80024fa:	2303      	movs	r3, #3
 80024fc:	e276      	b.n	80029ec <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80024fe:	4b92      	ldr	r3, [pc, #584]	@ (8002748 <HAL_RCC_OscConfig+0x504>)
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002506:	2b00      	cmp	r3, #0
 8002508:	d0f0      	beq.n	80024ec <HAL_RCC_OscConfig+0x2a8>
 800250a:	e014      	b.n	8002536 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800250c:	f7ff fb56 	bl	8001bbc <HAL_GetTick>
 8002510:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002512:	e008      	b.n	8002526 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002514:	f7ff fb52 	bl	8001bbc <HAL_GetTick>
 8002518:	4602      	mov	r2, r0
 800251a:	693b      	ldr	r3, [r7, #16]
 800251c:	1ad3      	subs	r3, r2, r3
 800251e:	2b64      	cmp	r3, #100	@ 0x64
 8002520:	d901      	bls.n	8002526 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002522:	2303      	movs	r3, #3
 8002524:	e262      	b.n	80029ec <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002526:	4b88      	ldr	r3, [pc, #544]	@ (8002748 <HAL_RCC_OscConfig+0x504>)
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800252e:	2b00      	cmp	r3, #0
 8002530:	d1f0      	bne.n	8002514 <HAL_RCC_OscConfig+0x2d0>
 8002532:	e000      	b.n	8002536 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002534:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	f003 0302 	and.w	r3, r3, #2
 800253e:	2b00      	cmp	r3, #0
 8002540:	d060      	beq.n	8002604 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002542:	69bb      	ldr	r3, [r7, #24]
 8002544:	2b04      	cmp	r3, #4
 8002546:	d005      	beq.n	8002554 <HAL_RCC_OscConfig+0x310>
 8002548:	69bb      	ldr	r3, [r7, #24]
 800254a:	2b0c      	cmp	r3, #12
 800254c:	d119      	bne.n	8002582 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800254e:	697b      	ldr	r3, [r7, #20]
 8002550:	2b02      	cmp	r3, #2
 8002552:	d116      	bne.n	8002582 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002554:	4b7c      	ldr	r3, [pc, #496]	@ (8002748 <HAL_RCC_OscConfig+0x504>)
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800255c:	2b00      	cmp	r3, #0
 800255e:	d005      	beq.n	800256c <HAL_RCC_OscConfig+0x328>
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	68db      	ldr	r3, [r3, #12]
 8002564:	2b00      	cmp	r3, #0
 8002566:	d101      	bne.n	800256c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002568:	2301      	movs	r3, #1
 800256a:	e23f      	b.n	80029ec <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800256c:	4b76      	ldr	r3, [pc, #472]	@ (8002748 <HAL_RCC_OscConfig+0x504>)
 800256e:	685b      	ldr	r3, [r3, #4]
 8002570:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	691b      	ldr	r3, [r3, #16]
 8002578:	061b      	lsls	r3, r3, #24
 800257a:	4973      	ldr	r1, [pc, #460]	@ (8002748 <HAL_RCC_OscConfig+0x504>)
 800257c:	4313      	orrs	r3, r2
 800257e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002580:	e040      	b.n	8002604 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	68db      	ldr	r3, [r3, #12]
 8002586:	2b00      	cmp	r3, #0
 8002588:	d023      	beq.n	80025d2 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800258a:	4b6f      	ldr	r3, [pc, #444]	@ (8002748 <HAL_RCC_OscConfig+0x504>)
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	4a6e      	ldr	r2, [pc, #440]	@ (8002748 <HAL_RCC_OscConfig+0x504>)
 8002590:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002594:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002596:	f7ff fb11 	bl	8001bbc <HAL_GetTick>
 800259a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800259c:	e008      	b.n	80025b0 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800259e:	f7ff fb0d 	bl	8001bbc <HAL_GetTick>
 80025a2:	4602      	mov	r2, r0
 80025a4:	693b      	ldr	r3, [r7, #16]
 80025a6:	1ad3      	subs	r3, r2, r3
 80025a8:	2b02      	cmp	r3, #2
 80025aa:	d901      	bls.n	80025b0 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80025ac:	2303      	movs	r3, #3
 80025ae:	e21d      	b.n	80029ec <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80025b0:	4b65      	ldr	r3, [pc, #404]	@ (8002748 <HAL_RCC_OscConfig+0x504>)
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d0f0      	beq.n	800259e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025bc:	4b62      	ldr	r3, [pc, #392]	@ (8002748 <HAL_RCC_OscConfig+0x504>)
 80025be:	685b      	ldr	r3, [r3, #4]
 80025c0:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	691b      	ldr	r3, [r3, #16]
 80025c8:	061b      	lsls	r3, r3, #24
 80025ca:	495f      	ldr	r1, [pc, #380]	@ (8002748 <HAL_RCC_OscConfig+0x504>)
 80025cc:	4313      	orrs	r3, r2
 80025ce:	604b      	str	r3, [r1, #4]
 80025d0:	e018      	b.n	8002604 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80025d2:	4b5d      	ldr	r3, [pc, #372]	@ (8002748 <HAL_RCC_OscConfig+0x504>)
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	4a5c      	ldr	r2, [pc, #368]	@ (8002748 <HAL_RCC_OscConfig+0x504>)
 80025d8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80025dc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025de:	f7ff faed 	bl	8001bbc <HAL_GetTick>
 80025e2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80025e4:	e008      	b.n	80025f8 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80025e6:	f7ff fae9 	bl	8001bbc <HAL_GetTick>
 80025ea:	4602      	mov	r2, r0
 80025ec:	693b      	ldr	r3, [r7, #16]
 80025ee:	1ad3      	subs	r3, r2, r3
 80025f0:	2b02      	cmp	r3, #2
 80025f2:	d901      	bls.n	80025f8 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80025f4:	2303      	movs	r3, #3
 80025f6:	e1f9      	b.n	80029ec <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80025f8:	4b53      	ldr	r3, [pc, #332]	@ (8002748 <HAL_RCC_OscConfig+0x504>)
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002600:	2b00      	cmp	r3, #0
 8002602:	d1f0      	bne.n	80025e6 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	f003 0308 	and.w	r3, r3, #8
 800260c:	2b00      	cmp	r3, #0
 800260e:	d03c      	beq.n	800268a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	695b      	ldr	r3, [r3, #20]
 8002614:	2b00      	cmp	r3, #0
 8002616:	d01c      	beq.n	8002652 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002618:	4b4b      	ldr	r3, [pc, #300]	@ (8002748 <HAL_RCC_OscConfig+0x504>)
 800261a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800261e:	4a4a      	ldr	r2, [pc, #296]	@ (8002748 <HAL_RCC_OscConfig+0x504>)
 8002620:	f043 0301 	orr.w	r3, r3, #1
 8002624:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002628:	f7ff fac8 	bl	8001bbc <HAL_GetTick>
 800262c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800262e:	e008      	b.n	8002642 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002630:	f7ff fac4 	bl	8001bbc <HAL_GetTick>
 8002634:	4602      	mov	r2, r0
 8002636:	693b      	ldr	r3, [r7, #16]
 8002638:	1ad3      	subs	r3, r2, r3
 800263a:	2b02      	cmp	r3, #2
 800263c:	d901      	bls.n	8002642 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800263e:	2303      	movs	r3, #3
 8002640:	e1d4      	b.n	80029ec <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002642:	4b41      	ldr	r3, [pc, #260]	@ (8002748 <HAL_RCC_OscConfig+0x504>)
 8002644:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002648:	f003 0302 	and.w	r3, r3, #2
 800264c:	2b00      	cmp	r3, #0
 800264e:	d0ef      	beq.n	8002630 <HAL_RCC_OscConfig+0x3ec>
 8002650:	e01b      	b.n	800268a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002652:	4b3d      	ldr	r3, [pc, #244]	@ (8002748 <HAL_RCC_OscConfig+0x504>)
 8002654:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002658:	4a3b      	ldr	r2, [pc, #236]	@ (8002748 <HAL_RCC_OscConfig+0x504>)
 800265a:	f023 0301 	bic.w	r3, r3, #1
 800265e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002662:	f7ff faab 	bl	8001bbc <HAL_GetTick>
 8002666:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002668:	e008      	b.n	800267c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800266a:	f7ff faa7 	bl	8001bbc <HAL_GetTick>
 800266e:	4602      	mov	r2, r0
 8002670:	693b      	ldr	r3, [r7, #16]
 8002672:	1ad3      	subs	r3, r2, r3
 8002674:	2b02      	cmp	r3, #2
 8002676:	d901      	bls.n	800267c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002678:	2303      	movs	r3, #3
 800267a:	e1b7      	b.n	80029ec <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800267c:	4b32      	ldr	r3, [pc, #200]	@ (8002748 <HAL_RCC_OscConfig+0x504>)
 800267e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002682:	f003 0302 	and.w	r3, r3, #2
 8002686:	2b00      	cmp	r3, #0
 8002688:	d1ef      	bne.n	800266a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	f003 0304 	and.w	r3, r3, #4
 8002692:	2b00      	cmp	r3, #0
 8002694:	f000 80a6 	beq.w	80027e4 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002698:	2300      	movs	r3, #0
 800269a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800269c:	4b2a      	ldr	r3, [pc, #168]	@ (8002748 <HAL_RCC_OscConfig+0x504>)
 800269e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026a0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d10d      	bne.n	80026c4 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80026a8:	4b27      	ldr	r3, [pc, #156]	@ (8002748 <HAL_RCC_OscConfig+0x504>)
 80026aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026ac:	4a26      	ldr	r2, [pc, #152]	@ (8002748 <HAL_RCC_OscConfig+0x504>)
 80026ae:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80026b2:	6593      	str	r3, [r2, #88]	@ 0x58
 80026b4:	4b24      	ldr	r3, [pc, #144]	@ (8002748 <HAL_RCC_OscConfig+0x504>)
 80026b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026b8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80026bc:	60bb      	str	r3, [r7, #8]
 80026be:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80026c0:	2301      	movs	r3, #1
 80026c2:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80026c4:	4b21      	ldr	r3, [pc, #132]	@ (800274c <HAL_RCC_OscConfig+0x508>)
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d118      	bne.n	8002702 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80026d0:	4b1e      	ldr	r3, [pc, #120]	@ (800274c <HAL_RCC_OscConfig+0x508>)
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	4a1d      	ldr	r2, [pc, #116]	@ (800274c <HAL_RCC_OscConfig+0x508>)
 80026d6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80026da:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80026dc:	f7ff fa6e 	bl	8001bbc <HAL_GetTick>
 80026e0:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80026e2:	e008      	b.n	80026f6 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80026e4:	f7ff fa6a 	bl	8001bbc <HAL_GetTick>
 80026e8:	4602      	mov	r2, r0
 80026ea:	693b      	ldr	r3, [r7, #16]
 80026ec:	1ad3      	subs	r3, r2, r3
 80026ee:	2b02      	cmp	r3, #2
 80026f0:	d901      	bls.n	80026f6 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80026f2:	2303      	movs	r3, #3
 80026f4:	e17a      	b.n	80029ec <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80026f6:	4b15      	ldr	r3, [pc, #84]	@ (800274c <HAL_RCC_OscConfig+0x508>)
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d0f0      	beq.n	80026e4 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	689b      	ldr	r3, [r3, #8]
 8002706:	2b01      	cmp	r3, #1
 8002708:	d108      	bne.n	800271c <HAL_RCC_OscConfig+0x4d8>
 800270a:	4b0f      	ldr	r3, [pc, #60]	@ (8002748 <HAL_RCC_OscConfig+0x504>)
 800270c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002710:	4a0d      	ldr	r2, [pc, #52]	@ (8002748 <HAL_RCC_OscConfig+0x504>)
 8002712:	f043 0301 	orr.w	r3, r3, #1
 8002716:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800271a:	e029      	b.n	8002770 <HAL_RCC_OscConfig+0x52c>
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	689b      	ldr	r3, [r3, #8]
 8002720:	2b05      	cmp	r3, #5
 8002722:	d115      	bne.n	8002750 <HAL_RCC_OscConfig+0x50c>
 8002724:	4b08      	ldr	r3, [pc, #32]	@ (8002748 <HAL_RCC_OscConfig+0x504>)
 8002726:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800272a:	4a07      	ldr	r2, [pc, #28]	@ (8002748 <HAL_RCC_OscConfig+0x504>)
 800272c:	f043 0304 	orr.w	r3, r3, #4
 8002730:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002734:	4b04      	ldr	r3, [pc, #16]	@ (8002748 <HAL_RCC_OscConfig+0x504>)
 8002736:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800273a:	4a03      	ldr	r2, [pc, #12]	@ (8002748 <HAL_RCC_OscConfig+0x504>)
 800273c:	f043 0301 	orr.w	r3, r3, #1
 8002740:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002744:	e014      	b.n	8002770 <HAL_RCC_OscConfig+0x52c>
 8002746:	bf00      	nop
 8002748:	40021000 	.word	0x40021000
 800274c:	40007000 	.word	0x40007000
 8002750:	4b9c      	ldr	r3, [pc, #624]	@ (80029c4 <HAL_RCC_OscConfig+0x780>)
 8002752:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002756:	4a9b      	ldr	r2, [pc, #620]	@ (80029c4 <HAL_RCC_OscConfig+0x780>)
 8002758:	f023 0301 	bic.w	r3, r3, #1
 800275c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002760:	4b98      	ldr	r3, [pc, #608]	@ (80029c4 <HAL_RCC_OscConfig+0x780>)
 8002762:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002766:	4a97      	ldr	r2, [pc, #604]	@ (80029c4 <HAL_RCC_OscConfig+0x780>)
 8002768:	f023 0304 	bic.w	r3, r3, #4
 800276c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	689b      	ldr	r3, [r3, #8]
 8002774:	2b00      	cmp	r3, #0
 8002776:	d016      	beq.n	80027a6 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002778:	f7ff fa20 	bl	8001bbc <HAL_GetTick>
 800277c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800277e:	e00a      	b.n	8002796 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002780:	f7ff fa1c 	bl	8001bbc <HAL_GetTick>
 8002784:	4602      	mov	r2, r0
 8002786:	693b      	ldr	r3, [r7, #16]
 8002788:	1ad3      	subs	r3, r2, r3
 800278a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800278e:	4293      	cmp	r3, r2
 8002790:	d901      	bls.n	8002796 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8002792:	2303      	movs	r3, #3
 8002794:	e12a      	b.n	80029ec <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002796:	4b8b      	ldr	r3, [pc, #556]	@ (80029c4 <HAL_RCC_OscConfig+0x780>)
 8002798:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800279c:	f003 0302 	and.w	r3, r3, #2
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d0ed      	beq.n	8002780 <HAL_RCC_OscConfig+0x53c>
 80027a4:	e015      	b.n	80027d2 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027a6:	f7ff fa09 	bl	8001bbc <HAL_GetTick>
 80027aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80027ac:	e00a      	b.n	80027c4 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80027ae:	f7ff fa05 	bl	8001bbc <HAL_GetTick>
 80027b2:	4602      	mov	r2, r0
 80027b4:	693b      	ldr	r3, [r7, #16]
 80027b6:	1ad3      	subs	r3, r2, r3
 80027b8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80027bc:	4293      	cmp	r3, r2
 80027be:	d901      	bls.n	80027c4 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80027c0:	2303      	movs	r3, #3
 80027c2:	e113      	b.n	80029ec <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80027c4:	4b7f      	ldr	r3, [pc, #508]	@ (80029c4 <HAL_RCC_OscConfig+0x780>)
 80027c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80027ca:	f003 0302 	and.w	r3, r3, #2
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d1ed      	bne.n	80027ae <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80027d2:	7ffb      	ldrb	r3, [r7, #31]
 80027d4:	2b01      	cmp	r3, #1
 80027d6:	d105      	bne.n	80027e4 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80027d8:	4b7a      	ldr	r3, [pc, #488]	@ (80029c4 <HAL_RCC_OscConfig+0x780>)
 80027da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027dc:	4a79      	ldr	r2, [pc, #484]	@ (80029c4 <HAL_RCC_OscConfig+0x780>)
 80027de:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80027e2:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	f000 80fe 	beq.w	80029ea <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027f2:	2b02      	cmp	r3, #2
 80027f4:	f040 80d0 	bne.w	8002998 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80027f8:	4b72      	ldr	r3, [pc, #456]	@ (80029c4 <HAL_RCC_OscConfig+0x780>)
 80027fa:	68db      	ldr	r3, [r3, #12]
 80027fc:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80027fe:	697b      	ldr	r3, [r7, #20]
 8002800:	f003 0203 	and.w	r2, r3, #3
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002808:	429a      	cmp	r2, r3
 800280a:	d130      	bne.n	800286e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800280c:	697b      	ldr	r3, [r7, #20]
 800280e:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002816:	3b01      	subs	r3, #1
 8002818:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800281a:	429a      	cmp	r2, r3
 800281c:	d127      	bne.n	800286e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800281e:	697b      	ldr	r3, [r7, #20]
 8002820:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002828:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800282a:	429a      	cmp	r2, r3
 800282c:	d11f      	bne.n	800286e <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800282e:	697b      	ldr	r3, [r7, #20]
 8002830:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002834:	687a      	ldr	r2, [r7, #4]
 8002836:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002838:	2a07      	cmp	r2, #7
 800283a:	bf14      	ite	ne
 800283c:	2201      	movne	r2, #1
 800283e:	2200      	moveq	r2, #0
 8002840:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002842:	4293      	cmp	r3, r2
 8002844:	d113      	bne.n	800286e <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002846:	697b      	ldr	r3, [r7, #20]
 8002848:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002850:	085b      	lsrs	r3, r3, #1
 8002852:	3b01      	subs	r3, #1
 8002854:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002856:	429a      	cmp	r2, r3
 8002858:	d109      	bne.n	800286e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800285a:	697b      	ldr	r3, [r7, #20]
 800285c:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002864:	085b      	lsrs	r3, r3, #1
 8002866:	3b01      	subs	r3, #1
 8002868:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800286a:	429a      	cmp	r2, r3
 800286c:	d06e      	beq.n	800294c <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800286e:	69bb      	ldr	r3, [r7, #24]
 8002870:	2b0c      	cmp	r3, #12
 8002872:	d069      	beq.n	8002948 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002874:	4b53      	ldr	r3, [pc, #332]	@ (80029c4 <HAL_RCC_OscConfig+0x780>)
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800287c:	2b00      	cmp	r3, #0
 800287e:	d105      	bne.n	800288c <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002880:	4b50      	ldr	r3, [pc, #320]	@ (80029c4 <HAL_RCC_OscConfig+0x780>)
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002888:	2b00      	cmp	r3, #0
 800288a:	d001      	beq.n	8002890 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 800288c:	2301      	movs	r3, #1
 800288e:	e0ad      	b.n	80029ec <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002890:	4b4c      	ldr	r3, [pc, #304]	@ (80029c4 <HAL_RCC_OscConfig+0x780>)
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	4a4b      	ldr	r2, [pc, #300]	@ (80029c4 <HAL_RCC_OscConfig+0x780>)
 8002896:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800289a:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800289c:	f7ff f98e 	bl	8001bbc <HAL_GetTick>
 80028a0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80028a2:	e008      	b.n	80028b6 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028a4:	f7ff f98a 	bl	8001bbc <HAL_GetTick>
 80028a8:	4602      	mov	r2, r0
 80028aa:	693b      	ldr	r3, [r7, #16]
 80028ac:	1ad3      	subs	r3, r2, r3
 80028ae:	2b02      	cmp	r3, #2
 80028b0:	d901      	bls.n	80028b6 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80028b2:	2303      	movs	r3, #3
 80028b4:	e09a      	b.n	80029ec <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80028b6:	4b43      	ldr	r3, [pc, #268]	@ (80029c4 <HAL_RCC_OscConfig+0x780>)
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d1f0      	bne.n	80028a4 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80028c2:	4b40      	ldr	r3, [pc, #256]	@ (80029c4 <HAL_RCC_OscConfig+0x780>)
 80028c4:	68da      	ldr	r2, [r3, #12]
 80028c6:	4b40      	ldr	r3, [pc, #256]	@ (80029c8 <HAL_RCC_OscConfig+0x784>)
 80028c8:	4013      	ands	r3, r2
 80028ca:	687a      	ldr	r2, [r7, #4]
 80028cc:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80028ce:	687a      	ldr	r2, [r7, #4]
 80028d0:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80028d2:	3a01      	subs	r2, #1
 80028d4:	0112      	lsls	r2, r2, #4
 80028d6:	4311      	orrs	r1, r2
 80028d8:	687a      	ldr	r2, [r7, #4]
 80028da:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80028dc:	0212      	lsls	r2, r2, #8
 80028de:	4311      	orrs	r1, r2
 80028e0:	687a      	ldr	r2, [r7, #4]
 80028e2:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80028e4:	0852      	lsrs	r2, r2, #1
 80028e6:	3a01      	subs	r2, #1
 80028e8:	0552      	lsls	r2, r2, #21
 80028ea:	4311      	orrs	r1, r2
 80028ec:	687a      	ldr	r2, [r7, #4]
 80028ee:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80028f0:	0852      	lsrs	r2, r2, #1
 80028f2:	3a01      	subs	r2, #1
 80028f4:	0652      	lsls	r2, r2, #25
 80028f6:	4311      	orrs	r1, r2
 80028f8:	687a      	ldr	r2, [r7, #4]
 80028fa:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80028fc:	0912      	lsrs	r2, r2, #4
 80028fe:	0452      	lsls	r2, r2, #17
 8002900:	430a      	orrs	r2, r1
 8002902:	4930      	ldr	r1, [pc, #192]	@ (80029c4 <HAL_RCC_OscConfig+0x780>)
 8002904:	4313      	orrs	r3, r2
 8002906:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002908:	4b2e      	ldr	r3, [pc, #184]	@ (80029c4 <HAL_RCC_OscConfig+0x780>)
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	4a2d      	ldr	r2, [pc, #180]	@ (80029c4 <HAL_RCC_OscConfig+0x780>)
 800290e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002912:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002914:	4b2b      	ldr	r3, [pc, #172]	@ (80029c4 <HAL_RCC_OscConfig+0x780>)
 8002916:	68db      	ldr	r3, [r3, #12]
 8002918:	4a2a      	ldr	r2, [pc, #168]	@ (80029c4 <HAL_RCC_OscConfig+0x780>)
 800291a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800291e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002920:	f7ff f94c 	bl	8001bbc <HAL_GetTick>
 8002924:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002926:	e008      	b.n	800293a <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002928:	f7ff f948 	bl	8001bbc <HAL_GetTick>
 800292c:	4602      	mov	r2, r0
 800292e:	693b      	ldr	r3, [r7, #16]
 8002930:	1ad3      	subs	r3, r2, r3
 8002932:	2b02      	cmp	r3, #2
 8002934:	d901      	bls.n	800293a <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8002936:	2303      	movs	r3, #3
 8002938:	e058      	b.n	80029ec <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800293a:	4b22      	ldr	r3, [pc, #136]	@ (80029c4 <HAL_RCC_OscConfig+0x780>)
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002942:	2b00      	cmp	r3, #0
 8002944:	d0f0      	beq.n	8002928 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002946:	e050      	b.n	80029ea <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002948:	2301      	movs	r3, #1
 800294a:	e04f      	b.n	80029ec <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800294c:	4b1d      	ldr	r3, [pc, #116]	@ (80029c4 <HAL_RCC_OscConfig+0x780>)
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002954:	2b00      	cmp	r3, #0
 8002956:	d148      	bne.n	80029ea <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002958:	4b1a      	ldr	r3, [pc, #104]	@ (80029c4 <HAL_RCC_OscConfig+0x780>)
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	4a19      	ldr	r2, [pc, #100]	@ (80029c4 <HAL_RCC_OscConfig+0x780>)
 800295e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002962:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002964:	4b17      	ldr	r3, [pc, #92]	@ (80029c4 <HAL_RCC_OscConfig+0x780>)
 8002966:	68db      	ldr	r3, [r3, #12]
 8002968:	4a16      	ldr	r2, [pc, #88]	@ (80029c4 <HAL_RCC_OscConfig+0x780>)
 800296a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800296e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002970:	f7ff f924 	bl	8001bbc <HAL_GetTick>
 8002974:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002976:	e008      	b.n	800298a <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002978:	f7ff f920 	bl	8001bbc <HAL_GetTick>
 800297c:	4602      	mov	r2, r0
 800297e:	693b      	ldr	r3, [r7, #16]
 8002980:	1ad3      	subs	r3, r2, r3
 8002982:	2b02      	cmp	r3, #2
 8002984:	d901      	bls.n	800298a <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8002986:	2303      	movs	r3, #3
 8002988:	e030      	b.n	80029ec <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800298a:	4b0e      	ldr	r3, [pc, #56]	@ (80029c4 <HAL_RCC_OscConfig+0x780>)
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002992:	2b00      	cmp	r3, #0
 8002994:	d0f0      	beq.n	8002978 <HAL_RCC_OscConfig+0x734>
 8002996:	e028      	b.n	80029ea <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002998:	69bb      	ldr	r3, [r7, #24]
 800299a:	2b0c      	cmp	r3, #12
 800299c:	d023      	beq.n	80029e6 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800299e:	4b09      	ldr	r3, [pc, #36]	@ (80029c4 <HAL_RCC_OscConfig+0x780>)
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	4a08      	ldr	r2, [pc, #32]	@ (80029c4 <HAL_RCC_OscConfig+0x780>)
 80029a4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80029a8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029aa:	f7ff f907 	bl	8001bbc <HAL_GetTick>
 80029ae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80029b0:	e00c      	b.n	80029cc <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029b2:	f7ff f903 	bl	8001bbc <HAL_GetTick>
 80029b6:	4602      	mov	r2, r0
 80029b8:	693b      	ldr	r3, [r7, #16]
 80029ba:	1ad3      	subs	r3, r2, r3
 80029bc:	2b02      	cmp	r3, #2
 80029be:	d905      	bls.n	80029cc <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 80029c0:	2303      	movs	r3, #3
 80029c2:	e013      	b.n	80029ec <HAL_RCC_OscConfig+0x7a8>
 80029c4:	40021000 	.word	0x40021000
 80029c8:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80029cc:	4b09      	ldr	r3, [pc, #36]	@ (80029f4 <HAL_RCC_OscConfig+0x7b0>)
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d1ec      	bne.n	80029b2 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80029d8:	4b06      	ldr	r3, [pc, #24]	@ (80029f4 <HAL_RCC_OscConfig+0x7b0>)
 80029da:	68da      	ldr	r2, [r3, #12]
 80029dc:	4905      	ldr	r1, [pc, #20]	@ (80029f4 <HAL_RCC_OscConfig+0x7b0>)
 80029de:	4b06      	ldr	r3, [pc, #24]	@ (80029f8 <HAL_RCC_OscConfig+0x7b4>)
 80029e0:	4013      	ands	r3, r2
 80029e2:	60cb      	str	r3, [r1, #12]
 80029e4:	e001      	b.n	80029ea <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80029e6:	2301      	movs	r3, #1
 80029e8:	e000      	b.n	80029ec <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 80029ea:	2300      	movs	r3, #0
}
 80029ec:	4618      	mov	r0, r3
 80029ee:	3720      	adds	r7, #32
 80029f0:	46bd      	mov	sp, r7
 80029f2:	bd80      	pop	{r7, pc}
 80029f4:	40021000 	.word	0x40021000
 80029f8:	feeefffc 	.word	0xfeeefffc

080029fc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80029fc:	b580      	push	{r7, lr}
 80029fe:	b084      	sub	sp, #16
 8002a00:	af00      	add	r7, sp, #0
 8002a02:	6078      	str	r0, [r7, #4]
 8002a04:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d101      	bne.n	8002a10 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002a0c:	2301      	movs	r3, #1
 8002a0e:	e0e7      	b.n	8002be0 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002a10:	4b75      	ldr	r3, [pc, #468]	@ (8002be8 <HAL_RCC_ClockConfig+0x1ec>)
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	f003 0307 	and.w	r3, r3, #7
 8002a18:	683a      	ldr	r2, [r7, #0]
 8002a1a:	429a      	cmp	r2, r3
 8002a1c:	d910      	bls.n	8002a40 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a1e:	4b72      	ldr	r3, [pc, #456]	@ (8002be8 <HAL_RCC_ClockConfig+0x1ec>)
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	f023 0207 	bic.w	r2, r3, #7
 8002a26:	4970      	ldr	r1, [pc, #448]	@ (8002be8 <HAL_RCC_ClockConfig+0x1ec>)
 8002a28:	683b      	ldr	r3, [r7, #0]
 8002a2a:	4313      	orrs	r3, r2
 8002a2c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a2e:	4b6e      	ldr	r3, [pc, #440]	@ (8002be8 <HAL_RCC_ClockConfig+0x1ec>)
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	f003 0307 	and.w	r3, r3, #7
 8002a36:	683a      	ldr	r2, [r7, #0]
 8002a38:	429a      	cmp	r2, r3
 8002a3a:	d001      	beq.n	8002a40 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002a3c:	2301      	movs	r3, #1
 8002a3e:	e0cf      	b.n	8002be0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	f003 0302 	and.w	r3, r3, #2
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d010      	beq.n	8002a6e <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	689a      	ldr	r2, [r3, #8]
 8002a50:	4b66      	ldr	r3, [pc, #408]	@ (8002bec <HAL_RCC_ClockConfig+0x1f0>)
 8002a52:	689b      	ldr	r3, [r3, #8]
 8002a54:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002a58:	429a      	cmp	r2, r3
 8002a5a:	d908      	bls.n	8002a6e <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002a5c:	4b63      	ldr	r3, [pc, #396]	@ (8002bec <HAL_RCC_ClockConfig+0x1f0>)
 8002a5e:	689b      	ldr	r3, [r3, #8]
 8002a60:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	689b      	ldr	r3, [r3, #8]
 8002a68:	4960      	ldr	r1, [pc, #384]	@ (8002bec <HAL_RCC_ClockConfig+0x1f0>)
 8002a6a:	4313      	orrs	r3, r2
 8002a6c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	f003 0301 	and.w	r3, r3, #1
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d04c      	beq.n	8002b14 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	685b      	ldr	r3, [r3, #4]
 8002a7e:	2b03      	cmp	r3, #3
 8002a80:	d107      	bne.n	8002a92 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a82:	4b5a      	ldr	r3, [pc, #360]	@ (8002bec <HAL_RCC_ClockConfig+0x1f0>)
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d121      	bne.n	8002ad2 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8002a8e:	2301      	movs	r3, #1
 8002a90:	e0a6      	b.n	8002be0 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	685b      	ldr	r3, [r3, #4]
 8002a96:	2b02      	cmp	r3, #2
 8002a98:	d107      	bne.n	8002aaa <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002a9a:	4b54      	ldr	r3, [pc, #336]	@ (8002bec <HAL_RCC_ClockConfig+0x1f0>)
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d115      	bne.n	8002ad2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002aa6:	2301      	movs	r3, #1
 8002aa8:	e09a      	b.n	8002be0 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	685b      	ldr	r3, [r3, #4]
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d107      	bne.n	8002ac2 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002ab2:	4b4e      	ldr	r3, [pc, #312]	@ (8002bec <HAL_RCC_ClockConfig+0x1f0>)
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	f003 0302 	and.w	r3, r3, #2
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d109      	bne.n	8002ad2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002abe:	2301      	movs	r3, #1
 8002ac0:	e08e      	b.n	8002be0 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002ac2:	4b4a      	ldr	r3, [pc, #296]	@ (8002bec <HAL_RCC_ClockConfig+0x1f0>)
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d101      	bne.n	8002ad2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002ace:	2301      	movs	r3, #1
 8002ad0:	e086      	b.n	8002be0 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002ad2:	4b46      	ldr	r3, [pc, #280]	@ (8002bec <HAL_RCC_ClockConfig+0x1f0>)
 8002ad4:	689b      	ldr	r3, [r3, #8]
 8002ad6:	f023 0203 	bic.w	r2, r3, #3
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	685b      	ldr	r3, [r3, #4]
 8002ade:	4943      	ldr	r1, [pc, #268]	@ (8002bec <HAL_RCC_ClockConfig+0x1f0>)
 8002ae0:	4313      	orrs	r3, r2
 8002ae2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002ae4:	f7ff f86a 	bl	8001bbc <HAL_GetTick>
 8002ae8:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002aea:	e00a      	b.n	8002b02 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002aec:	f7ff f866 	bl	8001bbc <HAL_GetTick>
 8002af0:	4602      	mov	r2, r0
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	1ad3      	subs	r3, r2, r3
 8002af6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002afa:	4293      	cmp	r3, r2
 8002afc:	d901      	bls.n	8002b02 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8002afe:	2303      	movs	r3, #3
 8002b00:	e06e      	b.n	8002be0 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b02:	4b3a      	ldr	r3, [pc, #232]	@ (8002bec <HAL_RCC_ClockConfig+0x1f0>)
 8002b04:	689b      	ldr	r3, [r3, #8]
 8002b06:	f003 020c 	and.w	r2, r3, #12
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	685b      	ldr	r3, [r3, #4]
 8002b0e:	009b      	lsls	r3, r3, #2
 8002b10:	429a      	cmp	r2, r3
 8002b12:	d1eb      	bne.n	8002aec <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	f003 0302 	and.w	r3, r3, #2
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d010      	beq.n	8002b42 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	689a      	ldr	r2, [r3, #8]
 8002b24:	4b31      	ldr	r3, [pc, #196]	@ (8002bec <HAL_RCC_ClockConfig+0x1f0>)
 8002b26:	689b      	ldr	r3, [r3, #8]
 8002b28:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002b2c:	429a      	cmp	r2, r3
 8002b2e:	d208      	bcs.n	8002b42 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002b30:	4b2e      	ldr	r3, [pc, #184]	@ (8002bec <HAL_RCC_ClockConfig+0x1f0>)
 8002b32:	689b      	ldr	r3, [r3, #8]
 8002b34:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	689b      	ldr	r3, [r3, #8]
 8002b3c:	492b      	ldr	r1, [pc, #172]	@ (8002bec <HAL_RCC_ClockConfig+0x1f0>)
 8002b3e:	4313      	orrs	r3, r2
 8002b40:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002b42:	4b29      	ldr	r3, [pc, #164]	@ (8002be8 <HAL_RCC_ClockConfig+0x1ec>)
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	f003 0307 	and.w	r3, r3, #7
 8002b4a:	683a      	ldr	r2, [r7, #0]
 8002b4c:	429a      	cmp	r2, r3
 8002b4e:	d210      	bcs.n	8002b72 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b50:	4b25      	ldr	r3, [pc, #148]	@ (8002be8 <HAL_RCC_ClockConfig+0x1ec>)
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	f023 0207 	bic.w	r2, r3, #7
 8002b58:	4923      	ldr	r1, [pc, #140]	@ (8002be8 <HAL_RCC_ClockConfig+0x1ec>)
 8002b5a:	683b      	ldr	r3, [r7, #0]
 8002b5c:	4313      	orrs	r3, r2
 8002b5e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b60:	4b21      	ldr	r3, [pc, #132]	@ (8002be8 <HAL_RCC_ClockConfig+0x1ec>)
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	f003 0307 	and.w	r3, r3, #7
 8002b68:	683a      	ldr	r2, [r7, #0]
 8002b6a:	429a      	cmp	r2, r3
 8002b6c:	d001      	beq.n	8002b72 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8002b6e:	2301      	movs	r3, #1
 8002b70:	e036      	b.n	8002be0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	f003 0304 	and.w	r3, r3, #4
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d008      	beq.n	8002b90 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002b7e:	4b1b      	ldr	r3, [pc, #108]	@ (8002bec <HAL_RCC_ClockConfig+0x1f0>)
 8002b80:	689b      	ldr	r3, [r3, #8]
 8002b82:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	68db      	ldr	r3, [r3, #12]
 8002b8a:	4918      	ldr	r1, [pc, #96]	@ (8002bec <HAL_RCC_ClockConfig+0x1f0>)
 8002b8c:	4313      	orrs	r3, r2
 8002b8e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	f003 0308 	and.w	r3, r3, #8
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d009      	beq.n	8002bb0 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002b9c:	4b13      	ldr	r3, [pc, #76]	@ (8002bec <HAL_RCC_ClockConfig+0x1f0>)
 8002b9e:	689b      	ldr	r3, [r3, #8]
 8002ba0:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	691b      	ldr	r3, [r3, #16]
 8002ba8:	00db      	lsls	r3, r3, #3
 8002baa:	4910      	ldr	r1, [pc, #64]	@ (8002bec <HAL_RCC_ClockConfig+0x1f0>)
 8002bac:	4313      	orrs	r3, r2
 8002bae:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002bb0:	f000 f824 	bl	8002bfc <HAL_RCC_GetSysClockFreq>
 8002bb4:	4602      	mov	r2, r0
 8002bb6:	4b0d      	ldr	r3, [pc, #52]	@ (8002bec <HAL_RCC_ClockConfig+0x1f0>)
 8002bb8:	689b      	ldr	r3, [r3, #8]
 8002bba:	091b      	lsrs	r3, r3, #4
 8002bbc:	f003 030f 	and.w	r3, r3, #15
 8002bc0:	490b      	ldr	r1, [pc, #44]	@ (8002bf0 <HAL_RCC_ClockConfig+0x1f4>)
 8002bc2:	5ccb      	ldrb	r3, [r1, r3]
 8002bc4:	f003 031f 	and.w	r3, r3, #31
 8002bc8:	fa22 f303 	lsr.w	r3, r2, r3
 8002bcc:	4a09      	ldr	r2, [pc, #36]	@ (8002bf4 <HAL_RCC_ClockConfig+0x1f8>)
 8002bce:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002bd0:	4b09      	ldr	r3, [pc, #36]	@ (8002bf8 <HAL_RCC_ClockConfig+0x1fc>)
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	4618      	mov	r0, r3
 8002bd6:	f7fe fe3f 	bl	8001858 <HAL_InitTick>
 8002bda:	4603      	mov	r3, r0
 8002bdc:	72fb      	strb	r3, [r7, #11]

  return status;
 8002bde:	7afb      	ldrb	r3, [r7, #11]
}
 8002be0:	4618      	mov	r0, r3
 8002be2:	3710      	adds	r7, #16
 8002be4:	46bd      	mov	sp, r7
 8002be6:	bd80      	pop	{r7, pc}
 8002be8:	40022000 	.word	0x40022000
 8002bec:	40021000 	.word	0x40021000
 8002bf0:	08009458 	.word	0x08009458
 8002bf4:	20000018 	.word	0x20000018
 8002bf8:	2000001c 	.word	0x2000001c

08002bfc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002bfc:	b480      	push	{r7}
 8002bfe:	b089      	sub	sp, #36	@ 0x24
 8002c00:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002c02:	2300      	movs	r3, #0
 8002c04:	61fb      	str	r3, [r7, #28]
 8002c06:	2300      	movs	r3, #0
 8002c08:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002c0a:	4b3e      	ldr	r3, [pc, #248]	@ (8002d04 <HAL_RCC_GetSysClockFreq+0x108>)
 8002c0c:	689b      	ldr	r3, [r3, #8]
 8002c0e:	f003 030c 	and.w	r3, r3, #12
 8002c12:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002c14:	4b3b      	ldr	r3, [pc, #236]	@ (8002d04 <HAL_RCC_GetSysClockFreq+0x108>)
 8002c16:	68db      	ldr	r3, [r3, #12]
 8002c18:	f003 0303 	and.w	r3, r3, #3
 8002c1c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002c1e:	693b      	ldr	r3, [r7, #16]
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d005      	beq.n	8002c30 <HAL_RCC_GetSysClockFreq+0x34>
 8002c24:	693b      	ldr	r3, [r7, #16]
 8002c26:	2b0c      	cmp	r3, #12
 8002c28:	d121      	bne.n	8002c6e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	2b01      	cmp	r3, #1
 8002c2e:	d11e      	bne.n	8002c6e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002c30:	4b34      	ldr	r3, [pc, #208]	@ (8002d04 <HAL_RCC_GetSysClockFreq+0x108>)
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	f003 0308 	and.w	r3, r3, #8
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d107      	bne.n	8002c4c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002c3c:	4b31      	ldr	r3, [pc, #196]	@ (8002d04 <HAL_RCC_GetSysClockFreq+0x108>)
 8002c3e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002c42:	0a1b      	lsrs	r3, r3, #8
 8002c44:	f003 030f 	and.w	r3, r3, #15
 8002c48:	61fb      	str	r3, [r7, #28]
 8002c4a:	e005      	b.n	8002c58 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002c4c:	4b2d      	ldr	r3, [pc, #180]	@ (8002d04 <HAL_RCC_GetSysClockFreq+0x108>)
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	091b      	lsrs	r3, r3, #4
 8002c52:	f003 030f 	and.w	r3, r3, #15
 8002c56:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002c58:	4a2b      	ldr	r2, [pc, #172]	@ (8002d08 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002c5a:	69fb      	ldr	r3, [r7, #28]
 8002c5c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c60:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002c62:	693b      	ldr	r3, [r7, #16]
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d10d      	bne.n	8002c84 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002c68:	69fb      	ldr	r3, [r7, #28]
 8002c6a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002c6c:	e00a      	b.n	8002c84 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002c6e:	693b      	ldr	r3, [r7, #16]
 8002c70:	2b04      	cmp	r3, #4
 8002c72:	d102      	bne.n	8002c7a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002c74:	4b25      	ldr	r3, [pc, #148]	@ (8002d0c <HAL_RCC_GetSysClockFreq+0x110>)
 8002c76:	61bb      	str	r3, [r7, #24]
 8002c78:	e004      	b.n	8002c84 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002c7a:	693b      	ldr	r3, [r7, #16]
 8002c7c:	2b08      	cmp	r3, #8
 8002c7e:	d101      	bne.n	8002c84 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002c80:	4b23      	ldr	r3, [pc, #140]	@ (8002d10 <HAL_RCC_GetSysClockFreq+0x114>)
 8002c82:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002c84:	693b      	ldr	r3, [r7, #16]
 8002c86:	2b0c      	cmp	r3, #12
 8002c88:	d134      	bne.n	8002cf4 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002c8a:	4b1e      	ldr	r3, [pc, #120]	@ (8002d04 <HAL_RCC_GetSysClockFreq+0x108>)
 8002c8c:	68db      	ldr	r3, [r3, #12]
 8002c8e:	f003 0303 	and.w	r3, r3, #3
 8002c92:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002c94:	68bb      	ldr	r3, [r7, #8]
 8002c96:	2b02      	cmp	r3, #2
 8002c98:	d003      	beq.n	8002ca2 <HAL_RCC_GetSysClockFreq+0xa6>
 8002c9a:	68bb      	ldr	r3, [r7, #8]
 8002c9c:	2b03      	cmp	r3, #3
 8002c9e:	d003      	beq.n	8002ca8 <HAL_RCC_GetSysClockFreq+0xac>
 8002ca0:	e005      	b.n	8002cae <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002ca2:	4b1a      	ldr	r3, [pc, #104]	@ (8002d0c <HAL_RCC_GetSysClockFreq+0x110>)
 8002ca4:	617b      	str	r3, [r7, #20]
      break;
 8002ca6:	e005      	b.n	8002cb4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002ca8:	4b19      	ldr	r3, [pc, #100]	@ (8002d10 <HAL_RCC_GetSysClockFreq+0x114>)
 8002caa:	617b      	str	r3, [r7, #20]
      break;
 8002cac:	e002      	b.n	8002cb4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002cae:	69fb      	ldr	r3, [r7, #28]
 8002cb0:	617b      	str	r3, [r7, #20]
      break;
 8002cb2:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002cb4:	4b13      	ldr	r3, [pc, #76]	@ (8002d04 <HAL_RCC_GetSysClockFreq+0x108>)
 8002cb6:	68db      	ldr	r3, [r3, #12]
 8002cb8:	091b      	lsrs	r3, r3, #4
 8002cba:	f003 0307 	and.w	r3, r3, #7
 8002cbe:	3301      	adds	r3, #1
 8002cc0:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002cc2:	4b10      	ldr	r3, [pc, #64]	@ (8002d04 <HAL_RCC_GetSysClockFreq+0x108>)
 8002cc4:	68db      	ldr	r3, [r3, #12]
 8002cc6:	0a1b      	lsrs	r3, r3, #8
 8002cc8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002ccc:	697a      	ldr	r2, [r7, #20]
 8002cce:	fb03 f202 	mul.w	r2, r3, r2
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	fbb2 f3f3 	udiv	r3, r2, r3
 8002cd8:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002cda:	4b0a      	ldr	r3, [pc, #40]	@ (8002d04 <HAL_RCC_GetSysClockFreq+0x108>)
 8002cdc:	68db      	ldr	r3, [r3, #12]
 8002cde:	0e5b      	lsrs	r3, r3, #25
 8002ce0:	f003 0303 	and.w	r3, r3, #3
 8002ce4:	3301      	adds	r3, #1
 8002ce6:	005b      	lsls	r3, r3, #1
 8002ce8:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002cea:	697a      	ldr	r2, [r7, #20]
 8002cec:	683b      	ldr	r3, [r7, #0]
 8002cee:	fbb2 f3f3 	udiv	r3, r2, r3
 8002cf2:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002cf4:	69bb      	ldr	r3, [r7, #24]
}
 8002cf6:	4618      	mov	r0, r3
 8002cf8:	3724      	adds	r7, #36	@ 0x24
 8002cfa:	46bd      	mov	sp, r7
 8002cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d00:	4770      	bx	lr
 8002d02:	bf00      	nop
 8002d04:	40021000 	.word	0x40021000
 8002d08:	08009470 	.word	0x08009470
 8002d0c:	00f42400 	.word	0x00f42400
 8002d10:	007a1200 	.word	0x007a1200

08002d14 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002d14:	b480      	push	{r7}
 8002d16:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002d18:	4b03      	ldr	r3, [pc, #12]	@ (8002d28 <HAL_RCC_GetHCLKFreq+0x14>)
 8002d1a:	681b      	ldr	r3, [r3, #0]
}
 8002d1c:	4618      	mov	r0, r3
 8002d1e:	46bd      	mov	sp, r7
 8002d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d24:	4770      	bx	lr
 8002d26:	bf00      	nop
 8002d28:	20000018 	.word	0x20000018

08002d2c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002d2c:	b580      	push	{r7, lr}
 8002d2e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002d30:	f7ff fff0 	bl	8002d14 <HAL_RCC_GetHCLKFreq>
 8002d34:	4602      	mov	r2, r0
 8002d36:	4b06      	ldr	r3, [pc, #24]	@ (8002d50 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002d38:	689b      	ldr	r3, [r3, #8]
 8002d3a:	0a1b      	lsrs	r3, r3, #8
 8002d3c:	f003 0307 	and.w	r3, r3, #7
 8002d40:	4904      	ldr	r1, [pc, #16]	@ (8002d54 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002d42:	5ccb      	ldrb	r3, [r1, r3]
 8002d44:	f003 031f 	and.w	r3, r3, #31
 8002d48:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002d4c:	4618      	mov	r0, r3
 8002d4e:	bd80      	pop	{r7, pc}
 8002d50:	40021000 	.word	0x40021000
 8002d54:	08009468 	.word	0x08009468

08002d58 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002d58:	b580      	push	{r7, lr}
 8002d5a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002d5c:	f7ff ffda 	bl	8002d14 <HAL_RCC_GetHCLKFreq>
 8002d60:	4602      	mov	r2, r0
 8002d62:	4b06      	ldr	r3, [pc, #24]	@ (8002d7c <HAL_RCC_GetPCLK2Freq+0x24>)
 8002d64:	689b      	ldr	r3, [r3, #8]
 8002d66:	0adb      	lsrs	r3, r3, #11
 8002d68:	f003 0307 	and.w	r3, r3, #7
 8002d6c:	4904      	ldr	r1, [pc, #16]	@ (8002d80 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002d6e:	5ccb      	ldrb	r3, [r1, r3]
 8002d70:	f003 031f 	and.w	r3, r3, #31
 8002d74:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002d78:	4618      	mov	r0, r3
 8002d7a:	bd80      	pop	{r7, pc}
 8002d7c:	40021000 	.word	0x40021000
 8002d80:	08009468 	.word	0x08009468

08002d84 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002d84:	b480      	push	{r7}
 8002d86:	b083      	sub	sp, #12
 8002d88:	af00      	add	r7, sp, #0
 8002d8a:	6078      	str	r0, [r7, #4]
 8002d8c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	220f      	movs	r2, #15
 8002d92:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8002d94:	4b12      	ldr	r3, [pc, #72]	@ (8002de0 <HAL_RCC_GetClockConfig+0x5c>)
 8002d96:	689b      	ldr	r3, [r3, #8]
 8002d98:	f003 0203 	and.w	r2, r3, #3
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8002da0:	4b0f      	ldr	r3, [pc, #60]	@ (8002de0 <HAL_RCC_GetClockConfig+0x5c>)
 8002da2:	689b      	ldr	r3, [r3, #8]
 8002da4:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8002dac:	4b0c      	ldr	r3, [pc, #48]	@ (8002de0 <HAL_RCC_GetClockConfig+0x5c>)
 8002dae:	689b      	ldr	r3, [r3, #8]
 8002db0:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8002db8:	4b09      	ldr	r3, [pc, #36]	@ (8002de0 <HAL_RCC_GetClockConfig+0x5c>)
 8002dba:	689b      	ldr	r3, [r3, #8]
 8002dbc:	08db      	lsrs	r3, r3, #3
 8002dbe:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8002dc6:	4b07      	ldr	r3, [pc, #28]	@ (8002de4 <HAL_RCC_GetClockConfig+0x60>)
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f003 0207 	and.w	r2, r3, #7
 8002dce:	683b      	ldr	r3, [r7, #0]
 8002dd0:	601a      	str	r2, [r3, #0]
}
 8002dd2:	bf00      	nop
 8002dd4:	370c      	adds	r7, #12
 8002dd6:	46bd      	mov	sp, r7
 8002dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ddc:	4770      	bx	lr
 8002dde:	bf00      	nop
 8002de0:	40021000 	.word	0x40021000
 8002de4:	40022000 	.word	0x40022000

08002de8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002de8:	b580      	push	{r7, lr}
 8002dea:	b086      	sub	sp, #24
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002df0:	2300      	movs	r3, #0
 8002df2:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002df4:	4b2a      	ldr	r3, [pc, #168]	@ (8002ea0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002df6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002df8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d003      	beq.n	8002e08 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002e00:	f7ff f9bc 	bl	800217c <HAL_PWREx_GetVoltageRange>
 8002e04:	6178      	str	r0, [r7, #20]
 8002e06:	e014      	b.n	8002e32 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002e08:	4b25      	ldr	r3, [pc, #148]	@ (8002ea0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002e0a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e0c:	4a24      	ldr	r2, [pc, #144]	@ (8002ea0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002e0e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002e12:	6593      	str	r3, [r2, #88]	@ 0x58
 8002e14:	4b22      	ldr	r3, [pc, #136]	@ (8002ea0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002e16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e18:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e1c:	60fb      	str	r3, [r7, #12]
 8002e1e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002e20:	f7ff f9ac 	bl	800217c <HAL_PWREx_GetVoltageRange>
 8002e24:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002e26:	4b1e      	ldr	r3, [pc, #120]	@ (8002ea0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002e28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e2a:	4a1d      	ldr	r2, [pc, #116]	@ (8002ea0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002e2c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002e30:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002e32:	697b      	ldr	r3, [r7, #20]
 8002e34:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002e38:	d10b      	bne.n	8002e52 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	2b80      	cmp	r3, #128	@ 0x80
 8002e3e:	d919      	bls.n	8002e74 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	2ba0      	cmp	r3, #160	@ 0xa0
 8002e44:	d902      	bls.n	8002e4c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002e46:	2302      	movs	r3, #2
 8002e48:	613b      	str	r3, [r7, #16]
 8002e4a:	e013      	b.n	8002e74 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002e4c:	2301      	movs	r3, #1
 8002e4e:	613b      	str	r3, [r7, #16]
 8002e50:	e010      	b.n	8002e74 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	2b80      	cmp	r3, #128	@ 0x80
 8002e56:	d902      	bls.n	8002e5e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002e58:	2303      	movs	r3, #3
 8002e5a:	613b      	str	r3, [r7, #16]
 8002e5c:	e00a      	b.n	8002e74 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	2b80      	cmp	r3, #128	@ 0x80
 8002e62:	d102      	bne.n	8002e6a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002e64:	2302      	movs	r3, #2
 8002e66:	613b      	str	r3, [r7, #16]
 8002e68:	e004      	b.n	8002e74 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	2b70      	cmp	r3, #112	@ 0x70
 8002e6e:	d101      	bne.n	8002e74 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002e70:	2301      	movs	r3, #1
 8002e72:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002e74:	4b0b      	ldr	r3, [pc, #44]	@ (8002ea4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	f023 0207 	bic.w	r2, r3, #7
 8002e7c:	4909      	ldr	r1, [pc, #36]	@ (8002ea4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002e7e:	693b      	ldr	r3, [r7, #16]
 8002e80:	4313      	orrs	r3, r2
 8002e82:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002e84:	4b07      	ldr	r3, [pc, #28]	@ (8002ea4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	f003 0307 	and.w	r3, r3, #7
 8002e8c:	693a      	ldr	r2, [r7, #16]
 8002e8e:	429a      	cmp	r2, r3
 8002e90:	d001      	beq.n	8002e96 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002e92:	2301      	movs	r3, #1
 8002e94:	e000      	b.n	8002e98 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002e96:	2300      	movs	r3, #0
}
 8002e98:	4618      	mov	r0, r3
 8002e9a:	3718      	adds	r7, #24
 8002e9c:	46bd      	mov	sp, r7
 8002e9e:	bd80      	pop	{r7, pc}
 8002ea0:	40021000 	.word	0x40021000
 8002ea4:	40022000 	.word	0x40022000

08002ea8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002ea8:	b580      	push	{r7, lr}
 8002eaa:	b086      	sub	sp, #24
 8002eac:	af00      	add	r7, sp, #0
 8002eae:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002eb0:	2300      	movs	r3, #0
 8002eb2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002eb4:	2300      	movs	r3, #0
 8002eb6:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d041      	beq.n	8002f48 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002ec8:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002ecc:	d02a      	beq.n	8002f24 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8002ece:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002ed2:	d824      	bhi.n	8002f1e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002ed4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002ed8:	d008      	beq.n	8002eec <HAL_RCCEx_PeriphCLKConfig+0x44>
 8002eda:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002ede:	d81e      	bhi.n	8002f1e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d00a      	beq.n	8002efa <HAL_RCCEx_PeriphCLKConfig+0x52>
 8002ee4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002ee8:	d010      	beq.n	8002f0c <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002eea:	e018      	b.n	8002f1e <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002eec:	4b86      	ldr	r3, [pc, #536]	@ (8003108 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002eee:	68db      	ldr	r3, [r3, #12]
 8002ef0:	4a85      	ldr	r2, [pc, #532]	@ (8003108 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ef2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ef6:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002ef8:	e015      	b.n	8002f26 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	3304      	adds	r3, #4
 8002efe:	2100      	movs	r1, #0
 8002f00:	4618      	mov	r0, r3
 8002f02:	f000 fabb 	bl	800347c <RCCEx_PLLSAI1_Config>
 8002f06:	4603      	mov	r3, r0
 8002f08:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002f0a:	e00c      	b.n	8002f26 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	3320      	adds	r3, #32
 8002f10:	2100      	movs	r1, #0
 8002f12:	4618      	mov	r0, r3
 8002f14:	f000 fba6 	bl	8003664 <RCCEx_PLLSAI2_Config>
 8002f18:	4603      	mov	r3, r0
 8002f1a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002f1c:	e003      	b.n	8002f26 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002f1e:	2301      	movs	r3, #1
 8002f20:	74fb      	strb	r3, [r7, #19]
      break;
 8002f22:	e000      	b.n	8002f26 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8002f24:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002f26:	7cfb      	ldrb	r3, [r7, #19]
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d10b      	bne.n	8002f44 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002f2c:	4b76      	ldr	r3, [pc, #472]	@ (8003108 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f32:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002f3a:	4973      	ldr	r1, [pc, #460]	@ (8003108 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f3c:	4313      	orrs	r3, r2
 8002f3e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8002f42:	e001      	b.n	8002f48 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002f44:	7cfb      	ldrb	r3, [r7, #19]
 8002f46:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d041      	beq.n	8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002f58:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002f5c:	d02a      	beq.n	8002fb4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8002f5e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002f62:	d824      	bhi.n	8002fae <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002f64:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002f68:	d008      	beq.n	8002f7c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8002f6a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002f6e:	d81e      	bhi.n	8002fae <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d00a      	beq.n	8002f8a <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8002f74:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002f78:	d010      	beq.n	8002f9c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002f7a:	e018      	b.n	8002fae <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002f7c:	4b62      	ldr	r3, [pc, #392]	@ (8003108 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f7e:	68db      	ldr	r3, [r3, #12]
 8002f80:	4a61      	ldr	r2, [pc, #388]	@ (8003108 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f82:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f86:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002f88:	e015      	b.n	8002fb6 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	3304      	adds	r3, #4
 8002f8e:	2100      	movs	r1, #0
 8002f90:	4618      	mov	r0, r3
 8002f92:	f000 fa73 	bl	800347c <RCCEx_PLLSAI1_Config>
 8002f96:	4603      	mov	r3, r0
 8002f98:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002f9a:	e00c      	b.n	8002fb6 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	3320      	adds	r3, #32
 8002fa0:	2100      	movs	r1, #0
 8002fa2:	4618      	mov	r0, r3
 8002fa4:	f000 fb5e 	bl	8003664 <RCCEx_PLLSAI2_Config>
 8002fa8:	4603      	mov	r3, r0
 8002faa:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002fac:	e003      	b.n	8002fb6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002fae:	2301      	movs	r3, #1
 8002fb0:	74fb      	strb	r3, [r7, #19]
      break;
 8002fb2:	e000      	b.n	8002fb6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8002fb4:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002fb6:	7cfb      	ldrb	r3, [r7, #19]
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d10b      	bne.n	8002fd4 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002fbc:	4b52      	ldr	r3, [pc, #328]	@ (8003108 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002fbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002fc2:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002fca:	494f      	ldr	r1, [pc, #316]	@ (8003108 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002fcc:	4313      	orrs	r3, r2
 8002fce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8002fd2:	e001      	b.n	8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002fd4:	7cfb      	ldrb	r3, [r7, #19]
 8002fd6:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	f000 80a0 	beq.w	8003126 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002fe6:	2300      	movs	r3, #0
 8002fe8:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002fea:	4b47      	ldr	r3, [pc, #284]	@ (8003108 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002fec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002fee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d101      	bne.n	8002ffa <HAL_RCCEx_PeriphCLKConfig+0x152>
 8002ff6:	2301      	movs	r3, #1
 8002ff8:	e000      	b.n	8002ffc <HAL_RCCEx_PeriphCLKConfig+0x154>
 8002ffa:	2300      	movs	r3, #0
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d00d      	beq.n	800301c <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003000:	4b41      	ldr	r3, [pc, #260]	@ (8003108 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003002:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003004:	4a40      	ldr	r2, [pc, #256]	@ (8003108 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003006:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800300a:	6593      	str	r3, [r2, #88]	@ 0x58
 800300c:	4b3e      	ldr	r3, [pc, #248]	@ (8003108 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800300e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003010:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003014:	60bb      	str	r3, [r7, #8]
 8003016:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003018:	2301      	movs	r3, #1
 800301a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800301c:	4b3b      	ldr	r3, [pc, #236]	@ (800310c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	4a3a      	ldr	r2, [pc, #232]	@ (800310c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003022:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003026:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003028:	f7fe fdc8 	bl	8001bbc <HAL_GetTick>
 800302c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800302e:	e009      	b.n	8003044 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003030:	f7fe fdc4 	bl	8001bbc <HAL_GetTick>
 8003034:	4602      	mov	r2, r0
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	1ad3      	subs	r3, r2, r3
 800303a:	2b02      	cmp	r3, #2
 800303c:	d902      	bls.n	8003044 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800303e:	2303      	movs	r3, #3
 8003040:	74fb      	strb	r3, [r7, #19]
        break;
 8003042:	e005      	b.n	8003050 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003044:	4b31      	ldr	r3, [pc, #196]	@ (800310c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800304c:	2b00      	cmp	r3, #0
 800304e:	d0ef      	beq.n	8003030 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8003050:	7cfb      	ldrb	r3, [r7, #19]
 8003052:	2b00      	cmp	r3, #0
 8003054:	d15c      	bne.n	8003110 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003056:	4b2c      	ldr	r3, [pc, #176]	@ (8003108 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003058:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800305c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003060:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003062:	697b      	ldr	r3, [r7, #20]
 8003064:	2b00      	cmp	r3, #0
 8003066:	d01f      	beq.n	80030a8 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800306e:	697a      	ldr	r2, [r7, #20]
 8003070:	429a      	cmp	r2, r3
 8003072:	d019      	beq.n	80030a8 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003074:	4b24      	ldr	r3, [pc, #144]	@ (8003108 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003076:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800307a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800307e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003080:	4b21      	ldr	r3, [pc, #132]	@ (8003108 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003082:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003086:	4a20      	ldr	r2, [pc, #128]	@ (8003108 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003088:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800308c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003090:	4b1d      	ldr	r3, [pc, #116]	@ (8003108 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003092:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003096:	4a1c      	ldr	r2, [pc, #112]	@ (8003108 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003098:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800309c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80030a0:	4a19      	ldr	r2, [pc, #100]	@ (8003108 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80030a2:	697b      	ldr	r3, [r7, #20]
 80030a4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80030a8:	697b      	ldr	r3, [r7, #20]
 80030aa:	f003 0301 	and.w	r3, r3, #1
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d016      	beq.n	80030e0 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030b2:	f7fe fd83 	bl	8001bbc <HAL_GetTick>
 80030b6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80030b8:	e00b      	b.n	80030d2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80030ba:	f7fe fd7f 	bl	8001bbc <HAL_GetTick>
 80030be:	4602      	mov	r2, r0
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	1ad3      	subs	r3, r2, r3
 80030c4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80030c8:	4293      	cmp	r3, r2
 80030ca:	d902      	bls.n	80030d2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80030cc:	2303      	movs	r3, #3
 80030ce:	74fb      	strb	r3, [r7, #19]
            break;
 80030d0:	e006      	b.n	80030e0 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80030d2:	4b0d      	ldr	r3, [pc, #52]	@ (8003108 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80030d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80030d8:	f003 0302 	and.w	r3, r3, #2
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d0ec      	beq.n	80030ba <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80030e0:	7cfb      	ldrb	r3, [r7, #19]
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d10c      	bne.n	8003100 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80030e6:	4b08      	ldr	r3, [pc, #32]	@ (8003108 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80030e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80030ec:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80030f6:	4904      	ldr	r1, [pc, #16]	@ (8003108 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80030f8:	4313      	orrs	r3, r2
 80030fa:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80030fe:	e009      	b.n	8003114 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003100:	7cfb      	ldrb	r3, [r7, #19]
 8003102:	74bb      	strb	r3, [r7, #18]
 8003104:	e006      	b.n	8003114 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8003106:	bf00      	nop
 8003108:	40021000 	.word	0x40021000
 800310c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003110:	7cfb      	ldrb	r3, [r7, #19]
 8003112:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003114:	7c7b      	ldrb	r3, [r7, #17]
 8003116:	2b01      	cmp	r3, #1
 8003118:	d105      	bne.n	8003126 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800311a:	4b9e      	ldr	r3, [pc, #632]	@ (8003394 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800311c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800311e:	4a9d      	ldr	r2, [pc, #628]	@ (8003394 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003120:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003124:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	f003 0301 	and.w	r3, r3, #1
 800312e:	2b00      	cmp	r3, #0
 8003130:	d00a      	beq.n	8003148 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003132:	4b98      	ldr	r3, [pc, #608]	@ (8003394 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003134:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003138:	f023 0203 	bic.w	r2, r3, #3
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003140:	4994      	ldr	r1, [pc, #592]	@ (8003394 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003142:	4313      	orrs	r3, r2
 8003144:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	f003 0302 	and.w	r3, r3, #2
 8003150:	2b00      	cmp	r3, #0
 8003152:	d00a      	beq.n	800316a <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003154:	4b8f      	ldr	r3, [pc, #572]	@ (8003394 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003156:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800315a:	f023 020c 	bic.w	r2, r3, #12
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003162:	498c      	ldr	r1, [pc, #560]	@ (8003394 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003164:	4313      	orrs	r3, r2
 8003166:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	f003 0304 	and.w	r3, r3, #4
 8003172:	2b00      	cmp	r3, #0
 8003174:	d00a      	beq.n	800318c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003176:	4b87      	ldr	r3, [pc, #540]	@ (8003394 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003178:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800317c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003184:	4983      	ldr	r1, [pc, #524]	@ (8003394 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003186:	4313      	orrs	r3, r2
 8003188:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	f003 0308 	and.w	r3, r3, #8
 8003194:	2b00      	cmp	r3, #0
 8003196:	d00a      	beq.n	80031ae <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003198:	4b7e      	ldr	r3, [pc, #504]	@ (8003394 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800319a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800319e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031a6:	497b      	ldr	r1, [pc, #492]	@ (8003394 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031a8:	4313      	orrs	r3, r2
 80031aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	f003 0310 	and.w	r3, r3, #16
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d00a      	beq.n	80031d0 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80031ba:	4b76      	ldr	r3, [pc, #472]	@ (8003394 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031c0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80031c8:	4972      	ldr	r1, [pc, #456]	@ (8003394 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031ca:	4313      	orrs	r3, r2
 80031cc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	f003 0320 	and.w	r3, r3, #32
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d00a      	beq.n	80031f2 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80031dc:	4b6d      	ldr	r3, [pc, #436]	@ (8003394 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031e2:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80031ea:	496a      	ldr	r1, [pc, #424]	@ (8003394 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031ec:	4313      	orrs	r3, r2
 80031ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d00a      	beq.n	8003214 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80031fe:	4b65      	ldr	r3, [pc, #404]	@ (8003394 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003200:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003204:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800320c:	4961      	ldr	r1, [pc, #388]	@ (8003394 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800320e:	4313      	orrs	r3, r2
 8003210:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800321c:	2b00      	cmp	r3, #0
 800321e:	d00a      	beq.n	8003236 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003220:	4b5c      	ldr	r3, [pc, #368]	@ (8003394 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003222:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003226:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800322e:	4959      	ldr	r1, [pc, #356]	@ (8003394 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003230:	4313      	orrs	r3, r2
 8003232:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800323e:	2b00      	cmp	r3, #0
 8003240:	d00a      	beq.n	8003258 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003242:	4b54      	ldr	r3, [pc, #336]	@ (8003394 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003244:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003248:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003250:	4950      	ldr	r1, [pc, #320]	@ (8003394 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003252:	4313      	orrs	r3, r2
 8003254:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003260:	2b00      	cmp	r3, #0
 8003262:	d00a      	beq.n	800327a <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003264:	4b4b      	ldr	r3, [pc, #300]	@ (8003394 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003266:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800326a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003272:	4948      	ldr	r1, [pc, #288]	@ (8003394 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003274:	4313      	orrs	r3, r2
 8003276:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003282:	2b00      	cmp	r3, #0
 8003284:	d00a      	beq.n	800329c <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003286:	4b43      	ldr	r3, [pc, #268]	@ (8003394 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003288:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800328c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003294:	493f      	ldr	r1, [pc, #252]	@ (8003394 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003296:	4313      	orrs	r3, r2
 8003298:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d028      	beq.n	80032fa <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80032a8:	4b3a      	ldr	r3, [pc, #232]	@ (8003394 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80032aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032ae:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80032b6:	4937      	ldr	r1, [pc, #220]	@ (8003394 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80032b8:	4313      	orrs	r3, r2
 80032ba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80032c2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80032c6:	d106      	bne.n	80032d6 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80032c8:	4b32      	ldr	r3, [pc, #200]	@ (8003394 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80032ca:	68db      	ldr	r3, [r3, #12]
 80032cc:	4a31      	ldr	r2, [pc, #196]	@ (8003394 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80032ce:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80032d2:	60d3      	str	r3, [r2, #12]
 80032d4:	e011      	b.n	80032fa <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80032da:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80032de:	d10c      	bne.n	80032fa <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	3304      	adds	r3, #4
 80032e4:	2101      	movs	r1, #1
 80032e6:	4618      	mov	r0, r3
 80032e8:	f000 f8c8 	bl	800347c <RCCEx_PLLSAI1_Config>
 80032ec:	4603      	mov	r3, r0
 80032ee:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80032f0:	7cfb      	ldrb	r3, [r7, #19]
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d001      	beq.n	80032fa <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 80032f6:	7cfb      	ldrb	r3, [r7, #19]
 80032f8:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003302:	2b00      	cmp	r3, #0
 8003304:	d028      	beq.n	8003358 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003306:	4b23      	ldr	r3, [pc, #140]	@ (8003394 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003308:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800330c:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003314:	491f      	ldr	r1, [pc, #124]	@ (8003394 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003316:	4313      	orrs	r3, r2
 8003318:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003320:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003324:	d106      	bne.n	8003334 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003326:	4b1b      	ldr	r3, [pc, #108]	@ (8003394 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003328:	68db      	ldr	r3, [r3, #12]
 800332a:	4a1a      	ldr	r2, [pc, #104]	@ (8003394 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800332c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003330:	60d3      	str	r3, [r2, #12]
 8003332:	e011      	b.n	8003358 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003338:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800333c:	d10c      	bne.n	8003358 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	3304      	adds	r3, #4
 8003342:	2101      	movs	r1, #1
 8003344:	4618      	mov	r0, r3
 8003346:	f000 f899 	bl	800347c <RCCEx_PLLSAI1_Config>
 800334a:	4603      	mov	r3, r0
 800334c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800334e:	7cfb      	ldrb	r3, [r7, #19]
 8003350:	2b00      	cmp	r3, #0
 8003352:	d001      	beq.n	8003358 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8003354:	7cfb      	ldrb	r3, [r7, #19]
 8003356:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003360:	2b00      	cmp	r3, #0
 8003362:	d02b      	beq.n	80033bc <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003364:	4b0b      	ldr	r3, [pc, #44]	@ (8003394 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003366:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800336a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003372:	4908      	ldr	r1, [pc, #32]	@ (8003394 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003374:	4313      	orrs	r3, r2
 8003376:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800337e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003382:	d109      	bne.n	8003398 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003384:	4b03      	ldr	r3, [pc, #12]	@ (8003394 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003386:	68db      	ldr	r3, [r3, #12]
 8003388:	4a02      	ldr	r2, [pc, #8]	@ (8003394 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800338a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800338e:	60d3      	str	r3, [r2, #12]
 8003390:	e014      	b.n	80033bc <HAL_RCCEx_PeriphCLKConfig+0x514>
 8003392:	bf00      	nop
 8003394:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800339c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80033a0:	d10c      	bne.n	80033bc <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	3304      	adds	r3, #4
 80033a6:	2101      	movs	r1, #1
 80033a8:	4618      	mov	r0, r3
 80033aa:	f000 f867 	bl	800347c <RCCEx_PLLSAI1_Config>
 80033ae:	4603      	mov	r3, r0
 80033b0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80033b2:	7cfb      	ldrb	r3, [r7, #19]
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d001      	beq.n	80033bc <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80033b8:	7cfb      	ldrb	r3, [r7, #19]
 80033ba:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d02f      	beq.n	8003428 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80033c8:	4b2b      	ldr	r3, [pc, #172]	@ (8003478 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80033ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033ce:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80033d6:	4928      	ldr	r1, [pc, #160]	@ (8003478 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80033d8:	4313      	orrs	r3, r2
 80033da:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80033e2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80033e6:	d10d      	bne.n	8003404 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	3304      	adds	r3, #4
 80033ec:	2102      	movs	r1, #2
 80033ee:	4618      	mov	r0, r3
 80033f0:	f000 f844 	bl	800347c <RCCEx_PLLSAI1_Config>
 80033f4:	4603      	mov	r3, r0
 80033f6:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80033f8:	7cfb      	ldrb	r3, [r7, #19]
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d014      	beq.n	8003428 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80033fe:	7cfb      	ldrb	r3, [r7, #19]
 8003400:	74bb      	strb	r3, [r7, #18]
 8003402:	e011      	b.n	8003428 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003408:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800340c:	d10c      	bne.n	8003428 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	3320      	adds	r3, #32
 8003412:	2102      	movs	r1, #2
 8003414:	4618      	mov	r0, r3
 8003416:	f000 f925 	bl	8003664 <RCCEx_PLLSAI2_Config>
 800341a:	4603      	mov	r3, r0
 800341c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800341e:	7cfb      	ldrb	r3, [r7, #19]
 8003420:	2b00      	cmp	r3, #0
 8003422:	d001      	beq.n	8003428 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003424:	7cfb      	ldrb	r3, [r7, #19]
 8003426:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003430:	2b00      	cmp	r3, #0
 8003432:	d00a      	beq.n	800344a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003434:	4b10      	ldr	r3, [pc, #64]	@ (8003478 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003436:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800343a:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003442:	490d      	ldr	r1, [pc, #52]	@ (8003478 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003444:	4313      	orrs	r3, r2
 8003446:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003452:	2b00      	cmp	r3, #0
 8003454:	d00b      	beq.n	800346e <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003456:	4b08      	ldr	r3, [pc, #32]	@ (8003478 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003458:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800345c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003466:	4904      	ldr	r1, [pc, #16]	@ (8003478 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003468:	4313      	orrs	r3, r2
 800346a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800346e:	7cbb      	ldrb	r3, [r7, #18]
}
 8003470:	4618      	mov	r0, r3
 8003472:	3718      	adds	r7, #24
 8003474:	46bd      	mov	sp, r7
 8003476:	bd80      	pop	{r7, pc}
 8003478:	40021000 	.word	0x40021000

0800347c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800347c:	b580      	push	{r7, lr}
 800347e:	b084      	sub	sp, #16
 8003480:	af00      	add	r7, sp, #0
 8003482:	6078      	str	r0, [r7, #4]
 8003484:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003486:	2300      	movs	r3, #0
 8003488:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800348a:	4b75      	ldr	r3, [pc, #468]	@ (8003660 <RCCEx_PLLSAI1_Config+0x1e4>)
 800348c:	68db      	ldr	r3, [r3, #12]
 800348e:	f003 0303 	and.w	r3, r3, #3
 8003492:	2b00      	cmp	r3, #0
 8003494:	d018      	beq.n	80034c8 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003496:	4b72      	ldr	r3, [pc, #456]	@ (8003660 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003498:	68db      	ldr	r3, [r3, #12]
 800349a:	f003 0203 	and.w	r2, r3, #3
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	429a      	cmp	r2, r3
 80034a4:	d10d      	bne.n	80034c2 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
       ||
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d009      	beq.n	80034c2 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80034ae:	4b6c      	ldr	r3, [pc, #432]	@ (8003660 <RCCEx_PLLSAI1_Config+0x1e4>)
 80034b0:	68db      	ldr	r3, [r3, #12]
 80034b2:	091b      	lsrs	r3, r3, #4
 80034b4:	f003 0307 	and.w	r3, r3, #7
 80034b8:	1c5a      	adds	r2, r3, #1
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	685b      	ldr	r3, [r3, #4]
       ||
 80034be:	429a      	cmp	r2, r3
 80034c0:	d047      	beq.n	8003552 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80034c2:	2301      	movs	r3, #1
 80034c4:	73fb      	strb	r3, [r7, #15]
 80034c6:	e044      	b.n	8003552 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	2b03      	cmp	r3, #3
 80034ce:	d018      	beq.n	8003502 <RCCEx_PLLSAI1_Config+0x86>
 80034d0:	2b03      	cmp	r3, #3
 80034d2:	d825      	bhi.n	8003520 <RCCEx_PLLSAI1_Config+0xa4>
 80034d4:	2b01      	cmp	r3, #1
 80034d6:	d002      	beq.n	80034de <RCCEx_PLLSAI1_Config+0x62>
 80034d8:	2b02      	cmp	r3, #2
 80034da:	d009      	beq.n	80034f0 <RCCEx_PLLSAI1_Config+0x74>
 80034dc:	e020      	b.n	8003520 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80034de:	4b60      	ldr	r3, [pc, #384]	@ (8003660 <RCCEx_PLLSAI1_Config+0x1e4>)
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	f003 0302 	and.w	r3, r3, #2
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d11d      	bne.n	8003526 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80034ea:	2301      	movs	r3, #1
 80034ec:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80034ee:	e01a      	b.n	8003526 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80034f0:	4b5b      	ldr	r3, [pc, #364]	@ (8003660 <RCCEx_PLLSAI1_Config+0x1e4>)
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d116      	bne.n	800352a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80034fc:	2301      	movs	r3, #1
 80034fe:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003500:	e013      	b.n	800352a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003502:	4b57      	ldr	r3, [pc, #348]	@ (8003660 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800350a:	2b00      	cmp	r3, #0
 800350c:	d10f      	bne.n	800352e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800350e:	4b54      	ldr	r3, [pc, #336]	@ (8003660 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003516:	2b00      	cmp	r3, #0
 8003518:	d109      	bne.n	800352e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800351a:	2301      	movs	r3, #1
 800351c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800351e:	e006      	b.n	800352e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003520:	2301      	movs	r3, #1
 8003522:	73fb      	strb	r3, [r7, #15]
      break;
 8003524:	e004      	b.n	8003530 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003526:	bf00      	nop
 8003528:	e002      	b.n	8003530 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800352a:	bf00      	nop
 800352c:	e000      	b.n	8003530 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800352e:	bf00      	nop
    }

    if(status == HAL_OK)
 8003530:	7bfb      	ldrb	r3, [r7, #15]
 8003532:	2b00      	cmp	r3, #0
 8003534:	d10d      	bne.n	8003552 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003536:	4b4a      	ldr	r3, [pc, #296]	@ (8003660 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003538:	68db      	ldr	r3, [r3, #12]
 800353a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	6819      	ldr	r1, [r3, #0]
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	685b      	ldr	r3, [r3, #4]
 8003546:	3b01      	subs	r3, #1
 8003548:	011b      	lsls	r3, r3, #4
 800354a:	430b      	orrs	r3, r1
 800354c:	4944      	ldr	r1, [pc, #272]	@ (8003660 <RCCEx_PLLSAI1_Config+0x1e4>)
 800354e:	4313      	orrs	r3, r2
 8003550:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003552:	7bfb      	ldrb	r3, [r7, #15]
 8003554:	2b00      	cmp	r3, #0
 8003556:	d17d      	bne.n	8003654 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003558:	4b41      	ldr	r3, [pc, #260]	@ (8003660 <RCCEx_PLLSAI1_Config+0x1e4>)
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	4a40      	ldr	r2, [pc, #256]	@ (8003660 <RCCEx_PLLSAI1_Config+0x1e4>)
 800355e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003562:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003564:	f7fe fb2a 	bl	8001bbc <HAL_GetTick>
 8003568:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800356a:	e009      	b.n	8003580 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800356c:	f7fe fb26 	bl	8001bbc <HAL_GetTick>
 8003570:	4602      	mov	r2, r0
 8003572:	68bb      	ldr	r3, [r7, #8]
 8003574:	1ad3      	subs	r3, r2, r3
 8003576:	2b02      	cmp	r3, #2
 8003578:	d902      	bls.n	8003580 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800357a:	2303      	movs	r3, #3
 800357c:	73fb      	strb	r3, [r7, #15]
        break;
 800357e:	e005      	b.n	800358c <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003580:	4b37      	ldr	r3, [pc, #220]	@ (8003660 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003588:	2b00      	cmp	r3, #0
 800358a:	d1ef      	bne.n	800356c <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800358c:	7bfb      	ldrb	r3, [r7, #15]
 800358e:	2b00      	cmp	r3, #0
 8003590:	d160      	bne.n	8003654 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003592:	683b      	ldr	r3, [r7, #0]
 8003594:	2b00      	cmp	r3, #0
 8003596:	d111      	bne.n	80035bc <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003598:	4b31      	ldr	r3, [pc, #196]	@ (8003660 <RCCEx_PLLSAI1_Config+0x1e4>)
 800359a:	691b      	ldr	r3, [r3, #16]
 800359c:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80035a0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80035a4:	687a      	ldr	r2, [r7, #4]
 80035a6:	6892      	ldr	r2, [r2, #8]
 80035a8:	0211      	lsls	r1, r2, #8
 80035aa:	687a      	ldr	r2, [r7, #4]
 80035ac:	68d2      	ldr	r2, [r2, #12]
 80035ae:	0912      	lsrs	r2, r2, #4
 80035b0:	0452      	lsls	r2, r2, #17
 80035b2:	430a      	orrs	r2, r1
 80035b4:	492a      	ldr	r1, [pc, #168]	@ (8003660 <RCCEx_PLLSAI1_Config+0x1e4>)
 80035b6:	4313      	orrs	r3, r2
 80035b8:	610b      	str	r3, [r1, #16]
 80035ba:	e027      	b.n	800360c <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80035bc:	683b      	ldr	r3, [r7, #0]
 80035be:	2b01      	cmp	r3, #1
 80035c0:	d112      	bne.n	80035e8 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80035c2:	4b27      	ldr	r3, [pc, #156]	@ (8003660 <RCCEx_PLLSAI1_Config+0x1e4>)
 80035c4:	691b      	ldr	r3, [r3, #16]
 80035c6:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 80035ca:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80035ce:	687a      	ldr	r2, [r7, #4]
 80035d0:	6892      	ldr	r2, [r2, #8]
 80035d2:	0211      	lsls	r1, r2, #8
 80035d4:	687a      	ldr	r2, [r7, #4]
 80035d6:	6912      	ldr	r2, [r2, #16]
 80035d8:	0852      	lsrs	r2, r2, #1
 80035da:	3a01      	subs	r2, #1
 80035dc:	0552      	lsls	r2, r2, #21
 80035de:	430a      	orrs	r2, r1
 80035e0:	491f      	ldr	r1, [pc, #124]	@ (8003660 <RCCEx_PLLSAI1_Config+0x1e4>)
 80035e2:	4313      	orrs	r3, r2
 80035e4:	610b      	str	r3, [r1, #16]
 80035e6:	e011      	b.n	800360c <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80035e8:	4b1d      	ldr	r3, [pc, #116]	@ (8003660 <RCCEx_PLLSAI1_Config+0x1e4>)
 80035ea:	691b      	ldr	r3, [r3, #16]
 80035ec:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80035f0:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80035f4:	687a      	ldr	r2, [r7, #4]
 80035f6:	6892      	ldr	r2, [r2, #8]
 80035f8:	0211      	lsls	r1, r2, #8
 80035fa:	687a      	ldr	r2, [r7, #4]
 80035fc:	6952      	ldr	r2, [r2, #20]
 80035fe:	0852      	lsrs	r2, r2, #1
 8003600:	3a01      	subs	r2, #1
 8003602:	0652      	lsls	r2, r2, #25
 8003604:	430a      	orrs	r2, r1
 8003606:	4916      	ldr	r1, [pc, #88]	@ (8003660 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003608:	4313      	orrs	r3, r2
 800360a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800360c:	4b14      	ldr	r3, [pc, #80]	@ (8003660 <RCCEx_PLLSAI1_Config+0x1e4>)
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	4a13      	ldr	r2, [pc, #76]	@ (8003660 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003612:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003616:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003618:	f7fe fad0 	bl	8001bbc <HAL_GetTick>
 800361c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800361e:	e009      	b.n	8003634 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003620:	f7fe facc 	bl	8001bbc <HAL_GetTick>
 8003624:	4602      	mov	r2, r0
 8003626:	68bb      	ldr	r3, [r7, #8]
 8003628:	1ad3      	subs	r3, r2, r3
 800362a:	2b02      	cmp	r3, #2
 800362c:	d902      	bls.n	8003634 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 800362e:	2303      	movs	r3, #3
 8003630:	73fb      	strb	r3, [r7, #15]
          break;
 8003632:	e005      	b.n	8003640 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003634:	4b0a      	ldr	r3, [pc, #40]	@ (8003660 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800363c:	2b00      	cmp	r3, #0
 800363e:	d0ef      	beq.n	8003620 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8003640:	7bfb      	ldrb	r3, [r7, #15]
 8003642:	2b00      	cmp	r3, #0
 8003644:	d106      	bne.n	8003654 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003646:	4b06      	ldr	r3, [pc, #24]	@ (8003660 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003648:	691a      	ldr	r2, [r3, #16]
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	699b      	ldr	r3, [r3, #24]
 800364e:	4904      	ldr	r1, [pc, #16]	@ (8003660 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003650:	4313      	orrs	r3, r2
 8003652:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003654:	7bfb      	ldrb	r3, [r7, #15]
}
 8003656:	4618      	mov	r0, r3
 8003658:	3710      	adds	r7, #16
 800365a:	46bd      	mov	sp, r7
 800365c:	bd80      	pop	{r7, pc}
 800365e:	bf00      	nop
 8003660:	40021000 	.word	0x40021000

08003664 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003664:	b580      	push	{r7, lr}
 8003666:	b084      	sub	sp, #16
 8003668:	af00      	add	r7, sp, #0
 800366a:	6078      	str	r0, [r7, #4]
 800366c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800366e:	2300      	movs	r3, #0
 8003670:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003672:	4b6a      	ldr	r3, [pc, #424]	@ (800381c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003674:	68db      	ldr	r3, [r3, #12]
 8003676:	f003 0303 	and.w	r3, r3, #3
 800367a:	2b00      	cmp	r3, #0
 800367c:	d018      	beq.n	80036b0 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800367e:	4b67      	ldr	r3, [pc, #412]	@ (800381c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003680:	68db      	ldr	r3, [r3, #12]
 8003682:	f003 0203 	and.w	r2, r3, #3
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	429a      	cmp	r2, r3
 800368c:	d10d      	bne.n	80036aa <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
       ||
 8003692:	2b00      	cmp	r3, #0
 8003694:	d009      	beq.n	80036aa <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8003696:	4b61      	ldr	r3, [pc, #388]	@ (800381c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003698:	68db      	ldr	r3, [r3, #12]
 800369a:	091b      	lsrs	r3, r3, #4
 800369c:	f003 0307 	and.w	r3, r3, #7
 80036a0:	1c5a      	adds	r2, r3, #1
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	685b      	ldr	r3, [r3, #4]
       ||
 80036a6:	429a      	cmp	r2, r3
 80036a8:	d047      	beq.n	800373a <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80036aa:	2301      	movs	r3, #1
 80036ac:	73fb      	strb	r3, [r7, #15]
 80036ae:	e044      	b.n	800373a <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	2b03      	cmp	r3, #3
 80036b6:	d018      	beq.n	80036ea <RCCEx_PLLSAI2_Config+0x86>
 80036b8:	2b03      	cmp	r3, #3
 80036ba:	d825      	bhi.n	8003708 <RCCEx_PLLSAI2_Config+0xa4>
 80036bc:	2b01      	cmp	r3, #1
 80036be:	d002      	beq.n	80036c6 <RCCEx_PLLSAI2_Config+0x62>
 80036c0:	2b02      	cmp	r3, #2
 80036c2:	d009      	beq.n	80036d8 <RCCEx_PLLSAI2_Config+0x74>
 80036c4:	e020      	b.n	8003708 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80036c6:	4b55      	ldr	r3, [pc, #340]	@ (800381c <RCCEx_PLLSAI2_Config+0x1b8>)
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	f003 0302 	and.w	r3, r3, #2
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d11d      	bne.n	800370e <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80036d2:	2301      	movs	r3, #1
 80036d4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80036d6:	e01a      	b.n	800370e <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80036d8:	4b50      	ldr	r3, [pc, #320]	@ (800381c <RCCEx_PLLSAI2_Config+0x1b8>)
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d116      	bne.n	8003712 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 80036e4:	2301      	movs	r3, #1
 80036e6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80036e8:	e013      	b.n	8003712 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80036ea:	4b4c      	ldr	r3, [pc, #304]	@ (800381c <RCCEx_PLLSAI2_Config+0x1b8>)
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d10f      	bne.n	8003716 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80036f6:	4b49      	ldr	r3, [pc, #292]	@ (800381c <RCCEx_PLLSAI2_Config+0x1b8>)
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d109      	bne.n	8003716 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8003702:	2301      	movs	r3, #1
 8003704:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003706:	e006      	b.n	8003716 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003708:	2301      	movs	r3, #1
 800370a:	73fb      	strb	r3, [r7, #15]
      break;
 800370c:	e004      	b.n	8003718 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800370e:	bf00      	nop
 8003710:	e002      	b.n	8003718 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003712:	bf00      	nop
 8003714:	e000      	b.n	8003718 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003716:	bf00      	nop
    }

    if(status == HAL_OK)
 8003718:	7bfb      	ldrb	r3, [r7, #15]
 800371a:	2b00      	cmp	r3, #0
 800371c:	d10d      	bne.n	800373a <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800371e:	4b3f      	ldr	r3, [pc, #252]	@ (800381c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003720:	68db      	ldr	r3, [r3, #12]
 8003722:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	6819      	ldr	r1, [r3, #0]
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	685b      	ldr	r3, [r3, #4]
 800372e:	3b01      	subs	r3, #1
 8003730:	011b      	lsls	r3, r3, #4
 8003732:	430b      	orrs	r3, r1
 8003734:	4939      	ldr	r1, [pc, #228]	@ (800381c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003736:	4313      	orrs	r3, r2
 8003738:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800373a:	7bfb      	ldrb	r3, [r7, #15]
 800373c:	2b00      	cmp	r3, #0
 800373e:	d167      	bne.n	8003810 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003740:	4b36      	ldr	r3, [pc, #216]	@ (800381c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	4a35      	ldr	r2, [pc, #212]	@ (800381c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003746:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800374a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800374c:	f7fe fa36 	bl	8001bbc <HAL_GetTick>
 8003750:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003752:	e009      	b.n	8003768 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003754:	f7fe fa32 	bl	8001bbc <HAL_GetTick>
 8003758:	4602      	mov	r2, r0
 800375a:	68bb      	ldr	r3, [r7, #8]
 800375c:	1ad3      	subs	r3, r2, r3
 800375e:	2b02      	cmp	r3, #2
 8003760:	d902      	bls.n	8003768 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003762:	2303      	movs	r3, #3
 8003764:	73fb      	strb	r3, [r7, #15]
        break;
 8003766:	e005      	b.n	8003774 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003768:	4b2c      	ldr	r3, [pc, #176]	@ (800381c <RCCEx_PLLSAI2_Config+0x1b8>)
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003770:	2b00      	cmp	r3, #0
 8003772:	d1ef      	bne.n	8003754 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003774:	7bfb      	ldrb	r3, [r7, #15]
 8003776:	2b00      	cmp	r3, #0
 8003778:	d14a      	bne.n	8003810 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800377a:	683b      	ldr	r3, [r7, #0]
 800377c:	2b00      	cmp	r3, #0
 800377e:	d111      	bne.n	80037a4 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003780:	4b26      	ldr	r3, [pc, #152]	@ (800381c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003782:	695b      	ldr	r3, [r3, #20]
 8003784:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8003788:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800378c:	687a      	ldr	r2, [r7, #4]
 800378e:	6892      	ldr	r2, [r2, #8]
 8003790:	0211      	lsls	r1, r2, #8
 8003792:	687a      	ldr	r2, [r7, #4]
 8003794:	68d2      	ldr	r2, [r2, #12]
 8003796:	0912      	lsrs	r2, r2, #4
 8003798:	0452      	lsls	r2, r2, #17
 800379a:	430a      	orrs	r2, r1
 800379c:	491f      	ldr	r1, [pc, #124]	@ (800381c <RCCEx_PLLSAI2_Config+0x1b8>)
 800379e:	4313      	orrs	r3, r2
 80037a0:	614b      	str	r3, [r1, #20]
 80037a2:	e011      	b.n	80037c8 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80037a4:	4b1d      	ldr	r3, [pc, #116]	@ (800381c <RCCEx_PLLSAI2_Config+0x1b8>)
 80037a6:	695b      	ldr	r3, [r3, #20]
 80037a8:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80037ac:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80037b0:	687a      	ldr	r2, [r7, #4]
 80037b2:	6892      	ldr	r2, [r2, #8]
 80037b4:	0211      	lsls	r1, r2, #8
 80037b6:	687a      	ldr	r2, [r7, #4]
 80037b8:	6912      	ldr	r2, [r2, #16]
 80037ba:	0852      	lsrs	r2, r2, #1
 80037bc:	3a01      	subs	r2, #1
 80037be:	0652      	lsls	r2, r2, #25
 80037c0:	430a      	orrs	r2, r1
 80037c2:	4916      	ldr	r1, [pc, #88]	@ (800381c <RCCEx_PLLSAI2_Config+0x1b8>)
 80037c4:	4313      	orrs	r3, r2
 80037c6:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80037c8:	4b14      	ldr	r3, [pc, #80]	@ (800381c <RCCEx_PLLSAI2_Config+0x1b8>)
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	4a13      	ldr	r2, [pc, #76]	@ (800381c <RCCEx_PLLSAI2_Config+0x1b8>)
 80037ce:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80037d2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80037d4:	f7fe f9f2 	bl	8001bbc <HAL_GetTick>
 80037d8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80037da:	e009      	b.n	80037f0 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80037dc:	f7fe f9ee 	bl	8001bbc <HAL_GetTick>
 80037e0:	4602      	mov	r2, r0
 80037e2:	68bb      	ldr	r3, [r7, #8]
 80037e4:	1ad3      	subs	r3, r2, r3
 80037e6:	2b02      	cmp	r3, #2
 80037e8:	d902      	bls.n	80037f0 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 80037ea:	2303      	movs	r3, #3
 80037ec:	73fb      	strb	r3, [r7, #15]
          break;
 80037ee:	e005      	b.n	80037fc <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80037f0:	4b0a      	ldr	r3, [pc, #40]	@ (800381c <RCCEx_PLLSAI2_Config+0x1b8>)
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d0ef      	beq.n	80037dc <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 80037fc:	7bfb      	ldrb	r3, [r7, #15]
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d106      	bne.n	8003810 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003802:	4b06      	ldr	r3, [pc, #24]	@ (800381c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003804:	695a      	ldr	r2, [r3, #20]
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	695b      	ldr	r3, [r3, #20]
 800380a:	4904      	ldr	r1, [pc, #16]	@ (800381c <RCCEx_PLLSAI2_Config+0x1b8>)
 800380c:	4313      	orrs	r3, r2
 800380e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003810:	7bfb      	ldrb	r3, [r7, #15]
}
 8003812:	4618      	mov	r0, r3
 8003814:	3710      	adds	r7, #16
 8003816:	46bd      	mov	sp, r7
 8003818:	bd80      	pop	{r7, pc}
 800381a:	bf00      	nop
 800381c:	40021000 	.word	0x40021000

08003820 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003820:	b580      	push	{r7, lr}
 8003822:	b084      	sub	sp, #16
 8003824:	af00      	add	r7, sp, #0
 8003826:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	2b00      	cmp	r3, #0
 800382c:	d101      	bne.n	8003832 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800382e:	2301      	movs	r3, #1
 8003830:	e095      	b.n	800395e <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003836:	2b00      	cmp	r3, #0
 8003838:	d108      	bne.n	800384c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	685b      	ldr	r3, [r3, #4]
 800383e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003842:	d009      	beq.n	8003858 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	2200      	movs	r2, #0
 8003848:	61da      	str	r2, [r3, #28]
 800384a:	e005      	b.n	8003858 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	2200      	movs	r2, #0
 8003850:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	2200      	movs	r2, #0
 8003856:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	2200      	movs	r2, #0
 800385c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003864:	b2db      	uxtb	r3, r3
 8003866:	2b00      	cmp	r3, #0
 8003868:	d106      	bne.n	8003878 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	2200      	movs	r2, #0
 800386e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003872:	6878      	ldr	r0, [r7, #4]
 8003874:	f7fd ff24 	bl	80016c0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	2202      	movs	r2, #2
 800387c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	681a      	ldr	r2, [r3, #0]
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800388e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	68db      	ldr	r3, [r3, #12]
 8003894:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003898:	d902      	bls.n	80038a0 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800389a:	2300      	movs	r3, #0
 800389c:	60fb      	str	r3, [r7, #12]
 800389e:	e002      	b.n	80038a6 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80038a0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80038a4:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	68db      	ldr	r3, [r3, #12]
 80038aa:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80038ae:	d007      	beq.n	80038c0 <HAL_SPI_Init+0xa0>
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	68db      	ldr	r3, [r3, #12]
 80038b4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80038b8:	d002      	beq.n	80038c0 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	2200      	movs	r2, #0
 80038be:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	685b      	ldr	r3, [r3, #4]
 80038c4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	689b      	ldr	r3, [r3, #8]
 80038cc:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80038d0:	431a      	orrs	r2, r3
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	691b      	ldr	r3, [r3, #16]
 80038d6:	f003 0302 	and.w	r3, r3, #2
 80038da:	431a      	orrs	r2, r3
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	695b      	ldr	r3, [r3, #20]
 80038e0:	f003 0301 	and.w	r3, r3, #1
 80038e4:	431a      	orrs	r2, r3
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	699b      	ldr	r3, [r3, #24]
 80038ea:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80038ee:	431a      	orrs	r2, r3
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	69db      	ldr	r3, [r3, #28]
 80038f4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80038f8:	431a      	orrs	r2, r3
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	6a1b      	ldr	r3, [r3, #32]
 80038fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003902:	ea42 0103 	orr.w	r1, r2, r3
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800390a:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	430a      	orrs	r2, r1
 8003914:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	699b      	ldr	r3, [r3, #24]
 800391a:	0c1b      	lsrs	r3, r3, #16
 800391c:	f003 0204 	and.w	r2, r3, #4
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003924:	f003 0310 	and.w	r3, r3, #16
 8003928:	431a      	orrs	r2, r3
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800392e:	f003 0308 	and.w	r3, r3, #8
 8003932:	431a      	orrs	r2, r3
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	68db      	ldr	r3, [r3, #12]
 8003938:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800393c:	ea42 0103 	orr.w	r1, r2, r3
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	430a      	orrs	r2, r1
 800394c:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	2200      	movs	r2, #0
 8003952:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	2201      	movs	r2, #1
 8003958:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800395c:	2300      	movs	r3, #0
}
 800395e:	4618      	mov	r0, r3
 8003960:	3710      	adds	r7, #16
 8003962:	46bd      	mov	sp, r7
 8003964:	bd80      	pop	{r7, pc}

08003966 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003966:	b580      	push	{r7, lr}
 8003968:	b088      	sub	sp, #32
 800396a:	af00      	add	r7, sp, #0
 800396c:	60f8      	str	r0, [r7, #12]
 800396e:	60b9      	str	r1, [r7, #8]
 8003970:	603b      	str	r3, [r7, #0]
 8003972:	4613      	mov	r3, r2
 8003974:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003976:	f7fe f921 	bl	8001bbc <HAL_GetTick>
 800397a:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800397c:	88fb      	ldrh	r3, [r7, #6]
 800397e:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003986:	b2db      	uxtb	r3, r3
 8003988:	2b01      	cmp	r3, #1
 800398a:	d001      	beq.n	8003990 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800398c:	2302      	movs	r3, #2
 800398e:	e15c      	b.n	8003c4a <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8003990:	68bb      	ldr	r3, [r7, #8]
 8003992:	2b00      	cmp	r3, #0
 8003994:	d002      	beq.n	800399c <HAL_SPI_Transmit+0x36>
 8003996:	88fb      	ldrh	r3, [r7, #6]
 8003998:	2b00      	cmp	r3, #0
 800399a:	d101      	bne.n	80039a0 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800399c:	2301      	movs	r3, #1
 800399e:	e154      	b.n	8003c4a <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80039a6:	2b01      	cmp	r3, #1
 80039a8:	d101      	bne.n	80039ae <HAL_SPI_Transmit+0x48>
 80039aa:	2302      	movs	r3, #2
 80039ac:	e14d      	b.n	8003c4a <HAL_SPI_Transmit+0x2e4>
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	2201      	movs	r2, #1
 80039b2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	2203      	movs	r2, #3
 80039ba:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	2200      	movs	r2, #0
 80039c2:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	68ba      	ldr	r2, [r7, #8]
 80039c8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	88fa      	ldrh	r2, [r7, #6]
 80039ce:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	88fa      	ldrh	r2, [r7, #6]
 80039d4:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	2200      	movs	r2, #0
 80039da:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	2200      	movs	r2, #0
 80039e0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	2200      	movs	r2, #0
 80039e8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	2200      	movs	r2, #0
 80039f0:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	2200      	movs	r2, #0
 80039f6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	689b      	ldr	r3, [r3, #8]
 80039fc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003a00:	d10f      	bne.n	8003a22 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	681a      	ldr	r2, [r3, #0]
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003a10:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	681a      	ldr	r2, [r3, #0]
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003a20:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a2c:	2b40      	cmp	r3, #64	@ 0x40
 8003a2e:	d007      	beq.n	8003a40 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	681a      	ldr	r2, [r3, #0]
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003a3e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	68db      	ldr	r3, [r3, #12]
 8003a44:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003a48:	d952      	bls.n	8003af0 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	685b      	ldr	r3, [r3, #4]
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d002      	beq.n	8003a58 <HAL_SPI_Transmit+0xf2>
 8003a52:	8b7b      	ldrh	r3, [r7, #26]
 8003a54:	2b01      	cmp	r3, #1
 8003a56:	d145      	bne.n	8003ae4 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a5c:	881a      	ldrh	r2, [r3, #0]
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a68:	1c9a      	adds	r2, r3, #2
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003a72:	b29b      	uxth	r3, r3
 8003a74:	3b01      	subs	r3, #1
 8003a76:	b29a      	uxth	r2, r3
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003a7c:	e032      	b.n	8003ae4 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	689b      	ldr	r3, [r3, #8]
 8003a84:	f003 0302 	and.w	r3, r3, #2
 8003a88:	2b02      	cmp	r3, #2
 8003a8a:	d112      	bne.n	8003ab2 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a90:	881a      	ldrh	r2, [r3, #0]
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a9c:	1c9a      	adds	r2, r3, #2
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003aa6:	b29b      	uxth	r3, r3
 8003aa8:	3b01      	subs	r3, #1
 8003aaa:	b29a      	uxth	r2, r3
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003ab0:	e018      	b.n	8003ae4 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003ab2:	f7fe f883 	bl	8001bbc <HAL_GetTick>
 8003ab6:	4602      	mov	r2, r0
 8003ab8:	69fb      	ldr	r3, [r7, #28]
 8003aba:	1ad3      	subs	r3, r2, r3
 8003abc:	683a      	ldr	r2, [r7, #0]
 8003abe:	429a      	cmp	r2, r3
 8003ac0:	d803      	bhi.n	8003aca <HAL_SPI_Transmit+0x164>
 8003ac2:	683b      	ldr	r3, [r7, #0]
 8003ac4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ac8:	d102      	bne.n	8003ad0 <HAL_SPI_Transmit+0x16a>
 8003aca:	683b      	ldr	r3, [r7, #0]
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d109      	bne.n	8003ae4 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	2201      	movs	r2, #1
 8003ad4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	2200      	movs	r2, #0
 8003adc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8003ae0:	2303      	movs	r3, #3
 8003ae2:	e0b2      	b.n	8003c4a <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003ae8:	b29b      	uxth	r3, r3
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d1c7      	bne.n	8003a7e <HAL_SPI_Transmit+0x118>
 8003aee:	e083      	b.n	8003bf8 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	685b      	ldr	r3, [r3, #4]
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d002      	beq.n	8003afe <HAL_SPI_Transmit+0x198>
 8003af8:	8b7b      	ldrh	r3, [r7, #26]
 8003afa:	2b01      	cmp	r3, #1
 8003afc:	d177      	bne.n	8003bee <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003b02:	b29b      	uxth	r3, r3
 8003b04:	2b01      	cmp	r3, #1
 8003b06:	d912      	bls.n	8003b2e <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b0c:	881a      	ldrh	r2, [r3, #0]
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b18:	1c9a      	adds	r2, r3, #2
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003b22:	b29b      	uxth	r3, r3
 8003b24:	3b02      	subs	r3, #2
 8003b26:	b29a      	uxth	r2, r3
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003b2c:	e05f      	b.n	8003bee <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	330c      	adds	r3, #12
 8003b38:	7812      	ldrb	r2, [r2, #0]
 8003b3a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b40:	1c5a      	adds	r2, r3, #1
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003b4a:	b29b      	uxth	r3, r3
 8003b4c:	3b01      	subs	r3, #1
 8003b4e:	b29a      	uxth	r2, r3
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8003b54:	e04b      	b.n	8003bee <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	689b      	ldr	r3, [r3, #8]
 8003b5c:	f003 0302 	and.w	r3, r3, #2
 8003b60:	2b02      	cmp	r3, #2
 8003b62:	d12b      	bne.n	8003bbc <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003b68:	b29b      	uxth	r3, r3
 8003b6a:	2b01      	cmp	r3, #1
 8003b6c:	d912      	bls.n	8003b94 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b72:	881a      	ldrh	r2, [r3, #0]
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b7e:	1c9a      	adds	r2, r3, #2
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003b88:	b29b      	uxth	r3, r3
 8003b8a:	3b02      	subs	r3, #2
 8003b8c:	b29a      	uxth	r2, r3
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003b92:	e02c      	b.n	8003bee <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	330c      	adds	r3, #12
 8003b9e:	7812      	ldrb	r2, [r2, #0]
 8003ba0:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ba6:	1c5a      	adds	r2, r3, #1
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003bb0:	b29b      	uxth	r3, r3
 8003bb2:	3b01      	subs	r3, #1
 8003bb4:	b29a      	uxth	r2, r3
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003bba:	e018      	b.n	8003bee <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003bbc:	f7fd fffe 	bl	8001bbc <HAL_GetTick>
 8003bc0:	4602      	mov	r2, r0
 8003bc2:	69fb      	ldr	r3, [r7, #28]
 8003bc4:	1ad3      	subs	r3, r2, r3
 8003bc6:	683a      	ldr	r2, [r7, #0]
 8003bc8:	429a      	cmp	r2, r3
 8003bca:	d803      	bhi.n	8003bd4 <HAL_SPI_Transmit+0x26e>
 8003bcc:	683b      	ldr	r3, [r7, #0]
 8003bce:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003bd2:	d102      	bne.n	8003bda <HAL_SPI_Transmit+0x274>
 8003bd4:	683b      	ldr	r3, [r7, #0]
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d109      	bne.n	8003bee <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	2201      	movs	r2, #1
 8003bde:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	2200      	movs	r2, #0
 8003be6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8003bea:	2303      	movs	r3, #3
 8003bec:	e02d      	b.n	8003c4a <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003bf2:	b29b      	uxth	r3, r3
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d1ae      	bne.n	8003b56 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003bf8:	69fa      	ldr	r2, [r7, #28]
 8003bfa:	6839      	ldr	r1, [r7, #0]
 8003bfc:	68f8      	ldr	r0, [r7, #12]
 8003bfe:	f000 f947 	bl	8003e90 <SPI_EndRxTxTransaction>
 8003c02:	4603      	mov	r3, r0
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d002      	beq.n	8003c0e <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	2220      	movs	r2, #32
 8003c0c:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	689b      	ldr	r3, [r3, #8]
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d10a      	bne.n	8003c2c <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003c16:	2300      	movs	r3, #0
 8003c18:	617b      	str	r3, [r7, #20]
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	68db      	ldr	r3, [r3, #12]
 8003c20:	617b      	str	r3, [r7, #20]
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	689b      	ldr	r3, [r3, #8]
 8003c28:	617b      	str	r3, [r7, #20]
 8003c2a:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	2201      	movs	r2, #1
 8003c30:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	2200      	movs	r2, #0
 8003c38:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d001      	beq.n	8003c48 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8003c44:	2301      	movs	r3, #1
 8003c46:	e000      	b.n	8003c4a <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8003c48:	2300      	movs	r3, #0
  }
}
 8003c4a:	4618      	mov	r0, r3
 8003c4c:	3720      	adds	r7, #32
 8003c4e:	46bd      	mov	sp, r7
 8003c50:	bd80      	pop	{r7, pc}
	...

08003c54 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003c54:	b580      	push	{r7, lr}
 8003c56:	b088      	sub	sp, #32
 8003c58:	af00      	add	r7, sp, #0
 8003c5a:	60f8      	str	r0, [r7, #12]
 8003c5c:	60b9      	str	r1, [r7, #8]
 8003c5e:	603b      	str	r3, [r7, #0]
 8003c60:	4613      	mov	r3, r2
 8003c62:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003c64:	f7fd ffaa 	bl	8001bbc <HAL_GetTick>
 8003c68:	4602      	mov	r2, r0
 8003c6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c6c:	1a9b      	subs	r3, r3, r2
 8003c6e:	683a      	ldr	r2, [r7, #0]
 8003c70:	4413      	add	r3, r2
 8003c72:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003c74:	f7fd ffa2 	bl	8001bbc <HAL_GetTick>
 8003c78:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003c7a:	4b39      	ldr	r3, [pc, #228]	@ (8003d60 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	015b      	lsls	r3, r3, #5
 8003c80:	0d1b      	lsrs	r3, r3, #20
 8003c82:	69fa      	ldr	r2, [r7, #28]
 8003c84:	fb02 f303 	mul.w	r3, r2, r3
 8003c88:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003c8a:	e055      	b.n	8003d38 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003c8c:	683b      	ldr	r3, [r7, #0]
 8003c8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c92:	d051      	beq.n	8003d38 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003c94:	f7fd ff92 	bl	8001bbc <HAL_GetTick>
 8003c98:	4602      	mov	r2, r0
 8003c9a:	69bb      	ldr	r3, [r7, #24]
 8003c9c:	1ad3      	subs	r3, r2, r3
 8003c9e:	69fa      	ldr	r2, [r7, #28]
 8003ca0:	429a      	cmp	r2, r3
 8003ca2:	d902      	bls.n	8003caa <SPI_WaitFlagStateUntilTimeout+0x56>
 8003ca4:	69fb      	ldr	r3, [r7, #28]
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d13d      	bne.n	8003d26 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	685a      	ldr	r2, [r3, #4]
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003cb8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	685b      	ldr	r3, [r3, #4]
 8003cbe:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003cc2:	d111      	bne.n	8003ce8 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	689b      	ldr	r3, [r3, #8]
 8003cc8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003ccc:	d004      	beq.n	8003cd8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	689b      	ldr	r3, [r3, #8]
 8003cd2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003cd6:	d107      	bne.n	8003ce8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	681a      	ldr	r2, [r3, #0]
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003ce6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cec:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003cf0:	d10f      	bne.n	8003d12 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	681a      	ldr	r2, [r3, #0]
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003d00:	601a      	str	r2, [r3, #0]
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	681a      	ldr	r2, [r3, #0]
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003d10:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	2201      	movs	r2, #1
 8003d16:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	2200      	movs	r2, #0
 8003d1e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8003d22:	2303      	movs	r3, #3
 8003d24:	e018      	b.n	8003d58 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003d26:	697b      	ldr	r3, [r7, #20]
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d102      	bne.n	8003d32 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8003d2c:	2300      	movs	r3, #0
 8003d2e:	61fb      	str	r3, [r7, #28]
 8003d30:	e002      	b.n	8003d38 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8003d32:	697b      	ldr	r3, [r7, #20]
 8003d34:	3b01      	subs	r3, #1
 8003d36:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	689a      	ldr	r2, [r3, #8]
 8003d3e:	68bb      	ldr	r3, [r7, #8]
 8003d40:	4013      	ands	r3, r2
 8003d42:	68ba      	ldr	r2, [r7, #8]
 8003d44:	429a      	cmp	r2, r3
 8003d46:	bf0c      	ite	eq
 8003d48:	2301      	moveq	r3, #1
 8003d4a:	2300      	movne	r3, #0
 8003d4c:	b2db      	uxtb	r3, r3
 8003d4e:	461a      	mov	r2, r3
 8003d50:	79fb      	ldrb	r3, [r7, #7]
 8003d52:	429a      	cmp	r2, r3
 8003d54:	d19a      	bne.n	8003c8c <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8003d56:	2300      	movs	r3, #0
}
 8003d58:	4618      	mov	r0, r3
 8003d5a:	3720      	adds	r7, #32
 8003d5c:	46bd      	mov	sp, r7
 8003d5e:	bd80      	pop	{r7, pc}
 8003d60:	20000018 	.word	0x20000018

08003d64 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003d64:	b580      	push	{r7, lr}
 8003d66:	b08a      	sub	sp, #40	@ 0x28
 8003d68:	af00      	add	r7, sp, #0
 8003d6a:	60f8      	str	r0, [r7, #12]
 8003d6c:	60b9      	str	r1, [r7, #8]
 8003d6e:	607a      	str	r2, [r7, #4]
 8003d70:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8003d72:	2300      	movs	r3, #0
 8003d74:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8003d76:	f7fd ff21 	bl	8001bbc <HAL_GetTick>
 8003d7a:	4602      	mov	r2, r0
 8003d7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d7e:	1a9b      	subs	r3, r3, r2
 8003d80:	683a      	ldr	r2, [r7, #0]
 8003d82:	4413      	add	r3, r2
 8003d84:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8003d86:	f7fd ff19 	bl	8001bbc <HAL_GetTick>
 8003d8a:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	330c      	adds	r3, #12
 8003d92:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8003d94:	4b3d      	ldr	r3, [pc, #244]	@ (8003e8c <SPI_WaitFifoStateUntilTimeout+0x128>)
 8003d96:	681a      	ldr	r2, [r3, #0]
 8003d98:	4613      	mov	r3, r2
 8003d9a:	009b      	lsls	r3, r3, #2
 8003d9c:	4413      	add	r3, r2
 8003d9e:	00da      	lsls	r2, r3, #3
 8003da0:	1ad3      	subs	r3, r2, r3
 8003da2:	0d1b      	lsrs	r3, r3, #20
 8003da4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003da6:	fb02 f303 	mul.w	r3, r2, r3
 8003daa:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8003dac:	e061      	b.n	8003e72 <SPI_WaitFifoStateUntilTimeout+0x10e>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8003dae:	68bb      	ldr	r3, [r7, #8]
 8003db0:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8003db4:	d107      	bne.n	8003dc6 <SPI_WaitFifoStateUntilTimeout+0x62>
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d104      	bne.n	8003dc6 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8003dbc:	69fb      	ldr	r3, [r7, #28]
 8003dbe:	781b      	ldrb	r3, [r3, #0]
 8003dc0:	b2db      	uxtb	r3, r3
 8003dc2:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8003dc4:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8003dc6:	683b      	ldr	r3, [r7, #0]
 8003dc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003dcc:	d051      	beq.n	8003e72 <SPI_WaitFifoStateUntilTimeout+0x10e>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003dce:	f7fd fef5 	bl	8001bbc <HAL_GetTick>
 8003dd2:	4602      	mov	r2, r0
 8003dd4:	6a3b      	ldr	r3, [r7, #32]
 8003dd6:	1ad3      	subs	r3, r2, r3
 8003dd8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003dda:	429a      	cmp	r2, r3
 8003ddc:	d902      	bls.n	8003de4 <SPI_WaitFifoStateUntilTimeout+0x80>
 8003dde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d13d      	bne.n	8003e60 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	685a      	ldr	r2, [r3, #4]
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003df2:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	685b      	ldr	r3, [r3, #4]
 8003df8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003dfc:	d111      	bne.n	8003e22 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	689b      	ldr	r3, [r3, #8]
 8003e02:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003e06:	d004      	beq.n	8003e12 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	689b      	ldr	r3, [r3, #8]
 8003e0c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003e10:	d107      	bne.n	8003e22 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	681a      	ldr	r2, [r3, #0]
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003e20:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e26:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003e2a:	d10f      	bne.n	8003e4c <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	681a      	ldr	r2, [r3, #0]
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003e3a:	601a      	str	r2, [r3, #0]
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	681a      	ldr	r2, [r3, #0]
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003e4a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	2201      	movs	r2, #1
 8003e50:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	2200      	movs	r2, #0
 8003e58:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8003e5c:	2303      	movs	r3, #3
 8003e5e:	e011      	b.n	8003e84 <SPI_WaitFifoStateUntilTimeout+0x120>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003e60:	69bb      	ldr	r3, [r7, #24]
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d102      	bne.n	8003e6c <SPI_WaitFifoStateUntilTimeout+0x108>
      {
        tmp_timeout = 0U;
 8003e66:	2300      	movs	r3, #0
 8003e68:	627b      	str	r3, [r7, #36]	@ 0x24
 8003e6a:	e002      	b.n	8003e72 <SPI_WaitFifoStateUntilTimeout+0x10e>
      }
      else
      {
        count--;
 8003e6c:	69bb      	ldr	r3, [r7, #24]
 8003e6e:	3b01      	subs	r3, #1
 8003e70:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	689a      	ldr	r2, [r3, #8]
 8003e78:	68bb      	ldr	r3, [r7, #8]
 8003e7a:	4013      	ands	r3, r2
 8003e7c:	687a      	ldr	r2, [r7, #4]
 8003e7e:	429a      	cmp	r2, r3
 8003e80:	d195      	bne.n	8003dae <SPI_WaitFifoStateUntilTimeout+0x4a>
      }
    }
  }

  return HAL_OK;
 8003e82:	2300      	movs	r3, #0
}
 8003e84:	4618      	mov	r0, r3
 8003e86:	3728      	adds	r7, #40	@ 0x28
 8003e88:	46bd      	mov	sp, r7
 8003e8a:	bd80      	pop	{r7, pc}
 8003e8c:	20000018 	.word	0x20000018

08003e90 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003e90:	b580      	push	{r7, lr}
 8003e92:	b086      	sub	sp, #24
 8003e94:	af02      	add	r7, sp, #8
 8003e96:	60f8      	str	r0, [r7, #12]
 8003e98:	60b9      	str	r1, [r7, #8]
 8003e9a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	9300      	str	r3, [sp, #0]
 8003ea0:	68bb      	ldr	r3, [r7, #8]
 8003ea2:	2200      	movs	r2, #0
 8003ea4:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8003ea8:	68f8      	ldr	r0, [r7, #12]
 8003eaa:	f7ff ff5b 	bl	8003d64 <SPI_WaitFifoStateUntilTimeout>
 8003eae:	4603      	mov	r3, r0
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d007      	beq.n	8003ec4 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003eb8:	f043 0220 	orr.w	r2, r3, #32
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003ec0:	2303      	movs	r3, #3
 8003ec2:	e027      	b.n	8003f14 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	9300      	str	r3, [sp, #0]
 8003ec8:	68bb      	ldr	r3, [r7, #8]
 8003eca:	2200      	movs	r2, #0
 8003ecc:	2180      	movs	r1, #128	@ 0x80
 8003ece:	68f8      	ldr	r0, [r7, #12]
 8003ed0:	f7ff fec0 	bl	8003c54 <SPI_WaitFlagStateUntilTimeout>
 8003ed4:	4603      	mov	r3, r0
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d007      	beq.n	8003eea <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003ede:	f043 0220 	orr.w	r2, r3, #32
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003ee6:	2303      	movs	r3, #3
 8003ee8:	e014      	b.n	8003f14 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	9300      	str	r3, [sp, #0]
 8003eee:	68bb      	ldr	r3, [r7, #8]
 8003ef0:	2200      	movs	r2, #0
 8003ef2:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8003ef6:	68f8      	ldr	r0, [r7, #12]
 8003ef8:	f7ff ff34 	bl	8003d64 <SPI_WaitFifoStateUntilTimeout>
 8003efc:	4603      	mov	r3, r0
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d007      	beq.n	8003f12 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003f06:	f043 0220 	orr.w	r2, r3, #32
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003f0e:	2303      	movs	r3, #3
 8003f10:	e000      	b.n	8003f14 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8003f12:	2300      	movs	r3, #0
}
 8003f14:	4618      	mov	r0, r3
 8003f16:	3710      	adds	r7, #16
 8003f18:	46bd      	mov	sp, r7
 8003f1a:	bd80      	pop	{r7, pc}

08003f1c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003f1c:	b580      	push	{r7, lr}
 8003f1e:	b082      	sub	sp, #8
 8003f20:	af00      	add	r7, sp, #0
 8003f22:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d101      	bne.n	8003f2e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003f2a:	2301      	movs	r3, #1
 8003f2c:	e049      	b.n	8003fc2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003f34:	b2db      	uxtb	r3, r3
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d106      	bne.n	8003f48 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	2200      	movs	r2, #0
 8003f3e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003f42:	6878      	ldr	r0, [r7, #4]
 8003f44:	f000 f841 	bl	8003fca <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	2202      	movs	r2, #2
 8003f4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681a      	ldr	r2, [r3, #0]
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	3304      	adds	r3, #4
 8003f58:	4619      	mov	r1, r3
 8003f5a:	4610      	mov	r0, r2
 8003f5c:	f000 f9e0 	bl	8004320 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	2201      	movs	r2, #1
 8003f64:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	2201      	movs	r2, #1
 8003f6c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	2201      	movs	r2, #1
 8003f74:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	2201      	movs	r2, #1
 8003f7c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	2201      	movs	r2, #1
 8003f84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	2201      	movs	r2, #1
 8003f8c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	2201      	movs	r2, #1
 8003f94:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	2201      	movs	r2, #1
 8003f9c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	2201      	movs	r2, #1
 8003fa4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	2201      	movs	r2, #1
 8003fac:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	2201      	movs	r2, #1
 8003fb4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	2201      	movs	r2, #1
 8003fbc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003fc0:	2300      	movs	r3, #0
}
 8003fc2:	4618      	mov	r0, r3
 8003fc4:	3708      	adds	r7, #8
 8003fc6:	46bd      	mov	sp, r7
 8003fc8:	bd80      	pop	{r7, pc}

08003fca <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8003fca:	b480      	push	{r7}
 8003fcc:	b083      	sub	sp, #12
 8003fce:	af00      	add	r7, sp, #0
 8003fd0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8003fd2:	bf00      	nop
 8003fd4:	370c      	adds	r7, #12
 8003fd6:	46bd      	mov	sp, r7
 8003fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fdc:	4770      	bx	lr
	...

08003fe0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003fe0:	b480      	push	{r7}
 8003fe2:	b085      	sub	sp, #20
 8003fe4:	af00      	add	r7, sp, #0
 8003fe6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003fee:	b2db      	uxtb	r3, r3
 8003ff0:	2b01      	cmp	r3, #1
 8003ff2:	d001      	beq.n	8003ff8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003ff4:	2301      	movs	r3, #1
 8003ff6:	e04f      	b.n	8004098 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	2202      	movs	r2, #2
 8003ffc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	68da      	ldr	r2, [r3, #12]
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	f042 0201 	orr.w	r2, r2, #1
 800400e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	4a23      	ldr	r2, [pc, #140]	@ (80040a4 <HAL_TIM_Base_Start_IT+0xc4>)
 8004016:	4293      	cmp	r3, r2
 8004018:	d01d      	beq.n	8004056 <HAL_TIM_Base_Start_IT+0x76>
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004022:	d018      	beq.n	8004056 <HAL_TIM_Base_Start_IT+0x76>
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	4a1f      	ldr	r2, [pc, #124]	@ (80040a8 <HAL_TIM_Base_Start_IT+0xc8>)
 800402a:	4293      	cmp	r3, r2
 800402c:	d013      	beq.n	8004056 <HAL_TIM_Base_Start_IT+0x76>
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	4a1e      	ldr	r2, [pc, #120]	@ (80040ac <HAL_TIM_Base_Start_IT+0xcc>)
 8004034:	4293      	cmp	r3, r2
 8004036:	d00e      	beq.n	8004056 <HAL_TIM_Base_Start_IT+0x76>
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	4a1c      	ldr	r2, [pc, #112]	@ (80040b0 <HAL_TIM_Base_Start_IT+0xd0>)
 800403e:	4293      	cmp	r3, r2
 8004040:	d009      	beq.n	8004056 <HAL_TIM_Base_Start_IT+0x76>
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	4a1b      	ldr	r2, [pc, #108]	@ (80040b4 <HAL_TIM_Base_Start_IT+0xd4>)
 8004048:	4293      	cmp	r3, r2
 800404a:	d004      	beq.n	8004056 <HAL_TIM_Base_Start_IT+0x76>
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	4a19      	ldr	r2, [pc, #100]	@ (80040b8 <HAL_TIM_Base_Start_IT+0xd8>)
 8004052:	4293      	cmp	r3, r2
 8004054:	d115      	bne.n	8004082 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	689a      	ldr	r2, [r3, #8]
 800405c:	4b17      	ldr	r3, [pc, #92]	@ (80040bc <HAL_TIM_Base_Start_IT+0xdc>)
 800405e:	4013      	ands	r3, r2
 8004060:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	2b06      	cmp	r3, #6
 8004066:	d015      	beq.n	8004094 <HAL_TIM_Base_Start_IT+0xb4>
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800406e:	d011      	beq.n	8004094 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	681a      	ldr	r2, [r3, #0]
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	f042 0201 	orr.w	r2, r2, #1
 800407e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004080:	e008      	b.n	8004094 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	681a      	ldr	r2, [r3, #0]
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	f042 0201 	orr.w	r2, r2, #1
 8004090:	601a      	str	r2, [r3, #0]
 8004092:	e000      	b.n	8004096 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004094:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004096:	2300      	movs	r3, #0
}
 8004098:	4618      	mov	r0, r3
 800409a:	3714      	adds	r7, #20
 800409c:	46bd      	mov	sp, r7
 800409e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040a2:	4770      	bx	lr
 80040a4:	40012c00 	.word	0x40012c00
 80040a8:	40000400 	.word	0x40000400
 80040ac:	40000800 	.word	0x40000800
 80040b0:	40000c00 	.word	0x40000c00
 80040b4:	40013400 	.word	0x40013400
 80040b8:	40014000 	.word	0x40014000
 80040bc:	00010007 	.word	0x00010007

080040c0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80040c0:	b580      	push	{r7, lr}
 80040c2:	b084      	sub	sp, #16
 80040c4:	af00      	add	r7, sp, #0
 80040c6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	68db      	ldr	r3, [r3, #12]
 80040ce:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	691b      	ldr	r3, [r3, #16]
 80040d6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80040d8:	68bb      	ldr	r3, [r7, #8]
 80040da:	f003 0302 	and.w	r3, r3, #2
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d020      	beq.n	8004124 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	f003 0302 	and.w	r3, r3, #2
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d01b      	beq.n	8004124 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	f06f 0202 	mvn.w	r2, #2
 80040f4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	2201      	movs	r2, #1
 80040fa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	699b      	ldr	r3, [r3, #24]
 8004102:	f003 0303 	and.w	r3, r3, #3
 8004106:	2b00      	cmp	r3, #0
 8004108:	d003      	beq.n	8004112 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800410a:	6878      	ldr	r0, [r7, #4]
 800410c:	f000 f8e9 	bl	80042e2 <HAL_TIM_IC_CaptureCallback>
 8004110:	e005      	b.n	800411e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004112:	6878      	ldr	r0, [r7, #4]
 8004114:	f000 f8db 	bl	80042ce <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004118:	6878      	ldr	r0, [r7, #4]
 800411a:	f000 f8ec 	bl	80042f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	2200      	movs	r2, #0
 8004122:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004124:	68bb      	ldr	r3, [r7, #8]
 8004126:	f003 0304 	and.w	r3, r3, #4
 800412a:	2b00      	cmp	r3, #0
 800412c:	d020      	beq.n	8004170 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	f003 0304 	and.w	r3, r3, #4
 8004134:	2b00      	cmp	r3, #0
 8004136:	d01b      	beq.n	8004170 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	f06f 0204 	mvn.w	r2, #4
 8004140:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	2202      	movs	r2, #2
 8004146:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	699b      	ldr	r3, [r3, #24]
 800414e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004152:	2b00      	cmp	r3, #0
 8004154:	d003      	beq.n	800415e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004156:	6878      	ldr	r0, [r7, #4]
 8004158:	f000 f8c3 	bl	80042e2 <HAL_TIM_IC_CaptureCallback>
 800415c:	e005      	b.n	800416a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800415e:	6878      	ldr	r0, [r7, #4]
 8004160:	f000 f8b5 	bl	80042ce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004164:	6878      	ldr	r0, [r7, #4]
 8004166:	f000 f8c6 	bl	80042f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	2200      	movs	r2, #0
 800416e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004170:	68bb      	ldr	r3, [r7, #8]
 8004172:	f003 0308 	and.w	r3, r3, #8
 8004176:	2b00      	cmp	r3, #0
 8004178:	d020      	beq.n	80041bc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	f003 0308 	and.w	r3, r3, #8
 8004180:	2b00      	cmp	r3, #0
 8004182:	d01b      	beq.n	80041bc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	f06f 0208 	mvn.w	r2, #8
 800418c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	2204      	movs	r2, #4
 8004192:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	69db      	ldr	r3, [r3, #28]
 800419a:	f003 0303 	and.w	r3, r3, #3
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d003      	beq.n	80041aa <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80041a2:	6878      	ldr	r0, [r7, #4]
 80041a4:	f000 f89d 	bl	80042e2 <HAL_TIM_IC_CaptureCallback>
 80041a8:	e005      	b.n	80041b6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80041aa:	6878      	ldr	r0, [r7, #4]
 80041ac:	f000 f88f 	bl	80042ce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80041b0:	6878      	ldr	r0, [r7, #4]
 80041b2:	f000 f8a0 	bl	80042f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	2200      	movs	r2, #0
 80041ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80041bc:	68bb      	ldr	r3, [r7, #8]
 80041be:	f003 0310 	and.w	r3, r3, #16
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d020      	beq.n	8004208 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	f003 0310 	and.w	r3, r3, #16
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d01b      	beq.n	8004208 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	f06f 0210 	mvn.w	r2, #16
 80041d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	2208      	movs	r2, #8
 80041de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	69db      	ldr	r3, [r3, #28]
 80041e6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d003      	beq.n	80041f6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80041ee:	6878      	ldr	r0, [r7, #4]
 80041f0:	f000 f877 	bl	80042e2 <HAL_TIM_IC_CaptureCallback>
 80041f4:	e005      	b.n	8004202 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80041f6:	6878      	ldr	r0, [r7, #4]
 80041f8:	f000 f869 	bl	80042ce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80041fc:	6878      	ldr	r0, [r7, #4]
 80041fe:	f000 f87a 	bl	80042f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	2200      	movs	r2, #0
 8004206:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004208:	68bb      	ldr	r3, [r7, #8]
 800420a:	f003 0301 	and.w	r3, r3, #1
 800420e:	2b00      	cmp	r3, #0
 8004210:	d00c      	beq.n	800422c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	f003 0301 	and.w	r3, r3, #1
 8004218:	2b00      	cmp	r3, #0
 800421a:	d007      	beq.n	800422c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	f06f 0201 	mvn.w	r2, #1
 8004224:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004226:	6878      	ldr	r0, [r7, #4]
 8004228:	f7fd f9f4 	bl	8001614 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800422c:	68bb      	ldr	r3, [r7, #8]
 800422e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004232:	2b00      	cmp	r3, #0
 8004234:	d104      	bne.n	8004240 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8004236:	68bb      	ldr	r3, [r7, #8]
 8004238:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800423c:	2b00      	cmp	r3, #0
 800423e:	d00c      	beq.n	800425a <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004246:	2b00      	cmp	r3, #0
 8004248:	d007      	beq.n	800425a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8004252:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004254:	6878      	ldr	r0, [r7, #4]
 8004256:	f000 f90d 	bl	8004474 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800425a:	68bb      	ldr	r3, [r7, #8]
 800425c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004260:	2b00      	cmp	r3, #0
 8004262:	d00c      	beq.n	800427e <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800426a:	2b00      	cmp	r3, #0
 800426c:	d007      	beq.n	800427e <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8004276:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004278:	6878      	ldr	r0, [r7, #4]
 800427a:	f000 f905 	bl	8004488 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800427e:	68bb      	ldr	r3, [r7, #8]
 8004280:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004284:	2b00      	cmp	r3, #0
 8004286:	d00c      	beq.n	80042a2 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800428e:	2b00      	cmp	r3, #0
 8004290:	d007      	beq.n	80042a2 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800429a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800429c:	6878      	ldr	r0, [r7, #4]
 800429e:	f000 f834 	bl	800430a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80042a2:	68bb      	ldr	r3, [r7, #8]
 80042a4:	f003 0320 	and.w	r3, r3, #32
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d00c      	beq.n	80042c6 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	f003 0320 	and.w	r3, r3, #32
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d007      	beq.n	80042c6 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	f06f 0220 	mvn.w	r2, #32
 80042be:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80042c0:	6878      	ldr	r0, [r7, #4]
 80042c2:	f000 f8cd 	bl	8004460 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80042c6:	bf00      	nop
 80042c8:	3710      	adds	r7, #16
 80042ca:	46bd      	mov	sp, r7
 80042cc:	bd80      	pop	{r7, pc}

080042ce <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80042ce:	b480      	push	{r7}
 80042d0:	b083      	sub	sp, #12
 80042d2:	af00      	add	r7, sp, #0
 80042d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80042d6:	bf00      	nop
 80042d8:	370c      	adds	r7, #12
 80042da:	46bd      	mov	sp, r7
 80042dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042e0:	4770      	bx	lr

080042e2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80042e2:	b480      	push	{r7}
 80042e4:	b083      	sub	sp, #12
 80042e6:	af00      	add	r7, sp, #0
 80042e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80042ea:	bf00      	nop
 80042ec:	370c      	adds	r7, #12
 80042ee:	46bd      	mov	sp, r7
 80042f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f4:	4770      	bx	lr

080042f6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80042f6:	b480      	push	{r7}
 80042f8:	b083      	sub	sp, #12
 80042fa:	af00      	add	r7, sp, #0
 80042fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80042fe:	bf00      	nop
 8004300:	370c      	adds	r7, #12
 8004302:	46bd      	mov	sp, r7
 8004304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004308:	4770      	bx	lr

0800430a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800430a:	b480      	push	{r7}
 800430c:	b083      	sub	sp, #12
 800430e:	af00      	add	r7, sp, #0
 8004310:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004312:	bf00      	nop
 8004314:	370c      	adds	r7, #12
 8004316:	46bd      	mov	sp, r7
 8004318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800431c:	4770      	bx	lr
	...

08004320 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004320:	b480      	push	{r7}
 8004322:	b085      	sub	sp, #20
 8004324:	af00      	add	r7, sp, #0
 8004326:	6078      	str	r0, [r7, #4]
 8004328:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	4a43      	ldr	r2, [pc, #268]	@ (8004440 <TIM_Base_SetConfig+0x120>)
 8004334:	4293      	cmp	r3, r2
 8004336:	d013      	beq.n	8004360 <TIM_Base_SetConfig+0x40>
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800433e:	d00f      	beq.n	8004360 <TIM_Base_SetConfig+0x40>
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	4a40      	ldr	r2, [pc, #256]	@ (8004444 <TIM_Base_SetConfig+0x124>)
 8004344:	4293      	cmp	r3, r2
 8004346:	d00b      	beq.n	8004360 <TIM_Base_SetConfig+0x40>
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	4a3f      	ldr	r2, [pc, #252]	@ (8004448 <TIM_Base_SetConfig+0x128>)
 800434c:	4293      	cmp	r3, r2
 800434e:	d007      	beq.n	8004360 <TIM_Base_SetConfig+0x40>
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	4a3e      	ldr	r2, [pc, #248]	@ (800444c <TIM_Base_SetConfig+0x12c>)
 8004354:	4293      	cmp	r3, r2
 8004356:	d003      	beq.n	8004360 <TIM_Base_SetConfig+0x40>
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	4a3d      	ldr	r2, [pc, #244]	@ (8004450 <TIM_Base_SetConfig+0x130>)
 800435c:	4293      	cmp	r3, r2
 800435e:	d108      	bne.n	8004372 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004366:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004368:	683b      	ldr	r3, [r7, #0]
 800436a:	685b      	ldr	r3, [r3, #4]
 800436c:	68fa      	ldr	r2, [r7, #12]
 800436e:	4313      	orrs	r3, r2
 8004370:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	4a32      	ldr	r2, [pc, #200]	@ (8004440 <TIM_Base_SetConfig+0x120>)
 8004376:	4293      	cmp	r3, r2
 8004378:	d01f      	beq.n	80043ba <TIM_Base_SetConfig+0x9a>
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004380:	d01b      	beq.n	80043ba <TIM_Base_SetConfig+0x9a>
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	4a2f      	ldr	r2, [pc, #188]	@ (8004444 <TIM_Base_SetConfig+0x124>)
 8004386:	4293      	cmp	r3, r2
 8004388:	d017      	beq.n	80043ba <TIM_Base_SetConfig+0x9a>
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	4a2e      	ldr	r2, [pc, #184]	@ (8004448 <TIM_Base_SetConfig+0x128>)
 800438e:	4293      	cmp	r3, r2
 8004390:	d013      	beq.n	80043ba <TIM_Base_SetConfig+0x9a>
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	4a2d      	ldr	r2, [pc, #180]	@ (800444c <TIM_Base_SetConfig+0x12c>)
 8004396:	4293      	cmp	r3, r2
 8004398:	d00f      	beq.n	80043ba <TIM_Base_SetConfig+0x9a>
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	4a2c      	ldr	r2, [pc, #176]	@ (8004450 <TIM_Base_SetConfig+0x130>)
 800439e:	4293      	cmp	r3, r2
 80043a0:	d00b      	beq.n	80043ba <TIM_Base_SetConfig+0x9a>
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	4a2b      	ldr	r2, [pc, #172]	@ (8004454 <TIM_Base_SetConfig+0x134>)
 80043a6:	4293      	cmp	r3, r2
 80043a8:	d007      	beq.n	80043ba <TIM_Base_SetConfig+0x9a>
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	4a2a      	ldr	r2, [pc, #168]	@ (8004458 <TIM_Base_SetConfig+0x138>)
 80043ae:	4293      	cmp	r3, r2
 80043b0:	d003      	beq.n	80043ba <TIM_Base_SetConfig+0x9a>
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	4a29      	ldr	r2, [pc, #164]	@ (800445c <TIM_Base_SetConfig+0x13c>)
 80043b6:	4293      	cmp	r3, r2
 80043b8:	d108      	bne.n	80043cc <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80043c0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80043c2:	683b      	ldr	r3, [r7, #0]
 80043c4:	68db      	ldr	r3, [r3, #12]
 80043c6:	68fa      	ldr	r2, [r7, #12]
 80043c8:	4313      	orrs	r3, r2
 80043ca:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80043d2:	683b      	ldr	r3, [r7, #0]
 80043d4:	695b      	ldr	r3, [r3, #20]
 80043d6:	4313      	orrs	r3, r2
 80043d8:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80043da:	683b      	ldr	r3, [r7, #0]
 80043dc:	689a      	ldr	r2, [r3, #8]
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80043e2:	683b      	ldr	r3, [r7, #0]
 80043e4:	681a      	ldr	r2, [r3, #0]
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	4a14      	ldr	r2, [pc, #80]	@ (8004440 <TIM_Base_SetConfig+0x120>)
 80043ee:	4293      	cmp	r3, r2
 80043f0:	d00f      	beq.n	8004412 <TIM_Base_SetConfig+0xf2>
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	4a16      	ldr	r2, [pc, #88]	@ (8004450 <TIM_Base_SetConfig+0x130>)
 80043f6:	4293      	cmp	r3, r2
 80043f8:	d00b      	beq.n	8004412 <TIM_Base_SetConfig+0xf2>
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	4a15      	ldr	r2, [pc, #84]	@ (8004454 <TIM_Base_SetConfig+0x134>)
 80043fe:	4293      	cmp	r3, r2
 8004400:	d007      	beq.n	8004412 <TIM_Base_SetConfig+0xf2>
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	4a14      	ldr	r2, [pc, #80]	@ (8004458 <TIM_Base_SetConfig+0x138>)
 8004406:	4293      	cmp	r3, r2
 8004408:	d003      	beq.n	8004412 <TIM_Base_SetConfig+0xf2>
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	4a13      	ldr	r2, [pc, #76]	@ (800445c <TIM_Base_SetConfig+0x13c>)
 800440e:	4293      	cmp	r3, r2
 8004410:	d103      	bne.n	800441a <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004412:	683b      	ldr	r3, [r7, #0]
 8004414:	691a      	ldr	r2, [r3, #16]
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	f043 0204 	orr.w	r2, r3, #4
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	2201      	movs	r2, #1
 800442a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	68fa      	ldr	r2, [r7, #12]
 8004430:	601a      	str	r2, [r3, #0]
}
 8004432:	bf00      	nop
 8004434:	3714      	adds	r7, #20
 8004436:	46bd      	mov	sp, r7
 8004438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800443c:	4770      	bx	lr
 800443e:	bf00      	nop
 8004440:	40012c00 	.word	0x40012c00
 8004444:	40000400 	.word	0x40000400
 8004448:	40000800 	.word	0x40000800
 800444c:	40000c00 	.word	0x40000c00
 8004450:	40013400 	.word	0x40013400
 8004454:	40014000 	.word	0x40014000
 8004458:	40014400 	.word	0x40014400
 800445c:	40014800 	.word	0x40014800

08004460 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004460:	b480      	push	{r7}
 8004462:	b083      	sub	sp, #12
 8004464:	af00      	add	r7, sp, #0
 8004466:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004468:	bf00      	nop
 800446a:	370c      	adds	r7, #12
 800446c:	46bd      	mov	sp, r7
 800446e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004472:	4770      	bx	lr

08004474 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004474:	b480      	push	{r7}
 8004476:	b083      	sub	sp, #12
 8004478:	af00      	add	r7, sp, #0
 800447a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800447c:	bf00      	nop
 800447e:	370c      	adds	r7, #12
 8004480:	46bd      	mov	sp, r7
 8004482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004486:	4770      	bx	lr

08004488 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004488:	b480      	push	{r7}
 800448a:	b083      	sub	sp, #12
 800448c:	af00      	add	r7, sp, #0
 800448e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004490:	bf00      	nop
 8004492:	370c      	adds	r7, #12
 8004494:	46bd      	mov	sp, r7
 8004496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800449a:	4770      	bx	lr

0800449c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800449c:	b580      	push	{r7, lr}
 800449e:	b082      	sub	sp, #8
 80044a0:	af00      	add	r7, sp, #0
 80044a2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d101      	bne.n	80044ae <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80044aa:	2301      	movs	r3, #1
 80044ac:	e040      	b.n	8004530 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d106      	bne.n	80044c4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	2200      	movs	r2, #0
 80044ba:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80044be:	6878      	ldr	r0, [r7, #4]
 80044c0:	f7fd fac2 	bl	8001a48 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	2224      	movs	r2, #36	@ 0x24
 80044c8:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	681a      	ldr	r2, [r3, #0]
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	f022 0201 	bic.w	r2, r2, #1
 80044d8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d002      	beq.n	80044e8 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80044e2:	6878      	ldr	r0, [r7, #4]
 80044e4:	f000 fae0 	bl	8004aa8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80044e8:	6878      	ldr	r0, [r7, #4]
 80044ea:	f000 f825 	bl	8004538 <UART_SetConfig>
 80044ee:	4603      	mov	r3, r0
 80044f0:	2b01      	cmp	r3, #1
 80044f2:	d101      	bne.n	80044f8 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80044f4:	2301      	movs	r3, #1
 80044f6:	e01b      	b.n	8004530 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	685a      	ldr	r2, [r3, #4]
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004506:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	689a      	ldr	r2, [r3, #8]
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004516:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	681a      	ldr	r2, [r3, #0]
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	f042 0201 	orr.w	r2, r2, #1
 8004526:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004528:	6878      	ldr	r0, [r7, #4]
 800452a:	f000 fb5f 	bl	8004bec <UART_CheckIdleState>
 800452e:	4603      	mov	r3, r0
}
 8004530:	4618      	mov	r0, r3
 8004532:	3708      	adds	r7, #8
 8004534:	46bd      	mov	sp, r7
 8004536:	bd80      	pop	{r7, pc}

08004538 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004538:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800453c:	b08a      	sub	sp, #40	@ 0x28
 800453e:	af00      	add	r7, sp, #0
 8004540:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004542:	2300      	movs	r3, #0
 8004544:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	689a      	ldr	r2, [r3, #8]
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	691b      	ldr	r3, [r3, #16]
 8004550:	431a      	orrs	r2, r3
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	695b      	ldr	r3, [r3, #20]
 8004556:	431a      	orrs	r2, r3
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	69db      	ldr	r3, [r3, #28]
 800455c:	4313      	orrs	r3, r2
 800455e:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	681a      	ldr	r2, [r3, #0]
 8004566:	4ba4      	ldr	r3, [pc, #656]	@ (80047f8 <UART_SetConfig+0x2c0>)
 8004568:	4013      	ands	r3, r2
 800456a:	68fa      	ldr	r2, [r7, #12]
 800456c:	6812      	ldr	r2, [r2, #0]
 800456e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004570:	430b      	orrs	r3, r1
 8004572:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	685b      	ldr	r3, [r3, #4]
 800457a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	68da      	ldr	r2, [r3, #12]
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	430a      	orrs	r2, r1
 8004588:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	699b      	ldr	r3, [r3, #24]
 800458e:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	4a99      	ldr	r2, [pc, #612]	@ (80047fc <UART_SetConfig+0x2c4>)
 8004596:	4293      	cmp	r3, r2
 8004598:	d004      	beq.n	80045a4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	6a1b      	ldr	r3, [r3, #32]
 800459e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80045a0:	4313      	orrs	r3, r2
 80045a2:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	689b      	ldr	r3, [r3, #8]
 80045aa:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80045b4:	430a      	orrs	r2, r1
 80045b6:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	4a90      	ldr	r2, [pc, #576]	@ (8004800 <UART_SetConfig+0x2c8>)
 80045be:	4293      	cmp	r3, r2
 80045c0:	d126      	bne.n	8004610 <UART_SetConfig+0xd8>
 80045c2:	4b90      	ldr	r3, [pc, #576]	@ (8004804 <UART_SetConfig+0x2cc>)
 80045c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045c8:	f003 0303 	and.w	r3, r3, #3
 80045cc:	2b03      	cmp	r3, #3
 80045ce:	d81b      	bhi.n	8004608 <UART_SetConfig+0xd0>
 80045d0:	a201      	add	r2, pc, #4	@ (adr r2, 80045d8 <UART_SetConfig+0xa0>)
 80045d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045d6:	bf00      	nop
 80045d8:	080045e9 	.word	0x080045e9
 80045dc:	080045f9 	.word	0x080045f9
 80045e0:	080045f1 	.word	0x080045f1
 80045e4:	08004601 	.word	0x08004601
 80045e8:	2301      	movs	r3, #1
 80045ea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80045ee:	e116      	b.n	800481e <UART_SetConfig+0x2e6>
 80045f0:	2302      	movs	r3, #2
 80045f2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80045f6:	e112      	b.n	800481e <UART_SetConfig+0x2e6>
 80045f8:	2304      	movs	r3, #4
 80045fa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80045fe:	e10e      	b.n	800481e <UART_SetConfig+0x2e6>
 8004600:	2308      	movs	r3, #8
 8004602:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004606:	e10a      	b.n	800481e <UART_SetConfig+0x2e6>
 8004608:	2310      	movs	r3, #16
 800460a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800460e:	e106      	b.n	800481e <UART_SetConfig+0x2e6>
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	4a7c      	ldr	r2, [pc, #496]	@ (8004808 <UART_SetConfig+0x2d0>)
 8004616:	4293      	cmp	r3, r2
 8004618:	d138      	bne.n	800468c <UART_SetConfig+0x154>
 800461a:	4b7a      	ldr	r3, [pc, #488]	@ (8004804 <UART_SetConfig+0x2cc>)
 800461c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004620:	f003 030c 	and.w	r3, r3, #12
 8004624:	2b0c      	cmp	r3, #12
 8004626:	d82d      	bhi.n	8004684 <UART_SetConfig+0x14c>
 8004628:	a201      	add	r2, pc, #4	@ (adr r2, 8004630 <UART_SetConfig+0xf8>)
 800462a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800462e:	bf00      	nop
 8004630:	08004665 	.word	0x08004665
 8004634:	08004685 	.word	0x08004685
 8004638:	08004685 	.word	0x08004685
 800463c:	08004685 	.word	0x08004685
 8004640:	08004675 	.word	0x08004675
 8004644:	08004685 	.word	0x08004685
 8004648:	08004685 	.word	0x08004685
 800464c:	08004685 	.word	0x08004685
 8004650:	0800466d 	.word	0x0800466d
 8004654:	08004685 	.word	0x08004685
 8004658:	08004685 	.word	0x08004685
 800465c:	08004685 	.word	0x08004685
 8004660:	0800467d 	.word	0x0800467d
 8004664:	2300      	movs	r3, #0
 8004666:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800466a:	e0d8      	b.n	800481e <UART_SetConfig+0x2e6>
 800466c:	2302      	movs	r3, #2
 800466e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004672:	e0d4      	b.n	800481e <UART_SetConfig+0x2e6>
 8004674:	2304      	movs	r3, #4
 8004676:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800467a:	e0d0      	b.n	800481e <UART_SetConfig+0x2e6>
 800467c:	2308      	movs	r3, #8
 800467e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004682:	e0cc      	b.n	800481e <UART_SetConfig+0x2e6>
 8004684:	2310      	movs	r3, #16
 8004686:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800468a:	e0c8      	b.n	800481e <UART_SetConfig+0x2e6>
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	4a5e      	ldr	r2, [pc, #376]	@ (800480c <UART_SetConfig+0x2d4>)
 8004692:	4293      	cmp	r3, r2
 8004694:	d125      	bne.n	80046e2 <UART_SetConfig+0x1aa>
 8004696:	4b5b      	ldr	r3, [pc, #364]	@ (8004804 <UART_SetConfig+0x2cc>)
 8004698:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800469c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80046a0:	2b30      	cmp	r3, #48	@ 0x30
 80046a2:	d016      	beq.n	80046d2 <UART_SetConfig+0x19a>
 80046a4:	2b30      	cmp	r3, #48	@ 0x30
 80046a6:	d818      	bhi.n	80046da <UART_SetConfig+0x1a2>
 80046a8:	2b20      	cmp	r3, #32
 80046aa:	d00a      	beq.n	80046c2 <UART_SetConfig+0x18a>
 80046ac:	2b20      	cmp	r3, #32
 80046ae:	d814      	bhi.n	80046da <UART_SetConfig+0x1a2>
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d002      	beq.n	80046ba <UART_SetConfig+0x182>
 80046b4:	2b10      	cmp	r3, #16
 80046b6:	d008      	beq.n	80046ca <UART_SetConfig+0x192>
 80046b8:	e00f      	b.n	80046da <UART_SetConfig+0x1a2>
 80046ba:	2300      	movs	r3, #0
 80046bc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80046c0:	e0ad      	b.n	800481e <UART_SetConfig+0x2e6>
 80046c2:	2302      	movs	r3, #2
 80046c4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80046c8:	e0a9      	b.n	800481e <UART_SetConfig+0x2e6>
 80046ca:	2304      	movs	r3, #4
 80046cc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80046d0:	e0a5      	b.n	800481e <UART_SetConfig+0x2e6>
 80046d2:	2308      	movs	r3, #8
 80046d4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80046d8:	e0a1      	b.n	800481e <UART_SetConfig+0x2e6>
 80046da:	2310      	movs	r3, #16
 80046dc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80046e0:	e09d      	b.n	800481e <UART_SetConfig+0x2e6>
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	4a4a      	ldr	r2, [pc, #296]	@ (8004810 <UART_SetConfig+0x2d8>)
 80046e8:	4293      	cmp	r3, r2
 80046ea:	d125      	bne.n	8004738 <UART_SetConfig+0x200>
 80046ec:	4b45      	ldr	r3, [pc, #276]	@ (8004804 <UART_SetConfig+0x2cc>)
 80046ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046f2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80046f6:	2bc0      	cmp	r3, #192	@ 0xc0
 80046f8:	d016      	beq.n	8004728 <UART_SetConfig+0x1f0>
 80046fa:	2bc0      	cmp	r3, #192	@ 0xc0
 80046fc:	d818      	bhi.n	8004730 <UART_SetConfig+0x1f8>
 80046fe:	2b80      	cmp	r3, #128	@ 0x80
 8004700:	d00a      	beq.n	8004718 <UART_SetConfig+0x1e0>
 8004702:	2b80      	cmp	r3, #128	@ 0x80
 8004704:	d814      	bhi.n	8004730 <UART_SetConfig+0x1f8>
 8004706:	2b00      	cmp	r3, #0
 8004708:	d002      	beq.n	8004710 <UART_SetConfig+0x1d8>
 800470a:	2b40      	cmp	r3, #64	@ 0x40
 800470c:	d008      	beq.n	8004720 <UART_SetConfig+0x1e8>
 800470e:	e00f      	b.n	8004730 <UART_SetConfig+0x1f8>
 8004710:	2300      	movs	r3, #0
 8004712:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004716:	e082      	b.n	800481e <UART_SetConfig+0x2e6>
 8004718:	2302      	movs	r3, #2
 800471a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800471e:	e07e      	b.n	800481e <UART_SetConfig+0x2e6>
 8004720:	2304      	movs	r3, #4
 8004722:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004726:	e07a      	b.n	800481e <UART_SetConfig+0x2e6>
 8004728:	2308      	movs	r3, #8
 800472a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800472e:	e076      	b.n	800481e <UART_SetConfig+0x2e6>
 8004730:	2310      	movs	r3, #16
 8004732:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004736:	e072      	b.n	800481e <UART_SetConfig+0x2e6>
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	4a35      	ldr	r2, [pc, #212]	@ (8004814 <UART_SetConfig+0x2dc>)
 800473e:	4293      	cmp	r3, r2
 8004740:	d12a      	bne.n	8004798 <UART_SetConfig+0x260>
 8004742:	4b30      	ldr	r3, [pc, #192]	@ (8004804 <UART_SetConfig+0x2cc>)
 8004744:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004748:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800474c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004750:	d01a      	beq.n	8004788 <UART_SetConfig+0x250>
 8004752:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004756:	d81b      	bhi.n	8004790 <UART_SetConfig+0x258>
 8004758:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800475c:	d00c      	beq.n	8004778 <UART_SetConfig+0x240>
 800475e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004762:	d815      	bhi.n	8004790 <UART_SetConfig+0x258>
 8004764:	2b00      	cmp	r3, #0
 8004766:	d003      	beq.n	8004770 <UART_SetConfig+0x238>
 8004768:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800476c:	d008      	beq.n	8004780 <UART_SetConfig+0x248>
 800476e:	e00f      	b.n	8004790 <UART_SetConfig+0x258>
 8004770:	2300      	movs	r3, #0
 8004772:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004776:	e052      	b.n	800481e <UART_SetConfig+0x2e6>
 8004778:	2302      	movs	r3, #2
 800477a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800477e:	e04e      	b.n	800481e <UART_SetConfig+0x2e6>
 8004780:	2304      	movs	r3, #4
 8004782:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004786:	e04a      	b.n	800481e <UART_SetConfig+0x2e6>
 8004788:	2308      	movs	r3, #8
 800478a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800478e:	e046      	b.n	800481e <UART_SetConfig+0x2e6>
 8004790:	2310      	movs	r3, #16
 8004792:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004796:	e042      	b.n	800481e <UART_SetConfig+0x2e6>
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	4a17      	ldr	r2, [pc, #92]	@ (80047fc <UART_SetConfig+0x2c4>)
 800479e:	4293      	cmp	r3, r2
 80047a0:	d13a      	bne.n	8004818 <UART_SetConfig+0x2e0>
 80047a2:	4b18      	ldr	r3, [pc, #96]	@ (8004804 <UART_SetConfig+0x2cc>)
 80047a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047a8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80047ac:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80047b0:	d01a      	beq.n	80047e8 <UART_SetConfig+0x2b0>
 80047b2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80047b6:	d81b      	bhi.n	80047f0 <UART_SetConfig+0x2b8>
 80047b8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80047bc:	d00c      	beq.n	80047d8 <UART_SetConfig+0x2a0>
 80047be:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80047c2:	d815      	bhi.n	80047f0 <UART_SetConfig+0x2b8>
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d003      	beq.n	80047d0 <UART_SetConfig+0x298>
 80047c8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80047cc:	d008      	beq.n	80047e0 <UART_SetConfig+0x2a8>
 80047ce:	e00f      	b.n	80047f0 <UART_SetConfig+0x2b8>
 80047d0:	2300      	movs	r3, #0
 80047d2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80047d6:	e022      	b.n	800481e <UART_SetConfig+0x2e6>
 80047d8:	2302      	movs	r3, #2
 80047da:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80047de:	e01e      	b.n	800481e <UART_SetConfig+0x2e6>
 80047e0:	2304      	movs	r3, #4
 80047e2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80047e6:	e01a      	b.n	800481e <UART_SetConfig+0x2e6>
 80047e8:	2308      	movs	r3, #8
 80047ea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80047ee:	e016      	b.n	800481e <UART_SetConfig+0x2e6>
 80047f0:	2310      	movs	r3, #16
 80047f2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80047f6:	e012      	b.n	800481e <UART_SetConfig+0x2e6>
 80047f8:	efff69f3 	.word	0xefff69f3
 80047fc:	40008000 	.word	0x40008000
 8004800:	40013800 	.word	0x40013800
 8004804:	40021000 	.word	0x40021000
 8004808:	40004400 	.word	0x40004400
 800480c:	40004800 	.word	0x40004800
 8004810:	40004c00 	.word	0x40004c00
 8004814:	40005000 	.word	0x40005000
 8004818:	2310      	movs	r3, #16
 800481a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	4a9f      	ldr	r2, [pc, #636]	@ (8004aa0 <UART_SetConfig+0x568>)
 8004824:	4293      	cmp	r3, r2
 8004826:	d17a      	bne.n	800491e <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004828:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800482c:	2b08      	cmp	r3, #8
 800482e:	d824      	bhi.n	800487a <UART_SetConfig+0x342>
 8004830:	a201      	add	r2, pc, #4	@ (adr r2, 8004838 <UART_SetConfig+0x300>)
 8004832:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004836:	bf00      	nop
 8004838:	0800485d 	.word	0x0800485d
 800483c:	0800487b 	.word	0x0800487b
 8004840:	08004865 	.word	0x08004865
 8004844:	0800487b 	.word	0x0800487b
 8004848:	0800486b 	.word	0x0800486b
 800484c:	0800487b 	.word	0x0800487b
 8004850:	0800487b 	.word	0x0800487b
 8004854:	0800487b 	.word	0x0800487b
 8004858:	08004873 	.word	0x08004873
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800485c:	f7fe fa66 	bl	8002d2c <HAL_RCC_GetPCLK1Freq>
 8004860:	61f8      	str	r0, [r7, #28]
        break;
 8004862:	e010      	b.n	8004886 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004864:	4b8f      	ldr	r3, [pc, #572]	@ (8004aa4 <UART_SetConfig+0x56c>)
 8004866:	61fb      	str	r3, [r7, #28]
        break;
 8004868:	e00d      	b.n	8004886 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800486a:	f7fe f9c7 	bl	8002bfc <HAL_RCC_GetSysClockFreq>
 800486e:	61f8      	str	r0, [r7, #28]
        break;
 8004870:	e009      	b.n	8004886 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004872:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004876:	61fb      	str	r3, [r7, #28]
        break;
 8004878:	e005      	b.n	8004886 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 800487a:	2300      	movs	r3, #0
 800487c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800487e:	2301      	movs	r3, #1
 8004880:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004884:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004886:	69fb      	ldr	r3, [r7, #28]
 8004888:	2b00      	cmp	r3, #0
 800488a:	f000 80fb 	beq.w	8004a84 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	685a      	ldr	r2, [r3, #4]
 8004892:	4613      	mov	r3, r2
 8004894:	005b      	lsls	r3, r3, #1
 8004896:	4413      	add	r3, r2
 8004898:	69fa      	ldr	r2, [r7, #28]
 800489a:	429a      	cmp	r2, r3
 800489c:	d305      	bcc.n	80048aa <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	685b      	ldr	r3, [r3, #4]
 80048a2:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80048a4:	69fa      	ldr	r2, [r7, #28]
 80048a6:	429a      	cmp	r2, r3
 80048a8:	d903      	bls.n	80048b2 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 80048aa:	2301      	movs	r3, #1
 80048ac:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80048b0:	e0e8      	b.n	8004a84 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80048b2:	69fb      	ldr	r3, [r7, #28]
 80048b4:	2200      	movs	r2, #0
 80048b6:	461c      	mov	r4, r3
 80048b8:	4615      	mov	r5, r2
 80048ba:	f04f 0200 	mov.w	r2, #0
 80048be:	f04f 0300 	mov.w	r3, #0
 80048c2:	022b      	lsls	r3, r5, #8
 80048c4:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80048c8:	0222      	lsls	r2, r4, #8
 80048ca:	68f9      	ldr	r1, [r7, #12]
 80048cc:	6849      	ldr	r1, [r1, #4]
 80048ce:	0849      	lsrs	r1, r1, #1
 80048d0:	2000      	movs	r0, #0
 80048d2:	4688      	mov	r8, r1
 80048d4:	4681      	mov	r9, r0
 80048d6:	eb12 0a08 	adds.w	sl, r2, r8
 80048da:	eb43 0b09 	adc.w	fp, r3, r9
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	685b      	ldr	r3, [r3, #4]
 80048e2:	2200      	movs	r2, #0
 80048e4:	603b      	str	r3, [r7, #0]
 80048e6:	607a      	str	r2, [r7, #4]
 80048e8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80048ec:	4650      	mov	r0, sl
 80048ee:	4659      	mov	r1, fp
 80048f0:	f7fb fc6e 	bl	80001d0 <__aeabi_uldivmod>
 80048f4:	4602      	mov	r2, r0
 80048f6:	460b      	mov	r3, r1
 80048f8:	4613      	mov	r3, r2
 80048fa:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80048fc:	69bb      	ldr	r3, [r7, #24]
 80048fe:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004902:	d308      	bcc.n	8004916 <UART_SetConfig+0x3de>
 8004904:	69bb      	ldr	r3, [r7, #24]
 8004906:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800490a:	d204      	bcs.n	8004916 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	69ba      	ldr	r2, [r7, #24]
 8004912:	60da      	str	r2, [r3, #12]
 8004914:	e0b6      	b.n	8004a84 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8004916:	2301      	movs	r3, #1
 8004918:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800491c:	e0b2      	b.n	8004a84 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	69db      	ldr	r3, [r3, #28]
 8004922:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004926:	d15e      	bne.n	80049e6 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8004928:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800492c:	2b08      	cmp	r3, #8
 800492e:	d828      	bhi.n	8004982 <UART_SetConfig+0x44a>
 8004930:	a201      	add	r2, pc, #4	@ (adr r2, 8004938 <UART_SetConfig+0x400>)
 8004932:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004936:	bf00      	nop
 8004938:	0800495d 	.word	0x0800495d
 800493c:	08004965 	.word	0x08004965
 8004940:	0800496d 	.word	0x0800496d
 8004944:	08004983 	.word	0x08004983
 8004948:	08004973 	.word	0x08004973
 800494c:	08004983 	.word	0x08004983
 8004950:	08004983 	.word	0x08004983
 8004954:	08004983 	.word	0x08004983
 8004958:	0800497b 	.word	0x0800497b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800495c:	f7fe f9e6 	bl	8002d2c <HAL_RCC_GetPCLK1Freq>
 8004960:	61f8      	str	r0, [r7, #28]
        break;
 8004962:	e014      	b.n	800498e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004964:	f7fe f9f8 	bl	8002d58 <HAL_RCC_GetPCLK2Freq>
 8004968:	61f8      	str	r0, [r7, #28]
        break;
 800496a:	e010      	b.n	800498e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800496c:	4b4d      	ldr	r3, [pc, #308]	@ (8004aa4 <UART_SetConfig+0x56c>)
 800496e:	61fb      	str	r3, [r7, #28]
        break;
 8004970:	e00d      	b.n	800498e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004972:	f7fe f943 	bl	8002bfc <HAL_RCC_GetSysClockFreq>
 8004976:	61f8      	str	r0, [r7, #28]
        break;
 8004978:	e009      	b.n	800498e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800497a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800497e:	61fb      	str	r3, [r7, #28]
        break;
 8004980:	e005      	b.n	800498e <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8004982:	2300      	movs	r3, #0
 8004984:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004986:	2301      	movs	r3, #1
 8004988:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800498c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800498e:	69fb      	ldr	r3, [r7, #28]
 8004990:	2b00      	cmp	r3, #0
 8004992:	d077      	beq.n	8004a84 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004994:	69fb      	ldr	r3, [r7, #28]
 8004996:	005a      	lsls	r2, r3, #1
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	685b      	ldr	r3, [r3, #4]
 800499c:	085b      	lsrs	r3, r3, #1
 800499e:	441a      	add	r2, r3
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	685b      	ldr	r3, [r3, #4]
 80049a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80049a8:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80049aa:	69bb      	ldr	r3, [r7, #24]
 80049ac:	2b0f      	cmp	r3, #15
 80049ae:	d916      	bls.n	80049de <UART_SetConfig+0x4a6>
 80049b0:	69bb      	ldr	r3, [r7, #24]
 80049b2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80049b6:	d212      	bcs.n	80049de <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80049b8:	69bb      	ldr	r3, [r7, #24]
 80049ba:	b29b      	uxth	r3, r3
 80049bc:	f023 030f 	bic.w	r3, r3, #15
 80049c0:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80049c2:	69bb      	ldr	r3, [r7, #24]
 80049c4:	085b      	lsrs	r3, r3, #1
 80049c6:	b29b      	uxth	r3, r3
 80049c8:	f003 0307 	and.w	r3, r3, #7
 80049cc:	b29a      	uxth	r2, r3
 80049ce:	8afb      	ldrh	r3, [r7, #22]
 80049d0:	4313      	orrs	r3, r2
 80049d2:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	8afa      	ldrh	r2, [r7, #22]
 80049da:	60da      	str	r2, [r3, #12]
 80049dc:	e052      	b.n	8004a84 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80049de:	2301      	movs	r3, #1
 80049e0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80049e4:	e04e      	b.n	8004a84 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80049e6:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80049ea:	2b08      	cmp	r3, #8
 80049ec:	d827      	bhi.n	8004a3e <UART_SetConfig+0x506>
 80049ee:	a201      	add	r2, pc, #4	@ (adr r2, 80049f4 <UART_SetConfig+0x4bc>)
 80049f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049f4:	08004a19 	.word	0x08004a19
 80049f8:	08004a21 	.word	0x08004a21
 80049fc:	08004a29 	.word	0x08004a29
 8004a00:	08004a3f 	.word	0x08004a3f
 8004a04:	08004a2f 	.word	0x08004a2f
 8004a08:	08004a3f 	.word	0x08004a3f
 8004a0c:	08004a3f 	.word	0x08004a3f
 8004a10:	08004a3f 	.word	0x08004a3f
 8004a14:	08004a37 	.word	0x08004a37
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004a18:	f7fe f988 	bl	8002d2c <HAL_RCC_GetPCLK1Freq>
 8004a1c:	61f8      	str	r0, [r7, #28]
        break;
 8004a1e:	e014      	b.n	8004a4a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004a20:	f7fe f99a 	bl	8002d58 <HAL_RCC_GetPCLK2Freq>
 8004a24:	61f8      	str	r0, [r7, #28]
        break;
 8004a26:	e010      	b.n	8004a4a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004a28:	4b1e      	ldr	r3, [pc, #120]	@ (8004aa4 <UART_SetConfig+0x56c>)
 8004a2a:	61fb      	str	r3, [r7, #28]
        break;
 8004a2c:	e00d      	b.n	8004a4a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004a2e:	f7fe f8e5 	bl	8002bfc <HAL_RCC_GetSysClockFreq>
 8004a32:	61f8      	str	r0, [r7, #28]
        break;
 8004a34:	e009      	b.n	8004a4a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004a36:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004a3a:	61fb      	str	r3, [r7, #28]
        break;
 8004a3c:	e005      	b.n	8004a4a <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8004a3e:	2300      	movs	r3, #0
 8004a40:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004a42:	2301      	movs	r3, #1
 8004a44:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004a48:	bf00      	nop
    }

    if (pclk != 0U)
 8004a4a:	69fb      	ldr	r3, [r7, #28]
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d019      	beq.n	8004a84 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	685b      	ldr	r3, [r3, #4]
 8004a54:	085a      	lsrs	r2, r3, #1
 8004a56:	69fb      	ldr	r3, [r7, #28]
 8004a58:	441a      	add	r2, r3
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	685b      	ldr	r3, [r3, #4]
 8004a5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a62:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004a64:	69bb      	ldr	r3, [r7, #24]
 8004a66:	2b0f      	cmp	r3, #15
 8004a68:	d909      	bls.n	8004a7e <UART_SetConfig+0x546>
 8004a6a:	69bb      	ldr	r3, [r7, #24]
 8004a6c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004a70:	d205      	bcs.n	8004a7e <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004a72:	69bb      	ldr	r3, [r7, #24]
 8004a74:	b29a      	uxth	r2, r3
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	60da      	str	r2, [r3, #12]
 8004a7c:	e002      	b.n	8004a84 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8004a7e:	2301      	movs	r3, #1
 8004a80:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	2200      	movs	r2, #0
 8004a88:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	2200      	movs	r2, #0
 8004a8e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8004a90:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8004a94:	4618      	mov	r0, r3
 8004a96:	3728      	adds	r7, #40	@ 0x28
 8004a98:	46bd      	mov	sp, r7
 8004a9a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004a9e:	bf00      	nop
 8004aa0:	40008000 	.word	0x40008000
 8004aa4:	00f42400 	.word	0x00f42400

08004aa8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004aa8:	b480      	push	{r7}
 8004aaa:	b083      	sub	sp, #12
 8004aac:	af00      	add	r7, sp, #0
 8004aae:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ab4:	f003 0308 	and.w	r3, r3, #8
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d00a      	beq.n	8004ad2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	685b      	ldr	r3, [r3, #4]
 8004ac2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	430a      	orrs	r2, r1
 8004ad0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ad6:	f003 0301 	and.w	r3, r3, #1
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d00a      	beq.n	8004af4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	685b      	ldr	r3, [r3, #4]
 8004ae4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	430a      	orrs	r2, r1
 8004af2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004af8:	f003 0302 	and.w	r3, r3, #2
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d00a      	beq.n	8004b16 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	685b      	ldr	r3, [r3, #4]
 8004b06:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	430a      	orrs	r2, r1
 8004b14:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b1a:	f003 0304 	and.w	r3, r3, #4
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d00a      	beq.n	8004b38 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	685b      	ldr	r3, [r3, #4]
 8004b28:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	430a      	orrs	r2, r1
 8004b36:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b3c:	f003 0310 	and.w	r3, r3, #16
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d00a      	beq.n	8004b5a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	689b      	ldr	r3, [r3, #8]
 8004b4a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	430a      	orrs	r2, r1
 8004b58:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b5e:	f003 0320 	and.w	r3, r3, #32
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d00a      	beq.n	8004b7c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	689b      	ldr	r3, [r3, #8]
 8004b6c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	430a      	orrs	r2, r1
 8004b7a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b80:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d01a      	beq.n	8004bbe <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	685b      	ldr	r3, [r3, #4]
 8004b8e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	430a      	orrs	r2, r1
 8004b9c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ba2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004ba6:	d10a      	bne.n	8004bbe <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	685b      	ldr	r3, [r3, #4]
 8004bae:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	430a      	orrs	r2, r1
 8004bbc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bc2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d00a      	beq.n	8004be0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	685b      	ldr	r3, [r3, #4]
 8004bd0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	430a      	orrs	r2, r1
 8004bde:	605a      	str	r2, [r3, #4]
  }
}
 8004be0:	bf00      	nop
 8004be2:	370c      	adds	r7, #12
 8004be4:	46bd      	mov	sp, r7
 8004be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bea:	4770      	bx	lr

08004bec <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004bec:	b580      	push	{r7, lr}
 8004bee:	b098      	sub	sp, #96	@ 0x60
 8004bf0:	af02      	add	r7, sp, #8
 8004bf2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	2200      	movs	r2, #0
 8004bf8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004bfc:	f7fc ffde 	bl	8001bbc <HAL_GetTick>
 8004c00:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	f003 0308 	and.w	r3, r3, #8
 8004c0c:	2b08      	cmp	r3, #8
 8004c0e:	d12e      	bne.n	8004c6e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004c10:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004c14:	9300      	str	r3, [sp, #0]
 8004c16:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004c18:	2200      	movs	r2, #0
 8004c1a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8004c1e:	6878      	ldr	r0, [r7, #4]
 8004c20:	f000 f88c 	bl	8004d3c <UART_WaitOnFlagUntilTimeout>
 8004c24:	4603      	mov	r3, r0
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d021      	beq.n	8004c6e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c32:	e853 3f00 	ldrex	r3, [r3]
 8004c36:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004c38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004c3a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004c3e:	653b      	str	r3, [r7, #80]	@ 0x50
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	461a      	mov	r2, r3
 8004c46:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004c48:	647b      	str	r3, [r7, #68]	@ 0x44
 8004c4a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c4c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004c4e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004c50:	e841 2300 	strex	r3, r2, [r1]
 8004c54:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004c56:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d1e6      	bne.n	8004c2a <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	2220      	movs	r2, #32
 8004c60:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	2200      	movs	r2, #0
 8004c66:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004c6a:	2303      	movs	r3, #3
 8004c6c:	e062      	b.n	8004d34 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	f003 0304 	and.w	r3, r3, #4
 8004c78:	2b04      	cmp	r3, #4
 8004c7a:	d149      	bne.n	8004d10 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004c7c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004c80:	9300      	str	r3, [sp, #0]
 8004c82:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004c84:	2200      	movs	r2, #0
 8004c86:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8004c8a:	6878      	ldr	r0, [r7, #4]
 8004c8c:	f000 f856 	bl	8004d3c <UART_WaitOnFlagUntilTimeout>
 8004c90:	4603      	mov	r3, r0
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d03c      	beq.n	8004d10 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c9e:	e853 3f00 	ldrex	r3, [r3]
 8004ca2:	623b      	str	r3, [r7, #32]
   return(result);
 8004ca4:	6a3b      	ldr	r3, [r7, #32]
 8004ca6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004caa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	461a      	mov	r2, r3
 8004cb2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004cb4:	633b      	str	r3, [r7, #48]	@ 0x30
 8004cb6:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cb8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004cba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004cbc:	e841 2300 	strex	r3, r2, [r1]
 8004cc0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004cc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d1e6      	bne.n	8004c96 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	3308      	adds	r3, #8
 8004cce:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cd0:	693b      	ldr	r3, [r7, #16]
 8004cd2:	e853 3f00 	ldrex	r3, [r3]
 8004cd6:	60fb      	str	r3, [r7, #12]
   return(result);
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	f023 0301 	bic.w	r3, r3, #1
 8004cde:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	3308      	adds	r3, #8
 8004ce6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004ce8:	61fa      	str	r2, [r7, #28]
 8004cea:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cec:	69b9      	ldr	r1, [r7, #24]
 8004cee:	69fa      	ldr	r2, [r7, #28]
 8004cf0:	e841 2300 	strex	r3, r2, [r1]
 8004cf4:	617b      	str	r3, [r7, #20]
   return(result);
 8004cf6:	697b      	ldr	r3, [r7, #20]
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d1e5      	bne.n	8004cc8 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	2220      	movs	r2, #32
 8004d00:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	2200      	movs	r2, #0
 8004d08:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004d0c:	2303      	movs	r3, #3
 8004d0e:	e011      	b.n	8004d34 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	2220      	movs	r2, #32
 8004d14:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	2220      	movs	r2, #32
 8004d1a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	2200      	movs	r2, #0
 8004d22:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	2200      	movs	r2, #0
 8004d28:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	2200      	movs	r2, #0
 8004d2e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8004d32:	2300      	movs	r3, #0
}
 8004d34:	4618      	mov	r0, r3
 8004d36:	3758      	adds	r7, #88	@ 0x58
 8004d38:	46bd      	mov	sp, r7
 8004d3a:	bd80      	pop	{r7, pc}

08004d3c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004d3c:	b580      	push	{r7, lr}
 8004d3e:	b084      	sub	sp, #16
 8004d40:	af00      	add	r7, sp, #0
 8004d42:	60f8      	str	r0, [r7, #12]
 8004d44:	60b9      	str	r1, [r7, #8]
 8004d46:	603b      	str	r3, [r7, #0]
 8004d48:	4613      	mov	r3, r2
 8004d4a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004d4c:	e04f      	b.n	8004dee <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004d4e:	69bb      	ldr	r3, [r7, #24]
 8004d50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d54:	d04b      	beq.n	8004dee <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004d56:	f7fc ff31 	bl	8001bbc <HAL_GetTick>
 8004d5a:	4602      	mov	r2, r0
 8004d5c:	683b      	ldr	r3, [r7, #0]
 8004d5e:	1ad3      	subs	r3, r2, r3
 8004d60:	69ba      	ldr	r2, [r7, #24]
 8004d62:	429a      	cmp	r2, r3
 8004d64:	d302      	bcc.n	8004d6c <UART_WaitOnFlagUntilTimeout+0x30>
 8004d66:	69bb      	ldr	r3, [r7, #24]
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d101      	bne.n	8004d70 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004d6c:	2303      	movs	r3, #3
 8004d6e:	e04e      	b.n	8004e0e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	f003 0304 	and.w	r3, r3, #4
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d037      	beq.n	8004dee <UART_WaitOnFlagUntilTimeout+0xb2>
 8004d7e:	68bb      	ldr	r3, [r7, #8]
 8004d80:	2b80      	cmp	r3, #128	@ 0x80
 8004d82:	d034      	beq.n	8004dee <UART_WaitOnFlagUntilTimeout+0xb2>
 8004d84:	68bb      	ldr	r3, [r7, #8]
 8004d86:	2b40      	cmp	r3, #64	@ 0x40
 8004d88:	d031      	beq.n	8004dee <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	69db      	ldr	r3, [r3, #28]
 8004d90:	f003 0308 	and.w	r3, r3, #8
 8004d94:	2b08      	cmp	r3, #8
 8004d96:	d110      	bne.n	8004dba <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	2208      	movs	r2, #8
 8004d9e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004da0:	68f8      	ldr	r0, [r7, #12]
 8004da2:	f000 f838 	bl	8004e16 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	2208      	movs	r2, #8
 8004daa:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	2200      	movs	r2, #0
 8004db2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8004db6:	2301      	movs	r3, #1
 8004db8:	e029      	b.n	8004e0e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	69db      	ldr	r3, [r3, #28]
 8004dc0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004dc4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004dc8:	d111      	bne.n	8004dee <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004dd2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004dd4:	68f8      	ldr	r0, [r7, #12]
 8004dd6:	f000 f81e 	bl	8004e16 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	2220      	movs	r2, #32
 8004dde:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	2200      	movs	r2, #0
 8004de6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8004dea:	2303      	movs	r3, #3
 8004dec:	e00f      	b.n	8004e0e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	69da      	ldr	r2, [r3, #28]
 8004df4:	68bb      	ldr	r3, [r7, #8]
 8004df6:	4013      	ands	r3, r2
 8004df8:	68ba      	ldr	r2, [r7, #8]
 8004dfa:	429a      	cmp	r2, r3
 8004dfc:	bf0c      	ite	eq
 8004dfe:	2301      	moveq	r3, #1
 8004e00:	2300      	movne	r3, #0
 8004e02:	b2db      	uxtb	r3, r3
 8004e04:	461a      	mov	r2, r3
 8004e06:	79fb      	ldrb	r3, [r7, #7]
 8004e08:	429a      	cmp	r2, r3
 8004e0a:	d0a0      	beq.n	8004d4e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004e0c:	2300      	movs	r3, #0
}
 8004e0e:	4618      	mov	r0, r3
 8004e10:	3710      	adds	r7, #16
 8004e12:	46bd      	mov	sp, r7
 8004e14:	bd80      	pop	{r7, pc}

08004e16 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004e16:	b480      	push	{r7}
 8004e18:	b095      	sub	sp, #84	@ 0x54
 8004e1a:	af00      	add	r7, sp, #0
 8004e1c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e24:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004e26:	e853 3f00 	ldrex	r3, [r3]
 8004e2a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004e2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e2e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004e32:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	461a      	mov	r2, r3
 8004e3a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004e3c:	643b      	str	r3, [r7, #64]	@ 0x40
 8004e3e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e40:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004e42:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004e44:	e841 2300 	strex	r3, r2, [r1]
 8004e48:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004e4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d1e6      	bne.n	8004e1e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	3308      	adds	r3, #8
 8004e56:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e58:	6a3b      	ldr	r3, [r7, #32]
 8004e5a:	e853 3f00 	ldrex	r3, [r3]
 8004e5e:	61fb      	str	r3, [r7, #28]
   return(result);
 8004e60:	69fb      	ldr	r3, [r7, #28]
 8004e62:	f023 0301 	bic.w	r3, r3, #1
 8004e66:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	3308      	adds	r3, #8
 8004e6e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004e70:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004e72:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e74:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004e76:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004e78:	e841 2300 	strex	r3, r2, [r1]
 8004e7c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004e7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d1e5      	bne.n	8004e50 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004e88:	2b01      	cmp	r3, #1
 8004e8a:	d118      	bne.n	8004ebe <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	e853 3f00 	ldrex	r3, [r3]
 8004e98:	60bb      	str	r3, [r7, #8]
   return(result);
 8004e9a:	68bb      	ldr	r3, [r7, #8]
 8004e9c:	f023 0310 	bic.w	r3, r3, #16
 8004ea0:	647b      	str	r3, [r7, #68]	@ 0x44
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	461a      	mov	r2, r3
 8004ea8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004eaa:	61bb      	str	r3, [r7, #24]
 8004eac:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004eae:	6979      	ldr	r1, [r7, #20]
 8004eb0:	69ba      	ldr	r2, [r7, #24]
 8004eb2:	e841 2300 	strex	r3, r2, [r1]
 8004eb6:	613b      	str	r3, [r7, #16]
   return(result);
 8004eb8:	693b      	ldr	r3, [r7, #16]
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d1e6      	bne.n	8004e8c <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	2220      	movs	r2, #32
 8004ec2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	2200      	movs	r2, #0
 8004eca:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	2200      	movs	r2, #0
 8004ed0:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8004ed2:	bf00      	nop
 8004ed4:	3754      	adds	r7, #84	@ 0x54
 8004ed6:	46bd      	mov	sp, r7
 8004ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004edc:	4770      	bx	lr
	...

08004ee0 <__NVIC_SetPriority>:
{
 8004ee0:	b480      	push	{r7}
 8004ee2:	b083      	sub	sp, #12
 8004ee4:	af00      	add	r7, sp, #0
 8004ee6:	4603      	mov	r3, r0
 8004ee8:	6039      	str	r1, [r7, #0]
 8004eea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004eec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	db0a      	blt.n	8004f0a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004ef4:	683b      	ldr	r3, [r7, #0]
 8004ef6:	b2da      	uxtb	r2, r3
 8004ef8:	490c      	ldr	r1, [pc, #48]	@ (8004f2c <__NVIC_SetPriority+0x4c>)
 8004efa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004efe:	0112      	lsls	r2, r2, #4
 8004f00:	b2d2      	uxtb	r2, r2
 8004f02:	440b      	add	r3, r1
 8004f04:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8004f08:	e00a      	b.n	8004f20 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004f0a:	683b      	ldr	r3, [r7, #0]
 8004f0c:	b2da      	uxtb	r2, r3
 8004f0e:	4908      	ldr	r1, [pc, #32]	@ (8004f30 <__NVIC_SetPriority+0x50>)
 8004f10:	79fb      	ldrb	r3, [r7, #7]
 8004f12:	f003 030f 	and.w	r3, r3, #15
 8004f16:	3b04      	subs	r3, #4
 8004f18:	0112      	lsls	r2, r2, #4
 8004f1a:	b2d2      	uxtb	r2, r2
 8004f1c:	440b      	add	r3, r1
 8004f1e:	761a      	strb	r2, [r3, #24]
}
 8004f20:	bf00      	nop
 8004f22:	370c      	adds	r7, #12
 8004f24:	46bd      	mov	sp, r7
 8004f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f2a:	4770      	bx	lr
 8004f2c:	e000e100 	.word	0xe000e100
 8004f30:	e000ed00 	.word	0xe000ed00

08004f34 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8004f34:	b580      	push	{r7, lr}
 8004f36:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8004f38:	4b05      	ldr	r3, [pc, #20]	@ (8004f50 <SysTick_Handler+0x1c>)
 8004f3a:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8004f3c:	f002 fd12 	bl	8007964 <xTaskGetSchedulerState>
 8004f40:	4603      	mov	r3, r0
 8004f42:	2b01      	cmp	r3, #1
 8004f44:	d001      	beq.n	8004f4a <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8004f46:	f003 fe17 	bl	8008b78 <xPortSysTickHandler>
  }
}
 8004f4a:	bf00      	nop
 8004f4c:	bd80      	pop	{r7, pc}
 8004f4e:	bf00      	nop
 8004f50:	e000e010 	.word	0xe000e010

08004f54 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8004f54:	b580      	push	{r7, lr}
 8004f56:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8004f58:	2100      	movs	r1, #0
 8004f5a:	f06f 0004 	mvn.w	r0, #4
 8004f5e:	f7ff ffbf 	bl	8004ee0 <__NVIC_SetPriority>
#endif
}
 8004f62:	bf00      	nop
 8004f64:	bd80      	pop	{r7, pc}
	...

08004f68 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8004f68:	b480      	push	{r7}
 8004f6a:	b083      	sub	sp, #12
 8004f6c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004f6e:	f3ef 8305 	mrs	r3, IPSR
 8004f72:	603b      	str	r3, [r7, #0]
  return(result);
 8004f74:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d003      	beq.n	8004f82 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8004f7a:	f06f 0305 	mvn.w	r3, #5
 8004f7e:	607b      	str	r3, [r7, #4]
 8004f80:	e00c      	b.n	8004f9c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8004f82:	4b0a      	ldr	r3, [pc, #40]	@ (8004fac <osKernelInitialize+0x44>)
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d105      	bne.n	8004f96 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8004f8a:	4b08      	ldr	r3, [pc, #32]	@ (8004fac <osKernelInitialize+0x44>)
 8004f8c:	2201      	movs	r2, #1
 8004f8e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8004f90:	2300      	movs	r3, #0
 8004f92:	607b      	str	r3, [r7, #4]
 8004f94:	e002      	b.n	8004f9c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8004f96:	f04f 33ff 	mov.w	r3, #4294967295
 8004f9a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004f9c:	687b      	ldr	r3, [r7, #4]
}
 8004f9e:	4618      	mov	r0, r3
 8004fa0:	370c      	adds	r7, #12
 8004fa2:	46bd      	mov	sp, r7
 8004fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa8:	4770      	bx	lr
 8004faa:	bf00      	nop
 8004fac:	20000218 	.word	0x20000218

08004fb0 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8004fb0:	b580      	push	{r7, lr}
 8004fb2:	b082      	sub	sp, #8
 8004fb4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004fb6:	f3ef 8305 	mrs	r3, IPSR
 8004fba:	603b      	str	r3, [r7, #0]
  return(result);
 8004fbc:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d003      	beq.n	8004fca <osKernelStart+0x1a>
    stat = osErrorISR;
 8004fc2:	f06f 0305 	mvn.w	r3, #5
 8004fc6:	607b      	str	r3, [r7, #4]
 8004fc8:	e010      	b.n	8004fec <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8004fca:	4b0b      	ldr	r3, [pc, #44]	@ (8004ff8 <osKernelStart+0x48>)
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	2b01      	cmp	r3, #1
 8004fd0:	d109      	bne.n	8004fe6 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8004fd2:	f7ff ffbf 	bl	8004f54 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8004fd6:	4b08      	ldr	r3, [pc, #32]	@ (8004ff8 <osKernelStart+0x48>)
 8004fd8:	2202      	movs	r2, #2
 8004fda:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8004fdc:	f002 f84e 	bl	800707c <vTaskStartScheduler>
      stat = osOK;
 8004fe0:	2300      	movs	r3, #0
 8004fe2:	607b      	str	r3, [r7, #4]
 8004fe4:	e002      	b.n	8004fec <osKernelStart+0x3c>
    } else {
      stat = osError;
 8004fe6:	f04f 33ff 	mov.w	r3, #4294967295
 8004fea:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004fec:	687b      	ldr	r3, [r7, #4]
}
 8004fee:	4618      	mov	r0, r3
 8004ff0:	3708      	adds	r7, #8
 8004ff2:	46bd      	mov	sp, r7
 8004ff4:	bd80      	pop	{r7, pc}
 8004ff6:	bf00      	nop
 8004ff8:	20000218 	.word	0x20000218

08004ffc <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8004ffc:	b580      	push	{r7, lr}
 8004ffe:	b08e      	sub	sp, #56	@ 0x38
 8005000:	af04      	add	r7, sp, #16
 8005002:	60f8      	str	r0, [r7, #12]
 8005004:	60b9      	str	r1, [r7, #8]
 8005006:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8005008:	2300      	movs	r3, #0
 800500a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800500c:	f3ef 8305 	mrs	r3, IPSR
 8005010:	617b      	str	r3, [r7, #20]
  return(result);
 8005012:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8005014:	2b00      	cmp	r3, #0
 8005016:	d17e      	bne.n	8005116 <osThreadNew+0x11a>
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	2b00      	cmp	r3, #0
 800501c:	d07b      	beq.n	8005116 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800501e:	2380      	movs	r3, #128	@ 0x80
 8005020:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8005022:	2318      	movs	r3, #24
 8005024:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8005026:	2300      	movs	r3, #0
 8005028:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800502a:	f04f 33ff 	mov.w	r3, #4294967295
 800502e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	2b00      	cmp	r3, #0
 8005034:	d045      	beq.n	80050c2 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	2b00      	cmp	r3, #0
 800503c:	d002      	beq.n	8005044 <osThreadNew+0x48>
        name = attr->name;
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	699b      	ldr	r3, [r3, #24]
 8005048:	2b00      	cmp	r3, #0
 800504a:	d002      	beq.n	8005052 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	699b      	ldr	r3, [r3, #24]
 8005050:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8005052:	69fb      	ldr	r3, [r7, #28]
 8005054:	2b00      	cmp	r3, #0
 8005056:	d008      	beq.n	800506a <osThreadNew+0x6e>
 8005058:	69fb      	ldr	r3, [r7, #28]
 800505a:	2b38      	cmp	r3, #56	@ 0x38
 800505c:	d805      	bhi.n	800506a <osThreadNew+0x6e>
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	685b      	ldr	r3, [r3, #4]
 8005062:	f003 0301 	and.w	r3, r3, #1
 8005066:	2b00      	cmp	r3, #0
 8005068:	d001      	beq.n	800506e <osThreadNew+0x72>
        return (NULL);
 800506a:	2300      	movs	r3, #0
 800506c:	e054      	b.n	8005118 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	695b      	ldr	r3, [r3, #20]
 8005072:	2b00      	cmp	r3, #0
 8005074:	d003      	beq.n	800507e <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	695b      	ldr	r3, [r3, #20]
 800507a:	089b      	lsrs	r3, r3, #2
 800507c:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	689b      	ldr	r3, [r3, #8]
 8005082:	2b00      	cmp	r3, #0
 8005084:	d00e      	beq.n	80050a4 <osThreadNew+0xa8>
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	68db      	ldr	r3, [r3, #12]
 800508a:	2ba7      	cmp	r3, #167	@ 0xa7
 800508c:	d90a      	bls.n	80050a4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005092:	2b00      	cmp	r3, #0
 8005094:	d006      	beq.n	80050a4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	695b      	ldr	r3, [r3, #20]
 800509a:	2b00      	cmp	r3, #0
 800509c:	d002      	beq.n	80050a4 <osThreadNew+0xa8>
        mem = 1;
 800509e:	2301      	movs	r3, #1
 80050a0:	61bb      	str	r3, [r7, #24]
 80050a2:	e010      	b.n	80050c6 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	689b      	ldr	r3, [r3, #8]
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d10c      	bne.n	80050c6 <osThreadNew+0xca>
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	68db      	ldr	r3, [r3, #12]
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d108      	bne.n	80050c6 <osThreadNew+0xca>
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	691b      	ldr	r3, [r3, #16]
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	d104      	bne.n	80050c6 <osThreadNew+0xca>
          mem = 0;
 80050bc:	2300      	movs	r3, #0
 80050be:	61bb      	str	r3, [r7, #24]
 80050c0:	e001      	b.n	80050c6 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80050c2:	2300      	movs	r3, #0
 80050c4:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80050c6:	69bb      	ldr	r3, [r7, #24]
 80050c8:	2b01      	cmp	r3, #1
 80050ca:	d110      	bne.n	80050ee <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80050d0:	687a      	ldr	r2, [r7, #4]
 80050d2:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80050d4:	9202      	str	r2, [sp, #8]
 80050d6:	9301      	str	r3, [sp, #4]
 80050d8:	69fb      	ldr	r3, [r7, #28]
 80050da:	9300      	str	r3, [sp, #0]
 80050dc:	68bb      	ldr	r3, [r7, #8]
 80050de:	6a3a      	ldr	r2, [r7, #32]
 80050e0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80050e2:	68f8      	ldr	r0, [r7, #12]
 80050e4:	f001 fdd6 	bl	8006c94 <xTaskCreateStatic>
 80050e8:	4603      	mov	r3, r0
 80050ea:	613b      	str	r3, [r7, #16]
 80050ec:	e013      	b.n	8005116 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80050ee:	69bb      	ldr	r3, [r7, #24]
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d110      	bne.n	8005116 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80050f4:	6a3b      	ldr	r3, [r7, #32]
 80050f6:	b29a      	uxth	r2, r3
 80050f8:	f107 0310 	add.w	r3, r7, #16
 80050fc:	9301      	str	r3, [sp, #4]
 80050fe:	69fb      	ldr	r3, [r7, #28]
 8005100:	9300      	str	r3, [sp, #0]
 8005102:	68bb      	ldr	r3, [r7, #8]
 8005104:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005106:	68f8      	ldr	r0, [r7, #12]
 8005108:	f001 fe24 	bl	8006d54 <xTaskCreate>
 800510c:	4603      	mov	r3, r0
 800510e:	2b01      	cmp	r3, #1
 8005110:	d001      	beq.n	8005116 <osThreadNew+0x11a>
            hTask = NULL;
 8005112:	2300      	movs	r3, #0
 8005114:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8005116:	693b      	ldr	r3, [r7, #16]
}
 8005118:	4618      	mov	r0, r3
 800511a:	3728      	adds	r7, #40	@ 0x28
 800511c:	46bd      	mov	sp, r7
 800511e:	bd80      	pop	{r7, pc}

08005120 <osThreadYield>:
  }

  return (prio);
}

osStatus_t osThreadYield (void) {
 8005120:	b480      	push	{r7}
 8005122:	b083      	sub	sp, #12
 8005124:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005126:	f3ef 8305 	mrs	r3, IPSR
 800512a:	603b      	str	r3, [r7, #0]
  return(result);
 800512c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800512e:	2b00      	cmp	r3, #0
 8005130:	d003      	beq.n	800513a <osThreadYield+0x1a>
    stat = osErrorISR;
 8005132:	f06f 0305 	mvn.w	r3, #5
 8005136:	607b      	str	r3, [r7, #4]
 8005138:	e009      	b.n	800514e <osThreadYield+0x2e>
  } else {
    stat = osOK;
 800513a:	2300      	movs	r3, #0
 800513c:	607b      	str	r3, [r7, #4]
    taskYIELD();
 800513e:	4b07      	ldr	r3, [pc, #28]	@ (800515c <osThreadYield+0x3c>)
 8005140:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005144:	601a      	str	r2, [r3, #0]
 8005146:	f3bf 8f4f 	dsb	sy
 800514a:	f3bf 8f6f 	isb	sy
  }

  return (stat);
 800514e:	687b      	ldr	r3, [r7, #4]
}
 8005150:	4618      	mov	r0, r3
 8005152:	370c      	adds	r7, #12
 8005154:	46bd      	mov	sp, r7
 8005156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800515a:	4770      	bx	lr
 800515c:	e000ed04 	.word	0xe000ed04

08005160 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8005160:	b580      	push	{r7, lr}
 8005162:	b084      	sub	sp, #16
 8005164:	af00      	add	r7, sp, #0
 8005166:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005168:	f3ef 8305 	mrs	r3, IPSR
 800516c:	60bb      	str	r3, [r7, #8]
  return(result);
 800516e:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005170:	2b00      	cmp	r3, #0
 8005172:	d003      	beq.n	800517c <osDelay+0x1c>
    stat = osErrorISR;
 8005174:	f06f 0305 	mvn.w	r3, #5
 8005178:	60fb      	str	r3, [r7, #12]
 800517a:	e007      	b.n	800518c <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800517c:	2300      	movs	r3, #0
 800517e:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	2b00      	cmp	r3, #0
 8005184:	d002      	beq.n	800518c <osDelay+0x2c>
      vTaskDelay(ticks);
 8005186:	6878      	ldr	r0, [r7, #4]
 8005188:	f001 ff42 	bl	8007010 <vTaskDelay>
    }
  }

  return (stat);
 800518c:	68fb      	ldr	r3, [r7, #12]
}
 800518e:	4618      	mov	r0, r3
 8005190:	3710      	adds	r7, #16
 8005192:	46bd      	mov	sp, r7
 8005194:	bd80      	pop	{r7, pc}

08005196 <TimerCallback>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_TIMER == 1)

static void TimerCallback (TimerHandle_t hTimer) {
 8005196:	b580      	push	{r7, lr}
 8005198:	b084      	sub	sp, #16
 800519a:	af00      	add	r7, sp, #0
 800519c:	6078      	str	r0, [r7, #4]
  TimerCallback_t *callb;

  callb = (TimerCallback_t *)pvTimerGetTimerID (hTimer);
 800519e:	6878      	ldr	r0, [r7, #4]
 80051a0:	f003 fb06 	bl	80087b0 <pvTimerGetTimerID>
 80051a4:	60f8      	str	r0, [r7, #12]

  if (callb != NULL) {
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d005      	beq.n	80051b8 <TimerCallback+0x22>
    callb->func (callb->arg);
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	68fa      	ldr	r2, [r7, #12]
 80051b2:	6852      	ldr	r2, [r2, #4]
 80051b4:	4610      	mov	r0, r2
 80051b6:	4798      	blx	r3
  }
}
 80051b8:	bf00      	nop
 80051ba:	3710      	adds	r7, #16
 80051bc:	46bd      	mov	sp, r7
 80051be:	bd80      	pop	{r7, pc}

080051c0 <osTimerNew>:

osTimerId_t osTimerNew (osTimerFunc_t func, osTimerType_t type, void *argument, const osTimerAttr_t *attr) {
 80051c0:	b580      	push	{r7, lr}
 80051c2:	b08c      	sub	sp, #48	@ 0x30
 80051c4:	af02      	add	r7, sp, #8
 80051c6:	60f8      	str	r0, [r7, #12]
 80051c8:	607a      	str	r2, [r7, #4]
 80051ca:	603b      	str	r3, [r7, #0]
 80051cc:	460b      	mov	r3, r1
 80051ce:	72fb      	strb	r3, [r7, #11]
  TimerHandle_t hTimer;
  TimerCallback_t *callb;
  UBaseType_t reload;
  int32_t mem;

  hTimer = NULL;
 80051d0:	2300      	movs	r3, #0
 80051d2:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80051d4:	f3ef 8305 	mrs	r3, IPSR
 80051d8:	613b      	str	r3, [r7, #16]
  return(result);
 80051da:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (func != NULL)) {
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d163      	bne.n	80052a8 <osTimerNew+0xe8>
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d060      	beq.n	80052a8 <osTimerNew+0xe8>
    /* Allocate memory to store callback function and argument */
    callb = pvPortMalloc (sizeof(TimerCallback_t));
 80051e6:	2008      	movs	r0, #8
 80051e8:	f003 fd58 	bl	8008c9c <pvPortMalloc>
 80051ec:	6178      	str	r0, [r7, #20]

    if (callb != NULL) {
 80051ee:	697b      	ldr	r3, [r7, #20]
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d059      	beq.n	80052a8 <osTimerNew+0xe8>
      callb->func = func;
 80051f4:	697b      	ldr	r3, [r7, #20]
 80051f6:	68fa      	ldr	r2, [r7, #12]
 80051f8:	601a      	str	r2, [r3, #0]
      callb->arg  = argument;
 80051fa:	697b      	ldr	r3, [r7, #20]
 80051fc:	687a      	ldr	r2, [r7, #4]
 80051fe:	605a      	str	r2, [r3, #4]

      if (type == osTimerOnce) {
 8005200:	7afb      	ldrb	r3, [r7, #11]
 8005202:	2b00      	cmp	r3, #0
 8005204:	d102      	bne.n	800520c <osTimerNew+0x4c>
        reload = pdFALSE;
 8005206:	2300      	movs	r3, #0
 8005208:	61fb      	str	r3, [r7, #28]
 800520a:	e001      	b.n	8005210 <osTimerNew+0x50>
      } else {
        reload = pdTRUE;
 800520c:	2301      	movs	r3, #1
 800520e:	61fb      	str	r3, [r7, #28]
      }

      mem  = -1;
 8005210:	f04f 33ff 	mov.w	r3, #4294967295
 8005214:	61bb      	str	r3, [r7, #24]
      name = NULL;
 8005216:	2300      	movs	r3, #0
 8005218:	627b      	str	r3, [r7, #36]	@ 0x24

      if (attr != NULL) {
 800521a:	683b      	ldr	r3, [r7, #0]
 800521c:	2b00      	cmp	r3, #0
 800521e:	d01c      	beq.n	800525a <osTimerNew+0x9a>
        if (attr->name != NULL) {
 8005220:	683b      	ldr	r3, [r7, #0]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	2b00      	cmp	r3, #0
 8005226:	d002      	beq.n	800522e <osTimerNew+0x6e>
          name = attr->name;
 8005228:	683b      	ldr	r3, [r7, #0]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	627b      	str	r3, [r7, #36]	@ 0x24
        }

        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticTimer_t))) {
 800522e:	683b      	ldr	r3, [r7, #0]
 8005230:	689b      	ldr	r3, [r3, #8]
 8005232:	2b00      	cmp	r3, #0
 8005234:	d006      	beq.n	8005244 <osTimerNew+0x84>
 8005236:	683b      	ldr	r3, [r7, #0]
 8005238:	68db      	ldr	r3, [r3, #12]
 800523a:	2b2b      	cmp	r3, #43	@ 0x2b
 800523c:	d902      	bls.n	8005244 <osTimerNew+0x84>
          mem = 1;
 800523e:	2301      	movs	r3, #1
 8005240:	61bb      	str	r3, [r7, #24]
 8005242:	e00c      	b.n	800525e <osTimerNew+0x9e>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8005244:	683b      	ldr	r3, [r7, #0]
 8005246:	689b      	ldr	r3, [r3, #8]
 8005248:	2b00      	cmp	r3, #0
 800524a:	d108      	bne.n	800525e <osTimerNew+0x9e>
 800524c:	683b      	ldr	r3, [r7, #0]
 800524e:	68db      	ldr	r3, [r3, #12]
 8005250:	2b00      	cmp	r3, #0
 8005252:	d104      	bne.n	800525e <osTimerNew+0x9e>
            mem = 0;
 8005254:	2300      	movs	r3, #0
 8005256:	61bb      	str	r3, [r7, #24]
 8005258:	e001      	b.n	800525e <osTimerNew+0x9e>
          }
        }
      }
      else {
        mem = 0;
 800525a:	2300      	movs	r3, #0
 800525c:	61bb      	str	r3, [r7, #24]
      }

      if (mem == 1) {
 800525e:	69bb      	ldr	r3, [r7, #24]
 8005260:	2b01      	cmp	r3, #1
 8005262:	d10c      	bne.n	800527e <osTimerNew+0xbe>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          hTimer = xTimerCreateStatic (name, 1, reload, callb, TimerCallback, (StaticTimer_t *)attr->cb_mem);
 8005264:	683b      	ldr	r3, [r7, #0]
 8005266:	689b      	ldr	r3, [r3, #8]
 8005268:	9301      	str	r3, [sp, #4]
 800526a:	4b12      	ldr	r3, [pc, #72]	@ (80052b4 <osTimerNew+0xf4>)
 800526c:	9300      	str	r3, [sp, #0]
 800526e:	697b      	ldr	r3, [r7, #20]
 8005270:	69fa      	ldr	r2, [r7, #28]
 8005272:	2101      	movs	r1, #1
 8005274:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005276:	f002 fee4 	bl	8008042 <xTimerCreateStatic>
 800527a:	6238      	str	r0, [r7, #32]
 800527c:	e00b      	b.n	8005296 <osTimerNew+0xd6>
        #endif
      }
      else {
        if (mem == 0) {
 800527e:	69bb      	ldr	r3, [r7, #24]
 8005280:	2b00      	cmp	r3, #0
 8005282:	d108      	bne.n	8005296 <osTimerNew+0xd6>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hTimer = xTimerCreate (name, 1, reload, callb, TimerCallback);
 8005284:	4b0b      	ldr	r3, [pc, #44]	@ (80052b4 <osTimerNew+0xf4>)
 8005286:	9300      	str	r3, [sp, #0]
 8005288:	697b      	ldr	r3, [r7, #20]
 800528a:	69fa      	ldr	r2, [r7, #28]
 800528c:	2101      	movs	r1, #1
 800528e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005290:	f002 feb6 	bl	8008000 <xTimerCreate>
 8005294:	6238      	str	r0, [r7, #32]
          #endif
        }
      }

      if ((hTimer == NULL) && (callb != NULL)) {
 8005296:	6a3b      	ldr	r3, [r7, #32]
 8005298:	2b00      	cmp	r3, #0
 800529a:	d105      	bne.n	80052a8 <osTimerNew+0xe8>
 800529c:	697b      	ldr	r3, [r7, #20]
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d002      	beq.n	80052a8 <osTimerNew+0xe8>
        vPortFree (callb);
 80052a2:	6978      	ldr	r0, [r7, #20]
 80052a4:	f003 fdc8 	bl	8008e38 <vPortFree>
      }
    }
  }

  return ((osTimerId_t)hTimer);
 80052a8:	6a3b      	ldr	r3, [r7, #32]
}
 80052aa:	4618      	mov	r0, r3
 80052ac:	3728      	adds	r7, #40	@ 0x28
 80052ae:	46bd      	mov	sp, r7
 80052b0:	bd80      	pop	{r7, pc}
 80052b2:	bf00      	nop
 80052b4:	08005197 	.word	0x08005197

080052b8 <osTimerStart>:
  }

  return (p);
}

osStatus_t osTimerStart (osTimerId_t timer_id, uint32_t ticks) {
 80052b8:	b580      	push	{r7, lr}
 80052ba:	b088      	sub	sp, #32
 80052bc:	af02      	add	r7, sp, #8
 80052be:	6078      	str	r0, [r7, #4]
 80052c0:	6039      	str	r1, [r7, #0]
  TimerHandle_t hTimer = (TimerHandle_t)timer_id;
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80052c6:	f3ef 8305 	mrs	r3, IPSR
 80052ca:	60fb      	str	r3, [r7, #12]
  return(result);
 80052cc:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d003      	beq.n	80052da <osTimerStart+0x22>
    stat = osErrorISR;
 80052d2:	f06f 0305 	mvn.w	r3, #5
 80052d6:	617b      	str	r3, [r7, #20]
 80052d8:	e017      	b.n	800530a <osTimerStart+0x52>
  }
  else if (hTimer == NULL) {
 80052da:	693b      	ldr	r3, [r7, #16]
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d103      	bne.n	80052e8 <osTimerStart+0x30>
    stat = osErrorParameter;
 80052e0:	f06f 0303 	mvn.w	r3, #3
 80052e4:	617b      	str	r3, [r7, #20]
 80052e6:	e010      	b.n	800530a <osTimerStart+0x52>
  }
  else {
    if (xTimerChangePeriod (hTimer, ticks, 0) == pdPASS) {
 80052e8:	2300      	movs	r3, #0
 80052ea:	9300      	str	r3, [sp, #0]
 80052ec:	2300      	movs	r3, #0
 80052ee:	683a      	ldr	r2, [r7, #0]
 80052f0:	2104      	movs	r1, #4
 80052f2:	6938      	ldr	r0, [r7, #16]
 80052f4:	f002 ff22 	bl	800813c <xTimerGenericCommand>
 80052f8:	4603      	mov	r3, r0
 80052fa:	2b01      	cmp	r3, #1
 80052fc:	d102      	bne.n	8005304 <osTimerStart+0x4c>
      stat = osOK;
 80052fe:	2300      	movs	r3, #0
 8005300:	617b      	str	r3, [r7, #20]
 8005302:	e002      	b.n	800530a <osTimerStart+0x52>
    } else {
      stat = osErrorResource;
 8005304:	f06f 0302 	mvn.w	r3, #2
 8005308:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 800530a:	697b      	ldr	r3, [r7, #20]
}
 800530c:	4618      	mov	r0, r3
 800530e:	3718      	adds	r7, #24
 8005310:	46bd      	mov	sp, r7
 8005312:	bd80      	pop	{r7, pc}

08005314 <osTimerStop>:

osStatus_t osTimerStop (osTimerId_t timer_id) {
 8005314:	b580      	push	{r7, lr}
 8005316:	b088      	sub	sp, #32
 8005318:	af02      	add	r7, sp, #8
 800531a:	6078      	str	r0, [r7, #4]
  TimerHandle_t hTimer = (TimerHandle_t)timer_id;
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005320:	f3ef 8305 	mrs	r3, IPSR
 8005324:	60fb      	str	r3, [r7, #12]
  return(result);
 8005326:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005328:	2b00      	cmp	r3, #0
 800532a:	d003      	beq.n	8005334 <osTimerStop+0x20>
    stat = osErrorISR;
 800532c:	f06f 0305 	mvn.w	r3, #5
 8005330:	617b      	str	r3, [r7, #20]
 8005332:	e021      	b.n	8005378 <osTimerStop+0x64>
  }
  else if (hTimer == NULL) {
 8005334:	693b      	ldr	r3, [r7, #16]
 8005336:	2b00      	cmp	r3, #0
 8005338:	d103      	bne.n	8005342 <osTimerStop+0x2e>
    stat = osErrorParameter;
 800533a:	f06f 0303 	mvn.w	r3, #3
 800533e:	617b      	str	r3, [r7, #20]
 8005340:	e01a      	b.n	8005378 <osTimerStop+0x64>
  }
  else {
    if (xTimerIsTimerActive (hTimer) == pdFALSE) {
 8005342:	6938      	ldr	r0, [r7, #16]
 8005344:	f003 fa0a 	bl	800875c <xTimerIsTimerActive>
 8005348:	4603      	mov	r3, r0
 800534a:	2b00      	cmp	r3, #0
 800534c:	d103      	bne.n	8005356 <osTimerStop+0x42>
      stat = osErrorResource;
 800534e:	f06f 0302 	mvn.w	r3, #2
 8005352:	617b      	str	r3, [r7, #20]
 8005354:	e010      	b.n	8005378 <osTimerStop+0x64>
    }
    else {
      if (xTimerStop (hTimer, 0) == pdPASS) {
 8005356:	2300      	movs	r3, #0
 8005358:	9300      	str	r3, [sp, #0]
 800535a:	2300      	movs	r3, #0
 800535c:	2200      	movs	r2, #0
 800535e:	2103      	movs	r1, #3
 8005360:	6938      	ldr	r0, [r7, #16]
 8005362:	f002 feeb 	bl	800813c <xTimerGenericCommand>
 8005366:	4603      	mov	r3, r0
 8005368:	2b01      	cmp	r3, #1
 800536a:	d102      	bne.n	8005372 <osTimerStop+0x5e>
        stat = osOK;
 800536c:	2300      	movs	r3, #0
 800536e:	617b      	str	r3, [r7, #20]
 8005370:	e002      	b.n	8005378 <osTimerStop+0x64>
      } else {
        stat = osError;
 8005372:	f04f 33ff 	mov.w	r3, #4294967295
 8005376:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8005378:	697b      	ldr	r3, [r7, #20]
}
 800537a:	4618      	mov	r0, r3
 800537c:	3718      	adds	r7, #24
 800537e:	46bd      	mov	sp, r7
 8005380:	bd80      	pop	{r7, pc}

08005382 <osTimerIsRunning>:

uint32_t osTimerIsRunning (osTimerId_t timer_id) {
 8005382:	b580      	push	{r7, lr}
 8005384:	b086      	sub	sp, #24
 8005386:	af00      	add	r7, sp, #0
 8005388:	6078      	str	r0, [r7, #4]
  TimerHandle_t hTimer = (TimerHandle_t)timer_id;
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800538e:	f3ef 8305 	mrs	r3, IPSR
 8005392:	60fb      	str	r3, [r7, #12]
  return(result);
 8005394:	68fb      	ldr	r3, [r7, #12]
  uint32_t running;

  if (IS_IRQ() || (hTimer == NULL)) {
 8005396:	2b00      	cmp	r3, #0
 8005398:	d102      	bne.n	80053a0 <osTimerIsRunning+0x1e>
 800539a:	693b      	ldr	r3, [r7, #16]
 800539c:	2b00      	cmp	r3, #0
 800539e:	d102      	bne.n	80053a6 <osTimerIsRunning+0x24>
    running = 0U;
 80053a0:	2300      	movs	r3, #0
 80053a2:	617b      	str	r3, [r7, #20]
 80053a4:	e004      	b.n	80053b0 <osTimerIsRunning+0x2e>
  } else {
    running = (uint32_t)xTimerIsTimerActive (hTimer);
 80053a6:	6938      	ldr	r0, [r7, #16]
 80053a8:	f003 f9d8 	bl	800875c <xTimerIsTimerActive>
 80053ac:	4603      	mov	r3, r0
 80053ae:	617b      	str	r3, [r7, #20]
  }

  return (running);
 80053b0:	697b      	ldr	r3, [r7, #20]
}
 80053b2:	4618      	mov	r0, r3
 80053b4:	3718      	adds	r7, #24
 80053b6:	46bd      	mov	sp, r7
 80053b8:	bd80      	pop	{r7, pc}

080053ba <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 80053ba:	b580      	push	{r7, lr}
 80053bc:	b088      	sub	sp, #32
 80053be:	af00      	add	r7, sp, #0
 80053c0:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 80053c2:	2300      	movs	r3, #0
 80053c4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80053c6:	f3ef 8305 	mrs	r3, IPSR
 80053ca:	60bb      	str	r3, [r7, #8]
  return(result);
 80053cc:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d174      	bne.n	80054bc <osMutexNew+0x102>
    if (attr != NULL) {
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d003      	beq.n	80053e0 <osMutexNew+0x26>
      type = attr->attr_bits;
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	685b      	ldr	r3, [r3, #4]
 80053dc:	61bb      	str	r3, [r7, #24]
 80053de:	e001      	b.n	80053e4 <osMutexNew+0x2a>
    } else {
      type = 0U;
 80053e0:	2300      	movs	r3, #0
 80053e2:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 80053e4:	69bb      	ldr	r3, [r7, #24]
 80053e6:	f003 0301 	and.w	r3, r3, #1
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d002      	beq.n	80053f4 <osMutexNew+0x3a>
      rmtx = 1U;
 80053ee:	2301      	movs	r3, #1
 80053f0:	617b      	str	r3, [r7, #20]
 80053f2:	e001      	b.n	80053f8 <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 80053f4:	2300      	movs	r3, #0
 80053f6:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 80053f8:	69bb      	ldr	r3, [r7, #24]
 80053fa:	f003 0308 	and.w	r3, r3, #8
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d15c      	bne.n	80054bc <osMutexNew+0x102>
      mem = -1;
 8005402:	f04f 33ff 	mov.w	r3, #4294967295
 8005406:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	2b00      	cmp	r3, #0
 800540c:	d015      	beq.n	800543a <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	689b      	ldr	r3, [r3, #8]
 8005412:	2b00      	cmp	r3, #0
 8005414:	d006      	beq.n	8005424 <osMutexNew+0x6a>
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	68db      	ldr	r3, [r3, #12]
 800541a:	2b4f      	cmp	r3, #79	@ 0x4f
 800541c:	d902      	bls.n	8005424 <osMutexNew+0x6a>
          mem = 1;
 800541e:	2301      	movs	r3, #1
 8005420:	613b      	str	r3, [r7, #16]
 8005422:	e00c      	b.n	800543e <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	689b      	ldr	r3, [r3, #8]
 8005428:	2b00      	cmp	r3, #0
 800542a:	d108      	bne.n	800543e <osMutexNew+0x84>
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	68db      	ldr	r3, [r3, #12]
 8005430:	2b00      	cmp	r3, #0
 8005432:	d104      	bne.n	800543e <osMutexNew+0x84>
            mem = 0;
 8005434:	2300      	movs	r3, #0
 8005436:	613b      	str	r3, [r7, #16]
 8005438:	e001      	b.n	800543e <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 800543a:	2300      	movs	r3, #0
 800543c:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 800543e:	693b      	ldr	r3, [r7, #16]
 8005440:	2b01      	cmp	r3, #1
 8005442:	d112      	bne.n	800546a <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 8005444:	697b      	ldr	r3, [r7, #20]
 8005446:	2b00      	cmp	r3, #0
 8005448:	d007      	beq.n	800545a <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	689b      	ldr	r3, [r3, #8]
 800544e:	4619      	mov	r1, r3
 8005450:	2004      	movs	r0, #4
 8005452:	f000 fcb2 	bl	8005dba <xQueueCreateMutexStatic>
 8005456:	61f8      	str	r0, [r7, #28]
 8005458:	e016      	b.n	8005488 <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	689b      	ldr	r3, [r3, #8]
 800545e:	4619      	mov	r1, r3
 8005460:	2001      	movs	r0, #1
 8005462:	f000 fcaa 	bl	8005dba <xQueueCreateMutexStatic>
 8005466:	61f8      	str	r0, [r7, #28]
 8005468:	e00e      	b.n	8005488 <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 800546a:	693b      	ldr	r3, [r7, #16]
 800546c:	2b00      	cmp	r3, #0
 800546e:	d10b      	bne.n	8005488 <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 8005470:	697b      	ldr	r3, [r7, #20]
 8005472:	2b00      	cmp	r3, #0
 8005474:	d004      	beq.n	8005480 <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 8005476:	2004      	movs	r0, #4
 8005478:	f000 fc87 	bl	8005d8a <xQueueCreateMutex>
 800547c:	61f8      	str	r0, [r7, #28]
 800547e:	e003      	b.n	8005488 <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 8005480:	2001      	movs	r0, #1
 8005482:	f000 fc82 	bl	8005d8a <xQueueCreateMutex>
 8005486:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 8005488:	69fb      	ldr	r3, [r7, #28]
 800548a:	2b00      	cmp	r3, #0
 800548c:	d00c      	beq.n	80054a8 <osMutexNew+0xee>
        if (attr != NULL) {
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	2b00      	cmp	r3, #0
 8005492:	d003      	beq.n	800549c <osMutexNew+0xe2>
          name = attr->name;
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	60fb      	str	r3, [r7, #12]
 800549a:	e001      	b.n	80054a0 <osMutexNew+0xe6>
        } else {
          name = NULL;
 800549c:	2300      	movs	r3, #0
 800549e:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 80054a0:	68f9      	ldr	r1, [r7, #12]
 80054a2:	69f8      	ldr	r0, [r7, #28]
 80054a4:	f001 fb6e 	bl	8006b84 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 80054a8:	69fb      	ldr	r3, [r7, #28]
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d006      	beq.n	80054bc <osMutexNew+0x102>
 80054ae:	697b      	ldr	r3, [r7, #20]
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d003      	beq.n	80054bc <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 80054b4:	69fb      	ldr	r3, [r7, #28]
 80054b6:	f043 0301 	orr.w	r3, r3, #1
 80054ba:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 80054bc:	69fb      	ldr	r3, [r7, #28]
}
 80054be:	4618      	mov	r0, r3
 80054c0:	3720      	adds	r7, #32
 80054c2:	46bd      	mov	sp, r7
 80054c4:	bd80      	pop	{r7, pc}

080054c6 <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 80054c6:	b580      	push	{r7, lr}
 80054c8:	b086      	sub	sp, #24
 80054ca:	af00      	add	r7, sp, #0
 80054cc:	6078      	str	r0, [r7, #4]
 80054ce:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	f023 0301 	bic.w	r3, r3, #1
 80054d6:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	f003 0301 	and.w	r3, r3, #1
 80054de:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 80054e0:	2300      	movs	r3, #0
 80054e2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80054e4:	f3ef 8305 	mrs	r3, IPSR
 80054e8:	60bb      	str	r3, [r7, #8]
  return(result);
 80054ea:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d003      	beq.n	80054f8 <osMutexAcquire+0x32>
    stat = osErrorISR;
 80054f0:	f06f 0305 	mvn.w	r3, #5
 80054f4:	617b      	str	r3, [r7, #20]
 80054f6:	e02c      	b.n	8005552 <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 80054f8:	693b      	ldr	r3, [r7, #16]
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d103      	bne.n	8005506 <osMutexAcquire+0x40>
    stat = osErrorParameter;
 80054fe:	f06f 0303 	mvn.w	r3, #3
 8005502:	617b      	str	r3, [r7, #20]
 8005504:	e025      	b.n	8005552 <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	2b00      	cmp	r3, #0
 800550a:	d011      	beq.n	8005530 <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 800550c:	6839      	ldr	r1, [r7, #0]
 800550e:	6938      	ldr	r0, [r7, #16]
 8005510:	f000 fca3 	bl	8005e5a <xQueueTakeMutexRecursive>
 8005514:	4603      	mov	r3, r0
 8005516:	2b01      	cmp	r3, #1
 8005518:	d01b      	beq.n	8005552 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 800551a:	683b      	ldr	r3, [r7, #0]
 800551c:	2b00      	cmp	r3, #0
 800551e:	d003      	beq.n	8005528 <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 8005520:	f06f 0301 	mvn.w	r3, #1
 8005524:	617b      	str	r3, [r7, #20]
 8005526:	e014      	b.n	8005552 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8005528:	f06f 0302 	mvn.w	r3, #2
 800552c:	617b      	str	r3, [r7, #20]
 800552e:	e010      	b.n	8005552 <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 8005530:	6839      	ldr	r1, [r7, #0]
 8005532:	6938      	ldr	r0, [r7, #16]
 8005534:	f001 f848 	bl	80065c8 <xQueueSemaphoreTake>
 8005538:	4603      	mov	r3, r0
 800553a:	2b01      	cmp	r3, #1
 800553c:	d009      	beq.n	8005552 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 800553e:	683b      	ldr	r3, [r7, #0]
 8005540:	2b00      	cmp	r3, #0
 8005542:	d003      	beq.n	800554c <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 8005544:	f06f 0301 	mvn.w	r3, #1
 8005548:	617b      	str	r3, [r7, #20]
 800554a:	e002      	b.n	8005552 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 800554c:	f06f 0302 	mvn.w	r3, #2
 8005550:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 8005552:	697b      	ldr	r3, [r7, #20]
}
 8005554:	4618      	mov	r0, r3
 8005556:	3718      	adds	r7, #24
 8005558:	46bd      	mov	sp, r7
 800555a:	bd80      	pop	{r7, pc}

0800555c <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 800555c:	b580      	push	{r7, lr}
 800555e:	b086      	sub	sp, #24
 8005560:	af00      	add	r7, sp, #0
 8005562:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	f023 0301 	bic.w	r3, r3, #1
 800556a:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	f003 0301 	and.w	r3, r3, #1
 8005572:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8005574:	2300      	movs	r3, #0
 8005576:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005578:	f3ef 8305 	mrs	r3, IPSR
 800557c:	60bb      	str	r3, [r7, #8]
  return(result);
 800557e:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 8005580:	2b00      	cmp	r3, #0
 8005582:	d003      	beq.n	800558c <osMutexRelease+0x30>
    stat = osErrorISR;
 8005584:	f06f 0305 	mvn.w	r3, #5
 8005588:	617b      	str	r3, [r7, #20]
 800558a:	e01f      	b.n	80055cc <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 800558c:	693b      	ldr	r3, [r7, #16]
 800558e:	2b00      	cmp	r3, #0
 8005590:	d103      	bne.n	800559a <osMutexRelease+0x3e>
    stat = osErrorParameter;
 8005592:	f06f 0303 	mvn.w	r3, #3
 8005596:	617b      	str	r3, [r7, #20]
 8005598:	e018      	b.n	80055cc <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	2b00      	cmp	r3, #0
 800559e:	d009      	beq.n	80055b4 <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 80055a0:	6938      	ldr	r0, [r7, #16]
 80055a2:	f000 fc25 	bl	8005df0 <xQueueGiveMutexRecursive>
 80055a6:	4603      	mov	r3, r0
 80055a8:	2b01      	cmp	r3, #1
 80055aa:	d00f      	beq.n	80055cc <osMutexRelease+0x70>
        stat = osErrorResource;
 80055ac:	f06f 0302 	mvn.w	r3, #2
 80055b0:	617b      	str	r3, [r7, #20]
 80055b2:	e00b      	b.n	80055cc <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 80055b4:	2300      	movs	r3, #0
 80055b6:	2200      	movs	r2, #0
 80055b8:	2100      	movs	r1, #0
 80055ba:	6938      	ldr	r0, [r7, #16]
 80055bc:	f000 fcf2 	bl	8005fa4 <xQueueGenericSend>
 80055c0:	4603      	mov	r3, r0
 80055c2:	2b01      	cmp	r3, #1
 80055c4:	d002      	beq.n	80055cc <osMutexRelease+0x70>
        stat = osErrorResource;
 80055c6:	f06f 0302 	mvn.w	r3, #2
 80055ca:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 80055cc:	697b      	ldr	r3, [r7, #20]
}
 80055ce:	4618      	mov	r0, r3
 80055d0:	3718      	adds	r7, #24
 80055d2:	46bd      	mov	sp, r7
 80055d4:	bd80      	pop	{r7, pc}

080055d6 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 80055d6:	b580      	push	{r7, lr}
 80055d8:	b08a      	sub	sp, #40	@ 0x28
 80055da:	af02      	add	r7, sp, #8
 80055dc:	60f8      	str	r0, [r7, #12]
 80055de:	60b9      	str	r1, [r7, #8]
 80055e0:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 80055e2:	2300      	movs	r3, #0
 80055e4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80055e6:	f3ef 8305 	mrs	r3, IPSR
 80055ea:	613b      	str	r3, [r7, #16]
  return(result);
 80055ec:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d175      	bne.n	80056de <osSemaphoreNew+0x108>
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d072      	beq.n	80056de <osSemaphoreNew+0x108>
 80055f8:	68ba      	ldr	r2, [r7, #8]
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	429a      	cmp	r2, r3
 80055fe:	d86e      	bhi.n	80056de <osSemaphoreNew+0x108>
    mem = -1;
 8005600:	f04f 33ff 	mov.w	r3, #4294967295
 8005604:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	2b00      	cmp	r3, #0
 800560a:	d015      	beq.n	8005638 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	689b      	ldr	r3, [r3, #8]
 8005610:	2b00      	cmp	r3, #0
 8005612:	d006      	beq.n	8005622 <osSemaphoreNew+0x4c>
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	68db      	ldr	r3, [r3, #12]
 8005618:	2b4f      	cmp	r3, #79	@ 0x4f
 800561a:	d902      	bls.n	8005622 <osSemaphoreNew+0x4c>
        mem = 1;
 800561c:	2301      	movs	r3, #1
 800561e:	61bb      	str	r3, [r7, #24]
 8005620:	e00c      	b.n	800563c <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	689b      	ldr	r3, [r3, #8]
 8005626:	2b00      	cmp	r3, #0
 8005628:	d108      	bne.n	800563c <osSemaphoreNew+0x66>
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	68db      	ldr	r3, [r3, #12]
 800562e:	2b00      	cmp	r3, #0
 8005630:	d104      	bne.n	800563c <osSemaphoreNew+0x66>
          mem = 0;
 8005632:	2300      	movs	r3, #0
 8005634:	61bb      	str	r3, [r7, #24]
 8005636:	e001      	b.n	800563c <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 8005638:	2300      	movs	r3, #0
 800563a:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 800563c:	69bb      	ldr	r3, [r7, #24]
 800563e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005642:	d04c      	beq.n	80056de <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	2b01      	cmp	r3, #1
 8005648:	d128      	bne.n	800569c <osSemaphoreNew+0xc6>
        if (mem == 1) {
 800564a:	69bb      	ldr	r3, [r7, #24]
 800564c:	2b01      	cmp	r3, #1
 800564e:	d10a      	bne.n	8005666 <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	689b      	ldr	r3, [r3, #8]
 8005654:	2203      	movs	r2, #3
 8005656:	9200      	str	r2, [sp, #0]
 8005658:	2200      	movs	r2, #0
 800565a:	2100      	movs	r1, #0
 800565c:	2001      	movs	r0, #1
 800565e:	f000 fa9f 	bl	8005ba0 <xQueueGenericCreateStatic>
 8005662:	61f8      	str	r0, [r7, #28]
 8005664:	e005      	b.n	8005672 <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 8005666:	2203      	movs	r2, #3
 8005668:	2100      	movs	r1, #0
 800566a:	2001      	movs	r0, #1
 800566c:	f000 fb15 	bl	8005c9a <xQueueGenericCreate>
 8005670:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8005672:	69fb      	ldr	r3, [r7, #28]
 8005674:	2b00      	cmp	r3, #0
 8005676:	d022      	beq.n	80056be <osSemaphoreNew+0xe8>
 8005678:	68bb      	ldr	r3, [r7, #8]
 800567a:	2b00      	cmp	r3, #0
 800567c:	d01f      	beq.n	80056be <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800567e:	2300      	movs	r3, #0
 8005680:	2200      	movs	r2, #0
 8005682:	2100      	movs	r1, #0
 8005684:	69f8      	ldr	r0, [r7, #28]
 8005686:	f000 fc8d 	bl	8005fa4 <xQueueGenericSend>
 800568a:	4603      	mov	r3, r0
 800568c:	2b01      	cmp	r3, #1
 800568e:	d016      	beq.n	80056be <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 8005690:	69f8      	ldr	r0, [r7, #28]
 8005692:	f001 f92b 	bl	80068ec <vQueueDelete>
            hSemaphore = NULL;
 8005696:	2300      	movs	r3, #0
 8005698:	61fb      	str	r3, [r7, #28]
 800569a:	e010      	b.n	80056be <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 800569c:	69bb      	ldr	r3, [r7, #24]
 800569e:	2b01      	cmp	r3, #1
 80056a0:	d108      	bne.n	80056b4 <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	689b      	ldr	r3, [r3, #8]
 80056a6:	461a      	mov	r2, r3
 80056a8:	68b9      	ldr	r1, [r7, #8]
 80056aa:	68f8      	ldr	r0, [r7, #12]
 80056ac:	f000 fc0c 	bl	8005ec8 <xQueueCreateCountingSemaphoreStatic>
 80056b0:	61f8      	str	r0, [r7, #28]
 80056b2:	e004      	b.n	80056be <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 80056b4:	68b9      	ldr	r1, [r7, #8]
 80056b6:	68f8      	ldr	r0, [r7, #12]
 80056b8:	f000 fc3f 	bl	8005f3a <xQueueCreateCountingSemaphore>
 80056bc:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 80056be:	69fb      	ldr	r3, [r7, #28]
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d00c      	beq.n	80056de <osSemaphoreNew+0x108>
        if (attr != NULL) {
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d003      	beq.n	80056d2 <osSemaphoreNew+0xfc>
          name = attr->name;
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	617b      	str	r3, [r7, #20]
 80056d0:	e001      	b.n	80056d6 <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 80056d2:	2300      	movs	r3, #0
 80056d4:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 80056d6:	6979      	ldr	r1, [r7, #20]
 80056d8:	69f8      	ldr	r0, [r7, #28]
 80056da:	f001 fa53 	bl	8006b84 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 80056de:	69fb      	ldr	r3, [r7, #28]
}
 80056e0:	4618      	mov	r0, r3
 80056e2:	3720      	adds	r7, #32
 80056e4:	46bd      	mov	sp, r7
 80056e6:	bd80      	pop	{r7, pc}

080056e8 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 80056e8:	b580      	push	{r7, lr}
 80056ea:	b086      	sub	sp, #24
 80056ec:	af00      	add	r7, sp, #0
 80056ee:	6078      	str	r0, [r7, #4]
 80056f0:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 80056f6:	2300      	movs	r3, #0
 80056f8:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 80056fa:	693b      	ldr	r3, [r7, #16]
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d103      	bne.n	8005708 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 8005700:	f06f 0303 	mvn.w	r3, #3
 8005704:	617b      	str	r3, [r7, #20]
 8005706:	e039      	b.n	800577c <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005708:	f3ef 8305 	mrs	r3, IPSR
 800570c:	60fb      	str	r3, [r7, #12]
  return(result);
 800570e:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8005710:	2b00      	cmp	r3, #0
 8005712:	d022      	beq.n	800575a <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 8005714:	683b      	ldr	r3, [r7, #0]
 8005716:	2b00      	cmp	r3, #0
 8005718:	d003      	beq.n	8005722 <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 800571a:	f06f 0303 	mvn.w	r3, #3
 800571e:	617b      	str	r3, [r7, #20]
 8005720:	e02c      	b.n	800577c <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 8005722:	2300      	movs	r3, #0
 8005724:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 8005726:	f107 0308 	add.w	r3, r7, #8
 800572a:	461a      	mov	r2, r3
 800572c:	2100      	movs	r1, #0
 800572e:	6938      	ldr	r0, [r7, #16]
 8005730:	f001 f85a 	bl	80067e8 <xQueueReceiveFromISR>
 8005734:	4603      	mov	r3, r0
 8005736:	2b01      	cmp	r3, #1
 8005738:	d003      	beq.n	8005742 <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 800573a:	f06f 0302 	mvn.w	r3, #2
 800573e:	617b      	str	r3, [r7, #20]
 8005740:	e01c      	b.n	800577c <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 8005742:	68bb      	ldr	r3, [r7, #8]
 8005744:	2b00      	cmp	r3, #0
 8005746:	d019      	beq.n	800577c <osSemaphoreAcquire+0x94>
 8005748:	4b0f      	ldr	r3, [pc, #60]	@ (8005788 <osSemaphoreAcquire+0xa0>)
 800574a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800574e:	601a      	str	r2, [r3, #0]
 8005750:	f3bf 8f4f 	dsb	sy
 8005754:	f3bf 8f6f 	isb	sy
 8005758:	e010      	b.n	800577c <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 800575a:	6839      	ldr	r1, [r7, #0]
 800575c:	6938      	ldr	r0, [r7, #16]
 800575e:	f000 ff33 	bl	80065c8 <xQueueSemaphoreTake>
 8005762:	4603      	mov	r3, r0
 8005764:	2b01      	cmp	r3, #1
 8005766:	d009      	beq.n	800577c <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 8005768:	683b      	ldr	r3, [r7, #0]
 800576a:	2b00      	cmp	r3, #0
 800576c:	d003      	beq.n	8005776 <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 800576e:	f06f 0301 	mvn.w	r3, #1
 8005772:	617b      	str	r3, [r7, #20]
 8005774:	e002      	b.n	800577c <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 8005776:	f06f 0302 	mvn.w	r3, #2
 800577a:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 800577c:	697b      	ldr	r3, [r7, #20]
}
 800577e:	4618      	mov	r0, r3
 8005780:	3718      	adds	r7, #24
 8005782:	46bd      	mov	sp, r7
 8005784:	bd80      	pop	{r7, pc}
 8005786:	bf00      	nop
 8005788:	e000ed04 	.word	0xe000ed04

0800578c <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 800578c:	b580      	push	{r7, lr}
 800578e:	b086      	sub	sp, #24
 8005790:	af00      	add	r7, sp, #0
 8005792:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8005798:	2300      	movs	r3, #0
 800579a:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 800579c:	693b      	ldr	r3, [r7, #16]
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d103      	bne.n	80057aa <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 80057a2:	f06f 0303 	mvn.w	r3, #3
 80057a6:	617b      	str	r3, [r7, #20]
 80057a8:	e02c      	b.n	8005804 <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80057aa:	f3ef 8305 	mrs	r3, IPSR
 80057ae:	60fb      	str	r3, [r7, #12]
  return(result);
 80057b0:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d01a      	beq.n	80057ec <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 80057b6:	2300      	movs	r3, #0
 80057b8:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 80057ba:	f107 0308 	add.w	r3, r7, #8
 80057be:	4619      	mov	r1, r3
 80057c0:	6938      	ldr	r0, [r7, #16]
 80057c2:	f000 fd8f 	bl	80062e4 <xQueueGiveFromISR>
 80057c6:	4603      	mov	r3, r0
 80057c8:	2b01      	cmp	r3, #1
 80057ca:	d003      	beq.n	80057d4 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 80057cc:	f06f 0302 	mvn.w	r3, #2
 80057d0:	617b      	str	r3, [r7, #20]
 80057d2:	e017      	b.n	8005804 <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 80057d4:	68bb      	ldr	r3, [r7, #8]
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d014      	beq.n	8005804 <osSemaphoreRelease+0x78>
 80057da:	4b0d      	ldr	r3, [pc, #52]	@ (8005810 <osSemaphoreRelease+0x84>)
 80057dc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80057e0:	601a      	str	r2, [r3, #0]
 80057e2:	f3bf 8f4f 	dsb	sy
 80057e6:	f3bf 8f6f 	isb	sy
 80057ea:	e00b      	b.n	8005804 <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 80057ec:	2300      	movs	r3, #0
 80057ee:	2200      	movs	r2, #0
 80057f0:	2100      	movs	r1, #0
 80057f2:	6938      	ldr	r0, [r7, #16]
 80057f4:	f000 fbd6 	bl	8005fa4 <xQueueGenericSend>
 80057f8:	4603      	mov	r3, r0
 80057fa:	2b01      	cmp	r3, #1
 80057fc:	d002      	beq.n	8005804 <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 80057fe:	f06f 0302 	mvn.w	r3, #2
 8005802:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 8005804:	697b      	ldr	r3, [r7, #20]
}
 8005806:	4618      	mov	r0, r3
 8005808:	3718      	adds	r7, #24
 800580a:	46bd      	mov	sp, r7
 800580c:	bd80      	pop	{r7, pc}
 800580e:	bf00      	nop
 8005810:	e000ed04 	.word	0xe000ed04

08005814 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8005814:	b580      	push	{r7, lr}
 8005816:	b08a      	sub	sp, #40	@ 0x28
 8005818:	af02      	add	r7, sp, #8
 800581a:	60f8      	str	r0, [r7, #12]
 800581c:	60b9      	str	r1, [r7, #8]
 800581e:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8005820:	2300      	movs	r3, #0
 8005822:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005824:	f3ef 8305 	mrs	r3, IPSR
 8005828:	613b      	str	r3, [r7, #16]
  return(result);
 800582a:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 800582c:	2b00      	cmp	r3, #0
 800582e:	d15f      	bne.n	80058f0 <osMessageQueueNew+0xdc>
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	2b00      	cmp	r3, #0
 8005834:	d05c      	beq.n	80058f0 <osMessageQueueNew+0xdc>
 8005836:	68bb      	ldr	r3, [r7, #8]
 8005838:	2b00      	cmp	r3, #0
 800583a:	d059      	beq.n	80058f0 <osMessageQueueNew+0xdc>
    mem = -1;
 800583c:	f04f 33ff 	mov.w	r3, #4294967295
 8005840:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	2b00      	cmp	r3, #0
 8005846:	d029      	beq.n	800589c <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	689b      	ldr	r3, [r3, #8]
 800584c:	2b00      	cmp	r3, #0
 800584e:	d012      	beq.n	8005876 <osMessageQueueNew+0x62>
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	68db      	ldr	r3, [r3, #12]
 8005854:	2b4f      	cmp	r3, #79	@ 0x4f
 8005856:	d90e      	bls.n	8005876 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800585c:	2b00      	cmp	r3, #0
 800585e:	d00a      	beq.n	8005876 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	695a      	ldr	r2, [r3, #20]
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	68b9      	ldr	r1, [r7, #8]
 8005868:	fb01 f303 	mul.w	r3, r1, r3
 800586c:	429a      	cmp	r2, r3
 800586e:	d302      	bcc.n	8005876 <osMessageQueueNew+0x62>
        mem = 1;
 8005870:	2301      	movs	r3, #1
 8005872:	61bb      	str	r3, [r7, #24]
 8005874:	e014      	b.n	80058a0 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	689b      	ldr	r3, [r3, #8]
 800587a:	2b00      	cmp	r3, #0
 800587c:	d110      	bne.n	80058a0 <osMessageQueueNew+0x8c>
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	68db      	ldr	r3, [r3, #12]
 8005882:	2b00      	cmp	r3, #0
 8005884:	d10c      	bne.n	80058a0 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800588a:	2b00      	cmp	r3, #0
 800588c:	d108      	bne.n	80058a0 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	695b      	ldr	r3, [r3, #20]
 8005892:	2b00      	cmp	r3, #0
 8005894:	d104      	bne.n	80058a0 <osMessageQueueNew+0x8c>
          mem = 0;
 8005896:	2300      	movs	r3, #0
 8005898:	61bb      	str	r3, [r7, #24]
 800589a:	e001      	b.n	80058a0 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 800589c:	2300      	movs	r3, #0
 800589e:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80058a0:	69bb      	ldr	r3, [r7, #24]
 80058a2:	2b01      	cmp	r3, #1
 80058a4:	d10b      	bne.n	80058be <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	691a      	ldr	r2, [r3, #16]
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	689b      	ldr	r3, [r3, #8]
 80058ae:	2100      	movs	r1, #0
 80058b0:	9100      	str	r1, [sp, #0]
 80058b2:	68b9      	ldr	r1, [r7, #8]
 80058b4:	68f8      	ldr	r0, [r7, #12]
 80058b6:	f000 f973 	bl	8005ba0 <xQueueGenericCreateStatic>
 80058ba:	61f8      	str	r0, [r7, #28]
 80058bc:	e008      	b.n	80058d0 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 80058be:	69bb      	ldr	r3, [r7, #24]
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d105      	bne.n	80058d0 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 80058c4:	2200      	movs	r2, #0
 80058c6:	68b9      	ldr	r1, [r7, #8]
 80058c8:	68f8      	ldr	r0, [r7, #12]
 80058ca:	f000 f9e6 	bl	8005c9a <xQueueGenericCreate>
 80058ce:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 80058d0:	69fb      	ldr	r3, [r7, #28]
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d00c      	beq.n	80058f0 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d003      	beq.n	80058e4 <osMessageQueueNew+0xd0>
        name = attr->name;
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	617b      	str	r3, [r7, #20]
 80058e2:	e001      	b.n	80058e8 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 80058e4:	2300      	movs	r3, #0
 80058e6:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 80058e8:	6979      	ldr	r1, [r7, #20]
 80058ea:	69f8      	ldr	r0, [r7, #28]
 80058ec:	f001 f94a 	bl	8006b84 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 80058f0:	69fb      	ldr	r3, [r7, #28]
}
 80058f2:	4618      	mov	r0, r3
 80058f4:	3720      	adds	r7, #32
 80058f6:	46bd      	mov	sp, r7
 80058f8:	bd80      	pop	{r7, pc}
	...

080058fc <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80058fc:	b480      	push	{r7}
 80058fe:	b085      	sub	sp, #20
 8005900:	af00      	add	r7, sp, #0
 8005902:	60f8      	str	r0, [r7, #12]
 8005904:	60b9      	str	r1, [r7, #8]
 8005906:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	4a07      	ldr	r2, [pc, #28]	@ (8005928 <vApplicationGetIdleTaskMemory+0x2c>)
 800590c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800590e:	68bb      	ldr	r3, [r7, #8]
 8005910:	4a06      	ldr	r2, [pc, #24]	@ (800592c <vApplicationGetIdleTaskMemory+0x30>)
 8005912:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	2280      	movs	r2, #128	@ 0x80
 8005918:	601a      	str	r2, [r3, #0]
}
 800591a:	bf00      	nop
 800591c:	3714      	adds	r7, #20
 800591e:	46bd      	mov	sp, r7
 8005920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005924:	4770      	bx	lr
 8005926:	bf00      	nop
 8005928:	2000021c 	.word	0x2000021c
 800592c:	200002c4 	.word	0x200002c4

08005930 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8005930:	b480      	push	{r7}
 8005932:	b085      	sub	sp, #20
 8005934:	af00      	add	r7, sp, #0
 8005936:	60f8      	str	r0, [r7, #12]
 8005938:	60b9      	str	r1, [r7, #8]
 800593a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	4a07      	ldr	r2, [pc, #28]	@ (800595c <vApplicationGetTimerTaskMemory+0x2c>)
 8005940:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8005942:	68bb      	ldr	r3, [r7, #8]
 8005944:	4a06      	ldr	r2, [pc, #24]	@ (8005960 <vApplicationGetTimerTaskMemory+0x30>)
 8005946:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800594e:	601a      	str	r2, [r3, #0]
}
 8005950:	bf00      	nop
 8005952:	3714      	adds	r7, #20
 8005954:	46bd      	mov	sp, r7
 8005956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800595a:	4770      	bx	lr
 800595c:	200004c4 	.word	0x200004c4
 8005960:	2000056c 	.word	0x2000056c

08005964 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005964:	b480      	push	{r7}
 8005966:	b083      	sub	sp, #12
 8005968:	af00      	add	r7, sp, #0
 800596a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	f103 0208 	add.w	r2, r3, #8
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	f04f 32ff 	mov.w	r2, #4294967295
 800597c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	f103 0208 	add.w	r2, r3, #8
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	f103 0208 	add.w	r2, r3, #8
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	2200      	movs	r2, #0
 8005996:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005998:	bf00      	nop
 800599a:	370c      	adds	r7, #12
 800599c:	46bd      	mov	sp, r7
 800599e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059a2:	4770      	bx	lr

080059a4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80059a4:	b480      	push	{r7}
 80059a6:	b083      	sub	sp, #12
 80059a8:	af00      	add	r7, sp, #0
 80059aa:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	2200      	movs	r2, #0
 80059b0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80059b2:	bf00      	nop
 80059b4:	370c      	adds	r7, #12
 80059b6:	46bd      	mov	sp, r7
 80059b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059bc:	4770      	bx	lr

080059be <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80059be:	b480      	push	{r7}
 80059c0:	b085      	sub	sp, #20
 80059c2:	af00      	add	r7, sp, #0
 80059c4:	6078      	str	r0, [r7, #4]
 80059c6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	685b      	ldr	r3, [r3, #4]
 80059cc:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80059ce:	683b      	ldr	r3, [r7, #0]
 80059d0:	68fa      	ldr	r2, [r7, #12]
 80059d2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	689a      	ldr	r2, [r3, #8]
 80059d8:	683b      	ldr	r3, [r7, #0]
 80059da:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	689b      	ldr	r3, [r3, #8]
 80059e0:	683a      	ldr	r2, [r7, #0]
 80059e2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	683a      	ldr	r2, [r7, #0]
 80059e8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80059ea:	683b      	ldr	r3, [r7, #0]
 80059ec:	687a      	ldr	r2, [r7, #4]
 80059ee:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	1c5a      	adds	r2, r3, #1
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	601a      	str	r2, [r3, #0]
}
 80059fa:	bf00      	nop
 80059fc:	3714      	adds	r7, #20
 80059fe:	46bd      	mov	sp, r7
 8005a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a04:	4770      	bx	lr

08005a06 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005a06:	b480      	push	{r7}
 8005a08:	b085      	sub	sp, #20
 8005a0a:	af00      	add	r7, sp, #0
 8005a0c:	6078      	str	r0, [r7, #4]
 8005a0e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005a10:	683b      	ldr	r3, [r7, #0]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005a16:	68bb      	ldr	r3, [r7, #8]
 8005a18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a1c:	d103      	bne.n	8005a26 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	691b      	ldr	r3, [r3, #16]
 8005a22:	60fb      	str	r3, [r7, #12]
 8005a24:	e00c      	b.n	8005a40 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	3308      	adds	r3, #8
 8005a2a:	60fb      	str	r3, [r7, #12]
 8005a2c:	e002      	b.n	8005a34 <vListInsert+0x2e>
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	685b      	ldr	r3, [r3, #4]
 8005a32:	60fb      	str	r3, [r7, #12]
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	685b      	ldr	r3, [r3, #4]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	68ba      	ldr	r2, [r7, #8]
 8005a3c:	429a      	cmp	r2, r3
 8005a3e:	d2f6      	bcs.n	8005a2e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	685a      	ldr	r2, [r3, #4]
 8005a44:	683b      	ldr	r3, [r7, #0]
 8005a46:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005a48:	683b      	ldr	r3, [r7, #0]
 8005a4a:	685b      	ldr	r3, [r3, #4]
 8005a4c:	683a      	ldr	r2, [r7, #0]
 8005a4e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8005a50:	683b      	ldr	r3, [r7, #0]
 8005a52:	68fa      	ldr	r2, [r7, #12]
 8005a54:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	683a      	ldr	r2, [r7, #0]
 8005a5a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8005a5c:	683b      	ldr	r3, [r7, #0]
 8005a5e:	687a      	ldr	r2, [r7, #4]
 8005a60:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	1c5a      	adds	r2, r3, #1
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	601a      	str	r2, [r3, #0]
}
 8005a6c:	bf00      	nop
 8005a6e:	3714      	adds	r7, #20
 8005a70:	46bd      	mov	sp, r7
 8005a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a76:	4770      	bx	lr

08005a78 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005a78:	b480      	push	{r7}
 8005a7a:	b085      	sub	sp, #20
 8005a7c:	af00      	add	r7, sp, #0
 8005a7e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	691b      	ldr	r3, [r3, #16]
 8005a84:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	685b      	ldr	r3, [r3, #4]
 8005a8a:	687a      	ldr	r2, [r7, #4]
 8005a8c:	6892      	ldr	r2, [r2, #8]
 8005a8e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	689b      	ldr	r3, [r3, #8]
 8005a94:	687a      	ldr	r2, [r7, #4]
 8005a96:	6852      	ldr	r2, [r2, #4]
 8005a98:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	685b      	ldr	r3, [r3, #4]
 8005a9e:	687a      	ldr	r2, [r7, #4]
 8005aa0:	429a      	cmp	r2, r3
 8005aa2:	d103      	bne.n	8005aac <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	689a      	ldr	r2, [r3, #8]
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	2200      	movs	r2, #0
 8005ab0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	1e5a      	subs	r2, r3, #1
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	681b      	ldr	r3, [r3, #0]
}
 8005ac0:	4618      	mov	r0, r3
 8005ac2:	3714      	adds	r7, #20
 8005ac4:	46bd      	mov	sp, r7
 8005ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aca:	4770      	bx	lr

08005acc <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8005acc:	b580      	push	{r7, lr}
 8005ace:	b084      	sub	sp, #16
 8005ad0:	af00      	add	r7, sp, #0
 8005ad2:	6078      	str	r0, [r7, #4]
 8005ad4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	d10b      	bne.n	8005af8 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005ae0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ae4:	f383 8811 	msr	BASEPRI, r3
 8005ae8:	f3bf 8f6f 	isb	sy
 8005aec:	f3bf 8f4f 	dsb	sy
 8005af0:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8005af2:	bf00      	nop
 8005af4:	bf00      	nop
 8005af6:	e7fd      	b.n	8005af4 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8005af8:	f002 ffae 	bl	8008a58 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	681a      	ldr	r2, [r3, #0]
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b04:	68f9      	ldr	r1, [r7, #12]
 8005b06:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8005b08:	fb01 f303 	mul.w	r3, r1, r3
 8005b0c:	441a      	add	r2, r3
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	2200      	movs	r2, #0
 8005b16:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	681a      	ldr	r2, [r3, #0]
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	681a      	ldr	r2, [r3, #0]
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b28:	3b01      	subs	r3, #1
 8005b2a:	68f9      	ldr	r1, [r7, #12]
 8005b2c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8005b2e:	fb01 f303 	mul.w	r3, r1, r3
 8005b32:	441a      	add	r2, r3
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	22ff      	movs	r2, #255	@ 0xff
 8005b3c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	22ff      	movs	r2, #255	@ 0xff
 8005b44:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8005b48:	683b      	ldr	r3, [r7, #0]
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d114      	bne.n	8005b78 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	691b      	ldr	r3, [r3, #16]
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d01a      	beq.n	8005b8c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	3310      	adds	r3, #16
 8005b5a:	4618      	mov	r0, r3
 8005b5c:	f001 fd2c 	bl	80075b8 <xTaskRemoveFromEventList>
 8005b60:	4603      	mov	r3, r0
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d012      	beq.n	8005b8c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8005b66:	4b0d      	ldr	r3, [pc, #52]	@ (8005b9c <xQueueGenericReset+0xd0>)
 8005b68:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005b6c:	601a      	str	r2, [r3, #0]
 8005b6e:	f3bf 8f4f 	dsb	sy
 8005b72:	f3bf 8f6f 	isb	sy
 8005b76:	e009      	b.n	8005b8c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	3310      	adds	r3, #16
 8005b7c:	4618      	mov	r0, r3
 8005b7e:	f7ff fef1 	bl	8005964 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	3324      	adds	r3, #36	@ 0x24
 8005b86:	4618      	mov	r0, r3
 8005b88:	f7ff feec 	bl	8005964 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8005b8c:	f002 ff96 	bl	8008abc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8005b90:	2301      	movs	r3, #1
}
 8005b92:	4618      	mov	r0, r3
 8005b94:	3710      	adds	r7, #16
 8005b96:	46bd      	mov	sp, r7
 8005b98:	bd80      	pop	{r7, pc}
 8005b9a:	bf00      	nop
 8005b9c:	e000ed04 	.word	0xe000ed04

08005ba0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8005ba0:	b580      	push	{r7, lr}
 8005ba2:	b08e      	sub	sp, #56	@ 0x38
 8005ba4:	af02      	add	r7, sp, #8
 8005ba6:	60f8      	str	r0, [r7, #12]
 8005ba8:	60b9      	str	r1, [r7, #8]
 8005baa:	607a      	str	r2, [r7, #4]
 8005bac:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d10b      	bne.n	8005bcc <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8005bb4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bb8:	f383 8811 	msr	BASEPRI, r3
 8005bbc:	f3bf 8f6f 	isb	sy
 8005bc0:	f3bf 8f4f 	dsb	sy
 8005bc4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005bc6:	bf00      	nop
 8005bc8:	bf00      	nop
 8005bca:	e7fd      	b.n	8005bc8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8005bcc:	683b      	ldr	r3, [r7, #0]
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d10b      	bne.n	8005bea <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8005bd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bd6:	f383 8811 	msr	BASEPRI, r3
 8005bda:	f3bf 8f6f 	isb	sy
 8005bde:	f3bf 8f4f 	dsb	sy
 8005be2:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005be4:	bf00      	nop
 8005be6:	bf00      	nop
 8005be8:	e7fd      	b.n	8005be6 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d002      	beq.n	8005bf6 <xQueueGenericCreateStatic+0x56>
 8005bf0:	68bb      	ldr	r3, [r7, #8]
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d001      	beq.n	8005bfa <xQueueGenericCreateStatic+0x5a>
 8005bf6:	2301      	movs	r3, #1
 8005bf8:	e000      	b.n	8005bfc <xQueueGenericCreateStatic+0x5c>
 8005bfa:	2300      	movs	r3, #0
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d10b      	bne.n	8005c18 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8005c00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c04:	f383 8811 	msr	BASEPRI, r3
 8005c08:	f3bf 8f6f 	isb	sy
 8005c0c:	f3bf 8f4f 	dsb	sy
 8005c10:	623b      	str	r3, [r7, #32]
}
 8005c12:	bf00      	nop
 8005c14:	bf00      	nop
 8005c16:	e7fd      	b.n	8005c14 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d102      	bne.n	8005c24 <xQueueGenericCreateStatic+0x84>
 8005c1e:	68bb      	ldr	r3, [r7, #8]
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d101      	bne.n	8005c28 <xQueueGenericCreateStatic+0x88>
 8005c24:	2301      	movs	r3, #1
 8005c26:	e000      	b.n	8005c2a <xQueueGenericCreateStatic+0x8a>
 8005c28:	2300      	movs	r3, #0
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d10b      	bne.n	8005c46 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8005c2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c32:	f383 8811 	msr	BASEPRI, r3
 8005c36:	f3bf 8f6f 	isb	sy
 8005c3a:	f3bf 8f4f 	dsb	sy
 8005c3e:	61fb      	str	r3, [r7, #28]
}
 8005c40:	bf00      	nop
 8005c42:	bf00      	nop
 8005c44:	e7fd      	b.n	8005c42 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8005c46:	2350      	movs	r3, #80	@ 0x50
 8005c48:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8005c4a:	697b      	ldr	r3, [r7, #20]
 8005c4c:	2b50      	cmp	r3, #80	@ 0x50
 8005c4e:	d00b      	beq.n	8005c68 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8005c50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c54:	f383 8811 	msr	BASEPRI, r3
 8005c58:	f3bf 8f6f 	isb	sy
 8005c5c:	f3bf 8f4f 	dsb	sy
 8005c60:	61bb      	str	r3, [r7, #24]
}
 8005c62:	bf00      	nop
 8005c64:	bf00      	nop
 8005c66:	e7fd      	b.n	8005c64 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8005c68:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005c6a:	683b      	ldr	r3, [r7, #0]
 8005c6c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8005c6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d00d      	beq.n	8005c90 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8005c74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c76:	2201      	movs	r2, #1
 8005c78:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005c7c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8005c80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c82:	9300      	str	r3, [sp, #0]
 8005c84:	4613      	mov	r3, r2
 8005c86:	687a      	ldr	r2, [r7, #4]
 8005c88:	68b9      	ldr	r1, [r7, #8]
 8005c8a:	68f8      	ldr	r0, [r7, #12]
 8005c8c:	f000 f840 	bl	8005d10 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005c90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8005c92:	4618      	mov	r0, r3
 8005c94:	3730      	adds	r7, #48	@ 0x30
 8005c96:	46bd      	mov	sp, r7
 8005c98:	bd80      	pop	{r7, pc}

08005c9a <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8005c9a:	b580      	push	{r7, lr}
 8005c9c:	b08a      	sub	sp, #40	@ 0x28
 8005c9e:	af02      	add	r7, sp, #8
 8005ca0:	60f8      	str	r0, [r7, #12]
 8005ca2:	60b9      	str	r1, [r7, #8]
 8005ca4:	4613      	mov	r3, r2
 8005ca6:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d10b      	bne.n	8005cc6 <xQueueGenericCreate+0x2c>
	__asm volatile
 8005cae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005cb2:	f383 8811 	msr	BASEPRI, r3
 8005cb6:	f3bf 8f6f 	isb	sy
 8005cba:	f3bf 8f4f 	dsb	sy
 8005cbe:	613b      	str	r3, [r7, #16]
}
 8005cc0:	bf00      	nop
 8005cc2:	bf00      	nop
 8005cc4:	e7fd      	b.n	8005cc2 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	68ba      	ldr	r2, [r7, #8]
 8005cca:	fb02 f303 	mul.w	r3, r2, r3
 8005cce:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8005cd0:	69fb      	ldr	r3, [r7, #28]
 8005cd2:	3350      	adds	r3, #80	@ 0x50
 8005cd4:	4618      	mov	r0, r3
 8005cd6:	f002 ffe1 	bl	8008c9c <pvPortMalloc>
 8005cda:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8005cdc:	69bb      	ldr	r3, [r7, #24]
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d011      	beq.n	8005d06 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8005ce2:	69bb      	ldr	r3, [r7, #24]
 8005ce4:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005ce6:	697b      	ldr	r3, [r7, #20]
 8005ce8:	3350      	adds	r3, #80	@ 0x50
 8005cea:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8005cec:	69bb      	ldr	r3, [r7, #24]
 8005cee:	2200      	movs	r2, #0
 8005cf0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005cf4:	79fa      	ldrb	r2, [r7, #7]
 8005cf6:	69bb      	ldr	r3, [r7, #24]
 8005cf8:	9300      	str	r3, [sp, #0]
 8005cfa:	4613      	mov	r3, r2
 8005cfc:	697a      	ldr	r2, [r7, #20]
 8005cfe:	68b9      	ldr	r1, [r7, #8]
 8005d00:	68f8      	ldr	r0, [r7, #12]
 8005d02:	f000 f805 	bl	8005d10 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005d06:	69bb      	ldr	r3, [r7, #24]
	}
 8005d08:	4618      	mov	r0, r3
 8005d0a:	3720      	adds	r7, #32
 8005d0c:	46bd      	mov	sp, r7
 8005d0e:	bd80      	pop	{r7, pc}

08005d10 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8005d10:	b580      	push	{r7, lr}
 8005d12:	b084      	sub	sp, #16
 8005d14:	af00      	add	r7, sp, #0
 8005d16:	60f8      	str	r0, [r7, #12]
 8005d18:	60b9      	str	r1, [r7, #8]
 8005d1a:	607a      	str	r2, [r7, #4]
 8005d1c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8005d1e:	68bb      	ldr	r3, [r7, #8]
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d103      	bne.n	8005d2c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8005d24:	69bb      	ldr	r3, [r7, #24]
 8005d26:	69ba      	ldr	r2, [r7, #24]
 8005d28:	601a      	str	r2, [r3, #0]
 8005d2a:	e002      	b.n	8005d32 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8005d2c:	69bb      	ldr	r3, [r7, #24]
 8005d2e:	687a      	ldr	r2, [r7, #4]
 8005d30:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8005d32:	69bb      	ldr	r3, [r7, #24]
 8005d34:	68fa      	ldr	r2, [r7, #12]
 8005d36:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8005d38:	69bb      	ldr	r3, [r7, #24]
 8005d3a:	68ba      	ldr	r2, [r7, #8]
 8005d3c:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8005d3e:	2101      	movs	r1, #1
 8005d40:	69b8      	ldr	r0, [r7, #24]
 8005d42:	f7ff fec3 	bl	8005acc <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8005d46:	69bb      	ldr	r3, [r7, #24]
 8005d48:	78fa      	ldrb	r2, [r7, #3]
 8005d4a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8005d4e:	bf00      	nop
 8005d50:	3710      	adds	r7, #16
 8005d52:	46bd      	mov	sp, r7
 8005d54:	bd80      	pop	{r7, pc}

08005d56 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8005d56:	b580      	push	{r7, lr}
 8005d58:	b082      	sub	sp, #8
 8005d5a:	af00      	add	r7, sp, #0
 8005d5c:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	d00e      	beq.n	8005d82 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	2200      	movs	r2, #0
 8005d68:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	2200      	movs	r2, #0
 8005d6e:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	2200      	movs	r2, #0
 8005d74:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8005d76:	2300      	movs	r3, #0
 8005d78:	2200      	movs	r2, #0
 8005d7a:	2100      	movs	r1, #0
 8005d7c:	6878      	ldr	r0, [r7, #4]
 8005d7e:	f000 f911 	bl	8005fa4 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8005d82:	bf00      	nop
 8005d84:	3708      	adds	r7, #8
 8005d86:	46bd      	mov	sp, r7
 8005d88:	bd80      	pop	{r7, pc}

08005d8a <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8005d8a:	b580      	push	{r7, lr}
 8005d8c:	b086      	sub	sp, #24
 8005d8e:	af00      	add	r7, sp, #0
 8005d90:	4603      	mov	r3, r0
 8005d92:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8005d94:	2301      	movs	r3, #1
 8005d96:	617b      	str	r3, [r7, #20]
 8005d98:	2300      	movs	r3, #0
 8005d9a:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8005d9c:	79fb      	ldrb	r3, [r7, #7]
 8005d9e:	461a      	mov	r2, r3
 8005da0:	6939      	ldr	r1, [r7, #16]
 8005da2:	6978      	ldr	r0, [r7, #20]
 8005da4:	f7ff ff79 	bl	8005c9a <xQueueGenericCreate>
 8005da8:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8005daa:	68f8      	ldr	r0, [r7, #12]
 8005dac:	f7ff ffd3 	bl	8005d56 <prvInitialiseMutex>

		return xNewQueue;
 8005db0:	68fb      	ldr	r3, [r7, #12]
	}
 8005db2:	4618      	mov	r0, r3
 8005db4:	3718      	adds	r7, #24
 8005db6:	46bd      	mov	sp, r7
 8005db8:	bd80      	pop	{r7, pc}

08005dba <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 8005dba:	b580      	push	{r7, lr}
 8005dbc:	b088      	sub	sp, #32
 8005dbe:	af02      	add	r7, sp, #8
 8005dc0:	4603      	mov	r3, r0
 8005dc2:	6039      	str	r1, [r7, #0]
 8005dc4:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8005dc6:	2301      	movs	r3, #1
 8005dc8:	617b      	str	r3, [r7, #20]
 8005dca:	2300      	movs	r3, #0
 8005dcc:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8005dce:	79fb      	ldrb	r3, [r7, #7]
 8005dd0:	9300      	str	r3, [sp, #0]
 8005dd2:	683b      	ldr	r3, [r7, #0]
 8005dd4:	2200      	movs	r2, #0
 8005dd6:	6939      	ldr	r1, [r7, #16]
 8005dd8:	6978      	ldr	r0, [r7, #20]
 8005dda:	f7ff fee1 	bl	8005ba0 <xQueueGenericCreateStatic>
 8005dde:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8005de0:	68f8      	ldr	r0, [r7, #12]
 8005de2:	f7ff ffb8 	bl	8005d56 <prvInitialiseMutex>

		return xNewQueue;
 8005de6:	68fb      	ldr	r3, [r7, #12]
	}
 8005de8:	4618      	mov	r0, r3
 8005dea:	3718      	adds	r7, #24
 8005dec:	46bd      	mov	sp, r7
 8005dee:	bd80      	pop	{r7, pc}

08005df0 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 8005df0:	b590      	push	{r4, r7, lr}
 8005df2:	b087      	sub	sp, #28
 8005df4:	af00      	add	r7, sp, #0
 8005df6:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8005dfc:	693b      	ldr	r3, [r7, #16]
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d10b      	bne.n	8005e1a <xQueueGiveMutexRecursive+0x2a>
	__asm volatile
 8005e02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e06:	f383 8811 	msr	BASEPRI, r3
 8005e0a:	f3bf 8f6f 	isb	sy
 8005e0e:	f3bf 8f4f 	dsb	sy
 8005e12:	60fb      	str	r3, [r7, #12]
}
 8005e14:	bf00      	nop
 8005e16:	bf00      	nop
 8005e18:	e7fd      	b.n	8005e16 <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8005e1a:	693b      	ldr	r3, [r7, #16]
 8005e1c:	689c      	ldr	r4, [r3, #8]
 8005e1e:	f001 fd91 	bl	8007944 <xTaskGetCurrentTaskHandle>
 8005e22:	4603      	mov	r3, r0
 8005e24:	429c      	cmp	r4, r3
 8005e26:	d111      	bne.n	8005e4c <xQueueGiveMutexRecursive+0x5c>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 8005e28:	693b      	ldr	r3, [r7, #16]
 8005e2a:	68db      	ldr	r3, [r3, #12]
 8005e2c:	1e5a      	subs	r2, r3, #1
 8005e2e:	693b      	ldr	r3, [r7, #16]
 8005e30:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 8005e32:	693b      	ldr	r3, [r7, #16]
 8005e34:	68db      	ldr	r3, [r3, #12]
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d105      	bne.n	8005e46 <xQueueGiveMutexRecursive+0x56>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 8005e3a:	2300      	movs	r3, #0
 8005e3c:	2200      	movs	r2, #0
 8005e3e:	2100      	movs	r1, #0
 8005e40:	6938      	ldr	r0, [r7, #16]
 8005e42:	f000 f8af 	bl	8005fa4 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 8005e46:	2301      	movs	r3, #1
 8005e48:	617b      	str	r3, [r7, #20]
 8005e4a:	e001      	b.n	8005e50 <xQueueGiveMutexRecursive+0x60>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 8005e4c:	2300      	movs	r3, #0
 8005e4e:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 8005e50:	697b      	ldr	r3, [r7, #20]
	}
 8005e52:	4618      	mov	r0, r3
 8005e54:	371c      	adds	r7, #28
 8005e56:	46bd      	mov	sp, r7
 8005e58:	bd90      	pop	{r4, r7, pc}

08005e5a <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 8005e5a:	b590      	push	{r4, r7, lr}
 8005e5c:	b087      	sub	sp, #28
 8005e5e:	af00      	add	r7, sp, #0
 8005e60:	6078      	str	r0, [r7, #4]
 8005e62:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8005e68:	693b      	ldr	r3, [r7, #16]
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d10b      	bne.n	8005e86 <xQueueTakeMutexRecursive+0x2c>
	__asm volatile
 8005e6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e72:	f383 8811 	msr	BASEPRI, r3
 8005e76:	f3bf 8f6f 	isb	sy
 8005e7a:	f3bf 8f4f 	dsb	sy
 8005e7e:	60fb      	str	r3, [r7, #12]
}
 8005e80:	bf00      	nop
 8005e82:	bf00      	nop
 8005e84:	e7fd      	b.n	8005e82 <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8005e86:	693b      	ldr	r3, [r7, #16]
 8005e88:	689c      	ldr	r4, [r3, #8]
 8005e8a:	f001 fd5b 	bl	8007944 <xTaskGetCurrentTaskHandle>
 8005e8e:	4603      	mov	r3, r0
 8005e90:	429c      	cmp	r4, r3
 8005e92:	d107      	bne.n	8005ea4 <xQueueTakeMutexRecursive+0x4a>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8005e94:	693b      	ldr	r3, [r7, #16]
 8005e96:	68db      	ldr	r3, [r3, #12]
 8005e98:	1c5a      	adds	r2, r3, #1
 8005e9a:	693b      	ldr	r3, [r7, #16]
 8005e9c:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 8005e9e:	2301      	movs	r3, #1
 8005ea0:	617b      	str	r3, [r7, #20]
 8005ea2:	e00c      	b.n	8005ebe <xQueueTakeMutexRecursive+0x64>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 8005ea4:	6839      	ldr	r1, [r7, #0]
 8005ea6:	6938      	ldr	r0, [r7, #16]
 8005ea8:	f000 fb8e 	bl	80065c8 <xQueueSemaphoreTake>
 8005eac:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 8005eae:	697b      	ldr	r3, [r7, #20]
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d004      	beq.n	8005ebe <xQueueTakeMutexRecursive+0x64>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8005eb4:	693b      	ldr	r3, [r7, #16]
 8005eb6:	68db      	ldr	r3, [r3, #12]
 8005eb8:	1c5a      	adds	r2, r3, #1
 8005eba:	693b      	ldr	r3, [r7, #16]
 8005ebc:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 8005ebe:	697b      	ldr	r3, [r7, #20]
	}
 8005ec0:	4618      	mov	r0, r3
 8005ec2:	371c      	adds	r7, #28
 8005ec4:	46bd      	mov	sp, r7
 8005ec6:	bd90      	pop	{r4, r7, pc}

08005ec8 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8005ec8:	b580      	push	{r7, lr}
 8005eca:	b08a      	sub	sp, #40	@ 0x28
 8005ecc:	af02      	add	r7, sp, #8
 8005ece:	60f8      	str	r0, [r7, #12]
 8005ed0:	60b9      	str	r1, [r7, #8]
 8005ed2:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d10b      	bne.n	8005ef2 <xQueueCreateCountingSemaphoreStatic+0x2a>
	__asm volatile
 8005eda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ede:	f383 8811 	msr	BASEPRI, r3
 8005ee2:	f3bf 8f6f 	isb	sy
 8005ee6:	f3bf 8f4f 	dsb	sy
 8005eea:	61bb      	str	r3, [r7, #24]
}
 8005eec:	bf00      	nop
 8005eee:	bf00      	nop
 8005ef0:	e7fd      	b.n	8005eee <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 8005ef2:	68ba      	ldr	r2, [r7, #8]
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	429a      	cmp	r2, r3
 8005ef8:	d90b      	bls.n	8005f12 <xQueueCreateCountingSemaphoreStatic+0x4a>
	__asm volatile
 8005efa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005efe:	f383 8811 	msr	BASEPRI, r3
 8005f02:	f3bf 8f6f 	isb	sy
 8005f06:	f3bf 8f4f 	dsb	sy
 8005f0a:	617b      	str	r3, [r7, #20]
}
 8005f0c:	bf00      	nop
 8005f0e:	bf00      	nop
 8005f10:	e7fd      	b.n	8005f0e <xQueueCreateCountingSemaphoreStatic+0x46>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8005f12:	2302      	movs	r3, #2
 8005f14:	9300      	str	r3, [sp, #0]
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	2200      	movs	r2, #0
 8005f1a:	2100      	movs	r1, #0
 8005f1c:	68f8      	ldr	r0, [r7, #12]
 8005f1e:	f7ff fe3f 	bl	8005ba0 <xQueueGenericCreateStatic>
 8005f22:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 8005f24:	69fb      	ldr	r3, [r7, #28]
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d002      	beq.n	8005f30 <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8005f2a:	69fb      	ldr	r3, [r7, #28]
 8005f2c:	68ba      	ldr	r2, [r7, #8]
 8005f2e:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8005f30:	69fb      	ldr	r3, [r7, #28]
	}
 8005f32:	4618      	mov	r0, r3
 8005f34:	3720      	adds	r7, #32
 8005f36:	46bd      	mov	sp, r7
 8005f38:	bd80      	pop	{r7, pc}

08005f3a <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8005f3a:	b580      	push	{r7, lr}
 8005f3c:	b086      	sub	sp, #24
 8005f3e:	af00      	add	r7, sp, #0
 8005f40:	6078      	str	r0, [r7, #4]
 8005f42:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d10b      	bne.n	8005f62 <xQueueCreateCountingSemaphore+0x28>
	__asm volatile
 8005f4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f4e:	f383 8811 	msr	BASEPRI, r3
 8005f52:	f3bf 8f6f 	isb	sy
 8005f56:	f3bf 8f4f 	dsb	sy
 8005f5a:	613b      	str	r3, [r7, #16]
}
 8005f5c:	bf00      	nop
 8005f5e:	bf00      	nop
 8005f60:	e7fd      	b.n	8005f5e <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 8005f62:	683a      	ldr	r2, [r7, #0]
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	429a      	cmp	r2, r3
 8005f68:	d90b      	bls.n	8005f82 <xQueueCreateCountingSemaphore+0x48>
	__asm volatile
 8005f6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f6e:	f383 8811 	msr	BASEPRI, r3
 8005f72:	f3bf 8f6f 	isb	sy
 8005f76:	f3bf 8f4f 	dsb	sy
 8005f7a:	60fb      	str	r3, [r7, #12]
}
 8005f7c:	bf00      	nop
 8005f7e:	bf00      	nop
 8005f80:	e7fd      	b.n	8005f7e <xQueueCreateCountingSemaphore+0x44>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8005f82:	2202      	movs	r2, #2
 8005f84:	2100      	movs	r1, #0
 8005f86:	6878      	ldr	r0, [r7, #4]
 8005f88:	f7ff fe87 	bl	8005c9a <xQueueGenericCreate>
 8005f8c:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8005f8e:	697b      	ldr	r3, [r7, #20]
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d002      	beq.n	8005f9a <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8005f94:	697b      	ldr	r3, [r7, #20]
 8005f96:	683a      	ldr	r2, [r7, #0]
 8005f98:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8005f9a:	697b      	ldr	r3, [r7, #20]
	}
 8005f9c:	4618      	mov	r0, r3
 8005f9e:	3718      	adds	r7, #24
 8005fa0:	46bd      	mov	sp, r7
 8005fa2:	bd80      	pop	{r7, pc}

08005fa4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8005fa4:	b580      	push	{r7, lr}
 8005fa6:	b08e      	sub	sp, #56	@ 0x38
 8005fa8:	af00      	add	r7, sp, #0
 8005faa:	60f8      	str	r0, [r7, #12]
 8005fac:	60b9      	str	r1, [r7, #8]
 8005fae:	607a      	str	r2, [r7, #4]
 8005fb0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8005fb2:	2300      	movs	r3, #0
 8005fb4:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8005fba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	d10b      	bne.n	8005fd8 <xQueueGenericSend+0x34>
	__asm volatile
 8005fc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005fc4:	f383 8811 	msr	BASEPRI, r3
 8005fc8:	f3bf 8f6f 	isb	sy
 8005fcc:	f3bf 8f4f 	dsb	sy
 8005fd0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005fd2:	bf00      	nop
 8005fd4:	bf00      	nop
 8005fd6:	e7fd      	b.n	8005fd4 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005fd8:	68bb      	ldr	r3, [r7, #8]
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d103      	bne.n	8005fe6 <xQueueGenericSend+0x42>
 8005fde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fe0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d101      	bne.n	8005fea <xQueueGenericSend+0x46>
 8005fe6:	2301      	movs	r3, #1
 8005fe8:	e000      	b.n	8005fec <xQueueGenericSend+0x48>
 8005fea:	2300      	movs	r3, #0
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d10b      	bne.n	8006008 <xQueueGenericSend+0x64>
	__asm volatile
 8005ff0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ff4:	f383 8811 	msr	BASEPRI, r3
 8005ff8:	f3bf 8f6f 	isb	sy
 8005ffc:	f3bf 8f4f 	dsb	sy
 8006000:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006002:	bf00      	nop
 8006004:	bf00      	nop
 8006006:	e7fd      	b.n	8006004 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006008:	683b      	ldr	r3, [r7, #0]
 800600a:	2b02      	cmp	r3, #2
 800600c:	d103      	bne.n	8006016 <xQueueGenericSend+0x72>
 800600e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006010:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006012:	2b01      	cmp	r3, #1
 8006014:	d101      	bne.n	800601a <xQueueGenericSend+0x76>
 8006016:	2301      	movs	r3, #1
 8006018:	e000      	b.n	800601c <xQueueGenericSend+0x78>
 800601a:	2300      	movs	r3, #0
 800601c:	2b00      	cmp	r3, #0
 800601e:	d10b      	bne.n	8006038 <xQueueGenericSend+0x94>
	__asm volatile
 8006020:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006024:	f383 8811 	msr	BASEPRI, r3
 8006028:	f3bf 8f6f 	isb	sy
 800602c:	f3bf 8f4f 	dsb	sy
 8006030:	623b      	str	r3, [r7, #32]
}
 8006032:	bf00      	nop
 8006034:	bf00      	nop
 8006036:	e7fd      	b.n	8006034 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006038:	f001 fc94 	bl	8007964 <xTaskGetSchedulerState>
 800603c:	4603      	mov	r3, r0
 800603e:	2b00      	cmp	r3, #0
 8006040:	d102      	bne.n	8006048 <xQueueGenericSend+0xa4>
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	2b00      	cmp	r3, #0
 8006046:	d101      	bne.n	800604c <xQueueGenericSend+0xa8>
 8006048:	2301      	movs	r3, #1
 800604a:	e000      	b.n	800604e <xQueueGenericSend+0xaa>
 800604c:	2300      	movs	r3, #0
 800604e:	2b00      	cmp	r3, #0
 8006050:	d10b      	bne.n	800606a <xQueueGenericSend+0xc6>
	__asm volatile
 8006052:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006056:	f383 8811 	msr	BASEPRI, r3
 800605a:	f3bf 8f6f 	isb	sy
 800605e:	f3bf 8f4f 	dsb	sy
 8006062:	61fb      	str	r3, [r7, #28]
}
 8006064:	bf00      	nop
 8006066:	bf00      	nop
 8006068:	e7fd      	b.n	8006066 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800606a:	f002 fcf5 	bl	8008a58 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800606e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006070:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006072:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006074:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006076:	429a      	cmp	r2, r3
 8006078:	d302      	bcc.n	8006080 <xQueueGenericSend+0xdc>
 800607a:	683b      	ldr	r3, [r7, #0]
 800607c:	2b02      	cmp	r3, #2
 800607e:	d129      	bne.n	80060d4 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006080:	683a      	ldr	r2, [r7, #0]
 8006082:	68b9      	ldr	r1, [r7, #8]
 8006084:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006086:	f000 fc6d 	bl	8006964 <prvCopyDataToQueue>
 800608a:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800608c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800608e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006090:	2b00      	cmp	r3, #0
 8006092:	d010      	beq.n	80060b6 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006094:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006096:	3324      	adds	r3, #36	@ 0x24
 8006098:	4618      	mov	r0, r3
 800609a:	f001 fa8d 	bl	80075b8 <xTaskRemoveFromEventList>
 800609e:	4603      	mov	r3, r0
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d013      	beq.n	80060cc <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80060a4:	4b3f      	ldr	r3, [pc, #252]	@ (80061a4 <xQueueGenericSend+0x200>)
 80060a6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80060aa:	601a      	str	r2, [r3, #0]
 80060ac:	f3bf 8f4f 	dsb	sy
 80060b0:	f3bf 8f6f 	isb	sy
 80060b4:	e00a      	b.n	80060cc <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80060b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d007      	beq.n	80060cc <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80060bc:	4b39      	ldr	r3, [pc, #228]	@ (80061a4 <xQueueGenericSend+0x200>)
 80060be:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80060c2:	601a      	str	r2, [r3, #0]
 80060c4:	f3bf 8f4f 	dsb	sy
 80060c8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80060cc:	f002 fcf6 	bl	8008abc <vPortExitCritical>
				return pdPASS;
 80060d0:	2301      	movs	r3, #1
 80060d2:	e063      	b.n	800619c <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	d103      	bne.n	80060e2 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80060da:	f002 fcef 	bl	8008abc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80060de:	2300      	movs	r3, #0
 80060e0:	e05c      	b.n	800619c <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80060e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	d106      	bne.n	80060f6 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80060e8:	f107 0314 	add.w	r3, r7, #20
 80060ec:	4618      	mov	r0, r3
 80060ee:	f001 fac7 	bl	8007680 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80060f2:	2301      	movs	r3, #1
 80060f4:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80060f6:	f002 fce1 	bl	8008abc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80060fa:	f001 f82f 	bl	800715c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80060fe:	f002 fcab 	bl	8008a58 <vPortEnterCritical>
 8006102:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006104:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006108:	b25b      	sxtb	r3, r3
 800610a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800610e:	d103      	bne.n	8006118 <xQueueGenericSend+0x174>
 8006110:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006112:	2200      	movs	r2, #0
 8006114:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006118:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800611a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800611e:	b25b      	sxtb	r3, r3
 8006120:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006124:	d103      	bne.n	800612e <xQueueGenericSend+0x18a>
 8006126:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006128:	2200      	movs	r2, #0
 800612a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800612e:	f002 fcc5 	bl	8008abc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006132:	1d3a      	adds	r2, r7, #4
 8006134:	f107 0314 	add.w	r3, r7, #20
 8006138:	4611      	mov	r1, r2
 800613a:	4618      	mov	r0, r3
 800613c:	f001 fab6 	bl	80076ac <xTaskCheckForTimeOut>
 8006140:	4603      	mov	r3, r0
 8006142:	2b00      	cmp	r3, #0
 8006144:	d124      	bne.n	8006190 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8006146:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006148:	f000 fd04 	bl	8006b54 <prvIsQueueFull>
 800614c:	4603      	mov	r3, r0
 800614e:	2b00      	cmp	r3, #0
 8006150:	d018      	beq.n	8006184 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8006152:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006154:	3310      	adds	r3, #16
 8006156:	687a      	ldr	r2, [r7, #4]
 8006158:	4611      	mov	r1, r2
 800615a:	4618      	mov	r0, r3
 800615c:	f001 f9da 	bl	8007514 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8006160:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006162:	f000 fc8f 	bl	8006a84 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8006166:	f001 f807 	bl	8007178 <xTaskResumeAll>
 800616a:	4603      	mov	r3, r0
 800616c:	2b00      	cmp	r3, #0
 800616e:	f47f af7c 	bne.w	800606a <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8006172:	4b0c      	ldr	r3, [pc, #48]	@ (80061a4 <xQueueGenericSend+0x200>)
 8006174:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006178:	601a      	str	r2, [r3, #0]
 800617a:	f3bf 8f4f 	dsb	sy
 800617e:	f3bf 8f6f 	isb	sy
 8006182:	e772      	b.n	800606a <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8006184:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006186:	f000 fc7d 	bl	8006a84 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800618a:	f000 fff5 	bl	8007178 <xTaskResumeAll>
 800618e:	e76c      	b.n	800606a <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8006190:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006192:	f000 fc77 	bl	8006a84 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006196:	f000 ffef 	bl	8007178 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800619a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800619c:	4618      	mov	r0, r3
 800619e:	3738      	adds	r7, #56	@ 0x38
 80061a0:	46bd      	mov	sp, r7
 80061a2:	bd80      	pop	{r7, pc}
 80061a4:	e000ed04 	.word	0xe000ed04

080061a8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80061a8:	b580      	push	{r7, lr}
 80061aa:	b090      	sub	sp, #64	@ 0x40
 80061ac:	af00      	add	r7, sp, #0
 80061ae:	60f8      	str	r0, [r7, #12]
 80061b0:	60b9      	str	r1, [r7, #8]
 80061b2:	607a      	str	r2, [r7, #4]
 80061b4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 80061ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80061bc:	2b00      	cmp	r3, #0
 80061be:	d10b      	bne.n	80061d8 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 80061c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061c4:	f383 8811 	msr	BASEPRI, r3
 80061c8:	f3bf 8f6f 	isb	sy
 80061cc:	f3bf 8f4f 	dsb	sy
 80061d0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80061d2:	bf00      	nop
 80061d4:	bf00      	nop
 80061d6:	e7fd      	b.n	80061d4 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80061d8:	68bb      	ldr	r3, [r7, #8]
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d103      	bne.n	80061e6 <xQueueGenericSendFromISR+0x3e>
 80061de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80061e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d101      	bne.n	80061ea <xQueueGenericSendFromISR+0x42>
 80061e6:	2301      	movs	r3, #1
 80061e8:	e000      	b.n	80061ec <xQueueGenericSendFromISR+0x44>
 80061ea:	2300      	movs	r3, #0
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d10b      	bne.n	8006208 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 80061f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061f4:	f383 8811 	msr	BASEPRI, r3
 80061f8:	f3bf 8f6f 	isb	sy
 80061fc:	f3bf 8f4f 	dsb	sy
 8006200:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006202:	bf00      	nop
 8006204:	bf00      	nop
 8006206:	e7fd      	b.n	8006204 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006208:	683b      	ldr	r3, [r7, #0]
 800620a:	2b02      	cmp	r3, #2
 800620c:	d103      	bne.n	8006216 <xQueueGenericSendFromISR+0x6e>
 800620e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006210:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006212:	2b01      	cmp	r3, #1
 8006214:	d101      	bne.n	800621a <xQueueGenericSendFromISR+0x72>
 8006216:	2301      	movs	r3, #1
 8006218:	e000      	b.n	800621c <xQueueGenericSendFromISR+0x74>
 800621a:	2300      	movs	r3, #0
 800621c:	2b00      	cmp	r3, #0
 800621e:	d10b      	bne.n	8006238 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8006220:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006224:	f383 8811 	msr	BASEPRI, r3
 8006228:	f3bf 8f6f 	isb	sy
 800622c:	f3bf 8f4f 	dsb	sy
 8006230:	623b      	str	r3, [r7, #32]
}
 8006232:	bf00      	nop
 8006234:	bf00      	nop
 8006236:	e7fd      	b.n	8006234 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006238:	f002 fcee 	bl	8008c18 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800623c:	f3ef 8211 	mrs	r2, BASEPRI
 8006240:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006244:	f383 8811 	msr	BASEPRI, r3
 8006248:	f3bf 8f6f 	isb	sy
 800624c:	f3bf 8f4f 	dsb	sy
 8006250:	61fa      	str	r2, [r7, #28]
 8006252:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8006254:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006256:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006258:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800625a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800625c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800625e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006260:	429a      	cmp	r2, r3
 8006262:	d302      	bcc.n	800626a <xQueueGenericSendFromISR+0xc2>
 8006264:	683b      	ldr	r3, [r7, #0]
 8006266:	2b02      	cmp	r3, #2
 8006268:	d12f      	bne.n	80062ca <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800626a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800626c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006270:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006274:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006276:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006278:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800627a:	683a      	ldr	r2, [r7, #0]
 800627c:	68b9      	ldr	r1, [r7, #8]
 800627e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8006280:	f000 fb70 	bl	8006964 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8006284:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8006288:	f1b3 3fff 	cmp.w	r3, #4294967295
 800628c:	d112      	bne.n	80062b4 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800628e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006290:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006292:	2b00      	cmp	r3, #0
 8006294:	d016      	beq.n	80062c4 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006296:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006298:	3324      	adds	r3, #36	@ 0x24
 800629a:	4618      	mov	r0, r3
 800629c:	f001 f98c 	bl	80075b8 <xTaskRemoveFromEventList>
 80062a0:	4603      	mov	r3, r0
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d00e      	beq.n	80062c4 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	d00b      	beq.n	80062c4 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	2201      	movs	r2, #1
 80062b0:	601a      	str	r2, [r3, #0]
 80062b2:	e007      	b.n	80062c4 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80062b4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80062b8:	3301      	adds	r3, #1
 80062ba:	b2db      	uxtb	r3, r3
 80062bc:	b25a      	sxtb	r2, r3
 80062be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80062c0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80062c4:	2301      	movs	r3, #1
 80062c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 80062c8:	e001      	b.n	80062ce <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80062ca:	2300      	movs	r3, #0
 80062cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80062ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80062d0:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80062d2:	697b      	ldr	r3, [r7, #20]
 80062d4:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80062d8:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80062da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80062dc:	4618      	mov	r0, r3
 80062de:	3740      	adds	r7, #64	@ 0x40
 80062e0:	46bd      	mov	sp, r7
 80062e2:	bd80      	pop	{r7, pc}

080062e4 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80062e4:	b580      	push	{r7, lr}
 80062e6:	b08e      	sub	sp, #56	@ 0x38
 80062e8:	af00      	add	r7, sp, #0
 80062ea:	6078      	str	r0, [r7, #4]
 80062ec:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 80062f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d10b      	bne.n	8006310 <xQueueGiveFromISR+0x2c>
	__asm volatile
 80062f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062fc:	f383 8811 	msr	BASEPRI, r3
 8006300:	f3bf 8f6f 	isb	sy
 8006304:	f3bf 8f4f 	dsb	sy
 8006308:	623b      	str	r3, [r7, #32]
}
 800630a:	bf00      	nop
 800630c:	bf00      	nop
 800630e:	e7fd      	b.n	800630c <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8006310:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006312:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006314:	2b00      	cmp	r3, #0
 8006316:	d00b      	beq.n	8006330 <xQueueGiveFromISR+0x4c>
	__asm volatile
 8006318:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800631c:	f383 8811 	msr	BASEPRI, r3
 8006320:	f3bf 8f6f 	isb	sy
 8006324:	f3bf 8f4f 	dsb	sy
 8006328:	61fb      	str	r3, [r7, #28]
}
 800632a:	bf00      	nop
 800632c:	bf00      	nop
 800632e:	e7fd      	b.n	800632c <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8006330:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	2b00      	cmp	r3, #0
 8006336:	d103      	bne.n	8006340 <xQueueGiveFromISR+0x5c>
 8006338:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800633a:	689b      	ldr	r3, [r3, #8]
 800633c:	2b00      	cmp	r3, #0
 800633e:	d101      	bne.n	8006344 <xQueueGiveFromISR+0x60>
 8006340:	2301      	movs	r3, #1
 8006342:	e000      	b.n	8006346 <xQueueGiveFromISR+0x62>
 8006344:	2300      	movs	r3, #0
 8006346:	2b00      	cmp	r3, #0
 8006348:	d10b      	bne.n	8006362 <xQueueGiveFromISR+0x7e>
	__asm volatile
 800634a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800634e:	f383 8811 	msr	BASEPRI, r3
 8006352:	f3bf 8f6f 	isb	sy
 8006356:	f3bf 8f4f 	dsb	sy
 800635a:	61bb      	str	r3, [r7, #24]
}
 800635c:	bf00      	nop
 800635e:	bf00      	nop
 8006360:	e7fd      	b.n	800635e <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006362:	f002 fc59 	bl	8008c18 <vPortValidateInterruptPriority>
	__asm volatile
 8006366:	f3ef 8211 	mrs	r2, BASEPRI
 800636a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800636e:	f383 8811 	msr	BASEPRI, r3
 8006372:	f3bf 8f6f 	isb	sy
 8006376:	f3bf 8f4f 	dsb	sy
 800637a:	617a      	str	r2, [r7, #20]
 800637c:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800637e:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006380:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006382:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006384:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006386:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8006388:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800638a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800638c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800638e:	429a      	cmp	r2, r3
 8006390:	d22b      	bcs.n	80063ea <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8006392:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006394:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006398:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800639c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800639e:	1c5a      	adds	r2, r3, #1
 80063a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063a2:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80063a4:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80063a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80063ac:	d112      	bne.n	80063d4 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80063ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d016      	beq.n	80063e4 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80063b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063b8:	3324      	adds	r3, #36	@ 0x24
 80063ba:	4618      	mov	r0, r3
 80063bc:	f001 f8fc 	bl	80075b8 <xTaskRemoveFromEventList>
 80063c0:	4603      	mov	r3, r0
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d00e      	beq.n	80063e4 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80063c6:	683b      	ldr	r3, [r7, #0]
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d00b      	beq.n	80063e4 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80063cc:	683b      	ldr	r3, [r7, #0]
 80063ce:	2201      	movs	r2, #1
 80063d0:	601a      	str	r2, [r3, #0]
 80063d2:	e007      	b.n	80063e4 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80063d4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80063d8:	3301      	adds	r3, #1
 80063da:	b2db      	uxtb	r3, r3
 80063dc:	b25a      	sxtb	r2, r3
 80063de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063e0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80063e4:	2301      	movs	r3, #1
 80063e6:	637b      	str	r3, [r7, #52]	@ 0x34
 80063e8:	e001      	b.n	80063ee <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80063ea:	2300      	movs	r3, #0
 80063ec:	637b      	str	r3, [r7, #52]	@ 0x34
 80063ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80063f0:	60fb      	str	r3, [r7, #12]
	__asm volatile
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	f383 8811 	msr	BASEPRI, r3
}
 80063f8:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80063fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80063fc:	4618      	mov	r0, r3
 80063fe:	3738      	adds	r7, #56	@ 0x38
 8006400:	46bd      	mov	sp, r7
 8006402:	bd80      	pop	{r7, pc}

08006404 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8006404:	b580      	push	{r7, lr}
 8006406:	b08c      	sub	sp, #48	@ 0x30
 8006408:	af00      	add	r7, sp, #0
 800640a:	60f8      	str	r0, [r7, #12]
 800640c:	60b9      	str	r1, [r7, #8]
 800640e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8006410:	2300      	movs	r3, #0
 8006412:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006418:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800641a:	2b00      	cmp	r3, #0
 800641c:	d10b      	bne.n	8006436 <xQueueReceive+0x32>
	__asm volatile
 800641e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006422:	f383 8811 	msr	BASEPRI, r3
 8006426:	f3bf 8f6f 	isb	sy
 800642a:	f3bf 8f4f 	dsb	sy
 800642e:	623b      	str	r3, [r7, #32]
}
 8006430:	bf00      	nop
 8006432:	bf00      	nop
 8006434:	e7fd      	b.n	8006432 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006436:	68bb      	ldr	r3, [r7, #8]
 8006438:	2b00      	cmp	r3, #0
 800643a:	d103      	bne.n	8006444 <xQueueReceive+0x40>
 800643c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800643e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006440:	2b00      	cmp	r3, #0
 8006442:	d101      	bne.n	8006448 <xQueueReceive+0x44>
 8006444:	2301      	movs	r3, #1
 8006446:	e000      	b.n	800644a <xQueueReceive+0x46>
 8006448:	2300      	movs	r3, #0
 800644a:	2b00      	cmp	r3, #0
 800644c:	d10b      	bne.n	8006466 <xQueueReceive+0x62>
	__asm volatile
 800644e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006452:	f383 8811 	msr	BASEPRI, r3
 8006456:	f3bf 8f6f 	isb	sy
 800645a:	f3bf 8f4f 	dsb	sy
 800645e:	61fb      	str	r3, [r7, #28]
}
 8006460:	bf00      	nop
 8006462:	bf00      	nop
 8006464:	e7fd      	b.n	8006462 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006466:	f001 fa7d 	bl	8007964 <xTaskGetSchedulerState>
 800646a:	4603      	mov	r3, r0
 800646c:	2b00      	cmp	r3, #0
 800646e:	d102      	bne.n	8006476 <xQueueReceive+0x72>
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	2b00      	cmp	r3, #0
 8006474:	d101      	bne.n	800647a <xQueueReceive+0x76>
 8006476:	2301      	movs	r3, #1
 8006478:	e000      	b.n	800647c <xQueueReceive+0x78>
 800647a:	2300      	movs	r3, #0
 800647c:	2b00      	cmp	r3, #0
 800647e:	d10b      	bne.n	8006498 <xQueueReceive+0x94>
	__asm volatile
 8006480:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006484:	f383 8811 	msr	BASEPRI, r3
 8006488:	f3bf 8f6f 	isb	sy
 800648c:	f3bf 8f4f 	dsb	sy
 8006490:	61bb      	str	r3, [r7, #24]
}
 8006492:	bf00      	nop
 8006494:	bf00      	nop
 8006496:	e7fd      	b.n	8006494 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006498:	f002 fade 	bl	8008a58 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800649c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800649e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80064a0:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80064a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d01f      	beq.n	80064e8 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80064a8:	68b9      	ldr	r1, [r7, #8]
 80064aa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80064ac:	f000 fac4 	bl	8006a38 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80064b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064b2:	1e5a      	subs	r2, r3, #1
 80064b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064b6:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80064b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064ba:	691b      	ldr	r3, [r3, #16]
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d00f      	beq.n	80064e0 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80064c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064c2:	3310      	adds	r3, #16
 80064c4:	4618      	mov	r0, r3
 80064c6:	f001 f877 	bl	80075b8 <xTaskRemoveFromEventList>
 80064ca:	4603      	mov	r3, r0
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	d007      	beq.n	80064e0 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80064d0:	4b3c      	ldr	r3, [pc, #240]	@ (80065c4 <xQueueReceive+0x1c0>)
 80064d2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80064d6:	601a      	str	r2, [r3, #0]
 80064d8:	f3bf 8f4f 	dsb	sy
 80064dc:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80064e0:	f002 faec 	bl	8008abc <vPortExitCritical>
				return pdPASS;
 80064e4:	2301      	movs	r3, #1
 80064e6:	e069      	b.n	80065bc <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d103      	bne.n	80064f6 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80064ee:	f002 fae5 	bl	8008abc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80064f2:	2300      	movs	r3, #0
 80064f4:	e062      	b.n	80065bc <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80064f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	d106      	bne.n	800650a <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80064fc:	f107 0310 	add.w	r3, r7, #16
 8006500:	4618      	mov	r0, r3
 8006502:	f001 f8bd 	bl	8007680 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006506:	2301      	movs	r3, #1
 8006508:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800650a:	f002 fad7 	bl	8008abc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800650e:	f000 fe25 	bl	800715c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006512:	f002 faa1 	bl	8008a58 <vPortEnterCritical>
 8006516:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006518:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800651c:	b25b      	sxtb	r3, r3
 800651e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006522:	d103      	bne.n	800652c <xQueueReceive+0x128>
 8006524:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006526:	2200      	movs	r2, #0
 8006528:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800652c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800652e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006532:	b25b      	sxtb	r3, r3
 8006534:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006538:	d103      	bne.n	8006542 <xQueueReceive+0x13e>
 800653a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800653c:	2200      	movs	r2, #0
 800653e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006542:	f002 fabb 	bl	8008abc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006546:	1d3a      	adds	r2, r7, #4
 8006548:	f107 0310 	add.w	r3, r7, #16
 800654c:	4611      	mov	r1, r2
 800654e:	4618      	mov	r0, r3
 8006550:	f001 f8ac 	bl	80076ac <xTaskCheckForTimeOut>
 8006554:	4603      	mov	r3, r0
 8006556:	2b00      	cmp	r3, #0
 8006558:	d123      	bne.n	80065a2 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800655a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800655c:	f000 fae4 	bl	8006b28 <prvIsQueueEmpty>
 8006560:	4603      	mov	r3, r0
 8006562:	2b00      	cmp	r3, #0
 8006564:	d017      	beq.n	8006596 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006566:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006568:	3324      	adds	r3, #36	@ 0x24
 800656a:	687a      	ldr	r2, [r7, #4]
 800656c:	4611      	mov	r1, r2
 800656e:	4618      	mov	r0, r3
 8006570:	f000 ffd0 	bl	8007514 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006574:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006576:	f000 fa85 	bl	8006a84 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800657a:	f000 fdfd 	bl	8007178 <xTaskResumeAll>
 800657e:	4603      	mov	r3, r0
 8006580:	2b00      	cmp	r3, #0
 8006582:	d189      	bne.n	8006498 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8006584:	4b0f      	ldr	r3, [pc, #60]	@ (80065c4 <xQueueReceive+0x1c0>)
 8006586:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800658a:	601a      	str	r2, [r3, #0]
 800658c:	f3bf 8f4f 	dsb	sy
 8006590:	f3bf 8f6f 	isb	sy
 8006594:	e780      	b.n	8006498 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8006596:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006598:	f000 fa74 	bl	8006a84 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800659c:	f000 fdec 	bl	8007178 <xTaskResumeAll>
 80065a0:	e77a      	b.n	8006498 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80065a2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80065a4:	f000 fa6e 	bl	8006a84 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80065a8:	f000 fde6 	bl	8007178 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80065ac:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80065ae:	f000 fabb 	bl	8006b28 <prvIsQueueEmpty>
 80065b2:	4603      	mov	r3, r0
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	f43f af6f 	beq.w	8006498 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80065ba:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80065bc:	4618      	mov	r0, r3
 80065be:	3730      	adds	r7, #48	@ 0x30
 80065c0:	46bd      	mov	sp, r7
 80065c2:	bd80      	pop	{r7, pc}
 80065c4:	e000ed04 	.word	0xe000ed04

080065c8 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80065c8:	b580      	push	{r7, lr}
 80065ca:	b08e      	sub	sp, #56	@ 0x38
 80065cc:	af00      	add	r7, sp, #0
 80065ce:	6078      	str	r0, [r7, #4]
 80065d0:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80065d2:	2300      	movs	r3, #0
 80065d4:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80065da:	2300      	movs	r3, #0
 80065dc:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80065de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d10b      	bne.n	80065fc <xQueueSemaphoreTake+0x34>
	__asm volatile
 80065e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065e8:	f383 8811 	msr	BASEPRI, r3
 80065ec:	f3bf 8f6f 	isb	sy
 80065f0:	f3bf 8f4f 	dsb	sy
 80065f4:	623b      	str	r3, [r7, #32]
}
 80065f6:	bf00      	nop
 80065f8:	bf00      	nop
 80065fa:	e7fd      	b.n	80065f8 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80065fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80065fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006600:	2b00      	cmp	r3, #0
 8006602:	d00b      	beq.n	800661c <xQueueSemaphoreTake+0x54>
	__asm volatile
 8006604:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006608:	f383 8811 	msr	BASEPRI, r3
 800660c:	f3bf 8f6f 	isb	sy
 8006610:	f3bf 8f4f 	dsb	sy
 8006614:	61fb      	str	r3, [r7, #28]
}
 8006616:	bf00      	nop
 8006618:	bf00      	nop
 800661a:	e7fd      	b.n	8006618 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800661c:	f001 f9a2 	bl	8007964 <xTaskGetSchedulerState>
 8006620:	4603      	mov	r3, r0
 8006622:	2b00      	cmp	r3, #0
 8006624:	d102      	bne.n	800662c <xQueueSemaphoreTake+0x64>
 8006626:	683b      	ldr	r3, [r7, #0]
 8006628:	2b00      	cmp	r3, #0
 800662a:	d101      	bne.n	8006630 <xQueueSemaphoreTake+0x68>
 800662c:	2301      	movs	r3, #1
 800662e:	e000      	b.n	8006632 <xQueueSemaphoreTake+0x6a>
 8006630:	2300      	movs	r3, #0
 8006632:	2b00      	cmp	r3, #0
 8006634:	d10b      	bne.n	800664e <xQueueSemaphoreTake+0x86>
	__asm volatile
 8006636:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800663a:	f383 8811 	msr	BASEPRI, r3
 800663e:	f3bf 8f6f 	isb	sy
 8006642:	f3bf 8f4f 	dsb	sy
 8006646:	61bb      	str	r3, [r7, #24]
}
 8006648:	bf00      	nop
 800664a:	bf00      	nop
 800664c:	e7fd      	b.n	800664a <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800664e:	f002 fa03 	bl	8008a58 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8006652:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006654:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006656:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8006658:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800665a:	2b00      	cmp	r3, #0
 800665c:	d024      	beq.n	80066a8 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800665e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006660:	1e5a      	subs	r2, r3, #1
 8006662:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006664:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006666:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	2b00      	cmp	r3, #0
 800666c:	d104      	bne.n	8006678 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800666e:	f001 faf3 	bl	8007c58 <pvTaskIncrementMutexHeldCount>
 8006672:	4602      	mov	r2, r0
 8006674:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006676:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006678:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800667a:	691b      	ldr	r3, [r3, #16]
 800667c:	2b00      	cmp	r3, #0
 800667e:	d00f      	beq.n	80066a0 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006680:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006682:	3310      	adds	r3, #16
 8006684:	4618      	mov	r0, r3
 8006686:	f000 ff97 	bl	80075b8 <xTaskRemoveFromEventList>
 800668a:	4603      	mov	r3, r0
 800668c:	2b00      	cmp	r3, #0
 800668e:	d007      	beq.n	80066a0 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8006690:	4b54      	ldr	r3, [pc, #336]	@ (80067e4 <xQueueSemaphoreTake+0x21c>)
 8006692:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006696:	601a      	str	r2, [r3, #0]
 8006698:	f3bf 8f4f 	dsb	sy
 800669c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80066a0:	f002 fa0c 	bl	8008abc <vPortExitCritical>
				return pdPASS;
 80066a4:	2301      	movs	r3, #1
 80066a6:	e098      	b.n	80067da <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80066a8:	683b      	ldr	r3, [r7, #0]
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	d112      	bne.n	80066d4 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 80066ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	d00b      	beq.n	80066cc <xQueueSemaphoreTake+0x104>
	__asm volatile
 80066b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066b8:	f383 8811 	msr	BASEPRI, r3
 80066bc:	f3bf 8f6f 	isb	sy
 80066c0:	f3bf 8f4f 	dsb	sy
 80066c4:	617b      	str	r3, [r7, #20]
}
 80066c6:	bf00      	nop
 80066c8:	bf00      	nop
 80066ca:	e7fd      	b.n	80066c8 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80066cc:	f002 f9f6 	bl	8008abc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80066d0:	2300      	movs	r3, #0
 80066d2:	e082      	b.n	80067da <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 80066d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	d106      	bne.n	80066e8 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80066da:	f107 030c 	add.w	r3, r7, #12
 80066de:	4618      	mov	r0, r3
 80066e0:	f000 ffce 	bl	8007680 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80066e4:	2301      	movs	r3, #1
 80066e6:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80066e8:	f002 f9e8 	bl	8008abc <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80066ec:	f000 fd36 	bl	800715c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80066f0:	f002 f9b2 	bl	8008a58 <vPortEnterCritical>
 80066f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80066f6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80066fa:	b25b      	sxtb	r3, r3
 80066fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006700:	d103      	bne.n	800670a <xQueueSemaphoreTake+0x142>
 8006702:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006704:	2200      	movs	r2, #0
 8006706:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800670a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800670c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006710:	b25b      	sxtb	r3, r3
 8006712:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006716:	d103      	bne.n	8006720 <xQueueSemaphoreTake+0x158>
 8006718:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800671a:	2200      	movs	r2, #0
 800671c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006720:	f002 f9cc 	bl	8008abc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006724:	463a      	mov	r2, r7
 8006726:	f107 030c 	add.w	r3, r7, #12
 800672a:	4611      	mov	r1, r2
 800672c:	4618      	mov	r0, r3
 800672e:	f000 ffbd 	bl	80076ac <xTaskCheckForTimeOut>
 8006732:	4603      	mov	r3, r0
 8006734:	2b00      	cmp	r3, #0
 8006736:	d132      	bne.n	800679e <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006738:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800673a:	f000 f9f5 	bl	8006b28 <prvIsQueueEmpty>
 800673e:	4603      	mov	r3, r0
 8006740:	2b00      	cmp	r3, #0
 8006742:	d026      	beq.n	8006792 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006744:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	2b00      	cmp	r3, #0
 800674a:	d109      	bne.n	8006760 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 800674c:	f002 f984 	bl	8008a58 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006750:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006752:	689b      	ldr	r3, [r3, #8]
 8006754:	4618      	mov	r0, r3
 8006756:	f001 f923 	bl	80079a0 <xTaskPriorityInherit>
 800675a:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 800675c:	f002 f9ae 	bl	8008abc <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006760:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006762:	3324      	adds	r3, #36	@ 0x24
 8006764:	683a      	ldr	r2, [r7, #0]
 8006766:	4611      	mov	r1, r2
 8006768:	4618      	mov	r0, r3
 800676a:	f000 fed3 	bl	8007514 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800676e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006770:	f000 f988 	bl	8006a84 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006774:	f000 fd00 	bl	8007178 <xTaskResumeAll>
 8006778:	4603      	mov	r3, r0
 800677a:	2b00      	cmp	r3, #0
 800677c:	f47f af67 	bne.w	800664e <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8006780:	4b18      	ldr	r3, [pc, #96]	@ (80067e4 <xQueueSemaphoreTake+0x21c>)
 8006782:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006786:	601a      	str	r2, [r3, #0]
 8006788:	f3bf 8f4f 	dsb	sy
 800678c:	f3bf 8f6f 	isb	sy
 8006790:	e75d      	b.n	800664e <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8006792:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006794:	f000 f976 	bl	8006a84 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006798:	f000 fcee 	bl	8007178 <xTaskResumeAll>
 800679c:	e757      	b.n	800664e <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800679e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80067a0:	f000 f970 	bl	8006a84 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80067a4:	f000 fce8 	bl	8007178 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80067a8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80067aa:	f000 f9bd 	bl	8006b28 <prvIsQueueEmpty>
 80067ae:	4603      	mov	r3, r0
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	f43f af4c 	beq.w	800664e <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 80067b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	d00d      	beq.n	80067d8 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 80067bc:	f002 f94c 	bl	8008a58 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80067c0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80067c2:	f000 f8b7 	bl	8006934 <prvGetDisinheritPriorityAfterTimeout>
 80067c6:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80067c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80067ca:	689b      	ldr	r3, [r3, #8]
 80067cc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80067ce:	4618      	mov	r0, r3
 80067d0:	f001 f9be 	bl	8007b50 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80067d4:	f002 f972 	bl	8008abc <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80067d8:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80067da:	4618      	mov	r0, r3
 80067dc:	3738      	adds	r7, #56	@ 0x38
 80067de:	46bd      	mov	sp, r7
 80067e0:	bd80      	pop	{r7, pc}
 80067e2:	bf00      	nop
 80067e4:	e000ed04 	.word	0xe000ed04

080067e8 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80067e8:	b580      	push	{r7, lr}
 80067ea:	b08e      	sub	sp, #56	@ 0x38
 80067ec:	af00      	add	r7, sp, #0
 80067ee:	60f8      	str	r0, [r7, #12]
 80067f0:	60b9      	str	r1, [r7, #8]
 80067f2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80067f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d10b      	bne.n	8006816 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 80067fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006802:	f383 8811 	msr	BASEPRI, r3
 8006806:	f3bf 8f6f 	isb	sy
 800680a:	f3bf 8f4f 	dsb	sy
 800680e:	623b      	str	r3, [r7, #32]
}
 8006810:	bf00      	nop
 8006812:	bf00      	nop
 8006814:	e7fd      	b.n	8006812 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006816:	68bb      	ldr	r3, [r7, #8]
 8006818:	2b00      	cmp	r3, #0
 800681a:	d103      	bne.n	8006824 <xQueueReceiveFromISR+0x3c>
 800681c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800681e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006820:	2b00      	cmp	r3, #0
 8006822:	d101      	bne.n	8006828 <xQueueReceiveFromISR+0x40>
 8006824:	2301      	movs	r3, #1
 8006826:	e000      	b.n	800682a <xQueueReceiveFromISR+0x42>
 8006828:	2300      	movs	r3, #0
 800682a:	2b00      	cmp	r3, #0
 800682c:	d10b      	bne.n	8006846 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 800682e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006832:	f383 8811 	msr	BASEPRI, r3
 8006836:	f3bf 8f6f 	isb	sy
 800683a:	f3bf 8f4f 	dsb	sy
 800683e:	61fb      	str	r3, [r7, #28]
}
 8006840:	bf00      	nop
 8006842:	bf00      	nop
 8006844:	e7fd      	b.n	8006842 <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006846:	f002 f9e7 	bl	8008c18 <vPortValidateInterruptPriority>
	__asm volatile
 800684a:	f3ef 8211 	mrs	r2, BASEPRI
 800684e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006852:	f383 8811 	msr	BASEPRI, r3
 8006856:	f3bf 8f6f 	isb	sy
 800685a:	f3bf 8f4f 	dsb	sy
 800685e:	61ba      	str	r2, [r7, #24]
 8006860:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8006862:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006864:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006866:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006868:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800686a:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800686c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800686e:	2b00      	cmp	r3, #0
 8006870:	d02f      	beq.n	80068d2 <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8006872:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006874:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006878:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800687c:	68b9      	ldr	r1, [r7, #8]
 800687e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006880:	f000 f8da 	bl	8006a38 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8006884:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006886:	1e5a      	subs	r2, r3, #1
 8006888:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800688a:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800688c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8006890:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006894:	d112      	bne.n	80068bc <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006896:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006898:	691b      	ldr	r3, [r3, #16]
 800689a:	2b00      	cmp	r3, #0
 800689c:	d016      	beq.n	80068cc <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800689e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068a0:	3310      	adds	r3, #16
 80068a2:	4618      	mov	r0, r3
 80068a4:	f000 fe88 	bl	80075b8 <xTaskRemoveFromEventList>
 80068a8:	4603      	mov	r3, r0
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	d00e      	beq.n	80068cc <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	2b00      	cmp	r3, #0
 80068b2:	d00b      	beq.n	80068cc <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	2201      	movs	r2, #1
 80068b8:	601a      	str	r2, [r3, #0]
 80068ba:	e007      	b.n	80068cc <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 80068bc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80068c0:	3301      	adds	r3, #1
 80068c2:	b2db      	uxtb	r3, r3
 80068c4:	b25a      	sxtb	r2, r3
 80068c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068c8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 80068cc:	2301      	movs	r3, #1
 80068ce:	637b      	str	r3, [r7, #52]	@ 0x34
 80068d0:	e001      	b.n	80068d6 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 80068d2:	2300      	movs	r3, #0
 80068d4:	637b      	str	r3, [r7, #52]	@ 0x34
 80068d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80068d8:	613b      	str	r3, [r7, #16]
	__asm volatile
 80068da:	693b      	ldr	r3, [r7, #16]
 80068dc:	f383 8811 	msr	BASEPRI, r3
}
 80068e0:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80068e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80068e4:	4618      	mov	r0, r3
 80068e6:	3738      	adds	r7, #56	@ 0x38
 80068e8:	46bd      	mov	sp, r7
 80068ea:	bd80      	pop	{r7, pc}

080068ec <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 80068ec:	b580      	push	{r7, lr}
 80068ee:	b084      	sub	sp, #16
 80068f0:	af00      	add	r7, sp, #0
 80068f2:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d10b      	bne.n	8006916 <vQueueDelete+0x2a>
	__asm volatile
 80068fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006902:	f383 8811 	msr	BASEPRI, r3
 8006906:	f3bf 8f6f 	isb	sy
 800690a:	f3bf 8f4f 	dsb	sy
 800690e:	60bb      	str	r3, [r7, #8]
}
 8006910:	bf00      	nop
 8006912:	bf00      	nop
 8006914:	e7fd      	b.n	8006912 <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8006916:	68f8      	ldr	r0, [r7, #12]
 8006918:	f000 f95e 	bl	8006bd8 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8006922:	2b00      	cmp	r3, #0
 8006924:	d102      	bne.n	800692c <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 8006926:	68f8      	ldr	r0, [r7, #12]
 8006928:	f002 fa86 	bl	8008e38 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800692c:	bf00      	nop
 800692e:	3710      	adds	r7, #16
 8006930:	46bd      	mov	sp, r7
 8006932:	bd80      	pop	{r7, pc}

08006934 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8006934:	b480      	push	{r7}
 8006936:	b085      	sub	sp, #20
 8006938:	af00      	add	r7, sp, #0
 800693a:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006940:	2b00      	cmp	r3, #0
 8006942:	d006      	beq.n	8006952 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 800694e:	60fb      	str	r3, [r7, #12]
 8006950:	e001      	b.n	8006956 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8006952:	2300      	movs	r3, #0
 8006954:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8006956:	68fb      	ldr	r3, [r7, #12]
	}
 8006958:	4618      	mov	r0, r3
 800695a:	3714      	adds	r7, #20
 800695c:	46bd      	mov	sp, r7
 800695e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006962:	4770      	bx	lr

08006964 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8006964:	b580      	push	{r7, lr}
 8006966:	b086      	sub	sp, #24
 8006968:	af00      	add	r7, sp, #0
 800696a:	60f8      	str	r0, [r7, #12]
 800696c:	60b9      	str	r1, [r7, #8]
 800696e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8006970:	2300      	movs	r3, #0
 8006972:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006978:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800697e:	2b00      	cmp	r3, #0
 8006980:	d10d      	bne.n	800699e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	2b00      	cmp	r3, #0
 8006988:	d14d      	bne.n	8006a26 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	689b      	ldr	r3, [r3, #8]
 800698e:	4618      	mov	r0, r3
 8006990:	f001 f86e 	bl	8007a70 <xTaskPriorityDisinherit>
 8006994:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	2200      	movs	r2, #0
 800699a:	609a      	str	r2, [r3, #8]
 800699c:	e043      	b.n	8006a26 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	d119      	bne.n	80069d8 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	6858      	ldr	r0, [r3, #4]
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069ac:	461a      	mov	r2, r3
 80069ae:	68b9      	ldr	r1, [r7, #8]
 80069b0:	f002 fbee 	bl	8009190 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	685a      	ldr	r2, [r3, #4]
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069bc:	441a      	add	r2, r3
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	685a      	ldr	r2, [r3, #4]
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	689b      	ldr	r3, [r3, #8]
 80069ca:	429a      	cmp	r2, r3
 80069cc:	d32b      	bcc.n	8006a26 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	681a      	ldr	r2, [r3, #0]
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	605a      	str	r2, [r3, #4]
 80069d6:	e026      	b.n	8006a26 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	68d8      	ldr	r0, [r3, #12]
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069e0:	461a      	mov	r2, r3
 80069e2:	68b9      	ldr	r1, [r7, #8]
 80069e4:	f002 fbd4 	bl	8009190 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	68da      	ldr	r2, [r3, #12]
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069f0:	425b      	negs	r3, r3
 80069f2:	441a      	add	r2, r3
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	68da      	ldr	r2, [r3, #12]
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	429a      	cmp	r2, r3
 8006a02:	d207      	bcs.n	8006a14 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	689a      	ldr	r2, [r3, #8]
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a0c:	425b      	negs	r3, r3
 8006a0e:	441a      	add	r2, r3
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	2b02      	cmp	r3, #2
 8006a18:	d105      	bne.n	8006a26 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006a1a:	693b      	ldr	r3, [r7, #16]
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	d002      	beq.n	8006a26 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8006a20:	693b      	ldr	r3, [r7, #16]
 8006a22:	3b01      	subs	r3, #1
 8006a24:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006a26:	693b      	ldr	r3, [r7, #16]
 8006a28:	1c5a      	adds	r2, r3, #1
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8006a2e:	697b      	ldr	r3, [r7, #20]
}
 8006a30:	4618      	mov	r0, r3
 8006a32:	3718      	adds	r7, #24
 8006a34:	46bd      	mov	sp, r7
 8006a36:	bd80      	pop	{r7, pc}

08006a38 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8006a38:	b580      	push	{r7, lr}
 8006a3a:	b082      	sub	sp, #8
 8006a3c:	af00      	add	r7, sp, #0
 8006a3e:	6078      	str	r0, [r7, #4]
 8006a40:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	d018      	beq.n	8006a7c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	68da      	ldr	r2, [r3, #12]
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a52:	441a      	add	r2, r3
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	68da      	ldr	r2, [r3, #12]
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	689b      	ldr	r3, [r3, #8]
 8006a60:	429a      	cmp	r2, r3
 8006a62:	d303      	bcc.n	8006a6c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	681a      	ldr	r2, [r3, #0]
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	68d9      	ldr	r1, [r3, #12]
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a74:	461a      	mov	r2, r3
 8006a76:	6838      	ldr	r0, [r7, #0]
 8006a78:	f002 fb8a 	bl	8009190 <memcpy>
	}
}
 8006a7c:	bf00      	nop
 8006a7e:	3708      	adds	r7, #8
 8006a80:	46bd      	mov	sp, r7
 8006a82:	bd80      	pop	{r7, pc}

08006a84 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8006a84:	b580      	push	{r7, lr}
 8006a86:	b084      	sub	sp, #16
 8006a88:	af00      	add	r7, sp, #0
 8006a8a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8006a8c:	f001 ffe4 	bl	8008a58 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006a96:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006a98:	e011      	b.n	8006abe <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	d012      	beq.n	8006ac8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	3324      	adds	r3, #36	@ 0x24
 8006aa6:	4618      	mov	r0, r3
 8006aa8:	f000 fd86 	bl	80075b8 <xTaskRemoveFromEventList>
 8006aac:	4603      	mov	r3, r0
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d001      	beq.n	8006ab6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8006ab2:	f000 fe5f 	bl	8007774 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8006ab6:	7bfb      	ldrb	r3, [r7, #15]
 8006ab8:	3b01      	subs	r3, #1
 8006aba:	b2db      	uxtb	r3, r3
 8006abc:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006abe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	dce9      	bgt.n	8006a9a <prvUnlockQueue+0x16>
 8006ac6:	e000      	b.n	8006aca <prvUnlockQueue+0x46>
					break;
 8006ac8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	22ff      	movs	r2, #255	@ 0xff
 8006ace:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8006ad2:	f001 fff3 	bl	8008abc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8006ad6:	f001 ffbf 	bl	8008a58 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006ae0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006ae2:	e011      	b.n	8006b08 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	691b      	ldr	r3, [r3, #16]
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	d012      	beq.n	8006b12 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	3310      	adds	r3, #16
 8006af0:	4618      	mov	r0, r3
 8006af2:	f000 fd61 	bl	80075b8 <xTaskRemoveFromEventList>
 8006af6:	4603      	mov	r3, r0
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	d001      	beq.n	8006b00 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8006afc:	f000 fe3a 	bl	8007774 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8006b00:	7bbb      	ldrb	r3, [r7, #14]
 8006b02:	3b01      	subs	r3, #1
 8006b04:	b2db      	uxtb	r3, r3
 8006b06:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006b08:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	dce9      	bgt.n	8006ae4 <prvUnlockQueue+0x60>
 8006b10:	e000      	b.n	8006b14 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8006b12:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	22ff      	movs	r2, #255	@ 0xff
 8006b18:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8006b1c:	f001 ffce 	bl	8008abc <vPortExitCritical>
}
 8006b20:	bf00      	nop
 8006b22:	3710      	adds	r7, #16
 8006b24:	46bd      	mov	sp, r7
 8006b26:	bd80      	pop	{r7, pc}

08006b28 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8006b28:	b580      	push	{r7, lr}
 8006b2a:	b084      	sub	sp, #16
 8006b2c:	af00      	add	r7, sp, #0
 8006b2e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006b30:	f001 ff92 	bl	8008a58 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b38:	2b00      	cmp	r3, #0
 8006b3a:	d102      	bne.n	8006b42 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8006b3c:	2301      	movs	r3, #1
 8006b3e:	60fb      	str	r3, [r7, #12]
 8006b40:	e001      	b.n	8006b46 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8006b42:	2300      	movs	r3, #0
 8006b44:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006b46:	f001 ffb9 	bl	8008abc <vPortExitCritical>

	return xReturn;
 8006b4a:	68fb      	ldr	r3, [r7, #12]
}
 8006b4c:	4618      	mov	r0, r3
 8006b4e:	3710      	adds	r7, #16
 8006b50:	46bd      	mov	sp, r7
 8006b52:	bd80      	pop	{r7, pc}

08006b54 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8006b54:	b580      	push	{r7, lr}
 8006b56:	b084      	sub	sp, #16
 8006b58:	af00      	add	r7, sp, #0
 8006b5a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006b5c:	f001 ff7c 	bl	8008a58 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006b68:	429a      	cmp	r2, r3
 8006b6a:	d102      	bne.n	8006b72 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8006b6c:	2301      	movs	r3, #1
 8006b6e:	60fb      	str	r3, [r7, #12]
 8006b70:	e001      	b.n	8006b76 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8006b72:	2300      	movs	r3, #0
 8006b74:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006b76:	f001 ffa1 	bl	8008abc <vPortExitCritical>

	return xReturn;
 8006b7a:	68fb      	ldr	r3, [r7, #12]
}
 8006b7c:	4618      	mov	r0, r3
 8006b7e:	3710      	adds	r7, #16
 8006b80:	46bd      	mov	sp, r7
 8006b82:	bd80      	pop	{r7, pc}

08006b84 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8006b84:	b480      	push	{r7}
 8006b86:	b085      	sub	sp, #20
 8006b88:	af00      	add	r7, sp, #0
 8006b8a:	6078      	str	r0, [r7, #4]
 8006b8c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006b8e:	2300      	movs	r3, #0
 8006b90:	60fb      	str	r3, [r7, #12]
 8006b92:	e014      	b.n	8006bbe <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8006b94:	4a0f      	ldr	r2, [pc, #60]	@ (8006bd4 <vQueueAddToRegistry+0x50>)
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d10b      	bne.n	8006bb8 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8006ba0:	490c      	ldr	r1, [pc, #48]	@ (8006bd4 <vQueueAddToRegistry+0x50>)
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	683a      	ldr	r2, [r7, #0]
 8006ba6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8006baa:	4a0a      	ldr	r2, [pc, #40]	@ (8006bd4 <vQueueAddToRegistry+0x50>)
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	00db      	lsls	r3, r3, #3
 8006bb0:	4413      	add	r3, r2
 8006bb2:	687a      	ldr	r2, [r7, #4]
 8006bb4:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8006bb6:	e006      	b.n	8006bc6 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	3301      	adds	r3, #1
 8006bbc:	60fb      	str	r3, [r7, #12]
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	2b07      	cmp	r3, #7
 8006bc2:	d9e7      	bls.n	8006b94 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8006bc4:	bf00      	nop
 8006bc6:	bf00      	nop
 8006bc8:	3714      	adds	r7, #20
 8006bca:	46bd      	mov	sp, r7
 8006bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bd0:	4770      	bx	lr
 8006bd2:	bf00      	nop
 8006bd4:	2000096c 	.word	0x2000096c

08006bd8 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8006bd8:	b480      	push	{r7}
 8006bda:	b085      	sub	sp, #20
 8006bdc:	af00      	add	r7, sp, #0
 8006bde:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006be0:	2300      	movs	r3, #0
 8006be2:	60fb      	str	r3, [r7, #12]
 8006be4:	e016      	b.n	8006c14 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8006be6:	4a10      	ldr	r2, [pc, #64]	@ (8006c28 <vQueueUnregisterQueue+0x50>)
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	00db      	lsls	r3, r3, #3
 8006bec:	4413      	add	r3, r2
 8006bee:	685b      	ldr	r3, [r3, #4]
 8006bf0:	687a      	ldr	r2, [r7, #4]
 8006bf2:	429a      	cmp	r2, r3
 8006bf4:	d10b      	bne.n	8006c0e <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8006bf6:	4a0c      	ldr	r2, [pc, #48]	@ (8006c28 <vQueueUnregisterQueue+0x50>)
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	2100      	movs	r1, #0
 8006bfc:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8006c00:	4a09      	ldr	r2, [pc, #36]	@ (8006c28 <vQueueUnregisterQueue+0x50>)
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	00db      	lsls	r3, r3, #3
 8006c06:	4413      	add	r3, r2
 8006c08:	2200      	movs	r2, #0
 8006c0a:	605a      	str	r2, [r3, #4]
				break;
 8006c0c:	e006      	b.n	8006c1c <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	3301      	adds	r3, #1
 8006c12:	60fb      	str	r3, [r7, #12]
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	2b07      	cmp	r3, #7
 8006c18:	d9e5      	bls.n	8006be6 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8006c1a:	bf00      	nop
 8006c1c:	bf00      	nop
 8006c1e:	3714      	adds	r7, #20
 8006c20:	46bd      	mov	sp, r7
 8006c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c26:	4770      	bx	lr
 8006c28:	2000096c 	.word	0x2000096c

08006c2c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006c2c:	b580      	push	{r7, lr}
 8006c2e:	b086      	sub	sp, #24
 8006c30:	af00      	add	r7, sp, #0
 8006c32:	60f8      	str	r0, [r7, #12]
 8006c34:	60b9      	str	r1, [r7, #8]
 8006c36:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8006c3c:	f001 ff0c 	bl	8008a58 <vPortEnterCritical>
 8006c40:	697b      	ldr	r3, [r7, #20]
 8006c42:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006c46:	b25b      	sxtb	r3, r3
 8006c48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c4c:	d103      	bne.n	8006c56 <vQueueWaitForMessageRestricted+0x2a>
 8006c4e:	697b      	ldr	r3, [r7, #20]
 8006c50:	2200      	movs	r2, #0
 8006c52:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006c56:	697b      	ldr	r3, [r7, #20]
 8006c58:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006c5c:	b25b      	sxtb	r3, r3
 8006c5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c62:	d103      	bne.n	8006c6c <vQueueWaitForMessageRestricted+0x40>
 8006c64:	697b      	ldr	r3, [r7, #20]
 8006c66:	2200      	movs	r2, #0
 8006c68:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006c6c:	f001 ff26 	bl	8008abc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8006c70:	697b      	ldr	r3, [r7, #20]
 8006c72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	d106      	bne.n	8006c86 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8006c78:	697b      	ldr	r3, [r7, #20]
 8006c7a:	3324      	adds	r3, #36	@ 0x24
 8006c7c:	687a      	ldr	r2, [r7, #4]
 8006c7e:	68b9      	ldr	r1, [r7, #8]
 8006c80:	4618      	mov	r0, r3
 8006c82:	f000 fc6d 	bl	8007560 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8006c86:	6978      	ldr	r0, [r7, #20]
 8006c88:	f7ff fefc 	bl	8006a84 <prvUnlockQueue>
	}
 8006c8c:	bf00      	nop
 8006c8e:	3718      	adds	r7, #24
 8006c90:	46bd      	mov	sp, r7
 8006c92:	bd80      	pop	{r7, pc}

08006c94 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8006c94:	b580      	push	{r7, lr}
 8006c96:	b08e      	sub	sp, #56	@ 0x38
 8006c98:	af04      	add	r7, sp, #16
 8006c9a:	60f8      	str	r0, [r7, #12]
 8006c9c:	60b9      	str	r1, [r7, #8]
 8006c9e:	607a      	str	r2, [r7, #4]
 8006ca0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8006ca2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	d10b      	bne.n	8006cc0 <xTaskCreateStatic+0x2c>
	__asm volatile
 8006ca8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006cac:	f383 8811 	msr	BASEPRI, r3
 8006cb0:	f3bf 8f6f 	isb	sy
 8006cb4:	f3bf 8f4f 	dsb	sy
 8006cb8:	623b      	str	r3, [r7, #32]
}
 8006cba:	bf00      	nop
 8006cbc:	bf00      	nop
 8006cbe:	e7fd      	b.n	8006cbc <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8006cc0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	d10b      	bne.n	8006cde <xTaskCreateStatic+0x4a>
	__asm volatile
 8006cc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006cca:	f383 8811 	msr	BASEPRI, r3
 8006cce:	f3bf 8f6f 	isb	sy
 8006cd2:	f3bf 8f4f 	dsb	sy
 8006cd6:	61fb      	str	r3, [r7, #28]
}
 8006cd8:	bf00      	nop
 8006cda:	bf00      	nop
 8006cdc:	e7fd      	b.n	8006cda <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8006cde:	23a8      	movs	r3, #168	@ 0xa8
 8006ce0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8006ce2:	693b      	ldr	r3, [r7, #16]
 8006ce4:	2ba8      	cmp	r3, #168	@ 0xa8
 8006ce6:	d00b      	beq.n	8006d00 <xTaskCreateStatic+0x6c>
	__asm volatile
 8006ce8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006cec:	f383 8811 	msr	BASEPRI, r3
 8006cf0:	f3bf 8f6f 	isb	sy
 8006cf4:	f3bf 8f4f 	dsb	sy
 8006cf8:	61bb      	str	r3, [r7, #24]
}
 8006cfa:	bf00      	nop
 8006cfc:	bf00      	nop
 8006cfe:	e7fd      	b.n	8006cfc <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8006d00:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8006d02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d04:	2b00      	cmp	r3, #0
 8006d06:	d01e      	beq.n	8006d46 <xTaskCreateStatic+0xb2>
 8006d08:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d01b      	beq.n	8006d46 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006d0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d10:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8006d12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d14:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006d16:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8006d18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d1a:	2202      	movs	r2, #2
 8006d1c:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8006d20:	2300      	movs	r3, #0
 8006d22:	9303      	str	r3, [sp, #12]
 8006d24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d26:	9302      	str	r3, [sp, #8]
 8006d28:	f107 0314 	add.w	r3, r7, #20
 8006d2c:	9301      	str	r3, [sp, #4]
 8006d2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d30:	9300      	str	r3, [sp, #0]
 8006d32:	683b      	ldr	r3, [r7, #0]
 8006d34:	687a      	ldr	r2, [r7, #4]
 8006d36:	68b9      	ldr	r1, [r7, #8]
 8006d38:	68f8      	ldr	r0, [r7, #12]
 8006d3a:	f000 f851 	bl	8006de0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006d3e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8006d40:	f000 f8f6 	bl	8006f30 <prvAddNewTaskToReadyList>
 8006d44:	e001      	b.n	8006d4a <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8006d46:	2300      	movs	r3, #0
 8006d48:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8006d4a:	697b      	ldr	r3, [r7, #20]
	}
 8006d4c:	4618      	mov	r0, r3
 8006d4e:	3728      	adds	r7, #40	@ 0x28
 8006d50:	46bd      	mov	sp, r7
 8006d52:	bd80      	pop	{r7, pc}

08006d54 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8006d54:	b580      	push	{r7, lr}
 8006d56:	b08c      	sub	sp, #48	@ 0x30
 8006d58:	af04      	add	r7, sp, #16
 8006d5a:	60f8      	str	r0, [r7, #12]
 8006d5c:	60b9      	str	r1, [r7, #8]
 8006d5e:	603b      	str	r3, [r7, #0]
 8006d60:	4613      	mov	r3, r2
 8006d62:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8006d64:	88fb      	ldrh	r3, [r7, #6]
 8006d66:	009b      	lsls	r3, r3, #2
 8006d68:	4618      	mov	r0, r3
 8006d6a:	f001 ff97 	bl	8008c9c <pvPortMalloc>
 8006d6e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8006d70:	697b      	ldr	r3, [r7, #20]
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d00e      	beq.n	8006d94 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8006d76:	20a8      	movs	r0, #168	@ 0xa8
 8006d78:	f001 ff90 	bl	8008c9c <pvPortMalloc>
 8006d7c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8006d7e:	69fb      	ldr	r3, [r7, #28]
 8006d80:	2b00      	cmp	r3, #0
 8006d82:	d003      	beq.n	8006d8c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8006d84:	69fb      	ldr	r3, [r7, #28]
 8006d86:	697a      	ldr	r2, [r7, #20]
 8006d88:	631a      	str	r2, [r3, #48]	@ 0x30
 8006d8a:	e005      	b.n	8006d98 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8006d8c:	6978      	ldr	r0, [r7, #20]
 8006d8e:	f002 f853 	bl	8008e38 <vPortFree>
 8006d92:	e001      	b.n	8006d98 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8006d94:	2300      	movs	r3, #0
 8006d96:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8006d98:	69fb      	ldr	r3, [r7, #28]
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	d017      	beq.n	8006dce <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8006d9e:	69fb      	ldr	r3, [r7, #28]
 8006da0:	2200      	movs	r2, #0
 8006da2:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8006da6:	88fa      	ldrh	r2, [r7, #6]
 8006da8:	2300      	movs	r3, #0
 8006daa:	9303      	str	r3, [sp, #12]
 8006dac:	69fb      	ldr	r3, [r7, #28]
 8006dae:	9302      	str	r3, [sp, #8]
 8006db0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006db2:	9301      	str	r3, [sp, #4]
 8006db4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006db6:	9300      	str	r3, [sp, #0]
 8006db8:	683b      	ldr	r3, [r7, #0]
 8006dba:	68b9      	ldr	r1, [r7, #8]
 8006dbc:	68f8      	ldr	r0, [r7, #12]
 8006dbe:	f000 f80f 	bl	8006de0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006dc2:	69f8      	ldr	r0, [r7, #28]
 8006dc4:	f000 f8b4 	bl	8006f30 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8006dc8:	2301      	movs	r3, #1
 8006dca:	61bb      	str	r3, [r7, #24]
 8006dcc:	e002      	b.n	8006dd4 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006dce:	f04f 33ff 	mov.w	r3, #4294967295
 8006dd2:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8006dd4:	69bb      	ldr	r3, [r7, #24]
	}
 8006dd6:	4618      	mov	r0, r3
 8006dd8:	3720      	adds	r7, #32
 8006dda:	46bd      	mov	sp, r7
 8006ddc:	bd80      	pop	{r7, pc}
	...

08006de0 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8006de0:	b580      	push	{r7, lr}
 8006de2:	b088      	sub	sp, #32
 8006de4:	af00      	add	r7, sp, #0
 8006de6:	60f8      	str	r0, [r7, #12]
 8006de8:	60b9      	str	r1, [r7, #8]
 8006dea:	607a      	str	r2, [r7, #4]
 8006dec:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8006dee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006df0:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	009b      	lsls	r3, r3, #2
 8006df6:	461a      	mov	r2, r3
 8006df8:	21a5      	movs	r1, #165	@ 0xa5
 8006dfa:	f002 f93d 	bl	8009078 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8006dfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e00:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8006e08:	3b01      	subs	r3, #1
 8006e0a:	009b      	lsls	r3, r3, #2
 8006e0c:	4413      	add	r3, r2
 8006e0e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8006e10:	69bb      	ldr	r3, [r7, #24]
 8006e12:	f023 0307 	bic.w	r3, r3, #7
 8006e16:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006e18:	69bb      	ldr	r3, [r7, #24]
 8006e1a:	f003 0307 	and.w	r3, r3, #7
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	d00b      	beq.n	8006e3a <prvInitialiseNewTask+0x5a>
	__asm volatile
 8006e22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e26:	f383 8811 	msr	BASEPRI, r3
 8006e2a:	f3bf 8f6f 	isb	sy
 8006e2e:	f3bf 8f4f 	dsb	sy
 8006e32:	617b      	str	r3, [r7, #20]
}
 8006e34:	bf00      	nop
 8006e36:	bf00      	nop
 8006e38:	e7fd      	b.n	8006e36 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8006e3a:	68bb      	ldr	r3, [r7, #8]
 8006e3c:	2b00      	cmp	r3, #0
 8006e3e:	d01f      	beq.n	8006e80 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006e40:	2300      	movs	r3, #0
 8006e42:	61fb      	str	r3, [r7, #28]
 8006e44:	e012      	b.n	8006e6c <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006e46:	68ba      	ldr	r2, [r7, #8]
 8006e48:	69fb      	ldr	r3, [r7, #28]
 8006e4a:	4413      	add	r3, r2
 8006e4c:	7819      	ldrb	r1, [r3, #0]
 8006e4e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006e50:	69fb      	ldr	r3, [r7, #28]
 8006e52:	4413      	add	r3, r2
 8006e54:	3334      	adds	r3, #52	@ 0x34
 8006e56:	460a      	mov	r2, r1
 8006e58:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8006e5a:	68ba      	ldr	r2, [r7, #8]
 8006e5c:	69fb      	ldr	r3, [r7, #28]
 8006e5e:	4413      	add	r3, r2
 8006e60:	781b      	ldrb	r3, [r3, #0]
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	d006      	beq.n	8006e74 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006e66:	69fb      	ldr	r3, [r7, #28]
 8006e68:	3301      	adds	r3, #1
 8006e6a:	61fb      	str	r3, [r7, #28]
 8006e6c:	69fb      	ldr	r3, [r7, #28]
 8006e6e:	2b0f      	cmp	r3, #15
 8006e70:	d9e9      	bls.n	8006e46 <prvInitialiseNewTask+0x66>
 8006e72:	e000      	b.n	8006e76 <prvInitialiseNewTask+0x96>
			{
				break;
 8006e74:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006e76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e78:	2200      	movs	r2, #0
 8006e7a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006e7e:	e003      	b.n	8006e88 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8006e80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e82:	2200      	movs	r2, #0
 8006e84:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006e88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e8a:	2b37      	cmp	r3, #55	@ 0x37
 8006e8c:	d901      	bls.n	8006e92 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006e8e:	2337      	movs	r3, #55	@ 0x37
 8006e90:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8006e92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e94:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006e96:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8006e98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e9a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006e9c:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8006e9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ea0:	2200      	movs	r2, #0
 8006ea2:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006ea4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ea6:	3304      	adds	r3, #4
 8006ea8:	4618      	mov	r0, r3
 8006eaa:	f7fe fd7b 	bl	80059a4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006eae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006eb0:	3318      	adds	r3, #24
 8006eb2:	4618      	mov	r0, r3
 8006eb4:	f7fe fd76 	bl	80059a4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8006eb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006eba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006ebc:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006ebe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ec0:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006ec4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ec6:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006ec8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006eca:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006ecc:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8006ece:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ed0:	2200      	movs	r2, #0
 8006ed2:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006ed6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ed8:	2200      	movs	r2, #0
 8006eda:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8006ede:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ee0:	3354      	adds	r3, #84	@ 0x54
 8006ee2:	224c      	movs	r2, #76	@ 0x4c
 8006ee4:	2100      	movs	r1, #0
 8006ee6:	4618      	mov	r0, r3
 8006ee8:	f002 f8c6 	bl	8009078 <memset>
 8006eec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006eee:	4a0d      	ldr	r2, [pc, #52]	@ (8006f24 <prvInitialiseNewTask+0x144>)
 8006ef0:	659a      	str	r2, [r3, #88]	@ 0x58
 8006ef2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ef4:	4a0c      	ldr	r2, [pc, #48]	@ (8006f28 <prvInitialiseNewTask+0x148>)
 8006ef6:	65da      	str	r2, [r3, #92]	@ 0x5c
 8006ef8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006efa:	4a0c      	ldr	r2, [pc, #48]	@ (8006f2c <prvInitialiseNewTask+0x14c>)
 8006efc:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006efe:	683a      	ldr	r2, [r7, #0]
 8006f00:	68f9      	ldr	r1, [r7, #12]
 8006f02:	69b8      	ldr	r0, [r7, #24]
 8006f04:	f001 fc76 	bl	80087f4 <pxPortInitialiseStack>
 8006f08:	4602      	mov	r2, r0
 8006f0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f0c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8006f0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	d002      	beq.n	8006f1a <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006f14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f16:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006f18:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006f1a:	bf00      	nop
 8006f1c:	3720      	adds	r7, #32
 8006f1e:	46bd      	mov	sp, r7
 8006f20:	bd80      	pop	{r7, pc}
 8006f22:	bf00      	nop
 8006f24:	20002770 	.word	0x20002770
 8006f28:	200027d8 	.word	0x200027d8
 8006f2c:	20002840 	.word	0x20002840

08006f30 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006f30:	b580      	push	{r7, lr}
 8006f32:	b082      	sub	sp, #8
 8006f34:	af00      	add	r7, sp, #0
 8006f36:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006f38:	f001 fd8e 	bl	8008a58 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006f3c:	4b2d      	ldr	r3, [pc, #180]	@ (8006ff4 <prvAddNewTaskToReadyList+0xc4>)
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	3301      	adds	r3, #1
 8006f42:	4a2c      	ldr	r2, [pc, #176]	@ (8006ff4 <prvAddNewTaskToReadyList+0xc4>)
 8006f44:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8006f46:	4b2c      	ldr	r3, [pc, #176]	@ (8006ff8 <prvAddNewTaskToReadyList+0xc8>)
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	d109      	bne.n	8006f62 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8006f4e:	4a2a      	ldr	r2, [pc, #168]	@ (8006ff8 <prvAddNewTaskToReadyList+0xc8>)
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006f54:	4b27      	ldr	r3, [pc, #156]	@ (8006ff4 <prvAddNewTaskToReadyList+0xc4>)
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	2b01      	cmp	r3, #1
 8006f5a:	d110      	bne.n	8006f7e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006f5c:	f000 fc2e 	bl	80077bc <prvInitialiseTaskLists>
 8006f60:	e00d      	b.n	8006f7e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8006f62:	4b26      	ldr	r3, [pc, #152]	@ (8006ffc <prvAddNewTaskToReadyList+0xcc>)
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d109      	bne.n	8006f7e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006f6a:	4b23      	ldr	r3, [pc, #140]	@ (8006ff8 <prvAddNewTaskToReadyList+0xc8>)
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f74:	429a      	cmp	r2, r3
 8006f76:	d802      	bhi.n	8006f7e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006f78:	4a1f      	ldr	r2, [pc, #124]	@ (8006ff8 <prvAddNewTaskToReadyList+0xc8>)
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8006f7e:	4b20      	ldr	r3, [pc, #128]	@ (8007000 <prvAddNewTaskToReadyList+0xd0>)
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	3301      	adds	r3, #1
 8006f84:	4a1e      	ldr	r2, [pc, #120]	@ (8007000 <prvAddNewTaskToReadyList+0xd0>)
 8006f86:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8006f88:	4b1d      	ldr	r3, [pc, #116]	@ (8007000 <prvAddNewTaskToReadyList+0xd0>)
 8006f8a:	681a      	ldr	r2, [r3, #0]
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006f94:	4b1b      	ldr	r3, [pc, #108]	@ (8007004 <prvAddNewTaskToReadyList+0xd4>)
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	429a      	cmp	r2, r3
 8006f9a:	d903      	bls.n	8006fa4 <prvAddNewTaskToReadyList+0x74>
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006fa0:	4a18      	ldr	r2, [pc, #96]	@ (8007004 <prvAddNewTaskToReadyList+0xd4>)
 8006fa2:	6013      	str	r3, [r2, #0]
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006fa8:	4613      	mov	r3, r2
 8006faa:	009b      	lsls	r3, r3, #2
 8006fac:	4413      	add	r3, r2
 8006fae:	009b      	lsls	r3, r3, #2
 8006fb0:	4a15      	ldr	r2, [pc, #84]	@ (8007008 <prvAddNewTaskToReadyList+0xd8>)
 8006fb2:	441a      	add	r2, r3
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	3304      	adds	r3, #4
 8006fb8:	4619      	mov	r1, r3
 8006fba:	4610      	mov	r0, r2
 8006fbc:	f7fe fcff 	bl	80059be <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8006fc0:	f001 fd7c 	bl	8008abc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8006fc4:	4b0d      	ldr	r3, [pc, #52]	@ (8006ffc <prvAddNewTaskToReadyList+0xcc>)
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	d00e      	beq.n	8006fea <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006fcc:	4b0a      	ldr	r3, [pc, #40]	@ (8006ff8 <prvAddNewTaskToReadyList+0xc8>)
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006fd6:	429a      	cmp	r2, r3
 8006fd8:	d207      	bcs.n	8006fea <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8006fda:	4b0c      	ldr	r3, [pc, #48]	@ (800700c <prvAddNewTaskToReadyList+0xdc>)
 8006fdc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006fe0:	601a      	str	r2, [r3, #0]
 8006fe2:	f3bf 8f4f 	dsb	sy
 8006fe6:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006fea:	bf00      	nop
 8006fec:	3708      	adds	r7, #8
 8006fee:	46bd      	mov	sp, r7
 8006ff0:	bd80      	pop	{r7, pc}
 8006ff2:	bf00      	nop
 8006ff4:	20000e80 	.word	0x20000e80
 8006ff8:	200009ac 	.word	0x200009ac
 8006ffc:	20000e8c 	.word	0x20000e8c
 8007000:	20000e9c 	.word	0x20000e9c
 8007004:	20000e88 	.word	0x20000e88
 8007008:	200009b0 	.word	0x200009b0
 800700c:	e000ed04 	.word	0xe000ed04

08007010 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007010:	b580      	push	{r7, lr}
 8007012:	b084      	sub	sp, #16
 8007014:	af00      	add	r7, sp, #0
 8007016:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8007018:	2300      	movs	r3, #0
 800701a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	2b00      	cmp	r3, #0
 8007020:	d018      	beq.n	8007054 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8007022:	4b14      	ldr	r3, [pc, #80]	@ (8007074 <vTaskDelay+0x64>)
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	2b00      	cmp	r3, #0
 8007028:	d00b      	beq.n	8007042 <vTaskDelay+0x32>
	__asm volatile
 800702a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800702e:	f383 8811 	msr	BASEPRI, r3
 8007032:	f3bf 8f6f 	isb	sy
 8007036:	f3bf 8f4f 	dsb	sy
 800703a:	60bb      	str	r3, [r7, #8]
}
 800703c:	bf00      	nop
 800703e:	bf00      	nop
 8007040:	e7fd      	b.n	800703e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8007042:	f000 f88b 	bl	800715c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8007046:	2100      	movs	r1, #0
 8007048:	6878      	ldr	r0, [r7, #4]
 800704a:	f000 ff3b 	bl	8007ec4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800704e:	f000 f893 	bl	8007178 <xTaskResumeAll>
 8007052:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	2b00      	cmp	r3, #0
 8007058:	d107      	bne.n	800706a <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800705a:	4b07      	ldr	r3, [pc, #28]	@ (8007078 <vTaskDelay+0x68>)
 800705c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007060:	601a      	str	r2, [r3, #0]
 8007062:	f3bf 8f4f 	dsb	sy
 8007066:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800706a:	bf00      	nop
 800706c:	3710      	adds	r7, #16
 800706e:	46bd      	mov	sp, r7
 8007070:	bd80      	pop	{r7, pc}
 8007072:	bf00      	nop
 8007074:	20000ea8 	.word	0x20000ea8
 8007078:	e000ed04 	.word	0xe000ed04

0800707c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800707c:	b580      	push	{r7, lr}
 800707e:	b08a      	sub	sp, #40	@ 0x28
 8007080:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8007082:	2300      	movs	r3, #0
 8007084:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8007086:	2300      	movs	r3, #0
 8007088:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800708a:	463a      	mov	r2, r7
 800708c:	1d39      	adds	r1, r7, #4
 800708e:	f107 0308 	add.w	r3, r7, #8
 8007092:	4618      	mov	r0, r3
 8007094:	f7fe fc32 	bl	80058fc <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8007098:	6839      	ldr	r1, [r7, #0]
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	68ba      	ldr	r2, [r7, #8]
 800709e:	9202      	str	r2, [sp, #8]
 80070a0:	9301      	str	r3, [sp, #4]
 80070a2:	2300      	movs	r3, #0
 80070a4:	9300      	str	r3, [sp, #0]
 80070a6:	2300      	movs	r3, #0
 80070a8:	460a      	mov	r2, r1
 80070aa:	4924      	ldr	r1, [pc, #144]	@ (800713c <vTaskStartScheduler+0xc0>)
 80070ac:	4824      	ldr	r0, [pc, #144]	@ (8007140 <vTaskStartScheduler+0xc4>)
 80070ae:	f7ff fdf1 	bl	8006c94 <xTaskCreateStatic>
 80070b2:	4603      	mov	r3, r0
 80070b4:	4a23      	ldr	r2, [pc, #140]	@ (8007144 <vTaskStartScheduler+0xc8>)
 80070b6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80070b8:	4b22      	ldr	r3, [pc, #136]	@ (8007144 <vTaskStartScheduler+0xc8>)
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	2b00      	cmp	r3, #0
 80070be:	d002      	beq.n	80070c6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80070c0:	2301      	movs	r3, #1
 80070c2:	617b      	str	r3, [r7, #20]
 80070c4:	e001      	b.n	80070ca <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80070c6:	2300      	movs	r3, #0
 80070c8:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80070ca:	697b      	ldr	r3, [r7, #20]
 80070cc:	2b01      	cmp	r3, #1
 80070ce:	d102      	bne.n	80070d6 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80070d0:	f000 ff4c 	bl	8007f6c <xTimerCreateTimerTask>
 80070d4:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80070d6:	697b      	ldr	r3, [r7, #20]
 80070d8:	2b01      	cmp	r3, #1
 80070da:	d11b      	bne.n	8007114 <vTaskStartScheduler+0x98>
	__asm volatile
 80070dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070e0:	f383 8811 	msr	BASEPRI, r3
 80070e4:	f3bf 8f6f 	isb	sy
 80070e8:	f3bf 8f4f 	dsb	sy
 80070ec:	613b      	str	r3, [r7, #16]
}
 80070ee:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80070f0:	4b15      	ldr	r3, [pc, #84]	@ (8007148 <vTaskStartScheduler+0xcc>)
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	3354      	adds	r3, #84	@ 0x54
 80070f6:	4a15      	ldr	r2, [pc, #84]	@ (800714c <vTaskStartScheduler+0xd0>)
 80070f8:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80070fa:	4b15      	ldr	r3, [pc, #84]	@ (8007150 <vTaskStartScheduler+0xd4>)
 80070fc:	f04f 32ff 	mov.w	r2, #4294967295
 8007100:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8007102:	4b14      	ldr	r3, [pc, #80]	@ (8007154 <vTaskStartScheduler+0xd8>)
 8007104:	2201      	movs	r2, #1
 8007106:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8007108:	4b13      	ldr	r3, [pc, #76]	@ (8007158 <vTaskStartScheduler+0xdc>)
 800710a:	2200      	movs	r2, #0
 800710c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800710e:	f001 fbff 	bl	8008910 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8007112:	e00f      	b.n	8007134 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007114:	697b      	ldr	r3, [r7, #20]
 8007116:	f1b3 3fff 	cmp.w	r3, #4294967295
 800711a:	d10b      	bne.n	8007134 <vTaskStartScheduler+0xb8>
	__asm volatile
 800711c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007120:	f383 8811 	msr	BASEPRI, r3
 8007124:	f3bf 8f6f 	isb	sy
 8007128:	f3bf 8f4f 	dsb	sy
 800712c:	60fb      	str	r3, [r7, #12]
}
 800712e:	bf00      	nop
 8007130:	bf00      	nop
 8007132:	e7fd      	b.n	8007130 <vTaskStartScheduler+0xb4>
}
 8007134:	bf00      	nop
 8007136:	3718      	adds	r7, #24
 8007138:	46bd      	mov	sp, r7
 800713a:	bd80      	pop	{r7, pc}
 800713c:	08009304 	.word	0x08009304
 8007140:	0800778d 	.word	0x0800778d
 8007144:	20000ea4 	.word	0x20000ea4
 8007148:	200009ac 	.word	0x200009ac
 800714c:	20000028 	.word	0x20000028
 8007150:	20000ea0 	.word	0x20000ea0
 8007154:	20000e8c 	.word	0x20000e8c
 8007158:	20000e84 	.word	0x20000e84

0800715c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800715c:	b480      	push	{r7}
 800715e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8007160:	4b04      	ldr	r3, [pc, #16]	@ (8007174 <vTaskSuspendAll+0x18>)
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	3301      	adds	r3, #1
 8007166:	4a03      	ldr	r2, [pc, #12]	@ (8007174 <vTaskSuspendAll+0x18>)
 8007168:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800716a:	bf00      	nop
 800716c:	46bd      	mov	sp, r7
 800716e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007172:	4770      	bx	lr
 8007174:	20000ea8 	.word	0x20000ea8

08007178 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007178:	b580      	push	{r7, lr}
 800717a:	b084      	sub	sp, #16
 800717c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800717e:	2300      	movs	r3, #0
 8007180:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8007182:	2300      	movs	r3, #0
 8007184:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8007186:	4b42      	ldr	r3, [pc, #264]	@ (8007290 <xTaskResumeAll+0x118>)
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	2b00      	cmp	r3, #0
 800718c:	d10b      	bne.n	80071a6 <xTaskResumeAll+0x2e>
	__asm volatile
 800718e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007192:	f383 8811 	msr	BASEPRI, r3
 8007196:	f3bf 8f6f 	isb	sy
 800719a:	f3bf 8f4f 	dsb	sy
 800719e:	603b      	str	r3, [r7, #0]
}
 80071a0:	bf00      	nop
 80071a2:	bf00      	nop
 80071a4:	e7fd      	b.n	80071a2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80071a6:	f001 fc57 	bl	8008a58 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80071aa:	4b39      	ldr	r3, [pc, #228]	@ (8007290 <xTaskResumeAll+0x118>)
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	3b01      	subs	r3, #1
 80071b0:	4a37      	ldr	r2, [pc, #220]	@ (8007290 <xTaskResumeAll+0x118>)
 80071b2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80071b4:	4b36      	ldr	r3, [pc, #216]	@ (8007290 <xTaskResumeAll+0x118>)
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	2b00      	cmp	r3, #0
 80071ba:	d162      	bne.n	8007282 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80071bc:	4b35      	ldr	r3, [pc, #212]	@ (8007294 <xTaskResumeAll+0x11c>)
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	2b00      	cmp	r3, #0
 80071c2:	d05e      	beq.n	8007282 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80071c4:	e02f      	b.n	8007226 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80071c6:	4b34      	ldr	r3, [pc, #208]	@ (8007298 <xTaskResumeAll+0x120>)
 80071c8:	68db      	ldr	r3, [r3, #12]
 80071ca:	68db      	ldr	r3, [r3, #12]
 80071cc:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	3318      	adds	r3, #24
 80071d2:	4618      	mov	r0, r3
 80071d4:	f7fe fc50 	bl	8005a78 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	3304      	adds	r3, #4
 80071dc:	4618      	mov	r0, r3
 80071de:	f7fe fc4b 	bl	8005a78 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80071e6:	4b2d      	ldr	r3, [pc, #180]	@ (800729c <xTaskResumeAll+0x124>)
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	429a      	cmp	r2, r3
 80071ec:	d903      	bls.n	80071f6 <xTaskResumeAll+0x7e>
 80071ee:	68fb      	ldr	r3, [r7, #12]
 80071f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80071f2:	4a2a      	ldr	r2, [pc, #168]	@ (800729c <xTaskResumeAll+0x124>)
 80071f4:	6013      	str	r3, [r2, #0]
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80071fa:	4613      	mov	r3, r2
 80071fc:	009b      	lsls	r3, r3, #2
 80071fe:	4413      	add	r3, r2
 8007200:	009b      	lsls	r3, r3, #2
 8007202:	4a27      	ldr	r2, [pc, #156]	@ (80072a0 <xTaskResumeAll+0x128>)
 8007204:	441a      	add	r2, r3
 8007206:	68fb      	ldr	r3, [r7, #12]
 8007208:	3304      	adds	r3, #4
 800720a:	4619      	mov	r1, r3
 800720c:	4610      	mov	r0, r2
 800720e:	f7fe fbd6 	bl	80059be <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007216:	4b23      	ldr	r3, [pc, #140]	@ (80072a4 <xTaskResumeAll+0x12c>)
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800721c:	429a      	cmp	r2, r3
 800721e:	d302      	bcc.n	8007226 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8007220:	4b21      	ldr	r3, [pc, #132]	@ (80072a8 <xTaskResumeAll+0x130>)
 8007222:	2201      	movs	r2, #1
 8007224:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007226:	4b1c      	ldr	r3, [pc, #112]	@ (8007298 <xTaskResumeAll+0x120>)
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	2b00      	cmp	r3, #0
 800722c:	d1cb      	bne.n	80071c6 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800722e:	68fb      	ldr	r3, [r7, #12]
 8007230:	2b00      	cmp	r3, #0
 8007232:	d001      	beq.n	8007238 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007234:	f000 fb66 	bl	8007904 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8007238:	4b1c      	ldr	r3, [pc, #112]	@ (80072ac <xTaskResumeAll+0x134>)
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	2b00      	cmp	r3, #0
 8007242:	d010      	beq.n	8007266 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8007244:	f000 f846 	bl	80072d4 <xTaskIncrementTick>
 8007248:	4603      	mov	r3, r0
 800724a:	2b00      	cmp	r3, #0
 800724c:	d002      	beq.n	8007254 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800724e:	4b16      	ldr	r3, [pc, #88]	@ (80072a8 <xTaskResumeAll+0x130>)
 8007250:	2201      	movs	r2, #1
 8007252:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	3b01      	subs	r3, #1
 8007258:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	2b00      	cmp	r3, #0
 800725e:	d1f1      	bne.n	8007244 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8007260:	4b12      	ldr	r3, [pc, #72]	@ (80072ac <xTaskResumeAll+0x134>)
 8007262:	2200      	movs	r2, #0
 8007264:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8007266:	4b10      	ldr	r3, [pc, #64]	@ (80072a8 <xTaskResumeAll+0x130>)
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	2b00      	cmp	r3, #0
 800726c:	d009      	beq.n	8007282 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800726e:	2301      	movs	r3, #1
 8007270:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8007272:	4b0f      	ldr	r3, [pc, #60]	@ (80072b0 <xTaskResumeAll+0x138>)
 8007274:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007278:	601a      	str	r2, [r3, #0]
 800727a:	f3bf 8f4f 	dsb	sy
 800727e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007282:	f001 fc1b 	bl	8008abc <vPortExitCritical>

	return xAlreadyYielded;
 8007286:	68bb      	ldr	r3, [r7, #8]
}
 8007288:	4618      	mov	r0, r3
 800728a:	3710      	adds	r7, #16
 800728c:	46bd      	mov	sp, r7
 800728e:	bd80      	pop	{r7, pc}
 8007290:	20000ea8 	.word	0x20000ea8
 8007294:	20000e80 	.word	0x20000e80
 8007298:	20000e40 	.word	0x20000e40
 800729c:	20000e88 	.word	0x20000e88
 80072a0:	200009b0 	.word	0x200009b0
 80072a4:	200009ac 	.word	0x200009ac
 80072a8:	20000e94 	.word	0x20000e94
 80072ac:	20000e90 	.word	0x20000e90
 80072b0:	e000ed04 	.word	0xe000ed04

080072b4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80072b4:	b480      	push	{r7}
 80072b6:	b083      	sub	sp, #12
 80072b8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80072ba:	4b05      	ldr	r3, [pc, #20]	@ (80072d0 <xTaskGetTickCount+0x1c>)
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80072c0:	687b      	ldr	r3, [r7, #4]
}
 80072c2:	4618      	mov	r0, r3
 80072c4:	370c      	adds	r7, #12
 80072c6:	46bd      	mov	sp, r7
 80072c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072cc:	4770      	bx	lr
 80072ce:	bf00      	nop
 80072d0:	20000e84 	.word	0x20000e84

080072d4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80072d4:	b580      	push	{r7, lr}
 80072d6:	b086      	sub	sp, #24
 80072d8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80072da:	2300      	movs	r3, #0
 80072dc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80072de:	4b4f      	ldr	r3, [pc, #316]	@ (800741c <xTaskIncrementTick+0x148>)
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	2b00      	cmp	r3, #0
 80072e4:	f040 8090 	bne.w	8007408 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80072e8:	4b4d      	ldr	r3, [pc, #308]	@ (8007420 <xTaskIncrementTick+0x14c>)
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	3301      	adds	r3, #1
 80072ee:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80072f0:	4a4b      	ldr	r2, [pc, #300]	@ (8007420 <xTaskIncrementTick+0x14c>)
 80072f2:	693b      	ldr	r3, [r7, #16]
 80072f4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80072f6:	693b      	ldr	r3, [r7, #16]
 80072f8:	2b00      	cmp	r3, #0
 80072fa:	d121      	bne.n	8007340 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80072fc:	4b49      	ldr	r3, [pc, #292]	@ (8007424 <xTaskIncrementTick+0x150>)
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	2b00      	cmp	r3, #0
 8007304:	d00b      	beq.n	800731e <xTaskIncrementTick+0x4a>
	__asm volatile
 8007306:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800730a:	f383 8811 	msr	BASEPRI, r3
 800730e:	f3bf 8f6f 	isb	sy
 8007312:	f3bf 8f4f 	dsb	sy
 8007316:	603b      	str	r3, [r7, #0]
}
 8007318:	bf00      	nop
 800731a:	bf00      	nop
 800731c:	e7fd      	b.n	800731a <xTaskIncrementTick+0x46>
 800731e:	4b41      	ldr	r3, [pc, #260]	@ (8007424 <xTaskIncrementTick+0x150>)
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	60fb      	str	r3, [r7, #12]
 8007324:	4b40      	ldr	r3, [pc, #256]	@ (8007428 <xTaskIncrementTick+0x154>)
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	4a3e      	ldr	r2, [pc, #248]	@ (8007424 <xTaskIncrementTick+0x150>)
 800732a:	6013      	str	r3, [r2, #0]
 800732c:	4a3e      	ldr	r2, [pc, #248]	@ (8007428 <xTaskIncrementTick+0x154>)
 800732e:	68fb      	ldr	r3, [r7, #12]
 8007330:	6013      	str	r3, [r2, #0]
 8007332:	4b3e      	ldr	r3, [pc, #248]	@ (800742c <xTaskIncrementTick+0x158>)
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	3301      	adds	r3, #1
 8007338:	4a3c      	ldr	r2, [pc, #240]	@ (800742c <xTaskIncrementTick+0x158>)
 800733a:	6013      	str	r3, [r2, #0]
 800733c:	f000 fae2 	bl	8007904 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007340:	4b3b      	ldr	r3, [pc, #236]	@ (8007430 <xTaskIncrementTick+0x15c>)
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	693a      	ldr	r2, [r7, #16]
 8007346:	429a      	cmp	r2, r3
 8007348:	d349      	bcc.n	80073de <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800734a:	4b36      	ldr	r3, [pc, #216]	@ (8007424 <xTaskIncrementTick+0x150>)
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	2b00      	cmp	r3, #0
 8007352:	d104      	bne.n	800735e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007354:	4b36      	ldr	r3, [pc, #216]	@ (8007430 <xTaskIncrementTick+0x15c>)
 8007356:	f04f 32ff 	mov.w	r2, #4294967295
 800735a:	601a      	str	r2, [r3, #0]
					break;
 800735c:	e03f      	b.n	80073de <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800735e:	4b31      	ldr	r3, [pc, #196]	@ (8007424 <xTaskIncrementTick+0x150>)
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	68db      	ldr	r3, [r3, #12]
 8007364:	68db      	ldr	r3, [r3, #12]
 8007366:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007368:	68bb      	ldr	r3, [r7, #8]
 800736a:	685b      	ldr	r3, [r3, #4]
 800736c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800736e:	693a      	ldr	r2, [r7, #16]
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	429a      	cmp	r2, r3
 8007374:	d203      	bcs.n	800737e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8007376:	4a2e      	ldr	r2, [pc, #184]	@ (8007430 <xTaskIncrementTick+0x15c>)
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800737c:	e02f      	b.n	80073de <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800737e:	68bb      	ldr	r3, [r7, #8]
 8007380:	3304      	adds	r3, #4
 8007382:	4618      	mov	r0, r3
 8007384:	f7fe fb78 	bl	8005a78 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007388:	68bb      	ldr	r3, [r7, #8]
 800738a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800738c:	2b00      	cmp	r3, #0
 800738e:	d004      	beq.n	800739a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007390:	68bb      	ldr	r3, [r7, #8]
 8007392:	3318      	adds	r3, #24
 8007394:	4618      	mov	r0, r3
 8007396:	f7fe fb6f 	bl	8005a78 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800739a:	68bb      	ldr	r3, [r7, #8]
 800739c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800739e:	4b25      	ldr	r3, [pc, #148]	@ (8007434 <xTaskIncrementTick+0x160>)
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	429a      	cmp	r2, r3
 80073a4:	d903      	bls.n	80073ae <xTaskIncrementTick+0xda>
 80073a6:	68bb      	ldr	r3, [r7, #8]
 80073a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80073aa:	4a22      	ldr	r2, [pc, #136]	@ (8007434 <xTaskIncrementTick+0x160>)
 80073ac:	6013      	str	r3, [r2, #0]
 80073ae:	68bb      	ldr	r3, [r7, #8]
 80073b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80073b2:	4613      	mov	r3, r2
 80073b4:	009b      	lsls	r3, r3, #2
 80073b6:	4413      	add	r3, r2
 80073b8:	009b      	lsls	r3, r3, #2
 80073ba:	4a1f      	ldr	r2, [pc, #124]	@ (8007438 <xTaskIncrementTick+0x164>)
 80073bc:	441a      	add	r2, r3
 80073be:	68bb      	ldr	r3, [r7, #8]
 80073c0:	3304      	adds	r3, #4
 80073c2:	4619      	mov	r1, r3
 80073c4:	4610      	mov	r0, r2
 80073c6:	f7fe fafa 	bl	80059be <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80073ca:	68bb      	ldr	r3, [r7, #8]
 80073cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80073ce:	4b1b      	ldr	r3, [pc, #108]	@ (800743c <xTaskIncrementTick+0x168>)
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80073d4:	429a      	cmp	r2, r3
 80073d6:	d3b8      	bcc.n	800734a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80073d8:	2301      	movs	r3, #1
 80073da:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80073dc:	e7b5      	b.n	800734a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80073de:	4b17      	ldr	r3, [pc, #92]	@ (800743c <xTaskIncrementTick+0x168>)
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80073e4:	4914      	ldr	r1, [pc, #80]	@ (8007438 <xTaskIncrementTick+0x164>)
 80073e6:	4613      	mov	r3, r2
 80073e8:	009b      	lsls	r3, r3, #2
 80073ea:	4413      	add	r3, r2
 80073ec:	009b      	lsls	r3, r3, #2
 80073ee:	440b      	add	r3, r1
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	2b01      	cmp	r3, #1
 80073f4:	d901      	bls.n	80073fa <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 80073f6:	2301      	movs	r3, #1
 80073f8:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80073fa:	4b11      	ldr	r3, [pc, #68]	@ (8007440 <xTaskIncrementTick+0x16c>)
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	2b00      	cmp	r3, #0
 8007400:	d007      	beq.n	8007412 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8007402:	2301      	movs	r3, #1
 8007404:	617b      	str	r3, [r7, #20]
 8007406:	e004      	b.n	8007412 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8007408:	4b0e      	ldr	r3, [pc, #56]	@ (8007444 <xTaskIncrementTick+0x170>)
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	3301      	adds	r3, #1
 800740e:	4a0d      	ldr	r2, [pc, #52]	@ (8007444 <xTaskIncrementTick+0x170>)
 8007410:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8007412:	697b      	ldr	r3, [r7, #20]
}
 8007414:	4618      	mov	r0, r3
 8007416:	3718      	adds	r7, #24
 8007418:	46bd      	mov	sp, r7
 800741a:	bd80      	pop	{r7, pc}
 800741c:	20000ea8 	.word	0x20000ea8
 8007420:	20000e84 	.word	0x20000e84
 8007424:	20000e38 	.word	0x20000e38
 8007428:	20000e3c 	.word	0x20000e3c
 800742c:	20000e98 	.word	0x20000e98
 8007430:	20000ea0 	.word	0x20000ea0
 8007434:	20000e88 	.word	0x20000e88
 8007438:	200009b0 	.word	0x200009b0
 800743c:	200009ac 	.word	0x200009ac
 8007440:	20000e94 	.word	0x20000e94
 8007444:	20000e90 	.word	0x20000e90

08007448 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007448:	b480      	push	{r7}
 800744a:	b085      	sub	sp, #20
 800744c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800744e:	4b2b      	ldr	r3, [pc, #172]	@ (80074fc <vTaskSwitchContext+0xb4>)
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	2b00      	cmp	r3, #0
 8007454:	d003      	beq.n	800745e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8007456:	4b2a      	ldr	r3, [pc, #168]	@ (8007500 <vTaskSwitchContext+0xb8>)
 8007458:	2201      	movs	r2, #1
 800745a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800745c:	e047      	b.n	80074ee <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800745e:	4b28      	ldr	r3, [pc, #160]	@ (8007500 <vTaskSwitchContext+0xb8>)
 8007460:	2200      	movs	r2, #0
 8007462:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007464:	4b27      	ldr	r3, [pc, #156]	@ (8007504 <vTaskSwitchContext+0xbc>)
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	60fb      	str	r3, [r7, #12]
 800746a:	e011      	b.n	8007490 <vTaskSwitchContext+0x48>
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	2b00      	cmp	r3, #0
 8007470:	d10b      	bne.n	800748a <vTaskSwitchContext+0x42>
	__asm volatile
 8007472:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007476:	f383 8811 	msr	BASEPRI, r3
 800747a:	f3bf 8f6f 	isb	sy
 800747e:	f3bf 8f4f 	dsb	sy
 8007482:	607b      	str	r3, [r7, #4]
}
 8007484:	bf00      	nop
 8007486:	bf00      	nop
 8007488:	e7fd      	b.n	8007486 <vTaskSwitchContext+0x3e>
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	3b01      	subs	r3, #1
 800748e:	60fb      	str	r3, [r7, #12]
 8007490:	491d      	ldr	r1, [pc, #116]	@ (8007508 <vTaskSwitchContext+0xc0>)
 8007492:	68fa      	ldr	r2, [r7, #12]
 8007494:	4613      	mov	r3, r2
 8007496:	009b      	lsls	r3, r3, #2
 8007498:	4413      	add	r3, r2
 800749a:	009b      	lsls	r3, r3, #2
 800749c:	440b      	add	r3, r1
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	2b00      	cmp	r3, #0
 80074a2:	d0e3      	beq.n	800746c <vTaskSwitchContext+0x24>
 80074a4:	68fa      	ldr	r2, [r7, #12]
 80074a6:	4613      	mov	r3, r2
 80074a8:	009b      	lsls	r3, r3, #2
 80074aa:	4413      	add	r3, r2
 80074ac:	009b      	lsls	r3, r3, #2
 80074ae:	4a16      	ldr	r2, [pc, #88]	@ (8007508 <vTaskSwitchContext+0xc0>)
 80074b0:	4413      	add	r3, r2
 80074b2:	60bb      	str	r3, [r7, #8]
 80074b4:	68bb      	ldr	r3, [r7, #8]
 80074b6:	685b      	ldr	r3, [r3, #4]
 80074b8:	685a      	ldr	r2, [r3, #4]
 80074ba:	68bb      	ldr	r3, [r7, #8]
 80074bc:	605a      	str	r2, [r3, #4]
 80074be:	68bb      	ldr	r3, [r7, #8]
 80074c0:	685a      	ldr	r2, [r3, #4]
 80074c2:	68bb      	ldr	r3, [r7, #8]
 80074c4:	3308      	adds	r3, #8
 80074c6:	429a      	cmp	r2, r3
 80074c8:	d104      	bne.n	80074d4 <vTaskSwitchContext+0x8c>
 80074ca:	68bb      	ldr	r3, [r7, #8]
 80074cc:	685b      	ldr	r3, [r3, #4]
 80074ce:	685a      	ldr	r2, [r3, #4]
 80074d0:	68bb      	ldr	r3, [r7, #8]
 80074d2:	605a      	str	r2, [r3, #4]
 80074d4:	68bb      	ldr	r3, [r7, #8]
 80074d6:	685b      	ldr	r3, [r3, #4]
 80074d8:	68db      	ldr	r3, [r3, #12]
 80074da:	4a0c      	ldr	r2, [pc, #48]	@ (800750c <vTaskSwitchContext+0xc4>)
 80074dc:	6013      	str	r3, [r2, #0]
 80074de:	4a09      	ldr	r2, [pc, #36]	@ (8007504 <vTaskSwitchContext+0xbc>)
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80074e4:	4b09      	ldr	r3, [pc, #36]	@ (800750c <vTaskSwitchContext+0xc4>)
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	3354      	adds	r3, #84	@ 0x54
 80074ea:	4a09      	ldr	r2, [pc, #36]	@ (8007510 <vTaskSwitchContext+0xc8>)
 80074ec:	6013      	str	r3, [r2, #0]
}
 80074ee:	bf00      	nop
 80074f0:	3714      	adds	r7, #20
 80074f2:	46bd      	mov	sp, r7
 80074f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074f8:	4770      	bx	lr
 80074fa:	bf00      	nop
 80074fc:	20000ea8 	.word	0x20000ea8
 8007500:	20000e94 	.word	0x20000e94
 8007504:	20000e88 	.word	0x20000e88
 8007508:	200009b0 	.word	0x200009b0
 800750c:	200009ac 	.word	0x200009ac
 8007510:	20000028 	.word	0x20000028

08007514 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8007514:	b580      	push	{r7, lr}
 8007516:	b084      	sub	sp, #16
 8007518:	af00      	add	r7, sp, #0
 800751a:	6078      	str	r0, [r7, #4]
 800751c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	2b00      	cmp	r3, #0
 8007522:	d10b      	bne.n	800753c <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8007524:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007528:	f383 8811 	msr	BASEPRI, r3
 800752c:	f3bf 8f6f 	isb	sy
 8007530:	f3bf 8f4f 	dsb	sy
 8007534:	60fb      	str	r3, [r7, #12]
}
 8007536:	bf00      	nop
 8007538:	bf00      	nop
 800753a:	e7fd      	b.n	8007538 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800753c:	4b07      	ldr	r3, [pc, #28]	@ (800755c <vTaskPlaceOnEventList+0x48>)
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	3318      	adds	r3, #24
 8007542:	4619      	mov	r1, r3
 8007544:	6878      	ldr	r0, [r7, #4]
 8007546:	f7fe fa5e 	bl	8005a06 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800754a:	2101      	movs	r1, #1
 800754c:	6838      	ldr	r0, [r7, #0]
 800754e:	f000 fcb9 	bl	8007ec4 <prvAddCurrentTaskToDelayedList>
}
 8007552:	bf00      	nop
 8007554:	3710      	adds	r7, #16
 8007556:	46bd      	mov	sp, r7
 8007558:	bd80      	pop	{r7, pc}
 800755a:	bf00      	nop
 800755c:	200009ac 	.word	0x200009ac

08007560 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007560:	b580      	push	{r7, lr}
 8007562:	b086      	sub	sp, #24
 8007564:	af00      	add	r7, sp, #0
 8007566:	60f8      	str	r0, [r7, #12]
 8007568:	60b9      	str	r1, [r7, #8]
 800756a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	2b00      	cmp	r3, #0
 8007570:	d10b      	bne.n	800758a <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8007572:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007576:	f383 8811 	msr	BASEPRI, r3
 800757a:	f3bf 8f6f 	isb	sy
 800757e:	f3bf 8f4f 	dsb	sy
 8007582:	617b      	str	r3, [r7, #20]
}
 8007584:	bf00      	nop
 8007586:	bf00      	nop
 8007588:	e7fd      	b.n	8007586 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800758a:	4b0a      	ldr	r3, [pc, #40]	@ (80075b4 <vTaskPlaceOnEventListRestricted+0x54>)
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	3318      	adds	r3, #24
 8007590:	4619      	mov	r1, r3
 8007592:	68f8      	ldr	r0, [r7, #12]
 8007594:	f7fe fa13 	bl	80059be <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	2b00      	cmp	r3, #0
 800759c:	d002      	beq.n	80075a4 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800759e:	f04f 33ff 	mov.w	r3, #4294967295
 80075a2:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80075a4:	6879      	ldr	r1, [r7, #4]
 80075a6:	68b8      	ldr	r0, [r7, #8]
 80075a8:	f000 fc8c 	bl	8007ec4 <prvAddCurrentTaskToDelayedList>
	}
 80075ac:	bf00      	nop
 80075ae:	3718      	adds	r7, #24
 80075b0:	46bd      	mov	sp, r7
 80075b2:	bd80      	pop	{r7, pc}
 80075b4:	200009ac 	.word	0x200009ac

080075b8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80075b8:	b580      	push	{r7, lr}
 80075ba:	b086      	sub	sp, #24
 80075bc:	af00      	add	r7, sp, #0
 80075be:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	68db      	ldr	r3, [r3, #12]
 80075c4:	68db      	ldr	r3, [r3, #12]
 80075c6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80075c8:	693b      	ldr	r3, [r7, #16]
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	d10b      	bne.n	80075e6 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80075ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075d2:	f383 8811 	msr	BASEPRI, r3
 80075d6:	f3bf 8f6f 	isb	sy
 80075da:	f3bf 8f4f 	dsb	sy
 80075de:	60fb      	str	r3, [r7, #12]
}
 80075e0:	bf00      	nop
 80075e2:	bf00      	nop
 80075e4:	e7fd      	b.n	80075e2 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80075e6:	693b      	ldr	r3, [r7, #16]
 80075e8:	3318      	adds	r3, #24
 80075ea:	4618      	mov	r0, r3
 80075ec:	f7fe fa44 	bl	8005a78 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80075f0:	4b1d      	ldr	r3, [pc, #116]	@ (8007668 <xTaskRemoveFromEventList+0xb0>)
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	2b00      	cmp	r3, #0
 80075f6:	d11d      	bne.n	8007634 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80075f8:	693b      	ldr	r3, [r7, #16]
 80075fa:	3304      	adds	r3, #4
 80075fc:	4618      	mov	r0, r3
 80075fe:	f7fe fa3b 	bl	8005a78 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8007602:	693b      	ldr	r3, [r7, #16]
 8007604:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007606:	4b19      	ldr	r3, [pc, #100]	@ (800766c <xTaskRemoveFromEventList+0xb4>)
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	429a      	cmp	r2, r3
 800760c:	d903      	bls.n	8007616 <xTaskRemoveFromEventList+0x5e>
 800760e:	693b      	ldr	r3, [r7, #16]
 8007610:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007612:	4a16      	ldr	r2, [pc, #88]	@ (800766c <xTaskRemoveFromEventList+0xb4>)
 8007614:	6013      	str	r3, [r2, #0]
 8007616:	693b      	ldr	r3, [r7, #16]
 8007618:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800761a:	4613      	mov	r3, r2
 800761c:	009b      	lsls	r3, r3, #2
 800761e:	4413      	add	r3, r2
 8007620:	009b      	lsls	r3, r3, #2
 8007622:	4a13      	ldr	r2, [pc, #76]	@ (8007670 <xTaskRemoveFromEventList+0xb8>)
 8007624:	441a      	add	r2, r3
 8007626:	693b      	ldr	r3, [r7, #16]
 8007628:	3304      	adds	r3, #4
 800762a:	4619      	mov	r1, r3
 800762c:	4610      	mov	r0, r2
 800762e:	f7fe f9c6 	bl	80059be <vListInsertEnd>
 8007632:	e005      	b.n	8007640 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8007634:	693b      	ldr	r3, [r7, #16]
 8007636:	3318      	adds	r3, #24
 8007638:	4619      	mov	r1, r3
 800763a:	480e      	ldr	r0, [pc, #56]	@ (8007674 <xTaskRemoveFromEventList+0xbc>)
 800763c:	f7fe f9bf 	bl	80059be <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007640:	693b      	ldr	r3, [r7, #16]
 8007642:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007644:	4b0c      	ldr	r3, [pc, #48]	@ (8007678 <xTaskRemoveFromEventList+0xc0>)
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800764a:	429a      	cmp	r2, r3
 800764c:	d905      	bls.n	800765a <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800764e:	2301      	movs	r3, #1
 8007650:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8007652:	4b0a      	ldr	r3, [pc, #40]	@ (800767c <xTaskRemoveFromEventList+0xc4>)
 8007654:	2201      	movs	r2, #1
 8007656:	601a      	str	r2, [r3, #0]
 8007658:	e001      	b.n	800765e <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800765a:	2300      	movs	r3, #0
 800765c:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800765e:	697b      	ldr	r3, [r7, #20]
}
 8007660:	4618      	mov	r0, r3
 8007662:	3718      	adds	r7, #24
 8007664:	46bd      	mov	sp, r7
 8007666:	bd80      	pop	{r7, pc}
 8007668:	20000ea8 	.word	0x20000ea8
 800766c:	20000e88 	.word	0x20000e88
 8007670:	200009b0 	.word	0x200009b0
 8007674:	20000e40 	.word	0x20000e40
 8007678:	200009ac 	.word	0x200009ac
 800767c:	20000e94 	.word	0x20000e94

08007680 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8007680:	b480      	push	{r7}
 8007682:	b083      	sub	sp, #12
 8007684:	af00      	add	r7, sp, #0
 8007686:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8007688:	4b06      	ldr	r3, [pc, #24]	@ (80076a4 <vTaskInternalSetTimeOutState+0x24>)
 800768a:	681a      	ldr	r2, [r3, #0]
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8007690:	4b05      	ldr	r3, [pc, #20]	@ (80076a8 <vTaskInternalSetTimeOutState+0x28>)
 8007692:	681a      	ldr	r2, [r3, #0]
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	605a      	str	r2, [r3, #4]
}
 8007698:	bf00      	nop
 800769a:	370c      	adds	r7, #12
 800769c:	46bd      	mov	sp, r7
 800769e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076a2:	4770      	bx	lr
 80076a4:	20000e98 	.word	0x20000e98
 80076a8:	20000e84 	.word	0x20000e84

080076ac <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80076ac:	b580      	push	{r7, lr}
 80076ae:	b088      	sub	sp, #32
 80076b0:	af00      	add	r7, sp, #0
 80076b2:	6078      	str	r0, [r7, #4]
 80076b4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	2b00      	cmp	r3, #0
 80076ba:	d10b      	bne.n	80076d4 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80076bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076c0:	f383 8811 	msr	BASEPRI, r3
 80076c4:	f3bf 8f6f 	isb	sy
 80076c8:	f3bf 8f4f 	dsb	sy
 80076cc:	613b      	str	r3, [r7, #16]
}
 80076ce:	bf00      	nop
 80076d0:	bf00      	nop
 80076d2:	e7fd      	b.n	80076d0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80076d4:	683b      	ldr	r3, [r7, #0]
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	d10b      	bne.n	80076f2 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80076da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076de:	f383 8811 	msr	BASEPRI, r3
 80076e2:	f3bf 8f6f 	isb	sy
 80076e6:	f3bf 8f4f 	dsb	sy
 80076ea:	60fb      	str	r3, [r7, #12]
}
 80076ec:	bf00      	nop
 80076ee:	bf00      	nop
 80076f0:	e7fd      	b.n	80076ee <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 80076f2:	f001 f9b1 	bl	8008a58 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80076f6:	4b1d      	ldr	r3, [pc, #116]	@ (800776c <xTaskCheckForTimeOut+0xc0>)
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	685b      	ldr	r3, [r3, #4]
 8007700:	69ba      	ldr	r2, [r7, #24]
 8007702:	1ad3      	subs	r3, r2, r3
 8007704:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8007706:	683b      	ldr	r3, [r7, #0]
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800770e:	d102      	bne.n	8007716 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8007710:	2300      	movs	r3, #0
 8007712:	61fb      	str	r3, [r7, #28]
 8007714:	e023      	b.n	800775e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	681a      	ldr	r2, [r3, #0]
 800771a:	4b15      	ldr	r3, [pc, #84]	@ (8007770 <xTaskCheckForTimeOut+0xc4>)
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	429a      	cmp	r2, r3
 8007720:	d007      	beq.n	8007732 <xTaskCheckForTimeOut+0x86>
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	685b      	ldr	r3, [r3, #4]
 8007726:	69ba      	ldr	r2, [r7, #24]
 8007728:	429a      	cmp	r2, r3
 800772a:	d302      	bcc.n	8007732 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800772c:	2301      	movs	r3, #1
 800772e:	61fb      	str	r3, [r7, #28]
 8007730:	e015      	b.n	800775e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8007732:	683b      	ldr	r3, [r7, #0]
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	697a      	ldr	r2, [r7, #20]
 8007738:	429a      	cmp	r2, r3
 800773a:	d20b      	bcs.n	8007754 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800773c:	683b      	ldr	r3, [r7, #0]
 800773e:	681a      	ldr	r2, [r3, #0]
 8007740:	697b      	ldr	r3, [r7, #20]
 8007742:	1ad2      	subs	r2, r2, r3
 8007744:	683b      	ldr	r3, [r7, #0]
 8007746:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8007748:	6878      	ldr	r0, [r7, #4]
 800774a:	f7ff ff99 	bl	8007680 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800774e:	2300      	movs	r3, #0
 8007750:	61fb      	str	r3, [r7, #28]
 8007752:	e004      	b.n	800775e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8007754:	683b      	ldr	r3, [r7, #0]
 8007756:	2200      	movs	r2, #0
 8007758:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800775a:	2301      	movs	r3, #1
 800775c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800775e:	f001 f9ad 	bl	8008abc <vPortExitCritical>

	return xReturn;
 8007762:	69fb      	ldr	r3, [r7, #28]
}
 8007764:	4618      	mov	r0, r3
 8007766:	3720      	adds	r7, #32
 8007768:	46bd      	mov	sp, r7
 800776a:	bd80      	pop	{r7, pc}
 800776c:	20000e84 	.word	0x20000e84
 8007770:	20000e98 	.word	0x20000e98

08007774 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8007774:	b480      	push	{r7}
 8007776:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8007778:	4b03      	ldr	r3, [pc, #12]	@ (8007788 <vTaskMissedYield+0x14>)
 800777a:	2201      	movs	r2, #1
 800777c:	601a      	str	r2, [r3, #0]
}
 800777e:	bf00      	nop
 8007780:	46bd      	mov	sp, r7
 8007782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007786:	4770      	bx	lr
 8007788:	20000e94 	.word	0x20000e94

0800778c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800778c:	b580      	push	{r7, lr}
 800778e:	b082      	sub	sp, #8
 8007790:	af00      	add	r7, sp, #0
 8007792:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007794:	f000 f852 	bl	800783c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007798:	4b06      	ldr	r3, [pc, #24]	@ (80077b4 <prvIdleTask+0x28>)
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	2b01      	cmp	r3, #1
 800779e:	d9f9      	bls.n	8007794 <prvIdleTask+0x8>
			{
				taskYIELD();
 80077a0:	4b05      	ldr	r3, [pc, #20]	@ (80077b8 <prvIdleTask+0x2c>)
 80077a2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80077a6:	601a      	str	r2, [r3, #0]
 80077a8:	f3bf 8f4f 	dsb	sy
 80077ac:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80077b0:	e7f0      	b.n	8007794 <prvIdleTask+0x8>
 80077b2:	bf00      	nop
 80077b4:	200009b0 	.word	0x200009b0
 80077b8:	e000ed04 	.word	0xe000ed04

080077bc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80077bc:	b580      	push	{r7, lr}
 80077be:	b082      	sub	sp, #8
 80077c0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80077c2:	2300      	movs	r3, #0
 80077c4:	607b      	str	r3, [r7, #4]
 80077c6:	e00c      	b.n	80077e2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80077c8:	687a      	ldr	r2, [r7, #4]
 80077ca:	4613      	mov	r3, r2
 80077cc:	009b      	lsls	r3, r3, #2
 80077ce:	4413      	add	r3, r2
 80077d0:	009b      	lsls	r3, r3, #2
 80077d2:	4a12      	ldr	r2, [pc, #72]	@ (800781c <prvInitialiseTaskLists+0x60>)
 80077d4:	4413      	add	r3, r2
 80077d6:	4618      	mov	r0, r3
 80077d8:	f7fe f8c4 	bl	8005964 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	3301      	adds	r3, #1
 80077e0:	607b      	str	r3, [r7, #4]
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	2b37      	cmp	r3, #55	@ 0x37
 80077e6:	d9ef      	bls.n	80077c8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80077e8:	480d      	ldr	r0, [pc, #52]	@ (8007820 <prvInitialiseTaskLists+0x64>)
 80077ea:	f7fe f8bb 	bl	8005964 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80077ee:	480d      	ldr	r0, [pc, #52]	@ (8007824 <prvInitialiseTaskLists+0x68>)
 80077f0:	f7fe f8b8 	bl	8005964 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80077f4:	480c      	ldr	r0, [pc, #48]	@ (8007828 <prvInitialiseTaskLists+0x6c>)
 80077f6:	f7fe f8b5 	bl	8005964 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80077fa:	480c      	ldr	r0, [pc, #48]	@ (800782c <prvInitialiseTaskLists+0x70>)
 80077fc:	f7fe f8b2 	bl	8005964 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007800:	480b      	ldr	r0, [pc, #44]	@ (8007830 <prvInitialiseTaskLists+0x74>)
 8007802:	f7fe f8af 	bl	8005964 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8007806:	4b0b      	ldr	r3, [pc, #44]	@ (8007834 <prvInitialiseTaskLists+0x78>)
 8007808:	4a05      	ldr	r2, [pc, #20]	@ (8007820 <prvInitialiseTaskLists+0x64>)
 800780a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800780c:	4b0a      	ldr	r3, [pc, #40]	@ (8007838 <prvInitialiseTaskLists+0x7c>)
 800780e:	4a05      	ldr	r2, [pc, #20]	@ (8007824 <prvInitialiseTaskLists+0x68>)
 8007810:	601a      	str	r2, [r3, #0]
}
 8007812:	bf00      	nop
 8007814:	3708      	adds	r7, #8
 8007816:	46bd      	mov	sp, r7
 8007818:	bd80      	pop	{r7, pc}
 800781a:	bf00      	nop
 800781c:	200009b0 	.word	0x200009b0
 8007820:	20000e10 	.word	0x20000e10
 8007824:	20000e24 	.word	0x20000e24
 8007828:	20000e40 	.word	0x20000e40
 800782c:	20000e54 	.word	0x20000e54
 8007830:	20000e6c 	.word	0x20000e6c
 8007834:	20000e38 	.word	0x20000e38
 8007838:	20000e3c 	.word	0x20000e3c

0800783c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800783c:	b580      	push	{r7, lr}
 800783e:	b082      	sub	sp, #8
 8007840:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007842:	e019      	b.n	8007878 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8007844:	f001 f908 	bl	8008a58 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007848:	4b10      	ldr	r3, [pc, #64]	@ (800788c <prvCheckTasksWaitingTermination+0x50>)
 800784a:	68db      	ldr	r3, [r3, #12]
 800784c:	68db      	ldr	r3, [r3, #12]
 800784e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	3304      	adds	r3, #4
 8007854:	4618      	mov	r0, r3
 8007856:	f7fe f90f 	bl	8005a78 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800785a:	4b0d      	ldr	r3, [pc, #52]	@ (8007890 <prvCheckTasksWaitingTermination+0x54>)
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	3b01      	subs	r3, #1
 8007860:	4a0b      	ldr	r2, [pc, #44]	@ (8007890 <prvCheckTasksWaitingTermination+0x54>)
 8007862:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007864:	4b0b      	ldr	r3, [pc, #44]	@ (8007894 <prvCheckTasksWaitingTermination+0x58>)
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	3b01      	subs	r3, #1
 800786a:	4a0a      	ldr	r2, [pc, #40]	@ (8007894 <prvCheckTasksWaitingTermination+0x58>)
 800786c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800786e:	f001 f925 	bl	8008abc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8007872:	6878      	ldr	r0, [r7, #4]
 8007874:	f000 f810 	bl	8007898 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007878:	4b06      	ldr	r3, [pc, #24]	@ (8007894 <prvCheckTasksWaitingTermination+0x58>)
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	2b00      	cmp	r3, #0
 800787e:	d1e1      	bne.n	8007844 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007880:	bf00      	nop
 8007882:	bf00      	nop
 8007884:	3708      	adds	r7, #8
 8007886:	46bd      	mov	sp, r7
 8007888:	bd80      	pop	{r7, pc}
 800788a:	bf00      	nop
 800788c:	20000e54 	.word	0x20000e54
 8007890:	20000e80 	.word	0x20000e80
 8007894:	20000e68 	.word	0x20000e68

08007898 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8007898:	b580      	push	{r7, lr}
 800789a:	b084      	sub	sp, #16
 800789c:	af00      	add	r7, sp, #0
 800789e:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	3354      	adds	r3, #84	@ 0x54
 80078a4:	4618      	mov	r0, r3
 80078a6:	f001 fbef 	bl	8009088 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80078b0:	2b00      	cmp	r3, #0
 80078b2:	d108      	bne.n	80078c6 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80078b8:	4618      	mov	r0, r3
 80078ba:	f001 fabd 	bl	8008e38 <vPortFree>
				vPortFree( pxTCB );
 80078be:	6878      	ldr	r0, [r7, #4]
 80078c0:	f001 faba 	bl	8008e38 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80078c4:	e019      	b.n	80078fa <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80078cc:	2b01      	cmp	r3, #1
 80078ce:	d103      	bne.n	80078d8 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80078d0:	6878      	ldr	r0, [r7, #4]
 80078d2:	f001 fab1 	bl	8008e38 <vPortFree>
	}
 80078d6:	e010      	b.n	80078fa <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80078de:	2b02      	cmp	r3, #2
 80078e0:	d00b      	beq.n	80078fa <prvDeleteTCB+0x62>
	__asm volatile
 80078e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078e6:	f383 8811 	msr	BASEPRI, r3
 80078ea:	f3bf 8f6f 	isb	sy
 80078ee:	f3bf 8f4f 	dsb	sy
 80078f2:	60fb      	str	r3, [r7, #12]
}
 80078f4:	bf00      	nop
 80078f6:	bf00      	nop
 80078f8:	e7fd      	b.n	80078f6 <prvDeleteTCB+0x5e>
	}
 80078fa:	bf00      	nop
 80078fc:	3710      	adds	r7, #16
 80078fe:	46bd      	mov	sp, r7
 8007900:	bd80      	pop	{r7, pc}
	...

08007904 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007904:	b480      	push	{r7}
 8007906:	b083      	sub	sp, #12
 8007908:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800790a:	4b0c      	ldr	r3, [pc, #48]	@ (800793c <prvResetNextTaskUnblockTime+0x38>)
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	2b00      	cmp	r3, #0
 8007912:	d104      	bne.n	800791e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007914:	4b0a      	ldr	r3, [pc, #40]	@ (8007940 <prvResetNextTaskUnblockTime+0x3c>)
 8007916:	f04f 32ff 	mov.w	r2, #4294967295
 800791a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800791c:	e008      	b.n	8007930 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800791e:	4b07      	ldr	r3, [pc, #28]	@ (800793c <prvResetNextTaskUnblockTime+0x38>)
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	68db      	ldr	r3, [r3, #12]
 8007924:	68db      	ldr	r3, [r3, #12]
 8007926:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	685b      	ldr	r3, [r3, #4]
 800792c:	4a04      	ldr	r2, [pc, #16]	@ (8007940 <prvResetNextTaskUnblockTime+0x3c>)
 800792e:	6013      	str	r3, [r2, #0]
}
 8007930:	bf00      	nop
 8007932:	370c      	adds	r7, #12
 8007934:	46bd      	mov	sp, r7
 8007936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800793a:	4770      	bx	lr
 800793c:	20000e38 	.word	0x20000e38
 8007940:	20000ea0 	.word	0x20000ea0

08007944 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8007944:	b480      	push	{r7}
 8007946:	b083      	sub	sp, #12
 8007948:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 800794a:	4b05      	ldr	r3, [pc, #20]	@ (8007960 <xTaskGetCurrentTaskHandle+0x1c>)
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	607b      	str	r3, [r7, #4]

		return xReturn;
 8007950:	687b      	ldr	r3, [r7, #4]
	}
 8007952:	4618      	mov	r0, r3
 8007954:	370c      	adds	r7, #12
 8007956:	46bd      	mov	sp, r7
 8007958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800795c:	4770      	bx	lr
 800795e:	bf00      	nop
 8007960:	200009ac 	.word	0x200009ac

08007964 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8007964:	b480      	push	{r7}
 8007966:	b083      	sub	sp, #12
 8007968:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800796a:	4b0b      	ldr	r3, [pc, #44]	@ (8007998 <xTaskGetSchedulerState+0x34>)
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	2b00      	cmp	r3, #0
 8007970:	d102      	bne.n	8007978 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8007972:	2301      	movs	r3, #1
 8007974:	607b      	str	r3, [r7, #4]
 8007976:	e008      	b.n	800798a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007978:	4b08      	ldr	r3, [pc, #32]	@ (800799c <xTaskGetSchedulerState+0x38>)
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	2b00      	cmp	r3, #0
 800797e:	d102      	bne.n	8007986 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8007980:	2302      	movs	r3, #2
 8007982:	607b      	str	r3, [r7, #4]
 8007984:	e001      	b.n	800798a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8007986:	2300      	movs	r3, #0
 8007988:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800798a:	687b      	ldr	r3, [r7, #4]
	}
 800798c:	4618      	mov	r0, r3
 800798e:	370c      	adds	r7, #12
 8007990:	46bd      	mov	sp, r7
 8007992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007996:	4770      	bx	lr
 8007998:	20000e8c 	.word	0x20000e8c
 800799c:	20000ea8 	.word	0x20000ea8

080079a0 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 80079a0:	b580      	push	{r7, lr}
 80079a2:	b084      	sub	sp, #16
 80079a4:	af00      	add	r7, sp, #0
 80079a6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80079ac:	2300      	movs	r3, #0
 80079ae:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	d051      	beq.n	8007a5a <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80079b6:	68bb      	ldr	r3, [r7, #8]
 80079b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80079ba:	4b2a      	ldr	r3, [pc, #168]	@ (8007a64 <xTaskPriorityInherit+0xc4>)
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80079c0:	429a      	cmp	r2, r3
 80079c2:	d241      	bcs.n	8007a48 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80079c4:	68bb      	ldr	r3, [r7, #8]
 80079c6:	699b      	ldr	r3, [r3, #24]
 80079c8:	2b00      	cmp	r3, #0
 80079ca:	db06      	blt.n	80079da <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80079cc:	4b25      	ldr	r3, [pc, #148]	@ (8007a64 <xTaskPriorityInherit+0xc4>)
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80079d2:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80079d6:	68bb      	ldr	r3, [r7, #8]
 80079d8:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80079da:	68bb      	ldr	r3, [r7, #8]
 80079dc:	6959      	ldr	r1, [r3, #20]
 80079de:	68bb      	ldr	r3, [r7, #8]
 80079e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80079e2:	4613      	mov	r3, r2
 80079e4:	009b      	lsls	r3, r3, #2
 80079e6:	4413      	add	r3, r2
 80079e8:	009b      	lsls	r3, r3, #2
 80079ea:	4a1f      	ldr	r2, [pc, #124]	@ (8007a68 <xTaskPriorityInherit+0xc8>)
 80079ec:	4413      	add	r3, r2
 80079ee:	4299      	cmp	r1, r3
 80079f0:	d122      	bne.n	8007a38 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80079f2:	68bb      	ldr	r3, [r7, #8]
 80079f4:	3304      	adds	r3, #4
 80079f6:	4618      	mov	r0, r3
 80079f8:	f7fe f83e 	bl	8005a78 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80079fc:	4b19      	ldr	r3, [pc, #100]	@ (8007a64 <xTaskPriorityInherit+0xc4>)
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007a02:	68bb      	ldr	r3, [r7, #8]
 8007a04:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8007a06:	68bb      	ldr	r3, [r7, #8]
 8007a08:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007a0a:	4b18      	ldr	r3, [pc, #96]	@ (8007a6c <xTaskPriorityInherit+0xcc>)
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	429a      	cmp	r2, r3
 8007a10:	d903      	bls.n	8007a1a <xTaskPriorityInherit+0x7a>
 8007a12:	68bb      	ldr	r3, [r7, #8]
 8007a14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a16:	4a15      	ldr	r2, [pc, #84]	@ (8007a6c <xTaskPriorityInherit+0xcc>)
 8007a18:	6013      	str	r3, [r2, #0]
 8007a1a:	68bb      	ldr	r3, [r7, #8]
 8007a1c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007a1e:	4613      	mov	r3, r2
 8007a20:	009b      	lsls	r3, r3, #2
 8007a22:	4413      	add	r3, r2
 8007a24:	009b      	lsls	r3, r3, #2
 8007a26:	4a10      	ldr	r2, [pc, #64]	@ (8007a68 <xTaskPriorityInherit+0xc8>)
 8007a28:	441a      	add	r2, r3
 8007a2a:	68bb      	ldr	r3, [r7, #8]
 8007a2c:	3304      	adds	r3, #4
 8007a2e:	4619      	mov	r1, r3
 8007a30:	4610      	mov	r0, r2
 8007a32:	f7fd ffc4 	bl	80059be <vListInsertEnd>
 8007a36:	e004      	b.n	8007a42 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8007a38:	4b0a      	ldr	r3, [pc, #40]	@ (8007a64 <xTaskPriorityInherit+0xc4>)
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007a3e:	68bb      	ldr	r3, [r7, #8]
 8007a40:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8007a42:	2301      	movs	r3, #1
 8007a44:	60fb      	str	r3, [r7, #12]
 8007a46:	e008      	b.n	8007a5a <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8007a48:	68bb      	ldr	r3, [r7, #8]
 8007a4a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007a4c:	4b05      	ldr	r3, [pc, #20]	@ (8007a64 <xTaskPriorityInherit+0xc4>)
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a52:	429a      	cmp	r2, r3
 8007a54:	d201      	bcs.n	8007a5a <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8007a56:	2301      	movs	r3, #1
 8007a58:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007a5a:	68fb      	ldr	r3, [r7, #12]
	}
 8007a5c:	4618      	mov	r0, r3
 8007a5e:	3710      	adds	r7, #16
 8007a60:	46bd      	mov	sp, r7
 8007a62:	bd80      	pop	{r7, pc}
 8007a64:	200009ac 	.word	0x200009ac
 8007a68:	200009b0 	.word	0x200009b0
 8007a6c:	20000e88 	.word	0x20000e88

08007a70 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8007a70:	b580      	push	{r7, lr}
 8007a72:	b086      	sub	sp, #24
 8007a74:	af00      	add	r7, sp, #0
 8007a76:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8007a7c:	2300      	movs	r3, #0
 8007a7e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	2b00      	cmp	r3, #0
 8007a84:	d058      	beq.n	8007b38 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8007a86:	4b2f      	ldr	r3, [pc, #188]	@ (8007b44 <xTaskPriorityDisinherit+0xd4>)
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	693a      	ldr	r2, [r7, #16]
 8007a8c:	429a      	cmp	r2, r3
 8007a8e:	d00b      	beq.n	8007aa8 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8007a90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a94:	f383 8811 	msr	BASEPRI, r3
 8007a98:	f3bf 8f6f 	isb	sy
 8007a9c:	f3bf 8f4f 	dsb	sy
 8007aa0:	60fb      	str	r3, [r7, #12]
}
 8007aa2:	bf00      	nop
 8007aa4:	bf00      	nop
 8007aa6:	e7fd      	b.n	8007aa4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8007aa8:	693b      	ldr	r3, [r7, #16]
 8007aaa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007aac:	2b00      	cmp	r3, #0
 8007aae:	d10b      	bne.n	8007ac8 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8007ab0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ab4:	f383 8811 	msr	BASEPRI, r3
 8007ab8:	f3bf 8f6f 	isb	sy
 8007abc:	f3bf 8f4f 	dsb	sy
 8007ac0:	60bb      	str	r3, [r7, #8]
}
 8007ac2:	bf00      	nop
 8007ac4:	bf00      	nop
 8007ac6:	e7fd      	b.n	8007ac4 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8007ac8:	693b      	ldr	r3, [r7, #16]
 8007aca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007acc:	1e5a      	subs	r2, r3, #1
 8007ace:	693b      	ldr	r3, [r7, #16]
 8007ad0:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8007ad2:	693b      	ldr	r3, [r7, #16]
 8007ad4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007ad6:	693b      	ldr	r3, [r7, #16]
 8007ad8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007ada:	429a      	cmp	r2, r3
 8007adc:	d02c      	beq.n	8007b38 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8007ade:	693b      	ldr	r3, [r7, #16]
 8007ae0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007ae2:	2b00      	cmp	r3, #0
 8007ae4:	d128      	bne.n	8007b38 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007ae6:	693b      	ldr	r3, [r7, #16]
 8007ae8:	3304      	adds	r3, #4
 8007aea:	4618      	mov	r0, r3
 8007aec:	f7fd ffc4 	bl	8005a78 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8007af0:	693b      	ldr	r3, [r7, #16]
 8007af2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007af4:	693b      	ldr	r3, [r7, #16]
 8007af6:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007af8:	693b      	ldr	r3, [r7, #16]
 8007afa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007afc:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8007b00:	693b      	ldr	r3, [r7, #16]
 8007b02:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8007b04:	693b      	ldr	r3, [r7, #16]
 8007b06:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007b08:	4b0f      	ldr	r3, [pc, #60]	@ (8007b48 <xTaskPriorityDisinherit+0xd8>)
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	429a      	cmp	r2, r3
 8007b0e:	d903      	bls.n	8007b18 <xTaskPriorityDisinherit+0xa8>
 8007b10:	693b      	ldr	r3, [r7, #16]
 8007b12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b14:	4a0c      	ldr	r2, [pc, #48]	@ (8007b48 <xTaskPriorityDisinherit+0xd8>)
 8007b16:	6013      	str	r3, [r2, #0]
 8007b18:	693b      	ldr	r3, [r7, #16]
 8007b1a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007b1c:	4613      	mov	r3, r2
 8007b1e:	009b      	lsls	r3, r3, #2
 8007b20:	4413      	add	r3, r2
 8007b22:	009b      	lsls	r3, r3, #2
 8007b24:	4a09      	ldr	r2, [pc, #36]	@ (8007b4c <xTaskPriorityDisinherit+0xdc>)
 8007b26:	441a      	add	r2, r3
 8007b28:	693b      	ldr	r3, [r7, #16]
 8007b2a:	3304      	adds	r3, #4
 8007b2c:	4619      	mov	r1, r3
 8007b2e:	4610      	mov	r0, r2
 8007b30:	f7fd ff45 	bl	80059be <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8007b34:	2301      	movs	r3, #1
 8007b36:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007b38:	697b      	ldr	r3, [r7, #20]
	}
 8007b3a:	4618      	mov	r0, r3
 8007b3c:	3718      	adds	r7, #24
 8007b3e:	46bd      	mov	sp, r7
 8007b40:	bd80      	pop	{r7, pc}
 8007b42:	bf00      	nop
 8007b44:	200009ac 	.word	0x200009ac
 8007b48:	20000e88 	.word	0x20000e88
 8007b4c:	200009b0 	.word	0x200009b0

08007b50 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8007b50:	b580      	push	{r7, lr}
 8007b52:	b088      	sub	sp, #32
 8007b54:	af00      	add	r7, sp, #0
 8007b56:	6078      	str	r0, [r7, #4]
 8007b58:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8007b5e:	2301      	movs	r3, #1
 8007b60:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	2b00      	cmp	r3, #0
 8007b66:	d06c      	beq.n	8007c42 <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8007b68:	69bb      	ldr	r3, [r7, #24]
 8007b6a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007b6c:	2b00      	cmp	r3, #0
 8007b6e:	d10b      	bne.n	8007b88 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8007b70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b74:	f383 8811 	msr	BASEPRI, r3
 8007b78:	f3bf 8f6f 	isb	sy
 8007b7c:	f3bf 8f4f 	dsb	sy
 8007b80:	60fb      	str	r3, [r7, #12]
}
 8007b82:	bf00      	nop
 8007b84:	bf00      	nop
 8007b86:	e7fd      	b.n	8007b84 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8007b88:	69bb      	ldr	r3, [r7, #24]
 8007b8a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007b8c:	683a      	ldr	r2, [r7, #0]
 8007b8e:	429a      	cmp	r2, r3
 8007b90:	d902      	bls.n	8007b98 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8007b92:	683b      	ldr	r3, [r7, #0]
 8007b94:	61fb      	str	r3, [r7, #28]
 8007b96:	e002      	b.n	8007b9e <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8007b98:	69bb      	ldr	r3, [r7, #24]
 8007b9a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007b9c:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8007b9e:	69bb      	ldr	r3, [r7, #24]
 8007ba0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ba2:	69fa      	ldr	r2, [r7, #28]
 8007ba4:	429a      	cmp	r2, r3
 8007ba6:	d04c      	beq.n	8007c42 <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8007ba8:	69bb      	ldr	r3, [r7, #24]
 8007baa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007bac:	697a      	ldr	r2, [r7, #20]
 8007bae:	429a      	cmp	r2, r3
 8007bb0:	d147      	bne.n	8007c42 <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8007bb2:	4b26      	ldr	r3, [pc, #152]	@ (8007c4c <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	69ba      	ldr	r2, [r7, #24]
 8007bb8:	429a      	cmp	r2, r3
 8007bba:	d10b      	bne.n	8007bd4 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8007bbc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007bc0:	f383 8811 	msr	BASEPRI, r3
 8007bc4:	f3bf 8f6f 	isb	sy
 8007bc8:	f3bf 8f4f 	dsb	sy
 8007bcc:	60bb      	str	r3, [r7, #8]
}
 8007bce:	bf00      	nop
 8007bd0:	bf00      	nop
 8007bd2:	e7fd      	b.n	8007bd0 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8007bd4:	69bb      	ldr	r3, [r7, #24]
 8007bd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007bd8:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8007bda:	69bb      	ldr	r3, [r7, #24]
 8007bdc:	69fa      	ldr	r2, [r7, #28]
 8007bde:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8007be0:	69bb      	ldr	r3, [r7, #24]
 8007be2:	699b      	ldr	r3, [r3, #24]
 8007be4:	2b00      	cmp	r3, #0
 8007be6:	db04      	blt.n	8007bf2 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007be8:	69fb      	ldr	r3, [r7, #28]
 8007bea:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8007bee:	69bb      	ldr	r3, [r7, #24]
 8007bf0:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8007bf2:	69bb      	ldr	r3, [r7, #24]
 8007bf4:	6959      	ldr	r1, [r3, #20]
 8007bf6:	693a      	ldr	r2, [r7, #16]
 8007bf8:	4613      	mov	r3, r2
 8007bfa:	009b      	lsls	r3, r3, #2
 8007bfc:	4413      	add	r3, r2
 8007bfe:	009b      	lsls	r3, r3, #2
 8007c00:	4a13      	ldr	r2, [pc, #76]	@ (8007c50 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8007c02:	4413      	add	r3, r2
 8007c04:	4299      	cmp	r1, r3
 8007c06:	d11c      	bne.n	8007c42 <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007c08:	69bb      	ldr	r3, [r7, #24]
 8007c0a:	3304      	adds	r3, #4
 8007c0c:	4618      	mov	r0, r3
 8007c0e:	f7fd ff33 	bl	8005a78 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8007c12:	69bb      	ldr	r3, [r7, #24]
 8007c14:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c16:	4b0f      	ldr	r3, [pc, #60]	@ (8007c54 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	429a      	cmp	r2, r3
 8007c1c:	d903      	bls.n	8007c26 <vTaskPriorityDisinheritAfterTimeout+0xd6>
 8007c1e:	69bb      	ldr	r3, [r7, #24]
 8007c20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c22:	4a0c      	ldr	r2, [pc, #48]	@ (8007c54 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8007c24:	6013      	str	r3, [r2, #0]
 8007c26:	69bb      	ldr	r3, [r7, #24]
 8007c28:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c2a:	4613      	mov	r3, r2
 8007c2c:	009b      	lsls	r3, r3, #2
 8007c2e:	4413      	add	r3, r2
 8007c30:	009b      	lsls	r3, r3, #2
 8007c32:	4a07      	ldr	r2, [pc, #28]	@ (8007c50 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8007c34:	441a      	add	r2, r3
 8007c36:	69bb      	ldr	r3, [r7, #24]
 8007c38:	3304      	adds	r3, #4
 8007c3a:	4619      	mov	r1, r3
 8007c3c:	4610      	mov	r0, r2
 8007c3e:	f7fd febe 	bl	80059be <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007c42:	bf00      	nop
 8007c44:	3720      	adds	r7, #32
 8007c46:	46bd      	mov	sp, r7
 8007c48:	bd80      	pop	{r7, pc}
 8007c4a:	bf00      	nop
 8007c4c:	200009ac 	.word	0x200009ac
 8007c50:	200009b0 	.word	0x200009b0
 8007c54:	20000e88 	.word	0x20000e88

08007c58 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8007c58:	b480      	push	{r7}
 8007c5a:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8007c5c:	4b07      	ldr	r3, [pc, #28]	@ (8007c7c <pvTaskIncrementMutexHeldCount+0x24>)
 8007c5e:	681b      	ldr	r3, [r3, #0]
 8007c60:	2b00      	cmp	r3, #0
 8007c62:	d004      	beq.n	8007c6e <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8007c64:	4b05      	ldr	r3, [pc, #20]	@ (8007c7c <pvTaskIncrementMutexHeldCount+0x24>)
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007c6a:	3201      	adds	r2, #1
 8007c6c:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 8007c6e:	4b03      	ldr	r3, [pc, #12]	@ (8007c7c <pvTaskIncrementMutexHeldCount+0x24>)
 8007c70:	681b      	ldr	r3, [r3, #0]
	}
 8007c72:	4618      	mov	r0, r3
 8007c74:	46bd      	mov	sp, r7
 8007c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c7a:	4770      	bx	lr
 8007c7c:	200009ac 	.word	0x200009ac

08007c80 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 8007c80:	b580      	push	{r7, lr}
 8007c82:	b086      	sub	sp, #24
 8007c84:	af00      	add	r7, sp, #0
 8007c86:	60f8      	str	r0, [r7, #12]
 8007c88:	60b9      	str	r1, [r7, #8]
 8007c8a:	607a      	str	r2, [r7, #4]
 8007c8c:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 8007c8e:	f000 fee3 	bl	8008a58 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8007c92:	4b29      	ldr	r3, [pc, #164]	@ (8007d38 <xTaskNotifyWait+0xb8>)
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8007c9a:	b2db      	uxtb	r3, r3
 8007c9c:	2b02      	cmp	r3, #2
 8007c9e:	d01c      	beq.n	8007cda <xTaskNotifyWait+0x5a>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 8007ca0:	4b25      	ldr	r3, [pc, #148]	@ (8007d38 <xTaskNotifyWait+0xb8>)
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	f8d3 10a0 	ldr.w	r1, [r3, #160]	@ 0xa0
 8007ca8:	68fa      	ldr	r2, [r7, #12]
 8007caa:	43d2      	mvns	r2, r2
 8007cac:	400a      	ands	r2, r1
 8007cae:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8007cb2:	4b21      	ldr	r3, [pc, #132]	@ (8007d38 <xTaskNotifyWait+0xb8>)
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	2201      	movs	r2, #1
 8007cb8:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

				if( xTicksToWait > ( TickType_t ) 0 )
 8007cbc:	683b      	ldr	r3, [r7, #0]
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	d00b      	beq.n	8007cda <xTaskNotifyWait+0x5a>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007cc2:	2101      	movs	r1, #1
 8007cc4:	6838      	ldr	r0, [r7, #0]
 8007cc6:	f000 f8fd 	bl	8007ec4 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 8007cca:	4b1c      	ldr	r3, [pc, #112]	@ (8007d3c <xTaskNotifyWait+0xbc>)
 8007ccc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007cd0:	601a      	str	r2, [r3, #0]
 8007cd2:	f3bf 8f4f 	dsb	sy
 8007cd6:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8007cda:	f000 feef 	bl	8008abc <vPortExitCritical>

		taskENTER_CRITICAL();
 8007cde:	f000 febb 	bl	8008a58 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	2b00      	cmp	r3, #0
 8007ce6:	d005      	beq.n	8007cf4 <xTaskNotifyWait+0x74>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 8007ce8:	4b13      	ldr	r3, [pc, #76]	@ (8007d38 <xTaskNotifyWait+0xb8>)
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8007cf4:	4b10      	ldr	r3, [pc, #64]	@ (8007d38 <xTaskNotifyWait+0xb8>)
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8007cfc:	b2db      	uxtb	r3, r3
 8007cfe:	2b02      	cmp	r3, #2
 8007d00:	d002      	beq.n	8007d08 <xTaskNotifyWait+0x88>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 8007d02:	2300      	movs	r3, #0
 8007d04:	617b      	str	r3, [r7, #20]
 8007d06:	e00a      	b.n	8007d1e <xTaskNotifyWait+0x9e>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 8007d08:	4b0b      	ldr	r3, [pc, #44]	@ (8007d38 <xTaskNotifyWait+0xb8>)
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	f8d3 10a0 	ldr.w	r1, [r3, #160]	@ 0xa0
 8007d10:	68ba      	ldr	r2, [r7, #8]
 8007d12:	43d2      	mvns	r2, r2
 8007d14:	400a      	ands	r2, r1
 8007d16:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
				xReturn = pdTRUE;
 8007d1a:	2301      	movs	r3, #1
 8007d1c:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007d1e:	4b06      	ldr	r3, [pc, #24]	@ (8007d38 <xTaskNotifyWait+0xb8>)
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	2200      	movs	r2, #0
 8007d24:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
		}
		taskEXIT_CRITICAL();
 8007d28:	f000 fec8 	bl	8008abc <vPortExitCritical>

		return xReturn;
 8007d2c:	697b      	ldr	r3, [r7, #20]
	}
 8007d2e:	4618      	mov	r0, r3
 8007d30:	3718      	adds	r7, #24
 8007d32:	46bd      	mov	sp, r7
 8007d34:	bd80      	pop	{r7, pc}
 8007d36:	bf00      	nop
 8007d38:	200009ac 	.word	0x200009ac
 8007d3c:	e000ed04 	.word	0xe000ed04

08007d40 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 8007d40:	b580      	push	{r7, lr}
 8007d42:	b08a      	sub	sp, #40	@ 0x28
 8007d44:	af00      	add	r7, sp, #0
 8007d46:	60f8      	str	r0, [r7, #12]
 8007d48:	60b9      	str	r1, [r7, #8]
 8007d4a:	603b      	str	r3, [r7, #0]
 8007d4c:	4613      	mov	r3, r2
 8007d4e:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 8007d50:	2301      	movs	r3, #1
 8007d52:	627b      	str	r3, [r7, #36]	@ 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 8007d54:	68fb      	ldr	r3, [r7, #12]
 8007d56:	2b00      	cmp	r3, #0
 8007d58:	d10b      	bne.n	8007d72 <xTaskGenericNotify+0x32>
	__asm volatile
 8007d5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d5e:	f383 8811 	msr	BASEPRI, r3
 8007d62:	f3bf 8f6f 	isb	sy
 8007d66:	f3bf 8f4f 	dsb	sy
 8007d6a:	61bb      	str	r3, [r7, #24]
}
 8007d6c:	bf00      	nop
 8007d6e:	bf00      	nop
 8007d70:	e7fd      	b.n	8007d6e <xTaskGenericNotify+0x2e>
		pxTCB = xTaskToNotify;
 8007d72:	68fb      	ldr	r3, [r7, #12]
 8007d74:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 8007d76:	f000 fe6f 	bl	8008a58 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 8007d7a:	683b      	ldr	r3, [r7, #0]
 8007d7c:	2b00      	cmp	r3, #0
 8007d7e:	d004      	beq.n	8007d8a <xTaskGenericNotify+0x4a>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8007d80:	6a3b      	ldr	r3, [r7, #32]
 8007d82:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8007d86:	683b      	ldr	r3, [r7, #0]
 8007d88:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8007d8a:	6a3b      	ldr	r3, [r7, #32]
 8007d8c:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8007d90:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8007d92:	6a3b      	ldr	r3, [r7, #32]
 8007d94:	2202      	movs	r2, #2
 8007d96:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

			switch( eAction )
 8007d9a:	79fb      	ldrb	r3, [r7, #7]
 8007d9c:	2b04      	cmp	r3, #4
 8007d9e:	d82e      	bhi.n	8007dfe <xTaskGenericNotify+0xbe>
 8007da0:	a201      	add	r2, pc, #4	@ (adr r2, 8007da8 <xTaskGenericNotify+0x68>)
 8007da2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007da6:	bf00      	nop
 8007da8:	08007e23 	.word	0x08007e23
 8007dac:	08007dbd 	.word	0x08007dbd
 8007db0:	08007dcf 	.word	0x08007dcf
 8007db4:	08007ddf 	.word	0x08007ddf
 8007db8:	08007de9 	.word	0x08007de9
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8007dbc:	6a3b      	ldr	r3, [r7, #32]
 8007dbe:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8007dc2:	68bb      	ldr	r3, [r7, #8]
 8007dc4:	431a      	orrs	r2, r3
 8007dc6:	6a3b      	ldr	r3, [r7, #32]
 8007dc8:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8007dcc:	e02c      	b.n	8007e28 <xTaskGenericNotify+0xe8>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8007dce:	6a3b      	ldr	r3, [r7, #32]
 8007dd0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007dd4:	1c5a      	adds	r2, r3, #1
 8007dd6:	6a3b      	ldr	r3, [r7, #32]
 8007dd8:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8007ddc:	e024      	b.n	8007e28 <xTaskGenericNotify+0xe8>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8007dde:	6a3b      	ldr	r3, [r7, #32]
 8007de0:	68ba      	ldr	r2, [r7, #8]
 8007de2:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8007de6:	e01f      	b.n	8007e28 <xTaskGenericNotify+0xe8>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8007de8:	7ffb      	ldrb	r3, [r7, #31]
 8007dea:	2b02      	cmp	r3, #2
 8007dec:	d004      	beq.n	8007df8 <xTaskGenericNotify+0xb8>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8007dee:	6a3b      	ldr	r3, [r7, #32]
 8007df0:	68ba      	ldr	r2, [r7, #8]
 8007df2:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8007df6:	e017      	b.n	8007e28 <xTaskGenericNotify+0xe8>
						xReturn = pdFAIL;
 8007df8:	2300      	movs	r3, #0
 8007dfa:	627b      	str	r3, [r7, #36]	@ 0x24
					break;
 8007dfc:	e014      	b.n	8007e28 <xTaskGenericNotify+0xe8>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8007dfe:	6a3b      	ldr	r3, [r7, #32]
 8007e00:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007e04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e08:	d00d      	beq.n	8007e26 <xTaskGenericNotify+0xe6>
	__asm volatile
 8007e0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e0e:	f383 8811 	msr	BASEPRI, r3
 8007e12:	f3bf 8f6f 	isb	sy
 8007e16:	f3bf 8f4f 	dsb	sy
 8007e1a:	617b      	str	r3, [r7, #20]
}
 8007e1c:	bf00      	nop
 8007e1e:	bf00      	nop
 8007e20:	e7fd      	b.n	8007e1e <xTaskGenericNotify+0xde>
					break;
 8007e22:	bf00      	nop
 8007e24:	e000      	b.n	8007e28 <xTaskGenericNotify+0xe8>

					break;
 8007e26:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8007e28:	7ffb      	ldrb	r3, [r7, #31]
 8007e2a:	2b01      	cmp	r3, #1
 8007e2c:	d13b      	bne.n	8007ea6 <xTaskGenericNotify+0x166>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007e2e:	6a3b      	ldr	r3, [r7, #32]
 8007e30:	3304      	adds	r3, #4
 8007e32:	4618      	mov	r0, r3
 8007e34:	f7fd fe20 	bl	8005a78 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 8007e38:	6a3b      	ldr	r3, [r7, #32]
 8007e3a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007e3c:	4b1d      	ldr	r3, [pc, #116]	@ (8007eb4 <xTaskGenericNotify+0x174>)
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	429a      	cmp	r2, r3
 8007e42:	d903      	bls.n	8007e4c <xTaskGenericNotify+0x10c>
 8007e44:	6a3b      	ldr	r3, [r7, #32]
 8007e46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e48:	4a1a      	ldr	r2, [pc, #104]	@ (8007eb4 <xTaskGenericNotify+0x174>)
 8007e4a:	6013      	str	r3, [r2, #0]
 8007e4c:	6a3b      	ldr	r3, [r7, #32]
 8007e4e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007e50:	4613      	mov	r3, r2
 8007e52:	009b      	lsls	r3, r3, #2
 8007e54:	4413      	add	r3, r2
 8007e56:	009b      	lsls	r3, r3, #2
 8007e58:	4a17      	ldr	r2, [pc, #92]	@ (8007eb8 <xTaskGenericNotify+0x178>)
 8007e5a:	441a      	add	r2, r3
 8007e5c:	6a3b      	ldr	r3, [r7, #32]
 8007e5e:	3304      	adds	r3, #4
 8007e60:	4619      	mov	r1, r3
 8007e62:	4610      	mov	r0, r2
 8007e64:	f7fd fdab 	bl	80059be <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8007e68:	6a3b      	ldr	r3, [r7, #32]
 8007e6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e6c:	2b00      	cmp	r3, #0
 8007e6e:	d00b      	beq.n	8007e88 <xTaskGenericNotify+0x148>
	__asm volatile
 8007e70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e74:	f383 8811 	msr	BASEPRI, r3
 8007e78:	f3bf 8f6f 	isb	sy
 8007e7c:	f3bf 8f4f 	dsb	sy
 8007e80:	613b      	str	r3, [r7, #16]
}
 8007e82:	bf00      	nop
 8007e84:	bf00      	nop
 8007e86:	e7fd      	b.n	8007e84 <xTaskGenericNotify+0x144>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007e88:	6a3b      	ldr	r3, [r7, #32]
 8007e8a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007e8c:	4b0b      	ldr	r3, [pc, #44]	@ (8007ebc <xTaskGenericNotify+0x17c>)
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e92:	429a      	cmp	r2, r3
 8007e94:	d907      	bls.n	8007ea6 <xTaskGenericNotify+0x166>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 8007e96:	4b0a      	ldr	r3, [pc, #40]	@ (8007ec0 <xTaskGenericNotify+0x180>)
 8007e98:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007e9c:	601a      	str	r2, [r3, #0]
 8007e9e:	f3bf 8f4f 	dsb	sy
 8007ea2:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8007ea6:	f000 fe09 	bl	8008abc <vPortExitCritical>

		return xReturn;
 8007eaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 8007eac:	4618      	mov	r0, r3
 8007eae:	3728      	adds	r7, #40	@ 0x28
 8007eb0:	46bd      	mov	sp, r7
 8007eb2:	bd80      	pop	{r7, pc}
 8007eb4:	20000e88 	.word	0x20000e88
 8007eb8:	200009b0 	.word	0x200009b0
 8007ebc:	200009ac 	.word	0x200009ac
 8007ec0:	e000ed04 	.word	0xe000ed04

08007ec4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007ec4:	b580      	push	{r7, lr}
 8007ec6:	b084      	sub	sp, #16
 8007ec8:	af00      	add	r7, sp, #0
 8007eca:	6078      	str	r0, [r7, #4]
 8007ecc:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8007ece:	4b21      	ldr	r3, [pc, #132]	@ (8007f54 <prvAddCurrentTaskToDelayedList+0x90>)
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007ed4:	4b20      	ldr	r3, [pc, #128]	@ (8007f58 <prvAddCurrentTaskToDelayedList+0x94>)
 8007ed6:	681b      	ldr	r3, [r3, #0]
 8007ed8:	3304      	adds	r3, #4
 8007eda:	4618      	mov	r0, r3
 8007edc:	f7fd fdcc 	bl	8005a78 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ee6:	d10a      	bne.n	8007efe <prvAddCurrentTaskToDelayedList+0x3a>
 8007ee8:	683b      	ldr	r3, [r7, #0]
 8007eea:	2b00      	cmp	r3, #0
 8007eec:	d007      	beq.n	8007efe <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007eee:	4b1a      	ldr	r3, [pc, #104]	@ (8007f58 <prvAddCurrentTaskToDelayedList+0x94>)
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	3304      	adds	r3, #4
 8007ef4:	4619      	mov	r1, r3
 8007ef6:	4819      	ldr	r0, [pc, #100]	@ (8007f5c <prvAddCurrentTaskToDelayedList+0x98>)
 8007ef8:	f7fd fd61 	bl	80059be <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8007efc:	e026      	b.n	8007f4c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8007efe:	68fa      	ldr	r2, [r7, #12]
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	4413      	add	r3, r2
 8007f04:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8007f06:	4b14      	ldr	r3, [pc, #80]	@ (8007f58 <prvAddCurrentTaskToDelayedList+0x94>)
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	68ba      	ldr	r2, [r7, #8]
 8007f0c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8007f0e:	68ba      	ldr	r2, [r7, #8]
 8007f10:	68fb      	ldr	r3, [r7, #12]
 8007f12:	429a      	cmp	r2, r3
 8007f14:	d209      	bcs.n	8007f2a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007f16:	4b12      	ldr	r3, [pc, #72]	@ (8007f60 <prvAddCurrentTaskToDelayedList+0x9c>)
 8007f18:	681a      	ldr	r2, [r3, #0]
 8007f1a:	4b0f      	ldr	r3, [pc, #60]	@ (8007f58 <prvAddCurrentTaskToDelayedList+0x94>)
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	3304      	adds	r3, #4
 8007f20:	4619      	mov	r1, r3
 8007f22:	4610      	mov	r0, r2
 8007f24:	f7fd fd6f 	bl	8005a06 <vListInsert>
}
 8007f28:	e010      	b.n	8007f4c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007f2a:	4b0e      	ldr	r3, [pc, #56]	@ (8007f64 <prvAddCurrentTaskToDelayedList+0xa0>)
 8007f2c:	681a      	ldr	r2, [r3, #0]
 8007f2e:	4b0a      	ldr	r3, [pc, #40]	@ (8007f58 <prvAddCurrentTaskToDelayedList+0x94>)
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	3304      	adds	r3, #4
 8007f34:	4619      	mov	r1, r3
 8007f36:	4610      	mov	r0, r2
 8007f38:	f7fd fd65 	bl	8005a06 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8007f3c:	4b0a      	ldr	r3, [pc, #40]	@ (8007f68 <prvAddCurrentTaskToDelayedList+0xa4>)
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	68ba      	ldr	r2, [r7, #8]
 8007f42:	429a      	cmp	r2, r3
 8007f44:	d202      	bcs.n	8007f4c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8007f46:	4a08      	ldr	r2, [pc, #32]	@ (8007f68 <prvAddCurrentTaskToDelayedList+0xa4>)
 8007f48:	68bb      	ldr	r3, [r7, #8]
 8007f4a:	6013      	str	r3, [r2, #0]
}
 8007f4c:	bf00      	nop
 8007f4e:	3710      	adds	r7, #16
 8007f50:	46bd      	mov	sp, r7
 8007f52:	bd80      	pop	{r7, pc}
 8007f54:	20000e84 	.word	0x20000e84
 8007f58:	200009ac 	.word	0x200009ac
 8007f5c:	20000e6c 	.word	0x20000e6c
 8007f60:	20000e3c 	.word	0x20000e3c
 8007f64:	20000e38 	.word	0x20000e38
 8007f68:	20000ea0 	.word	0x20000ea0

08007f6c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8007f6c:	b580      	push	{r7, lr}
 8007f6e:	b08a      	sub	sp, #40	@ 0x28
 8007f70:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8007f72:	2300      	movs	r3, #0
 8007f74:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8007f76:	f000 fbb1 	bl	80086dc <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8007f7a:	4b1d      	ldr	r3, [pc, #116]	@ (8007ff0 <xTimerCreateTimerTask+0x84>)
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	2b00      	cmp	r3, #0
 8007f80:	d021      	beq.n	8007fc6 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8007f82:	2300      	movs	r3, #0
 8007f84:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8007f86:	2300      	movs	r3, #0
 8007f88:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8007f8a:	1d3a      	adds	r2, r7, #4
 8007f8c:	f107 0108 	add.w	r1, r7, #8
 8007f90:	f107 030c 	add.w	r3, r7, #12
 8007f94:	4618      	mov	r0, r3
 8007f96:	f7fd fccb 	bl	8005930 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8007f9a:	6879      	ldr	r1, [r7, #4]
 8007f9c:	68bb      	ldr	r3, [r7, #8]
 8007f9e:	68fa      	ldr	r2, [r7, #12]
 8007fa0:	9202      	str	r2, [sp, #8]
 8007fa2:	9301      	str	r3, [sp, #4]
 8007fa4:	2302      	movs	r3, #2
 8007fa6:	9300      	str	r3, [sp, #0]
 8007fa8:	2300      	movs	r3, #0
 8007faa:	460a      	mov	r2, r1
 8007fac:	4911      	ldr	r1, [pc, #68]	@ (8007ff4 <xTimerCreateTimerTask+0x88>)
 8007fae:	4812      	ldr	r0, [pc, #72]	@ (8007ff8 <xTimerCreateTimerTask+0x8c>)
 8007fb0:	f7fe fe70 	bl	8006c94 <xTaskCreateStatic>
 8007fb4:	4603      	mov	r3, r0
 8007fb6:	4a11      	ldr	r2, [pc, #68]	@ (8007ffc <xTimerCreateTimerTask+0x90>)
 8007fb8:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8007fba:	4b10      	ldr	r3, [pc, #64]	@ (8007ffc <xTimerCreateTimerTask+0x90>)
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	2b00      	cmp	r3, #0
 8007fc0:	d001      	beq.n	8007fc6 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8007fc2:	2301      	movs	r3, #1
 8007fc4:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8007fc6:	697b      	ldr	r3, [r7, #20]
 8007fc8:	2b00      	cmp	r3, #0
 8007fca:	d10b      	bne.n	8007fe4 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8007fcc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007fd0:	f383 8811 	msr	BASEPRI, r3
 8007fd4:	f3bf 8f6f 	isb	sy
 8007fd8:	f3bf 8f4f 	dsb	sy
 8007fdc:	613b      	str	r3, [r7, #16]
}
 8007fde:	bf00      	nop
 8007fe0:	bf00      	nop
 8007fe2:	e7fd      	b.n	8007fe0 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8007fe4:	697b      	ldr	r3, [r7, #20]
}
 8007fe6:	4618      	mov	r0, r3
 8007fe8:	3718      	adds	r7, #24
 8007fea:	46bd      	mov	sp, r7
 8007fec:	bd80      	pop	{r7, pc}
 8007fee:	bf00      	nop
 8007ff0:	20000edc 	.word	0x20000edc
 8007ff4:	0800930c 	.word	0x0800930c
 8007ff8:	08008275 	.word	0x08008275
 8007ffc:	20000ee0 	.word	0x20000ee0

08008000 <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 8008000:	b580      	push	{r7, lr}
 8008002:	b088      	sub	sp, #32
 8008004:	af02      	add	r7, sp, #8
 8008006:	60f8      	str	r0, [r7, #12]
 8008008:	60b9      	str	r1, [r7, #8]
 800800a:	607a      	str	r2, [r7, #4]
 800800c:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 800800e:	202c      	movs	r0, #44	@ 0x2c
 8008010:	f000 fe44 	bl	8008c9c <pvPortMalloc>
 8008014:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 8008016:	697b      	ldr	r3, [r7, #20]
 8008018:	2b00      	cmp	r3, #0
 800801a:	d00d      	beq.n	8008038 <xTimerCreate+0x38>
		{
			/* Status is thus far zero as the timer is not created statically
			and has not been started.  The auto-reload bit may get set in
			prvInitialiseNewTimer. */
			pxNewTimer->ucStatus = 0x00;
 800801c:	697b      	ldr	r3, [r7, #20]
 800801e:	2200      	movs	r2, #0
 8008020:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 8008024:	697b      	ldr	r3, [r7, #20]
 8008026:	9301      	str	r3, [sp, #4]
 8008028:	6a3b      	ldr	r3, [r7, #32]
 800802a:	9300      	str	r3, [sp, #0]
 800802c:	683b      	ldr	r3, [r7, #0]
 800802e:	687a      	ldr	r2, [r7, #4]
 8008030:	68b9      	ldr	r1, [r7, #8]
 8008032:	68f8      	ldr	r0, [r7, #12]
 8008034:	f000 f845 	bl	80080c2 <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 8008038:	697b      	ldr	r3, [r7, #20]
	}
 800803a:	4618      	mov	r0, r3
 800803c:	3718      	adds	r7, #24
 800803e:	46bd      	mov	sp, r7
 8008040:	bd80      	pop	{r7, pc}

08008042 <xTimerCreateStatic>:
										const TickType_t xTimerPeriodInTicks,
										const UBaseType_t uxAutoReload,
										void * const pvTimerID,
										TimerCallbackFunction_t pxCallbackFunction,
										StaticTimer_t *pxTimerBuffer )
	{
 8008042:	b580      	push	{r7, lr}
 8008044:	b08a      	sub	sp, #40	@ 0x28
 8008046:	af02      	add	r7, sp, #8
 8008048:	60f8      	str	r0, [r7, #12]
 800804a:	60b9      	str	r1, [r7, #8]
 800804c:	607a      	str	r2, [r7, #4]
 800804e:	603b      	str	r3, [r7, #0]
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTimer_t equals the size of the real timer
			structure. */
			volatile size_t xSize = sizeof( StaticTimer_t );
 8008050:	232c      	movs	r3, #44	@ 0x2c
 8008052:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Timer_t ) );
 8008054:	693b      	ldr	r3, [r7, #16]
 8008056:	2b2c      	cmp	r3, #44	@ 0x2c
 8008058:	d00b      	beq.n	8008072 <xTimerCreateStatic+0x30>
	__asm volatile
 800805a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800805e:	f383 8811 	msr	BASEPRI, r3
 8008062:	f3bf 8f6f 	isb	sy
 8008066:	f3bf 8f4f 	dsb	sy
 800806a:	61bb      	str	r3, [r7, #24]
}
 800806c:	bf00      	nop
 800806e:	bf00      	nop
 8008070:	e7fd      	b.n	800806e <xTimerCreateStatic+0x2c>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8008072:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */

		/* A pointer to a StaticTimer_t structure MUST be provided, use it. */
		configASSERT( pxTimerBuffer );
 8008074:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008076:	2b00      	cmp	r3, #0
 8008078:	d10b      	bne.n	8008092 <xTimerCreateStatic+0x50>
	__asm volatile
 800807a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800807e:	f383 8811 	msr	BASEPRI, r3
 8008082:	f3bf 8f6f 	isb	sy
 8008086:	f3bf 8f4f 	dsb	sy
 800808a:	617b      	str	r3, [r7, #20]
}
 800808c:	bf00      	nop
 800808e:	bf00      	nop
 8008090:	e7fd      	b.n	800808e <xTimerCreateStatic+0x4c>
		pxNewTimer = ( Timer_t * ) pxTimerBuffer; /*lint !e740 !e9087 StaticTimer_t is a pointer to a Timer_t, so guaranteed to be aligned and sized correctly (checked by an assert()), so this is safe. */
 8008092:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008094:	61fb      	str	r3, [r7, #28]

		if( pxNewTimer != NULL )
 8008096:	69fb      	ldr	r3, [r7, #28]
 8008098:	2b00      	cmp	r3, #0
 800809a:	d00d      	beq.n	80080b8 <xTimerCreateStatic+0x76>
		{
			/* Timers can be created statically or dynamically so note this
			timer was created statically in case it is later deleted.  The
			auto-reload bit may get set in prvInitialiseNewTimer(). */
			pxNewTimer->ucStatus = tmrSTATUS_IS_STATICALLY_ALLOCATED;
 800809c:	69fb      	ldr	r3, [r7, #28]
 800809e:	2202      	movs	r2, #2
 80080a0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 80080a4:	69fb      	ldr	r3, [r7, #28]
 80080a6:	9301      	str	r3, [sp, #4]
 80080a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80080aa:	9300      	str	r3, [sp, #0]
 80080ac:	683b      	ldr	r3, [r7, #0]
 80080ae:	687a      	ldr	r2, [r7, #4]
 80080b0:	68b9      	ldr	r1, [r7, #8]
 80080b2:	68f8      	ldr	r0, [r7, #12]
 80080b4:	f000 f805 	bl	80080c2 <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 80080b8:	69fb      	ldr	r3, [r7, #28]
	}
 80080ba:	4618      	mov	r0, r3
 80080bc:	3720      	adds	r7, #32
 80080be:	46bd      	mov	sp, r7
 80080c0:	bd80      	pop	{r7, pc}

080080c2 <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 80080c2:	b580      	push	{r7, lr}
 80080c4:	b086      	sub	sp, #24
 80080c6:	af00      	add	r7, sp, #0
 80080c8:	60f8      	str	r0, [r7, #12]
 80080ca:	60b9      	str	r1, [r7, #8]
 80080cc:	607a      	str	r2, [r7, #4]
 80080ce:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 80080d0:	68bb      	ldr	r3, [r7, #8]
 80080d2:	2b00      	cmp	r3, #0
 80080d4:	d10b      	bne.n	80080ee <prvInitialiseNewTimer+0x2c>
	__asm volatile
 80080d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080da:	f383 8811 	msr	BASEPRI, r3
 80080de:	f3bf 8f6f 	isb	sy
 80080e2:	f3bf 8f4f 	dsb	sy
 80080e6:	617b      	str	r3, [r7, #20]
}
 80080e8:	bf00      	nop
 80080ea:	bf00      	nop
 80080ec:	e7fd      	b.n	80080ea <prvInitialiseNewTimer+0x28>

	if( pxNewTimer != NULL )
 80080ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080f0:	2b00      	cmp	r3, #0
 80080f2:	d01e      	beq.n	8008132 <prvInitialiseNewTimer+0x70>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 80080f4:	f000 faf2 	bl	80086dc <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 80080f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080fa:	68fa      	ldr	r2, [r7, #12]
 80080fc:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 80080fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008100:	68ba      	ldr	r2, [r7, #8]
 8008102:	619a      	str	r2, [r3, #24]
		pxNewTimer->pvTimerID = pvTimerID;
 8008104:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008106:	683a      	ldr	r2, [r7, #0]
 8008108:	61da      	str	r2, [r3, #28]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 800810a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800810c:	6a3a      	ldr	r2, [r7, #32]
 800810e:	621a      	str	r2, [r3, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 8008110:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008112:	3304      	adds	r3, #4
 8008114:	4618      	mov	r0, r3
 8008116:	f7fd fc45 	bl	80059a4 <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	2b00      	cmp	r3, #0
 800811e:	d008      	beq.n	8008132 <prvInitialiseNewTimer+0x70>
		{
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 8008120:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008122:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008126:	f043 0304 	orr.w	r3, r3, #4
 800812a:	b2da      	uxtb	r2, r3
 800812c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800812e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		}
		traceTIMER_CREATE( pxNewTimer );
	}
}
 8008132:	bf00      	nop
 8008134:	3718      	adds	r7, #24
 8008136:	46bd      	mov	sp, r7
 8008138:	bd80      	pop	{r7, pc}
	...

0800813c <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800813c:	b580      	push	{r7, lr}
 800813e:	b08a      	sub	sp, #40	@ 0x28
 8008140:	af00      	add	r7, sp, #0
 8008142:	60f8      	str	r0, [r7, #12]
 8008144:	60b9      	str	r1, [r7, #8]
 8008146:	607a      	str	r2, [r7, #4]
 8008148:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800814a:	2300      	movs	r3, #0
 800814c:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800814e:	68fb      	ldr	r3, [r7, #12]
 8008150:	2b00      	cmp	r3, #0
 8008152:	d10b      	bne.n	800816c <xTimerGenericCommand+0x30>
	__asm volatile
 8008154:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008158:	f383 8811 	msr	BASEPRI, r3
 800815c:	f3bf 8f6f 	isb	sy
 8008160:	f3bf 8f4f 	dsb	sy
 8008164:	623b      	str	r3, [r7, #32]
}
 8008166:	bf00      	nop
 8008168:	bf00      	nop
 800816a:	e7fd      	b.n	8008168 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800816c:	4b19      	ldr	r3, [pc, #100]	@ (80081d4 <xTimerGenericCommand+0x98>)
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	2b00      	cmp	r3, #0
 8008172:	d02a      	beq.n	80081ca <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8008174:	68bb      	ldr	r3, [r7, #8]
 8008176:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8008180:	68bb      	ldr	r3, [r7, #8]
 8008182:	2b05      	cmp	r3, #5
 8008184:	dc18      	bgt.n	80081b8 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8008186:	f7ff fbed 	bl	8007964 <xTaskGetSchedulerState>
 800818a:	4603      	mov	r3, r0
 800818c:	2b02      	cmp	r3, #2
 800818e:	d109      	bne.n	80081a4 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8008190:	4b10      	ldr	r3, [pc, #64]	@ (80081d4 <xTimerGenericCommand+0x98>)
 8008192:	6818      	ldr	r0, [r3, #0]
 8008194:	f107 0110 	add.w	r1, r7, #16
 8008198:	2300      	movs	r3, #0
 800819a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800819c:	f7fd ff02 	bl	8005fa4 <xQueueGenericSend>
 80081a0:	6278      	str	r0, [r7, #36]	@ 0x24
 80081a2:	e012      	b.n	80081ca <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80081a4:	4b0b      	ldr	r3, [pc, #44]	@ (80081d4 <xTimerGenericCommand+0x98>)
 80081a6:	6818      	ldr	r0, [r3, #0]
 80081a8:	f107 0110 	add.w	r1, r7, #16
 80081ac:	2300      	movs	r3, #0
 80081ae:	2200      	movs	r2, #0
 80081b0:	f7fd fef8 	bl	8005fa4 <xQueueGenericSend>
 80081b4:	6278      	str	r0, [r7, #36]	@ 0x24
 80081b6:	e008      	b.n	80081ca <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80081b8:	4b06      	ldr	r3, [pc, #24]	@ (80081d4 <xTimerGenericCommand+0x98>)
 80081ba:	6818      	ldr	r0, [r3, #0]
 80081bc:	f107 0110 	add.w	r1, r7, #16
 80081c0:	2300      	movs	r3, #0
 80081c2:	683a      	ldr	r2, [r7, #0]
 80081c4:	f7fd fff0 	bl	80061a8 <xQueueGenericSendFromISR>
 80081c8:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80081ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80081cc:	4618      	mov	r0, r3
 80081ce:	3728      	adds	r7, #40	@ 0x28
 80081d0:	46bd      	mov	sp, r7
 80081d2:	bd80      	pop	{r7, pc}
 80081d4:	20000edc 	.word	0x20000edc

080081d8 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80081d8:	b580      	push	{r7, lr}
 80081da:	b088      	sub	sp, #32
 80081dc:	af02      	add	r7, sp, #8
 80081de:	6078      	str	r0, [r7, #4]
 80081e0:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80081e2:	4b23      	ldr	r3, [pc, #140]	@ (8008270 <prvProcessExpiredTimer+0x98>)
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	68db      	ldr	r3, [r3, #12]
 80081e8:	68db      	ldr	r3, [r3, #12]
 80081ea:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80081ec:	697b      	ldr	r3, [r7, #20]
 80081ee:	3304      	adds	r3, #4
 80081f0:	4618      	mov	r0, r3
 80081f2:	f7fd fc41 	bl	8005a78 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80081f6:	697b      	ldr	r3, [r7, #20]
 80081f8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80081fc:	f003 0304 	and.w	r3, r3, #4
 8008200:	2b00      	cmp	r3, #0
 8008202:	d023      	beq.n	800824c <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8008204:	697b      	ldr	r3, [r7, #20]
 8008206:	699a      	ldr	r2, [r3, #24]
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	18d1      	adds	r1, r2, r3
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	683a      	ldr	r2, [r7, #0]
 8008210:	6978      	ldr	r0, [r7, #20]
 8008212:	f000 f8d5 	bl	80083c0 <prvInsertTimerInActiveList>
 8008216:	4603      	mov	r3, r0
 8008218:	2b00      	cmp	r3, #0
 800821a:	d020      	beq.n	800825e <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800821c:	2300      	movs	r3, #0
 800821e:	9300      	str	r3, [sp, #0]
 8008220:	2300      	movs	r3, #0
 8008222:	687a      	ldr	r2, [r7, #4]
 8008224:	2100      	movs	r1, #0
 8008226:	6978      	ldr	r0, [r7, #20]
 8008228:	f7ff ff88 	bl	800813c <xTimerGenericCommand>
 800822c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800822e:	693b      	ldr	r3, [r7, #16]
 8008230:	2b00      	cmp	r3, #0
 8008232:	d114      	bne.n	800825e <prvProcessExpiredTimer+0x86>
	__asm volatile
 8008234:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008238:	f383 8811 	msr	BASEPRI, r3
 800823c:	f3bf 8f6f 	isb	sy
 8008240:	f3bf 8f4f 	dsb	sy
 8008244:	60fb      	str	r3, [r7, #12]
}
 8008246:	bf00      	nop
 8008248:	bf00      	nop
 800824a:	e7fd      	b.n	8008248 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800824c:	697b      	ldr	r3, [r7, #20]
 800824e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008252:	f023 0301 	bic.w	r3, r3, #1
 8008256:	b2da      	uxtb	r2, r3
 8008258:	697b      	ldr	r3, [r7, #20]
 800825a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800825e:	697b      	ldr	r3, [r7, #20]
 8008260:	6a1b      	ldr	r3, [r3, #32]
 8008262:	6978      	ldr	r0, [r7, #20]
 8008264:	4798      	blx	r3
}
 8008266:	bf00      	nop
 8008268:	3718      	adds	r7, #24
 800826a:	46bd      	mov	sp, r7
 800826c:	bd80      	pop	{r7, pc}
 800826e:	bf00      	nop
 8008270:	20000ed4 	.word	0x20000ed4

08008274 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8008274:	b580      	push	{r7, lr}
 8008276:	b084      	sub	sp, #16
 8008278:	af00      	add	r7, sp, #0
 800827a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800827c:	f107 0308 	add.w	r3, r7, #8
 8008280:	4618      	mov	r0, r3
 8008282:	f000 f859 	bl	8008338 <prvGetNextExpireTime>
 8008286:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8008288:	68bb      	ldr	r3, [r7, #8]
 800828a:	4619      	mov	r1, r3
 800828c:	68f8      	ldr	r0, [r7, #12]
 800828e:	f000 f805 	bl	800829c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8008292:	f000 f8d7 	bl	8008444 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008296:	bf00      	nop
 8008298:	e7f0      	b.n	800827c <prvTimerTask+0x8>
	...

0800829c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800829c:	b580      	push	{r7, lr}
 800829e:	b084      	sub	sp, #16
 80082a0:	af00      	add	r7, sp, #0
 80082a2:	6078      	str	r0, [r7, #4]
 80082a4:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80082a6:	f7fe ff59 	bl	800715c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80082aa:	f107 0308 	add.w	r3, r7, #8
 80082ae:	4618      	mov	r0, r3
 80082b0:	f000 f866 	bl	8008380 <prvSampleTimeNow>
 80082b4:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80082b6:	68bb      	ldr	r3, [r7, #8]
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	d130      	bne.n	800831e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80082bc:	683b      	ldr	r3, [r7, #0]
 80082be:	2b00      	cmp	r3, #0
 80082c0:	d10a      	bne.n	80082d8 <prvProcessTimerOrBlockTask+0x3c>
 80082c2:	687a      	ldr	r2, [r7, #4]
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	429a      	cmp	r2, r3
 80082c8:	d806      	bhi.n	80082d8 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80082ca:	f7fe ff55 	bl	8007178 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80082ce:	68f9      	ldr	r1, [r7, #12]
 80082d0:	6878      	ldr	r0, [r7, #4]
 80082d2:	f7ff ff81 	bl	80081d8 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80082d6:	e024      	b.n	8008322 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80082d8:	683b      	ldr	r3, [r7, #0]
 80082da:	2b00      	cmp	r3, #0
 80082dc:	d008      	beq.n	80082f0 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80082de:	4b13      	ldr	r3, [pc, #76]	@ (800832c <prvProcessTimerOrBlockTask+0x90>)
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	681b      	ldr	r3, [r3, #0]
 80082e4:	2b00      	cmp	r3, #0
 80082e6:	d101      	bne.n	80082ec <prvProcessTimerOrBlockTask+0x50>
 80082e8:	2301      	movs	r3, #1
 80082ea:	e000      	b.n	80082ee <prvProcessTimerOrBlockTask+0x52>
 80082ec:	2300      	movs	r3, #0
 80082ee:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80082f0:	4b0f      	ldr	r3, [pc, #60]	@ (8008330 <prvProcessTimerOrBlockTask+0x94>)
 80082f2:	6818      	ldr	r0, [r3, #0]
 80082f4:	687a      	ldr	r2, [r7, #4]
 80082f6:	68fb      	ldr	r3, [r7, #12]
 80082f8:	1ad3      	subs	r3, r2, r3
 80082fa:	683a      	ldr	r2, [r7, #0]
 80082fc:	4619      	mov	r1, r3
 80082fe:	f7fe fc95 	bl	8006c2c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8008302:	f7fe ff39 	bl	8007178 <xTaskResumeAll>
 8008306:	4603      	mov	r3, r0
 8008308:	2b00      	cmp	r3, #0
 800830a:	d10a      	bne.n	8008322 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800830c:	4b09      	ldr	r3, [pc, #36]	@ (8008334 <prvProcessTimerOrBlockTask+0x98>)
 800830e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008312:	601a      	str	r2, [r3, #0]
 8008314:	f3bf 8f4f 	dsb	sy
 8008318:	f3bf 8f6f 	isb	sy
}
 800831c:	e001      	b.n	8008322 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800831e:	f7fe ff2b 	bl	8007178 <xTaskResumeAll>
}
 8008322:	bf00      	nop
 8008324:	3710      	adds	r7, #16
 8008326:	46bd      	mov	sp, r7
 8008328:	bd80      	pop	{r7, pc}
 800832a:	bf00      	nop
 800832c:	20000ed8 	.word	0x20000ed8
 8008330:	20000edc 	.word	0x20000edc
 8008334:	e000ed04 	.word	0xe000ed04

08008338 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8008338:	b480      	push	{r7}
 800833a:	b085      	sub	sp, #20
 800833c:	af00      	add	r7, sp, #0
 800833e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8008340:	4b0e      	ldr	r3, [pc, #56]	@ (800837c <prvGetNextExpireTime+0x44>)
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	681b      	ldr	r3, [r3, #0]
 8008346:	2b00      	cmp	r3, #0
 8008348:	d101      	bne.n	800834e <prvGetNextExpireTime+0x16>
 800834a:	2201      	movs	r2, #1
 800834c:	e000      	b.n	8008350 <prvGetNextExpireTime+0x18>
 800834e:	2200      	movs	r2, #0
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	2b00      	cmp	r3, #0
 800835a:	d105      	bne.n	8008368 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800835c:	4b07      	ldr	r3, [pc, #28]	@ (800837c <prvGetNextExpireTime+0x44>)
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	68db      	ldr	r3, [r3, #12]
 8008362:	681b      	ldr	r3, [r3, #0]
 8008364:	60fb      	str	r3, [r7, #12]
 8008366:	e001      	b.n	800836c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8008368:	2300      	movs	r3, #0
 800836a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800836c:	68fb      	ldr	r3, [r7, #12]
}
 800836e:	4618      	mov	r0, r3
 8008370:	3714      	adds	r7, #20
 8008372:	46bd      	mov	sp, r7
 8008374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008378:	4770      	bx	lr
 800837a:	bf00      	nop
 800837c:	20000ed4 	.word	0x20000ed4

08008380 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8008380:	b580      	push	{r7, lr}
 8008382:	b084      	sub	sp, #16
 8008384:	af00      	add	r7, sp, #0
 8008386:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8008388:	f7fe ff94 	bl	80072b4 <xTaskGetTickCount>
 800838c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800838e:	4b0b      	ldr	r3, [pc, #44]	@ (80083bc <prvSampleTimeNow+0x3c>)
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	68fa      	ldr	r2, [r7, #12]
 8008394:	429a      	cmp	r2, r3
 8008396:	d205      	bcs.n	80083a4 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8008398:	f000 f93a 	bl	8008610 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	2201      	movs	r2, #1
 80083a0:	601a      	str	r2, [r3, #0]
 80083a2:	e002      	b.n	80083aa <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	2200      	movs	r2, #0
 80083a8:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80083aa:	4a04      	ldr	r2, [pc, #16]	@ (80083bc <prvSampleTimeNow+0x3c>)
 80083ac:	68fb      	ldr	r3, [r7, #12]
 80083ae:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80083b0:	68fb      	ldr	r3, [r7, #12]
}
 80083b2:	4618      	mov	r0, r3
 80083b4:	3710      	adds	r7, #16
 80083b6:	46bd      	mov	sp, r7
 80083b8:	bd80      	pop	{r7, pc}
 80083ba:	bf00      	nop
 80083bc:	20000ee4 	.word	0x20000ee4

080083c0 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80083c0:	b580      	push	{r7, lr}
 80083c2:	b086      	sub	sp, #24
 80083c4:	af00      	add	r7, sp, #0
 80083c6:	60f8      	str	r0, [r7, #12]
 80083c8:	60b9      	str	r1, [r7, #8]
 80083ca:	607a      	str	r2, [r7, #4]
 80083cc:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80083ce:	2300      	movs	r3, #0
 80083d0:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80083d2:	68fb      	ldr	r3, [r7, #12]
 80083d4:	68ba      	ldr	r2, [r7, #8]
 80083d6:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80083d8:	68fb      	ldr	r3, [r7, #12]
 80083da:	68fa      	ldr	r2, [r7, #12]
 80083dc:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80083de:	68ba      	ldr	r2, [r7, #8]
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	429a      	cmp	r2, r3
 80083e4:	d812      	bhi.n	800840c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80083e6:	687a      	ldr	r2, [r7, #4]
 80083e8:	683b      	ldr	r3, [r7, #0]
 80083ea:	1ad2      	subs	r2, r2, r3
 80083ec:	68fb      	ldr	r3, [r7, #12]
 80083ee:	699b      	ldr	r3, [r3, #24]
 80083f0:	429a      	cmp	r2, r3
 80083f2:	d302      	bcc.n	80083fa <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80083f4:	2301      	movs	r3, #1
 80083f6:	617b      	str	r3, [r7, #20]
 80083f8:	e01b      	b.n	8008432 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80083fa:	4b10      	ldr	r3, [pc, #64]	@ (800843c <prvInsertTimerInActiveList+0x7c>)
 80083fc:	681a      	ldr	r2, [r3, #0]
 80083fe:	68fb      	ldr	r3, [r7, #12]
 8008400:	3304      	adds	r3, #4
 8008402:	4619      	mov	r1, r3
 8008404:	4610      	mov	r0, r2
 8008406:	f7fd fafe 	bl	8005a06 <vListInsert>
 800840a:	e012      	b.n	8008432 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800840c:	687a      	ldr	r2, [r7, #4]
 800840e:	683b      	ldr	r3, [r7, #0]
 8008410:	429a      	cmp	r2, r3
 8008412:	d206      	bcs.n	8008422 <prvInsertTimerInActiveList+0x62>
 8008414:	68ba      	ldr	r2, [r7, #8]
 8008416:	683b      	ldr	r3, [r7, #0]
 8008418:	429a      	cmp	r2, r3
 800841a:	d302      	bcc.n	8008422 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800841c:	2301      	movs	r3, #1
 800841e:	617b      	str	r3, [r7, #20]
 8008420:	e007      	b.n	8008432 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008422:	4b07      	ldr	r3, [pc, #28]	@ (8008440 <prvInsertTimerInActiveList+0x80>)
 8008424:	681a      	ldr	r2, [r3, #0]
 8008426:	68fb      	ldr	r3, [r7, #12]
 8008428:	3304      	adds	r3, #4
 800842a:	4619      	mov	r1, r3
 800842c:	4610      	mov	r0, r2
 800842e:	f7fd faea 	bl	8005a06 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8008432:	697b      	ldr	r3, [r7, #20]
}
 8008434:	4618      	mov	r0, r3
 8008436:	3718      	adds	r7, #24
 8008438:	46bd      	mov	sp, r7
 800843a:	bd80      	pop	{r7, pc}
 800843c:	20000ed8 	.word	0x20000ed8
 8008440:	20000ed4 	.word	0x20000ed4

08008444 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8008444:	b580      	push	{r7, lr}
 8008446:	b08e      	sub	sp, #56	@ 0x38
 8008448:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800844a:	e0ce      	b.n	80085ea <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	2b00      	cmp	r3, #0
 8008450:	da19      	bge.n	8008486 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8008452:	1d3b      	adds	r3, r7, #4
 8008454:	3304      	adds	r3, #4
 8008456:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8008458:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800845a:	2b00      	cmp	r3, #0
 800845c:	d10b      	bne.n	8008476 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800845e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008462:	f383 8811 	msr	BASEPRI, r3
 8008466:	f3bf 8f6f 	isb	sy
 800846a:	f3bf 8f4f 	dsb	sy
 800846e:	61fb      	str	r3, [r7, #28]
}
 8008470:	bf00      	nop
 8008472:	bf00      	nop
 8008474:	e7fd      	b.n	8008472 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8008476:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008478:	681b      	ldr	r3, [r3, #0]
 800847a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800847c:	6850      	ldr	r0, [r2, #4]
 800847e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008480:	6892      	ldr	r2, [r2, #8]
 8008482:	4611      	mov	r1, r2
 8008484:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	2b00      	cmp	r3, #0
 800848a:	f2c0 80ae 	blt.w	80085ea <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800848e:	68fb      	ldr	r3, [r7, #12]
 8008490:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8008492:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008494:	695b      	ldr	r3, [r3, #20]
 8008496:	2b00      	cmp	r3, #0
 8008498:	d004      	beq.n	80084a4 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800849a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800849c:	3304      	adds	r3, #4
 800849e:	4618      	mov	r0, r3
 80084a0:	f7fd faea 	bl	8005a78 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80084a4:	463b      	mov	r3, r7
 80084a6:	4618      	mov	r0, r3
 80084a8:	f7ff ff6a 	bl	8008380 <prvSampleTimeNow>
 80084ac:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	2b09      	cmp	r3, #9
 80084b2:	f200 8097 	bhi.w	80085e4 <prvProcessReceivedCommands+0x1a0>
 80084b6:	a201      	add	r2, pc, #4	@ (adr r2, 80084bc <prvProcessReceivedCommands+0x78>)
 80084b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80084bc:	080084e5 	.word	0x080084e5
 80084c0:	080084e5 	.word	0x080084e5
 80084c4:	080084e5 	.word	0x080084e5
 80084c8:	0800855b 	.word	0x0800855b
 80084cc:	0800856f 	.word	0x0800856f
 80084d0:	080085bb 	.word	0x080085bb
 80084d4:	080084e5 	.word	0x080084e5
 80084d8:	080084e5 	.word	0x080084e5
 80084dc:	0800855b 	.word	0x0800855b
 80084e0:	0800856f 	.word	0x0800856f
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80084e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80084e6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80084ea:	f043 0301 	orr.w	r3, r3, #1
 80084ee:	b2da      	uxtb	r2, r3
 80084f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80084f2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80084f6:	68ba      	ldr	r2, [r7, #8]
 80084f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80084fa:	699b      	ldr	r3, [r3, #24]
 80084fc:	18d1      	adds	r1, r2, r3
 80084fe:	68bb      	ldr	r3, [r7, #8]
 8008500:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008502:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008504:	f7ff ff5c 	bl	80083c0 <prvInsertTimerInActiveList>
 8008508:	4603      	mov	r3, r0
 800850a:	2b00      	cmp	r3, #0
 800850c:	d06c      	beq.n	80085e8 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800850e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008510:	6a1b      	ldr	r3, [r3, #32]
 8008512:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008514:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008516:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008518:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800851c:	f003 0304 	and.w	r3, r3, #4
 8008520:	2b00      	cmp	r3, #0
 8008522:	d061      	beq.n	80085e8 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8008524:	68ba      	ldr	r2, [r7, #8]
 8008526:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008528:	699b      	ldr	r3, [r3, #24]
 800852a:	441a      	add	r2, r3
 800852c:	2300      	movs	r3, #0
 800852e:	9300      	str	r3, [sp, #0]
 8008530:	2300      	movs	r3, #0
 8008532:	2100      	movs	r1, #0
 8008534:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008536:	f7ff fe01 	bl	800813c <xTimerGenericCommand>
 800853a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800853c:	6a3b      	ldr	r3, [r7, #32]
 800853e:	2b00      	cmp	r3, #0
 8008540:	d152      	bne.n	80085e8 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8008542:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008546:	f383 8811 	msr	BASEPRI, r3
 800854a:	f3bf 8f6f 	isb	sy
 800854e:	f3bf 8f4f 	dsb	sy
 8008552:	61bb      	str	r3, [r7, #24]
}
 8008554:	bf00      	nop
 8008556:	bf00      	nop
 8008558:	e7fd      	b.n	8008556 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800855a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800855c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008560:	f023 0301 	bic.w	r3, r3, #1
 8008564:	b2da      	uxtb	r2, r3
 8008566:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008568:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800856c:	e03d      	b.n	80085ea <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800856e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008570:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008574:	f043 0301 	orr.w	r3, r3, #1
 8008578:	b2da      	uxtb	r2, r3
 800857a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800857c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8008580:	68ba      	ldr	r2, [r7, #8]
 8008582:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008584:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8008586:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008588:	699b      	ldr	r3, [r3, #24]
 800858a:	2b00      	cmp	r3, #0
 800858c:	d10b      	bne.n	80085a6 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800858e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008592:	f383 8811 	msr	BASEPRI, r3
 8008596:	f3bf 8f6f 	isb	sy
 800859a:	f3bf 8f4f 	dsb	sy
 800859e:	617b      	str	r3, [r7, #20]
}
 80085a0:	bf00      	nop
 80085a2:	bf00      	nop
 80085a4:	e7fd      	b.n	80085a2 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80085a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80085a8:	699a      	ldr	r2, [r3, #24]
 80085aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085ac:	18d1      	adds	r1, r2, r3
 80085ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085b0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80085b2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80085b4:	f7ff ff04 	bl	80083c0 <prvInsertTimerInActiveList>
					break;
 80085b8:	e017      	b.n	80085ea <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80085ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80085bc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80085c0:	f003 0302 	and.w	r3, r3, #2
 80085c4:	2b00      	cmp	r3, #0
 80085c6:	d103      	bne.n	80085d0 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 80085c8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80085ca:	f000 fc35 	bl	8008e38 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80085ce:	e00c      	b.n	80085ea <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80085d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80085d2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80085d6:	f023 0301 	bic.w	r3, r3, #1
 80085da:	b2da      	uxtb	r2, r3
 80085dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80085de:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80085e2:	e002      	b.n	80085ea <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 80085e4:	bf00      	nop
 80085e6:	e000      	b.n	80085ea <prvProcessReceivedCommands+0x1a6>
					break;
 80085e8:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80085ea:	4b08      	ldr	r3, [pc, #32]	@ (800860c <prvProcessReceivedCommands+0x1c8>)
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	1d39      	adds	r1, r7, #4
 80085f0:	2200      	movs	r2, #0
 80085f2:	4618      	mov	r0, r3
 80085f4:	f7fd ff06 	bl	8006404 <xQueueReceive>
 80085f8:	4603      	mov	r3, r0
 80085fa:	2b00      	cmp	r3, #0
 80085fc:	f47f af26 	bne.w	800844c <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8008600:	bf00      	nop
 8008602:	bf00      	nop
 8008604:	3730      	adds	r7, #48	@ 0x30
 8008606:	46bd      	mov	sp, r7
 8008608:	bd80      	pop	{r7, pc}
 800860a:	bf00      	nop
 800860c:	20000edc 	.word	0x20000edc

08008610 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8008610:	b580      	push	{r7, lr}
 8008612:	b088      	sub	sp, #32
 8008614:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008616:	e049      	b.n	80086ac <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008618:	4b2e      	ldr	r3, [pc, #184]	@ (80086d4 <prvSwitchTimerLists+0xc4>)
 800861a:	681b      	ldr	r3, [r3, #0]
 800861c:	68db      	ldr	r3, [r3, #12]
 800861e:	681b      	ldr	r3, [r3, #0]
 8008620:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008622:	4b2c      	ldr	r3, [pc, #176]	@ (80086d4 <prvSwitchTimerLists+0xc4>)
 8008624:	681b      	ldr	r3, [r3, #0]
 8008626:	68db      	ldr	r3, [r3, #12]
 8008628:	68db      	ldr	r3, [r3, #12]
 800862a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800862c:	68fb      	ldr	r3, [r7, #12]
 800862e:	3304      	adds	r3, #4
 8008630:	4618      	mov	r0, r3
 8008632:	f7fd fa21 	bl	8005a78 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008636:	68fb      	ldr	r3, [r7, #12]
 8008638:	6a1b      	ldr	r3, [r3, #32]
 800863a:	68f8      	ldr	r0, [r7, #12]
 800863c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800863e:	68fb      	ldr	r3, [r7, #12]
 8008640:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008644:	f003 0304 	and.w	r3, r3, #4
 8008648:	2b00      	cmp	r3, #0
 800864a:	d02f      	beq.n	80086ac <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800864c:	68fb      	ldr	r3, [r7, #12]
 800864e:	699b      	ldr	r3, [r3, #24]
 8008650:	693a      	ldr	r2, [r7, #16]
 8008652:	4413      	add	r3, r2
 8008654:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8008656:	68ba      	ldr	r2, [r7, #8]
 8008658:	693b      	ldr	r3, [r7, #16]
 800865a:	429a      	cmp	r2, r3
 800865c:	d90e      	bls.n	800867c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800865e:	68fb      	ldr	r3, [r7, #12]
 8008660:	68ba      	ldr	r2, [r7, #8]
 8008662:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008664:	68fb      	ldr	r3, [r7, #12]
 8008666:	68fa      	ldr	r2, [r7, #12]
 8008668:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800866a:	4b1a      	ldr	r3, [pc, #104]	@ (80086d4 <prvSwitchTimerLists+0xc4>)
 800866c:	681a      	ldr	r2, [r3, #0]
 800866e:	68fb      	ldr	r3, [r7, #12]
 8008670:	3304      	adds	r3, #4
 8008672:	4619      	mov	r1, r3
 8008674:	4610      	mov	r0, r2
 8008676:	f7fd f9c6 	bl	8005a06 <vListInsert>
 800867a:	e017      	b.n	80086ac <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800867c:	2300      	movs	r3, #0
 800867e:	9300      	str	r3, [sp, #0]
 8008680:	2300      	movs	r3, #0
 8008682:	693a      	ldr	r2, [r7, #16]
 8008684:	2100      	movs	r1, #0
 8008686:	68f8      	ldr	r0, [r7, #12]
 8008688:	f7ff fd58 	bl	800813c <xTimerGenericCommand>
 800868c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	2b00      	cmp	r3, #0
 8008692:	d10b      	bne.n	80086ac <prvSwitchTimerLists+0x9c>
	__asm volatile
 8008694:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008698:	f383 8811 	msr	BASEPRI, r3
 800869c:	f3bf 8f6f 	isb	sy
 80086a0:	f3bf 8f4f 	dsb	sy
 80086a4:	603b      	str	r3, [r7, #0]
}
 80086a6:	bf00      	nop
 80086a8:	bf00      	nop
 80086aa:	e7fd      	b.n	80086a8 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80086ac:	4b09      	ldr	r3, [pc, #36]	@ (80086d4 <prvSwitchTimerLists+0xc4>)
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	681b      	ldr	r3, [r3, #0]
 80086b2:	2b00      	cmp	r3, #0
 80086b4:	d1b0      	bne.n	8008618 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80086b6:	4b07      	ldr	r3, [pc, #28]	@ (80086d4 <prvSwitchTimerLists+0xc4>)
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80086bc:	4b06      	ldr	r3, [pc, #24]	@ (80086d8 <prvSwitchTimerLists+0xc8>)
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	4a04      	ldr	r2, [pc, #16]	@ (80086d4 <prvSwitchTimerLists+0xc4>)
 80086c2:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80086c4:	4a04      	ldr	r2, [pc, #16]	@ (80086d8 <prvSwitchTimerLists+0xc8>)
 80086c6:	697b      	ldr	r3, [r7, #20]
 80086c8:	6013      	str	r3, [r2, #0]
}
 80086ca:	bf00      	nop
 80086cc:	3718      	adds	r7, #24
 80086ce:	46bd      	mov	sp, r7
 80086d0:	bd80      	pop	{r7, pc}
 80086d2:	bf00      	nop
 80086d4:	20000ed4 	.word	0x20000ed4
 80086d8:	20000ed8 	.word	0x20000ed8

080086dc <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80086dc:	b580      	push	{r7, lr}
 80086de:	b082      	sub	sp, #8
 80086e0:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80086e2:	f000 f9b9 	bl	8008a58 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80086e6:	4b15      	ldr	r3, [pc, #84]	@ (800873c <prvCheckForValidListAndQueue+0x60>)
 80086e8:	681b      	ldr	r3, [r3, #0]
 80086ea:	2b00      	cmp	r3, #0
 80086ec:	d120      	bne.n	8008730 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80086ee:	4814      	ldr	r0, [pc, #80]	@ (8008740 <prvCheckForValidListAndQueue+0x64>)
 80086f0:	f7fd f938 	bl	8005964 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80086f4:	4813      	ldr	r0, [pc, #76]	@ (8008744 <prvCheckForValidListAndQueue+0x68>)
 80086f6:	f7fd f935 	bl	8005964 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80086fa:	4b13      	ldr	r3, [pc, #76]	@ (8008748 <prvCheckForValidListAndQueue+0x6c>)
 80086fc:	4a10      	ldr	r2, [pc, #64]	@ (8008740 <prvCheckForValidListAndQueue+0x64>)
 80086fe:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8008700:	4b12      	ldr	r3, [pc, #72]	@ (800874c <prvCheckForValidListAndQueue+0x70>)
 8008702:	4a10      	ldr	r2, [pc, #64]	@ (8008744 <prvCheckForValidListAndQueue+0x68>)
 8008704:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8008706:	2300      	movs	r3, #0
 8008708:	9300      	str	r3, [sp, #0]
 800870a:	4b11      	ldr	r3, [pc, #68]	@ (8008750 <prvCheckForValidListAndQueue+0x74>)
 800870c:	4a11      	ldr	r2, [pc, #68]	@ (8008754 <prvCheckForValidListAndQueue+0x78>)
 800870e:	2110      	movs	r1, #16
 8008710:	200a      	movs	r0, #10
 8008712:	f7fd fa45 	bl	8005ba0 <xQueueGenericCreateStatic>
 8008716:	4603      	mov	r3, r0
 8008718:	4a08      	ldr	r2, [pc, #32]	@ (800873c <prvCheckForValidListAndQueue+0x60>)
 800871a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800871c:	4b07      	ldr	r3, [pc, #28]	@ (800873c <prvCheckForValidListAndQueue+0x60>)
 800871e:	681b      	ldr	r3, [r3, #0]
 8008720:	2b00      	cmp	r3, #0
 8008722:	d005      	beq.n	8008730 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8008724:	4b05      	ldr	r3, [pc, #20]	@ (800873c <prvCheckForValidListAndQueue+0x60>)
 8008726:	681b      	ldr	r3, [r3, #0]
 8008728:	490b      	ldr	r1, [pc, #44]	@ (8008758 <prvCheckForValidListAndQueue+0x7c>)
 800872a:	4618      	mov	r0, r3
 800872c:	f7fe fa2a 	bl	8006b84 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008730:	f000 f9c4 	bl	8008abc <vPortExitCritical>
}
 8008734:	bf00      	nop
 8008736:	46bd      	mov	sp, r7
 8008738:	bd80      	pop	{r7, pc}
 800873a:	bf00      	nop
 800873c:	20000edc 	.word	0x20000edc
 8008740:	20000eac 	.word	0x20000eac
 8008744:	20000ec0 	.word	0x20000ec0
 8008748:	20000ed4 	.word	0x20000ed4
 800874c:	20000ed8 	.word	0x20000ed8
 8008750:	20000f88 	.word	0x20000f88
 8008754:	20000ee8 	.word	0x20000ee8
 8008758:	08009314 	.word	0x08009314

0800875c <xTimerIsTimerActive>:
/*-----------------------------------------------------------*/

BaseType_t xTimerIsTimerActive( TimerHandle_t xTimer )
{
 800875c:	b580      	push	{r7, lr}
 800875e:	b086      	sub	sp, #24
 8008760:	af00      	add	r7, sp, #0
 8008762:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;
Timer_t *pxTimer = xTimer;
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	613b      	str	r3, [r7, #16]

	configASSERT( xTimer );
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	2b00      	cmp	r3, #0
 800876c:	d10b      	bne.n	8008786 <xTimerIsTimerActive+0x2a>
	__asm volatile
 800876e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008772:	f383 8811 	msr	BASEPRI, r3
 8008776:	f3bf 8f6f 	isb	sy
 800877a:	f3bf 8f4f 	dsb	sy
 800877e:	60fb      	str	r3, [r7, #12]
}
 8008780:	bf00      	nop
 8008782:	bf00      	nop
 8008784:	e7fd      	b.n	8008782 <xTimerIsTimerActive+0x26>

	/* Is the timer in the list of active timers? */
	taskENTER_CRITICAL();
 8008786:	f000 f967 	bl	8008a58 <vPortEnterCritical>
	{
		if( ( pxTimer->ucStatus & tmrSTATUS_IS_ACTIVE ) == 0 )
 800878a:	693b      	ldr	r3, [r7, #16]
 800878c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008790:	f003 0301 	and.w	r3, r3, #1
 8008794:	2b00      	cmp	r3, #0
 8008796:	d102      	bne.n	800879e <xTimerIsTimerActive+0x42>
		{
			xReturn = pdFALSE;
 8008798:	2300      	movs	r3, #0
 800879a:	617b      	str	r3, [r7, #20]
 800879c:	e001      	b.n	80087a2 <xTimerIsTimerActive+0x46>
		}
		else
		{
			xReturn = pdTRUE;
 800879e:	2301      	movs	r3, #1
 80087a0:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
 80087a2:	f000 f98b 	bl	8008abc <vPortExitCritical>

	return xReturn;
 80087a6:	697b      	ldr	r3, [r7, #20]
} /*lint !e818 Can't be pointer to const due to the typedef. */
 80087a8:	4618      	mov	r0, r3
 80087aa:	3718      	adds	r7, #24
 80087ac:	46bd      	mov	sp, r7
 80087ae:	bd80      	pop	{r7, pc}

080087b0 <pvTimerGetTimerID>:
/*-----------------------------------------------------------*/

void *pvTimerGetTimerID( const TimerHandle_t xTimer )
{
 80087b0:	b580      	push	{r7, lr}
 80087b2:	b086      	sub	sp, #24
 80087b4:	af00      	add	r7, sp, #0
 80087b6:	6078      	str	r0, [r7, #4]
Timer_t * const pxTimer = xTimer;
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	617b      	str	r3, [r7, #20]
void *pvReturn;

	configASSERT( xTimer );
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	2b00      	cmp	r3, #0
 80087c0:	d10b      	bne.n	80087da <pvTimerGetTimerID+0x2a>
	__asm volatile
 80087c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80087c6:	f383 8811 	msr	BASEPRI, r3
 80087ca:	f3bf 8f6f 	isb	sy
 80087ce:	f3bf 8f4f 	dsb	sy
 80087d2:	60fb      	str	r3, [r7, #12]
}
 80087d4:	bf00      	nop
 80087d6:	bf00      	nop
 80087d8:	e7fd      	b.n	80087d6 <pvTimerGetTimerID+0x26>

	taskENTER_CRITICAL();
 80087da:	f000 f93d 	bl	8008a58 <vPortEnterCritical>
	{
		pvReturn = pxTimer->pvTimerID;
 80087de:	697b      	ldr	r3, [r7, #20]
 80087e0:	69db      	ldr	r3, [r3, #28]
 80087e2:	613b      	str	r3, [r7, #16]
	}
	taskEXIT_CRITICAL();
 80087e4:	f000 f96a 	bl	8008abc <vPortExitCritical>

	return pvReturn;
 80087e8:	693b      	ldr	r3, [r7, #16]
}
 80087ea:	4618      	mov	r0, r3
 80087ec:	3718      	adds	r7, #24
 80087ee:	46bd      	mov	sp, r7
 80087f0:	bd80      	pop	{r7, pc}
	...

080087f4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80087f4:	b480      	push	{r7}
 80087f6:	b085      	sub	sp, #20
 80087f8:	af00      	add	r7, sp, #0
 80087fa:	60f8      	str	r0, [r7, #12]
 80087fc:	60b9      	str	r1, [r7, #8]
 80087fe:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8008800:	68fb      	ldr	r3, [r7, #12]
 8008802:	3b04      	subs	r3, #4
 8008804:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8008806:	68fb      	ldr	r3, [r7, #12]
 8008808:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800880c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800880e:	68fb      	ldr	r3, [r7, #12]
 8008810:	3b04      	subs	r3, #4
 8008812:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8008814:	68bb      	ldr	r3, [r7, #8]
 8008816:	f023 0201 	bic.w	r2, r3, #1
 800881a:	68fb      	ldr	r3, [r7, #12]
 800881c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800881e:	68fb      	ldr	r3, [r7, #12]
 8008820:	3b04      	subs	r3, #4
 8008822:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008824:	4a0c      	ldr	r2, [pc, #48]	@ (8008858 <pxPortInitialiseStack+0x64>)
 8008826:	68fb      	ldr	r3, [r7, #12]
 8008828:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800882a:	68fb      	ldr	r3, [r7, #12]
 800882c:	3b14      	subs	r3, #20
 800882e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008830:	687a      	ldr	r2, [r7, #4]
 8008832:	68fb      	ldr	r3, [r7, #12]
 8008834:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8008836:	68fb      	ldr	r3, [r7, #12]
 8008838:	3b04      	subs	r3, #4
 800883a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800883c:	68fb      	ldr	r3, [r7, #12]
 800883e:	f06f 0202 	mvn.w	r2, #2
 8008842:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008844:	68fb      	ldr	r3, [r7, #12]
 8008846:	3b20      	subs	r3, #32
 8008848:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800884a:	68fb      	ldr	r3, [r7, #12]
}
 800884c:	4618      	mov	r0, r3
 800884e:	3714      	adds	r7, #20
 8008850:	46bd      	mov	sp, r7
 8008852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008856:	4770      	bx	lr
 8008858:	0800885d 	.word	0x0800885d

0800885c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800885c:	b480      	push	{r7}
 800885e:	b085      	sub	sp, #20
 8008860:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8008862:	2300      	movs	r3, #0
 8008864:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8008866:	4b13      	ldr	r3, [pc, #76]	@ (80088b4 <prvTaskExitError+0x58>)
 8008868:	681b      	ldr	r3, [r3, #0]
 800886a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800886e:	d00b      	beq.n	8008888 <prvTaskExitError+0x2c>
	__asm volatile
 8008870:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008874:	f383 8811 	msr	BASEPRI, r3
 8008878:	f3bf 8f6f 	isb	sy
 800887c:	f3bf 8f4f 	dsb	sy
 8008880:	60fb      	str	r3, [r7, #12]
}
 8008882:	bf00      	nop
 8008884:	bf00      	nop
 8008886:	e7fd      	b.n	8008884 <prvTaskExitError+0x28>
	__asm volatile
 8008888:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800888c:	f383 8811 	msr	BASEPRI, r3
 8008890:	f3bf 8f6f 	isb	sy
 8008894:	f3bf 8f4f 	dsb	sy
 8008898:	60bb      	str	r3, [r7, #8]
}
 800889a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800889c:	bf00      	nop
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	2b00      	cmp	r3, #0
 80088a2:	d0fc      	beq.n	800889e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80088a4:	bf00      	nop
 80088a6:	bf00      	nop
 80088a8:	3714      	adds	r7, #20
 80088aa:	46bd      	mov	sp, r7
 80088ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088b0:	4770      	bx	lr
 80088b2:	bf00      	nop
 80088b4:	20000024 	.word	0x20000024
	...

080088c0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80088c0:	4b07      	ldr	r3, [pc, #28]	@ (80088e0 <pxCurrentTCBConst2>)
 80088c2:	6819      	ldr	r1, [r3, #0]
 80088c4:	6808      	ldr	r0, [r1, #0]
 80088c6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80088ca:	f380 8809 	msr	PSP, r0
 80088ce:	f3bf 8f6f 	isb	sy
 80088d2:	f04f 0000 	mov.w	r0, #0
 80088d6:	f380 8811 	msr	BASEPRI, r0
 80088da:	4770      	bx	lr
 80088dc:	f3af 8000 	nop.w

080088e0 <pxCurrentTCBConst2>:
 80088e0:	200009ac 	.word	0x200009ac
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80088e4:	bf00      	nop
 80088e6:	bf00      	nop

080088e8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80088e8:	4808      	ldr	r0, [pc, #32]	@ (800890c <prvPortStartFirstTask+0x24>)
 80088ea:	6800      	ldr	r0, [r0, #0]
 80088ec:	6800      	ldr	r0, [r0, #0]
 80088ee:	f380 8808 	msr	MSP, r0
 80088f2:	f04f 0000 	mov.w	r0, #0
 80088f6:	f380 8814 	msr	CONTROL, r0
 80088fa:	b662      	cpsie	i
 80088fc:	b661      	cpsie	f
 80088fe:	f3bf 8f4f 	dsb	sy
 8008902:	f3bf 8f6f 	isb	sy
 8008906:	df00      	svc	0
 8008908:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800890a:	bf00      	nop
 800890c:	e000ed08 	.word	0xe000ed08

08008910 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008910:	b580      	push	{r7, lr}
 8008912:	b086      	sub	sp, #24
 8008914:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8008916:	4b47      	ldr	r3, [pc, #284]	@ (8008a34 <xPortStartScheduler+0x124>)
 8008918:	681b      	ldr	r3, [r3, #0]
 800891a:	4a47      	ldr	r2, [pc, #284]	@ (8008a38 <xPortStartScheduler+0x128>)
 800891c:	4293      	cmp	r3, r2
 800891e:	d10b      	bne.n	8008938 <xPortStartScheduler+0x28>
	__asm volatile
 8008920:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008924:	f383 8811 	msr	BASEPRI, r3
 8008928:	f3bf 8f6f 	isb	sy
 800892c:	f3bf 8f4f 	dsb	sy
 8008930:	60fb      	str	r3, [r7, #12]
}
 8008932:	bf00      	nop
 8008934:	bf00      	nop
 8008936:	e7fd      	b.n	8008934 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8008938:	4b3e      	ldr	r3, [pc, #248]	@ (8008a34 <xPortStartScheduler+0x124>)
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	4a3f      	ldr	r2, [pc, #252]	@ (8008a3c <xPortStartScheduler+0x12c>)
 800893e:	4293      	cmp	r3, r2
 8008940:	d10b      	bne.n	800895a <xPortStartScheduler+0x4a>
	__asm volatile
 8008942:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008946:	f383 8811 	msr	BASEPRI, r3
 800894a:	f3bf 8f6f 	isb	sy
 800894e:	f3bf 8f4f 	dsb	sy
 8008952:	613b      	str	r3, [r7, #16]
}
 8008954:	bf00      	nop
 8008956:	bf00      	nop
 8008958:	e7fd      	b.n	8008956 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800895a:	4b39      	ldr	r3, [pc, #228]	@ (8008a40 <xPortStartScheduler+0x130>)
 800895c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800895e:	697b      	ldr	r3, [r7, #20]
 8008960:	781b      	ldrb	r3, [r3, #0]
 8008962:	b2db      	uxtb	r3, r3
 8008964:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008966:	697b      	ldr	r3, [r7, #20]
 8008968:	22ff      	movs	r2, #255	@ 0xff
 800896a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800896c:	697b      	ldr	r3, [r7, #20]
 800896e:	781b      	ldrb	r3, [r3, #0]
 8008970:	b2db      	uxtb	r3, r3
 8008972:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008974:	78fb      	ldrb	r3, [r7, #3]
 8008976:	b2db      	uxtb	r3, r3
 8008978:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800897c:	b2da      	uxtb	r2, r3
 800897e:	4b31      	ldr	r3, [pc, #196]	@ (8008a44 <xPortStartScheduler+0x134>)
 8008980:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8008982:	4b31      	ldr	r3, [pc, #196]	@ (8008a48 <xPortStartScheduler+0x138>)
 8008984:	2207      	movs	r2, #7
 8008986:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008988:	e009      	b.n	800899e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800898a:	4b2f      	ldr	r3, [pc, #188]	@ (8008a48 <xPortStartScheduler+0x138>)
 800898c:	681b      	ldr	r3, [r3, #0]
 800898e:	3b01      	subs	r3, #1
 8008990:	4a2d      	ldr	r2, [pc, #180]	@ (8008a48 <xPortStartScheduler+0x138>)
 8008992:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008994:	78fb      	ldrb	r3, [r7, #3]
 8008996:	b2db      	uxtb	r3, r3
 8008998:	005b      	lsls	r3, r3, #1
 800899a:	b2db      	uxtb	r3, r3
 800899c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800899e:	78fb      	ldrb	r3, [r7, #3]
 80089a0:	b2db      	uxtb	r3, r3
 80089a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80089a6:	2b80      	cmp	r3, #128	@ 0x80
 80089a8:	d0ef      	beq.n	800898a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80089aa:	4b27      	ldr	r3, [pc, #156]	@ (8008a48 <xPortStartScheduler+0x138>)
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	f1c3 0307 	rsb	r3, r3, #7
 80089b2:	2b04      	cmp	r3, #4
 80089b4:	d00b      	beq.n	80089ce <xPortStartScheduler+0xbe>
	__asm volatile
 80089b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089ba:	f383 8811 	msr	BASEPRI, r3
 80089be:	f3bf 8f6f 	isb	sy
 80089c2:	f3bf 8f4f 	dsb	sy
 80089c6:	60bb      	str	r3, [r7, #8]
}
 80089c8:	bf00      	nop
 80089ca:	bf00      	nop
 80089cc:	e7fd      	b.n	80089ca <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80089ce:	4b1e      	ldr	r3, [pc, #120]	@ (8008a48 <xPortStartScheduler+0x138>)
 80089d0:	681b      	ldr	r3, [r3, #0]
 80089d2:	021b      	lsls	r3, r3, #8
 80089d4:	4a1c      	ldr	r2, [pc, #112]	@ (8008a48 <xPortStartScheduler+0x138>)
 80089d6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80089d8:	4b1b      	ldr	r3, [pc, #108]	@ (8008a48 <xPortStartScheduler+0x138>)
 80089da:	681b      	ldr	r3, [r3, #0]
 80089dc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80089e0:	4a19      	ldr	r2, [pc, #100]	@ (8008a48 <xPortStartScheduler+0x138>)
 80089e2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	b2da      	uxtb	r2, r3
 80089e8:	697b      	ldr	r3, [r7, #20]
 80089ea:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80089ec:	4b17      	ldr	r3, [pc, #92]	@ (8008a4c <xPortStartScheduler+0x13c>)
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	4a16      	ldr	r2, [pc, #88]	@ (8008a4c <xPortStartScheduler+0x13c>)
 80089f2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80089f6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80089f8:	4b14      	ldr	r3, [pc, #80]	@ (8008a4c <xPortStartScheduler+0x13c>)
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	4a13      	ldr	r2, [pc, #76]	@ (8008a4c <xPortStartScheduler+0x13c>)
 80089fe:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8008a02:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8008a04:	f000 f8da 	bl	8008bbc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008a08:	4b11      	ldr	r3, [pc, #68]	@ (8008a50 <xPortStartScheduler+0x140>)
 8008a0a:	2200      	movs	r2, #0
 8008a0c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8008a0e:	f000 f8f9 	bl	8008c04 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8008a12:	4b10      	ldr	r3, [pc, #64]	@ (8008a54 <xPortStartScheduler+0x144>)
 8008a14:	681b      	ldr	r3, [r3, #0]
 8008a16:	4a0f      	ldr	r2, [pc, #60]	@ (8008a54 <xPortStartScheduler+0x144>)
 8008a18:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8008a1c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8008a1e:	f7ff ff63 	bl	80088e8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8008a22:	f7fe fd11 	bl	8007448 <vTaskSwitchContext>
	prvTaskExitError();
 8008a26:	f7ff ff19 	bl	800885c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8008a2a:	2300      	movs	r3, #0
}
 8008a2c:	4618      	mov	r0, r3
 8008a2e:	3718      	adds	r7, #24
 8008a30:	46bd      	mov	sp, r7
 8008a32:	bd80      	pop	{r7, pc}
 8008a34:	e000ed00 	.word	0xe000ed00
 8008a38:	410fc271 	.word	0x410fc271
 8008a3c:	410fc270 	.word	0x410fc270
 8008a40:	e000e400 	.word	0xe000e400
 8008a44:	20000fd8 	.word	0x20000fd8
 8008a48:	20000fdc 	.word	0x20000fdc
 8008a4c:	e000ed20 	.word	0xe000ed20
 8008a50:	20000024 	.word	0x20000024
 8008a54:	e000ef34 	.word	0xe000ef34

08008a58 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008a58:	b480      	push	{r7}
 8008a5a:	b083      	sub	sp, #12
 8008a5c:	af00      	add	r7, sp, #0
	__asm volatile
 8008a5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a62:	f383 8811 	msr	BASEPRI, r3
 8008a66:	f3bf 8f6f 	isb	sy
 8008a6a:	f3bf 8f4f 	dsb	sy
 8008a6e:	607b      	str	r3, [r7, #4]
}
 8008a70:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8008a72:	4b10      	ldr	r3, [pc, #64]	@ (8008ab4 <vPortEnterCritical+0x5c>)
 8008a74:	681b      	ldr	r3, [r3, #0]
 8008a76:	3301      	adds	r3, #1
 8008a78:	4a0e      	ldr	r2, [pc, #56]	@ (8008ab4 <vPortEnterCritical+0x5c>)
 8008a7a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8008a7c:	4b0d      	ldr	r3, [pc, #52]	@ (8008ab4 <vPortEnterCritical+0x5c>)
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	2b01      	cmp	r3, #1
 8008a82:	d110      	bne.n	8008aa6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008a84:	4b0c      	ldr	r3, [pc, #48]	@ (8008ab8 <vPortEnterCritical+0x60>)
 8008a86:	681b      	ldr	r3, [r3, #0]
 8008a88:	b2db      	uxtb	r3, r3
 8008a8a:	2b00      	cmp	r3, #0
 8008a8c:	d00b      	beq.n	8008aa6 <vPortEnterCritical+0x4e>
	__asm volatile
 8008a8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a92:	f383 8811 	msr	BASEPRI, r3
 8008a96:	f3bf 8f6f 	isb	sy
 8008a9a:	f3bf 8f4f 	dsb	sy
 8008a9e:	603b      	str	r3, [r7, #0]
}
 8008aa0:	bf00      	nop
 8008aa2:	bf00      	nop
 8008aa4:	e7fd      	b.n	8008aa2 <vPortEnterCritical+0x4a>
	}
}
 8008aa6:	bf00      	nop
 8008aa8:	370c      	adds	r7, #12
 8008aaa:	46bd      	mov	sp, r7
 8008aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ab0:	4770      	bx	lr
 8008ab2:	bf00      	nop
 8008ab4:	20000024 	.word	0x20000024
 8008ab8:	e000ed04 	.word	0xe000ed04

08008abc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008abc:	b480      	push	{r7}
 8008abe:	b083      	sub	sp, #12
 8008ac0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8008ac2:	4b12      	ldr	r3, [pc, #72]	@ (8008b0c <vPortExitCritical+0x50>)
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	2b00      	cmp	r3, #0
 8008ac8:	d10b      	bne.n	8008ae2 <vPortExitCritical+0x26>
	__asm volatile
 8008aca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ace:	f383 8811 	msr	BASEPRI, r3
 8008ad2:	f3bf 8f6f 	isb	sy
 8008ad6:	f3bf 8f4f 	dsb	sy
 8008ada:	607b      	str	r3, [r7, #4]
}
 8008adc:	bf00      	nop
 8008ade:	bf00      	nop
 8008ae0:	e7fd      	b.n	8008ade <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8008ae2:	4b0a      	ldr	r3, [pc, #40]	@ (8008b0c <vPortExitCritical+0x50>)
 8008ae4:	681b      	ldr	r3, [r3, #0]
 8008ae6:	3b01      	subs	r3, #1
 8008ae8:	4a08      	ldr	r2, [pc, #32]	@ (8008b0c <vPortExitCritical+0x50>)
 8008aea:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8008aec:	4b07      	ldr	r3, [pc, #28]	@ (8008b0c <vPortExitCritical+0x50>)
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	2b00      	cmp	r3, #0
 8008af2:	d105      	bne.n	8008b00 <vPortExitCritical+0x44>
 8008af4:	2300      	movs	r3, #0
 8008af6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008af8:	683b      	ldr	r3, [r7, #0]
 8008afa:	f383 8811 	msr	BASEPRI, r3
}
 8008afe:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8008b00:	bf00      	nop
 8008b02:	370c      	adds	r7, #12
 8008b04:	46bd      	mov	sp, r7
 8008b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b0a:	4770      	bx	lr
 8008b0c:	20000024 	.word	0x20000024

08008b10 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008b10:	f3ef 8009 	mrs	r0, PSP
 8008b14:	f3bf 8f6f 	isb	sy
 8008b18:	4b15      	ldr	r3, [pc, #84]	@ (8008b70 <pxCurrentTCBConst>)
 8008b1a:	681a      	ldr	r2, [r3, #0]
 8008b1c:	f01e 0f10 	tst.w	lr, #16
 8008b20:	bf08      	it	eq
 8008b22:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008b26:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b2a:	6010      	str	r0, [r2, #0]
 8008b2c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008b30:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8008b34:	f380 8811 	msr	BASEPRI, r0
 8008b38:	f3bf 8f4f 	dsb	sy
 8008b3c:	f3bf 8f6f 	isb	sy
 8008b40:	f7fe fc82 	bl	8007448 <vTaskSwitchContext>
 8008b44:	f04f 0000 	mov.w	r0, #0
 8008b48:	f380 8811 	msr	BASEPRI, r0
 8008b4c:	bc09      	pop	{r0, r3}
 8008b4e:	6819      	ldr	r1, [r3, #0]
 8008b50:	6808      	ldr	r0, [r1, #0]
 8008b52:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b56:	f01e 0f10 	tst.w	lr, #16
 8008b5a:	bf08      	it	eq
 8008b5c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008b60:	f380 8809 	msr	PSP, r0
 8008b64:	f3bf 8f6f 	isb	sy
 8008b68:	4770      	bx	lr
 8008b6a:	bf00      	nop
 8008b6c:	f3af 8000 	nop.w

08008b70 <pxCurrentTCBConst>:
 8008b70:	200009ac 	.word	0x200009ac
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008b74:	bf00      	nop
 8008b76:	bf00      	nop

08008b78 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008b78:	b580      	push	{r7, lr}
 8008b7a:	b082      	sub	sp, #8
 8008b7c:	af00      	add	r7, sp, #0
	__asm volatile
 8008b7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b82:	f383 8811 	msr	BASEPRI, r3
 8008b86:	f3bf 8f6f 	isb	sy
 8008b8a:	f3bf 8f4f 	dsb	sy
 8008b8e:	607b      	str	r3, [r7, #4]
}
 8008b90:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008b92:	f7fe fb9f 	bl	80072d4 <xTaskIncrementTick>
 8008b96:	4603      	mov	r3, r0
 8008b98:	2b00      	cmp	r3, #0
 8008b9a:	d003      	beq.n	8008ba4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8008b9c:	4b06      	ldr	r3, [pc, #24]	@ (8008bb8 <xPortSysTickHandler+0x40>)
 8008b9e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008ba2:	601a      	str	r2, [r3, #0]
 8008ba4:	2300      	movs	r3, #0
 8008ba6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008ba8:	683b      	ldr	r3, [r7, #0]
 8008baa:	f383 8811 	msr	BASEPRI, r3
}
 8008bae:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008bb0:	bf00      	nop
 8008bb2:	3708      	adds	r7, #8
 8008bb4:	46bd      	mov	sp, r7
 8008bb6:	bd80      	pop	{r7, pc}
 8008bb8:	e000ed04 	.word	0xe000ed04

08008bbc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8008bbc:	b480      	push	{r7}
 8008bbe:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008bc0:	4b0b      	ldr	r3, [pc, #44]	@ (8008bf0 <vPortSetupTimerInterrupt+0x34>)
 8008bc2:	2200      	movs	r2, #0
 8008bc4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008bc6:	4b0b      	ldr	r3, [pc, #44]	@ (8008bf4 <vPortSetupTimerInterrupt+0x38>)
 8008bc8:	2200      	movs	r2, #0
 8008bca:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8008bcc:	4b0a      	ldr	r3, [pc, #40]	@ (8008bf8 <vPortSetupTimerInterrupt+0x3c>)
 8008bce:	681b      	ldr	r3, [r3, #0]
 8008bd0:	4a0a      	ldr	r2, [pc, #40]	@ (8008bfc <vPortSetupTimerInterrupt+0x40>)
 8008bd2:	fba2 2303 	umull	r2, r3, r2, r3
 8008bd6:	099b      	lsrs	r3, r3, #6
 8008bd8:	4a09      	ldr	r2, [pc, #36]	@ (8008c00 <vPortSetupTimerInterrupt+0x44>)
 8008bda:	3b01      	subs	r3, #1
 8008bdc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8008bde:	4b04      	ldr	r3, [pc, #16]	@ (8008bf0 <vPortSetupTimerInterrupt+0x34>)
 8008be0:	2207      	movs	r2, #7
 8008be2:	601a      	str	r2, [r3, #0]
}
 8008be4:	bf00      	nop
 8008be6:	46bd      	mov	sp, r7
 8008be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bec:	4770      	bx	lr
 8008bee:	bf00      	nop
 8008bf0:	e000e010 	.word	0xe000e010
 8008bf4:	e000e018 	.word	0xe000e018
 8008bf8:	20000018 	.word	0x20000018
 8008bfc:	10624dd3 	.word	0x10624dd3
 8008c00:	e000e014 	.word	0xe000e014

08008c04 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8008c04:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8008c14 <vPortEnableVFP+0x10>
 8008c08:	6801      	ldr	r1, [r0, #0]
 8008c0a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8008c0e:	6001      	str	r1, [r0, #0]
 8008c10:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8008c12:	bf00      	nop
 8008c14:	e000ed88 	.word	0xe000ed88

08008c18 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8008c18:	b480      	push	{r7}
 8008c1a:	b085      	sub	sp, #20
 8008c1c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8008c1e:	f3ef 8305 	mrs	r3, IPSR
 8008c22:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8008c24:	68fb      	ldr	r3, [r7, #12]
 8008c26:	2b0f      	cmp	r3, #15
 8008c28:	d915      	bls.n	8008c56 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8008c2a:	4a18      	ldr	r2, [pc, #96]	@ (8008c8c <vPortValidateInterruptPriority+0x74>)
 8008c2c:	68fb      	ldr	r3, [r7, #12]
 8008c2e:	4413      	add	r3, r2
 8008c30:	781b      	ldrb	r3, [r3, #0]
 8008c32:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008c34:	4b16      	ldr	r3, [pc, #88]	@ (8008c90 <vPortValidateInterruptPriority+0x78>)
 8008c36:	781b      	ldrb	r3, [r3, #0]
 8008c38:	7afa      	ldrb	r2, [r7, #11]
 8008c3a:	429a      	cmp	r2, r3
 8008c3c:	d20b      	bcs.n	8008c56 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8008c3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c42:	f383 8811 	msr	BASEPRI, r3
 8008c46:	f3bf 8f6f 	isb	sy
 8008c4a:	f3bf 8f4f 	dsb	sy
 8008c4e:	607b      	str	r3, [r7, #4]
}
 8008c50:	bf00      	nop
 8008c52:	bf00      	nop
 8008c54:	e7fd      	b.n	8008c52 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8008c56:	4b0f      	ldr	r3, [pc, #60]	@ (8008c94 <vPortValidateInterruptPriority+0x7c>)
 8008c58:	681b      	ldr	r3, [r3, #0]
 8008c5a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8008c5e:	4b0e      	ldr	r3, [pc, #56]	@ (8008c98 <vPortValidateInterruptPriority+0x80>)
 8008c60:	681b      	ldr	r3, [r3, #0]
 8008c62:	429a      	cmp	r2, r3
 8008c64:	d90b      	bls.n	8008c7e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8008c66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c6a:	f383 8811 	msr	BASEPRI, r3
 8008c6e:	f3bf 8f6f 	isb	sy
 8008c72:	f3bf 8f4f 	dsb	sy
 8008c76:	603b      	str	r3, [r7, #0]
}
 8008c78:	bf00      	nop
 8008c7a:	bf00      	nop
 8008c7c:	e7fd      	b.n	8008c7a <vPortValidateInterruptPriority+0x62>
	}
 8008c7e:	bf00      	nop
 8008c80:	3714      	adds	r7, #20
 8008c82:	46bd      	mov	sp, r7
 8008c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c88:	4770      	bx	lr
 8008c8a:	bf00      	nop
 8008c8c:	e000e3f0 	.word	0xe000e3f0
 8008c90:	20000fd8 	.word	0x20000fd8
 8008c94:	e000ed0c 	.word	0xe000ed0c
 8008c98:	20000fdc 	.word	0x20000fdc

08008c9c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008c9c:	b580      	push	{r7, lr}
 8008c9e:	b08a      	sub	sp, #40	@ 0x28
 8008ca0:	af00      	add	r7, sp, #0
 8008ca2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008ca4:	2300      	movs	r3, #0
 8008ca6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008ca8:	f7fe fa58 	bl	800715c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008cac:	4b5c      	ldr	r3, [pc, #368]	@ (8008e20 <pvPortMalloc+0x184>)
 8008cae:	681b      	ldr	r3, [r3, #0]
 8008cb0:	2b00      	cmp	r3, #0
 8008cb2:	d101      	bne.n	8008cb8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008cb4:	f000 f924 	bl	8008f00 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008cb8:	4b5a      	ldr	r3, [pc, #360]	@ (8008e24 <pvPortMalloc+0x188>)
 8008cba:	681a      	ldr	r2, [r3, #0]
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	4013      	ands	r3, r2
 8008cc0:	2b00      	cmp	r3, #0
 8008cc2:	f040 8095 	bne.w	8008df0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	2b00      	cmp	r3, #0
 8008cca:	d01e      	beq.n	8008d0a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8008ccc:	2208      	movs	r2, #8
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	4413      	add	r3, r2
 8008cd2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	f003 0307 	and.w	r3, r3, #7
 8008cda:	2b00      	cmp	r3, #0
 8008cdc:	d015      	beq.n	8008d0a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	f023 0307 	bic.w	r3, r3, #7
 8008ce4:	3308      	adds	r3, #8
 8008ce6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	f003 0307 	and.w	r3, r3, #7
 8008cee:	2b00      	cmp	r3, #0
 8008cf0:	d00b      	beq.n	8008d0a <pvPortMalloc+0x6e>
	__asm volatile
 8008cf2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008cf6:	f383 8811 	msr	BASEPRI, r3
 8008cfa:	f3bf 8f6f 	isb	sy
 8008cfe:	f3bf 8f4f 	dsb	sy
 8008d02:	617b      	str	r3, [r7, #20]
}
 8008d04:	bf00      	nop
 8008d06:	bf00      	nop
 8008d08:	e7fd      	b.n	8008d06 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	2b00      	cmp	r3, #0
 8008d0e:	d06f      	beq.n	8008df0 <pvPortMalloc+0x154>
 8008d10:	4b45      	ldr	r3, [pc, #276]	@ (8008e28 <pvPortMalloc+0x18c>)
 8008d12:	681b      	ldr	r3, [r3, #0]
 8008d14:	687a      	ldr	r2, [r7, #4]
 8008d16:	429a      	cmp	r2, r3
 8008d18:	d86a      	bhi.n	8008df0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8008d1a:	4b44      	ldr	r3, [pc, #272]	@ (8008e2c <pvPortMalloc+0x190>)
 8008d1c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8008d1e:	4b43      	ldr	r3, [pc, #268]	@ (8008e2c <pvPortMalloc+0x190>)
 8008d20:	681b      	ldr	r3, [r3, #0]
 8008d22:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008d24:	e004      	b.n	8008d30 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8008d26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d28:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8008d2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d2c:	681b      	ldr	r3, [r3, #0]
 8008d2e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008d30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d32:	685b      	ldr	r3, [r3, #4]
 8008d34:	687a      	ldr	r2, [r7, #4]
 8008d36:	429a      	cmp	r2, r3
 8008d38:	d903      	bls.n	8008d42 <pvPortMalloc+0xa6>
 8008d3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d3c:	681b      	ldr	r3, [r3, #0]
 8008d3e:	2b00      	cmp	r3, #0
 8008d40:	d1f1      	bne.n	8008d26 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008d42:	4b37      	ldr	r3, [pc, #220]	@ (8008e20 <pvPortMalloc+0x184>)
 8008d44:	681b      	ldr	r3, [r3, #0]
 8008d46:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008d48:	429a      	cmp	r2, r3
 8008d4a:	d051      	beq.n	8008df0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008d4c:	6a3b      	ldr	r3, [r7, #32]
 8008d4e:	681b      	ldr	r3, [r3, #0]
 8008d50:	2208      	movs	r2, #8
 8008d52:	4413      	add	r3, r2
 8008d54:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008d56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d58:	681a      	ldr	r2, [r3, #0]
 8008d5a:	6a3b      	ldr	r3, [r7, #32]
 8008d5c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8008d5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d60:	685a      	ldr	r2, [r3, #4]
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	1ad2      	subs	r2, r2, r3
 8008d66:	2308      	movs	r3, #8
 8008d68:	005b      	lsls	r3, r3, #1
 8008d6a:	429a      	cmp	r2, r3
 8008d6c:	d920      	bls.n	8008db0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8008d6e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	4413      	add	r3, r2
 8008d74:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008d76:	69bb      	ldr	r3, [r7, #24]
 8008d78:	f003 0307 	and.w	r3, r3, #7
 8008d7c:	2b00      	cmp	r3, #0
 8008d7e:	d00b      	beq.n	8008d98 <pvPortMalloc+0xfc>
	__asm volatile
 8008d80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d84:	f383 8811 	msr	BASEPRI, r3
 8008d88:	f3bf 8f6f 	isb	sy
 8008d8c:	f3bf 8f4f 	dsb	sy
 8008d90:	613b      	str	r3, [r7, #16]
}
 8008d92:	bf00      	nop
 8008d94:	bf00      	nop
 8008d96:	e7fd      	b.n	8008d94 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008d98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d9a:	685a      	ldr	r2, [r3, #4]
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	1ad2      	subs	r2, r2, r3
 8008da0:	69bb      	ldr	r3, [r7, #24]
 8008da2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008da4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008da6:	687a      	ldr	r2, [r7, #4]
 8008da8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8008daa:	69b8      	ldr	r0, [r7, #24]
 8008dac:	f000 f90a 	bl	8008fc4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008db0:	4b1d      	ldr	r3, [pc, #116]	@ (8008e28 <pvPortMalloc+0x18c>)
 8008db2:	681a      	ldr	r2, [r3, #0]
 8008db4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008db6:	685b      	ldr	r3, [r3, #4]
 8008db8:	1ad3      	subs	r3, r2, r3
 8008dba:	4a1b      	ldr	r2, [pc, #108]	@ (8008e28 <pvPortMalloc+0x18c>)
 8008dbc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008dbe:	4b1a      	ldr	r3, [pc, #104]	@ (8008e28 <pvPortMalloc+0x18c>)
 8008dc0:	681a      	ldr	r2, [r3, #0]
 8008dc2:	4b1b      	ldr	r3, [pc, #108]	@ (8008e30 <pvPortMalloc+0x194>)
 8008dc4:	681b      	ldr	r3, [r3, #0]
 8008dc6:	429a      	cmp	r2, r3
 8008dc8:	d203      	bcs.n	8008dd2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008dca:	4b17      	ldr	r3, [pc, #92]	@ (8008e28 <pvPortMalloc+0x18c>)
 8008dcc:	681b      	ldr	r3, [r3, #0]
 8008dce:	4a18      	ldr	r2, [pc, #96]	@ (8008e30 <pvPortMalloc+0x194>)
 8008dd0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8008dd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008dd4:	685a      	ldr	r2, [r3, #4]
 8008dd6:	4b13      	ldr	r3, [pc, #76]	@ (8008e24 <pvPortMalloc+0x188>)
 8008dd8:	681b      	ldr	r3, [r3, #0]
 8008dda:	431a      	orrs	r2, r3
 8008ddc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008dde:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8008de0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008de2:	2200      	movs	r2, #0
 8008de4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8008de6:	4b13      	ldr	r3, [pc, #76]	@ (8008e34 <pvPortMalloc+0x198>)
 8008de8:	681b      	ldr	r3, [r3, #0]
 8008dea:	3301      	adds	r3, #1
 8008dec:	4a11      	ldr	r2, [pc, #68]	@ (8008e34 <pvPortMalloc+0x198>)
 8008dee:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8008df0:	f7fe f9c2 	bl	8007178 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008df4:	69fb      	ldr	r3, [r7, #28]
 8008df6:	f003 0307 	and.w	r3, r3, #7
 8008dfa:	2b00      	cmp	r3, #0
 8008dfc:	d00b      	beq.n	8008e16 <pvPortMalloc+0x17a>
	__asm volatile
 8008dfe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e02:	f383 8811 	msr	BASEPRI, r3
 8008e06:	f3bf 8f6f 	isb	sy
 8008e0a:	f3bf 8f4f 	dsb	sy
 8008e0e:	60fb      	str	r3, [r7, #12]
}
 8008e10:	bf00      	nop
 8008e12:	bf00      	nop
 8008e14:	e7fd      	b.n	8008e12 <pvPortMalloc+0x176>
	return pvReturn;
 8008e16:	69fb      	ldr	r3, [r7, #28]
}
 8008e18:	4618      	mov	r0, r3
 8008e1a:	3728      	adds	r7, #40	@ 0x28
 8008e1c:	46bd      	mov	sp, r7
 8008e1e:	bd80      	pop	{r7, pc}
 8008e20:	20002758 	.word	0x20002758
 8008e24:	2000276c 	.word	0x2000276c
 8008e28:	2000275c 	.word	0x2000275c
 8008e2c:	20002750 	.word	0x20002750
 8008e30:	20002760 	.word	0x20002760
 8008e34:	20002764 	.word	0x20002764

08008e38 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008e38:	b580      	push	{r7, lr}
 8008e3a:	b086      	sub	sp, #24
 8008e3c:	af00      	add	r7, sp, #0
 8008e3e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	2b00      	cmp	r3, #0
 8008e48:	d04f      	beq.n	8008eea <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8008e4a:	2308      	movs	r3, #8
 8008e4c:	425b      	negs	r3, r3
 8008e4e:	697a      	ldr	r2, [r7, #20]
 8008e50:	4413      	add	r3, r2
 8008e52:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8008e54:	697b      	ldr	r3, [r7, #20]
 8008e56:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008e58:	693b      	ldr	r3, [r7, #16]
 8008e5a:	685a      	ldr	r2, [r3, #4]
 8008e5c:	4b25      	ldr	r3, [pc, #148]	@ (8008ef4 <vPortFree+0xbc>)
 8008e5e:	681b      	ldr	r3, [r3, #0]
 8008e60:	4013      	ands	r3, r2
 8008e62:	2b00      	cmp	r3, #0
 8008e64:	d10b      	bne.n	8008e7e <vPortFree+0x46>
	__asm volatile
 8008e66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e6a:	f383 8811 	msr	BASEPRI, r3
 8008e6e:	f3bf 8f6f 	isb	sy
 8008e72:	f3bf 8f4f 	dsb	sy
 8008e76:	60fb      	str	r3, [r7, #12]
}
 8008e78:	bf00      	nop
 8008e7a:	bf00      	nop
 8008e7c:	e7fd      	b.n	8008e7a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008e7e:	693b      	ldr	r3, [r7, #16]
 8008e80:	681b      	ldr	r3, [r3, #0]
 8008e82:	2b00      	cmp	r3, #0
 8008e84:	d00b      	beq.n	8008e9e <vPortFree+0x66>
	__asm volatile
 8008e86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e8a:	f383 8811 	msr	BASEPRI, r3
 8008e8e:	f3bf 8f6f 	isb	sy
 8008e92:	f3bf 8f4f 	dsb	sy
 8008e96:	60bb      	str	r3, [r7, #8]
}
 8008e98:	bf00      	nop
 8008e9a:	bf00      	nop
 8008e9c:	e7fd      	b.n	8008e9a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8008e9e:	693b      	ldr	r3, [r7, #16]
 8008ea0:	685a      	ldr	r2, [r3, #4]
 8008ea2:	4b14      	ldr	r3, [pc, #80]	@ (8008ef4 <vPortFree+0xbc>)
 8008ea4:	681b      	ldr	r3, [r3, #0]
 8008ea6:	4013      	ands	r3, r2
 8008ea8:	2b00      	cmp	r3, #0
 8008eaa:	d01e      	beq.n	8008eea <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8008eac:	693b      	ldr	r3, [r7, #16]
 8008eae:	681b      	ldr	r3, [r3, #0]
 8008eb0:	2b00      	cmp	r3, #0
 8008eb2:	d11a      	bne.n	8008eea <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008eb4:	693b      	ldr	r3, [r7, #16]
 8008eb6:	685a      	ldr	r2, [r3, #4]
 8008eb8:	4b0e      	ldr	r3, [pc, #56]	@ (8008ef4 <vPortFree+0xbc>)
 8008eba:	681b      	ldr	r3, [r3, #0]
 8008ebc:	43db      	mvns	r3, r3
 8008ebe:	401a      	ands	r2, r3
 8008ec0:	693b      	ldr	r3, [r7, #16]
 8008ec2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008ec4:	f7fe f94a 	bl	800715c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8008ec8:	693b      	ldr	r3, [r7, #16]
 8008eca:	685a      	ldr	r2, [r3, #4]
 8008ecc:	4b0a      	ldr	r3, [pc, #40]	@ (8008ef8 <vPortFree+0xc0>)
 8008ece:	681b      	ldr	r3, [r3, #0]
 8008ed0:	4413      	add	r3, r2
 8008ed2:	4a09      	ldr	r2, [pc, #36]	@ (8008ef8 <vPortFree+0xc0>)
 8008ed4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8008ed6:	6938      	ldr	r0, [r7, #16]
 8008ed8:	f000 f874 	bl	8008fc4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8008edc:	4b07      	ldr	r3, [pc, #28]	@ (8008efc <vPortFree+0xc4>)
 8008ede:	681b      	ldr	r3, [r3, #0]
 8008ee0:	3301      	adds	r3, #1
 8008ee2:	4a06      	ldr	r2, [pc, #24]	@ (8008efc <vPortFree+0xc4>)
 8008ee4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8008ee6:	f7fe f947 	bl	8007178 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8008eea:	bf00      	nop
 8008eec:	3718      	adds	r7, #24
 8008eee:	46bd      	mov	sp, r7
 8008ef0:	bd80      	pop	{r7, pc}
 8008ef2:	bf00      	nop
 8008ef4:	2000276c 	.word	0x2000276c
 8008ef8:	2000275c 	.word	0x2000275c
 8008efc:	20002768 	.word	0x20002768

08008f00 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008f00:	b480      	push	{r7}
 8008f02:	b085      	sub	sp, #20
 8008f04:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8008f06:	f241 7370 	movw	r3, #6000	@ 0x1770
 8008f0a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8008f0c:	4b27      	ldr	r3, [pc, #156]	@ (8008fac <prvHeapInit+0xac>)
 8008f0e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008f10:	68fb      	ldr	r3, [r7, #12]
 8008f12:	f003 0307 	and.w	r3, r3, #7
 8008f16:	2b00      	cmp	r3, #0
 8008f18:	d00c      	beq.n	8008f34 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8008f1a:	68fb      	ldr	r3, [r7, #12]
 8008f1c:	3307      	adds	r3, #7
 8008f1e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008f20:	68fb      	ldr	r3, [r7, #12]
 8008f22:	f023 0307 	bic.w	r3, r3, #7
 8008f26:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8008f28:	68ba      	ldr	r2, [r7, #8]
 8008f2a:	68fb      	ldr	r3, [r7, #12]
 8008f2c:	1ad3      	subs	r3, r2, r3
 8008f2e:	4a1f      	ldr	r2, [pc, #124]	@ (8008fac <prvHeapInit+0xac>)
 8008f30:	4413      	add	r3, r2
 8008f32:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008f34:	68fb      	ldr	r3, [r7, #12]
 8008f36:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008f38:	4a1d      	ldr	r2, [pc, #116]	@ (8008fb0 <prvHeapInit+0xb0>)
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8008f3e:	4b1c      	ldr	r3, [pc, #112]	@ (8008fb0 <prvHeapInit+0xb0>)
 8008f40:	2200      	movs	r2, #0
 8008f42:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	68ba      	ldr	r2, [r7, #8]
 8008f48:	4413      	add	r3, r2
 8008f4a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8008f4c:	2208      	movs	r2, #8
 8008f4e:	68fb      	ldr	r3, [r7, #12]
 8008f50:	1a9b      	subs	r3, r3, r2
 8008f52:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008f54:	68fb      	ldr	r3, [r7, #12]
 8008f56:	f023 0307 	bic.w	r3, r3, #7
 8008f5a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8008f5c:	68fb      	ldr	r3, [r7, #12]
 8008f5e:	4a15      	ldr	r2, [pc, #84]	@ (8008fb4 <prvHeapInit+0xb4>)
 8008f60:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008f62:	4b14      	ldr	r3, [pc, #80]	@ (8008fb4 <prvHeapInit+0xb4>)
 8008f64:	681b      	ldr	r3, [r3, #0]
 8008f66:	2200      	movs	r2, #0
 8008f68:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8008f6a:	4b12      	ldr	r3, [pc, #72]	@ (8008fb4 <prvHeapInit+0xb4>)
 8008f6c:	681b      	ldr	r3, [r3, #0]
 8008f6e:	2200      	movs	r2, #0
 8008f70:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8008f76:	683b      	ldr	r3, [r7, #0]
 8008f78:	68fa      	ldr	r2, [r7, #12]
 8008f7a:	1ad2      	subs	r2, r2, r3
 8008f7c:	683b      	ldr	r3, [r7, #0]
 8008f7e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008f80:	4b0c      	ldr	r3, [pc, #48]	@ (8008fb4 <prvHeapInit+0xb4>)
 8008f82:	681a      	ldr	r2, [r3, #0]
 8008f84:	683b      	ldr	r3, [r7, #0]
 8008f86:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008f88:	683b      	ldr	r3, [r7, #0]
 8008f8a:	685b      	ldr	r3, [r3, #4]
 8008f8c:	4a0a      	ldr	r2, [pc, #40]	@ (8008fb8 <prvHeapInit+0xb8>)
 8008f8e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008f90:	683b      	ldr	r3, [r7, #0]
 8008f92:	685b      	ldr	r3, [r3, #4]
 8008f94:	4a09      	ldr	r2, [pc, #36]	@ (8008fbc <prvHeapInit+0xbc>)
 8008f96:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8008f98:	4b09      	ldr	r3, [pc, #36]	@ (8008fc0 <prvHeapInit+0xc0>)
 8008f9a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8008f9e:	601a      	str	r2, [r3, #0]
}
 8008fa0:	bf00      	nop
 8008fa2:	3714      	adds	r7, #20
 8008fa4:	46bd      	mov	sp, r7
 8008fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008faa:	4770      	bx	lr
 8008fac:	20000fe0 	.word	0x20000fe0
 8008fb0:	20002750 	.word	0x20002750
 8008fb4:	20002758 	.word	0x20002758
 8008fb8:	20002760 	.word	0x20002760
 8008fbc:	2000275c 	.word	0x2000275c
 8008fc0:	2000276c 	.word	0x2000276c

08008fc4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008fc4:	b480      	push	{r7}
 8008fc6:	b085      	sub	sp, #20
 8008fc8:	af00      	add	r7, sp, #0
 8008fca:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008fcc:	4b28      	ldr	r3, [pc, #160]	@ (8009070 <prvInsertBlockIntoFreeList+0xac>)
 8008fce:	60fb      	str	r3, [r7, #12]
 8008fd0:	e002      	b.n	8008fd8 <prvInsertBlockIntoFreeList+0x14>
 8008fd2:	68fb      	ldr	r3, [r7, #12]
 8008fd4:	681b      	ldr	r3, [r3, #0]
 8008fd6:	60fb      	str	r3, [r7, #12]
 8008fd8:	68fb      	ldr	r3, [r7, #12]
 8008fda:	681b      	ldr	r3, [r3, #0]
 8008fdc:	687a      	ldr	r2, [r7, #4]
 8008fde:	429a      	cmp	r2, r3
 8008fe0:	d8f7      	bhi.n	8008fd2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8008fe2:	68fb      	ldr	r3, [r7, #12]
 8008fe4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8008fe6:	68fb      	ldr	r3, [r7, #12]
 8008fe8:	685b      	ldr	r3, [r3, #4]
 8008fea:	68ba      	ldr	r2, [r7, #8]
 8008fec:	4413      	add	r3, r2
 8008fee:	687a      	ldr	r2, [r7, #4]
 8008ff0:	429a      	cmp	r2, r3
 8008ff2:	d108      	bne.n	8009006 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008ff4:	68fb      	ldr	r3, [r7, #12]
 8008ff6:	685a      	ldr	r2, [r3, #4]
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	685b      	ldr	r3, [r3, #4]
 8008ffc:	441a      	add	r2, r3
 8008ffe:	68fb      	ldr	r3, [r7, #12]
 8009000:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8009002:	68fb      	ldr	r3, [r7, #12]
 8009004:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	685b      	ldr	r3, [r3, #4]
 800900e:	68ba      	ldr	r2, [r7, #8]
 8009010:	441a      	add	r2, r3
 8009012:	68fb      	ldr	r3, [r7, #12]
 8009014:	681b      	ldr	r3, [r3, #0]
 8009016:	429a      	cmp	r2, r3
 8009018:	d118      	bne.n	800904c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800901a:	68fb      	ldr	r3, [r7, #12]
 800901c:	681a      	ldr	r2, [r3, #0]
 800901e:	4b15      	ldr	r3, [pc, #84]	@ (8009074 <prvInsertBlockIntoFreeList+0xb0>)
 8009020:	681b      	ldr	r3, [r3, #0]
 8009022:	429a      	cmp	r2, r3
 8009024:	d00d      	beq.n	8009042 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	685a      	ldr	r2, [r3, #4]
 800902a:	68fb      	ldr	r3, [r7, #12]
 800902c:	681b      	ldr	r3, [r3, #0]
 800902e:	685b      	ldr	r3, [r3, #4]
 8009030:	441a      	add	r2, r3
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8009036:	68fb      	ldr	r3, [r7, #12]
 8009038:	681b      	ldr	r3, [r3, #0]
 800903a:	681a      	ldr	r2, [r3, #0]
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	601a      	str	r2, [r3, #0]
 8009040:	e008      	b.n	8009054 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8009042:	4b0c      	ldr	r3, [pc, #48]	@ (8009074 <prvInsertBlockIntoFreeList+0xb0>)
 8009044:	681a      	ldr	r2, [r3, #0]
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	601a      	str	r2, [r3, #0]
 800904a:	e003      	b.n	8009054 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800904c:	68fb      	ldr	r3, [r7, #12]
 800904e:	681a      	ldr	r2, [r3, #0]
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8009054:	68fa      	ldr	r2, [r7, #12]
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	429a      	cmp	r2, r3
 800905a:	d002      	beq.n	8009062 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800905c:	68fb      	ldr	r3, [r7, #12]
 800905e:	687a      	ldr	r2, [r7, #4]
 8009060:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009062:	bf00      	nop
 8009064:	3714      	adds	r7, #20
 8009066:	46bd      	mov	sp, r7
 8009068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800906c:	4770      	bx	lr
 800906e:	bf00      	nop
 8009070:	20002750 	.word	0x20002750
 8009074:	20002758 	.word	0x20002758

08009078 <memset>:
 8009078:	4402      	add	r2, r0
 800907a:	4603      	mov	r3, r0
 800907c:	4293      	cmp	r3, r2
 800907e:	d100      	bne.n	8009082 <memset+0xa>
 8009080:	4770      	bx	lr
 8009082:	f803 1b01 	strb.w	r1, [r3], #1
 8009086:	e7f9      	b.n	800907c <memset+0x4>

08009088 <_reclaim_reent>:
 8009088:	4b2d      	ldr	r3, [pc, #180]	@ (8009140 <_reclaim_reent+0xb8>)
 800908a:	681b      	ldr	r3, [r3, #0]
 800908c:	4283      	cmp	r3, r0
 800908e:	b570      	push	{r4, r5, r6, lr}
 8009090:	4604      	mov	r4, r0
 8009092:	d053      	beq.n	800913c <_reclaim_reent+0xb4>
 8009094:	69c3      	ldr	r3, [r0, #28]
 8009096:	b31b      	cbz	r3, 80090e0 <_reclaim_reent+0x58>
 8009098:	68db      	ldr	r3, [r3, #12]
 800909a:	b163      	cbz	r3, 80090b6 <_reclaim_reent+0x2e>
 800909c:	2500      	movs	r5, #0
 800909e:	69e3      	ldr	r3, [r4, #28]
 80090a0:	68db      	ldr	r3, [r3, #12]
 80090a2:	5959      	ldr	r1, [r3, r5]
 80090a4:	b9b1      	cbnz	r1, 80090d4 <_reclaim_reent+0x4c>
 80090a6:	3504      	adds	r5, #4
 80090a8:	2d80      	cmp	r5, #128	@ 0x80
 80090aa:	d1f8      	bne.n	800909e <_reclaim_reent+0x16>
 80090ac:	69e3      	ldr	r3, [r4, #28]
 80090ae:	4620      	mov	r0, r4
 80090b0:	68d9      	ldr	r1, [r3, #12]
 80090b2:	f000 f87b 	bl	80091ac <_free_r>
 80090b6:	69e3      	ldr	r3, [r4, #28]
 80090b8:	6819      	ldr	r1, [r3, #0]
 80090ba:	b111      	cbz	r1, 80090c2 <_reclaim_reent+0x3a>
 80090bc:	4620      	mov	r0, r4
 80090be:	f000 f875 	bl	80091ac <_free_r>
 80090c2:	69e3      	ldr	r3, [r4, #28]
 80090c4:	689d      	ldr	r5, [r3, #8]
 80090c6:	b15d      	cbz	r5, 80090e0 <_reclaim_reent+0x58>
 80090c8:	4629      	mov	r1, r5
 80090ca:	4620      	mov	r0, r4
 80090cc:	682d      	ldr	r5, [r5, #0]
 80090ce:	f000 f86d 	bl	80091ac <_free_r>
 80090d2:	e7f8      	b.n	80090c6 <_reclaim_reent+0x3e>
 80090d4:	680e      	ldr	r6, [r1, #0]
 80090d6:	4620      	mov	r0, r4
 80090d8:	f000 f868 	bl	80091ac <_free_r>
 80090dc:	4631      	mov	r1, r6
 80090de:	e7e1      	b.n	80090a4 <_reclaim_reent+0x1c>
 80090e0:	6961      	ldr	r1, [r4, #20]
 80090e2:	b111      	cbz	r1, 80090ea <_reclaim_reent+0x62>
 80090e4:	4620      	mov	r0, r4
 80090e6:	f000 f861 	bl	80091ac <_free_r>
 80090ea:	69e1      	ldr	r1, [r4, #28]
 80090ec:	b111      	cbz	r1, 80090f4 <_reclaim_reent+0x6c>
 80090ee:	4620      	mov	r0, r4
 80090f0:	f000 f85c 	bl	80091ac <_free_r>
 80090f4:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80090f6:	b111      	cbz	r1, 80090fe <_reclaim_reent+0x76>
 80090f8:	4620      	mov	r0, r4
 80090fa:	f000 f857 	bl	80091ac <_free_r>
 80090fe:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009100:	b111      	cbz	r1, 8009108 <_reclaim_reent+0x80>
 8009102:	4620      	mov	r0, r4
 8009104:	f000 f852 	bl	80091ac <_free_r>
 8009108:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800910a:	b111      	cbz	r1, 8009112 <_reclaim_reent+0x8a>
 800910c:	4620      	mov	r0, r4
 800910e:	f000 f84d 	bl	80091ac <_free_r>
 8009112:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8009114:	b111      	cbz	r1, 800911c <_reclaim_reent+0x94>
 8009116:	4620      	mov	r0, r4
 8009118:	f000 f848 	bl	80091ac <_free_r>
 800911c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800911e:	b111      	cbz	r1, 8009126 <_reclaim_reent+0x9e>
 8009120:	4620      	mov	r0, r4
 8009122:	f000 f843 	bl	80091ac <_free_r>
 8009126:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8009128:	b111      	cbz	r1, 8009130 <_reclaim_reent+0xa8>
 800912a:	4620      	mov	r0, r4
 800912c:	f000 f83e 	bl	80091ac <_free_r>
 8009130:	6a23      	ldr	r3, [r4, #32]
 8009132:	b11b      	cbz	r3, 800913c <_reclaim_reent+0xb4>
 8009134:	4620      	mov	r0, r4
 8009136:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800913a:	4718      	bx	r3
 800913c:	bd70      	pop	{r4, r5, r6, pc}
 800913e:	bf00      	nop
 8009140:	20000028 	.word	0x20000028

08009144 <__libc_init_array>:
 8009144:	b570      	push	{r4, r5, r6, lr}
 8009146:	4d0d      	ldr	r5, [pc, #52]	@ (800917c <__libc_init_array+0x38>)
 8009148:	4c0d      	ldr	r4, [pc, #52]	@ (8009180 <__libc_init_array+0x3c>)
 800914a:	1b64      	subs	r4, r4, r5
 800914c:	10a4      	asrs	r4, r4, #2
 800914e:	2600      	movs	r6, #0
 8009150:	42a6      	cmp	r6, r4
 8009152:	d109      	bne.n	8009168 <__libc_init_array+0x24>
 8009154:	4d0b      	ldr	r5, [pc, #44]	@ (8009184 <__libc_init_array+0x40>)
 8009156:	4c0c      	ldr	r4, [pc, #48]	@ (8009188 <__libc_init_array+0x44>)
 8009158:	f000 f87e 	bl	8009258 <_init>
 800915c:	1b64      	subs	r4, r4, r5
 800915e:	10a4      	asrs	r4, r4, #2
 8009160:	2600      	movs	r6, #0
 8009162:	42a6      	cmp	r6, r4
 8009164:	d105      	bne.n	8009172 <__libc_init_array+0x2e>
 8009166:	bd70      	pop	{r4, r5, r6, pc}
 8009168:	f855 3b04 	ldr.w	r3, [r5], #4
 800916c:	4798      	blx	r3
 800916e:	3601      	adds	r6, #1
 8009170:	e7ee      	b.n	8009150 <__libc_init_array+0xc>
 8009172:	f855 3b04 	ldr.w	r3, [r5], #4
 8009176:	4798      	blx	r3
 8009178:	3601      	adds	r6, #1
 800917a:	e7f2      	b.n	8009162 <__libc_init_array+0x1e>
 800917c:	080094a8 	.word	0x080094a8
 8009180:	080094a8 	.word	0x080094a8
 8009184:	080094a8 	.word	0x080094a8
 8009188:	080094ac 	.word	0x080094ac

0800918c <__retarget_lock_acquire_recursive>:
 800918c:	4770      	bx	lr

0800918e <__retarget_lock_release_recursive>:
 800918e:	4770      	bx	lr

08009190 <memcpy>:
 8009190:	440a      	add	r2, r1
 8009192:	4291      	cmp	r1, r2
 8009194:	f100 33ff 	add.w	r3, r0, #4294967295
 8009198:	d100      	bne.n	800919c <memcpy+0xc>
 800919a:	4770      	bx	lr
 800919c:	b510      	push	{r4, lr}
 800919e:	f811 4b01 	ldrb.w	r4, [r1], #1
 80091a2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80091a6:	4291      	cmp	r1, r2
 80091a8:	d1f9      	bne.n	800919e <memcpy+0xe>
 80091aa:	bd10      	pop	{r4, pc}

080091ac <_free_r>:
 80091ac:	b538      	push	{r3, r4, r5, lr}
 80091ae:	4605      	mov	r5, r0
 80091b0:	2900      	cmp	r1, #0
 80091b2:	d041      	beq.n	8009238 <_free_r+0x8c>
 80091b4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80091b8:	1f0c      	subs	r4, r1, #4
 80091ba:	2b00      	cmp	r3, #0
 80091bc:	bfb8      	it	lt
 80091be:	18e4      	addlt	r4, r4, r3
 80091c0:	f000 f83e 	bl	8009240 <__malloc_lock>
 80091c4:	4a1d      	ldr	r2, [pc, #116]	@ (800923c <_free_r+0x90>)
 80091c6:	6813      	ldr	r3, [r2, #0]
 80091c8:	b933      	cbnz	r3, 80091d8 <_free_r+0x2c>
 80091ca:	6063      	str	r3, [r4, #4]
 80091cc:	6014      	str	r4, [r2, #0]
 80091ce:	4628      	mov	r0, r5
 80091d0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80091d4:	f000 b83a 	b.w	800924c <__malloc_unlock>
 80091d8:	42a3      	cmp	r3, r4
 80091da:	d908      	bls.n	80091ee <_free_r+0x42>
 80091dc:	6820      	ldr	r0, [r4, #0]
 80091de:	1821      	adds	r1, r4, r0
 80091e0:	428b      	cmp	r3, r1
 80091e2:	bf01      	itttt	eq
 80091e4:	6819      	ldreq	r1, [r3, #0]
 80091e6:	685b      	ldreq	r3, [r3, #4]
 80091e8:	1809      	addeq	r1, r1, r0
 80091ea:	6021      	streq	r1, [r4, #0]
 80091ec:	e7ed      	b.n	80091ca <_free_r+0x1e>
 80091ee:	461a      	mov	r2, r3
 80091f0:	685b      	ldr	r3, [r3, #4]
 80091f2:	b10b      	cbz	r3, 80091f8 <_free_r+0x4c>
 80091f4:	42a3      	cmp	r3, r4
 80091f6:	d9fa      	bls.n	80091ee <_free_r+0x42>
 80091f8:	6811      	ldr	r1, [r2, #0]
 80091fa:	1850      	adds	r0, r2, r1
 80091fc:	42a0      	cmp	r0, r4
 80091fe:	d10b      	bne.n	8009218 <_free_r+0x6c>
 8009200:	6820      	ldr	r0, [r4, #0]
 8009202:	4401      	add	r1, r0
 8009204:	1850      	adds	r0, r2, r1
 8009206:	4283      	cmp	r3, r0
 8009208:	6011      	str	r1, [r2, #0]
 800920a:	d1e0      	bne.n	80091ce <_free_r+0x22>
 800920c:	6818      	ldr	r0, [r3, #0]
 800920e:	685b      	ldr	r3, [r3, #4]
 8009210:	6053      	str	r3, [r2, #4]
 8009212:	4408      	add	r0, r1
 8009214:	6010      	str	r0, [r2, #0]
 8009216:	e7da      	b.n	80091ce <_free_r+0x22>
 8009218:	d902      	bls.n	8009220 <_free_r+0x74>
 800921a:	230c      	movs	r3, #12
 800921c:	602b      	str	r3, [r5, #0]
 800921e:	e7d6      	b.n	80091ce <_free_r+0x22>
 8009220:	6820      	ldr	r0, [r4, #0]
 8009222:	1821      	adds	r1, r4, r0
 8009224:	428b      	cmp	r3, r1
 8009226:	bf04      	itt	eq
 8009228:	6819      	ldreq	r1, [r3, #0]
 800922a:	685b      	ldreq	r3, [r3, #4]
 800922c:	6063      	str	r3, [r4, #4]
 800922e:	bf04      	itt	eq
 8009230:	1809      	addeq	r1, r1, r0
 8009232:	6021      	streq	r1, [r4, #0]
 8009234:	6054      	str	r4, [r2, #4]
 8009236:	e7ca      	b.n	80091ce <_free_r+0x22>
 8009238:	bd38      	pop	{r3, r4, r5, pc}
 800923a:	bf00      	nop
 800923c:	200028ac 	.word	0x200028ac

08009240 <__malloc_lock>:
 8009240:	4801      	ldr	r0, [pc, #4]	@ (8009248 <__malloc_lock+0x8>)
 8009242:	f7ff bfa3 	b.w	800918c <__retarget_lock_acquire_recursive>
 8009246:	bf00      	nop
 8009248:	200028a8 	.word	0x200028a8

0800924c <__malloc_unlock>:
 800924c:	4801      	ldr	r0, [pc, #4]	@ (8009254 <__malloc_unlock+0x8>)
 800924e:	f7ff bf9e 	b.w	800918e <__retarget_lock_release_recursive>
 8009252:	bf00      	nop
 8009254:	200028a8 	.word	0x200028a8

08009258 <_init>:
 8009258:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800925a:	bf00      	nop
 800925c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800925e:	bc08      	pop	{r3}
 8009260:	469e      	mov	lr, r3
 8009262:	4770      	bx	lr

08009264 <_fini>:
 8009264:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009266:	bf00      	nop
 8009268:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800926a:	bc08      	pop	{r3}
 800926c:	469e      	mov	lr, r3
 800926e:	4770      	bx	lr
