#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Jun  9 20:21:45 2020
# Process ID: 11192
# Current directory: C:/CR/ECBEncoder/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14868 C:\CR\ECBEncoder\project_1\project_1.xpr
# Log file: C:/CR/ECBEncoder/project_1/vivado.log
# Journal file: C:/CR/ECBEncoder/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/CR/ECBEncoder/project_1/project_1.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/mb_design.bd}
regenerate_bd_layout
regenerate_bd_layout
set_property location {6 1520 707} [get_bd_cells microblaze_0]
set_property location {6 1311 689} [get_bd_cells microblaze_0]
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.C_USE_ICACHE {0} CONFIG.C_ADDR_TAG_BITS {0} CONFIG.C_USE_DCACHE {0} CONFIG.C_DCACHE_ADDR_TAG {0}] [get_bd_cells microblaze_0]
delete_bd_objs [get_bd_intf_nets microblaze_0_M_AXI_DC] [get_bd_intf_nets microblaze_0_M_AXI_IC]
endgroup
startgroup
set_property -dict [list CONFIG.NUM_SI {1} CONFIG.NUM_MI {8}] [get_bd_cells microblaze_0_axi_periph]
endgroup
set_property range 8K [get_bd_addr_segs {microblaze_0/Data/SEG_axi_gpio_buttons_Reg}]
set_property range 8K [get_bd_addr_segs {microblaze_0/Data/SEG_axi_gpio_display_Reg}]
set_property range 8K [get_bd_addr_segs {microblaze_0/Data/SEG_axi_uartlite_0_Reg}]
set_property range 8K [get_bd_addr_segs {microblaze_0/Data/SEG_axi_timer_0_Reg}]
set_property range 16K [get_bd_addr_segs {microblaze_0/Data/SEG_axi_gpio_switches_Reg}]
set_property range 4K [get_bd_addr_segs {microblaze_0/Data/SEG_axi_gpio_switches_Reg}]
set_property range 8K [get_bd_addr_segs {microblaze_0/Data/SEG_axi_gpio_switches_Reg}]
set_property range 8K [get_bd_addr_segs {microblaze_0/Data/SEG_axi_gpio_leds_Reg}]
set_property range 8K [get_bd_addr_segs {microblaze_0/Data/SEG_microblaze_0_axi_intc_Reg}]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0
endgroup
set_property location {6 1749 618} [get_bd_cells microblaze_0_axi_intc]
undo
set_property location {5 1355 -196} [get_bd_cells axi_dma_0]
set_property -dict [list CONFIG.c_include_sg {0} CONFIG.c_sg_include_stscntrl_strm {0}] [get_bd_cells axi_dma_0]
set_property location {5 1299 -195} [get_bd_cells axi_dma_0]
regenerate_bd_layout
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/clk_wiz_1/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/axi_dma_0/M_AXI_MM2S} Slave {/axi_emc_0/S_AXI_MEM} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_dma_0/M_AXI_MM2S]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/clk_wiz_1/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/axi_dma_0/M_AXI_S2MM} Slave {/axi_emc_0/S_AXI_MEM} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_dma_0/M_AXI_S2MM]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_dma_0/S_AXI_LITE} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_dma_0/S_AXI_LITE]
endgroup
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.NUM_PORTS {7}] [get_bd_cells microblaze_0_xlconcat]
endgroup
connect_bd_net [get_bd_pins axi_dma_0/mm2s_introut] [get_bd_pins microblaze_0_xlconcat/In5]
connect_bd_net [get_bd_pins axi_dma_0/s2mm_introut] [get_bd_pins microblaze_0_xlconcat/In6]
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 axis_data_fifo_0
endgroup
delete_bd_objs [get_bd_intf_nets axi_dma_0_M_AXIS_MM2S]
set_property -dict [list CONFIG.FIFO_DEPTH {4096}] [get_bd_cells axis_data_fifo_0]
connect_bd_net [get_bd_pins axi_dma_0/mm2s_prmry_reset_out_n] [get_bd_pins axis_data_fifo_0/s_axis_aresetn]
delete_bd_objs [get_bd_nets axi_dma_0_mm2s_prmry_reset_out_n]
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S] [get_bd_intf_pins axis_data_fifo_0/S_AXIS]
connect_bd_intf_net [get_bd_intf_pins axis_data_fifo_0/M_AXIS] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_1/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axis_data_fifo_0/s_axis_aclk]
regenerate_bd_layout
save_bd_design
reset_run synth_1
reset_run mb_design_xbar_0_synth_1
reset_run mb_design_microblaze_0_1_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_run impl_1
open_bd_design {C:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/mb_design.bd}
create_peripheral xilinx.com user ECB_Custom 1.0 -dir C:/CR/ECBEncoder/project_1/../ip_repo
add_peripheral_interface M00_AXIS -interface_mode master -axi_type stream [ipx::find_open_core xilinx.com:user:ECB_Custom:1.0]
add_peripheral_interface S00_AXIS -interface_mode slave -axi_type stream [ipx::find_open_core xilinx.com:user:ECB_Custom:1.0]
generate_peripheral [ipx::find_open_core xilinx.com:user:ECB_Custom:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:ECB_Custom:1.0]
set_property  ip_repo_paths  C:/CR/ECBEncoder/project_1/../ip_repo/ECB_Custom_1.0 [current_project]
update_ip_catalog -rebuild
