#
# File created on Sat Sep 15 01:49:46 CDT 2018
#

Startpoint,Endpoint,DelayType,Slack,#Levels,#LUTs
accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/mem_reg/CLKARDCLK,accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/mem_reg/ENARDEN,max,2.007,3,2
accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/mem_reg/CLKARDCLK,accelerator/mem_ctrl_top/buffer_read/fifo_count_reg[10]/D,max,2.016,6,3
accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/mem_reg/CLKARDCLK,accelerator/mem_ctrl_top/buffer_read/fifo_count_reg[9]/D,max,2.050,6,3
accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/mem_reg/CLKARDCLK,accelerator/u_controller/FSM_sequential_state_reg[0]/CE,max,2.097,5,4
accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/mem_reg/CLKARDCLK,accelerator/u_controller/FSM_sequential_state_reg[1]/CE,max,2.097,5,4
accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/mem_reg/CLKARDCLK,accelerator/u_controller/FSM_sequential_state_reg[2]/CE,max,2.097,5,4
accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/mem_reg/CLKARDCLK,accelerator/mem_ctrl_top/buffer_read/mem_reg_bram_0/ENBWREN,max,2.163,3,2
accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/mem_reg/CLKARDCLK,accelerator/mem_ctrl_top/buffer_read/mem_reg_bram_1/ENBWREN,max,2.163,3,2
accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/mem_reg/CLKARDCLK,accelerator/mem_ctrl_top/buffer_read/fifo_count_reg[8]/D,max,2.164,5,3
accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/mem_reg/CLKARDCLK,accelerator/mem_ctrl_top/buffer_read/fifo_count_reg[6]/D,max,2.176,5,3
accelerator/PU_GEN[0].u_PU/PE_GENBLK[27].u_PE/pe_buffer/mem_reg_bram_0/CLKBWRCLK,accelerator/PU_GEN[0].u_PU/neuron_delay/din_delay_reg[2]/D,max,2.180,5,5
accelerator/PU_GEN[0].u_PU/PE_GENBLK[27].u_PE/pe_buffer/mem_reg_bram_0/CLKBWRCLK,accelerator/PU_GEN[0].u_PU/neuron_delay/din_delay_reg[0]/D,max,2.198,5,5
accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/mem_reg/CLKARDCLK,accelerator/mem_ctrl_top/buffer_read/fifo_count_reg[5]/D,max,2.208,5,3
accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/mem_reg/CLKARDCLK,accelerator/mem_ctrl_top/buffer_read/fifo_count_reg[7]/D,max,2.209,5,3
accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/mem_reg/CLKARDCLK,accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/fifo_count_reg[6]/D,max,2.240,5,3
accelerator/PU_GEN[0].u_PU/PE_GENBLK[27].u_PE/pe_buffer/mem_reg_bram_0/CLKBWRCLK,accelerator/PU_GEN[0].u_PU/neuron_delay/din_delay_reg[3]/D,max,2.243,5,5
accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/mem_reg/CLKARDCLK,accelerator/mem_ctrl_top/buffer_read/fifo_count_reg[4]/D,max,2.251,5,3
accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/mem_reg/CLKARDCLK,accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/fifo_count_reg[1]/CE,max,2.254,4,3
accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/mem_reg/CLKARDCLK,accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/fifo_count_reg[2]/CE,max,2.254,4,3
accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/mem_reg/CLKARDCLK,accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/fifo_count_reg[3]/CE,max,2.254,4,3
accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/mem_reg/CLKARDCLK,accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/fifo_count_reg[4]/CE,max,2.254,4,3
accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/mem_reg/CLKARDCLK,accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/fifo_count_reg[5]/CE,max,2.254,4,3
accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/mem_reg/CLKARDCLK,accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/fifo_count_reg[6]/CE,max,2.254,4,3
accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/mem_reg/CLKARDCLK,accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/fifo_count_reg[7]/CE,max,2.254,4,3
accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/mem_reg/CLKARDCLK,accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/fifo_count_reg[5]/D,max,2.272,5,3
accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/mem_reg/CLKARDCLK,accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/fifo_count_reg[7]/D,max,2.273,5,3
accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/mem_reg/CLKARDCLK,accelerator/mem_ctrl_top/buffer_read/fifo_count_reg[3]/D,max,2.275,5,3
accelerator/PU_GEN[0].u_PU/PE_GENBLK[27].u_PE/pe_buffer/mem_reg_bram_0/CLKBWRCLK,accelerator/PU_GEN[0].u_PU/neuron_delay/din_delay_reg[5]/D,max,2.297,5,5
accelerator/PU_GEN[0].u_PU/PE_GENBLK[27].u_PE/pe_buffer/mem_reg_bram_0/CLKBWRCLK,accelerator/PU_GEN[0].u_PU/neuron_delay/din_delay_reg[6]/D,max,2.300,5,5
accelerator/PU_GEN[0].u_PU/PE_GENBLK[27].u_PE/pe_buffer/mem_reg_bram_0/CLKBWRCLK,accelerator/PU_GEN[0].u_PU/neuron_delay/din_delay_reg[1]/D,max,2.301,5,5
accelerator/PU_GEN[0].u_PU/PE_GENBLK[28].u_PE/pe_buffer/mem_reg_bram_0/CLKBWRCLK,accelerator/PU_GEN[0].u_PU/neuron_delay/din_delay_reg[10]/D,max,2.304,5,5
accelerator/PU_GEN[0].u_PU/PE_GENBLK[28].u_PE/pe_buffer/mem_reg_bram_0/CLKBWRCLK,accelerator/PU_GEN[0].u_PU/neuron_delay/din_delay_reg[14]/D,max,2.307,5,5
accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/mem_reg/CLKARDCLK,accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/fifo_count_reg[4]/D,max,2.315,5,3
accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/mem_reg/CLKARDCLK,accelerator/mem_ctrl_top/buffer_read/fifo_count_reg[2]/D,max,2.329,5,3
accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/mem_reg/CLKARDCLK,accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/fifo_count_reg[3]/D,max,2.339,5,3
accelerator/PU_GEN[0].u_PU/PE_GENBLK[28].u_PE/pe_buffer/mem_reg_bram_0/CLKBWRCLK,accelerator/PU_GEN[0].u_PU/neuron_delay/din_delay_reg[7]/D,max,2.342,5,5
accelerator/PU_GEN[0].u_PU/PE_GENBLK[28].u_PE/pe_buffer/mem_reg_bram_0/CLKBWRCLK,accelerator/PU_GEN[0].u_PU/neuron_delay/din_delay_reg[11]/D,max,2.363,5,5
accelerator/PU_GEN[0].u_PU/PE_GENBLK[28].u_PE/pe_buffer/mem_reg_bram_0/CLKBWRCLK,accelerator/PU_GEN[0].u_PU/neuron_delay/din_delay_reg[8]/D,max,2.367,5,5
accelerator/PU_GEN[0].u_PU/PE_GENBLK[28].u_PE/pe_buffer/mem_reg_bram_0/CLKBWRCLK,accelerator/PU_GEN[0].u_PU/neuron_delay/din_delay_reg[13]/D,max,2.368,5,5
accelerator/PU_GEN[0].u_PU/PE_GENBLK[27].u_PE/pe_buffer/mem_reg_bram_0/CLKBWRCLK,accelerator/PU_GEN[0].u_PU/neuron_delay/din_delay_reg[4]/D,max,2.382,5,5
accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/mem_reg/CLKARDCLK,accelerator/mem_ctrl_top/buffer_read/fifo_count_reg[1]/D,max,2.382,5,3
accelerator/PU_GEN[0].u_PU/PE_GENBLK[28].u_PE/pe_buffer/mem_reg_bram_0/CLKBWRCLK,accelerator/PU_GEN[0].u_PU/neuron_delay/din_delay_reg[12]/D,max,2.383,5,5
accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/mem_reg/CLKARDCLK,accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/fifo_count_reg[2]/D,max,2.393,5,3
accelerator/PU_GEN[0].u_PU/PE_GENBLK[27].u_PE/pe_buffer/mem_reg_bram_0/CLKBWRCLK,accelerator/PU_GEN[0].u_PU/neuron_delay/din_delay_reg[9]/D,max,2.408,5,5
accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/mem_reg/CLKARDCLK,accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/fifo_count_reg[1]/D,max,2.446,5,3
accelerator/PU_GEN[0].u_PU/PE_GENBLK[28].u_PE/pe_buffer/mem_reg_bram_0/CLKBWRCLK,accelerator/PU_GEN[0].u_PU/neuron_delay/din_delay_reg[15]/D,max,2.448,5,5
accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/mem_reg/CLKARDCLK,accelerator/mem_ctrl_top/u_buffer_counter/rvalid_counter/COUNT_reg[0]/CE,max,2.452,3,2
accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/mem_reg/CLKARDCLK,accelerator/mem_ctrl_top/u_buffer_counter/rvalid_counter/COUNT_reg[10]/CE,max,2.452,3,2
accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/mem_reg/CLKARDCLK,accelerator/mem_ctrl_top/u_buffer_counter/rvalid_counter/COUNT_reg[11]/CE,max,2.452,3,2
accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/mem_reg/CLKARDCLK,accelerator/mem_ctrl_top/u_buffer_counter/rvalid_counter/COUNT_reg[12]/CE,max,2.452,3,2
accelerator/u_controller/THREAD_LOGIC[0].mask_reg[0]/C,accelerator/PU_GEN[0].u_PU/vg_mask_delay/din_delay_reg[0]_srl2___accelerator_u_controller_pe_flush_delay_REGISTER_STAGES_r/D,min,-0.065,0,0
accelerator/u_controller/THREAD_LOGIC[10].mask_reg[10]/C,accelerator/PU_GEN[0].u_PU/vg_mask_delay/din_delay_reg[10]_srl2___accelerator_u_controller_pe_flush_delay_REGISTER_STAGES_r/D,min,-0.065,0,0
accelerator/u_controller/THREAD_LOGIC[11].mask_reg[11]/C,accelerator/PU_GEN[0].u_PU/vg_mask_delay/din_delay_reg[11]_srl2___accelerator_u_controller_pe_flush_delay_REGISTER_STAGES_r/D,min,-0.065,0,0
accelerator/u_controller/THREAD_LOGIC[12].mask_reg[12]/C,accelerator/PU_GEN[0].u_PU/vg_mask_delay/din_delay_reg[12]_srl2___accelerator_u_controller_pe_flush_delay_REGISTER_STAGES_r/D,min,-0.065,0,0
accelerator/u_controller/THREAD_LOGIC[13].mask_reg[13]/C,accelerator/PU_GEN[0].u_PU/vg_mask_delay/din_delay_reg[13]_srl2___accelerator_u_controller_pe_flush_delay_REGISTER_STAGES_r/D,min,-0.065,0,0
accelerator/u_controller/THREAD_LOGIC[16].mask_reg[16]/C,accelerator/PU_GEN[0].u_PU/vg_mask_delay/din_delay_reg[16]_srl2___accelerator_u_controller_pe_flush_delay_REGISTER_STAGES_r/D,min,-0.065,0,0
accelerator/u_controller/THREAD_LOGIC[17].mask_reg[17]/C,accelerator/PU_GEN[0].u_PU/vg_mask_delay/din_delay_reg[17]_srl2___accelerator_u_controller_pe_flush_delay_REGISTER_STAGES_r/D,min,-0.065,0,0
accelerator/u_controller/THREAD_LOGIC[18].mask_reg[18]/C,accelerator/PU_GEN[0].u_PU/vg_mask_delay/din_delay_reg[18]_srl2___accelerator_u_controller_pe_flush_delay_REGISTER_STAGES_r/D,min,-0.065,0,0
accelerator/u_controller/THREAD_LOGIC[19].mask_reg[19]/C,accelerator/PU_GEN[0].u_PU/vg_mask_delay/din_delay_reg[19]_srl2___accelerator_u_controller_pe_flush_delay_REGISTER_STAGES_r/D,min,-0.065,0,0
accelerator/u_controller/THREAD_LOGIC[1].mask_reg[1]/C,accelerator/PU_GEN[0].u_PU/vg_mask_delay/din_delay_reg[1]_srl2___accelerator_u_controller_pe_flush_delay_REGISTER_STAGES_r/D,min,-0.065,0,0
accelerator/u_controller/THREAD_LOGIC[20].mask_reg[20]/C,accelerator/PU_GEN[0].u_PU/vg_mask_delay/din_delay_reg[20]_srl2___accelerator_u_controller_pe_flush_delay_REGISTER_STAGES_r/D,min,-0.065,0,0
accelerator/u_controller/THREAD_LOGIC[21].mask_reg[21]/C,accelerator/PU_GEN[0].u_PU/vg_mask_delay/din_delay_reg[21]_srl2___accelerator_u_controller_pe_flush_delay_REGISTER_STAGES_r/D,min,-0.065,0,0
accelerator/u_controller/THREAD_LOGIC[22].mask_reg[22]/C,accelerator/PU_GEN[0].u_PU/vg_mask_delay/din_delay_reg[22]_srl2___accelerator_u_controller_pe_flush_delay_REGISTER_STAGES_r/D,min,-0.065,0,0
accelerator/u_controller/THREAD_LOGIC[23].mask_reg[23]/C,accelerator/PU_GEN[0].u_PU/vg_mask_delay/din_delay_reg[23]_srl2___accelerator_u_controller_pe_flush_delay_REGISTER_STAGES_r/D,min,-0.065,0,0
accelerator/u_controller/THREAD_LOGIC[24].mask_reg[24]/C,accelerator/PU_GEN[0].u_PU/vg_mask_delay/din_delay_reg[24]_srl2___accelerator_u_controller_pe_flush_delay_REGISTER_STAGES_r/D,min,-0.065,0,0
accelerator/u_controller/THREAD_LOGIC[25].mask_reg[25]/C,accelerator/PU_GEN[0].u_PU/vg_mask_delay/din_delay_reg[25]_srl2___accelerator_u_controller_pe_flush_delay_REGISTER_STAGES_r/D,min,-0.065,0,0
accelerator/u_controller/THREAD_LOGIC[26].mask_reg[26]/C,accelerator/PU_GEN[0].u_PU/vg_mask_delay/din_delay_reg[26]_srl2___accelerator_u_controller_pe_flush_delay_REGISTER_STAGES_r/D,min,-0.065,0,0
accelerator/u_controller/THREAD_LOGIC[27].mask_reg[27]/C,accelerator/PU_GEN[0].u_PU/vg_mask_delay/din_delay_reg[27]_srl2___accelerator_u_controller_pe_flush_delay_REGISTER_STAGES_r/D,min,-0.065,0,0
accelerator/u_controller/THREAD_LOGIC[28].mask_reg[28]/C,accelerator/PU_GEN[0].u_PU/vg_mask_delay/din_delay_reg[28]_srl2___accelerator_u_controller_pe_flush_delay_REGISTER_STAGES_r/D,min,-0.065,0,0
accelerator/u_controller/THREAD_LOGIC[29].mask_reg[29]/C,accelerator/PU_GEN[0].u_PU/vg_mask_delay/din_delay_reg[29]_srl2___accelerator_u_controller_pe_flush_delay_REGISTER_STAGES_r/D,min,-0.065,0,0
accelerator/u_controller/THREAD_LOGIC[2].mask_reg[2]/C,accelerator/PU_GEN[0].u_PU/vg_mask_delay/din_delay_reg[2]_srl2___accelerator_u_controller_pe_flush_delay_REGISTER_STAGES_r/D,min,-0.065,0,0
accelerator/u_controller/THREAD_LOGIC[32].mask_reg[32]/C,accelerator/PU_GEN[0].u_PU/vg_mask_delay/din_delay_reg[32]_srl2___accelerator_u_controller_pe_flush_delay_REGISTER_STAGES_r/D,min,-0.065,0,0
accelerator/u_controller/THREAD_LOGIC[33].mask_reg[33]/C,accelerator/PU_GEN[0].u_PU/vg_mask_delay/din_delay_reg[33]_srl2___accelerator_u_controller_pe_flush_delay_REGISTER_STAGES_r/D,min,-0.065,0,0
accelerator/u_controller/THREAD_LOGIC[34].mask_reg[34]/C,accelerator/PU_GEN[0].u_PU/vg_mask_delay/din_delay_reg[34]_srl2___accelerator_u_controller_pe_flush_delay_REGISTER_STAGES_r/D,min,-0.065,0,0
accelerator/u_controller/THREAD_LOGIC[35].mask_reg[35]/C,accelerator/PU_GEN[0].u_PU/vg_mask_delay/din_delay_reg[35]_srl2___accelerator_u_controller_pe_flush_delay_REGISTER_STAGES_r/D,min,-0.065,0,0
accelerator/u_controller/THREAD_LOGIC[36].mask_reg[36]/C,accelerator/PU_GEN[0].u_PU/vg_mask_delay/din_delay_reg[36]_srl2___accelerator_u_controller_pe_flush_delay_REGISTER_STAGES_r/D,min,-0.065,0,0
accelerator/u_controller/THREAD_LOGIC[37].mask_reg[37]/C,accelerator/PU_GEN[0].u_PU/vg_mask_delay/din_delay_reg[37]_srl2___accelerator_u_controller_pe_flush_delay_REGISTER_STAGES_r/D,min,-0.065,0,0
accelerator/u_controller/THREAD_LOGIC[38].mask_reg[38]/C,accelerator/PU_GEN[0].u_PU/vg_mask_delay/din_delay_reg[38]_srl2___accelerator_u_controller_pe_flush_delay_REGISTER_STAGES_r/D,min,-0.065,0,0
accelerator/u_controller/THREAD_LOGIC[39].mask_reg[39]/C,accelerator/PU_GEN[0].u_PU/vg_mask_delay/din_delay_reg[39]_srl2___accelerator_u_controller_pe_flush_delay_REGISTER_STAGES_r/D,min,-0.065,0,0
accelerator/u_controller/THREAD_LOGIC[3].mask_reg[3]/C,accelerator/PU_GEN[0].u_PU/vg_mask_delay/din_delay_reg[3]_srl2___accelerator_u_controller_pe_flush_delay_REGISTER_STAGES_r/D,min,-0.065,0,0
accelerator/u_controller/THREAD_LOGIC[40].mask_reg[40]/C,accelerator/PU_GEN[0].u_PU/vg_mask_delay/din_delay_reg[40]_srl2___accelerator_u_controller_pe_flush_delay_REGISTER_STAGES_r/D,min,-0.065,0,0
accelerator/u_controller/THREAD_LOGIC[41].mask_reg[41]/C,accelerator/PU_GEN[0].u_PU/vg_mask_delay/din_delay_reg[41]_srl2___accelerator_u_controller_pe_flush_delay_REGISTER_STAGES_r/D,min,-0.065,0,0
accelerator/u_controller/THREAD_LOGIC[42].mask_reg[42]/C,accelerator/PU_GEN[0].u_PU/vg_mask_delay/din_delay_reg[42]_srl2___accelerator_u_controller_pe_flush_delay_REGISTER_STAGES_r/D,min,-0.065,0,0
accelerator/u_controller/THREAD_LOGIC[43].mask_reg[43]/C,accelerator/PU_GEN[0].u_PU/vg_mask_delay/din_delay_reg[43]_srl2___accelerator_u_controller_pe_flush_delay_REGISTER_STAGES_r/D,min,-0.065,0,0
accelerator/u_controller/THREAD_LOGIC[44].mask_reg[44]/C,accelerator/PU_GEN[0].u_PU/vg_mask_delay/din_delay_reg[44]_srl2___accelerator_u_controller_pe_flush_delay_REGISTER_STAGES_r/D,min,-0.065,0,0
accelerator/u_controller/THREAD_LOGIC[45].mask_reg[45]/C,accelerator/PU_GEN[0].u_PU/vg_mask_delay/din_delay_reg[45]_srl2___accelerator_u_controller_pe_flush_delay_REGISTER_STAGES_r/D,min,-0.065,0,0
accelerator/u_controller/THREAD_LOGIC[48].mask_reg[48]/C,accelerator/PU_GEN[0].u_PU/vg_mask_delay/din_delay_reg[48]_srl2___accelerator_u_controller_pe_flush_delay_REGISTER_STAGES_r/D,min,-0.065,0,0
accelerator/u_controller/THREAD_LOGIC[49].mask_reg[49]/C,accelerator/PU_GEN[0].u_PU/vg_mask_delay/din_delay_reg[49]_srl2___accelerator_u_controller_pe_flush_delay_REGISTER_STAGES_r/D,min,-0.065,0,0
accelerator/u_controller/THREAD_LOGIC[4].mask_reg[4]/C,accelerator/PU_GEN[0].u_PU/vg_mask_delay/din_delay_reg[4]_srl2___accelerator_u_controller_pe_flush_delay_REGISTER_STAGES_r/D,min,-0.065,0,0
accelerator/u_controller/THREAD_LOGIC[50].mask_reg[50]/C,accelerator/PU_GEN[0].u_PU/vg_mask_delay/din_delay_reg[50]_srl2___accelerator_u_controller_pe_flush_delay_REGISTER_STAGES_r/D,min,-0.065,0,0
accelerator/u_controller/THREAD_LOGIC[51].mask_reg[51]/C,accelerator/PU_GEN[0].u_PU/vg_mask_delay/din_delay_reg[51]_srl2___accelerator_u_controller_pe_flush_delay_REGISTER_STAGES_r/D,min,-0.065,0,0
accelerator/u_controller/THREAD_LOGIC[52].mask_reg[52]/C,accelerator/PU_GEN[0].u_PU/vg_mask_delay/din_delay_reg[52]_srl2___accelerator_u_controller_pe_flush_delay_REGISTER_STAGES_r/D,min,-0.065,0,0
accelerator/u_controller/THREAD_LOGIC[53].mask_reg[53]/C,accelerator/PU_GEN[0].u_PU/vg_mask_delay/din_delay_reg[53]_srl2___accelerator_u_controller_pe_flush_delay_REGISTER_STAGES_r/D,min,-0.065,0,0
accelerator/u_controller/THREAD_LOGIC[54].mask_reg[54]/C,accelerator/PU_GEN[0].u_PU/vg_mask_delay/din_delay_reg[54]_srl2___accelerator_u_controller_pe_flush_delay_REGISTER_STAGES_r/D,min,-0.065,0,0
accelerator/u_controller/THREAD_LOGIC[55].mask_reg[55]/C,accelerator/PU_GEN[0].u_PU/vg_mask_delay/din_delay_reg[55]_srl2___accelerator_u_controller_pe_flush_delay_REGISTER_STAGES_r/D,min,-0.065,0,0
accelerator/u_controller/THREAD_LOGIC[56].mask_reg[56]/C,accelerator/PU_GEN[0].u_PU/vg_mask_delay/din_delay_reg[56]_srl2___accelerator_u_controller_pe_flush_delay_REGISTER_STAGES_r/D,min,-0.065,0,0
accelerator/u_controller/THREAD_LOGIC[57].mask_reg[57]/C,accelerator/PU_GEN[0].u_PU/vg_mask_delay/din_delay_reg[57]_srl2___accelerator_u_controller_pe_flush_delay_REGISTER_STAGES_r/D,min,-0.065,0,0
accelerator/u_controller/THREAD_LOGIC[58].mask_reg[58]/C,accelerator/PU_GEN[0].u_PU/vg_mask_delay/din_delay_reg[58]_srl2___accelerator_u_controller_pe_flush_delay_REGISTER_STAGES_r/D,min,-0.065,0,0
accelerator/u_controller/THREAD_LOGIC[59].mask_reg[59]/C,accelerator/PU_GEN[0].u_PU/vg_mask_delay/din_delay_reg[59]_srl2___accelerator_u_controller_pe_flush_delay_REGISTER_STAGES_r/D,min,-0.065,0,0
accelerator/u_controller/THREAD_LOGIC[5].mask_reg[5]/C,accelerator/PU_GEN[0].u_PU/vg_mask_delay/din_delay_reg[5]_srl2___accelerator_u_controller_pe_flush_delay_REGISTER_STAGES_r/D,min,-0.065,0,0
