
zzum_ok.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bbac  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000530  0800bd50  0800bd50  0000cd50  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c280  0800c280  0000e1d8  2**0
                  CONTENTS
  4 .ARM          00000008  0800c280  0800c280  0000d280  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c288  0800c288  0000e1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c288  0800c288  0000d288  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c28c  0800c28c  0000d28c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  0800c290  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004c98  200001d8  0800c468  0000e1d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004e70  0800c468  0000ee70  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000e1d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b4e1  00000000  00000000  0000e208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003914  00000000  00000000  000296e9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001788  00000000  00000000  0002d000  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001269  00000000  00000000  0002e788  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018cab  00000000  00000000  0002f9f1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001acc8  00000000  00000000  0004869c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009c628  00000000  00000000  00063364  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000ff98c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000079d4  00000000  00000000  000ff9d0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004b  00000000  00000000  001073a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001d8 	.word	0x200001d8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800bd34 	.word	0x0800bd34

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001dc 	.word	0x200001dc
 80001dc:	0800bd34 	.word	0x0800bd34

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b9a0 	b.w	8000ff0 <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	@ (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	@ (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9d08      	ldr	r5, [sp, #32]
 8000d3a:	460c      	mov	r4, r1
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d14e      	bne.n	8000dde <__udivmoddi4+0xaa>
 8000d40:	4694      	mov	ip, r2
 8000d42:	458c      	cmp	ip, r1
 8000d44:	4686      	mov	lr, r0
 8000d46:	fab2 f282 	clz	r2, r2
 8000d4a:	d962      	bls.n	8000e12 <__udivmoddi4+0xde>
 8000d4c:	b14a      	cbz	r2, 8000d62 <__udivmoddi4+0x2e>
 8000d4e:	f1c2 0320 	rsb	r3, r2, #32
 8000d52:	4091      	lsls	r1, r2
 8000d54:	fa20 f303 	lsr.w	r3, r0, r3
 8000d58:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d5c:	4319      	orrs	r1, r3
 8000d5e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d62:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d66:	fa1f f68c 	uxth.w	r6, ip
 8000d6a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d6e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d72:	fb07 1114 	mls	r1, r7, r4, r1
 8000d76:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d7a:	fb04 f106 	mul.w	r1, r4, r6
 8000d7e:	4299      	cmp	r1, r3
 8000d80:	d90a      	bls.n	8000d98 <__udivmoddi4+0x64>
 8000d82:	eb1c 0303 	adds.w	r3, ip, r3
 8000d86:	f104 30ff 	add.w	r0, r4, #4294967295
 8000d8a:	f080 8112 	bcs.w	8000fb2 <__udivmoddi4+0x27e>
 8000d8e:	4299      	cmp	r1, r3
 8000d90:	f240 810f 	bls.w	8000fb2 <__udivmoddi4+0x27e>
 8000d94:	3c02      	subs	r4, #2
 8000d96:	4463      	add	r3, ip
 8000d98:	1a59      	subs	r1, r3, r1
 8000d9a:	fa1f f38e 	uxth.w	r3, lr
 8000d9e:	fbb1 f0f7 	udiv	r0, r1, r7
 8000da2:	fb07 1110 	mls	r1, r7, r0, r1
 8000da6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000daa:	fb00 f606 	mul.w	r6, r0, r6
 8000dae:	429e      	cmp	r6, r3
 8000db0:	d90a      	bls.n	8000dc8 <__udivmoddi4+0x94>
 8000db2:	eb1c 0303 	adds.w	r3, ip, r3
 8000db6:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dba:	f080 80fc 	bcs.w	8000fb6 <__udivmoddi4+0x282>
 8000dbe:	429e      	cmp	r6, r3
 8000dc0:	f240 80f9 	bls.w	8000fb6 <__udivmoddi4+0x282>
 8000dc4:	4463      	add	r3, ip
 8000dc6:	3802      	subs	r0, #2
 8000dc8:	1b9b      	subs	r3, r3, r6
 8000dca:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000dce:	2100      	movs	r1, #0
 8000dd0:	b11d      	cbz	r5, 8000dda <__udivmoddi4+0xa6>
 8000dd2:	40d3      	lsrs	r3, r2
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	e9c5 3200 	strd	r3, r2, [r5]
 8000dda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dde:	428b      	cmp	r3, r1
 8000de0:	d905      	bls.n	8000dee <__udivmoddi4+0xba>
 8000de2:	b10d      	cbz	r5, 8000de8 <__udivmoddi4+0xb4>
 8000de4:	e9c5 0100 	strd	r0, r1, [r5]
 8000de8:	2100      	movs	r1, #0
 8000dea:	4608      	mov	r0, r1
 8000dec:	e7f5      	b.n	8000dda <__udivmoddi4+0xa6>
 8000dee:	fab3 f183 	clz	r1, r3
 8000df2:	2900      	cmp	r1, #0
 8000df4:	d146      	bne.n	8000e84 <__udivmoddi4+0x150>
 8000df6:	42a3      	cmp	r3, r4
 8000df8:	d302      	bcc.n	8000e00 <__udivmoddi4+0xcc>
 8000dfa:	4290      	cmp	r0, r2
 8000dfc:	f0c0 80f0 	bcc.w	8000fe0 <__udivmoddi4+0x2ac>
 8000e00:	1a86      	subs	r6, r0, r2
 8000e02:	eb64 0303 	sbc.w	r3, r4, r3
 8000e06:	2001      	movs	r0, #1
 8000e08:	2d00      	cmp	r5, #0
 8000e0a:	d0e6      	beq.n	8000dda <__udivmoddi4+0xa6>
 8000e0c:	e9c5 6300 	strd	r6, r3, [r5]
 8000e10:	e7e3      	b.n	8000dda <__udivmoddi4+0xa6>
 8000e12:	2a00      	cmp	r2, #0
 8000e14:	f040 8090 	bne.w	8000f38 <__udivmoddi4+0x204>
 8000e18:	eba1 040c 	sub.w	r4, r1, ip
 8000e1c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e20:	fa1f f78c 	uxth.w	r7, ip
 8000e24:	2101      	movs	r1, #1
 8000e26:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e2a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e2e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e32:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e36:	fb07 f006 	mul.w	r0, r7, r6
 8000e3a:	4298      	cmp	r0, r3
 8000e3c:	d908      	bls.n	8000e50 <__udivmoddi4+0x11c>
 8000e3e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e42:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e46:	d202      	bcs.n	8000e4e <__udivmoddi4+0x11a>
 8000e48:	4298      	cmp	r0, r3
 8000e4a:	f200 80cd 	bhi.w	8000fe8 <__udivmoddi4+0x2b4>
 8000e4e:	4626      	mov	r6, r4
 8000e50:	1a1c      	subs	r4, r3, r0
 8000e52:	fa1f f38e 	uxth.w	r3, lr
 8000e56:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e5a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e5e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e62:	fb00 f707 	mul.w	r7, r0, r7
 8000e66:	429f      	cmp	r7, r3
 8000e68:	d908      	bls.n	8000e7c <__udivmoddi4+0x148>
 8000e6a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e6e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e72:	d202      	bcs.n	8000e7a <__udivmoddi4+0x146>
 8000e74:	429f      	cmp	r7, r3
 8000e76:	f200 80b0 	bhi.w	8000fda <__udivmoddi4+0x2a6>
 8000e7a:	4620      	mov	r0, r4
 8000e7c:	1bdb      	subs	r3, r3, r7
 8000e7e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e82:	e7a5      	b.n	8000dd0 <__udivmoddi4+0x9c>
 8000e84:	f1c1 0620 	rsb	r6, r1, #32
 8000e88:	408b      	lsls	r3, r1
 8000e8a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e8e:	431f      	orrs	r7, r3
 8000e90:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e94:	fa04 f301 	lsl.w	r3, r4, r1
 8000e98:	ea43 030c 	orr.w	r3, r3, ip
 8000e9c:	40f4      	lsrs	r4, r6
 8000e9e:	fa00 f801 	lsl.w	r8, r0, r1
 8000ea2:	0c38      	lsrs	r0, r7, #16
 8000ea4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000ea8:	fbb4 fef0 	udiv	lr, r4, r0
 8000eac:	fa1f fc87 	uxth.w	ip, r7
 8000eb0:	fb00 441e 	mls	r4, r0, lr, r4
 8000eb4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000eb8:	fb0e f90c 	mul.w	r9, lr, ip
 8000ebc:	45a1      	cmp	r9, r4
 8000ebe:	fa02 f201 	lsl.w	r2, r2, r1
 8000ec2:	d90a      	bls.n	8000eda <__udivmoddi4+0x1a6>
 8000ec4:	193c      	adds	r4, r7, r4
 8000ec6:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000eca:	f080 8084 	bcs.w	8000fd6 <__udivmoddi4+0x2a2>
 8000ece:	45a1      	cmp	r9, r4
 8000ed0:	f240 8081 	bls.w	8000fd6 <__udivmoddi4+0x2a2>
 8000ed4:	f1ae 0e02 	sub.w	lr, lr, #2
 8000ed8:	443c      	add	r4, r7
 8000eda:	eba4 0409 	sub.w	r4, r4, r9
 8000ede:	fa1f f983 	uxth.w	r9, r3
 8000ee2:	fbb4 f3f0 	udiv	r3, r4, r0
 8000ee6:	fb00 4413 	mls	r4, r0, r3, r4
 8000eea:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000eee:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ef2:	45a4      	cmp	ip, r4
 8000ef4:	d907      	bls.n	8000f06 <__udivmoddi4+0x1d2>
 8000ef6:	193c      	adds	r4, r7, r4
 8000ef8:	f103 30ff 	add.w	r0, r3, #4294967295
 8000efc:	d267      	bcs.n	8000fce <__udivmoddi4+0x29a>
 8000efe:	45a4      	cmp	ip, r4
 8000f00:	d965      	bls.n	8000fce <__udivmoddi4+0x29a>
 8000f02:	3b02      	subs	r3, #2
 8000f04:	443c      	add	r4, r7
 8000f06:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f0a:	fba0 9302 	umull	r9, r3, r0, r2
 8000f0e:	eba4 040c 	sub.w	r4, r4, ip
 8000f12:	429c      	cmp	r4, r3
 8000f14:	46ce      	mov	lr, r9
 8000f16:	469c      	mov	ip, r3
 8000f18:	d351      	bcc.n	8000fbe <__udivmoddi4+0x28a>
 8000f1a:	d04e      	beq.n	8000fba <__udivmoddi4+0x286>
 8000f1c:	b155      	cbz	r5, 8000f34 <__udivmoddi4+0x200>
 8000f1e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f22:	eb64 040c 	sbc.w	r4, r4, ip
 8000f26:	fa04 f606 	lsl.w	r6, r4, r6
 8000f2a:	40cb      	lsrs	r3, r1
 8000f2c:	431e      	orrs	r6, r3
 8000f2e:	40cc      	lsrs	r4, r1
 8000f30:	e9c5 6400 	strd	r6, r4, [r5]
 8000f34:	2100      	movs	r1, #0
 8000f36:	e750      	b.n	8000dda <__udivmoddi4+0xa6>
 8000f38:	f1c2 0320 	rsb	r3, r2, #32
 8000f3c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f40:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f44:	fa24 f303 	lsr.w	r3, r4, r3
 8000f48:	4094      	lsls	r4, r2
 8000f4a:	430c      	orrs	r4, r1
 8000f4c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f50:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f54:	fa1f f78c 	uxth.w	r7, ip
 8000f58:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f5c:	fb08 3110 	mls	r1, r8, r0, r3
 8000f60:	0c23      	lsrs	r3, r4, #16
 8000f62:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f66:	fb00 f107 	mul.w	r1, r0, r7
 8000f6a:	4299      	cmp	r1, r3
 8000f6c:	d908      	bls.n	8000f80 <__udivmoddi4+0x24c>
 8000f6e:	eb1c 0303 	adds.w	r3, ip, r3
 8000f72:	f100 36ff 	add.w	r6, r0, #4294967295
 8000f76:	d22c      	bcs.n	8000fd2 <__udivmoddi4+0x29e>
 8000f78:	4299      	cmp	r1, r3
 8000f7a:	d92a      	bls.n	8000fd2 <__udivmoddi4+0x29e>
 8000f7c:	3802      	subs	r0, #2
 8000f7e:	4463      	add	r3, ip
 8000f80:	1a5b      	subs	r3, r3, r1
 8000f82:	b2a4      	uxth	r4, r4
 8000f84:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f88:	fb08 3311 	mls	r3, r8, r1, r3
 8000f8c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f90:	fb01 f307 	mul.w	r3, r1, r7
 8000f94:	42a3      	cmp	r3, r4
 8000f96:	d908      	bls.n	8000faa <__udivmoddi4+0x276>
 8000f98:	eb1c 0404 	adds.w	r4, ip, r4
 8000f9c:	f101 36ff 	add.w	r6, r1, #4294967295
 8000fa0:	d213      	bcs.n	8000fca <__udivmoddi4+0x296>
 8000fa2:	42a3      	cmp	r3, r4
 8000fa4:	d911      	bls.n	8000fca <__udivmoddi4+0x296>
 8000fa6:	3902      	subs	r1, #2
 8000fa8:	4464      	add	r4, ip
 8000faa:	1ae4      	subs	r4, r4, r3
 8000fac:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000fb0:	e739      	b.n	8000e26 <__udivmoddi4+0xf2>
 8000fb2:	4604      	mov	r4, r0
 8000fb4:	e6f0      	b.n	8000d98 <__udivmoddi4+0x64>
 8000fb6:	4608      	mov	r0, r1
 8000fb8:	e706      	b.n	8000dc8 <__udivmoddi4+0x94>
 8000fba:	45c8      	cmp	r8, r9
 8000fbc:	d2ae      	bcs.n	8000f1c <__udivmoddi4+0x1e8>
 8000fbe:	ebb9 0e02 	subs.w	lr, r9, r2
 8000fc2:	eb63 0c07 	sbc.w	ip, r3, r7
 8000fc6:	3801      	subs	r0, #1
 8000fc8:	e7a8      	b.n	8000f1c <__udivmoddi4+0x1e8>
 8000fca:	4631      	mov	r1, r6
 8000fcc:	e7ed      	b.n	8000faa <__udivmoddi4+0x276>
 8000fce:	4603      	mov	r3, r0
 8000fd0:	e799      	b.n	8000f06 <__udivmoddi4+0x1d2>
 8000fd2:	4630      	mov	r0, r6
 8000fd4:	e7d4      	b.n	8000f80 <__udivmoddi4+0x24c>
 8000fd6:	46d6      	mov	lr, sl
 8000fd8:	e77f      	b.n	8000eda <__udivmoddi4+0x1a6>
 8000fda:	4463      	add	r3, ip
 8000fdc:	3802      	subs	r0, #2
 8000fde:	e74d      	b.n	8000e7c <__udivmoddi4+0x148>
 8000fe0:	4606      	mov	r6, r0
 8000fe2:	4623      	mov	r3, r4
 8000fe4:	4608      	mov	r0, r1
 8000fe6:	e70f      	b.n	8000e08 <__udivmoddi4+0xd4>
 8000fe8:	3e02      	subs	r6, #2
 8000fea:	4463      	add	r3, ip
 8000fec:	e730      	b.n	8000e50 <__udivmoddi4+0x11c>
 8000fee:	bf00      	nop

08000ff0 <__aeabi_idiv0>:
 8000ff0:	4770      	bx	lr
 8000ff2:	bf00      	nop

08000ff4 <as5600_read>:

#define AS5600_REG_ANGLE_H   0x0E
#define AS5600_REG_ANGLE_L   0x0F

static bool as5600_read(uint8_t reg, uint8_t *buf, uint16_t len)
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b084      	sub	sp, #16
 8000ff8:	af02      	add	r7, sp, #8
 8000ffa:	4603      	mov	r3, r0
 8000ffc:	6039      	str	r1, [r7, #0]
 8000ffe:	71fb      	strb	r3, [r7, #7]
 8001000:	4613      	mov	r3, r2
 8001002:	80bb      	strh	r3, [r7, #4]
    if (HAL_I2C_Master_Transmit(&hi2c3, (AS5600_I2C_ADDR << 1), &reg, 1, 5) != HAL_OK)
 8001004:	1dfa      	adds	r2, r7, #7
 8001006:	2305      	movs	r3, #5
 8001008:	9300      	str	r3, [sp, #0]
 800100a:	2301      	movs	r3, #1
 800100c:	216c      	movs	r1, #108	@ 0x6c
 800100e:	480d      	ldr	r0, [pc, #52]	@ (8001044 <as5600_read+0x50>)
 8001010:	f001 f9a0 	bl	8002354 <HAL_I2C_Master_Transmit>
 8001014:	4603      	mov	r3, r0
 8001016:	2b00      	cmp	r3, #0
 8001018:	d001      	beq.n	800101e <as5600_read+0x2a>
        return false;
 800101a:	2300      	movs	r3, #0
 800101c:	e00d      	b.n	800103a <as5600_read+0x46>

    if (HAL_I2C_Master_Receive(&hi2c3, (AS5600_I2C_ADDR << 1), buf, len, 5) != HAL_OK)
 800101e:	88bb      	ldrh	r3, [r7, #4]
 8001020:	2205      	movs	r2, #5
 8001022:	9200      	str	r2, [sp, #0]
 8001024:	683a      	ldr	r2, [r7, #0]
 8001026:	216c      	movs	r1, #108	@ 0x6c
 8001028:	4806      	ldr	r0, [pc, #24]	@ (8001044 <as5600_read+0x50>)
 800102a:	f001 fa91 	bl	8002550 <HAL_I2C_Master_Receive>
 800102e:	4603      	mov	r3, r0
 8001030:	2b00      	cmp	r3, #0
 8001032:	d001      	beq.n	8001038 <as5600_read+0x44>
        return false;
 8001034:	2300      	movs	r3, #0
 8001036:	e000      	b.n	800103a <as5600_read+0x46>

    return true;
 8001038:	2301      	movs	r3, #1
}
 800103a:	4618      	mov	r0, r3
 800103c:	3708      	adds	r7, #8
 800103e:	46bd      	mov	sp, r7
 8001040:	bd80      	pop	{r7, pc}
 8001042:	bf00      	nop
 8001044:	200001f4 	.word	0x200001f4

08001048 <AS5600_ReadRaw12>:

bool AS5600_ReadRaw12(uint16_t *raw12)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	b084      	sub	sp, #16
 800104c:	af00      	add	r7, sp, #0
 800104e:	6078      	str	r0, [r7, #4]
    uint8_t data[2];
    if (!as5600_read(AS5600_REG_ANGLE_H, data, 2))
 8001050:	f107 030c 	add.w	r3, r7, #12
 8001054:	2202      	movs	r2, #2
 8001056:	4619      	mov	r1, r3
 8001058:	200e      	movs	r0, #14
 800105a:	f7ff ffcb 	bl	8000ff4 <as5600_read>
 800105e:	4603      	mov	r3, r0
 8001060:	f083 0301 	eor.w	r3, r3, #1
 8001064:	b2db      	uxtb	r3, r3
 8001066:	2b00      	cmp	r3, #0
 8001068:	d001      	beq.n	800106e <AS5600_ReadRaw12+0x26>
        return false;
 800106a:	2300      	movs	r3, #0
 800106c:	e00d      	b.n	800108a <AS5600_ReadRaw12+0x42>

    *raw12 = ((uint16_t)data[0] << 8 | data[1]) & 0x0FFF;
 800106e:	7b3b      	ldrb	r3, [r7, #12]
 8001070:	021b      	lsls	r3, r3, #8
 8001072:	b21a      	sxth	r2, r3
 8001074:	7b7b      	ldrb	r3, [r7, #13]
 8001076:	b21b      	sxth	r3, r3
 8001078:	4313      	orrs	r3, r2
 800107a:	b21b      	sxth	r3, r3
 800107c:	b29b      	uxth	r3, r3
 800107e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001082:	b29a      	uxth	r2, r3
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	801a      	strh	r2, [r3, #0]
    return true;
 8001088:	2301      	movs	r3, #1
}
 800108a:	4618      	mov	r0, r3
 800108c:	3710      	adds	r7, #16
 800108e:	46bd      	mov	sp, r7
 8001090:	bd80      	pop	{r7, pc}
	...

08001094 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001094:	b580      	push	{r7, lr}
 8001096:	b082      	sub	sp, #8
 8001098:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800109a:	f000 fd17 	bl	8001acc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800109e:	f000 f877 	bl	8001190 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80010a2:	f000 f989 	bl	80013b8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80010a6:	f000 f95d 	bl	8001364 <MX_USART2_UART_Init>
  MX_I2C3_Init();
 80010aa:	f000 f8dd 	bl	8001268 <MX_I2C3_Init>
  MX_TIM1_Init();
 80010ae:	f000 f909 	bl	80012c4 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim1);
 80010b2:	4826      	ldr	r0, [pc, #152]	@ (800114c <main+0xb8>)
 80010b4:	f002 fd1e 	bl	8003af4 <HAL_TIM_Base_Start>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80010b8:	f003 fc62 	bl	8004980 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80010bc:	4a24      	ldr	r2, [pc, #144]	@ (8001150 <main+0xbc>)
 80010be:	2100      	movs	r1, #0
 80010c0:	4824      	ldr	r0, [pc, #144]	@ (8001154 <main+0xc0>)
 80010c2:	f003 fca7 	bl	8004a14 <osThreadNew>
 80010c6:	4603      	mov	r3, r0
 80010c8:	4a23      	ldr	r2, [pc, #140]	@ (8001158 <main+0xc4>)
 80010ca:	6013      	str	r3, [r2, #0]

  /* creation of gcode_task */
  gcode_taskHandle = osThreadNew(start_gcode_task, NULL, &gcode_task_attributes);
 80010cc:	4a23      	ldr	r2, [pc, #140]	@ (800115c <main+0xc8>)
 80010ce:	2100      	movs	r1, #0
 80010d0:	4823      	ldr	r0, [pc, #140]	@ (8001160 <main+0xcc>)
 80010d2:	f003 fc9f 	bl	8004a14 <osThreadNew>
 80010d6:	4603      	mov	r3, r0
 80010d8:	4a22      	ldr	r2, [pc, #136]	@ (8001164 <main+0xd0>)
 80010da:	6013      	str	r3, [r2, #0]

  /* creation of encoder_task */
  encoder_taskHandle = osThreadNew(start_encoder_task, NULL, &encoder_task_attributes);
 80010dc:	4a22      	ldr	r2, [pc, #136]	@ (8001168 <main+0xd4>)
 80010de:	2100      	movs	r1, #0
 80010e0:	4822      	ldr	r0, [pc, #136]	@ (800116c <main+0xd8>)
 80010e2:	f003 fc97 	bl	8004a14 <osThreadNew>
 80010e6:	4603      	mov	r3, r0
 80010e8:	4a21      	ldr	r2, [pc, #132]	@ (8001170 <main+0xdc>)
 80010ea:	6013      	str	r3, [r2, #0]

  /* creation of orzel_task */
  orzel_taskHandle = osThreadNew(start_orzel_task, NULL, &orzel_task_attributes);
 80010ec:	4a21      	ldr	r2, [pc, #132]	@ (8001174 <main+0xe0>)
 80010ee:	2100      	movs	r1, #0
 80010f0:	4821      	ldr	r0, [pc, #132]	@ (8001178 <main+0xe4>)
 80010f2:	f003 fc8f 	bl	8004a14 <osThreadNew>
 80010f6:	4603      	mov	r3, r0
 80010f8:	4a20      	ldr	r2, [pc, #128]	@ (800117c <main+0xe8>)
 80010fa:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80010fc:	f003 fc64 	bl	80049c8 <osKernelStart>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
  {
	  for(int i=0; i < 32; i++){
 8001100:	2300      	movs	r3, #0
 8001102:	607b      	str	r3, [r7, #4]
 8001104:	e00a      	b.n	800111c <main+0x88>
		  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_10);
 8001106:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800110a:	481d      	ldr	r0, [pc, #116]	@ (8001180 <main+0xec>)
 800110c:	f000 ffc3 	bl	8002096 <HAL_GPIO_TogglePin>
		  HAL_Delay(2);
 8001110:	2002      	movs	r0, #2
 8001112:	f000 fd1d 	bl	8001b50 <HAL_Delay>
	  for(int i=0; i < 32; i++){
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	3301      	adds	r3, #1
 800111a:	607b      	str	r3, [r7, #4]
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	2b1f      	cmp	r3, #31
 8001120:	ddf1      	ble.n	8001106 <main+0x72>
	  }
	  HAL_Delay(20);
 8001122:	2014      	movs	r0, #20
 8001124:	f000 fd14 	bl	8001b50 <HAL_Delay>
  	  if (AS5600_ReadRaw12(&raw))
 8001128:	4816      	ldr	r0, [pc, #88]	@ (8001184 <main+0xf0>)
 800112a:	f7ff ff8d 	bl	8001048 <AS5600_ReadRaw12>
 800112e:	4603      	mov	r3, r0
 8001130:	2b00      	cmp	r3, #0
 8001132:	d006      	beq.n	8001142 <main+0xae>
  	  {
  		  printf("%u\r\n", raw);  // wypisz sam warto surow
 8001134:	4b13      	ldr	r3, [pc, #76]	@ (8001184 <main+0xf0>)
 8001136:	881b      	ldrh	r3, [r3, #0]
 8001138:	4619      	mov	r1, r3
 800113a:	4813      	ldr	r0, [pc, #76]	@ (8001188 <main+0xf4>)
 800113c:	f007 f8fa 	bl	8008334 <iprintf>
 8001140:	e7de      	b.n	8001100 <main+0x6c>
  	  }
  	  else
  	  {
  		  printf("error\r\n");
 8001142:	4812      	ldr	r0, [pc, #72]	@ (800118c <main+0xf8>)
 8001144:	f007 f95e 	bl	8008404 <puts>
	  for(int i=0; i < 32; i++){
 8001148:	e7da      	b.n	8001100 <main+0x6c>
 800114a:	bf00      	nop
 800114c:	20000248 	.word	0x20000248
 8001150:	0800bdac 	.word	0x0800bdac
 8001154:	080014c5 	.word	0x080014c5
 8001158:	200002d8 	.word	0x200002d8
 800115c:	0800bdd0 	.word	0x0800bdd0
 8001160:	080014d5 	.word	0x080014d5
 8001164:	200002dc 	.word	0x200002dc
 8001168:	0800bdf4 	.word	0x0800bdf4
 800116c:	0800150d 	.word	0x0800150d
 8001170:	200002e0 	.word	0x200002e0
 8001174:	0800be18 	.word	0x0800be18
 8001178:	08001549 	.word	0x08001549
 800117c:	200002e4 	.word	0x200002e4
 8001180:	40020000 	.word	0x40020000
 8001184:	200002e8 	.word	0x200002e8
 8001188:	0800bd84 	.word	0x0800bd84
 800118c:	0800bd8c 	.word	0x0800bd8c

08001190 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	b094      	sub	sp, #80	@ 0x50
 8001194:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001196:	f107 0320 	add.w	r3, r7, #32
 800119a:	2230      	movs	r2, #48	@ 0x30
 800119c:	2100      	movs	r1, #0
 800119e:	4618      	mov	r0, r3
 80011a0:	f007 fa30 	bl	8008604 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011a4:	f107 030c 	add.w	r3, r7, #12
 80011a8:	2200      	movs	r2, #0
 80011aa:	601a      	str	r2, [r3, #0]
 80011ac:	605a      	str	r2, [r3, #4]
 80011ae:	609a      	str	r2, [r3, #8]
 80011b0:	60da      	str	r2, [r3, #12]
 80011b2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80011b4:	2300      	movs	r3, #0
 80011b6:	60bb      	str	r3, [r7, #8]
 80011b8:	4b29      	ldr	r3, [pc, #164]	@ (8001260 <SystemClock_Config+0xd0>)
 80011ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011bc:	4a28      	ldr	r2, [pc, #160]	@ (8001260 <SystemClock_Config+0xd0>)
 80011be:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80011c2:	6413      	str	r3, [r2, #64]	@ 0x40
 80011c4:	4b26      	ldr	r3, [pc, #152]	@ (8001260 <SystemClock_Config+0xd0>)
 80011c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011c8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80011cc:	60bb      	str	r3, [r7, #8]
 80011ce:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80011d0:	2300      	movs	r3, #0
 80011d2:	607b      	str	r3, [r7, #4]
 80011d4:	4b23      	ldr	r3, [pc, #140]	@ (8001264 <SystemClock_Config+0xd4>)
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80011dc:	4a21      	ldr	r2, [pc, #132]	@ (8001264 <SystemClock_Config+0xd4>)
 80011de:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80011e2:	6013      	str	r3, [r2, #0]
 80011e4:	4b1f      	ldr	r3, [pc, #124]	@ (8001264 <SystemClock_Config+0xd4>)
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80011ec:	607b      	str	r3, [r7, #4]
 80011ee:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80011f0:	2302      	movs	r3, #2
 80011f2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80011f4:	2301      	movs	r3, #1
 80011f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80011f8:	2310      	movs	r3, #16
 80011fa:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80011fc:	2302      	movs	r3, #2
 80011fe:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001200:	2300      	movs	r3, #0
 8001202:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001204:	2310      	movs	r3, #16
 8001206:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001208:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 800120c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800120e:	2304      	movs	r3, #4
 8001210:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001212:	2307      	movs	r3, #7
 8001214:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001216:	f107 0320 	add.w	r3, r7, #32
 800121a:	4618      	mov	r0, r3
 800121c:	f001 ff50 	bl	80030c0 <HAL_RCC_OscConfig>
 8001220:	4603      	mov	r3, r0
 8001222:	2b00      	cmp	r3, #0
 8001224:	d001      	beq.n	800122a <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001226:	f000 f9a6 	bl	8001576 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800122a:	230f      	movs	r3, #15
 800122c:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800122e:	2302      	movs	r3, #2
 8001230:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001232:	2300      	movs	r3, #0
 8001234:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001236:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800123a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800123c:	2300      	movs	r3, #0
 800123e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001240:	f107 030c 	add.w	r3, r7, #12
 8001244:	2102      	movs	r1, #2
 8001246:	4618      	mov	r0, r3
 8001248:	f002 f9b2 	bl	80035b0 <HAL_RCC_ClockConfig>
 800124c:	4603      	mov	r3, r0
 800124e:	2b00      	cmp	r3, #0
 8001250:	d001      	beq.n	8001256 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8001252:	f000 f990 	bl	8001576 <Error_Handler>
  }
}
 8001256:	bf00      	nop
 8001258:	3750      	adds	r7, #80	@ 0x50
 800125a:	46bd      	mov	sp, r7
 800125c:	bd80      	pop	{r7, pc}
 800125e:	bf00      	nop
 8001260:	40023800 	.word	0x40023800
 8001264:	40007000 	.word	0x40007000

08001268 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8001268:	b580      	push	{r7, lr}
 800126a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 800126c:	4b12      	ldr	r3, [pc, #72]	@ (80012b8 <MX_I2C3_Init+0x50>)
 800126e:	4a13      	ldr	r2, [pc, #76]	@ (80012bc <MX_I2C3_Init+0x54>)
 8001270:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8001272:	4b11      	ldr	r3, [pc, #68]	@ (80012b8 <MX_I2C3_Init+0x50>)
 8001274:	4a12      	ldr	r2, [pc, #72]	@ (80012c0 <MX_I2C3_Init+0x58>)
 8001276:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001278:	4b0f      	ldr	r3, [pc, #60]	@ (80012b8 <MX_I2C3_Init+0x50>)
 800127a:	2200      	movs	r2, #0
 800127c:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 800127e:	4b0e      	ldr	r3, [pc, #56]	@ (80012b8 <MX_I2C3_Init+0x50>)
 8001280:	2200      	movs	r2, #0
 8001282:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001284:	4b0c      	ldr	r3, [pc, #48]	@ (80012b8 <MX_I2C3_Init+0x50>)
 8001286:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800128a:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800128c:	4b0a      	ldr	r3, [pc, #40]	@ (80012b8 <MX_I2C3_Init+0x50>)
 800128e:	2200      	movs	r2, #0
 8001290:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8001292:	4b09      	ldr	r3, [pc, #36]	@ (80012b8 <MX_I2C3_Init+0x50>)
 8001294:	2200      	movs	r2, #0
 8001296:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001298:	4b07      	ldr	r3, [pc, #28]	@ (80012b8 <MX_I2C3_Init+0x50>)
 800129a:	2200      	movs	r2, #0
 800129c:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800129e:	4b06      	ldr	r3, [pc, #24]	@ (80012b8 <MX_I2C3_Init+0x50>)
 80012a0:	2200      	movs	r2, #0
 80012a2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 80012a4:	4804      	ldr	r0, [pc, #16]	@ (80012b8 <MX_I2C3_Init+0x50>)
 80012a6:	f000 ff11 	bl	80020cc <HAL_I2C_Init>
 80012aa:	4603      	mov	r3, r0
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d001      	beq.n	80012b4 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 80012b0:	f000 f961 	bl	8001576 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 80012b4:	bf00      	nop
 80012b6:	bd80      	pop	{r7, pc}
 80012b8:	200001f4 	.word	0x200001f4
 80012bc:	40005c00 	.word	0x40005c00
 80012c0:	000186a0 	.word	0x000186a0

080012c4 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	b086      	sub	sp, #24
 80012c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80012ca:	f107 0308 	add.w	r3, r7, #8
 80012ce:	2200      	movs	r2, #0
 80012d0:	601a      	str	r2, [r3, #0]
 80012d2:	605a      	str	r2, [r3, #4]
 80012d4:	609a      	str	r2, [r3, #8]
 80012d6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012d8:	463b      	mov	r3, r7
 80012da:	2200      	movs	r2, #0
 80012dc:	601a      	str	r2, [r3, #0]
 80012de:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80012e0:	4b1e      	ldr	r3, [pc, #120]	@ (800135c <MX_TIM1_Init+0x98>)
 80012e2:	4a1f      	ldr	r2, [pc, #124]	@ (8001360 <MX_TIM1_Init+0x9c>)
 80012e4:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80012e6:	4b1d      	ldr	r3, [pc, #116]	@ (800135c <MX_TIM1_Init+0x98>)
 80012e8:	2200      	movs	r2, #0
 80012ea:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012ec:	4b1b      	ldr	r3, [pc, #108]	@ (800135c <MX_TIM1_Init+0x98>)
 80012ee:	2200      	movs	r2, #0
 80012f0:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80012f2:	4b1a      	ldr	r3, [pc, #104]	@ (800135c <MX_TIM1_Init+0x98>)
 80012f4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80012f8:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80012fa:	4b18      	ldr	r3, [pc, #96]	@ (800135c <MX_TIM1_Init+0x98>)
 80012fc:	2200      	movs	r2, #0
 80012fe:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001300:	4b16      	ldr	r3, [pc, #88]	@ (800135c <MX_TIM1_Init+0x98>)
 8001302:	2200      	movs	r2, #0
 8001304:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001306:	4b15      	ldr	r3, [pc, #84]	@ (800135c <MX_TIM1_Init+0x98>)
 8001308:	2200      	movs	r2, #0
 800130a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800130c:	4813      	ldr	r0, [pc, #76]	@ (800135c <MX_TIM1_Init+0x98>)
 800130e:	f002 fba1 	bl	8003a54 <HAL_TIM_Base_Init>
 8001312:	4603      	mov	r3, r0
 8001314:	2b00      	cmp	r3, #0
 8001316:	d001      	beq.n	800131c <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8001318:	f000 f92d 	bl	8001576 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800131c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001320:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001322:	f107 0308 	add.w	r3, r7, #8
 8001326:	4619      	mov	r1, r3
 8001328:	480c      	ldr	r0, [pc, #48]	@ (800135c <MX_TIM1_Init+0x98>)
 800132a:	f002 fd8f 	bl	8003e4c <HAL_TIM_ConfigClockSource>
 800132e:	4603      	mov	r3, r0
 8001330:	2b00      	cmp	r3, #0
 8001332:	d001      	beq.n	8001338 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8001334:	f000 f91f 	bl	8001576 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001338:	2300      	movs	r3, #0
 800133a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800133c:	2300      	movs	r3, #0
 800133e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001340:	463b      	mov	r3, r7
 8001342:	4619      	mov	r1, r3
 8001344:	4805      	ldr	r0, [pc, #20]	@ (800135c <MX_TIM1_Init+0x98>)
 8001346:	f002 ff91 	bl	800426c <HAL_TIMEx_MasterConfigSynchronization>
 800134a:	4603      	mov	r3, r0
 800134c:	2b00      	cmp	r3, #0
 800134e:	d001      	beq.n	8001354 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8001350:	f000 f911 	bl	8001576 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001354:	bf00      	nop
 8001356:	3718      	adds	r7, #24
 8001358:	46bd      	mov	sp, r7
 800135a:	bd80      	pop	{r7, pc}
 800135c:	20000248 	.word	0x20000248
 8001360:	40010000 	.word	0x40010000

08001364 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001364:	b580      	push	{r7, lr}
 8001366:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001368:	4b11      	ldr	r3, [pc, #68]	@ (80013b0 <MX_USART2_UART_Init+0x4c>)
 800136a:	4a12      	ldr	r2, [pc, #72]	@ (80013b4 <MX_USART2_UART_Init+0x50>)
 800136c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800136e:	4b10      	ldr	r3, [pc, #64]	@ (80013b0 <MX_USART2_UART_Init+0x4c>)
 8001370:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001374:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001376:	4b0e      	ldr	r3, [pc, #56]	@ (80013b0 <MX_USART2_UART_Init+0x4c>)
 8001378:	2200      	movs	r2, #0
 800137a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800137c:	4b0c      	ldr	r3, [pc, #48]	@ (80013b0 <MX_USART2_UART_Init+0x4c>)
 800137e:	2200      	movs	r2, #0
 8001380:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001382:	4b0b      	ldr	r3, [pc, #44]	@ (80013b0 <MX_USART2_UART_Init+0x4c>)
 8001384:	2200      	movs	r2, #0
 8001386:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001388:	4b09      	ldr	r3, [pc, #36]	@ (80013b0 <MX_USART2_UART_Init+0x4c>)
 800138a:	220c      	movs	r2, #12
 800138c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800138e:	4b08      	ldr	r3, [pc, #32]	@ (80013b0 <MX_USART2_UART_Init+0x4c>)
 8001390:	2200      	movs	r2, #0
 8001392:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001394:	4b06      	ldr	r3, [pc, #24]	@ (80013b0 <MX_USART2_UART_Init+0x4c>)
 8001396:	2200      	movs	r2, #0
 8001398:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800139a:	4805      	ldr	r0, [pc, #20]	@ (80013b0 <MX_USART2_UART_Init+0x4c>)
 800139c:	f002 ffe8 	bl	8004370 <HAL_UART_Init>
 80013a0:	4603      	mov	r3, r0
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d001      	beq.n	80013aa <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80013a6:	f000 f8e6 	bl	8001576 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80013aa:	bf00      	nop
 80013ac:	bd80      	pop	{r7, pc}
 80013ae:	bf00      	nop
 80013b0:	20000290 	.word	0x20000290
 80013b4:	40004400 	.word	0x40004400

080013b8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80013b8:	b580      	push	{r7, lr}
 80013ba:	b08a      	sub	sp, #40	@ 0x28
 80013bc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013be:	f107 0314 	add.w	r3, r7, #20
 80013c2:	2200      	movs	r2, #0
 80013c4:	601a      	str	r2, [r3, #0]
 80013c6:	605a      	str	r2, [r3, #4]
 80013c8:	609a      	str	r2, [r3, #8]
 80013ca:	60da      	str	r2, [r3, #12]
 80013cc:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80013ce:	2300      	movs	r3, #0
 80013d0:	613b      	str	r3, [r7, #16]
 80013d2:	4b38      	ldr	r3, [pc, #224]	@ (80014b4 <MX_GPIO_Init+0xfc>)
 80013d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013d6:	4a37      	ldr	r2, [pc, #220]	@ (80014b4 <MX_GPIO_Init+0xfc>)
 80013d8:	f043 0304 	orr.w	r3, r3, #4
 80013dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80013de:	4b35      	ldr	r3, [pc, #212]	@ (80014b4 <MX_GPIO_Init+0xfc>)
 80013e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013e2:	f003 0304 	and.w	r3, r3, #4
 80013e6:	613b      	str	r3, [r7, #16]
 80013e8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80013ea:	2300      	movs	r3, #0
 80013ec:	60fb      	str	r3, [r7, #12]
 80013ee:	4b31      	ldr	r3, [pc, #196]	@ (80014b4 <MX_GPIO_Init+0xfc>)
 80013f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013f2:	4a30      	ldr	r2, [pc, #192]	@ (80014b4 <MX_GPIO_Init+0xfc>)
 80013f4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80013f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80013fa:	4b2e      	ldr	r3, [pc, #184]	@ (80014b4 <MX_GPIO_Init+0xfc>)
 80013fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001402:	60fb      	str	r3, [r7, #12]
 8001404:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001406:	2300      	movs	r3, #0
 8001408:	60bb      	str	r3, [r7, #8]
 800140a:	4b2a      	ldr	r3, [pc, #168]	@ (80014b4 <MX_GPIO_Init+0xfc>)
 800140c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800140e:	4a29      	ldr	r2, [pc, #164]	@ (80014b4 <MX_GPIO_Init+0xfc>)
 8001410:	f043 0301 	orr.w	r3, r3, #1
 8001414:	6313      	str	r3, [r2, #48]	@ 0x30
 8001416:	4b27      	ldr	r3, [pc, #156]	@ (80014b4 <MX_GPIO_Init+0xfc>)
 8001418:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800141a:	f003 0301 	and.w	r3, r3, #1
 800141e:	60bb      	str	r3, [r7, #8]
 8001420:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001422:	2300      	movs	r3, #0
 8001424:	607b      	str	r3, [r7, #4]
 8001426:	4b23      	ldr	r3, [pc, #140]	@ (80014b4 <MX_GPIO_Init+0xfc>)
 8001428:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800142a:	4a22      	ldr	r2, [pc, #136]	@ (80014b4 <MX_GPIO_Init+0xfc>)
 800142c:	f043 0302 	orr.w	r3, r3, #2
 8001430:	6313      	str	r3, [r2, #48]	@ 0x30
 8001432:	4b20      	ldr	r3, [pc, #128]	@ (80014b4 <MX_GPIO_Init+0xfc>)
 8001434:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001436:	f003 0302 	and.w	r3, r3, #2
 800143a:	607b      	str	r3, [r7, #4]
 800143c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|ENG_ENABLE_Pin|X_STEP_Pin, GPIO_PIN_RESET);
 800143e:	2200      	movs	r2, #0
 8001440:	f44f 61c4 	mov.w	r1, #1568	@ 0x620
 8001444:	481c      	ldr	r0, [pc, #112]	@ (80014b8 <MX_GPIO_Init+0x100>)
 8001446:	f000 fe0d 	bl	8002064 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(X_DIR_GPIO_Port, X_DIR_Pin, GPIO_PIN_RESET);
 800144a:	2200      	movs	r2, #0
 800144c:	2110      	movs	r1, #16
 800144e:	481b      	ldr	r0, [pc, #108]	@ (80014bc <MX_GPIO_Init+0x104>)
 8001450:	f000 fe08 	bl	8002064 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001454:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001458:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800145a:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800145e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001460:	2300      	movs	r3, #0
 8001462:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001464:	f107 0314 	add.w	r3, r7, #20
 8001468:	4619      	mov	r1, r3
 800146a:	4815      	ldr	r0, [pc, #84]	@ (80014c0 <MX_GPIO_Init+0x108>)
 800146c:	f000 fc76 	bl	8001d5c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin ENG_ENABLE_Pin X_STEP_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|ENG_ENABLE_Pin|X_STEP_Pin;
 8001470:	f44f 63c4 	mov.w	r3, #1568	@ 0x620
 8001474:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001476:	2301      	movs	r3, #1
 8001478:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800147a:	2300      	movs	r3, #0
 800147c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800147e:	2300      	movs	r3, #0
 8001480:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001482:	f107 0314 	add.w	r3, r7, #20
 8001486:	4619      	mov	r1, r3
 8001488:	480b      	ldr	r0, [pc, #44]	@ (80014b8 <MX_GPIO_Init+0x100>)
 800148a:	f000 fc67 	bl	8001d5c <HAL_GPIO_Init>

  /*Configure GPIO pin : X_DIR_Pin */
  GPIO_InitStruct.Pin = X_DIR_Pin;
 800148e:	2310      	movs	r3, #16
 8001490:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001492:	2301      	movs	r3, #1
 8001494:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001496:	2300      	movs	r3, #0
 8001498:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800149a:	2300      	movs	r3, #0
 800149c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(X_DIR_GPIO_Port, &GPIO_InitStruct);
 800149e:	f107 0314 	add.w	r3, r7, #20
 80014a2:	4619      	mov	r1, r3
 80014a4:	4805      	ldr	r0, [pc, #20]	@ (80014bc <MX_GPIO_Init+0x104>)
 80014a6:	f000 fc59 	bl	8001d5c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80014aa:	bf00      	nop
 80014ac:	3728      	adds	r7, #40	@ 0x28
 80014ae:	46bd      	mov	sp, r7
 80014b0:	bd80      	pop	{r7, pc}
 80014b2:	bf00      	nop
 80014b4:	40023800 	.word	0x40023800
 80014b8:	40020000 	.word	0x40020000
 80014bc:	40020400 	.word	0x40020400
 80014c0:	40020800 	.word	0x40020800

080014c4 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b082      	sub	sp, #8
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80014cc:	2001      	movs	r0, #1
 80014ce:	f003 fb33 	bl	8004b38 <osDelay>
 80014d2:	e7fb      	b.n	80014cc <StartDefaultTask+0x8>

080014d4 <start_gcode_task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_start_gcode_task */
void start_gcode_task(void *argument)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	b084      	sub	sp, #16
 80014d8:	af00      	add	r7, sp, #0
 80014da:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN start_gcode_task */
  /* Infinite loop */
  for(;;)
  {
	  for(int i=0; i < 32; i++){
 80014dc:	2300      	movs	r3, #0
 80014de:	60fb      	str	r3, [r7, #12]
 80014e0:	e00a      	b.n	80014f8 <start_gcode_task+0x24>
		  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_10);
 80014e2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80014e6:	4808      	ldr	r0, [pc, #32]	@ (8001508 <start_gcode_task+0x34>)
 80014e8:	f000 fdd5 	bl	8002096 <HAL_GPIO_TogglePin>
		  osDelay(2);
 80014ec:	2002      	movs	r0, #2
 80014ee:	f003 fb23 	bl	8004b38 <osDelay>
	  for(int i=0; i < 32; i++){
 80014f2:	68fb      	ldr	r3, [r7, #12]
 80014f4:	3301      	adds	r3, #1
 80014f6:	60fb      	str	r3, [r7, #12]
 80014f8:	68fb      	ldr	r3, [r7, #12]
 80014fa:	2b1f      	cmp	r3, #31
 80014fc:	ddf1      	ble.n	80014e2 <start_gcode_task+0xe>
	  }
	  osDelay(20);
 80014fe:	2014      	movs	r0, #20
 8001500:	f003 fb1a 	bl	8004b38 <osDelay>
	  for(int i=0; i < 32; i++){
 8001504:	e7ea      	b.n	80014dc <start_gcode_task+0x8>
 8001506:	bf00      	nop
 8001508:	40020000 	.word	0x40020000

0800150c <start_encoder_task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_start_encoder_task */
void start_encoder_task(void *argument)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	b082      	sub	sp, #8
 8001510:	af00      	add	r7, sp, #0
 8001512:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN start_encoder_task */
  /* Infinite loop */
  for(;;)
  {
	  if (AS5600_ReadRaw12(&raw))
 8001514:	4809      	ldr	r0, [pc, #36]	@ (800153c <start_encoder_task+0x30>)
 8001516:	f7ff fd97 	bl	8001048 <AS5600_ReadRaw12>
 800151a:	4603      	mov	r3, r0
 800151c:	2b00      	cmp	r3, #0
 800151e:	d006      	beq.n	800152e <start_encoder_task+0x22>
	  {
		  printf("%u\r\n", raw);  // wypisz sam warto surow
 8001520:	4b06      	ldr	r3, [pc, #24]	@ (800153c <start_encoder_task+0x30>)
 8001522:	881b      	ldrh	r3, [r3, #0]
 8001524:	4619      	mov	r1, r3
 8001526:	4806      	ldr	r0, [pc, #24]	@ (8001540 <start_encoder_task+0x34>)
 8001528:	f006 ff04 	bl	8008334 <iprintf>
 800152c:	e002      	b.n	8001534 <start_encoder_task+0x28>
	  }
	  else
	  {
		  printf("error\r\n");
 800152e:	4805      	ldr	r0, [pc, #20]	@ (8001544 <start_encoder_task+0x38>)
 8001530:	f006 ff68 	bl	8008404 <puts>
	  }
	  osDelay(10);
 8001534:	200a      	movs	r0, #10
 8001536:	f003 faff 	bl	8004b38 <osDelay>
	  if (AS5600_ReadRaw12(&raw))
 800153a:	e7eb      	b.n	8001514 <start_encoder_task+0x8>
 800153c:	200002e8 	.word	0x200002e8
 8001540:	0800bd84 	.word	0x0800bd84
 8001544:	0800bd8c 	.word	0x0800bd8c

08001548 <start_orzel_task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_start_orzel_task */
void start_orzel_task(void *argument)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	b082      	sub	sp, #8
 800154c:	af00      	add	r7, sp, #0
 800154e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN start_orzel_task */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001550:	2001      	movs	r0, #1
 8001552:	f003 faf1 	bl	8004b38 <osDelay>
 8001556:	e7fb      	b.n	8001550 <start_orzel_task+0x8>

08001558 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	b082      	sub	sp, #8
 800155c:	af00      	add	r7, sp, #0
 800155e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM2) {
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001568:	d101      	bne.n	800156e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800156a:	f000 fad1 	bl	8001b10 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800156e:	bf00      	nop
 8001570:	3708      	adds	r7, #8
 8001572:	46bd      	mov	sp, r7
 8001574:	bd80      	pop	{r7, pc}

08001576 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001576:	b480      	push	{r7}
 8001578:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800157a:	b672      	cpsid	i
}
 800157c:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800157e:	bf00      	nop
 8001580:	e7fd      	b.n	800157e <Error_Handler+0x8>
	...

08001584 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001584:	b580      	push	{r7, lr}
 8001586:	b082      	sub	sp, #8
 8001588:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800158a:	2300      	movs	r3, #0
 800158c:	607b      	str	r3, [r7, #4]
 800158e:	4b12      	ldr	r3, [pc, #72]	@ (80015d8 <HAL_MspInit+0x54>)
 8001590:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001592:	4a11      	ldr	r2, [pc, #68]	@ (80015d8 <HAL_MspInit+0x54>)
 8001594:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001598:	6453      	str	r3, [r2, #68]	@ 0x44
 800159a:	4b0f      	ldr	r3, [pc, #60]	@ (80015d8 <HAL_MspInit+0x54>)
 800159c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800159e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80015a2:	607b      	str	r3, [r7, #4]
 80015a4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80015a6:	2300      	movs	r3, #0
 80015a8:	603b      	str	r3, [r7, #0]
 80015aa:	4b0b      	ldr	r3, [pc, #44]	@ (80015d8 <HAL_MspInit+0x54>)
 80015ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015ae:	4a0a      	ldr	r2, [pc, #40]	@ (80015d8 <HAL_MspInit+0x54>)
 80015b0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80015b4:	6413      	str	r3, [r2, #64]	@ 0x40
 80015b6:	4b08      	ldr	r3, [pc, #32]	@ (80015d8 <HAL_MspInit+0x54>)
 80015b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80015be:	603b      	str	r3, [r7, #0]
 80015c0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80015c2:	2200      	movs	r2, #0
 80015c4:	210f      	movs	r1, #15
 80015c6:	f06f 0001 	mvn.w	r0, #1
 80015ca:	f000 fb9d 	bl	8001d08 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80015ce:	bf00      	nop
 80015d0:	3708      	adds	r7, #8
 80015d2:	46bd      	mov	sp, r7
 80015d4:	bd80      	pop	{r7, pc}
 80015d6:	bf00      	nop
 80015d8:	40023800 	.word	0x40023800

080015dc <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	b08a      	sub	sp, #40	@ 0x28
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015e4:	f107 0314 	add.w	r3, r7, #20
 80015e8:	2200      	movs	r2, #0
 80015ea:	601a      	str	r2, [r3, #0]
 80015ec:	605a      	str	r2, [r3, #4]
 80015ee:	609a      	str	r2, [r3, #8]
 80015f0:	60da      	str	r2, [r3, #12]
 80015f2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C3)
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	4a29      	ldr	r2, [pc, #164]	@ (80016a0 <HAL_I2C_MspInit+0xc4>)
 80015fa:	4293      	cmp	r3, r2
 80015fc:	d14b      	bne.n	8001696 <HAL_I2C_MspInit+0xba>
  {
  /* USER CODE BEGIN I2C3_MspInit 0 */

  /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80015fe:	2300      	movs	r3, #0
 8001600:	613b      	str	r3, [r7, #16]
 8001602:	4b28      	ldr	r3, [pc, #160]	@ (80016a4 <HAL_I2C_MspInit+0xc8>)
 8001604:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001606:	4a27      	ldr	r2, [pc, #156]	@ (80016a4 <HAL_I2C_MspInit+0xc8>)
 8001608:	f043 0304 	orr.w	r3, r3, #4
 800160c:	6313      	str	r3, [r2, #48]	@ 0x30
 800160e:	4b25      	ldr	r3, [pc, #148]	@ (80016a4 <HAL_I2C_MspInit+0xc8>)
 8001610:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001612:	f003 0304 	and.w	r3, r3, #4
 8001616:	613b      	str	r3, [r7, #16]
 8001618:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800161a:	2300      	movs	r3, #0
 800161c:	60fb      	str	r3, [r7, #12]
 800161e:	4b21      	ldr	r3, [pc, #132]	@ (80016a4 <HAL_I2C_MspInit+0xc8>)
 8001620:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001622:	4a20      	ldr	r2, [pc, #128]	@ (80016a4 <HAL_I2C_MspInit+0xc8>)
 8001624:	f043 0301 	orr.w	r3, r3, #1
 8001628:	6313      	str	r3, [r2, #48]	@ 0x30
 800162a:	4b1e      	ldr	r3, [pc, #120]	@ (80016a4 <HAL_I2C_MspInit+0xc8>)
 800162c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800162e:	f003 0301 	and.w	r3, r3, #1
 8001632:	60fb      	str	r3, [r7, #12]
 8001634:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001636:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800163a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800163c:	2312      	movs	r3, #18
 800163e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001640:	2301      	movs	r3, #1
 8001642:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001644:	2303      	movs	r3, #3
 8001646:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001648:	2304      	movs	r3, #4
 800164a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800164c:	f107 0314 	add.w	r3, r7, #20
 8001650:	4619      	mov	r1, r3
 8001652:	4815      	ldr	r0, [pc, #84]	@ (80016a8 <HAL_I2C_MspInit+0xcc>)
 8001654:	f000 fb82 	bl	8001d5c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001658:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800165c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800165e:	2312      	movs	r3, #18
 8001660:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001662:	2301      	movs	r3, #1
 8001664:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001666:	2303      	movs	r3, #3
 8001668:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 800166a:	2304      	movs	r3, #4
 800166c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800166e:	f107 0314 	add.w	r3, r7, #20
 8001672:	4619      	mov	r1, r3
 8001674:	480d      	ldr	r0, [pc, #52]	@ (80016ac <HAL_I2C_MspInit+0xd0>)
 8001676:	f000 fb71 	bl	8001d5c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 800167a:	2300      	movs	r3, #0
 800167c:	60bb      	str	r3, [r7, #8]
 800167e:	4b09      	ldr	r3, [pc, #36]	@ (80016a4 <HAL_I2C_MspInit+0xc8>)
 8001680:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001682:	4a08      	ldr	r2, [pc, #32]	@ (80016a4 <HAL_I2C_MspInit+0xc8>)
 8001684:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001688:	6413      	str	r3, [r2, #64]	@ 0x40
 800168a:	4b06      	ldr	r3, [pc, #24]	@ (80016a4 <HAL_I2C_MspInit+0xc8>)
 800168c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800168e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001692:	60bb      	str	r3, [r7, #8]
 8001694:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END I2C3_MspInit 1 */

  }

}
 8001696:	bf00      	nop
 8001698:	3728      	adds	r7, #40	@ 0x28
 800169a:	46bd      	mov	sp, r7
 800169c:	bd80      	pop	{r7, pc}
 800169e:	bf00      	nop
 80016a0:	40005c00 	.word	0x40005c00
 80016a4:	40023800 	.word	0x40023800
 80016a8:	40020800 	.word	0x40020800
 80016ac:	40020000 	.word	0x40020000

080016b0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80016b0:	b480      	push	{r7}
 80016b2:	b085      	sub	sp, #20
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	4a0b      	ldr	r2, [pc, #44]	@ (80016ec <HAL_TIM_Base_MspInit+0x3c>)
 80016be:	4293      	cmp	r3, r2
 80016c0:	d10d      	bne.n	80016de <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80016c2:	2300      	movs	r3, #0
 80016c4:	60fb      	str	r3, [r7, #12]
 80016c6:	4b0a      	ldr	r3, [pc, #40]	@ (80016f0 <HAL_TIM_Base_MspInit+0x40>)
 80016c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016ca:	4a09      	ldr	r2, [pc, #36]	@ (80016f0 <HAL_TIM_Base_MspInit+0x40>)
 80016cc:	f043 0301 	orr.w	r3, r3, #1
 80016d0:	6453      	str	r3, [r2, #68]	@ 0x44
 80016d2:	4b07      	ldr	r3, [pc, #28]	@ (80016f0 <HAL_TIM_Base_MspInit+0x40>)
 80016d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016d6:	f003 0301 	and.w	r3, r3, #1
 80016da:	60fb      	str	r3, [r7, #12]
 80016dc:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM1_MspInit 1 */

  }

}
 80016de:	bf00      	nop
 80016e0:	3714      	adds	r7, #20
 80016e2:	46bd      	mov	sp, r7
 80016e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e8:	4770      	bx	lr
 80016ea:	bf00      	nop
 80016ec:	40010000 	.word	0x40010000
 80016f0:	40023800 	.word	0x40023800

080016f4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b08a      	sub	sp, #40	@ 0x28
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016fc:	f107 0314 	add.w	r3, r7, #20
 8001700:	2200      	movs	r2, #0
 8001702:	601a      	str	r2, [r3, #0]
 8001704:	605a      	str	r2, [r3, #4]
 8001706:	609a      	str	r2, [r3, #8]
 8001708:	60da      	str	r2, [r3, #12]
 800170a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	4a19      	ldr	r2, [pc, #100]	@ (8001778 <HAL_UART_MspInit+0x84>)
 8001712:	4293      	cmp	r3, r2
 8001714:	d12b      	bne.n	800176e <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001716:	2300      	movs	r3, #0
 8001718:	613b      	str	r3, [r7, #16]
 800171a:	4b18      	ldr	r3, [pc, #96]	@ (800177c <HAL_UART_MspInit+0x88>)
 800171c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800171e:	4a17      	ldr	r2, [pc, #92]	@ (800177c <HAL_UART_MspInit+0x88>)
 8001720:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001724:	6413      	str	r3, [r2, #64]	@ 0x40
 8001726:	4b15      	ldr	r3, [pc, #84]	@ (800177c <HAL_UART_MspInit+0x88>)
 8001728:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800172a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800172e:	613b      	str	r3, [r7, #16]
 8001730:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001732:	2300      	movs	r3, #0
 8001734:	60fb      	str	r3, [r7, #12]
 8001736:	4b11      	ldr	r3, [pc, #68]	@ (800177c <HAL_UART_MspInit+0x88>)
 8001738:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800173a:	4a10      	ldr	r2, [pc, #64]	@ (800177c <HAL_UART_MspInit+0x88>)
 800173c:	f043 0301 	orr.w	r3, r3, #1
 8001740:	6313      	str	r3, [r2, #48]	@ 0x30
 8001742:	4b0e      	ldr	r3, [pc, #56]	@ (800177c <HAL_UART_MspInit+0x88>)
 8001744:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001746:	f003 0301 	and.w	r3, r3, #1
 800174a:	60fb      	str	r3, [r7, #12]
 800174c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800174e:	230c      	movs	r3, #12
 8001750:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001752:	2302      	movs	r3, #2
 8001754:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001756:	2300      	movs	r3, #0
 8001758:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800175a:	2300      	movs	r3, #0
 800175c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800175e:	2307      	movs	r3, #7
 8001760:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001762:	f107 0314 	add.w	r3, r7, #20
 8001766:	4619      	mov	r1, r3
 8001768:	4805      	ldr	r0, [pc, #20]	@ (8001780 <HAL_UART_MspInit+0x8c>)
 800176a:	f000 faf7 	bl	8001d5c <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 800176e:	bf00      	nop
 8001770:	3728      	adds	r7, #40	@ 0x28
 8001772:	46bd      	mov	sp, r7
 8001774:	bd80      	pop	{r7, pc}
 8001776:	bf00      	nop
 8001778:	40004400 	.word	0x40004400
 800177c:	40023800 	.word	0x40023800
 8001780:	40020000 	.word	0x40020000

08001784 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	b08e      	sub	sp, #56	@ 0x38
 8001788:	af00      	add	r7, sp, #0
 800178a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 800178c:	2300      	movs	r3, #0
 800178e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8001790:	2300      	movs	r3, #0
 8001792:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM2 clock */
  __HAL_RCC_TIM2_CLK_ENABLE();
 8001794:	2300      	movs	r3, #0
 8001796:	60fb      	str	r3, [r7, #12]
 8001798:	4b34      	ldr	r3, [pc, #208]	@ (800186c <HAL_InitTick+0xe8>)
 800179a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800179c:	4a33      	ldr	r2, [pc, #204]	@ (800186c <HAL_InitTick+0xe8>)
 800179e:	f043 0301 	orr.w	r3, r3, #1
 80017a2:	6413      	str	r3, [r2, #64]	@ 0x40
 80017a4:	4b31      	ldr	r3, [pc, #196]	@ (800186c <HAL_InitTick+0xe8>)
 80017a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017a8:	f003 0301 	and.w	r3, r3, #1
 80017ac:	60fb      	str	r3, [r7, #12]
 80017ae:	68fb      	ldr	r3, [r7, #12]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80017b0:	f107 0210 	add.w	r2, r7, #16
 80017b4:	f107 0314 	add.w	r3, r7, #20
 80017b8:	4611      	mov	r1, r2
 80017ba:	4618      	mov	r0, r3
 80017bc:	f002 f918 	bl	80039f0 <HAL_RCC_GetClockConfig>
  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80017c0:	6a3b      	ldr	r3, [r7, #32]
 80017c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM2 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80017c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d103      	bne.n	80017d2 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80017ca:	f002 f8e9 	bl	80039a0 <HAL_RCC_GetPCLK1Freq>
 80017ce:	6378      	str	r0, [r7, #52]	@ 0x34
 80017d0:	e004      	b.n	80017dc <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80017d2:	f002 f8e5 	bl	80039a0 <HAL_RCC_GetPCLK1Freq>
 80017d6:	4603      	mov	r3, r0
 80017d8:	005b      	lsls	r3, r3, #1
 80017da:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM2 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80017dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80017de:	4a24      	ldr	r2, [pc, #144]	@ (8001870 <HAL_InitTick+0xec>)
 80017e0:	fba2 2303 	umull	r2, r3, r2, r3
 80017e4:	0c9b      	lsrs	r3, r3, #18
 80017e6:	3b01      	subs	r3, #1
 80017e8:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM2 */
  htim2.Instance = TIM2;
 80017ea:	4b22      	ldr	r3, [pc, #136]	@ (8001874 <HAL_InitTick+0xf0>)
 80017ec:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80017f0:	601a      	str	r2, [r3, #0]
  + Period = [(TIM2CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim2.Init.Period = (1000000U / 1000U) - 1U;
 80017f2:	4b20      	ldr	r3, [pc, #128]	@ (8001874 <HAL_InitTick+0xf0>)
 80017f4:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80017f8:	60da      	str	r2, [r3, #12]
  htim2.Init.Prescaler = uwPrescalerValue;
 80017fa:	4a1e      	ldr	r2, [pc, #120]	@ (8001874 <HAL_InitTick+0xf0>)
 80017fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80017fe:	6053      	str	r3, [r2, #4]
  htim2.Init.ClockDivision = 0;
 8001800:	4b1c      	ldr	r3, [pc, #112]	@ (8001874 <HAL_InitTick+0xf0>)
 8001802:	2200      	movs	r2, #0
 8001804:	611a      	str	r2, [r3, #16]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001806:	4b1b      	ldr	r3, [pc, #108]	@ (8001874 <HAL_InitTick+0xf0>)
 8001808:	2200      	movs	r2, #0
 800180a:	609a      	str	r2, [r3, #8]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800180c:	4b19      	ldr	r3, [pc, #100]	@ (8001874 <HAL_InitTick+0xf0>)
 800180e:	2200      	movs	r2, #0
 8001810:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim2);
 8001812:	4818      	ldr	r0, [pc, #96]	@ (8001874 <HAL_InitTick+0xf0>)
 8001814:	f002 f91e 	bl	8003a54 <HAL_TIM_Base_Init>
 8001818:	4603      	mov	r3, r0
 800181a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 800181e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001822:	2b00      	cmp	r3, #0
 8001824:	d11b      	bne.n	800185e <HAL_InitTick+0xda>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim2);
 8001826:	4813      	ldr	r0, [pc, #76]	@ (8001874 <HAL_InitTick+0xf0>)
 8001828:	f002 f9be 	bl	8003ba8 <HAL_TIM_Base_Start_IT>
 800182c:	4603      	mov	r3, r0
 800182e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8001832:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001836:	2b00      	cmp	r3, #0
 8001838:	d111      	bne.n	800185e <HAL_InitTick+0xda>
    {
    /* Enable the TIM2 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800183a:	201c      	movs	r0, #28
 800183c:	f000 fa80 	bl	8001d40 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	2b0f      	cmp	r3, #15
 8001844:	d808      	bhi.n	8001858 <HAL_InitTick+0xd4>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority, 0U);
 8001846:	2200      	movs	r2, #0
 8001848:	6879      	ldr	r1, [r7, #4]
 800184a:	201c      	movs	r0, #28
 800184c:	f000 fa5c 	bl	8001d08 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001850:	4a09      	ldr	r2, [pc, #36]	@ (8001878 <HAL_InitTick+0xf4>)
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	6013      	str	r3, [r2, #0]
 8001856:	e002      	b.n	800185e <HAL_InitTick+0xda>
      }
      else
      {
        status = HAL_ERROR;
 8001858:	2301      	movs	r3, #1
 800185a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 800185e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8001862:	4618      	mov	r0, r3
 8001864:	3738      	adds	r7, #56	@ 0x38
 8001866:	46bd      	mov	sp, r7
 8001868:	bd80      	pop	{r7, pc}
 800186a:	bf00      	nop
 800186c:	40023800 	.word	0x40023800
 8001870:	431bde83 	.word	0x431bde83
 8001874:	200002ec 	.word	0x200002ec
 8001878:	20000004 	.word	0x20000004

0800187c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800187c:	b480      	push	{r7}
 800187e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001880:	bf00      	nop
 8001882:	e7fd      	b.n	8001880 <NMI_Handler+0x4>

08001884 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001884:	b480      	push	{r7}
 8001886:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001888:	bf00      	nop
 800188a:	e7fd      	b.n	8001888 <HardFault_Handler+0x4>

0800188c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800188c:	b480      	push	{r7}
 800188e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001890:	bf00      	nop
 8001892:	e7fd      	b.n	8001890 <MemManage_Handler+0x4>

08001894 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001894:	b480      	push	{r7}
 8001896:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001898:	bf00      	nop
 800189a:	e7fd      	b.n	8001898 <BusFault_Handler+0x4>

0800189c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800189c:	b480      	push	{r7}
 800189e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80018a0:	bf00      	nop
 80018a2:	e7fd      	b.n	80018a0 <UsageFault_Handler+0x4>

080018a4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80018a4:	b480      	push	{r7}
 80018a6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80018a8:	bf00      	nop
 80018aa:	46bd      	mov	sp, r7
 80018ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b0:	4770      	bx	lr
	...

080018b4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80018b4:	b580      	push	{r7, lr}
 80018b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80018b8:	4802      	ldr	r0, [pc, #8]	@ (80018c4 <TIM2_IRQHandler+0x10>)
 80018ba:	f002 f9d7 	bl	8003c6c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80018be:	bf00      	nop
 80018c0:	bd80      	pop	{r7, pc}
 80018c2:	bf00      	nop
 80018c4:	200002ec 	.word	0x200002ec

080018c8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80018c8:	b480      	push	{r7}
 80018ca:	af00      	add	r7, sp, #0
  return 1;
 80018cc:	2301      	movs	r3, #1
}
 80018ce:	4618      	mov	r0, r3
 80018d0:	46bd      	mov	sp, r7
 80018d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d6:	4770      	bx	lr

080018d8 <_kill>:

int _kill(int pid, int sig)
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	b082      	sub	sp, #8
 80018dc:	af00      	add	r7, sp, #0
 80018de:	6078      	str	r0, [r7, #4]
 80018e0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80018e2:	f006 ff37 	bl	8008754 <__errno>
 80018e6:	4603      	mov	r3, r0
 80018e8:	2216      	movs	r2, #22
 80018ea:	601a      	str	r2, [r3, #0]
  return -1;
 80018ec:	f04f 33ff 	mov.w	r3, #4294967295
}
 80018f0:	4618      	mov	r0, r3
 80018f2:	3708      	adds	r7, #8
 80018f4:	46bd      	mov	sp, r7
 80018f6:	bd80      	pop	{r7, pc}

080018f8 <_exit>:

void _exit (int status)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b082      	sub	sp, #8
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001900:	f04f 31ff 	mov.w	r1, #4294967295
 8001904:	6878      	ldr	r0, [r7, #4]
 8001906:	f7ff ffe7 	bl	80018d8 <_kill>
  while (1) {}    /* Make sure we hang here */
 800190a:	bf00      	nop
 800190c:	e7fd      	b.n	800190a <_exit+0x12>

0800190e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800190e:	b580      	push	{r7, lr}
 8001910:	b086      	sub	sp, #24
 8001912:	af00      	add	r7, sp, #0
 8001914:	60f8      	str	r0, [r7, #12]
 8001916:	60b9      	str	r1, [r7, #8]
 8001918:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800191a:	2300      	movs	r3, #0
 800191c:	617b      	str	r3, [r7, #20]
 800191e:	e00a      	b.n	8001936 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001920:	f3af 8000 	nop.w
 8001924:	4601      	mov	r1, r0
 8001926:	68bb      	ldr	r3, [r7, #8]
 8001928:	1c5a      	adds	r2, r3, #1
 800192a:	60ba      	str	r2, [r7, #8]
 800192c:	b2ca      	uxtb	r2, r1
 800192e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001930:	697b      	ldr	r3, [r7, #20]
 8001932:	3301      	adds	r3, #1
 8001934:	617b      	str	r3, [r7, #20]
 8001936:	697a      	ldr	r2, [r7, #20]
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	429a      	cmp	r2, r3
 800193c:	dbf0      	blt.n	8001920 <_read+0x12>
  }

  return len;
 800193e:	687b      	ldr	r3, [r7, #4]
}
 8001940:	4618      	mov	r0, r3
 8001942:	3718      	adds	r7, #24
 8001944:	46bd      	mov	sp, r7
 8001946:	bd80      	pop	{r7, pc}

08001948 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001948:	b580      	push	{r7, lr}
 800194a:	b086      	sub	sp, #24
 800194c:	af00      	add	r7, sp, #0
 800194e:	60f8      	str	r0, [r7, #12]
 8001950:	60b9      	str	r1, [r7, #8]
 8001952:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001954:	2300      	movs	r3, #0
 8001956:	617b      	str	r3, [r7, #20]
 8001958:	e009      	b.n	800196e <_write+0x26>
  {
    __io_putchar(*ptr++);
 800195a:	68bb      	ldr	r3, [r7, #8]
 800195c:	1c5a      	adds	r2, r3, #1
 800195e:	60ba      	str	r2, [r7, #8]
 8001960:	781b      	ldrb	r3, [r3, #0]
 8001962:	4618      	mov	r0, r3
 8001964:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001968:	697b      	ldr	r3, [r7, #20]
 800196a:	3301      	adds	r3, #1
 800196c:	617b      	str	r3, [r7, #20]
 800196e:	697a      	ldr	r2, [r7, #20]
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	429a      	cmp	r2, r3
 8001974:	dbf1      	blt.n	800195a <_write+0x12>
  }
  return len;
 8001976:	687b      	ldr	r3, [r7, #4]
}
 8001978:	4618      	mov	r0, r3
 800197a:	3718      	adds	r7, #24
 800197c:	46bd      	mov	sp, r7
 800197e:	bd80      	pop	{r7, pc}

08001980 <_close>:

int _close(int file)
{
 8001980:	b480      	push	{r7}
 8001982:	b083      	sub	sp, #12
 8001984:	af00      	add	r7, sp, #0
 8001986:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001988:	f04f 33ff 	mov.w	r3, #4294967295
}
 800198c:	4618      	mov	r0, r3
 800198e:	370c      	adds	r7, #12
 8001990:	46bd      	mov	sp, r7
 8001992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001996:	4770      	bx	lr

08001998 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001998:	b480      	push	{r7}
 800199a:	b083      	sub	sp, #12
 800199c:	af00      	add	r7, sp, #0
 800199e:	6078      	str	r0, [r7, #4]
 80019a0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80019a2:	683b      	ldr	r3, [r7, #0]
 80019a4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80019a8:	605a      	str	r2, [r3, #4]
  return 0;
 80019aa:	2300      	movs	r3, #0
}
 80019ac:	4618      	mov	r0, r3
 80019ae:	370c      	adds	r7, #12
 80019b0:	46bd      	mov	sp, r7
 80019b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b6:	4770      	bx	lr

080019b8 <_isatty>:

int _isatty(int file)
{
 80019b8:	b480      	push	{r7}
 80019ba:	b083      	sub	sp, #12
 80019bc:	af00      	add	r7, sp, #0
 80019be:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80019c0:	2301      	movs	r3, #1
}
 80019c2:	4618      	mov	r0, r3
 80019c4:	370c      	adds	r7, #12
 80019c6:	46bd      	mov	sp, r7
 80019c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019cc:	4770      	bx	lr

080019ce <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80019ce:	b480      	push	{r7}
 80019d0:	b085      	sub	sp, #20
 80019d2:	af00      	add	r7, sp, #0
 80019d4:	60f8      	str	r0, [r7, #12]
 80019d6:	60b9      	str	r1, [r7, #8]
 80019d8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80019da:	2300      	movs	r3, #0
}
 80019dc:	4618      	mov	r0, r3
 80019de:	3714      	adds	r7, #20
 80019e0:	46bd      	mov	sp, r7
 80019e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e6:	4770      	bx	lr

080019e8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	b086      	sub	sp, #24
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80019f0:	4a14      	ldr	r2, [pc, #80]	@ (8001a44 <_sbrk+0x5c>)
 80019f2:	4b15      	ldr	r3, [pc, #84]	@ (8001a48 <_sbrk+0x60>)
 80019f4:	1ad3      	subs	r3, r2, r3
 80019f6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80019f8:	697b      	ldr	r3, [r7, #20]
 80019fa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80019fc:	4b13      	ldr	r3, [pc, #76]	@ (8001a4c <_sbrk+0x64>)
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d102      	bne.n	8001a0a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001a04:	4b11      	ldr	r3, [pc, #68]	@ (8001a4c <_sbrk+0x64>)
 8001a06:	4a12      	ldr	r2, [pc, #72]	@ (8001a50 <_sbrk+0x68>)
 8001a08:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001a0a:	4b10      	ldr	r3, [pc, #64]	@ (8001a4c <_sbrk+0x64>)
 8001a0c:	681a      	ldr	r2, [r3, #0]
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	4413      	add	r3, r2
 8001a12:	693a      	ldr	r2, [r7, #16]
 8001a14:	429a      	cmp	r2, r3
 8001a16:	d207      	bcs.n	8001a28 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001a18:	f006 fe9c 	bl	8008754 <__errno>
 8001a1c:	4603      	mov	r3, r0
 8001a1e:	220c      	movs	r2, #12
 8001a20:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001a22:	f04f 33ff 	mov.w	r3, #4294967295
 8001a26:	e009      	b.n	8001a3c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001a28:	4b08      	ldr	r3, [pc, #32]	@ (8001a4c <_sbrk+0x64>)
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001a2e:	4b07      	ldr	r3, [pc, #28]	@ (8001a4c <_sbrk+0x64>)
 8001a30:	681a      	ldr	r2, [r3, #0]
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	4413      	add	r3, r2
 8001a36:	4a05      	ldr	r2, [pc, #20]	@ (8001a4c <_sbrk+0x64>)
 8001a38:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001a3a:	68fb      	ldr	r3, [r7, #12]
}
 8001a3c:	4618      	mov	r0, r3
 8001a3e:	3718      	adds	r7, #24
 8001a40:	46bd      	mov	sp, r7
 8001a42:	bd80      	pop	{r7, pc}
 8001a44:	20018000 	.word	0x20018000
 8001a48:	00000400 	.word	0x00000400
 8001a4c:	20000334 	.word	0x20000334
 8001a50:	20004e70 	.word	0x20004e70

08001a54 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001a54:	b480      	push	{r7}
 8001a56:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001a58:	4b06      	ldr	r3, [pc, #24]	@ (8001a74 <SystemInit+0x20>)
 8001a5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001a5e:	4a05      	ldr	r2, [pc, #20]	@ (8001a74 <SystemInit+0x20>)
 8001a60:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001a64:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001a68:	bf00      	nop
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a70:	4770      	bx	lr
 8001a72:	bf00      	nop
 8001a74:	e000ed00 	.word	0xe000ed00

08001a78 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001a78:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001ab0 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001a7c:	f7ff ffea 	bl	8001a54 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001a80:	480c      	ldr	r0, [pc, #48]	@ (8001ab4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001a82:	490d      	ldr	r1, [pc, #52]	@ (8001ab8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001a84:	4a0d      	ldr	r2, [pc, #52]	@ (8001abc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001a86:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001a88:	e002      	b.n	8001a90 <LoopCopyDataInit>

08001a8a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a8a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a8c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a8e:	3304      	adds	r3, #4

08001a90 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a90:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a92:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a94:	d3f9      	bcc.n	8001a8a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a96:	4a0a      	ldr	r2, [pc, #40]	@ (8001ac0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001a98:	4c0a      	ldr	r4, [pc, #40]	@ (8001ac4 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001a9a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a9c:	e001      	b.n	8001aa2 <LoopFillZerobss>

08001a9e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a9e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001aa0:	3204      	adds	r2, #4

08001aa2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001aa2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001aa4:	d3fb      	bcc.n	8001a9e <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8001aa6:	f006 fe5b 	bl	8008760 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001aaa:	f7ff faf3 	bl	8001094 <main>
  bx  lr    
 8001aae:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001ab0:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001ab4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ab8:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8001abc:	0800c290 	.word	0x0800c290
  ldr r2, =_sbss
 8001ac0:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8001ac4:	20004e70 	.word	0x20004e70

08001ac8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001ac8:	e7fe      	b.n	8001ac8 <ADC_IRQHandler>
	...

08001acc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001ad0:	4b0e      	ldr	r3, [pc, #56]	@ (8001b0c <HAL_Init+0x40>)
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	4a0d      	ldr	r2, [pc, #52]	@ (8001b0c <HAL_Init+0x40>)
 8001ad6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001ada:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001adc:	4b0b      	ldr	r3, [pc, #44]	@ (8001b0c <HAL_Init+0x40>)
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	4a0a      	ldr	r2, [pc, #40]	@ (8001b0c <HAL_Init+0x40>)
 8001ae2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001ae6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001ae8:	4b08      	ldr	r3, [pc, #32]	@ (8001b0c <HAL_Init+0x40>)
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	4a07      	ldr	r2, [pc, #28]	@ (8001b0c <HAL_Init+0x40>)
 8001aee:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001af2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001af4:	2003      	movs	r0, #3
 8001af6:	f000 f8fc 	bl	8001cf2 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001afa:	200f      	movs	r0, #15
 8001afc:	f7ff fe42 	bl	8001784 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001b00:	f7ff fd40 	bl	8001584 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001b04:	2300      	movs	r3, #0
}
 8001b06:	4618      	mov	r0, r3
 8001b08:	bd80      	pop	{r7, pc}
 8001b0a:	bf00      	nop
 8001b0c:	40023c00 	.word	0x40023c00

08001b10 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b10:	b480      	push	{r7}
 8001b12:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001b14:	4b06      	ldr	r3, [pc, #24]	@ (8001b30 <HAL_IncTick+0x20>)
 8001b16:	781b      	ldrb	r3, [r3, #0]
 8001b18:	461a      	mov	r2, r3
 8001b1a:	4b06      	ldr	r3, [pc, #24]	@ (8001b34 <HAL_IncTick+0x24>)
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	4413      	add	r3, r2
 8001b20:	4a04      	ldr	r2, [pc, #16]	@ (8001b34 <HAL_IncTick+0x24>)
 8001b22:	6013      	str	r3, [r2, #0]
}
 8001b24:	bf00      	nop
 8001b26:	46bd      	mov	sp, r7
 8001b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2c:	4770      	bx	lr
 8001b2e:	bf00      	nop
 8001b30:	20000008 	.word	0x20000008
 8001b34:	20000338 	.word	0x20000338

08001b38 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b38:	b480      	push	{r7}
 8001b3a:	af00      	add	r7, sp, #0
  return uwTick;
 8001b3c:	4b03      	ldr	r3, [pc, #12]	@ (8001b4c <HAL_GetTick+0x14>)
 8001b3e:	681b      	ldr	r3, [r3, #0]
}
 8001b40:	4618      	mov	r0, r3
 8001b42:	46bd      	mov	sp, r7
 8001b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b48:	4770      	bx	lr
 8001b4a:	bf00      	nop
 8001b4c:	20000338 	.word	0x20000338

08001b50 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001b50:	b580      	push	{r7, lr}
 8001b52:	b084      	sub	sp, #16
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001b58:	f7ff ffee 	bl	8001b38 <HAL_GetTick>
 8001b5c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001b62:	68fb      	ldr	r3, [r7, #12]
 8001b64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b68:	d005      	beq.n	8001b76 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001b6a:	4b0a      	ldr	r3, [pc, #40]	@ (8001b94 <HAL_Delay+0x44>)
 8001b6c:	781b      	ldrb	r3, [r3, #0]
 8001b6e:	461a      	mov	r2, r3
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	4413      	add	r3, r2
 8001b74:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001b76:	bf00      	nop
 8001b78:	f7ff ffde 	bl	8001b38 <HAL_GetTick>
 8001b7c:	4602      	mov	r2, r0
 8001b7e:	68bb      	ldr	r3, [r7, #8]
 8001b80:	1ad3      	subs	r3, r2, r3
 8001b82:	68fa      	ldr	r2, [r7, #12]
 8001b84:	429a      	cmp	r2, r3
 8001b86:	d8f7      	bhi.n	8001b78 <HAL_Delay+0x28>
  {
  }
}
 8001b88:	bf00      	nop
 8001b8a:	bf00      	nop
 8001b8c:	3710      	adds	r7, #16
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	bd80      	pop	{r7, pc}
 8001b92:	bf00      	nop
 8001b94:	20000008 	.word	0x20000008

08001b98 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b98:	b480      	push	{r7}
 8001b9a:	b085      	sub	sp, #20
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	f003 0307 	and.w	r3, r3, #7
 8001ba6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ba8:	4b0c      	ldr	r3, [pc, #48]	@ (8001bdc <__NVIC_SetPriorityGrouping+0x44>)
 8001baa:	68db      	ldr	r3, [r3, #12]
 8001bac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001bae:	68ba      	ldr	r2, [r7, #8]
 8001bb0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001bb4:	4013      	ands	r3, r2
 8001bb6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001bbc:	68bb      	ldr	r3, [r7, #8]
 8001bbe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001bc0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001bc4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001bc8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001bca:	4a04      	ldr	r2, [pc, #16]	@ (8001bdc <__NVIC_SetPriorityGrouping+0x44>)
 8001bcc:	68bb      	ldr	r3, [r7, #8]
 8001bce:	60d3      	str	r3, [r2, #12]
}
 8001bd0:	bf00      	nop
 8001bd2:	3714      	adds	r7, #20
 8001bd4:	46bd      	mov	sp, r7
 8001bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bda:	4770      	bx	lr
 8001bdc:	e000ed00 	.word	0xe000ed00

08001be0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001be0:	b480      	push	{r7}
 8001be2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001be4:	4b04      	ldr	r3, [pc, #16]	@ (8001bf8 <__NVIC_GetPriorityGrouping+0x18>)
 8001be6:	68db      	ldr	r3, [r3, #12]
 8001be8:	0a1b      	lsrs	r3, r3, #8
 8001bea:	f003 0307 	and.w	r3, r3, #7
}
 8001bee:	4618      	mov	r0, r3
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf6:	4770      	bx	lr
 8001bf8:	e000ed00 	.word	0xe000ed00

08001bfc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001bfc:	b480      	push	{r7}
 8001bfe:	b083      	sub	sp, #12
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	4603      	mov	r3, r0
 8001c04:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	db0b      	blt.n	8001c26 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001c0e:	79fb      	ldrb	r3, [r7, #7]
 8001c10:	f003 021f 	and.w	r2, r3, #31
 8001c14:	4907      	ldr	r1, [pc, #28]	@ (8001c34 <__NVIC_EnableIRQ+0x38>)
 8001c16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c1a:	095b      	lsrs	r3, r3, #5
 8001c1c:	2001      	movs	r0, #1
 8001c1e:	fa00 f202 	lsl.w	r2, r0, r2
 8001c22:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001c26:	bf00      	nop
 8001c28:	370c      	adds	r7, #12
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c30:	4770      	bx	lr
 8001c32:	bf00      	nop
 8001c34:	e000e100 	.word	0xe000e100

08001c38 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001c38:	b480      	push	{r7}
 8001c3a:	b083      	sub	sp, #12
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	4603      	mov	r3, r0
 8001c40:	6039      	str	r1, [r7, #0]
 8001c42:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c44:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	db0a      	blt.n	8001c62 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c4c:	683b      	ldr	r3, [r7, #0]
 8001c4e:	b2da      	uxtb	r2, r3
 8001c50:	490c      	ldr	r1, [pc, #48]	@ (8001c84 <__NVIC_SetPriority+0x4c>)
 8001c52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c56:	0112      	lsls	r2, r2, #4
 8001c58:	b2d2      	uxtb	r2, r2
 8001c5a:	440b      	add	r3, r1
 8001c5c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001c60:	e00a      	b.n	8001c78 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c62:	683b      	ldr	r3, [r7, #0]
 8001c64:	b2da      	uxtb	r2, r3
 8001c66:	4908      	ldr	r1, [pc, #32]	@ (8001c88 <__NVIC_SetPriority+0x50>)
 8001c68:	79fb      	ldrb	r3, [r7, #7]
 8001c6a:	f003 030f 	and.w	r3, r3, #15
 8001c6e:	3b04      	subs	r3, #4
 8001c70:	0112      	lsls	r2, r2, #4
 8001c72:	b2d2      	uxtb	r2, r2
 8001c74:	440b      	add	r3, r1
 8001c76:	761a      	strb	r2, [r3, #24]
}
 8001c78:	bf00      	nop
 8001c7a:	370c      	adds	r7, #12
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c82:	4770      	bx	lr
 8001c84:	e000e100 	.word	0xe000e100
 8001c88:	e000ed00 	.word	0xe000ed00

08001c8c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c8c:	b480      	push	{r7}
 8001c8e:	b089      	sub	sp, #36	@ 0x24
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	60f8      	str	r0, [r7, #12]
 8001c94:	60b9      	str	r1, [r7, #8]
 8001c96:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	f003 0307 	and.w	r3, r3, #7
 8001c9e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ca0:	69fb      	ldr	r3, [r7, #28]
 8001ca2:	f1c3 0307 	rsb	r3, r3, #7
 8001ca6:	2b04      	cmp	r3, #4
 8001ca8:	bf28      	it	cs
 8001caa:	2304      	movcs	r3, #4
 8001cac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001cae:	69fb      	ldr	r3, [r7, #28]
 8001cb0:	3304      	adds	r3, #4
 8001cb2:	2b06      	cmp	r3, #6
 8001cb4:	d902      	bls.n	8001cbc <NVIC_EncodePriority+0x30>
 8001cb6:	69fb      	ldr	r3, [r7, #28]
 8001cb8:	3b03      	subs	r3, #3
 8001cba:	e000      	b.n	8001cbe <NVIC_EncodePriority+0x32>
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001cc0:	f04f 32ff 	mov.w	r2, #4294967295
 8001cc4:	69bb      	ldr	r3, [r7, #24]
 8001cc6:	fa02 f303 	lsl.w	r3, r2, r3
 8001cca:	43da      	mvns	r2, r3
 8001ccc:	68bb      	ldr	r3, [r7, #8]
 8001cce:	401a      	ands	r2, r3
 8001cd0:	697b      	ldr	r3, [r7, #20]
 8001cd2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001cd4:	f04f 31ff 	mov.w	r1, #4294967295
 8001cd8:	697b      	ldr	r3, [r7, #20]
 8001cda:	fa01 f303 	lsl.w	r3, r1, r3
 8001cde:	43d9      	mvns	r1, r3
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ce4:	4313      	orrs	r3, r2
         );
}
 8001ce6:	4618      	mov	r0, r3
 8001ce8:	3724      	adds	r7, #36	@ 0x24
 8001cea:	46bd      	mov	sp, r7
 8001cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf0:	4770      	bx	lr

08001cf2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001cf2:	b580      	push	{r7, lr}
 8001cf4:	b082      	sub	sp, #8
 8001cf6:	af00      	add	r7, sp, #0
 8001cf8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001cfa:	6878      	ldr	r0, [r7, #4]
 8001cfc:	f7ff ff4c 	bl	8001b98 <__NVIC_SetPriorityGrouping>
}
 8001d00:	bf00      	nop
 8001d02:	3708      	adds	r7, #8
 8001d04:	46bd      	mov	sp, r7
 8001d06:	bd80      	pop	{r7, pc}

08001d08 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	b086      	sub	sp, #24
 8001d0c:	af00      	add	r7, sp, #0
 8001d0e:	4603      	mov	r3, r0
 8001d10:	60b9      	str	r1, [r7, #8]
 8001d12:	607a      	str	r2, [r7, #4]
 8001d14:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001d16:	2300      	movs	r3, #0
 8001d18:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001d1a:	f7ff ff61 	bl	8001be0 <__NVIC_GetPriorityGrouping>
 8001d1e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001d20:	687a      	ldr	r2, [r7, #4]
 8001d22:	68b9      	ldr	r1, [r7, #8]
 8001d24:	6978      	ldr	r0, [r7, #20]
 8001d26:	f7ff ffb1 	bl	8001c8c <NVIC_EncodePriority>
 8001d2a:	4602      	mov	r2, r0
 8001d2c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001d30:	4611      	mov	r1, r2
 8001d32:	4618      	mov	r0, r3
 8001d34:	f7ff ff80 	bl	8001c38 <__NVIC_SetPriority>
}
 8001d38:	bf00      	nop
 8001d3a:	3718      	adds	r7, #24
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	bd80      	pop	{r7, pc}

08001d40 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d40:	b580      	push	{r7, lr}
 8001d42:	b082      	sub	sp, #8
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	4603      	mov	r3, r0
 8001d48:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001d4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d4e:	4618      	mov	r0, r3
 8001d50:	f7ff ff54 	bl	8001bfc <__NVIC_EnableIRQ>
}
 8001d54:	bf00      	nop
 8001d56:	3708      	adds	r7, #8
 8001d58:	46bd      	mov	sp, r7
 8001d5a:	bd80      	pop	{r7, pc}

08001d5c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001d5c:	b480      	push	{r7}
 8001d5e:	b089      	sub	sp, #36	@ 0x24
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	6078      	str	r0, [r7, #4]
 8001d64:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001d66:	2300      	movs	r3, #0
 8001d68:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001d6a:	2300      	movs	r3, #0
 8001d6c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001d6e:	2300      	movs	r3, #0
 8001d70:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001d72:	2300      	movs	r3, #0
 8001d74:	61fb      	str	r3, [r7, #28]
 8001d76:	e159      	b.n	800202c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001d78:	2201      	movs	r2, #1
 8001d7a:	69fb      	ldr	r3, [r7, #28]
 8001d7c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d80:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001d82:	683b      	ldr	r3, [r7, #0]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	697a      	ldr	r2, [r7, #20]
 8001d88:	4013      	ands	r3, r2
 8001d8a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001d8c:	693a      	ldr	r2, [r7, #16]
 8001d8e:	697b      	ldr	r3, [r7, #20]
 8001d90:	429a      	cmp	r2, r3
 8001d92:	f040 8148 	bne.w	8002026 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001d96:	683b      	ldr	r3, [r7, #0]
 8001d98:	685b      	ldr	r3, [r3, #4]
 8001d9a:	f003 0303 	and.w	r3, r3, #3
 8001d9e:	2b01      	cmp	r3, #1
 8001da0:	d005      	beq.n	8001dae <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001da2:	683b      	ldr	r3, [r7, #0]
 8001da4:	685b      	ldr	r3, [r3, #4]
 8001da6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001daa:	2b02      	cmp	r3, #2
 8001dac:	d130      	bne.n	8001e10 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	689b      	ldr	r3, [r3, #8]
 8001db2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001db4:	69fb      	ldr	r3, [r7, #28]
 8001db6:	005b      	lsls	r3, r3, #1
 8001db8:	2203      	movs	r2, #3
 8001dba:	fa02 f303 	lsl.w	r3, r2, r3
 8001dbe:	43db      	mvns	r3, r3
 8001dc0:	69ba      	ldr	r2, [r7, #24]
 8001dc2:	4013      	ands	r3, r2
 8001dc4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001dc6:	683b      	ldr	r3, [r7, #0]
 8001dc8:	68da      	ldr	r2, [r3, #12]
 8001dca:	69fb      	ldr	r3, [r7, #28]
 8001dcc:	005b      	lsls	r3, r3, #1
 8001dce:	fa02 f303 	lsl.w	r3, r2, r3
 8001dd2:	69ba      	ldr	r2, [r7, #24]
 8001dd4:	4313      	orrs	r3, r2
 8001dd6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	69ba      	ldr	r2, [r7, #24]
 8001ddc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	685b      	ldr	r3, [r3, #4]
 8001de2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001de4:	2201      	movs	r2, #1
 8001de6:	69fb      	ldr	r3, [r7, #28]
 8001de8:	fa02 f303 	lsl.w	r3, r2, r3
 8001dec:	43db      	mvns	r3, r3
 8001dee:	69ba      	ldr	r2, [r7, #24]
 8001df0:	4013      	ands	r3, r2
 8001df2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001df4:	683b      	ldr	r3, [r7, #0]
 8001df6:	685b      	ldr	r3, [r3, #4]
 8001df8:	091b      	lsrs	r3, r3, #4
 8001dfa:	f003 0201 	and.w	r2, r3, #1
 8001dfe:	69fb      	ldr	r3, [r7, #28]
 8001e00:	fa02 f303 	lsl.w	r3, r2, r3
 8001e04:	69ba      	ldr	r2, [r7, #24]
 8001e06:	4313      	orrs	r3, r2
 8001e08:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	69ba      	ldr	r2, [r7, #24]
 8001e0e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001e10:	683b      	ldr	r3, [r7, #0]
 8001e12:	685b      	ldr	r3, [r3, #4]
 8001e14:	f003 0303 	and.w	r3, r3, #3
 8001e18:	2b03      	cmp	r3, #3
 8001e1a:	d017      	beq.n	8001e4c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	68db      	ldr	r3, [r3, #12]
 8001e20:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001e22:	69fb      	ldr	r3, [r7, #28]
 8001e24:	005b      	lsls	r3, r3, #1
 8001e26:	2203      	movs	r2, #3
 8001e28:	fa02 f303 	lsl.w	r3, r2, r3
 8001e2c:	43db      	mvns	r3, r3
 8001e2e:	69ba      	ldr	r2, [r7, #24]
 8001e30:	4013      	ands	r3, r2
 8001e32:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001e34:	683b      	ldr	r3, [r7, #0]
 8001e36:	689a      	ldr	r2, [r3, #8]
 8001e38:	69fb      	ldr	r3, [r7, #28]
 8001e3a:	005b      	lsls	r3, r3, #1
 8001e3c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e40:	69ba      	ldr	r2, [r7, #24]
 8001e42:	4313      	orrs	r3, r2
 8001e44:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	69ba      	ldr	r2, [r7, #24]
 8001e4a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001e4c:	683b      	ldr	r3, [r7, #0]
 8001e4e:	685b      	ldr	r3, [r3, #4]
 8001e50:	f003 0303 	and.w	r3, r3, #3
 8001e54:	2b02      	cmp	r3, #2
 8001e56:	d123      	bne.n	8001ea0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001e58:	69fb      	ldr	r3, [r7, #28]
 8001e5a:	08da      	lsrs	r2, r3, #3
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	3208      	adds	r2, #8
 8001e60:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001e64:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001e66:	69fb      	ldr	r3, [r7, #28]
 8001e68:	f003 0307 	and.w	r3, r3, #7
 8001e6c:	009b      	lsls	r3, r3, #2
 8001e6e:	220f      	movs	r2, #15
 8001e70:	fa02 f303 	lsl.w	r3, r2, r3
 8001e74:	43db      	mvns	r3, r3
 8001e76:	69ba      	ldr	r2, [r7, #24]
 8001e78:	4013      	ands	r3, r2
 8001e7a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001e7c:	683b      	ldr	r3, [r7, #0]
 8001e7e:	691a      	ldr	r2, [r3, #16]
 8001e80:	69fb      	ldr	r3, [r7, #28]
 8001e82:	f003 0307 	and.w	r3, r3, #7
 8001e86:	009b      	lsls	r3, r3, #2
 8001e88:	fa02 f303 	lsl.w	r3, r2, r3
 8001e8c:	69ba      	ldr	r2, [r7, #24]
 8001e8e:	4313      	orrs	r3, r2
 8001e90:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001e92:	69fb      	ldr	r3, [r7, #28]
 8001e94:	08da      	lsrs	r2, r3, #3
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	3208      	adds	r2, #8
 8001e9a:	69b9      	ldr	r1, [r7, #24]
 8001e9c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001ea6:	69fb      	ldr	r3, [r7, #28]
 8001ea8:	005b      	lsls	r3, r3, #1
 8001eaa:	2203      	movs	r2, #3
 8001eac:	fa02 f303 	lsl.w	r3, r2, r3
 8001eb0:	43db      	mvns	r3, r3
 8001eb2:	69ba      	ldr	r2, [r7, #24]
 8001eb4:	4013      	ands	r3, r2
 8001eb6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001eb8:	683b      	ldr	r3, [r7, #0]
 8001eba:	685b      	ldr	r3, [r3, #4]
 8001ebc:	f003 0203 	and.w	r2, r3, #3
 8001ec0:	69fb      	ldr	r3, [r7, #28]
 8001ec2:	005b      	lsls	r3, r3, #1
 8001ec4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ec8:	69ba      	ldr	r2, [r7, #24]
 8001eca:	4313      	orrs	r3, r2
 8001ecc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	69ba      	ldr	r2, [r7, #24]
 8001ed2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001ed4:	683b      	ldr	r3, [r7, #0]
 8001ed6:	685b      	ldr	r3, [r3, #4]
 8001ed8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	f000 80a2 	beq.w	8002026 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	60fb      	str	r3, [r7, #12]
 8001ee6:	4b57      	ldr	r3, [pc, #348]	@ (8002044 <HAL_GPIO_Init+0x2e8>)
 8001ee8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001eea:	4a56      	ldr	r2, [pc, #344]	@ (8002044 <HAL_GPIO_Init+0x2e8>)
 8001eec:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001ef0:	6453      	str	r3, [r2, #68]	@ 0x44
 8001ef2:	4b54      	ldr	r3, [pc, #336]	@ (8002044 <HAL_GPIO_Init+0x2e8>)
 8001ef4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ef6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001efa:	60fb      	str	r3, [r7, #12]
 8001efc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001efe:	4a52      	ldr	r2, [pc, #328]	@ (8002048 <HAL_GPIO_Init+0x2ec>)
 8001f00:	69fb      	ldr	r3, [r7, #28]
 8001f02:	089b      	lsrs	r3, r3, #2
 8001f04:	3302      	adds	r3, #2
 8001f06:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f0a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001f0c:	69fb      	ldr	r3, [r7, #28]
 8001f0e:	f003 0303 	and.w	r3, r3, #3
 8001f12:	009b      	lsls	r3, r3, #2
 8001f14:	220f      	movs	r2, #15
 8001f16:	fa02 f303 	lsl.w	r3, r2, r3
 8001f1a:	43db      	mvns	r3, r3
 8001f1c:	69ba      	ldr	r2, [r7, #24]
 8001f1e:	4013      	ands	r3, r2
 8001f20:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	4a49      	ldr	r2, [pc, #292]	@ (800204c <HAL_GPIO_Init+0x2f0>)
 8001f26:	4293      	cmp	r3, r2
 8001f28:	d019      	beq.n	8001f5e <HAL_GPIO_Init+0x202>
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	4a48      	ldr	r2, [pc, #288]	@ (8002050 <HAL_GPIO_Init+0x2f4>)
 8001f2e:	4293      	cmp	r3, r2
 8001f30:	d013      	beq.n	8001f5a <HAL_GPIO_Init+0x1fe>
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	4a47      	ldr	r2, [pc, #284]	@ (8002054 <HAL_GPIO_Init+0x2f8>)
 8001f36:	4293      	cmp	r3, r2
 8001f38:	d00d      	beq.n	8001f56 <HAL_GPIO_Init+0x1fa>
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	4a46      	ldr	r2, [pc, #280]	@ (8002058 <HAL_GPIO_Init+0x2fc>)
 8001f3e:	4293      	cmp	r3, r2
 8001f40:	d007      	beq.n	8001f52 <HAL_GPIO_Init+0x1f6>
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	4a45      	ldr	r2, [pc, #276]	@ (800205c <HAL_GPIO_Init+0x300>)
 8001f46:	4293      	cmp	r3, r2
 8001f48:	d101      	bne.n	8001f4e <HAL_GPIO_Init+0x1f2>
 8001f4a:	2304      	movs	r3, #4
 8001f4c:	e008      	b.n	8001f60 <HAL_GPIO_Init+0x204>
 8001f4e:	2307      	movs	r3, #7
 8001f50:	e006      	b.n	8001f60 <HAL_GPIO_Init+0x204>
 8001f52:	2303      	movs	r3, #3
 8001f54:	e004      	b.n	8001f60 <HAL_GPIO_Init+0x204>
 8001f56:	2302      	movs	r3, #2
 8001f58:	e002      	b.n	8001f60 <HAL_GPIO_Init+0x204>
 8001f5a:	2301      	movs	r3, #1
 8001f5c:	e000      	b.n	8001f60 <HAL_GPIO_Init+0x204>
 8001f5e:	2300      	movs	r3, #0
 8001f60:	69fa      	ldr	r2, [r7, #28]
 8001f62:	f002 0203 	and.w	r2, r2, #3
 8001f66:	0092      	lsls	r2, r2, #2
 8001f68:	4093      	lsls	r3, r2
 8001f6a:	69ba      	ldr	r2, [r7, #24]
 8001f6c:	4313      	orrs	r3, r2
 8001f6e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001f70:	4935      	ldr	r1, [pc, #212]	@ (8002048 <HAL_GPIO_Init+0x2ec>)
 8001f72:	69fb      	ldr	r3, [r7, #28]
 8001f74:	089b      	lsrs	r3, r3, #2
 8001f76:	3302      	adds	r3, #2
 8001f78:	69ba      	ldr	r2, [r7, #24]
 8001f7a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001f7e:	4b38      	ldr	r3, [pc, #224]	@ (8002060 <HAL_GPIO_Init+0x304>)
 8001f80:	689b      	ldr	r3, [r3, #8]
 8001f82:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f84:	693b      	ldr	r3, [r7, #16]
 8001f86:	43db      	mvns	r3, r3
 8001f88:	69ba      	ldr	r2, [r7, #24]
 8001f8a:	4013      	ands	r3, r2
 8001f8c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001f8e:	683b      	ldr	r3, [r7, #0]
 8001f90:	685b      	ldr	r3, [r3, #4]
 8001f92:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d003      	beq.n	8001fa2 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001f9a:	69ba      	ldr	r2, [r7, #24]
 8001f9c:	693b      	ldr	r3, [r7, #16]
 8001f9e:	4313      	orrs	r3, r2
 8001fa0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001fa2:	4a2f      	ldr	r2, [pc, #188]	@ (8002060 <HAL_GPIO_Init+0x304>)
 8001fa4:	69bb      	ldr	r3, [r7, #24]
 8001fa6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001fa8:	4b2d      	ldr	r3, [pc, #180]	@ (8002060 <HAL_GPIO_Init+0x304>)
 8001faa:	68db      	ldr	r3, [r3, #12]
 8001fac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001fae:	693b      	ldr	r3, [r7, #16]
 8001fb0:	43db      	mvns	r3, r3
 8001fb2:	69ba      	ldr	r2, [r7, #24]
 8001fb4:	4013      	ands	r3, r2
 8001fb6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001fb8:	683b      	ldr	r3, [r7, #0]
 8001fba:	685b      	ldr	r3, [r3, #4]
 8001fbc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d003      	beq.n	8001fcc <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001fc4:	69ba      	ldr	r2, [r7, #24]
 8001fc6:	693b      	ldr	r3, [r7, #16]
 8001fc8:	4313      	orrs	r3, r2
 8001fca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001fcc:	4a24      	ldr	r2, [pc, #144]	@ (8002060 <HAL_GPIO_Init+0x304>)
 8001fce:	69bb      	ldr	r3, [r7, #24]
 8001fd0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001fd2:	4b23      	ldr	r3, [pc, #140]	@ (8002060 <HAL_GPIO_Init+0x304>)
 8001fd4:	685b      	ldr	r3, [r3, #4]
 8001fd6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001fd8:	693b      	ldr	r3, [r7, #16]
 8001fda:	43db      	mvns	r3, r3
 8001fdc:	69ba      	ldr	r2, [r7, #24]
 8001fde:	4013      	ands	r3, r2
 8001fe0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001fe2:	683b      	ldr	r3, [r7, #0]
 8001fe4:	685b      	ldr	r3, [r3, #4]
 8001fe6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d003      	beq.n	8001ff6 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001fee:	69ba      	ldr	r2, [r7, #24]
 8001ff0:	693b      	ldr	r3, [r7, #16]
 8001ff2:	4313      	orrs	r3, r2
 8001ff4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001ff6:	4a1a      	ldr	r2, [pc, #104]	@ (8002060 <HAL_GPIO_Init+0x304>)
 8001ff8:	69bb      	ldr	r3, [r7, #24]
 8001ffa:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001ffc:	4b18      	ldr	r3, [pc, #96]	@ (8002060 <HAL_GPIO_Init+0x304>)
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002002:	693b      	ldr	r3, [r7, #16]
 8002004:	43db      	mvns	r3, r3
 8002006:	69ba      	ldr	r2, [r7, #24]
 8002008:	4013      	ands	r3, r2
 800200a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800200c:	683b      	ldr	r3, [r7, #0]
 800200e:	685b      	ldr	r3, [r3, #4]
 8002010:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002014:	2b00      	cmp	r3, #0
 8002016:	d003      	beq.n	8002020 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002018:	69ba      	ldr	r2, [r7, #24]
 800201a:	693b      	ldr	r3, [r7, #16]
 800201c:	4313      	orrs	r3, r2
 800201e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002020:	4a0f      	ldr	r2, [pc, #60]	@ (8002060 <HAL_GPIO_Init+0x304>)
 8002022:	69bb      	ldr	r3, [r7, #24]
 8002024:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002026:	69fb      	ldr	r3, [r7, #28]
 8002028:	3301      	adds	r3, #1
 800202a:	61fb      	str	r3, [r7, #28]
 800202c:	69fb      	ldr	r3, [r7, #28]
 800202e:	2b0f      	cmp	r3, #15
 8002030:	f67f aea2 	bls.w	8001d78 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002034:	bf00      	nop
 8002036:	bf00      	nop
 8002038:	3724      	adds	r7, #36	@ 0x24
 800203a:	46bd      	mov	sp, r7
 800203c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002040:	4770      	bx	lr
 8002042:	bf00      	nop
 8002044:	40023800 	.word	0x40023800
 8002048:	40013800 	.word	0x40013800
 800204c:	40020000 	.word	0x40020000
 8002050:	40020400 	.word	0x40020400
 8002054:	40020800 	.word	0x40020800
 8002058:	40020c00 	.word	0x40020c00
 800205c:	40021000 	.word	0x40021000
 8002060:	40013c00 	.word	0x40013c00

08002064 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002064:	b480      	push	{r7}
 8002066:	b083      	sub	sp, #12
 8002068:	af00      	add	r7, sp, #0
 800206a:	6078      	str	r0, [r7, #4]
 800206c:	460b      	mov	r3, r1
 800206e:	807b      	strh	r3, [r7, #2]
 8002070:	4613      	mov	r3, r2
 8002072:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002074:	787b      	ldrb	r3, [r7, #1]
 8002076:	2b00      	cmp	r3, #0
 8002078:	d003      	beq.n	8002082 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800207a:	887a      	ldrh	r2, [r7, #2]
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002080:	e003      	b.n	800208a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002082:	887b      	ldrh	r3, [r7, #2]
 8002084:	041a      	lsls	r2, r3, #16
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	619a      	str	r2, [r3, #24]
}
 800208a:	bf00      	nop
 800208c:	370c      	adds	r7, #12
 800208e:	46bd      	mov	sp, r7
 8002090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002094:	4770      	bx	lr

08002096 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002096:	b480      	push	{r7}
 8002098:	b085      	sub	sp, #20
 800209a:	af00      	add	r7, sp, #0
 800209c:	6078      	str	r0, [r7, #4]
 800209e:	460b      	mov	r3, r1
 80020a0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	695b      	ldr	r3, [r3, #20]
 80020a6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80020a8:	887a      	ldrh	r2, [r7, #2]
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	4013      	ands	r3, r2
 80020ae:	041a      	lsls	r2, r3, #16
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	43d9      	mvns	r1, r3
 80020b4:	887b      	ldrh	r3, [r7, #2]
 80020b6:	400b      	ands	r3, r1
 80020b8:	431a      	orrs	r2, r3
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	619a      	str	r2, [r3, #24]
}
 80020be:	bf00      	nop
 80020c0:	3714      	adds	r7, #20
 80020c2:	46bd      	mov	sp, r7
 80020c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c8:	4770      	bx	lr
	...

080020cc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80020cc:	b580      	push	{r7, lr}
 80020ce:	b084      	sub	sp, #16
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d101      	bne.n	80020de <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80020da:	2301      	movs	r3, #1
 80020dc:	e12b      	b.n	8002336 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80020e4:	b2db      	uxtb	r3, r3
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d106      	bne.n	80020f8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	2200      	movs	r2, #0
 80020ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80020f2:	6878      	ldr	r0, [r7, #4]
 80020f4:	f7ff fa72 	bl	80015dc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	2224      	movs	r2, #36	@ 0x24
 80020fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	681a      	ldr	r2, [r3, #0]
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	f022 0201 	bic.w	r2, r2, #1
 800210e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	681a      	ldr	r2, [r3, #0]
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800211e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	681a      	ldr	r2, [r3, #0]
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800212e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002130:	f001 fc36 	bl	80039a0 <HAL_RCC_GetPCLK1Freq>
 8002134:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	685b      	ldr	r3, [r3, #4]
 800213a:	4a81      	ldr	r2, [pc, #516]	@ (8002340 <HAL_I2C_Init+0x274>)
 800213c:	4293      	cmp	r3, r2
 800213e:	d807      	bhi.n	8002150 <HAL_I2C_Init+0x84>
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	4a80      	ldr	r2, [pc, #512]	@ (8002344 <HAL_I2C_Init+0x278>)
 8002144:	4293      	cmp	r3, r2
 8002146:	bf94      	ite	ls
 8002148:	2301      	movls	r3, #1
 800214a:	2300      	movhi	r3, #0
 800214c:	b2db      	uxtb	r3, r3
 800214e:	e006      	b.n	800215e <HAL_I2C_Init+0x92>
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	4a7d      	ldr	r2, [pc, #500]	@ (8002348 <HAL_I2C_Init+0x27c>)
 8002154:	4293      	cmp	r3, r2
 8002156:	bf94      	ite	ls
 8002158:	2301      	movls	r3, #1
 800215a:	2300      	movhi	r3, #0
 800215c:	b2db      	uxtb	r3, r3
 800215e:	2b00      	cmp	r3, #0
 8002160:	d001      	beq.n	8002166 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002162:	2301      	movs	r3, #1
 8002164:	e0e7      	b.n	8002336 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	4a78      	ldr	r2, [pc, #480]	@ (800234c <HAL_I2C_Init+0x280>)
 800216a:	fba2 2303 	umull	r2, r3, r2, r3
 800216e:	0c9b      	lsrs	r3, r3, #18
 8002170:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	685b      	ldr	r3, [r3, #4]
 8002178:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	68ba      	ldr	r2, [r7, #8]
 8002182:	430a      	orrs	r2, r1
 8002184:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	6a1b      	ldr	r3, [r3, #32]
 800218c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	685b      	ldr	r3, [r3, #4]
 8002194:	4a6a      	ldr	r2, [pc, #424]	@ (8002340 <HAL_I2C_Init+0x274>)
 8002196:	4293      	cmp	r3, r2
 8002198:	d802      	bhi.n	80021a0 <HAL_I2C_Init+0xd4>
 800219a:	68bb      	ldr	r3, [r7, #8]
 800219c:	3301      	adds	r3, #1
 800219e:	e009      	b.n	80021b4 <HAL_I2C_Init+0xe8>
 80021a0:	68bb      	ldr	r3, [r7, #8]
 80021a2:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80021a6:	fb02 f303 	mul.w	r3, r2, r3
 80021aa:	4a69      	ldr	r2, [pc, #420]	@ (8002350 <HAL_I2C_Init+0x284>)
 80021ac:	fba2 2303 	umull	r2, r3, r2, r3
 80021b0:	099b      	lsrs	r3, r3, #6
 80021b2:	3301      	adds	r3, #1
 80021b4:	687a      	ldr	r2, [r7, #4]
 80021b6:	6812      	ldr	r2, [r2, #0]
 80021b8:	430b      	orrs	r3, r1
 80021ba:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	69db      	ldr	r3, [r3, #28]
 80021c2:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80021c6:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	685b      	ldr	r3, [r3, #4]
 80021ce:	495c      	ldr	r1, [pc, #368]	@ (8002340 <HAL_I2C_Init+0x274>)
 80021d0:	428b      	cmp	r3, r1
 80021d2:	d819      	bhi.n	8002208 <HAL_I2C_Init+0x13c>
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	1e59      	subs	r1, r3, #1
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	685b      	ldr	r3, [r3, #4]
 80021dc:	005b      	lsls	r3, r3, #1
 80021de:	fbb1 f3f3 	udiv	r3, r1, r3
 80021e2:	1c59      	adds	r1, r3, #1
 80021e4:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80021e8:	400b      	ands	r3, r1
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d00a      	beq.n	8002204 <HAL_I2C_Init+0x138>
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	1e59      	subs	r1, r3, #1
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	685b      	ldr	r3, [r3, #4]
 80021f6:	005b      	lsls	r3, r3, #1
 80021f8:	fbb1 f3f3 	udiv	r3, r1, r3
 80021fc:	3301      	adds	r3, #1
 80021fe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002202:	e051      	b.n	80022a8 <HAL_I2C_Init+0x1dc>
 8002204:	2304      	movs	r3, #4
 8002206:	e04f      	b.n	80022a8 <HAL_I2C_Init+0x1dc>
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	689b      	ldr	r3, [r3, #8]
 800220c:	2b00      	cmp	r3, #0
 800220e:	d111      	bne.n	8002234 <HAL_I2C_Init+0x168>
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	1e58      	subs	r0, r3, #1
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	6859      	ldr	r1, [r3, #4]
 8002218:	460b      	mov	r3, r1
 800221a:	005b      	lsls	r3, r3, #1
 800221c:	440b      	add	r3, r1
 800221e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002222:	3301      	adds	r3, #1
 8002224:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002228:	2b00      	cmp	r3, #0
 800222a:	bf0c      	ite	eq
 800222c:	2301      	moveq	r3, #1
 800222e:	2300      	movne	r3, #0
 8002230:	b2db      	uxtb	r3, r3
 8002232:	e012      	b.n	800225a <HAL_I2C_Init+0x18e>
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	1e58      	subs	r0, r3, #1
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	6859      	ldr	r1, [r3, #4]
 800223c:	460b      	mov	r3, r1
 800223e:	009b      	lsls	r3, r3, #2
 8002240:	440b      	add	r3, r1
 8002242:	0099      	lsls	r1, r3, #2
 8002244:	440b      	add	r3, r1
 8002246:	fbb0 f3f3 	udiv	r3, r0, r3
 800224a:	3301      	adds	r3, #1
 800224c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002250:	2b00      	cmp	r3, #0
 8002252:	bf0c      	ite	eq
 8002254:	2301      	moveq	r3, #1
 8002256:	2300      	movne	r3, #0
 8002258:	b2db      	uxtb	r3, r3
 800225a:	2b00      	cmp	r3, #0
 800225c:	d001      	beq.n	8002262 <HAL_I2C_Init+0x196>
 800225e:	2301      	movs	r3, #1
 8002260:	e022      	b.n	80022a8 <HAL_I2C_Init+0x1dc>
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	689b      	ldr	r3, [r3, #8]
 8002266:	2b00      	cmp	r3, #0
 8002268:	d10e      	bne.n	8002288 <HAL_I2C_Init+0x1bc>
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	1e58      	subs	r0, r3, #1
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	6859      	ldr	r1, [r3, #4]
 8002272:	460b      	mov	r3, r1
 8002274:	005b      	lsls	r3, r3, #1
 8002276:	440b      	add	r3, r1
 8002278:	fbb0 f3f3 	udiv	r3, r0, r3
 800227c:	3301      	adds	r3, #1
 800227e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002282:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002286:	e00f      	b.n	80022a8 <HAL_I2C_Init+0x1dc>
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	1e58      	subs	r0, r3, #1
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	6859      	ldr	r1, [r3, #4]
 8002290:	460b      	mov	r3, r1
 8002292:	009b      	lsls	r3, r3, #2
 8002294:	440b      	add	r3, r1
 8002296:	0099      	lsls	r1, r3, #2
 8002298:	440b      	add	r3, r1
 800229a:	fbb0 f3f3 	udiv	r3, r0, r3
 800229e:	3301      	adds	r3, #1
 80022a0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80022a4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80022a8:	6879      	ldr	r1, [r7, #4]
 80022aa:	6809      	ldr	r1, [r1, #0]
 80022ac:	4313      	orrs	r3, r2
 80022ae:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	69da      	ldr	r2, [r3, #28]
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	6a1b      	ldr	r3, [r3, #32]
 80022c2:	431a      	orrs	r2, r3
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	430a      	orrs	r2, r1
 80022ca:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	689b      	ldr	r3, [r3, #8]
 80022d2:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80022d6:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80022da:	687a      	ldr	r2, [r7, #4]
 80022dc:	6911      	ldr	r1, [r2, #16]
 80022de:	687a      	ldr	r2, [r7, #4]
 80022e0:	68d2      	ldr	r2, [r2, #12]
 80022e2:	4311      	orrs	r1, r2
 80022e4:	687a      	ldr	r2, [r7, #4]
 80022e6:	6812      	ldr	r2, [r2, #0]
 80022e8:	430b      	orrs	r3, r1
 80022ea:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	68db      	ldr	r3, [r3, #12]
 80022f2:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	695a      	ldr	r2, [r3, #20]
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	699b      	ldr	r3, [r3, #24]
 80022fe:	431a      	orrs	r2, r3
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	430a      	orrs	r2, r1
 8002306:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	681a      	ldr	r2, [r3, #0]
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	f042 0201 	orr.w	r2, r2, #1
 8002316:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	2200      	movs	r2, #0
 800231c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	2220      	movs	r2, #32
 8002322:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	2200      	movs	r2, #0
 800232a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	2200      	movs	r2, #0
 8002330:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002334:	2300      	movs	r3, #0
}
 8002336:	4618      	mov	r0, r3
 8002338:	3710      	adds	r7, #16
 800233a:	46bd      	mov	sp, r7
 800233c:	bd80      	pop	{r7, pc}
 800233e:	bf00      	nop
 8002340:	000186a0 	.word	0x000186a0
 8002344:	001e847f 	.word	0x001e847f
 8002348:	003d08ff 	.word	0x003d08ff
 800234c:	431bde83 	.word	0x431bde83
 8002350:	10624dd3 	.word	0x10624dd3

08002354 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002354:	b580      	push	{r7, lr}
 8002356:	b088      	sub	sp, #32
 8002358:	af02      	add	r7, sp, #8
 800235a:	60f8      	str	r0, [r7, #12]
 800235c:	607a      	str	r2, [r7, #4]
 800235e:	461a      	mov	r2, r3
 8002360:	460b      	mov	r3, r1
 8002362:	817b      	strh	r3, [r7, #10]
 8002364:	4613      	mov	r3, r2
 8002366:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002368:	f7ff fbe6 	bl	8001b38 <HAL_GetTick>
 800236c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002374:	b2db      	uxtb	r3, r3
 8002376:	2b20      	cmp	r3, #32
 8002378:	f040 80e0 	bne.w	800253c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800237c:	697b      	ldr	r3, [r7, #20]
 800237e:	9300      	str	r3, [sp, #0]
 8002380:	2319      	movs	r3, #25
 8002382:	2201      	movs	r2, #1
 8002384:	4970      	ldr	r1, [pc, #448]	@ (8002548 <HAL_I2C_Master_Transmit+0x1f4>)
 8002386:	68f8      	ldr	r0, [r7, #12]
 8002388:	f000 fc64 	bl	8002c54 <I2C_WaitOnFlagUntilTimeout>
 800238c:	4603      	mov	r3, r0
 800238e:	2b00      	cmp	r3, #0
 8002390:	d001      	beq.n	8002396 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002392:	2302      	movs	r3, #2
 8002394:	e0d3      	b.n	800253e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800239c:	2b01      	cmp	r3, #1
 800239e:	d101      	bne.n	80023a4 <HAL_I2C_Master_Transmit+0x50>
 80023a0:	2302      	movs	r3, #2
 80023a2:	e0cc      	b.n	800253e <HAL_I2C_Master_Transmit+0x1ea>
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	2201      	movs	r2, #1
 80023a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	f003 0301 	and.w	r3, r3, #1
 80023b6:	2b01      	cmp	r3, #1
 80023b8:	d007      	beq.n	80023ca <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	681a      	ldr	r2, [r3, #0]
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	f042 0201 	orr.w	r2, r2, #1
 80023c8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	681a      	ldr	r2, [r3, #0]
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80023d8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	2221      	movs	r2, #33	@ 0x21
 80023de:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	2210      	movs	r2, #16
 80023e6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	2200      	movs	r2, #0
 80023ee:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	687a      	ldr	r2, [r7, #4]
 80023f4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	893a      	ldrh	r2, [r7, #8]
 80023fa:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002400:	b29a      	uxth	r2, r3
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	4a50      	ldr	r2, [pc, #320]	@ (800254c <HAL_I2C_Master_Transmit+0x1f8>)
 800240a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800240c:	8979      	ldrh	r1, [r7, #10]
 800240e:	697b      	ldr	r3, [r7, #20]
 8002410:	6a3a      	ldr	r2, [r7, #32]
 8002412:	68f8      	ldr	r0, [r7, #12]
 8002414:	f000 face 	bl	80029b4 <I2C_MasterRequestWrite>
 8002418:	4603      	mov	r3, r0
 800241a:	2b00      	cmp	r3, #0
 800241c:	d001      	beq.n	8002422 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800241e:	2301      	movs	r3, #1
 8002420:	e08d      	b.n	800253e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002422:	2300      	movs	r3, #0
 8002424:	613b      	str	r3, [r7, #16]
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	695b      	ldr	r3, [r3, #20]
 800242c:	613b      	str	r3, [r7, #16]
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	699b      	ldr	r3, [r3, #24]
 8002434:	613b      	str	r3, [r7, #16]
 8002436:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002438:	e066      	b.n	8002508 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800243a:	697a      	ldr	r2, [r7, #20]
 800243c:	6a39      	ldr	r1, [r7, #32]
 800243e:	68f8      	ldr	r0, [r7, #12]
 8002440:	f000 fd22 	bl	8002e88 <I2C_WaitOnTXEFlagUntilTimeout>
 8002444:	4603      	mov	r3, r0
 8002446:	2b00      	cmp	r3, #0
 8002448:	d00d      	beq.n	8002466 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800244e:	2b04      	cmp	r3, #4
 8002450:	d107      	bne.n	8002462 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	681a      	ldr	r2, [r3, #0]
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002460:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002462:	2301      	movs	r3, #1
 8002464:	e06b      	b.n	800253e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800246a:	781a      	ldrb	r2, [r3, #0]
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002476:	1c5a      	adds	r2, r3, #1
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002480:	b29b      	uxth	r3, r3
 8002482:	3b01      	subs	r3, #1
 8002484:	b29a      	uxth	r2, r3
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800248e:	3b01      	subs	r3, #1
 8002490:	b29a      	uxth	r2, r3
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	695b      	ldr	r3, [r3, #20]
 800249c:	f003 0304 	and.w	r3, r3, #4
 80024a0:	2b04      	cmp	r3, #4
 80024a2:	d11b      	bne.n	80024dc <HAL_I2C_Master_Transmit+0x188>
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d017      	beq.n	80024dc <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024b0:	781a      	ldrb	r2, [r3, #0]
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024bc:	1c5a      	adds	r2, r3, #1
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80024c6:	b29b      	uxth	r3, r3
 80024c8:	3b01      	subs	r3, #1
 80024ca:	b29a      	uxth	r2, r3
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80024d4:	3b01      	subs	r3, #1
 80024d6:	b29a      	uxth	r2, r3
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80024dc:	697a      	ldr	r2, [r7, #20]
 80024de:	6a39      	ldr	r1, [r7, #32]
 80024e0:	68f8      	ldr	r0, [r7, #12]
 80024e2:	f000 fd19 	bl	8002f18 <I2C_WaitOnBTFFlagUntilTimeout>
 80024e6:	4603      	mov	r3, r0
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d00d      	beq.n	8002508 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024f0:	2b04      	cmp	r3, #4
 80024f2:	d107      	bne.n	8002504 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	681a      	ldr	r2, [r3, #0]
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002502:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002504:	2301      	movs	r3, #1
 8002506:	e01a      	b.n	800253e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800250c:	2b00      	cmp	r3, #0
 800250e:	d194      	bne.n	800243a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	681a      	ldr	r2, [r3, #0]
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800251e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	2220      	movs	r2, #32
 8002524:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	2200      	movs	r2, #0
 800252c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	2200      	movs	r2, #0
 8002534:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002538:	2300      	movs	r3, #0
 800253a:	e000      	b.n	800253e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 800253c:	2302      	movs	r3, #2
  }
}
 800253e:	4618      	mov	r0, r3
 8002540:	3718      	adds	r7, #24
 8002542:	46bd      	mov	sp, r7
 8002544:	bd80      	pop	{r7, pc}
 8002546:	bf00      	nop
 8002548:	00100002 	.word	0x00100002
 800254c:	ffff0000 	.word	0xffff0000

08002550 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002550:	b580      	push	{r7, lr}
 8002552:	b08c      	sub	sp, #48	@ 0x30
 8002554:	af02      	add	r7, sp, #8
 8002556:	60f8      	str	r0, [r7, #12]
 8002558:	607a      	str	r2, [r7, #4]
 800255a:	461a      	mov	r2, r3
 800255c:	460b      	mov	r3, r1
 800255e:	817b      	strh	r3, [r7, #10]
 8002560:	4613      	mov	r3, r2
 8002562:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002564:	f7ff fae8 	bl	8001b38 <HAL_GetTick>
 8002568:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002570:	b2db      	uxtb	r3, r3
 8002572:	2b20      	cmp	r3, #32
 8002574:	f040 8217 	bne.w	80029a6 <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002578:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800257a:	9300      	str	r3, [sp, #0]
 800257c:	2319      	movs	r3, #25
 800257e:	2201      	movs	r2, #1
 8002580:	497c      	ldr	r1, [pc, #496]	@ (8002774 <HAL_I2C_Master_Receive+0x224>)
 8002582:	68f8      	ldr	r0, [r7, #12]
 8002584:	f000 fb66 	bl	8002c54 <I2C_WaitOnFlagUntilTimeout>
 8002588:	4603      	mov	r3, r0
 800258a:	2b00      	cmp	r3, #0
 800258c:	d001      	beq.n	8002592 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 800258e:	2302      	movs	r3, #2
 8002590:	e20a      	b.n	80029a8 <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002598:	2b01      	cmp	r3, #1
 800259a:	d101      	bne.n	80025a0 <HAL_I2C_Master_Receive+0x50>
 800259c:	2302      	movs	r3, #2
 800259e:	e203      	b.n	80029a8 <HAL_I2C_Master_Receive+0x458>
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	2201      	movs	r2, #1
 80025a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	f003 0301 	and.w	r3, r3, #1
 80025b2:	2b01      	cmp	r3, #1
 80025b4:	d007      	beq.n	80025c6 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	681a      	ldr	r2, [r3, #0]
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	f042 0201 	orr.w	r2, r2, #1
 80025c4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	681a      	ldr	r2, [r3, #0]
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80025d4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	2222      	movs	r2, #34	@ 0x22
 80025da:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	2210      	movs	r2, #16
 80025e2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	2200      	movs	r2, #0
 80025ea:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	687a      	ldr	r2, [r7, #4]
 80025f0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	893a      	ldrh	r2, [r7, #8]
 80025f6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80025fc:	b29a      	uxth	r2, r3
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	4a5c      	ldr	r2, [pc, #368]	@ (8002778 <HAL_I2C_Master_Receive+0x228>)
 8002606:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002608:	8979      	ldrh	r1, [r7, #10]
 800260a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800260c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800260e:	68f8      	ldr	r0, [r7, #12]
 8002610:	f000 fa52 	bl	8002ab8 <I2C_MasterRequestRead>
 8002614:	4603      	mov	r3, r0
 8002616:	2b00      	cmp	r3, #0
 8002618:	d001      	beq.n	800261e <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 800261a:	2301      	movs	r3, #1
 800261c:	e1c4      	b.n	80029a8 <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002622:	2b00      	cmp	r3, #0
 8002624:	d113      	bne.n	800264e <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002626:	2300      	movs	r3, #0
 8002628:	623b      	str	r3, [r7, #32]
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	695b      	ldr	r3, [r3, #20]
 8002630:	623b      	str	r3, [r7, #32]
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	699b      	ldr	r3, [r3, #24]
 8002638:	623b      	str	r3, [r7, #32]
 800263a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	681a      	ldr	r2, [r3, #0]
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800264a:	601a      	str	r2, [r3, #0]
 800264c:	e198      	b.n	8002980 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002652:	2b01      	cmp	r3, #1
 8002654:	d11b      	bne.n	800268e <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	681a      	ldr	r2, [r3, #0]
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002664:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002666:	2300      	movs	r3, #0
 8002668:	61fb      	str	r3, [r7, #28]
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	695b      	ldr	r3, [r3, #20]
 8002670:	61fb      	str	r3, [r7, #28]
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	699b      	ldr	r3, [r3, #24]
 8002678:	61fb      	str	r3, [r7, #28]
 800267a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	681a      	ldr	r2, [r3, #0]
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800268a:	601a      	str	r2, [r3, #0]
 800268c:	e178      	b.n	8002980 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002692:	2b02      	cmp	r3, #2
 8002694:	d11b      	bne.n	80026ce <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	681a      	ldr	r2, [r3, #0]
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80026a4:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	681a      	ldr	r2, [r3, #0]
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80026b4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80026b6:	2300      	movs	r3, #0
 80026b8:	61bb      	str	r3, [r7, #24]
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	695b      	ldr	r3, [r3, #20]
 80026c0:	61bb      	str	r3, [r7, #24]
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	699b      	ldr	r3, [r3, #24]
 80026c8:	61bb      	str	r3, [r7, #24]
 80026ca:	69bb      	ldr	r3, [r7, #24]
 80026cc:	e158      	b.n	8002980 <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	681a      	ldr	r2, [r3, #0]
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80026dc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80026de:	2300      	movs	r3, #0
 80026e0:	617b      	str	r3, [r7, #20]
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	695b      	ldr	r3, [r3, #20]
 80026e8:	617b      	str	r3, [r7, #20]
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	699b      	ldr	r3, [r3, #24]
 80026f0:	617b      	str	r3, [r7, #20]
 80026f2:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80026f4:	e144      	b.n	8002980 <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80026fa:	2b03      	cmp	r3, #3
 80026fc:	f200 80f1 	bhi.w	80028e2 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002704:	2b01      	cmp	r3, #1
 8002706:	d123      	bne.n	8002750 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002708:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800270a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800270c:	68f8      	ldr	r0, [r7, #12]
 800270e:	f000 fc4b 	bl	8002fa8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002712:	4603      	mov	r3, r0
 8002714:	2b00      	cmp	r3, #0
 8002716:	d001      	beq.n	800271c <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8002718:	2301      	movs	r3, #1
 800271a:	e145      	b.n	80029a8 <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	691a      	ldr	r2, [r3, #16]
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002726:	b2d2      	uxtb	r2, r2
 8002728:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800272e:	1c5a      	adds	r2, r3, #1
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002738:	3b01      	subs	r3, #1
 800273a:	b29a      	uxth	r2, r3
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002744:	b29b      	uxth	r3, r3
 8002746:	3b01      	subs	r3, #1
 8002748:	b29a      	uxth	r2, r3
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800274e:	e117      	b.n	8002980 <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002754:	2b02      	cmp	r3, #2
 8002756:	d14e      	bne.n	80027f6 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002758:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800275a:	9300      	str	r3, [sp, #0]
 800275c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800275e:	2200      	movs	r2, #0
 8002760:	4906      	ldr	r1, [pc, #24]	@ (800277c <HAL_I2C_Master_Receive+0x22c>)
 8002762:	68f8      	ldr	r0, [r7, #12]
 8002764:	f000 fa76 	bl	8002c54 <I2C_WaitOnFlagUntilTimeout>
 8002768:	4603      	mov	r3, r0
 800276a:	2b00      	cmp	r3, #0
 800276c:	d008      	beq.n	8002780 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 800276e:	2301      	movs	r3, #1
 8002770:	e11a      	b.n	80029a8 <HAL_I2C_Master_Receive+0x458>
 8002772:	bf00      	nop
 8002774:	00100002 	.word	0x00100002
 8002778:	ffff0000 	.word	0xffff0000
 800277c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	681a      	ldr	r2, [r3, #0]
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800278e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	691a      	ldr	r2, [r3, #16]
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800279a:	b2d2      	uxtb	r2, r2
 800279c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027a2:	1c5a      	adds	r2, r3, #1
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80027ac:	3b01      	subs	r3, #1
 80027ae:	b29a      	uxth	r2, r3
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80027b8:	b29b      	uxth	r3, r3
 80027ba:	3b01      	subs	r3, #1
 80027bc:	b29a      	uxth	r2, r3
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	691a      	ldr	r2, [r3, #16]
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027cc:	b2d2      	uxtb	r2, r2
 80027ce:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027d4:	1c5a      	adds	r2, r3, #1
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80027de:	3b01      	subs	r3, #1
 80027e0:	b29a      	uxth	r2, r3
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80027ea:	b29b      	uxth	r3, r3
 80027ec:	3b01      	subs	r3, #1
 80027ee:	b29a      	uxth	r2, r3
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80027f4:	e0c4      	b.n	8002980 <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80027f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027f8:	9300      	str	r3, [sp, #0]
 80027fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80027fc:	2200      	movs	r2, #0
 80027fe:	496c      	ldr	r1, [pc, #432]	@ (80029b0 <HAL_I2C_Master_Receive+0x460>)
 8002800:	68f8      	ldr	r0, [r7, #12]
 8002802:	f000 fa27 	bl	8002c54 <I2C_WaitOnFlagUntilTimeout>
 8002806:	4603      	mov	r3, r0
 8002808:	2b00      	cmp	r3, #0
 800280a:	d001      	beq.n	8002810 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 800280c:	2301      	movs	r3, #1
 800280e:	e0cb      	b.n	80029a8 <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	681a      	ldr	r2, [r3, #0]
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800281e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	691a      	ldr	r2, [r3, #16]
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800282a:	b2d2      	uxtb	r2, r2
 800282c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002832:	1c5a      	adds	r2, r3, #1
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800283c:	3b01      	subs	r3, #1
 800283e:	b29a      	uxth	r2, r3
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002848:	b29b      	uxth	r3, r3
 800284a:	3b01      	subs	r3, #1
 800284c:	b29a      	uxth	r2, r3
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002852:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002854:	9300      	str	r3, [sp, #0]
 8002856:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002858:	2200      	movs	r2, #0
 800285a:	4955      	ldr	r1, [pc, #340]	@ (80029b0 <HAL_I2C_Master_Receive+0x460>)
 800285c:	68f8      	ldr	r0, [r7, #12]
 800285e:	f000 f9f9 	bl	8002c54 <I2C_WaitOnFlagUntilTimeout>
 8002862:	4603      	mov	r3, r0
 8002864:	2b00      	cmp	r3, #0
 8002866:	d001      	beq.n	800286c <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8002868:	2301      	movs	r3, #1
 800286a:	e09d      	b.n	80029a8 <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	681a      	ldr	r2, [r3, #0]
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800287a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	691a      	ldr	r2, [r3, #16]
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002886:	b2d2      	uxtb	r2, r2
 8002888:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800288e:	1c5a      	adds	r2, r3, #1
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002898:	3b01      	subs	r3, #1
 800289a:	b29a      	uxth	r2, r3
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80028a4:	b29b      	uxth	r3, r3
 80028a6:	3b01      	subs	r3, #1
 80028a8:	b29a      	uxth	r2, r3
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	691a      	ldr	r2, [r3, #16]
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028b8:	b2d2      	uxtb	r2, r2
 80028ba:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028c0:	1c5a      	adds	r2, r3, #1
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80028ca:	3b01      	subs	r3, #1
 80028cc:	b29a      	uxth	r2, r3
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80028d6:	b29b      	uxth	r3, r3
 80028d8:	3b01      	subs	r3, #1
 80028da:	b29a      	uxth	r2, r3
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80028e0:	e04e      	b.n	8002980 <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80028e2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80028e4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80028e6:	68f8      	ldr	r0, [r7, #12]
 80028e8:	f000 fb5e 	bl	8002fa8 <I2C_WaitOnRXNEFlagUntilTimeout>
 80028ec:	4603      	mov	r3, r0
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d001      	beq.n	80028f6 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 80028f2:	2301      	movs	r3, #1
 80028f4:	e058      	b.n	80029a8 <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	691a      	ldr	r2, [r3, #16]
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002900:	b2d2      	uxtb	r2, r2
 8002902:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002908:	1c5a      	adds	r2, r3, #1
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002912:	3b01      	subs	r3, #1
 8002914:	b29a      	uxth	r2, r3
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800291e:	b29b      	uxth	r3, r3
 8002920:	3b01      	subs	r3, #1
 8002922:	b29a      	uxth	r2, r3
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	695b      	ldr	r3, [r3, #20]
 800292e:	f003 0304 	and.w	r3, r3, #4
 8002932:	2b04      	cmp	r3, #4
 8002934:	d124      	bne.n	8002980 <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800293a:	2b03      	cmp	r3, #3
 800293c:	d107      	bne.n	800294e <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	681a      	ldr	r2, [r3, #0]
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800294c:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	691a      	ldr	r2, [r3, #16]
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002958:	b2d2      	uxtb	r2, r2
 800295a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002960:	1c5a      	adds	r2, r3, #1
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800296a:	3b01      	subs	r3, #1
 800296c:	b29a      	uxth	r2, r3
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002976:	b29b      	uxth	r3, r3
 8002978:	3b01      	subs	r3, #1
 800297a:	b29a      	uxth	r2, r3
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002984:	2b00      	cmp	r3, #0
 8002986:	f47f aeb6 	bne.w	80026f6 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	2220      	movs	r2, #32
 800298e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	2200      	movs	r2, #0
 8002996:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	2200      	movs	r2, #0
 800299e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80029a2:	2300      	movs	r3, #0
 80029a4:	e000      	b.n	80029a8 <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 80029a6:	2302      	movs	r3, #2
  }
}
 80029a8:	4618      	mov	r0, r3
 80029aa:	3728      	adds	r7, #40	@ 0x28
 80029ac:	46bd      	mov	sp, r7
 80029ae:	bd80      	pop	{r7, pc}
 80029b0:	00010004 	.word	0x00010004

080029b4 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80029b4:	b580      	push	{r7, lr}
 80029b6:	b088      	sub	sp, #32
 80029b8:	af02      	add	r7, sp, #8
 80029ba:	60f8      	str	r0, [r7, #12]
 80029bc:	607a      	str	r2, [r7, #4]
 80029be:	603b      	str	r3, [r7, #0]
 80029c0:	460b      	mov	r3, r1
 80029c2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029c8:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80029ca:	697b      	ldr	r3, [r7, #20]
 80029cc:	2b08      	cmp	r3, #8
 80029ce:	d006      	beq.n	80029de <I2C_MasterRequestWrite+0x2a>
 80029d0:	697b      	ldr	r3, [r7, #20]
 80029d2:	2b01      	cmp	r3, #1
 80029d4:	d003      	beq.n	80029de <I2C_MasterRequestWrite+0x2a>
 80029d6:	697b      	ldr	r3, [r7, #20]
 80029d8:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80029dc:	d108      	bne.n	80029f0 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	681a      	ldr	r2, [r3, #0]
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80029ec:	601a      	str	r2, [r3, #0]
 80029ee:	e00b      	b.n	8002a08 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029f4:	2b12      	cmp	r3, #18
 80029f6:	d107      	bne.n	8002a08 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	681a      	ldr	r2, [r3, #0]
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002a06:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002a08:	683b      	ldr	r3, [r7, #0]
 8002a0a:	9300      	str	r3, [sp, #0]
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	2200      	movs	r2, #0
 8002a10:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002a14:	68f8      	ldr	r0, [r7, #12]
 8002a16:	f000 f91d 	bl	8002c54 <I2C_WaitOnFlagUntilTimeout>
 8002a1a:	4603      	mov	r3, r0
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d00d      	beq.n	8002a3c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a2a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002a2e:	d103      	bne.n	8002a38 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002a36:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002a38:	2303      	movs	r3, #3
 8002a3a:	e035      	b.n	8002aa8 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	691b      	ldr	r3, [r3, #16]
 8002a40:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002a44:	d108      	bne.n	8002a58 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002a46:	897b      	ldrh	r3, [r7, #10]
 8002a48:	b2db      	uxtb	r3, r3
 8002a4a:	461a      	mov	r2, r3
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002a54:	611a      	str	r2, [r3, #16]
 8002a56:	e01b      	b.n	8002a90 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002a58:	897b      	ldrh	r3, [r7, #10]
 8002a5a:	11db      	asrs	r3, r3, #7
 8002a5c:	b2db      	uxtb	r3, r3
 8002a5e:	f003 0306 	and.w	r3, r3, #6
 8002a62:	b2db      	uxtb	r3, r3
 8002a64:	f063 030f 	orn	r3, r3, #15
 8002a68:	b2da      	uxtb	r2, r3
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002a70:	683b      	ldr	r3, [r7, #0]
 8002a72:	687a      	ldr	r2, [r7, #4]
 8002a74:	490e      	ldr	r1, [pc, #56]	@ (8002ab0 <I2C_MasterRequestWrite+0xfc>)
 8002a76:	68f8      	ldr	r0, [r7, #12]
 8002a78:	f000 f966 	bl	8002d48 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002a7c:	4603      	mov	r3, r0
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d001      	beq.n	8002a86 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8002a82:	2301      	movs	r3, #1
 8002a84:	e010      	b.n	8002aa8 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002a86:	897b      	ldrh	r3, [r7, #10]
 8002a88:	b2da      	uxtb	r2, r3
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002a90:	683b      	ldr	r3, [r7, #0]
 8002a92:	687a      	ldr	r2, [r7, #4]
 8002a94:	4907      	ldr	r1, [pc, #28]	@ (8002ab4 <I2C_MasterRequestWrite+0x100>)
 8002a96:	68f8      	ldr	r0, [r7, #12]
 8002a98:	f000 f956 	bl	8002d48 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002a9c:	4603      	mov	r3, r0
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d001      	beq.n	8002aa6 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8002aa2:	2301      	movs	r3, #1
 8002aa4:	e000      	b.n	8002aa8 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8002aa6:	2300      	movs	r3, #0
}
 8002aa8:	4618      	mov	r0, r3
 8002aaa:	3718      	adds	r7, #24
 8002aac:	46bd      	mov	sp, r7
 8002aae:	bd80      	pop	{r7, pc}
 8002ab0:	00010008 	.word	0x00010008
 8002ab4:	00010002 	.word	0x00010002

08002ab8 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002ab8:	b580      	push	{r7, lr}
 8002aba:	b088      	sub	sp, #32
 8002abc:	af02      	add	r7, sp, #8
 8002abe:	60f8      	str	r0, [r7, #12]
 8002ac0:	607a      	str	r2, [r7, #4]
 8002ac2:	603b      	str	r3, [r7, #0]
 8002ac4:	460b      	mov	r3, r1
 8002ac6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002acc:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	681a      	ldr	r2, [r3, #0]
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002adc:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002ade:	697b      	ldr	r3, [r7, #20]
 8002ae0:	2b08      	cmp	r3, #8
 8002ae2:	d006      	beq.n	8002af2 <I2C_MasterRequestRead+0x3a>
 8002ae4:	697b      	ldr	r3, [r7, #20]
 8002ae6:	2b01      	cmp	r3, #1
 8002ae8:	d003      	beq.n	8002af2 <I2C_MasterRequestRead+0x3a>
 8002aea:	697b      	ldr	r3, [r7, #20]
 8002aec:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002af0:	d108      	bne.n	8002b04 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	681a      	ldr	r2, [r3, #0]
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002b00:	601a      	str	r2, [r3, #0]
 8002b02:	e00b      	b.n	8002b1c <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b08:	2b11      	cmp	r3, #17
 8002b0a:	d107      	bne.n	8002b1c <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	681a      	ldr	r2, [r3, #0]
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002b1a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002b1c:	683b      	ldr	r3, [r7, #0]
 8002b1e:	9300      	str	r3, [sp, #0]
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	2200      	movs	r2, #0
 8002b24:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002b28:	68f8      	ldr	r0, [r7, #12]
 8002b2a:	f000 f893 	bl	8002c54 <I2C_WaitOnFlagUntilTimeout>
 8002b2e:	4603      	mov	r3, r0
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d00d      	beq.n	8002b50 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b3e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002b42:	d103      	bne.n	8002b4c <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002b4a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002b4c:	2303      	movs	r3, #3
 8002b4e:	e079      	b.n	8002c44 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	691b      	ldr	r3, [r3, #16]
 8002b54:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002b58:	d108      	bne.n	8002b6c <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8002b5a:	897b      	ldrh	r3, [r7, #10]
 8002b5c:	b2db      	uxtb	r3, r3
 8002b5e:	f043 0301 	orr.w	r3, r3, #1
 8002b62:	b2da      	uxtb	r2, r3
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	611a      	str	r2, [r3, #16]
 8002b6a:	e05f      	b.n	8002c2c <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002b6c:	897b      	ldrh	r3, [r7, #10]
 8002b6e:	11db      	asrs	r3, r3, #7
 8002b70:	b2db      	uxtb	r3, r3
 8002b72:	f003 0306 	and.w	r3, r3, #6
 8002b76:	b2db      	uxtb	r3, r3
 8002b78:	f063 030f 	orn	r3, r3, #15
 8002b7c:	b2da      	uxtb	r2, r3
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002b84:	683b      	ldr	r3, [r7, #0]
 8002b86:	687a      	ldr	r2, [r7, #4]
 8002b88:	4930      	ldr	r1, [pc, #192]	@ (8002c4c <I2C_MasterRequestRead+0x194>)
 8002b8a:	68f8      	ldr	r0, [r7, #12]
 8002b8c:	f000 f8dc 	bl	8002d48 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002b90:	4603      	mov	r3, r0
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d001      	beq.n	8002b9a <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8002b96:	2301      	movs	r3, #1
 8002b98:	e054      	b.n	8002c44 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002b9a:	897b      	ldrh	r3, [r7, #10]
 8002b9c:	b2da      	uxtb	r2, r3
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002ba4:	683b      	ldr	r3, [r7, #0]
 8002ba6:	687a      	ldr	r2, [r7, #4]
 8002ba8:	4929      	ldr	r1, [pc, #164]	@ (8002c50 <I2C_MasterRequestRead+0x198>)
 8002baa:	68f8      	ldr	r0, [r7, #12]
 8002bac:	f000 f8cc 	bl	8002d48 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002bb0:	4603      	mov	r3, r0
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d001      	beq.n	8002bba <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8002bb6:	2301      	movs	r3, #1
 8002bb8:	e044      	b.n	8002c44 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002bba:	2300      	movs	r3, #0
 8002bbc:	613b      	str	r3, [r7, #16]
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	695b      	ldr	r3, [r3, #20]
 8002bc4:	613b      	str	r3, [r7, #16]
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	699b      	ldr	r3, [r3, #24]
 8002bcc:	613b      	str	r3, [r7, #16]
 8002bce:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	681a      	ldr	r2, [r3, #0]
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002bde:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002be0:	683b      	ldr	r3, [r7, #0]
 8002be2:	9300      	str	r3, [sp, #0]
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	2200      	movs	r2, #0
 8002be8:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002bec:	68f8      	ldr	r0, [r7, #12]
 8002bee:	f000 f831 	bl	8002c54 <I2C_WaitOnFlagUntilTimeout>
 8002bf2:	4603      	mov	r3, r0
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d00d      	beq.n	8002c14 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c02:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002c06:	d103      	bne.n	8002c10 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002c0e:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8002c10:	2303      	movs	r3, #3
 8002c12:	e017      	b.n	8002c44 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8002c14:	897b      	ldrh	r3, [r7, #10]
 8002c16:	11db      	asrs	r3, r3, #7
 8002c18:	b2db      	uxtb	r3, r3
 8002c1a:	f003 0306 	and.w	r3, r3, #6
 8002c1e:	b2db      	uxtb	r3, r3
 8002c20:	f063 030e 	orn	r3, r3, #14
 8002c24:	b2da      	uxtb	r2, r3
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002c2c:	683b      	ldr	r3, [r7, #0]
 8002c2e:	687a      	ldr	r2, [r7, #4]
 8002c30:	4907      	ldr	r1, [pc, #28]	@ (8002c50 <I2C_MasterRequestRead+0x198>)
 8002c32:	68f8      	ldr	r0, [r7, #12]
 8002c34:	f000 f888 	bl	8002d48 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002c38:	4603      	mov	r3, r0
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d001      	beq.n	8002c42 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8002c3e:	2301      	movs	r3, #1
 8002c40:	e000      	b.n	8002c44 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8002c42:	2300      	movs	r3, #0
}
 8002c44:	4618      	mov	r0, r3
 8002c46:	3718      	adds	r7, #24
 8002c48:	46bd      	mov	sp, r7
 8002c4a:	bd80      	pop	{r7, pc}
 8002c4c:	00010008 	.word	0x00010008
 8002c50:	00010002 	.word	0x00010002

08002c54 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002c54:	b580      	push	{r7, lr}
 8002c56:	b084      	sub	sp, #16
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	60f8      	str	r0, [r7, #12]
 8002c5c:	60b9      	str	r1, [r7, #8]
 8002c5e:	603b      	str	r3, [r7, #0]
 8002c60:	4613      	mov	r3, r2
 8002c62:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002c64:	e048      	b.n	8002cf8 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002c66:	683b      	ldr	r3, [r7, #0]
 8002c68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c6c:	d044      	beq.n	8002cf8 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002c6e:	f7fe ff63 	bl	8001b38 <HAL_GetTick>
 8002c72:	4602      	mov	r2, r0
 8002c74:	69bb      	ldr	r3, [r7, #24]
 8002c76:	1ad3      	subs	r3, r2, r3
 8002c78:	683a      	ldr	r2, [r7, #0]
 8002c7a:	429a      	cmp	r2, r3
 8002c7c:	d302      	bcc.n	8002c84 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002c7e:	683b      	ldr	r3, [r7, #0]
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d139      	bne.n	8002cf8 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002c84:	68bb      	ldr	r3, [r7, #8]
 8002c86:	0c1b      	lsrs	r3, r3, #16
 8002c88:	b2db      	uxtb	r3, r3
 8002c8a:	2b01      	cmp	r3, #1
 8002c8c:	d10d      	bne.n	8002caa <I2C_WaitOnFlagUntilTimeout+0x56>
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	695b      	ldr	r3, [r3, #20]
 8002c94:	43da      	mvns	r2, r3
 8002c96:	68bb      	ldr	r3, [r7, #8]
 8002c98:	4013      	ands	r3, r2
 8002c9a:	b29b      	uxth	r3, r3
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	bf0c      	ite	eq
 8002ca0:	2301      	moveq	r3, #1
 8002ca2:	2300      	movne	r3, #0
 8002ca4:	b2db      	uxtb	r3, r3
 8002ca6:	461a      	mov	r2, r3
 8002ca8:	e00c      	b.n	8002cc4 <I2C_WaitOnFlagUntilTimeout+0x70>
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	699b      	ldr	r3, [r3, #24]
 8002cb0:	43da      	mvns	r2, r3
 8002cb2:	68bb      	ldr	r3, [r7, #8]
 8002cb4:	4013      	ands	r3, r2
 8002cb6:	b29b      	uxth	r3, r3
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	bf0c      	ite	eq
 8002cbc:	2301      	moveq	r3, #1
 8002cbe:	2300      	movne	r3, #0
 8002cc0:	b2db      	uxtb	r3, r3
 8002cc2:	461a      	mov	r2, r3
 8002cc4:	79fb      	ldrb	r3, [r7, #7]
 8002cc6:	429a      	cmp	r2, r3
 8002cc8:	d116      	bne.n	8002cf8 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	2200      	movs	r2, #0
 8002cce:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	2220      	movs	r2, #32
 8002cd4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	2200      	movs	r2, #0
 8002cdc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ce4:	f043 0220 	orr.w	r2, r3, #32
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	2200      	movs	r2, #0
 8002cf0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002cf4:	2301      	movs	r3, #1
 8002cf6:	e023      	b.n	8002d40 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002cf8:	68bb      	ldr	r3, [r7, #8]
 8002cfa:	0c1b      	lsrs	r3, r3, #16
 8002cfc:	b2db      	uxtb	r3, r3
 8002cfe:	2b01      	cmp	r3, #1
 8002d00:	d10d      	bne.n	8002d1e <I2C_WaitOnFlagUntilTimeout+0xca>
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	695b      	ldr	r3, [r3, #20]
 8002d08:	43da      	mvns	r2, r3
 8002d0a:	68bb      	ldr	r3, [r7, #8]
 8002d0c:	4013      	ands	r3, r2
 8002d0e:	b29b      	uxth	r3, r3
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	bf0c      	ite	eq
 8002d14:	2301      	moveq	r3, #1
 8002d16:	2300      	movne	r3, #0
 8002d18:	b2db      	uxtb	r3, r3
 8002d1a:	461a      	mov	r2, r3
 8002d1c:	e00c      	b.n	8002d38 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	699b      	ldr	r3, [r3, #24]
 8002d24:	43da      	mvns	r2, r3
 8002d26:	68bb      	ldr	r3, [r7, #8]
 8002d28:	4013      	ands	r3, r2
 8002d2a:	b29b      	uxth	r3, r3
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	bf0c      	ite	eq
 8002d30:	2301      	moveq	r3, #1
 8002d32:	2300      	movne	r3, #0
 8002d34:	b2db      	uxtb	r3, r3
 8002d36:	461a      	mov	r2, r3
 8002d38:	79fb      	ldrb	r3, [r7, #7]
 8002d3a:	429a      	cmp	r2, r3
 8002d3c:	d093      	beq.n	8002c66 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002d3e:	2300      	movs	r3, #0
}
 8002d40:	4618      	mov	r0, r3
 8002d42:	3710      	adds	r7, #16
 8002d44:	46bd      	mov	sp, r7
 8002d46:	bd80      	pop	{r7, pc}

08002d48 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002d48:	b580      	push	{r7, lr}
 8002d4a:	b084      	sub	sp, #16
 8002d4c:	af00      	add	r7, sp, #0
 8002d4e:	60f8      	str	r0, [r7, #12]
 8002d50:	60b9      	str	r1, [r7, #8]
 8002d52:	607a      	str	r2, [r7, #4]
 8002d54:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002d56:	e071      	b.n	8002e3c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	695b      	ldr	r3, [r3, #20]
 8002d5e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002d62:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002d66:	d123      	bne.n	8002db0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	681a      	ldr	r2, [r3, #0]
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002d76:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002d80:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	2200      	movs	r2, #0
 8002d86:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	2220      	movs	r2, #32
 8002d8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	2200      	movs	r2, #0
 8002d94:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d9c:	f043 0204 	orr.w	r2, r3, #4
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	2200      	movs	r2, #0
 8002da8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8002dac:	2301      	movs	r3, #1
 8002dae:	e067      	b.n	8002e80 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002db6:	d041      	beq.n	8002e3c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002db8:	f7fe febe 	bl	8001b38 <HAL_GetTick>
 8002dbc:	4602      	mov	r2, r0
 8002dbe:	683b      	ldr	r3, [r7, #0]
 8002dc0:	1ad3      	subs	r3, r2, r3
 8002dc2:	687a      	ldr	r2, [r7, #4]
 8002dc4:	429a      	cmp	r2, r3
 8002dc6:	d302      	bcc.n	8002dce <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d136      	bne.n	8002e3c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8002dce:	68bb      	ldr	r3, [r7, #8]
 8002dd0:	0c1b      	lsrs	r3, r3, #16
 8002dd2:	b2db      	uxtb	r3, r3
 8002dd4:	2b01      	cmp	r3, #1
 8002dd6:	d10c      	bne.n	8002df2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	695b      	ldr	r3, [r3, #20]
 8002dde:	43da      	mvns	r2, r3
 8002de0:	68bb      	ldr	r3, [r7, #8]
 8002de2:	4013      	ands	r3, r2
 8002de4:	b29b      	uxth	r3, r3
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	bf14      	ite	ne
 8002dea:	2301      	movne	r3, #1
 8002dec:	2300      	moveq	r3, #0
 8002dee:	b2db      	uxtb	r3, r3
 8002df0:	e00b      	b.n	8002e0a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	699b      	ldr	r3, [r3, #24]
 8002df8:	43da      	mvns	r2, r3
 8002dfa:	68bb      	ldr	r3, [r7, #8]
 8002dfc:	4013      	ands	r3, r2
 8002dfe:	b29b      	uxth	r3, r3
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	bf14      	ite	ne
 8002e04:	2301      	movne	r3, #1
 8002e06:	2300      	moveq	r3, #0
 8002e08:	b2db      	uxtb	r3, r3
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d016      	beq.n	8002e3c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	2200      	movs	r2, #0
 8002e12:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	2220      	movs	r2, #32
 8002e18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	2200      	movs	r2, #0
 8002e20:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e28:	f043 0220 	orr.w	r2, r3, #32
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	2200      	movs	r2, #0
 8002e34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002e38:	2301      	movs	r3, #1
 8002e3a:	e021      	b.n	8002e80 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002e3c:	68bb      	ldr	r3, [r7, #8]
 8002e3e:	0c1b      	lsrs	r3, r3, #16
 8002e40:	b2db      	uxtb	r3, r3
 8002e42:	2b01      	cmp	r3, #1
 8002e44:	d10c      	bne.n	8002e60 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	695b      	ldr	r3, [r3, #20]
 8002e4c:	43da      	mvns	r2, r3
 8002e4e:	68bb      	ldr	r3, [r7, #8]
 8002e50:	4013      	ands	r3, r2
 8002e52:	b29b      	uxth	r3, r3
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	bf14      	ite	ne
 8002e58:	2301      	movne	r3, #1
 8002e5a:	2300      	moveq	r3, #0
 8002e5c:	b2db      	uxtb	r3, r3
 8002e5e:	e00b      	b.n	8002e78 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	699b      	ldr	r3, [r3, #24]
 8002e66:	43da      	mvns	r2, r3
 8002e68:	68bb      	ldr	r3, [r7, #8]
 8002e6a:	4013      	ands	r3, r2
 8002e6c:	b29b      	uxth	r3, r3
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	bf14      	ite	ne
 8002e72:	2301      	movne	r3, #1
 8002e74:	2300      	moveq	r3, #0
 8002e76:	b2db      	uxtb	r3, r3
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	f47f af6d 	bne.w	8002d58 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8002e7e:	2300      	movs	r3, #0
}
 8002e80:	4618      	mov	r0, r3
 8002e82:	3710      	adds	r7, #16
 8002e84:	46bd      	mov	sp, r7
 8002e86:	bd80      	pop	{r7, pc}

08002e88 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002e88:	b580      	push	{r7, lr}
 8002e8a:	b084      	sub	sp, #16
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	60f8      	str	r0, [r7, #12]
 8002e90:	60b9      	str	r1, [r7, #8]
 8002e92:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002e94:	e034      	b.n	8002f00 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002e96:	68f8      	ldr	r0, [r7, #12]
 8002e98:	f000 f8e3 	bl	8003062 <I2C_IsAcknowledgeFailed>
 8002e9c:	4603      	mov	r3, r0
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d001      	beq.n	8002ea6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002ea2:	2301      	movs	r3, #1
 8002ea4:	e034      	b.n	8002f10 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002ea6:	68bb      	ldr	r3, [r7, #8]
 8002ea8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002eac:	d028      	beq.n	8002f00 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002eae:	f7fe fe43 	bl	8001b38 <HAL_GetTick>
 8002eb2:	4602      	mov	r2, r0
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	1ad3      	subs	r3, r2, r3
 8002eb8:	68ba      	ldr	r2, [r7, #8]
 8002eba:	429a      	cmp	r2, r3
 8002ebc:	d302      	bcc.n	8002ec4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002ebe:	68bb      	ldr	r3, [r7, #8]
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d11d      	bne.n	8002f00 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	695b      	ldr	r3, [r3, #20]
 8002eca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002ece:	2b80      	cmp	r3, #128	@ 0x80
 8002ed0:	d016      	beq.n	8002f00 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	2200      	movs	r2, #0
 8002ed6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	2220      	movs	r2, #32
 8002edc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	2200      	movs	r2, #0
 8002ee4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002eec:	f043 0220 	orr.w	r2, r3, #32
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	2200      	movs	r2, #0
 8002ef8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002efc:	2301      	movs	r3, #1
 8002efe:	e007      	b.n	8002f10 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	695b      	ldr	r3, [r3, #20]
 8002f06:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f0a:	2b80      	cmp	r3, #128	@ 0x80
 8002f0c:	d1c3      	bne.n	8002e96 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002f0e:	2300      	movs	r3, #0
}
 8002f10:	4618      	mov	r0, r3
 8002f12:	3710      	adds	r7, #16
 8002f14:	46bd      	mov	sp, r7
 8002f16:	bd80      	pop	{r7, pc}

08002f18 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002f18:	b580      	push	{r7, lr}
 8002f1a:	b084      	sub	sp, #16
 8002f1c:	af00      	add	r7, sp, #0
 8002f1e:	60f8      	str	r0, [r7, #12]
 8002f20:	60b9      	str	r1, [r7, #8]
 8002f22:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002f24:	e034      	b.n	8002f90 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002f26:	68f8      	ldr	r0, [r7, #12]
 8002f28:	f000 f89b 	bl	8003062 <I2C_IsAcknowledgeFailed>
 8002f2c:	4603      	mov	r3, r0
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d001      	beq.n	8002f36 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002f32:	2301      	movs	r3, #1
 8002f34:	e034      	b.n	8002fa0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002f36:	68bb      	ldr	r3, [r7, #8]
 8002f38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f3c:	d028      	beq.n	8002f90 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002f3e:	f7fe fdfb 	bl	8001b38 <HAL_GetTick>
 8002f42:	4602      	mov	r2, r0
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	1ad3      	subs	r3, r2, r3
 8002f48:	68ba      	ldr	r2, [r7, #8]
 8002f4a:	429a      	cmp	r2, r3
 8002f4c:	d302      	bcc.n	8002f54 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002f4e:	68bb      	ldr	r3, [r7, #8]
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d11d      	bne.n	8002f90 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	695b      	ldr	r3, [r3, #20]
 8002f5a:	f003 0304 	and.w	r3, r3, #4
 8002f5e:	2b04      	cmp	r3, #4
 8002f60:	d016      	beq.n	8002f90 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	2200      	movs	r2, #0
 8002f66:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	2220      	movs	r2, #32
 8002f6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	2200      	movs	r2, #0
 8002f74:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f7c:	f043 0220 	orr.w	r2, r3, #32
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	2200      	movs	r2, #0
 8002f88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002f8c:	2301      	movs	r3, #1
 8002f8e:	e007      	b.n	8002fa0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	695b      	ldr	r3, [r3, #20]
 8002f96:	f003 0304 	and.w	r3, r3, #4
 8002f9a:	2b04      	cmp	r3, #4
 8002f9c:	d1c3      	bne.n	8002f26 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002f9e:	2300      	movs	r3, #0
}
 8002fa0:	4618      	mov	r0, r3
 8002fa2:	3710      	adds	r7, #16
 8002fa4:	46bd      	mov	sp, r7
 8002fa6:	bd80      	pop	{r7, pc}

08002fa8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002fa8:	b580      	push	{r7, lr}
 8002faa:	b084      	sub	sp, #16
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	60f8      	str	r0, [r7, #12]
 8002fb0:	60b9      	str	r1, [r7, #8]
 8002fb2:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002fb4:	e049      	b.n	800304a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	695b      	ldr	r3, [r3, #20]
 8002fbc:	f003 0310 	and.w	r3, r3, #16
 8002fc0:	2b10      	cmp	r3, #16
 8002fc2:	d119      	bne.n	8002ff8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	f06f 0210 	mvn.w	r2, #16
 8002fcc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	2200      	movs	r2, #0
 8002fd2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	2220      	movs	r2, #32
 8002fd8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	2200      	movs	r2, #0
 8002fe0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	2200      	movs	r2, #0
 8002ff0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8002ff4:	2301      	movs	r3, #1
 8002ff6:	e030      	b.n	800305a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002ff8:	f7fe fd9e 	bl	8001b38 <HAL_GetTick>
 8002ffc:	4602      	mov	r2, r0
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	1ad3      	subs	r3, r2, r3
 8003002:	68ba      	ldr	r2, [r7, #8]
 8003004:	429a      	cmp	r2, r3
 8003006:	d302      	bcc.n	800300e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003008:	68bb      	ldr	r3, [r7, #8]
 800300a:	2b00      	cmp	r3, #0
 800300c:	d11d      	bne.n	800304a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	695b      	ldr	r3, [r3, #20]
 8003014:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003018:	2b40      	cmp	r3, #64	@ 0x40
 800301a:	d016      	beq.n	800304a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	2200      	movs	r2, #0
 8003020:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	2220      	movs	r2, #32
 8003026:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	2200      	movs	r2, #0
 800302e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003036:	f043 0220 	orr.w	r2, r3, #32
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	2200      	movs	r2, #0
 8003042:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8003046:	2301      	movs	r3, #1
 8003048:	e007      	b.n	800305a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	695b      	ldr	r3, [r3, #20]
 8003050:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003054:	2b40      	cmp	r3, #64	@ 0x40
 8003056:	d1ae      	bne.n	8002fb6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003058:	2300      	movs	r3, #0
}
 800305a:	4618      	mov	r0, r3
 800305c:	3710      	adds	r7, #16
 800305e:	46bd      	mov	sp, r7
 8003060:	bd80      	pop	{r7, pc}

08003062 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003062:	b480      	push	{r7}
 8003064:	b083      	sub	sp, #12
 8003066:	af00      	add	r7, sp, #0
 8003068:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	695b      	ldr	r3, [r3, #20]
 8003070:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003074:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003078:	d11b      	bne.n	80030b2 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003082:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	2200      	movs	r2, #0
 8003088:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	2220      	movs	r2, #32
 800308e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	2200      	movs	r2, #0
 8003096:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800309e:	f043 0204 	orr.w	r2, r3, #4
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	2200      	movs	r2, #0
 80030aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80030ae:	2301      	movs	r3, #1
 80030b0:	e000      	b.n	80030b4 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80030b2:	2300      	movs	r3, #0
}
 80030b4:	4618      	mov	r0, r3
 80030b6:	370c      	adds	r7, #12
 80030b8:	46bd      	mov	sp, r7
 80030ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030be:	4770      	bx	lr

080030c0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80030c0:	b580      	push	{r7, lr}
 80030c2:	b086      	sub	sp, #24
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d101      	bne.n	80030d2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80030ce:	2301      	movs	r3, #1
 80030d0:	e267      	b.n	80035a2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f003 0301 	and.w	r3, r3, #1
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d075      	beq.n	80031ca <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80030de:	4b88      	ldr	r3, [pc, #544]	@ (8003300 <HAL_RCC_OscConfig+0x240>)
 80030e0:	689b      	ldr	r3, [r3, #8]
 80030e2:	f003 030c 	and.w	r3, r3, #12
 80030e6:	2b04      	cmp	r3, #4
 80030e8:	d00c      	beq.n	8003104 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80030ea:	4b85      	ldr	r3, [pc, #532]	@ (8003300 <HAL_RCC_OscConfig+0x240>)
 80030ec:	689b      	ldr	r3, [r3, #8]
 80030ee:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80030f2:	2b08      	cmp	r3, #8
 80030f4:	d112      	bne.n	800311c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80030f6:	4b82      	ldr	r3, [pc, #520]	@ (8003300 <HAL_RCC_OscConfig+0x240>)
 80030f8:	685b      	ldr	r3, [r3, #4]
 80030fa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80030fe:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003102:	d10b      	bne.n	800311c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003104:	4b7e      	ldr	r3, [pc, #504]	@ (8003300 <HAL_RCC_OscConfig+0x240>)
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800310c:	2b00      	cmp	r3, #0
 800310e:	d05b      	beq.n	80031c8 <HAL_RCC_OscConfig+0x108>
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	685b      	ldr	r3, [r3, #4]
 8003114:	2b00      	cmp	r3, #0
 8003116:	d157      	bne.n	80031c8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003118:	2301      	movs	r3, #1
 800311a:	e242      	b.n	80035a2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	685b      	ldr	r3, [r3, #4]
 8003120:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003124:	d106      	bne.n	8003134 <HAL_RCC_OscConfig+0x74>
 8003126:	4b76      	ldr	r3, [pc, #472]	@ (8003300 <HAL_RCC_OscConfig+0x240>)
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	4a75      	ldr	r2, [pc, #468]	@ (8003300 <HAL_RCC_OscConfig+0x240>)
 800312c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003130:	6013      	str	r3, [r2, #0]
 8003132:	e01d      	b.n	8003170 <HAL_RCC_OscConfig+0xb0>
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	685b      	ldr	r3, [r3, #4]
 8003138:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800313c:	d10c      	bne.n	8003158 <HAL_RCC_OscConfig+0x98>
 800313e:	4b70      	ldr	r3, [pc, #448]	@ (8003300 <HAL_RCC_OscConfig+0x240>)
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	4a6f      	ldr	r2, [pc, #444]	@ (8003300 <HAL_RCC_OscConfig+0x240>)
 8003144:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003148:	6013      	str	r3, [r2, #0]
 800314a:	4b6d      	ldr	r3, [pc, #436]	@ (8003300 <HAL_RCC_OscConfig+0x240>)
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	4a6c      	ldr	r2, [pc, #432]	@ (8003300 <HAL_RCC_OscConfig+0x240>)
 8003150:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003154:	6013      	str	r3, [r2, #0]
 8003156:	e00b      	b.n	8003170 <HAL_RCC_OscConfig+0xb0>
 8003158:	4b69      	ldr	r3, [pc, #420]	@ (8003300 <HAL_RCC_OscConfig+0x240>)
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	4a68      	ldr	r2, [pc, #416]	@ (8003300 <HAL_RCC_OscConfig+0x240>)
 800315e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003162:	6013      	str	r3, [r2, #0]
 8003164:	4b66      	ldr	r3, [pc, #408]	@ (8003300 <HAL_RCC_OscConfig+0x240>)
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	4a65      	ldr	r2, [pc, #404]	@ (8003300 <HAL_RCC_OscConfig+0x240>)
 800316a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800316e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	685b      	ldr	r3, [r3, #4]
 8003174:	2b00      	cmp	r3, #0
 8003176:	d013      	beq.n	80031a0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003178:	f7fe fcde 	bl	8001b38 <HAL_GetTick>
 800317c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800317e:	e008      	b.n	8003192 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003180:	f7fe fcda 	bl	8001b38 <HAL_GetTick>
 8003184:	4602      	mov	r2, r0
 8003186:	693b      	ldr	r3, [r7, #16]
 8003188:	1ad3      	subs	r3, r2, r3
 800318a:	2b64      	cmp	r3, #100	@ 0x64
 800318c:	d901      	bls.n	8003192 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800318e:	2303      	movs	r3, #3
 8003190:	e207      	b.n	80035a2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003192:	4b5b      	ldr	r3, [pc, #364]	@ (8003300 <HAL_RCC_OscConfig+0x240>)
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800319a:	2b00      	cmp	r3, #0
 800319c:	d0f0      	beq.n	8003180 <HAL_RCC_OscConfig+0xc0>
 800319e:	e014      	b.n	80031ca <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031a0:	f7fe fcca 	bl	8001b38 <HAL_GetTick>
 80031a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80031a6:	e008      	b.n	80031ba <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80031a8:	f7fe fcc6 	bl	8001b38 <HAL_GetTick>
 80031ac:	4602      	mov	r2, r0
 80031ae:	693b      	ldr	r3, [r7, #16]
 80031b0:	1ad3      	subs	r3, r2, r3
 80031b2:	2b64      	cmp	r3, #100	@ 0x64
 80031b4:	d901      	bls.n	80031ba <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80031b6:	2303      	movs	r3, #3
 80031b8:	e1f3      	b.n	80035a2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80031ba:	4b51      	ldr	r3, [pc, #324]	@ (8003300 <HAL_RCC_OscConfig+0x240>)
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d1f0      	bne.n	80031a8 <HAL_RCC_OscConfig+0xe8>
 80031c6:	e000      	b.n	80031ca <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80031c8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	f003 0302 	and.w	r3, r3, #2
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d063      	beq.n	800329e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80031d6:	4b4a      	ldr	r3, [pc, #296]	@ (8003300 <HAL_RCC_OscConfig+0x240>)
 80031d8:	689b      	ldr	r3, [r3, #8]
 80031da:	f003 030c 	and.w	r3, r3, #12
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d00b      	beq.n	80031fa <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80031e2:	4b47      	ldr	r3, [pc, #284]	@ (8003300 <HAL_RCC_OscConfig+0x240>)
 80031e4:	689b      	ldr	r3, [r3, #8]
 80031e6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80031ea:	2b08      	cmp	r3, #8
 80031ec:	d11c      	bne.n	8003228 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80031ee:	4b44      	ldr	r3, [pc, #272]	@ (8003300 <HAL_RCC_OscConfig+0x240>)
 80031f0:	685b      	ldr	r3, [r3, #4]
 80031f2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d116      	bne.n	8003228 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80031fa:	4b41      	ldr	r3, [pc, #260]	@ (8003300 <HAL_RCC_OscConfig+0x240>)
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	f003 0302 	and.w	r3, r3, #2
 8003202:	2b00      	cmp	r3, #0
 8003204:	d005      	beq.n	8003212 <HAL_RCC_OscConfig+0x152>
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	68db      	ldr	r3, [r3, #12]
 800320a:	2b01      	cmp	r3, #1
 800320c:	d001      	beq.n	8003212 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800320e:	2301      	movs	r3, #1
 8003210:	e1c7      	b.n	80035a2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003212:	4b3b      	ldr	r3, [pc, #236]	@ (8003300 <HAL_RCC_OscConfig+0x240>)
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	691b      	ldr	r3, [r3, #16]
 800321e:	00db      	lsls	r3, r3, #3
 8003220:	4937      	ldr	r1, [pc, #220]	@ (8003300 <HAL_RCC_OscConfig+0x240>)
 8003222:	4313      	orrs	r3, r2
 8003224:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003226:	e03a      	b.n	800329e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	68db      	ldr	r3, [r3, #12]
 800322c:	2b00      	cmp	r3, #0
 800322e:	d020      	beq.n	8003272 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003230:	4b34      	ldr	r3, [pc, #208]	@ (8003304 <HAL_RCC_OscConfig+0x244>)
 8003232:	2201      	movs	r2, #1
 8003234:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003236:	f7fe fc7f 	bl	8001b38 <HAL_GetTick>
 800323a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800323c:	e008      	b.n	8003250 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800323e:	f7fe fc7b 	bl	8001b38 <HAL_GetTick>
 8003242:	4602      	mov	r2, r0
 8003244:	693b      	ldr	r3, [r7, #16]
 8003246:	1ad3      	subs	r3, r2, r3
 8003248:	2b02      	cmp	r3, #2
 800324a:	d901      	bls.n	8003250 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800324c:	2303      	movs	r3, #3
 800324e:	e1a8      	b.n	80035a2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003250:	4b2b      	ldr	r3, [pc, #172]	@ (8003300 <HAL_RCC_OscConfig+0x240>)
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	f003 0302 	and.w	r3, r3, #2
 8003258:	2b00      	cmp	r3, #0
 800325a:	d0f0      	beq.n	800323e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800325c:	4b28      	ldr	r3, [pc, #160]	@ (8003300 <HAL_RCC_OscConfig+0x240>)
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	691b      	ldr	r3, [r3, #16]
 8003268:	00db      	lsls	r3, r3, #3
 800326a:	4925      	ldr	r1, [pc, #148]	@ (8003300 <HAL_RCC_OscConfig+0x240>)
 800326c:	4313      	orrs	r3, r2
 800326e:	600b      	str	r3, [r1, #0]
 8003270:	e015      	b.n	800329e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003272:	4b24      	ldr	r3, [pc, #144]	@ (8003304 <HAL_RCC_OscConfig+0x244>)
 8003274:	2200      	movs	r2, #0
 8003276:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003278:	f7fe fc5e 	bl	8001b38 <HAL_GetTick>
 800327c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800327e:	e008      	b.n	8003292 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003280:	f7fe fc5a 	bl	8001b38 <HAL_GetTick>
 8003284:	4602      	mov	r2, r0
 8003286:	693b      	ldr	r3, [r7, #16]
 8003288:	1ad3      	subs	r3, r2, r3
 800328a:	2b02      	cmp	r3, #2
 800328c:	d901      	bls.n	8003292 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800328e:	2303      	movs	r3, #3
 8003290:	e187      	b.n	80035a2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003292:	4b1b      	ldr	r3, [pc, #108]	@ (8003300 <HAL_RCC_OscConfig+0x240>)
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	f003 0302 	and.w	r3, r3, #2
 800329a:	2b00      	cmp	r3, #0
 800329c:	d1f0      	bne.n	8003280 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	f003 0308 	and.w	r3, r3, #8
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d036      	beq.n	8003318 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	695b      	ldr	r3, [r3, #20]
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d016      	beq.n	80032e0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80032b2:	4b15      	ldr	r3, [pc, #84]	@ (8003308 <HAL_RCC_OscConfig+0x248>)
 80032b4:	2201      	movs	r2, #1
 80032b6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80032b8:	f7fe fc3e 	bl	8001b38 <HAL_GetTick>
 80032bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80032be:	e008      	b.n	80032d2 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80032c0:	f7fe fc3a 	bl	8001b38 <HAL_GetTick>
 80032c4:	4602      	mov	r2, r0
 80032c6:	693b      	ldr	r3, [r7, #16]
 80032c8:	1ad3      	subs	r3, r2, r3
 80032ca:	2b02      	cmp	r3, #2
 80032cc:	d901      	bls.n	80032d2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80032ce:	2303      	movs	r3, #3
 80032d0:	e167      	b.n	80035a2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80032d2:	4b0b      	ldr	r3, [pc, #44]	@ (8003300 <HAL_RCC_OscConfig+0x240>)
 80032d4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80032d6:	f003 0302 	and.w	r3, r3, #2
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d0f0      	beq.n	80032c0 <HAL_RCC_OscConfig+0x200>
 80032de:	e01b      	b.n	8003318 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80032e0:	4b09      	ldr	r3, [pc, #36]	@ (8003308 <HAL_RCC_OscConfig+0x248>)
 80032e2:	2200      	movs	r2, #0
 80032e4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80032e6:	f7fe fc27 	bl	8001b38 <HAL_GetTick>
 80032ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80032ec:	e00e      	b.n	800330c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80032ee:	f7fe fc23 	bl	8001b38 <HAL_GetTick>
 80032f2:	4602      	mov	r2, r0
 80032f4:	693b      	ldr	r3, [r7, #16]
 80032f6:	1ad3      	subs	r3, r2, r3
 80032f8:	2b02      	cmp	r3, #2
 80032fa:	d907      	bls.n	800330c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80032fc:	2303      	movs	r3, #3
 80032fe:	e150      	b.n	80035a2 <HAL_RCC_OscConfig+0x4e2>
 8003300:	40023800 	.word	0x40023800
 8003304:	42470000 	.word	0x42470000
 8003308:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800330c:	4b88      	ldr	r3, [pc, #544]	@ (8003530 <HAL_RCC_OscConfig+0x470>)
 800330e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003310:	f003 0302 	and.w	r3, r3, #2
 8003314:	2b00      	cmp	r3, #0
 8003316:	d1ea      	bne.n	80032ee <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	f003 0304 	and.w	r3, r3, #4
 8003320:	2b00      	cmp	r3, #0
 8003322:	f000 8097 	beq.w	8003454 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003326:	2300      	movs	r3, #0
 8003328:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800332a:	4b81      	ldr	r3, [pc, #516]	@ (8003530 <HAL_RCC_OscConfig+0x470>)
 800332c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800332e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003332:	2b00      	cmp	r3, #0
 8003334:	d10f      	bne.n	8003356 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003336:	2300      	movs	r3, #0
 8003338:	60bb      	str	r3, [r7, #8]
 800333a:	4b7d      	ldr	r3, [pc, #500]	@ (8003530 <HAL_RCC_OscConfig+0x470>)
 800333c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800333e:	4a7c      	ldr	r2, [pc, #496]	@ (8003530 <HAL_RCC_OscConfig+0x470>)
 8003340:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003344:	6413      	str	r3, [r2, #64]	@ 0x40
 8003346:	4b7a      	ldr	r3, [pc, #488]	@ (8003530 <HAL_RCC_OscConfig+0x470>)
 8003348:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800334a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800334e:	60bb      	str	r3, [r7, #8]
 8003350:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003352:	2301      	movs	r3, #1
 8003354:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003356:	4b77      	ldr	r3, [pc, #476]	@ (8003534 <HAL_RCC_OscConfig+0x474>)
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800335e:	2b00      	cmp	r3, #0
 8003360:	d118      	bne.n	8003394 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003362:	4b74      	ldr	r3, [pc, #464]	@ (8003534 <HAL_RCC_OscConfig+0x474>)
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	4a73      	ldr	r2, [pc, #460]	@ (8003534 <HAL_RCC_OscConfig+0x474>)
 8003368:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800336c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800336e:	f7fe fbe3 	bl	8001b38 <HAL_GetTick>
 8003372:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003374:	e008      	b.n	8003388 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003376:	f7fe fbdf 	bl	8001b38 <HAL_GetTick>
 800337a:	4602      	mov	r2, r0
 800337c:	693b      	ldr	r3, [r7, #16]
 800337e:	1ad3      	subs	r3, r2, r3
 8003380:	2b02      	cmp	r3, #2
 8003382:	d901      	bls.n	8003388 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003384:	2303      	movs	r3, #3
 8003386:	e10c      	b.n	80035a2 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003388:	4b6a      	ldr	r3, [pc, #424]	@ (8003534 <HAL_RCC_OscConfig+0x474>)
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003390:	2b00      	cmp	r3, #0
 8003392:	d0f0      	beq.n	8003376 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	689b      	ldr	r3, [r3, #8]
 8003398:	2b01      	cmp	r3, #1
 800339a:	d106      	bne.n	80033aa <HAL_RCC_OscConfig+0x2ea>
 800339c:	4b64      	ldr	r3, [pc, #400]	@ (8003530 <HAL_RCC_OscConfig+0x470>)
 800339e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033a0:	4a63      	ldr	r2, [pc, #396]	@ (8003530 <HAL_RCC_OscConfig+0x470>)
 80033a2:	f043 0301 	orr.w	r3, r3, #1
 80033a6:	6713      	str	r3, [r2, #112]	@ 0x70
 80033a8:	e01c      	b.n	80033e4 <HAL_RCC_OscConfig+0x324>
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	689b      	ldr	r3, [r3, #8]
 80033ae:	2b05      	cmp	r3, #5
 80033b0:	d10c      	bne.n	80033cc <HAL_RCC_OscConfig+0x30c>
 80033b2:	4b5f      	ldr	r3, [pc, #380]	@ (8003530 <HAL_RCC_OscConfig+0x470>)
 80033b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033b6:	4a5e      	ldr	r2, [pc, #376]	@ (8003530 <HAL_RCC_OscConfig+0x470>)
 80033b8:	f043 0304 	orr.w	r3, r3, #4
 80033bc:	6713      	str	r3, [r2, #112]	@ 0x70
 80033be:	4b5c      	ldr	r3, [pc, #368]	@ (8003530 <HAL_RCC_OscConfig+0x470>)
 80033c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033c2:	4a5b      	ldr	r2, [pc, #364]	@ (8003530 <HAL_RCC_OscConfig+0x470>)
 80033c4:	f043 0301 	orr.w	r3, r3, #1
 80033c8:	6713      	str	r3, [r2, #112]	@ 0x70
 80033ca:	e00b      	b.n	80033e4 <HAL_RCC_OscConfig+0x324>
 80033cc:	4b58      	ldr	r3, [pc, #352]	@ (8003530 <HAL_RCC_OscConfig+0x470>)
 80033ce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033d0:	4a57      	ldr	r2, [pc, #348]	@ (8003530 <HAL_RCC_OscConfig+0x470>)
 80033d2:	f023 0301 	bic.w	r3, r3, #1
 80033d6:	6713      	str	r3, [r2, #112]	@ 0x70
 80033d8:	4b55      	ldr	r3, [pc, #340]	@ (8003530 <HAL_RCC_OscConfig+0x470>)
 80033da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033dc:	4a54      	ldr	r2, [pc, #336]	@ (8003530 <HAL_RCC_OscConfig+0x470>)
 80033de:	f023 0304 	bic.w	r3, r3, #4
 80033e2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	689b      	ldr	r3, [r3, #8]
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d015      	beq.n	8003418 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80033ec:	f7fe fba4 	bl	8001b38 <HAL_GetTick>
 80033f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80033f2:	e00a      	b.n	800340a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80033f4:	f7fe fba0 	bl	8001b38 <HAL_GetTick>
 80033f8:	4602      	mov	r2, r0
 80033fa:	693b      	ldr	r3, [r7, #16]
 80033fc:	1ad3      	subs	r3, r2, r3
 80033fe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003402:	4293      	cmp	r3, r2
 8003404:	d901      	bls.n	800340a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003406:	2303      	movs	r3, #3
 8003408:	e0cb      	b.n	80035a2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800340a:	4b49      	ldr	r3, [pc, #292]	@ (8003530 <HAL_RCC_OscConfig+0x470>)
 800340c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800340e:	f003 0302 	and.w	r3, r3, #2
 8003412:	2b00      	cmp	r3, #0
 8003414:	d0ee      	beq.n	80033f4 <HAL_RCC_OscConfig+0x334>
 8003416:	e014      	b.n	8003442 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003418:	f7fe fb8e 	bl	8001b38 <HAL_GetTick>
 800341c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800341e:	e00a      	b.n	8003436 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003420:	f7fe fb8a 	bl	8001b38 <HAL_GetTick>
 8003424:	4602      	mov	r2, r0
 8003426:	693b      	ldr	r3, [r7, #16]
 8003428:	1ad3      	subs	r3, r2, r3
 800342a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800342e:	4293      	cmp	r3, r2
 8003430:	d901      	bls.n	8003436 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003432:	2303      	movs	r3, #3
 8003434:	e0b5      	b.n	80035a2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003436:	4b3e      	ldr	r3, [pc, #248]	@ (8003530 <HAL_RCC_OscConfig+0x470>)
 8003438:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800343a:	f003 0302 	and.w	r3, r3, #2
 800343e:	2b00      	cmp	r3, #0
 8003440:	d1ee      	bne.n	8003420 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003442:	7dfb      	ldrb	r3, [r7, #23]
 8003444:	2b01      	cmp	r3, #1
 8003446:	d105      	bne.n	8003454 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003448:	4b39      	ldr	r3, [pc, #228]	@ (8003530 <HAL_RCC_OscConfig+0x470>)
 800344a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800344c:	4a38      	ldr	r2, [pc, #224]	@ (8003530 <HAL_RCC_OscConfig+0x470>)
 800344e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003452:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	699b      	ldr	r3, [r3, #24]
 8003458:	2b00      	cmp	r3, #0
 800345a:	f000 80a1 	beq.w	80035a0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800345e:	4b34      	ldr	r3, [pc, #208]	@ (8003530 <HAL_RCC_OscConfig+0x470>)
 8003460:	689b      	ldr	r3, [r3, #8]
 8003462:	f003 030c 	and.w	r3, r3, #12
 8003466:	2b08      	cmp	r3, #8
 8003468:	d05c      	beq.n	8003524 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	699b      	ldr	r3, [r3, #24]
 800346e:	2b02      	cmp	r3, #2
 8003470:	d141      	bne.n	80034f6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003472:	4b31      	ldr	r3, [pc, #196]	@ (8003538 <HAL_RCC_OscConfig+0x478>)
 8003474:	2200      	movs	r2, #0
 8003476:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003478:	f7fe fb5e 	bl	8001b38 <HAL_GetTick>
 800347c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800347e:	e008      	b.n	8003492 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003480:	f7fe fb5a 	bl	8001b38 <HAL_GetTick>
 8003484:	4602      	mov	r2, r0
 8003486:	693b      	ldr	r3, [r7, #16]
 8003488:	1ad3      	subs	r3, r2, r3
 800348a:	2b02      	cmp	r3, #2
 800348c:	d901      	bls.n	8003492 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800348e:	2303      	movs	r3, #3
 8003490:	e087      	b.n	80035a2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003492:	4b27      	ldr	r3, [pc, #156]	@ (8003530 <HAL_RCC_OscConfig+0x470>)
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800349a:	2b00      	cmp	r3, #0
 800349c:	d1f0      	bne.n	8003480 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	69da      	ldr	r2, [r3, #28]
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	6a1b      	ldr	r3, [r3, #32]
 80034a6:	431a      	orrs	r2, r3
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034ac:	019b      	lsls	r3, r3, #6
 80034ae:	431a      	orrs	r2, r3
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034b4:	085b      	lsrs	r3, r3, #1
 80034b6:	3b01      	subs	r3, #1
 80034b8:	041b      	lsls	r3, r3, #16
 80034ba:	431a      	orrs	r2, r3
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034c0:	061b      	lsls	r3, r3, #24
 80034c2:	491b      	ldr	r1, [pc, #108]	@ (8003530 <HAL_RCC_OscConfig+0x470>)
 80034c4:	4313      	orrs	r3, r2
 80034c6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80034c8:	4b1b      	ldr	r3, [pc, #108]	@ (8003538 <HAL_RCC_OscConfig+0x478>)
 80034ca:	2201      	movs	r2, #1
 80034cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034ce:	f7fe fb33 	bl	8001b38 <HAL_GetTick>
 80034d2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80034d4:	e008      	b.n	80034e8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80034d6:	f7fe fb2f 	bl	8001b38 <HAL_GetTick>
 80034da:	4602      	mov	r2, r0
 80034dc:	693b      	ldr	r3, [r7, #16]
 80034de:	1ad3      	subs	r3, r2, r3
 80034e0:	2b02      	cmp	r3, #2
 80034e2:	d901      	bls.n	80034e8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80034e4:	2303      	movs	r3, #3
 80034e6:	e05c      	b.n	80035a2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80034e8:	4b11      	ldr	r3, [pc, #68]	@ (8003530 <HAL_RCC_OscConfig+0x470>)
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d0f0      	beq.n	80034d6 <HAL_RCC_OscConfig+0x416>
 80034f4:	e054      	b.n	80035a0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80034f6:	4b10      	ldr	r3, [pc, #64]	@ (8003538 <HAL_RCC_OscConfig+0x478>)
 80034f8:	2200      	movs	r2, #0
 80034fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034fc:	f7fe fb1c 	bl	8001b38 <HAL_GetTick>
 8003500:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003502:	e008      	b.n	8003516 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003504:	f7fe fb18 	bl	8001b38 <HAL_GetTick>
 8003508:	4602      	mov	r2, r0
 800350a:	693b      	ldr	r3, [r7, #16]
 800350c:	1ad3      	subs	r3, r2, r3
 800350e:	2b02      	cmp	r3, #2
 8003510:	d901      	bls.n	8003516 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003512:	2303      	movs	r3, #3
 8003514:	e045      	b.n	80035a2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003516:	4b06      	ldr	r3, [pc, #24]	@ (8003530 <HAL_RCC_OscConfig+0x470>)
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800351e:	2b00      	cmp	r3, #0
 8003520:	d1f0      	bne.n	8003504 <HAL_RCC_OscConfig+0x444>
 8003522:	e03d      	b.n	80035a0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	699b      	ldr	r3, [r3, #24]
 8003528:	2b01      	cmp	r3, #1
 800352a:	d107      	bne.n	800353c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800352c:	2301      	movs	r3, #1
 800352e:	e038      	b.n	80035a2 <HAL_RCC_OscConfig+0x4e2>
 8003530:	40023800 	.word	0x40023800
 8003534:	40007000 	.word	0x40007000
 8003538:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800353c:	4b1b      	ldr	r3, [pc, #108]	@ (80035ac <HAL_RCC_OscConfig+0x4ec>)
 800353e:	685b      	ldr	r3, [r3, #4]
 8003540:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	699b      	ldr	r3, [r3, #24]
 8003546:	2b01      	cmp	r3, #1
 8003548:	d028      	beq.n	800359c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003554:	429a      	cmp	r2, r3
 8003556:	d121      	bne.n	800359c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003562:	429a      	cmp	r2, r3
 8003564:	d11a      	bne.n	800359c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003566:	68fa      	ldr	r2, [r7, #12]
 8003568:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800356c:	4013      	ands	r3, r2
 800356e:	687a      	ldr	r2, [r7, #4]
 8003570:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003572:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003574:	4293      	cmp	r3, r2
 8003576:	d111      	bne.n	800359c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003582:	085b      	lsrs	r3, r3, #1
 8003584:	3b01      	subs	r3, #1
 8003586:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003588:	429a      	cmp	r2, r3
 800358a:	d107      	bne.n	800359c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003596:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003598:	429a      	cmp	r2, r3
 800359a:	d001      	beq.n	80035a0 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800359c:	2301      	movs	r3, #1
 800359e:	e000      	b.n	80035a2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80035a0:	2300      	movs	r3, #0
}
 80035a2:	4618      	mov	r0, r3
 80035a4:	3718      	adds	r7, #24
 80035a6:	46bd      	mov	sp, r7
 80035a8:	bd80      	pop	{r7, pc}
 80035aa:	bf00      	nop
 80035ac:	40023800 	.word	0x40023800

080035b0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80035b0:	b580      	push	{r7, lr}
 80035b2:	b084      	sub	sp, #16
 80035b4:	af00      	add	r7, sp, #0
 80035b6:	6078      	str	r0, [r7, #4]
 80035b8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d101      	bne.n	80035c4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80035c0:	2301      	movs	r3, #1
 80035c2:	e0cc      	b.n	800375e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80035c4:	4b68      	ldr	r3, [pc, #416]	@ (8003768 <HAL_RCC_ClockConfig+0x1b8>)
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	f003 0307 	and.w	r3, r3, #7
 80035cc:	683a      	ldr	r2, [r7, #0]
 80035ce:	429a      	cmp	r2, r3
 80035d0:	d90c      	bls.n	80035ec <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80035d2:	4b65      	ldr	r3, [pc, #404]	@ (8003768 <HAL_RCC_ClockConfig+0x1b8>)
 80035d4:	683a      	ldr	r2, [r7, #0]
 80035d6:	b2d2      	uxtb	r2, r2
 80035d8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80035da:	4b63      	ldr	r3, [pc, #396]	@ (8003768 <HAL_RCC_ClockConfig+0x1b8>)
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	f003 0307 	and.w	r3, r3, #7
 80035e2:	683a      	ldr	r2, [r7, #0]
 80035e4:	429a      	cmp	r2, r3
 80035e6:	d001      	beq.n	80035ec <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80035e8:	2301      	movs	r3, #1
 80035ea:	e0b8      	b.n	800375e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	f003 0302 	and.w	r3, r3, #2
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d020      	beq.n	800363a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	f003 0304 	and.w	r3, r3, #4
 8003600:	2b00      	cmp	r3, #0
 8003602:	d005      	beq.n	8003610 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003604:	4b59      	ldr	r3, [pc, #356]	@ (800376c <HAL_RCC_ClockConfig+0x1bc>)
 8003606:	689b      	ldr	r3, [r3, #8]
 8003608:	4a58      	ldr	r2, [pc, #352]	@ (800376c <HAL_RCC_ClockConfig+0x1bc>)
 800360a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800360e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	f003 0308 	and.w	r3, r3, #8
 8003618:	2b00      	cmp	r3, #0
 800361a:	d005      	beq.n	8003628 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800361c:	4b53      	ldr	r3, [pc, #332]	@ (800376c <HAL_RCC_ClockConfig+0x1bc>)
 800361e:	689b      	ldr	r3, [r3, #8]
 8003620:	4a52      	ldr	r2, [pc, #328]	@ (800376c <HAL_RCC_ClockConfig+0x1bc>)
 8003622:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003626:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003628:	4b50      	ldr	r3, [pc, #320]	@ (800376c <HAL_RCC_ClockConfig+0x1bc>)
 800362a:	689b      	ldr	r3, [r3, #8]
 800362c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	689b      	ldr	r3, [r3, #8]
 8003634:	494d      	ldr	r1, [pc, #308]	@ (800376c <HAL_RCC_ClockConfig+0x1bc>)
 8003636:	4313      	orrs	r3, r2
 8003638:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	f003 0301 	and.w	r3, r3, #1
 8003642:	2b00      	cmp	r3, #0
 8003644:	d044      	beq.n	80036d0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	685b      	ldr	r3, [r3, #4]
 800364a:	2b01      	cmp	r3, #1
 800364c:	d107      	bne.n	800365e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800364e:	4b47      	ldr	r3, [pc, #284]	@ (800376c <HAL_RCC_ClockConfig+0x1bc>)
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003656:	2b00      	cmp	r3, #0
 8003658:	d119      	bne.n	800368e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800365a:	2301      	movs	r3, #1
 800365c:	e07f      	b.n	800375e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	685b      	ldr	r3, [r3, #4]
 8003662:	2b02      	cmp	r3, #2
 8003664:	d003      	beq.n	800366e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800366a:	2b03      	cmp	r3, #3
 800366c:	d107      	bne.n	800367e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800366e:	4b3f      	ldr	r3, [pc, #252]	@ (800376c <HAL_RCC_ClockConfig+0x1bc>)
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003676:	2b00      	cmp	r3, #0
 8003678:	d109      	bne.n	800368e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800367a:	2301      	movs	r3, #1
 800367c:	e06f      	b.n	800375e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800367e:	4b3b      	ldr	r3, [pc, #236]	@ (800376c <HAL_RCC_ClockConfig+0x1bc>)
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	f003 0302 	and.w	r3, r3, #2
 8003686:	2b00      	cmp	r3, #0
 8003688:	d101      	bne.n	800368e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800368a:	2301      	movs	r3, #1
 800368c:	e067      	b.n	800375e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800368e:	4b37      	ldr	r3, [pc, #220]	@ (800376c <HAL_RCC_ClockConfig+0x1bc>)
 8003690:	689b      	ldr	r3, [r3, #8]
 8003692:	f023 0203 	bic.w	r2, r3, #3
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	685b      	ldr	r3, [r3, #4]
 800369a:	4934      	ldr	r1, [pc, #208]	@ (800376c <HAL_RCC_ClockConfig+0x1bc>)
 800369c:	4313      	orrs	r3, r2
 800369e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80036a0:	f7fe fa4a 	bl	8001b38 <HAL_GetTick>
 80036a4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80036a6:	e00a      	b.n	80036be <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80036a8:	f7fe fa46 	bl	8001b38 <HAL_GetTick>
 80036ac:	4602      	mov	r2, r0
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	1ad3      	subs	r3, r2, r3
 80036b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80036b6:	4293      	cmp	r3, r2
 80036b8:	d901      	bls.n	80036be <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80036ba:	2303      	movs	r3, #3
 80036bc:	e04f      	b.n	800375e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80036be:	4b2b      	ldr	r3, [pc, #172]	@ (800376c <HAL_RCC_ClockConfig+0x1bc>)
 80036c0:	689b      	ldr	r3, [r3, #8]
 80036c2:	f003 020c 	and.w	r2, r3, #12
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	685b      	ldr	r3, [r3, #4]
 80036ca:	009b      	lsls	r3, r3, #2
 80036cc:	429a      	cmp	r2, r3
 80036ce:	d1eb      	bne.n	80036a8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80036d0:	4b25      	ldr	r3, [pc, #148]	@ (8003768 <HAL_RCC_ClockConfig+0x1b8>)
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	f003 0307 	and.w	r3, r3, #7
 80036d8:	683a      	ldr	r2, [r7, #0]
 80036da:	429a      	cmp	r2, r3
 80036dc:	d20c      	bcs.n	80036f8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80036de:	4b22      	ldr	r3, [pc, #136]	@ (8003768 <HAL_RCC_ClockConfig+0x1b8>)
 80036e0:	683a      	ldr	r2, [r7, #0]
 80036e2:	b2d2      	uxtb	r2, r2
 80036e4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80036e6:	4b20      	ldr	r3, [pc, #128]	@ (8003768 <HAL_RCC_ClockConfig+0x1b8>)
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	f003 0307 	and.w	r3, r3, #7
 80036ee:	683a      	ldr	r2, [r7, #0]
 80036f0:	429a      	cmp	r2, r3
 80036f2:	d001      	beq.n	80036f8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80036f4:	2301      	movs	r3, #1
 80036f6:	e032      	b.n	800375e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	f003 0304 	and.w	r3, r3, #4
 8003700:	2b00      	cmp	r3, #0
 8003702:	d008      	beq.n	8003716 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003704:	4b19      	ldr	r3, [pc, #100]	@ (800376c <HAL_RCC_ClockConfig+0x1bc>)
 8003706:	689b      	ldr	r3, [r3, #8]
 8003708:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	68db      	ldr	r3, [r3, #12]
 8003710:	4916      	ldr	r1, [pc, #88]	@ (800376c <HAL_RCC_ClockConfig+0x1bc>)
 8003712:	4313      	orrs	r3, r2
 8003714:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	f003 0308 	and.w	r3, r3, #8
 800371e:	2b00      	cmp	r3, #0
 8003720:	d009      	beq.n	8003736 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003722:	4b12      	ldr	r3, [pc, #72]	@ (800376c <HAL_RCC_ClockConfig+0x1bc>)
 8003724:	689b      	ldr	r3, [r3, #8]
 8003726:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	691b      	ldr	r3, [r3, #16]
 800372e:	00db      	lsls	r3, r3, #3
 8003730:	490e      	ldr	r1, [pc, #56]	@ (800376c <HAL_RCC_ClockConfig+0x1bc>)
 8003732:	4313      	orrs	r3, r2
 8003734:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003736:	f000 f821 	bl	800377c <HAL_RCC_GetSysClockFreq>
 800373a:	4602      	mov	r2, r0
 800373c:	4b0b      	ldr	r3, [pc, #44]	@ (800376c <HAL_RCC_ClockConfig+0x1bc>)
 800373e:	689b      	ldr	r3, [r3, #8]
 8003740:	091b      	lsrs	r3, r3, #4
 8003742:	f003 030f 	and.w	r3, r3, #15
 8003746:	490a      	ldr	r1, [pc, #40]	@ (8003770 <HAL_RCC_ClockConfig+0x1c0>)
 8003748:	5ccb      	ldrb	r3, [r1, r3]
 800374a:	fa22 f303 	lsr.w	r3, r2, r3
 800374e:	4a09      	ldr	r2, [pc, #36]	@ (8003774 <HAL_RCC_ClockConfig+0x1c4>)
 8003750:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003752:	4b09      	ldr	r3, [pc, #36]	@ (8003778 <HAL_RCC_ClockConfig+0x1c8>)
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	4618      	mov	r0, r3
 8003758:	f7fe f814 	bl	8001784 <HAL_InitTick>

  return HAL_OK;
 800375c:	2300      	movs	r3, #0
}
 800375e:	4618      	mov	r0, r3
 8003760:	3710      	adds	r7, #16
 8003762:	46bd      	mov	sp, r7
 8003764:	bd80      	pop	{r7, pc}
 8003766:	bf00      	nop
 8003768:	40023c00 	.word	0x40023c00
 800376c:	40023800 	.word	0x40023800
 8003770:	0800be3c 	.word	0x0800be3c
 8003774:	20000000 	.word	0x20000000
 8003778:	20000004 	.word	0x20000004

0800377c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800377c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003780:	b094      	sub	sp, #80	@ 0x50
 8003782:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003784:	2300      	movs	r3, #0
 8003786:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8003788:	2300      	movs	r3, #0
 800378a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 800378c:	2300      	movs	r3, #0
 800378e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8003790:	2300      	movs	r3, #0
 8003792:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003794:	4b79      	ldr	r3, [pc, #484]	@ (800397c <HAL_RCC_GetSysClockFreq+0x200>)
 8003796:	689b      	ldr	r3, [r3, #8]
 8003798:	f003 030c 	and.w	r3, r3, #12
 800379c:	2b08      	cmp	r3, #8
 800379e:	d00d      	beq.n	80037bc <HAL_RCC_GetSysClockFreq+0x40>
 80037a0:	2b08      	cmp	r3, #8
 80037a2:	f200 80e1 	bhi.w	8003968 <HAL_RCC_GetSysClockFreq+0x1ec>
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d002      	beq.n	80037b0 <HAL_RCC_GetSysClockFreq+0x34>
 80037aa:	2b04      	cmp	r3, #4
 80037ac:	d003      	beq.n	80037b6 <HAL_RCC_GetSysClockFreq+0x3a>
 80037ae:	e0db      	b.n	8003968 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80037b0:	4b73      	ldr	r3, [pc, #460]	@ (8003980 <HAL_RCC_GetSysClockFreq+0x204>)
 80037b2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80037b4:	e0db      	b.n	800396e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80037b6:	4b73      	ldr	r3, [pc, #460]	@ (8003984 <HAL_RCC_GetSysClockFreq+0x208>)
 80037b8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80037ba:	e0d8      	b.n	800396e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80037bc:	4b6f      	ldr	r3, [pc, #444]	@ (800397c <HAL_RCC_GetSysClockFreq+0x200>)
 80037be:	685b      	ldr	r3, [r3, #4]
 80037c0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80037c4:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80037c6:	4b6d      	ldr	r3, [pc, #436]	@ (800397c <HAL_RCC_GetSysClockFreq+0x200>)
 80037c8:	685b      	ldr	r3, [r3, #4]
 80037ca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d063      	beq.n	800389a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80037d2:	4b6a      	ldr	r3, [pc, #424]	@ (800397c <HAL_RCC_GetSysClockFreq+0x200>)
 80037d4:	685b      	ldr	r3, [r3, #4]
 80037d6:	099b      	lsrs	r3, r3, #6
 80037d8:	2200      	movs	r2, #0
 80037da:	63bb      	str	r3, [r7, #56]	@ 0x38
 80037dc:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80037de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80037e0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80037e4:	633b      	str	r3, [r7, #48]	@ 0x30
 80037e6:	2300      	movs	r3, #0
 80037e8:	637b      	str	r3, [r7, #52]	@ 0x34
 80037ea:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80037ee:	4622      	mov	r2, r4
 80037f0:	462b      	mov	r3, r5
 80037f2:	f04f 0000 	mov.w	r0, #0
 80037f6:	f04f 0100 	mov.w	r1, #0
 80037fa:	0159      	lsls	r1, r3, #5
 80037fc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003800:	0150      	lsls	r0, r2, #5
 8003802:	4602      	mov	r2, r0
 8003804:	460b      	mov	r3, r1
 8003806:	4621      	mov	r1, r4
 8003808:	1a51      	subs	r1, r2, r1
 800380a:	6139      	str	r1, [r7, #16]
 800380c:	4629      	mov	r1, r5
 800380e:	eb63 0301 	sbc.w	r3, r3, r1
 8003812:	617b      	str	r3, [r7, #20]
 8003814:	f04f 0200 	mov.w	r2, #0
 8003818:	f04f 0300 	mov.w	r3, #0
 800381c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003820:	4659      	mov	r1, fp
 8003822:	018b      	lsls	r3, r1, #6
 8003824:	4651      	mov	r1, sl
 8003826:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800382a:	4651      	mov	r1, sl
 800382c:	018a      	lsls	r2, r1, #6
 800382e:	4651      	mov	r1, sl
 8003830:	ebb2 0801 	subs.w	r8, r2, r1
 8003834:	4659      	mov	r1, fp
 8003836:	eb63 0901 	sbc.w	r9, r3, r1
 800383a:	f04f 0200 	mov.w	r2, #0
 800383e:	f04f 0300 	mov.w	r3, #0
 8003842:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003846:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800384a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800384e:	4690      	mov	r8, r2
 8003850:	4699      	mov	r9, r3
 8003852:	4623      	mov	r3, r4
 8003854:	eb18 0303 	adds.w	r3, r8, r3
 8003858:	60bb      	str	r3, [r7, #8]
 800385a:	462b      	mov	r3, r5
 800385c:	eb49 0303 	adc.w	r3, r9, r3
 8003860:	60fb      	str	r3, [r7, #12]
 8003862:	f04f 0200 	mov.w	r2, #0
 8003866:	f04f 0300 	mov.w	r3, #0
 800386a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800386e:	4629      	mov	r1, r5
 8003870:	024b      	lsls	r3, r1, #9
 8003872:	4621      	mov	r1, r4
 8003874:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003878:	4621      	mov	r1, r4
 800387a:	024a      	lsls	r2, r1, #9
 800387c:	4610      	mov	r0, r2
 800387e:	4619      	mov	r1, r3
 8003880:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003882:	2200      	movs	r2, #0
 8003884:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003886:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003888:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800388c:	f7fd fa04 	bl	8000c98 <__aeabi_uldivmod>
 8003890:	4602      	mov	r2, r0
 8003892:	460b      	mov	r3, r1
 8003894:	4613      	mov	r3, r2
 8003896:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003898:	e058      	b.n	800394c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800389a:	4b38      	ldr	r3, [pc, #224]	@ (800397c <HAL_RCC_GetSysClockFreq+0x200>)
 800389c:	685b      	ldr	r3, [r3, #4]
 800389e:	099b      	lsrs	r3, r3, #6
 80038a0:	2200      	movs	r2, #0
 80038a2:	4618      	mov	r0, r3
 80038a4:	4611      	mov	r1, r2
 80038a6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80038aa:	623b      	str	r3, [r7, #32]
 80038ac:	2300      	movs	r3, #0
 80038ae:	627b      	str	r3, [r7, #36]	@ 0x24
 80038b0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80038b4:	4642      	mov	r2, r8
 80038b6:	464b      	mov	r3, r9
 80038b8:	f04f 0000 	mov.w	r0, #0
 80038bc:	f04f 0100 	mov.w	r1, #0
 80038c0:	0159      	lsls	r1, r3, #5
 80038c2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80038c6:	0150      	lsls	r0, r2, #5
 80038c8:	4602      	mov	r2, r0
 80038ca:	460b      	mov	r3, r1
 80038cc:	4641      	mov	r1, r8
 80038ce:	ebb2 0a01 	subs.w	sl, r2, r1
 80038d2:	4649      	mov	r1, r9
 80038d4:	eb63 0b01 	sbc.w	fp, r3, r1
 80038d8:	f04f 0200 	mov.w	r2, #0
 80038dc:	f04f 0300 	mov.w	r3, #0
 80038e0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80038e4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80038e8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80038ec:	ebb2 040a 	subs.w	r4, r2, sl
 80038f0:	eb63 050b 	sbc.w	r5, r3, fp
 80038f4:	f04f 0200 	mov.w	r2, #0
 80038f8:	f04f 0300 	mov.w	r3, #0
 80038fc:	00eb      	lsls	r3, r5, #3
 80038fe:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003902:	00e2      	lsls	r2, r4, #3
 8003904:	4614      	mov	r4, r2
 8003906:	461d      	mov	r5, r3
 8003908:	4643      	mov	r3, r8
 800390a:	18e3      	adds	r3, r4, r3
 800390c:	603b      	str	r3, [r7, #0]
 800390e:	464b      	mov	r3, r9
 8003910:	eb45 0303 	adc.w	r3, r5, r3
 8003914:	607b      	str	r3, [r7, #4]
 8003916:	f04f 0200 	mov.w	r2, #0
 800391a:	f04f 0300 	mov.w	r3, #0
 800391e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003922:	4629      	mov	r1, r5
 8003924:	028b      	lsls	r3, r1, #10
 8003926:	4621      	mov	r1, r4
 8003928:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800392c:	4621      	mov	r1, r4
 800392e:	028a      	lsls	r2, r1, #10
 8003930:	4610      	mov	r0, r2
 8003932:	4619      	mov	r1, r3
 8003934:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003936:	2200      	movs	r2, #0
 8003938:	61bb      	str	r3, [r7, #24]
 800393a:	61fa      	str	r2, [r7, #28]
 800393c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003940:	f7fd f9aa 	bl	8000c98 <__aeabi_uldivmod>
 8003944:	4602      	mov	r2, r0
 8003946:	460b      	mov	r3, r1
 8003948:	4613      	mov	r3, r2
 800394a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800394c:	4b0b      	ldr	r3, [pc, #44]	@ (800397c <HAL_RCC_GetSysClockFreq+0x200>)
 800394e:	685b      	ldr	r3, [r3, #4]
 8003950:	0c1b      	lsrs	r3, r3, #16
 8003952:	f003 0303 	and.w	r3, r3, #3
 8003956:	3301      	adds	r3, #1
 8003958:	005b      	lsls	r3, r3, #1
 800395a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 800395c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800395e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003960:	fbb2 f3f3 	udiv	r3, r2, r3
 8003964:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003966:	e002      	b.n	800396e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003968:	4b05      	ldr	r3, [pc, #20]	@ (8003980 <HAL_RCC_GetSysClockFreq+0x204>)
 800396a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800396c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800396e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8003970:	4618      	mov	r0, r3
 8003972:	3750      	adds	r7, #80	@ 0x50
 8003974:	46bd      	mov	sp, r7
 8003976:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800397a:	bf00      	nop
 800397c:	40023800 	.word	0x40023800
 8003980:	00f42400 	.word	0x00f42400
 8003984:	007a1200 	.word	0x007a1200

08003988 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003988:	b480      	push	{r7}
 800398a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800398c:	4b03      	ldr	r3, [pc, #12]	@ (800399c <HAL_RCC_GetHCLKFreq+0x14>)
 800398e:	681b      	ldr	r3, [r3, #0]
}
 8003990:	4618      	mov	r0, r3
 8003992:	46bd      	mov	sp, r7
 8003994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003998:	4770      	bx	lr
 800399a:	bf00      	nop
 800399c:	20000000 	.word	0x20000000

080039a0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80039a0:	b580      	push	{r7, lr}
 80039a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80039a4:	f7ff fff0 	bl	8003988 <HAL_RCC_GetHCLKFreq>
 80039a8:	4602      	mov	r2, r0
 80039aa:	4b05      	ldr	r3, [pc, #20]	@ (80039c0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80039ac:	689b      	ldr	r3, [r3, #8]
 80039ae:	0a9b      	lsrs	r3, r3, #10
 80039b0:	f003 0307 	and.w	r3, r3, #7
 80039b4:	4903      	ldr	r1, [pc, #12]	@ (80039c4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80039b6:	5ccb      	ldrb	r3, [r1, r3]
 80039b8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80039bc:	4618      	mov	r0, r3
 80039be:	bd80      	pop	{r7, pc}
 80039c0:	40023800 	.word	0x40023800
 80039c4:	0800be4c 	.word	0x0800be4c

080039c8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80039c8:	b580      	push	{r7, lr}
 80039ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80039cc:	f7ff ffdc 	bl	8003988 <HAL_RCC_GetHCLKFreq>
 80039d0:	4602      	mov	r2, r0
 80039d2:	4b05      	ldr	r3, [pc, #20]	@ (80039e8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80039d4:	689b      	ldr	r3, [r3, #8]
 80039d6:	0b5b      	lsrs	r3, r3, #13
 80039d8:	f003 0307 	and.w	r3, r3, #7
 80039dc:	4903      	ldr	r1, [pc, #12]	@ (80039ec <HAL_RCC_GetPCLK2Freq+0x24>)
 80039de:	5ccb      	ldrb	r3, [r1, r3]
 80039e0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80039e4:	4618      	mov	r0, r3
 80039e6:	bd80      	pop	{r7, pc}
 80039e8:	40023800 	.word	0x40023800
 80039ec:	0800be4c 	.word	0x0800be4c

080039f0 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80039f0:	b480      	push	{r7}
 80039f2:	b083      	sub	sp, #12
 80039f4:	af00      	add	r7, sp, #0
 80039f6:	6078      	str	r0, [r7, #4]
 80039f8:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	220f      	movs	r2, #15
 80039fe:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003a00:	4b12      	ldr	r3, [pc, #72]	@ (8003a4c <HAL_RCC_GetClockConfig+0x5c>)
 8003a02:	689b      	ldr	r3, [r3, #8]
 8003a04:	f003 0203 	and.w	r2, r3, #3
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003a0c:	4b0f      	ldr	r3, [pc, #60]	@ (8003a4c <HAL_RCC_GetClockConfig+0x5c>)
 8003a0e:	689b      	ldr	r3, [r3, #8]
 8003a10:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003a18:	4b0c      	ldr	r3, [pc, #48]	@ (8003a4c <HAL_RCC_GetClockConfig+0x5c>)
 8003a1a:	689b      	ldr	r3, [r3, #8]
 8003a1c:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8003a24:	4b09      	ldr	r3, [pc, #36]	@ (8003a4c <HAL_RCC_GetClockConfig+0x5c>)
 8003a26:	689b      	ldr	r3, [r3, #8]
 8003a28:	08db      	lsrs	r3, r3, #3
 8003a2a:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003a32:	4b07      	ldr	r3, [pc, #28]	@ (8003a50 <HAL_RCC_GetClockConfig+0x60>)
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	f003 0207 	and.w	r2, r3, #7
 8003a3a:	683b      	ldr	r3, [r7, #0]
 8003a3c:	601a      	str	r2, [r3, #0]
}
 8003a3e:	bf00      	nop
 8003a40:	370c      	adds	r7, #12
 8003a42:	46bd      	mov	sp, r7
 8003a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a48:	4770      	bx	lr
 8003a4a:	bf00      	nop
 8003a4c:	40023800 	.word	0x40023800
 8003a50:	40023c00 	.word	0x40023c00

08003a54 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003a54:	b580      	push	{r7, lr}
 8003a56:	b082      	sub	sp, #8
 8003a58:	af00      	add	r7, sp, #0
 8003a5a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d101      	bne.n	8003a66 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003a62:	2301      	movs	r3, #1
 8003a64:	e041      	b.n	8003aea <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003a6c:	b2db      	uxtb	r3, r3
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d106      	bne.n	8003a80 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	2200      	movs	r2, #0
 8003a76:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003a7a:	6878      	ldr	r0, [r7, #4]
 8003a7c:	f7fd fe18 	bl	80016b0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	2202      	movs	r2, #2
 8003a84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681a      	ldr	r2, [r3, #0]
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	3304      	adds	r3, #4
 8003a90:	4619      	mov	r1, r3
 8003a92:	4610      	mov	r0, r2
 8003a94:	f000 faca 	bl	800402c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	2201      	movs	r2, #1
 8003a9c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	2201      	movs	r2, #1
 8003aa4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	2201      	movs	r2, #1
 8003aac:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	2201      	movs	r2, #1
 8003ab4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	2201      	movs	r2, #1
 8003abc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	2201      	movs	r2, #1
 8003ac4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	2201      	movs	r2, #1
 8003acc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	2201      	movs	r2, #1
 8003ad4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	2201      	movs	r2, #1
 8003adc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	2201      	movs	r2, #1
 8003ae4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003ae8:	2300      	movs	r3, #0
}
 8003aea:	4618      	mov	r0, r3
 8003aec:	3708      	adds	r7, #8
 8003aee:	46bd      	mov	sp, r7
 8003af0:	bd80      	pop	{r7, pc}
	...

08003af4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003af4:	b480      	push	{r7}
 8003af6:	b085      	sub	sp, #20
 8003af8:	af00      	add	r7, sp, #0
 8003afa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003b02:	b2db      	uxtb	r3, r3
 8003b04:	2b01      	cmp	r3, #1
 8003b06:	d001      	beq.n	8003b0c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8003b08:	2301      	movs	r3, #1
 8003b0a:	e03c      	b.n	8003b86 <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	2202      	movs	r2, #2
 8003b10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	4a1e      	ldr	r2, [pc, #120]	@ (8003b94 <HAL_TIM_Base_Start+0xa0>)
 8003b1a:	4293      	cmp	r3, r2
 8003b1c:	d018      	beq.n	8003b50 <HAL_TIM_Base_Start+0x5c>
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003b26:	d013      	beq.n	8003b50 <HAL_TIM_Base_Start+0x5c>
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	4a1a      	ldr	r2, [pc, #104]	@ (8003b98 <HAL_TIM_Base_Start+0xa4>)
 8003b2e:	4293      	cmp	r3, r2
 8003b30:	d00e      	beq.n	8003b50 <HAL_TIM_Base_Start+0x5c>
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	4a19      	ldr	r2, [pc, #100]	@ (8003b9c <HAL_TIM_Base_Start+0xa8>)
 8003b38:	4293      	cmp	r3, r2
 8003b3a:	d009      	beq.n	8003b50 <HAL_TIM_Base_Start+0x5c>
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	4a17      	ldr	r2, [pc, #92]	@ (8003ba0 <HAL_TIM_Base_Start+0xac>)
 8003b42:	4293      	cmp	r3, r2
 8003b44:	d004      	beq.n	8003b50 <HAL_TIM_Base_Start+0x5c>
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	4a16      	ldr	r2, [pc, #88]	@ (8003ba4 <HAL_TIM_Base_Start+0xb0>)
 8003b4c:	4293      	cmp	r3, r2
 8003b4e:	d111      	bne.n	8003b74 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	689b      	ldr	r3, [r3, #8]
 8003b56:	f003 0307 	and.w	r3, r3, #7
 8003b5a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	2b06      	cmp	r3, #6
 8003b60:	d010      	beq.n	8003b84 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	681a      	ldr	r2, [r3, #0]
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	f042 0201 	orr.w	r2, r2, #1
 8003b70:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003b72:	e007      	b.n	8003b84 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	681a      	ldr	r2, [r3, #0]
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	f042 0201 	orr.w	r2, r2, #1
 8003b82:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003b84:	2300      	movs	r3, #0
}
 8003b86:	4618      	mov	r0, r3
 8003b88:	3714      	adds	r7, #20
 8003b8a:	46bd      	mov	sp, r7
 8003b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b90:	4770      	bx	lr
 8003b92:	bf00      	nop
 8003b94:	40010000 	.word	0x40010000
 8003b98:	40000400 	.word	0x40000400
 8003b9c:	40000800 	.word	0x40000800
 8003ba0:	40000c00 	.word	0x40000c00
 8003ba4:	40014000 	.word	0x40014000

08003ba8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003ba8:	b480      	push	{r7}
 8003baa:	b085      	sub	sp, #20
 8003bac:	af00      	add	r7, sp, #0
 8003bae:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003bb6:	b2db      	uxtb	r3, r3
 8003bb8:	2b01      	cmp	r3, #1
 8003bba:	d001      	beq.n	8003bc0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003bbc:	2301      	movs	r3, #1
 8003bbe:	e044      	b.n	8003c4a <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	2202      	movs	r2, #2
 8003bc4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	68da      	ldr	r2, [r3, #12]
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	f042 0201 	orr.w	r2, r2, #1
 8003bd6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	4a1e      	ldr	r2, [pc, #120]	@ (8003c58 <HAL_TIM_Base_Start_IT+0xb0>)
 8003bde:	4293      	cmp	r3, r2
 8003be0:	d018      	beq.n	8003c14 <HAL_TIM_Base_Start_IT+0x6c>
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003bea:	d013      	beq.n	8003c14 <HAL_TIM_Base_Start_IT+0x6c>
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	4a1a      	ldr	r2, [pc, #104]	@ (8003c5c <HAL_TIM_Base_Start_IT+0xb4>)
 8003bf2:	4293      	cmp	r3, r2
 8003bf4:	d00e      	beq.n	8003c14 <HAL_TIM_Base_Start_IT+0x6c>
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	4a19      	ldr	r2, [pc, #100]	@ (8003c60 <HAL_TIM_Base_Start_IT+0xb8>)
 8003bfc:	4293      	cmp	r3, r2
 8003bfe:	d009      	beq.n	8003c14 <HAL_TIM_Base_Start_IT+0x6c>
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	4a17      	ldr	r2, [pc, #92]	@ (8003c64 <HAL_TIM_Base_Start_IT+0xbc>)
 8003c06:	4293      	cmp	r3, r2
 8003c08:	d004      	beq.n	8003c14 <HAL_TIM_Base_Start_IT+0x6c>
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	4a16      	ldr	r2, [pc, #88]	@ (8003c68 <HAL_TIM_Base_Start_IT+0xc0>)
 8003c10:	4293      	cmp	r3, r2
 8003c12:	d111      	bne.n	8003c38 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	689b      	ldr	r3, [r3, #8]
 8003c1a:	f003 0307 	and.w	r3, r3, #7
 8003c1e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	2b06      	cmp	r3, #6
 8003c24:	d010      	beq.n	8003c48 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	681a      	ldr	r2, [r3, #0]
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	f042 0201 	orr.w	r2, r2, #1
 8003c34:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003c36:	e007      	b.n	8003c48 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	681a      	ldr	r2, [r3, #0]
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	f042 0201 	orr.w	r2, r2, #1
 8003c46:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003c48:	2300      	movs	r3, #0
}
 8003c4a:	4618      	mov	r0, r3
 8003c4c:	3714      	adds	r7, #20
 8003c4e:	46bd      	mov	sp, r7
 8003c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c54:	4770      	bx	lr
 8003c56:	bf00      	nop
 8003c58:	40010000 	.word	0x40010000
 8003c5c:	40000400 	.word	0x40000400
 8003c60:	40000800 	.word	0x40000800
 8003c64:	40000c00 	.word	0x40000c00
 8003c68:	40014000 	.word	0x40014000

08003c6c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003c6c:	b580      	push	{r7, lr}
 8003c6e:	b084      	sub	sp, #16
 8003c70:	af00      	add	r7, sp, #0
 8003c72:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	68db      	ldr	r3, [r3, #12]
 8003c7a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	691b      	ldr	r3, [r3, #16]
 8003c82:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003c84:	68bb      	ldr	r3, [r7, #8]
 8003c86:	f003 0302 	and.w	r3, r3, #2
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d020      	beq.n	8003cd0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	f003 0302 	and.w	r3, r3, #2
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d01b      	beq.n	8003cd0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	f06f 0202 	mvn.w	r2, #2
 8003ca0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	2201      	movs	r2, #1
 8003ca6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	699b      	ldr	r3, [r3, #24]
 8003cae:	f003 0303 	and.w	r3, r3, #3
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d003      	beq.n	8003cbe <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003cb6:	6878      	ldr	r0, [r7, #4]
 8003cb8:	f000 f999 	bl	8003fee <HAL_TIM_IC_CaptureCallback>
 8003cbc:	e005      	b.n	8003cca <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003cbe:	6878      	ldr	r0, [r7, #4]
 8003cc0:	f000 f98b 	bl	8003fda <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003cc4:	6878      	ldr	r0, [r7, #4]
 8003cc6:	f000 f99c 	bl	8004002 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	2200      	movs	r2, #0
 8003cce:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003cd0:	68bb      	ldr	r3, [r7, #8]
 8003cd2:	f003 0304 	and.w	r3, r3, #4
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d020      	beq.n	8003d1c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	f003 0304 	and.w	r3, r3, #4
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d01b      	beq.n	8003d1c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	f06f 0204 	mvn.w	r2, #4
 8003cec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	2202      	movs	r2, #2
 8003cf2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	699b      	ldr	r3, [r3, #24]
 8003cfa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d003      	beq.n	8003d0a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003d02:	6878      	ldr	r0, [r7, #4]
 8003d04:	f000 f973 	bl	8003fee <HAL_TIM_IC_CaptureCallback>
 8003d08:	e005      	b.n	8003d16 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003d0a:	6878      	ldr	r0, [r7, #4]
 8003d0c:	f000 f965 	bl	8003fda <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003d10:	6878      	ldr	r0, [r7, #4]
 8003d12:	f000 f976 	bl	8004002 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	2200      	movs	r2, #0
 8003d1a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003d1c:	68bb      	ldr	r3, [r7, #8]
 8003d1e:	f003 0308 	and.w	r3, r3, #8
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d020      	beq.n	8003d68 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	f003 0308 	and.w	r3, r3, #8
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d01b      	beq.n	8003d68 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	f06f 0208 	mvn.w	r2, #8
 8003d38:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	2204      	movs	r2, #4
 8003d3e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	69db      	ldr	r3, [r3, #28]
 8003d46:	f003 0303 	and.w	r3, r3, #3
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d003      	beq.n	8003d56 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003d4e:	6878      	ldr	r0, [r7, #4]
 8003d50:	f000 f94d 	bl	8003fee <HAL_TIM_IC_CaptureCallback>
 8003d54:	e005      	b.n	8003d62 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003d56:	6878      	ldr	r0, [r7, #4]
 8003d58:	f000 f93f 	bl	8003fda <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003d5c:	6878      	ldr	r0, [r7, #4]
 8003d5e:	f000 f950 	bl	8004002 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	2200      	movs	r2, #0
 8003d66:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003d68:	68bb      	ldr	r3, [r7, #8]
 8003d6a:	f003 0310 	and.w	r3, r3, #16
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d020      	beq.n	8003db4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	f003 0310 	and.w	r3, r3, #16
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d01b      	beq.n	8003db4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	f06f 0210 	mvn.w	r2, #16
 8003d84:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	2208      	movs	r2, #8
 8003d8a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	69db      	ldr	r3, [r3, #28]
 8003d92:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d003      	beq.n	8003da2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003d9a:	6878      	ldr	r0, [r7, #4]
 8003d9c:	f000 f927 	bl	8003fee <HAL_TIM_IC_CaptureCallback>
 8003da0:	e005      	b.n	8003dae <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003da2:	6878      	ldr	r0, [r7, #4]
 8003da4:	f000 f919 	bl	8003fda <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003da8:	6878      	ldr	r0, [r7, #4]
 8003daa:	f000 f92a 	bl	8004002 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	2200      	movs	r2, #0
 8003db2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003db4:	68bb      	ldr	r3, [r7, #8]
 8003db6:	f003 0301 	and.w	r3, r3, #1
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d00c      	beq.n	8003dd8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	f003 0301 	and.w	r3, r3, #1
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d007      	beq.n	8003dd8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	f06f 0201 	mvn.w	r2, #1
 8003dd0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003dd2:	6878      	ldr	r0, [r7, #4]
 8003dd4:	f7fd fbc0 	bl	8001558 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003dd8:	68bb      	ldr	r3, [r7, #8]
 8003dda:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d00c      	beq.n	8003dfc <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d007      	beq.n	8003dfc <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8003df4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003df6:	6878      	ldr	r0, [r7, #4]
 8003df8:	f000 fab0 	bl	800435c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003dfc:	68bb      	ldr	r3, [r7, #8]
 8003dfe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d00c      	beq.n	8003e20 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d007      	beq.n	8003e20 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003e18:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003e1a:	6878      	ldr	r0, [r7, #4]
 8003e1c:	f000 f8fb 	bl	8004016 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003e20:	68bb      	ldr	r3, [r7, #8]
 8003e22:	f003 0320 	and.w	r3, r3, #32
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d00c      	beq.n	8003e44 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	f003 0320 	and.w	r3, r3, #32
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d007      	beq.n	8003e44 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	f06f 0220 	mvn.w	r2, #32
 8003e3c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003e3e:	6878      	ldr	r0, [r7, #4]
 8003e40:	f000 fa82 	bl	8004348 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003e44:	bf00      	nop
 8003e46:	3710      	adds	r7, #16
 8003e48:	46bd      	mov	sp, r7
 8003e4a:	bd80      	pop	{r7, pc}

08003e4c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003e4c:	b580      	push	{r7, lr}
 8003e4e:	b084      	sub	sp, #16
 8003e50:	af00      	add	r7, sp, #0
 8003e52:	6078      	str	r0, [r7, #4]
 8003e54:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003e56:	2300      	movs	r3, #0
 8003e58:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003e60:	2b01      	cmp	r3, #1
 8003e62:	d101      	bne.n	8003e68 <HAL_TIM_ConfigClockSource+0x1c>
 8003e64:	2302      	movs	r3, #2
 8003e66:	e0b4      	b.n	8003fd2 <HAL_TIM_ConfigClockSource+0x186>
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	2201      	movs	r2, #1
 8003e6c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	2202      	movs	r2, #2
 8003e74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	689b      	ldr	r3, [r3, #8]
 8003e7e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003e80:	68bb      	ldr	r3, [r7, #8]
 8003e82:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8003e86:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003e88:	68bb      	ldr	r3, [r7, #8]
 8003e8a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003e8e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	68ba      	ldr	r2, [r7, #8]
 8003e96:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003e98:	683b      	ldr	r3, [r7, #0]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003ea0:	d03e      	beq.n	8003f20 <HAL_TIM_ConfigClockSource+0xd4>
 8003ea2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003ea6:	f200 8087 	bhi.w	8003fb8 <HAL_TIM_ConfigClockSource+0x16c>
 8003eaa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003eae:	f000 8086 	beq.w	8003fbe <HAL_TIM_ConfigClockSource+0x172>
 8003eb2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003eb6:	d87f      	bhi.n	8003fb8 <HAL_TIM_ConfigClockSource+0x16c>
 8003eb8:	2b70      	cmp	r3, #112	@ 0x70
 8003eba:	d01a      	beq.n	8003ef2 <HAL_TIM_ConfigClockSource+0xa6>
 8003ebc:	2b70      	cmp	r3, #112	@ 0x70
 8003ebe:	d87b      	bhi.n	8003fb8 <HAL_TIM_ConfigClockSource+0x16c>
 8003ec0:	2b60      	cmp	r3, #96	@ 0x60
 8003ec2:	d050      	beq.n	8003f66 <HAL_TIM_ConfigClockSource+0x11a>
 8003ec4:	2b60      	cmp	r3, #96	@ 0x60
 8003ec6:	d877      	bhi.n	8003fb8 <HAL_TIM_ConfigClockSource+0x16c>
 8003ec8:	2b50      	cmp	r3, #80	@ 0x50
 8003eca:	d03c      	beq.n	8003f46 <HAL_TIM_ConfigClockSource+0xfa>
 8003ecc:	2b50      	cmp	r3, #80	@ 0x50
 8003ece:	d873      	bhi.n	8003fb8 <HAL_TIM_ConfigClockSource+0x16c>
 8003ed0:	2b40      	cmp	r3, #64	@ 0x40
 8003ed2:	d058      	beq.n	8003f86 <HAL_TIM_ConfigClockSource+0x13a>
 8003ed4:	2b40      	cmp	r3, #64	@ 0x40
 8003ed6:	d86f      	bhi.n	8003fb8 <HAL_TIM_ConfigClockSource+0x16c>
 8003ed8:	2b30      	cmp	r3, #48	@ 0x30
 8003eda:	d064      	beq.n	8003fa6 <HAL_TIM_ConfigClockSource+0x15a>
 8003edc:	2b30      	cmp	r3, #48	@ 0x30
 8003ede:	d86b      	bhi.n	8003fb8 <HAL_TIM_ConfigClockSource+0x16c>
 8003ee0:	2b20      	cmp	r3, #32
 8003ee2:	d060      	beq.n	8003fa6 <HAL_TIM_ConfigClockSource+0x15a>
 8003ee4:	2b20      	cmp	r3, #32
 8003ee6:	d867      	bhi.n	8003fb8 <HAL_TIM_ConfigClockSource+0x16c>
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d05c      	beq.n	8003fa6 <HAL_TIM_ConfigClockSource+0x15a>
 8003eec:	2b10      	cmp	r3, #16
 8003eee:	d05a      	beq.n	8003fa6 <HAL_TIM_ConfigClockSource+0x15a>
 8003ef0:	e062      	b.n	8003fb8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003ef6:	683b      	ldr	r3, [r7, #0]
 8003ef8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003efa:	683b      	ldr	r3, [r7, #0]
 8003efc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003efe:	683b      	ldr	r3, [r7, #0]
 8003f00:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003f02:	f000 f993 	bl	800422c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	689b      	ldr	r3, [r3, #8]
 8003f0c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003f0e:	68bb      	ldr	r3, [r7, #8]
 8003f10:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003f14:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	68ba      	ldr	r2, [r7, #8]
 8003f1c:	609a      	str	r2, [r3, #8]
      break;
 8003f1e:	e04f      	b.n	8003fc0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003f24:	683b      	ldr	r3, [r7, #0]
 8003f26:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003f28:	683b      	ldr	r3, [r7, #0]
 8003f2a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003f2c:	683b      	ldr	r3, [r7, #0]
 8003f2e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003f30:	f000 f97c 	bl	800422c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	689a      	ldr	r2, [r3, #8]
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003f42:	609a      	str	r2, [r3, #8]
      break;
 8003f44:	e03c      	b.n	8003fc0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003f4a:	683b      	ldr	r3, [r7, #0]
 8003f4c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003f4e:	683b      	ldr	r3, [r7, #0]
 8003f50:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003f52:	461a      	mov	r2, r3
 8003f54:	f000 f8f0 	bl	8004138 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	2150      	movs	r1, #80	@ 0x50
 8003f5e:	4618      	mov	r0, r3
 8003f60:	f000 f949 	bl	80041f6 <TIM_ITRx_SetConfig>
      break;
 8003f64:	e02c      	b.n	8003fc0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003f6a:	683b      	ldr	r3, [r7, #0]
 8003f6c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003f6e:	683b      	ldr	r3, [r7, #0]
 8003f70:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003f72:	461a      	mov	r2, r3
 8003f74:	f000 f90f 	bl	8004196 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	2160      	movs	r1, #96	@ 0x60
 8003f7e:	4618      	mov	r0, r3
 8003f80:	f000 f939 	bl	80041f6 <TIM_ITRx_SetConfig>
      break;
 8003f84:	e01c      	b.n	8003fc0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003f8a:	683b      	ldr	r3, [r7, #0]
 8003f8c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003f8e:	683b      	ldr	r3, [r7, #0]
 8003f90:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003f92:	461a      	mov	r2, r3
 8003f94:	f000 f8d0 	bl	8004138 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	2140      	movs	r1, #64	@ 0x40
 8003f9e:	4618      	mov	r0, r3
 8003fa0:	f000 f929 	bl	80041f6 <TIM_ITRx_SetConfig>
      break;
 8003fa4:	e00c      	b.n	8003fc0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681a      	ldr	r2, [r3, #0]
 8003faa:	683b      	ldr	r3, [r7, #0]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	4619      	mov	r1, r3
 8003fb0:	4610      	mov	r0, r2
 8003fb2:	f000 f920 	bl	80041f6 <TIM_ITRx_SetConfig>
      break;
 8003fb6:	e003      	b.n	8003fc0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003fb8:	2301      	movs	r3, #1
 8003fba:	73fb      	strb	r3, [r7, #15]
      break;
 8003fbc:	e000      	b.n	8003fc0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003fbe:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	2201      	movs	r2, #1
 8003fc4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	2200      	movs	r2, #0
 8003fcc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003fd0:	7bfb      	ldrb	r3, [r7, #15]
}
 8003fd2:	4618      	mov	r0, r3
 8003fd4:	3710      	adds	r7, #16
 8003fd6:	46bd      	mov	sp, r7
 8003fd8:	bd80      	pop	{r7, pc}

08003fda <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003fda:	b480      	push	{r7}
 8003fdc:	b083      	sub	sp, #12
 8003fde:	af00      	add	r7, sp, #0
 8003fe0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003fe2:	bf00      	nop
 8003fe4:	370c      	adds	r7, #12
 8003fe6:	46bd      	mov	sp, r7
 8003fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fec:	4770      	bx	lr

08003fee <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003fee:	b480      	push	{r7}
 8003ff0:	b083      	sub	sp, #12
 8003ff2:	af00      	add	r7, sp, #0
 8003ff4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003ff6:	bf00      	nop
 8003ff8:	370c      	adds	r7, #12
 8003ffa:	46bd      	mov	sp, r7
 8003ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004000:	4770      	bx	lr

08004002 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004002:	b480      	push	{r7}
 8004004:	b083      	sub	sp, #12
 8004006:	af00      	add	r7, sp, #0
 8004008:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800400a:	bf00      	nop
 800400c:	370c      	adds	r7, #12
 800400e:	46bd      	mov	sp, r7
 8004010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004014:	4770      	bx	lr

08004016 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004016:	b480      	push	{r7}
 8004018:	b083      	sub	sp, #12
 800401a:	af00      	add	r7, sp, #0
 800401c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800401e:	bf00      	nop
 8004020:	370c      	adds	r7, #12
 8004022:	46bd      	mov	sp, r7
 8004024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004028:	4770      	bx	lr
	...

0800402c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800402c:	b480      	push	{r7}
 800402e:	b085      	sub	sp, #20
 8004030:	af00      	add	r7, sp, #0
 8004032:	6078      	str	r0, [r7, #4]
 8004034:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	4a37      	ldr	r2, [pc, #220]	@ (800411c <TIM_Base_SetConfig+0xf0>)
 8004040:	4293      	cmp	r3, r2
 8004042:	d00f      	beq.n	8004064 <TIM_Base_SetConfig+0x38>
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800404a:	d00b      	beq.n	8004064 <TIM_Base_SetConfig+0x38>
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	4a34      	ldr	r2, [pc, #208]	@ (8004120 <TIM_Base_SetConfig+0xf4>)
 8004050:	4293      	cmp	r3, r2
 8004052:	d007      	beq.n	8004064 <TIM_Base_SetConfig+0x38>
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	4a33      	ldr	r2, [pc, #204]	@ (8004124 <TIM_Base_SetConfig+0xf8>)
 8004058:	4293      	cmp	r3, r2
 800405a:	d003      	beq.n	8004064 <TIM_Base_SetConfig+0x38>
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	4a32      	ldr	r2, [pc, #200]	@ (8004128 <TIM_Base_SetConfig+0xfc>)
 8004060:	4293      	cmp	r3, r2
 8004062:	d108      	bne.n	8004076 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800406a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800406c:	683b      	ldr	r3, [r7, #0]
 800406e:	685b      	ldr	r3, [r3, #4]
 8004070:	68fa      	ldr	r2, [r7, #12]
 8004072:	4313      	orrs	r3, r2
 8004074:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	4a28      	ldr	r2, [pc, #160]	@ (800411c <TIM_Base_SetConfig+0xf0>)
 800407a:	4293      	cmp	r3, r2
 800407c:	d01b      	beq.n	80040b6 <TIM_Base_SetConfig+0x8a>
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004084:	d017      	beq.n	80040b6 <TIM_Base_SetConfig+0x8a>
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	4a25      	ldr	r2, [pc, #148]	@ (8004120 <TIM_Base_SetConfig+0xf4>)
 800408a:	4293      	cmp	r3, r2
 800408c:	d013      	beq.n	80040b6 <TIM_Base_SetConfig+0x8a>
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	4a24      	ldr	r2, [pc, #144]	@ (8004124 <TIM_Base_SetConfig+0xf8>)
 8004092:	4293      	cmp	r3, r2
 8004094:	d00f      	beq.n	80040b6 <TIM_Base_SetConfig+0x8a>
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	4a23      	ldr	r2, [pc, #140]	@ (8004128 <TIM_Base_SetConfig+0xfc>)
 800409a:	4293      	cmp	r3, r2
 800409c:	d00b      	beq.n	80040b6 <TIM_Base_SetConfig+0x8a>
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	4a22      	ldr	r2, [pc, #136]	@ (800412c <TIM_Base_SetConfig+0x100>)
 80040a2:	4293      	cmp	r3, r2
 80040a4:	d007      	beq.n	80040b6 <TIM_Base_SetConfig+0x8a>
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	4a21      	ldr	r2, [pc, #132]	@ (8004130 <TIM_Base_SetConfig+0x104>)
 80040aa:	4293      	cmp	r3, r2
 80040ac:	d003      	beq.n	80040b6 <TIM_Base_SetConfig+0x8a>
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	4a20      	ldr	r2, [pc, #128]	@ (8004134 <TIM_Base_SetConfig+0x108>)
 80040b2:	4293      	cmp	r3, r2
 80040b4:	d108      	bne.n	80040c8 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80040bc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80040be:	683b      	ldr	r3, [r7, #0]
 80040c0:	68db      	ldr	r3, [r3, #12]
 80040c2:	68fa      	ldr	r2, [r7, #12]
 80040c4:	4313      	orrs	r3, r2
 80040c6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80040ce:	683b      	ldr	r3, [r7, #0]
 80040d0:	695b      	ldr	r3, [r3, #20]
 80040d2:	4313      	orrs	r3, r2
 80040d4:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80040d6:	683b      	ldr	r3, [r7, #0]
 80040d8:	689a      	ldr	r2, [r3, #8]
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80040de:	683b      	ldr	r3, [r7, #0]
 80040e0:	681a      	ldr	r2, [r3, #0]
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	4a0c      	ldr	r2, [pc, #48]	@ (800411c <TIM_Base_SetConfig+0xf0>)
 80040ea:	4293      	cmp	r3, r2
 80040ec:	d103      	bne.n	80040f6 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80040ee:	683b      	ldr	r3, [r7, #0]
 80040f0:	691a      	ldr	r2, [r3, #16]
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	f043 0204 	orr.w	r2, r3, #4
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	2201      	movs	r2, #1
 8004106:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	68fa      	ldr	r2, [r7, #12]
 800410c:	601a      	str	r2, [r3, #0]
}
 800410e:	bf00      	nop
 8004110:	3714      	adds	r7, #20
 8004112:	46bd      	mov	sp, r7
 8004114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004118:	4770      	bx	lr
 800411a:	bf00      	nop
 800411c:	40010000 	.word	0x40010000
 8004120:	40000400 	.word	0x40000400
 8004124:	40000800 	.word	0x40000800
 8004128:	40000c00 	.word	0x40000c00
 800412c:	40014000 	.word	0x40014000
 8004130:	40014400 	.word	0x40014400
 8004134:	40014800 	.word	0x40014800

08004138 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004138:	b480      	push	{r7}
 800413a:	b087      	sub	sp, #28
 800413c:	af00      	add	r7, sp, #0
 800413e:	60f8      	str	r0, [r7, #12]
 8004140:	60b9      	str	r1, [r7, #8]
 8004142:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	6a1b      	ldr	r3, [r3, #32]
 8004148:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	6a1b      	ldr	r3, [r3, #32]
 800414e:	f023 0201 	bic.w	r2, r3, #1
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	699b      	ldr	r3, [r3, #24]
 800415a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800415c:	693b      	ldr	r3, [r7, #16]
 800415e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004162:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	011b      	lsls	r3, r3, #4
 8004168:	693a      	ldr	r2, [r7, #16]
 800416a:	4313      	orrs	r3, r2
 800416c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800416e:	697b      	ldr	r3, [r7, #20]
 8004170:	f023 030a 	bic.w	r3, r3, #10
 8004174:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004176:	697a      	ldr	r2, [r7, #20]
 8004178:	68bb      	ldr	r3, [r7, #8]
 800417a:	4313      	orrs	r3, r2
 800417c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	693a      	ldr	r2, [r7, #16]
 8004182:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	697a      	ldr	r2, [r7, #20]
 8004188:	621a      	str	r2, [r3, #32]
}
 800418a:	bf00      	nop
 800418c:	371c      	adds	r7, #28
 800418e:	46bd      	mov	sp, r7
 8004190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004194:	4770      	bx	lr

08004196 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004196:	b480      	push	{r7}
 8004198:	b087      	sub	sp, #28
 800419a:	af00      	add	r7, sp, #0
 800419c:	60f8      	str	r0, [r7, #12]
 800419e:	60b9      	str	r1, [r7, #8]
 80041a0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	6a1b      	ldr	r3, [r3, #32]
 80041a6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	6a1b      	ldr	r3, [r3, #32]
 80041ac:	f023 0210 	bic.w	r2, r3, #16
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	699b      	ldr	r3, [r3, #24]
 80041b8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80041ba:	693b      	ldr	r3, [r7, #16]
 80041bc:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80041c0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	031b      	lsls	r3, r3, #12
 80041c6:	693a      	ldr	r2, [r7, #16]
 80041c8:	4313      	orrs	r3, r2
 80041ca:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80041cc:	697b      	ldr	r3, [r7, #20]
 80041ce:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80041d2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80041d4:	68bb      	ldr	r3, [r7, #8]
 80041d6:	011b      	lsls	r3, r3, #4
 80041d8:	697a      	ldr	r2, [r7, #20]
 80041da:	4313      	orrs	r3, r2
 80041dc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	693a      	ldr	r2, [r7, #16]
 80041e2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	697a      	ldr	r2, [r7, #20]
 80041e8:	621a      	str	r2, [r3, #32]
}
 80041ea:	bf00      	nop
 80041ec:	371c      	adds	r7, #28
 80041ee:	46bd      	mov	sp, r7
 80041f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f4:	4770      	bx	lr

080041f6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80041f6:	b480      	push	{r7}
 80041f8:	b085      	sub	sp, #20
 80041fa:	af00      	add	r7, sp, #0
 80041fc:	6078      	str	r0, [r7, #4]
 80041fe:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	689b      	ldr	r3, [r3, #8]
 8004204:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800420c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800420e:	683a      	ldr	r2, [r7, #0]
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	4313      	orrs	r3, r2
 8004214:	f043 0307 	orr.w	r3, r3, #7
 8004218:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	68fa      	ldr	r2, [r7, #12]
 800421e:	609a      	str	r2, [r3, #8]
}
 8004220:	bf00      	nop
 8004222:	3714      	adds	r7, #20
 8004224:	46bd      	mov	sp, r7
 8004226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800422a:	4770      	bx	lr

0800422c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800422c:	b480      	push	{r7}
 800422e:	b087      	sub	sp, #28
 8004230:	af00      	add	r7, sp, #0
 8004232:	60f8      	str	r0, [r7, #12]
 8004234:	60b9      	str	r1, [r7, #8]
 8004236:	607a      	str	r2, [r7, #4]
 8004238:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	689b      	ldr	r3, [r3, #8]
 800423e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004240:	697b      	ldr	r3, [r7, #20]
 8004242:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004246:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004248:	683b      	ldr	r3, [r7, #0]
 800424a:	021a      	lsls	r2, r3, #8
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	431a      	orrs	r2, r3
 8004250:	68bb      	ldr	r3, [r7, #8]
 8004252:	4313      	orrs	r3, r2
 8004254:	697a      	ldr	r2, [r7, #20]
 8004256:	4313      	orrs	r3, r2
 8004258:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	697a      	ldr	r2, [r7, #20]
 800425e:	609a      	str	r2, [r3, #8]
}
 8004260:	bf00      	nop
 8004262:	371c      	adds	r7, #28
 8004264:	46bd      	mov	sp, r7
 8004266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800426a:	4770      	bx	lr

0800426c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800426c:	b480      	push	{r7}
 800426e:	b085      	sub	sp, #20
 8004270:	af00      	add	r7, sp, #0
 8004272:	6078      	str	r0, [r7, #4]
 8004274:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800427c:	2b01      	cmp	r3, #1
 800427e:	d101      	bne.n	8004284 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004280:	2302      	movs	r3, #2
 8004282:	e050      	b.n	8004326 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	2201      	movs	r2, #1
 8004288:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	2202      	movs	r2, #2
 8004290:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	685b      	ldr	r3, [r3, #4]
 800429a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	689b      	ldr	r3, [r3, #8]
 80042a2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80042aa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80042ac:	683b      	ldr	r3, [r7, #0]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	68fa      	ldr	r2, [r7, #12]
 80042b2:	4313      	orrs	r3, r2
 80042b4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	68fa      	ldr	r2, [r7, #12]
 80042bc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	4a1c      	ldr	r2, [pc, #112]	@ (8004334 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80042c4:	4293      	cmp	r3, r2
 80042c6:	d018      	beq.n	80042fa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80042d0:	d013      	beq.n	80042fa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	4a18      	ldr	r2, [pc, #96]	@ (8004338 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80042d8:	4293      	cmp	r3, r2
 80042da:	d00e      	beq.n	80042fa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	4a16      	ldr	r2, [pc, #88]	@ (800433c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80042e2:	4293      	cmp	r3, r2
 80042e4:	d009      	beq.n	80042fa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	4a15      	ldr	r2, [pc, #84]	@ (8004340 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80042ec:	4293      	cmp	r3, r2
 80042ee:	d004      	beq.n	80042fa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	4a13      	ldr	r2, [pc, #76]	@ (8004344 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80042f6:	4293      	cmp	r3, r2
 80042f8:	d10c      	bne.n	8004314 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80042fa:	68bb      	ldr	r3, [r7, #8]
 80042fc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004300:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004302:	683b      	ldr	r3, [r7, #0]
 8004304:	685b      	ldr	r3, [r3, #4]
 8004306:	68ba      	ldr	r2, [r7, #8]
 8004308:	4313      	orrs	r3, r2
 800430a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	68ba      	ldr	r2, [r7, #8]
 8004312:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	2201      	movs	r2, #1
 8004318:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	2200      	movs	r2, #0
 8004320:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004324:	2300      	movs	r3, #0
}
 8004326:	4618      	mov	r0, r3
 8004328:	3714      	adds	r7, #20
 800432a:	46bd      	mov	sp, r7
 800432c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004330:	4770      	bx	lr
 8004332:	bf00      	nop
 8004334:	40010000 	.word	0x40010000
 8004338:	40000400 	.word	0x40000400
 800433c:	40000800 	.word	0x40000800
 8004340:	40000c00 	.word	0x40000c00
 8004344:	40014000 	.word	0x40014000

08004348 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004348:	b480      	push	{r7}
 800434a:	b083      	sub	sp, #12
 800434c:	af00      	add	r7, sp, #0
 800434e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004350:	bf00      	nop
 8004352:	370c      	adds	r7, #12
 8004354:	46bd      	mov	sp, r7
 8004356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800435a:	4770      	bx	lr

0800435c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800435c:	b480      	push	{r7}
 800435e:	b083      	sub	sp, #12
 8004360:	af00      	add	r7, sp, #0
 8004362:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004364:	bf00      	nop
 8004366:	370c      	adds	r7, #12
 8004368:	46bd      	mov	sp, r7
 800436a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800436e:	4770      	bx	lr

08004370 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004370:	b580      	push	{r7, lr}
 8004372:	b082      	sub	sp, #8
 8004374:	af00      	add	r7, sp, #0
 8004376:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	2b00      	cmp	r3, #0
 800437c:	d101      	bne.n	8004382 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800437e:	2301      	movs	r3, #1
 8004380:	e042      	b.n	8004408 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004388:	b2db      	uxtb	r3, r3
 800438a:	2b00      	cmp	r3, #0
 800438c:	d106      	bne.n	800439c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	2200      	movs	r2, #0
 8004392:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004396:	6878      	ldr	r0, [r7, #4]
 8004398:	f7fd f9ac 	bl	80016f4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	2224      	movs	r2, #36	@ 0x24
 80043a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	68da      	ldr	r2, [r3, #12]
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80043b2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80043b4:	6878      	ldr	r0, [r7, #4]
 80043b6:	f000 f82b 	bl	8004410 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	691a      	ldr	r2, [r3, #16]
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80043c8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	695a      	ldr	r2, [r3, #20]
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80043d8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	68da      	ldr	r2, [r3, #12]
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80043e8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	2200      	movs	r2, #0
 80043ee:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	2220      	movs	r2, #32
 80043f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	2220      	movs	r2, #32
 80043fc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	2200      	movs	r2, #0
 8004404:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004406:	2300      	movs	r3, #0
}
 8004408:	4618      	mov	r0, r3
 800440a:	3708      	adds	r7, #8
 800440c:	46bd      	mov	sp, r7
 800440e:	bd80      	pop	{r7, pc}

08004410 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004410:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004414:	b0c0      	sub	sp, #256	@ 0x100
 8004416:	af00      	add	r7, sp, #0
 8004418:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800441c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	691b      	ldr	r3, [r3, #16]
 8004424:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004428:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800442c:	68d9      	ldr	r1, [r3, #12]
 800442e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004432:	681a      	ldr	r2, [r3, #0]
 8004434:	ea40 0301 	orr.w	r3, r0, r1
 8004438:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800443a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800443e:	689a      	ldr	r2, [r3, #8]
 8004440:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004444:	691b      	ldr	r3, [r3, #16]
 8004446:	431a      	orrs	r2, r3
 8004448:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800444c:	695b      	ldr	r3, [r3, #20]
 800444e:	431a      	orrs	r2, r3
 8004450:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004454:	69db      	ldr	r3, [r3, #28]
 8004456:	4313      	orrs	r3, r2
 8004458:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800445c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	68db      	ldr	r3, [r3, #12]
 8004464:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8004468:	f021 010c 	bic.w	r1, r1, #12
 800446c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004470:	681a      	ldr	r2, [r3, #0]
 8004472:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8004476:	430b      	orrs	r3, r1
 8004478:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800447a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	695b      	ldr	r3, [r3, #20]
 8004482:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8004486:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800448a:	6999      	ldr	r1, [r3, #24]
 800448c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004490:	681a      	ldr	r2, [r3, #0]
 8004492:	ea40 0301 	orr.w	r3, r0, r1
 8004496:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004498:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800449c:	681a      	ldr	r2, [r3, #0]
 800449e:	4b8f      	ldr	r3, [pc, #572]	@ (80046dc <UART_SetConfig+0x2cc>)
 80044a0:	429a      	cmp	r2, r3
 80044a2:	d005      	beq.n	80044b0 <UART_SetConfig+0xa0>
 80044a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80044a8:	681a      	ldr	r2, [r3, #0]
 80044aa:	4b8d      	ldr	r3, [pc, #564]	@ (80046e0 <UART_SetConfig+0x2d0>)
 80044ac:	429a      	cmp	r2, r3
 80044ae:	d104      	bne.n	80044ba <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80044b0:	f7ff fa8a 	bl	80039c8 <HAL_RCC_GetPCLK2Freq>
 80044b4:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80044b8:	e003      	b.n	80044c2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80044ba:	f7ff fa71 	bl	80039a0 <HAL_RCC_GetPCLK1Freq>
 80044be:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80044c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80044c6:	69db      	ldr	r3, [r3, #28]
 80044c8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80044cc:	f040 810c 	bne.w	80046e8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80044d0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80044d4:	2200      	movs	r2, #0
 80044d6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80044da:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80044de:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80044e2:	4622      	mov	r2, r4
 80044e4:	462b      	mov	r3, r5
 80044e6:	1891      	adds	r1, r2, r2
 80044e8:	65b9      	str	r1, [r7, #88]	@ 0x58
 80044ea:	415b      	adcs	r3, r3
 80044ec:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80044ee:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80044f2:	4621      	mov	r1, r4
 80044f4:	eb12 0801 	adds.w	r8, r2, r1
 80044f8:	4629      	mov	r1, r5
 80044fa:	eb43 0901 	adc.w	r9, r3, r1
 80044fe:	f04f 0200 	mov.w	r2, #0
 8004502:	f04f 0300 	mov.w	r3, #0
 8004506:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800450a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800450e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004512:	4690      	mov	r8, r2
 8004514:	4699      	mov	r9, r3
 8004516:	4623      	mov	r3, r4
 8004518:	eb18 0303 	adds.w	r3, r8, r3
 800451c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004520:	462b      	mov	r3, r5
 8004522:	eb49 0303 	adc.w	r3, r9, r3
 8004526:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800452a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800452e:	685b      	ldr	r3, [r3, #4]
 8004530:	2200      	movs	r2, #0
 8004532:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004536:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800453a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800453e:	460b      	mov	r3, r1
 8004540:	18db      	adds	r3, r3, r3
 8004542:	653b      	str	r3, [r7, #80]	@ 0x50
 8004544:	4613      	mov	r3, r2
 8004546:	eb42 0303 	adc.w	r3, r2, r3
 800454a:	657b      	str	r3, [r7, #84]	@ 0x54
 800454c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004550:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8004554:	f7fc fba0 	bl	8000c98 <__aeabi_uldivmod>
 8004558:	4602      	mov	r2, r0
 800455a:	460b      	mov	r3, r1
 800455c:	4b61      	ldr	r3, [pc, #388]	@ (80046e4 <UART_SetConfig+0x2d4>)
 800455e:	fba3 2302 	umull	r2, r3, r3, r2
 8004562:	095b      	lsrs	r3, r3, #5
 8004564:	011c      	lsls	r4, r3, #4
 8004566:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800456a:	2200      	movs	r2, #0
 800456c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004570:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8004574:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8004578:	4642      	mov	r2, r8
 800457a:	464b      	mov	r3, r9
 800457c:	1891      	adds	r1, r2, r2
 800457e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8004580:	415b      	adcs	r3, r3
 8004582:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004584:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004588:	4641      	mov	r1, r8
 800458a:	eb12 0a01 	adds.w	sl, r2, r1
 800458e:	4649      	mov	r1, r9
 8004590:	eb43 0b01 	adc.w	fp, r3, r1
 8004594:	f04f 0200 	mov.w	r2, #0
 8004598:	f04f 0300 	mov.w	r3, #0
 800459c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80045a0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80045a4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80045a8:	4692      	mov	sl, r2
 80045aa:	469b      	mov	fp, r3
 80045ac:	4643      	mov	r3, r8
 80045ae:	eb1a 0303 	adds.w	r3, sl, r3
 80045b2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80045b6:	464b      	mov	r3, r9
 80045b8:	eb4b 0303 	adc.w	r3, fp, r3
 80045bc:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80045c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80045c4:	685b      	ldr	r3, [r3, #4]
 80045c6:	2200      	movs	r2, #0
 80045c8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80045cc:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80045d0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80045d4:	460b      	mov	r3, r1
 80045d6:	18db      	adds	r3, r3, r3
 80045d8:	643b      	str	r3, [r7, #64]	@ 0x40
 80045da:	4613      	mov	r3, r2
 80045dc:	eb42 0303 	adc.w	r3, r2, r3
 80045e0:	647b      	str	r3, [r7, #68]	@ 0x44
 80045e2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80045e6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80045ea:	f7fc fb55 	bl	8000c98 <__aeabi_uldivmod>
 80045ee:	4602      	mov	r2, r0
 80045f0:	460b      	mov	r3, r1
 80045f2:	4611      	mov	r1, r2
 80045f4:	4b3b      	ldr	r3, [pc, #236]	@ (80046e4 <UART_SetConfig+0x2d4>)
 80045f6:	fba3 2301 	umull	r2, r3, r3, r1
 80045fa:	095b      	lsrs	r3, r3, #5
 80045fc:	2264      	movs	r2, #100	@ 0x64
 80045fe:	fb02 f303 	mul.w	r3, r2, r3
 8004602:	1acb      	subs	r3, r1, r3
 8004604:	00db      	lsls	r3, r3, #3
 8004606:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800460a:	4b36      	ldr	r3, [pc, #216]	@ (80046e4 <UART_SetConfig+0x2d4>)
 800460c:	fba3 2302 	umull	r2, r3, r3, r2
 8004610:	095b      	lsrs	r3, r3, #5
 8004612:	005b      	lsls	r3, r3, #1
 8004614:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004618:	441c      	add	r4, r3
 800461a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800461e:	2200      	movs	r2, #0
 8004620:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004624:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8004628:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800462c:	4642      	mov	r2, r8
 800462e:	464b      	mov	r3, r9
 8004630:	1891      	adds	r1, r2, r2
 8004632:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004634:	415b      	adcs	r3, r3
 8004636:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004638:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800463c:	4641      	mov	r1, r8
 800463e:	1851      	adds	r1, r2, r1
 8004640:	6339      	str	r1, [r7, #48]	@ 0x30
 8004642:	4649      	mov	r1, r9
 8004644:	414b      	adcs	r3, r1
 8004646:	637b      	str	r3, [r7, #52]	@ 0x34
 8004648:	f04f 0200 	mov.w	r2, #0
 800464c:	f04f 0300 	mov.w	r3, #0
 8004650:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8004654:	4659      	mov	r1, fp
 8004656:	00cb      	lsls	r3, r1, #3
 8004658:	4651      	mov	r1, sl
 800465a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800465e:	4651      	mov	r1, sl
 8004660:	00ca      	lsls	r2, r1, #3
 8004662:	4610      	mov	r0, r2
 8004664:	4619      	mov	r1, r3
 8004666:	4603      	mov	r3, r0
 8004668:	4642      	mov	r2, r8
 800466a:	189b      	adds	r3, r3, r2
 800466c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004670:	464b      	mov	r3, r9
 8004672:	460a      	mov	r2, r1
 8004674:	eb42 0303 	adc.w	r3, r2, r3
 8004678:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800467c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004680:	685b      	ldr	r3, [r3, #4]
 8004682:	2200      	movs	r2, #0
 8004684:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004688:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800468c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004690:	460b      	mov	r3, r1
 8004692:	18db      	adds	r3, r3, r3
 8004694:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004696:	4613      	mov	r3, r2
 8004698:	eb42 0303 	adc.w	r3, r2, r3
 800469c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800469e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80046a2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80046a6:	f7fc faf7 	bl	8000c98 <__aeabi_uldivmod>
 80046aa:	4602      	mov	r2, r0
 80046ac:	460b      	mov	r3, r1
 80046ae:	4b0d      	ldr	r3, [pc, #52]	@ (80046e4 <UART_SetConfig+0x2d4>)
 80046b0:	fba3 1302 	umull	r1, r3, r3, r2
 80046b4:	095b      	lsrs	r3, r3, #5
 80046b6:	2164      	movs	r1, #100	@ 0x64
 80046b8:	fb01 f303 	mul.w	r3, r1, r3
 80046bc:	1ad3      	subs	r3, r2, r3
 80046be:	00db      	lsls	r3, r3, #3
 80046c0:	3332      	adds	r3, #50	@ 0x32
 80046c2:	4a08      	ldr	r2, [pc, #32]	@ (80046e4 <UART_SetConfig+0x2d4>)
 80046c4:	fba2 2303 	umull	r2, r3, r2, r3
 80046c8:	095b      	lsrs	r3, r3, #5
 80046ca:	f003 0207 	and.w	r2, r3, #7
 80046ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	4422      	add	r2, r4
 80046d6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80046d8:	e106      	b.n	80048e8 <UART_SetConfig+0x4d8>
 80046da:	bf00      	nop
 80046dc:	40011000 	.word	0x40011000
 80046e0:	40011400 	.word	0x40011400
 80046e4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80046e8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80046ec:	2200      	movs	r2, #0
 80046ee:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80046f2:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80046f6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80046fa:	4642      	mov	r2, r8
 80046fc:	464b      	mov	r3, r9
 80046fe:	1891      	adds	r1, r2, r2
 8004700:	6239      	str	r1, [r7, #32]
 8004702:	415b      	adcs	r3, r3
 8004704:	627b      	str	r3, [r7, #36]	@ 0x24
 8004706:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800470a:	4641      	mov	r1, r8
 800470c:	1854      	adds	r4, r2, r1
 800470e:	4649      	mov	r1, r9
 8004710:	eb43 0501 	adc.w	r5, r3, r1
 8004714:	f04f 0200 	mov.w	r2, #0
 8004718:	f04f 0300 	mov.w	r3, #0
 800471c:	00eb      	lsls	r3, r5, #3
 800471e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004722:	00e2      	lsls	r2, r4, #3
 8004724:	4614      	mov	r4, r2
 8004726:	461d      	mov	r5, r3
 8004728:	4643      	mov	r3, r8
 800472a:	18e3      	adds	r3, r4, r3
 800472c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004730:	464b      	mov	r3, r9
 8004732:	eb45 0303 	adc.w	r3, r5, r3
 8004736:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800473a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800473e:	685b      	ldr	r3, [r3, #4]
 8004740:	2200      	movs	r2, #0
 8004742:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004746:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800474a:	f04f 0200 	mov.w	r2, #0
 800474e:	f04f 0300 	mov.w	r3, #0
 8004752:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004756:	4629      	mov	r1, r5
 8004758:	008b      	lsls	r3, r1, #2
 800475a:	4621      	mov	r1, r4
 800475c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004760:	4621      	mov	r1, r4
 8004762:	008a      	lsls	r2, r1, #2
 8004764:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8004768:	f7fc fa96 	bl	8000c98 <__aeabi_uldivmod>
 800476c:	4602      	mov	r2, r0
 800476e:	460b      	mov	r3, r1
 8004770:	4b60      	ldr	r3, [pc, #384]	@ (80048f4 <UART_SetConfig+0x4e4>)
 8004772:	fba3 2302 	umull	r2, r3, r3, r2
 8004776:	095b      	lsrs	r3, r3, #5
 8004778:	011c      	lsls	r4, r3, #4
 800477a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800477e:	2200      	movs	r2, #0
 8004780:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004784:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004788:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800478c:	4642      	mov	r2, r8
 800478e:	464b      	mov	r3, r9
 8004790:	1891      	adds	r1, r2, r2
 8004792:	61b9      	str	r1, [r7, #24]
 8004794:	415b      	adcs	r3, r3
 8004796:	61fb      	str	r3, [r7, #28]
 8004798:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800479c:	4641      	mov	r1, r8
 800479e:	1851      	adds	r1, r2, r1
 80047a0:	6139      	str	r1, [r7, #16]
 80047a2:	4649      	mov	r1, r9
 80047a4:	414b      	adcs	r3, r1
 80047a6:	617b      	str	r3, [r7, #20]
 80047a8:	f04f 0200 	mov.w	r2, #0
 80047ac:	f04f 0300 	mov.w	r3, #0
 80047b0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80047b4:	4659      	mov	r1, fp
 80047b6:	00cb      	lsls	r3, r1, #3
 80047b8:	4651      	mov	r1, sl
 80047ba:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80047be:	4651      	mov	r1, sl
 80047c0:	00ca      	lsls	r2, r1, #3
 80047c2:	4610      	mov	r0, r2
 80047c4:	4619      	mov	r1, r3
 80047c6:	4603      	mov	r3, r0
 80047c8:	4642      	mov	r2, r8
 80047ca:	189b      	adds	r3, r3, r2
 80047cc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80047d0:	464b      	mov	r3, r9
 80047d2:	460a      	mov	r2, r1
 80047d4:	eb42 0303 	adc.w	r3, r2, r3
 80047d8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80047dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80047e0:	685b      	ldr	r3, [r3, #4]
 80047e2:	2200      	movs	r2, #0
 80047e4:	67bb      	str	r3, [r7, #120]	@ 0x78
 80047e6:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80047e8:	f04f 0200 	mov.w	r2, #0
 80047ec:	f04f 0300 	mov.w	r3, #0
 80047f0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80047f4:	4649      	mov	r1, r9
 80047f6:	008b      	lsls	r3, r1, #2
 80047f8:	4641      	mov	r1, r8
 80047fa:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80047fe:	4641      	mov	r1, r8
 8004800:	008a      	lsls	r2, r1, #2
 8004802:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8004806:	f7fc fa47 	bl	8000c98 <__aeabi_uldivmod>
 800480a:	4602      	mov	r2, r0
 800480c:	460b      	mov	r3, r1
 800480e:	4611      	mov	r1, r2
 8004810:	4b38      	ldr	r3, [pc, #224]	@ (80048f4 <UART_SetConfig+0x4e4>)
 8004812:	fba3 2301 	umull	r2, r3, r3, r1
 8004816:	095b      	lsrs	r3, r3, #5
 8004818:	2264      	movs	r2, #100	@ 0x64
 800481a:	fb02 f303 	mul.w	r3, r2, r3
 800481e:	1acb      	subs	r3, r1, r3
 8004820:	011b      	lsls	r3, r3, #4
 8004822:	3332      	adds	r3, #50	@ 0x32
 8004824:	4a33      	ldr	r2, [pc, #204]	@ (80048f4 <UART_SetConfig+0x4e4>)
 8004826:	fba2 2303 	umull	r2, r3, r2, r3
 800482a:	095b      	lsrs	r3, r3, #5
 800482c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004830:	441c      	add	r4, r3
 8004832:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004836:	2200      	movs	r2, #0
 8004838:	673b      	str	r3, [r7, #112]	@ 0x70
 800483a:	677a      	str	r2, [r7, #116]	@ 0x74
 800483c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8004840:	4642      	mov	r2, r8
 8004842:	464b      	mov	r3, r9
 8004844:	1891      	adds	r1, r2, r2
 8004846:	60b9      	str	r1, [r7, #8]
 8004848:	415b      	adcs	r3, r3
 800484a:	60fb      	str	r3, [r7, #12]
 800484c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004850:	4641      	mov	r1, r8
 8004852:	1851      	adds	r1, r2, r1
 8004854:	6039      	str	r1, [r7, #0]
 8004856:	4649      	mov	r1, r9
 8004858:	414b      	adcs	r3, r1
 800485a:	607b      	str	r3, [r7, #4]
 800485c:	f04f 0200 	mov.w	r2, #0
 8004860:	f04f 0300 	mov.w	r3, #0
 8004864:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004868:	4659      	mov	r1, fp
 800486a:	00cb      	lsls	r3, r1, #3
 800486c:	4651      	mov	r1, sl
 800486e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004872:	4651      	mov	r1, sl
 8004874:	00ca      	lsls	r2, r1, #3
 8004876:	4610      	mov	r0, r2
 8004878:	4619      	mov	r1, r3
 800487a:	4603      	mov	r3, r0
 800487c:	4642      	mov	r2, r8
 800487e:	189b      	adds	r3, r3, r2
 8004880:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004882:	464b      	mov	r3, r9
 8004884:	460a      	mov	r2, r1
 8004886:	eb42 0303 	adc.w	r3, r2, r3
 800488a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800488c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004890:	685b      	ldr	r3, [r3, #4]
 8004892:	2200      	movs	r2, #0
 8004894:	663b      	str	r3, [r7, #96]	@ 0x60
 8004896:	667a      	str	r2, [r7, #100]	@ 0x64
 8004898:	f04f 0200 	mov.w	r2, #0
 800489c:	f04f 0300 	mov.w	r3, #0
 80048a0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80048a4:	4649      	mov	r1, r9
 80048a6:	008b      	lsls	r3, r1, #2
 80048a8:	4641      	mov	r1, r8
 80048aa:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80048ae:	4641      	mov	r1, r8
 80048b0:	008a      	lsls	r2, r1, #2
 80048b2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80048b6:	f7fc f9ef 	bl	8000c98 <__aeabi_uldivmod>
 80048ba:	4602      	mov	r2, r0
 80048bc:	460b      	mov	r3, r1
 80048be:	4b0d      	ldr	r3, [pc, #52]	@ (80048f4 <UART_SetConfig+0x4e4>)
 80048c0:	fba3 1302 	umull	r1, r3, r3, r2
 80048c4:	095b      	lsrs	r3, r3, #5
 80048c6:	2164      	movs	r1, #100	@ 0x64
 80048c8:	fb01 f303 	mul.w	r3, r1, r3
 80048cc:	1ad3      	subs	r3, r2, r3
 80048ce:	011b      	lsls	r3, r3, #4
 80048d0:	3332      	adds	r3, #50	@ 0x32
 80048d2:	4a08      	ldr	r2, [pc, #32]	@ (80048f4 <UART_SetConfig+0x4e4>)
 80048d4:	fba2 2303 	umull	r2, r3, r2, r3
 80048d8:	095b      	lsrs	r3, r3, #5
 80048da:	f003 020f 	and.w	r2, r3, #15
 80048de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	4422      	add	r2, r4
 80048e6:	609a      	str	r2, [r3, #8]
}
 80048e8:	bf00      	nop
 80048ea:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80048ee:	46bd      	mov	sp, r7
 80048f0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80048f4:	51eb851f 	.word	0x51eb851f

080048f8 <__NVIC_SetPriority>:
{
 80048f8:	b480      	push	{r7}
 80048fa:	b083      	sub	sp, #12
 80048fc:	af00      	add	r7, sp, #0
 80048fe:	4603      	mov	r3, r0
 8004900:	6039      	str	r1, [r7, #0]
 8004902:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004904:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004908:	2b00      	cmp	r3, #0
 800490a:	db0a      	blt.n	8004922 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800490c:	683b      	ldr	r3, [r7, #0]
 800490e:	b2da      	uxtb	r2, r3
 8004910:	490c      	ldr	r1, [pc, #48]	@ (8004944 <__NVIC_SetPriority+0x4c>)
 8004912:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004916:	0112      	lsls	r2, r2, #4
 8004918:	b2d2      	uxtb	r2, r2
 800491a:	440b      	add	r3, r1
 800491c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8004920:	e00a      	b.n	8004938 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004922:	683b      	ldr	r3, [r7, #0]
 8004924:	b2da      	uxtb	r2, r3
 8004926:	4908      	ldr	r1, [pc, #32]	@ (8004948 <__NVIC_SetPriority+0x50>)
 8004928:	79fb      	ldrb	r3, [r7, #7]
 800492a:	f003 030f 	and.w	r3, r3, #15
 800492e:	3b04      	subs	r3, #4
 8004930:	0112      	lsls	r2, r2, #4
 8004932:	b2d2      	uxtb	r2, r2
 8004934:	440b      	add	r3, r1
 8004936:	761a      	strb	r2, [r3, #24]
}
 8004938:	bf00      	nop
 800493a:	370c      	adds	r7, #12
 800493c:	46bd      	mov	sp, r7
 800493e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004942:	4770      	bx	lr
 8004944:	e000e100 	.word	0xe000e100
 8004948:	e000ed00 	.word	0xe000ed00

0800494c <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800494c:	b580      	push	{r7, lr}
 800494e:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8004950:	4b05      	ldr	r3, [pc, #20]	@ (8004968 <SysTick_Handler+0x1c>)
 8004952:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8004954:	f001 fd46 	bl	80063e4 <xTaskGetSchedulerState>
 8004958:	4603      	mov	r3, r0
 800495a:	2b01      	cmp	r3, #1
 800495c:	d001      	beq.n	8004962 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800495e:	f002 fb3b 	bl	8006fd8 <xPortSysTickHandler>
  }
}
 8004962:	bf00      	nop
 8004964:	bd80      	pop	{r7, pc}
 8004966:	bf00      	nop
 8004968:	e000e010 	.word	0xe000e010

0800496c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800496c:	b580      	push	{r7, lr}
 800496e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8004970:	2100      	movs	r1, #0
 8004972:	f06f 0004 	mvn.w	r0, #4
 8004976:	f7ff ffbf 	bl	80048f8 <__NVIC_SetPriority>
#endif
}
 800497a:	bf00      	nop
 800497c:	bd80      	pop	{r7, pc}
	...

08004980 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8004980:	b480      	push	{r7}
 8004982:	b083      	sub	sp, #12
 8004984:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004986:	f3ef 8305 	mrs	r3, IPSR
 800498a:	603b      	str	r3, [r7, #0]
  return(result);
 800498c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800498e:	2b00      	cmp	r3, #0
 8004990:	d003      	beq.n	800499a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8004992:	f06f 0305 	mvn.w	r3, #5
 8004996:	607b      	str	r3, [r7, #4]
 8004998:	e00c      	b.n	80049b4 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800499a:	4b0a      	ldr	r3, [pc, #40]	@ (80049c4 <osKernelInitialize+0x44>)
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d105      	bne.n	80049ae <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80049a2:	4b08      	ldr	r3, [pc, #32]	@ (80049c4 <osKernelInitialize+0x44>)
 80049a4:	2201      	movs	r2, #1
 80049a6:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80049a8:	2300      	movs	r3, #0
 80049aa:	607b      	str	r3, [r7, #4]
 80049ac:	e002      	b.n	80049b4 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80049ae:	f04f 33ff 	mov.w	r3, #4294967295
 80049b2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80049b4:	687b      	ldr	r3, [r7, #4]
}
 80049b6:	4618      	mov	r0, r3
 80049b8:	370c      	adds	r7, #12
 80049ba:	46bd      	mov	sp, r7
 80049bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c0:	4770      	bx	lr
 80049c2:	bf00      	nop
 80049c4:	2000033c 	.word	0x2000033c

080049c8 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80049c8:	b580      	push	{r7, lr}
 80049ca:	b082      	sub	sp, #8
 80049cc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80049ce:	f3ef 8305 	mrs	r3, IPSR
 80049d2:	603b      	str	r3, [r7, #0]
  return(result);
 80049d4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d003      	beq.n	80049e2 <osKernelStart+0x1a>
    stat = osErrorISR;
 80049da:	f06f 0305 	mvn.w	r3, #5
 80049de:	607b      	str	r3, [r7, #4]
 80049e0:	e010      	b.n	8004a04 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80049e2:	4b0b      	ldr	r3, [pc, #44]	@ (8004a10 <osKernelStart+0x48>)
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	2b01      	cmp	r3, #1
 80049e8:	d109      	bne.n	80049fe <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80049ea:	f7ff ffbf 	bl	800496c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80049ee:	4b08      	ldr	r3, [pc, #32]	@ (8004a10 <osKernelStart+0x48>)
 80049f0:	2202      	movs	r2, #2
 80049f2:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80049f4:	f001 f892 	bl	8005b1c <vTaskStartScheduler>
      stat = osOK;
 80049f8:	2300      	movs	r3, #0
 80049fa:	607b      	str	r3, [r7, #4]
 80049fc:	e002      	b.n	8004a04 <osKernelStart+0x3c>
    } else {
      stat = osError;
 80049fe:	f04f 33ff 	mov.w	r3, #4294967295
 8004a02:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004a04:	687b      	ldr	r3, [r7, #4]
}
 8004a06:	4618      	mov	r0, r3
 8004a08:	3708      	adds	r7, #8
 8004a0a:	46bd      	mov	sp, r7
 8004a0c:	bd80      	pop	{r7, pc}
 8004a0e:	bf00      	nop
 8004a10:	2000033c 	.word	0x2000033c

08004a14 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8004a14:	b580      	push	{r7, lr}
 8004a16:	b08e      	sub	sp, #56	@ 0x38
 8004a18:	af04      	add	r7, sp, #16
 8004a1a:	60f8      	str	r0, [r7, #12]
 8004a1c:	60b9      	str	r1, [r7, #8]
 8004a1e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8004a20:	2300      	movs	r3, #0
 8004a22:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004a24:	f3ef 8305 	mrs	r3, IPSR
 8004a28:	617b      	str	r3, [r7, #20]
  return(result);
 8004a2a:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d17e      	bne.n	8004b2e <osThreadNew+0x11a>
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d07b      	beq.n	8004b2e <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8004a36:	2380      	movs	r3, #128	@ 0x80
 8004a38:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8004a3a:	2318      	movs	r3, #24
 8004a3c:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8004a3e:	2300      	movs	r3, #0
 8004a40:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8004a42:	f04f 33ff 	mov.w	r3, #4294967295
 8004a46:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d045      	beq.n	8004ada <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d002      	beq.n	8004a5c <osThreadNew+0x48>
        name = attr->name;
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	699b      	ldr	r3, [r3, #24]
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d002      	beq.n	8004a6a <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	699b      	ldr	r3, [r3, #24]
 8004a68:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8004a6a:	69fb      	ldr	r3, [r7, #28]
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d008      	beq.n	8004a82 <osThreadNew+0x6e>
 8004a70:	69fb      	ldr	r3, [r7, #28]
 8004a72:	2b38      	cmp	r3, #56	@ 0x38
 8004a74:	d805      	bhi.n	8004a82 <osThreadNew+0x6e>
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	685b      	ldr	r3, [r3, #4]
 8004a7a:	f003 0301 	and.w	r3, r3, #1
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d001      	beq.n	8004a86 <osThreadNew+0x72>
        return (NULL);
 8004a82:	2300      	movs	r3, #0
 8004a84:	e054      	b.n	8004b30 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	695b      	ldr	r3, [r3, #20]
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d003      	beq.n	8004a96 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	695b      	ldr	r3, [r3, #20]
 8004a92:	089b      	lsrs	r3, r3, #2
 8004a94:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	689b      	ldr	r3, [r3, #8]
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d00e      	beq.n	8004abc <osThreadNew+0xa8>
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	68db      	ldr	r3, [r3, #12]
 8004aa2:	2ba7      	cmp	r3, #167	@ 0xa7
 8004aa4:	d90a      	bls.n	8004abc <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d006      	beq.n	8004abc <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	695b      	ldr	r3, [r3, #20]
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d002      	beq.n	8004abc <osThreadNew+0xa8>
        mem = 1;
 8004ab6:	2301      	movs	r3, #1
 8004ab8:	61bb      	str	r3, [r7, #24]
 8004aba:	e010      	b.n	8004ade <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	689b      	ldr	r3, [r3, #8]
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d10c      	bne.n	8004ade <osThreadNew+0xca>
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	68db      	ldr	r3, [r3, #12]
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d108      	bne.n	8004ade <osThreadNew+0xca>
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	691b      	ldr	r3, [r3, #16]
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d104      	bne.n	8004ade <osThreadNew+0xca>
          mem = 0;
 8004ad4:	2300      	movs	r3, #0
 8004ad6:	61bb      	str	r3, [r7, #24]
 8004ad8:	e001      	b.n	8004ade <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8004ada:	2300      	movs	r3, #0
 8004adc:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8004ade:	69bb      	ldr	r3, [r7, #24]
 8004ae0:	2b01      	cmp	r3, #1
 8004ae2:	d110      	bne.n	8004b06 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8004ae8:	687a      	ldr	r2, [r7, #4]
 8004aea:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004aec:	9202      	str	r2, [sp, #8]
 8004aee:	9301      	str	r3, [sp, #4]
 8004af0:	69fb      	ldr	r3, [r7, #28]
 8004af2:	9300      	str	r3, [sp, #0]
 8004af4:	68bb      	ldr	r3, [r7, #8]
 8004af6:	6a3a      	ldr	r2, [r7, #32]
 8004af8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004afa:	68f8      	ldr	r0, [r7, #12]
 8004afc:	f000 fe1a 	bl	8005734 <xTaskCreateStatic>
 8004b00:	4603      	mov	r3, r0
 8004b02:	613b      	str	r3, [r7, #16]
 8004b04:	e013      	b.n	8004b2e <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8004b06:	69bb      	ldr	r3, [r7, #24]
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d110      	bne.n	8004b2e <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8004b0c:	6a3b      	ldr	r3, [r7, #32]
 8004b0e:	b29a      	uxth	r2, r3
 8004b10:	f107 0310 	add.w	r3, r7, #16
 8004b14:	9301      	str	r3, [sp, #4]
 8004b16:	69fb      	ldr	r3, [r7, #28]
 8004b18:	9300      	str	r3, [sp, #0]
 8004b1a:	68bb      	ldr	r3, [r7, #8]
 8004b1c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004b1e:	68f8      	ldr	r0, [r7, #12]
 8004b20:	f000 fe68 	bl	80057f4 <xTaskCreate>
 8004b24:	4603      	mov	r3, r0
 8004b26:	2b01      	cmp	r3, #1
 8004b28:	d001      	beq.n	8004b2e <osThreadNew+0x11a>
            hTask = NULL;
 8004b2a:	2300      	movs	r3, #0
 8004b2c:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8004b2e:	693b      	ldr	r3, [r7, #16]
}
 8004b30:	4618      	mov	r0, r3
 8004b32:	3728      	adds	r7, #40	@ 0x28
 8004b34:	46bd      	mov	sp, r7
 8004b36:	bd80      	pop	{r7, pc}

08004b38 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8004b38:	b580      	push	{r7, lr}
 8004b3a:	b084      	sub	sp, #16
 8004b3c:	af00      	add	r7, sp, #0
 8004b3e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004b40:	f3ef 8305 	mrs	r3, IPSR
 8004b44:	60bb      	str	r3, [r7, #8]
  return(result);
 8004b46:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d003      	beq.n	8004b54 <osDelay+0x1c>
    stat = osErrorISR;
 8004b4c:	f06f 0305 	mvn.w	r3, #5
 8004b50:	60fb      	str	r3, [r7, #12]
 8004b52:	e007      	b.n	8004b64 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8004b54:	2300      	movs	r3, #0
 8004b56:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d002      	beq.n	8004b64 <osDelay+0x2c>
      vTaskDelay(ticks);
 8004b5e:	6878      	ldr	r0, [r7, #4]
 8004b60:	f000 ffa6 	bl	8005ab0 <vTaskDelay>
    }
  }

  return (stat);
 8004b64:	68fb      	ldr	r3, [r7, #12]
}
 8004b66:	4618      	mov	r0, r3
 8004b68:	3710      	adds	r7, #16
 8004b6a:	46bd      	mov	sp, r7
 8004b6c:	bd80      	pop	{r7, pc}
	...

08004b70 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8004b70:	b480      	push	{r7}
 8004b72:	b085      	sub	sp, #20
 8004b74:	af00      	add	r7, sp, #0
 8004b76:	60f8      	str	r0, [r7, #12]
 8004b78:	60b9      	str	r1, [r7, #8]
 8004b7a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	4a07      	ldr	r2, [pc, #28]	@ (8004b9c <vApplicationGetIdleTaskMemory+0x2c>)
 8004b80:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8004b82:	68bb      	ldr	r3, [r7, #8]
 8004b84:	4a06      	ldr	r2, [pc, #24]	@ (8004ba0 <vApplicationGetIdleTaskMemory+0x30>)
 8004b86:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	2280      	movs	r2, #128	@ 0x80
 8004b8c:	601a      	str	r2, [r3, #0]
}
 8004b8e:	bf00      	nop
 8004b90:	3714      	adds	r7, #20
 8004b92:	46bd      	mov	sp, r7
 8004b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b98:	4770      	bx	lr
 8004b9a:	bf00      	nop
 8004b9c:	20000340 	.word	0x20000340
 8004ba0:	200003e8 	.word	0x200003e8

08004ba4 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8004ba4:	b480      	push	{r7}
 8004ba6:	b085      	sub	sp, #20
 8004ba8:	af00      	add	r7, sp, #0
 8004baa:	60f8      	str	r0, [r7, #12]
 8004bac:	60b9      	str	r1, [r7, #8]
 8004bae:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	4a07      	ldr	r2, [pc, #28]	@ (8004bd0 <vApplicationGetTimerTaskMemory+0x2c>)
 8004bb4:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8004bb6:	68bb      	ldr	r3, [r7, #8]
 8004bb8:	4a06      	ldr	r2, [pc, #24]	@ (8004bd4 <vApplicationGetTimerTaskMemory+0x30>)
 8004bba:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004bc2:	601a      	str	r2, [r3, #0]
}
 8004bc4:	bf00      	nop
 8004bc6:	3714      	adds	r7, #20
 8004bc8:	46bd      	mov	sp, r7
 8004bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bce:	4770      	bx	lr
 8004bd0:	200005e8 	.word	0x200005e8
 8004bd4:	20000690 	.word	0x20000690

08004bd8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004bd8:	b480      	push	{r7}
 8004bda:	b083      	sub	sp, #12
 8004bdc:	af00      	add	r7, sp, #0
 8004bde:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	f103 0208 	add.w	r2, r3, #8
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	f04f 32ff 	mov.w	r2, #4294967295
 8004bf0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	f103 0208 	add.w	r2, r3, #8
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	f103 0208 	add.w	r2, r3, #8
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	2200      	movs	r2, #0
 8004c0a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004c0c:	bf00      	nop
 8004c0e:	370c      	adds	r7, #12
 8004c10:	46bd      	mov	sp, r7
 8004c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c16:	4770      	bx	lr

08004c18 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004c18:	b480      	push	{r7}
 8004c1a:	b083      	sub	sp, #12
 8004c1c:	af00      	add	r7, sp, #0
 8004c1e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	2200      	movs	r2, #0
 8004c24:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004c26:	bf00      	nop
 8004c28:	370c      	adds	r7, #12
 8004c2a:	46bd      	mov	sp, r7
 8004c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c30:	4770      	bx	lr

08004c32 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004c32:	b480      	push	{r7}
 8004c34:	b085      	sub	sp, #20
 8004c36:	af00      	add	r7, sp, #0
 8004c38:	6078      	str	r0, [r7, #4]
 8004c3a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	685b      	ldr	r3, [r3, #4]
 8004c40:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004c42:	683b      	ldr	r3, [r7, #0]
 8004c44:	68fa      	ldr	r2, [r7, #12]
 8004c46:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	689a      	ldr	r2, [r3, #8]
 8004c4c:	683b      	ldr	r3, [r7, #0]
 8004c4e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	689b      	ldr	r3, [r3, #8]
 8004c54:	683a      	ldr	r2, [r7, #0]
 8004c56:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	683a      	ldr	r2, [r7, #0]
 8004c5c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8004c5e:	683b      	ldr	r3, [r7, #0]
 8004c60:	687a      	ldr	r2, [r7, #4]
 8004c62:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	1c5a      	adds	r2, r3, #1
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	601a      	str	r2, [r3, #0]
}
 8004c6e:	bf00      	nop
 8004c70:	3714      	adds	r7, #20
 8004c72:	46bd      	mov	sp, r7
 8004c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c78:	4770      	bx	lr

08004c7a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004c7a:	b480      	push	{r7}
 8004c7c:	b085      	sub	sp, #20
 8004c7e:	af00      	add	r7, sp, #0
 8004c80:	6078      	str	r0, [r7, #4]
 8004c82:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004c84:	683b      	ldr	r3, [r7, #0]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004c8a:	68bb      	ldr	r3, [r7, #8]
 8004c8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c90:	d103      	bne.n	8004c9a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	691b      	ldr	r3, [r3, #16]
 8004c96:	60fb      	str	r3, [r7, #12]
 8004c98:	e00c      	b.n	8004cb4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	3308      	adds	r3, #8
 8004c9e:	60fb      	str	r3, [r7, #12]
 8004ca0:	e002      	b.n	8004ca8 <vListInsert+0x2e>
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	685b      	ldr	r3, [r3, #4]
 8004ca6:	60fb      	str	r3, [r7, #12]
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	685b      	ldr	r3, [r3, #4]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	68ba      	ldr	r2, [r7, #8]
 8004cb0:	429a      	cmp	r2, r3
 8004cb2:	d2f6      	bcs.n	8004ca2 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	685a      	ldr	r2, [r3, #4]
 8004cb8:	683b      	ldr	r3, [r7, #0]
 8004cba:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004cbc:	683b      	ldr	r3, [r7, #0]
 8004cbe:	685b      	ldr	r3, [r3, #4]
 8004cc0:	683a      	ldr	r2, [r7, #0]
 8004cc2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004cc4:	683b      	ldr	r3, [r7, #0]
 8004cc6:	68fa      	ldr	r2, [r7, #12]
 8004cc8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	683a      	ldr	r2, [r7, #0]
 8004cce:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004cd0:	683b      	ldr	r3, [r7, #0]
 8004cd2:	687a      	ldr	r2, [r7, #4]
 8004cd4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	1c5a      	adds	r2, r3, #1
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	601a      	str	r2, [r3, #0]
}
 8004ce0:	bf00      	nop
 8004ce2:	3714      	adds	r7, #20
 8004ce4:	46bd      	mov	sp, r7
 8004ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cea:	4770      	bx	lr

08004cec <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004cec:	b480      	push	{r7}
 8004cee:	b085      	sub	sp, #20
 8004cf0:	af00      	add	r7, sp, #0
 8004cf2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	691b      	ldr	r3, [r3, #16]
 8004cf8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	685b      	ldr	r3, [r3, #4]
 8004cfe:	687a      	ldr	r2, [r7, #4]
 8004d00:	6892      	ldr	r2, [r2, #8]
 8004d02:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	689b      	ldr	r3, [r3, #8]
 8004d08:	687a      	ldr	r2, [r7, #4]
 8004d0a:	6852      	ldr	r2, [r2, #4]
 8004d0c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	685b      	ldr	r3, [r3, #4]
 8004d12:	687a      	ldr	r2, [r7, #4]
 8004d14:	429a      	cmp	r2, r3
 8004d16:	d103      	bne.n	8004d20 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	689a      	ldr	r2, [r3, #8]
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	2200      	movs	r2, #0
 8004d24:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	1e5a      	subs	r2, r3, #1
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	681b      	ldr	r3, [r3, #0]
}
 8004d34:	4618      	mov	r0, r3
 8004d36:	3714      	adds	r7, #20
 8004d38:	46bd      	mov	sp, r7
 8004d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d3e:	4770      	bx	lr

08004d40 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004d40:	b580      	push	{r7, lr}
 8004d42:	b084      	sub	sp, #16
 8004d44:	af00      	add	r7, sp, #0
 8004d46:	6078      	str	r0, [r7, #4]
 8004d48:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d10b      	bne.n	8004d6c <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004d54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d58:	f383 8811 	msr	BASEPRI, r3
 8004d5c:	f3bf 8f6f 	isb	sy
 8004d60:	f3bf 8f4f 	dsb	sy
 8004d64:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8004d66:	bf00      	nop
 8004d68:	bf00      	nop
 8004d6a:	e7fd      	b.n	8004d68 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8004d6c:	f002 f8a4 	bl	8006eb8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	681a      	ldr	r2, [r3, #0]
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d78:	68f9      	ldr	r1, [r7, #12]
 8004d7a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004d7c:	fb01 f303 	mul.w	r3, r1, r3
 8004d80:	441a      	add	r2, r3
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	2200      	movs	r2, #0
 8004d8a:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	681a      	ldr	r2, [r3, #0]
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	681a      	ldr	r2, [r3, #0]
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d9c:	3b01      	subs	r3, #1
 8004d9e:	68f9      	ldr	r1, [r7, #12]
 8004da0:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004da2:	fb01 f303 	mul.w	r3, r1, r3
 8004da6:	441a      	add	r2, r3
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	22ff      	movs	r2, #255	@ 0xff
 8004db0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	22ff      	movs	r2, #255	@ 0xff
 8004db8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8004dbc:	683b      	ldr	r3, [r7, #0]
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d114      	bne.n	8004dec <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	691b      	ldr	r3, [r3, #16]
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d01a      	beq.n	8004e00 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	3310      	adds	r3, #16
 8004dce:	4618      	mov	r0, r3
 8004dd0:	f001 f942 	bl	8006058 <xTaskRemoveFromEventList>
 8004dd4:	4603      	mov	r3, r0
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d012      	beq.n	8004e00 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004dda:	4b0d      	ldr	r3, [pc, #52]	@ (8004e10 <xQueueGenericReset+0xd0>)
 8004ddc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004de0:	601a      	str	r2, [r3, #0]
 8004de2:	f3bf 8f4f 	dsb	sy
 8004de6:	f3bf 8f6f 	isb	sy
 8004dea:	e009      	b.n	8004e00 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	3310      	adds	r3, #16
 8004df0:	4618      	mov	r0, r3
 8004df2:	f7ff fef1 	bl	8004bd8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	3324      	adds	r3, #36	@ 0x24
 8004dfa:	4618      	mov	r0, r3
 8004dfc:	f7ff feec 	bl	8004bd8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004e00:	f002 f88c 	bl	8006f1c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004e04:	2301      	movs	r3, #1
}
 8004e06:	4618      	mov	r0, r3
 8004e08:	3710      	adds	r7, #16
 8004e0a:	46bd      	mov	sp, r7
 8004e0c:	bd80      	pop	{r7, pc}
 8004e0e:	bf00      	nop
 8004e10:	e000ed04 	.word	0xe000ed04

08004e14 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8004e14:	b580      	push	{r7, lr}
 8004e16:	b08e      	sub	sp, #56	@ 0x38
 8004e18:	af02      	add	r7, sp, #8
 8004e1a:	60f8      	str	r0, [r7, #12]
 8004e1c:	60b9      	str	r1, [r7, #8]
 8004e1e:	607a      	str	r2, [r7, #4]
 8004e20:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d10b      	bne.n	8004e40 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8004e28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e2c:	f383 8811 	msr	BASEPRI, r3
 8004e30:	f3bf 8f6f 	isb	sy
 8004e34:	f3bf 8f4f 	dsb	sy
 8004e38:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004e3a:	bf00      	nop
 8004e3c:	bf00      	nop
 8004e3e:	e7fd      	b.n	8004e3c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8004e40:	683b      	ldr	r3, [r7, #0]
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d10b      	bne.n	8004e5e <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8004e46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e4a:	f383 8811 	msr	BASEPRI, r3
 8004e4e:	f3bf 8f6f 	isb	sy
 8004e52:	f3bf 8f4f 	dsb	sy
 8004e56:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004e58:	bf00      	nop
 8004e5a:	bf00      	nop
 8004e5c:	e7fd      	b.n	8004e5a <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d002      	beq.n	8004e6a <xQueueGenericCreateStatic+0x56>
 8004e64:	68bb      	ldr	r3, [r7, #8]
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d001      	beq.n	8004e6e <xQueueGenericCreateStatic+0x5a>
 8004e6a:	2301      	movs	r3, #1
 8004e6c:	e000      	b.n	8004e70 <xQueueGenericCreateStatic+0x5c>
 8004e6e:	2300      	movs	r3, #0
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d10b      	bne.n	8004e8c <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8004e74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e78:	f383 8811 	msr	BASEPRI, r3
 8004e7c:	f3bf 8f6f 	isb	sy
 8004e80:	f3bf 8f4f 	dsb	sy
 8004e84:	623b      	str	r3, [r7, #32]
}
 8004e86:	bf00      	nop
 8004e88:	bf00      	nop
 8004e8a:	e7fd      	b.n	8004e88 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d102      	bne.n	8004e98 <xQueueGenericCreateStatic+0x84>
 8004e92:	68bb      	ldr	r3, [r7, #8]
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d101      	bne.n	8004e9c <xQueueGenericCreateStatic+0x88>
 8004e98:	2301      	movs	r3, #1
 8004e9a:	e000      	b.n	8004e9e <xQueueGenericCreateStatic+0x8a>
 8004e9c:	2300      	movs	r3, #0
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d10b      	bne.n	8004eba <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8004ea2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ea6:	f383 8811 	msr	BASEPRI, r3
 8004eaa:	f3bf 8f6f 	isb	sy
 8004eae:	f3bf 8f4f 	dsb	sy
 8004eb2:	61fb      	str	r3, [r7, #28]
}
 8004eb4:	bf00      	nop
 8004eb6:	bf00      	nop
 8004eb8:	e7fd      	b.n	8004eb6 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8004eba:	2350      	movs	r3, #80	@ 0x50
 8004ebc:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8004ebe:	697b      	ldr	r3, [r7, #20]
 8004ec0:	2b50      	cmp	r3, #80	@ 0x50
 8004ec2:	d00b      	beq.n	8004edc <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8004ec4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ec8:	f383 8811 	msr	BASEPRI, r3
 8004ecc:	f3bf 8f6f 	isb	sy
 8004ed0:	f3bf 8f4f 	dsb	sy
 8004ed4:	61bb      	str	r3, [r7, #24]
}
 8004ed6:	bf00      	nop
 8004ed8:	bf00      	nop
 8004eda:	e7fd      	b.n	8004ed8 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8004edc:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004ede:	683b      	ldr	r3, [r7, #0]
 8004ee0:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8004ee2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d00d      	beq.n	8004f04 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8004ee8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004eea:	2201      	movs	r2, #1
 8004eec:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004ef0:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8004ef4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ef6:	9300      	str	r3, [sp, #0]
 8004ef8:	4613      	mov	r3, r2
 8004efa:	687a      	ldr	r2, [r7, #4]
 8004efc:	68b9      	ldr	r1, [r7, #8]
 8004efe:	68f8      	ldr	r0, [r7, #12]
 8004f00:	f000 f805 	bl	8004f0e <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004f04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8004f06:	4618      	mov	r0, r3
 8004f08:	3730      	adds	r7, #48	@ 0x30
 8004f0a:	46bd      	mov	sp, r7
 8004f0c:	bd80      	pop	{r7, pc}

08004f0e <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8004f0e:	b580      	push	{r7, lr}
 8004f10:	b084      	sub	sp, #16
 8004f12:	af00      	add	r7, sp, #0
 8004f14:	60f8      	str	r0, [r7, #12]
 8004f16:	60b9      	str	r1, [r7, #8]
 8004f18:	607a      	str	r2, [r7, #4]
 8004f1a:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8004f1c:	68bb      	ldr	r3, [r7, #8]
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d103      	bne.n	8004f2a <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004f22:	69bb      	ldr	r3, [r7, #24]
 8004f24:	69ba      	ldr	r2, [r7, #24]
 8004f26:	601a      	str	r2, [r3, #0]
 8004f28:	e002      	b.n	8004f30 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004f2a:	69bb      	ldr	r3, [r7, #24]
 8004f2c:	687a      	ldr	r2, [r7, #4]
 8004f2e:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8004f30:	69bb      	ldr	r3, [r7, #24]
 8004f32:	68fa      	ldr	r2, [r7, #12]
 8004f34:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004f36:	69bb      	ldr	r3, [r7, #24]
 8004f38:	68ba      	ldr	r2, [r7, #8]
 8004f3a:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004f3c:	2101      	movs	r1, #1
 8004f3e:	69b8      	ldr	r0, [r7, #24]
 8004f40:	f7ff fefe 	bl	8004d40 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8004f44:	69bb      	ldr	r3, [r7, #24]
 8004f46:	78fa      	ldrb	r2, [r7, #3]
 8004f48:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8004f4c:	bf00      	nop
 8004f4e:	3710      	adds	r7, #16
 8004f50:	46bd      	mov	sp, r7
 8004f52:	bd80      	pop	{r7, pc}

08004f54 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8004f54:	b580      	push	{r7, lr}
 8004f56:	b08e      	sub	sp, #56	@ 0x38
 8004f58:	af00      	add	r7, sp, #0
 8004f5a:	60f8      	str	r0, [r7, #12]
 8004f5c:	60b9      	str	r1, [r7, #8]
 8004f5e:	607a      	str	r2, [r7, #4]
 8004f60:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8004f62:	2300      	movs	r3, #0
 8004f64:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8004f6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d10b      	bne.n	8004f88 <xQueueGenericSend+0x34>
	__asm volatile
 8004f70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f74:	f383 8811 	msr	BASEPRI, r3
 8004f78:	f3bf 8f6f 	isb	sy
 8004f7c:	f3bf 8f4f 	dsb	sy
 8004f80:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004f82:	bf00      	nop
 8004f84:	bf00      	nop
 8004f86:	e7fd      	b.n	8004f84 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004f88:	68bb      	ldr	r3, [r7, #8]
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d103      	bne.n	8004f96 <xQueueGenericSend+0x42>
 8004f8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d101      	bne.n	8004f9a <xQueueGenericSend+0x46>
 8004f96:	2301      	movs	r3, #1
 8004f98:	e000      	b.n	8004f9c <xQueueGenericSend+0x48>
 8004f9a:	2300      	movs	r3, #0
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d10b      	bne.n	8004fb8 <xQueueGenericSend+0x64>
	__asm volatile
 8004fa0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004fa4:	f383 8811 	msr	BASEPRI, r3
 8004fa8:	f3bf 8f6f 	isb	sy
 8004fac:	f3bf 8f4f 	dsb	sy
 8004fb0:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004fb2:	bf00      	nop
 8004fb4:	bf00      	nop
 8004fb6:	e7fd      	b.n	8004fb4 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004fb8:	683b      	ldr	r3, [r7, #0]
 8004fba:	2b02      	cmp	r3, #2
 8004fbc:	d103      	bne.n	8004fc6 <xQueueGenericSend+0x72>
 8004fbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fc0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004fc2:	2b01      	cmp	r3, #1
 8004fc4:	d101      	bne.n	8004fca <xQueueGenericSend+0x76>
 8004fc6:	2301      	movs	r3, #1
 8004fc8:	e000      	b.n	8004fcc <xQueueGenericSend+0x78>
 8004fca:	2300      	movs	r3, #0
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d10b      	bne.n	8004fe8 <xQueueGenericSend+0x94>
	__asm volatile
 8004fd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004fd4:	f383 8811 	msr	BASEPRI, r3
 8004fd8:	f3bf 8f6f 	isb	sy
 8004fdc:	f3bf 8f4f 	dsb	sy
 8004fe0:	623b      	str	r3, [r7, #32]
}
 8004fe2:	bf00      	nop
 8004fe4:	bf00      	nop
 8004fe6:	e7fd      	b.n	8004fe4 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004fe8:	f001 f9fc 	bl	80063e4 <xTaskGetSchedulerState>
 8004fec:	4603      	mov	r3, r0
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d102      	bne.n	8004ff8 <xQueueGenericSend+0xa4>
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d101      	bne.n	8004ffc <xQueueGenericSend+0xa8>
 8004ff8:	2301      	movs	r3, #1
 8004ffa:	e000      	b.n	8004ffe <xQueueGenericSend+0xaa>
 8004ffc:	2300      	movs	r3, #0
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d10b      	bne.n	800501a <xQueueGenericSend+0xc6>
	__asm volatile
 8005002:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005006:	f383 8811 	msr	BASEPRI, r3
 800500a:	f3bf 8f6f 	isb	sy
 800500e:	f3bf 8f4f 	dsb	sy
 8005012:	61fb      	str	r3, [r7, #28]
}
 8005014:	bf00      	nop
 8005016:	bf00      	nop
 8005018:	e7fd      	b.n	8005016 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800501a:	f001 ff4d 	bl	8006eb8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800501e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005020:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005022:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005024:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005026:	429a      	cmp	r2, r3
 8005028:	d302      	bcc.n	8005030 <xQueueGenericSend+0xdc>
 800502a:	683b      	ldr	r3, [r7, #0]
 800502c:	2b02      	cmp	r3, #2
 800502e:	d129      	bne.n	8005084 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005030:	683a      	ldr	r2, [r7, #0]
 8005032:	68b9      	ldr	r1, [r7, #8]
 8005034:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005036:	f000 fa0f 	bl	8005458 <prvCopyDataToQueue>
 800503a:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800503c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800503e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005040:	2b00      	cmp	r3, #0
 8005042:	d010      	beq.n	8005066 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005044:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005046:	3324      	adds	r3, #36	@ 0x24
 8005048:	4618      	mov	r0, r3
 800504a:	f001 f805 	bl	8006058 <xTaskRemoveFromEventList>
 800504e:	4603      	mov	r3, r0
 8005050:	2b00      	cmp	r3, #0
 8005052:	d013      	beq.n	800507c <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8005054:	4b3f      	ldr	r3, [pc, #252]	@ (8005154 <xQueueGenericSend+0x200>)
 8005056:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800505a:	601a      	str	r2, [r3, #0]
 800505c:	f3bf 8f4f 	dsb	sy
 8005060:	f3bf 8f6f 	isb	sy
 8005064:	e00a      	b.n	800507c <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8005066:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005068:	2b00      	cmp	r3, #0
 800506a:	d007      	beq.n	800507c <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800506c:	4b39      	ldr	r3, [pc, #228]	@ (8005154 <xQueueGenericSend+0x200>)
 800506e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005072:	601a      	str	r2, [r3, #0]
 8005074:	f3bf 8f4f 	dsb	sy
 8005078:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800507c:	f001 ff4e 	bl	8006f1c <vPortExitCritical>
				return pdPASS;
 8005080:	2301      	movs	r3, #1
 8005082:	e063      	b.n	800514c <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	2b00      	cmp	r3, #0
 8005088:	d103      	bne.n	8005092 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800508a:	f001 ff47 	bl	8006f1c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800508e:	2300      	movs	r3, #0
 8005090:	e05c      	b.n	800514c <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005092:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005094:	2b00      	cmp	r3, #0
 8005096:	d106      	bne.n	80050a6 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005098:	f107 0314 	add.w	r3, r7, #20
 800509c:	4618      	mov	r0, r3
 800509e:	f001 f83f 	bl	8006120 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80050a2:	2301      	movs	r3, #1
 80050a4:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80050a6:	f001 ff39 	bl	8006f1c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80050aa:	f000 fda7 	bl	8005bfc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80050ae:	f001 ff03 	bl	8006eb8 <vPortEnterCritical>
 80050b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050b4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80050b8:	b25b      	sxtb	r3, r3
 80050ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050be:	d103      	bne.n	80050c8 <xQueueGenericSend+0x174>
 80050c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050c2:	2200      	movs	r2, #0
 80050c4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80050c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050ca:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80050ce:	b25b      	sxtb	r3, r3
 80050d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050d4:	d103      	bne.n	80050de <xQueueGenericSend+0x18a>
 80050d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050d8:	2200      	movs	r2, #0
 80050da:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80050de:	f001 ff1d 	bl	8006f1c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80050e2:	1d3a      	adds	r2, r7, #4
 80050e4:	f107 0314 	add.w	r3, r7, #20
 80050e8:	4611      	mov	r1, r2
 80050ea:	4618      	mov	r0, r3
 80050ec:	f001 f82e 	bl	800614c <xTaskCheckForTimeOut>
 80050f0:	4603      	mov	r3, r0
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d124      	bne.n	8005140 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80050f6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80050f8:	f000 faa6 	bl	8005648 <prvIsQueueFull>
 80050fc:	4603      	mov	r3, r0
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d018      	beq.n	8005134 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8005102:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005104:	3310      	adds	r3, #16
 8005106:	687a      	ldr	r2, [r7, #4]
 8005108:	4611      	mov	r1, r2
 800510a:	4618      	mov	r0, r3
 800510c:	f000 ff52 	bl	8005fb4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8005110:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005112:	f000 fa31 	bl	8005578 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8005116:	f000 fd7f 	bl	8005c18 <xTaskResumeAll>
 800511a:	4603      	mov	r3, r0
 800511c:	2b00      	cmp	r3, #0
 800511e:	f47f af7c 	bne.w	800501a <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8005122:	4b0c      	ldr	r3, [pc, #48]	@ (8005154 <xQueueGenericSend+0x200>)
 8005124:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005128:	601a      	str	r2, [r3, #0]
 800512a:	f3bf 8f4f 	dsb	sy
 800512e:	f3bf 8f6f 	isb	sy
 8005132:	e772      	b.n	800501a <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8005134:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005136:	f000 fa1f 	bl	8005578 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800513a:	f000 fd6d 	bl	8005c18 <xTaskResumeAll>
 800513e:	e76c      	b.n	800501a <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8005140:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005142:	f000 fa19 	bl	8005578 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005146:	f000 fd67 	bl	8005c18 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800514a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800514c:	4618      	mov	r0, r3
 800514e:	3738      	adds	r7, #56	@ 0x38
 8005150:	46bd      	mov	sp, r7
 8005152:	bd80      	pop	{r7, pc}
 8005154:	e000ed04 	.word	0xe000ed04

08005158 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8005158:	b580      	push	{r7, lr}
 800515a:	b090      	sub	sp, #64	@ 0x40
 800515c:	af00      	add	r7, sp, #0
 800515e:	60f8      	str	r0, [r7, #12]
 8005160:	60b9      	str	r1, [r7, #8]
 8005162:	607a      	str	r2, [r7, #4]
 8005164:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800516a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800516c:	2b00      	cmp	r3, #0
 800516e:	d10b      	bne.n	8005188 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8005170:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005174:	f383 8811 	msr	BASEPRI, r3
 8005178:	f3bf 8f6f 	isb	sy
 800517c:	f3bf 8f4f 	dsb	sy
 8005180:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005182:	bf00      	nop
 8005184:	bf00      	nop
 8005186:	e7fd      	b.n	8005184 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005188:	68bb      	ldr	r3, [r7, #8]
 800518a:	2b00      	cmp	r3, #0
 800518c:	d103      	bne.n	8005196 <xQueueGenericSendFromISR+0x3e>
 800518e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005190:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005192:	2b00      	cmp	r3, #0
 8005194:	d101      	bne.n	800519a <xQueueGenericSendFromISR+0x42>
 8005196:	2301      	movs	r3, #1
 8005198:	e000      	b.n	800519c <xQueueGenericSendFromISR+0x44>
 800519a:	2300      	movs	r3, #0
 800519c:	2b00      	cmp	r3, #0
 800519e:	d10b      	bne.n	80051b8 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 80051a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051a4:	f383 8811 	msr	BASEPRI, r3
 80051a8:	f3bf 8f6f 	isb	sy
 80051ac:	f3bf 8f4f 	dsb	sy
 80051b0:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80051b2:	bf00      	nop
 80051b4:	bf00      	nop
 80051b6:	e7fd      	b.n	80051b4 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80051b8:	683b      	ldr	r3, [r7, #0]
 80051ba:	2b02      	cmp	r3, #2
 80051bc:	d103      	bne.n	80051c6 <xQueueGenericSendFromISR+0x6e>
 80051be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80051c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80051c2:	2b01      	cmp	r3, #1
 80051c4:	d101      	bne.n	80051ca <xQueueGenericSendFromISR+0x72>
 80051c6:	2301      	movs	r3, #1
 80051c8:	e000      	b.n	80051cc <xQueueGenericSendFromISR+0x74>
 80051ca:	2300      	movs	r3, #0
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d10b      	bne.n	80051e8 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80051d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051d4:	f383 8811 	msr	BASEPRI, r3
 80051d8:	f3bf 8f6f 	isb	sy
 80051dc:	f3bf 8f4f 	dsb	sy
 80051e0:	623b      	str	r3, [r7, #32]
}
 80051e2:	bf00      	nop
 80051e4:	bf00      	nop
 80051e6:	e7fd      	b.n	80051e4 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80051e8:	f001 ff46 	bl	8007078 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80051ec:	f3ef 8211 	mrs	r2, BASEPRI
 80051f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051f4:	f383 8811 	msr	BASEPRI, r3
 80051f8:	f3bf 8f6f 	isb	sy
 80051fc:	f3bf 8f4f 	dsb	sy
 8005200:	61fa      	str	r2, [r7, #28]
 8005202:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8005204:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005206:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005208:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800520a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800520c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800520e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005210:	429a      	cmp	r2, r3
 8005212:	d302      	bcc.n	800521a <xQueueGenericSendFromISR+0xc2>
 8005214:	683b      	ldr	r3, [r7, #0]
 8005216:	2b02      	cmp	r3, #2
 8005218:	d12f      	bne.n	800527a <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800521a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800521c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005220:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005224:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005226:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005228:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800522a:	683a      	ldr	r2, [r7, #0]
 800522c:	68b9      	ldr	r1, [r7, #8]
 800522e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8005230:	f000 f912 	bl	8005458 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8005234:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8005238:	f1b3 3fff 	cmp.w	r3, #4294967295
 800523c:	d112      	bne.n	8005264 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800523e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005240:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005242:	2b00      	cmp	r3, #0
 8005244:	d016      	beq.n	8005274 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005246:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005248:	3324      	adds	r3, #36	@ 0x24
 800524a:	4618      	mov	r0, r3
 800524c:	f000 ff04 	bl	8006058 <xTaskRemoveFromEventList>
 8005250:	4603      	mov	r3, r0
 8005252:	2b00      	cmp	r3, #0
 8005254:	d00e      	beq.n	8005274 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	2b00      	cmp	r3, #0
 800525a:	d00b      	beq.n	8005274 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	2201      	movs	r2, #1
 8005260:	601a      	str	r2, [r3, #0]
 8005262:	e007      	b.n	8005274 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005264:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8005268:	3301      	adds	r3, #1
 800526a:	b2db      	uxtb	r3, r3
 800526c:	b25a      	sxtb	r2, r3
 800526e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005270:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8005274:	2301      	movs	r3, #1
 8005276:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8005278:	e001      	b.n	800527e <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800527a:	2300      	movs	r3, #0
 800527c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800527e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005280:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005282:	697b      	ldr	r3, [r7, #20]
 8005284:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8005288:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800528a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800528c:	4618      	mov	r0, r3
 800528e:	3740      	adds	r7, #64	@ 0x40
 8005290:	46bd      	mov	sp, r7
 8005292:	bd80      	pop	{r7, pc}

08005294 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8005294:	b580      	push	{r7, lr}
 8005296:	b08c      	sub	sp, #48	@ 0x30
 8005298:	af00      	add	r7, sp, #0
 800529a:	60f8      	str	r0, [r7, #12]
 800529c:	60b9      	str	r1, [r7, #8]
 800529e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80052a0:	2300      	movs	r3, #0
 80052a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80052a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d10b      	bne.n	80052c6 <xQueueReceive+0x32>
	__asm volatile
 80052ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052b2:	f383 8811 	msr	BASEPRI, r3
 80052b6:	f3bf 8f6f 	isb	sy
 80052ba:	f3bf 8f4f 	dsb	sy
 80052be:	623b      	str	r3, [r7, #32]
}
 80052c0:	bf00      	nop
 80052c2:	bf00      	nop
 80052c4:	e7fd      	b.n	80052c2 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80052c6:	68bb      	ldr	r3, [r7, #8]
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d103      	bne.n	80052d4 <xQueueReceive+0x40>
 80052cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d101      	bne.n	80052d8 <xQueueReceive+0x44>
 80052d4:	2301      	movs	r3, #1
 80052d6:	e000      	b.n	80052da <xQueueReceive+0x46>
 80052d8:	2300      	movs	r3, #0
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d10b      	bne.n	80052f6 <xQueueReceive+0x62>
	__asm volatile
 80052de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052e2:	f383 8811 	msr	BASEPRI, r3
 80052e6:	f3bf 8f6f 	isb	sy
 80052ea:	f3bf 8f4f 	dsb	sy
 80052ee:	61fb      	str	r3, [r7, #28]
}
 80052f0:	bf00      	nop
 80052f2:	bf00      	nop
 80052f4:	e7fd      	b.n	80052f2 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80052f6:	f001 f875 	bl	80063e4 <xTaskGetSchedulerState>
 80052fa:	4603      	mov	r3, r0
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d102      	bne.n	8005306 <xQueueReceive+0x72>
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	2b00      	cmp	r3, #0
 8005304:	d101      	bne.n	800530a <xQueueReceive+0x76>
 8005306:	2301      	movs	r3, #1
 8005308:	e000      	b.n	800530c <xQueueReceive+0x78>
 800530a:	2300      	movs	r3, #0
 800530c:	2b00      	cmp	r3, #0
 800530e:	d10b      	bne.n	8005328 <xQueueReceive+0x94>
	__asm volatile
 8005310:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005314:	f383 8811 	msr	BASEPRI, r3
 8005318:	f3bf 8f6f 	isb	sy
 800531c:	f3bf 8f4f 	dsb	sy
 8005320:	61bb      	str	r3, [r7, #24]
}
 8005322:	bf00      	nop
 8005324:	bf00      	nop
 8005326:	e7fd      	b.n	8005324 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005328:	f001 fdc6 	bl	8006eb8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800532c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800532e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005330:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005332:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005334:	2b00      	cmp	r3, #0
 8005336:	d01f      	beq.n	8005378 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005338:	68b9      	ldr	r1, [r7, #8]
 800533a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800533c:	f000 f8f6 	bl	800552c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005340:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005342:	1e5a      	subs	r2, r3, #1
 8005344:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005346:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005348:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800534a:	691b      	ldr	r3, [r3, #16]
 800534c:	2b00      	cmp	r3, #0
 800534e:	d00f      	beq.n	8005370 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005350:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005352:	3310      	adds	r3, #16
 8005354:	4618      	mov	r0, r3
 8005356:	f000 fe7f 	bl	8006058 <xTaskRemoveFromEventList>
 800535a:	4603      	mov	r3, r0
 800535c:	2b00      	cmp	r3, #0
 800535e:	d007      	beq.n	8005370 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005360:	4b3c      	ldr	r3, [pc, #240]	@ (8005454 <xQueueReceive+0x1c0>)
 8005362:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005366:	601a      	str	r2, [r3, #0]
 8005368:	f3bf 8f4f 	dsb	sy
 800536c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005370:	f001 fdd4 	bl	8006f1c <vPortExitCritical>
				return pdPASS;
 8005374:	2301      	movs	r3, #1
 8005376:	e069      	b.n	800544c <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	2b00      	cmp	r3, #0
 800537c:	d103      	bne.n	8005386 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800537e:	f001 fdcd 	bl	8006f1c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005382:	2300      	movs	r3, #0
 8005384:	e062      	b.n	800544c <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005386:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005388:	2b00      	cmp	r3, #0
 800538a:	d106      	bne.n	800539a <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800538c:	f107 0310 	add.w	r3, r7, #16
 8005390:	4618      	mov	r0, r3
 8005392:	f000 fec5 	bl	8006120 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005396:	2301      	movs	r3, #1
 8005398:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800539a:	f001 fdbf 	bl	8006f1c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800539e:	f000 fc2d 	bl	8005bfc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80053a2:	f001 fd89 	bl	8006eb8 <vPortEnterCritical>
 80053a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053a8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80053ac:	b25b      	sxtb	r3, r3
 80053ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053b2:	d103      	bne.n	80053bc <xQueueReceive+0x128>
 80053b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053b6:	2200      	movs	r2, #0
 80053b8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80053bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053be:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80053c2:	b25b      	sxtb	r3, r3
 80053c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053c8:	d103      	bne.n	80053d2 <xQueueReceive+0x13e>
 80053ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053cc:	2200      	movs	r2, #0
 80053ce:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80053d2:	f001 fda3 	bl	8006f1c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80053d6:	1d3a      	adds	r2, r7, #4
 80053d8:	f107 0310 	add.w	r3, r7, #16
 80053dc:	4611      	mov	r1, r2
 80053de:	4618      	mov	r0, r3
 80053e0:	f000 feb4 	bl	800614c <xTaskCheckForTimeOut>
 80053e4:	4603      	mov	r3, r0
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d123      	bne.n	8005432 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80053ea:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80053ec:	f000 f916 	bl	800561c <prvIsQueueEmpty>
 80053f0:	4603      	mov	r3, r0
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d017      	beq.n	8005426 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80053f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053f8:	3324      	adds	r3, #36	@ 0x24
 80053fa:	687a      	ldr	r2, [r7, #4]
 80053fc:	4611      	mov	r1, r2
 80053fe:	4618      	mov	r0, r3
 8005400:	f000 fdd8 	bl	8005fb4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005404:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005406:	f000 f8b7 	bl	8005578 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800540a:	f000 fc05 	bl	8005c18 <xTaskResumeAll>
 800540e:	4603      	mov	r3, r0
 8005410:	2b00      	cmp	r3, #0
 8005412:	d189      	bne.n	8005328 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8005414:	4b0f      	ldr	r3, [pc, #60]	@ (8005454 <xQueueReceive+0x1c0>)
 8005416:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800541a:	601a      	str	r2, [r3, #0]
 800541c:	f3bf 8f4f 	dsb	sy
 8005420:	f3bf 8f6f 	isb	sy
 8005424:	e780      	b.n	8005328 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8005426:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005428:	f000 f8a6 	bl	8005578 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800542c:	f000 fbf4 	bl	8005c18 <xTaskResumeAll>
 8005430:	e77a      	b.n	8005328 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8005432:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005434:	f000 f8a0 	bl	8005578 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005438:	f000 fbee 	bl	8005c18 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800543c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800543e:	f000 f8ed 	bl	800561c <prvIsQueueEmpty>
 8005442:	4603      	mov	r3, r0
 8005444:	2b00      	cmp	r3, #0
 8005446:	f43f af6f 	beq.w	8005328 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800544a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800544c:	4618      	mov	r0, r3
 800544e:	3730      	adds	r7, #48	@ 0x30
 8005450:	46bd      	mov	sp, r7
 8005452:	bd80      	pop	{r7, pc}
 8005454:	e000ed04 	.word	0xe000ed04

08005458 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8005458:	b580      	push	{r7, lr}
 800545a:	b086      	sub	sp, #24
 800545c:	af00      	add	r7, sp, #0
 800545e:	60f8      	str	r0, [r7, #12]
 8005460:	60b9      	str	r1, [r7, #8]
 8005462:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8005464:	2300      	movs	r3, #0
 8005466:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800546c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005472:	2b00      	cmp	r3, #0
 8005474:	d10d      	bne.n	8005492 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	2b00      	cmp	r3, #0
 800547c:	d14d      	bne.n	800551a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	689b      	ldr	r3, [r3, #8]
 8005482:	4618      	mov	r0, r3
 8005484:	f000 ffcc 	bl	8006420 <xTaskPriorityDisinherit>
 8005488:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	2200      	movs	r2, #0
 800548e:	609a      	str	r2, [r3, #8]
 8005490:	e043      	b.n	800551a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	2b00      	cmp	r3, #0
 8005496:	d119      	bne.n	80054cc <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	6858      	ldr	r0, [r3, #4]
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054a0:	461a      	mov	r2, r3
 80054a2:	68b9      	ldr	r1, [r7, #8]
 80054a4:	f003 f983 	bl	80087ae <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	685a      	ldr	r2, [r3, #4]
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054b0:	441a      	add	r2, r3
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	685a      	ldr	r2, [r3, #4]
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	689b      	ldr	r3, [r3, #8]
 80054be:	429a      	cmp	r2, r3
 80054c0:	d32b      	bcc.n	800551a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	681a      	ldr	r2, [r3, #0]
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	605a      	str	r2, [r3, #4]
 80054ca:	e026      	b.n	800551a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	68d8      	ldr	r0, [r3, #12]
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054d4:	461a      	mov	r2, r3
 80054d6:	68b9      	ldr	r1, [r7, #8]
 80054d8:	f003 f969 	bl	80087ae <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	68da      	ldr	r2, [r3, #12]
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054e4:	425b      	negs	r3, r3
 80054e6:	441a      	add	r2, r3
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	68da      	ldr	r2, [r3, #12]
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	429a      	cmp	r2, r3
 80054f6:	d207      	bcs.n	8005508 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	689a      	ldr	r2, [r3, #8]
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005500:	425b      	negs	r3, r3
 8005502:	441a      	add	r2, r3
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	2b02      	cmp	r3, #2
 800550c:	d105      	bne.n	800551a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800550e:	693b      	ldr	r3, [r7, #16]
 8005510:	2b00      	cmp	r3, #0
 8005512:	d002      	beq.n	800551a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8005514:	693b      	ldr	r3, [r7, #16]
 8005516:	3b01      	subs	r3, #1
 8005518:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800551a:	693b      	ldr	r3, [r7, #16]
 800551c:	1c5a      	adds	r2, r3, #1
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8005522:	697b      	ldr	r3, [r7, #20]
}
 8005524:	4618      	mov	r0, r3
 8005526:	3718      	adds	r7, #24
 8005528:	46bd      	mov	sp, r7
 800552a:	bd80      	pop	{r7, pc}

0800552c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800552c:	b580      	push	{r7, lr}
 800552e:	b082      	sub	sp, #8
 8005530:	af00      	add	r7, sp, #0
 8005532:	6078      	str	r0, [r7, #4]
 8005534:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800553a:	2b00      	cmp	r3, #0
 800553c:	d018      	beq.n	8005570 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	68da      	ldr	r2, [r3, #12]
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005546:	441a      	add	r2, r3
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	68da      	ldr	r2, [r3, #12]
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	689b      	ldr	r3, [r3, #8]
 8005554:	429a      	cmp	r2, r3
 8005556:	d303      	bcc.n	8005560 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681a      	ldr	r2, [r3, #0]
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	68d9      	ldr	r1, [r3, #12]
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005568:	461a      	mov	r2, r3
 800556a:	6838      	ldr	r0, [r7, #0]
 800556c:	f003 f91f 	bl	80087ae <memcpy>
	}
}
 8005570:	bf00      	nop
 8005572:	3708      	adds	r7, #8
 8005574:	46bd      	mov	sp, r7
 8005576:	bd80      	pop	{r7, pc}

08005578 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8005578:	b580      	push	{r7, lr}
 800557a:	b084      	sub	sp, #16
 800557c:	af00      	add	r7, sp, #0
 800557e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8005580:	f001 fc9a 	bl	8006eb8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800558a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800558c:	e011      	b.n	80055b2 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005592:	2b00      	cmp	r3, #0
 8005594:	d012      	beq.n	80055bc <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	3324      	adds	r3, #36	@ 0x24
 800559a:	4618      	mov	r0, r3
 800559c:	f000 fd5c 	bl	8006058 <xTaskRemoveFromEventList>
 80055a0:	4603      	mov	r3, r0
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d001      	beq.n	80055aa <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80055a6:	f000 fe35 	bl	8006214 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80055aa:	7bfb      	ldrb	r3, [r7, #15]
 80055ac:	3b01      	subs	r3, #1
 80055ae:	b2db      	uxtb	r3, r3
 80055b0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80055b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	dce9      	bgt.n	800558e <prvUnlockQueue+0x16>
 80055ba:	e000      	b.n	80055be <prvUnlockQueue+0x46>
					break;
 80055bc:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	22ff      	movs	r2, #255	@ 0xff
 80055c2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80055c6:	f001 fca9 	bl	8006f1c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80055ca:	f001 fc75 	bl	8006eb8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80055d4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80055d6:	e011      	b.n	80055fc <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	691b      	ldr	r3, [r3, #16]
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d012      	beq.n	8005606 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	3310      	adds	r3, #16
 80055e4:	4618      	mov	r0, r3
 80055e6:	f000 fd37 	bl	8006058 <xTaskRemoveFromEventList>
 80055ea:	4603      	mov	r3, r0
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d001      	beq.n	80055f4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80055f0:	f000 fe10 	bl	8006214 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80055f4:	7bbb      	ldrb	r3, [r7, #14]
 80055f6:	3b01      	subs	r3, #1
 80055f8:	b2db      	uxtb	r3, r3
 80055fa:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80055fc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005600:	2b00      	cmp	r3, #0
 8005602:	dce9      	bgt.n	80055d8 <prvUnlockQueue+0x60>
 8005604:	e000      	b.n	8005608 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8005606:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	22ff      	movs	r2, #255	@ 0xff
 800560c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8005610:	f001 fc84 	bl	8006f1c <vPortExitCritical>
}
 8005614:	bf00      	nop
 8005616:	3710      	adds	r7, #16
 8005618:	46bd      	mov	sp, r7
 800561a:	bd80      	pop	{r7, pc}

0800561c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800561c:	b580      	push	{r7, lr}
 800561e:	b084      	sub	sp, #16
 8005620:	af00      	add	r7, sp, #0
 8005622:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005624:	f001 fc48 	bl	8006eb8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800562c:	2b00      	cmp	r3, #0
 800562e:	d102      	bne.n	8005636 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8005630:	2301      	movs	r3, #1
 8005632:	60fb      	str	r3, [r7, #12]
 8005634:	e001      	b.n	800563a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8005636:	2300      	movs	r3, #0
 8005638:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800563a:	f001 fc6f 	bl	8006f1c <vPortExitCritical>

	return xReturn;
 800563e:	68fb      	ldr	r3, [r7, #12]
}
 8005640:	4618      	mov	r0, r3
 8005642:	3710      	adds	r7, #16
 8005644:	46bd      	mov	sp, r7
 8005646:	bd80      	pop	{r7, pc}

08005648 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8005648:	b580      	push	{r7, lr}
 800564a:	b084      	sub	sp, #16
 800564c:	af00      	add	r7, sp, #0
 800564e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005650:	f001 fc32 	bl	8006eb8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800565c:	429a      	cmp	r2, r3
 800565e:	d102      	bne.n	8005666 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8005660:	2301      	movs	r3, #1
 8005662:	60fb      	str	r3, [r7, #12]
 8005664:	e001      	b.n	800566a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8005666:	2300      	movs	r3, #0
 8005668:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800566a:	f001 fc57 	bl	8006f1c <vPortExitCritical>

	return xReturn;
 800566e:	68fb      	ldr	r3, [r7, #12]
}
 8005670:	4618      	mov	r0, r3
 8005672:	3710      	adds	r7, #16
 8005674:	46bd      	mov	sp, r7
 8005676:	bd80      	pop	{r7, pc}

08005678 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8005678:	b480      	push	{r7}
 800567a:	b085      	sub	sp, #20
 800567c:	af00      	add	r7, sp, #0
 800567e:	6078      	str	r0, [r7, #4]
 8005680:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005682:	2300      	movs	r3, #0
 8005684:	60fb      	str	r3, [r7, #12]
 8005686:	e014      	b.n	80056b2 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8005688:	4a0f      	ldr	r2, [pc, #60]	@ (80056c8 <vQueueAddToRegistry+0x50>)
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8005690:	2b00      	cmp	r3, #0
 8005692:	d10b      	bne.n	80056ac <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8005694:	490c      	ldr	r1, [pc, #48]	@ (80056c8 <vQueueAddToRegistry+0x50>)
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	683a      	ldr	r2, [r7, #0]
 800569a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800569e:	4a0a      	ldr	r2, [pc, #40]	@ (80056c8 <vQueueAddToRegistry+0x50>)
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	00db      	lsls	r3, r3, #3
 80056a4:	4413      	add	r3, r2
 80056a6:	687a      	ldr	r2, [r7, #4]
 80056a8:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80056aa:	e006      	b.n	80056ba <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	3301      	adds	r3, #1
 80056b0:	60fb      	str	r3, [r7, #12]
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	2b07      	cmp	r3, #7
 80056b6:	d9e7      	bls.n	8005688 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80056b8:	bf00      	nop
 80056ba:	bf00      	nop
 80056bc:	3714      	adds	r7, #20
 80056be:	46bd      	mov	sp, r7
 80056c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056c4:	4770      	bx	lr
 80056c6:	bf00      	nop
 80056c8:	20000a90 	.word	0x20000a90

080056cc <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80056cc:	b580      	push	{r7, lr}
 80056ce:	b086      	sub	sp, #24
 80056d0:	af00      	add	r7, sp, #0
 80056d2:	60f8      	str	r0, [r7, #12]
 80056d4:	60b9      	str	r1, [r7, #8]
 80056d6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80056dc:	f001 fbec 	bl	8006eb8 <vPortEnterCritical>
 80056e0:	697b      	ldr	r3, [r7, #20]
 80056e2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80056e6:	b25b      	sxtb	r3, r3
 80056e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056ec:	d103      	bne.n	80056f6 <vQueueWaitForMessageRestricted+0x2a>
 80056ee:	697b      	ldr	r3, [r7, #20]
 80056f0:	2200      	movs	r2, #0
 80056f2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80056f6:	697b      	ldr	r3, [r7, #20]
 80056f8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80056fc:	b25b      	sxtb	r3, r3
 80056fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005702:	d103      	bne.n	800570c <vQueueWaitForMessageRestricted+0x40>
 8005704:	697b      	ldr	r3, [r7, #20]
 8005706:	2200      	movs	r2, #0
 8005708:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800570c:	f001 fc06 	bl	8006f1c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8005710:	697b      	ldr	r3, [r7, #20]
 8005712:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005714:	2b00      	cmp	r3, #0
 8005716:	d106      	bne.n	8005726 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8005718:	697b      	ldr	r3, [r7, #20]
 800571a:	3324      	adds	r3, #36	@ 0x24
 800571c:	687a      	ldr	r2, [r7, #4]
 800571e:	68b9      	ldr	r1, [r7, #8]
 8005720:	4618      	mov	r0, r3
 8005722:	f000 fc6d 	bl	8006000 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8005726:	6978      	ldr	r0, [r7, #20]
 8005728:	f7ff ff26 	bl	8005578 <prvUnlockQueue>
	}
 800572c:	bf00      	nop
 800572e:	3718      	adds	r7, #24
 8005730:	46bd      	mov	sp, r7
 8005732:	bd80      	pop	{r7, pc}

08005734 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005734:	b580      	push	{r7, lr}
 8005736:	b08e      	sub	sp, #56	@ 0x38
 8005738:	af04      	add	r7, sp, #16
 800573a:	60f8      	str	r0, [r7, #12]
 800573c:	60b9      	str	r1, [r7, #8]
 800573e:	607a      	str	r2, [r7, #4]
 8005740:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8005742:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005744:	2b00      	cmp	r3, #0
 8005746:	d10b      	bne.n	8005760 <xTaskCreateStatic+0x2c>
	__asm volatile
 8005748:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800574c:	f383 8811 	msr	BASEPRI, r3
 8005750:	f3bf 8f6f 	isb	sy
 8005754:	f3bf 8f4f 	dsb	sy
 8005758:	623b      	str	r3, [r7, #32]
}
 800575a:	bf00      	nop
 800575c:	bf00      	nop
 800575e:	e7fd      	b.n	800575c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8005760:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005762:	2b00      	cmp	r3, #0
 8005764:	d10b      	bne.n	800577e <xTaskCreateStatic+0x4a>
	__asm volatile
 8005766:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800576a:	f383 8811 	msr	BASEPRI, r3
 800576e:	f3bf 8f6f 	isb	sy
 8005772:	f3bf 8f4f 	dsb	sy
 8005776:	61fb      	str	r3, [r7, #28]
}
 8005778:	bf00      	nop
 800577a:	bf00      	nop
 800577c:	e7fd      	b.n	800577a <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800577e:	23a8      	movs	r3, #168	@ 0xa8
 8005780:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005782:	693b      	ldr	r3, [r7, #16]
 8005784:	2ba8      	cmp	r3, #168	@ 0xa8
 8005786:	d00b      	beq.n	80057a0 <xTaskCreateStatic+0x6c>
	__asm volatile
 8005788:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800578c:	f383 8811 	msr	BASEPRI, r3
 8005790:	f3bf 8f6f 	isb	sy
 8005794:	f3bf 8f4f 	dsb	sy
 8005798:	61bb      	str	r3, [r7, #24]
}
 800579a:	bf00      	nop
 800579c:	bf00      	nop
 800579e:	e7fd      	b.n	800579c <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80057a0:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80057a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d01e      	beq.n	80057e6 <xTaskCreateStatic+0xb2>
 80057a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d01b      	beq.n	80057e6 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80057ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80057b0:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80057b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057b4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80057b6:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80057b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057ba:	2202      	movs	r2, #2
 80057bc:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80057c0:	2300      	movs	r3, #0
 80057c2:	9303      	str	r3, [sp, #12]
 80057c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057c6:	9302      	str	r3, [sp, #8]
 80057c8:	f107 0314 	add.w	r3, r7, #20
 80057cc:	9301      	str	r3, [sp, #4]
 80057ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057d0:	9300      	str	r3, [sp, #0]
 80057d2:	683b      	ldr	r3, [r7, #0]
 80057d4:	687a      	ldr	r2, [r7, #4]
 80057d6:	68b9      	ldr	r1, [r7, #8]
 80057d8:	68f8      	ldr	r0, [r7, #12]
 80057da:	f000 f851 	bl	8005880 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80057de:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80057e0:	f000 f8f6 	bl	80059d0 <prvAddNewTaskToReadyList>
 80057e4:	e001      	b.n	80057ea <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80057e6:	2300      	movs	r3, #0
 80057e8:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80057ea:	697b      	ldr	r3, [r7, #20]
	}
 80057ec:	4618      	mov	r0, r3
 80057ee:	3728      	adds	r7, #40	@ 0x28
 80057f0:	46bd      	mov	sp, r7
 80057f2:	bd80      	pop	{r7, pc}

080057f4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80057f4:	b580      	push	{r7, lr}
 80057f6:	b08c      	sub	sp, #48	@ 0x30
 80057f8:	af04      	add	r7, sp, #16
 80057fa:	60f8      	str	r0, [r7, #12]
 80057fc:	60b9      	str	r1, [r7, #8]
 80057fe:	603b      	str	r3, [r7, #0]
 8005800:	4613      	mov	r3, r2
 8005802:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005804:	88fb      	ldrh	r3, [r7, #6]
 8005806:	009b      	lsls	r3, r3, #2
 8005808:	4618      	mov	r0, r3
 800580a:	f001 fc77 	bl	80070fc <pvPortMalloc>
 800580e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005810:	697b      	ldr	r3, [r7, #20]
 8005812:	2b00      	cmp	r3, #0
 8005814:	d00e      	beq.n	8005834 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8005816:	20a8      	movs	r0, #168	@ 0xa8
 8005818:	f001 fc70 	bl	80070fc <pvPortMalloc>
 800581c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800581e:	69fb      	ldr	r3, [r7, #28]
 8005820:	2b00      	cmp	r3, #0
 8005822:	d003      	beq.n	800582c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005824:	69fb      	ldr	r3, [r7, #28]
 8005826:	697a      	ldr	r2, [r7, #20]
 8005828:	631a      	str	r2, [r3, #48]	@ 0x30
 800582a:	e005      	b.n	8005838 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800582c:	6978      	ldr	r0, [r7, #20]
 800582e:	f001 fd33 	bl	8007298 <vPortFree>
 8005832:	e001      	b.n	8005838 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005834:	2300      	movs	r3, #0
 8005836:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005838:	69fb      	ldr	r3, [r7, #28]
 800583a:	2b00      	cmp	r3, #0
 800583c:	d017      	beq.n	800586e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800583e:	69fb      	ldr	r3, [r7, #28]
 8005840:	2200      	movs	r2, #0
 8005842:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005846:	88fa      	ldrh	r2, [r7, #6]
 8005848:	2300      	movs	r3, #0
 800584a:	9303      	str	r3, [sp, #12]
 800584c:	69fb      	ldr	r3, [r7, #28]
 800584e:	9302      	str	r3, [sp, #8]
 8005850:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005852:	9301      	str	r3, [sp, #4]
 8005854:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005856:	9300      	str	r3, [sp, #0]
 8005858:	683b      	ldr	r3, [r7, #0]
 800585a:	68b9      	ldr	r1, [r7, #8]
 800585c:	68f8      	ldr	r0, [r7, #12]
 800585e:	f000 f80f 	bl	8005880 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005862:	69f8      	ldr	r0, [r7, #28]
 8005864:	f000 f8b4 	bl	80059d0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005868:	2301      	movs	r3, #1
 800586a:	61bb      	str	r3, [r7, #24]
 800586c:	e002      	b.n	8005874 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800586e:	f04f 33ff 	mov.w	r3, #4294967295
 8005872:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005874:	69bb      	ldr	r3, [r7, #24]
	}
 8005876:	4618      	mov	r0, r3
 8005878:	3720      	adds	r7, #32
 800587a:	46bd      	mov	sp, r7
 800587c:	bd80      	pop	{r7, pc}
	...

08005880 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005880:	b580      	push	{r7, lr}
 8005882:	b088      	sub	sp, #32
 8005884:	af00      	add	r7, sp, #0
 8005886:	60f8      	str	r0, [r7, #12]
 8005888:	60b9      	str	r1, [r7, #8]
 800588a:	607a      	str	r2, [r7, #4]
 800588c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800588e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005890:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	009b      	lsls	r3, r3, #2
 8005896:	461a      	mov	r2, r3
 8005898:	21a5      	movs	r1, #165	@ 0xa5
 800589a:	f002 feb3 	bl	8008604 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800589e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058a0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80058a8:	3b01      	subs	r3, #1
 80058aa:	009b      	lsls	r3, r3, #2
 80058ac:	4413      	add	r3, r2
 80058ae:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80058b0:	69bb      	ldr	r3, [r7, #24]
 80058b2:	f023 0307 	bic.w	r3, r3, #7
 80058b6:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80058b8:	69bb      	ldr	r3, [r7, #24]
 80058ba:	f003 0307 	and.w	r3, r3, #7
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d00b      	beq.n	80058da <prvInitialiseNewTask+0x5a>
	__asm volatile
 80058c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058c6:	f383 8811 	msr	BASEPRI, r3
 80058ca:	f3bf 8f6f 	isb	sy
 80058ce:	f3bf 8f4f 	dsb	sy
 80058d2:	617b      	str	r3, [r7, #20]
}
 80058d4:	bf00      	nop
 80058d6:	bf00      	nop
 80058d8:	e7fd      	b.n	80058d6 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80058da:	68bb      	ldr	r3, [r7, #8]
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d01f      	beq.n	8005920 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80058e0:	2300      	movs	r3, #0
 80058e2:	61fb      	str	r3, [r7, #28]
 80058e4:	e012      	b.n	800590c <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80058e6:	68ba      	ldr	r2, [r7, #8]
 80058e8:	69fb      	ldr	r3, [r7, #28]
 80058ea:	4413      	add	r3, r2
 80058ec:	7819      	ldrb	r1, [r3, #0]
 80058ee:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80058f0:	69fb      	ldr	r3, [r7, #28]
 80058f2:	4413      	add	r3, r2
 80058f4:	3334      	adds	r3, #52	@ 0x34
 80058f6:	460a      	mov	r2, r1
 80058f8:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80058fa:	68ba      	ldr	r2, [r7, #8]
 80058fc:	69fb      	ldr	r3, [r7, #28]
 80058fe:	4413      	add	r3, r2
 8005900:	781b      	ldrb	r3, [r3, #0]
 8005902:	2b00      	cmp	r3, #0
 8005904:	d006      	beq.n	8005914 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005906:	69fb      	ldr	r3, [r7, #28]
 8005908:	3301      	adds	r3, #1
 800590a:	61fb      	str	r3, [r7, #28]
 800590c:	69fb      	ldr	r3, [r7, #28]
 800590e:	2b0f      	cmp	r3, #15
 8005910:	d9e9      	bls.n	80058e6 <prvInitialiseNewTask+0x66>
 8005912:	e000      	b.n	8005916 <prvInitialiseNewTask+0x96>
			{
				break;
 8005914:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005916:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005918:	2200      	movs	r2, #0
 800591a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800591e:	e003      	b.n	8005928 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8005920:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005922:	2200      	movs	r2, #0
 8005924:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005928:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800592a:	2b37      	cmp	r3, #55	@ 0x37
 800592c:	d901      	bls.n	8005932 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800592e:	2337      	movs	r3, #55	@ 0x37
 8005930:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005932:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005934:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005936:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005938:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800593a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800593c:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800593e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005940:	2200      	movs	r2, #0
 8005942:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005944:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005946:	3304      	adds	r3, #4
 8005948:	4618      	mov	r0, r3
 800594a:	f7ff f965 	bl	8004c18 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800594e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005950:	3318      	adds	r3, #24
 8005952:	4618      	mov	r0, r3
 8005954:	f7ff f960 	bl	8004c18 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005958:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800595a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800595c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800595e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005960:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8005964:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005966:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005968:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800596a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800596c:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800596e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005970:	2200      	movs	r2, #0
 8005972:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005976:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005978:	2200      	movs	r2, #0
 800597a:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800597e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005980:	3354      	adds	r3, #84	@ 0x54
 8005982:	224c      	movs	r2, #76	@ 0x4c
 8005984:	2100      	movs	r1, #0
 8005986:	4618      	mov	r0, r3
 8005988:	f002 fe3c 	bl	8008604 <memset>
 800598c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800598e:	4a0d      	ldr	r2, [pc, #52]	@ (80059c4 <prvInitialiseNewTask+0x144>)
 8005990:	659a      	str	r2, [r3, #88]	@ 0x58
 8005992:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005994:	4a0c      	ldr	r2, [pc, #48]	@ (80059c8 <prvInitialiseNewTask+0x148>)
 8005996:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005998:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800599a:	4a0c      	ldr	r2, [pc, #48]	@ (80059cc <prvInitialiseNewTask+0x14c>)
 800599c:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800599e:	683a      	ldr	r2, [r7, #0]
 80059a0:	68f9      	ldr	r1, [r7, #12]
 80059a2:	69b8      	ldr	r0, [r7, #24]
 80059a4:	f001 f95a 	bl	8006c5c <pxPortInitialiseStack>
 80059a8:	4602      	mov	r2, r0
 80059aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059ac:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80059ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d002      	beq.n	80059ba <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80059b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80059b6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80059b8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80059ba:	bf00      	nop
 80059bc:	3720      	adds	r7, #32
 80059be:	46bd      	mov	sp, r7
 80059c0:	bd80      	pop	{r7, pc}
 80059c2:	bf00      	nop
 80059c4:	20004d24 	.word	0x20004d24
 80059c8:	20004d8c 	.word	0x20004d8c
 80059cc:	20004df4 	.word	0x20004df4

080059d0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80059d0:	b580      	push	{r7, lr}
 80059d2:	b082      	sub	sp, #8
 80059d4:	af00      	add	r7, sp, #0
 80059d6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80059d8:	f001 fa6e 	bl	8006eb8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80059dc:	4b2d      	ldr	r3, [pc, #180]	@ (8005a94 <prvAddNewTaskToReadyList+0xc4>)
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	3301      	adds	r3, #1
 80059e2:	4a2c      	ldr	r2, [pc, #176]	@ (8005a94 <prvAddNewTaskToReadyList+0xc4>)
 80059e4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80059e6:	4b2c      	ldr	r3, [pc, #176]	@ (8005a98 <prvAddNewTaskToReadyList+0xc8>)
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d109      	bne.n	8005a02 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80059ee:	4a2a      	ldr	r2, [pc, #168]	@ (8005a98 <prvAddNewTaskToReadyList+0xc8>)
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80059f4:	4b27      	ldr	r3, [pc, #156]	@ (8005a94 <prvAddNewTaskToReadyList+0xc4>)
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	2b01      	cmp	r3, #1
 80059fa:	d110      	bne.n	8005a1e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80059fc:	f000 fc2e 	bl	800625c <prvInitialiseTaskLists>
 8005a00:	e00d      	b.n	8005a1e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005a02:	4b26      	ldr	r3, [pc, #152]	@ (8005a9c <prvAddNewTaskToReadyList+0xcc>)
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d109      	bne.n	8005a1e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005a0a:	4b23      	ldr	r3, [pc, #140]	@ (8005a98 <prvAddNewTaskToReadyList+0xc8>)
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a14:	429a      	cmp	r2, r3
 8005a16:	d802      	bhi.n	8005a1e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005a18:	4a1f      	ldr	r2, [pc, #124]	@ (8005a98 <prvAddNewTaskToReadyList+0xc8>)
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005a1e:	4b20      	ldr	r3, [pc, #128]	@ (8005aa0 <prvAddNewTaskToReadyList+0xd0>)
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	3301      	adds	r3, #1
 8005a24:	4a1e      	ldr	r2, [pc, #120]	@ (8005aa0 <prvAddNewTaskToReadyList+0xd0>)
 8005a26:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8005a28:	4b1d      	ldr	r3, [pc, #116]	@ (8005aa0 <prvAddNewTaskToReadyList+0xd0>)
 8005a2a:	681a      	ldr	r2, [r3, #0]
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005a34:	4b1b      	ldr	r3, [pc, #108]	@ (8005aa4 <prvAddNewTaskToReadyList+0xd4>)
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	429a      	cmp	r2, r3
 8005a3a:	d903      	bls.n	8005a44 <prvAddNewTaskToReadyList+0x74>
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a40:	4a18      	ldr	r2, [pc, #96]	@ (8005aa4 <prvAddNewTaskToReadyList+0xd4>)
 8005a42:	6013      	str	r3, [r2, #0]
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005a48:	4613      	mov	r3, r2
 8005a4a:	009b      	lsls	r3, r3, #2
 8005a4c:	4413      	add	r3, r2
 8005a4e:	009b      	lsls	r3, r3, #2
 8005a50:	4a15      	ldr	r2, [pc, #84]	@ (8005aa8 <prvAddNewTaskToReadyList+0xd8>)
 8005a52:	441a      	add	r2, r3
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	3304      	adds	r3, #4
 8005a58:	4619      	mov	r1, r3
 8005a5a:	4610      	mov	r0, r2
 8005a5c:	f7ff f8e9 	bl	8004c32 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005a60:	f001 fa5c 	bl	8006f1c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005a64:	4b0d      	ldr	r3, [pc, #52]	@ (8005a9c <prvAddNewTaskToReadyList+0xcc>)
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d00e      	beq.n	8005a8a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005a6c:	4b0a      	ldr	r3, [pc, #40]	@ (8005a98 <prvAddNewTaskToReadyList+0xc8>)
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a76:	429a      	cmp	r2, r3
 8005a78:	d207      	bcs.n	8005a8a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005a7a:	4b0c      	ldr	r3, [pc, #48]	@ (8005aac <prvAddNewTaskToReadyList+0xdc>)
 8005a7c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005a80:	601a      	str	r2, [r3, #0]
 8005a82:	f3bf 8f4f 	dsb	sy
 8005a86:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005a8a:	bf00      	nop
 8005a8c:	3708      	adds	r7, #8
 8005a8e:	46bd      	mov	sp, r7
 8005a90:	bd80      	pop	{r7, pc}
 8005a92:	bf00      	nop
 8005a94:	20000fa4 	.word	0x20000fa4
 8005a98:	20000ad0 	.word	0x20000ad0
 8005a9c:	20000fb0 	.word	0x20000fb0
 8005aa0:	20000fc0 	.word	0x20000fc0
 8005aa4:	20000fac 	.word	0x20000fac
 8005aa8:	20000ad4 	.word	0x20000ad4
 8005aac:	e000ed04 	.word	0xe000ed04

08005ab0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005ab0:	b580      	push	{r7, lr}
 8005ab2:	b084      	sub	sp, #16
 8005ab4:	af00      	add	r7, sp, #0
 8005ab6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005ab8:	2300      	movs	r3, #0
 8005aba:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d018      	beq.n	8005af4 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005ac2:	4b14      	ldr	r3, [pc, #80]	@ (8005b14 <vTaskDelay+0x64>)
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d00b      	beq.n	8005ae2 <vTaskDelay+0x32>
	__asm volatile
 8005aca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ace:	f383 8811 	msr	BASEPRI, r3
 8005ad2:	f3bf 8f6f 	isb	sy
 8005ad6:	f3bf 8f4f 	dsb	sy
 8005ada:	60bb      	str	r3, [r7, #8]
}
 8005adc:	bf00      	nop
 8005ade:	bf00      	nop
 8005ae0:	e7fd      	b.n	8005ade <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8005ae2:	f000 f88b 	bl	8005bfc <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005ae6:	2100      	movs	r1, #0
 8005ae8:	6878      	ldr	r0, [r7, #4]
 8005aea:	f000 fd09 	bl	8006500 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005aee:	f000 f893 	bl	8005c18 <xTaskResumeAll>
 8005af2:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d107      	bne.n	8005b0a <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8005afa:	4b07      	ldr	r3, [pc, #28]	@ (8005b18 <vTaskDelay+0x68>)
 8005afc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005b00:	601a      	str	r2, [r3, #0]
 8005b02:	f3bf 8f4f 	dsb	sy
 8005b06:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005b0a:	bf00      	nop
 8005b0c:	3710      	adds	r7, #16
 8005b0e:	46bd      	mov	sp, r7
 8005b10:	bd80      	pop	{r7, pc}
 8005b12:	bf00      	nop
 8005b14:	20000fcc 	.word	0x20000fcc
 8005b18:	e000ed04 	.word	0xe000ed04

08005b1c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005b1c:	b580      	push	{r7, lr}
 8005b1e:	b08a      	sub	sp, #40	@ 0x28
 8005b20:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005b22:	2300      	movs	r3, #0
 8005b24:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005b26:	2300      	movs	r3, #0
 8005b28:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005b2a:	463a      	mov	r2, r7
 8005b2c:	1d39      	adds	r1, r7, #4
 8005b2e:	f107 0308 	add.w	r3, r7, #8
 8005b32:	4618      	mov	r0, r3
 8005b34:	f7ff f81c 	bl	8004b70 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005b38:	6839      	ldr	r1, [r7, #0]
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	68ba      	ldr	r2, [r7, #8]
 8005b3e:	9202      	str	r2, [sp, #8]
 8005b40:	9301      	str	r3, [sp, #4]
 8005b42:	2300      	movs	r3, #0
 8005b44:	9300      	str	r3, [sp, #0]
 8005b46:	2300      	movs	r3, #0
 8005b48:	460a      	mov	r2, r1
 8005b4a:	4924      	ldr	r1, [pc, #144]	@ (8005bdc <vTaskStartScheduler+0xc0>)
 8005b4c:	4824      	ldr	r0, [pc, #144]	@ (8005be0 <vTaskStartScheduler+0xc4>)
 8005b4e:	f7ff fdf1 	bl	8005734 <xTaskCreateStatic>
 8005b52:	4603      	mov	r3, r0
 8005b54:	4a23      	ldr	r2, [pc, #140]	@ (8005be4 <vTaskStartScheduler+0xc8>)
 8005b56:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005b58:	4b22      	ldr	r3, [pc, #136]	@ (8005be4 <vTaskStartScheduler+0xc8>)
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	d002      	beq.n	8005b66 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005b60:	2301      	movs	r3, #1
 8005b62:	617b      	str	r3, [r7, #20]
 8005b64:	e001      	b.n	8005b6a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005b66:	2300      	movs	r3, #0
 8005b68:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8005b6a:	697b      	ldr	r3, [r7, #20]
 8005b6c:	2b01      	cmp	r3, #1
 8005b6e:	d102      	bne.n	8005b76 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8005b70:	f000 fd1a 	bl	80065a8 <xTimerCreateTimerTask>
 8005b74:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005b76:	697b      	ldr	r3, [r7, #20]
 8005b78:	2b01      	cmp	r3, #1
 8005b7a:	d11b      	bne.n	8005bb4 <vTaskStartScheduler+0x98>
	__asm volatile
 8005b7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b80:	f383 8811 	msr	BASEPRI, r3
 8005b84:	f3bf 8f6f 	isb	sy
 8005b88:	f3bf 8f4f 	dsb	sy
 8005b8c:	613b      	str	r3, [r7, #16]
}
 8005b8e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005b90:	4b15      	ldr	r3, [pc, #84]	@ (8005be8 <vTaskStartScheduler+0xcc>)
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	3354      	adds	r3, #84	@ 0x54
 8005b96:	4a15      	ldr	r2, [pc, #84]	@ (8005bec <vTaskStartScheduler+0xd0>)
 8005b98:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005b9a:	4b15      	ldr	r3, [pc, #84]	@ (8005bf0 <vTaskStartScheduler+0xd4>)
 8005b9c:	f04f 32ff 	mov.w	r2, #4294967295
 8005ba0:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005ba2:	4b14      	ldr	r3, [pc, #80]	@ (8005bf4 <vTaskStartScheduler+0xd8>)
 8005ba4:	2201      	movs	r2, #1
 8005ba6:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005ba8:	4b13      	ldr	r3, [pc, #76]	@ (8005bf8 <vTaskStartScheduler+0xdc>)
 8005baa:	2200      	movs	r2, #0
 8005bac:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005bae:	f001 f8df 	bl	8006d70 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005bb2:	e00f      	b.n	8005bd4 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005bb4:	697b      	ldr	r3, [r7, #20]
 8005bb6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005bba:	d10b      	bne.n	8005bd4 <vTaskStartScheduler+0xb8>
	__asm volatile
 8005bbc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bc0:	f383 8811 	msr	BASEPRI, r3
 8005bc4:	f3bf 8f6f 	isb	sy
 8005bc8:	f3bf 8f4f 	dsb	sy
 8005bcc:	60fb      	str	r3, [r7, #12]
}
 8005bce:	bf00      	nop
 8005bd0:	bf00      	nop
 8005bd2:	e7fd      	b.n	8005bd0 <vTaskStartScheduler+0xb4>
}
 8005bd4:	bf00      	nop
 8005bd6:	3718      	adds	r7, #24
 8005bd8:	46bd      	mov	sp, r7
 8005bda:	bd80      	pop	{r7, pc}
 8005bdc:	0800bd94 	.word	0x0800bd94
 8005be0:	0800622d 	.word	0x0800622d
 8005be4:	20000fc8 	.word	0x20000fc8
 8005be8:	20000ad0 	.word	0x20000ad0
 8005bec:	2000001c 	.word	0x2000001c
 8005bf0:	20000fc4 	.word	0x20000fc4
 8005bf4:	20000fb0 	.word	0x20000fb0
 8005bf8:	20000fa8 	.word	0x20000fa8

08005bfc <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005bfc:	b480      	push	{r7}
 8005bfe:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8005c00:	4b04      	ldr	r3, [pc, #16]	@ (8005c14 <vTaskSuspendAll+0x18>)
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	3301      	adds	r3, #1
 8005c06:	4a03      	ldr	r2, [pc, #12]	@ (8005c14 <vTaskSuspendAll+0x18>)
 8005c08:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8005c0a:	bf00      	nop
 8005c0c:	46bd      	mov	sp, r7
 8005c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c12:	4770      	bx	lr
 8005c14:	20000fcc 	.word	0x20000fcc

08005c18 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005c18:	b580      	push	{r7, lr}
 8005c1a:	b084      	sub	sp, #16
 8005c1c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005c1e:	2300      	movs	r3, #0
 8005c20:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005c22:	2300      	movs	r3, #0
 8005c24:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005c26:	4b42      	ldr	r3, [pc, #264]	@ (8005d30 <xTaskResumeAll+0x118>)
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d10b      	bne.n	8005c46 <xTaskResumeAll+0x2e>
	__asm volatile
 8005c2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c32:	f383 8811 	msr	BASEPRI, r3
 8005c36:	f3bf 8f6f 	isb	sy
 8005c3a:	f3bf 8f4f 	dsb	sy
 8005c3e:	603b      	str	r3, [r7, #0]
}
 8005c40:	bf00      	nop
 8005c42:	bf00      	nop
 8005c44:	e7fd      	b.n	8005c42 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005c46:	f001 f937 	bl	8006eb8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005c4a:	4b39      	ldr	r3, [pc, #228]	@ (8005d30 <xTaskResumeAll+0x118>)
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	3b01      	subs	r3, #1
 8005c50:	4a37      	ldr	r2, [pc, #220]	@ (8005d30 <xTaskResumeAll+0x118>)
 8005c52:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005c54:	4b36      	ldr	r3, [pc, #216]	@ (8005d30 <xTaskResumeAll+0x118>)
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d162      	bne.n	8005d22 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005c5c:	4b35      	ldr	r3, [pc, #212]	@ (8005d34 <xTaskResumeAll+0x11c>)
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d05e      	beq.n	8005d22 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005c64:	e02f      	b.n	8005cc6 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005c66:	4b34      	ldr	r3, [pc, #208]	@ (8005d38 <xTaskResumeAll+0x120>)
 8005c68:	68db      	ldr	r3, [r3, #12]
 8005c6a:	68db      	ldr	r3, [r3, #12]
 8005c6c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	3318      	adds	r3, #24
 8005c72:	4618      	mov	r0, r3
 8005c74:	f7ff f83a 	bl	8004cec <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	3304      	adds	r3, #4
 8005c7c:	4618      	mov	r0, r3
 8005c7e:	f7ff f835 	bl	8004cec <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c86:	4b2d      	ldr	r3, [pc, #180]	@ (8005d3c <xTaskResumeAll+0x124>)
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	429a      	cmp	r2, r3
 8005c8c:	d903      	bls.n	8005c96 <xTaskResumeAll+0x7e>
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c92:	4a2a      	ldr	r2, [pc, #168]	@ (8005d3c <xTaskResumeAll+0x124>)
 8005c94:	6013      	str	r3, [r2, #0]
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c9a:	4613      	mov	r3, r2
 8005c9c:	009b      	lsls	r3, r3, #2
 8005c9e:	4413      	add	r3, r2
 8005ca0:	009b      	lsls	r3, r3, #2
 8005ca2:	4a27      	ldr	r2, [pc, #156]	@ (8005d40 <xTaskResumeAll+0x128>)
 8005ca4:	441a      	add	r2, r3
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	3304      	adds	r3, #4
 8005caa:	4619      	mov	r1, r3
 8005cac:	4610      	mov	r0, r2
 8005cae:	f7fe ffc0 	bl	8004c32 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005cb6:	4b23      	ldr	r3, [pc, #140]	@ (8005d44 <xTaskResumeAll+0x12c>)
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005cbc:	429a      	cmp	r2, r3
 8005cbe:	d302      	bcc.n	8005cc6 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8005cc0:	4b21      	ldr	r3, [pc, #132]	@ (8005d48 <xTaskResumeAll+0x130>)
 8005cc2:	2201      	movs	r2, #1
 8005cc4:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005cc6:	4b1c      	ldr	r3, [pc, #112]	@ (8005d38 <xTaskResumeAll+0x120>)
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d1cb      	bne.n	8005c66 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	d001      	beq.n	8005cd8 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005cd4:	f000 fb66 	bl	80063a4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005cd8:	4b1c      	ldr	r3, [pc, #112]	@ (8005d4c <xTaskResumeAll+0x134>)
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	d010      	beq.n	8005d06 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005ce4:	f000 f846 	bl	8005d74 <xTaskIncrementTick>
 8005ce8:	4603      	mov	r3, r0
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d002      	beq.n	8005cf4 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8005cee:	4b16      	ldr	r3, [pc, #88]	@ (8005d48 <xTaskResumeAll+0x130>)
 8005cf0:	2201      	movs	r2, #1
 8005cf2:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	3b01      	subs	r3, #1
 8005cf8:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d1f1      	bne.n	8005ce4 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8005d00:	4b12      	ldr	r3, [pc, #72]	@ (8005d4c <xTaskResumeAll+0x134>)
 8005d02:	2200      	movs	r2, #0
 8005d04:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005d06:	4b10      	ldr	r3, [pc, #64]	@ (8005d48 <xTaskResumeAll+0x130>)
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d009      	beq.n	8005d22 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005d0e:	2301      	movs	r3, #1
 8005d10:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005d12:	4b0f      	ldr	r3, [pc, #60]	@ (8005d50 <xTaskResumeAll+0x138>)
 8005d14:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005d18:	601a      	str	r2, [r3, #0]
 8005d1a:	f3bf 8f4f 	dsb	sy
 8005d1e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005d22:	f001 f8fb 	bl	8006f1c <vPortExitCritical>

	return xAlreadyYielded;
 8005d26:	68bb      	ldr	r3, [r7, #8]
}
 8005d28:	4618      	mov	r0, r3
 8005d2a:	3710      	adds	r7, #16
 8005d2c:	46bd      	mov	sp, r7
 8005d2e:	bd80      	pop	{r7, pc}
 8005d30:	20000fcc 	.word	0x20000fcc
 8005d34:	20000fa4 	.word	0x20000fa4
 8005d38:	20000f64 	.word	0x20000f64
 8005d3c:	20000fac 	.word	0x20000fac
 8005d40:	20000ad4 	.word	0x20000ad4
 8005d44:	20000ad0 	.word	0x20000ad0
 8005d48:	20000fb8 	.word	0x20000fb8
 8005d4c:	20000fb4 	.word	0x20000fb4
 8005d50:	e000ed04 	.word	0xe000ed04

08005d54 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8005d54:	b480      	push	{r7}
 8005d56:	b083      	sub	sp, #12
 8005d58:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8005d5a:	4b05      	ldr	r3, [pc, #20]	@ (8005d70 <xTaskGetTickCount+0x1c>)
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8005d60:	687b      	ldr	r3, [r7, #4]
}
 8005d62:	4618      	mov	r0, r3
 8005d64:	370c      	adds	r7, #12
 8005d66:	46bd      	mov	sp, r7
 8005d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d6c:	4770      	bx	lr
 8005d6e:	bf00      	nop
 8005d70:	20000fa8 	.word	0x20000fa8

08005d74 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005d74:	b580      	push	{r7, lr}
 8005d76:	b086      	sub	sp, #24
 8005d78:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005d7a:	2300      	movs	r3, #0
 8005d7c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005d7e:	4b4f      	ldr	r3, [pc, #316]	@ (8005ebc <xTaskIncrementTick+0x148>)
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	f040 8090 	bne.w	8005ea8 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005d88:	4b4d      	ldr	r3, [pc, #308]	@ (8005ec0 <xTaskIncrementTick+0x14c>)
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	3301      	adds	r3, #1
 8005d8e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005d90:	4a4b      	ldr	r2, [pc, #300]	@ (8005ec0 <xTaskIncrementTick+0x14c>)
 8005d92:	693b      	ldr	r3, [r7, #16]
 8005d94:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005d96:	693b      	ldr	r3, [r7, #16]
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d121      	bne.n	8005de0 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8005d9c:	4b49      	ldr	r3, [pc, #292]	@ (8005ec4 <xTaskIncrementTick+0x150>)
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d00b      	beq.n	8005dbe <xTaskIncrementTick+0x4a>
	__asm volatile
 8005da6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005daa:	f383 8811 	msr	BASEPRI, r3
 8005dae:	f3bf 8f6f 	isb	sy
 8005db2:	f3bf 8f4f 	dsb	sy
 8005db6:	603b      	str	r3, [r7, #0]
}
 8005db8:	bf00      	nop
 8005dba:	bf00      	nop
 8005dbc:	e7fd      	b.n	8005dba <xTaskIncrementTick+0x46>
 8005dbe:	4b41      	ldr	r3, [pc, #260]	@ (8005ec4 <xTaskIncrementTick+0x150>)
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	60fb      	str	r3, [r7, #12]
 8005dc4:	4b40      	ldr	r3, [pc, #256]	@ (8005ec8 <xTaskIncrementTick+0x154>)
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	4a3e      	ldr	r2, [pc, #248]	@ (8005ec4 <xTaskIncrementTick+0x150>)
 8005dca:	6013      	str	r3, [r2, #0]
 8005dcc:	4a3e      	ldr	r2, [pc, #248]	@ (8005ec8 <xTaskIncrementTick+0x154>)
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	6013      	str	r3, [r2, #0]
 8005dd2:	4b3e      	ldr	r3, [pc, #248]	@ (8005ecc <xTaskIncrementTick+0x158>)
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	3301      	adds	r3, #1
 8005dd8:	4a3c      	ldr	r2, [pc, #240]	@ (8005ecc <xTaskIncrementTick+0x158>)
 8005dda:	6013      	str	r3, [r2, #0]
 8005ddc:	f000 fae2 	bl	80063a4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005de0:	4b3b      	ldr	r3, [pc, #236]	@ (8005ed0 <xTaskIncrementTick+0x15c>)
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	693a      	ldr	r2, [r7, #16]
 8005de6:	429a      	cmp	r2, r3
 8005de8:	d349      	bcc.n	8005e7e <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005dea:	4b36      	ldr	r3, [pc, #216]	@ (8005ec4 <xTaskIncrementTick+0x150>)
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	d104      	bne.n	8005dfe <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005df4:	4b36      	ldr	r3, [pc, #216]	@ (8005ed0 <xTaskIncrementTick+0x15c>)
 8005df6:	f04f 32ff 	mov.w	r2, #4294967295
 8005dfa:	601a      	str	r2, [r3, #0]
					break;
 8005dfc:	e03f      	b.n	8005e7e <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005dfe:	4b31      	ldr	r3, [pc, #196]	@ (8005ec4 <xTaskIncrementTick+0x150>)
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	68db      	ldr	r3, [r3, #12]
 8005e04:	68db      	ldr	r3, [r3, #12]
 8005e06:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005e08:	68bb      	ldr	r3, [r7, #8]
 8005e0a:	685b      	ldr	r3, [r3, #4]
 8005e0c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005e0e:	693a      	ldr	r2, [r7, #16]
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	429a      	cmp	r2, r3
 8005e14:	d203      	bcs.n	8005e1e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005e16:	4a2e      	ldr	r2, [pc, #184]	@ (8005ed0 <xTaskIncrementTick+0x15c>)
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8005e1c:	e02f      	b.n	8005e7e <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005e1e:	68bb      	ldr	r3, [r7, #8]
 8005e20:	3304      	adds	r3, #4
 8005e22:	4618      	mov	r0, r3
 8005e24:	f7fe ff62 	bl	8004cec <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005e28:	68bb      	ldr	r3, [r7, #8]
 8005e2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d004      	beq.n	8005e3a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005e30:	68bb      	ldr	r3, [r7, #8]
 8005e32:	3318      	adds	r3, #24
 8005e34:	4618      	mov	r0, r3
 8005e36:	f7fe ff59 	bl	8004cec <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005e3a:	68bb      	ldr	r3, [r7, #8]
 8005e3c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e3e:	4b25      	ldr	r3, [pc, #148]	@ (8005ed4 <xTaskIncrementTick+0x160>)
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	429a      	cmp	r2, r3
 8005e44:	d903      	bls.n	8005e4e <xTaskIncrementTick+0xda>
 8005e46:	68bb      	ldr	r3, [r7, #8]
 8005e48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e4a:	4a22      	ldr	r2, [pc, #136]	@ (8005ed4 <xTaskIncrementTick+0x160>)
 8005e4c:	6013      	str	r3, [r2, #0]
 8005e4e:	68bb      	ldr	r3, [r7, #8]
 8005e50:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e52:	4613      	mov	r3, r2
 8005e54:	009b      	lsls	r3, r3, #2
 8005e56:	4413      	add	r3, r2
 8005e58:	009b      	lsls	r3, r3, #2
 8005e5a:	4a1f      	ldr	r2, [pc, #124]	@ (8005ed8 <xTaskIncrementTick+0x164>)
 8005e5c:	441a      	add	r2, r3
 8005e5e:	68bb      	ldr	r3, [r7, #8]
 8005e60:	3304      	adds	r3, #4
 8005e62:	4619      	mov	r1, r3
 8005e64:	4610      	mov	r0, r2
 8005e66:	f7fe fee4 	bl	8004c32 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005e6a:	68bb      	ldr	r3, [r7, #8]
 8005e6c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e6e:	4b1b      	ldr	r3, [pc, #108]	@ (8005edc <xTaskIncrementTick+0x168>)
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e74:	429a      	cmp	r2, r3
 8005e76:	d3b8      	bcc.n	8005dea <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8005e78:	2301      	movs	r3, #1
 8005e7a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005e7c:	e7b5      	b.n	8005dea <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005e7e:	4b17      	ldr	r3, [pc, #92]	@ (8005edc <xTaskIncrementTick+0x168>)
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e84:	4914      	ldr	r1, [pc, #80]	@ (8005ed8 <xTaskIncrementTick+0x164>)
 8005e86:	4613      	mov	r3, r2
 8005e88:	009b      	lsls	r3, r3, #2
 8005e8a:	4413      	add	r3, r2
 8005e8c:	009b      	lsls	r3, r3, #2
 8005e8e:	440b      	add	r3, r1
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	2b01      	cmp	r3, #1
 8005e94:	d901      	bls.n	8005e9a <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8005e96:	2301      	movs	r3, #1
 8005e98:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8005e9a:	4b11      	ldr	r3, [pc, #68]	@ (8005ee0 <xTaskIncrementTick+0x16c>)
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d007      	beq.n	8005eb2 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8005ea2:	2301      	movs	r3, #1
 8005ea4:	617b      	str	r3, [r7, #20]
 8005ea6:	e004      	b.n	8005eb2 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8005ea8:	4b0e      	ldr	r3, [pc, #56]	@ (8005ee4 <xTaskIncrementTick+0x170>)
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	3301      	adds	r3, #1
 8005eae:	4a0d      	ldr	r2, [pc, #52]	@ (8005ee4 <xTaskIncrementTick+0x170>)
 8005eb0:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8005eb2:	697b      	ldr	r3, [r7, #20]
}
 8005eb4:	4618      	mov	r0, r3
 8005eb6:	3718      	adds	r7, #24
 8005eb8:	46bd      	mov	sp, r7
 8005eba:	bd80      	pop	{r7, pc}
 8005ebc:	20000fcc 	.word	0x20000fcc
 8005ec0:	20000fa8 	.word	0x20000fa8
 8005ec4:	20000f5c 	.word	0x20000f5c
 8005ec8:	20000f60 	.word	0x20000f60
 8005ecc:	20000fbc 	.word	0x20000fbc
 8005ed0:	20000fc4 	.word	0x20000fc4
 8005ed4:	20000fac 	.word	0x20000fac
 8005ed8:	20000ad4 	.word	0x20000ad4
 8005edc:	20000ad0 	.word	0x20000ad0
 8005ee0:	20000fb8 	.word	0x20000fb8
 8005ee4:	20000fb4 	.word	0x20000fb4

08005ee8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005ee8:	b480      	push	{r7}
 8005eea:	b085      	sub	sp, #20
 8005eec:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005eee:	4b2b      	ldr	r3, [pc, #172]	@ (8005f9c <vTaskSwitchContext+0xb4>)
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d003      	beq.n	8005efe <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005ef6:	4b2a      	ldr	r3, [pc, #168]	@ (8005fa0 <vTaskSwitchContext+0xb8>)
 8005ef8:	2201      	movs	r2, #1
 8005efa:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005efc:	e047      	b.n	8005f8e <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8005efe:	4b28      	ldr	r3, [pc, #160]	@ (8005fa0 <vTaskSwitchContext+0xb8>)
 8005f00:	2200      	movs	r2, #0
 8005f02:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005f04:	4b27      	ldr	r3, [pc, #156]	@ (8005fa4 <vTaskSwitchContext+0xbc>)
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	60fb      	str	r3, [r7, #12]
 8005f0a:	e011      	b.n	8005f30 <vTaskSwitchContext+0x48>
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d10b      	bne.n	8005f2a <vTaskSwitchContext+0x42>
	__asm volatile
 8005f12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f16:	f383 8811 	msr	BASEPRI, r3
 8005f1a:	f3bf 8f6f 	isb	sy
 8005f1e:	f3bf 8f4f 	dsb	sy
 8005f22:	607b      	str	r3, [r7, #4]
}
 8005f24:	bf00      	nop
 8005f26:	bf00      	nop
 8005f28:	e7fd      	b.n	8005f26 <vTaskSwitchContext+0x3e>
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	3b01      	subs	r3, #1
 8005f2e:	60fb      	str	r3, [r7, #12]
 8005f30:	491d      	ldr	r1, [pc, #116]	@ (8005fa8 <vTaskSwitchContext+0xc0>)
 8005f32:	68fa      	ldr	r2, [r7, #12]
 8005f34:	4613      	mov	r3, r2
 8005f36:	009b      	lsls	r3, r3, #2
 8005f38:	4413      	add	r3, r2
 8005f3a:	009b      	lsls	r3, r3, #2
 8005f3c:	440b      	add	r3, r1
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d0e3      	beq.n	8005f0c <vTaskSwitchContext+0x24>
 8005f44:	68fa      	ldr	r2, [r7, #12]
 8005f46:	4613      	mov	r3, r2
 8005f48:	009b      	lsls	r3, r3, #2
 8005f4a:	4413      	add	r3, r2
 8005f4c:	009b      	lsls	r3, r3, #2
 8005f4e:	4a16      	ldr	r2, [pc, #88]	@ (8005fa8 <vTaskSwitchContext+0xc0>)
 8005f50:	4413      	add	r3, r2
 8005f52:	60bb      	str	r3, [r7, #8]
 8005f54:	68bb      	ldr	r3, [r7, #8]
 8005f56:	685b      	ldr	r3, [r3, #4]
 8005f58:	685a      	ldr	r2, [r3, #4]
 8005f5a:	68bb      	ldr	r3, [r7, #8]
 8005f5c:	605a      	str	r2, [r3, #4]
 8005f5e:	68bb      	ldr	r3, [r7, #8]
 8005f60:	685a      	ldr	r2, [r3, #4]
 8005f62:	68bb      	ldr	r3, [r7, #8]
 8005f64:	3308      	adds	r3, #8
 8005f66:	429a      	cmp	r2, r3
 8005f68:	d104      	bne.n	8005f74 <vTaskSwitchContext+0x8c>
 8005f6a:	68bb      	ldr	r3, [r7, #8]
 8005f6c:	685b      	ldr	r3, [r3, #4]
 8005f6e:	685a      	ldr	r2, [r3, #4]
 8005f70:	68bb      	ldr	r3, [r7, #8]
 8005f72:	605a      	str	r2, [r3, #4]
 8005f74:	68bb      	ldr	r3, [r7, #8]
 8005f76:	685b      	ldr	r3, [r3, #4]
 8005f78:	68db      	ldr	r3, [r3, #12]
 8005f7a:	4a0c      	ldr	r2, [pc, #48]	@ (8005fac <vTaskSwitchContext+0xc4>)
 8005f7c:	6013      	str	r3, [r2, #0]
 8005f7e:	4a09      	ldr	r2, [pc, #36]	@ (8005fa4 <vTaskSwitchContext+0xbc>)
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005f84:	4b09      	ldr	r3, [pc, #36]	@ (8005fac <vTaskSwitchContext+0xc4>)
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	3354      	adds	r3, #84	@ 0x54
 8005f8a:	4a09      	ldr	r2, [pc, #36]	@ (8005fb0 <vTaskSwitchContext+0xc8>)
 8005f8c:	6013      	str	r3, [r2, #0]
}
 8005f8e:	bf00      	nop
 8005f90:	3714      	adds	r7, #20
 8005f92:	46bd      	mov	sp, r7
 8005f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f98:	4770      	bx	lr
 8005f9a:	bf00      	nop
 8005f9c:	20000fcc 	.word	0x20000fcc
 8005fa0:	20000fb8 	.word	0x20000fb8
 8005fa4:	20000fac 	.word	0x20000fac
 8005fa8:	20000ad4 	.word	0x20000ad4
 8005fac:	20000ad0 	.word	0x20000ad0
 8005fb0:	2000001c 	.word	0x2000001c

08005fb4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8005fb4:	b580      	push	{r7, lr}
 8005fb6:	b084      	sub	sp, #16
 8005fb8:	af00      	add	r7, sp, #0
 8005fba:	6078      	str	r0, [r7, #4]
 8005fbc:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	d10b      	bne.n	8005fdc <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8005fc4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005fc8:	f383 8811 	msr	BASEPRI, r3
 8005fcc:	f3bf 8f6f 	isb	sy
 8005fd0:	f3bf 8f4f 	dsb	sy
 8005fd4:	60fb      	str	r3, [r7, #12]
}
 8005fd6:	bf00      	nop
 8005fd8:	bf00      	nop
 8005fda:	e7fd      	b.n	8005fd8 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005fdc:	4b07      	ldr	r3, [pc, #28]	@ (8005ffc <vTaskPlaceOnEventList+0x48>)
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	3318      	adds	r3, #24
 8005fe2:	4619      	mov	r1, r3
 8005fe4:	6878      	ldr	r0, [r7, #4]
 8005fe6:	f7fe fe48 	bl	8004c7a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005fea:	2101      	movs	r1, #1
 8005fec:	6838      	ldr	r0, [r7, #0]
 8005fee:	f000 fa87 	bl	8006500 <prvAddCurrentTaskToDelayedList>
}
 8005ff2:	bf00      	nop
 8005ff4:	3710      	adds	r7, #16
 8005ff6:	46bd      	mov	sp, r7
 8005ff8:	bd80      	pop	{r7, pc}
 8005ffa:	bf00      	nop
 8005ffc:	20000ad0 	.word	0x20000ad0

08006000 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006000:	b580      	push	{r7, lr}
 8006002:	b086      	sub	sp, #24
 8006004:	af00      	add	r7, sp, #0
 8006006:	60f8      	str	r0, [r7, #12]
 8006008:	60b9      	str	r1, [r7, #8]
 800600a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	2b00      	cmp	r3, #0
 8006010:	d10b      	bne.n	800602a <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8006012:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006016:	f383 8811 	msr	BASEPRI, r3
 800601a:	f3bf 8f6f 	isb	sy
 800601e:	f3bf 8f4f 	dsb	sy
 8006022:	617b      	str	r3, [r7, #20]
}
 8006024:	bf00      	nop
 8006026:	bf00      	nop
 8006028:	e7fd      	b.n	8006026 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800602a:	4b0a      	ldr	r3, [pc, #40]	@ (8006054 <vTaskPlaceOnEventListRestricted+0x54>)
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	3318      	adds	r3, #24
 8006030:	4619      	mov	r1, r3
 8006032:	68f8      	ldr	r0, [r7, #12]
 8006034:	f7fe fdfd 	bl	8004c32 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	2b00      	cmp	r3, #0
 800603c:	d002      	beq.n	8006044 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800603e:	f04f 33ff 	mov.w	r3, #4294967295
 8006042:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8006044:	6879      	ldr	r1, [r7, #4]
 8006046:	68b8      	ldr	r0, [r7, #8]
 8006048:	f000 fa5a 	bl	8006500 <prvAddCurrentTaskToDelayedList>
	}
 800604c:	bf00      	nop
 800604e:	3718      	adds	r7, #24
 8006050:	46bd      	mov	sp, r7
 8006052:	bd80      	pop	{r7, pc}
 8006054:	20000ad0 	.word	0x20000ad0

08006058 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006058:	b580      	push	{r7, lr}
 800605a:	b086      	sub	sp, #24
 800605c:	af00      	add	r7, sp, #0
 800605e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	68db      	ldr	r3, [r3, #12]
 8006064:	68db      	ldr	r3, [r3, #12]
 8006066:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8006068:	693b      	ldr	r3, [r7, #16]
 800606a:	2b00      	cmp	r3, #0
 800606c:	d10b      	bne.n	8006086 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800606e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006072:	f383 8811 	msr	BASEPRI, r3
 8006076:	f3bf 8f6f 	isb	sy
 800607a:	f3bf 8f4f 	dsb	sy
 800607e:	60fb      	str	r3, [r7, #12]
}
 8006080:	bf00      	nop
 8006082:	bf00      	nop
 8006084:	e7fd      	b.n	8006082 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8006086:	693b      	ldr	r3, [r7, #16]
 8006088:	3318      	adds	r3, #24
 800608a:	4618      	mov	r0, r3
 800608c:	f7fe fe2e 	bl	8004cec <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006090:	4b1d      	ldr	r3, [pc, #116]	@ (8006108 <xTaskRemoveFromEventList+0xb0>)
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	2b00      	cmp	r3, #0
 8006096:	d11d      	bne.n	80060d4 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006098:	693b      	ldr	r3, [r7, #16]
 800609a:	3304      	adds	r3, #4
 800609c:	4618      	mov	r0, r3
 800609e:	f7fe fe25 	bl	8004cec <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80060a2:	693b      	ldr	r3, [r7, #16]
 80060a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80060a6:	4b19      	ldr	r3, [pc, #100]	@ (800610c <xTaskRemoveFromEventList+0xb4>)
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	429a      	cmp	r2, r3
 80060ac:	d903      	bls.n	80060b6 <xTaskRemoveFromEventList+0x5e>
 80060ae:	693b      	ldr	r3, [r7, #16]
 80060b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060b2:	4a16      	ldr	r2, [pc, #88]	@ (800610c <xTaskRemoveFromEventList+0xb4>)
 80060b4:	6013      	str	r3, [r2, #0]
 80060b6:	693b      	ldr	r3, [r7, #16]
 80060b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80060ba:	4613      	mov	r3, r2
 80060bc:	009b      	lsls	r3, r3, #2
 80060be:	4413      	add	r3, r2
 80060c0:	009b      	lsls	r3, r3, #2
 80060c2:	4a13      	ldr	r2, [pc, #76]	@ (8006110 <xTaskRemoveFromEventList+0xb8>)
 80060c4:	441a      	add	r2, r3
 80060c6:	693b      	ldr	r3, [r7, #16]
 80060c8:	3304      	adds	r3, #4
 80060ca:	4619      	mov	r1, r3
 80060cc:	4610      	mov	r0, r2
 80060ce:	f7fe fdb0 	bl	8004c32 <vListInsertEnd>
 80060d2:	e005      	b.n	80060e0 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80060d4:	693b      	ldr	r3, [r7, #16]
 80060d6:	3318      	adds	r3, #24
 80060d8:	4619      	mov	r1, r3
 80060da:	480e      	ldr	r0, [pc, #56]	@ (8006114 <xTaskRemoveFromEventList+0xbc>)
 80060dc:	f7fe fda9 	bl	8004c32 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80060e0:	693b      	ldr	r3, [r7, #16]
 80060e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80060e4:	4b0c      	ldr	r3, [pc, #48]	@ (8006118 <xTaskRemoveFromEventList+0xc0>)
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060ea:	429a      	cmp	r2, r3
 80060ec:	d905      	bls.n	80060fa <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80060ee:	2301      	movs	r3, #1
 80060f0:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80060f2:	4b0a      	ldr	r3, [pc, #40]	@ (800611c <xTaskRemoveFromEventList+0xc4>)
 80060f4:	2201      	movs	r2, #1
 80060f6:	601a      	str	r2, [r3, #0]
 80060f8:	e001      	b.n	80060fe <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 80060fa:	2300      	movs	r3, #0
 80060fc:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80060fe:	697b      	ldr	r3, [r7, #20]
}
 8006100:	4618      	mov	r0, r3
 8006102:	3718      	adds	r7, #24
 8006104:	46bd      	mov	sp, r7
 8006106:	bd80      	pop	{r7, pc}
 8006108:	20000fcc 	.word	0x20000fcc
 800610c:	20000fac 	.word	0x20000fac
 8006110:	20000ad4 	.word	0x20000ad4
 8006114:	20000f64 	.word	0x20000f64
 8006118:	20000ad0 	.word	0x20000ad0
 800611c:	20000fb8 	.word	0x20000fb8

08006120 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8006120:	b480      	push	{r7}
 8006122:	b083      	sub	sp, #12
 8006124:	af00      	add	r7, sp, #0
 8006126:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8006128:	4b06      	ldr	r3, [pc, #24]	@ (8006144 <vTaskInternalSetTimeOutState+0x24>)
 800612a:	681a      	ldr	r2, [r3, #0]
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8006130:	4b05      	ldr	r3, [pc, #20]	@ (8006148 <vTaskInternalSetTimeOutState+0x28>)
 8006132:	681a      	ldr	r2, [r3, #0]
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	605a      	str	r2, [r3, #4]
}
 8006138:	bf00      	nop
 800613a:	370c      	adds	r7, #12
 800613c:	46bd      	mov	sp, r7
 800613e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006142:	4770      	bx	lr
 8006144:	20000fbc 	.word	0x20000fbc
 8006148:	20000fa8 	.word	0x20000fa8

0800614c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800614c:	b580      	push	{r7, lr}
 800614e:	b088      	sub	sp, #32
 8006150:	af00      	add	r7, sp, #0
 8006152:	6078      	str	r0, [r7, #4]
 8006154:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	2b00      	cmp	r3, #0
 800615a:	d10b      	bne.n	8006174 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800615c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006160:	f383 8811 	msr	BASEPRI, r3
 8006164:	f3bf 8f6f 	isb	sy
 8006168:	f3bf 8f4f 	dsb	sy
 800616c:	613b      	str	r3, [r7, #16]
}
 800616e:	bf00      	nop
 8006170:	bf00      	nop
 8006172:	e7fd      	b.n	8006170 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8006174:	683b      	ldr	r3, [r7, #0]
 8006176:	2b00      	cmp	r3, #0
 8006178:	d10b      	bne.n	8006192 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800617a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800617e:	f383 8811 	msr	BASEPRI, r3
 8006182:	f3bf 8f6f 	isb	sy
 8006186:	f3bf 8f4f 	dsb	sy
 800618a:	60fb      	str	r3, [r7, #12]
}
 800618c:	bf00      	nop
 800618e:	bf00      	nop
 8006190:	e7fd      	b.n	800618e <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8006192:	f000 fe91 	bl	8006eb8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8006196:	4b1d      	ldr	r3, [pc, #116]	@ (800620c <xTaskCheckForTimeOut+0xc0>)
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	685b      	ldr	r3, [r3, #4]
 80061a0:	69ba      	ldr	r2, [r7, #24]
 80061a2:	1ad3      	subs	r3, r2, r3
 80061a4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80061a6:	683b      	ldr	r3, [r7, #0]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061ae:	d102      	bne.n	80061b6 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80061b0:	2300      	movs	r3, #0
 80061b2:	61fb      	str	r3, [r7, #28]
 80061b4:	e023      	b.n	80061fe <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	681a      	ldr	r2, [r3, #0]
 80061ba:	4b15      	ldr	r3, [pc, #84]	@ (8006210 <xTaskCheckForTimeOut+0xc4>)
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	429a      	cmp	r2, r3
 80061c0:	d007      	beq.n	80061d2 <xTaskCheckForTimeOut+0x86>
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	685b      	ldr	r3, [r3, #4]
 80061c6:	69ba      	ldr	r2, [r7, #24]
 80061c8:	429a      	cmp	r2, r3
 80061ca:	d302      	bcc.n	80061d2 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80061cc:	2301      	movs	r3, #1
 80061ce:	61fb      	str	r3, [r7, #28]
 80061d0:	e015      	b.n	80061fe <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80061d2:	683b      	ldr	r3, [r7, #0]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	697a      	ldr	r2, [r7, #20]
 80061d8:	429a      	cmp	r2, r3
 80061da:	d20b      	bcs.n	80061f4 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80061dc:	683b      	ldr	r3, [r7, #0]
 80061de:	681a      	ldr	r2, [r3, #0]
 80061e0:	697b      	ldr	r3, [r7, #20]
 80061e2:	1ad2      	subs	r2, r2, r3
 80061e4:	683b      	ldr	r3, [r7, #0]
 80061e6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80061e8:	6878      	ldr	r0, [r7, #4]
 80061ea:	f7ff ff99 	bl	8006120 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80061ee:	2300      	movs	r3, #0
 80061f0:	61fb      	str	r3, [r7, #28]
 80061f2:	e004      	b.n	80061fe <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80061f4:	683b      	ldr	r3, [r7, #0]
 80061f6:	2200      	movs	r2, #0
 80061f8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80061fa:	2301      	movs	r3, #1
 80061fc:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80061fe:	f000 fe8d 	bl	8006f1c <vPortExitCritical>

	return xReturn;
 8006202:	69fb      	ldr	r3, [r7, #28]
}
 8006204:	4618      	mov	r0, r3
 8006206:	3720      	adds	r7, #32
 8006208:	46bd      	mov	sp, r7
 800620a:	bd80      	pop	{r7, pc}
 800620c:	20000fa8 	.word	0x20000fa8
 8006210:	20000fbc 	.word	0x20000fbc

08006214 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8006214:	b480      	push	{r7}
 8006216:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8006218:	4b03      	ldr	r3, [pc, #12]	@ (8006228 <vTaskMissedYield+0x14>)
 800621a:	2201      	movs	r2, #1
 800621c:	601a      	str	r2, [r3, #0]
}
 800621e:	bf00      	nop
 8006220:	46bd      	mov	sp, r7
 8006222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006226:	4770      	bx	lr
 8006228:	20000fb8 	.word	0x20000fb8

0800622c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800622c:	b580      	push	{r7, lr}
 800622e:	b082      	sub	sp, #8
 8006230:	af00      	add	r7, sp, #0
 8006232:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8006234:	f000 f852 	bl	80062dc <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006238:	4b06      	ldr	r3, [pc, #24]	@ (8006254 <prvIdleTask+0x28>)
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	2b01      	cmp	r3, #1
 800623e:	d9f9      	bls.n	8006234 <prvIdleTask+0x8>
			{
				taskYIELD();
 8006240:	4b05      	ldr	r3, [pc, #20]	@ (8006258 <prvIdleTask+0x2c>)
 8006242:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006246:	601a      	str	r2, [r3, #0]
 8006248:	f3bf 8f4f 	dsb	sy
 800624c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8006250:	e7f0      	b.n	8006234 <prvIdleTask+0x8>
 8006252:	bf00      	nop
 8006254:	20000ad4 	.word	0x20000ad4
 8006258:	e000ed04 	.word	0xe000ed04

0800625c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800625c:	b580      	push	{r7, lr}
 800625e:	b082      	sub	sp, #8
 8006260:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006262:	2300      	movs	r3, #0
 8006264:	607b      	str	r3, [r7, #4]
 8006266:	e00c      	b.n	8006282 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006268:	687a      	ldr	r2, [r7, #4]
 800626a:	4613      	mov	r3, r2
 800626c:	009b      	lsls	r3, r3, #2
 800626e:	4413      	add	r3, r2
 8006270:	009b      	lsls	r3, r3, #2
 8006272:	4a12      	ldr	r2, [pc, #72]	@ (80062bc <prvInitialiseTaskLists+0x60>)
 8006274:	4413      	add	r3, r2
 8006276:	4618      	mov	r0, r3
 8006278:	f7fe fcae 	bl	8004bd8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	3301      	adds	r3, #1
 8006280:	607b      	str	r3, [r7, #4]
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	2b37      	cmp	r3, #55	@ 0x37
 8006286:	d9ef      	bls.n	8006268 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006288:	480d      	ldr	r0, [pc, #52]	@ (80062c0 <prvInitialiseTaskLists+0x64>)
 800628a:	f7fe fca5 	bl	8004bd8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800628e:	480d      	ldr	r0, [pc, #52]	@ (80062c4 <prvInitialiseTaskLists+0x68>)
 8006290:	f7fe fca2 	bl	8004bd8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006294:	480c      	ldr	r0, [pc, #48]	@ (80062c8 <prvInitialiseTaskLists+0x6c>)
 8006296:	f7fe fc9f 	bl	8004bd8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800629a:	480c      	ldr	r0, [pc, #48]	@ (80062cc <prvInitialiseTaskLists+0x70>)
 800629c:	f7fe fc9c 	bl	8004bd8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80062a0:	480b      	ldr	r0, [pc, #44]	@ (80062d0 <prvInitialiseTaskLists+0x74>)
 80062a2:	f7fe fc99 	bl	8004bd8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80062a6:	4b0b      	ldr	r3, [pc, #44]	@ (80062d4 <prvInitialiseTaskLists+0x78>)
 80062a8:	4a05      	ldr	r2, [pc, #20]	@ (80062c0 <prvInitialiseTaskLists+0x64>)
 80062aa:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80062ac:	4b0a      	ldr	r3, [pc, #40]	@ (80062d8 <prvInitialiseTaskLists+0x7c>)
 80062ae:	4a05      	ldr	r2, [pc, #20]	@ (80062c4 <prvInitialiseTaskLists+0x68>)
 80062b0:	601a      	str	r2, [r3, #0]
}
 80062b2:	bf00      	nop
 80062b4:	3708      	adds	r7, #8
 80062b6:	46bd      	mov	sp, r7
 80062b8:	bd80      	pop	{r7, pc}
 80062ba:	bf00      	nop
 80062bc:	20000ad4 	.word	0x20000ad4
 80062c0:	20000f34 	.word	0x20000f34
 80062c4:	20000f48 	.word	0x20000f48
 80062c8:	20000f64 	.word	0x20000f64
 80062cc:	20000f78 	.word	0x20000f78
 80062d0:	20000f90 	.word	0x20000f90
 80062d4:	20000f5c 	.word	0x20000f5c
 80062d8:	20000f60 	.word	0x20000f60

080062dc <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80062dc:	b580      	push	{r7, lr}
 80062de:	b082      	sub	sp, #8
 80062e0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80062e2:	e019      	b.n	8006318 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80062e4:	f000 fde8 	bl	8006eb8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80062e8:	4b10      	ldr	r3, [pc, #64]	@ (800632c <prvCheckTasksWaitingTermination+0x50>)
 80062ea:	68db      	ldr	r3, [r3, #12]
 80062ec:	68db      	ldr	r3, [r3, #12]
 80062ee:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	3304      	adds	r3, #4
 80062f4:	4618      	mov	r0, r3
 80062f6:	f7fe fcf9 	bl	8004cec <uxListRemove>
				--uxCurrentNumberOfTasks;
 80062fa:	4b0d      	ldr	r3, [pc, #52]	@ (8006330 <prvCheckTasksWaitingTermination+0x54>)
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	3b01      	subs	r3, #1
 8006300:	4a0b      	ldr	r2, [pc, #44]	@ (8006330 <prvCheckTasksWaitingTermination+0x54>)
 8006302:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8006304:	4b0b      	ldr	r3, [pc, #44]	@ (8006334 <prvCheckTasksWaitingTermination+0x58>)
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	3b01      	subs	r3, #1
 800630a:	4a0a      	ldr	r2, [pc, #40]	@ (8006334 <prvCheckTasksWaitingTermination+0x58>)
 800630c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800630e:	f000 fe05 	bl	8006f1c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8006312:	6878      	ldr	r0, [r7, #4]
 8006314:	f000 f810 	bl	8006338 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006318:	4b06      	ldr	r3, [pc, #24]	@ (8006334 <prvCheckTasksWaitingTermination+0x58>)
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	2b00      	cmp	r3, #0
 800631e:	d1e1      	bne.n	80062e4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8006320:	bf00      	nop
 8006322:	bf00      	nop
 8006324:	3708      	adds	r7, #8
 8006326:	46bd      	mov	sp, r7
 8006328:	bd80      	pop	{r7, pc}
 800632a:	bf00      	nop
 800632c:	20000f78 	.word	0x20000f78
 8006330:	20000fa4 	.word	0x20000fa4
 8006334:	20000f8c 	.word	0x20000f8c

08006338 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006338:	b580      	push	{r7, lr}
 800633a:	b084      	sub	sp, #16
 800633c:	af00      	add	r7, sp, #0
 800633e:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	3354      	adds	r3, #84	@ 0x54
 8006344:	4618      	mov	r0, r3
 8006346:	f002 f979 	bl	800863c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8006350:	2b00      	cmp	r3, #0
 8006352:	d108      	bne.n	8006366 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006358:	4618      	mov	r0, r3
 800635a:	f000 ff9d 	bl	8007298 <vPortFree>
				vPortFree( pxTCB );
 800635e:	6878      	ldr	r0, [r7, #4]
 8006360:	f000 ff9a 	bl	8007298 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8006364:	e019      	b.n	800639a <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800636c:	2b01      	cmp	r3, #1
 800636e:	d103      	bne.n	8006378 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8006370:	6878      	ldr	r0, [r7, #4]
 8006372:	f000 ff91 	bl	8007298 <vPortFree>
	}
 8006376:	e010      	b.n	800639a <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800637e:	2b02      	cmp	r3, #2
 8006380:	d00b      	beq.n	800639a <prvDeleteTCB+0x62>
	__asm volatile
 8006382:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006386:	f383 8811 	msr	BASEPRI, r3
 800638a:	f3bf 8f6f 	isb	sy
 800638e:	f3bf 8f4f 	dsb	sy
 8006392:	60fb      	str	r3, [r7, #12]
}
 8006394:	bf00      	nop
 8006396:	bf00      	nop
 8006398:	e7fd      	b.n	8006396 <prvDeleteTCB+0x5e>
	}
 800639a:	bf00      	nop
 800639c:	3710      	adds	r7, #16
 800639e:	46bd      	mov	sp, r7
 80063a0:	bd80      	pop	{r7, pc}
	...

080063a4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80063a4:	b480      	push	{r7}
 80063a6:	b083      	sub	sp, #12
 80063a8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80063aa:	4b0c      	ldr	r3, [pc, #48]	@ (80063dc <prvResetNextTaskUnblockTime+0x38>)
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d104      	bne.n	80063be <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80063b4:	4b0a      	ldr	r3, [pc, #40]	@ (80063e0 <prvResetNextTaskUnblockTime+0x3c>)
 80063b6:	f04f 32ff 	mov.w	r2, #4294967295
 80063ba:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80063bc:	e008      	b.n	80063d0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80063be:	4b07      	ldr	r3, [pc, #28]	@ (80063dc <prvResetNextTaskUnblockTime+0x38>)
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	68db      	ldr	r3, [r3, #12]
 80063c4:	68db      	ldr	r3, [r3, #12]
 80063c6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	685b      	ldr	r3, [r3, #4]
 80063cc:	4a04      	ldr	r2, [pc, #16]	@ (80063e0 <prvResetNextTaskUnblockTime+0x3c>)
 80063ce:	6013      	str	r3, [r2, #0]
}
 80063d0:	bf00      	nop
 80063d2:	370c      	adds	r7, #12
 80063d4:	46bd      	mov	sp, r7
 80063d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063da:	4770      	bx	lr
 80063dc:	20000f5c 	.word	0x20000f5c
 80063e0:	20000fc4 	.word	0x20000fc4

080063e4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80063e4:	b480      	push	{r7}
 80063e6:	b083      	sub	sp, #12
 80063e8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80063ea:	4b0b      	ldr	r3, [pc, #44]	@ (8006418 <xTaskGetSchedulerState+0x34>)
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d102      	bne.n	80063f8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80063f2:	2301      	movs	r3, #1
 80063f4:	607b      	str	r3, [r7, #4]
 80063f6:	e008      	b.n	800640a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80063f8:	4b08      	ldr	r3, [pc, #32]	@ (800641c <xTaskGetSchedulerState+0x38>)
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d102      	bne.n	8006406 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8006400:	2302      	movs	r3, #2
 8006402:	607b      	str	r3, [r7, #4]
 8006404:	e001      	b.n	800640a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8006406:	2300      	movs	r3, #0
 8006408:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800640a:	687b      	ldr	r3, [r7, #4]
	}
 800640c:	4618      	mov	r0, r3
 800640e:	370c      	adds	r7, #12
 8006410:	46bd      	mov	sp, r7
 8006412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006416:	4770      	bx	lr
 8006418:	20000fb0 	.word	0x20000fb0
 800641c:	20000fcc 	.word	0x20000fcc

08006420 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8006420:	b580      	push	{r7, lr}
 8006422:	b086      	sub	sp, #24
 8006424:	af00      	add	r7, sp, #0
 8006426:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800642c:	2300      	movs	r3, #0
 800642e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	2b00      	cmp	r3, #0
 8006434:	d058      	beq.n	80064e8 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8006436:	4b2f      	ldr	r3, [pc, #188]	@ (80064f4 <xTaskPriorityDisinherit+0xd4>)
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	693a      	ldr	r2, [r7, #16]
 800643c:	429a      	cmp	r2, r3
 800643e:	d00b      	beq.n	8006458 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8006440:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006444:	f383 8811 	msr	BASEPRI, r3
 8006448:	f3bf 8f6f 	isb	sy
 800644c:	f3bf 8f4f 	dsb	sy
 8006450:	60fb      	str	r3, [r7, #12]
}
 8006452:	bf00      	nop
 8006454:	bf00      	nop
 8006456:	e7fd      	b.n	8006454 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8006458:	693b      	ldr	r3, [r7, #16]
 800645a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800645c:	2b00      	cmp	r3, #0
 800645e:	d10b      	bne.n	8006478 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8006460:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006464:	f383 8811 	msr	BASEPRI, r3
 8006468:	f3bf 8f6f 	isb	sy
 800646c:	f3bf 8f4f 	dsb	sy
 8006470:	60bb      	str	r3, [r7, #8]
}
 8006472:	bf00      	nop
 8006474:	bf00      	nop
 8006476:	e7fd      	b.n	8006474 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8006478:	693b      	ldr	r3, [r7, #16]
 800647a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800647c:	1e5a      	subs	r2, r3, #1
 800647e:	693b      	ldr	r3, [r7, #16]
 8006480:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8006482:	693b      	ldr	r3, [r7, #16]
 8006484:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006486:	693b      	ldr	r3, [r7, #16]
 8006488:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800648a:	429a      	cmp	r2, r3
 800648c:	d02c      	beq.n	80064e8 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800648e:	693b      	ldr	r3, [r7, #16]
 8006490:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006492:	2b00      	cmp	r3, #0
 8006494:	d128      	bne.n	80064e8 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006496:	693b      	ldr	r3, [r7, #16]
 8006498:	3304      	adds	r3, #4
 800649a:	4618      	mov	r0, r3
 800649c:	f7fe fc26 	bl	8004cec <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80064a0:	693b      	ldr	r3, [r7, #16]
 80064a2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80064a4:	693b      	ldr	r3, [r7, #16]
 80064a6:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80064a8:	693b      	ldr	r3, [r7, #16]
 80064aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064ac:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80064b0:	693b      	ldr	r3, [r7, #16]
 80064b2:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80064b4:	693b      	ldr	r3, [r7, #16]
 80064b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80064b8:	4b0f      	ldr	r3, [pc, #60]	@ (80064f8 <xTaskPriorityDisinherit+0xd8>)
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	429a      	cmp	r2, r3
 80064be:	d903      	bls.n	80064c8 <xTaskPriorityDisinherit+0xa8>
 80064c0:	693b      	ldr	r3, [r7, #16]
 80064c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064c4:	4a0c      	ldr	r2, [pc, #48]	@ (80064f8 <xTaskPriorityDisinherit+0xd8>)
 80064c6:	6013      	str	r3, [r2, #0]
 80064c8:	693b      	ldr	r3, [r7, #16]
 80064ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80064cc:	4613      	mov	r3, r2
 80064ce:	009b      	lsls	r3, r3, #2
 80064d0:	4413      	add	r3, r2
 80064d2:	009b      	lsls	r3, r3, #2
 80064d4:	4a09      	ldr	r2, [pc, #36]	@ (80064fc <xTaskPriorityDisinherit+0xdc>)
 80064d6:	441a      	add	r2, r3
 80064d8:	693b      	ldr	r3, [r7, #16]
 80064da:	3304      	adds	r3, #4
 80064dc:	4619      	mov	r1, r3
 80064de:	4610      	mov	r0, r2
 80064e0:	f7fe fba7 	bl	8004c32 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80064e4:	2301      	movs	r3, #1
 80064e6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80064e8:	697b      	ldr	r3, [r7, #20]
	}
 80064ea:	4618      	mov	r0, r3
 80064ec:	3718      	adds	r7, #24
 80064ee:	46bd      	mov	sp, r7
 80064f0:	bd80      	pop	{r7, pc}
 80064f2:	bf00      	nop
 80064f4:	20000ad0 	.word	0x20000ad0
 80064f8:	20000fac 	.word	0x20000fac
 80064fc:	20000ad4 	.word	0x20000ad4

08006500 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8006500:	b580      	push	{r7, lr}
 8006502:	b084      	sub	sp, #16
 8006504:	af00      	add	r7, sp, #0
 8006506:	6078      	str	r0, [r7, #4]
 8006508:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800650a:	4b21      	ldr	r3, [pc, #132]	@ (8006590 <prvAddCurrentTaskToDelayedList+0x90>)
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006510:	4b20      	ldr	r3, [pc, #128]	@ (8006594 <prvAddCurrentTaskToDelayedList+0x94>)
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	3304      	adds	r3, #4
 8006516:	4618      	mov	r0, r3
 8006518:	f7fe fbe8 	bl	8004cec <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006522:	d10a      	bne.n	800653a <prvAddCurrentTaskToDelayedList+0x3a>
 8006524:	683b      	ldr	r3, [r7, #0]
 8006526:	2b00      	cmp	r3, #0
 8006528:	d007      	beq.n	800653a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800652a:	4b1a      	ldr	r3, [pc, #104]	@ (8006594 <prvAddCurrentTaskToDelayedList+0x94>)
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	3304      	adds	r3, #4
 8006530:	4619      	mov	r1, r3
 8006532:	4819      	ldr	r0, [pc, #100]	@ (8006598 <prvAddCurrentTaskToDelayedList+0x98>)
 8006534:	f7fe fb7d 	bl	8004c32 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006538:	e026      	b.n	8006588 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800653a:	68fa      	ldr	r2, [r7, #12]
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	4413      	add	r3, r2
 8006540:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006542:	4b14      	ldr	r3, [pc, #80]	@ (8006594 <prvAddCurrentTaskToDelayedList+0x94>)
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	68ba      	ldr	r2, [r7, #8]
 8006548:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800654a:	68ba      	ldr	r2, [r7, #8]
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	429a      	cmp	r2, r3
 8006550:	d209      	bcs.n	8006566 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006552:	4b12      	ldr	r3, [pc, #72]	@ (800659c <prvAddCurrentTaskToDelayedList+0x9c>)
 8006554:	681a      	ldr	r2, [r3, #0]
 8006556:	4b0f      	ldr	r3, [pc, #60]	@ (8006594 <prvAddCurrentTaskToDelayedList+0x94>)
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	3304      	adds	r3, #4
 800655c:	4619      	mov	r1, r3
 800655e:	4610      	mov	r0, r2
 8006560:	f7fe fb8b 	bl	8004c7a <vListInsert>
}
 8006564:	e010      	b.n	8006588 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006566:	4b0e      	ldr	r3, [pc, #56]	@ (80065a0 <prvAddCurrentTaskToDelayedList+0xa0>)
 8006568:	681a      	ldr	r2, [r3, #0]
 800656a:	4b0a      	ldr	r3, [pc, #40]	@ (8006594 <prvAddCurrentTaskToDelayedList+0x94>)
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	3304      	adds	r3, #4
 8006570:	4619      	mov	r1, r3
 8006572:	4610      	mov	r0, r2
 8006574:	f7fe fb81 	bl	8004c7a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006578:	4b0a      	ldr	r3, [pc, #40]	@ (80065a4 <prvAddCurrentTaskToDelayedList+0xa4>)
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	68ba      	ldr	r2, [r7, #8]
 800657e:	429a      	cmp	r2, r3
 8006580:	d202      	bcs.n	8006588 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8006582:	4a08      	ldr	r2, [pc, #32]	@ (80065a4 <prvAddCurrentTaskToDelayedList+0xa4>)
 8006584:	68bb      	ldr	r3, [r7, #8]
 8006586:	6013      	str	r3, [r2, #0]
}
 8006588:	bf00      	nop
 800658a:	3710      	adds	r7, #16
 800658c:	46bd      	mov	sp, r7
 800658e:	bd80      	pop	{r7, pc}
 8006590:	20000fa8 	.word	0x20000fa8
 8006594:	20000ad0 	.word	0x20000ad0
 8006598:	20000f90 	.word	0x20000f90
 800659c:	20000f60 	.word	0x20000f60
 80065a0:	20000f5c 	.word	0x20000f5c
 80065a4:	20000fc4 	.word	0x20000fc4

080065a8 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80065a8:	b580      	push	{r7, lr}
 80065aa:	b08a      	sub	sp, #40	@ 0x28
 80065ac:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80065ae:	2300      	movs	r3, #0
 80065b0:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80065b2:	f000 fb13 	bl	8006bdc <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80065b6:	4b1d      	ldr	r3, [pc, #116]	@ (800662c <xTimerCreateTimerTask+0x84>)
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	d021      	beq.n	8006602 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80065be:	2300      	movs	r3, #0
 80065c0:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80065c2:	2300      	movs	r3, #0
 80065c4:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80065c6:	1d3a      	adds	r2, r7, #4
 80065c8:	f107 0108 	add.w	r1, r7, #8
 80065cc:	f107 030c 	add.w	r3, r7, #12
 80065d0:	4618      	mov	r0, r3
 80065d2:	f7fe fae7 	bl	8004ba4 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80065d6:	6879      	ldr	r1, [r7, #4]
 80065d8:	68bb      	ldr	r3, [r7, #8]
 80065da:	68fa      	ldr	r2, [r7, #12]
 80065dc:	9202      	str	r2, [sp, #8]
 80065de:	9301      	str	r3, [sp, #4]
 80065e0:	2302      	movs	r3, #2
 80065e2:	9300      	str	r3, [sp, #0]
 80065e4:	2300      	movs	r3, #0
 80065e6:	460a      	mov	r2, r1
 80065e8:	4911      	ldr	r1, [pc, #68]	@ (8006630 <xTimerCreateTimerTask+0x88>)
 80065ea:	4812      	ldr	r0, [pc, #72]	@ (8006634 <xTimerCreateTimerTask+0x8c>)
 80065ec:	f7ff f8a2 	bl	8005734 <xTaskCreateStatic>
 80065f0:	4603      	mov	r3, r0
 80065f2:	4a11      	ldr	r2, [pc, #68]	@ (8006638 <xTimerCreateTimerTask+0x90>)
 80065f4:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80065f6:	4b10      	ldr	r3, [pc, #64]	@ (8006638 <xTimerCreateTimerTask+0x90>)
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d001      	beq.n	8006602 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80065fe:	2301      	movs	r3, #1
 8006600:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8006602:	697b      	ldr	r3, [r7, #20]
 8006604:	2b00      	cmp	r3, #0
 8006606:	d10b      	bne.n	8006620 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8006608:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800660c:	f383 8811 	msr	BASEPRI, r3
 8006610:	f3bf 8f6f 	isb	sy
 8006614:	f3bf 8f4f 	dsb	sy
 8006618:	613b      	str	r3, [r7, #16]
}
 800661a:	bf00      	nop
 800661c:	bf00      	nop
 800661e:	e7fd      	b.n	800661c <xTimerCreateTimerTask+0x74>
	return xReturn;
 8006620:	697b      	ldr	r3, [r7, #20]
}
 8006622:	4618      	mov	r0, r3
 8006624:	3718      	adds	r7, #24
 8006626:	46bd      	mov	sp, r7
 8006628:	bd80      	pop	{r7, pc}
 800662a:	bf00      	nop
 800662c:	20001000 	.word	0x20001000
 8006630:	0800bd9c 	.word	0x0800bd9c
 8006634:	08006775 	.word	0x08006775
 8006638:	20001004 	.word	0x20001004

0800663c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800663c:	b580      	push	{r7, lr}
 800663e:	b08a      	sub	sp, #40	@ 0x28
 8006640:	af00      	add	r7, sp, #0
 8006642:	60f8      	str	r0, [r7, #12]
 8006644:	60b9      	str	r1, [r7, #8]
 8006646:	607a      	str	r2, [r7, #4]
 8006648:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800664a:	2300      	movs	r3, #0
 800664c:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	2b00      	cmp	r3, #0
 8006652:	d10b      	bne.n	800666c <xTimerGenericCommand+0x30>
	__asm volatile
 8006654:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006658:	f383 8811 	msr	BASEPRI, r3
 800665c:	f3bf 8f6f 	isb	sy
 8006660:	f3bf 8f4f 	dsb	sy
 8006664:	623b      	str	r3, [r7, #32]
}
 8006666:	bf00      	nop
 8006668:	bf00      	nop
 800666a:	e7fd      	b.n	8006668 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800666c:	4b19      	ldr	r3, [pc, #100]	@ (80066d4 <xTimerGenericCommand+0x98>)
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	2b00      	cmp	r3, #0
 8006672:	d02a      	beq.n	80066ca <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8006674:	68bb      	ldr	r3, [r7, #8]
 8006676:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8006680:	68bb      	ldr	r3, [r7, #8]
 8006682:	2b05      	cmp	r3, #5
 8006684:	dc18      	bgt.n	80066b8 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8006686:	f7ff fead 	bl	80063e4 <xTaskGetSchedulerState>
 800668a:	4603      	mov	r3, r0
 800668c:	2b02      	cmp	r3, #2
 800668e:	d109      	bne.n	80066a4 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8006690:	4b10      	ldr	r3, [pc, #64]	@ (80066d4 <xTimerGenericCommand+0x98>)
 8006692:	6818      	ldr	r0, [r3, #0]
 8006694:	f107 0110 	add.w	r1, r7, #16
 8006698:	2300      	movs	r3, #0
 800669a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800669c:	f7fe fc5a 	bl	8004f54 <xQueueGenericSend>
 80066a0:	6278      	str	r0, [r7, #36]	@ 0x24
 80066a2:	e012      	b.n	80066ca <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80066a4:	4b0b      	ldr	r3, [pc, #44]	@ (80066d4 <xTimerGenericCommand+0x98>)
 80066a6:	6818      	ldr	r0, [r3, #0]
 80066a8:	f107 0110 	add.w	r1, r7, #16
 80066ac:	2300      	movs	r3, #0
 80066ae:	2200      	movs	r2, #0
 80066b0:	f7fe fc50 	bl	8004f54 <xQueueGenericSend>
 80066b4:	6278      	str	r0, [r7, #36]	@ 0x24
 80066b6:	e008      	b.n	80066ca <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80066b8:	4b06      	ldr	r3, [pc, #24]	@ (80066d4 <xTimerGenericCommand+0x98>)
 80066ba:	6818      	ldr	r0, [r3, #0]
 80066bc:	f107 0110 	add.w	r1, r7, #16
 80066c0:	2300      	movs	r3, #0
 80066c2:	683a      	ldr	r2, [r7, #0]
 80066c4:	f7fe fd48 	bl	8005158 <xQueueGenericSendFromISR>
 80066c8:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80066ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80066cc:	4618      	mov	r0, r3
 80066ce:	3728      	adds	r7, #40	@ 0x28
 80066d0:	46bd      	mov	sp, r7
 80066d2:	bd80      	pop	{r7, pc}
 80066d4:	20001000 	.word	0x20001000

080066d8 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80066d8:	b580      	push	{r7, lr}
 80066da:	b088      	sub	sp, #32
 80066dc:	af02      	add	r7, sp, #8
 80066de:	6078      	str	r0, [r7, #4]
 80066e0:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80066e2:	4b23      	ldr	r3, [pc, #140]	@ (8006770 <prvProcessExpiredTimer+0x98>)
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	68db      	ldr	r3, [r3, #12]
 80066e8:	68db      	ldr	r3, [r3, #12]
 80066ea:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80066ec:	697b      	ldr	r3, [r7, #20]
 80066ee:	3304      	adds	r3, #4
 80066f0:	4618      	mov	r0, r3
 80066f2:	f7fe fafb 	bl	8004cec <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80066f6:	697b      	ldr	r3, [r7, #20]
 80066f8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80066fc:	f003 0304 	and.w	r3, r3, #4
 8006700:	2b00      	cmp	r3, #0
 8006702:	d023      	beq.n	800674c <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8006704:	697b      	ldr	r3, [r7, #20]
 8006706:	699a      	ldr	r2, [r3, #24]
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	18d1      	adds	r1, r2, r3
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	683a      	ldr	r2, [r7, #0]
 8006710:	6978      	ldr	r0, [r7, #20]
 8006712:	f000 f8d5 	bl	80068c0 <prvInsertTimerInActiveList>
 8006716:	4603      	mov	r3, r0
 8006718:	2b00      	cmp	r3, #0
 800671a:	d020      	beq.n	800675e <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800671c:	2300      	movs	r3, #0
 800671e:	9300      	str	r3, [sp, #0]
 8006720:	2300      	movs	r3, #0
 8006722:	687a      	ldr	r2, [r7, #4]
 8006724:	2100      	movs	r1, #0
 8006726:	6978      	ldr	r0, [r7, #20]
 8006728:	f7ff ff88 	bl	800663c <xTimerGenericCommand>
 800672c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800672e:	693b      	ldr	r3, [r7, #16]
 8006730:	2b00      	cmp	r3, #0
 8006732:	d114      	bne.n	800675e <prvProcessExpiredTimer+0x86>
	__asm volatile
 8006734:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006738:	f383 8811 	msr	BASEPRI, r3
 800673c:	f3bf 8f6f 	isb	sy
 8006740:	f3bf 8f4f 	dsb	sy
 8006744:	60fb      	str	r3, [r7, #12]
}
 8006746:	bf00      	nop
 8006748:	bf00      	nop
 800674a:	e7fd      	b.n	8006748 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800674c:	697b      	ldr	r3, [r7, #20]
 800674e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006752:	f023 0301 	bic.w	r3, r3, #1
 8006756:	b2da      	uxtb	r2, r3
 8006758:	697b      	ldr	r3, [r7, #20]
 800675a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800675e:	697b      	ldr	r3, [r7, #20]
 8006760:	6a1b      	ldr	r3, [r3, #32]
 8006762:	6978      	ldr	r0, [r7, #20]
 8006764:	4798      	blx	r3
}
 8006766:	bf00      	nop
 8006768:	3718      	adds	r7, #24
 800676a:	46bd      	mov	sp, r7
 800676c:	bd80      	pop	{r7, pc}
 800676e:	bf00      	nop
 8006770:	20000ff8 	.word	0x20000ff8

08006774 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8006774:	b580      	push	{r7, lr}
 8006776:	b084      	sub	sp, #16
 8006778:	af00      	add	r7, sp, #0
 800677a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800677c:	f107 0308 	add.w	r3, r7, #8
 8006780:	4618      	mov	r0, r3
 8006782:	f000 f859 	bl	8006838 <prvGetNextExpireTime>
 8006786:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8006788:	68bb      	ldr	r3, [r7, #8]
 800678a:	4619      	mov	r1, r3
 800678c:	68f8      	ldr	r0, [r7, #12]
 800678e:	f000 f805 	bl	800679c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8006792:	f000 f8d7 	bl	8006944 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006796:	bf00      	nop
 8006798:	e7f0      	b.n	800677c <prvTimerTask+0x8>
	...

0800679c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800679c:	b580      	push	{r7, lr}
 800679e:	b084      	sub	sp, #16
 80067a0:	af00      	add	r7, sp, #0
 80067a2:	6078      	str	r0, [r7, #4]
 80067a4:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80067a6:	f7ff fa29 	bl	8005bfc <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80067aa:	f107 0308 	add.w	r3, r7, #8
 80067ae:	4618      	mov	r0, r3
 80067b0:	f000 f866 	bl	8006880 <prvSampleTimeNow>
 80067b4:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80067b6:	68bb      	ldr	r3, [r7, #8]
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	d130      	bne.n	800681e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80067bc:	683b      	ldr	r3, [r7, #0]
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d10a      	bne.n	80067d8 <prvProcessTimerOrBlockTask+0x3c>
 80067c2:	687a      	ldr	r2, [r7, #4]
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	429a      	cmp	r2, r3
 80067c8:	d806      	bhi.n	80067d8 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80067ca:	f7ff fa25 	bl	8005c18 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80067ce:	68f9      	ldr	r1, [r7, #12]
 80067d0:	6878      	ldr	r0, [r7, #4]
 80067d2:	f7ff ff81 	bl	80066d8 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80067d6:	e024      	b.n	8006822 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80067d8:	683b      	ldr	r3, [r7, #0]
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d008      	beq.n	80067f0 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80067de:	4b13      	ldr	r3, [pc, #76]	@ (800682c <prvProcessTimerOrBlockTask+0x90>)
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	d101      	bne.n	80067ec <prvProcessTimerOrBlockTask+0x50>
 80067e8:	2301      	movs	r3, #1
 80067ea:	e000      	b.n	80067ee <prvProcessTimerOrBlockTask+0x52>
 80067ec:	2300      	movs	r3, #0
 80067ee:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80067f0:	4b0f      	ldr	r3, [pc, #60]	@ (8006830 <prvProcessTimerOrBlockTask+0x94>)
 80067f2:	6818      	ldr	r0, [r3, #0]
 80067f4:	687a      	ldr	r2, [r7, #4]
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	1ad3      	subs	r3, r2, r3
 80067fa:	683a      	ldr	r2, [r7, #0]
 80067fc:	4619      	mov	r1, r3
 80067fe:	f7fe ff65 	bl	80056cc <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8006802:	f7ff fa09 	bl	8005c18 <xTaskResumeAll>
 8006806:	4603      	mov	r3, r0
 8006808:	2b00      	cmp	r3, #0
 800680a:	d10a      	bne.n	8006822 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800680c:	4b09      	ldr	r3, [pc, #36]	@ (8006834 <prvProcessTimerOrBlockTask+0x98>)
 800680e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006812:	601a      	str	r2, [r3, #0]
 8006814:	f3bf 8f4f 	dsb	sy
 8006818:	f3bf 8f6f 	isb	sy
}
 800681c:	e001      	b.n	8006822 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800681e:	f7ff f9fb 	bl	8005c18 <xTaskResumeAll>
}
 8006822:	bf00      	nop
 8006824:	3710      	adds	r7, #16
 8006826:	46bd      	mov	sp, r7
 8006828:	bd80      	pop	{r7, pc}
 800682a:	bf00      	nop
 800682c:	20000ffc 	.word	0x20000ffc
 8006830:	20001000 	.word	0x20001000
 8006834:	e000ed04 	.word	0xe000ed04

08006838 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8006838:	b480      	push	{r7}
 800683a:	b085      	sub	sp, #20
 800683c:	af00      	add	r7, sp, #0
 800683e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8006840:	4b0e      	ldr	r3, [pc, #56]	@ (800687c <prvGetNextExpireTime+0x44>)
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	2b00      	cmp	r3, #0
 8006848:	d101      	bne.n	800684e <prvGetNextExpireTime+0x16>
 800684a:	2201      	movs	r2, #1
 800684c:	e000      	b.n	8006850 <prvGetNextExpireTime+0x18>
 800684e:	2200      	movs	r2, #0
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	2b00      	cmp	r3, #0
 800685a:	d105      	bne.n	8006868 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800685c:	4b07      	ldr	r3, [pc, #28]	@ (800687c <prvGetNextExpireTime+0x44>)
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	68db      	ldr	r3, [r3, #12]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	60fb      	str	r3, [r7, #12]
 8006866:	e001      	b.n	800686c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8006868:	2300      	movs	r3, #0
 800686a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800686c:	68fb      	ldr	r3, [r7, #12]
}
 800686e:	4618      	mov	r0, r3
 8006870:	3714      	adds	r7, #20
 8006872:	46bd      	mov	sp, r7
 8006874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006878:	4770      	bx	lr
 800687a:	bf00      	nop
 800687c:	20000ff8 	.word	0x20000ff8

08006880 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8006880:	b580      	push	{r7, lr}
 8006882:	b084      	sub	sp, #16
 8006884:	af00      	add	r7, sp, #0
 8006886:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8006888:	f7ff fa64 	bl	8005d54 <xTaskGetTickCount>
 800688c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800688e:	4b0b      	ldr	r3, [pc, #44]	@ (80068bc <prvSampleTimeNow+0x3c>)
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	68fa      	ldr	r2, [r7, #12]
 8006894:	429a      	cmp	r2, r3
 8006896:	d205      	bcs.n	80068a4 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8006898:	f000 f93a 	bl	8006b10 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	2201      	movs	r2, #1
 80068a0:	601a      	str	r2, [r3, #0]
 80068a2:	e002      	b.n	80068aa <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	2200      	movs	r2, #0
 80068a8:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80068aa:	4a04      	ldr	r2, [pc, #16]	@ (80068bc <prvSampleTimeNow+0x3c>)
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80068b0:	68fb      	ldr	r3, [r7, #12]
}
 80068b2:	4618      	mov	r0, r3
 80068b4:	3710      	adds	r7, #16
 80068b6:	46bd      	mov	sp, r7
 80068b8:	bd80      	pop	{r7, pc}
 80068ba:	bf00      	nop
 80068bc:	20001008 	.word	0x20001008

080068c0 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80068c0:	b580      	push	{r7, lr}
 80068c2:	b086      	sub	sp, #24
 80068c4:	af00      	add	r7, sp, #0
 80068c6:	60f8      	str	r0, [r7, #12]
 80068c8:	60b9      	str	r1, [r7, #8]
 80068ca:	607a      	str	r2, [r7, #4]
 80068cc:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80068ce:	2300      	movs	r3, #0
 80068d0:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	68ba      	ldr	r2, [r7, #8]
 80068d6:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	68fa      	ldr	r2, [r7, #12]
 80068dc:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80068de:	68ba      	ldr	r2, [r7, #8]
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	429a      	cmp	r2, r3
 80068e4:	d812      	bhi.n	800690c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80068e6:	687a      	ldr	r2, [r7, #4]
 80068e8:	683b      	ldr	r3, [r7, #0]
 80068ea:	1ad2      	subs	r2, r2, r3
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	699b      	ldr	r3, [r3, #24]
 80068f0:	429a      	cmp	r2, r3
 80068f2:	d302      	bcc.n	80068fa <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80068f4:	2301      	movs	r3, #1
 80068f6:	617b      	str	r3, [r7, #20]
 80068f8:	e01b      	b.n	8006932 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80068fa:	4b10      	ldr	r3, [pc, #64]	@ (800693c <prvInsertTimerInActiveList+0x7c>)
 80068fc:	681a      	ldr	r2, [r3, #0]
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	3304      	adds	r3, #4
 8006902:	4619      	mov	r1, r3
 8006904:	4610      	mov	r0, r2
 8006906:	f7fe f9b8 	bl	8004c7a <vListInsert>
 800690a:	e012      	b.n	8006932 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800690c:	687a      	ldr	r2, [r7, #4]
 800690e:	683b      	ldr	r3, [r7, #0]
 8006910:	429a      	cmp	r2, r3
 8006912:	d206      	bcs.n	8006922 <prvInsertTimerInActiveList+0x62>
 8006914:	68ba      	ldr	r2, [r7, #8]
 8006916:	683b      	ldr	r3, [r7, #0]
 8006918:	429a      	cmp	r2, r3
 800691a:	d302      	bcc.n	8006922 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800691c:	2301      	movs	r3, #1
 800691e:	617b      	str	r3, [r7, #20]
 8006920:	e007      	b.n	8006932 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006922:	4b07      	ldr	r3, [pc, #28]	@ (8006940 <prvInsertTimerInActiveList+0x80>)
 8006924:	681a      	ldr	r2, [r3, #0]
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	3304      	adds	r3, #4
 800692a:	4619      	mov	r1, r3
 800692c:	4610      	mov	r0, r2
 800692e:	f7fe f9a4 	bl	8004c7a <vListInsert>
		}
	}

	return xProcessTimerNow;
 8006932:	697b      	ldr	r3, [r7, #20]
}
 8006934:	4618      	mov	r0, r3
 8006936:	3718      	adds	r7, #24
 8006938:	46bd      	mov	sp, r7
 800693a:	bd80      	pop	{r7, pc}
 800693c:	20000ffc 	.word	0x20000ffc
 8006940:	20000ff8 	.word	0x20000ff8

08006944 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8006944:	b580      	push	{r7, lr}
 8006946:	b08e      	sub	sp, #56	@ 0x38
 8006948:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800694a:	e0ce      	b.n	8006aea <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	2b00      	cmp	r3, #0
 8006950:	da19      	bge.n	8006986 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8006952:	1d3b      	adds	r3, r7, #4
 8006954:	3304      	adds	r3, #4
 8006956:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8006958:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800695a:	2b00      	cmp	r3, #0
 800695c:	d10b      	bne.n	8006976 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800695e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006962:	f383 8811 	msr	BASEPRI, r3
 8006966:	f3bf 8f6f 	isb	sy
 800696a:	f3bf 8f4f 	dsb	sy
 800696e:	61fb      	str	r3, [r7, #28]
}
 8006970:	bf00      	nop
 8006972:	bf00      	nop
 8006974:	e7fd      	b.n	8006972 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8006976:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800697c:	6850      	ldr	r0, [r2, #4]
 800697e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006980:	6892      	ldr	r2, [r2, #8]
 8006982:	4611      	mov	r1, r2
 8006984:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	2b00      	cmp	r3, #0
 800698a:	f2c0 80ae 	blt.w	8006aea <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8006992:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006994:	695b      	ldr	r3, [r3, #20]
 8006996:	2b00      	cmp	r3, #0
 8006998:	d004      	beq.n	80069a4 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800699a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800699c:	3304      	adds	r3, #4
 800699e:	4618      	mov	r0, r3
 80069a0:	f7fe f9a4 	bl	8004cec <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80069a4:	463b      	mov	r3, r7
 80069a6:	4618      	mov	r0, r3
 80069a8:	f7ff ff6a 	bl	8006880 <prvSampleTimeNow>
 80069ac:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	2b09      	cmp	r3, #9
 80069b2:	f200 8097 	bhi.w	8006ae4 <prvProcessReceivedCommands+0x1a0>
 80069b6:	a201      	add	r2, pc, #4	@ (adr r2, 80069bc <prvProcessReceivedCommands+0x78>)
 80069b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80069bc:	080069e5 	.word	0x080069e5
 80069c0:	080069e5 	.word	0x080069e5
 80069c4:	080069e5 	.word	0x080069e5
 80069c8:	08006a5b 	.word	0x08006a5b
 80069cc:	08006a6f 	.word	0x08006a6f
 80069d0:	08006abb 	.word	0x08006abb
 80069d4:	080069e5 	.word	0x080069e5
 80069d8:	080069e5 	.word	0x080069e5
 80069dc:	08006a5b 	.word	0x08006a5b
 80069e0:	08006a6f 	.word	0x08006a6f
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80069e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069e6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80069ea:	f043 0301 	orr.w	r3, r3, #1
 80069ee:	b2da      	uxtb	r2, r3
 80069f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069f2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80069f6:	68ba      	ldr	r2, [r7, #8]
 80069f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069fa:	699b      	ldr	r3, [r3, #24]
 80069fc:	18d1      	adds	r1, r2, r3
 80069fe:	68bb      	ldr	r3, [r7, #8]
 8006a00:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006a02:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006a04:	f7ff ff5c 	bl	80068c0 <prvInsertTimerInActiveList>
 8006a08:	4603      	mov	r3, r0
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	d06c      	beq.n	8006ae8 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006a0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a10:	6a1b      	ldr	r3, [r3, #32]
 8006a12:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006a14:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006a16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a18:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006a1c:	f003 0304 	and.w	r3, r3, #4
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	d061      	beq.n	8006ae8 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8006a24:	68ba      	ldr	r2, [r7, #8]
 8006a26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a28:	699b      	ldr	r3, [r3, #24]
 8006a2a:	441a      	add	r2, r3
 8006a2c:	2300      	movs	r3, #0
 8006a2e:	9300      	str	r3, [sp, #0]
 8006a30:	2300      	movs	r3, #0
 8006a32:	2100      	movs	r1, #0
 8006a34:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006a36:	f7ff fe01 	bl	800663c <xTimerGenericCommand>
 8006a3a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8006a3c:	6a3b      	ldr	r3, [r7, #32]
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	d152      	bne.n	8006ae8 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8006a42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a46:	f383 8811 	msr	BASEPRI, r3
 8006a4a:	f3bf 8f6f 	isb	sy
 8006a4e:	f3bf 8f4f 	dsb	sy
 8006a52:	61bb      	str	r3, [r7, #24]
}
 8006a54:	bf00      	nop
 8006a56:	bf00      	nop
 8006a58:	e7fd      	b.n	8006a56 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006a5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a5c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006a60:	f023 0301 	bic.w	r3, r3, #1
 8006a64:	b2da      	uxtb	r2, r3
 8006a66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a68:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8006a6c:	e03d      	b.n	8006aea <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006a6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a70:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006a74:	f043 0301 	orr.w	r3, r3, #1
 8006a78:	b2da      	uxtb	r2, r3
 8006a7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a7c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8006a80:	68ba      	ldr	r2, [r7, #8]
 8006a82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a84:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8006a86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a88:	699b      	ldr	r3, [r3, #24]
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d10b      	bne.n	8006aa6 <prvProcessReceivedCommands+0x162>
	__asm volatile
 8006a8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a92:	f383 8811 	msr	BASEPRI, r3
 8006a96:	f3bf 8f6f 	isb	sy
 8006a9a:	f3bf 8f4f 	dsb	sy
 8006a9e:	617b      	str	r3, [r7, #20]
}
 8006aa0:	bf00      	nop
 8006aa2:	bf00      	nop
 8006aa4:	e7fd      	b.n	8006aa2 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8006aa6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006aa8:	699a      	ldr	r2, [r3, #24]
 8006aaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006aac:	18d1      	adds	r1, r2, r3
 8006aae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ab0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006ab2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006ab4:	f7ff ff04 	bl	80068c0 <prvInsertTimerInActiveList>
					break;
 8006ab8:	e017      	b.n	8006aea <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8006aba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006abc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006ac0:	f003 0302 	and.w	r3, r3, #2
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	d103      	bne.n	8006ad0 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8006ac8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006aca:	f000 fbe5 	bl	8007298 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8006ace:	e00c      	b.n	8006aea <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006ad0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ad2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006ad6:	f023 0301 	bic.w	r3, r3, #1
 8006ada:	b2da      	uxtb	r2, r3
 8006adc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ade:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8006ae2:	e002      	b.n	8006aea <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8006ae4:	bf00      	nop
 8006ae6:	e000      	b.n	8006aea <prvProcessReceivedCommands+0x1a6>
					break;
 8006ae8:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006aea:	4b08      	ldr	r3, [pc, #32]	@ (8006b0c <prvProcessReceivedCommands+0x1c8>)
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	1d39      	adds	r1, r7, #4
 8006af0:	2200      	movs	r2, #0
 8006af2:	4618      	mov	r0, r3
 8006af4:	f7fe fbce 	bl	8005294 <xQueueReceive>
 8006af8:	4603      	mov	r3, r0
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	f47f af26 	bne.w	800694c <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8006b00:	bf00      	nop
 8006b02:	bf00      	nop
 8006b04:	3730      	adds	r7, #48	@ 0x30
 8006b06:	46bd      	mov	sp, r7
 8006b08:	bd80      	pop	{r7, pc}
 8006b0a:	bf00      	nop
 8006b0c:	20001000 	.word	0x20001000

08006b10 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8006b10:	b580      	push	{r7, lr}
 8006b12:	b088      	sub	sp, #32
 8006b14:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006b16:	e049      	b.n	8006bac <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006b18:	4b2e      	ldr	r3, [pc, #184]	@ (8006bd4 <prvSwitchTimerLists+0xc4>)
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	68db      	ldr	r3, [r3, #12]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006b22:	4b2c      	ldr	r3, [pc, #176]	@ (8006bd4 <prvSwitchTimerLists+0xc4>)
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	68db      	ldr	r3, [r3, #12]
 8006b28:	68db      	ldr	r3, [r3, #12]
 8006b2a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	3304      	adds	r3, #4
 8006b30:	4618      	mov	r0, r3
 8006b32:	f7fe f8db 	bl	8004cec <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	6a1b      	ldr	r3, [r3, #32]
 8006b3a:	68f8      	ldr	r0, [r7, #12]
 8006b3c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006b44:	f003 0304 	and.w	r3, r3, #4
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d02f      	beq.n	8006bac <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	699b      	ldr	r3, [r3, #24]
 8006b50:	693a      	ldr	r2, [r7, #16]
 8006b52:	4413      	add	r3, r2
 8006b54:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8006b56:	68ba      	ldr	r2, [r7, #8]
 8006b58:	693b      	ldr	r3, [r7, #16]
 8006b5a:	429a      	cmp	r2, r3
 8006b5c:	d90e      	bls.n	8006b7c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	68ba      	ldr	r2, [r7, #8]
 8006b62:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	68fa      	ldr	r2, [r7, #12]
 8006b68:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006b6a:	4b1a      	ldr	r3, [pc, #104]	@ (8006bd4 <prvSwitchTimerLists+0xc4>)
 8006b6c:	681a      	ldr	r2, [r3, #0]
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	3304      	adds	r3, #4
 8006b72:	4619      	mov	r1, r3
 8006b74:	4610      	mov	r0, r2
 8006b76:	f7fe f880 	bl	8004c7a <vListInsert>
 8006b7a:	e017      	b.n	8006bac <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006b7c:	2300      	movs	r3, #0
 8006b7e:	9300      	str	r3, [sp, #0]
 8006b80:	2300      	movs	r3, #0
 8006b82:	693a      	ldr	r2, [r7, #16]
 8006b84:	2100      	movs	r1, #0
 8006b86:	68f8      	ldr	r0, [r7, #12]
 8006b88:	f7ff fd58 	bl	800663c <xTimerGenericCommand>
 8006b8c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	2b00      	cmp	r3, #0
 8006b92:	d10b      	bne.n	8006bac <prvSwitchTimerLists+0x9c>
	__asm volatile
 8006b94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b98:	f383 8811 	msr	BASEPRI, r3
 8006b9c:	f3bf 8f6f 	isb	sy
 8006ba0:	f3bf 8f4f 	dsb	sy
 8006ba4:	603b      	str	r3, [r7, #0]
}
 8006ba6:	bf00      	nop
 8006ba8:	bf00      	nop
 8006baa:	e7fd      	b.n	8006ba8 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006bac:	4b09      	ldr	r3, [pc, #36]	@ (8006bd4 <prvSwitchTimerLists+0xc4>)
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	d1b0      	bne.n	8006b18 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8006bb6:	4b07      	ldr	r3, [pc, #28]	@ (8006bd4 <prvSwitchTimerLists+0xc4>)
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8006bbc:	4b06      	ldr	r3, [pc, #24]	@ (8006bd8 <prvSwitchTimerLists+0xc8>)
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	4a04      	ldr	r2, [pc, #16]	@ (8006bd4 <prvSwitchTimerLists+0xc4>)
 8006bc2:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8006bc4:	4a04      	ldr	r2, [pc, #16]	@ (8006bd8 <prvSwitchTimerLists+0xc8>)
 8006bc6:	697b      	ldr	r3, [r7, #20]
 8006bc8:	6013      	str	r3, [r2, #0]
}
 8006bca:	bf00      	nop
 8006bcc:	3718      	adds	r7, #24
 8006bce:	46bd      	mov	sp, r7
 8006bd0:	bd80      	pop	{r7, pc}
 8006bd2:	bf00      	nop
 8006bd4:	20000ff8 	.word	0x20000ff8
 8006bd8:	20000ffc 	.word	0x20000ffc

08006bdc <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8006bdc:	b580      	push	{r7, lr}
 8006bde:	b082      	sub	sp, #8
 8006be0:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8006be2:	f000 f969 	bl	8006eb8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8006be6:	4b15      	ldr	r3, [pc, #84]	@ (8006c3c <prvCheckForValidListAndQueue+0x60>)
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	d120      	bne.n	8006c30 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8006bee:	4814      	ldr	r0, [pc, #80]	@ (8006c40 <prvCheckForValidListAndQueue+0x64>)
 8006bf0:	f7fd fff2 	bl	8004bd8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8006bf4:	4813      	ldr	r0, [pc, #76]	@ (8006c44 <prvCheckForValidListAndQueue+0x68>)
 8006bf6:	f7fd ffef 	bl	8004bd8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8006bfa:	4b13      	ldr	r3, [pc, #76]	@ (8006c48 <prvCheckForValidListAndQueue+0x6c>)
 8006bfc:	4a10      	ldr	r2, [pc, #64]	@ (8006c40 <prvCheckForValidListAndQueue+0x64>)
 8006bfe:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8006c00:	4b12      	ldr	r3, [pc, #72]	@ (8006c4c <prvCheckForValidListAndQueue+0x70>)
 8006c02:	4a10      	ldr	r2, [pc, #64]	@ (8006c44 <prvCheckForValidListAndQueue+0x68>)
 8006c04:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8006c06:	2300      	movs	r3, #0
 8006c08:	9300      	str	r3, [sp, #0]
 8006c0a:	4b11      	ldr	r3, [pc, #68]	@ (8006c50 <prvCheckForValidListAndQueue+0x74>)
 8006c0c:	4a11      	ldr	r2, [pc, #68]	@ (8006c54 <prvCheckForValidListAndQueue+0x78>)
 8006c0e:	2110      	movs	r1, #16
 8006c10:	200a      	movs	r0, #10
 8006c12:	f7fe f8ff 	bl	8004e14 <xQueueGenericCreateStatic>
 8006c16:	4603      	mov	r3, r0
 8006c18:	4a08      	ldr	r2, [pc, #32]	@ (8006c3c <prvCheckForValidListAndQueue+0x60>)
 8006c1a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8006c1c:	4b07      	ldr	r3, [pc, #28]	@ (8006c3c <prvCheckForValidListAndQueue+0x60>)
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	d005      	beq.n	8006c30 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8006c24:	4b05      	ldr	r3, [pc, #20]	@ (8006c3c <prvCheckForValidListAndQueue+0x60>)
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	490b      	ldr	r1, [pc, #44]	@ (8006c58 <prvCheckForValidListAndQueue+0x7c>)
 8006c2a:	4618      	mov	r0, r3
 8006c2c:	f7fe fd24 	bl	8005678 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006c30:	f000 f974 	bl	8006f1c <vPortExitCritical>
}
 8006c34:	bf00      	nop
 8006c36:	46bd      	mov	sp, r7
 8006c38:	bd80      	pop	{r7, pc}
 8006c3a:	bf00      	nop
 8006c3c:	20001000 	.word	0x20001000
 8006c40:	20000fd0 	.word	0x20000fd0
 8006c44:	20000fe4 	.word	0x20000fe4
 8006c48:	20000ff8 	.word	0x20000ff8
 8006c4c:	20000ffc 	.word	0x20000ffc
 8006c50:	200010ac 	.word	0x200010ac
 8006c54:	2000100c 	.word	0x2000100c
 8006c58:	0800bda4 	.word	0x0800bda4

08006c5c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006c5c:	b480      	push	{r7}
 8006c5e:	b085      	sub	sp, #20
 8006c60:	af00      	add	r7, sp, #0
 8006c62:	60f8      	str	r0, [r7, #12]
 8006c64:	60b9      	str	r1, [r7, #8]
 8006c66:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	3b04      	subs	r3, #4
 8006c6c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006c6e:	68fb      	ldr	r3, [r7, #12]
 8006c70:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8006c74:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	3b04      	subs	r3, #4
 8006c7a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006c7c:	68bb      	ldr	r3, [r7, #8]
 8006c7e:	f023 0201 	bic.w	r2, r3, #1
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	3b04      	subs	r3, #4
 8006c8a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006c8c:	4a0c      	ldr	r2, [pc, #48]	@ (8006cc0 <pxPortInitialiseStack+0x64>)
 8006c8e:	68fb      	ldr	r3, [r7, #12]
 8006c90:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	3b14      	subs	r3, #20
 8006c96:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006c98:	687a      	ldr	r2, [r7, #4]
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	3b04      	subs	r3, #4
 8006ca2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	f06f 0202 	mvn.w	r2, #2
 8006caa:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	3b20      	subs	r3, #32
 8006cb0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8006cb2:	68fb      	ldr	r3, [r7, #12]
}
 8006cb4:	4618      	mov	r0, r3
 8006cb6:	3714      	adds	r7, #20
 8006cb8:	46bd      	mov	sp, r7
 8006cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cbe:	4770      	bx	lr
 8006cc0:	08006cc5 	.word	0x08006cc5

08006cc4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006cc4:	b480      	push	{r7}
 8006cc6:	b085      	sub	sp, #20
 8006cc8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8006cca:	2300      	movs	r3, #0
 8006ccc:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8006cce:	4b13      	ldr	r3, [pc, #76]	@ (8006d1c <prvTaskExitError+0x58>)
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006cd6:	d00b      	beq.n	8006cf0 <prvTaskExitError+0x2c>
	__asm volatile
 8006cd8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006cdc:	f383 8811 	msr	BASEPRI, r3
 8006ce0:	f3bf 8f6f 	isb	sy
 8006ce4:	f3bf 8f4f 	dsb	sy
 8006ce8:	60fb      	str	r3, [r7, #12]
}
 8006cea:	bf00      	nop
 8006cec:	bf00      	nop
 8006cee:	e7fd      	b.n	8006cec <prvTaskExitError+0x28>
	__asm volatile
 8006cf0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006cf4:	f383 8811 	msr	BASEPRI, r3
 8006cf8:	f3bf 8f6f 	isb	sy
 8006cfc:	f3bf 8f4f 	dsb	sy
 8006d00:	60bb      	str	r3, [r7, #8]
}
 8006d02:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006d04:	bf00      	nop
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d0fc      	beq.n	8006d06 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006d0c:	bf00      	nop
 8006d0e:	bf00      	nop
 8006d10:	3714      	adds	r7, #20
 8006d12:	46bd      	mov	sp, r7
 8006d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d18:	4770      	bx	lr
 8006d1a:	bf00      	nop
 8006d1c:	2000000c 	.word	0x2000000c

08006d20 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006d20:	4b07      	ldr	r3, [pc, #28]	@ (8006d40 <pxCurrentTCBConst2>)
 8006d22:	6819      	ldr	r1, [r3, #0]
 8006d24:	6808      	ldr	r0, [r1, #0]
 8006d26:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d2a:	f380 8809 	msr	PSP, r0
 8006d2e:	f3bf 8f6f 	isb	sy
 8006d32:	f04f 0000 	mov.w	r0, #0
 8006d36:	f380 8811 	msr	BASEPRI, r0
 8006d3a:	4770      	bx	lr
 8006d3c:	f3af 8000 	nop.w

08006d40 <pxCurrentTCBConst2>:
 8006d40:	20000ad0 	.word	0x20000ad0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006d44:	bf00      	nop
 8006d46:	bf00      	nop

08006d48 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8006d48:	4808      	ldr	r0, [pc, #32]	@ (8006d6c <prvPortStartFirstTask+0x24>)
 8006d4a:	6800      	ldr	r0, [r0, #0]
 8006d4c:	6800      	ldr	r0, [r0, #0]
 8006d4e:	f380 8808 	msr	MSP, r0
 8006d52:	f04f 0000 	mov.w	r0, #0
 8006d56:	f380 8814 	msr	CONTROL, r0
 8006d5a:	b662      	cpsie	i
 8006d5c:	b661      	cpsie	f
 8006d5e:	f3bf 8f4f 	dsb	sy
 8006d62:	f3bf 8f6f 	isb	sy
 8006d66:	df00      	svc	0
 8006d68:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8006d6a:	bf00      	nop
 8006d6c:	e000ed08 	.word	0xe000ed08

08006d70 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006d70:	b580      	push	{r7, lr}
 8006d72:	b086      	sub	sp, #24
 8006d74:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8006d76:	4b47      	ldr	r3, [pc, #284]	@ (8006e94 <xPortStartScheduler+0x124>)
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	4a47      	ldr	r2, [pc, #284]	@ (8006e98 <xPortStartScheduler+0x128>)
 8006d7c:	4293      	cmp	r3, r2
 8006d7e:	d10b      	bne.n	8006d98 <xPortStartScheduler+0x28>
	__asm volatile
 8006d80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d84:	f383 8811 	msr	BASEPRI, r3
 8006d88:	f3bf 8f6f 	isb	sy
 8006d8c:	f3bf 8f4f 	dsb	sy
 8006d90:	613b      	str	r3, [r7, #16]
}
 8006d92:	bf00      	nop
 8006d94:	bf00      	nop
 8006d96:	e7fd      	b.n	8006d94 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8006d98:	4b3e      	ldr	r3, [pc, #248]	@ (8006e94 <xPortStartScheduler+0x124>)
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	4a3f      	ldr	r2, [pc, #252]	@ (8006e9c <xPortStartScheduler+0x12c>)
 8006d9e:	4293      	cmp	r3, r2
 8006da0:	d10b      	bne.n	8006dba <xPortStartScheduler+0x4a>
	__asm volatile
 8006da2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006da6:	f383 8811 	msr	BASEPRI, r3
 8006daa:	f3bf 8f6f 	isb	sy
 8006dae:	f3bf 8f4f 	dsb	sy
 8006db2:	60fb      	str	r3, [r7, #12]
}
 8006db4:	bf00      	nop
 8006db6:	bf00      	nop
 8006db8:	e7fd      	b.n	8006db6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8006dba:	4b39      	ldr	r3, [pc, #228]	@ (8006ea0 <xPortStartScheduler+0x130>)
 8006dbc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8006dbe:	697b      	ldr	r3, [r7, #20]
 8006dc0:	781b      	ldrb	r3, [r3, #0]
 8006dc2:	b2db      	uxtb	r3, r3
 8006dc4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006dc6:	697b      	ldr	r3, [r7, #20]
 8006dc8:	22ff      	movs	r2, #255	@ 0xff
 8006dca:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006dcc:	697b      	ldr	r3, [r7, #20]
 8006dce:	781b      	ldrb	r3, [r3, #0]
 8006dd0:	b2db      	uxtb	r3, r3
 8006dd2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006dd4:	78fb      	ldrb	r3, [r7, #3]
 8006dd6:	b2db      	uxtb	r3, r3
 8006dd8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8006ddc:	b2da      	uxtb	r2, r3
 8006dde:	4b31      	ldr	r3, [pc, #196]	@ (8006ea4 <xPortStartScheduler+0x134>)
 8006de0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006de2:	4b31      	ldr	r3, [pc, #196]	@ (8006ea8 <xPortStartScheduler+0x138>)
 8006de4:	2207      	movs	r2, #7
 8006de6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006de8:	e009      	b.n	8006dfe <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8006dea:	4b2f      	ldr	r3, [pc, #188]	@ (8006ea8 <xPortStartScheduler+0x138>)
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	3b01      	subs	r3, #1
 8006df0:	4a2d      	ldr	r2, [pc, #180]	@ (8006ea8 <xPortStartScheduler+0x138>)
 8006df2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006df4:	78fb      	ldrb	r3, [r7, #3]
 8006df6:	b2db      	uxtb	r3, r3
 8006df8:	005b      	lsls	r3, r3, #1
 8006dfa:	b2db      	uxtb	r3, r3
 8006dfc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006dfe:	78fb      	ldrb	r3, [r7, #3]
 8006e00:	b2db      	uxtb	r3, r3
 8006e02:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006e06:	2b80      	cmp	r3, #128	@ 0x80
 8006e08:	d0ef      	beq.n	8006dea <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8006e0a:	4b27      	ldr	r3, [pc, #156]	@ (8006ea8 <xPortStartScheduler+0x138>)
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	f1c3 0307 	rsb	r3, r3, #7
 8006e12:	2b04      	cmp	r3, #4
 8006e14:	d00b      	beq.n	8006e2e <xPortStartScheduler+0xbe>
	__asm volatile
 8006e16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e1a:	f383 8811 	msr	BASEPRI, r3
 8006e1e:	f3bf 8f6f 	isb	sy
 8006e22:	f3bf 8f4f 	dsb	sy
 8006e26:	60bb      	str	r3, [r7, #8]
}
 8006e28:	bf00      	nop
 8006e2a:	bf00      	nop
 8006e2c:	e7fd      	b.n	8006e2a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8006e2e:	4b1e      	ldr	r3, [pc, #120]	@ (8006ea8 <xPortStartScheduler+0x138>)
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	021b      	lsls	r3, r3, #8
 8006e34:	4a1c      	ldr	r2, [pc, #112]	@ (8006ea8 <xPortStartScheduler+0x138>)
 8006e36:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006e38:	4b1b      	ldr	r3, [pc, #108]	@ (8006ea8 <xPortStartScheduler+0x138>)
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006e40:	4a19      	ldr	r2, [pc, #100]	@ (8006ea8 <xPortStartScheduler+0x138>)
 8006e42:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	b2da      	uxtb	r2, r3
 8006e48:	697b      	ldr	r3, [r7, #20]
 8006e4a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8006e4c:	4b17      	ldr	r3, [pc, #92]	@ (8006eac <xPortStartScheduler+0x13c>)
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	4a16      	ldr	r2, [pc, #88]	@ (8006eac <xPortStartScheduler+0x13c>)
 8006e52:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8006e56:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006e58:	4b14      	ldr	r3, [pc, #80]	@ (8006eac <xPortStartScheduler+0x13c>)
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	4a13      	ldr	r2, [pc, #76]	@ (8006eac <xPortStartScheduler+0x13c>)
 8006e5e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8006e62:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8006e64:	f000 f8da 	bl	800701c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006e68:	4b11      	ldr	r3, [pc, #68]	@ (8006eb0 <xPortStartScheduler+0x140>)
 8006e6a:	2200      	movs	r2, #0
 8006e6c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8006e6e:	f000 f8f9 	bl	8007064 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8006e72:	4b10      	ldr	r3, [pc, #64]	@ (8006eb4 <xPortStartScheduler+0x144>)
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	4a0f      	ldr	r2, [pc, #60]	@ (8006eb4 <xPortStartScheduler+0x144>)
 8006e78:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8006e7c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8006e7e:	f7ff ff63 	bl	8006d48 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006e82:	f7ff f831 	bl	8005ee8 <vTaskSwitchContext>
	prvTaskExitError();
 8006e86:	f7ff ff1d 	bl	8006cc4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8006e8a:	2300      	movs	r3, #0
}
 8006e8c:	4618      	mov	r0, r3
 8006e8e:	3718      	adds	r7, #24
 8006e90:	46bd      	mov	sp, r7
 8006e92:	bd80      	pop	{r7, pc}
 8006e94:	e000ed00 	.word	0xe000ed00
 8006e98:	410fc271 	.word	0x410fc271
 8006e9c:	410fc270 	.word	0x410fc270
 8006ea0:	e000e400 	.word	0xe000e400
 8006ea4:	200010fc 	.word	0x200010fc
 8006ea8:	20001100 	.word	0x20001100
 8006eac:	e000ed20 	.word	0xe000ed20
 8006eb0:	2000000c 	.word	0x2000000c
 8006eb4:	e000ef34 	.word	0xe000ef34

08006eb8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006eb8:	b480      	push	{r7}
 8006eba:	b083      	sub	sp, #12
 8006ebc:	af00      	add	r7, sp, #0
	__asm volatile
 8006ebe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ec2:	f383 8811 	msr	BASEPRI, r3
 8006ec6:	f3bf 8f6f 	isb	sy
 8006eca:	f3bf 8f4f 	dsb	sy
 8006ece:	607b      	str	r3, [r7, #4]
}
 8006ed0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006ed2:	4b10      	ldr	r3, [pc, #64]	@ (8006f14 <vPortEnterCritical+0x5c>)
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	3301      	adds	r3, #1
 8006ed8:	4a0e      	ldr	r2, [pc, #56]	@ (8006f14 <vPortEnterCritical+0x5c>)
 8006eda:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8006edc:	4b0d      	ldr	r3, [pc, #52]	@ (8006f14 <vPortEnterCritical+0x5c>)
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	2b01      	cmp	r3, #1
 8006ee2:	d110      	bne.n	8006f06 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006ee4:	4b0c      	ldr	r3, [pc, #48]	@ (8006f18 <vPortEnterCritical+0x60>)
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	b2db      	uxtb	r3, r3
 8006eea:	2b00      	cmp	r3, #0
 8006eec:	d00b      	beq.n	8006f06 <vPortEnterCritical+0x4e>
	__asm volatile
 8006eee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ef2:	f383 8811 	msr	BASEPRI, r3
 8006ef6:	f3bf 8f6f 	isb	sy
 8006efa:	f3bf 8f4f 	dsb	sy
 8006efe:	603b      	str	r3, [r7, #0]
}
 8006f00:	bf00      	nop
 8006f02:	bf00      	nop
 8006f04:	e7fd      	b.n	8006f02 <vPortEnterCritical+0x4a>
	}
}
 8006f06:	bf00      	nop
 8006f08:	370c      	adds	r7, #12
 8006f0a:	46bd      	mov	sp, r7
 8006f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f10:	4770      	bx	lr
 8006f12:	bf00      	nop
 8006f14:	2000000c 	.word	0x2000000c
 8006f18:	e000ed04 	.word	0xe000ed04

08006f1c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8006f1c:	b480      	push	{r7}
 8006f1e:	b083      	sub	sp, #12
 8006f20:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8006f22:	4b12      	ldr	r3, [pc, #72]	@ (8006f6c <vPortExitCritical+0x50>)
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	d10b      	bne.n	8006f42 <vPortExitCritical+0x26>
	__asm volatile
 8006f2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f2e:	f383 8811 	msr	BASEPRI, r3
 8006f32:	f3bf 8f6f 	isb	sy
 8006f36:	f3bf 8f4f 	dsb	sy
 8006f3a:	607b      	str	r3, [r7, #4]
}
 8006f3c:	bf00      	nop
 8006f3e:	bf00      	nop
 8006f40:	e7fd      	b.n	8006f3e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006f42:	4b0a      	ldr	r3, [pc, #40]	@ (8006f6c <vPortExitCritical+0x50>)
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	3b01      	subs	r3, #1
 8006f48:	4a08      	ldr	r2, [pc, #32]	@ (8006f6c <vPortExitCritical+0x50>)
 8006f4a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8006f4c:	4b07      	ldr	r3, [pc, #28]	@ (8006f6c <vPortExitCritical+0x50>)
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	d105      	bne.n	8006f60 <vPortExitCritical+0x44>
 8006f54:	2300      	movs	r3, #0
 8006f56:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006f58:	683b      	ldr	r3, [r7, #0]
 8006f5a:	f383 8811 	msr	BASEPRI, r3
}
 8006f5e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006f60:	bf00      	nop
 8006f62:	370c      	adds	r7, #12
 8006f64:	46bd      	mov	sp, r7
 8006f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f6a:	4770      	bx	lr
 8006f6c:	2000000c 	.word	0x2000000c

08006f70 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006f70:	f3ef 8009 	mrs	r0, PSP
 8006f74:	f3bf 8f6f 	isb	sy
 8006f78:	4b15      	ldr	r3, [pc, #84]	@ (8006fd0 <pxCurrentTCBConst>)
 8006f7a:	681a      	ldr	r2, [r3, #0]
 8006f7c:	f01e 0f10 	tst.w	lr, #16
 8006f80:	bf08      	it	eq
 8006f82:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006f86:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f8a:	6010      	str	r0, [r2, #0]
 8006f8c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006f90:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8006f94:	f380 8811 	msr	BASEPRI, r0
 8006f98:	f3bf 8f4f 	dsb	sy
 8006f9c:	f3bf 8f6f 	isb	sy
 8006fa0:	f7fe ffa2 	bl	8005ee8 <vTaskSwitchContext>
 8006fa4:	f04f 0000 	mov.w	r0, #0
 8006fa8:	f380 8811 	msr	BASEPRI, r0
 8006fac:	bc09      	pop	{r0, r3}
 8006fae:	6819      	ldr	r1, [r3, #0]
 8006fb0:	6808      	ldr	r0, [r1, #0]
 8006fb2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006fb6:	f01e 0f10 	tst.w	lr, #16
 8006fba:	bf08      	it	eq
 8006fbc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006fc0:	f380 8809 	msr	PSP, r0
 8006fc4:	f3bf 8f6f 	isb	sy
 8006fc8:	4770      	bx	lr
 8006fca:	bf00      	nop
 8006fcc:	f3af 8000 	nop.w

08006fd0 <pxCurrentTCBConst>:
 8006fd0:	20000ad0 	.word	0x20000ad0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006fd4:	bf00      	nop
 8006fd6:	bf00      	nop

08006fd8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006fd8:	b580      	push	{r7, lr}
 8006fda:	b082      	sub	sp, #8
 8006fdc:	af00      	add	r7, sp, #0
	__asm volatile
 8006fde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006fe2:	f383 8811 	msr	BASEPRI, r3
 8006fe6:	f3bf 8f6f 	isb	sy
 8006fea:	f3bf 8f4f 	dsb	sy
 8006fee:	607b      	str	r3, [r7, #4]
}
 8006ff0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006ff2:	f7fe febf 	bl	8005d74 <xTaskIncrementTick>
 8006ff6:	4603      	mov	r3, r0
 8006ff8:	2b00      	cmp	r3, #0
 8006ffa:	d003      	beq.n	8007004 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8006ffc:	4b06      	ldr	r3, [pc, #24]	@ (8007018 <xPortSysTickHandler+0x40>)
 8006ffe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007002:	601a      	str	r2, [r3, #0]
 8007004:	2300      	movs	r3, #0
 8007006:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007008:	683b      	ldr	r3, [r7, #0]
 800700a:	f383 8811 	msr	BASEPRI, r3
}
 800700e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8007010:	bf00      	nop
 8007012:	3708      	adds	r7, #8
 8007014:	46bd      	mov	sp, r7
 8007016:	bd80      	pop	{r7, pc}
 8007018:	e000ed04 	.word	0xe000ed04

0800701c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800701c:	b480      	push	{r7}
 800701e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007020:	4b0b      	ldr	r3, [pc, #44]	@ (8007050 <vPortSetupTimerInterrupt+0x34>)
 8007022:	2200      	movs	r2, #0
 8007024:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007026:	4b0b      	ldr	r3, [pc, #44]	@ (8007054 <vPortSetupTimerInterrupt+0x38>)
 8007028:	2200      	movs	r2, #0
 800702a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800702c:	4b0a      	ldr	r3, [pc, #40]	@ (8007058 <vPortSetupTimerInterrupt+0x3c>)
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	4a0a      	ldr	r2, [pc, #40]	@ (800705c <vPortSetupTimerInterrupt+0x40>)
 8007032:	fba2 2303 	umull	r2, r3, r2, r3
 8007036:	099b      	lsrs	r3, r3, #6
 8007038:	4a09      	ldr	r2, [pc, #36]	@ (8007060 <vPortSetupTimerInterrupt+0x44>)
 800703a:	3b01      	subs	r3, #1
 800703c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800703e:	4b04      	ldr	r3, [pc, #16]	@ (8007050 <vPortSetupTimerInterrupt+0x34>)
 8007040:	2207      	movs	r2, #7
 8007042:	601a      	str	r2, [r3, #0]
}
 8007044:	bf00      	nop
 8007046:	46bd      	mov	sp, r7
 8007048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800704c:	4770      	bx	lr
 800704e:	bf00      	nop
 8007050:	e000e010 	.word	0xe000e010
 8007054:	e000e018 	.word	0xe000e018
 8007058:	20000000 	.word	0x20000000
 800705c:	10624dd3 	.word	0x10624dd3
 8007060:	e000e014 	.word	0xe000e014

08007064 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8007064:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8007074 <vPortEnableVFP+0x10>
 8007068:	6801      	ldr	r1, [r0, #0]
 800706a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800706e:	6001      	str	r1, [r0, #0]
 8007070:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8007072:	bf00      	nop
 8007074:	e000ed88 	.word	0xe000ed88

08007078 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8007078:	b480      	push	{r7}
 800707a:	b085      	sub	sp, #20
 800707c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800707e:	f3ef 8305 	mrs	r3, IPSR
 8007082:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	2b0f      	cmp	r3, #15
 8007088:	d915      	bls.n	80070b6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800708a:	4a18      	ldr	r2, [pc, #96]	@ (80070ec <vPortValidateInterruptPriority+0x74>)
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	4413      	add	r3, r2
 8007090:	781b      	ldrb	r3, [r3, #0]
 8007092:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8007094:	4b16      	ldr	r3, [pc, #88]	@ (80070f0 <vPortValidateInterruptPriority+0x78>)
 8007096:	781b      	ldrb	r3, [r3, #0]
 8007098:	7afa      	ldrb	r2, [r7, #11]
 800709a:	429a      	cmp	r2, r3
 800709c:	d20b      	bcs.n	80070b6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800709e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070a2:	f383 8811 	msr	BASEPRI, r3
 80070a6:	f3bf 8f6f 	isb	sy
 80070aa:	f3bf 8f4f 	dsb	sy
 80070ae:	607b      	str	r3, [r7, #4]
}
 80070b0:	bf00      	nop
 80070b2:	bf00      	nop
 80070b4:	e7fd      	b.n	80070b2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80070b6:	4b0f      	ldr	r3, [pc, #60]	@ (80070f4 <vPortValidateInterruptPriority+0x7c>)
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80070be:	4b0e      	ldr	r3, [pc, #56]	@ (80070f8 <vPortValidateInterruptPriority+0x80>)
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	429a      	cmp	r2, r3
 80070c4:	d90b      	bls.n	80070de <vPortValidateInterruptPriority+0x66>
	__asm volatile
 80070c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070ca:	f383 8811 	msr	BASEPRI, r3
 80070ce:	f3bf 8f6f 	isb	sy
 80070d2:	f3bf 8f4f 	dsb	sy
 80070d6:	603b      	str	r3, [r7, #0]
}
 80070d8:	bf00      	nop
 80070da:	bf00      	nop
 80070dc:	e7fd      	b.n	80070da <vPortValidateInterruptPriority+0x62>
	}
 80070de:	bf00      	nop
 80070e0:	3714      	adds	r7, #20
 80070e2:	46bd      	mov	sp, r7
 80070e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070e8:	4770      	bx	lr
 80070ea:	bf00      	nop
 80070ec:	e000e3f0 	.word	0xe000e3f0
 80070f0:	200010fc 	.word	0x200010fc
 80070f4:	e000ed0c 	.word	0xe000ed0c
 80070f8:	20001100 	.word	0x20001100

080070fc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80070fc:	b580      	push	{r7, lr}
 80070fe:	b08a      	sub	sp, #40	@ 0x28
 8007100:	af00      	add	r7, sp, #0
 8007102:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007104:	2300      	movs	r3, #0
 8007106:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8007108:	f7fe fd78 	bl	8005bfc <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800710c:	4b5c      	ldr	r3, [pc, #368]	@ (8007280 <pvPortMalloc+0x184>)
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	2b00      	cmp	r3, #0
 8007112:	d101      	bne.n	8007118 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007114:	f000 f924 	bl	8007360 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007118:	4b5a      	ldr	r3, [pc, #360]	@ (8007284 <pvPortMalloc+0x188>)
 800711a:	681a      	ldr	r2, [r3, #0]
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	4013      	ands	r3, r2
 8007120:	2b00      	cmp	r3, #0
 8007122:	f040 8095 	bne.w	8007250 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	2b00      	cmp	r3, #0
 800712a:	d01e      	beq.n	800716a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800712c:	2208      	movs	r2, #8
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	4413      	add	r3, r2
 8007132:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	f003 0307 	and.w	r3, r3, #7
 800713a:	2b00      	cmp	r3, #0
 800713c:	d015      	beq.n	800716a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	f023 0307 	bic.w	r3, r3, #7
 8007144:	3308      	adds	r3, #8
 8007146:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	f003 0307 	and.w	r3, r3, #7
 800714e:	2b00      	cmp	r3, #0
 8007150:	d00b      	beq.n	800716a <pvPortMalloc+0x6e>
	__asm volatile
 8007152:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007156:	f383 8811 	msr	BASEPRI, r3
 800715a:	f3bf 8f6f 	isb	sy
 800715e:	f3bf 8f4f 	dsb	sy
 8007162:	617b      	str	r3, [r7, #20]
}
 8007164:	bf00      	nop
 8007166:	bf00      	nop
 8007168:	e7fd      	b.n	8007166 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	2b00      	cmp	r3, #0
 800716e:	d06f      	beq.n	8007250 <pvPortMalloc+0x154>
 8007170:	4b45      	ldr	r3, [pc, #276]	@ (8007288 <pvPortMalloc+0x18c>)
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	687a      	ldr	r2, [r7, #4]
 8007176:	429a      	cmp	r2, r3
 8007178:	d86a      	bhi.n	8007250 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800717a:	4b44      	ldr	r3, [pc, #272]	@ (800728c <pvPortMalloc+0x190>)
 800717c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800717e:	4b43      	ldr	r3, [pc, #268]	@ (800728c <pvPortMalloc+0x190>)
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007184:	e004      	b.n	8007190 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8007186:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007188:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800718a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007190:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007192:	685b      	ldr	r3, [r3, #4]
 8007194:	687a      	ldr	r2, [r7, #4]
 8007196:	429a      	cmp	r2, r3
 8007198:	d903      	bls.n	80071a2 <pvPortMalloc+0xa6>
 800719a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d1f1      	bne.n	8007186 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80071a2:	4b37      	ldr	r3, [pc, #220]	@ (8007280 <pvPortMalloc+0x184>)
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80071a8:	429a      	cmp	r2, r3
 80071aa:	d051      	beq.n	8007250 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80071ac:	6a3b      	ldr	r3, [r7, #32]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	2208      	movs	r2, #8
 80071b2:	4413      	add	r3, r2
 80071b4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80071b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071b8:	681a      	ldr	r2, [r3, #0]
 80071ba:	6a3b      	ldr	r3, [r7, #32]
 80071bc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80071be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071c0:	685a      	ldr	r2, [r3, #4]
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	1ad2      	subs	r2, r2, r3
 80071c6:	2308      	movs	r3, #8
 80071c8:	005b      	lsls	r3, r3, #1
 80071ca:	429a      	cmp	r2, r3
 80071cc:	d920      	bls.n	8007210 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80071ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	4413      	add	r3, r2
 80071d4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80071d6:	69bb      	ldr	r3, [r7, #24]
 80071d8:	f003 0307 	and.w	r3, r3, #7
 80071dc:	2b00      	cmp	r3, #0
 80071de:	d00b      	beq.n	80071f8 <pvPortMalloc+0xfc>
	__asm volatile
 80071e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071e4:	f383 8811 	msr	BASEPRI, r3
 80071e8:	f3bf 8f6f 	isb	sy
 80071ec:	f3bf 8f4f 	dsb	sy
 80071f0:	613b      	str	r3, [r7, #16]
}
 80071f2:	bf00      	nop
 80071f4:	bf00      	nop
 80071f6:	e7fd      	b.n	80071f4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80071f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071fa:	685a      	ldr	r2, [r3, #4]
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	1ad2      	subs	r2, r2, r3
 8007200:	69bb      	ldr	r3, [r7, #24]
 8007202:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007204:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007206:	687a      	ldr	r2, [r7, #4]
 8007208:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800720a:	69b8      	ldr	r0, [r7, #24]
 800720c:	f000 f90a 	bl	8007424 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007210:	4b1d      	ldr	r3, [pc, #116]	@ (8007288 <pvPortMalloc+0x18c>)
 8007212:	681a      	ldr	r2, [r3, #0]
 8007214:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007216:	685b      	ldr	r3, [r3, #4]
 8007218:	1ad3      	subs	r3, r2, r3
 800721a:	4a1b      	ldr	r2, [pc, #108]	@ (8007288 <pvPortMalloc+0x18c>)
 800721c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800721e:	4b1a      	ldr	r3, [pc, #104]	@ (8007288 <pvPortMalloc+0x18c>)
 8007220:	681a      	ldr	r2, [r3, #0]
 8007222:	4b1b      	ldr	r3, [pc, #108]	@ (8007290 <pvPortMalloc+0x194>)
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	429a      	cmp	r2, r3
 8007228:	d203      	bcs.n	8007232 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800722a:	4b17      	ldr	r3, [pc, #92]	@ (8007288 <pvPortMalloc+0x18c>)
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	4a18      	ldr	r2, [pc, #96]	@ (8007290 <pvPortMalloc+0x194>)
 8007230:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007232:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007234:	685a      	ldr	r2, [r3, #4]
 8007236:	4b13      	ldr	r3, [pc, #76]	@ (8007284 <pvPortMalloc+0x188>)
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	431a      	orrs	r2, r3
 800723c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800723e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007240:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007242:	2200      	movs	r2, #0
 8007244:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8007246:	4b13      	ldr	r3, [pc, #76]	@ (8007294 <pvPortMalloc+0x198>)
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	3301      	adds	r3, #1
 800724c:	4a11      	ldr	r2, [pc, #68]	@ (8007294 <pvPortMalloc+0x198>)
 800724e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007250:	f7fe fce2 	bl	8005c18 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007254:	69fb      	ldr	r3, [r7, #28]
 8007256:	f003 0307 	and.w	r3, r3, #7
 800725a:	2b00      	cmp	r3, #0
 800725c:	d00b      	beq.n	8007276 <pvPortMalloc+0x17a>
	__asm volatile
 800725e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007262:	f383 8811 	msr	BASEPRI, r3
 8007266:	f3bf 8f6f 	isb	sy
 800726a:	f3bf 8f4f 	dsb	sy
 800726e:	60fb      	str	r3, [r7, #12]
}
 8007270:	bf00      	nop
 8007272:	bf00      	nop
 8007274:	e7fd      	b.n	8007272 <pvPortMalloc+0x176>
	return pvReturn;
 8007276:	69fb      	ldr	r3, [r7, #28]
}
 8007278:	4618      	mov	r0, r3
 800727a:	3728      	adds	r7, #40	@ 0x28
 800727c:	46bd      	mov	sp, r7
 800727e:	bd80      	pop	{r7, pc}
 8007280:	20004d0c 	.word	0x20004d0c
 8007284:	20004d20 	.word	0x20004d20
 8007288:	20004d10 	.word	0x20004d10
 800728c:	20004d04 	.word	0x20004d04
 8007290:	20004d14 	.word	0x20004d14
 8007294:	20004d18 	.word	0x20004d18

08007298 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8007298:	b580      	push	{r7, lr}
 800729a:	b086      	sub	sp, #24
 800729c:	af00      	add	r7, sp, #0
 800729e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	d04f      	beq.n	800734a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80072aa:	2308      	movs	r3, #8
 80072ac:	425b      	negs	r3, r3
 80072ae:	697a      	ldr	r2, [r7, #20]
 80072b0:	4413      	add	r3, r2
 80072b2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80072b4:	697b      	ldr	r3, [r7, #20]
 80072b6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80072b8:	693b      	ldr	r3, [r7, #16]
 80072ba:	685a      	ldr	r2, [r3, #4]
 80072bc:	4b25      	ldr	r3, [pc, #148]	@ (8007354 <vPortFree+0xbc>)
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	4013      	ands	r3, r2
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	d10b      	bne.n	80072de <vPortFree+0x46>
	__asm volatile
 80072c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072ca:	f383 8811 	msr	BASEPRI, r3
 80072ce:	f3bf 8f6f 	isb	sy
 80072d2:	f3bf 8f4f 	dsb	sy
 80072d6:	60fb      	str	r3, [r7, #12]
}
 80072d8:	bf00      	nop
 80072da:	bf00      	nop
 80072dc:	e7fd      	b.n	80072da <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80072de:	693b      	ldr	r3, [r7, #16]
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	2b00      	cmp	r3, #0
 80072e4:	d00b      	beq.n	80072fe <vPortFree+0x66>
	__asm volatile
 80072e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072ea:	f383 8811 	msr	BASEPRI, r3
 80072ee:	f3bf 8f6f 	isb	sy
 80072f2:	f3bf 8f4f 	dsb	sy
 80072f6:	60bb      	str	r3, [r7, #8]
}
 80072f8:	bf00      	nop
 80072fa:	bf00      	nop
 80072fc:	e7fd      	b.n	80072fa <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80072fe:	693b      	ldr	r3, [r7, #16]
 8007300:	685a      	ldr	r2, [r3, #4]
 8007302:	4b14      	ldr	r3, [pc, #80]	@ (8007354 <vPortFree+0xbc>)
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	4013      	ands	r3, r2
 8007308:	2b00      	cmp	r3, #0
 800730a:	d01e      	beq.n	800734a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800730c:	693b      	ldr	r3, [r7, #16]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	2b00      	cmp	r3, #0
 8007312:	d11a      	bne.n	800734a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007314:	693b      	ldr	r3, [r7, #16]
 8007316:	685a      	ldr	r2, [r3, #4]
 8007318:	4b0e      	ldr	r3, [pc, #56]	@ (8007354 <vPortFree+0xbc>)
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	43db      	mvns	r3, r3
 800731e:	401a      	ands	r2, r3
 8007320:	693b      	ldr	r3, [r7, #16]
 8007322:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007324:	f7fe fc6a 	bl	8005bfc <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8007328:	693b      	ldr	r3, [r7, #16]
 800732a:	685a      	ldr	r2, [r3, #4]
 800732c:	4b0a      	ldr	r3, [pc, #40]	@ (8007358 <vPortFree+0xc0>)
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	4413      	add	r3, r2
 8007332:	4a09      	ldr	r2, [pc, #36]	@ (8007358 <vPortFree+0xc0>)
 8007334:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8007336:	6938      	ldr	r0, [r7, #16]
 8007338:	f000 f874 	bl	8007424 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800733c:	4b07      	ldr	r3, [pc, #28]	@ (800735c <vPortFree+0xc4>)
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	3301      	adds	r3, #1
 8007342:	4a06      	ldr	r2, [pc, #24]	@ (800735c <vPortFree+0xc4>)
 8007344:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8007346:	f7fe fc67 	bl	8005c18 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800734a:	bf00      	nop
 800734c:	3718      	adds	r7, #24
 800734e:	46bd      	mov	sp, r7
 8007350:	bd80      	pop	{r7, pc}
 8007352:	bf00      	nop
 8007354:	20004d20 	.word	0x20004d20
 8007358:	20004d10 	.word	0x20004d10
 800735c:	20004d1c 	.word	0x20004d1c

08007360 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007360:	b480      	push	{r7}
 8007362:	b085      	sub	sp, #20
 8007364:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8007366:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800736a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800736c:	4b27      	ldr	r3, [pc, #156]	@ (800740c <prvHeapInit+0xac>)
 800736e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	f003 0307 	and.w	r3, r3, #7
 8007376:	2b00      	cmp	r3, #0
 8007378:	d00c      	beq.n	8007394 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	3307      	adds	r3, #7
 800737e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007380:	68fb      	ldr	r3, [r7, #12]
 8007382:	f023 0307 	bic.w	r3, r3, #7
 8007386:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8007388:	68ba      	ldr	r2, [r7, #8]
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	1ad3      	subs	r3, r2, r3
 800738e:	4a1f      	ldr	r2, [pc, #124]	@ (800740c <prvHeapInit+0xac>)
 8007390:	4413      	add	r3, r2
 8007392:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8007398:	4a1d      	ldr	r2, [pc, #116]	@ (8007410 <prvHeapInit+0xb0>)
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800739e:	4b1c      	ldr	r3, [pc, #112]	@ (8007410 <prvHeapInit+0xb0>)
 80073a0:	2200      	movs	r2, #0
 80073a2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	68ba      	ldr	r2, [r7, #8]
 80073a8:	4413      	add	r3, r2
 80073aa:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80073ac:	2208      	movs	r2, #8
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	1a9b      	subs	r3, r3, r2
 80073b2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80073b4:	68fb      	ldr	r3, [r7, #12]
 80073b6:	f023 0307 	bic.w	r3, r3, #7
 80073ba:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	4a15      	ldr	r2, [pc, #84]	@ (8007414 <prvHeapInit+0xb4>)
 80073c0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80073c2:	4b14      	ldr	r3, [pc, #80]	@ (8007414 <prvHeapInit+0xb4>)
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	2200      	movs	r2, #0
 80073c8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80073ca:	4b12      	ldr	r3, [pc, #72]	@ (8007414 <prvHeapInit+0xb4>)
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	2200      	movs	r2, #0
 80073d0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80073d6:	683b      	ldr	r3, [r7, #0]
 80073d8:	68fa      	ldr	r2, [r7, #12]
 80073da:	1ad2      	subs	r2, r2, r3
 80073dc:	683b      	ldr	r3, [r7, #0]
 80073de:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80073e0:	4b0c      	ldr	r3, [pc, #48]	@ (8007414 <prvHeapInit+0xb4>)
 80073e2:	681a      	ldr	r2, [r3, #0]
 80073e4:	683b      	ldr	r3, [r7, #0]
 80073e6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80073e8:	683b      	ldr	r3, [r7, #0]
 80073ea:	685b      	ldr	r3, [r3, #4]
 80073ec:	4a0a      	ldr	r2, [pc, #40]	@ (8007418 <prvHeapInit+0xb8>)
 80073ee:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80073f0:	683b      	ldr	r3, [r7, #0]
 80073f2:	685b      	ldr	r3, [r3, #4]
 80073f4:	4a09      	ldr	r2, [pc, #36]	@ (800741c <prvHeapInit+0xbc>)
 80073f6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80073f8:	4b09      	ldr	r3, [pc, #36]	@ (8007420 <prvHeapInit+0xc0>)
 80073fa:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80073fe:	601a      	str	r2, [r3, #0]
}
 8007400:	bf00      	nop
 8007402:	3714      	adds	r7, #20
 8007404:	46bd      	mov	sp, r7
 8007406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800740a:	4770      	bx	lr
 800740c:	20001104 	.word	0x20001104
 8007410:	20004d04 	.word	0x20004d04
 8007414:	20004d0c 	.word	0x20004d0c
 8007418:	20004d14 	.word	0x20004d14
 800741c:	20004d10 	.word	0x20004d10
 8007420:	20004d20 	.word	0x20004d20

08007424 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007424:	b480      	push	{r7}
 8007426:	b085      	sub	sp, #20
 8007428:	af00      	add	r7, sp, #0
 800742a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800742c:	4b28      	ldr	r3, [pc, #160]	@ (80074d0 <prvInsertBlockIntoFreeList+0xac>)
 800742e:	60fb      	str	r3, [r7, #12]
 8007430:	e002      	b.n	8007438 <prvInsertBlockIntoFreeList+0x14>
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	60fb      	str	r3, [r7, #12]
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	687a      	ldr	r2, [r7, #4]
 800743e:	429a      	cmp	r2, r3
 8007440:	d8f7      	bhi.n	8007432 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007442:	68fb      	ldr	r3, [r7, #12]
 8007444:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	685b      	ldr	r3, [r3, #4]
 800744a:	68ba      	ldr	r2, [r7, #8]
 800744c:	4413      	add	r3, r2
 800744e:	687a      	ldr	r2, [r7, #4]
 8007450:	429a      	cmp	r2, r3
 8007452:	d108      	bne.n	8007466 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007454:	68fb      	ldr	r3, [r7, #12]
 8007456:	685a      	ldr	r2, [r3, #4]
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	685b      	ldr	r3, [r3, #4]
 800745c:	441a      	add	r2, r3
 800745e:	68fb      	ldr	r3, [r7, #12]
 8007460:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	685b      	ldr	r3, [r3, #4]
 800746e:	68ba      	ldr	r2, [r7, #8]
 8007470:	441a      	add	r2, r3
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	429a      	cmp	r2, r3
 8007478:	d118      	bne.n	80074ac <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	681a      	ldr	r2, [r3, #0]
 800747e:	4b15      	ldr	r3, [pc, #84]	@ (80074d4 <prvInsertBlockIntoFreeList+0xb0>)
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	429a      	cmp	r2, r3
 8007484:	d00d      	beq.n	80074a2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	685a      	ldr	r2, [r3, #4]
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	685b      	ldr	r3, [r3, #4]
 8007490:	441a      	add	r2, r3
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	681a      	ldr	r2, [r3, #0]
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	601a      	str	r2, [r3, #0]
 80074a0:	e008      	b.n	80074b4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80074a2:	4b0c      	ldr	r3, [pc, #48]	@ (80074d4 <prvInsertBlockIntoFreeList+0xb0>)
 80074a4:	681a      	ldr	r2, [r3, #0]
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	601a      	str	r2, [r3, #0]
 80074aa:	e003      	b.n	80074b4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	681a      	ldr	r2, [r3, #0]
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80074b4:	68fa      	ldr	r2, [r7, #12]
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	429a      	cmp	r2, r3
 80074ba:	d002      	beq.n	80074c2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	687a      	ldr	r2, [r7, #4]
 80074c0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80074c2:	bf00      	nop
 80074c4:	3714      	adds	r7, #20
 80074c6:	46bd      	mov	sp, r7
 80074c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074cc:	4770      	bx	lr
 80074ce:	bf00      	nop
 80074d0:	20004d04 	.word	0x20004d04
 80074d4:	20004d0c 	.word	0x20004d0c

080074d8 <__cvt>:
 80074d8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80074dc:	ec57 6b10 	vmov	r6, r7, d0
 80074e0:	2f00      	cmp	r7, #0
 80074e2:	460c      	mov	r4, r1
 80074e4:	4619      	mov	r1, r3
 80074e6:	463b      	mov	r3, r7
 80074e8:	bfbb      	ittet	lt
 80074ea:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80074ee:	461f      	movlt	r7, r3
 80074f0:	2300      	movge	r3, #0
 80074f2:	232d      	movlt	r3, #45	@ 0x2d
 80074f4:	700b      	strb	r3, [r1, #0]
 80074f6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80074f8:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80074fc:	4691      	mov	r9, r2
 80074fe:	f023 0820 	bic.w	r8, r3, #32
 8007502:	bfbc      	itt	lt
 8007504:	4632      	movlt	r2, r6
 8007506:	4616      	movlt	r6, r2
 8007508:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800750c:	d005      	beq.n	800751a <__cvt+0x42>
 800750e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8007512:	d100      	bne.n	8007516 <__cvt+0x3e>
 8007514:	3401      	adds	r4, #1
 8007516:	2102      	movs	r1, #2
 8007518:	e000      	b.n	800751c <__cvt+0x44>
 800751a:	2103      	movs	r1, #3
 800751c:	ab03      	add	r3, sp, #12
 800751e:	9301      	str	r3, [sp, #4]
 8007520:	ab02      	add	r3, sp, #8
 8007522:	9300      	str	r3, [sp, #0]
 8007524:	ec47 6b10 	vmov	d0, r6, r7
 8007528:	4653      	mov	r3, sl
 800752a:	4622      	mov	r2, r4
 800752c:	f001 f9dc 	bl	80088e8 <_dtoa_r>
 8007530:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8007534:	4605      	mov	r5, r0
 8007536:	d119      	bne.n	800756c <__cvt+0x94>
 8007538:	f019 0f01 	tst.w	r9, #1
 800753c:	d00e      	beq.n	800755c <__cvt+0x84>
 800753e:	eb00 0904 	add.w	r9, r0, r4
 8007542:	2200      	movs	r2, #0
 8007544:	2300      	movs	r3, #0
 8007546:	4630      	mov	r0, r6
 8007548:	4639      	mov	r1, r7
 800754a:	f7f9 fac5 	bl	8000ad8 <__aeabi_dcmpeq>
 800754e:	b108      	cbz	r0, 8007554 <__cvt+0x7c>
 8007550:	f8cd 900c 	str.w	r9, [sp, #12]
 8007554:	2230      	movs	r2, #48	@ 0x30
 8007556:	9b03      	ldr	r3, [sp, #12]
 8007558:	454b      	cmp	r3, r9
 800755a:	d31e      	bcc.n	800759a <__cvt+0xc2>
 800755c:	9b03      	ldr	r3, [sp, #12]
 800755e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007560:	1b5b      	subs	r3, r3, r5
 8007562:	4628      	mov	r0, r5
 8007564:	6013      	str	r3, [r2, #0]
 8007566:	b004      	add	sp, #16
 8007568:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800756c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007570:	eb00 0904 	add.w	r9, r0, r4
 8007574:	d1e5      	bne.n	8007542 <__cvt+0x6a>
 8007576:	7803      	ldrb	r3, [r0, #0]
 8007578:	2b30      	cmp	r3, #48	@ 0x30
 800757a:	d10a      	bne.n	8007592 <__cvt+0xba>
 800757c:	2200      	movs	r2, #0
 800757e:	2300      	movs	r3, #0
 8007580:	4630      	mov	r0, r6
 8007582:	4639      	mov	r1, r7
 8007584:	f7f9 faa8 	bl	8000ad8 <__aeabi_dcmpeq>
 8007588:	b918      	cbnz	r0, 8007592 <__cvt+0xba>
 800758a:	f1c4 0401 	rsb	r4, r4, #1
 800758e:	f8ca 4000 	str.w	r4, [sl]
 8007592:	f8da 3000 	ldr.w	r3, [sl]
 8007596:	4499      	add	r9, r3
 8007598:	e7d3      	b.n	8007542 <__cvt+0x6a>
 800759a:	1c59      	adds	r1, r3, #1
 800759c:	9103      	str	r1, [sp, #12]
 800759e:	701a      	strb	r2, [r3, #0]
 80075a0:	e7d9      	b.n	8007556 <__cvt+0x7e>

080075a2 <__exponent>:
 80075a2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80075a4:	2900      	cmp	r1, #0
 80075a6:	bfba      	itte	lt
 80075a8:	4249      	neglt	r1, r1
 80075aa:	232d      	movlt	r3, #45	@ 0x2d
 80075ac:	232b      	movge	r3, #43	@ 0x2b
 80075ae:	2909      	cmp	r1, #9
 80075b0:	7002      	strb	r2, [r0, #0]
 80075b2:	7043      	strb	r3, [r0, #1]
 80075b4:	dd29      	ble.n	800760a <__exponent+0x68>
 80075b6:	f10d 0307 	add.w	r3, sp, #7
 80075ba:	461d      	mov	r5, r3
 80075bc:	270a      	movs	r7, #10
 80075be:	461a      	mov	r2, r3
 80075c0:	fbb1 f6f7 	udiv	r6, r1, r7
 80075c4:	fb07 1416 	mls	r4, r7, r6, r1
 80075c8:	3430      	adds	r4, #48	@ 0x30
 80075ca:	f802 4c01 	strb.w	r4, [r2, #-1]
 80075ce:	460c      	mov	r4, r1
 80075d0:	2c63      	cmp	r4, #99	@ 0x63
 80075d2:	f103 33ff 	add.w	r3, r3, #4294967295
 80075d6:	4631      	mov	r1, r6
 80075d8:	dcf1      	bgt.n	80075be <__exponent+0x1c>
 80075da:	3130      	adds	r1, #48	@ 0x30
 80075dc:	1e94      	subs	r4, r2, #2
 80075de:	f803 1c01 	strb.w	r1, [r3, #-1]
 80075e2:	1c41      	adds	r1, r0, #1
 80075e4:	4623      	mov	r3, r4
 80075e6:	42ab      	cmp	r3, r5
 80075e8:	d30a      	bcc.n	8007600 <__exponent+0x5e>
 80075ea:	f10d 0309 	add.w	r3, sp, #9
 80075ee:	1a9b      	subs	r3, r3, r2
 80075f0:	42ac      	cmp	r4, r5
 80075f2:	bf88      	it	hi
 80075f4:	2300      	movhi	r3, #0
 80075f6:	3302      	adds	r3, #2
 80075f8:	4403      	add	r3, r0
 80075fa:	1a18      	subs	r0, r3, r0
 80075fc:	b003      	add	sp, #12
 80075fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007600:	f813 6b01 	ldrb.w	r6, [r3], #1
 8007604:	f801 6f01 	strb.w	r6, [r1, #1]!
 8007608:	e7ed      	b.n	80075e6 <__exponent+0x44>
 800760a:	2330      	movs	r3, #48	@ 0x30
 800760c:	3130      	adds	r1, #48	@ 0x30
 800760e:	7083      	strb	r3, [r0, #2]
 8007610:	70c1      	strb	r1, [r0, #3]
 8007612:	1d03      	adds	r3, r0, #4
 8007614:	e7f1      	b.n	80075fa <__exponent+0x58>
	...

08007618 <_printf_float>:
 8007618:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800761c:	b08d      	sub	sp, #52	@ 0x34
 800761e:	460c      	mov	r4, r1
 8007620:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8007624:	4616      	mov	r6, r2
 8007626:	461f      	mov	r7, r3
 8007628:	4605      	mov	r5, r0
 800762a:	f000 fff3 	bl	8008614 <_localeconv_r>
 800762e:	6803      	ldr	r3, [r0, #0]
 8007630:	9304      	str	r3, [sp, #16]
 8007632:	4618      	mov	r0, r3
 8007634:	f7f8 fe24 	bl	8000280 <strlen>
 8007638:	2300      	movs	r3, #0
 800763a:	930a      	str	r3, [sp, #40]	@ 0x28
 800763c:	f8d8 3000 	ldr.w	r3, [r8]
 8007640:	9005      	str	r0, [sp, #20]
 8007642:	3307      	adds	r3, #7
 8007644:	f023 0307 	bic.w	r3, r3, #7
 8007648:	f103 0208 	add.w	r2, r3, #8
 800764c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8007650:	f8d4 b000 	ldr.w	fp, [r4]
 8007654:	f8c8 2000 	str.w	r2, [r8]
 8007658:	e9d3 8900 	ldrd	r8, r9, [r3]
 800765c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8007660:	9307      	str	r3, [sp, #28]
 8007662:	f8cd 8018 	str.w	r8, [sp, #24]
 8007666:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800766a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800766e:	4b9c      	ldr	r3, [pc, #624]	@ (80078e0 <_printf_float+0x2c8>)
 8007670:	f04f 32ff 	mov.w	r2, #4294967295
 8007674:	f7f9 fa62 	bl	8000b3c <__aeabi_dcmpun>
 8007678:	bb70      	cbnz	r0, 80076d8 <_printf_float+0xc0>
 800767a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800767e:	4b98      	ldr	r3, [pc, #608]	@ (80078e0 <_printf_float+0x2c8>)
 8007680:	f04f 32ff 	mov.w	r2, #4294967295
 8007684:	f7f9 fa3c 	bl	8000b00 <__aeabi_dcmple>
 8007688:	bb30      	cbnz	r0, 80076d8 <_printf_float+0xc0>
 800768a:	2200      	movs	r2, #0
 800768c:	2300      	movs	r3, #0
 800768e:	4640      	mov	r0, r8
 8007690:	4649      	mov	r1, r9
 8007692:	f7f9 fa2b 	bl	8000aec <__aeabi_dcmplt>
 8007696:	b110      	cbz	r0, 800769e <_printf_float+0x86>
 8007698:	232d      	movs	r3, #45	@ 0x2d
 800769a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800769e:	4a91      	ldr	r2, [pc, #580]	@ (80078e4 <_printf_float+0x2cc>)
 80076a0:	4b91      	ldr	r3, [pc, #580]	@ (80078e8 <_printf_float+0x2d0>)
 80076a2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80076a6:	bf94      	ite	ls
 80076a8:	4690      	movls	r8, r2
 80076aa:	4698      	movhi	r8, r3
 80076ac:	2303      	movs	r3, #3
 80076ae:	6123      	str	r3, [r4, #16]
 80076b0:	f02b 0304 	bic.w	r3, fp, #4
 80076b4:	6023      	str	r3, [r4, #0]
 80076b6:	f04f 0900 	mov.w	r9, #0
 80076ba:	9700      	str	r7, [sp, #0]
 80076bc:	4633      	mov	r3, r6
 80076be:	aa0b      	add	r2, sp, #44	@ 0x2c
 80076c0:	4621      	mov	r1, r4
 80076c2:	4628      	mov	r0, r5
 80076c4:	f000 f9d2 	bl	8007a6c <_printf_common>
 80076c8:	3001      	adds	r0, #1
 80076ca:	f040 808d 	bne.w	80077e8 <_printf_float+0x1d0>
 80076ce:	f04f 30ff 	mov.w	r0, #4294967295
 80076d2:	b00d      	add	sp, #52	@ 0x34
 80076d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80076d8:	4642      	mov	r2, r8
 80076da:	464b      	mov	r3, r9
 80076dc:	4640      	mov	r0, r8
 80076de:	4649      	mov	r1, r9
 80076e0:	f7f9 fa2c 	bl	8000b3c <__aeabi_dcmpun>
 80076e4:	b140      	cbz	r0, 80076f8 <_printf_float+0xe0>
 80076e6:	464b      	mov	r3, r9
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	bfbc      	itt	lt
 80076ec:	232d      	movlt	r3, #45	@ 0x2d
 80076ee:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80076f2:	4a7e      	ldr	r2, [pc, #504]	@ (80078ec <_printf_float+0x2d4>)
 80076f4:	4b7e      	ldr	r3, [pc, #504]	@ (80078f0 <_printf_float+0x2d8>)
 80076f6:	e7d4      	b.n	80076a2 <_printf_float+0x8a>
 80076f8:	6863      	ldr	r3, [r4, #4]
 80076fa:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80076fe:	9206      	str	r2, [sp, #24]
 8007700:	1c5a      	adds	r2, r3, #1
 8007702:	d13b      	bne.n	800777c <_printf_float+0x164>
 8007704:	2306      	movs	r3, #6
 8007706:	6063      	str	r3, [r4, #4]
 8007708:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800770c:	2300      	movs	r3, #0
 800770e:	6022      	str	r2, [r4, #0]
 8007710:	9303      	str	r3, [sp, #12]
 8007712:	ab0a      	add	r3, sp, #40	@ 0x28
 8007714:	e9cd a301 	strd	sl, r3, [sp, #4]
 8007718:	ab09      	add	r3, sp, #36	@ 0x24
 800771a:	9300      	str	r3, [sp, #0]
 800771c:	6861      	ldr	r1, [r4, #4]
 800771e:	ec49 8b10 	vmov	d0, r8, r9
 8007722:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8007726:	4628      	mov	r0, r5
 8007728:	f7ff fed6 	bl	80074d8 <__cvt>
 800772c:	9b06      	ldr	r3, [sp, #24]
 800772e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007730:	2b47      	cmp	r3, #71	@ 0x47
 8007732:	4680      	mov	r8, r0
 8007734:	d129      	bne.n	800778a <_printf_float+0x172>
 8007736:	1cc8      	adds	r0, r1, #3
 8007738:	db02      	blt.n	8007740 <_printf_float+0x128>
 800773a:	6863      	ldr	r3, [r4, #4]
 800773c:	4299      	cmp	r1, r3
 800773e:	dd41      	ble.n	80077c4 <_printf_float+0x1ac>
 8007740:	f1aa 0a02 	sub.w	sl, sl, #2
 8007744:	fa5f fa8a 	uxtb.w	sl, sl
 8007748:	3901      	subs	r1, #1
 800774a:	4652      	mov	r2, sl
 800774c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8007750:	9109      	str	r1, [sp, #36]	@ 0x24
 8007752:	f7ff ff26 	bl	80075a2 <__exponent>
 8007756:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007758:	1813      	adds	r3, r2, r0
 800775a:	2a01      	cmp	r2, #1
 800775c:	4681      	mov	r9, r0
 800775e:	6123      	str	r3, [r4, #16]
 8007760:	dc02      	bgt.n	8007768 <_printf_float+0x150>
 8007762:	6822      	ldr	r2, [r4, #0]
 8007764:	07d2      	lsls	r2, r2, #31
 8007766:	d501      	bpl.n	800776c <_printf_float+0x154>
 8007768:	3301      	adds	r3, #1
 800776a:	6123      	str	r3, [r4, #16]
 800776c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8007770:	2b00      	cmp	r3, #0
 8007772:	d0a2      	beq.n	80076ba <_printf_float+0xa2>
 8007774:	232d      	movs	r3, #45	@ 0x2d
 8007776:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800777a:	e79e      	b.n	80076ba <_printf_float+0xa2>
 800777c:	9a06      	ldr	r2, [sp, #24]
 800777e:	2a47      	cmp	r2, #71	@ 0x47
 8007780:	d1c2      	bne.n	8007708 <_printf_float+0xf0>
 8007782:	2b00      	cmp	r3, #0
 8007784:	d1c0      	bne.n	8007708 <_printf_float+0xf0>
 8007786:	2301      	movs	r3, #1
 8007788:	e7bd      	b.n	8007706 <_printf_float+0xee>
 800778a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800778e:	d9db      	bls.n	8007748 <_printf_float+0x130>
 8007790:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8007794:	d118      	bne.n	80077c8 <_printf_float+0x1b0>
 8007796:	2900      	cmp	r1, #0
 8007798:	6863      	ldr	r3, [r4, #4]
 800779a:	dd0b      	ble.n	80077b4 <_printf_float+0x19c>
 800779c:	6121      	str	r1, [r4, #16]
 800779e:	b913      	cbnz	r3, 80077a6 <_printf_float+0x18e>
 80077a0:	6822      	ldr	r2, [r4, #0]
 80077a2:	07d0      	lsls	r0, r2, #31
 80077a4:	d502      	bpl.n	80077ac <_printf_float+0x194>
 80077a6:	3301      	adds	r3, #1
 80077a8:	440b      	add	r3, r1
 80077aa:	6123      	str	r3, [r4, #16]
 80077ac:	65a1      	str	r1, [r4, #88]	@ 0x58
 80077ae:	f04f 0900 	mov.w	r9, #0
 80077b2:	e7db      	b.n	800776c <_printf_float+0x154>
 80077b4:	b913      	cbnz	r3, 80077bc <_printf_float+0x1a4>
 80077b6:	6822      	ldr	r2, [r4, #0]
 80077b8:	07d2      	lsls	r2, r2, #31
 80077ba:	d501      	bpl.n	80077c0 <_printf_float+0x1a8>
 80077bc:	3302      	adds	r3, #2
 80077be:	e7f4      	b.n	80077aa <_printf_float+0x192>
 80077c0:	2301      	movs	r3, #1
 80077c2:	e7f2      	b.n	80077aa <_printf_float+0x192>
 80077c4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80077c8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80077ca:	4299      	cmp	r1, r3
 80077cc:	db05      	blt.n	80077da <_printf_float+0x1c2>
 80077ce:	6823      	ldr	r3, [r4, #0]
 80077d0:	6121      	str	r1, [r4, #16]
 80077d2:	07d8      	lsls	r0, r3, #31
 80077d4:	d5ea      	bpl.n	80077ac <_printf_float+0x194>
 80077d6:	1c4b      	adds	r3, r1, #1
 80077d8:	e7e7      	b.n	80077aa <_printf_float+0x192>
 80077da:	2900      	cmp	r1, #0
 80077dc:	bfd4      	ite	le
 80077de:	f1c1 0202 	rsble	r2, r1, #2
 80077e2:	2201      	movgt	r2, #1
 80077e4:	4413      	add	r3, r2
 80077e6:	e7e0      	b.n	80077aa <_printf_float+0x192>
 80077e8:	6823      	ldr	r3, [r4, #0]
 80077ea:	055a      	lsls	r2, r3, #21
 80077ec:	d407      	bmi.n	80077fe <_printf_float+0x1e6>
 80077ee:	6923      	ldr	r3, [r4, #16]
 80077f0:	4642      	mov	r2, r8
 80077f2:	4631      	mov	r1, r6
 80077f4:	4628      	mov	r0, r5
 80077f6:	47b8      	blx	r7
 80077f8:	3001      	adds	r0, #1
 80077fa:	d12b      	bne.n	8007854 <_printf_float+0x23c>
 80077fc:	e767      	b.n	80076ce <_printf_float+0xb6>
 80077fe:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007802:	f240 80dd 	bls.w	80079c0 <_printf_float+0x3a8>
 8007806:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800780a:	2200      	movs	r2, #0
 800780c:	2300      	movs	r3, #0
 800780e:	f7f9 f963 	bl	8000ad8 <__aeabi_dcmpeq>
 8007812:	2800      	cmp	r0, #0
 8007814:	d033      	beq.n	800787e <_printf_float+0x266>
 8007816:	4a37      	ldr	r2, [pc, #220]	@ (80078f4 <_printf_float+0x2dc>)
 8007818:	2301      	movs	r3, #1
 800781a:	4631      	mov	r1, r6
 800781c:	4628      	mov	r0, r5
 800781e:	47b8      	blx	r7
 8007820:	3001      	adds	r0, #1
 8007822:	f43f af54 	beq.w	80076ce <_printf_float+0xb6>
 8007826:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800782a:	4543      	cmp	r3, r8
 800782c:	db02      	blt.n	8007834 <_printf_float+0x21c>
 800782e:	6823      	ldr	r3, [r4, #0]
 8007830:	07d8      	lsls	r0, r3, #31
 8007832:	d50f      	bpl.n	8007854 <_printf_float+0x23c>
 8007834:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007838:	4631      	mov	r1, r6
 800783a:	4628      	mov	r0, r5
 800783c:	47b8      	blx	r7
 800783e:	3001      	adds	r0, #1
 8007840:	f43f af45 	beq.w	80076ce <_printf_float+0xb6>
 8007844:	f04f 0900 	mov.w	r9, #0
 8007848:	f108 38ff 	add.w	r8, r8, #4294967295
 800784c:	f104 0a1a 	add.w	sl, r4, #26
 8007850:	45c8      	cmp	r8, r9
 8007852:	dc09      	bgt.n	8007868 <_printf_float+0x250>
 8007854:	6823      	ldr	r3, [r4, #0]
 8007856:	079b      	lsls	r3, r3, #30
 8007858:	f100 8103 	bmi.w	8007a62 <_printf_float+0x44a>
 800785c:	68e0      	ldr	r0, [r4, #12]
 800785e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007860:	4298      	cmp	r0, r3
 8007862:	bfb8      	it	lt
 8007864:	4618      	movlt	r0, r3
 8007866:	e734      	b.n	80076d2 <_printf_float+0xba>
 8007868:	2301      	movs	r3, #1
 800786a:	4652      	mov	r2, sl
 800786c:	4631      	mov	r1, r6
 800786e:	4628      	mov	r0, r5
 8007870:	47b8      	blx	r7
 8007872:	3001      	adds	r0, #1
 8007874:	f43f af2b 	beq.w	80076ce <_printf_float+0xb6>
 8007878:	f109 0901 	add.w	r9, r9, #1
 800787c:	e7e8      	b.n	8007850 <_printf_float+0x238>
 800787e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007880:	2b00      	cmp	r3, #0
 8007882:	dc39      	bgt.n	80078f8 <_printf_float+0x2e0>
 8007884:	4a1b      	ldr	r2, [pc, #108]	@ (80078f4 <_printf_float+0x2dc>)
 8007886:	2301      	movs	r3, #1
 8007888:	4631      	mov	r1, r6
 800788a:	4628      	mov	r0, r5
 800788c:	47b8      	blx	r7
 800788e:	3001      	adds	r0, #1
 8007890:	f43f af1d 	beq.w	80076ce <_printf_float+0xb6>
 8007894:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8007898:	ea59 0303 	orrs.w	r3, r9, r3
 800789c:	d102      	bne.n	80078a4 <_printf_float+0x28c>
 800789e:	6823      	ldr	r3, [r4, #0]
 80078a0:	07d9      	lsls	r1, r3, #31
 80078a2:	d5d7      	bpl.n	8007854 <_printf_float+0x23c>
 80078a4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80078a8:	4631      	mov	r1, r6
 80078aa:	4628      	mov	r0, r5
 80078ac:	47b8      	blx	r7
 80078ae:	3001      	adds	r0, #1
 80078b0:	f43f af0d 	beq.w	80076ce <_printf_float+0xb6>
 80078b4:	f04f 0a00 	mov.w	sl, #0
 80078b8:	f104 0b1a 	add.w	fp, r4, #26
 80078bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80078be:	425b      	negs	r3, r3
 80078c0:	4553      	cmp	r3, sl
 80078c2:	dc01      	bgt.n	80078c8 <_printf_float+0x2b0>
 80078c4:	464b      	mov	r3, r9
 80078c6:	e793      	b.n	80077f0 <_printf_float+0x1d8>
 80078c8:	2301      	movs	r3, #1
 80078ca:	465a      	mov	r2, fp
 80078cc:	4631      	mov	r1, r6
 80078ce:	4628      	mov	r0, r5
 80078d0:	47b8      	blx	r7
 80078d2:	3001      	adds	r0, #1
 80078d4:	f43f aefb 	beq.w	80076ce <_printf_float+0xb6>
 80078d8:	f10a 0a01 	add.w	sl, sl, #1
 80078dc:	e7ee      	b.n	80078bc <_printf_float+0x2a4>
 80078de:	bf00      	nop
 80078e0:	7fefffff 	.word	0x7fefffff
 80078e4:	0800be54 	.word	0x0800be54
 80078e8:	0800be58 	.word	0x0800be58
 80078ec:	0800be5c 	.word	0x0800be5c
 80078f0:	0800be60 	.word	0x0800be60
 80078f4:	0800be64 	.word	0x0800be64
 80078f8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80078fa:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80078fe:	4553      	cmp	r3, sl
 8007900:	bfa8      	it	ge
 8007902:	4653      	movge	r3, sl
 8007904:	2b00      	cmp	r3, #0
 8007906:	4699      	mov	r9, r3
 8007908:	dc36      	bgt.n	8007978 <_printf_float+0x360>
 800790a:	f04f 0b00 	mov.w	fp, #0
 800790e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007912:	f104 021a 	add.w	r2, r4, #26
 8007916:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007918:	9306      	str	r3, [sp, #24]
 800791a:	eba3 0309 	sub.w	r3, r3, r9
 800791e:	455b      	cmp	r3, fp
 8007920:	dc31      	bgt.n	8007986 <_printf_float+0x36e>
 8007922:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007924:	459a      	cmp	sl, r3
 8007926:	dc3a      	bgt.n	800799e <_printf_float+0x386>
 8007928:	6823      	ldr	r3, [r4, #0]
 800792a:	07da      	lsls	r2, r3, #31
 800792c:	d437      	bmi.n	800799e <_printf_float+0x386>
 800792e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007930:	ebaa 0903 	sub.w	r9, sl, r3
 8007934:	9b06      	ldr	r3, [sp, #24]
 8007936:	ebaa 0303 	sub.w	r3, sl, r3
 800793a:	4599      	cmp	r9, r3
 800793c:	bfa8      	it	ge
 800793e:	4699      	movge	r9, r3
 8007940:	f1b9 0f00 	cmp.w	r9, #0
 8007944:	dc33      	bgt.n	80079ae <_printf_float+0x396>
 8007946:	f04f 0800 	mov.w	r8, #0
 800794a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800794e:	f104 0b1a 	add.w	fp, r4, #26
 8007952:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007954:	ebaa 0303 	sub.w	r3, sl, r3
 8007958:	eba3 0309 	sub.w	r3, r3, r9
 800795c:	4543      	cmp	r3, r8
 800795e:	f77f af79 	ble.w	8007854 <_printf_float+0x23c>
 8007962:	2301      	movs	r3, #1
 8007964:	465a      	mov	r2, fp
 8007966:	4631      	mov	r1, r6
 8007968:	4628      	mov	r0, r5
 800796a:	47b8      	blx	r7
 800796c:	3001      	adds	r0, #1
 800796e:	f43f aeae 	beq.w	80076ce <_printf_float+0xb6>
 8007972:	f108 0801 	add.w	r8, r8, #1
 8007976:	e7ec      	b.n	8007952 <_printf_float+0x33a>
 8007978:	4642      	mov	r2, r8
 800797a:	4631      	mov	r1, r6
 800797c:	4628      	mov	r0, r5
 800797e:	47b8      	blx	r7
 8007980:	3001      	adds	r0, #1
 8007982:	d1c2      	bne.n	800790a <_printf_float+0x2f2>
 8007984:	e6a3      	b.n	80076ce <_printf_float+0xb6>
 8007986:	2301      	movs	r3, #1
 8007988:	4631      	mov	r1, r6
 800798a:	4628      	mov	r0, r5
 800798c:	9206      	str	r2, [sp, #24]
 800798e:	47b8      	blx	r7
 8007990:	3001      	adds	r0, #1
 8007992:	f43f ae9c 	beq.w	80076ce <_printf_float+0xb6>
 8007996:	9a06      	ldr	r2, [sp, #24]
 8007998:	f10b 0b01 	add.w	fp, fp, #1
 800799c:	e7bb      	b.n	8007916 <_printf_float+0x2fe>
 800799e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80079a2:	4631      	mov	r1, r6
 80079a4:	4628      	mov	r0, r5
 80079a6:	47b8      	blx	r7
 80079a8:	3001      	adds	r0, #1
 80079aa:	d1c0      	bne.n	800792e <_printf_float+0x316>
 80079ac:	e68f      	b.n	80076ce <_printf_float+0xb6>
 80079ae:	9a06      	ldr	r2, [sp, #24]
 80079b0:	464b      	mov	r3, r9
 80079b2:	4442      	add	r2, r8
 80079b4:	4631      	mov	r1, r6
 80079b6:	4628      	mov	r0, r5
 80079b8:	47b8      	blx	r7
 80079ba:	3001      	adds	r0, #1
 80079bc:	d1c3      	bne.n	8007946 <_printf_float+0x32e>
 80079be:	e686      	b.n	80076ce <_printf_float+0xb6>
 80079c0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80079c4:	f1ba 0f01 	cmp.w	sl, #1
 80079c8:	dc01      	bgt.n	80079ce <_printf_float+0x3b6>
 80079ca:	07db      	lsls	r3, r3, #31
 80079cc:	d536      	bpl.n	8007a3c <_printf_float+0x424>
 80079ce:	2301      	movs	r3, #1
 80079d0:	4642      	mov	r2, r8
 80079d2:	4631      	mov	r1, r6
 80079d4:	4628      	mov	r0, r5
 80079d6:	47b8      	blx	r7
 80079d8:	3001      	adds	r0, #1
 80079da:	f43f ae78 	beq.w	80076ce <_printf_float+0xb6>
 80079de:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80079e2:	4631      	mov	r1, r6
 80079e4:	4628      	mov	r0, r5
 80079e6:	47b8      	blx	r7
 80079e8:	3001      	adds	r0, #1
 80079ea:	f43f ae70 	beq.w	80076ce <_printf_float+0xb6>
 80079ee:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80079f2:	2200      	movs	r2, #0
 80079f4:	2300      	movs	r3, #0
 80079f6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80079fa:	f7f9 f86d 	bl	8000ad8 <__aeabi_dcmpeq>
 80079fe:	b9c0      	cbnz	r0, 8007a32 <_printf_float+0x41a>
 8007a00:	4653      	mov	r3, sl
 8007a02:	f108 0201 	add.w	r2, r8, #1
 8007a06:	4631      	mov	r1, r6
 8007a08:	4628      	mov	r0, r5
 8007a0a:	47b8      	blx	r7
 8007a0c:	3001      	adds	r0, #1
 8007a0e:	d10c      	bne.n	8007a2a <_printf_float+0x412>
 8007a10:	e65d      	b.n	80076ce <_printf_float+0xb6>
 8007a12:	2301      	movs	r3, #1
 8007a14:	465a      	mov	r2, fp
 8007a16:	4631      	mov	r1, r6
 8007a18:	4628      	mov	r0, r5
 8007a1a:	47b8      	blx	r7
 8007a1c:	3001      	adds	r0, #1
 8007a1e:	f43f ae56 	beq.w	80076ce <_printf_float+0xb6>
 8007a22:	f108 0801 	add.w	r8, r8, #1
 8007a26:	45d0      	cmp	r8, sl
 8007a28:	dbf3      	blt.n	8007a12 <_printf_float+0x3fa>
 8007a2a:	464b      	mov	r3, r9
 8007a2c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8007a30:	e6df      	b.n	80077f2 <_printf_float+0x1da>
 8007a32:	f04f 0800 	mov.w	r8, #0
 8007a36:	f104 0b1a 	add.w	fp, r4, #26
 8007a3a:	e7f4      	b.n	8007a26 <_printf_float+0x40e>
 8007a3c:	2301      	movs	r3, #1
 8007a3e:	4642      	mov	r2, r8
 8007a40:	e7e1      	b.n	8007a06 <_printf_float+0x3ee>
 8007a42:	2301      	movs	r3, #1
 8007a44:	464a      	mov	r2, r9
 8007a46:	4631      	mov	r1, r6
 8007a48:	4628      	mov	r0, r5
 8007a4a:	47b8      	blx	r7
 8007a4c:	3001      	adds	r0, #1
 8007a4e:	f43f ae3e 	beq.w	80076ce <_printf_float+0xb6>
 8007a52:	f108 0801 	add.w	r8, r8, #1
 8007a56:	68e3      	ldr	r3, [r4, #12]
 8007a58:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007a5a:	1a5b      	subs	r3, r3, r1
 8007a5c:	4543      	cmp	r3, r8
 8007a5e:	dcf0      	bgt.n	8007a42 <_printf_float+0x42a>
 8007a60:	e6fc      	b.n	800785c <_printf_float+0x244>
 8007a62:	f04f 0800 	mov.w	r8, #0
 8007a66:	f104 0919 	add.w	r9, r4, #25
 8007a6a:	e7f4      	b.n	8007a56 <_printf_float+0x43e>

08007a6c <_printf_common>:
 8007a6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007a70:	4616      	mov	r6, r2
 8007a72:	4698      	mov	r8, r3
 8007a74:	688a      	ldr	r2, [r1, #8]
 8007a76:	690b      	ldr	r3, [r1, #16]
 8007a78:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007a7c:	4293      	cmp	r3, r2
 8007a7e:	bfb8      	it	lt
 8007a80:	4613      	movlt	r3, r2
 8007a82:	6033      	str	r3, [r6, #0]
 8007a84:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007a88:	4607      	mov	r7, r0
 8007a8a:	460c      	mov	r4, r1
 8007a8c:	b10a      	cbz	r2, 8007a92 <_printf_common+0x26>
 8007a8e:	3301      	adds	r3, #1
 8007a90:	6033      	str	r3, [r6, #0]
 8007a92:	6823      	ldr	r3, [r4, #0]
 8007a94:	0699      	lsls	r1, r3, #26
 8007a96:	bf42      	ittt	mi
 8007a98:	6833      	ldrmi	r3, [r6, #0]
 8007a9a:	3302      	addmi	r3, #2
 8007a9c:	6033      	strmi	r3, [r6, #0]
 8007a9e:	6825      	ldr	r5, [r4, #0]
 8007aa0:	f015 0506 	ands.w	r5, r5, #6
 8007aa4:	d106      	bne.n	8007ab4 <_printf_common+0x48>
 8007aa6:	f104 0a19 	add.w	sl, r4, #25
 8007aaa:	68e3      	ldr	r3, [r4, #12]
 8007aac:	6832      	ldr	r2, [r6, #0]
 8007aae:	1a9b      	subs	r3, r3, r2
 8007ab0:	42ab      	cmp	r3, r5
 8007ab2:	dc26      	bgt.n	8007b02 <_printf_common+0x96>
 8007ab4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007ab8:	6822      	ldr	r2, [r4, #0]
 8007aba:	3b00      	subs	r3, #0
 8007abc:	bf18      	it	ne
 8007abe:	2301      	movne	r3, #1
 8007ac0:	0692      	lsls	r2, r2, #26
 8007ac2:	d42b      	bmi.n	8007b1c <_printf_common+0xb0>
 8007ac4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007ac8:	4641      	mov	r1, r8
 8007aca:	4638      	mov	r0, r7
 8007acc:	47c8      	blx	r9
 8007ace:	3001      	adds	r0, #1
 8007ad0:	d01e      	beq.n	8007b10 <_printf_common+0xa4>
 8007ad2:	6823      	ldr	r3, [r4, #0]
 8007ad4:	6922      	ldr	r2, [r4, #16]
 8007ad6:	f003 0306 	and.w	r3, r3, #6
 8007ada:	2b04      	cmp	r3, #4
 8007adc:	bf02      	ittt	eq
 8007ade:	68e5      	ldreq	r5, [r4, #12]
 8007ae0:	6833      	ldreq	r3, [r6, #0]
 8007ae2:	1aed      	subeq	r5, r5, r3
 8007ae4:	68a3      	ldr	r3, [r4, #8]
 8007ae6:	bf0c      	ite	eq
 8007ae8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007aec:	2500      	movne	r5, #0
 8007aee:	4293      	cmp	r3, r2
 8007af0:	bfc4      	itt	gt
 8007af2:	1a9b      	subgt	r3, r3, r2
 8007af4:	18ed      	addgt	r5, r5, r3
 8007af6:	2600      	movs	r6, #0
 8007af8:	341a      	adds	r4, #26
 8007afa:	42b5      	cmp	r5, r6
 8007afc:	d11a      	bne.n	8007b34 <_printf_common+0xc8>
 8007afe:	2000      	movs	r0, #0
 8007b00:	e008      	b.n	8007b14 <_printf_common+0xa8>
 8007b02:	2301      	movs	r3, #1
 8007b04:	4652      	mov	r2, sl
 8007b06:	4641      	mov	r1, r8
 8007b08:	4638      	mov	r0, r7
 8007b0a:	47c8      	blx	r9
 8007b0c:	3001      	adds	r0, #1
 8007b0e:	d103      	bne.n	8007b18 <_printf_common+0xac>
 8007b10:	f04f 30ff 	mov.w	r0, #4294967295
 8007b14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007b18:	3501      	adds	r5, #1
 8007b1a:	e7c6      	b.n	8007aaa <_printf_common+0x3e>
 8007b1c:	18e1      	adds	r1, r4, r3
 8007b1e:	1c5a      	adds	r2, r3, #1
 8007b20:	2030      	movs	r0, #48	@ 0x30
 8007b22:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007b26:	4422      	add	r2, r4
 8007b28:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007b2c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007b30:	3302      	adds	r3, #2
 8007b32:	e7c7      	b.n	8007ac4 <_printf_common+0x58>
 8007b34:	2301      	movs	r3, #1
 8007b36:	4622      	mov	r2, r4
 8007b38:	4641      	mov	r1, r8
 8007b3a:	4638      	mov	r0, r7
 8007b3c:	47c8      	blx	r9
 8007b3e:	3001      	adds	r0, #1
 8007b40:	d0e6      	beq.n	8007b10 <_printf_common+0xa4>
 8007b42:	3601      	adds	r6, #1
 8007b44:	e7d9      	b.n	8007afa <_printf_common+0x8e>
	...

08007b48 <_printf_i>:
 8007b48:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007b4c:	7e0f      	ldrb	r7, [r1, #24]
 8007b4e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007b50:	2f78      	cmp	r7, #120	@ 0x78
 8007b52:	4691      	mov	r9, r2
 8007b54:	4680      	mov	r8, r0
 8007b56:	460c      	mov	r4, r1
 8007b58:	469a      	mov	sl, r3
 8007b5a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007b5e:	d807      	bhi.n	8007b70 <_printf_i+0x28>
 8007b60:	2f62      	cmp	r7, #98	@ 0x62
 8007b62:	d80a      	bhi.n	8007b7a <_printf_i+0x32>
 8007b64:	2f00      	cmp	r7, #0
 8007b66:	f000 80d2 	beq.w	8007d0e <_printf_i+0x1c6>
 8007b6a:	2f58      	cmp	r7, #88	@ 0x58
 8007b6c:	f000 80b9 	beq.w	8007ce2 <_printf_i+0x19a>
 8007b70:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007b74:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007b78:	e03a      	b.n	8007bf0 <_printf_i+0xa8>
 8007b7a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007b7e:	2b15      	cmp	r3, #21
 8007b80:	d8f6      	bhi.n	8007b70 <_printf_i+0x28>
 8007b82:	a101      	add	r1, pc, #4	@ (adr r1, 8007b88 <_printf_i+0x40>)
 8007b84:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007b88:	08007be1 	.word	0x08007be1
 8007b8c:	08007bf5 	.word	0x08007bf5
 8007b90:	08007b71 	.word	0x08007b71
 8007b94:	08007b71 	.word	0x08007b71
 8007b98:	08007b71 	.word	0x08007b71
 8007b9c:	08007b71 	.word	0x08007b71
 8007ba0:	08007bf5 	.word	0x08007bf5
 8007ba4:	08007b71 	.word	0x08007b71
 8007ba8:	08007b71 	.word	0x08007b71
 8007bac:	08007b71 	.word	0x08007b71
 8007bb0:	08007b71 	.word	0x08007b71
 8007bb4:	08007cf5 	.word	0x08007cf5
 8007bb8:	08007c1f 	.word	0x08007c1f
 8007bbc:	08007caf 	.word	0x08007caf
 8007bc0:	08007b71 	.word	0x08007b71
 8007bc4:	08007b71 	.word	0x08007b71
 8007bc8:	08007d17 	.word	0x08007d17
 8007bcc:	08007b71 	.word	0x08007b71
 8007bd0:	08007c1f 	.word	0x08007c1f
 8007bd4:	08007b71 	.word	0x08007b71
 8007bd8:	08007b71 	.word	0x08007b71
 8007bdc:	08007cb7 	.word	0x08007cb7
 8007be0:	6833      	ldr	r3, [r6, #0]
 8007be2:	1d1a      	adds	r2, r3, #4
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	6032      	str	r2, [r6, #0]
 8007be8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007bec:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007bf0:	2301      	movs	r3, #1
 8007bf2:	e09d      	b.n	8007d30 <_printf_i+0x1e8>
 8007bf4:	6833      	ldr	r3, [r6, #0]
 8007bf6:	6820      	ldr	r0, [r4, #0]
 8007bf8:	1d19      	adds	r1, r3, #4
 8007bfa:	6031      	str	r1, [r6, #0]
 8007bfc:	0606      	lsls	r6, r0, #24
 8007bfe:	d501      	bpl.n	8007c04 <_printf_i+0xbc>
 8007c00:	681d      	ldr	r5, [r3, #0]
 8007c02:	e003      	b.n	8007c0c <_printf_i+0xc4>
 8007c04:	0645      	lsls	r5, r0, #25
 8007c06:	d5fb      	bpl.n	8007c00 <_printf_i+0xb8>
 8007c08:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007c0c:	2d00      	cmp	r5, #0
 8007c0e:	da03      	bge.n	8007c18 <_printf_i+0xd0>
 8007c10:	232d      	movs	r3, #45	@ 0x2d
 8007c12:	426d      	negs	r5, r5
 8007c14:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007c18:	4859      	ldr	r0, [pc, #356]	@ (8007d80 <_printf_i+0x238>)
 8007c1a:	230a      	movs	r3, #10
 8007c1c:	e011      	b.n	8007c42 <_printf_i+0xfa>
 8007c1e:	6821      	ldr	r1, [r4, #0]
 8007c20:	6833      	ldr	r3, [r6, #0]
 8007c22:	0608      	lsls	r0, r1, #24
 8007c24:	f853 5b04 	ldr.w	r5, [r3], #4
 8007c28:	d402      	bmi.n	8007c30 <_printf_i+0xe8>
 8007c2a:	0649      	lsls	r1, r1, #25
 8007c2c:	bf48      	it	mi
 8007c2e:	b2ad      	uxthmi	r5, r5
 8007c30:	2f6f      	cmp	r7, #111	@ 0x6f
 8007c32:	4853      	ldr	r0, [pc, #332]	@ (8007d80 <_printf_i+0x238>)
 8007c34:	6033      	str	r3, [r6, #0]
 8007c36:	bf14      	ite	ne
 8007c38:	230a      	movne	r3, #10
 8007c3a:	2308      	moveq	r3, #8
 8007c3c:	2100      	movs	r1, #0
 8007c3e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007c42:	6866      	ldr	r6, [r4, #4]
 8007c44:	60a6      	str	r6, [r4, #8]
 8007c46:	2e00      	cmp	r6, #0
 8007c48:	bfa2      	ittt	ge
 8007c4a:	6821      	ldrge	r1, [r4, #0]
 8007c4c:	f021 0104 	bicge.w	r1, r1, #4
 8007c50:	6021      	strge	r1, [r4, #0]
 8007c52:	b90d      	cbnz	r5, 8007c58 <_printf_i+0x110>
 8007c54:	2e00      	cmp	r6, #0
 8007c56:	d04b      	beq.n	8007cf0 <_printf_i+0x1a8>
 8007c58:	4616      	mov	r6, r2
 8007c5a:	fbb5 f1f3 	udiv	r1, r5, r3
 8007c5e:	fb03 5711 	mls	r7, r3, r1, r5
 8007c62:	5dc7      	ldrb	r7, [r0, r7]
 8007c64:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007c68:	462f      	mov	r7, r5
 8007c6a:	42bb      	cmp	r3, r7
 8007c6c:	460d      	mov	r5, r1
 8007c6e:	d9f4      	bls.n	8007c5a <_printf_i+0x112>
 8007c70:	2b08      	cmp	r3, #8
 8007c72:	d10b      	bne.n	8007c8c <_printf_i+0x144>
 8007c74:	6823      	ldr	r3, [r4, #0]
 8007c76:	07df      	lsls	r7, r3, #31
 8007c78:	d508      	bpl.n	8007c8c <_printf_i+0x144>
 8007c7a:	6923      	ldr	r3, [r4, #16]
 8007c7c:	6861      	ldr	r1, [r4, #4]
 8007c7e:	4299      	cmp	r1, r3
 8007c80:	bfde      	ittt	le
 8007c82:	2330      	movle	r3, #48	@ 0x30
 8007c84:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007c88:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007c8c:	1b92      	subs	r2, r2, r6
 8007c8e:	6122      	str	r2, [r4, #16]
 8007c90:	f8cd a000 	str.w	sl, [sp]
 8007c94:	464b      	mov	r3, r9
 8007c96:	aa03      	add	r2, sp, #12
 8007c98:	4621      	mov	r1, r4
 8007c9a:	4640      	mov	r0, r8
 8007c9c:	f7ff fee6 	bl	8007a6c <_printf_common>
 8007ca0:	3001      	adds	r0, #1
 8007ca2:	d14a      	bne.n	8007d3a <_printf_i+0x1f2>
 8007ca4:	f04f 30ff 	mov.w	r0, #4294967295
 8007ca8:	b004      	add	sp, #16
 8007caa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007cae:	6823      	ldr	r3, [r4, #0]
 8007cb0:	f043 0320 	orr.w	r3, r3, #32
 8007cb4:	6023      	str	r3, [r4, #0]
 8007cb6:	4833      	ldr	r0, [pc, #204]	@ (8007d84 <_printf_i+0x23c>)
 8007cb8:	2778      	movs	r7, #120	@ 0x78
 8007cba:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007cbe:	6823      	ldr	r3, [r4, #0]
 8007cc0:	6831      	ldr	r1, [r6, #0]
 8007cc2:	061f      	lsls	r7, r3, #24
 8007cc4:	f851 5b04 	ldr.w	r5, [r1], #4
 8007cc8:	d402      	bmi.n	8007cd0 <_printf_i+0x188>
 8007cca:	065f      	lsls	r7, r3, #25
 8007ccc:	bf48      	it	mi
 8007cce:	b2ad      	uxthmi	r5, r5
 8007cd0:	6031      	str	r1, [r6, #0]
 8007cd2:	07d9      	lsls	r1, r3, #31
 8007cd4:	bf44      	itt	mi
 8007cd6:	f043 0320 	orrmi.w	r3, r3, #32
 8007cda:	6023      	strmi	r3, [r4, #0]
 8007cdc:	b11d      	cbz	r5, 8007ce6 <_printf_i+0x19e>
 8007cde:	2310      	movs	r3, #16
 8007ce0:	e7ac      	b.n	8007c3c <_printf_i+0xf4>
 8007ce2:	4827      	ldr	r0, [pc, #156]	@ (8007d80 <_printf_i+0x238>)
 8007ce4:	e7e9      	b.n	8007cba <_printf_i+0x172>
 8007ce6:	6823      	ldr	r3, [r4, #0]
 8007ce8:	f023 0320 	bic.w	r3, r3, #32
 8007cec:	6023      	str	r3, [r4, #0]
 8007cee:	e7f6      	b.n	8007cde <_printf_i+0x196>
 8007cf0:	4616      	mov	r6, r2
 8007cf2:	e7bd      	b.n	8007c70 <_printf_i+0x128>
 8007cf4:	6833      	ldr	r3, [r6, #0]
 8007cf6:	6825      	ldr	r5, [r4, #0]
 8007cf8:	6961      	ldr	r1, [r4, #20]
 8007cfa:	1d18      	adds	r0, r3, #4
 8007cfc:	6030      	str	r0, [r6, #0]
 8007cfe:	062e      	lsls	r6, r5, #24
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	d501      	bpl.n	8007d08 <_printf_i+0x1c0>
 8007d04:	6019      	str	r1, [r3, #0]
 8007d06:	e002      	b.n	8007d0e <_printf_i+0x1c6>
 8007d08:	0668      	lsls	r0, r5, #25
 8007d0a:	d5fb      	bpl.n	8007d04 <_printf_i+0x1bc>
 8007d0c:	8019      	strh	r1, [r3, #0]
 8007d0e:	2300      	movs	r3, #0
 8007d10:	6123      	str	r3, [r4, #16]
 8007d12:	4616      	mov	r6, r2
 8007d14:	e7bc      	b.n	8007c90 <_printf_i+0x148>
 8007d16:	6833      	ldr	r3, [r6, #0]
 8007d18:	1d1a      	adds	r2, r3, #4
 8007d1a:	6032      	str	r2, [r6, #0]
 8007d1c:	681e      	ldr	r6, [r3, #0]
 8007d1e:	6862      	ldr	r2, [r4, #4]
 8007d20:	2100      	movs	r1, #0
 8007d22:	4630      	mov	r0, r6
 8007d24:	f7f8 fa5c 	bl	80001e0 <memchr>
 8007d28:	b108      	cbz	r0, 8007d2e <_printf_i+0x1e6>
 8007d2a:	1b80      	subs	r0, r0, r6
 8007d2c:	6060      	str	r0, [r4, #4]
 8007d2e:	6863      	ldr	r3, [r4, #4]
 8007d30:	6123      	str	r3, [r4, #16]
 8007d32:	2300      	movs	r3, #0
 8007d34:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007d38:	e7aa      	b.n	8007c90 <_printf_i+0x148>
 8007d3a:	6923      	ldr	r3, [r4, #16]
 8007d3c:	4632      	mov	r2, r6
 8007d3e:	4649      	mov	r1, r9
 8007d40:	4640      	mov	r0, r8
 8007d42:	47d0      	blx	sl
 8007d44:	3001      	adds	r0, #1
 8007d46:	d0ad      	beq.n	8007ca4 <_printf_i+0x15c>
 8007d48:	6823      	ldr	r3, [r4, #0]
 8007d4a:	079b      	lsls	r3, r3, #30
 8007d4c:	d413      	bmi.n	8007d76 <_printf_i+0x22e>
 8007d4e:	68e0      	ldr	r0, [r4, #12]
 8007d50:	9b03      	ldr	r3, [sp, #12]
 8007d52:	4298      	cmp	r0, r3
 8007d54:	bfb8      	it	lt
 8007d56:	4618      	movlt	r0, r3
 8007d58:	e7a6      	b.n	8007ca8 <_printf_i+0x160>
 8007d5a:	2301      	movs	r3, #1
 8007d5c:	4632      	mov	r2, r6
 8007d5e:	4649      	mov	r1, r9
 8007d60:	4640      	mov	r0, r8
 8007d62:	47d0      	blx	sl
 8007d64:	3001      	adds	r0, #1
 8007d66:	d09d      	beq.n	8007ca4 <_printf_i+0x15c>
 8007d68:	3501      	adds	r5, #1
 8007d6a:	68e3      	ldr	r3, [r4, #12]
 8007d6c:	9903      	ldr	r1, [sp, #12]
 8007d6e:	1a5b      	subs	r3, r3, r1
 8007d70:	42ab      	cmp	r3, r5
 8007d72:	dcf2      	bgt.n	8007d5a <_printf_i+0x212>
 8007d74:	e7eb      	b.n	8007d4e <_printf_i+0x206>
 8007d76:	2500      	movs	r5, #0
 8007d78:	f104 0619 	add.w	r6, r4, #25
 8007d7c:	e7f5      	b.n	8007d6a <_printf_i+0x222>
 8007d7e:	bf00      	nop
 8007d80:	0800be66 	.word	0x0800be66
 8007d84:	0800be77 	.word	0x0800be77

08007d88 <_scanf_float>:
 8007d88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d8c:	b087      	sub	sp, #28
 8007d8e:	4617      	mov	r7, r2
 8007d90:	9303      	str	r3, [sp, #12]
 8007d92:	688b      	ldr	r3, [r1, #8]
 8007d94:	1e5a      	subs	r2, r3, #1
 8007d96:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8007d9a:	bf81      	itttt	hi
 8007d9c:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8007da0:	eb03 0b05 	addhi.w	fp, r3, r5
 8007da4:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8007da8:	608b      	strhi	r3, [r1, #8]
 8007daa:	680b      	ldr	r3, [r1, #0]
 8007dac:	460a      	mov	r2, r1
 8007dae:	f04f 0500 	mov.w	r5, #0
 8007db2:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8007db6:	f842 3b1c 	str.w	r3, [r2], #28
 8007dba:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8007dbe:	4680      	mov	r8, r0
 8007dc0:	460c      	mov	r4, r1
 8007dc2:	bf98      	it	ls
 8007dc4:	f04f 0b00 	movls.w	fp, #0
 8007dc8:	9201      	str	r2, [sp, #4]
 8007dca:	4616      	mov	r6, r2
 8007dcc:	46aa      	mov	sl, r5
 8007dce:	46a9      	mov	r9, r5
 8007dd0:	9502      	str	r5, [sp, #8]
 8007dd2:	68a2      	ldr	r2, [r4, #8]
 8007dd4:	b152      	cbz	r2, 8007dec <_scanf_float+0x64>
 8007dd6:	683b      	ldr	r3, [r7, #0]
 8007dd8:	781b      	ldrb	r3, [r3, #0]
 8007dda:	2b4e      	cmp	r3, #78	@ 0x4e
 8007ddc:	d864      	bhi.n	8007ea8 <_scanf_float+0x120>
 8007dde:	2b40      	cmp	r3, #64	@ 0x40
 8007de0:	d83c      	bhi.n	8007e5c <_scanf_float+0xd4>
 8007de2:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8007de6:	b2c8      	uxtb	r0, r1
 8007de8:	280e      	cmp	r0, #14
 8007dea:	d93a      	bls.n	8007e62 <_scanf_float+0xda>
 8007dec:	f1b9 0f00 	cmp.w	r9, #0
 8007df0:	d003      	beq.n	8007dfa <_scanf_float+0x72>
 8007df2:	6823      	ldr	r3, [r4, #0]
 8007df4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007df8:	6023      	str	r3, [r4, #0]
 8007dfa:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007dfe:	f1ba 0f01 	cmp.w	sl, #1
 8007e02:	f200 8117 	bhi.w	8008034 <_scanf_float+0x2ac>
 8007e06:	9b01      	ldr	r3, [sp, #4]
 8007e08:	429e      	cmp	r6, r3
 8007e0a:	f200 8108 	bhi.w	800801e <_scanf_float+0x296>
 8007e0e:	2001      	movs	r0, #1
 8007e10:	b007      	add	sp, #28
 8007e12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e16:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8007e1a:	2a0d      	cmp	r2, #13
 8007e1c:	d8e6      	bhi.n	8007dec <_scanf_float+0x64>
 8007e1e:	a101      	add	r1, pc, #4	@ (adr r1, 8007e24 <_scanf_float+0x9c>)
 8007e20:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8007e24:	08007f6b 	.word	0x08007f6b
 8007e28:	08007ded 	.word	0x08007ded
 8007e2c:	08007ded 	.word	0x08007ded
 8007e30:	08007ded 	.word	0x08007ded
 8007e34:	08007fcb 	.word	0x08007fcb
 8007e38:	08007fa3 	.word	0x08007fa3
 8007e3c:	08007ded 	.word	0x08007ded
 8007e40:	08007ded 	.word	0x08007ded
 8007e44:	08007f79 	.word	0x08007f79
 8007e48:	08007ded 	.word	0x08007ded
 8007e4c:	08007ded 	.word	0x08007ded
 8007e50:	08007ded 	.word	0x08007ded
 8007e54:	08007ded 	.word	0x08007ded
 8007e58:	08007f31 	.word	0x08007f31
 8007e5c:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8007e60:	e7db      	b.n	8007e1a <_scanf_float+0x92>
 8007e62:	290e      	cmp	r1, #14
 8007e64:	d8c2      	bhi.n	8007dec <_scanf_float+0x64>
 8007e66:	a001      	add	r0, pc, #4	@ (adr r0, 8007e6c <_scanf_float+0xe4>)
 8007e68:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8007e6c:	08007f21 	.word	0x08007f21
 8007e70:	08007ded 	.word	0x08007ded
 8007e74:	08007f21 	.word	0x08007f21
 8007e78:	08007fb7 	.word	0x08007fb7
 8007e7c:	08007ded 	.word	0x08007ded
 8007e80:	08007ec9 	.word	0x08007ec9
 8007e84:	08007f07 	.word	0x08007f07
 8007e88:	08007f07 	.word	0x08007f07
 8007e8c:	08007f07 	.word	0x08007f07
 8007e90:	08007f07 	.word	0x08007f07
 8007e94:	08007f07 	.word	0x08007f07
 8007e98:	08007f07 	.word	0x08007f07
 8007e9c:	08007f07 	.word	0x08007f07
 8007ea0:	08007f07 	.word	0x08007f07
 8007ea4:	08007f07 	.word	0x08007f07
 8007ea8:	2b6e      	cmp	r3, #110	@ 0x6e
 8007eaa:	d809      	bhi.n	8007ec0 <_scanf_float+0x138>
 8007eac:	2b60      	cmp	r3, #96	@ 0x60
 8007eae:	d8b2      	bhi.n	8007e16 <_scanf_float+0x8e>
 8007eb0:	2b54      	cmp	r3, #84	@ 0x54
 8007eb2:	d07b      	beq.n	8007fac <_scanf_float+0x224>
 8007eb4:	2b59      	cmp	r3, #89	@ 0x59
 8007eb6:	d199      	bne.n	8007dec <_scanf_float+0x64>
 8007eb8:	2d07      	cmp	r5, #7
 8007eba:	d197      	bne.n	8007dec <_scanf_float+0x64>
 8007ebc:	2508      	movs	r5, #8
 8007ebe:	e02c      	b.n	8007f1a <_scanf_float+0x192>
 8007ec0:	2b74      	cmp	r3, #116	@ 0x74
 8007ec2:	d073      	beq.n	8007fac <_scanf_float+0x224>
 8007ec4:	2b79      	cmp	r3, #121	@ 0x79
 8007ec6:	e7f6      	b.n	8007eb6 <_scanf_float+0x12e>
 8007ec8:	6821      	ldr	r1, [r4, #0]
 8007eca:	05c8      	lsls	r0, r1, #23
 8007ecc:	d51b      	bpl.n	8007f06 <_scanf_float+0x17e>
 8007ece:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8007ed2:	6021      	str	r1, [r4, #0]
 8007ed4:	f109 0901 	add.w	r9, r9, #1
 8007ed8:	f1bb 0f00 	cmp.w	fp, #0
 8007edc:	d003      	beq.n	8007ee6 <_scanf_float+0x15e>
 8007ede:	3201      	adds	r2, #1
 8007ee0:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007ee4:	60a2      	str	r2, [r4, #8]
 8007ee6:	68a3      	ldr	r3, [r4, #8]
 8007ee8:	3b01      	subs	r3, #1
 8007eea:	60a3      	str	r3, [r4, #8]
 8007eec:	6923      	ldr	r3, [r4, #16]
 8007eee:	3301      	adds	r3, #1
 8007ef0:	6123      	str	r3, [r4, #16]
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	3b01      	subs	r3, #1
 8007ef6:	2b00      	cmp	r3, #0
 8007ef8:	607b      	str	r3, [r7, #4]
 8007efa:	f340 8087 	ble.w	800800c <_scanf_float+0x284>
 8007efe:	683b      	ldr	r3, [r7, #0]
 8007f00:	3301      	adds	r3, #1
 8007f02:	603b      	str	r3, [r7, #0]
 8007f04:	e765      	b.n	8007dd2 <_scanf_float+0x4a>
 8007f06:	eb1a 0105 	adds.w	r1, sl, r5
 8007f0a:	f47f af6f 	bne.w	8007dec <_scanf_float+0x64>
 8007f0e:	6822      	ldr	r2, [r4, #0]
 8007f10:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8007f14:	6022      	str	r2, [r4, #0]
 8007f16:	460d      	mov	r5, r1
 8007f18:	468a      	mov	sl, r1
 8007f1a:	f806 3b01 	strb.w	r3, [r6], #1
 8007f1e:	e7e2      	b.n	8007ee6 <_scanf_float+0x15e>
 8007f20:	6822      	ldr	r2, [r4, #0]
 8007f22:	0610      	lsls	r0, r2, #24
 8007f24:	f57f af62 	bpl.w	8007dec <_scanf_float+0x64>
 8007f28:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007f2c:	6022      	str	r2, [r4, #0]
 8007f2e:	e7f4      	b.n	8007f1a <_scanf_float+0x192>
 8007f30:	f1ba 0f00 	cmp.w	sl, #0
 8007f34:	d10e      	bne.n	8007f54 <_scanf_float+0x1cc>
 8007f36:	f1b9 0f00 	cmp.w	r9, #0
 8007f3a:	d10e      	bne.n	8007f5a <_scanf_float+0x1d2>
 8007f3c:	6822      	ldr	r2, [r4, #0]
 8007f3e:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8007f42:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8007f46:	d108      	bne.n	8007f5a <_scanf_float+0x1d2>
 8007f48:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8007f4c:	6022      	str	r2, [r4, #0]
 8007f4e:	f04f 0a01 	mov.w	sl, #1
 8007f52:	e7e2      	b.n	8007f1a <_scanf_float+0x192>
 8007f54:	f1ba 0f02 	cmp.w	sl, #2
 8007f58:	d055      	beq.n	8008006 <_scanf_float+0x27e>
 8007f5a:	2d01      	cmp	r5, #1
 8007f5c:	d002      	beq.n	8007f64 <_scanf_float+0x1dc>
 8007f5e:	2d04      	cmp	r5, #4
 8007f60:	f47f af44 	bne.w	8007dec <_scanf_float+0x64>
 8007f64:	3501      	adds	r5, #1
 8007f66:	b2ed      	uxtb	r5, r5
 8007f68:	e7d7      	b.n	8007f1a <_scanf_float+0x192>
 8007f6a:	f1ba 0f01 	cmp.w	sl, #1
 8007f6e:	f47f af3d 	bne.w	8007dec <_scanf_float+0x64>
 8007f72:	f04f 0a02 	mov.w	sl, #2
 8007f76:	e7d0      	b.n	8007f1a <_scanf_float+0x192>
 8007f78:	b97d      	cbnz	r5, 8007f9a <_scanf_float+0x212>
 8007f7a:	f1b9 0f00 	cmp.w	r9, #0
 8007f7e:	f47f af38 	bne.w	8007df2 <_scanf_float+0x6a>
 8007f82:	6822      	ldr	r2, [r4, #0]
 8007f84:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8007f88:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8007f8c:	f040 8108 	bne.w	80081a0 <_scanf_float+0x418>
 8007f90:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8007f94:	6022      	str	r2, [r4, #0]
 8007f96:	2501      	movs	r5, #1
 8007f98:	e7bf      	b.n	8007f1a <_scanf_float+0x192>
 8007f9a:	2d03      	cmp	r5, #3
 8007f9c:	d0e2      	beq.n	8007f64 <_scanf_float+0x1dc>
 8007f9e:	2d05      	cmp	r5, #5
 8007fa0:	e7de      	b.n	8007f60 <_scanf_float+0x1d8>
 8007fa2:	2d02      	cmp	r5, #2
 8007fa4:	f47f af22 	bne.w	8007dec <_scanf_float+0x64>
 8007fa8:	2503      	movs	r5, #3
 8007faa:	e7b6      	b.n	8007f1a <_scanf_float+0x192>
 8007fac:	2d06      	cmp	r5, #6
 8007fae:	f47f af1d 	bne.w	8007dec <_scanf_float+0x64>
 8007fb2:	2507      	movs	r5, #7
 8007fb4:	e7b1      	b.n	8007f1a <_scanf_float+0x192>
 8007fb6:	6822      	ldr	r2, [r4, #0]
 8007fb8:	0591      	lsls	r1, r2, #22
 8007fba:	f57f af17 	bpl.w	8007dec <_scanf_float+0x64>
 8007fbe:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8007fc2:	6022      	str	r2, [r4, #0]
 8007fc4:	f8cd 9008 	str.w	r9, [sp, #8]
 8007fc8:	e7a7      	b.n	8007f1a <_scanf_float+0x192>
 8007fca:	6822      	ldr	r2, [r4, #0]
 8007fcc:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8007fd0:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8007fd4:	d006      	beq.n	8007fe4 <_scanf_float+0x25c>
 8007fd6:	0550      	lsls	r0, r2, #21
 8007fd8:	f57f af08 	bpl.w	8007dec <_scanf_float+0x64>
 8007fdc:	f1b9 0f00 	cmp.w	r9, #0
 8007fe0:	f000 80de 	beq.w	80081a0 <_scanf_float+0x418>
 8007fe4:	0591      	lsls	r1, r2, #22
 8007fe6:	bf58      	it	pl
 8007fe8:	9902      	ldrpl	r1, [sp, #8]
 8007fea:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8007fee:	bf58      	it	pl
 8007ff0:	eba9 0101 	subpl.w	r1, r9, r1
 8007ff4:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8007ff8:	bf58      	it	pl
 8007ffa:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8007ffe:	6022      	str	r2, [r4, #0]
 8008000:	f04f 0900 	mov.w	r9, #0
 8008004:	e789      	b.n	8007f1a <_scanf_float+0x192>
 8008006:	f04f 0a03 	mov.w	sl, #3
 800800a:	e786      	b.n	8007f1a <_scanf_float+0x192>
 800800c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8008010:	4639      	mov	r1, r7
 8008012:	4640      	mov	r0, r8
 8008014:	4798      	blx	r3
 8008016:	2800      	cmp	r0, #0
 8008018:	f43f aedb 	beq.w	8007dd2 <_scanf_float+0x4a>
 800801c:	e6e6      	b.n	8007dec <_scanf_float+0x64>
 800801e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008022:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008026:	463a      	mov	r2, r7
 8008028:	4640      	mov	r0, r8
 800802a:	4798      	blx	r3
 800802c:	6923      	ldr	r3, [r4, #16]
 800802e:	3b01      	subs	r3, #1
 8008030:	6123      	str	r3, [r4, #16]
 8008032:	e6e8      	b.n	8007e06 <_scanf_float+0x7e>
 8008034:	1e6b      	subs	r3, r5, #1
 8008036:	2b06      	cmp	r3, #6
 8008038:	d824      	bhi.n	8008084 <_scanf_float+0x2fc>
 800803a:	2d02      	cmp	r5, #2
 800803c:	d836      	bhi.n	80080ac <_scanf_float+0x324>
 800803e:	9b01      	ldr	r3, [sp, #4]
 8008040:	429e      	cmp	r6, r3
 8008042:	f67f aee4 	bls.w	8007e0e <_scanf_float+0x86>
 8008046:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800804a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800804e:	463a      	mov	r2, r7
 8008050:	4640      	mov	r0, r8
 8008052:	4798      	blx	r3
 8008054:	6923      	ldr	r3, [r4, #16]
 8008056:	3b01      	subs	r3, #1
 8008058:	6123      	str	r3, [r4, #16]
 800805a:	e7f0      	b.n	800803e <_scanf_float+0x2b6>
 800805c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008060:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8008064:	463a      	mov	r2, r7
 8008066:	4640      	mov	r0, r8
 8008068:	4798      	blx	r3
 800806a:	6923      	ldr	r3, [r4, #16]
 800806c:	3b01      	subs	r3, #1
 800806e:	6123      	str	r3, [r4, #16]
 8008070:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008074:	fa5f fa8a 	uxtb.w	sl, sl
 8008078:	f1ba 0f02 	cmp.w	sl, #2
 800807c:	d1ee      	bne.n	800805c <_scanf_float+0x2d4>
 800807e:	3d03      	subs	r5, #3
 8008080:	b2ed      	uxtb	r5, r5
 8008082:	1b76      	subs	r6, r6, r5
 8008084:	6823      	ldr	r3, [r4, #0]
 8008086:	05da      	lsls	r2, r3, #23
 8008088:	d530      	bpl.n	80080ec <_scanf_float+0x364>
 800808a:	055b      	lsls	r3, r3, #21
 800808c:	d511      	bpl.n	80080b2 <_scanf_float+0x32a>
 800808e:	9b01      	ldr	r3, [sp, #4]
 8008090:	429e      	cmp	r6, r3
 8008092:	f67f aebc 	bls.w	8007e0e <_scanf_float+0x86>
 8008096:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800809a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800809e:	463a      	mov	r2, r7
 80080a0:	4640      	mov	r0, r8
 80080a2:	4798      	blx	r3
 80080a4:	6923      	ldr	r3, [r4, #16]
 80080a6:	3b01      	subs	r3, #1
 80080a8:	6123      	str	r3, [r4, #16]
 80080aa:	e7f0      	b.n	800808e <_scanf_float+0x306>
 80080ac:	46aa      	mov	sl, r5
 80080ae:	46b3      	mov	fp, r6
 80080b0:	e7de      	b.n	8008070 <_scanf_float+0x2e8>
 80080b2:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80080b6:	6923      	ldr	r3, [r4, #16]
 80080b8:	2965      	cmp	r1, #101	@ 0x65
 80080ba:	f103 33ff 	add.w	r3, r3, #4294967295
 80080be:	f106 35ff 	add.w	r5, r6, #4294967295
 80080c2:	6123      	str	r3, [r4, #16]
 80080c4:	d00c      	beq.n	80080e0 <_scanf_float+0x358>
 80080c6:	2945      	cmp	r1, #69	@ 0x45
 80080c8:	d00a      	beq.n	80080e0 <_scanf_float+0x358>
 80080ca:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80080ce:	463a      	mov	r2, r7
 80080d0:	4640      	mov	r0, r8
 80080d2:	4798      	blx	r3
 80080d4:	6923      	ldr	r3, [r4, #16]
 80080d6:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80080da:	3b01      	subs	r3, #1
 80080dc:	1eb5      	subs	r5, r6, #2
 80080de:	6123      	str	r3, [r4, #16]
 80080e0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80080e4:	463a      	mov	r2, r7
 80080e6:	4640      	mov	r0, r8
 80080e8:	4798      	blx	r3
 80080ea:	462e      	mov	r6, r5
 80080ec:	6822      	ldr	r2, [r4, #0]
 80080ee:	f012 0210 	ands.w	r2, r2, #16
 80080f2:	d001      	beq.n	80080f8 <_scanf_float+0x370>
 80080f4:	2000      	movs	r0, #0
 80080f6:	e68b      	b.n	8007e10 <_scanf_float+0x88>
 80080f8:	7032      	strb	r2, [r6, #0]
 80080fa:	6823      	ldr	r3, [r4, #0]
 80080fc:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8008100:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008104:	d11c      	bne.n	8008140 <_scanf_float+0x3b8>
 8008106:	9b02      	ldr	r3, [sp, #8]
 8008108:	454b      	cmp	r3, r9
 800810a:	eba3 0209 	sub.w	r2, r3, r9
 800810e:	d123      	bne.n	8008158 <_scanf_float+0x3d0>
 8008110:	9901      	ldr	r1, [sp, #4]
 8008112:	2200      	movs	r2, #0
 8008114:	4640      	mov	r0, r8
 8008116:	f002 fd5f 	bl	800abd8 <_strtod_r>
 800811a:	9b03      	ldr	r3, [sp, #12]
 800811c:	6821      	ldr	r1, [r4, #0]
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	f011 0f02 	tst.w	r1, #2
 8008124:	ec57 6b10 	vmov	r6, r7, d0
 8008128:	f103 0204 	add.w	r2, r3, #4
 800812c:	d01f      	beq.n	800816e <_scanf_float+0x3e6>
 800812e:	9903      	ldr	r1, [sp, #12]
 8008130:	600a      	str	r2, [r1, #0]
 8008132:	681b      	ldr	r3, [r3, #0]
 8008134:	e9c3 6700 	strd	r6, r7, [r3]
 8008138:	68e3      	ldr	r3, [r4, #12]
 800813a:	3301      	adds	r3, #1
 800813c:	60e3      	str	r3, [r4, #12]
 800813e:	e7d9      	b.n	80080f4 <_scanf_float+0x36c>
 8008140:	9b04      	ldr	r3, [sp, #16]
 8008142:	2b00      	cmp	r3, #0
 8008144:	d0e4      	beq.n	8008110 <_scanf_float+0x388>
 8008146:	9905      	ldr	r1, [sp, #20]
 8008148:	230a      	movs	r3, #10
 800814a:	3101      	adds	r1, #1
 800814c:	4640      	mov	r0, r8
 800814e:	f002 fdc3 	bl	800acd8 <_strtol_r>
 8008152:	9b04      	ldr	r3, [sp, #16]
 8008154:	9e05      	ldr	r6, [sp, #20]
 8008156:	1ac2      	subs	r2, r0, r3
 8008158:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800815c:	429e      	cmp	r6, r3
 800815e:	bf28      	it	cs
 8008160:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8008164:	4910      	ldr	r1, [pc, #64]	@ (80081a8 <_scanf_float+0x420>)
 8008166:	4630      	mov	r0, r6
 8008168:	f000 f954 	bl	8008414 <siprintf>
 800816c:	e7d0      	b.n	8008110 <_scanf_float+0x388>
 800816e:	f011 0f04 	tst.w	r1, #4
 8008172:	9903      	ldr	r1, [sp, #12]
 8008174:	600a      	str	r2, [r1, #0]
 8008176:	d1dc      	bne.n	8008132 <_scanf_float+0x3aa>
 8008178:	681d      	ldr	r5, [r3, #0]
 800817a:	4632      	mov	r2, r6
 800817c:	463b      	mov	r3, r7
 800817e:	4630      	mov	r0, r6
 8008180:	4639      	mov	r1, r7
 8008182:	f7f8 fcdb 	bl	8000b3c <__aeabi_dcmpun>
 8008186:	b128      	cbz	r0, 8008194 <_scanf_float+0x40c>
 8008188:	4808      	ldr	r0, [pc, #32]	@ (80081ac <_scanf_float+0x424>)
 800818a:	f000 fb1f 	bl	80087cc <nanf>
 800818e:	ed85 0a00 	vstr	s0, [r5]
 8008192:	e7d1      	b.n	8008138 <_scanf_float+0x3b0>
 8008194:	4630      	mov	r0, r6
 8008196:	4639      	mov	r1, r7
 8008198:	f7f8 fd2e 	bl	8000bf8 <__aeabi_d2f>
 800819c:	6028      	str	r0, [r5, #0]
 800819e:	e7cb      	b.n	8008138 <_scanf_float+0x3b0>
 80081a0:	f04f 0900 	mov.w	r9, #0
 80081a4:	e629      	b.n	8007dfa <_scanf_float+0x72>
 80081a6:	bf00      	nop
 80081a8:	0800be88 	.word	0x0800be88
 80081ac:	0800c21d 	.word	0x0800c21d

080081b0 <std>:
 80081b0:	2300      	movs	r3, #0
 80081b2:	b510      	push	{r4, lr}
 80081b4:	4604      	mov	r4, r0
 80081b6:	e9c0 3300 	strd	r3, r3, [r0]
 80081ba:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80081be:	6083      	str	r3, [r0, #8]
 80081c0:	8181      	strh	r1, [r0, #12]
 80081c2:	6643      	str	r3, [r0, #100]	@ 0x64
 80081c4:	81c2      	strh	r2, [r0, #14]
 80081c6:	6183      	str	r3, [r0, #24]
 80081c8:	4619      	mov	r1, r3
 80081ca:	2208      	movs	r2, #8
 80081cc:	305c      	adds	r0, #92	@ 0x5c
 80081ce:	f000 fa19 	bl	8008604 <memset>
 80081d2:	4b0d      	ldr	r3, [pc, #52]	@ (8008208 <std+0x58>)
 80081d4:	6263      	str	r3, [r4, #36]	@ 0x24
 80081d6:	4b0d      	ldr	r3, [pc, #52]	@ (800820c <std+0x5c>)
 80081d8:	62a3      	str	r3, [r4, #40]	@ 0x28
 80081da:	4b0d      	ldr	r3, [pc, #52]	@ (8008210 <std+0x60>)
 80081dc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80081de:	4b0d      	ldr	r3, [pc, #52]	@ (8008214 <std+0x64>)
 80081e0:	6323      	str	r3, [r4, #48]	@ 0x30
 80081e2:	4b0d      	ldr	r3, [pc, #52]	@ (8008218 <std+0x68>)
 80081e4:	6224      	str	r4, [r4, #32]
 80081e6:	429c      	cmp	r4, r3
 80081e8:	d006      	beq.n	80081f8 <std+0x48>
 80081ea:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80081ee:	4294      	cmp	r4, r2
 80081f0:	d002      	beq.n	80081f8 <std+0x48>
 80081f2:	33d0      	adds	r3, #208	@ 0xd0
 80081f4:	429c      	cmp	r4, r3
 80081f6:	d105      	bne.n	8008204 <std+0x54>
 80081f8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80081fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008200:	f000 bad2 	b.w	80087a8 <__retarget_lock_init_recursive>
 8008204:	bd10      	pop	{r4, pc}
 8008206:	bf00      	nop
 8008208:	08008455 	.word	0x08008455
 800820c:	08008477 	.word	0x08008477
 8008210:	080084af 	.word	0x080084af
 8008214:	080084d3 	.word	0x080084d3
 8008218:	20004d24 	.word	0x20004d24

0800821c <stdio_exit_handler>:
 800821c:	4a02      	ldr	r2, [pc, #8]	@ (8008228 <stdio_exit_handler+0xc>)
 800821e:	4903      	ldr	r1, [pc, #12]	@ (800822c <stdio_exit_handler+0x10>)
 8008220:	4803      	ldr	r0, [pc, #12]	@ (8008230 <stdio_exit_handler+0x14>)
 8008222:	f000 b869 	b.w	80082f8 <_fwalk_sglue>
 8008226:	bf00      	nop
 8008228:	20000010 	.word	0x20000010
 800822c:	0800b319 	.word	0x0800b319
 8008230:	20000020 	.word	0x20000020

08008234 <cleanup_stdio>:
 8008234:	6841      	ldr	r1, [r0, #4]
 8008236:	4b0c      	ldr	r3, [pc, #48]	@ (8008268 <cleanup_stdio+0x34>)
 8008238:	4299      	cmp	r1, r3
 800823a:	b510      	push	{r4, lr}
 800823c:	4604      	mov	r4, r0
 800823e:	d001      	beq.n	8008244 <cleanup_stdio+0x10>
 8008240:	f003 f86a 	bl	800b318 <_fflush_r>
 8008244:	68a1      	ldr	r1, [r4, #8]
 8008246:	4b09      	ldr	r3, [pc, #36]	@ (800826c <cleanup_stdio+0x38>)
 8008248:	4299      	cmp	r1, r3
 800824a:	d002      	beq.n	8008252 <cleanup_stdio+0x1e>
 800824c:	4620      	mov	r0, r4
 800824e:	f003 f863 	bl	800b318 <_fflush_r>
 8008252:	68e1      	ldr	r1, [r4, #12]
 8008254:	4b06      	ldr	r3, [pc, #24]	@ (8008270 <cleanup_stdio+0x3c>)
 8008256:	4299      	cmp	r1, r3
 8008258:	d004      	beq.n	8008264 <cleanup_stdio+0x30>
 800825a:	4620      	mov	r0, r4
 800825c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008260:	f003 b85a 	b.w	800b318 <_fflush_r>
 8008264:	bd10      	pop	{r4, pc}
 8008266:	bf00      	nop
 8008268:	20004d24 	.word	0x20004d24
 800826c:	20004d8c 	.word	0x20004d8c
 8008270:	20004df4 	.word	0x20004df4

08008274 <global_stdio_init.part.0>:
 8008274:	b510      	push	{r4, lr}
 8008276:	4b0b      	ldr	r3, [pc, #44]	@ (80082a4 <global_stdio_init.part.0+0x30>)
 8008278:	4c0b      	ldr	r4, [pc, #44]	@ (80082a8 <global_stdio_init.part.0+0x34>)
 800827a:	4a0c      	ldr	r2, [pc, #48]	@ (80082ac <global_stdio_init.part.0+0x38>)
 800827c:	601a      	str	r2, [r3, #0]
 800827e:	4620      	mov	r0, r4
 8008280:	2200      	movs	r2, #0
 8008282:	2104      	movs	r1, #4
 8008284:	f7ff ff94 	bl	80081b0 <std>
 8008288:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800828c:	2201      	movs	r2, #1
 800828e:	2109      	movs	r1, #9
 8008290:	f7ff ff8e 	bl	80081b0 <std>
 8008294:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008298:	2202      	movs	r2, #2
 800829a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800829e:	2112      	movs	r1, #18
 80082a0:	f7ff bf86 	b.w	80081b0 <std>
 80082a4:	20004e5c 	.word	0x20004e5c
 80082a8:	20004d24 	.word	0x20004d24
 80082ac:	0800821d 	.word	0x0800821d

080082b0 <__sfp_lock_acquire>:
 80082b0:	4801      	ldr	r0, [pc, #4]	@ (80082b8 <__sfp_lock_acquire+0x8>)
 80082b2:	f000 ba7a 	b.w	80087aa <__retarget_lock_acquire_recursive>
 80082b6:	bf00      	nop
 80082b8:	20004e65 	.word	0x20004e65

080082bc <__sfp_lock_release>:
 80082bc:	4801      	ldr	r0, [pc, #4]	@ (80082c4 <__sfp_lock_release+0x8>)
 80082be:	f000 ba75 	b.w	80087ac <__retarget_lock_release_recursive>
 80082c2:	bf00      	nop
 80082c4:	20004e65 	.word	0x20004e65

080082c8 <__sinit>:
 80082c8:	b510      	push	{r4, lr}
 80082ca:	4604      	mov	r4, r0
 80082cc:	f7ff fff0 	bl	80082b0 <__sfp_lock_acquire>
 80082d0:	6a23      	ldr	r3, [r4, #32]
 80082d2:	b11b      	cbz	r3, 80082dc <__sinit+0x14>
 80082d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80082d8:	f7ff bff0 	b.w	80082bc <__sfp_lock_release>
 80082dc:	4b04      	ldr	r3, [pc, #16]	@ (80082f0 <__sinit+0x28>)
 80082de:	6223      	str	r3, [r4, #32]
 80082e0:	4b04      	ldr	r3, [pc, #16]	@ (80082f4 <__sinit+0x2c>)
 80082e2:	681b      	ldr	r3, [r3, #0]
 80082e4:	2b00      	cmp	r3, #0
 80082e6:	d1f5      	bne.n	80082d4 <__sinit+0xc>
 80082e8:	f7ff ffc4 	bl	8008274 <global_stdio_init.part.0>
 80082ec:	e7f2      	b.n	80082d4 <__sinit+0xc>
 80082ee:	bf00      	nop
 80082f0:	08008235 	.word	0x08008235
 80082f4:	20004e5c 	.word	0x20004e5c

080082f8 <_fwalk_sglue>:
 80082f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80082fc:	4607      	mov	r7, r0
 80082fe:	4688      	mov	r8, r1
 8008300:	4614      	mov	r4, r2
 8008302:	2600      	movs	r6, #0
 8008304:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008308:	f1b9 0901 	subs.w	r9, r9, #1
 800830c:	d505      	bpl.n	800831a <_fwalk_sglue+0x22>
 800830e:	6824      	ldr	r4, [r4, #0]
 8008310:	2c00      	cmp	r4, #0
 8008312:	d1f7      	bne.n	8008304 <_fwalk_sglue+0xc>
 8008314:	4630      	mov	r0, r6
 8008316:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800831a:	89ab      	ldrh	r3, [r5, #12]
 800831c:	2b01      	cmp	r3, #1
 800831e:	d907      	bls.n	8008330 <_fwalk_sglue+0x38>
 8008320:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008324:	3301      	adds	r3, #1
 8008326:	d003      	beq.n	8008330 <_fwalk_sglue+0x38>
 8008328:	4629      	mov	r1, r5
 800832a:	4638      	mov	r0, r7
 800832c:	47c0      	blx	r8
 800832e:	4306      	orrs	r6, r0
 8008330:	3568      	adds	r5, #104	@ 0x68
 8008332:	e7e9      	b.n	8008308 <_fwalk_sglue+0x10>

08008334 <iprintf>:
 8008334:	b40f      	push	{r0, r1, r2, r3}
 8008336:	b507      	push	{r0, r1, r2, lr}
 8008338:	4906      	ldr	r1, [pc, #24]	@ (8008354 <iprintf+0x20>)
 800833a:	ab04      	add	r3, sp, #16
 800833c:	6808      	ldr	r0, [r1, #0]
 800833e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008342:	6881      	ldr	r1, [r0, #8]
 8008344:	9301      	str	r3, [sp, #4]
 8008346:	f002 fe4b 	bl	800afe0 <_vfiprintf_r>
 800834a:	b003      	add	sp, #12
 800834c:	f85d eb04 	ldr.w	lr, [sp], #4
 8008350:	b004      	add	sp, #16
 8008352:	4770      	bx	lr
 8008354:	2000001c 	.word	0x2000001c

08008358 <_puts_r>:
 8008358:	6a03      	ldr	r3, [r0, #32]
 800835a:	b570      	push	{r4, r5, r6, lr}
 800835c:	6884      	ldr	r4, [r0, #8]
 800835e:	4605      	mov	r5, r0
 8008360:	460e      	mov	r6, r1
 8008362:	b90b      	cbnz	r3, 8008368 <_puts_r+0x10>
 8008364:	f7ff ffb0 	bl	80082c8 <__sinit>
 8008368:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800836a:	07db      	lsls	r3, r3, #31
 800836c:	d405      	bmi.n	800837a <_puts_r+0x22>
 800836e:	89a3      	ldrh	r3, [r4, #12]
 8008370:	0598      	lsls	r0, r3, #22
 8008372:	d402      	bmi.n	800837a <_puts_r+0x22>
 8008374:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008376:	f000 fa18 	bl	80087aa <__retarget_lock_acquire_recursive>
 800837a:	89a3      	ldrh	r3, [r4, #12]
 800837c:	0719      	lsls	r1, r3, #28
 800837e:	d502      	bpl.n	8008386 <_puts_r+0x2e>
 8008380:	6923      	ldr	r3, [r4, #16]
 8008382:	2b00      	cmp	r3, #0
 8008384:	d135      	bne.n	80083f2 <_puts_r+0x9a>
 8008386:	4621      	mov	r1, r4
 8008388:	4628      	mov	r0, r5
 800838a:	f000 f8e5 	bl	8008558 <__swsetup_r>
 800838e:	b380      	cbz	r0, 80083f2 <_puts_r+0x9a>
 8008390:	f04f 35ff 	mov.w	r5, #4294967295
 8008394:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008396:	07da      	lsls	r2, r3, #31
 8008398:	d405      	bmi.n	80083a6 <_puts_r+0x4e>
 800839a:	89a3      	ldrh	r3, [r4, #12]
 800839c:	059b      	lsls	r3, r3, #22
 800839e:	d402      	bmi.n	80083a6 <_puts_r+0x4e>
 80083a0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80083a2:	f000 fa03 	bl	80087ac <__retarget_lock_release_recursive>
 80083a6:	4628      	mov	r0, r5
 80083a8:	bd70      	pop	{r4, r5, r6, pc}
 80083aa:	2b00      	cmp	r3, #0
 80083ac:	da04      	bge.n	80083b8 <_puts_r+0x60>
 80083ae:	69a2      	ldr	r2, [r4, #24]
 80083b0:	429a      	cmp	r2, r3
 80083b2:	dc17      	bgt.n	80083e4 <_puts_r+0x8c>
 80083b4:	290a      	cmp	r1, #10
 80083b6:	d015      	beq.n	80083e4 <_puts_r+0x8c>
 80083b8:	6823      	ldr	r3, [r4, #0]
 80083ba:	1c5a      	adds	r2, r3, #1
 80083bc:	6022      	str	r2, [r4, #0]
 80083be:	7019      	strb	r1, [r3, #0]
 80083c0:	68a3      	ldr	r3, [r4, #8]
 80083c2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80083c6:	3b01      	subs	r3, #1
 80083c8:	60a3      	str	r3, [r4, #8]
 80083ca:	2900      	cmp	r1, #0
 80083cc:	d1ed      	bne.n	80083aa <_puts_r+0x52>
 80083ce:	2b00      	cmp	r3, #0
 80083d0:	da11      	bge.n	80083f6 <_puts_r+0x9e>
 80083d2:	4622      	mov	r2, r4
 80083d4:	210a      	movs	r1, #10
 80083d6:	4628      	mov	r0, r5
 80083d8:	f000 f87f 	bl	80084da <__swbuf_r>
 80083dc:	3001      	adds	r0, #1
 80083de:	d0d7      	beq.n	8008390 <_puts_r+0x38>
 80083e0:	250a      	movs	r5, #10
 80083e2:	e7d7      	b.n	8008394 <_puts_r+0x3c>
 80083e4:	4622      	mov	r2, r4
 80083e6:	4628      	mov	r0, r5
 80083e8:	f000 f877 	bl	80084da <__swbuf_r>
 80083ec:	3001      	adds	r0, #1
 80083ee:	d1e7      	bne.n	80083c0 <_puts_r+0x68>
 80083f0:	e7ce      	b.n	8008390 <_puts_r+0x38>
 80083f2:	3e01      	subs	r6, #1
 80083f4:	e7e4      	b.n	80083c0 <_puts_r+0x68>
 80083f6:	6823      	ldr	r3, [r4, #0]
 80083f8:	1c5a      	adds	r2, r3, #1
 80083fa:	6022      	str	r2, [r4, #0]
 80083fc:	220a      	movs	r2, #10
 80083fe:	701a      	strb	r2, [r3, #0]
 8008400:	e7ee      	b.n	80083e0 <_puts_r+0x88>
	...

08008404 <puts>:
 8008404:	4b02      	ldr	r3, [pc, #8]	@ (8008410 <puts+0xc>)
 8008406:	4601      	mov	r1, r0
 8008408:	6818      	ldr	r0, [r3, #0]
 800840a:	f7ff bfa5 	b.w	8008358 <_puts_r>
 800840e:	bf00      	nop
 8008410:	2000001c 	.word	0x2000001c

08008414 <siprintf>:
 8008414:	b40e      	push	{r1, r2, r3}
 8008416:	b500      	push	{lr}
 8008418:	b09c      	sub	sp, #112	@ 0x70
 800841a:	ab1d      	add	r3, sp, #116	@ 0x74
 800841c:	9002      	str	r0, [sp, #8]
 800841e:	9006      	str	r0, [sp, #24]
 8008420:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8008424:	4809      	ldr	r0, [pc, #36]	@ (800844c <siprintf+0x38>)
 8008426:	9107      	str	r1, [sp, #28]
 8008428:	9104      	str	r1, [sp, #16]
 800842a:	4909      	ldr	r1, [pc, #36]	@ (8008450 <siprintf+0x3c>)
 800842c:	f853 2b04 	ldr.w	r2, [r3], #4
 8008430:	9105      	str	r1, [sp, #20]
 8008432:	6800      	ldr	r0, [r0, #0]
 8008434:	9301      	str	r3, [sp, #4]
 8008436:	a902      	add	r1, sp, #8
 8008438:	f002 fcac 	bl	800ad94 <_svfiprintf_r>
 800843c:	9b02      	ldr	r3, [sp, #8]
 800843e:	2200      	movs	r2, #0
 8008440:	701a      	strb	r2, [r3, #0]
 8008442:	b01c      	add	sp, #112	@ 0x70
 8008444:	f85d eb04 	ldr.w	lr, [sp], #4
 8008448:	b003      	add	sp, #12
 800844a:	4770      	bx	lr
 800844c:	2000001c 	.word	0x2000001c
 8008450:	ffff0208 	.word	0xffff0208

08008454 <__sread>:
 8008454:	b510      	push	{r4, lr}
 8008456:	460c      	mov	r4, r1
 8008458:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800845c:	f000 f956 	bl	800870c <_read_r>
 8008460:	2800      	cmp	r0, #0
 8008462:	bfab      	itete	ge
 8008464:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8008466:	89a3      	ldrhlt	r3, [r4, #12]
 8008468:	181b      	addge	r3, r3, r0
 800846a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800846e:	bfac      	ite	ge
 8008470:	6563      	strge	r3, [r4, #84]	@ 0x54
 8008472:	81a3      	strhlt	r3, [r4, #12]
 8008474:	bd10      	pop	{r4, pc}

08008476 <__swrite>:
 8008476:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800847a:	461f      	mov	r7, r3
 800847c:	898b      	ldrh	r3, [r1, #12]
 800847e:	05db      	lsls	r3, r3, #23
 8008480:	4605      	mov	r5, r0
 8008482:	460c      	mov	r4, r1
 8008484:	4616      	mov	r6, r2
 8008486:	d505      	bpl.n	8008494 <__swrite+0x1e>
 8008488:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800848c:	2302      	movs	r3, #2
 800848e:	2200      	movs	r2, #0
 8008490:	f000 f92a 	bl	80086e8 <_lseek_r>
 8008494:	89a3      	ldrh	r3, [r4, #12]
 8008496:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800849a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800849e:	81a3      	strh	r3, [r4, #12]
 80084a0:	4632      	mov	r2, r6
 80084a2:	463b      	mov	r3, r7
 80084a4:	4628      	mov	r0, r5
 80084a6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80084aa:	f000 b941 	b.w	8008730 <_write_r>

080084ae <__sseek>:
 80084ae:	b510      	push	{r4, lr}
 80084b0:	460c      	mov	r4, r1
 80084b2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80084b6:	f000 f917 	bl	80086e8 <_lseek_r>
 80084ba:	1c43      	adds	r3, r0, #1
 80084bc:	89a3      	ldrh	r3, [r4, #12]
 80084be:	bf15      	itete	ne
 80084c0:	6560      	strne	r0, [r4, #84]	@ 0x54
 80084c2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80084c6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80084ca:	81a3      	strheq	r3, [r4, #12]
 80084cc:	bf18      	it	ne
 80084ce:	81a3      	strhne	r3, [r4, #12]
 80084d0:	bd10      	pop	{r4, pc}

080084d2 <__sclose>:
 80084d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80084d6:	f000 b8a1 	b.w	800861c <_close_r>

080084da <__swbuf_r>:
 80084da:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80084dc:	460e      	mov	r6, r1
 80084de:	4614      	mov	r4, r2
 80084e0:	4605      	mov	r5, r0
 80084e2:	b118      	cbz	r0, 80084ec <__swbuf_r+0x12>
 80084e4:	6a03      	ldr	r3, [r0, #32]
 80084e6:	b90b      	cbnz	r3, 80084ec <__swbuf_r+0x12>
 80084e8:	f7ff feee 	bl	80082c8 <__sinit>
 80084ec:	69a3      	ldr	r3, [r4, #24]
 80084ee:	60a3      	str	r3, [r4, #8]
 80084f0:	89a3      	ldrh	r3, [r4, #12]
 80084f2:	071a      	lsls	r2, r3, #28
 80084f4:	d501      	bpl.n	80084fa <__swbuf_r+0x20>
 80084f6:	6923      	ldr	r3, [r4, #16]
 80084f8:	b943      	cbnz	r3, 800850c <__swbuf_r+0x32>
 80084fa:	4621      	mov	r1, r4
 80084fc:	4628      	mov	r0, r5
 80084fe:	f000 f82b 	bl	8008558 <__swsetup_r>
 8008502:	b118      	cbz	r0, 800850c <__swbuf_r+0x32>
 8008504:	f04f 37ff 	mov.w	r7, #4294967295
 8008508:	4638      	mov	r0, r7
 800850a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800850c:	6823      	ldr	r3, [r4, #0]
 800850e:	6922      	ldr	r2, [r4, #16]
 8008510:	1a98      	subs	r0, r3, r2
 8008512:	6963      	ldr	r3, [r4, #20]
 8008514:	b2f6      	uxtb	r6, r6
 8008516:	4283      	cmp	r3, r0
 8008518:	4637      	mov	r7, r6
 800851a:	dc05      	bgt.n	8008528 <__swbuf_r+0x4e>
 800851c:	4621      	mov	r1, r4
 800851e:	4628      	mov	r0, r5
 8008520:	f002 fefa 	bl	800b318 <_fflush_r>
 8008524:	2800      	cmp	r0, #0
 8008526:	d1ed      	bne.n	8008504 <__swbuf_r+0x2a>
 8008528:	68a3      	ldr	r3, [r4, #8]
 800852a:	3b01      	subs	r3, #1
 800852c:	60a3      	str	r3, [r4, #8]
 800852e:	6823      	ldr	r3, [r4, #0]
 8008530:	1c5a      	adds	r2, r3, #1
 8008532:	6022      	str	r2, [r4, #0]
 8008534:	701e      	strb	r6, [r3, #0]
 8008536:	6962      	ldr	r2, [r4, #20]
 8008538:	1c43      	adds	r3, r0, #1
 800853a:	429a      	cmp	r2, r3
 800853c:	d004      	beq.n	8008548 <__swbuf_r+0x6e>
 800853e:	89a3      	ldrh	r3, [r4, #12]
 8008540:	07db      	lsls	r3, r3, #31
 8008542:	d5e1      	bpl.n	8008508 <__swbuf_r+0x2e>
 8008544:	2e0a      	cmp	r6, #10
 8008546:	d1df      	bne.n	8008508 <__swbuf_r+0x2e>
 8008548:	4621      	mov	r1, r4
 800854a:	4628      	mov	r0, r5
 800854c:	f002 fee4 	bl	800b318 <_fflush_r>
 8008550:	2800      	cmp	r0, #0
 8008552:	d0d9      	beq.n	8008508 <__swbuf_r+0x2e>
 8008554:	e7d6      	b.n	8008504 <__swbuf_r+0x2a>
	...

08008558 <__swsetup_r>:
 8008558:	b538      	push	{r3, r4, r5, lr}
 800855a:	4b29      	ldr	r3, [pc, #164]	@ (8008600 <__swsetup_r+0xa8>)
 800855c:	4605      	mov	r5, r0
 800855e:	6818      	ldr	r0, [r3, #0]
 8008560:	460c      	mov	r4, r1
 8008562:	b118      	cbz	r0, 800856c <__swsetup_r+0x14>
 8008564:	6a03      	ldr	r3, [r0, #32]
 8008566:	b90b      	cbnz	r3, 800856c <__swsetup_r+0x14>
 8008568:	f7ff feae 	bl	80082c8 <__sinit>
 800856c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008570:	0719      	lsls	r1, r3, #28
 8008572:	d422      	bmi.n	80085ba <__swsetup_r+0x62>
 8008574:	06da      	lsls	r2, r3, #27
 8008576:	d407      	bmi.n	8008588 <__swsetup_r+0x30>
 8008578:	2209      	movs	r2, #9
 800857a:	602a      	str	r2, [r5, #0]
 800857c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008580:	81a3      	strh	r3, [r4, #12]
 8008582:	f04f 30ff 	mov.w	r0, #4294967295
 8008586:	e033      	b.n	80085f0 <__swsetup_r+0x98>
 8008588:	0758      	lsls	r0, r3, #29
 800858a:	d512      	bpl.n	80085b2 <__swsetup_r+0x5a>
 800858c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800858e:	b141      	cbz	r1, 80085a2 <__swsetup_r+0x4a>
 8008590:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008594:	4299      	cmp	r1, r3
 8008596:	d002      	beq.n	800859e <__swsetup_r+0x46>
 8008598:	4628      	mov	r0, r5
 800859a:	f000 ff69 	bl	8009470 <_free_r>
 800859e:	2300      	movs	r3, #0
 80085a0:	6363      	str	r3, [r4, #52]	@ 0x34
 80085a2:	89a3      	ldrh	r3, [r4, #12]
 80085a4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80085a8:	81a3      	strh	r3, [r4, #12]
 80085aa:	2300      	movs	r3, #0
 80085ac:	6063      	str	r3, [r4, #4]
 80085ae:	6923      	ldr	r3, [r4, #16]
 80085b0:	6023      	str	r3, [r4, #0]
 80085b2:	89a3      	ldrh	r3, [r4, #12]
 80085b4:	f043 0308 	orr.w	r3, r3, #8
 80085b8:	81a3      	strh	r3, [r4, #12]
 80085ba:	6923      	ldr	r3, [r4, #16]
 80085bc:	b94b      	cbnz	r3, 80085d2 <__swsetup_r+0x7a>
 80085be:	89a3      	ldrh	r3, [r4, #12]
 80085c0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80085c4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80085c8:	d003      	beq.n	80085d2 <__swsetup_r+0x7a>
 80085ca:	4621      	mov	r1, r4
 80085cc:	4628      	mov	r0, r5
 80085ce:	f002 fef1 	bl	800b3b4 <__smakebuf_r>
 80085d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80085d6:	f013 0201 	ands.w	r2, r3, #1
 80085da:	d00a      	beq.n	80085f2 <__swsetup_r+0x9a>
 80085dc:	2200      	movs	r2, #0
 80085de:	60a2      	str	r2, [r4, #8]
 80085e0:	6962      	ldr	r2, [r4, #20]
 80085e2:	4252      	negs	r2, r2
 80085e4:	61a2      	str	r2, [r4, #24]
 80085e6:	6922      	ldr	r2, [r4, #16]
 80085e8:	b942      	cbnz	r2, 80085fc <__swsetup_r+0xa4>
 80085ea:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80085ee:	d1c5      	bne.n	800857c <__swsetup_r+0x24>
 80085f0:	bd38      	pop	{r3, r4, r5, pc}
 80085f2:	0799      	lsls	r1, r3, #30
 80085f4:	bf58      	it	pl
 80085f6:	6962      	ldrpl	r2, [r4, #20]
 80085f8:	60a2      	str	r2, [r4, #8]
 80085fa:	e7f4      	b.n	80085e6 <__swsetup_r+0x8e>
 80085fc:	2000      	movs	r0, #0
 80085fe:	e7f7      	b.n	80085f0 <__swsetup_r+0x98>
 8008600:	2000001c 	.word	0x2000001c

08008604 <memset>:
 8008604:	4402      	add	r2, r0
 8008606:	4603      	mov	r3, r0
 8008608:	4293      	cmp	r3, r2
 800860a:	d100      	bne.n	800860e <memset+0xa>
 800860c:	4770      	bx	lr
 800860e:	f803 1b01 	strb.w	r1, [r3], #1
 8008612:	e7f9      	b.n	8008608 <memset+0x4>

08008614 <_localeconv_r>:
 8008614:	4800      	ldr	r0, [pc, #0]	@ (8008618 <_localeconv_r+0x4>)
 8008616:	4770      	bx	lr
 8008618:	2000015c 	.word	0x2000015c

0800861c <_close_r>:
 800861c:	b538      	push	{r3, r4, r5, lr}
 800861e:	4d06      	ldr	r5, [pc, #24]	@ (8008638 <_close_r+0x1c>)
 8008620:	2300      	movs	r3, #0
 8008622:	4604      	mov	r4, r0
 8008624:	4608      	mov	r0, r1
 8008626:	602b      	str	r3, [r5, #0]
 8008628:	f7f9 f9aa 	bl	8001980 <_close>
 800862c:	1c43      	adds	r3, r0, #1
 800862e:	d102      	bne.n	8008636 <_close_r+0x1a>
 8008630:	682b      	ldr	r3, [r5, #0]
 8008632:	b103      	cbz	r3, 8008636 <_close_r+0x1a>
 8008634:	6023      	str	r3, [r4, #0]
 8008636:	bd38      	pop	{r3, r4, r5, pc}
 8008638:	20004e60 	.word	0x20004e60

0800863c <_reclaim_reent>:
 800863c:	4b29      	ldr	r3, [pc, #164]	@ (80086e4 <_reclaim_reent+0xa8>)
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	4283      	cmp	r3, r0
 8008642:	b570      	push	{r4, r5, r6, lr}
 8008644:	4604      	mov	r4, r0
 8008646:	d04b      	beq.n	80086e0 <_reclaim_reent+0xa4>
 8008648:	69c3      	ldr	r3, [r0, #28]
 800864a:	b1ab      	cbz	r3, 8008678 <_reclaim_reent+0x3c>
 800864c:	68db      	ldr	r3, [r3, #12]
 800864e:	b16b      	cbz	r3, 800866c <_reclaim_reent+0x30>
 8008650:	2500      	movs	r5, #0
 8008652:	69e3      	ldr	r3, [r4, #28]
 8008654:	68db      	ldr	r3, [r3, #12]
 8008656:	5959      	ldr	r1, [r3, r5]
 8008658:	2900      	cmp	r1, #0
 800865a:	d13b      	bne.n	80086d4 <_reclaim_reent+0x98>
 800865c:	3504      	adds	r5, #4
 800865e:	2d80      	cmp	r5, #128	@ 0x80
 8008660:	d1f7      	bne.n	8008652 <_reclaim_reent+0x16>
 8008662:	69e3      	ldr	r3, [r4, #28]
 8008664:	4620      	mov	r0, r4
 8008666:	68d9      	ldr	r1, [r3, #12]
 8008668:	f000 ff02 	bl	8009470 <_free_r>
 800866c:	69e3      	ldr	r3, [r4, #28]
 800866e:	6819      	ldr	r1, [r3, #0]
 8008670:	b111      	cbz	r1, 8008678 <_reclaim_reent+0x3c>
 8008672:	4620      	mov	r0, r4
 8008674:	f000 fefc 	bl	8009470 <_free_r>
 8008678:	6961      	ldr	r1, [r4, #20]
 800867a:	b111      	cbz	r1, 8008682 <_reclaim_reent+0x46>
 800867c:	4620      	mov	r0, r4
 800867e:	f000 fef7 	bl	8009470 <_free_r>
 8008682:	69e1      	ldr	r1, [r4, #28]
 8008684:	b111      	cbz	r1, 800868c <_reclaim_reent+0x50>
 8008686:	4620      	mov	r0, r4
 8008688:	f000 fef2 	bl	8009470 <_free_r>
 800868c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800868e:	b111      	cbz	r1, 8008696 <_reclaim_reent+0x5a>
 8008690:	4620      	mov	r0, r4
 8008692:	f000 feed 	bl	8009470 <_free_r>
 8008696:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008698:	b111      	cbz	r1, 80086a0 <_reclaim_reent+0x64>
 800869a:	4620      	mov	r0, r4
 800869c:	f000 fee8 	bl	8009470 <_free_r>
 80086a0:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80086a2:	b111      	cbz	r1, 80086aa <_reclaim_reent+0x6e>
 80086a4:	4620      	mov	r0, r4
 80086a6:	f000 fee3 	bl	8009470 <_free_r>
 80086aa:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 80086ac:	b111      	cbz	r1, 80086b4 <_reclaim_reent+0x78>
 80086ae:	4620      	mov	r0, r4
 80086b0:	f000 fede 	bl	8009470 <_free_r>
 80086b4:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80086b6:	b111      	cbz	r1, 80086be <_reclaim_reent+0x82>
 80086b8:	4620      	mov	r0, r4
 80086ba:	f000 fed9 	bl	8009470 <_free_r>
 80086be:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80086c0:	b111      	cbz	r1, 80086c8 <_reclaim_reent+0x8c>
 80086c2:	4620      	mov	r0, r4
 80086c4:	f000 fed4 	bl	8009470 <_free_r>
 80086c8:	6a23      	ldr	r3, [r4, #32]
 80086ca:	b14b      	cbz	r3, 80086e0 <_reclaim_reent+0xa4>
 80086cc:	4620      	mov	r0, r4
 80086ce:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80086d2:	4718      	bx	r3
 80086d4:	680e      	ldr	r6, [r1, #0]
 80086d6:	4620      	mov	r0, r4
 80086d8:	f000 feca 	bl	8009470 <_free_r>
 80086dc:	4631      	mov	r1, r6
 80086de:	e7bb      	b.n	8008658 <_reclaim_reent+0x1c>
 80086e0:	bd70      	pop	{r4, r5, r6, pc}
 80086e2:	bf00      	nop
 80086e4:	2000001c 	.word	0x2000001c

080086e8 <_lseek_r>:
 80086e8:	b538      	push	{r3, r4, r5, lr}
 80086ea:	4d07      	ldr	r5, [pc, #28]	@ (8008708 <_lseek_r+0x20>)
 80086ec:	4604      	mov	r4, r0
 80086ee:	4608      	mov	r0, r1
 80086f0:	4611      	mov	r1, r2
 80086f2:	2200      	movs	r2, #0
 80086f4:	602a      	str	r2, [r5, #0]
 80086f6:	461a      	mov	r2, r3
 80086f8:	f7f9 f969 	bl	80019ce <_lseek>
 80086fc:	1c43      	adds	r3, r0, #1
 80086fe:	d102      	bne.n	8008706 <_lseek_r+0x1e>
 8008700:	682b      	ldr	r3, [r5, #0]
 8008702:	b103      	cbz	r3, 8008706 <_lseek_r+0x1e>
 8008704:	6023      	str	r3, [r4, #0]
 8008706:	bd38      	pop	{r3, r4, r5, pc}
 8008708:	20004e60 	.word	0x20004e60

0800870c <_read_r>:
 800870c:	b538      	push	{r3, r4, r5, lr}
 800870e:	4d07      	ldr	r5, [pc, #28]	@ (800872c <_read_r+0x20>)
 8008710:	4604      	mov	r4, r0
 8008712:	4608      	mov	r0, r1
 8008714:	4611      	mov	r1, r2
 8008716:	2200      	movs	r2, #0
 8008718:	602a      	str	r2, [r5, #0]
 800871a:	461a      	mov	r2, r3
 800871c:	f7f9 f8f7 	bl	800190e <_read>
 8008720:	1c43      	adds	r3, r0, #1
 8008722:	d102      	bne.n	800872a <_read_r+0x1e>
 8008724:	682b      	ldr	r3, [r5, #0]
 8008726:	b103      	cbz	r3, 800872a <_read_r+0x1e>
 8008728:	6023      	str	r3, [r4, #0]
 800872a:	bd38      	pop	{r3, r4, r5, pc}
 800872c:	20004e60 	.word	0x20004e60

08008730 <_write_r>:
 8008730:	b538      	push	{r3, r4, r5, lr}
 8008732:	4d07      	ldr	r5, [pc, #28]	@ (8008750 <_write_r+0x20>)
 8008734:	4604      	mov	r4, r0
 8008736:	4608      	mov	r0, r1
 8008738:	4611      	mov	r1, r2
 800873a:	2200      	movs	r2, #0
 800873c:	602a      	str	r2, [r5, #0]
 800873e:	461a      	mov	r2, r3
 8008740:	f7f9 f902 	bl	8001948 <_write>
 8008744:	1c43      	adds	r3, r0, #1
 8008746:	d102      	bne.n	800874e <_write_r+0x1e>
 8008748:	682b      	ldr	r3, [r5, #0]
 800874a:	b103      	cbz	r3, 800874e <_write_r+0x1e>
 800874c:	6023      	str	r3, [r4, #0]
 800874e:	bd38      	pop	{r3, r4, r5, pc}
 8008750:	20004e60 	.word	0x20004e60

08008754 <__errno>:
 8008754:	4b01      	ldr	r3, [pc, #4]	@ (800875c <__errno+0x8>)
 8008756:	6818      	ldr	r0, [r3, #0]
 8008758:	4770      	bx	lr
 800875a:	bf00      	nop
 800875c:	2000001c 	.word	0x2000001c

08008760 <__libc_init_array>:
 8008760:	b570      	push	{r4, r5, r6, lr}
 8008762:	4d0d      	ldr	r5, [pc, #52]	@ (8008798 <__libc_init_array+0x38>)
 8008764:	4c0d      	ldr	r4, [pc, #52]	@ (800879c <__libc_init_array+0x3c>)
 8008766:	1b64      	subs	r4, r4, r5
 8008768:	10a4      	asrs	r4, r4, #2
 800876a:	2600      	movs	r6, #0
 800876c:	42a6      	cmp	r6, r4
 800876e:	d109      	bne.n	8008784 <__libc_init_array+0x24>
 8008770:	4d0b      	ldr	r5, [pc, #44]	@ (80087a0 <__libc_init_array+0x40>)
 8008772:	4c0c      	ldr	r4, [pc, #48]	@ (80087a4 <__libc_init_array+0x44>)
 8008774:	f003 fade 	bl	800bd34 <_init>
 8008778:	1b64      	subs	r4, r4, r5
 800877a:	10a4      	asrs	r4, r4, #2
 800877c:	2600      	movs	r6, #0
 800877e:	42a6      	cmp	r6, r4
 8008780:	d105      	bne.n	800878e <__libc_init_array+0x2e>
 8008782:	bd70      	pop	{r4, r5, r6, pc}
 8008784:	f855 3b04 	ldr.w	r3, [r5], #4
 8008788:	4798      	blx	r3
 800878a:	3601      	adds	r6, #1
 800878c:	e7ee      	b.n	800876c <__libc_init_array+0xc>
 800878e:	f855 3b04 	ldr.w	r3, [r5], #4
 8008792:	4798      	blx	r3
 8008794:	3601      	adds	r6, #1
 8008796:	e7f2      	b.n	800877e <__libc_init_array+0x1e>
 8008798:	0800c288 	.word	0x0800c288
 800879c:	0800c288 	.word	0x0800c288
 80087a0:	0800c288 	.word	0x0800c288
 80087a4:	0800c28c 	.word	0x0800c28c

080087a8 <__retarget_lock_init_recursive>:
 80087a8:	4770      	bx	lr

080087aa <__retarget_lock_acquire_recursive>:
 80087aa:	4770      	bx	lr

080087ac <__retarget_lock_release_recursive>:
 80087ac:	4770      	bx	lr

080087ae <memcpy>:
 80087ae:	440a      	add	r2, r1
 80087b0:	4291      	cmp	r1, r2
 80087b2:	f100 33ff 	add.w	r3, r0, #4294967295
 80087b6:	d100      	bne.n	80087ba <memcpy+0xc>
 80087b8:	4770      	bx	lr
 80087ba:	b510      	push	{r4, lr}
 80087bc:	f811 4b01 	ldrb.w	r4, [r1], #1
 80087c0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80087c4:	4291      	cmp	r1, r2
 80087c6:	d1f9      	bne.n	80087bc <memcpy+0xe>
 80087c8:	bd10      	pop	{r4, pc}
	...

080087cc <nanf>:
 80087cc:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 80087d4 <nanf+0x8>
 80087d0:	4770      	bx	lr
 80087d2:	bf00      	nop
 80087d4:	7fc00000 	.word	0x7fc00000

080087d8 <quorem>:
 80087d8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80087dc:	6903      	ldr	r3, [r0, #16]
 80087de:	690c      	ldr	r4, [r1, #16]
 80087e0:	42a3      	cmp	r3, r4
 80087e2:	4607      	mov	r7, r0
 80087e4:	db7e      	blt.n	80088e4 <quorem+0x10c>
 80087e6:	3c01      	subs	r4, #1
 80087e8:	f101 0814 	add.w	r8, r1, #20
 80087ec:	00a3      	lsls	r3, r4, #2
 80087ee:	f100 0514 	add.w	r5, r0, #20
 80087f2:	9300      	str	r3, [sp, #0]
 80087f4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80087f8:	9301      	str	r3, [sp, #4]
 80087fa:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80087fe:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008802:	3301      	adds	r3, #1
 8008804:	429a      	cmp	r2, r3
 8008806:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800880a:	fbb2 f6f3 	udiv	r6, r2, r3
 800880e:	d32e      	bcc.n	800886e <quorem+0x96>
 8008810:	f04f 0a00 	mov.w	sl, #0
 8008814:	46c4      	mov	ip, r8
 8008816:	46ae      	mov	lr, r5
 8008818:	46d3      	mov	fp, sl
 800881a:	f85c 3b04 	ldr.w	r3, [ip], #4
 800881e:	b298      	uxth	r0, r3
 8008820:	fb06 a000 	mla	r0, r6, r0, sl
 8008824:	0c02      	lsrs	r2, r0, #16
 8008826:	0c1b      	lsrs	r3, r3, #16
 8008828:	fb06 2303 	mla	r3, r6, r3, r2
 800882c:	f8de 2000 	ldr.w	r2, [lr]
 8008830:	b280      	uxth	r0, r0
 8008832:	b292      	uxth	r2, r2
 8008834:	1a12      	subs	r2, r2, r0
 8008836:	445a      	add	r2, fp
 8008838:	f8de 0000 	ldr.w	r0, [lr]
 800883c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008840:	b29b      	uxth	r3, r3
 8008842:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8008846:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800884a:	b292      	uxth	r2, r2
 800884c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8008850:	45e1      	cmp	r9, ip
 8008852:	f84e 2b04 	str.w	r2, [lr], #4
 8008856:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800885a:	d2de      	bcs.n	800881a <quorem+0x42>
 800885c:	9b00      	ldr	r3, [sp, #0]
 800885e:	58eb      	ldr	r3, [r5, r3]
 8008860:	b92b      	cbnz	r3, 800886e <quorem+0x96>
 8008862:	9b01      	ldr	r3, [sp, #4]
 8008864:	3b04      	subs	r3, #4
 8008866:	429d      	cmp	r5, r3
 8008868:	461a      	mov	r2, r3
 800886a:	d32f      	bcc.n	80088cc <quorem+0xf4>
 800886c:	613c      	str	r4, [r7, #16]
 800886e:	4638      	mov	r0, r7
 8008870:	f001 f9c2 	bl	8009bf8 <__mcmp>
 8008874:	2800      	cmp	r0, #0
 8008876:	db25      	blt.n	80088c4 <quorem+0xec>
 8008878:	4629      	mov	r1, r5
 800887a:	2000      	movs	r0, #0
 800887c:	f858 2b04 	ldr.w	r2, [r8], #4
 8008880:	f8d1 c000 	ldr.w	ip, [r1]
 8008884:	fa1f fe82 	uxth.w	lr, r2
 8008888:	fa1f f38c 	uxth.w	r3, ip
 800888c:	eba3 030e 	sub.w	r3, r3, lr
 8008890:	4403      	add	r3, r0
 8008892:	0c12      	lsrs	r2, r2, #16
 8008894:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8008898:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800889c:	b29b      	uxth	r3, r3
 800889e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80088a2:	45c1      	cmp	r9, r8
 80088a4:	f841 3b04 	str.w	r3, [r1], #4
 80088a8:	ea4f 4022 	mov.w	r0, r2, asr #16
 80088ac:	d2e6      	bcs.n	800887c <quorem+0xa4>
 80088ae:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80088b2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80088b6:	b922      	cbnz	r2, 80088c2 <quorem+0xea>
 80088b8:	3b04      	subs	r3, #4
 80088ba:	429d      	cmp	r5, r3
 80088bc:	461a      	mov	r2, r3
 80088be:	d30b      	bcc.n	80088d8 <quorem+0x100>
 80088c0:	613c      	str	r4, [r7, #16]
 80088c2:	3601      	adds	r6, #1
 80088c4:	4630      	mov	r0, r6
 80088c6:	b003      	add	sp, #12
 80088c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80088cc:	6812      	ldr	r2, [r2, #0]
 80088ce:	3b04      	subs	r3, #4
 80088d0:	2a00      	cmp	r2, #0
 80088d2:	d1cb      	bne.n	800886c <quorem+0x94>
 80088d4:	3c01      	subs	r4, #1
 80088d6:	e7c6      	b.n	8008866 <quorem+0x8e>
 80088d8:	6812      	ldr	r2, [r2, #0]
 80088da:	3b04      	subs	r3, #4
 80088dc:	2a00      	cmp	r2, #0
 80088de:	d1ef      	bne.n	80088c0 <quorem+0xe8>
 80088e0:	3c01      	subs	r4, #1
 80088e2:	e7ea      	b.n	80088ba <quorem+0xe2>
 80088e4:	2000      	movs	r0, #0
 80088e6:	e7ee      	b.n	80088c6 <quorem+0xee>

080088e8 <_dtoa_r>:
 80088e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80088ec:	69c7      	ldr	r7, [r0, #28]
 80088ee:	b099      	sub	sp, #100	@ 0x64
 80088f0:	ed8d 0b02 	vstr	d0, [sp, #8]
 80088f4:	ec55 4b10 	vmov	r4, r5, d0
 80088f8:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 80088fa:	9109      	str	r1, [sp, #36]	@ 0x24
 80088fc:	4683      	mov	fp, r0
 80088fe:	920e      	str	r2, [sp, #56]	@ 0x38
 8008900:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008902:	b97f      	cbnz	r7, 8008924 <_dtoa_r+0x3c>
 8008904:	2010      	movs	r0, #16
 8008906:	f000 fdfd 	bl	8009504 <malloc>
 800890a:	4602      	mov	r2, r0
 800890c:	f8cb 001c 	str.w	r0, [fp, #28]
 8008910:	b920      	cbnz	r0, 800891c <_dtoa_r+0x34>
 8008912:	4ba7      	ldr	r3, [pc, #668]	@ (8008bb0 <_dtoa_r+0x2c8>)
 8008914:	21ef      	movs	r1, #239	@ 0xef
 8008916:	48a7      	ldr	r0, [pc, #668]	@ (8008bb4 <_dtoa_r+0x2cc>)
 8008918:	f002 fdee 	bl	800b4f8 <__assert_func>
 800891c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8008920:	6007      	str	r7, [r0, #0]
 8008922:	60c7      	str	r7, [r0, #12]
 8008924:	f8db 301c 	ldr.w	r3, [fp, #28]
 8008928:	6819      	ldr	r1, [r3, #0]
 800892a:	b159      	cbz	r1, 8008944 <_dtoa_r+0x5c>
 800892c:	685a      	ldr	r2, [r3, #4]
 800892e:	604a      	str	r2, [r1, #4]
 8008930:	2301      	movs	r3, #1
 8008932:	4093      	lsls	r3, r2
 8008934:	608b      	str	r3, [r1, #8]
 8008936:	4658      	mov	r0, fp
 8008938:	f000 feda 	bl	80096f0 <_Bfree>
 800893c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8008940:	2200      	movs	r2, #0
 8008942:	601a      	str	r2, [r3, #0]
 8008944:	1e2b      	subs	r3, r5, #0
 8008946:	bfb9      	ittee	lt
 8008948:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800894c:	9303      	strlt	r3, [sp, #12]
 800894e:	2300      	movge	r3, #0
 8008950:	6033      	strge	r3, [r6, #0]
 8008952:	9f03      	ldr	r7, [sp, #12]
 8008954:	4b98      	ldr	r3, [pc, #608]	@ (8008bb8 <_dtoa_r+0x2d0>)
 8008956:	bfbc      	itt	lt
 8008958:	2201      	movlt	r2, #1
 800895a:	6032      	strlt	r2, [r6, #0]
 800895c:	43bb      	bics	r3, r7
 800895e:	d112      	bne.n	8008986 <_dtoa_r+0x9e>
 8008960:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8008962:	f242 730f 	movw	r3, #9999	@ 0x270f
 8008966:	6013      	str	r3, [r2, #0]
 8008968:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800896c:	4323      	orrs	r3, r4
 800896e:	f000 854d 	beq.w	800940c <_dtoa_r+0xb24>
 8008972:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008974:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8008bcc <_dtoa_r+0x2e4>
 8008978:	2b00      	cmp	r3, #0
 800897a:	f000 854f 	beq.w	800941c <_dtoa_r+0xb34>
 800897e:	f10a 0303 	add.w	r3, sl, #3
 8008982:	f000 bd49 	b.w	8009418 <_dtoa_r+0xb30>
 8008986:	ed9d 7b02 	vldr	d7, [sp, #8]
 800898a:	2200      	movs	r2, #0
 800898c:	ec51 0b17 	vmov	r0, r1, d7
 8008990:	2300      	movs	r3, #0
 8008992:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8008996:	f7f8 f89f 	bl	8000ad8 <__aeabi_dcmpeq>
 800899a:	4680      	mov	r8, r0
 800899c:	b158      	cbz	r0, 80089b6 <_dtoa_r+0xce>
 800899e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80089a0:	2301      	movs	r3, #1
 80089a2:	6013      	str	r3, [r2, #0]
 80089a4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80089a6:	b113      	cbz	r3, 80089ae <_dtoa_r+0xc6>
 80089a8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80089aa:	4b84      	ldr	r3, [pc, #528]	@ (8008bbc <_dtoa_r+0x2d4>)
 80089ac:	6013      	str	r3, [r2, #0]
 80089ae:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8008bd0 <_dtoa_r+0x2e8>
 80089b2:	f000 bd33 	b.w	800941c <_dtoa_r+0xb34>
 80089b6:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80089ba:	aa16      	add	r2, sp, #88	@ 0x58
 80089bc:	a917      	add	r1, sp, #92	@ 0x5c
 80089be:	4658      	mov	r0, fp
 80089c0:	f001 fa3a 	bl	8009e38 <__d2b>
 80089c4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80089c8:	4681      	mov	r9, r0
 80089ca:	2e00      	cmp	r6, #0
 80089cc:	d077      	beq.n	8008abe <_dtoa_r+0x1d6>
 80089ce:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80089d0:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 80089d4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80089d8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80089dc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80089e0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80089e4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80089e8:	4619      	mov	r1, r3
 80089ea:	2200      	movs	r2, #0
 80089ec:	4b74      	ldr	r3, [pc, #464]	@ (8008bc0 <_dtoa_r+0x2d8>)
 80089ee:	f7f7 fc53 	bl	8000298 <__aeabi_dsub>
 80089f2:	a369      	add	r3, pc, #420	@ (adr r3, 8008b98 <_dtoa_r+0x2b0>)
 80089f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089f8:	f7f7 fe06 	bl	8000608 <__aeabi_dmul>
 80089fc:	a368      	add	r3, pc, #416	@ (adr r3, 8008ba0 <_dtoa_r+0x2b8>)
 80089fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a02:	f7f7 fc4b 	bl	800029c <__adddf3>
 8008a06:	4604      	mov	r4, r0
 8008a08:	4630      	mov	r0, r6
 8008a0a:	460d      	mov	r5, r1
 8008a0c:	f7f7 fd92 	bl	8000534 <__aeabi_i2d>
 8008a10:	a365      	add	r3, pc, #404	@ (adr r3, 8008ba8 <_dtoa_r+0x2c0>)
 8008a12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a16:	f7f7 fdf7 	bl	8000608 <__aeabi_dmul>
 8008a1a:	4602      	mov	r2, r0
 8008a1c:	460b      	mov	r3, r1
 8008a1e:	4620      	mov	r0, r4
 8008a20:	4629      	mov	r1, r5
 8008a22:	f7f7 fc3b 	bl	800029c <__adddf3>
 8008a26:	4604      	mov	r4, r0
 8008a28:	460d      	mov	r5, r1
 8008a2a:	f7f8 f89d 	bl	8000b68 <__aeabi_d2iz>
 8008a2e:	2200      	movs	r2, #0
 8008a30:	4607      	mov	r7, r0
 8008a32:	2300      	movs	r3, #0
 8008a34:	4620      	mov	r0, r4
 8008a36:	4629      	mov	r1, r5
 8008a38:	f7f8 f858 	bl	8000aec <__aeabi_dcmplt>
 8008a3c:	b140      	cbz	r0, 8008a50 <_dtoa_r+0x168>
 8008a3e:	4638      	mov	r0, r7
 8008a40:	f7f7 fd78 	bl	8000534 <__aeabi_i2d>
 8008a44:	4622      	mov	r2, r4
 8008a46:	462b      	mov	r3, r5
 8008a48:	f7f8 f846 	bl	8000ad8 <__aeabi_dcmpeq>
 8008a4c:	b900      	cbnz	r0, 8008a50 <_dtoa_r+0x168>
 8008a4e:	3f01      	subs	r7, #1
 8008a50:	2f16      	cmp	r7, #22
 8008a52:	d851      	bhi.n	8008af8 <_dtoa_r+0x210>
 8008a54:	4b5b      	ldr	r3, [pc, #364]	@ (8008bc4 <_dtoa_r+0x2dc>)
 8008a56:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008a5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a5e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008a62:	f7f8 f843 	bl	8000aec <__aeabi_dcmplt>
 8008a66:	2800      	cmp	r0, #0
 8008a68:	d048      	beq.n	8008afc <_dtoa_r+0x214>
 8008a6a:	3f01      	subs	r7, #1
 8008a6c:	2300      	movs	r3, #0
 8008a6e:	9312      	str	r3, [sp, #72]	@ 0x48
 8008a70:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8008a72:	1b9b      	subs	r3, r3, r6
 8008a74:	1e5a      	subs	r2, r3, #1
 8008a76:	bf44      	itt	mi
 8008a78:	f1c3 0801 	rsbmi	r8, r3, #1
 8008a7c:	2300      	movmi	r3, #0
 8008a7e:	9208      	str	r2, [sp, #32]
 8008a80:	bf54      	ite	pl
 8008a82:	f04f 0800 	movpl.w	r8, #0
 8008a86:	9308      	strmi	r3, [sp, #32]
 8008a88:	2f00      	cmp	r7, #0
 8008a8a:	db39      	blt.n	8008b00 <_dtoa_r+0x218>
 8008a8c:	9b08      	ldr	r3, [sp, #32]
 8008a8e:	970f      	str	r7, [sp, #60]	@ 0x3c
 8008a90:	443b      	add	r3, r7
 8008a92:	9308      	str	r3, [sp, #32]
 8008a94:	2300      	movs	r3, #0
 8008a96:	930a      	str	r3, [sp, #40]	@ 0x28
 8008a98:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008a9a:	2b09      	cmp	r3, #9
 8008a9c:	d864      	bhi.n	8008b68 <_dtoa_r+0x280>
 8008a9e:	2b05      	cmp	r3, #5
 8008aa0:	bfc4      	itt	gt
 8008aa2:	3b04      	subgt	r3, #4
 8008aa4:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8008aa6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008aa8:	f1a3 0302 	sub.w	r3, r3, #2
 8008aac:	bfcc      	ite	gt
 8008aae:	2400      	movgt	r4, #0
 8008ab0:	2401      	movle	r4, #1
 8008ab2:	2b03      	cmp	r3, #3
 8008ab4:	d863      	bhi.n	8008b7e <_dtoa_r+0x296>
 8008ab6:	e8df f003 	tbb	[pc, r3]
 8008aba:	372a      	.short	0x372a
 8008abc:	5535      	.short	0x5535
 8008abe:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8008ac2:	441e      	add	r6, r3
 8008ac4:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8008ac8:	2b20      	cmp	r3, #32
 8008aca:	bfc1      	itttt	gt
 8008acc:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8008ad0:	409f      	lslgt	r7, r3
 8008ad2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8008ad6:	fa24 f303 	lsrgt.w	r3, r4, r3
 8008ada:	bfd6      	itet	le
 8008adc:	f1c3 0320 	rsble	r3, r3, #32
 8008ae0:	ea47 0003 	orrgt.w	r0, r7, r3
 8008ae4:	fa04 f003 	lslle.w	r0, r4, r3
 8008ae8:	f7f7 fd14 	bl	8000514 <__aeabi_ui2d>
 8008aec:	2201      	movs	r2, #1
 8008aee:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8008af2:	3e01      	subs	r6, #1
 8008af4:	9214      	str	r2, [sp, #80]	@ 0x50
 8008af6:	e777      	b.n	80089e8 <_dtoa_r+0x100>
 8008af8:	2301      	movs	r3, #1
 8008afa:	e7b8      	b.n	8008a6e <_dtoa_r+0x186>
 8008afc:	9012      	str	r0, [sp, #72]	@ 0x48
 8008afe:	e7b7      	b.n	8008a70 <_dtoa_r+0x188>
 8008b00:	427b      	negs	r3, r7
 8008b02:	930a      	str	r3, [sp, #40]	@ 0x28
 8008b04:	2300      	movs	r3, #0
 8008b06:	eba8 0807 	sub.w	r8, r8, r7
 8008b0a:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008b0c:	e7c4      	b.n	8008a98 <_dtoa_r+0x1b0>
 8008b0e:	2300      	movs	r3, #0
 8008b10:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008b12:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008b14:	2b00      	cmp	r3, #0
 8008b16:	dc35      	bgt.n	8008b84 <_dtoa_r+0x29c>
 8008b18:	2301      	movs	r3, #1
 8008b1a:	9300      	str	r3, [sp, #0]
 8008b1c:	9307      	str	r3, [sp, #28]
 8008b1e:	461a      	mov	r2, r3
 8008b20:	920e      	str	r2, [sp, #56]	@ 0x38
 8008b22:	e00b      	b.n	8008b3c <_dtoa_r+0x254>
 8008b24:	2301      	movs	r3, #1
 8008b26:	e7f3      	b.n	8008b10 <_dtoa_r+0x228>
 8008b28:	2300      	movs	r3, #0
 8008b2a:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008b2c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008b2e:	18fb      	adds	r3, r7, r3
 8008b30:	9300      	str	r3, [sp, #0]
 8008b32:	3301      	adds	r3, #1
 8008b34:	2b01      	cmp	r3, #1
 8008b36:	9307      	str	r3, [sp, #28]
 8008b38:	bfb8      	it	lt
 8008b3a:	2301      	movlt	r3, #1
 8008b3c:	f8db 001c 	ldr.w	r0, [fp, #28]
 8008b40:	2100      	movs	r1, #0
 8008b42:	2204      	movs	r2, #4
 8008b44:	f102 0514 	add.w	r5, r2, #20
 8008b48:	429d      	cmp	r5, r3
 8008b4a:	d91f      	bls.n	8008b8c <_dtoa_r+0x2a4>
 8008b4c:	6041      	str	r1, [r0, #4]
 8008b4e:	4658      	mov	r0, fp
 8008b50:	f000 fd8e 	bl	8009670 <_Balloc>
 8008b54:	4682      	mov	sl, r0
 8008b56:	2800      	cmp	r0, #0
 8008b58:	d13c      	bne.n	8008bd4 <_dtoa_r+0x2ec>
 8008b5a:	4b1b      	ldr	r3, [pc, #108]	@ (8008bc8 <_dtoa_r+0x2e0>)
 8008b5c:	4602      	mov	r2, r0
 8008b5e:	f240 11af 	movw	r1, #431	@ 0x1af
 8008b62:	e6d8      	b.n	8008916 <_dtoa_r+0x2e>
 8008b64:	2301      	movs	r3, #1
 8008b66:	e7e0      	b.n	8008b2a <_dtoa_r+0x242>
 8008b68:	2401      	movs	r4, #1
 8008b6a:	2300      	movs	r3, #0
 8008b6c:	9309      	str	r3, [sp, #36]	@ 0x24
 8008b6e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8008b70:	f04f 33ff 	mov.w	r3, #4294967295
 8008b74:	9300      	str	r3, [sp, #0]
 8008b76:	9307      	str	r3, [sp, #28]
 8008b78:	2200      	movs	r2, #0
 8008b7a:	2312      	movs	r3, #18
 8008b7c:	e7d0      	b.n	8008b20 <_dtoa_r+0x238>
 8008b7e:	2301      	movs	r3, #1
 8008b80:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008b82:	e7f5      	b.n	8008b70 <_dtoa_r+0x288>
 8008b84:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008b86:	9300      	str	r3, [sp, #0]
 8008b88:	9307      	str	r3, [sp, #28]
 8008b8a:	e7d7      	b.n	8008b3c <_dtoa_r+0x254>
 8008b8c:	3101      	adds	r1, #1
 8008b8e:	0052      	lsls	r2, r2, #1
 8008b90:	e7d8      	b.n	8008b44 <_dtoa_r+0x25c>
 8008b92:	bf00      	nop
 8008b94:	f3af 8000 	nop.w
 8008b98:	636f4361 	.word	0x636f4361
 8008b9c:	3fd287a7 	.word	0x3fd287a7
 8008ba0:	8b60c8b3 	.word	0x8b60c8b3
 8008ba4:	3fc68a28 	.word	0x3fc68a28
 8008ba8:	509f79fb 	.word	0x509f79fb
 8008bac:	3fd34413 	.word	0x3fd34413
 8008bb0:	0800be9a 	.word	0x0800be9a
 8008bb4:	0800beb1 	.word	0x0800beb1
 8008bb8:	7ff00000 	.word	0x7ff00000
 8008bbc:	0800be65 	.word	0x0800be65
 8008bc0:	3ff80000 	.word	0x3ff80000
 8008bc4:	0800bfa8 	.word	0x0800bfa8
 8008bc8:	0800bf09 	.word	0x0800bf09
 8008bcc:	0800be96 	.word	0x0800be96
 8008bd0:	0800be64 	.word	0x0800be64
 8008bd4:	f8db 301c 	ldr.w	r3, [fp, #28]
 8008bd8:	6018      	str	r0, [r3, #0]
 8008bda:	9b07      	ldr	r3, [sp, #28]
 8008bdc:	2b0e      	cmp	r3, #14
 8008bde:	f200 80a4 	bhi.w	8008d2a <_dtoa_r+0x442>
 8008be2:	2c00      	cmp	r4, #0
 8008be4:	f000 80a1 	beq.w	8008d2a <_dtoa_r+0x442>
 8008be8:	2f00      	cmp	r7, #0
 8008bea:	dd33      	ble.n	8008c54 <_dtoa_r+0x36c>
 8008bec:	4bad      	ldr	r3, [pc, #692]	@ (8008ea4 <_dtoa_r+0x5bc>)
 8008bee:	f007 020f 	and.w	r2, r7, #15
 8008bf2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008bf6:	ed93 7b00 	vldr	d7, [r3]
 8008bfa:	05f8      	lsls	r0, r7, #23
 8008bfc:	ed8d 7b04 	vstr	d7, [sp, #16]
 8008c00:	ea4f 1427 	mov.w	r4, r7, asr #4
 8008c04:	d516      	bpl.n	8008c34 <_dtoa_r+0x34c>
 8008c06:	4ba8      	ldr	r3, [pc, #672]	@ (8008ea8 <_dtoa_r+0x5c0>)
 8008c08:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008c0c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008c10:	f7f7 fe24 	bl	800085c <__aeabi_ddiv>
 8008c14:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008c18:	f004 040f 	and.w	r4, r4, #15
 8008c1c:	2603      	movs	r6, #3
 8008c1e:	4da2      	ldr	r5, [pc, #648]	@ (8008ea8 <_dtoa_r+0x5c0>)
 8008c20:	b954      	cbnz	r4, 8008c38 <_dtoa_r+0x350>
 8008c22:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008c26:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008c2a:	f7f7 fe17 	bl	800085c <__aeabi_ddiv>
 8008c2e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008c32:	e028      	b.n	8008c86 <_dtoa_r+0x39e>
 8008c34:	2602      	movs	r6, #2
 8008c36:	e7f2      	b.n	8008c1e <_dtoa_r+0x336>
 8008c38:	07e1      	lsls	r1, r4, #31
 8008c3a:	d508      	bpl.n	8008c4e <_dtoa_r+0x366>
 8008c3c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008c40:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008c44:	f7f7 fce0 	bl	8000608 <__aeabi_dmul>
 8008c48:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008c4c:	3601      	adds	r6, #1
 8008c4e:	1064      	asrs	r4, r4, #1
 8008c50:	3508      	adds	r5, #8
 8008c52:	e7e5      	b.n	8008c20 <_dtoa_r+0x338>
 8008c54:	f000 80d2 	beq.w	8008dfc <_dtoa_r+0x514>
 8008c58:	427c      	negs	r4, r7
 8008c5a:	4b92      	ldr	r3, [pc, #584]	@ (8008ea4 <_dtoa_r+0x5bc>)
 8008c5c:	4d92      	ldr	r5, [pc, #584]	@ (8008ea8 <_dtoa_r+0x5c0>)
 8008c5e:	f004 020f 	and.w	r2, r4, #15
 8008c62:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008c66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c6a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008c6e:	f7f7 fccb 	bl	8000608 <__aeabi_dmul>
 8008c72:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008c76:	1124      	asrs	r4, r4, #4
 8008c78:	2300      	movs	r3, #0
 8008c7a:	2602      	movs	r6, #2
 8008c7c:	2c00      	cmp	r4, #0
 8008c7e:	f040 80b2 	bne.w	8008de6 <_dtoa_r+0x4fe>
 8008c82:	2b00      	cmp	r3, #0
 8008c84:	d1d3      	bne.n	8008c2e <_dtoa_r+0x346>
 8008c86:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008c88:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8008c8c:	2b00      	cmp	r3, #0
 8008c8e:	f000 80b7 	beq.w	8008e00 <_dtoa_r+0x518>
 8008c92:	4b86      	ldr	r3, [pc, #536]	@ (8008eac <_dtoa_r+0x5c4>)
 8008c94:	2200      	movs	r2, #0
 8008c96:	4620      	mov	r0, r4
 8008c98:	4629      	mov	r1, r5
 8008c9a:	f7f7 ff27 	bl	8000aec <__aeabi_dcmplt>
 8008c9e:	2800      	cmp	r0, #0
 8008ca0:	f000 80ae 	beq.w	8008e00 <_dtoa_r+0x518>
 8008ca4:	9b07      	ldr	r3, [sp, #28]
 8008ca6:	2b00      	cmp	r3, #0
 8008ca8:	f000 80aa 	beq.w	8008e00 <_dtoa_r+0x518>
 8008cac:	9b00      	ldr	r3, [sp, #0]
 8008cae:	2b00      	cmp	r3, #0
 8008cb0:	dd37      	ble.n	8008d22 <_dtoa_r+0x43a>
 8008cb2:	1e7b      	subs	r3, r7, #1
 8008cb4:	9304      	str	r3, [sp, #16]
 8008cb6:	4620      	mov	r0, r4
 8008cb8:	4b7d      	ldr	r3, [pc, #500]	@ (8008eb0 <_dtoa_r+0x5c8>)
 8008cba:	2200      	movs	r2, #0
 8008cbc:	4629      	mov	r1, r5
 8008cbe:	f7f7 fca3 	bl	8000608 <__aeabi_dmul>
 8008cc2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008cc6:	9c00      	ldr	r4, [sp, #0]
 8008cc8:	3601      	adds	r6, #1
 8008cca:	4630      	mov	r0, r6
 8008ccc:	f7f7 fc32 	bl	8000534 <__aeabi_i2d>
 8008cd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008cd4:	f7f7 fc98 	bl	8000608 <__aeabi_dmul>
 8008cd8:	4b76      	ldr	r3, [pc, #472]	@ (8008eb4 <_dtoa_r+0x5cc>)
 8008cda:	2200      	movs	r2, #0
 8008cdc:	f7f7 fade 	bl	800029c <__adddf3>
 8008ce0:	4605      	mov	r5, r0
 8008ce2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8008ce6:	2c00      	cmp	r4, #0
 8008ce8:	f040 808d 	bne.w	8008e06 <_dtoa_r+0x51e>
 8008cec:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008cf0:	4b71      	ldr	r3, [pc, #452]	@ (8008eb8 <_dtoa_r+0x5d0>)
 8008cf2:	2200      	movs	r2, #0
 8008cf4:	f7f7 fad0 	bl	8000298 <__aeabi_dsub>
 8008cf8:	4602      	mov	r2, r0
 8008cfa:	460b      	mov	r3, r1
 8008cfc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008d00:	462a      	mov	r2, r5
 8008d02:	4633      	mov	r3, r6
 8008d04:	f7f7 ff10 	bl	8000b28 <__aeabi_dcmpgt>
 8008d08:	2800      	cmp	r0, #0
 8008d0a:	f040 828b 	bne.w	8009224 <_dtoa_r+0x93c>
 8008d0e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008d12:	462a      	mov	r2, r5
 8008d14:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8008d18:	f7f7 fee8 	bl	8000aec <__aeabi_dcmplt>
 8008d1c:	2800      	cmp	r0, #0
 8008d1e:	f040 8128 	bne.w	8008f72 <_dtoa_r+0x68a>
 8008d22:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8008d26:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8008d2a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008d2c:	2b00      	cmp	r3, #0
 8008d2e:	f2c0 815a 	blt.w	8008fe6 <_dtoa_r+0x6fe>
 8008d32:	2f0e      	cmp	r7, #14
 8008d34:	f300 8157 	bgt.w	8008fe6 <_dtoa_r+0x6fe>
 8008d38:	4b5a      	ldr	r3, [pc, #360]	@ (8008ea4 <_dtoa_r+0x5bc>)
 8008d3a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008d3e:	ed93 7b00 	vldr	d7, [r3]
 8008d42:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008d44:	2b00      	cmp	r3, #0
 8008d46:	ed8d 7b00 	vstr	d7, [sp]
 8008d4a:	da03      	bge.n	8008d54 <_dtoa_r+0x46c>
 8008d4c:	9b07      	ldr	r3, [sp, #28]
 8008d4e:	2b00      	cmp	r3, #0
 8008d50:	f340 8101 	ble.w	8008f56 <_dtoa_r+0x66e>
 8008d54:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8008d58:	4656      	mov	r6, sl
 8008d5a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008d5e:	4620      	mov	r0, r4
 8008d60:	4629      	mov	r1, r5
 8008d62:	f7f7 fd7b 	bl	800085c <__aeabi_ddiv>
 8008d66:	f7f7 feff 	bl	8000b68 <__aeabi_d2iz>
 8008d6a:	4680      	mov	r8, r0
 8008d6c:	f7f7 fbe2 	bl	8000534 <__aeabi_i2d>
 8008d70:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008d74:	f7f7 fc48 	bl	8000608 <__aeabi_dmul>
 8008d78:	4602      	mov	r2, r0
 8008d7a:	460b      	mov	r3, r1
 8008d7c:	4620      	mov	r0, r4
 8008d7e:	4629      	mov	r1, r5
 8008d80:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8008d84:	f7f7 fa88 	bl	8000298 <__aeabi_dsub>
 8008d88:	f806 4b01 	strb.w	r4, [r6], #1
 8008d8c:	9d07      	ldr	r5, [sp, #28]
 8008d8e:	eba6 040a 	sub.w	r4, r6, sl
 8008d92:	42a5      	cmp	r5, r4
 8008d94:	4602      	mov	r2, r0
 8008d96:	460b      	mov	r3, r1
 8008d98:	f040 8117 	bne.w	8008fca <_dtoa_r+0x6e2>
 8008d9c:	f7f7 fa7e 	bl	800029c <__adddf3>
 8008da0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008da4:	4604      	mov	r4, r0
 8008da6:	460d      	mov	r5, r1
 8008da8:	f7f7 febe 	bl	8000b28 <__aeabi_dcmpgt>
 8008dac:	2800      	cmp	r0, #0
 8008dae:	f040 80f9 	bne.w	8008fa4 <_dtoa_r+0x6bc>
 8008db2:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008db6:	4620      	mov	r0, r4
 8008db8:	4629      	mov	r1, r5
 8008dba:	f7f7 fe8d 	bl	8000ad8 <__aeabi_dcmpeq>
 8008dbe:	b118      	cbz	r0, 8008dc8 <_dtoa_r+0x4e0>
 8008dc0:	f018 0f01 	tst.w	r8, #1
 8008dc4:	f040 80ee 	bne.w	8008fa4 <_dtoa_r+0x6bc>
 8008dc8:	4649      	mov	r1, r9
 8008dca:	4658      	mov	r0, fp
 8008dcc:	f000 fc90 	bl	80096f0 <_Bfree>
 8008dd0:	2300      	movs	r3, #0
 8008dd2:	7033      	strb	r3, [r6, #0]
 8008dd4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008dd6:	3701      	adds	r7, #1
 8008dd8:	601f      	str	r7, [r3, #0]
 8008dda:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008ddc:	2b00      	cmp	r3, #0
 8008dde:	f000 831d 	beq.w	800941c <_dtoa_r+0xb34>
 8008de2:	601e      	str	r6, [r3, #0]
 8008de4:	e31a      	b.n	800941c <_dtoa_r+0xb34>
 8008de6:	07e2      	lsls	r2, r4, #31
 8008de8:	d505      	bpl.n	8008df6 <_dtoa_r+0x50e>
 8008dea:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008dee:	f7f7 fc0b 	bl	8000608 <__aeabi_dmul>
 8008df2:	3601      	adds	r6, #1
 8008df4:	2301      	movs	r3, #1
 8008df6:	1064      	asrs	r4, r4, #1
 8008df8:	3508      	adds	r5, #8
 8008dfa:	e73f      	b.n	8008c7c <_dtoa_r+0x394>
 8008dfc:	2602      	movs	r6, #2
 8008dfe:	e742      	b.n	8008c86 <_dtoa_r+0x39e>
 8008e00:	9c07      	ldr	r4, [sp, #28]
 8008e02:	9704      	str	r7, [sp, #16]
 8008e04:	e761      	b.n	8008cca <_dtoa_r+0x3e2>
 8008e06:	4b27      	ldr	r3, [pc, #156]	@ (8008ea4 <_dtoa_r+0x5bc>)
 8008e08:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008e0a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008e0e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008e12:	4454      	add	r4, sl
 8008e14:	2900      	cmp	r1, #0
 8008e16:	d053      	beq.n	8008ec0 <_dtoa_r+0x5d8>
 8008e18:	4928      	ldr	r1, [pc, #160]	@ (8008ebc <_dtoa_r+0x5d4>)
 8008e1a:	2000      	movs	r0, #0
 8008e1c:	f7f7 fd1e 	bl	800085c <__aeabi_ddiv>
 8008e20:	4633      	mov	r3, r6
 8008e22:	462a      	mov	r2, r5
 8008e24:	f7f7 fa38 	bl	8000298 <__aeabi_dsub>
 8008e28:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8008e2c:	4656      	mov	r6, sl
 8008e2e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008e32:	f7f7 fe99 	bl	8000b68 <__aeabi_d2iz>
 8008e36:	4605      	mov	r5, r0
 8008e38:	f7f7 fb7c 	bl	8000534 <__aeabi_i2d>
 8008e3c:	4602      	mov	r2, r0
 8008e3e:	460b      	mov	r3, r1
 8008e40:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008e44:	f7f7 fa28 	bl	8000298 <__aeabi_dsub>
 8008e48:	3530      	adds	r5, #48	@ 0x30
 8008e4a:	4602      	mov	r2, r0
 8008e4c:	460b      	mov	r3, r1
 8008e4e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008e52:	f806 5b01 	strb.w	r5, [r6], #1
 8008e56:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8008e5a:	f7f7 fe47 	bl	8000aec <__aeabi_dcmplt>
 8008e5e:	2800      	cmp	r0, #0
 8008e60:	d171      	bne.n	8008f46 <_dtoa_r+0x65e>
 8008e62:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008e66:	4911      	ldr	r1, [pc, #68]	@ (8008eac <_dtoa_r+0x5c4>)
 8008e68:	2000      	movs	r0, #0
 8008e6a:	f7f7 fa15 	bl	8000298 <__aeabi_dsub>
 8008e6e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8008e72:	f7f7 fe3b 	bl	8000aec <__aeabi_dcmplt>
 8008e76:	2800      	cmp	r0, #0
 8008e78:	f040 8095 	bne.w	8008fa6 <_dtoa_r+0x6be>
 8008e7c:	42a6      	cmp	r6, r4
 8008e7e:	f43f af50 	beq.w	8008d22 <_dtoa_r+0x43a>
 8008e82:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8008e86:	4b0a      	ldr	r3, [pc, #40]	@ (8008eb0 <_dtoa_r+0x5c8>)
 8008e88:	2200      	movs	r2, #0
 8008e8a:	f7f7 fbbd 	bl	8000608 <__aeabi_dmul>
 8008e8e:	4b08      	ldr	r3, [pc, #32]	@ (8008eb0 <_dtoa_r+0x5c8>)
 8008e90:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8008e94:	2200      	movs	r2, #0
 8008e96:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008e9a:	f7f7 fbb5 	bl	8000608 <__aeabi_dmul>
 8008e9e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008ea2:	e7c4      	b.n	8008e2e <_dtoa_r+0x546>
 8008ea4:	0800bfa8 	.word	0x0800bfa8
 8008ea8:	0800bf80 	.word	0x0800bf80
 8008eac:	3ff00000 	.word	0x3ff00000
 8008eb0:	40240000 	.word	0x40240000
 8008eb4:	401c0000 	.word	0x401c0000
 8008eb8:	40140000 	.word	0x40140000
 8008ebc:	3fe00000 	.word	0x3fe00000
 8008ec0:	4631      	mov	r1, r6
 8008ec2:	4628      	mov	r0, r5
 8008ec4:	f7f7 fba0 	bl	8000608 <__aeabi_dmul>
 8008ec8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8008ecc:	9415      	str	r4, [sp, #84]	@ 0x54
 8008ece:	4656      	mov	r6, sl
 8008ed0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008ed4:	f7f7 fe48 	bl	8000b68 <__aeabi_d2iz>
 8008ed8:	4605      	mov	r5, r0
 8008eda:	f7f7 fb2b 	bl	8000534 <__aeabi_i2d>
 8008ede:	4602      	mov	r2, r0
 8008ee0:	460b      	mov	r3, r1
 8008ee2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008ee6:	f7f7 f9d7 	bl	8000298 <__aeabi_dsub>
 8008eea:	3530      	adds	r5, #48	@ 0x30
 8008eec:	f806 5b01 	strb.w	r5, [r6], #1
 8008ef0:	4602      	mov	r2, r0
 8008ef2:	460b      	mov	r3, r1
 8008ef4:	42a6      	cmp	r6, r4
 8008ef6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008efa:	f04f 0200 	mov.w	r2, #0
 8008efe:	d124      	bne.n	8008f4a <_dtoa_r+0x662>
 8008f00:	4bac      	ldr	r3, [pc, #688]	@ (80091b4 <_dtoa_r+0x8cc>)
 8008f02:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8008f06:	f7f7 f9c9 	bl	800029c <__adddf3>
 8008f0a:	4602      	mov	r2, r0
 8008f0c:	460b      	mov	r3, r1
 8008f0e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008f12:	f7f7 fe09 	bl	8000b28 <__aeabi_dcmpgt>
 8008f16:	2800      	cmp	r0, #0
 8008f18:	d145      	bne.n	8008fa6 <_dtoa_r+0x6be>
 8008f1a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8008f1e:	49a5      	ldr	r1, [pc, #660]	@ (80091b4 <_dtoa_r+0x8cc>)
 8008f20:	2000      	movs	r0, #0
 8008f22:	f7f7 f9b9 	bl	8000298 <__aeabi_dsub>
 8008f26:	4602      	mov	r2, r0
 8008f28:	460b      	mov	r3, r1
 8008f2a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008f2e:	f7f7 fddd 	bl	8000aec <__aeabi_dcmplt>
 8008f32:	2800      	cmp	r0, #0
 8008f34:	f43f aef5 	beq.w	8008d22 <_dtoa_r+0x43a>
 8008f38:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8008f3a:	1e73      	subs	r3, r6, #1
 8008f3c:	9315      	str	r3, [sp, #84]	@ 0x54
 8008f3e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008f42:	2b30      	cmp	r3, #48	@ 0x30
 8008f44:	d0f8      	beq.n	8008f38 <_dtoa_r+0x650>
 8008f46:	9f04      	ldr	r7, [sp, #16]
 8008f48:	e73e      	b.n	8008dc8 <_dtoa_r+0x4e0>
 8008f4a:	4b9b      	ldr	r3, [pc, #620]	@ (80091b8 <_dtoa_r+0x8d0>)
 8008f4c:	f7f7 fb5c 	bl	8000608 <__aeabi_dmul>
 8008f50:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008f54:	e7bc      	b.n	8008ed0 <_dtoa_r+0x5e8>
 8008f56:	d10c      	bne.n	8008f72 <_dtoa_r+0x68a>
 8008f58:	4b98      	ldr	r3, [pc, #608]	@ (80091bc <_dtoa_r+0x8d4>)
 8008f5a:	2200      	movs	r2, #0
 8008f5c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008f60:	f7f7 fb52 	bl	8000608 <__aeabi_dmul>
 8008f64:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008f68:	f7f7 fdd4 	bl	8000b14 <__aeabi_dcmpge>
 8008f6c:	2800      	cmp	r0, #0
 8008f6e:	f000 8157 	beq.w	8009220 <_dtoa_r+0x938>
 8008f72:	2400      	movs	r4, #0
 8008f74:	4625      	mov	r5, r4
 8008f76:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008f78:	43db      	mvns	r3, r3
 8008f7a:	9304      	str	r3, [sp, #16]
 8008f7c:	4656      	mov	r6, sl
 8008f7e:	2700      	movs	r7, #0
 8008f80:	4621      	mov	r1, r4
 8008f82:	4658      	mov	r0, fp
 8008f84:	f000 fbb4 	bl	80096f0 <_Bfree>
 8008f88:	2d00      	cmp	r5, #0
 8008f8a:	d0dc      	beq.n	8008f46 <_dtoa_r+0x65e>
 8008f8c:	b12f      	cbz	r7, 8008f9a <_dtoa_r+0x6b2>
 8008f8e:	42af      	cmp	r7, r5
 8008f90:	d003      	beq.n	8008f9a <_dtoa_r+0x6b2>
 8008f92:	4639      	mov	r1, r7
 8008f94:	4658      	mov	r0, fp
 8008f96:	f000 fbab 	bl	80096f0 <_Bfree>
 8008f9a:	4629      	mov	r1, r5
 8008f9c:	4658      	mov	r0, fp
 8008f9e:	f000 fba7 	bl	80096f0 <_Bfree>
 8008fa2:	e7d0      	b.n	8008f46 <_dtoa_r+0x65e>
 8008fa4:	9704      	str	r7, [sp, #16]
 8008fa6:	4633      	mov	r3, r6
 8008fa8:	461e      	mov	r6, r3
 8008faa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008fae:	2a39      	cmp	r2, #57	@ 0x39
 8008fb0:	d107      	bne.n	8008fc2 <_dtoa_r+0x6da>
 8008fb2:	459a      	cmp	sl, r3
 8008fb4:	d1f8      	bne.n	8008fa8 <_dtoa_r+0x6c0>
 8008fb6:	9a04      	ldr	r2, [sp, #16]
 8008fb8:	3201      	adds	r2, #1
 8008fba:	9204      	str	r2, [sp, #16]
 8008fbc:	2230      	movs	r2, #48	@ 0x30
 8008fbe:	f88a 2000 	strb.w	r2, [sl]
 8008fc2:	781a      	ldrb	r2, [r3, #0]
 8008fc4:	3201      	adds	r2, #1
 8008fc6:	701a      	strb	r2, [r3, #0]
 8008fc8:	e7bd      	b.n	8008f46 <_dtoa_r+0x65e>
 8008fca:	4b7b      	ldr	r3, [pc, #492]	@ (80091b8 <_dtoa_r+0x8d0>)
 8008fcc:	2200      	movs	r2, #0
 8008fce:	f7f7 fb1b 	bl	8000608 <__aeabi_dmul>
 8008fd2:	2200      	movs	r2, #0
 8008fd4:	2300      	movs	r3, #0
 8008fd6:	4604      	mov	r4, r0
 8008fd8:	460d      	mov	r5, r1
 8008fda:	f7f7 fd7d 	bl	8000ad8 <__aeabi_dcmpeq>
 8008fde:	2800      	cmp	r0, #0
 8008fe0:	f43f aebb 	beq.w	8008d5a <_dtoa_r+0x472>
 8008fe4:	e6f0      	b.n	8008dc8 <_dtoa_r+0x4e0>
 8008fe6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8008fe8:	2a00      	cmp	r2, #0
 8008fea:	f000 80db 	beq.w	80091a4 <_dtoa_r+0x8bc>
 8008fee:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008ff0:	2a01      	cmp	r2, #1
 8008ff2:	f300 80bf 	bgt.w	8009174 <_dtoa_r+0x88c>
 8008ff6:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8008ff8:	2a00      	cmp	r2, #0
 8008ffa:	f000 80b7 	beq.w	800916c <_dtoa_r+0x884>
 8008ffe:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8009002:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8009004:	4646      	mov	r6, r8
 8009006:	9a08      	ldr	r2, [sp, #32]
 8009008:	2101      	movs	r1, #1
 800900a:	441a      	add	r2, r3
 800900c:	4658      	mov	r0, fp
 800900e:	4498      	add	r8, r3
 8009010:	9208      	str	r2, [sp, #32]
 8009012:	f000 fc6b 	bl	80098ec <__i2b>
 8009016:	4605      	mov	r5, r0
 8009018:	b15e      	cbz	r6, 8009032 <_dtoa_r+0x74a>
 800901a:	9b08      	ldr	r3, [sp, #32]
 800901c:	2b00      	cmp	r3, #0
 800901e:	dd08      	ble.n	8009032 <_dtoa_r+0x74a>
 8009020:	42b3      	cmp	r3, r6
 8009022:	9a08      	ldr	r2, [sp, #32]
 8009024:	bfa8      	it	ge
 8009026:	4633      	movge	r3, r6
 8009028:	eba8 0803 	sub.w	r8, r8, r3
 800902c:	1af6      	subs	r6, r6, r3
 800902e:	1ad3      	subs	r3, r2, r3
 8009030:	9308      	str	r3, [sp, #32]
 8009032:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009034:	b1f3      	cbz	r3, 8009074 <_dtoa_r+0x78c>
 8009036:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009038:	2b00      	cmp	r3, #0
 800903a:	f000 80b7 	beq.w	80091ac <_dtoa_r+0x8c4>
 800903e:	b18c      	cbz	r4, 8009064 <_dtoa_r+0x77c>
 8009040:	4629      	mov	r1, r5
 8009042:	4622      	mov	r2, r4
 8009044:	4658      	mov	r0, fp
 8009046:	f000 fd11 	bl	8009a6c <__pow5mult>
 800904a:	464a      	mov	r2, r9
 800904c:	4601      	mov	r1, r0
 800904e:	4605      	mov	r5, r0
 8009050:	4658      	mov	r0, fp
 8009052:	f000 fc61 	bl	8009918 <__multiply>
 8009056:	4649      	mov	r1, r9
 8009058:	9004      	str	r0, [sp, #16]
 800905a:	4658      	mov	r0, fp
 800905c:	f000 fb48 	bl	80096f0 <_Bfree>
 8009060:	9b04      	ldr	r3, [sp, #16]
 8009062:	4699      	mov	r9, r3
 8009064:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009066:	1b1a      	subs	r2, r3, r4
 8009068:	d004      	beq.n	8009074 <_dtoa_r+0x78c>
 800906a:	4649      	mov	r1, r9
 800906c:	4658      	mov	r0, fp
 800906e:	f000 fcfd 	bl	8009a6c <__pow5mult>
 8009072:	4681      	mov	r9, r0
 8009074:	2101      	movs	r1, #1
 8009076:	4658      	mov	r0, fp
 8009078:	f000 fc38 	bl	80098ec <__i2b>
 800907c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800907e:	4604      	mov	r4, r0
 8009080:	2b00      	cmp	r3, #0
 8009082:	f000 81cf 	beq.w	8009424 <_dtoa_r+0xb3c>
 8009086:	461a      	mov	r2, r3
 8009088:	4601      	mov	r1, r0
 800908a:	4658      	mov	r0, fp
 800908c:	f000 fcee 	bl	8009a6c <__pow5mult>
 8009090:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009092:	2b01      	cmp	r3, #1
 8009094:	4604      	mov	r4, r0
 8009096:	f300 8095 	bgt.w	80091c4 <_dtoa_r+0x8dc>
 800909a:	9b02      	ldr	r3, [sp, #8]
 800909c:	2b00      	cmp	r3, #0
 800909e:	f040 8087 	bne.w	80091b0 <_dtoa_r+0x8c8>
 80090a2:	9b03      	ldr	r3, [sp, #12]
 80090a4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80090a8:	2b00      	cmp	r3, #0
 80090aa:	f040 8089 	bne.w	80091c0 <_dtoa_r+0x8d8>
 80090ae:	9b03      	ldr	r3, [sp, #12]
 80090b0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80090b4:	0d1b      	lsrs	r3, r3, #20
 80090b6:	051b      	lsls	r3, r3, #20
 80090b8:	b12b      	cbz	r3, 80090c6 <_dtoa_r+0x7de>
 80090ba:	9b08      	ldr	r3, [sp, #32]
 80090bc:	3301      	adds	r3, #1
 80090be:	9308      	str	r3, [sp, #32]
 80090c0:	f108 0801 	add.w	r8, r8, #1
 80090c4:	2301      	movs	r3, #1
 80090c6:	930a      	str	r3, [sp, #40]	@ 0x28
 80090c8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80090ca:	2b00      	cmp	r3, #0
 80090cc:	f000 81b0 	beq.w	8009430 <_dtoa_r+0xb48>
 80090d0:	6923      	ldr	r3, [r4, #16]
 80090d2:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80090d6:	6918      	ldr	r0, [r3, #16]
 80090d8:	f000 fbbc 	bl	8009854 <__hi0bits>
 80090dc:	f1c0 0020 	rsb	r0, r0, #32
 80090e0:	9b08      	ldr	r3, [sp, #32]
 80090e2:	4418      	add	r0, r3
 80090e4:	f010 001f 	ands.w	r0, r0, #31
 80090e8:	d077      	beq.n	80091da <_dtoa_r+0x8f2>
 80090ea:	f1c0 0320 	rsb	r3, r0, #32
 80090ee:	2b04      	cmp	r3, #4
 80090f0:	dd6b      	ble.n	80091ca <_dtoa_r+0x8e2>
 80090f2:	9b08      	ldr	r3, [sp, #32]
 80090f4:	f1c0 001c 	rsb	r0, r0, #28
 80090f8:	4403      	add	r3, r0
 80090fa:	4480      	add	r8, r0
 80090fc:	4406      	add	r6, r0
 80090fe:	9308      	str	r3, [sp, #32]
 8009100:	f1b8 0f00 	cmp.w	r8, #0
 8009104:	dd05      	ble.n	8009112 <_dtoa_r+0x82a>
 8009106:	4649      	mov	r1, r9
 8009108:	4642      	mov	r2, r8
 800910a:	4658      	mov	r0, fp
 800910c:	f000 fd08 	bl	8009b20 <__lshift>
 8009110:	4681      	mov	r9, r0
 8009112:	9b08      	ldr	r3, [sp, #32]
 8009114:	2b00      	cmp	r3, #0
 8009116:	dd05      	ble.n	8009124 <_dtoa_r+0x83c>
 8009118:	4621      	mov	r1, r4
 800911a:	461a      	mov	r2, r3
 800911c:	4658      	mov	r0, fp
 800911e:	f000 fcff 	bl	8009b20 <__lshift>
 8009122:	4604      	mov	r4, r0
 8009124:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009126:	2b00      	cmp	r3, #0
 8009128:	d059      	beq.n	80091de <_dtoa_r+0x8f6>
 800912a:	4621      	mov	r1, r4
 800912c:	4648      	mov	r0, r9
 800912e:	f000 fd63 	bl	8009bf8 <__mcmp>
 8009132:	2800      	cmp	r0, #0
 8009134:	da53      	bge.n	80091de <_dtoa_r+0x8f6>
 8009136:	1e7b      	subs	r3, r7, #1
 8009138:	9304      	str	r3, [sp, #16]
 800913a:	4649      	mov	r1, r9
 800913c:	2300      	movs	r3, #0
 800913e:	220a      	movs	r2, #10
 8009140:	4658      	mov	r0, fp
 8009142:	f000 faf7 	bl	8009734 <__multadd>
 8009146:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009148:	4681      	mov	r9, r0
 800914a:	2b00      	cmp	r3, #0
 800914c:	f000 8172 	beq.w	8009434 <_dtoa_r+0xb4c>
 8009150:	2300      	movs	r3, #0
 8009152:	4629      	mov	r1, r5
 8009154:	220a      	movs	r2, #10
 8009156:	4658      	mov	r0, fp
 8009158:	f000 faec 	bl	8009734 <__multadd>
 800915c:	9b00      	ldr	r3, [sp, #0]
 800915e:	2b00      	cmp	r3, #0
 8009160:	4605      	mov	r5, r0
 8009162:	dc67      	bgt.n	8009234 <_dtoa_r+0x94c>
 8009164:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009166:	2b02      	cmp	r3, #2
 8009168:	dc41      	bgt.n	80091ee <_dtoa_r+0x906>
 800916a:	e063      	b.n	8009234 <_dtoa_r+0x94c>
 800916c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800916e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8009172:	e746      	b.n	8009002 <_dtoa_r+0x71a>
 8009174:	9b07      	ldr	r3, [sp, #28]
 8009176:	1e5c      	subs	r4, r3, #1
 8009178:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800917a:	42a3      	cmp	r3, r4
 800917c:	bfbf      	itttt	lt
 800917e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8009180:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8009182:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8009184:	1ae3      	sublt	r3, r4, r3
 8009186:	bfb4      	ite	lt
 8009188:	18d2      	addlt	r2, r2, r3
 800918a:	1b1c      	subge	r4, r3, r4
 800918c:	9b07      	ldr	r3, [sp, #28]
 800918e:	bfbc      	itt	lt
 8009190:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8009192:	2400      	movlt	r4, #0
 8009194:	2b00      	cmp	r3, #0
 8009196:	bfb5      	itete	lt
 8009198:	eba8 0603 	sublt.w	r6, r8, r3
 800919c:	9b07      	ldrge	r3, [sp, #28]
 800919e:	2300      	movlt	r3, #0
 80091a0:	4646      	movge	r6, r8
 80091a2:	e730      	b.n	8009006 <_dtoa_r+0x71e>
 80091a4:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80091a6:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80091a8:	4646      	mov	r6, r8
 80091aa:	e735      	b.n	8009018 <_dtoa_r+0x730>
 80091ac:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80091ae:	e75c      	b.n	800906a <_dtoa_r+0x782>
 80091b0:	2300      	movs	r3, #0
 80091b2:	e788      	b.n	80090c6 <_dtoa_r+0x7de>
 80091b4:	3fe00000 	.word	0x3fe00000
 80091b8:	40240000 	.word	0x40240000
 80091bc:	40140000 	.word	0x40140000
 80091c0:	9b02      	ldr	r3, [sp, #8]
 80091c2:	e780      	b.n	80090c6 <_dtoa_r+0x7de>
 80091c4:	2300      	movs	r3, #0
 80091c6:	930a      	str	r3, [sp, #40]	@ 0x28
 80091c8:	e782      	b.n	80090d0 <_dtoa_r+0x7e8>
 80091ca:	d099      	beq.n	8009100 <_dtoa_r+0x818>
 80091cc:	9a08      	ldr	r2, [sp, #32]
 80091ce:	331c      	adds	r3, #28
 80091d0:	441a      	add	r2, r3
 80091d2:	4498      	add	r8, r3
 80091d4:	441e      	add	r6, r3
 80091d6:	9208      	str	r2, [sp, #32]
 80091d8:	e792      	b.n	8009100 <_dtoa_r+0x818>
 80091da:	4603      	mov	r3, r0
 80091dc:	e7f6      	b.n	80091cc <_dtoa_r+0x8e4>
 80091de:	9b07      	ldr	r3, [sp, #28]
 80091e0:	9704      	str	r7, [sp, #16]
 80091e2:	2b00      	cmp	r3, #0
 80091e4:	dc20      	bgt.n	8009228 <_dtoa_r+0x940>
 80091e6:	9300      	str	r3, [sp, #0]
 80091e8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80091ea:	2b02      	cmp	r3, #2
 80091ec:	dd1e      	ble.n	800922c <_dtoa_r+0x944>
 80091ee:	9b00      	ldr	r3, [sp, #0]
 80091f0:	2b00      	cmp	r3, #0
 80091f2:	f47f aec0 	bne.w	8008f76 <_dtoa_r+0x68e>
 80091f6:	4621      	mov	r1, r4
 80091f8:	2205      	movs	r2, #5
 80091fa:	4658      	mov	r0, fp
 80091fc:	f000 fa9a 	bl	8009734 <__multadd>
 8009200:	4601      	mov	r1, r0
 8009202:	4604      	mov	r4, r0
 8009204:	4648      	mov	r0, r9
 8009206:	f000 fcf7 	bl	8009bf8 <__mcmp>
 800920a:	2800      	cmp	r0, #0
 800920c:	f77f aeb3 	ble.w	8008f76 <_dtoa_r+0x68e>
 8009210:	4656      	mov	r6, sl
 8009212:	2331      	movs	r3, #49	@ 0x31
 8009214:	f806 3b01 	strb.w	r3, [r6], #1
 8009218:	9b04      	ldr	r3, [sp, #16]
 800921a:	3301      	adds	r3, #1
 800921c:	9304      	str	r3, [sp, #16]
 800921e:	e6ae      	b.n	8008f7e <_dtoa_r+0x696>
 8009220:	9c07      	ldr	r4, [sp, #28]
 8009222:	9704      	str	r7, [sp, #16]
 8009224:	4625      	mov	r5, r4
 8009226:	e7f3      	b.n	8009210 <_dtoa_r+0x928>
 8009228:	9b07      	ldr	r3, [sp, #28]
 800922a:	9300      	str	r3, [sp, #0]
 800922c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800922e:	2b00      	cmp	r3, #0
 8009230:	f000 8104 	beq.w	800943c <_dtoa_r+0xb54>
 8009234:	2e00      	cmp	r6, #0
 8009236:	dd05      	ble.n	8009244 <_dtoa_r+0x95c>
 8009238:	4629      	mov	r1, r5
 800923a:	4632      	mov	r2, r6
 800923c:	4658      	mov	r0, fp
 800923e:	f000 fc6f 	bl	8009b20 <__lshift>
 8009242:	4605      	mov	r5, r0
 8009244:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009246:	2b00      	cmp	r3, #0
 8009248:	d05a      	beq.n	8009300 <_dtoa_r+0xa18>
 800924a:	6869      	ldr	r1, [r5, #4]
 800924c:	4658      	mov	r0, fp
 800924e:	f000 fa0f 	bl	8009670 <_Balloc>
 8009252:	4606      	mov	r6, r0
 8009254:	b928      	cbnz	r0, 8009262 <_dtoa_r+0x97a>
 8009256:	4b84      	ldr	r3, [pc, #528]	@ (8009468 <_dtoa_r+0xb80>)
 8009258:	4602      	mov	r2, r0
 800925a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800925e:	f7ff bb5a 	b.w	8008916 <_dtoa_r+0x2e>
 8009262:	692a      	ldr	r2, [r5, #16]
 8009264:	3202      	adds	r2, #2
 8009266:	0092      	lsls	r2, r2, #2
 8009268:	f105 010c 	add.w	r1, r5, #12
 800926c:	300c      	adds	r0, #12
 800926e:	f7ff fa9e 	bl	80087ae <memcpy>
 8009272:	2201      	movs	r2, #1
 8009274:	4631      	mov	r1, r6
 8009276:	4658      	mov	r0, fp
 8009278:	f000 fc52 	bl	8009b20 <__lshift>
 800927c:	f10a 0301 	add.w	r3, sl, #1
 8009280:	9307      	str	r3, [sp, #28]
 8009282:	9b00      	ldr	r3, [sp, #0]
 8009284:	4453      	add	r3, sl
 8009286:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009288:	9b02      	ldr	r3, [sp, #8]
 800928a:	f003 0301 	and.w	r3, r3, #1
 800928e:	462f      	mov	r7, r5
 8009290:	930a      	str	r3, [sp, #40]	@ 0x28
 8009292:	4605      	mov	r5, r0
 8009294:	9b07      	ldr	r3, [sp, #28]
 8009296:	4621      	mov	r1, r4
 8009298:	3b01      	subs	r3, #1
 800929a:	4648      	mov	r0, r9
 800929c:	9300      	str	r3, [sp, #0]
 800929e:	f7ff fa9b 	bl	80087d8 <quorem>
 80092a2:	4639      	mov	r1, r7
 80092a4:	9002      	str	r0, [sp, #8]
 80092a6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80092aa:	4648      	mov	r0, r9
 80092ac:	f000 fca4 	bl	8009bf8 <__mcmp>
 80092b0:	462a      	mov	r2, r5
 80092b2:	9008      	str	r0, [sp, #32]
 80092b4:	4621      	mov	r1, r4
 80092b6:	4658      	mov	r0, fp
 80092b8:	f000 fcba 	bl	8009c30 <__mdiff>
 80092bc:	68c2      	ldr	r2, [r0, #12]
 80092be:	4606      	mov	r6, r0
 80092c0:	bb02      	cbnz	r2, 8009304 <_dtoa_r+0xa1c>
 80092c2:	4601      	mov	r1, r0
 80092c4:	4648      	mov	r0, r9
 80092c6:	f000 fc97 	bl	8009bf8 <__mcmp>
 80092ca:	4602      	mov	r2, r0
 80092cc:	4631      	mov	r1, r6
 80092ce:	4658      	mov	r0, fp
 80092d0:	920e      	str	r2, [sp, #56]	@ 0x38
 80092d2:	f000 fa0d 	bl	80096f0 <_Bfree>
 80092d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80092d8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80092da:	9e07      	ldr	r6, [sp, #28]
 80092dc:	ea43 0102 	orr.w	r1, r3, r2
 80092e0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80092e2:	4319      	orrs	r1, r3
 80092e4:	d110      	bne.n	8009308 <_dtoa_r+0xa20>
 80092e6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80092ea:	d029      	beq.n	8009340 <_dtoa_r+0xa58>
 80092ec:	9b08      	ldr	r3, [sp, #32]
 80092ee:	2b00      	cmp	r3, #0
 80092f0:	dd02      	ble.n	80092f8 <_dtoa_r+0xa10>
 80092f2:	9b02      	ldr	r3, [sp, #8]
 80092f4:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 80092f8:	9b00      	ldr	r3, [sp, #0]
 80092fa:	f883 8000 	strb.w	r8, [r3]
 80092fe:	e63f      	b.n	8008f80 <_dtoa_r+0x698>
 8009300:	4628      	mov	r0, r5
 8009302:	e7bb      	b.n	800927c <_dtoa_r+0x994>
 8009304:	2201      	movs	r2, #1
 8009306:	e7e1      	b.n	80092cc <_dtoa_r+0x9e4>
 8009308:	9b08      	ldr	r3, [sp, #32]
 800930a:	2b00      	cmp	r3, #0
 800930c:	db04      	blt.n	8009318 <_dtoa_r+0xa30>
 800930e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009310:	430b      	orrs	r3, r1
 8009312:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009314:	430b      	orrs	r3, r1
 8009316:	d120      	bne.n	800935a <_dtoa_r+0xa72>
 8009318:	2a00      	cmp	r2, #0
 800931a:	dded      	ble.n	80092f8 <_dtoa_r+0xa10>
 800931c:	4649      	mov	r1, r9
 800931e:	2201      	movs	r2, #1
 8009320:	4658      	mov	r0, fp
 8009322:	f000 fbfd 	bl	8009b20 <__lshift>
 8009326:	4621      	mov	r1, r4
 8009328:	4681      	mov	r9, r0
 800932a:	f000 fc65 	bl	8009bf8 <__mcmp>
 800932e:	2800      	cmp	r0, #0
 8009330:	dc03      	bgt.n	800933a <_dtoa_r+0xa52>
 8009332:	d1e1      	bne.n	80092f8 <_dtoa_r+0xa10>
 8009334:	f018 0f01 	tst.w	r8, #1
 8009338:	d0de      	beq.n	80092f8 <_dtoa_r+0xa10>
 800933a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800933e:	d1d8      	bne.n	80092f2 <_dtoa_r+0xa0a>
 8009340:	9a00      	ldr	r2, [sp, #0]
 8009342:	2339      	movs	r3, #57	@ 0x39
 8009344:	7013      	strb	r3, [r2, #0]
 8009346:	4633      	mov	r3, r6
 8009348:	461e      	mov	r6, r3
 800934a:	3b01      	subs	r3, #1
 800934c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8009350:	2a39      	cmp	r2, #57	@ 0x39
 8009352:	d052      	beq.n	80093fa <_dtoa_r+0xb12>
 8009354:	3201      	adds	r2, #1
 8009356:	701a      	strb	r2, [r3, #0]
 8009358:	e612      	b.n	8008f80 <_dtoa_r+0x698>
 800935a:	2a00      	cmp	r2, #0
 800935c:	dd07      	ble.n	800936e <_dtoa_r+0xa86>
 800935e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8009362:	d0ed      	beq.n	8009340 <_dtoa_r+0xa58>
 8009364:	9a00      	ldr	r2, [sp, #0]
 8009366:	f108 0301 	add.w	r3, r8, #1
 800936a:	7013      	strb	r3, [r2, #0]
 800936c:	e608      	b.n	8008f80 <_dtoa_r+0x698>
 800936e:	9b07      	ldr	r3, [sp, #28]
 8009370:	9a07      	ldr	r2, [sp, #28]
 8009372:	f803 8c01 	strb.w	r8, [r3, #-1]
 8009376:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009378:	4293      	cmp	r3, r2
 800937a:	d028      	beq.n	80093ce <_dtoa_r+0xae6>
 800937c:	4649      	mov	r1, r9
 800937e:	2300      	movs	r3, #0
 8009380:	220a      	movs	r2, #10
 8009382:	4658      	mov	r0, fp
 8009384:	f000 f9d6 	bl	8009734 <__multadd>
 8009388:	42af      	cmp	r7, r5
 800938a:	4681      	mov	r9, r0
 800938c:	f04f 0300 	mov.w	r3, #0
 8009390:	f04f 020a 	mov.w	r2, #10
 8009394:	4639      	mov	r1, r7
 8009396:	4658      	mov	r0, fp
 8009398:	d107      	bne.n	80093aa <_dtoa_r+0xac2>
 800939a:	f000 f9cb 	bl	8009734 <__multadd>
 800939e:	4607      	mov	r7, r0
 80093a0:	4605      	mov	r5, r0
 80093a2:	9b07      	ldr	r3, [sp, #28]
 80093a4:	3301      	adds	r3, #1
 80093a6:	9307      	str	r3, [sp, #28]
 80093a8:	e774      	b.n	8009294 <_dtoa_r+0x9ac>
 80093aa:	f000 f9c3 	bl	8009734 <__multadd>
 80093ae:	4629      	mov	r1, r5
 80093b0:	4607      	mov	r7, r0
 80093b2:	2300      	movs	r3, #0
 80093b4:	220a      	movs	r2, #10
 80093b6:	4658      	mov	r0, fp
 80093b8:	f000 f9bc 	bl	8009734 <__multadd>
 80093bc:	4605      	mov	r5, r0
 80093be:	e7f0      	b.n	80093a2 <_dtoa_r+0xaba>
 80093c0:	9b00      	ldr	r3, [sp, #0]
 80093c2:	2b00      	cmp	r3, #0
 80093c4:	bfcc      	ite	gt
 80093c6:	461e      	movgt	r6, r3
 80093c8:	2601      	movle	r6, #1
 80093ca:	4456      	add	r6, sl
 80093cc:	2700      	movs	r7, #0
 80093ce:	4649      	mov	r1, r9
 80093d0:	2201      	movs	r2, #1
 80093d2:	4658      	mov	r0, fp
 80093d4:	f000 fba4 	bl	8009b20 <__lshift>
 80093d8:	4621      	mov	r1, r4
 80093da:	4681      	mov	r9, r0
 80093dc:	f000 fc0c 	bl	8009bf8 <__mcmp>
 80093e0:	2800      	cmp	r0, #0
 80093e2:	dcb0      	bgt.n	8009346 <_dtoa_r+0xa5e>
 80093e4:	d102      	bne.n	80093ec <_dtoa_r+0xb04>
 80093e6:	f018 0f01 	tst.w	r8, #1
 80093ea:	d1ac      	bne.n	8009346 <_dtoa_r+0xa5e>
 80093ec:	4633      	mov	r3, r6
 80093ee:	461e      	mov	r6, r3
 80093f0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80093f4:	2a30      	cmp	r2, #48	@ 0x30
 80093f6:	d0fa      	beq.n	80093ee <_dtoa_r+0xb06>
 80093f8:	e5c2      	b.n	8008f80 <_dtoa_r+0x698>
 80093fa:	459a      	cmp	sl, r3
 80093fc:	d1a4      	bne.n	8009348 <_dtoa_r+0xa60>
 80093fe:	9b04      	ldr	r3, [sp, #16]
 8009400:	3301      	adds	r3, #1
 8009402:	9304      	str	r3, [sp, #16]
 8009404:	2331      	movs	r3, #49	@ 0x31
 8009406:	f88a 3000 	strb.w	r3, [sl]
 800940a:	e5b9      	b.n	8008f80 <_dtoa_r+0x698>
 800940c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800940e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800946c <_dtoa_r+0xb84>
 8009412:	b11b      	cbz	r3, 800941c <_dtoa_r+0xb34>
 8009414:	f10a 0308 	add.w	r3, sl, #8
 8009418:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800941a:	6013      	str	r3, [r2, #0]
 800941c:	4650      	mov	r0, sl
 800941e:	b019      	add	sp, #100	@ 0x64
 8009420:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009424:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009426:	2b01      	cmp	r3, #1
 8009428:	f77f ae37 	ble.w	800909a <_dtoa_r+0x7b2>
 800942c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800942e:	930a      	str	r3, [sp, #40]	@ 0x28
 8009430:	2001      	movs	r0, #1
 8009432:	e655      	b.n	80090e0 <_dtoa_r+0x7f8>
 8009434:	9b00      	ldr	r3, [sp, #0]
 8009436:	2b00      	cmp	r3, #0
 8009438:	f77f aed6 	ble.w	80091e8 <_dtoa_r+0x900>
 800943c:	4656      	mov	r6, sl
 800943e:	4621      	mov	r1, r4
 8009440:	4648      	mov	r0, r9
 8009442:	f7ff f9c9 	bl	80087d8 <quorem>
 8009446:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800944a:	f806 8b01 	strb.w	r8, [r6], #1
 800944e:	9b00      	ldr	r3, [sp, #0]
 8009450:	eba6 020a 	sub.w	r2, r6, sl
 8009454:	4293      	cmp	r3, r2
 8009456:	ddb3      	ble.n	80093c0 <_dtoa_r+0xad8>
 8009458:	4649      	mov	r1, r9
 800945a:	2300      	movs	r3, #0
 800945c:	220a      	movs	r2, #10
 800945e:	4658      	mov	r0, fp
 8009460:	f000 f968 	bl	8009734 <__multadd>
 8009464:	4681      	mov	r9, r0
 8009466:	e7ea      	b.n	800943e <_dtoa_r+0xb56>
 8009468:	0800bf09 	.word	0x0800bf09
 800946c:	0800be8d 	.word	0x0800be8d

08009470 <_free_r>:
 8009470:	b538      	push	{r3, r4, r5, lr}
 8009472:	4605      	mov	r5, r0
 8009474:	2900      	cmp	r1, #0
 8009476:	d041      	beq.n	80094fc <_free_r+0x8c>
 8009478:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800947c:	1f0c      	subs	r4, r1, #4
 800947e:	2b00      	cmp	r3, #0
 8009480:	bfb8      	it	lt
 8009482:	18e4      	addlt	r4, r4, r3
 8009484:	f000 f8e8 	bl	8009658 <__malloc_lock>
 8009488:	4a1d      	ldr	r2, [pc, #116]	@ (8009500 <_free_r+0x90>)
 800948a:	6813      	ldr	r3, [r2, #0]
 800948c:	b933      	cbnz	r3, 800949c <_free_r+0x2c>
 800948e:	6063      	str	r3, [r4, #4]
 8009490:	6014      	str	r4, [r2, #0]
 8009492:	4628      	mov	r0, r5
 8009494:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009498:	f000 b8e4 	b.w	8009664 <__malloc_unlock>
 800949c:	42a3      	cmp	r3, r4
 800949e:	d908      	bls.n	80094b2 <_free_r+0x42>
 80094a0:	6820      	ldr	r0, [r4, #0]
 80094a2:	1821      	adds	r1, r4, r0
 80094a4:	428b      	cmp	r3, r1
 80094a6:	bf01      	itttt	eq
 80094a8:	6819      	ldreq	r1, [r3, #0]
 80094aa:	685b      	ldreq	r3, [r3, #4]
 80094ac:	1809      	addeq	r1, r1, r0
 80094ae:	6021      	streq	r1, [r4, #0]
 80094b0:	e7ed      	b.n	800948e <_free_r+0x1e>
 80094b2:	461a      	mov	r2, r3
 80094b4:	685b      	ldr	r3, [r3, #4]
 80094b6:	b10b      	cbz	r3, 80094bc <_free_r+0x4c>
 80094b8:	42a3      	cmp	r3, r4
 80094ba:	d9fa      	bls.n	80094b2 <_free_r+0x42>
 80094bc:	6811      	ldr	r1, [r2, #0]
 80094be:	1850      	adds	r0, r2, r1
 80094c0:	42a0      	cmp	r0, r4
 80094c2:	d10b      	bne.n	80094dc <_free_r+0x6c>
 80094c4:	6820      	ldr	r0, [r4, #0]
 80094c6:	4401      	add	r1, r0
 80094c8:	1850      	adds	r0, r2, r1
 80094ca:	4283      	cmp	r3, r0
 80094cc:	6011      	str	r1, [r2, #0]
 80094ce:	d1e0      	bne.n	8009492 <_free_r+0x22>
 80094d0:	6818      	ldr	r0, [r3, #0]
 80094d2:	685b      	ldr	r3, [r3, #4]
 80094d4:	6053      	str	r3, [r2, #4]
 80094d6:	4408      	add	r0, r1
 80094d8:	6010      	str	r0, [r2, #0]
 80094da:	e7da      	b.n	8009492 <_free_r+0x22>
 80094dc:	d902      	bls.n	80094e4 <_free_r+0x74>
 80094de:	230c      	movs	r3, #12
 80094e0:	602b      	str	r3, [r5, #0]
 80094e2:	e7d6      	b.n	8009492 <_free_r+0x22>
 80094e4:	6820      	ldr	r0, [r4, #0]
 80094e6:	1821      	adds	r1, r4, r0
 80094e8:	428b      	cmp	r3, r1
 80094ea:	bf04      	itt	eq
 80094ec:	6819      	ldreq	r1, [r3, #0]
 80094ee:	685b      	ldreq	r3, [r3, #4]
 80094f0:	6063      	str	r3, [r4, #4]
 80094f2:	bf04      	itt	eq
 80094f4:	1809      	addeq	r1, r1, r0
 80094f6:	6021      	streq	r1, [r4, #0]
 80094f8:	6054      	str	r4, [r2, #4]
 80094fa:	e7ca      	b.n	8009492 <_free_r+0x22>
 80094fc:	bd38      	pop	{r3, r4, r5, pc}
 80094fe:	bf00      	nop
 8009500:	20004e6c 	.word	0x20004e6c

08009504 <malloc>:
 8009504:	4b02      	ldr	r3, [pc, #8]	@ (8009510 <malloc+0xc>)
 8009506:	4601      	mov	r1, r0
 8009508:	6818      	ldr	r0, [r3, #0]
 800950a:	f000 b825 	b.w	8009558 <_malloc_r>
 800950e:	bf00      	nop
 8009510:	2000001c 	.word	0x2000001c

08009514 <sbrk_aligned>:
 8009514:	b570      	push	{r4, r5, r6, lr}
 8009516:	4e0f      	ldr	r6, [pc, #60]	@ (8009554 <sbrk_aligned+0x40>)
 8009518:	460c      	mov	r4, r1
 800951a:	6831      	ldr	r1, [r6, #0]
 800951c:	4605      	mov	r5, r0
 800951e:	b911      	cbnz	r1, 8009526 <sbrk_aligned+0x12>
 8009520:	f001 ffd2 	bl	800b4c8 <_sbrk_r>
 8009524:	6030      	str	r0, [r6, #0]
 8009526:	4621      	mov	r1, r4
 8009528:	4628      	mov	r0, r5
 800952a:	f001 ffcd 	bl	800b4c8 <_sbrk_r>
 800952e:	1c43      	adds	r3, r0, #1
 8009530:	d103      	bne.n	800953a <sbrk_aligned+0x26>
 8009532:	f04f 34ff 	mov.w	r4, #4294967295
 8009536:	4620      	mov	r0, r4
 8009538:	bd70      	pop	{r4, r5, r6, pc}
 800953a:	1cc4      	adds	r4, r0, #3
 800953c:	f024 0403 	bic.w	r4, r4, #3
 8009540:	42a0      	cmp	r0, r4
 8009542:	d0f8      	beq.n	8009536 <sbrk_aligned+0x22>
 8009544:	1a21      	subs	r1, r4, r0
 8009546:	4628      	mov	r0, r5
 8009548:	f001 ffbe 	bl	800b4c8 <_sbrk_r>
 800954c:	3001      	adds	r0, #1
 800954e:	d1f2      	bne.n	8009536 <sbrk_aligned+0x22>
 8009550:	e7ef      	b.n	8009532 <sbrk_aligned+0x1e>
 8009552:	bf00      	nop
 8009554:	20004e68 	.word	0x20004e68

08009558 <_malloc_r>:
 8009558:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800955c:	1ccd      	adds	r5, r1, #3
 800955e:	f025 0503 	bic.w	r5, r5, #3
 8009562:	3508      	adds	r5, #8
 8009564:	2d0c      	cmp	r5, #12
 8009566:	bf38      	it	cc
 8009568:	250c      	movcc	r5, #12
 800956a:	2d00      	cmp	r5, #0
 800956c:	4606      	mov	r6, r0
 800956e:	db01      	blt.n	8009574 <_malloc_r+0x1c>
 8009570:	42a9      	cmp	r1, r5
 8009572:	d904      	bls.n	800957e <_malloc_r+0x26>
 8009574:	230c      	movs	r3, #12
 8009576:	6033      	str	r3, [r6, #0]
 8009578:	2000      	movs	r0, #0
 800957a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800957e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009654 <_malloc_r+0xfc>
 8009582:	f000 f869 	bl	8009658 <__malloc_lock>
 8009586:	f8d8 3000 	ldr.w	r3, [r8]
 800958a:	461c      	mov	r4, r3
 800958c:	bb44      	cbnz	r4, 80095e0 <_malloc_r+0x88>
 800958e:	4629      	mov	r1, r5
 8009590:	4630      	mov	r0, r6
 8009592:	f7ff ffbf 	bl	8009514 <sbrk_aligned>
 8009596:	1c43      	adds	r3, r0, #1
 8009598:	4604      	mov	r4, r0
 800959a:	d158      	bne.n	800964e <_malloc_r+0xf6>
 800959c:	f8d8 4000 	ldr.w	r4, [r8]
 80095a0:	4627      	mov	r7, r4
 80095a2:	2f00      	cmp	r7, #0
 80095a4:	d143      	bne.n	800962e <_malloc_r+0xd6>
 80095a6:	2c00      	cmp	r4, #0
 80095a8:	d04b      	beq.n	8009642 <_malloc_r+0xea>
 80095aa:	6823      	ldr	r3, [r4, #0]
 80095ac:	4639      	mov	r1, r7
 80095ae:	4630      	mov	r0, r6
 80095b0:	eb04 0903 	add.w	r9, r4, r3
 80095b4:	f001 ff88 	bl	800b4c8 <_sbrk_r>
 80095b8:	4581      	cmp	r9, r0
 80095ba:	d142      	bne.n	8009642 <_malloc_r+0xea>
 80095bc:	6821      	ldr	r1, [r4, #0]
 80095be:	1a6d      	subs	r5, r5, r1
 80095c0:	4629      	mov	r1, r5
 80095c2:	4630      	mov	r0, r6
 80095c4:	f7ff ffa6 	bl	8009514 <sbrk_aligned>
 80095c8:	3001      	adds	r0, #1
 80095ca:	d03a      	beq.n	8009642 <_malloc_r+0xea>
 80095cc:	6823      	ldr	r3, [r4, #0]
 80095ce:	442b      	add	r3, r5
 80095d0:	6023      	str	r3, [r4, #0]
 80095d2:	f8d8 3000 	ldr.w	r3, [r8]
 80095d6:	685a      	ldr	r2, [r3, #4]
 80095d8:	bb62      	cbnz	r2, 8009634 <_malloc_r+0xdc>
 80095da:	f8c8 7000 	str.w	r7, [r8]
 80095de:	e00f      	b.n	8009600 <_malloc_r+0xa8>
 80095e0:	6822      	ldr	r2, [r4, #0]
 80095e2:	1b52      	subs	r2, r2, r5
 80095e4:	d420      	bmi.n	8009628 <_malloc_r+0xd0>
 80095e6:	2a0b      	cmp	r2, #11
 80095e8:	d917      	bls.n	800961a <_malloc_r+0xc2>
 80095ea:	1961      	adds	r1, r4, r5
 80095ec:	42a3      	cmp	r3, r4
 80095ee:	6025      	str	r5, [r4, #0]
 80095f0:	bf18      	it	ne
 80095f2:	6059      	strne	r1, [r3, #4]
 80095f4:	6863      	ldr	r3, [r4, #4]
 80095f6:	bf08      	it	eq
 80095f8:	f8c8 1000 	streq.w	r1, [r8]
 80095fc:	5162      	str	r2, [r4, r5]
 80095fe:	604b      	str	r3, [r1, #4]
 8009600:	4630      	mov	r0, r6
 8009602:	f000 f82f 	bl	8009664 <__malloc_unlock>
 8009606:	f104 000b 	add.w	r0, r4, #11
 800960a:	1d23      	adds	r3, r4, #4
 800960c:	f020 0007 	bic.w	r0, r0, #7
 8009610:	1ac2      	subs	r2, r0, r3
 8009612:	bf1c      	itt	ne
 8009614:	1a1b      	subne	r3, r3, r0
 8009616:	50a3      	strne	r3, [r4, r2]
 8009618:	e7af      	b.n	800957a <_malloc_r+0x22>
 800961a:	6862      	ldr	r2, [r4, #4]
 800961c:	42a3      	cmp	r3, r4
 800961e:	bf0c      	ite	eq
 8009620:	f8c8 2000 	streq.w	r2, [r8]
 8009624:	605a      	strne	r2, [r3, #4]
 8009626:	e7eb      	b.n	8009600 <_malloc_r+0xa8>
 8009628:	4623      	mov	r3, r4
 800962a:	6864      	ldr	r4, [r4, #4]
 800962c:	e7ae      	b.n	800958c <_malloc_r+0x34>
 800962e:	463c      	mov	r4, r7
 8009630:	687f      	ldr	r7, [r7, #4]
 8009632:	e7b6      	b.n	80095a2 <_malloc_r+0x4a>
 8009634:	461a      	mov	r2, r3
 8009636:	685b      	ldr	r3, [r3, #4]
 8009638:	42a3      	cmp	r3, r4
 800963a:	d1fb      	bne.n	8009634 <_malloc_r+0xdc>
 800963c:	2300      	movs	r3, #0
 800963e:	6053      	str	r3, [r2, #4]
 8009640:	e7de      	b.n	8009600 <_malloc_r+0xa8>
 8009642:	230c      	movs	r3, #12
 8009644:	6033      	str	r3, [r6, #0]
 8009646:	4630      	mov	r0, r6
 8009648:	f000 f80c 	bl	8009664 <__malloc_unlock>
 800964c:	e794      	b.n	8009578 <_malloc_r+0x20>
 800964e:	6005      	str	r5, [r0, #0]
 8009650:	e7d6      	b.n	8009600 <_malloc_r+0xa8>
 8009652:	bf00      	nop
 8009654:	20004e6c 	.word	0x20004e6c

08009658 <__malloc_lock>:
 8009658:	4801      	ldr	r0, [pc, #4]	@ (8009660 <__malloc_lock+0x8>)
 800965a:	f7ff b8a6 	b.w	80087aa <__retarget_lock_acquire_recursive>
 800965e:	bf00      	nop
 8009660:	20004e64 	.word	0x20004e64

08009664 <__malloc_unlock>:
 8009664:	4801      	ldr	r0, [pc, #4]	@ (800966c <__malloc_unlock+0x8>)
 8009666:	f7ff b8a1 	b.w	80087ac <__retarget_lock_release_recursive>
 800966a:	bf00      	nop
 800966c:	20004e64 	.word	0x20004e64

08009670 <_Balloc>:
 8009670:	b570      	push	{r4, r5, r6, lr}
 8009672:	69c6      	ldr	r6, [r0, #28]
 8009674:	4604      	mov	r4, r0
 8009676:	460d      	mov	r5, r1
 8009678:	b976      	cbnz	r6, 8009698 <_Balloc+0x28>
 800967a:	2010      	movs	r0, #16
 800967c:	f7ff ff42 	bl	8009504 <malloc>
 8009680:	4602      	mov	r2, r0
 8009682:	61e0      	str	r0, [r4, #28]
 8009684:	b920      	cbnz	r0, 8009690 <_Balloc+0x20>
 8009686:	4b18      	ldr	r3, [pc, #96]	@ (80096e8 <_Balloc+0x78>)
 8009688:	4818      	ldr	r0, [pc, #96]	@ (80096ec <_Balloc+0x7c>)
 800968a:	216b      	movs	r1, #107	@ 0x6b
 800968c:	f001 ff34 	bl	800b4f8 <__assert_func>
 8009690:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009694:	6006      	str	r6, [r0, #0]
 8009696:	60c6      	str	r6, [r0, #12]
 8009698:	69e6      	ldr	r6, [r4, #28]
 800969a:	68f3      	ldr	r3, [r6, #12]
 800969c:	b183      	cbz	r3, 80096c0 <_Balloc+0x50>
 800969e:	69e3      	ldr	r3, [r4, #28]
 80096a0:	68db      	ldr	r3, [r3, #12]
 80096a2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80096a6:	b9b8      	cbnz	r0, 80096d8 <_Balloc+0x68>
 80096a8:	2101      	movs	r1, #1
 80096aa:	fa01 f605 	lsl.w	r6, r1, r5
 80096ae:	1d72      	adds	r2, r6, #5
 80096b0:	0092      	lsls	r2, r2, #2
 80096b2:	4620      	mov	r0, r4
 80096b4:	f001 ff3e 	bl	800b534 <_calloc_r>
 80096b8:	b160      	cbz	r0, 80096d4 <_Balloc+0x64>
 80096ba:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80096be:	e00e      	b.n	80096de <_Balloc+0x6e>
 80096c0:	2221      	movs	r2, #33	@ 0x21
 80096c2:	2104      	movs	r1, #4
 80096c4:	4620      	mov	r0, r4
 80096c6:	f001 ff35 	bl	800b534 <_calloc_r>
 80096ca:	69e3      	ldr	r3, [r4, #28]
 80096cc:	60f0      	str	r0, [r6, #12]
 80096ce:	68db      	ldr	r3, [r3, #12]
 80096d0:	2b00      	cmp	r3, #0
 80096d2:	d1e4      	bne.n	800969e <_Balloc+0x2e>
 80096d4:	2000      	movs	r0, #0
 80096d6:	bd70      	pop	{r4, r5, r6, pc}
 80096d8:	6802      	ldr	r2, [r0, #0]
 80096da:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80096de:	2300      	movs	r3, #0
 80096e0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80096e4:	e7f7      	b.n	80096d6 <_Balloc+0x66>
 80096e6:	bf00      	nop
 80096e8:	0800be9a 	.word	0x0800be9a
 80096ec:	0800bf1a 	.word	0x0800bf1a

080096f0 <_Bfree>:
 80096f0:	b570      	push	{r4, r5, r6, lr}
 80096f2:	69c6      	ldr	r6, [r0, #28]
 80096f4:	4605      	mov	r5, r0
 80096f6:	460c      	mov	r4, r1
 80096f8:	b976      	cbnz	r6, 8009718 <_Bfree+0x28>
 80096fa:	2010      	movs	r0, #16
 80096fc:	f7ff ff02 	bl	8009504 <malloc>
 8009700:	4602      	mov	r2, r0
 8009702:	61e8      	str	r0, [r5, #28]
 8009704:	b920      	cbnz	r0, 8009710 <_Bfree+0x20>
 8009706:	4b09      	ldr	r3, [pc, #36]	@ (800972c <_Bfree+0x3c>)
 8009708:	4809      	ldr	r0, [pc, #36]	@ (8009730 <_Bfree+0x40>)
 800970a:	218f      	movs	r1, #143	@ 0x8f
 800970c:	f001 fef4 	bl	800b4f8 <__assert_func>
 8009710:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009714:	6006      	str	r6, [r0, #0]
 8009716:	60c6      	str	r6, [r0, #12]
 8009718:	b13c      	cbz	r4, 800972a <_Bfree+0x3a>
 800971a:	69eb      	ldr	r3, [r5, #28]
 800971c:	6862      	ldr	r2, [r4, #4]
 800971e:	68db      	ldr	r3, [r3, #12]
 8009720:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009724:	6021      	str	r1, [r4, #0]
 8009726:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800972a:	bd70      	pop	{r4, r5, r6, pc}
 800972c:	0800be9a 	.word	0x0800be9a
 8009730:	0800bf1a 	.word	0x0800bf1a

08009734 <__multadd>:
 8009734:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009738:	690d      	ldr	r5, [r1, #16]
 800973a:	4607      	mov	r7, r0
 800973c:	460c      	mov	r4, r1
 800973e:	461e      	mov	r6, r3
 8009740:	f101 0c14 	add.w	ip, r1, #20
 8009744:	2000      	movs	r0, #0
 8009746:	f8dc 3000 	ldr.w	r3, [ip]
 800974a:	b299      	uxth	r1, r3
 800974c:	fb02 6101 	mla	r1, r2, r1, r6
 8009750:	0c1e      	lsrs	r6, r3, #16
 8009752:	0c0b      	lsrs	r3, r1, #16
 8009754:	fb02 3306 	mla	r3, r2, r6, r3
 8009758:	b289      	uxth	r1, r1
 800975a:	3001      	adds	r0, #1
 800975c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009760:	4285      	cmp	r5, r0
 8009762:	f84c 1b04 	str.w	r1, [ip], #4
 8009766:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800976a:	dcec      	bgt.n	8009746 <__multadd+0x12>
 800976c:	b30e      	cbz	r6, 80097b2 <__multadd+0x7e>
 800976e:	68a3      	ldr	r3, [r4, #8]
 8009770:	42ab      	cmp	r3, r5
 8009772:	dc19      	bgt.n	80097a8 <__multadd+0x74>
 8009774:	6861      	ldr	r1, [r4, #4]
 8009776:	4638      	mov	r0, r7
 8009778:	3101      	adds	r1, #1
 800977a:	f7ff ff79 	bl	8009670 <_Balloc>
 800977e:	4680      	mov	r8, r0
 8009780:	b928      	cbnz	r0, 800978e <__multadd+0x5a>
 8009782:	4602      	mov	r2, r0
 8009784:	4b0c      	ldr	r3, [pc, #48]	@ (80097b8 <__multadd+0x84>)
 8009786:	480d      	ldr	r0, [pc, #52]	@ (80097bc <__multadd+0x88>)
 8009788:	21ba      	movs	r1, #186	@ 0xba
 800978a:	f001 feb5 	bl	800b4f8 <__assert_func>
 800978e:	6922      	ldr	r2, [r4, #16]
 8009790:	3202      	adds	r2, #2
 8009792:	f104 010c 	add.w	r1, r4, #12
 8009796:	0092      	lsls	r2, r2, #2
 8009798:	300c      	adds	r0, #12
 800979a:	f7ff f808 	bl	80087ae <memcpy>
 800979e:	4621      	mov	r1, r4
 80097a0:	4638      	mov	r0, r7
 80097a2:	f7ff ffa5 	bl	80096f0 <_Bfree>
 80097a6:	4644      	mov	r4, r8
 80097a8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80097ac:	3501      	adds	r5, #1
 80097ae:	615e      	str	r6, [r3, #20]
 80097b0:	6125      	str	r5, [r4, #16]
 80097b2:	4620      	mov	r0, r4
 80097b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80097b8:	0800bf09 	.word	0x0800bf09
 80097bc:	0800bf1a 	.word	0x0800bf1a

080097c0 <__s2b>:
 80097c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80097c4:	460c      	mov	r4, r1
 80097c6:	4615      	mov	r5, r2
 80097c8:	461f      	mov	r7, r3
 80097ca:	2209      	movs	r2, #9
 80097cc:	3308      	adds	r3, #8
 80097ce:	4606      	mov	r6, r0
 80097d0:	fb93 f3f2 	sdiv	r3, r3, r2
 80097d4:	2100      	movs	r1, #0
 80097d6:	2201      	movs	r2, #1
 80097d8:	429a      	cmp	r2, r3
 80097da:	db09      	blt.n	80097f0 <__s2b+0x30>
 80097dc:	4630      	mov	r0, r6
 80097de:	f7ff ff47 	bl	8009670 <_Balloc>
 80097e2:	b940      	cbnz	r0, 80097f6 <__s2b+0x36>
 80097e4:	4602      	mov	r2, r0
 80097e6:	4b19      	ldr	r3, [pc, #100]	@ (800984c <__s2b+0x8c>)
 80097e8:	4819      	ldr	r0, [pc, #100]	@ (8009850 <__s2b+0x90>)
 80097ea:	21d3      	movs	r1, #211	@ 0xd3
 80097ec:	f001 fe84 	bl	800b4f8 <__assert_func>
 80097f0:	0052      	lsls	r2, r2, #1
 80097f2:	3101      	adds	r1, #1
 80097f4:	e7f0      	b.n	80097d8 <__s2b+0x18>
 80097f6:	9b08      	ldr	r3, [sp, #32]
 80097f8:	6143      	str	r3, [r0, #20]
 80097fa:	2d09      	cmp	r5, #9
 80097fc:	f04f 0301 	mov.w	r3, #1
 8009800:	6103      	str	r3, [r0, #16]
 8009802:	dd16      	ble.n	8009832 <__s2b+0x72>
 8009804:	f104 0909 	add.w	r9, r4, #9
 8009808:	46c8      	mov	r8, r9
 800980a:	442c      	add	r4, r5
 800980c:	f818 3b01 	ldrb.w	r3, [r8], #1
 8009810:	4601      	mov	r1, r0
 8009812:	3b30      	subs	r3, #48	@ 0x30
 8009814:	220a      	movs	r2, #10
 8009816:	4630      	mov	r0, r6
 8009818:	f7ff ff8c 	bl	8009734 <__multadd>
 800981c:	45a0      	cmp	r8, r4
 800981e:	d1f5      	bne.n	800980c <__s2b+0x4c>
 8009820:	f1a5 0408 	sub.w	r4, r5, #8
 8009824:	444c      	add	r4, r9
 8009826:	1b2d      	subs	r5, r5, r4
 8009828:	1963      	adds	r3, r4, r5
 800982a:	42bb      	cmp	r3, r7
 800982c:	db04      	blt.n	8009838 <__s2b+0x78>
 800982e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009832:	340a      	adds	r4, #10
 8009834:	2509      	movs	r5, #9
 8009836:	e7f6      	b.n	8009826 <__s2b+0x66>
 8009838:	f814 3b01 	ldrb.w	r3, [r4], #1
 800983c:	4601      	mov	r1, r0
 800983e:	3b30      	subs	r3, #48	@ 0x30
 8009840:	220a      	movs	r2, #10
 8009842:	4630      	mov	r0, r6
 8009844:	f7ff ff76 	bl	8009734 <__multadd>
 8009848:	e7ee      	b.n	8009828 <__s2b+0x68>
 800984a:	bf00      	nop
 800984c:	0800bf09 	.word	0x0800bf09
 8009850:	0800bf1a 	.word	0x0800bf1a

08009854 <__hi0bits>:
 8009854:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8009858:	4603      	mov	r3, r0
 800985a:	bf36      	itet	cc
 800985c:	0403      	lslcc	r3, r0, #16
 800985e:	2000      	movcs	r0, #0
 8009860:	2010      	movcc	r0, #16
 8009862:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009866:	bf3c      	itt	cc
 8009868:	021b      	lslcc	r3, r3, #8
 800986a:	3008      	addcc	r0, #8
 800986c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009870:	bf3c      	itt	cc
 8009872:	011b      	lslcc	r3, r3, #4
 8009874:	3004      	addcc	r0, #4
 8009876:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800987a:	bf3c      	itt	cc
 800987c:	009b      	lslcc	r3, r3, #2
 800987e:	3002      	addcc	r0, #2
 8009880:	2b00      	cmp	r3, #0
 8009882:	db05      	blt.n	8009890 <__hi0bits+0x3c>
 8009884:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8009888:	f100 0001 	add.w	r0, r0, #1
 800988c:	bf08      	it	eq
 800988e:	2020      	moveq	r0, #32
 8009890:	4770      	bx	lr

08009892 <__lo0bits>:
 8009892:	6803      	ldr	r3, [r0, #0]
 8009894:	4602      	mov	r2, r0
 8009896:	f013 0007 	ands.w	r0, r3, #7
 800989a:	d00b      	beq.n	80098b4 <__lo0bits+0x22>
 800989c:	07d9      	lsls	r1, r3, #31
 800989e:	d421      	bmi.n	80098e4 <__lo0bits+0x52>
 80098a0:	0798      	lsls	r0, r3, #30
 80098a2:	bf49      	itett	mi
 80098a4:	085b      	lsrmi	r3, r3, #1
 80098a6:	089b      	lsrpl	r3, r3, #2
 80098a8:	2001      	movmi	r0, #1
 80098aa:	6013      	strmi	r3, [r2, #0]
 80098ac:	bf5c      	itt	pl
 80098ae:	6013      	strpl	r3, [r2, #0]
 80098b0:	2002      	movpl	r0, #2
 80098b2:	4770      	bx	lr
 80098b4:	b299      	uxth	r1, r3
 80098b6:	b909      	cbnz	r1, 80098bc <__lo0bits+0x2a>
 80098b8:	0c1b      	lsrs	r3, r3, #16
 80098ba:	2010      	movs	r0, #16
 80098bc:	b2d9      	uxtb	r1, r3
 80098be:	b909      	cbnz	r1, 80098c4 <__lo0bits+0x32>
 80098c0:	3008      	adds	r0, #8
 80098c2:	0a1b      	lsrs	r3, r3, #8
 80098c4:	0719      	lsls	r1, r3, #28
 80098c6:	bf04      	itt	eq
 80098c8:	091b      	lsreq	r3, r3, #4
 80098ca:	3004      	addeq	r0, #4
 80098cc:	0799      	lsls	r1, r3, #30
 80098ce:	bf04      	itt	eq
 80098d0:	089b      	lsreq	r3, r3, #2
 80098d2:	3002      	addeq	r0, #2
 80098d4:	07d9      	lsls	r1, r3, #31
 80098d6:	d403      	bmi.n	80098e0 <__lo0bits+0x4e>
 80098d8:	085b      	lsrs	r3, r3, #1
 80098da:	f100 0001 	add.w	r0, r0, #1
 80098de:	d003      	beq.n	80098e8 <__lo0bits+0x56>
 80098e0:	6013      	str	r3, [r2, #0]
 80098e2:	4770      	bx	lr
 80098e4:	2000      	movs	r0, #0
 80098e6:	4770      	bx	lr
 80098e8:	2020      	movs	r0, #32
 80098ea:	4770      	bx	lr

080098ec <__i2b>:
 80098ec:	b510      	push	{r4, lr}
 80098ee:	460c      	mov	r4, r1
 80098f0:	2101      	movs	r1, #1
 80098f2:	f7ff febd 	bl	8009670 <_Balloc>
 80098f6:	4602      	mov	r2, r0
 80098f8:	b928      	cbnz	r0, 8009906 <__i2b+0x1a>
 80098fa:	4b05      	ldr	r3, [pc, #20]	@ (8009910 <__i2b+0x24>)
 80098fc:	4805      	ldr	r0, [pc, #20]	@ (8009914 <__i2b+0x28>)
 80098fe:	f240 1145 	movw	r1, #325	@ 0x145
 8009902:	f001 fdf9 	bl	800b4f8 <__assert_func>
 8009906:	2301      	movs	r3, #1
 8009908:	6144      	str	r4, [r0, #20]
 800990a:	6103      	str	r3, [r0, #16]
 800990c:	bd10      	pop	{r4, pc}
 800990e:	bf00      	nop
 8009910:	0800bf09 	.word	0x0800bf09
 8009914:	0800bf1a 	.word	0x0800bf1a

08009918 <__multiply>:
 8009918:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800991c:	4614      	mov	r4, r2
 800991e:	690a      	ldr	r2, [r1, #16]
 8009920:	6923      	ldr	r3, [r4, #16]
 8009922:	429a      	cmp	r2, r3
 8009924:	bfa8      	it	ge
 8009926:	4623      	movge	r3, r4
 8009928:	460f      	mov	r7, r1
 800992a:	bfa4      	itt	ge
 800992c:	460c      	movge	r4, r1
 800992e:	461f      	movge	r7, r3
 8009930:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8009934:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8009938:	68a3      	ldr	r3, [r4, #8]
 800993a:	6861      	ldr	r1, [r4, #4]
 800993c:	eb0a 0609 	add.w	r6, sl, r9
 8009940:	42b3      	cmp	r3, r6
 8009942:	b085      	sub	sp, #20
 8009944:	bfb8      	it	lt
 8009946:	3101      	addlt	r1, #1
 8009948:	f7ff fe92 	bl	8009670 <_Balloc>
 800994c:	b930      	cbnz	r0, 800995c <__multiply+0x44>
 800994e:	4602      	mov	r2, r0
 8009950:	4b44      	ldr	r3, [pc, #272]	@ (8009a64 <__multiply+0x14c>)
 8009952:	4845      	ldr	r0, [pc, #276]	@ (8009a68 <__multiply+0x150>)
 8009954:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8009958:	f001 fdce 	bl	800b4f8 <__assert_func>
 800995c:	f100 0514 	add.w	r5, r0, #20
 8009960:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8009964:	462b      	mov	r3, r5
 8009966:	2200      	movs	r2, #0
 8009968:	4543      	cmp	r3, r8
 800996a:	d321      	bcc.n	80099b0 <__multiply+0x98>
 800996c:	f107 0114 	add.w	r1, r7, #20
 8009970:	f104 0214 	add.w	r2, r4, #20
 8009974:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8009978:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800997c:	9302      	str	r3, [sp, #8]
 800997e:	1b13      	subs	r3, r2, r4
 8009980:	3b15      	subs	r3, #21
 8009982:	f023 0303 	bic.w	r3, r3, #3
 8009986:	3304      	adds	r3, #4
 8009988:	f104 0715 	add.w	r7, r4, #21
 800998c:	42ba      	cmp	r2, r7
 800998e:	bf38      	it	cc
 8009990:	2304      	movcc	r3, #4
 8009992:	9301      	str	r3, [sp, #4]
 8009994:	9b02      	ldr	r3, [sp, #8]
 8009996:	9103      	str	r1, [sp, #12]
 8009998:	428b      	cmp	r3, r1
 800999a:	d80c      	bhi.n	80099b6 <__multiply+0x9e>
 800999c:	2e00      	cmp	r6, #0
 800999e:	dd03      	ble.n	80099a8 <__multiply+0x90>
 80099a0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80099a4:	2b00      	cmp	r3, #0
 80099a6:	d05b      	beq.n	8009a60 <__multiply+0x148>
 80099a8:	6106      	str	r6, [r0, #16]
 80099aa:	b005      	add	sp, #20
 80099ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80099b0:	f843 2b04 	str.w	r2, [r3], #4
 80099b4:	e7d8      	b.n	8009968 <__multiply+0x50>
 80099b6:	f8b1 a000 	ldrh.w	sl, [r1]
 80099ba:	f1ba 0f00 	cmp.w	sl, #0
 80099be:	d024      	beq.n	8009a0a <__multiply+0xf2>
 80099c0:	f104 0e14 	add.w	lr, r4, #20
 80099c4:	46a9      	mov	r9, r5
 80099c6:	f04f 0c00 	mov.w	ip, #0
 80099ca:	f85e 7b04 	ldr.w	r7, [lr], #4
 80099ce:	f8d9 3000 	ldr.w	r3, [r9]
 80099d2:	fa1f fb87 	uxth.w	fp, r7
 80099d6:	b29b      	uxth	r3, r3
 80099d8:	fb0a 330b 	mla	r3, sl, fp, r3
 80099dc:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 80099e0:	f8d9 7000 	ldr.w	r7, [r9]
 80099e4:	4463      	add	r3, ip
 80099e6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80099ea:	fb0a c70b 	mla	r7, sl, fp, ip
 80099ee:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 80099f2:	b29b      	uxth	r3, r3
 80099f4:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80099f8:	4572      	cmp	r2, lr
 80099fa:	f849 3b04 	str.w	r3, [r9], #4
 80099fe:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8009a02:	d8e2      	bhi.n	80099ca <__multiply+0xb2>
 8009a04:	9b01      	ldr	r3, [sp, #4]
 8009a06:	f845 c003 	str.w	ip, [r5, r3]
 8009a0a:	9b03      	ldr	r3, [sp, #12]
 8009a0c:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8009a10:	3104      	adds	r1, #4
 8009a12:	f1b9 0f00 	cmp.w	r9, #0
 8009a16:	d021      	beq.n	8009a5c <__multiply+0x144>
 8009a18:	682b      	ldr	r3, [r5, #0]
 8009a1a:	f104 0c14 	add.w	ip, r4, #20
 8009a1e:	46ae      	mov	lr, r5
 8009a20:	f04f 0a00 	mov.w	sl, #0
 8009a24:	f8bc b000 	ldrh.w	fp, [ip]
 8009a28:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8009a2c:	fb09 770b 	mla	r7, r9, fp, r7
 8009a30:	4457      	add	r7, sl
 8009a32:	b29b      	uxth	r3, r3
 8009a34:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8009a38:	f84e 3b04 	str.w	r3, [lr], #4
 8009a3c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8009a40:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009a44:	f8be 3000 	ldrh.w	r3, [lr]
 8009a48:	fb09 330a 	mla	r3, r9, sl, r3
 8009a4c:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8009a50:	4562      	cmp	r2, ip
 8009a52:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009a56:	d8e5      	bhi.n	8009a24 <__multiply+0x10c>
 8009a58:	9f01      	ldr	r7, [sp, #4]
 8009a5a:	51eb      	str	r3, [r5, r7]
 8009a5c:	3504      	adds	r5, #4
 8009a5e:	e799      	b.n	8009994 <__multiply+0x7c>
 8009a60:	3e01      	subs	r6, #1
 8009a62:	e79b      	b.n	800999c <__multiply+0x84>
 8009a64:	0800bf09 	.word	0x0800bf09
 8009a68:	0800bf1a 	.word	0x0800bf1a

08009a6c <__pow5mult>:
 8009a6c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009a70:	4615      	mov	r5, r2
 8009a72:	f012 0203 	ands.w	r2, r2, #3
 8009a76:	4607      	mov	r7, r0
 8009a78:	460e      	mov	r6, r1
 8009a7a:	d007      	beq.n	8009a8c <__pow5mult+0x20>
 8009a7c:	4c25      	ldr	r4, [pc, #148]	@ (8009b14 <__pow5mult+0xa8>)
 8009a7e:	3a01      	subs	r2, #1
 8009a80:	2300      	movs	r3, #0
 8009a82:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009a86:	f7ff fe55 	bl	8009734 <__multadd>
 8009a8a:	4606      	mov	r6, r0
 8009a8c:	10ad      	asrs	r5, r5, #2
 8009a8e:	d03d      	beq.n	8009b0c <__pow5mult+0xa0>
 8009a90:	69fc      	ldr	r4, [r7, #28]
 8009a92:	b97c      	cbnz	r4, 8009ab4 <__pow5mult+0x48>
 8009a94:	2010      	movs	r0, #16
 8009a96:	f7ff fd35 	bl	8009504 <malloc>
 8009a9a:	4602      	mov	r2, r0
 8009a9c:	61f8      	str	r0, [r7, #28]
 8009a9e:	b928      	cbnz	r0, 8009aac <__pow5mult+0x40>
 8009aa0:	4b1d      	ldr	r3, [pc, #116]	@ (8009b18 <__pow5mult+0xac>)
 8009aa2:	481e      	ldr	r0, [pc, #120]	@ (8009b1c <__pow5mult+0xb0>)
 8009aa4:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8009aa8:	f001 fd26 	bl	800b4f8 <__assert_func>
 8009aac:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009ab0:	6004      	str	r4, [r0, #0]
 8009ab2:	60c4      	str	r4, [r0, #12]
 8009ab4:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8009ab8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009abc:	b94c      	cbnz	r4, 8009ad2 <__pow5mult+0x66>
 8009abe:	f240 2171 	movw	r1, #625	@ 0x271
 8009ac2:	4638      	mov	r0, r7
 8009ac4:	f7ff ff12 	bl	80098ec <__i2b>
 8009ac8:	2300      	movs	r3, #0
 8009aca:	f8c8 0008 	str.w	r0, [r8, #8]
 8009ace:	4604      	mov	r4, r0
 8009ad0:	6003      	str	r3, [r0, #0]
 8009ad2:	f04f 0900 	mov.w	r9, #0
 8009ad6:	07eb      	lsls	r3, r5, #31
 8009ad8:	d50a      	bpl.n	8009af0 <__pow5mult+0x84>
 8009ada:	4631      	mov	r1, r6
 8009adc:	4622      	mov	r2, r4
 8009ade:	4638      	mov	r0, r7
 8009ae0:	f7ff ff1a 	bl	8009918 <__multiply>
 8009ae4:	4631      	mov	r1, r6
 8009ae6:	4680      	mov	r8, r0
 8009ae8:	4638      	mov	r0, r7
 8009aea:	f7ff fe01 	bl	80096f0 <_Bfree>
 8009aee:	4646      	mov	r6, r8
 8009af0:	106d      	asrs	r5, r5, #1
 8009af2:	d00b      	beq.n	8009b0c <__pow5mult+0xa0>
 8009af4:	6820      	ldr	r0, [r4, #0]
 8009af6:	b938      	cbnz	r0, 8009b08 <__pow5mult+0x9c>
 8009af8:	4622      	mov	r2, r4
 8009afa:	4621      	mov	r1, r4
 8009afc:	4638      	mov	r0, r7
 8009afe:	f7ff ff0b 	bl	8009918 <__multiply>
 8009b02:	6020      	str	r0, [r4, #0]
 8009b04:	f8c0 9000 	str.w	r9, [r0]
 8009b08:	4604      	mov	r4, r0
 8009b0a:	e7e4      	b.n	8009ad6 <__pow5mult+0x6a>
 8009b0c:	4630      	mov	r0, r6
 8009b0e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009b12:	bf00      	nop
 8009b14:	0800bf74 	.word	0x0800bf74
 8009b18:	0800be9a 	.word	0x0800be9a
 8009b1c:	0800bf1a 	.word	0x0800bf1a

08009b20 <__lshift>:
 8009b20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009b24:	460c      	mov	r4, r1
 8009b26:	6849      	ldr	r1, [r1, #4]
 8009b28:	6923      	ldr	r3, [r4, #16]
 8009b2a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009b2e:	68a3      	ldr	r3, [r4, #8]
 8009b30:	4607      	mov	r7, r0
 8009b32:	4691      	mov	r9, r2
 8009b34:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009b38:	f108 0601 	add.w	r6, r8, #1
 8009b3c:	42b3      	cmp	r3, r6
 8009b3e:	db0b      	blt.n	8009b58 <__lshift+0x38>
 8009b40:	4638      	mov	r0, r7
 8009b42:	f7ff fd95 	bl	8009670 <_Balloc>
 8009b46:	4605      	mov	r5, r0
 8009b48:	b948      	cbnz	r0, 8009b5e <__lshift+0x3e>
 8009b4a:	4602      	mov	r2, r0
 8009b4c:	4b28      	ldr	r3, [pc, #160]	@ (8009bf0 <__lshift+0xd0>)
 8009b4e:	4829      	ldr	r0, [pc, #164]	@ (8009bf4 <__lshift+0xd4>)
 8009b50:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8009b54:	f001 fcd0 	bl	800b4f8 <__assert_func>
 8009b58:	3101      	adds	r1, #1
 8009b5a:	005b      	lsls	r3, r3, #1
 8009b5c:	e7ee      	b.n	8009b3c <__lshift+0x1c>
 8009b5e:	2300      	movs	r3, #0
 8009b60:	f100 0114 	add.w	r1, r0, #20
 8009b64:	f100 0210 	add.w	r2, r0, #16
 8009b68:	4618      	mov	r0, r3
 8009b6a:	4553      	cmp	r3, sl
 8009b6c:	db33      	blt.n	8009bd6 <__lshift+0xb6>
 8009b6e:	6920      	ldr	r0, [r4, #16]
 8009b70:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009b74:	f104 0314 	add.w	r3, r4, #20
 8009b78:	f019 091f 	ands.w	r9, r9, #31
 8009b7c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009b80:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009b84:	d02b      	beq.n	8009bde <__lshift+0xbe>
 8009b86:	f1c9 0e20 	rsb	lr, r9, #32
 8009b8a:	468a      	mov	sl, r1
 8009b8c:	2200      	movs	r2, #0
 8009b8e:	6818      	ldr	r0, [r3, #0]
 8009b90:	fa00 f009 	lsl.w	r0, r0, r9
 8009b94:	4310      	orrs	r0, r2
 8009b96:	f84a 0b04 	str.w	r0, [sl], #4
 8009b9a:	f853 2b04 	ldr.w	r2, [r3], #4
 8009b9e:	459c      	cmp	ip, r3
 8009ba0:	fa22 f20e 	lsr.w	r2, r2, lr
 8009ba4:	d8f3      	bhi.n	8009b8e <__lshift+0x6e>
 8009ba6:	ebac 0304 	sub.w	r3, ip, r4
 8009baa:	3b15      	subs	r3, #21
 8009bac:	f023 0303 	bic.w	r3, r3, #3
 8009bb0:	3304      	adds	r3, #4
 8009bb2:	f104 0015 	add.w	r0, r4, #21
 8009bb6:	4584      	cmp	ip, r0
 8009bb8:	bf38      	it	cc
 8009bba:	2304      	movcc	r3, #4
 8009bbc:	50ca      	str	r2, [r1, r3]
 8009bbe:	b10a      	cbz	r2, 8009bc4 <__lshift+0xa4>
 8009bc0:	f108 0602 	add.w	r6, r8, #2
 8009bc4:	3e01      	subs	r6, #1
 8009bc6:	4638      	mov	r0, r7
 8009bc8:	612e      	str	r6, [r5, #16]
 8009bca:	4621      	mov	r1, r4
 8009bcc:	f7ff fd90 	bl	80096f0 <_Bfree>
 8009bd0:	4628      	mov	r0, r5
 8009bd2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009bd6:	f842 0f04 	str.w	r0, [r2, #4]!
 8009bda:	3301      	adds	r3, #1
 8009bdc:	e7c5      	b.n	8009b6a <__lshift+0x4a>
 8009bde:	3904      	subs	r1, #4
 8009be0:	f853 2b04 	ldr.w	r2, [r3], #4
 8009be4:	f841 2f04 	str.w	r2, [r1, #4]!
 8009be8:	459c      	cmp	ip, r3
 8009bea:	d8f9      	bhi.n	8009be0 <__lshift+0xc0>
 8009bec:	e7ea      	b.n	8009bc4 <__lshift+0xa4>
 8009bee:	bf00      	nop
 8009bf0:	0800bf09 	.word	0x0800bf09
 8009bf4:	0800bf1a 	.word	0x0800bf1a

08009bf8 <__mcmp>:
 8009bf8:	690a      	ldr	r2, [r1, #16]
 8009bfa:	4603      	mov	r3, r0
 8009bfc:	6900      	ldr	r0, [r0, #16]
 8009bfe:	1a80      	subs	r0, r0, r2
 8009c00:	b530      	push	{r4, r5, lr}
 8009c02:	d10e      	bne.n	8009c22 <__mcmp+0x2a>
 8009c04:	3314      	adds	r3, #20
 8009c06:	3114      	adds	r1, #20
 8009c08:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8009c0c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8009c10:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009c14:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009c18:	4295      	cmp	r5, r2
 8009c1a:	d003      	beq.n	8009c24 <__mcmp+0x2c>
 8009c1c:	d205      	bcs.n	8009c2a <__mcmp+0x32>
 8009c1e:	f04f 30ff 	mov.w	r0, #4294967295
 8009c22:	bd30      	pop	{r4, r5, pc}
 8009c24:	42a3      	cmp	r3, r4
 8009c26:	d3f3      	bcc.n	8009c10 <__mcmp+0x18>
 8009c28:	e7fb      	b.n	8009c22 <__mcmp+0x2a>
 8009c2a:	2001      	movs	r0, #1
 8009c2c:	e7f9      	b.n	8009c22 <__mcmp+0x2a>
	...

08009c30 <__mdiff>:
 8009c30:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c34:	4689      	mov	r9, r1
 8009c36:	4606      	mov	r6, r0
 8009c38:	4611      	mov	r1, r2
 8009c3a:	4648      	mov	r0, r9
 8009c3c:	4614      	mov	r4, r2
 8009c3e:	f7ff ffdb 	bl	8009bf8 <__mcmp>
 8009c42:	1e05      	subs	r5, r0, #0
 8009c44:	d112      	bne.n	8009c6c <__mdiff+0x3c>
 8009c46:	4629      	mov	r1, r5
 8009c48:	4630      	mov	r0, r6
 8009c4a:	f7ff fd11 	bl	8009670 <_Balloc>
 8009c4e:	4602      	mov	r2, r0
 8009c50:	b928      	cbnz	r0, 8009c5e <__mdiff+0x2e>
 8009c52:	4b3f      	ldr	r3, [pc, #252]	@ (8009d50 <__mdiff+0x120>)
 8009c54:	f240 2137 	movw	r1, #567	@ 0x237
 8009c58:	483e      	ldr	r0, [pc, #248]	@ (8009d54 <__mdiff+0x124>)
 8009c5a:	f001 fc4d 	bl	800b4f8 <__assert_func>
 8009c5e:	2301      	movs	r3, #1
 8009c60:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009c64:	4610      	mov	r0, r2
 8009c66:	b003      	add	sp, #12
 8009c68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c6c:	bfbc      	itt	lt
 8009c6e:	464b      	movlt	r3, r9
 8009c70:	46a1      	movlt	r9, r4
 8009c72:	4630      	mov	r0, r6
 8009c74:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8009c78:	bfba      	itte	lt
 8009c7a:	461c      	movlt	r4, r3
 8009c7c:	2501      	movlt	r5, #1
 8009c7e:	2500      	movge	r5, #0
 8009c80:	f7ff fcf6 	bl	8009670 <_Balloc>
 8009c84:	4602      	mov	r2, r0
 8009c86:	b918      	cbnz	r0, 8009c90 <__mdiff+0x60>
 8009c88:	4b31      	ldr	r3, [pc, #196]	@ (8009d50 <__mdiff+0x120>)
 8009c8a:	f240 2145 	movw	r1, #581	@ 0x245
 8009c8e:	e7e3      	b.n	8009c58 <__mdiff+0x28>
 8009c90:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8009c94:	6926      	ldr	r6, [r4, #16]
 8009c96:	60c5      	str	r5, [r0, #12]
 8009c98:	f109 0310 	add.w	r3, r9, #16
 8009c9c:	f109 0514 	add.w	r5, r9, #20
 8009ca0:	f104 0e14 	add.w	lr, r4, #20
 8009ca4:	f100 0b14 	add.w	fp, r0, #20
 8009ca8:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8009cac:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8009cb0:	9301      	str	r3, [sp, #4]
 8009cb2:	46d9      	mov	r9, fp
 8009cb4:	f04f 0c00 	mov.w	ip, #0
 8009cb8:	9b01      	ldr	r3, [sp, #4]
 8009cba:	f85e 0b04 	ldr.w	r0, [lr], #4
 8009cbe:	f853 af04 	ldr.w	sl, [r3, #4]!
 8009cc2:	9301      	str	r3, [sp, #4]
 8009cc4:	fa1f f38a 	uxth.w	r3, sl
 8009cc8:	4619      	mov	r1, r3
 8009cca:	b283      	uxth	r3, r0
 8009ccc:	1acb      	subs	r3, r1, r3
 8009cce:	0c00      	lsrs	r0, r0, #16
 8009cd0:	4463      	add	r3, ip
 8009cd2:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8009cd6:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8009cda:	b29b      	uxth	r3, r3
 8009cdc:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8009ce0:	4576      	cmp	r6, lr
 8009ce2:	f849 3b04 	str.w	r3, [r9], #4
 8009ce6:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009cea:	d8e5      	bhi.n	8009cb8 <__mdiff+0x88>
 8009cec:	1b33      	subs	r3, r6, r4
 8009cee:	3b15      	subs	r3, #21
 8009cf0:	f023 0303 	bic.w	r3, r3, #3
 8009cf4:	3415      	adds	r4, #21
 8009cf6:	3304      	adds	r3, #4
 8009cf8:	42a6      	cmp	r6, r4
 8009cfa:	bf38      	it	cc
 8009cfc:	2304      	movcc	r3, #4
 8009cfe:	441d      	add	r5, r3
 8009d00:	445b      	add	r3, fp
 8009d02:	461e      	mov	r6, r3
 8009d04:	462c      	mov	r4, r5
 8009d06:	4544      	cmp	r4, r8
 8009d08:	d30e      	bcc.n	8009d28 <__mdiff+0xf8>
 8009d0a:	f108 0103 	add.w	r1, r8, #3
 8009d0e:	1b49      	subs	r1, r1, r5
 8009d10:	f021 0103 	bic.w	r1, r1, #3
 8009d14:	3d03      	subs	r5, #3
 8009d16:	45a8      	cmp	r8, r5
 8009d18:	bf38      	it	cc
 8009d1a:	2100      	movcc	r1, #0
 8009d1c:	440b      	add	r3, r1
 8009d1e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009d22:	b191      	cbz	r1, 8009d4a <__mdiff+0x11a>
 8009d24:	6117      	str	r7, [r2, #16]
 8009d26:	e79d      	b.n	8009c64 <__mdiff+0x34>
 8009d28:	f854 1b04 	ldr.w	r1, [r4], #4
 8009d2c:	46e6      	mov	lr, ip
 8009d2e:	0c08      	lsrs	r0, r1, #16
 8009d30:	fa1c fc81 	uxtah	ip, ip, r1
 8009d34:	4471      	add	r1, lr
 8009d36:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8009d3a:	b289      	uxth	r1, r1
 8009d3c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8009d40:	f846 1b04 	str.w	r1, [r6], #4
 8009d44:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009d48:	e7dd      	b.n	8009d06 <__mdiff+0xd6>
 8009d4a:	3f01      	subs	r7, #1
 8009d4c:	e7e7      	b.n	8009d1e <__mdiff+0xee>
 8009d4e:	bf00      	nop
 8009d50:	0800bf09 	.word	0x0800bf09
 8009d54:	0800bf1a 	.word	0x0800bf1a

08009d58 <__ulp>:
 8009d58:	b082      	sub	sp, #8
 8009d5a:	ed8d 0b00 	vstr	d0, [sp]
 8009d5e:	9a01      	ldr	r2, [sp, #4]
 8009d60:	4b0f      	ldr	r3, [pc, #60]	@ (8009da0 <__ulp+0x48>)
 8009d62:	4013      	ands	r3, r2
 8009d64:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8009d68:	2b00      	cmp	r3, #0
 8009d6a:	dc08      	bgt.n	8009d7e <__ulp+0x26>
 8009d6c:	425b      	negs	r3, r3
 8009d6e:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8009d72:	ea4f 5223 	mov.w	r2, r3, asr #20
 8009d76:	da04      	bge.n	8009d82 <__ulp+0x2a>
 8009d78:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8009d7c:	4113      	asrs	r3, r2
 8009d7e:	2200      	movs	r2, #0
 8009d80:	e008      	b.n	8009d94 <__ulp+0x3c>
 8009d82:	f1a2 0314 	sub.w	r3, r2, #20
 8009d86:	2b1e      	cmp	r3, #30
 8009d88:	bfda      	itte	le
 8009d8a:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8009d8e:	40da      	lsrle	r2, r3
 8009d90:	2201      	movgt	r2, #1
 8009d92:	2300      	movs	r3, #0
 8009d94:	4619      	mov	r1, r3
 8009d96:	4610      	mov	r0, r2
 8009d98:	ec41 0b10 	vmov	d0, r0, r1
 8009d9c:	b002      	add	sp, #8
 8009d9e:	4770      	bx	lr
 8009da0:	7ff00000 	.word	0x7ff00000

08009da4 <__b2d>:
 8009da4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009da8:	6906      	ldr	r6, [r0, #16]
 8009daa:	f100 0814 	add.w	r8, r0, #20
 8009dae:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8009db2:	1f37      	subs	r7, r6, #4
 8009db4:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8009db8:	4610      	mov	r0, r2
 8009dba:	f7ff fd4b 	bl	8009854 <__hi0bits>
 8009dbe:	f1c0 0320 	rsb	r3, r0, #32
 8009dc2:	280a      	cmp	r0, #10
 8009dc4:	600b      	str	r3, [r1, #0]
 8009dc6:	491b      	ldr	r1, [pc, #108]	@ (8009e34 <__b2d+0x90>)
 8009dc8:	dc15      	bgt.n	8009df6 <__b2d+0x52>
 8009dca:	f1c0 0c0b 	rsb	ip, r0, #11
 8009dce:	fa22 f30c 	lsr.w	r3, r2, ip
 8009dd2:	45b8      	cmp	r8, r7
 8009dd4:	ea43 0501 	orr.w	r5, r3, r1
 8009dd8:	bf34      	ite	cc
 8009dda:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8009dde:	2300      	movcs	r3, #0
 8009de0:	3015      	adds	r0, #21
 8009de2:	fa02 f000 	lsl.w	r0, r2, r0
 8009de6:	fa23 f30c 	lsr.w	r3, r3, ip
 8009dea:	4303      	orrs	r3, r0
 8009dec:	461c      	mov	r4, r3
 8009dee:	ec45 4b10 	vmov	d0, r4, r5
 8009df2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009df6:	45b8      	cmp	r8, r7
 8009df8:	bf3a      	itte	cc
 8009dfa:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8009dfe:	f1a6 0708 	subcc.w	r7, r6, #8
 8009e02:	2300      	movcs	r3, #0
 8009e04:	380b      	subs	r0, #11
 8009e06:	d012      	beq.n	8009e2e <__b2d+0x8a>
 8009e08:	f1c0 0120 	rsb	r1, r0, #32
 8009e0c:	fa23 f401 	lsr.w	r4, r3, r1
 8009e10:	4082      	lsls	r2, r0
 8009e12:	4322      	orrs	r2, r4
 8009e14:	4547      	cmp	r7, r8
 8009e16:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8009e1a:	bf8c      	ite	hi
 8009e1c:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8009e20:	2200      	movls	r2, #0
 8009e22:	4083      	lsls	r3, r0
 8009e24:	40ca      	lsrs	r2, r1
 8009e26:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8009e2a:	4313      	orrs	r3, r2
 8009e2c:	e7de      	b.n	8009dec <__b2d+0x48>
 8009e2e:	ea42 0501 	orr.w	r5, r2, r1
 8009e32:	e7db      	b.n	8009dec <__b2d+0x48>
 8009e34:	3ff00000 	.word	0x3ff00000

08009e38 <__d2b>:
 8009e38:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009e3c:	460f      	mov	r7, r1
 8009e3e:	2101      	movs	r1, #1
 8009e40:	ec59 8b10 	vmov	r8, r9, d0
 8009e44:	4616      	mov	r6, r2
 8009e46:	f7ff fc13 	bl	8009670 <_Balloc>
 8009e4a:	4604      	mov	r4, r0
 8009e4c:	b930      	cbnz	r0, 8009e5c <__d2b+0x24>
 8009e4e:	4602      	mov	r2, r0
 8009e50:	4b23      	ldr	r3, [pc, #140]	@ (8009ee0 <__d2b+0xa8>)
 8009e52:	4824      	ldr	r0, [pc, #144]	@ (8009ee4 <__d2b+0xac>)
 8009e54:	f240 310f 	movw	r1, #783	@ 0x30f
 8009e58:	f001 fb4e 	bl	800b4f8 <__assert_func>
 8009e5c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8009e60:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009e64:	b10d      	cbz	r5, 8009e6a <__d2b+0x32>
 8009e66:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009e6a:	9301      	str	r3, [sp, #4]
 8009e6c:	f1b8 0300 	subs.w	r3, r8, #0
 8009e70:	d023      	beq.n	8009eba <__d2b+0x82>
 8009e72:	4668      	mov	r0, sp
 8009e74:	9300      	str	r3, [sp, #0]
 8009e76:	f7ff fd0c 	bl	8009892 <__lo0bits>
 8009e7a:	e9dd 1200 	ldrd	r1, r2, [sp]
 8009e7e:	b1d0      	cbz	r0, 8009eb6 <__d2b+0x7e>
 8009e80:	f1c0 0320 	rsb	r3, r0, #32
 8009e84:	fa02 f303 	lsl.w	r3, r2, r3
 8009e88:	430b      	orrs	r3, r1
 8009e8a:	40c2      	lsrs	r2, r0
 8009e8c:	6163      	str	r3, [r4, #20]
 8009e8e:	9201      	str	r2, [sp, #4]
 8009e90:	9b01      	ldr	r3, [sp, #4]
 8009e92:	61a3      	str	r3, [r4, #24]
 8009e94:	2b00      	cmp	r3, #0
 8009e96:	bf0c      	ite	eq
 8009e98:	2201      	moveq	r2, #1
 8009e9a:	2202      	movne	r2, #2
 8009e9c:	6122      	str	r2, [r4, #16]
 8009e9e:	b1a5      	cbz	r5, 8009eca <__d2b+0x92>
 8009ea0:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8009ea4:	4405      	add	r5, r0
 8009ea6:	603d      	str	r5, [r7, #0]
 8009ea8:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8009eac:	6030      	str	r0, [r6, #0]
 8009eae:	4620      	mov	r0, r4
 8009eb0:	b003      	add	sp, #12
 8009eb2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009eb6:	6161      	str	r1, [r4, #20]
 8009eb8:	e7ea      	b.n	8009e90 <__d2b+0x58>
 8009eba:	a801      	add	r0, sp, #4
 8009ebc:	f7ff fce9 	bl	8009892 <__lo0bits>
 8009ec0:	9b01      	ldr	r3, [sp, #4]
 8009ec2:	6163      	str	r3, [r4, #20]
 8009ec4:	3020      	adds	r0, #32
 8009ec6:	2201      	movs	r2, #1
 8009ec8:	e7e8      	b.n	8009e9c <__d2b+0x64>
 8009eca:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009ece:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8009ed2:	6038      	str	r0, [r7, #0]
 8009ed4:	6918      	ldr	r0, [r3, #16]
 8009ed6:	f7ff fcbd 	bl	8009854 <__hi0bits>
 8009eda:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009ede:	e7e5      	b.n	8009eac <__d2b+0x74>
 8009ee0:	0800bf09 	.word	0x0800bf09
 8009ee4:	0800bf1a 	.word	0x0800bf1a

08009ee8 <__ratio>:
 8009ee8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009eec:	b085      	sub	sp, #20
 8009eee:	e9cd 1000 	strd	r1, r0, [sp]
 8009ef2:	a902      	add	r1, sp, #8
 8009ef4:	f7ff ff56 	bl	8009da4 <__b2d>
 8009ef8:	9800      	ldr	r0, [sp, #0]
 8009efa:	a903      	add	r1, sp, #12
 8009efc:	ec55 4b10 	vmov	r4, r5, d0
 8009f00:	f7ff ff50 	bl	8009da4 <__b2d>
 8009f04:	9b01      	ldr	r3, [sp, #4]
 8009f06:	6919      	ldr	r1, [r3, #16]
 8009f08:	9b00      	ldr	r3, [sp, #0]
 8009f0a:	691b      	ldr	r3, [r3, #16]
 8009f0c:	1ac9      	subs	r1, r1, r3
 8009f0e:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8009f12:	1a9b      	subs	r3, r3, r2
 8009f14:	ec5b ab10 	vmov	sl, fp, d0
 8009f18:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8009f1c:	2b00      	cmp	r3, #0
 8009f1e:	bfce      	itee	gt
 8009f20:	462a      	movgt	r2, r5
 8009f22:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8009f26:	465a      	movle	r2, fp
 8009f28:	462f      	mov	r7, r5
 8009f2a:	46d9      	mov	r9, fp
 8009f2c:	bfcc      	ite	gt
 8009f2e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8009f32:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8009f36:	464b      	mov	r3, r9
 8009f38:	4652      	mov	r2, sl
 8009f3a:	4620      	mov	r0, r4
 8009f3c:	4639      	mov	r1, r7
 8009f3e:	f7f6 fc8d 	bl	800085c <__aeabi_ddiv>
 8009f42:	ec41 0b10 	vmov	d0, r0, r1
 8009f46:	b005      	add	sp, #20
 8009f48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009f4c <__copybits>:
 8009f4c:	3901      	subs	r1, #1
 8009f4e:	b570      	push	{r4, r5, r6, lr}
 8009f50:	1149      	asrs	r1, r1, #5
 8009f52:	6914      	ldr	r4, [r2, #16]
 8009f54:	3101      	adds	r1, #1
 8009f56:	f102 0314 	add.w	r3, r2, #20
 8009f5a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8009f5e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8009f62:	1f05      	subs	r5, r0, #4
 8009f64:	42a3      	cmp	r3, r4
 8009f66:	d30c      	bcc.n	8009f82 <__copybits+0x36>
 8009f68:	1aa3      	subs	r3, r4, r2
 8009f6a:	3b11      	subs	r3, #17
 8009f6c:	f023 0303 	bic.w	r3, r3, #3
 8009f70:	3211      	adds	r2, #17
 8009f72:	42a2      	cmp	r2, r4
 8009f74:	bf88      	it	hi
 8009f76:	2300      	movhi	r3, #0
 8009f78:	4418      	add	r0, r3
 8009f7a:	2300      	movs	r3, #0
 8009f7c:	4288      	cmp	r0, r1
 8009f7e:	d305      	bcc.n	8009f8c <__copybits+0x40>
 8009f80:	bd70      	pop	{r4, r5, r6, pc}
 8009f82:	f853 6b04 	ldr.w	r6, [r3], #4
 8009f86:	f845 6f04 	str.w	r6, [r5, #4]!
 8009f8a:	e7eb      	b.n	8009f64 <__copybits+0x18>
 8009f8c:	f840 3b04 	str.w	r3, [r0], #4
 8009f90:	e7f4      	b.n	8009f7c <__copybits+0x30>

08009f92 <__any_on>:
 8009f92:	f100 0214 	add.w	r2, r0, #20
 8009f96:	6900      	ldr	r0, [r0, #16]
 8009f98:	114b      	asrs	r3, r1, #5
 8009f9a:	4298      	cmp	r0, r3
 8009f9c:	b510      	push	{r4, lr}
 8009f9e:	db11      	blt.n	8009fc4 <__any_on+0x32>
 8009fa0:	dd0a      	ble.n	8009fb8 <__any_on+0x26>
 8009fa2:	f011 011f 	ands.w	r1, r1, #31
 8009fa6:	d007      	beq.n	8009fb8 <__any_on+0x26>
 8009fa8:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8009fac:	fa24 f001 	lsr.w	r0, r4, r1
 8009fb0:	fa00 f101 	lsl.w	r1, r0, r1
 8009fb4:	428c      	cmp	r4, r1
 8009fb6:	d10b      	bne.n	8009fd0 <__any_on+0x3e>
 8009fb8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009fbc:	4293      	cmp	r3, r2
 8009fbe:	d803      	bhi.n	8009fc8 <__any_on+0x36>
 8009fc0:	2000      	movs	r0, #0
 8009fc2:	bd10      	pop	{r4, pc}
 8009fc4:	4603      	mov	r3, r0
 8009fc6:	e7f7      	b.n	8009fb8 <__any_on+0x26>
 8009fc8:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009fcc:	2900      	cmp	r1, #0
 8009fce:	d0f5      	beq.n	8009fbc <__any_on+0x2a>
 8009fd0:	2001      	movs	r0, #1
 8009fd2:	e7f6      	b.n	8009fc2 <__any_on+0x30>

08009fd4 <sulp>:
 8009fd4:	b570      	push	{r4, r5, r6, lr}
 8009fd6:	4604      	mov	r4, r0
 8009fd8:	460d      	mov	r5, r1
 8009fda:	ec45 4b10 	vmov	d0, r4, r5
 8009fde:	4616      	mov	r6, r2
 8009fe0:	f7ff feba 	bl	8009d58 <__ulp>
 8009fe4:	ec51 0b10 	vmov	r0, r1, d0
 8009fe8:	b17e      	cbz	r6, 800a00a <sulp+0x36>
 8009fea:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8009fee:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8009ff2:	2b00      	cmp	r3, #0
 8009ff4:	dd09      	ble.n	800a00a <sulp+0x36>
 8009ff6:	051b      	lsls	r3, r3, #20
 8009ff8:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8009ffc:	2400      	movs	r4, #0
 8009ffe:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800a002:	4622      	mov	r2, r4
 800a004:	462b      	mov	r3, r5
 800a006:	f7f6 faff 	bl	8000608 <__aeabi_dmul>
 800a00a:	ec41 0b10 	vmov	d0, r0, r1
 800a00e:	bd70      	pop	{r4, r5, r6, pc}

0800a010 <_strtod_l>:
 800a010:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a014:	b09f      	sub	sp, #124	@ 0x7c
 800a016:	460c      	mov	r4, r1
 800a018:	9217      	str	r2, [sp, #92]	@ 0x5c
 800a01a:	2200      	movs	r2, #0
 800a01c:	921a      	str	r2, [sp, #104]	@ 0x68
 800a01e:	9005      	str	r0, [sp, #20]
 800a020:	f04f 0a00 	mov.w	sl, #0
 800a024:	f04f 0b00 	mov.w	fp, #0
 800a028:	460a      	mov	r2, r1
 800a02a:	9219      	str	r2, [sp, #100]	@ 0x64
 800a02c:	7811      	ldrb	r1, [r2, #0]
 800a02e:	292b      	cmp	r1, #43	@ 0x2b
 800a030:	d04a      	beq.n	800a0c8 <_strtod_l+0xb8>
 800a032:	d838      	bhi.n	800a0a6 <_strtod_l+0x96>
 800a034:	290d      	cmp	r1, #13
 800a036:	d832      	bhi.n	800a09e <_strtod_l+0x8e>
 800a038:	2908      	cmp	r1, #8
 800a03a:	d832      	bhi.n	800a0a2 <_strtod_l+0x92>
 800a03c:	2900      	cmp	r1, #0
 800a03e:	d03b      	beq.n	800a0b8 <_strtod_l+0xa8>
 800a040:	2200      	movs	r2, #0
 800a042:	920b      	str	r2, [sp, #44]	@ 0x2c
 800a044:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800a046:	782a      	ldrb	r2, [r5, #0]
 800a048:	2a30      	cmp	r2, #48	@ 0x30
 800a04a:	f040 80b3 	bne.w	800a1b4 <_strtod_l+0x1a4>
 800a04e:	786a      	ldrb	r2, [r5, #1]
 800a050:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800a054:	2a58      	cmp	r2, #88	@ 0x58
 800a056:	d16e      	bne.n	800a136 <_strtod_l+0x126>
 800a058:	9302      	str	r3, [sp, #8]
 800a05a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a05c:	9301      	str	r3, [sp, #4]
 800a05e:	ab1a      	add	r3, sp, #104	@ 0x68
 800a060:	9300      	str	r3, [sp, #0]
 800a062:	4a8e      	ldr	r2, [pc, #568]	@ (800a29c <_strtod_l+0x28c>)
 800a064:	9805      	ldr	r0, [sp, #20]
 800a066:	ab1b      	add	r3, sp, #108	@ 0x6c
 800a068:	a919      	add	r1, sp, #100	@ 0x64
 800a06a:	f001 fadf 	bl	800b62c <__gethex>
 800a06e:	f010 060f 	ands.w	r6, r0, #15
 800a072:	4604      	mov	r4, r0
 800a074:	d005      	beq.n	800a082 <_strtod_l+0x72>
 800a076:	2e06      	cmp	r6, #6
 800a078:	d128      	bne.n	800a0cc <_strtod_l+0xbc>
 800a07a:	3501      	adds	r5, #1
 800a07c:	2300      	movs	r3, #0
 800a07e:	9519      	str	r5, [sp, #100]	@ 0x64
 800a080:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a082:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800a084:	2b00      	cmp	r3, #0
 800a086:	f040 858e 	bne.w	800aba6 <_strtod_l+0xb96>
 800a08a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a08c:	b1cb      	cbz	r3, 800a0c2 <_strtod_l+0xb2>
 800a08e:	4652      	mov	r2, sl
 800a090:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800a094:	ec43 2b10 	vmov	d0, r2, r3
 800a098:	b01f      	add	sp, #124	@ 0x7c
 800a09a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a09e:	2920      	cmp	r1, #32
 800a0a0:	d1ce      	bne.n	800a040 <_strtod_l+0x30>
 800a0a2:	3201      	adds	r2, #1
 800a0a4:	e7c1      	b.n	800a02a <_strtod_l+0x1a>
 800a0a6:	292d      	cmp	r1, #45	@ 0x2d
 800a0a8:	d1ca      	bne.n	800a040 <_strtod_l+0x30>
 800a0aa:	2101      	movs	r1, #1
 800a0ac:	910b      	str	r1, [sp, #44]	@ 0x2c
 800a0ae:	1c51      	adds	r1, r2, #1
 800a0b0:	9119      	str	r1, [sp, #100]	@ 0x64
 800a0b2:	7852      	ldrb	r2, [r2, #1]
 800a0b4:	2a00      	cmp	r2, #0
 800a0b6:	d1c5      	bne.n	800a044 <_strtod_l+0x34>
 800a0b8:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800a0ba:	9419      	str	r4, [sp, #100]	@ 0x64
 800a0bc:	2b00      	cmp	r3, #0
 800a0be:	f040 8570 	bne.w	800aba2 <_strtod_l+0xb92>
 800a0c2:	4652      	mov	r2, sl
 800a0c4:	465b      	mov	r3, fp
 800a0c6:	e7e5      	b.n	800a094 <_strtod_l+0x84>
 800a0c8:	2100      	movs	r1, #0
 800a0ca:	e7ef      	b.n	800a0ac <_strtod_l+0x9c>
 800a0cc:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800a0ce:	b13a      	cbz	r2, 800a0e0 <_strtod_l+0xd0>
 800a0d0:	2135      	movs	r1, #53	@ 0x35
 800a0d2:	a81c      	add	r0, sp, #112	@ 0x70
 800a0d4:	f7ff ff3a 	bl	8009f4c <__copybits>
 800a0d8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a0da:	9805      	ldr	r0, [sp, #20]
 800a0dc:	f7ff fb08 	bl	80096f0 <_Bfree>
 800a0e0:	3e01      	subs	r6, #1
 800a0e2:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800a0e4:	2e04      	cmp	r6, #4
 800a0e6:	d806      	bhi.n	800a0f6 <_strtod_l+0xe6>
 800a0e8:	e8df f006 	tbb	[pc, r6]
 800a0ec:	201d0314 	.word	0x201d0314
 800a0f0:	14          	.byte	0x14
 800a0f1:	00          	.byte	0x00
 800a0f2:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800a0f6:	05e1      	lsls	r1, r4, #23
 800a0f8:	bf48      	it	mi
 800a0fa:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800a0fe:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a102:	0d1b      	lsrs	r3, r3, #20
 800a104:	051b      	lsls	r3, r3, #20
 800a106:	2b00      	cmp	r3, #0
 800a108:	d1bb      	bne.n	800a082 <_strtod_l+0x72>
 800a10a:	f7fe fb23 	bl	8008754 <__errno>
 800a10e:	2322      	movs	r3, #34	@ 0x22
 800a110:	6003      	str	r3, [r0, #0]
 800a112:	e7b6      	b.n	800a082 <_strtod_l+0x72>
 800a114:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800a118:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800a11c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800a120:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800a124:	e7e7      	b.n	800a0f6 <_strtod_l+0xe6>
 800a126:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 800a2a4 <_strtod_l+0x294>
 800a12a:	e7e4      	b.n	800a0f6 <_strtod_l+0xe6>
 800a12c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800a130:	f04f 3aff 	mov.w	sl, #4294967295
 800a134:	e7df      	b.n	800a0f6 <_strtod_l+0xe6>
 800a136:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a138:	1c5a      	adds	r2, r3, #1
 800a13a:	9219      	str	r2, [sp, #100]	@ 0x64
 800a13c:	785b      	ldrb	r3, [r3, #1]
 800a13e:	2b30      	cmp	r3, #48	@ 0x30
 800a140:	d0f9      	beq.n	800a136 <_strtod_l+0x126>
 800a142:	2b00      	cmp	r3, #0
 800a144:	d09d      	beq.n	800a082 <_strtod_l+0x72>
 800a146:	2301      	movs	r3, #1
 800a148:	9309      	str	r3, [sp, #36]	@ 0x24
 800a14a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a14c:	930c      	str	r3, [sp, #48]	@ 0x30
 800a14e:	2300      	movs	r3, #0
 800a150:	9308      	str	r3, [sp, #32]
 800a152:	930a      	str	r3, [sp, #40]	@ 0x28
 800a154:	461f      	mov	r7, r3
 800a156:	220a      	movs	r2, #10
 800a158:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800a15a:	7805      	ldrb	r5, [r0, #0]
 800a15c:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800a160:	b2d9      	uxtb	r1, r3
 800a162:	2909      	cmp	r1, #9
 800a164:	d928      	bls.n	800a1b8 <_strtod_l+0x1a8>
 800a166:	494e      	ldr	r1, [pc, #312]	@ (800a2a0 <_strtod_l+0x290>)
 800a168:	2201      	movs	r2, #1
 800a16a:	f001 f979 	bl	800b460 <strncmp>
 800a16e:	2800      	cmp	r0, #0
 800a170:	d032      	beq.n	800a1d8 <_strtod_l+0x1c8>
 800a172:	2000      	movs	r0, #0
 800a174:	462a      	mov	r2, r5
 800a176:	4681      	mov	r9, r0
 800a178:	463d      	mov	r5, r7
 800a17a:	4603      	mov	r3, r0
 800a17c:	2a65      	cmp	r2, #101	@ 0x65
 800a17e:	d001      	beq.n	800a184 <_strtod_l+0x174>
 800a180:	2a45      	cmp	r2, #69	@ 0x45
 800a182:	d114      	bne.n	800a1ae <_strtod_l+0x19e>
 800a184:	b91d      	cbnz	r5, 800a18e <_strtod_l+0x17e>
 800a186:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a188:	4302      	orrs	r2, r0
 800a18a:	d095      	beq.n	800a0b8 <_strtod_l+0xa8>
 800a18c:	2500      	movs	r5, #0
 800a18e:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800a190:	1c62      	adds	r2, r4, #1
 800a192:	9219      	str	r2, [sp, #100]	@ 0x64
 800a194:	7862      	ldrb	r2, [r4, #1]
 800a196:	2a2b      	cmp	r2, #43	@ 0x2b
 800a198:	d077      	beq.n	800a28a <_strtod_l+0x27a>
 800a19a:	2a2d      	cmp	r2, #45	@ 0x2d
 800a19c:	d07b      	beq.n	800a296 <_strtod_l+0x286>
 800a19e:	f04f 0c00 	mov.w	ip, #0
 800a1a2:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800a1a6:	2909      	cmp	r1, #9
 800a1a8:	f240 8082 	bls.w	800a2b0 <_strtod_l+0x2a0>
 800a1ac:	9419      	str	r4, [sp, #100]	@ 0x64
 800a1ae:	f04f 0800 	mov.w	r8, #0
 800a1b2:	e0a2      	b.n	800a2fa <_strtod_l+0x2ea>
 800a1b4:	2300      	movs	r3, #0
 800a1b6:	e7c7      	b.n	800a148 <_strtod_l+0x138>
 800a1b8:	2f08      	cmp	r7, #8
 800a1ba:	bfd5      	itete	le
 800a1bc:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 800a1be:	9908      	ldrgt	r1, [sp, #32]
 800a1c0:	fb02 3301 	mlale	r3, r2, r1, r3
 800a1c4:	fb02 3301 	mlagt	r3, r2, r1, r3
 800a1c8:	f100 0001 	add.w	r0, r0, #1
 800a1cc:	bfd4      	ite	le
 800a1ce:	930a      	strle	r3, [sp, #40]	@ 0x28
 800a1d0:	9308      	strgt	r3, [sp, #32]
 800a1d2:	3701      	adds	r7, #1
 800a1d4:	9019      	str	r0, [sp, #100]	@ 0x64
 800a1d6:	e7bf      	b.n	800a158 <_strtod_l+0x148>
 800a1d8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a1da:	1c5a      	adds	r2, r3, #1
 800a1dc:	9219      	str	r2, [sp, #100]	@ 0x64
 800a1de:	785a      	ldrb	r2, [r3, #1]
 800a1e0:	b37f      	cbz	r7, 800a242 <_strtod_l+0x232>
 800a1e2:	4681      	mov	r9, r0
 800a1e4:	463d      	mov	r5, r7
 800a1e6:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800a1ea:	2b09      	cmp	r3, #9
 800a1ec:	d912      	bls.n	800a214 <_strtod_l+0x204>
 800a1ee:	2301      	movs	r3, #1
 800a1f0:	e7c4      	b.n	800a17c <_strtod_l+0x16c>
 800a1f2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a1f4:	1c5a      	adds	r2, r3, #1
 800a1f6:	9219      	str	r2, [sp, #100]	@ 0x64
 800a1f8:	785a      	ldrb	r2, [r3, #1]
 800a1fa:	3001      	adds	r0, #1
 800a1fc:	2a30      	cmp	r2, #48	@ 0x30
 800a1fe:	d0f8      	beq.n	800a1f2 <_strtod_l+0x1e2>
 800a200:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800a204:	2b08      	cmp	r3, #8
 800a206:	f200 84d3 	bhi.w	800abb0 <_strtod_l+0xba0>
 800a20a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a20c:	930c      	str	r3, [sp, #48]	@ 0x30
 800a20e:	4681      	mov	r9, r0
 800a210:	2000      	movs	r0, #0
 800a212:	4605      	mov	r5, r0
 800a214:	3a30      	subs	r2, #48	@ 0x30
 800a216:	f100 0301 	add.w	r3, r0, #1
 800a21a:	d02a      	beq.n	800a272 <_strtod_l+0x262>
 800a21c:	4499      	add	r9, r3
 800a21e:	eb00 0c05 	add.w	ip, r0, r5
 800a222:	462b      	mov	r3, r5
 800a224:	210a      	movs	r1, #10
 800a226:	4563      	cmp	r3, ip
 800a228:	d10d      	bne.n	800a246 <_strtod_l+0x236>
 800a22a:	1c69      	adds	r1, r5, #1
 800a22c:	4401      	add	r1, r0
 800a22e:	4428      	add	r0, r5
 800a230:	2808      	cmp	r0, #8
 800a232:	dc16      	bgt.n	800a262 <_strtod_l+0x252>
 800a234:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800a236:	230a      	movs	r3, #10
 800a238:	fb03 2300 	mla	r3, r3, r0, r2
 800a23c:	930a      	str	r3, [sp, #40]	@ 0x28
 800a23e:	2300      	movs	r3, #0
 800a240:	e018      	b.n	800a274 <_strtod_l+0x264>
 800a242:	4638      	mov	r0, r7
 800a244:	e7da      	b.n	800a1fc <_strtod_l+0x1ec>
 800a246:	2b08      	cmp	r3, #8
 800a248:	f103 0301 	add.w	r3, r3, #1
 800a24c:	dc03      	bgt.n	800a256 <_strtod_l+0x246>
 800a24e:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800a250:	434e      	muls	r6, r1
 800a252:	960a      	str	r6, [sp, #40]	@ 0x28
 800a254:	e7e7      	b.n	800a226 <_strtod_l+0x216>
 800a256:	2b10      	cmp	r3, #16
 800a258:	bfde      	ittt	le
 800a25a:	9e08      	ldrle	r6, [sp, #32]
 800a25c:	434e      	mulle	r6, r1
 800a25e:	9608      	strle	r6, [sp, #32]
 800a260:	e7e1      	b.n	800a226 <_strtod_l+0x216>
 800a262:	280f      	cmp	r0, #15
 800a264:	dceb      	bgt.n	800a23e <_strtod_l+0x22e>
 800a266:	9808      	ldr	r0, [sp, #32]
 800a268:	230a      	movs	r3, #10
 800a26a:	fb03 2300 	mla	r3, r3, r0, r2
 800a26e:	9308      	str	r3, [sp, #32]
 800a270:	e7e5      	b.n	800a23e <_strtod_l+0x22e>
 800a272:	4629      	mov	r1, r5
 800a274:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800a276:	1c50      	adds	r0, r2, #1
 800a278:	9019      	str	r0, [sp, #100]	@ 0x64
 800a27a:	7852      	ldrb	r2, [r2, #1]
 800a27c:	4618      	mov	r0, r3
 800a27e:	460d      	mov	r5, r1
 800a280:	e7b1      	b.n	800a1e6 <_strtod_l+0x1d6>
 800a282:	f04f 0900 	mov.w	r9, #0
 800a286:	2301      	movs	r3, #1
 800a288:	e77d      	b.n	800a186 <_strtod_l+0x176>
 800a28a:	f04f 0c00 	mov.w	ip, #0
 800a28e:	1ca2      	adds	r2, r4, #2
 800a290:	9219      	str	r2, [sp, #100]	@ 0x64
 800a292:	78a2      	ldrb	r2, [r4, #2]
 800a294:	e785      	b.n	800a1a2 <_strtod_l+0x192>
 800a296:	f04f 0c01 	mov.w	ip, #1
 800a29a:	e7f8      	b.n	800a28e <_strtod_l+0x27e>
 800a29c:	0800c088 	.word	0x0800c088
 800a2a0:	0800c070 	.word	0x0800c070
 800a2a4:	7ff00000 	.word	0x7ff00000
 800a2a8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800a2aa:	1c51      	adds	r1, r2, #1
 800a2ac:	9119      	str	r1, [sp, #100]	@ 0x64
 800a2ae:	7852      	ldrb	r2, [r2, #1]
 800a2b0:	2a30      	cmp	r2, #48	@ 0x30
 800a2b2:	d0f9      	beq.n	800a2a8 <_strtod_l+0x298>
 800a2b4:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800a2b8:	2908      	cmp	r1, #8
 800a2ba:	f63f af78 	bhi.w	800a1ae <_strtod_l+0x19e>
 800a2be:	3a30      	subs	r2, #48	@ 0x30
 800a2c0:	920e      	str	r2, [sp, #56]	@ 0x38
 800a2c2:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800a2c4:	920f      	str	r2, [sp, #60]	@ 0x3c
 800a2c6:	f04f 080a 	mov.w	r8, #10
 800a2ca:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800a2cc:	1c56      	adds	r6, r2, #1
 800a2ce:	9619      	str	r6, [sp, #100]	@ 0x64
 800a2d0:	7852      	ldrb	r2, [r2, #1]
 800a2d2:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800a2d6:	f1be 0f09 	cmp.w	lr, #9
 800a2da:	d939      	bls.n	800a350 <_strtod_l+0x340>
 800a2dc:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800a2de:	1a76      	subs	r6, r6, r1
 800a2e0:	2e08      	cmp	r6, #8
 800a2e2:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800a2e6:	dc03      	bgt.n	800a2f0 <_strtod_l+0x2e0>
 800a2e8:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800a2ea:	4588      	cmp	r8, r1
 800a2ec:	bfa8      	it	ge
 800a2ee:	4688      	movge	r8, r1
 800a2f0:	f1bc 0f00 	cmp.w	ip, #0
 800a2f4:	d001      	beq.n	800a2fa <_strtod_l+0x2ea>
 800a2f6:	f1c8 0800 	rsb	r8, r8, #0
 800a2fa:	2d00      	cmp	r5, #0
 800a2fc:	d14e      	bne.n	800a39c <_strtod_l+0x38c>
 800a2fe:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a300:	4308      	orrs	r0, r1
 800a302:	f47f aebe 	bne.w	800a082 <_strtod_l+0x72>
 800a306:	2b00      	cmp	r3, #0
 800a308:	f47f aed6 	bne.w	800a0b8 <_strtod_l+0xa8>
 800a30c:	2a69      	cmp	r2, #105	@ 0x69
 800a30e:	d028      	beq.n	800a362 <_strtod_l+0x352>
 800a310:	dc25      	bgt.n	800a35e <_strtod_l+0x34e>
 800a312:	2a49      	cmp	r2, #73	@ 0x49
 800a314:	d025      	beq.n	800a362 <_strtod_l+0x352>
 800a316:	2a4e      	cmp	r2, #78	@ 0x4e
 800a318:	f47f aece 	bne.w	800a0b8 <_strtod_l+0xa8>
 800a31c:	499b      	ldr	r1, [pc, #620]	@ (800a58c <_strtod_l+0x57c>)
 800a31e:	a819      	add	r0, sp, #100	@ 0x64
 800a320:	f001 fba6 	bl	800ba70 <__match>
 800a324:	2800      	cmp	r0, #0
 800a326:	f43f aec7 	beq.w	800a0b8 <_strtod_l+0xa8>
 800a32a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a32c:	781b      	ldrb	r3, [r3, #0]
 800a32e:	2b28      	cmp	r3, #40	@ 0x28
 800a330:	d12e      	bne.n	800a390 <_strtod_l+0x380>
 800a332:	4997      	ldr	r1, [pc, #604]	@ (800a590 <_strtod_l+0x580>)
 800a334:	aa1c      	add	r2, sp, #112	@ 0x70
 800a336:	a819      	add	r0, sp, #100	@ 0x64
 800a338:	f001 fbae 	bl	800ba98 <__hexnan>
 800a33c:	2805      	cmp	r0, #5
 800a33e:	d127      	bne.n	800a390 <_strtod_l+0x380>
 800a340:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800a342:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800a346:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800a34a:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800a34e:	e698      	b.n	800a082 <_strtod_l+0x72>
 800a350:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800a352:	fb08 2101 	mla	r1, r8, r1, r2
 800a356:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800a35a:	920e      	str	r2, [sp, #56]	@ 0x38
 800a35c:	e7b5      	b.n	800a2ca <_strtod_l+0x2ba>
 800a35e:	2a6e      	cmp	r2, #110	@ 0x6e
 800a360:	e7da      	b.n	800a318 <_strtod_l+0x308>
 800a362:	498c      	ldr	r1, [pc, #560]	@ (800a594 <_strtod_l+0x584>)
 800a364:	a819      	add	r0, sp, #100	@ 0x64
 800a366:	f001 fb83 	bl	800ba70 <__match>
 800a36a:	2800      	cmp	r0, #0
 800a36c:	f43f aea4 	beq.w	800a0b8 <_strtod_l+0xa8>
 800a370:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a372:	4989      	ldr	r1, [pc, #548]	@ (800a598 <_strtod_l+0x588>)
 800a374:	3b01      	subs	r3, #1
 800a376:	a819      	add	r0, sp, #100	@ 0x64
 800a378:	9319      	str	r3, [sp, #100]	@ 0x64
 800a37a:	f001 fb79 	bl	800ba70 <__match>
 800a37e:	b910      	cbnz	r0, 800a386 <_strtod_l+0x376>
 800a380:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a382:	3301      	adds	r3, #1
 800a384:	9319      	str	r3, [sp, #100]	@ 0x64
 800a386:	f8df b220 	ldr.w	fp, [pc, #544]	@ 800a5a8 <_strtod_l+0x598>
 800a38a:	f04f 0a00 	mov.w	sl, #0
 800a38e:	e678      	b.n	800a082 <_strtod_l+0x72>
 800a390:	4882      	ldr	r0, [pc, #520]	@ (800a59c <_strtod_l+0x58c>)
 800a392:	f001 f8a9 	bl	800b4e8 <nan>
 800a396:	ec5b ab10 	vmov	sl, fp, d0
 800a39a:	e672      	b.n	800a082 <_strtod_l+0x72>
 800a39c:	eba8 0309 	sub.w	r3, r8, r9
 800a3a0:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800a3a2:	9309      	str	r3, [sp, #36]	@ 0x24
 800a3a4:	2f00      	cmp	r7, #0
 800a3a6:	bf08      	it	eq
 800a3a8:	462f      	moveq	r7, r5
 800a3aa:	2d10      	cmp	r5, #16
 800a3ac:	462c      	mov	r4, r5
 800a3ae:	bfa8      	it	ge
 800a3b0:	2410      	movge	r4, #16
 800a3b2:	f7f6 f8af 	bl	8000514 <__aeabi_ui2d>
 800a3b6:	2d09      	cmp	r5, #9
 800a3b8:	4682      	mov	sl, r0
 800a3ba:	468b      	mov	fp, r1
 800a3bc:	dc13      	bgt.n	800a3e6 <_strtod_l+0x3d6>
 800a3be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a3c0:	2b00      	cmp	r3, #0
 800a3c2:	f43f ae5e 	beq.w	800a082 <_strtod_l+0x72>
 800a3c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a3c8:	dd78      	ble.n	800a4bc <_strtod_l+0x4ac>
 800a3ca:	2b16      	cmp	r3, #22
 800a3cc:	dc5f      	bgt.n	800a48e <_strtod_l+0x47e>
 800a3ce:	4974      	ldr	r1, [pc, #464]	@ (800a5a0 <_strtod_l+0x590>)
 800a3d0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800a3d4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a3d8:	4652      	mov	r2, sl
 800a3da:	465b      	mov	r3, fp
 800a3dc:	f7f6 f914 	bl	8000608 <__aeabi_dmul>
 800a3e0:	4682      	mov	sl, r0
 800a3e2:	468b      	mov	fp, r1
 800a3e4:	e64d      	b.n	800a082 <_strtod_l+0x72>
 800a3e6:	4b6e      	ldr	r3, [pc, #440]	@ (800a5a0 <_strtod_l+0x590>)
 800a3e8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800a3ec:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800a3f0:	f7f6 f90a 	bl	8000608 <__aeabi_dmul>
 800a3f4:	4682      	mov	sl, r0
 800a3f6:	9808      	ldr	r0, [sp, #32]
 800a3f8:	468b      	mov	fp, r1
 800a3fa:	f7f6 f88b 	bl	8000514 <__aeabi_ui2d>
 800a3fe:	4602      	mov	r2, r0
 800a400:	460b      	mov	r3, r1
 800a402:	4650      	mov	r0, sl
 800a404:	4659      	mov	r1, fp
 800a406:	f7f5 ff49 	bl	800029c <__adddf3>
 800a40a:	2d0f      	cmp	r5, #15
 800a40c:	4682      	mov	sl, r0
 800a40e:	468b      	mov	fp, r1
 800a410:	ddd5      	ble.n	800a3be <_strtod_l+0x3ae>
 800a412:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a414:	1b2c      	subs	r4, r5, r4
 800a416:	441c      	add	r4, r3
 800a418:	2c00      	cmp	r4, #0
 800a41a:	f340 8096 	ble.w	800a54a <_strtod_l+0x53a>
 800a41e:	f014 030f 	ands.w	r3, r4, #15
 800a422:	d00a      	beq.n	800a43a <_strtod_l+0x42a>
 800a424:	495e      	ldr	r1, [pc, #376]	@ (800a5a0 <_strtod_l+0x590>)
 800a426:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800a42a:	4652      	mov	r2, sl
 800a42c:	465b      	mov	r3, fp
 800a42e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a432:	f7f6 f8e9 	bl	8000608 <__aeabi_dmul>
 800a436:	4682      	mov	sl, r0
 800a438:	468b      	mov	fp, r1
 800a43a:	f034 040f 	bics.w	r4, r4, #15
 800a43e:	d073      	beq.n	800a528 <_strtod_l+0x518>
 800a440:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800a444:	dd48      	ble.n	800a4d8 <_strtod_l+0x4c8>
 800a446:	2400      	movs	r4, #0
 800a448:	46a0      	mov	r8, r4
 800a44a:	940a      	str	r4, [sp, #40]	@ 0x28
 800a44c:	46a1      	mov	r9, r4
 800a44e:	9a05      	ldr	r2, [sp, #20]
 800a450:	f8df b154 	ldr.w	fp, [pc, #340]	@ 800a5a8 <_strtod_l+0x598>
 800a454:	2322      	movs	r3, #34	@ 0x22
 800a456:	6013      	str	r3, [r2, #0]
 800a458:	f04f 0a00 	mov.w	sl, #0
 800a45c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a45e:	2b00      	cmp	r3, #0
 800a460:	f43f ae0f 	beq.w	800a082 <_strtod_l+0x72>
 800a464:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a466:	9805      	ldr	r0, [sp, #20]
 800a468:	f7ff f942 	bl	80096f0 <_Bfree>
 800a46c:	9805      	ldr	r0, [sp, #20]
 800a46e:	4649      	mov	r1, r9
 800a470:	f7ff f93e 	bl	80096f0 <_Bfree>
 800a474:	9805      	ldr	r0, [sp, #20]
 800a476:	4641      	mov	r1, r8
 800a478:	f7ff f93a 	bl	80096f0 <_Bfree>
 800a47c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a47e:	9805      	ldr	r0, [sp, #20]
 800a480:	f7ff f936 	bl	80096f0 <_Bfree>
 800a484:	9805      	ldr	r0, [sp, #20]
 800a486:	4621      	mov	r1, r4
 800a488:	f7ff f932 	bl	80096f0 <_Bfree>
 800a48c:	e5f9      	b.n	800a082 <_strtod_l+0x72>
 800a48e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a490:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800a494:	4293      	cmp	r3, r2
 800a496:	dbbc      	blt.n	800a412 <_strtod_l+0x402>
 800a498:	4c41      	ldr	r4, [pc, #260]	@ (800a5a0 <_strtod_l+0x590>)
 800a49a:	f1c5 050f 	rsb	r5, r5, #15
 800a49e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800a4a2:	4652      	mov	r2, sl
 800a4a4:	465b      	mov	r3, fp
 800a4a6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a4aa:	f7f6 f8ad 	bl	8000608 <__aeabi_dmul>
 800a4ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a4b0:	1b5d      	subs	r5, r3, r5
 800a4b2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800a4b6:	e9d4 2300 	ldrd	r2, r3, [r4]
 800a4ba:	e78f      	b.n	800a3dc <_strtod_l+0x3cc>
 800a4bc:	3316      	adds	r3, #22
 800a4be:	dba8      	blt.n	800a412 <_strtod_l+0x402>
 800a4c0:	4b37      	ldr	r3, [pc, #220]	@ (800a5a0 <_strtod_l+0x590>)
 800a4c2:	eba9 0808 	sub.w	r8, r9, r8
 800a4c6:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800a4ca:	e9d8 2300 	ldrd	r2, r3, [r8]
 800a4ce:	4650      	mov	r0, sl
 800a4d0:	4659      	mov	r1, fp
 800a4d2:	f7f6 f9c3 	bl	800085c <__aeabi_ddiv>
 800a4d6:	e783      	b.n	800a3e0 <_strtod_l+0x3d0>
 800a4d8:	4b32      	ldr	r3, [pc, #200]	@ (800a5a4 <_strtod_l+0x594>)
 800a4da:	9308      	str	r3, [sp, #32]
 800a4dc:	2300      	movs	r3, #0
 800a4de:	1124      	asrs	r4, r4, #4
 800a4e0:	4650      	mov	r0, sl
 800a4e2:	4659      	mov	r1, fp
 800a4e4:	461e      	mov	r6, r3
 800a4e6:	2c01      	cmp	r4, #1
 800a4e8:	dc21      	bgt.n	800a52e <_strtod_l+0x51e>
 800a4ea:	b10b      	cbz	r3, 800a4f0 <_strtod_l+0x4e0>
 800a4ec:	4682      	mov	sl, r0
 800a4ee:	468b      	mov	fp, r1
 800a4f0:	492c      	ldr	r1, [pc, #176]	@ (800a5a4 <_strtod_l+0x594>)
 800a4f2:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800a4f6:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800a4fa:	4652      	mov	r2, sl
 800a4fc:	465b      	mov	r3, fp
 800a4fe:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a502:	f7f6 f881 	bl	8000608 <__aeabi_dmul>
 800a506:	4b28      	ldr	r3, [pc, #160]	@ (800a5a8 <_strtod_l+0x598>)
 800a508:	460a      	mov	r2, r1
 800a50a:	400b      	ands	r3, r1
 800a50c:	4927      	ldr	r1, [pc, #156]	@ (800a5ac <_strtod_l+0x59c>)
 800a50e:	428b      	cmp	r3, r1
 800a510:	4682      	mov	sl, r0
 800a512:	d898      	bhi.n	800a446 <_strtod_l+0x436>
 800a514:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800a518:	428b      	cmp	r3, r1
 800a51a:	bf86      	itte	hi
 800a51c:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 800a5b0 <_strtod_l+0x5a0>
 800a520:	f04f 3aff 	movhi.w	sl, #4294967295
 800a524:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800a528:	2300      	movs	r3, #0
 800a52a:	9308      	str	r3, [sp, #32]
 800a52c:	e07a      	b.n	800a624 <_strtod_l+0x614>
 800a52e:	07e2      	lsls	r2, r4, #31
 800a530:	d505      	bpl.n	800a53e <_strtod_l+0x52e>
 800a532:	9b08      	ldr	r3, [sp, #32]
 800a534:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a538:	f7f6 f866 	bl	8000608 <__aeabi_dmul>
 800a53c:	2301      	movs	r3, #1
 800a53e:	9a08      	ldr	r2, [sp, #32]
 800a540:	3208      	adds	r2, #8
 800a542:	3601      	adds	r6, #1
 800a544:	1064      	asrs	r4, r4, #1
 800a546:	9208      	str	r2, [sp, #32]
 800a548:	e7cd      	b.n	800a4e6 <_strtod_l+0x4d6>
 800a54a:	d0ed      	beq.n	800a528 <_strtod_l+0x518>
 800a54c:	4264      	negs	r4, r4
 800a54e:	f014 020f 	ands.w	r2, r4, #15
 800a552:	d00a      	beq.n	800a56a <_strtod_l+0x55a>
 800a554:	4b12      	ldr	r3, [pc, #72]	@ (800a5a0 <_strtod_l+0x590>)
 800a556:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a55a:	4650      	mov	r0, sl
 800a55c:	4659      	mov	r1, fp
 800a55e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a562:	f7f6 f97b 	bl	800085c <__aeabi_ddiv>
 800a566:	4682      	mov	sl, r0
 800a568:	468b      	mov	fp, r1
 800a56a:	1124      	asrs	r4, r4, #4
 800a56c:	d0dc      	beq.n	800a528 <_strtod_l+0x518>
 800a56e:	2c1f      	cmp	r4, #31
 800a570:	dd20      	ble.n	800a5b4 <_strtod_l+0x5a4>
 800a572:	2400      	movs	r4, #0
 800a574:	46a0      	mov	r8, r4
 800a576:	940a      	str	r4, [sp, #40]	@ 0x28
 800a578:	46a1      	mov	r9, r4
 800a57a:	9a05      	ldr	r2, [sp, #20]
 800a57c:	2322      	movs	r3, #34	@ 0x22
 800a57e:	f04f 0a00 	mov.w	sl, #0
 800a582:	f04f 0b00 	mov.w	fp, #0
 800a586:	6013      	str	r3, [r2, #0]
 800a588:	e768      	b.n	800a45c <_strtod_l+0x44c>
 800a58a:	bf00      	nop
 800a58c:	0800be61 	.word	0x0800be61
 800a590:	0800c074 	.word	0x0800c074
 800a594:	0800be59 	.word	0x0800be59
 800a598:	0800be90 	.word	0x0800be90
 800a59c:	0800c21d 	.word	0x0800c21d
 800a5a0:	0800bfa8 	.word	0x0800bfa8
 800a5a4:	0800bf80 	.word	0x0800bf80
 800a5a8:	7ff00000 	.word	0x7ff00000
 800a5ac:	7ca00000 	.word	0x7ca00000
 800a5b0:	7fefffff 	.word	0x7fefffff
 800a5b4:	f014 0310 	ands.w	r3, r4, #16
 800a5b8:	bf18      	it	ne
 800a5ba:	236a      	movne	r3, #106	@ 0x6a
 800a5bc:	4ea9      	ldr	r6, [pc, #676]	@ (800a864 <_strtod_l+0x854>)
 800a5be:	9308      	str	r3, [sp, #32]
 800a5c0:	4650      	mov	r0, sl
 800a5c2:	4659      	mov	r1, fp
 800a5c4:	2300      	movs	r3, #0
 800a5c6:	07e2      	lsls	r2, r4, #31
 800a5c8:	d504      	bpl.n	800a5d4 <_strtod_l+0x5c4>
 800a5ca:	e9d6 2300 	ldrd	r2, r3, [r6]
 800a5ce:	f7f6 f81b 	bl	8000608 <__aeabi_dmul>
 800a5d2:	2301      	movs	r3, #1
 800a5d4:	1064      	asrs	r4, r4, #1
 800a5d6:	f106 0608 	add.w	r6, r6, #8
 800a5da:	d1f4      	bne.n	800a5c6 <_strtod_l+0x5b6>
 800a5dc:	b10b      	cbz	r3, 800a5e2 <_strtod_l+0x5d2>
 800a5de:	4682      	mov	sl, r0
 800a5e0:	468b      	mov	fp, r1
 800a5e2:	9b08      	ldr	r3, [sp, #32]
 800a5e4:	b1b3      	cbz	r3, 800a614 <_strtod_l+0x604>
 800a5e6:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800a5ea:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800a5ee:	2b00      	cmp	r3, #0
 800a5f0:	4659      	mov	r1, fp
 800a5f2:	dd0f      	ble.n	800a614 <_strtod_l+0x604>
 800a5f4:	2b1f      	cmp	r3, #31
 800a5f6:	dd55      	ble.n	800a6a4 <_strtod_l+0x694>
 800a5f8:	2b34      	cmp	r3, #52	@ 0x34
 800a5fa:	bfde      	ittt	le
 800a5fc:	f04f 33ff 	movle.w	r3, #4294967295
 800a600:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800a604:	4093      	lslle	r3, r2
 800a606:	f04f 0a00 	mov.w	sl, #0
 800a60a:	bfcc      	ite	gt
 800a60c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800a610:	ea03 0b01 	andle.w	fp, r3, r1
 800a614:	2200      	movs	r2, #0
 800a616:	2300      	movs	r3, #0
 800a618:	4650      	mov	r0, sl
 800a61a:	4659      	mov	r1, fp
 800a61c:	f7f6 fa5c 	bl	8000ad8 <__aeabi_dcmpeq>
 800a620:	2800      	cmp	r0, #0
 800a622:	d1a6      	bne.n	800a572 <_strtod_l+0x562>
 800a624:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a626:	9300      	str	r3, [sp, #0]
 800a628:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800a62a:	9805      	ldr	r0, [sp, #20]
 800a62c:	462b      	mov	r3, r5
 800a62e:	463a      	mov	r2, r7
 800a630:	f7ff f8c6 	bl	80097c0 <__s2b>
 800a634:	900a      	str	r0, [sp, #40]	@ 0x28
 800a636:	2800      	cmp	r0, #0
 800a638:	f43f af05 	beq.w	800a446 <_strtod_l+0x436>
 800a63c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a63e:	2a00      	cmp	r2, #0
 800a640:	eba9 0308 	sub.w	r3, r9, r8
 800a644:	bfa8      	it	ge
 800a646:	2300      	movge	r3, #0
 800a648:	9312      	str	r3, [sp, #72]	@ 0x48
 800a64a:	2400      	movs	r4, #0
 800a64c:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800a650:	9316      	str	r3, [sp, #88]	@ 0x58
 800a652:	46a0      	mov	r8, r4
 800a654:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a656:	9805      	ldr	r0, [sp, #20]
 800a658:	6859      	ldr	r1, [r3, #4]
 800a65a:	f7ff f809 	bl	8009670 <_Balloc>
 800a65e:	4681      	mov	r9, r0
 800a660:	2800      	cmp	r0, #0
 800a662:	f43f aef4 	beq.w	800a44e <_strtod_l+0x43e>
 800a666:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a668:	691a      	ldr	r2, [r3, #16]
 800a66a:	3202      	adds	r2, #2
 800a66c:	f103 010c 	add.w	r1, r3, #12
 800a670:	0092      	lsls	r2, r2, #2
 800a672:	300c      	adds	r0, #12
 800a674:	f7fe f89b 	bl	80087ae <memcpy>
 800a678:	ec4b ab10 	vmov	d0, sl, fp
 800a67c:	9805      	ldr	r0, [sp, #20]
 800a67e:	aa1c      	add	r2, sp, #112	@ 0x70
 800a680:	a91b      	add	r1, sp, #108	@ 0x6c
 800a682:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800a686:	f7ff fbd7 	bl	8009e38 <__d2b>
 800a68a:	901a      	str	r0, [sp, #104]	@ 0x68
 800a68c:	2800      	cmp	r0, #0
 800a68e:	f43f aede 	beq.w	800a44e <_strtod_l+0x43e>
 800a692:	9805      	ldr	r0, [sp, #20]
 800a694:	2101      	movs	r1, #1
 800a696:	f7ff f929 	bl	80098ec <__i2b>
 800a69a:	4680      	mov	r8, r0
 800a69c:	b948      	cbnz	r0, 800a6b2 <_strtod_l+0x6a2>
 800a69e:	f04f 0800 	mov.w	r8, #0
 800a6a2:	e6d4      	b.n	800a44e <_strtod_l+0x43e>
 800a6a4:	f04f 32ff 	mov.w	r2, #4294967295
 800a6a8:	fa02 f303 	lsl.w	r3, r2, r3
 800a6ac:	ea03 0a0a 	and.w	sl, r3, sl
 800a6b0:	e7b0      	b.n	800a614 <_strtod_l+0x604>
 800a6b2:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800a6b4:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800a6b6:	2d00      	cmp	r5, #0
 800a6b8:	bfab      	itete	ge
 800a6ba:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800a6bc:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800a6be:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800a6c0:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800a6c2:	bfac      	ite	ge
 800a6c4:	18ef      	addge	r7, r5, r3
 800a6c6:	1b5e      	sublt	r6, r3, r5
 800a6c8:	9b08      	ldr	r3, [sp, #32]
 800a6ca:	1aed      	subs	r5, r5, r3
 800a6cc:	4415      	add	r5, r2
 800a6ce:	4b66      	ldr	r3, [pc, #408]	@ (800a868 <_strtod_l+0x858>)
 800a6d0:	3d01      	subs	r5, #1
 800a6d2:	429d      	cmp	r5, r3
 800a6d4:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800a6d8:	da50      	bge.n	800a77c <_strtod_l+0x76c>
 800a6da:	1b5b      	subs	r3, r3, r5
 800a6dc:	2b1f      	cmp	r3, #31
 800a6de:	eba2 0203 	sub.w	r2, r2, r3
 800a6e2:	f04f 0101 	mov.w	r1, #1
 800a6e6:	dc3d      	bgt.n	800a764 <_strtod_l+0x754>
 800a6e8:	fa01 f303 	lsl.w	r3, r1, r3
 800a6ec:	9313      	str	r3, [sp, #76]	@ 0x4c
 800a6ee:	2300      	movs	r3, #0
 800a6f0:	9310      	str	r3, [sp, #64]	@ 0x40
 800a6f2:	18bd      	adds	r5, r7, r2
 800a6f4:	9b08      	ldr	r3, [sp, #32]
 800a6f6:	42af      	cmp	r7, r5
 800a6f8:	4416      	add	r6, r2
 800a6fa:	441e      	add	r6, r3
 800a6fc:	463b      	mov	r3, r7
 800a6fe:	bfa8      	it	ge
 800a700:	462b      	movge	r3, r5
 800a702:	42b3      	cmp	r3, r6
 800a704:	bfa8      	it	ge
 800a706:	4633      	movge	r3, r6
 800a708:	2b00      	cmp	r3, #0
 800a70a:	bfc2      	ittt	gt
 800a70c:	1aed      	subgt	r5, r5, r3
 800a70e:	1af6      	subgt	r6, r6, r3
 800a710:	1aff      	subgt	r7, r7, r3
 800a712:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800a714:	2b00      	cmp	r3, #0
 800a716:	dd16      	ble.n	800a746 <_strtod_l+0x736>
 800a718:	4641      	mov	r1, r8
 800a71a:	9805      	ldr	r0, [sp, #20]
 800a71c:	461a      	mov	r2, r3
 800a71e:	f7ff f9a5 	bl	8009a6c <__pow5mult>
 800a722:	4680      	mov	r8, r0
 800a724:	2800      	cmp	r0, #0
 800a726:	d0ba      	beq.n	800a69e <_strtod_l+0x68e>
 800a728:	4601      	mov	r1, r0
 800a72a:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800a72c:	9805      	ldr	r0, [sp, #20]
 800a72e:	f7ff f8f3 	bl	8009918 <__multiply>
 800a732:	900e      	str	r0, [sp, #56]	@ 0x38
 800a734:	2800      	cmp	r0, #0
 800a736:	f43f ae8a 	beq.w	800a44e <_strtod_l+0x43e>
 800a73a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a73c:	9805      	ldr	r0, [sp, #20]
 800a73e:	f7fe ffd7 	bl	80096f0 <_Bfree>
 800a742:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a744:	931a      	str	r3, [sp, #104]	@ 0x68
 800a746:	2d00      	cmp	r5, #0
 800a748:	dc1d      	bgt.n	800a786 <_strtod_l+0x776>
 800a74a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a74c:	2b00      	cmp	r3, #0
 800a74e:	dd23      	ble.n	800a798 <_strtod_l+0x788>
 800a750:	4649      	mov	r1, r9
 800a752:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800a754:	9805      	ldr	r0, [sp, #20]
 800a756:	f7ff f989 	bl	8009a6c <__pow5mult>
 800a75a:	4681      	mov	r9, r0
 800a75c:	b9e0      	cbnz	r0, 800a798 <_strtod_l+0x788>
 800a75e:	f04f 0900 	mov.w	r9, #0
 800a762:	e674      	b.n	800a44e <_strtod_l+0x43e>
 800a764:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800a768:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800a76c:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800a770:	35e2      	adds	r5, #226	@ 0xe2
 800a772:	fa01 f305 	lsl.w	r3, r1, r5
 800a776:	9310      	str	r3, [sp, #64]	@ 0x40
 800a778:	9113      	str	r1, [sp, #76]	@ 0x4c
 800a77a:	e7ba      	b.n	800a6f2 <_strtod_l+0x6e2>
 800a77c:	2300      	movs	r3, #0
 800a77e:	9310      	str	r3, [sp, #64]	@ 0x40
 800a780:	2301      	movs	r3, #1
 800a782:	9313      	str	r3, [sp, #76]	@ 0x4c
 800a784:	e7b5      	b.n	800a6f2 <_strtod_l+0x6e2>
 800a786:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a788:	9805      	ldr	r0, [sp, #20]
 800a78a:	462a      	mov	r2, r5
 800a78c:	f7ff f9c8 	bl	8009b20 <__lshift>
 800a790:	901a      	str	r0, [sp, #104]	@ 0x68
 800a792:	2800      	cmp	r0, #0
 800a794:	d1d9      	bne.n	800a74a <_strtod_l+0x73a>
 800a796:	e65a      	b.n	800a44e <_strtod_l+0x43e>
 800a798:	2e00      	cmp	r6, #0
 800a79a:	dd07      	ble.n	800a7ac <_strtod_l+0x79c>
 800a79c:	4649      	mov	r1, r9
 800a79e:	9805      	ldr	r0, [sp, #20]
 800a7a0:	4632      	mov	r2, r6
 800a7a2:	f7ff f9bd 	bl	8009b20 <__lshift>
 800a7a6:	4681      	mov	r9, r0
 800a7a8:	2800      	cmp	r0, #0
 800a7aa:	d0d8      	beq.n	800a75e <_strtod_l+0x74e>
 800a7ac:	2f00      	cmp	r7, #0
 800a7ae:	dd08      	ble.n	800a7c2 <_strtod_l+0x7b2>
 800a7b0:	4641      	mov	r1, r8
 800a7b2:	9805      	ldr	r0, [sp, #20]
 800a7b4:	463a      	mov	r2, r7
 800a7b6:	f7ff f9b3 	bl	8009b20 <__lshift>
 800a7ba:	4680      	mov	r8, r0
 800a7bc:	2800      	cmp	r0, #0
 800a7be:	f43f ae46 	beq.w	800a44e <_strtod_l+0x43e>
 800a7c2:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a7c4:	9805      	ldr	r0, [sp, #20]
 800a7c6:	464a      	mov	r2, r9
 800a7c8:	f7ff fa32 	bl	8009c30 <__mdiff>
 800a7cc:	4604      	mov	r4, r0
 800a7ce:	2800      	cmp	r0, #0
 800a7d0:	f43f ae3d 	beq.w	800a44e <_strtod_l+0x43e>
 800a7d4:	68c3      	ldr	r3, [r0, #12]
 800a7d6:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a7d8:	2300      	movs	r3, #0
 800a7da:	60c3      	str	r3, [r0, #12]
 800a7dc:	4641      	mov	r1, r8
 800a7de:	f7ff fa0b 	bl	8009bf8 <__mcmp>
 800a7e2:	2800      	cmp	r0, #0
 800a7e4:	da46      	bge.n	800a874 <_strtod_l+0x864>
 800a7e6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a7e8:	ea53 030a 	orrs.w	r3, r3, sl
 800a7ec:	d16c      	bne.n	800a8c8 <_strtod_l+0x8b8>
 800a7ee:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a7f2:	2b00      	cmp	r3, #0
 800a7f4:	d168      	bne.n	800a8c8 <_strtod_l+0x8b8>
 800a7f6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a7fa:	0d1b      	lsrs	r3, r3, #20
 800a7fc:	051b      	lsls	r3, r3, #20
 800a7fe:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800a802:	d961      	bls.n	800a8c8 <_strtod_l+0x8b8>
 800a804:	6963      	ldr	r3, [r4, #20]
 800a806:	b913      	cbnz	r3, 800a80e <_strtod_l+0x7fe>
 800a808:	6923      	ldr	r3, [r4, #16]
 800a80a:	2b01      	cmp	r3, #1
 800a80c:	dd5c      	ble.n	800a8c8 <_strtod_l+0x8b8>
 800a80e:	4621      	mov	r1, r4
 800a810:	2201      	movs	r2, #1
 800a812:	9805      	ldr	r0, [sp, #20]
 800a814:	f7ff f984 	bl	8009b20 <__lshift>
 800a818:	4641      	mov	r1, r8
 800a81a:	4604      	mov	r4, r0
 800a81c:	f7ff f9ec 	bl	8009bf8 <__mcmp>
 800a820:	2800      	cmp	r0, #0
 800a822:	dd51      	ble.n	800a8c8 <_strtod_l+0x8b8>
 800a824:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a828:	9a08      	ldr	r2, [sp, #32]
 800a82a:	0d1b      	lsrs	r3, r3, #20
 800a82c:	051b      	lsls	r3, r3, #20
 800a82e:	2a00      	cmp	r2, #0
 800a830:	d06b      	beq.n	800a90a <_strtod_l+0x8fa>
 800a832:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800a836:	d868      	bhi.n	800a90a <_strtod_l+0x8fa>
 800a838:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800a83c:	f67f ae9d 	bls.w	800a57a <_strtod_l+0x56a>
 800a840:	4b0a      	ldr	r3, [pc, #40]	@ (800a86c <_strtod_l+0x85c>)
 800a842:	4650      	mov	r0, sl
 800a844:	4659      	mov	r1, fp
 800a846:	2200      	movs	r2, #0
 800a848:	f7f5 fede 	bl	8000608 <__aeabi_dmul>
 800a84c:	4b08      	ldr	r3, [pc, #32]	@ (800a870 <_strtod_l+0x860>)
 800a84e:	400b      	ands	r3, r1
 800a850:	4682      	mov	sl, r0
 800a852:	468b      	mov	fp, r1
 800a854:	2b00      	cmp	r3, #0
 800a856:	f47f ae05 	bne.w	800a464 <_strtod_l+0x454>
 800a85a:	9a05      	ldr	r2, [sp, #20]
 800a85c:	2322      	movs	r3, #34	@ 0x22
 800a85e:	6013      	str	r3, [r2, #0]
 800a860:	e600      	b.n	800a464 <_strtod_l+0x454>
 800a862:	bf00      	nop
 800a864:	0800c0a0 	.word	0x0800c0a0
 800a868:	fffffc02 	.word	0xfffffc02
 800a86c:	39500000 	.word	0x39500000
 800a870:	7ff00000 	.word	0x7ff00000
 800a874:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800a878:	d165      	bne.n	800a946 <_strtod_l+0x936>
 800a87a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800a87c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a880:	b35a      	cbz	r2, 800a8da <_strtod_l+0x8ca>
 800a882:	4a9f      	ldr	r2, [pc, #636]	@ (800ab00 <_strtod_l+0xaf0>)
 800a884:	4293      	cmp	r3, r2
 800a886:	d12b      	bne.n	800a8e0 <_strtod_l+0x8d0>
 800a888:	9b08      	ldr	r3, [sp, #32]
 800a88a:	4651      	mov	r1, sl
 800a88c:	b303      	cbz	r3, 800a8d0 <_strtod_l+0x8c0>
 800a88e:	4b9d      	ldr	r3, [pc, #628]	@ (800ab04 <_strtod_l+0xaf4>)
 800a890:	465a      	mov	r2, fp
 800a892:	4013      	ands	r3, r2
 800a894:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800a898:	f04f 32ff 	mov.w	r2, #4294967295
 800a89c:	d81b      	bhi.n	800a8d6 <_strtod_l+0x8c6>
 800a89e:	0d1b      	lsrs	r3, r3, #20
 800a8a0:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800a8a4:	fa02 f303 	lsl.w	r3, r2, r3
 800a8a8:	4299      	cmp	r1, r3
 800a8aa:	d119      	bne.n	800a8e0 <_strtod_l+0x8d0>
 800a8ac:	4b96      	ldr	r3, [pc, #600]	@ (800ab08 <_strtod_l+0xaf8>)
 800a8ae:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a8b0:	429a      	cmp	r2, r3
 800a8b2:	d102      	bne.n	800a8ba <_strtod_l+0x8aa>
 800a8b4:	3101      	adds	r1, #1
 800a8b6:	f43f adca 	beq.w	800a44e <_strtod_l+0x43e>
 800a8ba:	4b92      	ldr	r3, [pc, #584]	@ (800ab04 <_strtod_l+0xaf4>)
 800a8bc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a8be:	401a      	ands	r2, r3
 800a8c0:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800a8c4:	f04f 0a00 	mov.w	sl, #0
 800a8c8:	9b08      	ldr	r3, [sp, #32]
 800a8ca:	2b00      	cmp	r3, #0
 800a8cc:	d1b8      	bne.n	800a840 <_strtod_l+0x830>
 800a8ce:	e5c9      	b.n	800a464 <_strtod_l+0x454>
 800a8d0:	f04f 33ff 	mov.w	r3, #4294967295
 800a8d4:	e7e8      	b.n	800a8a8 <_strtod_l+0x898>
 800a8d6:	4613      	mov	r3, r2
 800a8d8:	e7e6      	b.n	800a8a8 <_strtod_l+0x898>
 800a8da:	ea53 030a 	orrs.w	r3, r3, sl
 800a8de:	d0a1      	beq.n	800a824 <_strtod_l+0x814>
 800a8e0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a8e2:	b1db      	cbz	r3, 800a91c <_strtod_l+0x90c>
 800a8e4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a8e6:	4213      	tst	r3, r2
 800a8e8:	d0ee      	beq.n	800a8c8 <_strtod_l+0x8b8>
 800a8ea:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a8ec:	9a08      	ldr	r2, [sp, #32]
 800a8ee:	4650      	mov	r0, sl
 800a8f0:	4659      	mov	r1, fp
 800a8f2:	b1bb      	cbz	r3, 800a924 <_strtod_l+0x914>
 800a8f4:	f7ff fb6e 	bl	8009fd4 <sulp>
 800a8f8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a8fc:	ec53 2b10 	vmov	r2, r3, d0
 800a900:	f7f5 fccc 	bl	800029c <__adddf3>
 800a904:	4682      	mov	sl, r0
 800a906:	468b      	mov	fp, r1
 800a908:	e7de      	b.n	800a8c8 <_strtod_l+0x8b8>
 800a90a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800a90e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800a912:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800a916:	f04f 3aff 	mov.w	sl, #4294967295
 800a91a:	e7d5      	b.n	800a8c8 <_strtod_l+0x8b8>
 800a91c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a91e:	ea13 0f0a 	tst.w	r3, sl
 800a922:	e7e1      	b.n	800a8e8 <_strtod_l+0x8d8>
 800a924:	f7ff fb56 	bl	8009fd4 <sulp>
 800a928:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a92c:	ec53 2b10 	vmov	r2, r3, d0
 800a930:	f7f5 fcb2 	bl	8000298 <__aeabi_dsub>
 800a934:	2200      	movs	r2, #0
 800a936:	2300      	movs	r3, #0
 800a938:	4682      	mov	sl, r0
 800a93a:	468b      	mov	fp, r1
 800a93c:	f7f6 f8cc 	bl	8000ad8 <__aeabi_dcmpeq>
 800a940:	2800      	cmp	r0, #0
 800a942:	d0c1      	beq.n	800a8c8 <_strtod_l+0x8b8>
 800a944:	e619      	b.n	800a57a <_strtod_l+0x56a>
 800a946:	4641      	mov	r1, r8
 800a948:	4620      	mov	r0, r4
 800a94a:	f7ff facd 	bl	8009ee8 <__ratio>
 800a94e:	ec57 6b10 	vmov	r6, r7, d0
 800a952:	2200      	movs	r2, #0
 800a954:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800a958:	4630      	mov	r0, r6
 800a95a:	4639      	mov	r1, r7
 800a95c:	f7f6 f8d0 	bl	8000b00 <__aeabi_dcmple>
 800a960:	2800      	cmp	r0, #0
 800a962:	d06f      	beq.n	800aa44 <_strtod_l+0xa34>
 800a964:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a966:	2b00      	cmp	r3, #0
 800a968:	d17a      	bne.n	800aa60 <_strtod_l+0xa50>
 800a96a:	f1ba 0f00 	cmp.w	sl, #0
 800a96e:	d158      	bne.n	800aa22 <_strtod_l+0xa12>
 800a970:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a972:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a976:	2b00      	cmp	r3, #0
 800a978:	d15a      	bne.n	800aa30 <_strtod_l+0xa20>
 800a97a:	4b64      	ldr	r3, [pc, #400]	@ (800ab0c <_strtod_l+0xafc>)
 800a97c:	2200      	movs	r2, #0
 800a97e:	4630      	mov	r0, r6
 800a980:	4639      	mov	r1, r7
 800a982:	f7f6 f8b3 	bl	8000aec <__aeabi_dcmplt>
 800a986:	2800      	cmp	r0, #0
 800a988:	d159      	bne.n	800aa3e <_strtod_l+0xa2e>
 800a98a:	4630      	mov	r0, r6
 800a98c:	4639      	mov	r1, r7
 800a98e:	4b60      	ldr	r3, [pc, #384]	@ (800ab10 <_strtod_l+0xb00>)
 800a990:	2200      	movs	r2, #0
 800a992:	f7f5 fe39 	bl	8000608 <__aeabi_dmul>
 800a996:	4606      	mov	r6, r0
 800a998:	460f      	mov	r7, r1
 800a99a:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800a99e:	9606      	str	r6, [sp, #24]
 800a9a0:	9307      	str	r3, [sp, #28]
 800a9a2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a9a6:	4d57      	ldr	r5, [pc, #348]	@ (800ab04 <_strtod_l+0xaf4>)
 800a9a8:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800a9ac:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a9ae:	401d      	ands	r5, r3
 800a9b0:	4b58      	ldr	r3, [pc, #352]	@ (800ab14 <_strtod_l+0xb04>)
 800a9b2:	429d      	cmp	r5, r3
 800a9b4:	f040 80b2 	bne.w	800ab1c <_strtod_l+0xb0c>
 800a9b8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a9ba:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800a9be:	ec4b ab10 	vmov	d0, sl, fp
 800a9c2:	f7ff f9c9 	bl	8009d58 <__ulp>
 800a9c6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a9ca:	ec51 0b10 	vmov	r0, r1, d0
 800a9ce:	f7f5 fe1b 	bl	8000608 <__aeabi_dmul>
 800a9d2:	4652      	mov	r2, sl
 800a9d4:	465b      	mov	r3, fp
 800a9d6:	f7f5 fc61 	bl	800029c <__adddf3>
 800a9da:	460b      	mov	r3, r1
 800a9dc:	4949      	ldr	r1, [pc, #292]	@ (800ab04 <_strtod_l+0xaf4>)
 800a9de:	4a4e      	ldr	r2, [pc, #312]	@ (800ab18 <_strtod_l+0xb08>)
 800a9e0:	4019      	ands	r1, r3
 800a9e2:	4291      	cmp	r1, r2
 800a9e4:	4682      	mov	sl, r0
 800a9e6:	d942      	bls.n	800aa6e <_strtod_l+0xa5e>
 800a9e8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a9ea:	4b47      	ldr	r3, [pc, #284]	@ (800ab08 <_strtod_l+0xaf8>)
 800a9ec:	429a      	cmp	r2, r3
 800a9ee:	d103      	bne.n	800a9f8 <_strtod_l+0x9e8>
 800a9f0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a9f2:	3301      	adds	r3, #1
 800a9f4:	f43f ad2b 	beq.w	800a44e <_strtod_l+0x43e>
 800a9f8:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800ab08 <_strtod_l+0xaf8>
 800a9fc:	f04f 3aff 	mov.w	sl, #4294967295
 800aa00:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800aa02:	9805      	ldr	r0, [sp, #20]
 800aa04:	f7fe fe74 	bl	80096f0 <_Bfree>
 800aa08:	9805      	ldr	r0, [sp, #20]
 800aa0a:	4649      	mov	r1, r9
 800aa0c:	f7fe fe70 	bl	80096f0 <_Bfree>
 800aa10:	9805      	ldr	r0, [sp, #20]
 800aa12:	4641      	mov	r1, r8
 800aa14:	f7fe fe6c 	bl	80096f0 <_Bfree>
 800aa18:	9805      	ldr	r0, [sp, #20]
 800aa1a:	4621      	mov	r1, r4
 800aa1c:	f7fe fe68 	bl	80096f0 <_Bfree>
 800aa20:	e618      	b.n	800a654 <_strtod_l+0x644>
 800aa22:	f1ba 0f01 	cmp.w	sl, #1
 800aa26:	d103      	bne.n	800aa30 <_strtod_l+0xa20>
 800aa28:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800aa2a:	2b00      	cmp	r3, #0
 800aa2c:	f43f ada5 	beq.w	800a57a <_strtod_l+0x56a>
 800aa30:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800aae0 <_strtod_l+0xad0>
 800aa34:	4f35      	ldr	r7, [pc, #212]	@ (800ab0c <_strtod_l+0xafc>)
 800aa36:	ed8d 7b06 	vstr	d7, [sp, #24]
 800aa3a:	2600      	movs	r6, #0
 800aa3c:	e7b1      	b.n	800a9a2 <_strtod_l+0x992>
 800aa3e:	4f34      	ldr	r7, [pc, #208]	@ (800ab10 <_strtod_l+0xb00>)
 800aa40:	2600      	movs	r6, #0
 800aa42:	e7aa      	b.n	800a99a <_strtod_l+0x98a>
 800aa44:	4b32      	ldr	r3, [pc, #200]	@ (800ab10 <_strtod_l+0xb00>)
 800aa46:	4630      	mov	r0, r6
 800aa48:	4639      	mov	r1, r7
 800aa4a:	2200      	movs	r2, #0
 800aa4c:	f7f5 fddc 	bl	8000608 <__aeabi_dmul>
 800aa50:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800aa52:	4606      	mov	r6, r0
 800aa54:	460f      	mov	r7, r1
 800aa56:	2b00      	cmp	r3, #0
 800aa58:	d09f      	beq.n	800a99a <_strtod_l+0x98a>
 800aa5a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800aa5e:	e7a0      	b.n	800a9a2 <_strtod_l+0x992>
 800aa60:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800aae8 <_strtod_l+0xad8>
 800aa64:	ed8d 7b06 	vstr	d7, [sp, #24]
 800aa68:	ec57 6b17 	vmov	r6, r7, d7
 800aa6c:	e799      	b.n	800a9a2 <_strtod_l+0x992>
 800aa6e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800aa72:	9b08      	ldr	r3, [sp, #32]
 800aa74:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800aa78:	2b00      	cmp	r3, #0
 800aa7a:	d1c1      	bne.n	800aa00 <_strtod_l+0x9f0>
 800aa7c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800aa80:	0d1b      	lsrs	r3, r3, #20
 800aa82:	051b      	lsls	r3, r3, #20
 800aa84:	429d      	cmp	r5, r3
 800aa86:	d1bb      	bne.n	800aa00 <_strtod_l+0x9f0>
 800aa88:	4630      	mov	r0, r6
 800aa8a:	4639      	mov	r1, r7
 800aa8c:	f7f6 f91c 	bl	8000cc8 <__aeabi_d2lz>
 800aa90:	f7f5 fd8c 	bl	80005ac <__aeabi_l2d>
 800aa94:	4602      	mov	r2, r0
 800aa96:	460b      	mov	r3, r1
 800aa98:	4630      	mov	r0, r6
 800aa9a:	4639      	mov	r1, r7
 800aa9c:	f7f5 fbfc 	bl	8000298 <__aeabi_dsub>
 800aaa0:	460b      	mov	r3, r1
 800aaa2:	4602      	mov	r2, r0
 800aaa4:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800aaa8:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800aaac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800aaae:	ea46 060a 	orr.w	r6, r6, sl
 800aab2:	431e      	orrs	r6, r3
 800aab4:	d06f      	beq.n	800ab96 <_strtod_l+0xb86>
 800aab6:	a30e      	add	r3, pc, #56	@ (adr r3, 800aaf0 <_strtod_l+0xae0>)
 800aab8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aabc:	f7f6 f816 	bl	8000aec <__aeabi_dcmplt>
 800aac0:	2800      	cmp	r0, #0
 800aac2:	f47f accf 	bne.w	800a464 <_strtod_l+0x454>
 800aac6:	a30c      	add	r3, pc, #48	@ (adr r3, 800aaf8 <_strtod_l+0xae8>)
 800aac8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aacc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800aad0:	f7f6 f82a 	bl	8000b28 <__aeabi_dcmpgt>
 800aad4:	2800      	cmp	r0, #0
 800aad6:	d093      	beq.n	800aa00 <_strtod_l+0x9f0>
 800aad8:	e4c4      	b.n	800a464 <_strtod_l+0x454>
 800aada:	bf00      	nop
 800aadc:	f3af 8000 	nop.w
 800aae0:	00000000 	.word	0x00000000
 800aae4:	bff00000 	.word	0xbff00000
 800aae8:	00000000 	.word	0x00000000
 800aaec:	3ff00000 	.word	0x3ff00000
 800aaf0:	94a03595 	.word	0x94a03595
 800aaf4:	3fdfffff 	.word	0x3fdfffff
 800aaf8:	35afe535 	.word	0x35afe535
 800aafc:	3fe00000 	.word	0x3fe00000
 800ab00:	000fffff 	.word	0x000fffff
 800ab04:	7ff00000 	.word	0x7ff00000
 800ab08:	7fefffff 	.word	0x7fefffff
 800ab0c:	3ff00000 	.word	0x3ff00000
 800ab10:	3fe00000 	.word	0x3fe00000
 800ab14:	7fe00000 	.word	0x7fe00000
 800ab18:	7c9fffff 	.word	0x7c9fffff
 800ab1c:	9b08      	ldr	r3, [sp, #32]
 800ab1e:	b323      	cbz	r3, 800ab6a <_strtod_l+0xb5a>
 800ab20:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800ab24:	d821      	bhi.n	800ab6a <_strtod_l+0xb5a>
 800ab26:	a328      	add	r3, pc, #160	@ (adr r3, 800abc8 <_strtod_l+0xbb8>)
 800ab28:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab2c:	4630      	mov	r0, r6
 800ab2e:	4639      	mov	r1, r7
 800ab30:	f7f5 ffe6 	bl	8000b00 <__aeabi_dcmple>
 800ab34:	b1a0      	cbz	r0, 800ab60 <_strtod_l+0xb50>
 800ab36:	4639      	mov	r1, r7
 800ab38:	4630      	mov	r0, r6
 800ab3a:	f7f6 f83d 	bl	8000bb8 <__aeabi_d2uiz>
 800ab3e:	2801      	cmp	r0, #1
 800ab40:	bf38      	it	cc
 800ab42:	2001      	movcc	r0, #1
 800ab44:	f7f5 fce6 	bl	8000514 <__aeabi_ui2d>
 800ab48:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ab4a:	4606      	mov	r6, r0
 800ab4c:	460f      	mov	r7, r1
 800ab4e:	b9fb      	cbnz	r3, 800ab90 <_strtod_l+0xb80>
 800ab50:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800ab54:	9014      	str	r0, [sp, #80]	@ 0x50
 800ab56:	9315      	str	r3, [sp, #84]	@ 0x54
 800ab58:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800ab5c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800ab60:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800ab62:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800ab66:	1b5b      	subs	r3, r3, r5
 800ab68:	9311      	str	r3, [sp, #68]	@ 0x44
 800ab6a:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800ab6e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800ab72:	f7ff f8f1 	bl	8009d58 <__ulp>
 800ab76:	4650      	mov	r0, sl
 800ab78:	ec53 2b10 	vmov	r2, r3, d0
 800ab7c:	4659      	mov	r1, fp
 800ab7e:	f7f5 fd43 	bl	8000608 <__aeabi_dmul>
 800ab82:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800ab86:	f7f5 fb89 	bl	800029c <__adddf3>
 800ab8a:	4682      	mov	sl, r0
 800ab8c:	468b      	mov	fp, r1
 800ab8e:	e770      	b.n	800aa72 <_strtod_l+0xa62>
 800ab90:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800ab94:	e7e0      	b.n	800ab58 <_strtod_l+0xb48>
 800ab96:	a30e      	add	r3, pc, #56	@ (adr r3, 800abd0 <_strtod_l+0xbc0>)
 800ab98:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab9c:	f7f5 ffa6 	bl	8000aec <__aeabi_dcmplt>
 800aba0:	e798      	b.n	800aad4 <_strtod_l+0xac4>
 800aba2:	2300      	movs	r3, #0
 800aba4:	930b      	str	r3, [sp, #44]	@ 0x2c
 800aba6:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800aba8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800abaa:	6013      	str	r3, [r2, #0]
 800abac:	f7ff ba6d 	b.w	800a08a <_strtod_l+0x7a>
 800abb0:	2a65      	cmp	r2, #101	@ 0x65
 800abb2:	f43f ab66 	beq.w	800a282 <_strtod_l+0x272>
 800abb6:	2a45      	cmp	r2, #69	@ 0x45
 800abb8:	f43f ab63 	beq.w	800a282 <_strtod_l+0x272>
 800abbc:	2301      	movs	r3, #1
 800abbe:	f7ff bb9e 	b.w	800a2fe <_strtod_l+0x2ee>
 800abc2:	bf00      	nop
 800abc4:	f3af 8000 	nop.w
 800abc8:	ffc00000 	.word	0xffc00000
 800abcc:	41dfffff 	.word	0x41dfffff
 800abd0:	94a03595 	.word	0x94a03595
 800abd4:	3fcfffff 	.word	0x3fcfffff

0800abd8 <_strtod_r>:
 800abd8:	4b01      	ldr	r3, [pc, #4]	@ (800abe0 <_strtod_r+0x8>)
 800abda:	f7ff ba19 	b.w	800a010 <_strtod_l>
 800abde:	bf00      	nop
 800abe0:	2000006c 	.word	0x2000006c

0800abe4 <_strtol_l.constprop.0>:
 800abe4:	2b24      	cmp	r3, #36	@ 0x24
 800abe6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800abea:	4686      	mov	lr, r0
 800abec:	4690      	mov	r8, r2
 800abee:	d801      	bhi.n	800abf4 <_strtol_l.constprop.0+0x10>
 800abf0:	2b01      	cmp	r3, #1
 800abf2:	d106      	bne.n	800ac02 <_strtol_l.constprop.0+0x1e>
 800abf4:	f7fd fdae 	bl	8008754 <__errno>
 800abf8:	2316      	movs	r3, #22
 800abfa:	6003      	str	r3, [r0, #0]
 800abfc:	2000      	movs	r0, #0
 800abfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ac02:	4834      	ldr	r0, [pc, #208]	@ (800acd4 <_strtol_l.constprop.0+0xf0>)
 800ac04:	460d      	mov	r5, r1
 800ac06:	462a      	mov	r2, r5
 800ac08:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ac0c:	5d06      	ldrb	r6, [r0, r4]
 800ac0e:	f016 0608 	ands.w	r6, r6, #8
 800ac12:	d1f8      	bne.n	800ac06 <_strtol_l.constprop.0+0x22>
 800ac14:	2c2d      	cmp	r4, #45	@ 0x2d
 800ac16:	d12d      	bne.n	800ac74 <_strtol_l.constprop.0+0x90>
 800ac18:	782c      	ldrb	r4, [r5, #0]
 800ac1a:	2601      	movs	r6, #1
 800ac1c:	1c95      	adds	r5, r2, #2
 800ac1e:	f033 0210 	bics.w	r2, r3, #16
 800ac22:	d109      	bne.n	800ac38 <_strtol_l.constprop.0+0x54>
 800ac24:	2c30      	cmp	r4, #48	@ 0x30
 800ac26:	d12a      	bne.n	800ac7e <_strtol_l.constprop.0+0x9a>
 800ac28:	782a      	ldrb	r2, [r5, #0]
 800ac2a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800ac2e:	2a58      	cmp	r2, #88	@ 0x58
 800ac30:	d125      	bne.n	800ac7e <_strtol_l.constprop.0+0x9a>
 800ac32:	786c      	ldrb	r4, [r5, #1]
 800ac34:	2310      	movs	r3, #16
 800ac36:	3502      	adds	r5, #2
 800ac38:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800ac3c:	f10c 3cff 	add.w	ip, ip, #4294967295
 800ac40:	2200      	movs	r2, #0
 800ac42:	fbbc f9f3 	udiv	r9, ip, r3
 800ac46:	4610      	mov	r0, r2
 800ac48:	fb03 ca19 	mls	sl, r3, r9, ip
 800ac4c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800ac50:	2f09      	cmp	r7, #9
 800ac52:	d81b      	bhi.n	800ac8c <_strtol_l.constprop.0+0xa8>
 800ac54:	463c      	mov	r4, r7
 800ac56:	42a3      	cmp	r3, r4
 800ac58:	dd27      	ble.n	800acaa <_strtol_l.constprop.0+0xc6>
 800ac5a:	1c57      	adds	r7, r2, #1
 800ac5c:	d007      	beq.n	800ac6e <_strtol_l.constprop.0+0x8a>
 800ac5e:	4581      	cmp	r9, r0
 800ac60:	d320      	bcc.n	800aca4 <_strtol_l.constprop.0+0xc0>
 800ac62:	d101      	bne.n	800ac68 <_strtol_l.constprop.0+0x84>
 800ac64:	45a2      	cmp	sl, r4
 800ac66:	db1d      	blt.n	800aca4 <_strtol_l.constprop.0+0xc0>
 800ac68:	fb00 4003 	mla	r0, r0, r3, r4
 800ac6c:	2201      	movs	r2, #1
 800ac6e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ac72:	e7eb      	b.n	800ac4c <_strtol_l.constprop.0+0x68>
 800ac74:	2c2b      	cmp	r4, #43	@ 0x2b
 800ac76:	bf04      	itt	eq
 800ac78:	782c      	ldrbeq	r4, [r5, #0]
 800ac7a:	1c95      	addeq	r5, r2, #2
 800ac7c:	e7cf      	b.n	800ac1e <_strtol_l.constprop.0+0x3a>
 800ac7e:	2b00      	cmp	r3, #0
 800ac80:	d1da      	bne.n	800ac38 <_strtol_l.constprop.0+0x54>
 800ac82:	2c30      	cmp	r4, #48	@ 0x30
 800ac84:	bf0c      	ite	eq
 800ac86:	2308      	moveq	r3, #8
 800ac88:	230a      	movne	r3, #10
 800ac8a:	e7d5      	b.n	800ac38 <_strtol_l.constprop.0+0x54>
 800ac8c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800ac90:	2f19      	cmp	r7, #25
 800ac92:	d801      	bhi.n	800ac98 <_strtol_l.constprop.0+0xb4>
 800ac94:	3c37      	subs	r4, #55	@ 0x37
 800ac96:	e7de      	b.n	800ac56 <_strtol_l.constprop.0+0x72>
 800ac98:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800ac9c:	2f19      	cmp	r7, #25
 800ac9e:	d804      	bhi.n	800acaa <_strtol_l.constprop.0+0xc6>
 800aca0:	3c57      	subs	r4, #87	@ 0x57
 800aca2:	e7d8      	b.n	800ac56 <_strtol_l.constprop.0+0x72>
 800aca4:	f04f 32ff 	mov.w	r2, #4294967295
 800aca8:	e7e1      	b.n	800ac6e <_strtol_l.constprop.0+0x8a>
 800acaa:	1c53      	adds	r3, r2, #1
 800acac:	d108      	bne.n	800acc0 <_strtol_l.constprop.0+0xdc>
 800acae:	2322      	movs	r3, #34	@ 0x22
 800acb0:	f8ce 3000 	str.w	r3, [lr]
 800acb4:	4660      	mov	r0, ip
 800acb6:	f1b8 0f00 	cmp.w	r8, #0
 800acba:	d0a0      	beq.n	800abfe <_strtol_l.constprop.0+0x1a>
 800acbc:	1e69      	subs	r1, r5, #1
 800acbe:	e006      	b.n	800acce <_strtol_l.constprop.0+0xea>
 800acc0:	b106      	cbz	r6, 800acc4 <_strtol_l.constprop.0+0xe0>
 800acc2:	4240      	negs	r0, r0
 800acc4:	f1b8 0f00 	cmp.w	r8, #0
 800acc8:	d099      	beq.n	800abfe <_strtol_l.constprop.0+0x1a>
 800acca:	2a00      	cmp	r2, #0
 800accc:	d1f6      	bne.n	800acbc <_strtol_l.constprop.0+0xd8>
 800acce:	f8c8 1000 	str.w	r1, [r8]
 800acd2:	e794      	b.n	800abfe <_strtol_l.constprop.0+0x1a>
 800acd4:	0800c0c9 	.word	0x0800c0c9

0800acd8 <_strtol_r>:
 800acd8:	f7ff bf84 	b.w	800abe4 <_strtol_l.constprop.0>

0800acdc <__ssputs_r>:
 800acdc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ace0:	688e      	ldr	r6, [r1, #8]
 800ace2:	461f      	mov	r7, r3
 800ace4:	42be      	cmp	r6, r7
 800ace6:	680b      	ldr	r3, [r1, #0]
 800ace8:	4682      	mov	sl, r0
 800acea:	460c      	mov	r4, r1
 800acec:	4690      	mov	r8, r2
 800acee:	d82d      	bhi.n	800ad4c <__ssputs_r+0x70>
 800acf0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800acf4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800acf8:	d026      	beq.n	800ad48 <__ssputs_r+0x6c>
 800acfa:	6965      	ldr	r5, [r4, #20]
 800acfc:	6909      	ldr	r1, [r1, #16]
 800acfe:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ad02:	eba3 0901 	sub.w	r9, r3, r1
 800ad06:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ad0a:	1c7b      	adds	r3, r7, #1
 800ad0c:	444b      	add	r3, r9
 800ad0e:	106d      	asrs	r5, r5, #1
 800ad10:	429d      	cmp	r5, r3
 800ad12:	bf38      	it	cc
 800ad14:	461d      	movcc	r5, r3
 800ad16:	0553      	lsls	r3, r2, #21
 800ad18:	d527      	bpl.n	800ad6a <__ssputs_r+0x8e>
 800ad1a:	4629      	mov	r1, r5
 800ad1c:	f7fe fc1c 	bl	8009558 <_malloc_r>
 800ad20:	4606      	mov	r6, r0
 800ad22:	b360      	cbz	r0, 800ad7e <__ssputs_r+0xa2>
 800ad24:	6921      	ldr	r1, [r4, #16]
 800ad26:	464a      	mov	r2, r9
 800ad28:	f7fd fd41 	bl	80087ae <memcpy>
 800ad2c:	89a3      	ldrh	r3, [r4, #12]
 800ad2e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800ad32:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ad36:	81a3      	strh	r3, [r4, #12]
 800ad38:	6126      	str	r6, [r4, #16]
 800ad3a:	6165      	str	r5, [r4, #20]
 800ad3c:	444e      	add	r6, r9
 800ad3e:	eba5 0509 	sub.w	r5, r5, r9
 800ad42:	6026      	str	r6, [r4, #0]
 800ad44:	60a5      	str	r5, [r4, #8]
 800ad46:	463e      	mov	r6, r7
 800ad48:	42be      	cmp	r6, r7
 800ad4a:	d900      	bls.n	800ad4e <__ssputs_r+0x72>
 800ad4c:	463e      	mov	r6, r7
 800ad4e:	6820      	ldr	r0, [r4, #0]
 800ad50:	4632      	mov	r2, r6
 800ad52:	4641      	mov	r1, r8
 800ad54:	f000 fb6a 	bl	800b42c <memmove>
 800ad58:	68a3      	ldr	r3, [r4, #8]
 800ad5a:	1b9b      	subs	r3, r3, r6
 800ad5c:	60a3      	str	r3, [r4, #8]
 800ad5e:	6823      	ldr	r3, [r4, #0]
 800ad60:	4433      	add	r3, r6
 800ad62:	6023      	str	r3, [r4, #0]
 800ad64:	2000      	movs	r0, #0
 800ad66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ad6a:	462a      	mov	r2, r5
 800ad6c:	f000 ff41 	bl	800bbf2 <_realloc_r>
 800ad70:	4606      	mov	r6, r0
 800ad72:	2800      	cmp	r0, #0
 800ad74:	d1e0      	bne.n	800ad38 <__ssputs_r+0x5c>
 800ad76:	6921      	ldr	r1, [r4, #16]
 800ad78:	4650      	mov	r0, sl
 800ad7a:	f7fe fb79 	bl	8009470 <_free_r>
 800ad7e:	230c      	movs	r3, #12
 800ad80:	f8ca 3000 	str.w	r3, [sl]
 800ad84:	89a3      	ldrh	r3, [r4, #12]
 800ad86:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ad8a:	81a3      	strh	r3, [r4, #12]
 800ad8c:	f04f 30ff 	mov.w	r0, #4294967295
 800ad90:	e7e9      	b.n	800ad66 <__ssputs_r+0x8a>
	...

0800ad94 <_svfiprintf_r>:
 800ad94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad98:	4698      	mov	r8, r3
 800ad9a:	898b      	ldrh	r3, [r1, #12]
 800ad9c:	061b      	lsls	r3, r3, #24
 800ad9e:	b09d      	sub	sp, #116	@ 0x74
 800ada0:	4607      	mov	r7, r0
 800ada2:	460d      	mov	r5, r1
 800ada4:	4614      	mov	r4, r2
 800ada6:	d510      	bpl.n	800adca <_svfiprintf_r+0x36>
 800ada8:	690b      	ldr	r3, [r1, #16]
 800adaa:	b973      	cbnz	r3, 800adca <_svfiprintf_r+0x36>
 800adac:	2140      	movs	r1, #64	@ 0x40
 800adae:	f7fe fbd3 	bl	8009558 <_malloc_r>
 800adb2:	6028      	str	r0, [r5, #0]
 800adb4:	6128      	str	r0, [r5, #16]
 800adb6:	b930      	cbnz	r0, 800adc6 <_svfiprintf_r+0x32>
 800adb8:	230c      	movs	r3, #12
 800adba:	603b      	str	r3, [r7, #0]
 800adbc:	f04f 30ff 	mov.w	r0, #4294967295
 800adc0:	b01d      	add	sp, #116	@ 0x74
 800adc2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800adc6:	2340      	movs	r3, #64	@ 0x40
 800adc8:	616b      	str	r3, [r5, #20]
 800adca:	2300      	movs	r3, #0
 800adcc:	9309      	str	r3, [sp, #36]	@ 0x24
 800adce:	2320      	movs	r3, #32
 800add0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800add4:	f8cd 800c 	str.w	r8, [sp, #12]
 800add8:	2330      	movs	r3, #48	@ 0x30
 800adda:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800af78 <_svfiprintf_r+0x1e4>
 800adde:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ade2:	f04f 0901 	mov.w	r9, #1
 800ade6:	4623      	mov	r3, r4
 800ade8:	469a      	mov	sl, r3
 800adea:	f813 2b01 	ldrb.w	r2, [r3], #1
 800adee:	b10a      	cbz	r2, 800adf4 <_svfiprintf_r+0x60>
 800adf0:	2a25      	cmp	r2, #37	@ 0x25
 800adf2:	d1f9      	bne.n	800ade8 <_svfiprintf_r+0x54>
 800adf4:	ebba 0b04 	subs.w	fp, sl, r4
 800adf8:	d00b      	beq.n	800ae12 <_svfiprintf_r+0x7e>
 800adfa:	465b      	mov	r3, fp
 800adfc:	4622      	mov	r2, r4
 800adfe:	4629      	mov	r1, r5
 800ae00:	4638      	mov	r0, r7
 800ae02:	f7ff ff6b 	bl	800acdc <__ssputs_r>
 800ae06:	3001      	adds	r0, #1
 800ae08:	f000 80a7 	beq.w	800af5a <_svfiprintf_r+0x1c6>
 800ae0c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ae0e:	445a      	add	r2, fp
 800ae10:	9209      	str	r2, [sp, #36]	@ 0x24
 800ae12:	f89a 3000 	ldrb.w	r3, [sl]
 800ae16:	2b00      	cmp	r3, #0
 800ae18:	f000 809f 	beq.w	800af5a <_svfiprintf_r+0x1c6>
 800ae1c:	2300      	movs	r3, #0
 800ae1e:	f04f 32ff 	mov.w	r2, #4294967295
 800ae22:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ae26:	f10a 0a01 	add.w	sl, sl, #1
 800ae2a:	9304      	str	r3, [sp, #16]
 800ae2c:	9307      	str	r3, [sp, #28]
 800ae2e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ae32:	931a      	str	r3, [sp, #104]	@ 0x68
 800ae34:	4654      	mov	r4, sl
 800ae36:	2205      	movs	r2, #5
 800ae38:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ae3c:	484e      	ldr	r0, [pc, #312]	@ (800af78 <_svfiprintf_r+0x1e4>)
 800ae3e:	f7f5 f9cf 	bl	80001e0 <memchr>
 800ae42:	9a04      	ldr	r2, [sp, #16]
 800ae44:	b9d8      	cbnz	r0, 800ae7e <_svfiprintf_r+0xea>
 800ae46:	06d0      	lsls	r0, r2, #27
 800ae48:	bf44      	itt	mi
 800ae4a:	2320      	movmi	r3, #32
 800ae4c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ae50:	0711      	lsls	r1, r2, #28
 800ae52:	bf44      	itt	mi
 800ae54:	232b      	movmi	r3, #43	@ 0x2b
 800ae56:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ae5a:	f89a 3000 	ldrb.w	r3, [sl]
 800ae5e:	2b2a      	cmp	r3, #42	@ 0x2a
 800ae60:	d015      	beq.n	800ae8e <_svfiprintf_r+0xfa>
 800ae62:	9a07      	ldr	r2, [sp, #28]
 800ae64:	4654      	mov	r4, sl
 800ae66:	2000      	movs	r0, #0
 800ae68:	f04f 0c0a 	mov.w	ip, #10
 800ae6c:	4621      	mov	r1, r4
 800ae6e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ae72:	3b30      	subs	r3, #48	@ 0x30
 800ae74:	2b09      	cmp	r3, #9
 800ae76:	d94b      	bls.n	800af10 <_svfiprintf_r+0x17c>
 800ae78:	b1b0      	cbz	r0, 800aea8 <_svfiprintf_r+0x114>
 800ae7a:	9207      	str	r2, [sp, #28]
 800ae7c:	e014      	b.n	800aea8 <_svfiprintf_r+0x114>
 800ae7e:	eba0 0308 	sub.w	r3, r0, r8
 800ae82:	fa09 f303 	lsl.w	r3, r9, r3
 800ae86:	4313      	orrs	r3, r2
 800ae88:	9304      	str	r3, [sp, #16]
 800ae8a:	46a2      	mov	sl, r4
 800ae8c:	e7d2      	b.n	800ae34 <_svfiprintf_r+0xa0>
 800ae8e:	9b03      	ldr	r3, [sp, #12]
 800ae90:	1d19      	adds	r1, r3, #4
 800ae92:	681b      	ldr	r3, [r3, #0]
 800ae94:	9103      	str	r1, [sp, #12]
 800ae96:	2b00      	cmp	r3, #0
 800ae98:	bfbb      	ittet	lt
 800ae9a:	425b      	neglt	r3, r3
 800ae9c:	f042 0202 	orrlt.w	r2, r2, #2
 800aea0:	9307      	strge	r3, [sp, #28]
 800aea2:	9307      	strlt	r3, [sp, #28]
 800aea4:	bfb8      	it	lt
 800aea6:	9204      	strlt	r2, [sp, #16]
 800aea8:	7823      	ldrb	r3, [r4, #0]
 800aeaa:	2b2e      	cmp	r3, #46	@ 0x2e
 800aeac:	d10a      	bne.n	800aec4 <_svfiprintf_r+0x130>
 800aeae:	7863      	ldrb	r3, [r4, #1]
 800aeb0:	2b2a      	cmp	r3, #42	@ 0x2a
 800aeb2:	d132      	bne.n	800af1a <_svfiprintf_r+0x186>
 800aeb4:	9b03      	ldr	r3, [sp, #12]
 800aeb6:	1d1a      	adds	r2, r3, #4
 800aeb8:	681b      	ldr	r3, [r3, #0]
 800aeba:	9203      	str	r2, [sp, #12]
 800aebc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800aec0:	3402      	adds	r4, #2
 800aec2:	9305      	str	r3, [sp, #20]
 800aec4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800af88 <_svfiprintf_r+0x1f4>
 800aec8:	7821      	ldrb	r1, [r4, #0]
 800aeca:	2203      	movs	r2, #3
 800aecc:	4650      	mov	r0, sl
 800aece:	f7f5 f987 	bl	80001e0 <memchr>
 800aed2:	b138      	cbz	r0, 800aee4 <_svfiprintf_r+0x150>
 800aed4:	9b04      	ldr	r3, [sp, #16]
 800aed6:	eba0 000a 	sub.w	r0, r0, sl
 800aeda:	2240      	movs	r2, #64	@ 0x40
 800aedc:	4082      	lsls	r2, r0
 800aede:	4313      	orrs	r3, r2
 800aee0:	3401      	adds	r4, #1
 800aee2:	9304      	str	r3, [sp, #16]
 800aee4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aee8:	4824      	ldr	r0, [pc, #144]	@ (800af7c <_svfiprintf_r+0x1e8>)
 800aeea:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800aeee:	2206      	movs	r2, #6
 800aef0:	f7f5 f976 	bl	80001e0 <memchr>
 800aef4:	2800      	cmp	r0, #0
 800aef6:	d036      	beq.n	800af66 <_svfiprintf_r+0x1d2>
 800aef8:	4b21      	ldr	r3, [pc, #132]	@ (800af80 <_svfiprintf_r+0x1ec>)
 800aefa:	bb1b      	cbnz	r3, 800af44 <_svfiprintf_r+0x1b0>
 800aefc:	9b03      	ldr	r3, [sp, #12]
 800aefe:	3307      	adds	r3, #7
 800af00:	f023 0307 	bic.w	r3, r3, #7
 800af04:	3308      	adds	r3, #8
 800af06:	9303      	str	r3, [sp, #12]
 800af08:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800af0a:	4433      	add	r3, r6
 800af0c:	9309      	str	r3, [sp, #36]	@ 0x24
 800af0e:	e76a      	b.n	800ade6 <_svfiprintf_r+0x52>
 800af10:	fb0c 3202 	mla	r2, ip, r2, r3
 800af14:	460c      	mov	r4, r1
 800af16:	2001      	movs	r0, #1
 800af18:	e7a8      	b.n	800ae6c <_svfiprintf_r+0xd8>
 800af1a:	2300      	movs	r3, #0
 800af1c:	3401      	adds	r4, #1
 800af1e:	9305      	str	r3, [sp, #20]
 800af20:	4619      	mov	r1, r3
 800af22:	f04f 0c0a 	mov.w	ip, #10
 800af26:	4620      	mov	r0, r4
 800af28:	f810 2b01 	ldrb.w	r2, [r0], #1
 800af2c:	3a30      	subs	r2, #48	@ 0x30
 800af2e:	2a09      	cmp	r2, #9
 800af30:	d903      	bls.n	800af3a <_svfiprintf_r+0x1a6>
 800af32:	2b00      	cmp	r3, #0
 800af34:	d0c6      	beq.n	800aec4 <_svfiprintf_r+0x130>
 800af36:	9105      	str	r1, [sp, #20]
 800af38:	e7c4      	b.n	800aec4 <_svfiprintf_r+0x130>
 800af3a:	fb0c 2101 	mla	r1, ip, r1, r2
 800af3e:	4604      	mov	r4, r0
 800af40:	2301      	movs	r3, #1
 800af42:	e7f0      	b.n	800af26 <_svfiprintf_r+0x192>
 800af44:	ab03      	add	r3, sp, #12
 800af46:	9300      	str	r3, [sp, #0]
 800af48:	462a      	mov	r2, r5
 800af4a:	4b0e      	ldr	r3, [pc, #56]	@ (800af84 <_svfiprintf_r+0x1f0>)
 800af4c:	a904      	add	r1, sp, #16
 800af4e:	4638      	mov	r0, r7
 800af50:	f7fc fb62 	bl	8007618 <_printf_float>
 800af54:	1c42      	adds	r2, r0, #1
 800af56:	4606      	mov	r6, r0
 800af58:	d1d6      	bne.n	800af08 <_svfiprintf_r+0x174>
 800af5a:	89ab      	ldrh	r3, [r5, #12]
 800af5c:	065b      	lsls	r3, r3, #25
 800af5e:	f53f af2d 	bmi.w	800adbc <_svfiprintf_r+0x28>
 800af62:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800af64:	e72c      	b.n	800adc0 <_svfiprintf_r+0x2c>
 800af66:	ab03      	add	r3, sp, #12
 800af68:	9300      	str	r3, [sp, #0]
 800af6a:	462a      	mov	r2, r5
 800af6c:	4b05      	ldr	r3, [pc, #20]	@ (800af84 <_svfiprintf_r+0x1f0>)
 800af6e:	a904      	add	r1, sp, #16
 800af70:	4638      	mov	r0, r7
 800af72:	f7fc fde9 	bl	8007b48 <_printf_i>
 800af76:	e7ed      	b.n	800af54 <_svfiprintf_r+0x1c0>
 800af78:	0800c1c9 	.word	0x0800c1c9
 800af7c:	0800c1d3 	.word	0x0800c1d3
 800af80:	08007619 	.word	0x08007619
 800af84:	0800acdd 	.word	0x0800acdd
 800af88:	0800c1cf 	.word	0x0800c1cf

0800af8c <__sfputc_r>:
 800af8c:	6893      	ldr	r3, [r2, #8]
 800af8e:	3b01      	subs	r3, #1
 800af90:	2b00      	cmp	r3, #0
 800af92:	b410      	push	{r4}
 800af94:	6093      	str	r3, [r2, #8]
 800af96:	da08      	bge.n	800afaa <__sfputc_r+0x1e>
 800af98:	6994      	ldr	r4, [r2, #24]
 800af9a:	42a3      	cmp	r3, r4
 800af9c:	db01      	blt.n	800afa2 <__sfputc_r+0x16>
 800af9e:	290a      	cmp	r1, #10
 800afa0:	d103      	bne.n	800afaa <__sfputc_r+0x1e>
 800afa2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800afa6:	f7fd ba98 	b.w	80084da <__swbuf_r>
 800afaa:	6813      	ldr	r3, [r2, #0]
 800afac:	1c58      	adds	r0, r3, #1
 800afae:	6010      	str	r0, [r2, #0]
 800afb0:	7019      	strb	r1, [r3, #0]
 800afb2:	4608      	mov	r0, r1
 800afb4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800afb8:	4770      	bx	lr

0800afba <__sfputs_r>:
 800afba:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800afbc:	4606      	mov	r6, r0
 800afbe:	460f      	mov	r7, r1
 800afc0:	4614      	mov	r4, r2
 800afc2:	18d5      	adds	r5, r2, r3
 800afc4:	42ac      	cmp	r4, r5
 800afc6:	d101      	bne.n	800afcc <__sfputs_r+0x12>
 800afc8:	2000      	movs	r0, #0
 800afca:	e007      	b.n	800afdc <__sfputs_r+0x22>
 800afcc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800afd0:	463a      	mov	r2, r7
 800afd2:	4630      	mov	r0, r6
 800afd4:	f7ff ffda 	bl	800af8c <__sfputc_r>
 800afd8:	1c43      	adds	r3, r0, #1
 800afda:	d1f3      	bne.n	800afc4 <__sfputs_r+0xa>
 800afdc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800afe0 <_vfiprintf_r>:
 800afe0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800afe4:	460d      	mov	r5, r1
 800afe6:	b09d      	sub	sp, #116	@ 0x74
 800afe8:	4614      	mov	r4, r2
 800afea:	4698      	mov	r8, r3
 800afec:	4606      	mov	r6, r0
 800afee:	b118      	cbz	r0, 800aff8 <_vfiprintf_r+0x18>
 800aff0:	6a03      	ldr	r3, [r0, #32]
 800aff2:	b90b      	cbnz	r3, 800aff8 <_vfiprintf_r+0x18>
 800aff4:	f7fd f968 	bl	80082c8 <__sinit>
 800aff8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800affa:	07d9      	lsls	r1, r3, #31
 800affc:	d405      	bmi.n	800b00a <_vfiprintf_r+0x2a>
 800affe:	89ab      	ldrh	r3, [r5, #12]
 800b000:	059a      	lsls	r2, r3, #22
 800b002:	d402      	bmi.n	800b00a <_vfiprintf_r+0x2a>
 800b004:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b006:	f7fd fbd0 	bl	80087aa <__retarget_lock_acquire_recursive>
 800b00a:	89ab      	ldrh	r3, [r5, #12]
 800b00c:	071b      	lsls	r3, r3, #28
 800b00e:	d501      	bpl.n	800b014 <_vfiprintf_r+0x34>
 800b010:	692b      	ldr	r3, [r5, #16]
 800b012:	b99b      	cbnz	r3, 800b03c <_vfiprintf_r+0x5c>
 800b014:	4629      	mov	r1, r5
 800b016:	4630      	mov	r0, r6
 800b018:	f7fd fa9e 	bl	8008558 <__swsetup_r>
 800b01c:	b170      	cbz	r0, 800b03c <_vfiprintf_r+0x5c>
 800b01e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b020:	07dc      	lsls	r4, r3, #31
 800b022:	d504      	bpl.n	800b02e <_vfiprintf_r+0x4e>
 800b024:	f04f 30ff 	mov.w	r0, #4294967295
 800b028:	b01d      	add	sp, #116	@ 0x74
 800b02a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b02e:	89ab      	ldrh	r3, [r5, #12]
 800b030:	0598      	lsls	r0, r3, #22
 800b032:	d4f7      	bmi.n	800b024 <_vfiprintf_r+0x44>
 800b034:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b036:	f7fd fbb9 	bl	80087ac <__retarget_lock_release_recursive>
 800b03a:	e7f3      	b.n	800b024 <_vfiprintf_r+0x44>
 800b03c:	2300      	movs	r3, #0
 800b03e:	9309      	str	r3, [sp, #36]	@ 0x24
 800b040:	2320      	movs	r3, #32
 800b042:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b046:	f8cd 800c 	str.w	r8, [sp, #12]
 800b04a:	2330      	movs	r3, #48	@ 0x30
 800b04c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800b1fc <_vfiprintf_r+0x21c>
 800b050:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b054:	f04f 0901 	mov.w	r9, #1
 800b058:	4623      	mov	r3, r4
 800b05a:	469a      	mov	sl, r3
 800b05c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b060:	b10a      	cbz	r2, 800b066 <_vfiprintf_r+0x86>
 800b062:	2a25      	cmp	r2, #37	@ 0x25
 800b064:	d1f9      	bne.n	800b05a <_vfiprintf_r+0x7a>
 800b066:	ebba 0b04 	subs.w	fp, sl, r4
 800b06a:	d00b      	beq.n	800b084 <_vfiprintf_r+0xa4>
 800b06c:	465b      	mov	r3, fp
 800b06e:	4622      	mov	r2, r4
 800b070:	4629      	mov	r1, r5
 800b072:	4630      	mov	r0, r6
 800b074:	f7ff ffa1 	bl	800afba <__sfputs_r>
 800b078:	3001      	adds	r0, #1
 800b07a:	f000 80a7 	beq.w	800b1cc <_vfiprintf_r+0x1ec>
 800b07e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b080:	445a      	add	r2, fp
 800b082:	9209      	str	r2, [sp, #36]	@ 0x24
 800b084:	f89a 3000 	ldrb.w	r3, [sl]
 800b088:	2b00      	cmp	r3, #0
 800b08a:	f000 809f 	beq.w	800b1cc <_vfiprintf_r+0x1ec>
 800b08e:	2300      	movs	r3, #0
 800b090:	f04f 32ff 	mov.w	r2, #4294967295
 800b094:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b098:	f10a 0a01 	add.w	sl, sl, #1
 800b09c:	9304      	str	r3, [sp, #16]
 800b09e:	9307      	str	r3, [sp, #28]
 800b0a0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b0a4:	931a      	str	r3, [sp, #104]	@ 0x68
 800b0a6:	4654      	mov	r4, sl
 800b0a8:	2205      	movs	r2, #5
 800b0aa:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b0ae:	4853      	ldr	r0, [pc, #332]	@ (800b1fc <_vfiprintf_r+0x21c>)
 800b0b0:	f7f5 f896 	bl	80001e0 <memchr>
 800b0b4:	9a04      	ldr	r2, [sp, #16]
 800b0b6:	b9d8      	cbnz	r0, 800b0f0 <_vfiprintf_r+0x110>
 800b0b8:	06d1      	lsls	r1, r2, #27
 800b0ba:	bf44      	itt	mi
 800b0bc:	2320      	movmi	r3, #32
 800b0be:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b0c2:	0713      	lsls	r3, r2, #28
 800b0c4:	bf44      	itt	mi
 800b0c6:	232b      	movmi	r3, #43	@ 0x2b
 800b0c8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b0cc:	f89a 3000 	ldrb.w	r3, [sl]
 800b0d0:	2b2a      	cmp	r3, #42	@ 0x2a
 800b0d2:	d015      	beq.n	800b100 <_vfiprintf_r+0x120>
 800b0d4:	9a07      	ldr	r2, [sp, #28]
 800b0d6:	4654      	mov	r4, sl
 800b0d8:	2000      	movs	r0, #0
 800b0da:	f04f 0c0a 	mov.w	ip, #10
 800b0de:	4621      	mov	r1, r4
 800b0e0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b0e4:	3b30      	subs	r3, #48	@ 0x30
 800b0e6:	2b09      	cmp	r3, #9
 800b0e8:	d94b      	bls.n	800b182 <_vfiprintf_r+0x1a2>
 800b0ea:	b1b0      	cbz	r0, 800b11a <_vfiprintf_r+0x13a>
 800b0ec:	9207      	str	r2, [sp, #28]
 800b0ee:	e014      	b.n	800b11a <_vfiprintf_r+0x13a>
 800b0f0:	eba0 0308 	sub.w	r3, r0, r8
 800b0f4:	fa09 f303 	lsl.w	r3, r9, r3
 800b0f8:	4313      	orrs	r3, r2
 800b0fa:	9304      	str	r3, [sp, #16]
 800b0fc:	46a2      	mov	sl, r4
 800b0fe:	e7d2      	b.n	800b0a6 <_vfiprintf_r+0xc6>
 800b100:	9b03      	ldr	r3, [sp, #12]
 800b102:	1d19      	adds	r1, r3, #4
 800b104:	681b      	ldr	r3, [r3, #0]
 800b106:	9103      	str	r1, [sp, #12]
 800b108:	2b00      	cmp	r3, #0
 800b10a:	bfbb      	ittet	lt
 800b10c:	425b      	neglt	r3, r3
 800b10e:	f042 0202 	orrlt.w	r2, r2, #2
 800b112:	9307      	strge	r3, [sp, #28]
 800b114:	9307      	strlt	r3, [sp, #28]
 800b116:	bfb8      	it	lt
 800b118:	9204      	strlt	r2, [sp, #16]
 800b11a:	7823      	ldrb	r3, [r4, #0]
 800b11c:	2b2e      	cmp	r3, #46	@ 0x2e
 800b11e:	d10a      	bne.n	800b136 <_vfiprintf_r+0x156>
 800b120:	7863      	ldrb	r3, [r4, #1]
 800b122:	2b2a      	cmp	r3, #42	@ 0x2a
 800b124:	d132      	bne.n	800b18c <_vfiprintf_r+0x1ac>
 800b126:	9b03      	ldr	r3, [sp, #12]
 800b128:	1d1a      	adds	r2, r3, #4
 800b12a:	681b      	ldr	r3, [r3, #0]
 800b12c:	9203      	str	r2, [sp, #12]
 800b12e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b132:	3402      	adds	r4, #2
 800b134:	9305      	str	r3, [sp, #20]
 800b136:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800b20c <_vfiprintf_r+0x22c>
 800b13a:	7821      	ldrb	r1, [r4, #0]
 800b13c:	2203      	movs	r2, #3
 800b13e:	4650      	mov	r0, sl
 800b140:	f7f5 f84e 	bl	80001e0 <memchr>
 800b144:	b138      	cbz	r0, 800b156 <_vfiprintf_r+0x176>
 800b146:	9b04      	ldr	r3, [sp, #16]
 800b148:	eba0 000a 	sub.w	r0, r0, sl
 800b14c:	2240      	movs	r2, #64	@ 0x40
 800b14e:	4082      	lsls	r2, r0
 800b150:	4313      	orrs	r3, r2
 800b152:	3401      	adds	r4, #1
 800b154:	9304      	str	r3, [sp, #16]
 800b156:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b15a:	4829      	ldr	r0, [pc, #164]	@ (800b200 <_vfiprintf_r+0x220>)
 800b15c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b160:	2206      	movs	r2, #6
 800b162:	f7f5 f83d 	bl	80001e0 <memchr>
 800b166:	2800      	cmp	r0, #0
 800b168:	d03f      	beq.n	800b1ea <_vfiprintf_r+0x20a>
 800b16a:	4b26      	ldr	r3, [pc, #152]	@ (800b204 <_vfiprintf_r+0x224>)
 800b16c:	bb1b      	cbnz	r3, 800b1b6 <_vfiprintf_r+0x1d6>
 800b16e:	9b03      	ldr	r3, [sp, #12]
 800b170:	3307      	adds	r3, #7
 800b172:	f023 0307 	bic.w	r3, r3, #7
 800b176:	3308      	adds	r3, #8
 800b178:	9303      	str	r3, [sp, #12]
 800b17a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b17c:	443b      	add	r3, r7
 800b17e:	9309      	str	r3, [sp, #36]	@ 0x24
 800b180:	e76a      	b.n	800b058 <_vfiprintf_r+0x78>
 800b182:	fb0c 3202 	mla	r2, ip, r2, r3
 800b186:	460c      	mov	r4, r1
 800b188:	2001      	movs	r0, #1
 800b18a:	e7a8      	b.n	800b0de <_vfiprintf_r+0xfe>
 800b18c:	2300      	movs	r3, #0
 800b18e:	3401      	adds	r4, #1
 800b190:	9305      	str	r3, [sp, #20]
 800b192:	4619      	mov	r1, r3
 800b194:	f04f 0c0a 	mov.w	ip, #10
 800b198:	4620      	mov	r0, r4
 800b19a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b19e:	3a30      	subs	r2, #48	@ 0x30
 800b1a0:	2a09      	cmp	r2, #9
 800b1a2:	d903      	bls.n	800b1ac <_vfiprintf_r+0x1cc>
 800b1a4:	2b00      	cmp	r3, #0
 800b1a6:	d0c6      	beq.n	800b136 <_vfiprintf_r+0x156>
 800b1a8:	9105      	str	r1, [sp, #20]
 800b1aa:	e7c4      	b.n	800b136 <_vfiprintf_r+0x156>
 800b1ac:	fb0c 2101 	mla	r1, ip, r1, r2
 800b1b0:	4604      	mov	r4, r0
 800b1b2:	2301      	movs	r3, #1
 800b1b4:	e7f0      	b.n	800b198 <_vfiprintf_r+0x1b8>
 800b1b6:	ab03      	add	r3, sp, #12
 800b1b8:	9300      	str	r3, [sp, #0]
 800b1ba:	462a      	mov	r2, r5
 800b1bc:	4b12      	ldr	r3, [pc, #72]	@ (800b208 <_vfiprintf_r+0x228>)
 800b1be:	a904      	add	r1, sp, #16
 800b1c0:	4630      	mov	r0, r6
 800b1c2:	f7fc fa29 	bl	8007618 <_printf_float>
 800b1c6:	4607      	mov	r7, r0
 800b1c8:	1c78      	adds	r0, r7, #1
 800b1ca:	d1d6      	bne.n	800b17a <_vfiprintf_r+0x19a>
 800b1cc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b1ce:	07d9      	lsls	r1, r3, #31
 800b1d0:	d405      	bmi.n	800b1de <_vfiprintf_r+0x1fe>
 800b1d2:	89ab      	ldrh	r3, [r5, #12]
 800b1d4:	059a      	lsls	r2, r3, #22
 800b1d6:	d402      	bmi.n	800b1de <_vfiprintf_r+0x1fe>
 800b1d8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b1da:	f7fd fae7 	bl	80087ac <__retarget_lock_release_recursive>
 800b1de:	89ab      	ldrh	r3, [r5, #12]
 800b1e0:	065b      	lsls	r3, r3, #25
 800b1e2:	f53f af1f 	bmi.w	800b024 <_vfiprintf_r+0x44>
 800b1e6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b1e8:	e71e      	b.n	800b028 <_vfiprintf_r+0x48>
 800b1ea:	ab03      	add	r3, sp, #12
 800b1ec:	9300      	str	r3, [sp, #0]
 800b1ee:	462a      	mov	r2, r5
 800b1f0:	4b05      	ldr	r3, [pc, #20]	@ (800b208 <_vfiprintf_r+0x228>)
 800b1f2:	a904      	add	r1, sp, #16
 800b1f4:	4630      	mov	r0, r6
 800b1f6:	f7fc fca7 	bl	8007b48 <_printf_i>
 800b1fa:	e7e4      	b.n	800b1c6 <_vfiprintf_r+0x1e6>
 800b1fc:	0800c1c9 	.word	0x0800c1c9
 800b200:	0800c1d3 	.word	0x0800c1d3
 800b204:	08007619 	.word	0x08007619
 800b208:	0800afbb 	.word	0x0800afbb
 800b20c:	0800c1cf 	.word	0x0800c1cf

0800b210 <__sflush_r>:
 800b210:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b214:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b218:	0716      	lsls	r6, r2, #28
 800b21a:	4605      	mov	r5, r0
 800b21c:	460c      	mov	r4, r1
 800b21e:	d454      	bmi.n	800b2ca <__sflush_r+0xba>
 800b220:	684b      	ldr	r3, [r1, #4]
 800b222:	2b00      	cmp	r3, #0
 800b224:	dc02      	bgt.n	800b22c <__sflush_r+0x1c>
 800b226:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800b228:	2b00      	cmp	r3, #0
 800b22a:	dd48      	ble.n	800b2be <__sflush_r+0xae>
 800b22c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b22e:	2e00      	cmp	r6, #0
 800b230:	d045      	beq.n	800b2be <__sflush_r+0xae>
 800b232:	2300      	movs	r3, #0
 800b234:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800b238:	682f      	ldr	r7, [r5, #0]
 800b23a:	6a21      	ldr	r1, [r4, #32]
 800b23c:	602b      	str	r3, [r5, #0]
 800b23e:	d030      	beq.n	800b2a2 <__sflush_r+0x92>
 800b240:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800b242:	89a3      	ldrh	r3, [r4, #12]
 800b244:	0759      	lsls	r1, r3, #29
 800b246:	d505      	bpl.n	800b254 <__sflush_r+0x44>
 800b248:	6863      	ldr	r3, [r4, #4]
 800b24a:	1ad2      	subs	r2, r2, r3
 800b24c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b24e:	b10b      	cbz	r3, 800b254 <__sflush_r+0x44>
 800b250:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800b252:	1ad2      	subs	r2, r2, r3
 800b254:	2300      	movs	r3, #0
 800b256:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b258:	6a21      	ldr	r1, [r4, #32]
 800b25a:	4628      	mov	r0, r5
 800b25c:	47b0      	blx	r6
 800b25e:	1c43      	adds	r3, r0, #1
 800b260:	89a3      	ldrh	r3, [r4, #12]
 800b262:	d106      	bne.n	800b272 <__sflush_r+0x62>
 800b264:	6829      	ldr	r1, [r5, #0]
 800b266:	291d      	cmp	r1, #29
 800b268:	d82b      	bhi.n	800b2c2 <__sflush_r+0xb2>
 800b26a:	4a2a      	ldr	r2, [pc, #168]	@ (800b314 <__sflush_r+0x104>)
 800b26c:	410a      	asrs	r2, r1
 800b26e:	07d6      	lsls	r6, r2, #31
 800b270:	d427      	bmi.n	800b2c2 <__sflush_r+0xb2>
 800b272:	2200      	movs	r2, #0
 800b274:	6062      	str	r2, [r4, #4]
 800b276:	04d9      	lsls	r1, r3, #19
 800b278:	6922      	ldr	r2, [r4, #16]
 800b27a:	6022      	str	r2, [r4, #0]
 800b27c:	d504      	bpl.n	800b288 <__sflush_r+0x78>
 800b27e:	1c42      	adds	r2, r0, #1
 800b280:	d101      	bne.n	800b286 <__sflush_r+0x76>
 800b282:	682b      	ldr	r3, [r5, #0]
 800b284:	b903      	cbnz	r3, 800b288 <__sflush_r+0x78>
 800b286:	6560      	str	r0, [r4, #84]	@ 0x54
 800b288:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b28a:	602f      	str	r7, [r5, #0]
 800b28c:	b1b9      	cbz	r1, 800b2be <__sflush_r+0xae>
 800b28e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b292:	4299      	cmp	r1, r3
 800b294:	d002      	beq.n	800b29c <__sflush_r+0x8c>
 800b296:	4628      	mov	r0, r5
 800b298:	f7fe f8ea 	bl	8009470 <_free_r>
 800b29c:	2300      	movs	r3, #0
 800b29e:	6363      	str	r3, [r4, #52]	@ 0x34
 800b2a0:	e00d      	b.n	800b2be <__sflush_r+0xae>
 800b2a2:	2301      	movs	r3, #1
 800b2a4:	4628      	mov	r0, r5
 800b2a6:	47b0      	blx	r6
 800b2a8:	4602      	mov	r2, r0
 800b2aa:	1c50      	adds	r0, r2, #1
 800b2ac:	d1c9      	bne.n	800b242 <__sflush_r+0x32>
 800b2ae:	682b      	ldr	r3, [r5, #0]
 800b2b0:	2b00      	cmp	r3, #0
 800b2b2:	d0c6      	beq.n	800b242 <__sflush_r+0x32>
 800b2b4:	2b1d      	cmp	r3, #29
 800b2b6:	d001      	beq.n	800b2bc <__sflush_r+0xac>
 800b2b8:	2b16      	cmp	r3, #22
 800b2ba:	d11e      	bne.n	800b2fa <__sflush_r+0xea>
 800b2bc:	602f      	str	r7, [r5, #0]
 800b2be:	2000      	movs	r0, #0
 800b2c0:	e022      	b.n	800b308 <__sflush_r+0xf8>
 800b2c2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b2c6:	b21b      	sxth	r3, r3
 800b2c8:	e01b      	b.n	800b302 <__sflush_r+0xf2>
 800b2ca:	690f      	ldr	r7, [r1, #16]
 800b2cc:	2f00      	cmp	r7, #0
 800b2ce:	d0f6      	beq.n	800b2be <__sflush_r+0xae>
 800b2d0:	0793      	lsls	r3, r2, #30
 800b2d2:	680e      	ldr	r6, [r1, #0]
 800b2d4:	bf08      	it	eq
 800b2d6:	694b      	ldreq	r3, [r1, #20]
 800b2d8:	600f      	str	r7, [r1, #0]
 800b2da:	bf18      	it	ne
 800b2dc:	2300      	movne	r3, #0
 800b2de:	eba6 0807 	sub.w	r8, r6, r7
 800b2e2:	608b      	str	r3, [r1, #8]
 800b2e4:	f1b8 0f00 	cmp.w	r8, #0
 800b2e8:	dde9      	ble.n	800b2be <__sflush_r+0xae>
 800b2ea:	6a21      	ldr	r1, [r4, #32]
 800b2ec:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800b2ee:	4643      	mov	r3, r8
 800b2f0:	463a      	mov	r2, r7
 800b2f2:	4628      	mov	r0, r5
 800b2f4:	47b0      	blx	r6
 800b2f6:	2800      	cmp	r0, #0
 800b2f8:	dc08      	bgt.n	800b30c <__sflush_r+0xfc>
 800b2fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b2fe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b302:	81a3      	strh	r3, [r4, #12]
 800b304:	f04f 30ff 	mov.w	r0, #4294967295
 800b308:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b30c:	4407      	add	r7, r0
 800b30e:	eba8 0800 	sub.w	r8, r8, r0
 800b312:	e7e7      	b.n	800b2e4 <__sflush_r+0xd4>
 800b314:	dfbffffe 	.word	0xdfbffffe

0800b318 <_fflush_r>:
 800b318:	b538      	push	{r3, r4, r5, lr}
 800b31a:	690b      	ldr	r3, [r1, #16]
 800b31c:	4605      	mov	r5, r0
 800b31e:	460c      	mov	r4, r1
 800b320:	b913      	cbnz	r3, 800b328 <_fflush_r+0x10>
 800b322:	2500      	movs	r5, #0
 800b324:	4628      	mov	r0, r5
 800b326:	bd38      	pop	{r3, r4, r5, pc}
 800b328:	b118      	cbz	r0, 800b332 <_fflush_r+0x1a>
 800b32a:	6a03      	ldr	r3, [r0, #32]
 800b32c:	b90b      	cbnz	r3, 800b332 <_fflush_r+0x1a>
 800b32e:	f7fc ffcb 	bl	80082c8 <__sinit>
 800b332:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b336:	2b00      	cmp	r3, #0
 800b338:	d0f3      	beq.n	800b322 <_fflush_r+0xa>
 800b33a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800b33c:	07d0      	lsls	r0, r2, #31
 800b33e:	d404      	bmi.n	800b34a <_fflush_r+0x32>
 800b340:	0599      	lsls	r1, r3, #22
 800b342:	d402      	bmi.n	800b34a <_fflush_r+0x32>
 800b344:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b346:	f7fd fa30 	bl	80087aa <__retarget_lock_acquire_recursive>
 800b34a:	4628      	mov	r0, r5
 800b34c:	4621      	mov	r1, r4
 800b34e:	f7ff ff5f 	bl	800b210 <__sflush_r>
 800b352:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b354:	07da      	lsls	r2, r3, #31
 800b356:	4605      	mov	r5, r0
 800b358:	d4e4      	bmi.n	800b324 <_fflush_r+0xc>
 800b35a:	89a3      	ldrh	r3, [r4, #12]
 800b35c:	059b      	lsls	r3, r3, #22
 800b35e:	d4e1      	bmi.n	800b324 <_fflush_r+0xc>
 800b360:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b362:	f7fd fa23 	bl	80087ac <__retarget_lock_release_recursive>
 800b366:	e7dd      	b.n	800b324 <_fflush_r+0xc>

0800b368 <__swhatbuf_r>:
 800b368:	b570      	push	{r4, r5, r6, lr}
 800b36a:	460c      	mov	r4, r1
 800b36c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b370:	2900      	cmp	r1, #0
 800b372:	b096      	sub	sp, #88	@ 0x58
 800b374:	4615      	mov	r5, r2
 800b376:	461e      	mov	r6, r3
 800b378:	da0d      	bge.n	800b396 <__swhatbuf_r+0x2e>
 800b37a:	89a3      	ldrh	r3, [r4, #12]
 800b37c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800b380:	f04f 0100 	mov.w	r1, #0
 800b384:	bf14      	ite	ne
 800b386:	2340      	movne	r3, #64	@ 0x40
 800b388:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800b38c:	2000      	movs	r0, #0
 800b38e:	6031      	str	r1, [r6, #0]
 800b390:	602b      	str	r3, [r5, #0]
 800b392:	b016      	add	sp, #88	@ 0x58
 800b394:	bd70      	pop	{r4, r5, r6, pc}
 800b396:	466a      	mov	r2, sp
 800b398:	f000 f874 	bl	800b484 <_fstat_r>
 800b39c:	2800      	cmp	r0, #0
 800b39e:	dbec      	blt.n	800b37a <__swhatbuf_r+0x12>
 800b3a0:	9901      	ldr	r1, [sp, #4]
 800b3a2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800b3a6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800b3aa:	4259      	negs	r1, r3
 800b3ac:	4159      	adcs	r1, r3
 800b3ae:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b3b2:	e7eb      	b.n	800b38c <__swhatbuf_r+0x24>

0800b3b4 <__smakebuf_r>:
 800b3b4:	898b      	ldrh	r3, [r1, #12]
 800b3b6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b3b8:	079d      	lsls	r5, r3, #30
 800b3ba:	4606      	mov	r6, r0
 800b3bc:	460c      	mov	r4, r1
 800b3be:	d507      	bpl.n	800b3d0 <__smakebuf_r+0x1c>
 800b3c0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800b3c4:	6023      	str	r3, [r4, #0]
 800b3c6:	6123      	str	r3, [r4, #16]
 800b3c8:	2301      	movs	r3, #1
 800b3ca:	6163      	str	r3, [r4, #20]
 800b3cc:	b003      	add	sp, #12
 800b3ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b3d0:	ab01      	add	r3, sp, #4
 800b3d2:	466a      	mov	r2, sp
 800b3d4:	f7ff ffc8 	bl	800b368 <__swhatbuf_r>
 800b3d8:	9f00      	ldr	r7, [sp, #0]
 800b3da:	4605      	mov	r5, r0
 800b3dc:	4639      	mov	r1, r7
 800b3de:	4630      	mov	r0, r6
 800b3e0:	f7fe f8ba 	bl	8009558 <_malloc_r>
 800b3e4:	b948      	cbnz	r0, 800b3fa <__smakebuf_r+0x46>
 800b3e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b3ea:	059a      	lsls	r2, r3, #22
 800b3ec:	d4ee      	bmi.n	800b3cc <__smakebuf_r+0x18>
 800b3ee:	f023 0303 	bic.w	r3, r3, #3
 800b3f2:	f043 0302 	orr.w	r3, r3, #2
 800b3f6:	81a3      	strh	r3, [r4, #12]
 800b3f8:	e7e2      	b.n	800b3c0 <__smakebuf_r+0xc>
 800b3fa:	89a3      	ldrh	r3, [r4, #12]
 800b3fc:	6020      	str	r0, [r4, #0]
 800b3fe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b402:	81a3      	strh	r3, [r4, #12]
 800b404:	9b01      	ldr	r3, [sp, #4]
 800b406:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800b40a:	b15b      	cbz	r3, 800b424 <__smakebuf_r+0x70>
 800b40c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b410:	4630      	mov	r0, r6
 800b412:	f000 f849 	bl	800b4a8 <_isatty_r>
 800b416:	b128      	cbz	r0, 800b424 <__smakebuf_r+0x70>
 800b418:	89a3      	ldrh	r3, [r4, #12]
 800b41a:	f023 0303 	bic.w	r3, r3, #3
 800b41e:	f043 0301 	orr.w	r3, r3, #1
 800b422:	81a3      	strh	r3, [r4, #12]
 800b424:	89a3      	ldrh	r3, [r4, #12]
 800b426:	431d      	orrs	r5, r3
 800b428:	81a5      	strh	r5, [r4, #12]
 800b42a:	e7cf      	b.n	800b3cc <__smakebuf_r+0x18>

0800b42c <memmove>:
 800b42c:	4288      	cmp	r0, r1
 800b42e:	b510      	push	{r4, lr}
 800b430:	eb01 0402 	add.w	r4, r1, r2
 800b434:	d902      	bls.n	800b43c <memmove+0x10>
 800b436:	4284      	cmp	r4, r0
 800b438:	4623      	mov	r3, r4
 800b43a:	d807      	bhi.n	800b44c <memmove+0x20>
 800b43c:	1e43      	subs	r3, r0, #1
 800b43e:	42a1      	cmp	r1, r4
 800b440:	d008      	beq.n	800b454 <memmove+0x28>
 800b442:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b446:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b44a:	e7f8      	b.n	800b43e <memmove+0x12>
 800b44c:	4402      	add	r2, r0
 800b44e:	4601      	mov	r1, r0
 800b450:	428a      	cmp	r2, r1
 800b452:	d100      	bne.n	800b456 <memmove+0x2a>
 800b454:	bd10      	pop	{r4, pc}
 800b456:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b45a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b45e:	e7f7      	b.n	800b450 <memmove+0x24>

0800b460 <strncmp>:
 800b460:	b510      	push	{r4, lr}
 800b462:	b16a      	cbz	r2, 800b480 <strncmp+0x20>
 800b464:	3901      	subs	r1, #1
 800b466:	1884      	adds	r4, r0, r2
 800b468:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b46c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800b470:	429a      	cmp	r2, r3
 800b472:	d103      	bne.n	800b47c <strncmp+0x1c>
 800b474:	42a0      	cmp	r0, r4
 800b476:	d001      	beq.n	800b47c <strncmp+0x1c>
 800b478:	2a00      	cmp	r2, #0
 800b47a:	d1f5      	bne.n	800b468 <strncmp+0x8>
 800b47c:	1ad0      	subs	r0, r2, r3
 800b47e:	bd10      	pop	{r4, pc}
 800b480:	4610      	mov	r0, r2
 800b482:	e7fc      	b.n	800b47e <strncmp+0x1e>

0800b484 <_fstat_r>:
 800b484:	b538      	push	{r3, r4, r5, lr}
 800b486:	4d07      	ldr	r5, [pc, #28]	@ (800b4a4 <_fstat_r+0x20>)
 800b488:	2300      	movs	r3, #0
 800b48a:	4604      	mov	r4, r0
 800b48c:	4608      	mov	r0, r1
 800b48e:	4611      	mov	r1, r2
 800b490:	602b      	str	r3, [r5, #0]
 800b492:	f7f6 fa81 	bl	8001998 <_fstat>
 800b496:	1c43      	adds	r3, r0, #1
 800b498:	d102      	bne.n	800b4a0 <_fstat_r+0x1c>
 800b49a:	682b      	ldr	r3, [r5, #0]
 800b49c:	b103      	cbz	r3, 800b4a0 <_fstat_r+0x1c>
 800b49e:	6023      	str	r3, [r4, #0]
 800b4a0:	bd38      	pop	{r3, r4, r5, pc}
 800b4a2:	bf00      	nop
 800b4a4:	20004e60 	.word	0x20004e60

0800b4a8 <_isatty_r>:
 800b4a8:	b538      	push	{r3, r4, r5, lr}
 800b4aa:	4d06      	ldr	r5, [pc, #24]	@ (800b4c4 <_isatty_r+0x1c>)
 800b4ac:	2300      	movs	r3, #0
 800b4ae:	4604      	mov	r4, r0
 800b4b0:	4608      	mov	r0, r1
 800b4b2:	602b      	str	r3, [r5, #0]
 800b4b4:	f7f6 fa80 	bl	80019b8 <_isatty>
 800b4b8:	1c43      	adds	r3, r0, #1
 800b4ba:	d102      	bne.n	800b4c2 <_isatty_r+0x1a>
 800b4bc:	682b      	ldr	r3, [r5, #0]
 800b4be:	b103      	cbz	r3, 800b4c2 <_isatty_r+0x1a>
 800b4c0:	6023      	str	r3, [r4, #0]
 800b4c2:	bd38      	pop	{r3, r4, r5, pc}
 800b4c4:	20004e60 	.word	0x20004e60

0800b4c8 <_sbrk_r>:
 800b4c8:	b538      	push	{r3, r4, r5, lr}
 800b4ca:	4d06      	ldr	r5, [pc, #24]	@ (800b4e4 <_sbrk_r+0x1c>)
 800b4cc:	2300      	movs	r3, #0
 800b4ce:	4604      	mov	r4, r0
 800b4d0:	4608      	mov	r0, r1
 800b4d2:	602b      	str	r3, [r5, #0]
 800b4d4:	f7f6 fa88 	bl	80019e8 <_sbrk>
 800b4d8:	1c43      	adds	r3, r0, #1
 800b4da:	d102      	bne.n	800b4e2 <_sbrk_r+0x1a>
 800b4dc:	682b      	ldr	r3, [r5, #0]
 800b4de:	b103      	cbz	r3, 800b4e2 <_sbrk_r+0x1a>
 800b4e0:	6023      	str	r3, [r4, #0]
 800b4e2:	bd38      	pop	{r3, r4, r5, pc}
 800b4e4:	20004e60 	.word	0x20004e60

0800b4e8 <nan>:
 800b4e8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800b4f0 <nan+0x8>
 800b4ec:	4770      	bx	lr
 800b4ee:	bf00      	nop
 800b4f0:	00000000 	.word	0x00000000
 800b4f4:	7ff80000 	.word	0x7ff80000

0800b4f8 <__assert_func>:
 800b4f8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b4fa:	4614      	mov	r4, r2
 800b4fc:	461a      	mov	r2, r3
 800b4fe:	4b09      	ldr	r3, [pc, #36]	@ (800b524 <__assert_func+0x2c>)
 800b500:	681b      	ldr	r3, [r3, #0]
 800b502:	4605      	mov	r5, r0
 800b504:	68d8      	ldr	r0, [r3, #12]
 800b506:	b954      	cbnz	r4, 800b51e <__assert_func+0x26>
 800b508:	4b07      	ldr	r3, [pc, #28]	@ (800b528 <__assert_func+0x30>)
 800b50a:	461c      	mov	r4, r3
 800b50c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b510:	9100      	str	r1, [sp, #0]
 800b512:	462b      	mov	r3, r5
 800b514:	4905      	ldr	r1, [pc, #20]	@ (800b52c <__assert_func+0x34>)
 800b516:	f000 fba7 	bl	800bc68 <fiprintf>
 800b51a:	f000 fbb7 	bl	800bc8c <abort>
 800b51e:	4b04      	ldr	r3, [pc, #16]	@ (800b530 <__assert_func+0x38>)
 800b520:	e7f4      	b.n	800b50c <__assert_func+0x14>
 800b522:	bf00      	nop
 800b524:	2000001c 	.word	0x2000001c
 800b528:	0800c21d 	.word	0x0800c21d
 800b52c:	0800c1ef 	.word	0x0800c1ef
 800b530:	0800c1e2 	.word	0x0800c1e2

0800b534 <_calloc_r>:
 800b534:	b570      	push	{r4, r5, r6, lr}
 800b536:	fba1 5402 	umull	r5, r4, r1, r2
 800b53a:	b93c      	cbnz	r4, 800b54c <_calloc_r+0x18>
 800b53c:	4629      	mov	r1, r5
 800b53e:	f7fe f80b 	bl	8009558 <_malloc_r>
 800b542:	4606      	mov	r6, r0
 800b544:	b928      	cbnz	r0, 800b552 <_calloc_r+0x1e>
 800b546:	2600      	movs	r6, #0
 800b548:	4630      	mov	r0, r6
 800b54a:	bd70      	pop	{r4, r5, r6, pc}
 800b54c:	220c      	movs	r2, #12
 800b54e:	6002      	str	r2, [r0, #0]
 800b550:	e7f9      	b.n	800b546 <_calloc_r+0x12>
 800b552:	462a      	mov	r2, r5
 800b554:	4621      	mov	r1, r4
 800b556:	f7fd f855 	bl	8008604 <memset>
 800b55a:	e7f5      	b.n	800b548 <_calloc_r+0x14>

0800b55c <rshift>:
 800b55c:	6903      	ldr	r3, [r0, #16]
 800b55e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800b562:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b566:	ea4f 1261 	mov.w	r2, r1, asr #5
 800b56a:	f100 0414 	add.w	r4, r0, #20
 800b56e:	dd45      	ble.n	800b5fc <rshift+0xa0>
 800b570:	f011 011f 	ands.w	r1, r1, #31
 800b574:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800b578:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800b57c:	d10c      	bne.n	800b598 <rshift+0x3c>
 800b57e:	f100 0710 	add.w	r7, r0, #16
 800b582:	4629      	mov	r1, r5
 800b584:	42b1      	cmp	r1, r6
 800b586:	d334      	bcc.n	800b5f2 <rshift+0x96>
 800b588:	1a9b      	subs	r3, r3, r2
 800b58a:	009b      	lsls	r3, r3, #2
 800b58c:	1eea      	subs	r2, r5, #3
 800b58e:	4296      	cmp	r6, r2
 800b590:	bf38      	it	cc
 800b592:	2300      	movcc	r3, #0
 800b594:	4423      	add	r3, r4
 800b596:	e015      	b.n	800b5c4 <rshift+0x68>
 800b598:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800b59c:	f1c1 0820 	rsb	r8, r1, #32
 800b5a0:	40cf      	lsrs	r7, r1
 800b5a2:	f105 0e04 	add.w	lr, r5, #4
 800b5a6:	46a1      	mov	r9, r4
 800b5a8:	4576      	cmp	r6, lr
 800b5aa:	46f4      	mov	ip, lr
 800b5ac:	d815      	bhi.n	800b5da <rshift+0x7e>
 800b5ae:	1a9a      	subs	r2, r3, r2
 800b5b0:	0092      	lsls	r2, r2, #2
 800b5b2:	3a04      	subs	r2, #4
 800b5b4:	3501      	adds	r5, #1
 800b5b6:	42ae      	cmp	r6, r5
 800b5b8:	bf38      	it	cc
 800b5ba:	2200      	movcc	r2, #0
 800b5bc:	18a3      	adds	r3, r4, r2
 800b5be:	50a7      	str	r7, [r4, r2]
 800b5c0:	b107      	cbz	r7, 800b5c4 <rshift+0x68>
 800b5c2:	3304      	adds	r3, #4
 800b5c4:	1b1a      	subs	r2, r3, r4
 800b5c6:	42a3      	cmp	r3, r4
 800b5c8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800b5cc:	bf08      	it	eq
 800b5ce:	2300      	moveq	r3, #0
 800b5d0:	6102      	str	r2, [r0, #16]
 800b5d2:	bf08      	it	eq
 800b5d4:	6143      	streq	r3, [r0, #20]
 800b5d6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b5da:	f8dc c000 	ldr.w	ip, [ip]
 800b5de:	fa0c fc08 	lsl.w	ip, ip, r8
 800b5e2:	ea4c 0707 	orr.w	r7, ip, r7
 800b5e6:	f849 7b04 	str.w	r7, [r9], #4
 800b5ea:	f85e 7b04 	ldr.w	r7, [lr], #4
 800b5ee:	40cf      	lsrs	r7, r1
 800b5f0:	e7da      	b.n	800b5a8 <rshift+0x4c>
 800b5f2:	f851 cb04 	ldr.w	ip, [r1], #4
 800b5f6:	f847 cf04 	str.w	ip, [r7, #4]!
 800b5fa:	e7c3      	b.n	800b584 <rshift+0x28>
 800b5fc:	4623      	mov	r3, r4
 800b5fe:	e7e1      	b.n	800b5c4 <rshift+0x68>

0800b600 <__hexdig_fun>:
 800b600:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800b604:	2b09      	cmp	r3, #9
 800b606:	d802      	bhi.n	800b60e <__hexdig_fun+0xe>
 800b608:	3820      	subs	r0, #32
 800b60a:	b2c0      	uxtb	r0, r0
 800b60c:	4770      	bx	lr
 800b60e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800b612:	2b05      	cmp	r3, #5
 800b614:	d801      	bhi.n	800b61a <__hexdig_fun+0x1a>
 800b616:	3847      	subs	r0, #71	@ 0x47
 800b618:	e7f7      	b.n	800b60a <__hexdig_fun+0xa>
 800b61a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800b61e:	2b05      	cmp	r3, #5
 800b620:	d801      	bhi.n	800b626 <__hexdig_fun+0x26>
 800b622:	3827      	subs	r0, #39	@ 0x27
 800b624:	e7f1      	b.n	800b60a <__hexdig_fun+0xa>
 800b626:	2000      	movs	r0, #0
 800b628:	4770      	bx	lr
	...

0800b62c <__gethex>:
 800b62c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b630:	b085      	sub	sp, #20
 800b632:	468a      	mov	sl, r1
 800b634:	9302      	str	r3, [sp, #8]
 800b636:	680b      	ldr	r3, [r1, #0]
 800b638:	9001      	str	r0, [sp, #4]
 800b63a:	4690      	mov	r8, r2
 800b63c:	1c9c      	adds	r4, r3, #2
 800b63e:	46a1      	mov	r9, r4
 800b640:	f814 0b01 	ldrb.w	r0, [r4], #1
 800b644:	2830      	cmp	r0, #48	@ 0x30
 800b646:	d0fa      	beq.n	800b63e <__gethex+0x12>
 800b648:	eba9 0303 	sub.w	r3, r9, r3
 800b64c:	f1a3 0b02 	sub.w	fp, r3, #2
 800b650:	f7ff ffd6 	bl	800b600 <__hexdig_fun>
 800b654:	4605      	mov	r5, r0
 800b656:	2800      	cmp	r0, #0
 800b658:	d168      	bne.n	800b72c <__gethex+0x100>
 800b65a:	49a0      	ldr	r1, [pc, #640]	@ (800b8dc <__gethex+0x2b0>)
 800b65c:	2201      	movs	r2, #1
 800b65e:	4648      	mov	r0, r9
 800b660:	f7ff fefe 	bl	800b460 <strncmp>
 800b664:	4607      	mov	r7, r0
 800b666:	2800      	cmp	r0, #0
 800b668:	d167      	bne.n	800b73a <__gethex+0x10e>
 800b66a:	f899 0001 	ldrb.w	r0, [r9, #1]
 800b66e:	4626      	mov	r6, r4
 800b670:	f7ff ffc6 	bl	800b600 <__hexdig_fun>
 800b674:	2800      	cmp	r0, #0
 800b676:	d062      	beq.n	800b73e <__gethex+0x112>
 800b678:	4623      	mov	r3, r4
 800b67a:	7818      	ldrb	r0, [r3, #0]
 800b67c:	2830      	cmp	r0, #48	@ 0x30
 800b67e:	4699      	mov	r9, r3
 800b680:	f103 0301 	add.w	r3, r3, #1
 800b684:	d0f9      	beq.n	800b67a <__gethex+0x4e>
 800b686:	f7ff ffbb 	bl	800b600 <__hexdig_fun>
 800b68a:	fab0 f580 	clz	r5, r0
 800b68e:	096d      	lsrs	r5, r5, #5
 800b690:	f04f 0b01 	mov.w	fp, #1
 800b694:	464a      	mov	r2, r9
 800b696:	4616      	mov	r6, r2
 800b698:	3201      	adds	r2, #1
 800b69a:	7830      	ldrb	r0, [r6, #0]
 800b69c:	f7ff ffb0 	bl	800b600 <__hexdig_fun>
 800b6a0:	2800      	cmp	r0, #0
 800b6a2:	d1f8      	bne.n	800b696 <__gethex+0x6a>
 800b6a4:	498d      	ldr	r1, [pc, #564]	@ (800b8dc <__gethex+0x2b0>)
 800b6a6:	2201      	movs	r2, #1
 800b6a8:	4630      	mov	r0, r6
 800b6aa:	f7ff fed9 	bl	800b460 <strncmp>
 800b6ae:	2800      	cmp	r0, #0
 800b6b0:	d13f      	bne.n	800b732 <__gethex+0x106>
 800b6b2:	b944      	cbnz	r4, 800b6c6 <__gethex+0x9a>
 800b6b4:	1c74      	adds	r4, r6, #1
 800b6b6:	4622      	mov	r2, r4
 800b6b8:	4616      	mov	r6, r2
 800b6ba:	3201      	adds	r2, #1
 800b6bc:	7830      	ldrb	r0, [r6, #0]
 800b6be:	f7ff ff9f 	bl	800b600 <__hexdig_fun>
 800b6c2:	2800      	cmp	r0, #0
 800b6c4:	d1f8      	bne.n	800b6b8 <__gethex+0x8c>
 800b6c6:	1ba4      	subs	r4, r4, r6
 800b6c8:	00a7      	lsls	r7, r4, #2
 800b6ca:	7833      	ldrb	r3, [r6, #0]
 800b6cc:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800b6d0:	2b50      	cmp	r3, #80	@ 0x50
 800b6d2:	d13e      	bne.n	800b752 <__gethex+0x126>
 800b6d4:	7873      	ldrb	r3, [r6, #1]
 800b6d6:	2b2b      	cmp	r3, #43	@ 0x2b
 800b6d8:	d033      	beq.n	800b742 <__gethex+0x116>
 800b6da:	2b2d      	cmp	r3, #45	@ 0x2d
 800b6dc:	d034      	beq.n	800b748 <__gethex+0x11c>
 800b6de:	1c71      	adds	r1, r6, #1
 800b6e0:	2400      	movs	r4, #0
 800b6e2:	7808      	ldrb	r0, [r1, #0]
 800b6e4:	f7ff ff8c 	bl	800b600 <__hexdig_fun>
 800b6e8:	1e43      	subs	r3, r0, #1
 800b6ea:	b2db      	uxtb	r3, r3
 800b6ec:	2b18      	cmp	r3, #24
 800b6ee:	d830      	bhi.n	800b752 <__gethex+0x126>
 800b6f0:	f1a0 0210 	sub.w	r2, r0, #16
 800b6f4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800b6f8:	f7ff ff82 	bl	800b600 <__hexdig_fun>
 800b6fc:	f100 3cff 	add.w	ip, r0, #4294967295
 800b700:	fa5f fc8c 	uxtb.w	ip, ip
 800b704:	f1bc 0f18 	cmp.w	ip, #24
 800b708:	f04f 030a 	mov.w	r3, #10
 800b70c:	d91e      	bls.n	800b74c <__gethex+0x120>
 800b70e:	b104      	cbz	r4, 800b712 <__gethex+0xe6>
 800b710:	4252      	negs	r2, r2
 800b712:	4417      	add	r7, r2
 800b714:	f8ca 1000 	str.w	r1, [sl]
 800b718:	b1ed      	cbz	r5, 800b756 <__gethex+0x12a>
 800b71a:	f1bb 0f00 	cmp.w	fp, #0
 800b71e:	bf0c      	ite	eq
 800b720:	2506      	moveq	r5, #6
 800b722:	2500      	movne	r5, #0
 800b724:	4628      	mov	r0, r5
 800b726:	b005      	add	sp, #20
 800b728:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b72c:	2500      	movs	r5, #0
 800b72e:	462c      	mov	r4, r5
 800b730:	e7b0      	b.n	800b694 <__gethex+0x68>
 800b732:	2c00      	cmp	r4, #0
 800b734:	d1c7      	bne.n	800b6c6 <__gethex+0x9a>
 800b736:	4627      	mov	r7, r4
 800b738:	e7c7      	b.n	800b6ca <__gethex+0x9e>
 800b73a:	464e      	mov	r6, r9
 800b73c:	462f      	mov	r7, r5
 800b73e:	2501      	movs	r5, #1
 800b740:	e7c3      	b.n	800b6ca <__gethex+0x9e>
 800b742:	2400      	movs	r4, #0
 800b744:	1cb1      	adds	r1, r6, #2
 800b746:	e7cc      	b.n	800b6e2 <__gethex+0xb6>
 800b748:	2401      	movs	r4, #1
 800b74a:	e7fb      	b.n	800b744 <__gethex+0x118>
 800b74c:	fb03 0002 	mla	r0, r3, r2, r0
 800b750:	e7ce      	b.n	800b6f0 <__gethex+0xc4>
 800b752:	4631      	mov	r1, r6
 800b754:	e7de      	b.n	800b714 <__gethex+0xe8>
 800b756:	eba6 0309 	sub.w	r3, r6, r9
 800b75a:	3b01      	subs	r3, #1
 800b75c:	4629      	mov	r1, r5
 800b75e:	2b07      	cmp	r3, #7
 800b760:	dc0a      	bgt.n	800b778 <__gethex+0x14c>
 800b762:	9801      	ldr	r0, [sp, #4]
 800b764:	f7fd ff84 	bl	8009670 <_Balloc>
 800b768:	4604      	mov	r4, r0
 800b76a:	b940      	cbnz	r0, 800b77e <__gethex+0x152>
 800b76c:	4b5c      	ldr	r3, [pc, #368]	@ (800b8e0 <__gethex+0x2b4>)
 800b76e:	4602      	mov	r2, r0
 800b770:	21e4      	movs	r1, #228	@ 0xe4
 800b772:	485c      	ldr	r0, [pc, #368]	@ (800b8e4 <__gethex+0x2b8>)
 800b774:	f7ff fec0 	bl	800b4f8 <__assert_func>
 800b778:	3101      	adds	r1, #1
 800b77a:	105b      	asrs	r3, r3, #1
 800b77c:	e7ef      	b.n	800b75e <__gethex+0x132>
 800b77e:	f100 0a14 	add.w	sl, r0, #20
 800b782:	2300      	movs	r3, #0
 800b784:	4655      	mov	r5, sl
 800b786:	469b      	mov	fp, r3
 800b788:	45b1      	cmp	r9, r6
 800b78a:	d337      	bcc.n	800b7fc <__gethex+0x1d0>
 800b78c:	f845 bb04 	str.w	fp, [r5], #4
 800b790:	eba5 050a 	sub.w	r5, r5, sl
 800b794:	10ad      	asrs	r5, r5, #2
 800b796:	6125      	str	r5, [r4, #16]
 800b798:	4658      	mov	r0, fp
 800b79a:	f7fe f85b 	bl	8009854 <__hi0bits>
 800b79e:	016d      	lsls	r5, r5, #5
 800b7a0:	f8d8 6000 	ldr.w	r6, [r8]
 800b7a4:	1a2d      	subs	r5, r5, r0
 800b7a6:	42b5      	cmp	r5, r6
 800b7a8:	dd54      	ble.n	800b854 <__gethex+0x228>
 800b7aa:	1bad      	subs	r5, r5, r6
 800b7ac:	4629      	mov	r1, r5
 800b7ae:	4620      	mov	r0, r4
 800b7b0:	f7fe fbef 	bl	8009f92 <__any_on>
 800b7b4:	4681      	mov	r9, r0
 800b7b6:	b178      	cbz	r0, 800b7d8 <__gethex+0x1ac>
 800b7b8:	1e6b      	subs	r3, r5, #1
 800b7ba:	1159      	asrs	r1, r3, #5
 800b7bc:	f003 021f 	and.w	r2, r3, #31
 800b7c0:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800b7c4:	f04f 0901 	mov.w	r9, #1
 800b7c8:	fa09 f202 	lsl.w	r2, r9, r2
 800b7cc:	420a      	tst	r2, r1
 800b7ce:	d003      	beq.n	800b7d8 <__gethex+0x1ac>
 800b7d0:	454b      	cmp	r3, r9
 800b7d2:	dc36      	bgt.n	800b842 <__gethex+0x216>
 800b7d4:	f04f 0902 	mov.w	r9, #2
 800b7d8:	4629      	mov	r1, r5
 800b7da:	4620      	mov	r0, r4
 800b7dc:	f7ff febe 	bl	800b55c <rshift>
 800b7e0:	442f      	add	r7, r5
 800b7e2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b7e6:	42bb      	cmp	r3, r7
 800b7e8:	da42      	bge.n	800b870 <__gethex+0x244>
 800b7ea:	9801      	ldr	r0, [sp, #4]
 800b7ec:	4621      	mov	r1, r4
 800b7ee:	f7fd ff7f 	bl	80096f0 <_Bfree>
 800b7f2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b7f4:	2300      	movs	r3, #0
 800b7f6:	6013      	str	r3, [r2, #0]
 800b7f8:	25a3      	movs	r5, #163	@ 0xa3
 800b7fa:	e793      	b.n	800b724 <__gethex+0xf8>
 800b7fc:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800b800:	2a2e      	cmp	r2, #46	@ 0x2e
 800b802:	d012      	beq.n	800b82a <__gethex+0x1fe>
 800b804:	2b20      	cmp	r3, #32
 800b806:	d104      	bne.n	800b812 <__gethex+0x1e6>
 800b808:	f845 bb04 	str.w	fp, [r5], #4
 800b80c:	f04f 0b00 	mov.w	fp, #0
 800b810:	465b      	mov	r3, fp
 800b812:	7830      	ldrb	r0, [r6, #0]
 800b814:	9303      	str	r3, [sp, #12]
 800b816:	f7ff fef3 	bl	800b600 <__hexdig_fun>
 800b81a:	9b03      	ldr	r3, [sp, #12]
 800b81c:	f000 000f 	and.w	r0, r0, #15
 800b820:	4098      	lsls	r0, r3
 800b822:	ea4b 0b00 	orr.w	fp, fp, r0
 800b826:	3304      	adds	r3, #4
 800b828:	e7ae      	b.n	800b788 <__gethex+0x15c>
 800b82a:	45b1      	cmp	r9, r6
 800b82c:	d8ea      	bhi.n	800b804 <__gethex+0x1d8>
 800b82e:	492b      	ldr	r1, [pc, #172]	@ (800b8dc <__gethex+0x2b0>)
 800b830:	9303      	str	r3, [sp, #12]
 800b832:	2201      	movs	r2, #1
 800b834:	4630      	mov	r0, r6
 800b836:	f7ff fe13 	bl	800b460 <strncmp>
 800b83a:	9b03      	ldr	r3, [sp, #12]
 800b83c:	2800      	cmp	r0, #0
 800b83e:	d1e1      	bne.n	800b804 <__gethex+0x1d8>
 800b840:	e7a2      	b.n	800b788 <__gethex+0x15c>
 800b842:	1ea9      	subs	r1, r5, #2
 800b844:	4620      	mov	r0, r4
 800b846:	f7fe fba4 	bl	8009f92 <__any_on>
 800b84a:	2800      	cmp	r0, #0
 800b84c:	d0c2      	beq.n	800b7d4 <__gethex+0x1a8>
 800b84e:	f04f 0903 	mov.w	r9, #3
 800b852:	e7c1      	b.n	800b7d8 <__gethex+0x1ac>
 800b854:	da09      	bge.n	800b86a <__gethex+0x23e>
 800b856:	1b75      	subs	r5, r6, r5
 800b858:	4621      	mov	r1, r4
 800b85a:	9801      	ldr	r0, [sp, #4]
 800b85c:	462a      	mov	r2, r5
 800b85e:	f7fe f95f 	bl	8009b20 <__lshift>
 800b862:	1b7f      	subs	r7, r7, r5
 800b864:	4604      	mov	r4, r0
 800b866:	f100 0a14 	add.w	sl, r0, #20
 800b86a:	f04f 0900 	mov.w	r9, #0
 800b86e:	e7b8      	b.n	800b7e2 <__gethex+0x1b6>
 800b870:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800b874:	42bd      	cmp	r5, r7
 800b876:	dd6f      	ble.n	800b958 <__gethex+0x32c>
 800b878:	1bed      	subs	r5, r5, r7
 800b87a:	42ae      	cmp	r6, r5
 800b87c:	dc34      	bgt.n	800b8e8 <__gethex+0x2bc>
 800b87e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b882:	2b02      	cmp	r3, #2
 800b884:	d022      	beq.n	800b8cc <__gethex+0x2a0>
 800b886:	2b03      	cmp	r3, #3
 800b888:	d024      	beq.n	800b8d4 <__gethex+0x2a8>
 800b88a:	2b01      	cmp	r3, #1
 800b88c:	d115      	bne.n	800b8ba <__gethex+0x28e>
 800b88e:	42ae      	cmp	r6, r5
 800b890:	d113      	bne.n	800b8ba <__gethex+0x28e>
 800b892:	2e01      	cmp	r6, #1
 800b894:	d10b      	bne.n	800b8ae <__gethex+0x282>
 800b896:	9a02      	ldr	r2, [sp, #8]
 800b898:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800b89c:	6013      	str	r3, [r2, #0]
 800b89e:	2301      	movs	r3, #1
 800b8a0:	6123      	str	r3, [r4, #16]
 800b8a2:	f8ca 3000 	str.w	r3, [sl]
 800b8a6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b8a8:	2562      	movs	r5, #98	@ 0x62
 800b8aa:	601c      	str	r4, [r3, #0]
 800b8ac:	e73a      	b.n	800b724 <__gethex+0xf8>
 800b8ae:	1e71      	subs	r1, r6, #1
 800b8b0:	4620      	mov	r0, r4
 800b8b2:	f7fe fb6e 	bl	8009f92 <__any_on>
 800b8b6:	2800      	cmp	r0, #0
 800b8b8:	d1ed      	bne.n	800b896 <__gethex+0x26a>
 800b8ba:	9801      	ldr	r0, [sp, #4]
 800b8bc:	4621      	mov	r1, r4
 800b8be:	f7fd ff17 	bl	80096f0 <_Bfree>
 800b8c2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b8c4:	2300      	movs	r3, #0
 800b8c6:	6013      	str	r3, [r2, #0]
 800b8c8:	2550      	movs	r5, #80	@ 0x50
 800b8ca:	e72b      	b.n	800b724 <__gethex+0xf8>
 800b8cc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b8ce:	2b00      	cmp	r3, #0
 800b8d0:	d1f3      	bne.n	800b8ba <__gethex+0x28e>
 800b8d2:	e7e0      	b.n	800b896 <__gethex+0x26a>
 800b8d4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b8d6:	2b00      	cmp	r3, #0
 800b8d8:	d1dd      	bne.n	800b896 <__gethex+0x26a>
 800b8da:	e7ee      	b.n	800b8ba <__gethex+0x28e>
 800b8dc:	0800c070 	.word	0x0800c070
 800b8e0:	0800bf09 	.word	0x0800bf09
 800b8e4:	0800c21e 	.word	0x0800c21e
 800b8e8:	1e6f      	subs	r7, r5, #1
 800b8ea:	f1b9 0f00 	cmp.w	r9, #0
 800b8ee:	d130      	bne.n	800b952 <__gethex+0x326>
 800b8f0:	b127      	cbz	r7, 800b8fc <__gethex+0x2d0>
 800b8f2:	4639      	mov	r1, r7
 800b8f4:	4620      	mov	r0, r4
 800b8f6:	f7fe fb4c 	bl	8009f92 <__any_on>
 800b8fa:	4681      	mov	r9, r0
 800b8fc:	117a      	asrs	r2, r7, #5
 800b8fe:	2301      	movs	r3, #1
 800b900:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800b904:	f007 071f 	and.w	r7, r7, #31
 800b908:	40bb      	lsls	r3, r7
 800b90a:	4213      	tst	r3, r2
 800b90c:	4629      	mov	r1, r5
 800b90e:	4620      	mov	r0, r4
 800b910:	bf18      	it	ne
 800b912:	f049 0902 	orrne.w	r9, r9, #2
 800b916:	f7ff fe21 	bl	800b55c <rshift>
 800b91a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800b91e:	1b76      	subs	r6, r6, r5
 800b920:	2502      	movs	r5, #2
 800b922:	f1b9 0f00 	cmp.w	r9, #0
 800b926:	d047      	beq.n	800b9b8 <__gethex+0x38c>
 800b928:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b92c:	2b02      	cmp	r3, #2
 800b92e:	d015      	beq.n	800b95c <__gethex+0x330>
 800b930:	2b03      	cmp	r3, #3
 800b932:	d017      	beq.n	800b964 <__gethex+0x338>
 800b934:	2b01      	cmp	r3, #1
 800b936:	d109      	bne.n	800b94c <__gethex+0x320>
 800b938:	f019 0f02 	tst.w	r9, #2
 800b93c:	d006      	beq.n	800b94c <__gethex+0x320>
 800b93e:	f8da 3000 	ldr.w	r3, [sl]
 800b942:	ea49 0903 	orr.w	r9, r9, r3
 800b946:	f019 0f01 	tst.w	r9, #1
 800b94a:	d10e      	bne.n	800b96a <__gethex+0x33e>
 800b94c:	f045 0510 	orr.w	r5, r5, #16
 800b950:	e032      	b.n	800b9b8 <__gethex+0x38c>
 800b952:	f04f 0901 	mov.w	r9, #1
 800b956:	e7d1      	b.n	800b8fc <__gethex+0x2d0>
 800b958:	2501      	movs	r5, #1
 800b95a:	e7e2      	b.n	800b922 <__gethex+0x2f6>
 800b95c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b95e:	f1c3 0301 	rsb	r3, r3, #1
 800b962:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b964:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b966:	2b00      	cmp	r3, #0
 800b968:	d0f0      	beq.n	800b94c <__gethex+0x320>
 800b96a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800b96e:	f104 0314 	add.w	r3, r4, #20
 800b972:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800b976:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800b97a:	f04f 0c00 	mov.w	ip, #0
 800b97e:	4618      	mov	r0, r3
 800b980:	f853 2b04 	ldr.w	r2, [r3], #4
 800b984:	f1b2 3fff 	cmp.w	r2, #4294967295
 800b988:	d01b      	beq.n	800b9c2 <__gethex+0x396>
 800b98a:	3201      	adds	r2, #1
 800b98c:	6002      	str	r2, [r0, #0]
 800b98e:	2d02      	cmp	r5, #2
 800b990:	f104 0314 	add.w	r3, r4, #20
 800b994:	d13c      	bne.n	800ba10 <__gethex+0x3e4>
 800b996:	f8d8 2000 	ldr.w	r2, [r8]
 800b99a:	3a01      	subs	r2, #1
 800b99c:	42b2      	cmp	r2, r6
 800b99e:	d109      	bne.n	800b9b4 <__gethex+0x388>
 800b9a0:	1171      	asrs	r1, r6, #5
 800b9a2:	2201      	movs	r2, #1
 800b9a4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800b9a8:	f006 061f 	and.w	r6, r6, #31
 800b9ac:	fa02 f606 	lsl.w	r6, r2, r6
 800b9b0:	421e      	tst	r6, r3
 800b9b2:	d13a      	bne.n	800ba2a <__gethex+0x3fe>
 800b9b4:	f045 0520 	orr.w	r5, r5, #32
 800b9b8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b9ba:	601c      	str	r4, [r3, #0]
 800b9bc:	9b02      	ldr	r3, [sp, #8]
 800b9be:	601f      	str	r7, [r3, #0]
 800b9c0:	e6b0      	b.n	800b724 <__gethex+0xf8>
 800b9c2:	4299      	cmp	r1, r3
 800b9c4:	f843 cc04 	str.w	ip, [r3, #-4]
 800b9c8:	d8d9      	bhi.n	800b97e <__gethex+0x352>
 800b9ca:	68a3      	ldr	r3, [r4, #8]
 800b9cc:	459b      	cmp	fp, r3
 800b9ce:	db17      	blt.n	800ba00 <__gethex+0x3d4>
 800b9d0:	6861      	ldr	r1, [r4, #4]
 800b9d2:	9801      	ldr	r0, [sp, #4]
 800b9d4:	3101      	adds	r1, #1
 800b9d6:	f7fd fe4b 	bl	8009670 <_Balloc>
 800b9da:	4681      	mov	r9, r0
 800b9dc:	b918      	cbnz	r0, 800b9e6 <__gethex+0x3ba>
 800b9de:	4b1a      	ldr	r3, [pc, #104]	@ (800ba48 <__gethex+0x41c>)
 800b9e0:	4602      	mov	r2, r0
 800b9e2:	2184      	movs	r1, #132	@ 0x84
 800b9e4:	e6c5      	b.n	800b772 <__gethex+0x146>
 800b9e6:	6922      	ldr	r2, [r4, #16]
 800b9e8:	3202      	adds	r2, #2
 800b9ea:	f104 010c 	add.w	r1, r4, #12
 800b9ee:	0092      	lsls	r2, r2, #2
 800b9f0:	300c      	adds	r0, #12
 800b9f2:	f7fc fedc 	bl	80087ae <memcpy>
 800b9f6:	4621      	mov	r1, r4
 800b9f8:	9801      	ldr	r0, [sp, #4]
 800b9fa:	f7fd fe79 	bl	80096f0 <_Bfree>
 800b9fe:	464c      	mov	r4, r9
 800ba00:	6923      	ldr	r3, [r4, #16]
 800ba02:	1c5a      	adds	r2, r3, #1
 800ba04:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800ba08:	6122      	str	r2, [r4, #16]
 800ba0a:	2201      	movs	r2, #1
 800ba0c:	615a      	str	r2, [r3, #20]
 800ba0e:	e7be      	b.n	800b98e <__gethex+0x362>
 800ba10:	6922      	ldr	r2, [r4, #16]
 800ba12:	455a      	cmp	r2, fp
 800ba14:	dd0b      	ble.n	800ba2e <__gethex+0x402>
 800ba16:	2101      	movs	r1, #1
 800ba18:	4620      	mov	r0, r4
 800ba1a:	f7ff fd9f 	bl	800b55c <rshift>
 800ba1e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ba22:	3701      	adds	r7, #1
 800ba24:	42bb      	cmp	r3, r7
 800ba26:	f6ff aee0 	blt.w	800b7ea <__gethex+0x1be>
 800ba2a:	2501      	movs	r5, #1
 800ba2c:	e7c2      	b.n	800b9b4 <__gethex+0x388>
 800ba2e:	f016 061f 	ands.w	r6, r6, #31
 800ba32:	d0fa      	beq.n	800ba2a <__gethex+0x3fe>
 800ba34:	4453      	add	r3, sl
 800ba36:	f1c6 0620 	rsb	r6, r6, #32
 800ba3a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800ba3e:	f7fd ff09 	bl	8009854 <__hi0bits>
 800ba42:	42b0      	cmp	r0, r6
 800ba44:	dbe7      	blt.n	800ba16 <__gethex+0x3ea>
 800ba46:	e7f0      	b.n	800ba2a <__gethex+0x3fe>
 800ba48:	0800bf09 	.word	0x0800bf09

0800ba4c <L_shift>:
 800ba4c:	f1c2 0208 	rsb	r2, r2, #8
 800ba50:	0092      	lsls	r2, r2, #2
 800ba52:	b570      	push	{r4, r5, r6, lr}
 800ba54:	f1c2 0620 	rsb	r6, r2, #32
 800ba58:	6843      	ldr	r3, [r0, #4]
 800ba5a:	6804      	ldr	r4, [r0, #0]
 800ba5c:	fa03 f506 	lsl.w	r5, r3, r6
 800ba60:	432c      	orrs	r4, r5
 800ba62:	40d3      	lsrs	r3, r2
 800ba64:	6004      	str	r4, [r0, #0]
 800ba66:	f840 3f04 	str.w	r3, [r0, #4]!
 800ba6a:	4288      	cmp	r0, r1
 800ba6c:	d3f4      	bcc.n	800ba58 <L_shift+0xc>
 800ba6e:	bd70      	pop	{r4, r5, r6, pc}

0800ba70 <__match>:
 800ba70:	b530      	push	{r4, r5, lr}
 800ba72:	6803      	ldr	r3, [r0, #0]
 800ba74:	3301      	adds	r3, #1
 800ba76:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ba7a:	b914      	cbnz	r4, 800ba82 <__match+0x12>
 800ba7c:	6003      	str	r3, [r0, #0]
 800ba7e:	2001      	movs	r0, #1
 800ba80:	bd30      	pop	{r4, r5, pc}
 800ba82:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ba86:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800ba8a:	2d19      	cmp	r5, #25
 800ba8c:	bf98      	it	ls
 800ba8e:	3220      	addls	r2, #32
 800ba90:	42a2      	cmp	r2, r4
 800ba92:	d0f0      	beq.n	800ba76 <__match+0x6>
 800ba94:	2000      	movs	r0, #0
 800ba96:	e7f3      	b.n	800ba80 <__match+0x10>

0800ba98 <__hexnan>:
 800ba98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba9c:	680b      	ldr	r3, [r1, #0]
 800ba9e:	6801      	ldr	r1, [r0, #0]
 800baa0:	115e      	asrs	r6, r3, #5
 800baa2:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800baa6:	f013 031f 	ands.w	r3, r3, #31
 800baaa:	b087      	sub	sp, #28
 800baac:	bf18      	it	ne
 800baae:	3604      	addne	r6, #4
 800bab0:	2500      	movs	r5, #0
 800bab2:	1f37      	subs	r7, r6, #4
 800bab4:	4682      	mov	sl, r0
 800bab6:	4690      	mov	r8, r2
 800bab8:	9301      	str	r3, [sp, #4]
 800baba:	f846 5c04 	str.w	r5, [r6, #-4]
 800babe:	46b9      	mov	r9, r7
 800bac0:	463c      	mov	r4, r7
 800bac2:	9502      	str	r5, [sp, #8]
 800bac4:	46ab      	mov	fp, r5
 800bac6:	784a      	ldrb	r2, [r1, #1]
 800bac8:	1c4b      	adds	r3, r1, #1
 800baca:	9303      	str	r3, [sp, #12]
 800bacc:	b342      	cbz	r2, 800bb20 <__hexnan+0x88>
 800bace:	4610      	mov	r0, r2
 800bad0:	9105      	str	r1, [sp, #20]
 800bad2:	9204      	str	r2, [sp, #16]
 800bad4:	f7ff fd94 	bl	800b600 <__hexdig_fun>
 800bad8:	2800      	cmp	r0, #0
 800bada:	d151      	bne.n	800bb80 <__hexnan+0xe8>
 800badc:	9a04      	ldr	r2, [sp, #16]
 800bade:	9905      	ldr	r1, [sp, #20]
 800bae0:	2a20      	cmp	r2, #32
 800bae2:	d818      	bhi.n	800bb16 <__hexnan+0x7e>
 800bae4:	9b02      	ldr	r3, [sp, #8]
 800bae6:	459b      	cmp	fp, r3
 800bae8:	dd13      	ble.n	800bb12 <__hexnan+0x7a>
 800baea:	454c      	cmp	r4, r9
 800baec:	d206      	bcs.n	800bafc <__hexnan+0x64>
 800baee:	2d07      	cmp	r5, #7
 800baf0:	dc04      	bgt.n	800bafc <__hexnan+0x64>
 800baf2:	462a      	mov	r2, r5
 800baf4:	4649      	mov	r1, r9
 800baf6:	4620      	mov	r0, r4
 800baf8:	f7ff ffa8 	bl	800ba4c <L_shift>
 800bafc:	4544      	cmp	r4, r8
 800bafe:	d952      	bls.n	800bba6 <__hexnan+0x10e>
 800bb00:	2300      	movs	r3, #0
 800bb02:	f1a4 0904 	sub.w	r9, r4, #4
 800bb06:	f844 3c04 	str.w	r3, [r4, #-4]
 800bb0a:	f8cd b008 	str.w	fp, [sp, #8]
 800bb0e:	464c      	mov	r4, r9
 800bb10:	461d      	mov	r5, r3
 800bb12:	9903      	ldr	r1, [sp, #12]
 800bb14:	e7d7      	b.n	800bac6 <__hexnan+0x2e>
 800bb16:	2a29      	cmp	r2, #41	@ 0x29
 800bb18:	d157      	bne.n	800bbca <__hexnan+0x132>
 800bb1a:	3102      	adds	r1, #2
 800bb1c:	f8ca 1000 	str.w	r1, [sl]
 800bb20:	f1bb 0f00 	cmp.w	fp, #0
 800bb24:	d051      	beq.n	800bbca <__hexnan+0x132>
 800bb26:	454c      	cmp	r4, r9
 800bb28:	d206      	bcs.n	800bb38 <__hexnan+0xa0>
 800bb2a:	2d07      	cmp	r5, #7
 800bb2c:	dc04      	bgt.n	800bb38 <__hexnan+0xa0>
 800bb2e:	462a      	mov	r2, r5
 800bb30:	4649      	mov	r1, r9
 800bb32:	4620      	mov	r0, r4
 800bb34:	f7ff ff8a 	bl	800ba4c <L_shift>
 800bb38:	4544      	cmp	r4, r8
 800bb3a:	d936      	bls.n	800bbaa <__hexnan+0x112>
 800bb3c:	f1a8 0204 	sub.w	r2, r8, #4
 800bb40:	4623      	mov	r3, r4
 800bb42:	f853 1b04 	ldr.w	r1, [r3], #4
 800bb46:	f842 1f04 	str.w	r1, [r2, #4]!
 800bb4a:	429f      	cmp	r7, r3
 800bb4c:	d2f9      	bcs.n	800bb42 <__hexnan+0xaa>
 800bb4e:	1b3b      	subs	r3, r7, r4
 800bb50:	f023 0303 	bic.w	r3, r3, #3
 800bb54:	3304      	adds	r3, #4
 800bb56:	3401      	adds	r4, #1
 800bb58:	3e03      	subs	r6, #3
 800bb5a:	42b4      	cmp	r4, r6
 800bb5c:	bf88      	it	hi
 800bb5e:	2304      	movhi	r3, #4
 800bb60:	4443      	add	r3, r8
 800bb62:	2200      	movs	r2, #0
 800bb64:	f843 2b04 	str.w	r2, [r3], #4
 800bb68:	429f      	cmp	r7, r3
 800bb6a:	d2fb      	bcs.n	800bb64 <__hexnan+0xcc>
 800bb6c:	683b      	ldr	r3, [r7, #0]
 800bb6e:	b91b      	cbnz	r3, 800bb78 <__hexnan+0xe0>
 800bb70:	4547      	cmp	r7, r8
 800bb72:	d128      	bne.n	800bbc6 <__hexnan+0x12e>
 800bb74:	2301      	movs	r3, #1
 800bb76:	603b      	str	r3, [r7, #0]
 800bb78:	2005      	movs	r0, #5
 800bb7a:	b007      	add	sp, #28
 800bb7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb80:	3501      	adds	r5, #1
 800bb82:	2d08      	cmp	r5, #8
 800bb84:	f10b 0b01 	add.w	fp, fp, #1
 800bb88:	dd06      	ble.n	800bb98 <__hexnan+0x100>
 800bb8a:	4544      	cmp	r4, r8
 800bb8c:	d9c1      	bls.n	800bb12 <__hexnan+0x7a>
 800bb8e:	2300      	movs	r3, #0
 800bb90:	f844 3c04 	str.w	r3, [r4, #-4]
 800bb94:	2501      	movs	r5, #1
 800bb96:	3c04      	subs	r4, #4
 800bb98:	6822      	ldr	r2, [r4, #0]
 800bb9a:	f000 000f 	and.w	r0, r0, #15
 800bb9e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800bba2:	6020      	str	r0, [r4, #0]
 800bba4:	e7b5      	b.n	800bb12 <__hexnan+0x7a>
 800bba6:	2508      	movs	r5, #8
 800bba8:	e7b3      	b.n	800bb12 <__hexnan+0x7a>
 800bbaa:	9b01      	ldr	r3, [sp, #4]
 800bbac:	2b00      	cmp	r3, #0
 800bbae:	d0dd      	beq.n	800bb6c <__hexnan+0xd4>
 800bbb0:	f1c3 0320 	rsb	r3, r3, #32
 800bbb4:	f04f 32ff 	mov.w	r2, #4294967295
 800bbb8:	40da      	lsrs	r2, r3
 800bbba:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800bbbe:	4013      	ands	r3, r2
 800bbc0:	f846 3c04 	str.w	r3, [r6, #-4]
 800bbc4:	e7d2      	b.n	800bb6c <__hexnan+0xd4>
 800bbc6:	3f04      	subs	r7, #4
 800bbc8:	e7d0      	b.n	800bb6c <__hexnan+0xd4>
 800bbca:	2004      	movs	r0, #4
 800bbcc:	e7d5      	b.n	800bb7a <__hexnan+0xe2>

0800bbce <__ascii_mbtowc>:
 800bbce:	b082      	sub	sp, #8
 800bbd0:	b901      	cbnz	r1, 800bbd4 <__ascii_mbtowc+0x6>
 800bbd2:	a901      	add	r1, sp, #4
 800bbd4:	b142      	cbz	r2, 800bbe8 <__ascii_mbtowc+0x1a>
 800bbd6:	b14b      	cbz	r3, 800bbec <__ascii_mbtowc+0x1e>
 800bbd8:	7813      	ldrb	r3, [r2, #0]
 800bbda:	600b      	str	r3, [r1, #0]
 800bbdc:	7812      	ldrb	r2, [r2, #0]
 800bbde:	1e10      	subs	r0, r2, #0
 800bbe0:	bf18      	it	ne
 800bbe2:	2001      	movne	r0, #1
 800bbe4:	b002      	add	sp, #8
 800bbe6:	4770      	bx	lr
 800bbe8:	4610      	mov	r0, r2
 800bbea:	e7fb      	b.n	800bbe4 <__ascii_mbtowc+0x16>
 800bbec:	f06f 0001 	mvn.w	r0, #1
 800bbf0:	e7f8      	b.n	800bbe4 <__ascii_mbtowc+0x16>

0800bbf2 <_realloc_r>:
 800bbf2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bbf6:	4680      	mov	r8, r0
 800bbf8:	4615      	mov	r5, r2
 800bbfa:	460c      	mov	r4, r1
 800bbfc:	b921      	cbnz	r1, 800bc08 <_realloc_r+0x16>
 800bbfe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bc02:	4611      	mov	r1, r2
 800bc04:	f7fd bca8 	b.w	8009558 <_malloc_r>
 800bc08:	b92a      	cbnz	r2, 800bc16 <_realloc_r+0x24>
 800bc0a:	f7fd fc31 	bl	8009470 <_free_r>
 800bc0e:	2400      	movs	r4, #0
 800bc10:	4620      	mov	r0, r4
 800bc12:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bc16:	f000 f840 	bl	800bc9a <_malloc_usable_size_r>
 800bc1a:	4285      	cmp	r5, r0
 800bc1c:	4606      	mov	r6, r0
 800bc1e:	d802      	bhi.n	800bc26 <_realloc_r+0x34>
 800bc20:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800bc24:	d8f4      	bhi.n	800bc10 <_realloc_r+0x1e>
 800bc26:	4629      	mov	r1, r5
 800bc28:	4640      	mov	r0, r8
 800bc2a:	f7fd fc95 	bl	8009558 <_malloc_r>
 800bc2e:	4607      	mov	r7, r0
 800bc30:	2800      	cmp	r0, #0
 800bc32:	d0ec      	beq.n	800bc0e <_realloc_r+0x1c>
 800bc34:	42b5      	cmp	r5, r6
 800bc36:	462a      	mov	r2, r5
 800bc38:	4621      	mov	r1, r4
 800bc3a:	bf28      	it	cs
 800bc3c:	4632      	movcs	r2, r6
 800bc3e:	f7fc fdb6 	bl	80087ae <memcpy>
 800bc42:	4621      	mov	r1, r4
 800bc44:	4640      	mov	r0, r8
 800bc46:	f7fd fc13 	bl	8009470 <_free_r>
 800bc4a:	463c      	mov	r4, r7
 800bc4c:	e7e0      	b.n	800bc10 <_realloc_r+0x1e>

0800bc4e <__ascii_wctomb>:
 800bc4e:	4603      	mov	r3, r0
 800bc50:	4608      	mov	r0, r1
 800bc52:	b141      	cbz	r1, 800bc66 <__ascii_wctomb+0x18>
 800bc54:	2aff      	cmp	r2, #255	@ 0xff
 800bc56:	d904      	bls.n	800bc62 <__ascii_wctomb+0x14>
 800bc58:	228a      	movs	r2, #138	@ 0x8a
 800bc5a:	601a      	str	r2, [r3, #0]
 800bc5c:	f04f 30ff 	mov.w	r0, #4294967295
 800bc60:	4770      	bx	lr
 800bc62:	700a      	strb	r2, [r1, #0]
 800bc64:	2001      	movs	r0, #1
 800bc66:	4770      	bx	lr

0800bc68 <fiprintf>:
 800bc68:	b40e      	push	{r1, r2, r3}
 800bc6a:	b503      	push	{r0, r1, lr}
 800bc6c:	4601      	mov	r1, r0
 800bc6e:	ab03      	add	r3, sp, #12
 800bc70:	4805      	ldr	r0, [pc, #20]	@ (800bc88 <fiprintf+0x20>)
 800bc72:	f853 2b04 	ldr.w	r2, [r3], #4
 800bc76:	6800      	ldr	r0, [r0, #0]
 800bc78:	9301      	str	r3, [sp, #4]
 800bc7a:	f7ff f9b1 	bl	800afe0 <_vfiprintf_r>
 800bc7e:	b002      	add	sp, #8
 800bc80:	f85d eb04 	ldr.w	lr, [sp], #4
 800bc84:	b003      	add	sp, #12
 800bc86:	4770      	bx	lr
 800bc88:	2000001c 	.word	0x2000001c

0800bc8c <abort>:
 800bc8c:	b508      	push	{r3, lr}
 800bc8e:	2006      	movs	r0, #6
 800bc90:	f000 f834 	bl	800bcfc <raise>
 800bc94:	2001      	movs	r0, #1
 800bc96:	f7f5 fe2f 	bl	80018f8 <_exit>

0800bc9a <_malloc_usable_size_r>:
 800bc9a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bc9e:	1f18      	subs	r0, r3, #4
 800bca0:	2b00      	cmp	r3, #0
 800bca2:	bfbc      	itt	lt
 800bca4:	580b      	ldrlt	r3, [r1, r0]
 800bca6:	18c0      	addlt	r0, r0, r3
 800bca8:	4770      	bx	lr

0800bcaa <_raise_r>:
 800bcaa:	291f      	cmp	r1, #31
 800bcac:	b538      	push	{r3, r4, r5, lr}
 800bcae:	4605      	mov	r5, r0
 800bcb0:	460c      	mov	r4, r1
 800bcb2:	d904      	bls.n	800bcbe <_raise_r+0x14>
 800bcb4:	2316      	movs	r3, #22
 800bcb6:	6003      	str	r3, [r0, #0]
 800bcb8:	f04f 30ff 	mov.w	r0, #4294967295
 800bcbc:	bd38      	pop	{r3, r4, r5, pc}
 800bcbe:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800bcc0:	b112      	cbz	r2, 800bcc8 <_raise_r+0x1e>
 800bcc2:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800bcc6:	b94b      	cbnz	r3, 800bcdc <_raise_r+0x32>
 800bcc8:	4628      	mov	r0, r5
 800bcca:	f000 f831 	bl	800bd30 <_getpid_r>
 800bcce:	4622      	mov	r2, r4
 800bcd0:	4601      	mov	r1, r0
 800bcd2:	4628      	mov	r0, r5
 800bcd4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bcd8:	f000 b818 	b.w	800bd0c <_kill_r>
 800bcdc:	2b01      	cmp	r3, #1
 800bcde:	d00a      	beq.n	800bcf6 <_raise_r+0x4c>
 800bce0:	1c59      	adds	r1, r3, #1
 800bce2:	d103      	bne.n	800bcec <_raise_r+0x42>
 800bce4:	2316      	movs	r3, #22
 800bce6:	6003      	str	r3, [r0, #0]
 800bce8:	2001      	movs	r0, #1
 800bcea:	e7e7      	b.n	800bcbc <_raise_r+0x12>
 800bcec:	2100      	movs	r1, #0
 800bcee:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800bcf2:	4620      	mov	r0, r4
 800bcf4:	4798      	blx	r3
 800bcf6:	2000      	movs	r0, #0
 800bcf8:	e7e0      	b.n	800bcbc <_raise_r+0x12>
	...

0800bcfc <raise>:
 800bcfc:	4b02      	ldr	r3, [pc, #8]	@ (800bd08 <raise+0xc>)
 800bcfe:	4601      	mov	r1, r0
 800bd00:	6818      	ldr	r0, [r3, #0]
 800bd02:	f7ff bfd2 	b.w	800bcaa <_raise_r>
 800bd06:	bf00      	nop
 800bd08:	2000001c 	.word	0x2000001c

0800bd0c <_kill_r>:
 800bd0c:	b538      	push	{r3, r4, r5, lr}
 800bd0e:	4d07      	ldr	r5, [pc, #28]	@ (800bd2c <_kill_r+0x20>)
 800bd10:	2300      	movs	r3, #0
 800bd12:	4604      	mov	r4, r0
 800bd14:	4608      	mov	r0, r1
 800bd16:	4611      	mov	r1, r2
 800bd18:	602b      	str	r3, [r5, #0]
 800bd1a:	f7f5 fddd 	bl	80018d8 <_kill>
 800bd1e:	1c43      	adds	r3, r0, #1
 800bd20:	d102      	bne.n	800bd28 <_kill_r+0x1c>
 800bd22:	682b      	ldr	r3, [r5, #0]
 800bd24:	b103      	cbz	r3, 800bd28 <_kill_r+0x1c>
 800bd26:	6023      	str	r3, [r4, #0]
 800bd28:	bd38      	pop	{r3, r4, r5, pc}
 800bd2a:	bf00      	nop
 800bd2c:	20004e60 	.word	0x20004e60

0800bd30 <_getpid_r>:
 800bd30:	f7f5 bdca 	b.w	80018c8 <_getpid>

0800bd34 <_init>:
 800bd34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bd36:	bf00      	nop
 800bd38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bd3a:	bc08      	pop	{r3}
 800bd3c:	469e      	mov	lr, r3
 800bd3e:	4770      	bx	lr

0800bd40 <_fini>:
 800bd40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bd42:	bf00      	nop
 800bd44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bd46:	bc08      	pop	{r3}
 800bd48:	469e      	mov	lr, r3
 800bd4a:	4770      	bx	lr
