verilog work "half_adder.v"
verilog work "full_adder.v"
verilog work "ripple_carry_adder.v"
verilog work "ripple_carry_subtractor.v"
verilog work "ripple_carry_asubstractor_fixture.v"
verilog work "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
