-- Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
-- Date        : Wed Sep 20 17:39:40 2023
-- Host        : The-Sarcatrist-Laptop running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode synth_stub -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ final_assembly_ring_oscillator_16_w_1_0_stub.vhdl
-- Design      : final_assembly_ring_oscillator_16_w_1_0
-- Purpose     : Stub declaration of top-level module interface
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  Port ( 
    IP1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    OP1_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    OP1_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    OP1_10 : out STD_LOGIC_VECTOR ( 0 to 0 );
    OP1_11 : out STD_LOGIC_VECTOR ( 0 to 0 );
    OP1_12 : out STD_LOGIC_VECTOR ( 0 to 0 );
    OP1_13 : out STD_LOGIC_VECTOR ( 0 to 0 );
    OP1_14 : out STD_LOGIC_VECTOR ( 0 to 0 );
    OP1_15 : out STD_LOGIC_VECTOR ( 0 to 0 );
    OP1_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    OP1_3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    OP1_4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    OP1_5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    OP1_6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    OP1_7 : out STD_LOGIC_VECTOR ( 0 to 0 );
    OP1_8 : out STD_LOGIC_VECTOR ( 0 to 0 );
    OP1_9 : out STD_LOGIC_VECTOR ( 0 to 0 )
  );

end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture stub of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
attribute syn_black_box : boolean;
attribute black_box_pad_pin : string;
attribute syn_black_box of stub : architecture is true;
attribute black_box_pad_pin of stub : architecture is "IP1_0[0:0],OP1_0[0:0],OP1_1[0:0],OP1_10[0:0],OP1_11[0:0],OP1_12[0:0],OP1_13[0:0],OP1_14[0:0],OP1_15[0:0],OP1_2[0:0],OP1_3[0:0],OP1_4[0:0],OP1_5[0:0],OP1_6[0:0],OP1_7[0:0],OP1_8[0:0],OP1_9[0:0]";
attribute X_CORE_INFO : string;
attribute X_CORE_INFO of stub : architecture is "ring_oscillator_16_wrapper,Vivado 2021.1";
begin
end;
