<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="design_1_relu_combined_0_bram_0_0_synth_1" LaunchDir="/home/anubhav/xilinx_projects/mnist_eval/mnist_eval.runs/design_1_relu_combined_0_bram_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_relu_combined_0_bram_0_synth_1" LaunchDir="/home/anubhav/xilinx_projects/mnist_eval/mnist_eval.runs/design_1_relu_combined_0_bram_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_relu_combined_0_bram_0_0_synth_1"/>
	</Run>
	<Run Id="design_1_InputLayer_0_bram_0_0_synth_1" LaunchDir="/home/anubhav/xilinx_projects/mnist_eval/mnist_eval.runs/design_1_InputLayer_0_bram_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_InputLayer_0_bram_0_synth_1" LaunchDir="/home/anubhav/xilinx_projects/mnist_eval/mnist_eval.runs/design_1_InputLayer_0_bram_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_InputLayer_0_bram_0_0_synth_1"/>
	</Run>
	<Run Id="design_1_fcc_combined_0_bram_0_synth_1" LaunchDir="/home/anubhav/xilinx_projects/mnist_eval/mnist_eval.runs/design_1_fcc_combined_0_bram_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_fcc_combined_0_bram_0_0_synth_1" LaunchDir="/home/anubhav/xilinx_projects/mnist_eval/mnist_eval.runs/design_1_fcc_combined_0_bram_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_fcc_combined_0_bram_0_synth_1"/>
	</Run>
	<Run Id="design_1_conv_combined_0_bram_0_0_synth_1" LaunchDir="/home/anubhav/xilinx_projects/mnist_eval/mnist_eval.runs/design_1_conv_combined_0_bram_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_relu_combined_0_bram_0_0_synth_1"/>
	</Run>
	<Run Id="design_1_conv_combined_0_bram_0_synth_1" LaunchDir="/home/anubhav/xilinx_projects/mnist_eval/mnist_eval.runs/design_1_conv_combined_0_bram_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_relu_combined_0_bram_0_0_synth_1"/>
	</Run>
	<Run Id="synth_1" LaunchDir="/home/anubhav/xilinx_projects/mnist_eval/mnist_eval.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="design_1_relu_combined_0_bram_0_0_synth_1"/>
		<Parent Id="design_1_relu_combined_0_bram_0_synth_1"/>
		<Parent Id="design_1_InputLayer_0_bram_0_0_synth_1"/>
		<Parent Id="design_1_InputLayer_0_bram_0_synth_1"/>
		<Parent Id="design_1_fcc_combined_0_bram_0_synth_1"/>
		<Parent Id="design_1_fcc_combined_0_bram_0_0_synth_1"/>
		<Parent Id="design_1_conv_combined_0_bram_0_0_synth_1"/>
		<Parent Id="design_1_conv_combined_0_bram_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="/home/anubhav/xilinx_projects/mnist_eval/mnist_eval.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="route_design">
		<Parent Id="synth_1"/>
		<Parent Id="design_1_relu_combined_0_bram_0_0_synth_1"/>
		<Parent Id="design_1_relu_combined_0_bram_0_synth_1"/>
		<Parent Id="design_1_InputLayer_0_bram_0_0_synth_1"/>
		<Parent Id="design_1_InputLayer_0_bram_0_synth_1"/>
		<Parent Id="design_1_fcc_combined_0_bram_0_synth_1"/>
		<Parent Id="design_1_fcc_combined_0_bram_0_0_synth_1"/>
		<Parent Id="design_1_conv_combined_0_bram_0_0_synth_1"/>
		<Parent Id="design_1_conv_combined_0_bram_0_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
	</Parameters>
</Runs>

