QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
Start time: 01:32:01 on Dec 09,2021
vcom -2008 -work internal/ModelSimContainer/work src/*.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity register_IDEX
-- Compiling architecture structural of register_IDEX
-- Loading package NUMERIC_STD
-- Loading package MATH_REAL
-- Compiling entity MemForwardingUnit
-- Compiling architecture behavorial of MemForwardingUnit
-- Compiling entity decoder5t32
-- Compiling architecture dataflow of decoder5t32
-- Compiling entity programCounter
-- Compiling architecture behavorial of programCounter
-- Compiling entity nand_32bit_data
-- Compiling architecture dataflow of nand_32bit_data
-- Compiling package reg_array_type
-- Compiling entity mux_32bit_dataflow
-- Compiling architecture dataflow of mux_32bit_dataflow
-- Compiling entity controlUnit_tb
-- Compiling architecture behavior of controlUnit_tb
-- Compiling entity or_32bit_data
-- Compiling architecture dataflow of or_32bit_data
-- Compiling entity ALU_32bit
-- Compiling architecture structural of ALU_32bit
-- Compiling entity nor_32bit_data
-- Compiling architecture dataflow of nor_32bit_data
-- Compiling entity andg2
-- Compiling architecture dataflow of andg2
-- Compiling entity fetch
-- Compiling architecture behavorial of fetch
-- Compiling entity register_IFID
-- Compiling architecture structural of register_IFID
-- Compiling entity mux8to1_32bit_data
-- Compiling architecture dataflow of mux8to1_32bit_data
-- Compiling entity forwarding_dataflow
** Error: src/forwarding_dataflow.vhd(23): near "forwarding_mux2": (vcom-1576) expecting END.
** Note: src/forwarding_dataflow.vhd(23): VHDL Compiler exiting
End time: 01:32:01 on Dec 09,2021, Elapsed time: 0:00:00
Errors: 1, Warnings: 0
