#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001bc66f49e50 .scope module, "mips_tb" "mips_tb" 2 2;
 .timescale 0 0;
v000001bc67009f30_0 .var "clk", 0 0;
v000001bc67009990_0 .var "reset", 0 0;
v000001bc67009490_0 .net "writedata", 31 0, L_000001bc67064490;  1 drivers
S_000001bc66ecafe0 .scope module, "dut" "mips" 2 7, 3 3 0, S_000001bc66f49e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "writedata";
v000001bc67007de0_0 .net "aluen", 0 0, L_000001bc67064a30;  1 drivers
v000001bc67006a80_0 .net "alufunc", 3 0, L_000001bc67064ad0;  1 drivers
v000001bc67007b60_0 .net "aluout", 31 0, v000001bc670024c0_0;  1 drivers
v000001bc67007e80_0 .net "alusel1", 0 0, L_000001bc67064b70;  1 drivers
v000001bc67007f20_0 .net "alusel2", 0 0, L_000001bc670659d0;  1 drivers
v000001bc670075c0_0 .net "branch", 0 0, L_000001bc670657f0;  1 drivers
v000001bc67006080_0 .net "clk", 0 0, v000001bc67009f30_0;  1 drivers
v000001bc670069e0_0 .net "irout", 31 0, v000001bc66f679f0_0;  1 drivers
v000001bc67006300_0 .net "ldA", 0 0, L_000001bc670645d0;  1 drivers
v000001bc670063a0_0 .net "ldB", 0 0, L_000001bc670642b0;  1 drivers
v000001bc67006800_0 .net "ldaluout", 0 0, L_000001bc67065570;  1 drivers
v000001bc67006120_0 .net "ldimm", 0 0, L_000001bc670640d0;  1 drivers
v000001bc67006b20_0 .net "ldir", 0 0, L_000001bc67065d90;  1 drivers
v000001bc67007660_0 .net "ldlmd", 0 0, L_000001bc67064710;  1 drivers
v000001bc670061c0_0 .net "ldnpc", 0 0, L_000001bc67065430;  1 drivers
v000001bc67006260_0 .net "ldpc", 0 0, L_000001bc67064d50;  1 drivers
v000001bc67006ee0_0 .net "opcond", 1 0, L_000001bc67064210;  1 drivers
v000001bc67006440_0 .net "readdmem", 0 0, L_000001bc67064670;  1 drivers
v000001bc67006620_0 .net "readim", 0 0, L_000001bc67065750;  1 drivers
v000001bc67006bc0_0 .net "regwrite", 0 0, L_000001bc67064530;  1 drivers
v000001bc67006f80_0 .net "reset", 0 0, v000001bc67009990_0;  1 drivers
v000001bc670070c0_0 .net "seldest", 0 0, L_000001bc67064850;  1 drivers
v000001bc67007160_0 .net "selwb", 0 0, L_000001bc67065610;  1 drivers
v000001bc670098f0_0 .net "writedata", 31 0, L_000001bc67064490;  alias, 1 drivers
v000001bc67008e50_0 .net "writedmem", 0 0, L_000001bc670651b0;  1 drivers
S_000001bc66ecb170 .scope module, "ctrl" "controller" 3 17, 4 1 0, S_000001bc66ecafe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "irout";
    .port_info 3 /OUTPUT 1 "readim";
    .port_info 4 /OUTPUT 1 "ldir";
    .port_info 5 /OUTPUT 1 "ldnpc";
    .port_info 6 /OUTPUT 1 "ldA";
    .port_info 7 /OUTPUT 1 "ldB";
    .port_info 8 /OUTPUT 1 "ldimm";
    .port_info 9 /OUTPUT 2 "opcond";
    .port_info 10 /OUTPUT 1 "alusel1";
    .port_info 11 /OUTPUT 1 "alusel2";
    .port_info 12 /OUTPUT 1 "aluen";
    .port_info 13 /OUTPUT 1 "ldaluout";
    .port_info 14 /OUTPUT 4 "alufunc";
    .port_info 15 /OUTPUT 1 "seldest";
    .port_info 16 /OUTPUT 1 "regwrite";
    .port_info 17 /OUTPUT 1 "writedmem";
    .port_info 18 /OUTPUT 1 "readdmem";
    .port_info 19 /OUTPUT 1 "ldlmd";
    .port_info 20 /OUTPUT 1 "selwb";
    .port_info 21 /OUTPUT 1 "branch";
    .port_info 22 /OUTPUT 1 "ldpc";
P_000001bc66ecb300 .param/l "EX" 0 4 14, C4<010>;
P_000001bc66ecb338 .param/l "HLT" 0 4 14, C4<101>;
P_000001bc66ecb370 .param/l "ID" 0 4 14, C4<001>;
P_000001bc66ecb3a8 .param/l "IF" 0 4 14, C4<000>;
P_000001bc66ecb3e0 .param/l "MEM" 0 4 14, C4<011>;
P_000001bc66ecb418 .param/l "WB" 0 4 14, C4<100>;
v000001bc66f353d0_0 .net *"_ivl_22", 23 0, v000001bc67002920_0;  1 drivers
v000001bc66f347f0_0 .net "aluen", 0 0, L_000001bc67064a30;  alias, 1 drivers
v000001bc66f33530_0 .net "alufunc", 3 0, L_000001bc67064ad0;  alias, 1 drivers
v000001bc66f25720_0 .net "alusel1", 0 0, L_000001bc67064b70;  alias, 1 drivers
v000001bc66f26080_0 .net "alusel2", 0 0, L_000001bc670659d0;  alias, 1 drivers
v000001bc66f259a0_0 .net "branch", 0 0, L_000001bc670657f0;  alias, 1 drivers
v000001bc67002a60_0 .net "clk", 0 0, v000001bc67009f30_0;  alias, 1 drivers
v000001bc67002920_0 .var "control_signals", 23 0;
v000001bc67002c40_0 .net "irout", 31 0, v000001bc66f679f0_0;  alias, 1 drivers
v000001bc670029c0_0 .net "ldA", 0 0, L_000001bc670645d0;  alias, 1 drivers
v000001bc67003a00_0 .net "ldB", 0 0, L_000001bc670642b0;  alias, 1 drivers
v000001bc67002ec0_0 .net "ldaluout", 0 0, L_000001bc67065570;  alias, 1 drivers
v000001bc670021a0_0 .net "ldimm", 0 0, L_000001bc670640d0;  alias, 1 drivers
v000001bc67002b00_0 .net "ldir", 0 0, L_000001bc67065d90;  alias, 1 drivers
v000001bc67003aa0_0 .net "ldlmd", 0 0, L_000001bc67064710;  alias, 1 drivers
v000001bc670031e0_0 .net "ldnpc", 0 0, L_000001bc67065430;  alias, 1 drivers
v000001bc67003280_0 .net "ldpc", 0 0, L_000001bc67064d50;  alias, 1 drivers
v000001bc67003640_0 .net "opcond", 1 0, L_000001bc67064210;  alias, 1 drivers
v000001bc67003c80_0 .net "readdmem", 0 0, L_000001bc67064670;  alias, 1 drivers
v000001bc670033c0_0 .net "readim", 0 0, L_000001bc67065750;  alias, 1 drivers
v000001bc67003500_0 .net "regwrite", 0 0, L_000001bc67064530;  alias, 1 drivers
v000001bc67002240_0 .net "reset", 0 0, v000001bc67009990_0;  alias, 1 drivers
v000001bc670027e0_0 .net "seldest", 0 0, L_000001bc67064850;  alias, 1 drivers
v000001bc67002ba0_0 .net "selwb", 0 0, L_000001bc67065610;  alias, 1 drivers
v000001bc67003be0_0 .var "state", 2 0;
v000001bc67003f00_0 .net "writedmem", 0 0, L_000001bc670651b0;  alias, 1 drivers
E_000001bc66f3faa0/0 .event negedge, v000001bc67002240_0;
E_000001bc66f3faa0/1 .event posedge, v000001bc67002a60_0;
E_000001bc66f3faa0 .event/or E_000001bc66f3faa0/0, E_000001bc66f3faa0/1;
L_000001bc67065750 .part v000001bc67002920_0, 23, 1;
L_000001bc67065d90 .part v000001bc67002920_0, 22, 1;
L_000001bc67065430 .part v000001bc67002920_0, 21, 1;
L_000001bc670645d0 .part v000001bc67002920_0, 20, 1;
L_000001bc670642b0 .part v000001bc67002920_0, 19, 1;
L_000001bc670640d0 .part v000001bc67002920_0, 18, 1;
L_000001bc67064210 .part v000001bc67002920_0, 16, 2;
L_000001bc67064b70 .part v000001bc67002920_0, 15, 1;
L_000001bc670659d0 .part v000001bc67002920_0, 14, 1;
L_000001bc67064a30 .part v000001bc67002920_0, 13, 1;
L_000001bc67065570 .part v000001bc67002920_0, 12, 1;
L_000001bc67064ad0 .part v000001bc67002920_0, 8, 4;
L_000001bc67064850 .part v000001bc67002920_0, 7, 1;
L_000001bc67064530 .part v000001bc67002920_0, 6, 1;
L_000001bc670651b0 .part v000001bc67002920_0, 5, 1;
L_000001bc67064670 .part v000001bc67002920_0, 4, 1;
L_000001bc67064710 .part v000001bc67002920_0, 3, 1;
L_000001bc67065610 .part v000001bc67002920_0, 2, 1;
L_000001bc670657f0 .part v000001bc67002920_0, 1, 1;
L_000001bc67064d50 .part v000001bc67002920_0, 0, 1;
S_000001bc66fbd4a0 .scope module, "dpath" "datapath" 3 16, 5 11 0, S_000001bc66ecafe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "readim";
    .port_info 3 /INPUT 1 "ldir";
    .port_info 4 /INPUT 1 "ldnpc";
    .port_info 5 /INPUT 1 "ldA";
    .port_info 6 /INPUT 1 "ldB";
    .port_info 7 /INPUT 1 "ldimm";
    .port_info 8 /INPUT 2 "opcond";
    .port_info 9 /INPUT 1 "alusel1";
    .port_info 10 /INPUT 1 "alusel2";
    .port_info 11 /INPUT 1 "aluen";
    .port_info 12 /INPUT 1 "ldaluout";
    .port_info 13 /INPUT 4 "alufunc";
    .port_info 14 /INPUT 1 "seldest";
    .port_info 15 /INPUT 1 "regwrite";
    .port_info 16 /INPUT 1 "writedmem";
    .port_info 17 /INPUT 1 "readdmem";
    .port_info 18 /INPUT 1 "ldlmd";
    .port_info 19 /INPUT 1 "selwb";
    .port_info 20 /INPUT 1 "branch";
    .port_info 21 /INPUT 1 "ldpc";
    .port_info 22 /OUTPUT 32 "irout";
    .port_info 23 /OUTPUT 32 "aluout";
    .port_info 24 /OUTPUT 32 "writedata";
v000001bc66f6b9b0_0 .net "Ain", 31 0, L_000001bc66f39420;  1 drivers
v000001bc66f6a150_0 .net "Aout", 31 0, v000001bc67002d80_0;  1 drivers
v000001bc66f6a6f0_0 .net "Bin", 31 0, L_000001bc66f391f0;  1 drivers
v000001bc66f6bcd0_0 .net "Bout", 31 0, v000001bc67003d20_0;  1 drivers
L_000001bc6700a130 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001bc66f6aab0_0 .net/2u *"_ivl_10", 1 0, L_000001bc6700a130;  1 drivers
L_000001bc6700a178 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bc66f6b4b0_0 .net/2u *"_ivl_14", 26 0, L_000001bc6700a178;  1 drivers
v000001bc66f6b870_0 .net *"_ivl_17", 4 0, L_000001bc67009ad0;  1 drivers
L_000001bc6700a1c0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bc66f6a330_0 .net/2u *"_ivl_20", 26 0, L_000001bc6700a1c0;  1 drivers
v000001bc66f6b050_0 .net *"_ivl_23", 4 0, L_000001bc670084f0;  1 drivers
v000001bc66f6ab50_0 .net *"_ivl_5", 0 0, L_000001bc67008810;  1 drivers
v000001bc66f6af10_0 .net *"_ivl_6", 3 0, L_000001bc670088b0;  1 drivers
v000001bc66f6b910_0 .net *"_ivl_9", 25 0, L_000001bc67009e90;  1 drivers
v000001bc66f6a830_0 .net "aluen", 0 0, L_000001bc67064a30;  alias, 1 drivers
v000001bc66f6a470_0 .net "alufunc", 3 0, L_000001bc67064ad0;  alias, 1 drivers
v000001bc66f6ba50_0 .net "aluin1", 31 0, L_000001bc670086d0;  1 drivers
v000001bc66f6a3d0_0 .net "aluin2", 31 0, L_000001bc67008950;  1 drivers
v000001bc66f6b370_0 .net "aluout", 31 0, v000001bc670024c0_0;  alias, 1 drivers
v000001bc66f6bd70_0 .net "alusel1", 0 0, L_000001bc67064b70;  alias, 1 drivers
v000001bc66f6be10_0 .net "alusel2", 0 0, L_000001bc670659d0;  alias, 1 drivers
v000001bc66f6beb0_0 .net "branch", 0 0, L_000001bc670657f0;  alias, 1 drivers
v000001bc66f6a010_0 .net "clk", 0 0, v000001bc67009f30_0;  alias, 1 drivers
v000001bc66f6a790_0 .net "destadd", 31 0, L_000001bc67009350;  1 drivers
v000001bc66f6a1f0_0 .net "dmemout", 31 0, L_000001bc67008bd0;  1 drivers
v000001bc66f6a290_0 .net "imm", 31 0, L_000001bc67009710;  1 drivers
v000001bc66f6a8d0_0 .net "immout", 31 0, v000001bc66f67810_0;  1 drivers
v000001bc66f6a970_0 .net "instr", 31 0, L_000001bc67009c10;  1 drivers
v000001bc670078e0_0 .net "irout", 31 0, v000001bc66f679f0_0;  alias, 1 drivers
v000001bc67007700_0 .net "ldA", 0 0, L_000001bc670645d0;  alias, 1 drivers
v000001bc67006c60_0 .net "ldB", 0 0, L_000001bc670642b0;  alias, 1 drivers
v000001bc67007980_0 .net "ldaluout", 0 0, L_000001bc67065570;  alias, 1 drivers
v000001bc67007340_0 .net "ldimm", 0 0, L_000001bc670640d0;  alias, 1 drivers
v000001bc670077a0_0 .net "ldir", 0 0, L_000001bc67065d90;  alias, 1 drivers
v000001bc670068a0_0 .net "ldlmd", 0 0, L_000001bc67064710;  alias, 1 drivers
v000001bc67007020_0 .net "ldnpc", 0 0, L_000001bc67065430;  alias, 1 drivers
v000001bc67007200_0 .net "ldpc", 0 0, L_000001bc67064d50;  alias, 1 drivers
v000001bc67007c00_0 .net "lmdout", 31 0, v000001bc66f67a90_0;  1 drivers
v000001bc670064e0_0 .net "memmuxout", 31 0, L_000001bc67008c70;  1 drivers
v000001bc67006580_0 .net "npcout", 31 0, v000001bc66f68d50_0;  1 drivers
v000001bc670066c0_0 .net "opcond", 1 0, L_000001bc67064210;  alias, 1 drivers
v000001bc67007ca0_0 .net "pcbranch", 31 0, L_000001bc67009210;  1 drivers
v000001bc67006d00_0 .net "pcnext", 31 0, L_000001bc670095d0;  1 drivers
v000001bc67006da0_0 .net "pcout", 31 0, v000001bc66f674f0_0;  1 drivers
v000001bc670073e0_0 .net "pcplus4", 31 0, L_000001bc67009170;  1 drivers
v000001bc67007480_0 .net "readdmem", 0 0, L_000001bc67064670;  alias, 1 drivers
v000001bc67007a20_0 .net "readim", 0 0, L_000001bc67065750;  alias, 1 drivers
v000001bc67007d40_0 .net "regwrite", 0 0, L_000001bc67064530;  alias, 1 drivers
v000001bc67007840_0 .net "reset", 0 0, v000001bc67009990_0;  alias, 1 drivers
v000001bc67006e40_0 .net "result", 31 0, L_000001bc66f38a10;  1 drivers
v000001bc67006760_0 .net "seldest", 0 0, L_000001bc67064850;  alias, 1 drivers
v000001bc670072a0_0 .net "selmem", 0 0, L_000001bc66f38850;  1 drivers
v000001bc67007ac0_0 .net "selwb", 0 0, L_000001bc67065610;  alias, 1 drivers
v000001bc67007520_0 .net "writedata", 31 0, L_000001bc67064490;  alias, 1 drivers
v000001bc67006940_0 .net "writedmem", 0 0, L_000001bc670651b0;  alias, 1 drivers
L_000001bc67009530 .part v000001bc66f674f0_0, 2, 6;
L_000001bc67008810 .part v000001bc66f679f0_0, 25, 1;
L_000001bc670088b0 .concat [ 1 1 1 1], L_000001bc67008810, L_000001bc67008810, L_000001bc67008810, L_000001bc67008810;
L_000001bc67009e90 .part v000001bc66f679f0_0, 0, 26;
L_000001bc67008ef0 .concat [ 2 26 4 0], L_000001bc6700a130, L_000001bc67009e90, L_000001bc670088b0;
L_000001bc67009ad0 .part v000001bc66f679f0_0, 11, 5;
L_000001bc67009030 .concat [ 5 27 0 0], L_000001bc67009ad0, L_000001bc6700a178;
L_000001bc670084f0 .part v000001bc66f679f0_0, 16, 5;
L_000001bc67008590 .concat [ 5 27 0 0], L_000001bc670084f0, L_000001bc6700a1c0;
L_000001bc67008f90 .part v000001bc66f679f0_0, 21, 5;
L_000001bc670092b0 .part v000001bc66f679f0_0, 16, 5;
L_000001bc670093f0 .part L_000001bc67009350, 0, 5;
L_000001bc670097b0 .part L_000001bc67009c10, 0, 16;
S_000001bc66eb5b90 .scope module, "A" "register" 5 48, 6 1 0, S_000001bc66fbd4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
v000001bc67002ce0_0 .net "clk", 0 0, v000001bc67009f30_0;  alias, 1 drivers
v000001bc67002560_0 .net "din", 31 0, L_000001bc66f39420;  alias, 1 drivers
v000001bc67002d80_0 .var "dout", 31 0;
v000001bc67003140_0 .net "ld", 0 0, L_000001bc670645d0;  alias, 1 drivers
v000001bc67003460_0 .net "reset", 0 0, v000001bc67009990_0;  alias, 1 drivers
E_000001bc66f3fca0 .event posedge, v000001bc67002a60_0;
S_000001bc66f034f0 .scope module, "B" "register" 5 49, 6 1 0, S_000001bc66fbd4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
v000001bc67002100_0 .net "clk", 0 0, v000001bc67009f30_0;  alias, 1 drivers
v000001bc67003320_0 .net "din", 31 0, L_000001bc66f391f0;  alias, 1 drivers
v000001bc67003d20_0 .var "dout", 31 0;
v000001bc670036e0_0 .net "ld", 0 0, L_000001bc670642b0;  alias, 1 drivers
v000001bc67003dc0_0 .net "reset", 0 0, v000001bc67009990_0;  alias, 1 drivers
S_000001bc66f03680 .scope module, "addpc" "adder" 5 39, 7 1 0, S_000001bc66fbd4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
v000001bc67002f60_0 .net "a", 31 0, v000001bc66f674f0_0;  alias, 1 drivers
L_000001bc6700a0e8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001bc670035a0_0 .net "b", 31 0, L_000001bc6700a0e8;  1 drivers
v000001bc67002740_0 .net "out", 31 0, L_000001bc67009170;  alias, 1 drivers
L_000001bc67009170 .arith/sum 32, v000001bc66f674f0_0, L_000001bc6700a0e8;
S_000001bc66ef9ea0 .scope module, "alu" "ALU" 5 56, 8 1 0, S_000001bc66fbd4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "mode";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /OUTPUT 32 "out";
L_000001bc66f38a10 .functor BUFZ 32, v000001bc670022e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001bc670022e0_0 .var "ALUout", 31 0;
v000001bc67003b40_0 .net "en", 0 0, L_000001bc67064a30;  alias, 1 drivers
v000001bc67003e60_0 .net "mode", 3 0, L_000001bc67064ad0;  alias, 1 drivers
v000001bc67002420_0 .net "operand1", 31 0, L_000001bc670086d0;  alias, 1 drivers
v000001bc67002380_0 .net "operand2", 31 0, L_000001bc67008950;  alias, 1 drivers
v000001bc67002e20_0 .net "out", 31 0, L_000001bc66f38a10;  alias, 1 drivers
E_000001bc66f3fae0 .event anyedge, v000001bc66f347f0_0, v000001bc66f33530_0, v000001bc67002420_0, v000001bc67002380_0;
S_000001bc66efa030 .scope module, "aluoutreg" "register" 5 57, 6 1 0, S_000001bc66fbd4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
v000001bc67003000_0 .net "clk", 0 0, v000001bc67009f30_0;  alias, 1 drivers
v000001bc67002060_0 .net "din", 31 0, L_000001bc66f38a10;  alias, 1 drivers
v000001bc670024c0_0 .var "dout", 31 0;
v000001bc670030a0_0 .net "ld", 0 0, L_000001bc67065570;  alias, 1 drivers
v000001bc67003780_0 .net "reset", 0 0, v000001bc67009990_0;  alias, 1 drivers
S_000001bc66ebbe80 .scope module, "bradd" "adder" 5 41, 7 1 0, S_000001bc66fbd4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
v000001bc67002600_0 .net "a", 31 0, v000001bc66f68d50_0;  alias, 1 drivers
v000001bc67003820_0 .net "b", 31 0, L_000001bc67008ef0;  1 drivers
v000001bc670038c0_0 .net "out", 31 0, L_000001bc67009210;  alias, 1 drivers
L_000001bc67009210 .arith/sum 32, v000001bc66f68d50_0, L_000001bc67008ef0;
S_000001bc66ebc010 .scope module, "cond" "condition" 5 53, 9 11 0, S_000001bc66fbd4a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "y";
    .port_info 1 /INPUT 2 "opcond";
    .port_info 2 /INPUT 32 "a";
L_000001bc66f389a0 .functor NOT 1, L_000001bc670081d0, C4<0>, C4<0>, C4<0>;
L_000001bc66f38cb0 .functor NOT 1, L_000001bc67008090, C4<0>, C4<0>, C4<0>;
L_000001bc66f39030 .functor AND 1, L_000001bc66f389a0, L_000001bc66f38cb0, C4<1>, C4<1>;
L_000001bc66f38690 .functor AND 1, L_000001bc66f39030, L_000001bc67009b70, C4<1>, C4<1>;
L_000001bc66f39180 .functor NOT 1, L_000001bc67008130, C4<0>, C4<0>, C4<0>;
L_000001bc66f38e00 .functor AND 1, L_000001bc66f39180, L_000001bc67008270, C4<1>, C4<1>;
L_000001bc66f392d0 .functor AND 1, L_000001bc66f38e00, L_000001bc67008770, C4<1>, C4<1>;
L_000001bc66f387e0 .functor OR 1, L_000001bc66f38690, L_000001bc66f392d0, C4<0>, C4<0>;
L_000001bc66f39260 .functor NOT 1, L_000001bc670083b0, C4<0>, C4<0>, C4<0>;
L_000001bc66f39340 .functor AND 1, L_000001bc67008310, L_000001bc66f39260, C4<1>, C4<1>;
L_000001bc66f38d20 .functor AND 1, L_000001bc66f39340, L_000001bc67009df0, C4<1>, C4<1>;
L_000001bc66f388c0 .functor OR 1, L_000001bc66f387e0, L_000001bc66f38d20, C4<0>, C4<0>;
L_000001bc66f39490 .functor AND 1, L_000001bc67008450, L_000001bc67008630, C4<1>, C4<1>;
L_000001bc6700a2e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001bc66f390a0 .functor AND 1, L_000001bc66f39490, L_000001bc6700a2e0, C4<1>, C4<1>;
L_000001bc66f38850 .functor OR 1, L_000001bc66f388c0, L_000001bc66f390a0, C4<0>, C4<0>;
v000001bc66f66480_0 .net *"_ivl_10", 0 0, L_000001bc66f39030;  1 drivers
v000001bc66f653a0_0 .net *"_ivl_12", 0 0, L_000001bc66f38690;  1 drivers
v000001bc66f659e0_0 .net *"_ivl_15", 0 0, L_000001bc67008130;  1 drivers
v000001bc66f667a0_0 .net *"_ivl_16", 0 0, L_000001bc66f39180;  1 drivers
v000001bc66f66160_0 .net *"_ivl_19", 0 0, L_000001bc67008270;  1 drivers
v000001bc66f66980_0 .net *"_ivl_20", 0 0, L_000001bc66f38e00;  1 drivers
v000001bc66f65440_0 .net *"_ivl_22", 0 0, L_000001bc66f392d0;  1 drivers
v000001bc66f65a80_0 .net *"_ivl_24", 0 0, L_000001bc66f387e0;  1 drivers
v000001bc66f66020_0 .net *"_ivl_27", 0 0, L_000001bc67008310;  1 drivers
v000001bc66f665c0_0 .net *"_ivl_29", 0 0, L_000001bc670083b0;  1 drivers
v000001bc66f65b20_0 .net *"_ivl_3", 0 0, L_000001bc670081d0;  1 drivers
v000001bc66f66700_0 .net *"_ivl_30", 0 0, L_000001bc66f39260;  1 drivers
v000001bc66f66520_0 .net *"_ivl_32", 0 0, L_000001bc66f39340;  1 drivers
v000001bc66f66200_0 .net *"_ivl_34", 0 0, L_000001bc66f38d20;  1 drivers
v000001bc66f65bc0_0 .net *"_ivl_36", 0 0, L_000001bc66f388c0;  1 drivers
v000001bc66f65300_0 .net *"_ivl_39", 0 0, L_000001bc67008450;  1 drivers
v000001bc66f66a20_0 .net *"_ivl_4", 0 0, L_000001bc66f389a0;  1 drivers
v000001bc66f66c00_0 .net *"_ivl_41", 0 0, L_000001bc67008630;  1 drivers
v000001bc66f651c0_0 .net *"_ivl_42", 0 0, L_000001bc66f39490;  1 drivers
v000001bc66f66660_0 .net/2u *"_ivl_44", 0 0, L_000001bc6700a2e0;  1 drivers
v000001bc66f66e80_0 .net *"_ivl_46", 0 0, L_000001bc66f390a0;  1 drivers
v000001bc66f65800_0 .net *"_ivl_7", 0 0, L_000001bc67008090;  1 drivers
v000001bc66f64fe0_0 .net *"_ivl_8", 0 0, L_000001bc66f38cb0;  1 drivers
v000001bc66f65080_0 .net "a", 31 0, v000001bc67002d80_0;  alias, 1 drivers
v000001bc66f66b60_0 .net "eq", 0 0, L_000001bc67009df0;  1 drivers
v000001bc66f662a0_0 .net "gt", 0 0, L_000001bc67009b70;  1 drivers
v000001bc66f658a0_0 .net "lt", 0 0, L_000001bc67008770;  1 drivers
v000001bc66f66ac0_0 .net "opcond", 1 0, L_000001bc67064210;  alias, 1 drivers
v000001bc66f654e0_0 .net "y", 0 0, L_000001bc66f38850;  alias, 1 drivers
L_000001bc670081d0 .part L_000001bc67064210, 1, 1;
L_000001bc67008090 .part L_000001bc67064210, 0, 1;
L_000001bc67008130 .part L_000001bc67064210, 1, 1;
L_000001bc67008270 .part L_000001bc67064210, 0, 1;
L_000001bc67008310 .part L_000001bc67064210, 1, 1;
L_000001bc670083b0 .part L_000001bc67064210, 0, 1;
L_000001bc67008450 .part L_000001bc67064210, 1, 1;
L_000001bc67008630 .part L_000001bc67064210, 0, 1;
S_000001bc66ed0630 .scope module, "cmp" "COMPARE" 9 18, 9 1 0, S_000001bc66ebc010;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "lt";
    .port_info 1 /OUTPUT 1 "gt";
    .port_info 2 /OUTPUT 1 "eq";
    .port_info 3 /INPUT 32 "data1";
    .port_info 4 /INPUT 32 "data2";
v000001bc670026a0_0 .net/s "data1", 31 0, v000001bc67002d80_0;  alias, 1 drivers
L_000001bc6700a298 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bc67003960_0 .net/s "data2", 31 0, L_000001bc6700a298;  1 drivers
v000001bc67002880_0 .net "eq", 0 0, L_000001bc67009df0;  alias, 1 drivers
v000001bc66f65260_0 .net "gt", 0 0, L_000001bc67009b70;  alias, 1 drivers
v000001bc66f65c60_0 .net "lt", 0 0, L_000001bc67008770;  alias, 1 drivers
L_000001bc67008770 .cmp/gt.s 32, L_000001bc6700a298, v000001bc67002d80_0;
L_000001bc67009b70 .cmp/gt.s 32, v000001bc67002d80_0, L_000001bc6700a298;
L_000001bc67009df0 .cmp/eq 32, v000001bc67002d80_0, L_000001bc6700a298;
S_000001bc66ed07c0 .scope module, "destmux" "mux" 5 45, 10 1 0, S_000001bc66fbd4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001bc66f3ffa0 .param/l "N" 0 10 2, +C4<00000000000000000000000000100000>;
v000001bc66f65d00_0 .net "a", 31 0, L_000001bc67009030;  1 drivers
v000001bc66f656c0_0 .net "b", 31 0, L_000001bc67008590;  1 drivers
v000001bc66f66ca0_0 .net "out", 31 0, L_000001bc67009350;  alias, 1 drivers
v000001bc66f66d40_0 .net "s", 0 0, L_000001bc67064850;  alias, 1 drivers
L_000001bc67009350 .functor MUXZ 32, L_000001bc67009030, L_000001bc67008590, L_000001bc67064850, C4<>;
S_000001bc66ebe9c0 .scope module, "dmem" "data_mem" 5 60, 11 1 0, S_000001bc66fbd4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write";
    .port_info 3 /INPUT 1 "read";
    .port_info 4 /INPUT 32 "addr";
    .port_info 5 /INPUT 32 "din";
    .port_info 6 /OUTPUT 32 "dout";
v000001bc66f668e0_0 .net *"_ivl_0", 31 0, L_000001bc670089f0;  1 drivers
v000001bc66f65da0_0 .net *"_ivl_3", 9 0, L_000001bc67008a90;  1 drivers
v000001bc66f66340_0 .net *"_ivl_4", 11 0, L_000001bc67008b30;  1 drivers
L_000001bc6700a328 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001bc66f65120_0 .net *"_ivl_7", 1 0, L_000001bc6700a328;  1 drivers
L_000001bc6700a370 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v000001bc66f65580_0 .net *"_ivl_8", 31 0, L_000001bc6700a370;  1 drivers
v000001bc66f65940_0 .net "addr", 31 0, v000001bc670024c0_0;  alias, 1 drivers
v000001bc66f65760_0 .net "clk", 0 0, v000001bc67009f30_0;  alias, 1 drivers
v000001bc66f65e40_0 .net "din", 31 0, v000001bc67003d20_0;  alias, 1 drivers
v000001bc66f663e0 .array "dmem", 1023 0, 31 0;
v000001bc66f66de0_0 .net "dout", 31 0, L_000001bc67008bd0;  alias, 1 drivers
v000001bc66f65ee0_0 .var/i "k", 31 0;
v000001bc66f66840_0 .net "read", 0 0, L_000001bc67064670;  alias, 1 drivers
v000001bc66f65620_0 .net "reset", 0 0, v000001bc67009990_0;  alias, 1 drivers
v000001bc66f65f80_0 .net "write", 0 0, L_000001bc670651b0;  alias, 1 drivers
L_000001bc670089f0 .array/port v000001bc66f663e0, L_000001bc67008b30;
L_000001bc67008a90 .part v000001bc670024c0_0, 0, 10;
L_000001bc67008b30 .concat [ 10 2 0 0], L_000001bc67008a90, L_000001bc6700a328;
L_000001bc67008bd0 .functor MUXZ 32, L_000001bc6700a370, L_000001bc670089f0, L_000001bc67064670, C4<>;
S_000001bc66ebeb50 .scope module, "ext" "signext" 5 47, 12 1 0, S_000001bc66fbd4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /OUTPUT 32 "y";
v000001bc66f660c0_0 .net *"_ivl_1", 0 0, L_000001bc67009a30;  1 drivers
v000001bc66f67bd0_0 .net *"_ivl_2", 15 0, L_000001bc670090d0;  1 drivers
v000001bc66f67630_0 .net "a", 15 0, L_000001bc670097b0;  1 drivers
v000001bc66f67770_0 .net "y", 31 0, L_000001bc67009710;  alias, 1 drivers
L_000001bc67009a30 .part L_000001bc670097b0, 15, 1;
LS_000001bc670090d0_0_0 .concat [ 1 1 1 1], L_000001bc67009a30, L_000001bc67009a30, L_000001bc67009a30, L_000001bc67009a30;
LS_000001bc670090d0_0_4 .concat [ 1 1 1 1], L_000001bc67009a30, L_000001bc67009a30, L_000001bc67009a30, L_000001bc67009a30;
LS_000001bc670090d0_0_8 .concat [ 1 1 1 1], L_000001bc67009a30, L_000001bc67009a30, L_000001bc67009a30, L_000001bc67009a30;
LS_000001bc670090d0_0_12 .concat [ 1 1 1 1], L_000001bc67009a30, L_000001bc67009a30, L_000001bc67009a30, L_000001bc67009a30;
L_000001bc670090d0 .concat [ 4 4 4 4], LS_000001bc670090d0_0_0, LS_000001bc670090d0_0_4, LS_000001bc670090d0_0_8, LS_000001bc670090d0_0_12;
L_000001bc67009710 .concat [ 16 16 0 0], L_000001bc670097b0, L_000001bc670090d0;
S_000001bc66edf320 .scope module, "imem" "instr_mem" 5 37, 13 1 0, S_000001bc66fbd4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "read";
    .port_info 1 /INPUT 6 "addr";
    .port_info 2 /OUTPUT 32 "I";
v000001bc66f68850_0 .net "I", 31 0, L_000001bc67009c10;  alias, 1 drivers
v000001bc66f671d0_0 .net *"_ivl_0", 31 0, L_000001bc67009670;  1 drivers
v000001bc66f67db0_0 .net *"_ivl_2", 7 0, L_000001bc67008d10;  1 drivers
L_000001bc6700a058 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001bc66f67e50_0 .net *"_ivl_5", 1 0, L_000001bc6700a058;  1 drivers
L_000001bc6700a0a0 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v000001bc66f67b30_0 .net *"_ivl_6", 31 0, L_000001bc6700a0a0;  1 drivers
v000001bc66f68b70_0 .net "addr", 5 0, L_000001bc67009530;  1 drivers
v000001bc66f67d10 .array "imem", 63 0, 31 0;
v000001bc66f68e90_0 .net "read", 0 0, L_000001bc67065750;  alias, 1 drivers
L_000001bc67009670 .array/port v000001bc66f67d10, L_000001bc67008d10;
L_000001bc67008d10 .concat [ 6 2 0 0], L_000001bc67009530, L_000001bc6700a058;
L_000001bc67009c10 .functor MUXZ 32, L_000001bc6700a0a0, L_000001bc67009670, L_000001bc67065750, C4<>;
S_000001bc66f69640 .scope module, "immreg" "register" 5 50, 6 1 0, S_000001bc66fbd4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
v000001bc66f68cb0_0 .net "clk", 0 0, v000001bc67009f30_0;  alias, 1 drivers
v000001bc66f68170_0 .net "din", 31 0, L_000001bc67009710;  alias, 1 drivers
v000001bc66f67810_0 .var "dout", 31 0;
v000001bc66f678b0_0 .net "ld", 0 0, L_000001bc670640d0;  alias, 1 drivers
v000001bc66f67090_0 .net "reset", 0 0, v000001bc67009990_0;  alias, 1 drivers
S_000001bc66f697d0 .scope module, "irreg" "register" 5 38, 6 1 0, S_000001bc66fbd4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
v000001bc66f67950_0 .net "clk", 0 0, v000001bc67009f30_0;  alias, 1 drivers
v000001bc66f67270_0 .net "din", 31 0, L_000001bc67009c10;  alias, 1 drivers
v000001bc66f679f0_0 .var "dout", 31 0;
v000001bc66f67ef0_0 .net "ld", 0 0, L_000001bc67065d90;  alias, 1 drivers
v000001bc66f67c70_0 .net "reset", 0 0, v000001bc67009990_0;  alias, 1 drivers
S_000001bc66f69960 .scope module, "lmdreg" "register" 5 61, 6 1 0, S_000001bc66fbd4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
v000001bc66f685d0_0 .net "clk", 0 0, v000001bc67009f30_0;  alias, 1 drivers
v000001bc66f67f90_0 .net "din", 31 0, L_000001bc67008bd0;  alias, 1 drivers
v000001bc66f67a90_0 .var "dout", 31 0;
v000001bc66f68030_0 .net "ld", 0 0, L_000001bc67064710;  alias, 1 drivers
v000001bc66f67130_0 .net "reset", 0 0, v000001bc67009990_0;  alias, 1 drivers
S_000001bc66f69af0 .scope module, "memmux" "mux" 5 62, 10 1 0, S_000001bc66fbd4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001bc66f3fce0 .param/l "N" 0 10 2, +C4<00000000000000000000000000100000>;
v000001bc66f68350_0 .net "a", 31 0, v000001bc66f68d50_0;  alias, 1 drivers
v000001bc66f67310_0 .net "b", 31 0, v000001bc670024c0_0;  alias, 1 drivers
v000001bc66f680d0_0 .net "out", 31 0, L_000001bc67008c70;  alias, 1 drivers
v000001bc66f68210_0 .net "s", 0 0, L_000001bc66f38850;  alias, 1 drivers
L_000001bc67008c70 .functor MUXZ 32, v000001bc66f68d50_0, v000001bc670024c0_0, L_000001bc66f38850, C4<>;
S_000001bc66f69c80 .scope module, "muxalu1" "mux" 5 54, 10 1 0, S_000001bc66fbd4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001bc66f3ffe0 .param/l "N" 0 10 2, +C4<00000000000000000000000000100000>;
v000001bc66f682b0_0 .net "a", 31 0, v000001bc66f68d50_0;  alias, 1 drivers
v000001bc66f66ff0_0 .net "b", 31 0, v000001bc67002d80_0;  alias, 1 drivers
v000001bc66f68670_0 .net "out", 31 0, L_000001bc670086d0;  alias, 1 drivers
v000001bc66f683f0_0 .net "s", 0 0, L_000001bc67064b70;  alias, 1 drivers
L_000001bc670086d0 .functor MUXZ 32, v000001bc66f68d50_0, v000001bc67002d80_0, L_000001bc67064b70, C4<>;
S_000001bc66f69e10 .scope module, "muxalu2" "mux" 5 55, 10 1 0, S_000001bc66fbd4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001bc66f40020 .param/l "N" 0 10 2, +C4<00000000000000000000000000100000>;
v000001bc66f688f0_0 .net "a", 31 0, v000001bc67003d20_0;  alias, 1 drivers
v000001bc66f68490_0 .net "b", 31 0, v000001bc66f67810_0;  alias, 1 drivers
v000001bc66f68530_0 .net "out", 31 0, L_000001bc67008950;  alias, 1 drivers
v000001bc66f67590_0 .net "s", 0 0, L_000001bc670659d0;  alias, 1 drivers
L_000001bc67008950 .functor MUXZ 32, v000001bc67003d20_0, v000001bc66f67810_0, L_000001bc670659d0, C4<>;
S_000001bc66f69000 .scope module, "muxbr" "mux" 5 42, 10 1 0, S_000001bc66fbd4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001bc66f40120 .param/l "N" 0 10 2, +C4<00000000000000000000000000100000>;
v000001bc66f676d0_0 .net "a", 31 0, L_000001bc67008c70;  alias, 1 drivers
v000001bc66f68710_0 .net "b", 31 0, L_000001bc67009210;  alias, 1 drivers
v000001bc66f687b0_0 .net "out", 31 0, L_000001bc670095d0;  alias, 1 drivers
v000001bc66f68990_0 .net "s", 0 0, L_000001bc670657f0;  alias, 1 drivers
L_000001bc670095d0 .functor MUXZ 32, L_000001bc67008c70, L_000001bc67009210, L_000001bc670657f0, C4<>;
S_000001bc66f69190 .scope module, "npcreg" "register" 5 40, 6 1 0, S_000001bc66fbd4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
v000001bc66f68c10_0 .net "clk", 0 0, v000001bc67009f30_0;  alias, 1 drivers
v000001bc66f68a30_0 .net "din", 31 0, L_000001bc67009170;  alias, 1 drivers
v000001bc66f68d50_0 .var "dout", 31 0;
v000001bc66f68ad0_0 .net "ld", 0 0, L_000001bc67065430;  alias, 1 drivers
v000001bc66f68df0_0 .net "reset", 0 0, v000001bc67009990_0;  alias, 1 drivers
S_000001bc66f69320 .scope module, "pcreg" "register" 5 36, 6 1 0, S_000001bc66fbd4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
v000001bc66f673b0_0 .net "clk", 0 0, v000001bc67009f30_0;  alias, 1 drivers
v000001bc66f67450_0 .net "din", 31 0, L_000001bc670095d0;  alias, 1 drivers
v000001bc66f674f0_0 .var "dout", 31 0;
v000001bc66f6ae70_0 .net "ld", 0 0, L_000001bc67064d50;  alias, 1 drivers
v000001bc66f6baf0_0 .net "reset", 0 0, v000001bc67009990_0;  alias, 1 drivers
S_000001bc66f694b0 .scope module, "rbank" "register_bank" 5 46, 14 1 0, S_000001bc66fbd4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 5 "sr1";
    .port_info 4 /INPUT 5 "sr2";
    .port_info 5 /INPUT 5 "dr";
    .port_info 6 /INPUT 32 "wrData";
    .port_info 7 /OUTPUT 32 "rData1";
    .port_info 8 /OUTPUT 32 "rData2";
L_000001bc66f39420 .functor BUFZ 32, L_000001bc67009cb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001bc66f391f0 .functor BUFZ 32, L_000001bc67009d50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001bc66f6b690_0 .net *"_ivl_0", 31 0, L_000001bc67009cb0;  1 drivers
v000001bc66f6afb0_0 .net *"_ivl_10", 6 0, L_000001bc67008db0;  1 drivers
L_000001bc6700a250 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001bc66f6bb90_0 .net *"_ivl_13", 1 0, L_000001bc6700a250;  1 drivers
v000001bc66f6b5f0_0 .net *"_ivl_2", 6 0, L_000001bc67009850;  1 drivers
L_000001bc6700a208 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001bc66f6b410_0 .net *"_ivl_5", 1 0, L_000001bc6700a208;  1 drivers
v000001bc66f6ac90_0 .net *"_ivl_8", 31 0, L_000001bc67009d50;  1 drivers
v000001bc66f6a510_0 .net "clk", 0 0, v000001bc67009f30_0;  alias, 1 drivers
v000001bc66f6abf0_0 .net "dr", 4 0, L_000001bc670093f0;  1 drivers
v000001bc66f6ad30_0 .var/i "k", 31 0;
v000001bc66f6b190_0 .net "rData1", 31 0, L_000001bc66f39420;  alias, 1 drivers
v000001bc66f6aa10_0 .net "rData2", 31 0, L_000001bc66f391f0;  alias, 1 drivers
v000001bc66f6bc30 .array "regfile", 31 0, 31 0;
v000001bc66f6b730_0 .net "reset", 0 0, v000001bc67009990_0;  alias, 1 drivers
v000001bc66f6add0_0 .net "sr1", 4 0, L_000001bc67008f90;  1 drivers
v000001bc66f6a650_0 .net "sr2", 4 0, L_000001bc670092b0;  1 drivers
v000001bc66f6a0b0_0 .net "wrData", 31 0, L_000001bc67064490;  alias, 1 drivers
v000001bc66f6b2d0_0 .net "write", 0 0, L_000001bc67064530;  alias, 1 drivers
L_000001bc67009cb0 .array/port v000001bc66f6bc30, L_000001bc67009850;
L_000001bc67009850 .concat [ 5 2 0 0], L_000001bc67008f90, L_000001bc6700a208;
L_000001bc67009d50 .array/port v000001bc66f6bc30, L_000001bc67008db0;
L_000001bc67008db0 .concat [ 5 2 0 0], L_000001bc670092b0, L_000001bc6700a250;
S_000001bc670049d0 .scope module, "wbmux" "mux" 5 65, 10 1 0, S_000001bc66fbd4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001bc66f40160 .param/l "N" 0 10 2, +C4<00000000000000000000000000100000>;
v000001bc66f6a5b0_0 .net "a", 31 0, v000001bc66f67a90_0;  alias, 1 drivers
v000001bc66f6b7d0_0 .net "b", 31 0, v000001bc670024c0_0;  alias, 1 drivers
v000001bc66f6b550_0 .net "out", 31 0, L_000001bc67064490;  alias, 1 drivers
v000001bc66f6b230_0 .net "s", 0 0, L_000001bc67065610;  alias, 1 drivers
L_000001bc67064490 .functor MUXZ 32, v000001bc66f67a90_0, v000001bc670024c0_0, L_000001bc67065610, C4<>;
    .scope S_000001bc66f69320;
T_0 ;
    %wait E_000001bc66f3fca0;
    %load/vec4 v000001bc66f6baf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001bc66f674f0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001bc66f6ae70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001bc66f67450_0;
    %assign/vec4 v000001bc66f674f0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001bc66f697d0;
T_1 ;
    %wait E_000001bc66f3fca0;
    %load/vec4 v000001bc66f67c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001bc66f679f0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001bc66f67ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v000001bc66f67270_0;
    %assign/vec4 v000001bc66f679f0_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001bc66f69190;
T_2 ;
    %wait E_000001bc66f3fca0;
    %load/vec4 v000001bc66f68df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001bc66f68d50_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001bc66f68ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v000001bc66f68a30_0;
    %assign/vec4 v000001bc66f68d50_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001bc66f694b0;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bc66f6bc30, 0, 4;
    %end;
    .thread T_3;
    .scope S_000001bc66f694b0;
T_4 ;
    %wait E_000001bc66f3fca0;
    %load/vec4 v000001bc66f6b730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001bc66f6ad30_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001bc66f6ad30_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001bc66f6ad30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bc66f6bc30, 0, 4;
    %load/vec4 v000001bc66f6ad30_0;
    %addi 1, 0, 32;
    %store/vec4 v000001bc66f6ad30_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001bc66f6b2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001bc66f6abf0_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_4.6, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001bc66f6abf0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bc66f6bc30, 0, 4;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v000001bc66f6a0b0_0;
    %load/vec4 v000001bc66f6abf0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bc66f6bc30, 0, 4;
T_4.7 ;
T_4.4 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001bc66eb5b90;
T_5 ;
    %wait E_000001bc66f3fca0;
    %load/vec4 v000001bc67003460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001bc67002d80_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001bc67003140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v000001bc67002560_0;
    %assign/vec4 v000001bc67002d80_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001bc66f034f0;
T_6 ;
    %wait E_000001bc66f3fca0;
    %load/vec4 v000001bc67003dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001bc67003d20_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001bc670036e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v000001bc67003320_0;
    %assign/vec4 v000001bc67003d20_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001bc66f69640;
T_7 ;
    %wait E_000001bc66f3fca0;
    %load/vec4 v000001bc66f67090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001bc66f67810_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001bc66f678b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001bc66f68170_0;
    %assign/vec4 v000001bc66f67810_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001bc66ef9ea0;
T_8 ;
    %wait E_000001bc66f3fae0;
    %load/vec4 v000001bc67003b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v000001bc67003e60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.2 ;
    %load/vec4 v000001bc67002420_0;
    %load/vec4 v000001bc67002380_0;
    %add;
    %store/vec4 v000001bc670022e0_0, 0, 32;
    %jmp T_8.13;
T_8.3 ;
    %load/vec4 v000001bc67002420_0;
    %load/vec4 v000001bc67002380_0;
    %sub;
    %store/vec4 v000001bc670022e0_0, 0, 32;
    %jmp T_8.13;
T_8.4 ;
    %load/vec4 v000001bc67002420_0;
    %load/vec4 v000001bc67002380_0;
    %and;
    %store/vec4 v000001bc670022e0_0, 0, 32;
    %jmp T_8.13;
T_8.5 ;
    %load/vec4 v000001bc67002420_0;
    %load/vec4 v000001bc67002380_0;
    %or;
    %store/vec4 v000001bc670022e0_0, 0, 32;
    %jmp T_8.13;
T_8.6 ;
    %load/vec4 v000001bc67002420_0;
    %load/vec4 v000001bc67002380_0;
    %xor;
    %store/vec4 v000001bc670022e0_0, 0, 32;
    %jmp T_8.13;
T_8.7 ;
    %load/vec4 v000001bc67002420_0;
    %inv;
    %store/vec4 v000001bc670022e0_0, 0, 32;
    %jmp T_8.13;
T_8.8 ;
    %load/vec4 v000001bc67002420_0;
    %ix/getv 4, v000001bc67002380_0;
    %shiftl 4;
    %store/vec4 v000001bc670022e0_0, 0, 32;
    %jmp T_8.13;
T_8.9 ;
    %load/vec4 v000001bc67002420_0;
    %ix/getv 4, v000001bc67002380_0;
    %shiftl 4;
    %store/vec4 v000001bc670022e0_0, 0, 32;
    %jmp T_8.13;
T_8.10 ;
    %load/vec4 v000001bc67002420_0;
    %ix/getv 4, v000001bc67002380_0;
    %shiftr 4;
    %store/vec4 v000001bc670022e0_0, 0, 32;
    %jmp T_8.13;
T_8.11 ;
    %load/vec4 v000001bc67002420_0;
    %ix/getv 4, v000001bc67002380_0;
    %shiftr 4;
    %store/vec4 v000001bc670022e0_0, 0, 32;
    %jmp T_8.13;
T_8.12 ;
    %load/vec4 v000001bc67002420_0;
    %load/vec4 v000001bc67002380_0;
    %parti/s 30, 0, 2;
    %concati/vec4 0, 0, 2;
    %add;
    %store/vec4 v000001bc670022e0_0, 0, 32;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.0 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001bc66efa030;
T_9 ;
    %wait E_000001bc66f3fca0;
    %load/vec4 v000001bc67003780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001bc670024c0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001bc670030a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v000001bc67002060_0;
    %assign/vec4 v000001bc670024c0_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001bc66ebe9c0;
T_10 ;
    %wait E_000001bc66f3fca0;
    %load/vec4 v000001bc66f65620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001bc66f65ee0_0, 0, 32;
T_10.2 ;
    %load/vec4 v000001bc66f65ee0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_10.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001bc66f65ee0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bc66f663e0, 0, 4;
    %load/vec4 v000001bc66f65ee0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001bc66f65ee0_0, 0, 32;
    %jmp T_10.2;
T_10.3 ;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001bc66f65f80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.4, 4;
    %load/vec4 v000001bc66f65e40_0;
    %load/vec4 v000001bc66f65940_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bc66f663e0, 0, 4;
T_10.4 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001bc66f69960;
T_11 ;
    %wait E_000001bc66f3fca0;
    %load/vec4 v000001bc66f67130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001bc66f67a90_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001bc66f68030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000001bc66f67f90_0;
    %assign/vec4 v000001bc66f67a90_0, 0;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001bc66ecb170;
T_12 ;
    %wait E_000001bc66f3faa0;
    %load/vec4 v000001bc67002240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001bc67002920_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001bc67003be0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001bc67003be0_0, 0;
    %jmp T_12.9;
T_12.2 ;
    %delay 1, 0;
    %load/vec4 v000001bc67002c40_0;
    %cmpi/e 4294967295, 0, 32;
    %jmp/0xz  T_12.10, 4;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001bc67002920_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000001bc67003be0_0, 0;
    %jmp T_12.11;
T_12.10 ;
    %pushi/vec4 7, 0, 3;
    %ix/load 4, 21, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001bc67002920_0, 4, 5;
    %pushi/vec4 0, 0, 21;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001bc67002920_0, 4, 5;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001bc67003be0_0, 0;
T_12.11 ;
    %jmp T_12.9;
T_12.3 ;
    %delay 1, 0;
    %pushi/vec4 7, 0, 3;
    %ix/load 4, 18, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001bc67002920_0, 4, 5;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001bc67003be0_0, 0;
    %jmp T_12.9;
T_12.4 ;
    %delay 1, 0;
    %load/vec4 v000001bc67002c40_0;
    %parti/s 2, 30, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.12, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.14, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_12.15, 6;
    %jmp T_12.16;
T_12.12 ;
    %pushi/vec4 3, 0, 2;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001bc67002920_0, 4, 5;
    %pushi/vec4 5, 0, 3;
    %ix/load 4, 13, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001bc67002920_0, 4, 5;
    %load/vec4 v000001bc67002c40_0;
    %parti/s 6, 0, 2;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_12.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_12.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_12.19, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_12.20, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_12.21, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_12.22, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_12.23, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_12.24, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_12.25, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_12.26, 6;
    %jmp T_12.27;
T_12.17 ;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001bc67002920_0, 4, 5;
    %jmp T_12.27;
T_12.18 ;
    %pushi/vec4 1, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001bc67002920_0, 4, 5;
    %jmp T_12.27;
T_12.19 ;
    %pushi/vec4 2, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001bc67002920_0, 4, 5;
    %jmp T_12.27;
T_12.20 ;
    %pushi/vec4 3, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001bc67002920_0, 4, 5;
    %jmp T_12.27;
T_12.21 ;
    %pushi/vec4 4, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001bc67002920_0, 4, 5;
    %jmp T_12.27;
T_12.22 ;
    %pushi/vec4 5, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001bc67002920_0, 4, 5;
    %jmp T_12.27;
T_12.23 ;
    %pushi/vec4 6, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001bc67002920_0, 4, 5;
    %jmp T_12.27;
T_12.24 ;
    %pushi/vec4 7, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001bc67002920_0, 4, 5;
    %jmp T_12.27;
T_12.25 ;
    %pushi/vec4 8, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001bc67002920_0, 4, 5;
    %jmp T_12.27;
T_12.26 ;
    %pushi/vec4 9, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001bc67002920_0, 4, 5;
    %jmp T_12.27;
T_12.27 ;
    %pop/vec4 1;
    %jmp T_12.16;
T_12.13 ;
    %pushi/vec4 3, 0, 2;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001bc67002920_0, 4, 5;
    %pushi/vec4 7, 0, 3;
    %ix/load 4, 13, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001bc67002920_0, 4, 5;
    %load/vec4 v000001bc67002c40_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_12.28, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_12.29, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_12.30, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_12.31, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_12.32, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_12.33, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 6;
    %cmp/u;
    %jmp/1 T_12.34, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 6;
    %cmp/u;
    %jmp/1 T_12.35, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_12.36, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_12.37, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_12.38, 6;
    %jmp T_12.39;
T_12.28 ;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001bc67002920_0, 4, 5;
    %jmp T_12.39;
T_12.29 ;
    %pushi/vec4 1, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001bc67002920_0, 4, 5;
    %jmp T_12.39;
T_12.30 ;
    %pushi/vec4 2, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001bc67002920_0, 4, 5;
    %jmp T_12.39;
T_12.31 ;
    %pushi/vec4 3, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001bc67002920_0, 4, 5;
    %jmp T_12.39;
T_12.32 ;
    %pushi/vec4 4, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001bc67002920_0, 4, 5;
    %jmp T_12.39;
T_12.33 ;
    %pushi/vec4 5, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001bc67002920_0, 4, 5;
    %jmp T_12.39;
T_12.34 ;
    %pushi/vec4 6, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001bc67002920_0, 4, 5;
    %jmp T_12.39;
T_12.35 ;
    %pushi/vec4 7, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001bc67002920_0, 4, 5;
    %jmp T_12.39;
T_12.36 ;
    %pushi/vec4 8, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001bc67002920_0, 4, 5;
    %jmp T_12.39;
T_12.37 ;
    %pushi/vec4 9, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001bc67002920_0, 4, 5;
    %jmp T_12.39;
T_12.38 ;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001bc67002920_0, 4, 5;
    %jmp T_12.39;
T_12.39 ;
    %pop/vec4 1;
    %jmp T_12.16;
T_12.14 ;
    %pushi/vec4 3, 0, 2;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001bc67002920_0, 4, 5;
    %pushi/vec4 7, 0, 3;
    %ix/load 4, 13, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001bc67002920_0, 4, 5;
    %load/vec4 v000001bc67002c40_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_12.40, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_12.41, 6;
    %jmp T_12.42;
T_12.40 ;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001bc67002920_0, 4, 5;
    %jmp T_12.42;
T_12.41 ;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001bc67002920_0, 4, 5;
    %jmp T_12.42;
T_12.42 ;
    %pop/vec4 1;
    %jmp T_12.16;
T_12.15 ;
    %pushi/vec4 3, 0, 3;
    %ix/load 4, 13, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001bc67002920_0, 4, 5;
    %load/vec4 v000001bc67002c40_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 6;
    %cmp/u;
    %jmp/1 T_12.43, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 6;
    %cmp/u;
    %jmp/1 T_12.44, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 6;
    %cmp/u;
    %jmp/1 T_12.45, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 6;
    %cmp/u;
    %jmp/1 T_12.46, 6;
    %jmp T_12.47;
T_12.43 ;
    %pushi/vec4 58, 0, 6;
    %split/vec4 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001bc67002920_0, 4, 5;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001bc67002920_0, 4, 5;
    %jmp T_12.47;
T_12.44 ;
    %pushi/vec4 26, 0, 6;
    %split/vec4 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001bc67002920_0, 4, 5;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001bc67002920_0, 4, 5;
    %jmp T_12.47;
T_12.45 ;
    %pushi/vec4 10, 0, 6;
    %split/vec4 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001bc67002920_0, 4, 5;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001bc67002920_0, 4, 5;
    %jmp T_12.47;
T_12.46 ;
    %pushi/vec4 42, 0, 6;
    %split/vec4 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001bc67002920_0, 4, 5;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001bc67002920_0, 4, 5;
    %jmp T_12.47;
T_12.47 ;
    %pop/vec4 1;
    %jmp T_12.16;
T_12.16 ;
    %pop/vec4 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001bc67002920_0, 4, 5;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001bc67003be0_0, 0;
    %jmp T_12.9;
T_12.5 ;
    %delay 1, 0;
    %load/vec4 v000001bc67002c40_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_12.48, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_12.49, 6;
    %jmp T_12.50;
T_12.48 ;
    %pushi/vec4 3, 0, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001bc67002920_0, 4, 5;
    %jmp T_12.50;
T_12.49 ;
    %pushi/vec4 4, 0, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001bc67002920_0, 4, 5;
    %jmp T_12.50;
T_12.50 ;
    %pop/vec4 1;
    %load/vec4 v000001bc67002c40_0;
    %parti/s 6, 26, 6;
    %cmpi/e 48, 0, 6;
    %jmp/0xz  T_12.51, 4;
    %pushi/vec4 3, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001bc67002920_0, 4, 5;
    %jmp T_12.52;
T_12.51 ;
    %pushi/vec4 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001bc67002920_0, 4, 5;
T_12.52 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001bc67003be0_0, 0;
    %jmp T_12.9;
T_12.6 ;
    %delay 1, 0;
    %load/vec4 v000001bc67002c40_0;
    %parti/s 2, 30, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.53, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.54, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.55, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_12.56, 6;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001bc67002920_0, 4, 5;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001bc67002920_0, 4, 5;
    %jmp T_12.58;
T_12.53 ;
    %pushi/vec4 3, 0, 3;
    %split/vec4 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001bc67002920_0, 4, 5;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001bc67002920_0, 4, 5;
    %jmp T_12.58;
T_12.54 ;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001bc67002920_0, 4, 5;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001bc67002920_0, 4, 5;
    %jmp T_12.58;
T_12.55 ;
    %load/vec4 v000001bc67002c40_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_12.59, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_12.60, 6;
    %jmp T_12.61;
T_12.59 ;
    %pushi/vec4 6, 0, 3;
    %split/vec4 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001bc67002920_0, 4, 5;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001bc67002920_0, 4, 5;
    %jmp T_12.61;
T_12.60 ;
    %pushi/vec4 1, 0, 3;
    %split/vec4 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001bc67002920_0, 4, 5;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001bc67002920_0, 4, 5;
    %jmp T_12.61;
T_12.61 ;
    %pop/vec4 1;
    %jmp T_12.58;
T_12.56 ;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001bc67002920_0, 4, 5;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001bc67002920_0, 4, 5;
    %jmp T_12.58;
T_12.58 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001bc67003be0_0, 0;
    %jmp T_12.9;
T_12.7 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001bc67002920_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000001bc67003be0_0, 0;
    %jmp T_12.9;
T_12.9 ;
    %pop/vec4 1;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001bc66f49e50;
T_13 ;
    %delay 5, 0;
    %load/vec4 v000001bc67009f30_0;
    %inv;
    %store/vec4 v000001bc67009f30_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_000001bc66f49e50;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bc67009f30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bc67009990_0, 0, 1;
    %delay 15, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bc67009990_0, 0, 1;
    %vpi_call 2 23 "$readmemh", "gcd_test.txt", v000001bc66f67d10 {0 0 0};
    %end;
    .thread T_14;
    .scope S_000001bc66f49e50;
T_15 ;
    %vpi_call 2 29 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 30 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001bc66f49e50 {0 0 0};
    %vpi_call 2 38 "$monitor", $time, " register values : %d  %d  %d data_memory:  %d  %d  %d", &A<v000001bc66f6bc30, 1>, &A<v000001bc66f6bc30, 2>, &A<v000001bc66f6bc30, 3>, &A<v000001bc66f663e0, 0>, &A<v000001bc66f663e0, 1>, &A<v000001bc66f663e0, 2> {0 0 0};
    %delay 5000, 0;
    %vpi_call 2 41 "$finish" {0 0 0};
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "mips_tb.v";
    "./mips.v";
    "./controller.v";
    "./datapath.v";
    "./register.v";
    "./adder.v";
    "./ALU.v";
    "./condition.v";
    "./mux.v";
    "./data_mem.v";
    "./signext.v";
    "./instr_mem.v";
    "./register_bank.v";
