// Seed: 2650847912
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  inout tri id_1;
  if ((1)) assign id_1 = (1);
  else wire id_4;
endmodule
module module_1 #(
    parameter id_12 = 32'd80
) (
    id_1,
    id_2[-1'h0 : id_12],
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    _id_12,
    id_13,
    id_14
);
  output wire id_14;
  output wire id_13;
  inout wire _id_12;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8
  );
  output wire id_11;
  input logic [7:0] id_10;
  output wire id_9;
  xor primCall (id_8, id_10, id_6, id_5, id_4, id_2, id_1, id_7);
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  input logic [7:0] id_2;
  input wire id_1;
  wire id_15;
  assign id_8 = id_10[-1];
endmodule
