\hypertarget{union__hw__sdhc__mmcboot}{}\section{\+\_\+hw\+\_\+sdhc\+\_\+mmcboot Union Reference}
\label{union__hw__sdhc__mmcboot}\index{\+\_\+hw\+\_\+sdhc\+\_\+mmcboot@{\+\_\+hw\+\_\+sdhc\+\_\+mmcboot}}


H\+W\+\_\+\+S\+D\+H\+C\+\_\+\+M\+M\+C\+B\+O\+OT -\/ M\+MC Boot register (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+sdhc.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__sdhc__mmcboot_1_1__hw__sdhc__mmcboot__bitfields}{\+\_\+hw\+\_\+sdhc\+\_\+mmcboot\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__sdhc__mmcboot_a0001df5a29e4e0a20cd3b44230777405}{}\label{union__hw__sdhc__mmcboot_a0001df5a29e4e0a20cd3b44230777405}

\item 
struct \hyperlink{struct__hw__sdhc__mmcboot_1_1__hw__sdhc__mmcboot__bitfields}{\+\_\+hw\+\_\+sdhc\+\_\+mmcboot\+::\+\_\+hw\+\_\+sdhc\+\_\+mmcboot\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__sdhc__mmcboot_a691769fa90e6f5b4fc2f6960e5eb1ee9}{}\label{union__hw__sdhc__mmcboot_a691769fa90e6f5b4fc2f6960e5eb1ee9}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+S\+D\+H\+C\+\_\+\+M\+M\+C\+B\+O\+OT -\/ M\+MC Boot register (RW) 

Reset value\+: 0x00000000U

This register contains the M\+MC fast boot control register. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+sdhc.\+h\end{DoxyCompactItemize}
