{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1762058297174 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762058297174 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 02 15:38:17 2025 " "Processing started: Sun Nov 02 15:38:17 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1762058297174 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1762058297174 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Camera -c Camera --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Camera -c Camera --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1762058297174 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1762058297680 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1762058297680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_scaler.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_scaler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_scaler " "Found entity 1: vga_scaler" {  } { { "vga_scaler.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/vga_scaler.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762058306011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1762058306011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov7670_pixel_capture.sv 1 1 " "Found 1 design units, including 1 entities, in source file ov7670_pixel_capture.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ov7670_pixel_capture " "Found entity 1: ov7670_pixel_capture" {  } { { "ov7670_pixel_capture.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/ov7670_pixel_capture.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762058306011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1762058306011 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "image_buffer.sv(22) " "Verilog HDL information at image_buffer.sv(22): always construct contains both blocking and non-blocking assignments" {  } { { "image_buffer.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/image_buffer.sv" 22 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1762058306011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_buffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file image_buffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 image_buffer " "Found entity 1: image_buffer" {  } { { "image_buffer.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/image_buffer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762058306027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1762058306027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov7670_registers.v 1 1 " "Found 1 design units, including 1 entities, in source file ov7670_registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 ov7670_registers " "Found entity 1: ov7670_registers" {  } { { "ov7670_registers.v" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/ov7670_registers.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762058306027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1762058306027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_sender.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_sender.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_sender " "Found entity 1: i2c_sender" {  } { { "i2c_sender.v" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/i2c_sender.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762058306027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1762058306027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov7670_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ov7670_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 ov7670_controller " "Found entity 1: ov7670_controller" {  } { { "ov7670_controller.v" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/ov7670_controller.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762058306027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1762058306027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file video_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_PLL " "Found entity 1: video_PLL" {  } { { "video_PLL.v" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/video_PLL.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762058306027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1762058306027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_pll/video_pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file video_pll/video_pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_PLL_0002 " "Found entity 1: video_PLL_0002" {  } { { "video_PLL/video_PLL_0002.v" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/video_PLL/video_PLL_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762058306027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1762058306027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_buffer_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file image_buffer_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 image_buffer_tb " "Found entity 1: image_buffer_tb" {  } { { "image_buffer_tb.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/image_buffer_tb.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762058306027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1762058306027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file image_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 image_RAM " "Found entity 1: image_RAM" {  } { { "image_RAM.v" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/image_RAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762058306039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1762058306039 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "hsync HSYNC vga_driver.sv(6) " "Verilog HDL Declaration information at vga_driver.sv(6): object \"hsync\" differs only in case from object \"HSYNC\" in the same scope" {  } { { "vga_driver.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/vga_driver.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1762058306039 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HBackPorch HBACKPORCH vga_driver.sv(20) " "Verilog HDL Declaration information at vga_driver.sv(20): object \"HBackPorch\" differs only in case from object \"HBACKPORCH\" in the same scope" {  } { { "vga_driver.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/vga_driver.sv" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1762058306039 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HFrontPorch HFRONTPORCH vga_driver.sv(18) " "Verilog HDL Declaration information at vga_driver.sv(18): object \"HFrontPorch\" differs only in case from object \"HFRONTPORCH\" in the same scope" {  } { { "vga_driver.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/vga_driver.sv" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1762058306039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_driver.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_driver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_driver " "Found entity 1: vga_driver" {  } { { "vga_driver.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/vga_driver.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762058306039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1762058306039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_stream_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file camera_stream_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camera_stream_tb " "Found entity 1: camera_stream_tb" {  } { { "camera_stream_tb.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/camera_stream_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762058306039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1762058306039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "colour_detect.sv 1 1 " "Found 1 design units, including 1 entities, in source file colour_detect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color_detector " "Found entity 1: color_detector" {  } { { "colour_detect.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/colour_detect.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762058306043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1762058306043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "colour_debug.sv 1 1 " "Found 1 design units, including 1 entities, in source file colour_debug.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color_debug " "Found entity 1: color_debug" {  } { { "colour_debug.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/colour_debug.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762058306043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1762058306043 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "rbg_to_hsv.sv(88) " "Verilog HDL information at rbg_to_hsv.sv(88): always construct contains both blocking and non-blocking assignments" {  } { { "rbg_to_hsv.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/rbg_to_hsv.sv" 88 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1762058306043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rbg_to_hsv.sv 1 1 " "Found 1 design units, including 1 entities, in source file rbg_to_hsv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rgb_to_hsv " "Found entity 1: rgb_to_hsv" {  } { { "rbg_to_hsv.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/rbg_to_hsv.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762058306043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1762058306043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "roi_overlay.sv 1 1 " "Found 1 design units, including 1 entities, in source file roi_overlay.sv" { { "Info" "ISGN_ENTITY_NAME" "1 roi_overlay " "Found entity 1: roi_overlay" {  } { { "roi_overlay.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/roi_overlay.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762058306043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1762058306043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_drive_flags.sv 1 1 " "Found 1 design units, including 1 entities, in source file camera_drive_flags.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camera_drive_flags " "Found entity 1: camera_drive_flags" {  } { { "camera_drive_flags.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/camera_drive_flags.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762058306043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1762058306043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_level.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/top_level.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762058306043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1762058306043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.sv 1 1 " "Found 1 design units, including 1 entities, in source file display.sv" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/display.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762058306043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1762058306043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg.sv 1 1 " "Found 1 design units, including 1 entities, in source file seven_seg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg " "Found entity 1: seven_seg" {  } { { "seven_seg.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/seven_seg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762058306043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1762058306043 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1762058306075 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ir_pll_locked top_level.sv(62) " "Verilog HDL or VHDL warning at top_level.sv(62): object \"ir_pll_locked\" assigned a value but never read" {  } { { "top_level.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/top_level.sv" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1762058306075 "|top_level"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_PLL video_PLL:U0 " "Elaborating entity \"video_PLL\" for hierarchy \"video_PLL:U0\"" {  } { { "top_level.sv" "U0" { Text "C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/top_level.sv" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1762058306169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_PLL_0002 video_PLL:U0\|video_PLL_0002:video_pll_inst " "Elaborating entity \"video_PLL_0002\" for hierarchy \"video_PLL:U0\|video_PLL_0002:video_pll_inst\"" {  } { { "video_PLL.v" "video_pll_inst" { Text "C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/video_PLL.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1762058306185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll video_PLL:U0\|video_PLL_0002:video_pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"video_PLL:U0\|video_PLL_0002:video_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "video_PLL/video_PLL_0002.v" "altera_pll_i" { Text "C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/video_PLL/video_PLL_0002.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1762058306216 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1762058306248 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "video_PLL:U0\|video_PLL_0002:video_pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"video_PLL:U0\|video_PLL_0002:video_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "video_PLL/video_PLL_0002.v" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/video_PLL/video_PLL_0002.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1762058306264 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "video_PLL:U0\|video_PLL_0002:video_pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"video_PLL:U0\|video_PLL_0002:video_pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762058306264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762058306264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762058306264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762058306264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 50.000000 MHz " "Parameter \"output_clock_frequency0\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762058306264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762058306264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762058306264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 25.000000 MHz " "Parameter \"output_clock_frequency1\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762058306264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762058306264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762058306264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762058306264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762058306264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762058306264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762058306264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762058306264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762058306264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762058306264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762058306264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762058306264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762058306264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762058306264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762058306264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762058306264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762058306264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762058306264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762058306264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762058306264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762058306264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762058306264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762058306264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762058306264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762058306264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762058306264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762058306264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762058306264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762058306264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762058306264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762058306264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762058306264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762058306264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762058306264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762058306264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762058306264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762058306264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762058306264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762058306264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762058306264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762058306264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762058306264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762058306264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762058306264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762058306264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762058306264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762058306264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762058306264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762058306264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762058306264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762058306264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762058306264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762058306264 ""}  } { { "video_PLL/video_PLL_0002.v" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/video_PLL/video_PLL_0002.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1762058306264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ov7670_controller ov7670_controller:U1 " "Elaborating entity \"ov7670_controller\" for hierarchy \"ov7670_controller:U1\"" {  } { { "top_level.sv" "U1" { Text "C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/top_level.sv" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1762058306264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_sender ov7670_controller:U1\|i2c_sender:Inst_i2c_sender " "Elaborating entity \"i2c_sender\" for hierarchy \"ov7670_controller:U1\|i2c_sender:Inst_i2c_sender\"" {  } { { "ov7670_controller.v" "Inst_i2c_sender" { Text "C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/ov7670_controller.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1762058306278 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c_sender.v(65) " "Verilog HDL assignment warning at i2c_sender.v(65): truncated value with size 32 to match size of target (8)" {  } { { "i2c_sender.v" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/i2c_sender.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1762058306278 "|top_level|ov7670_controller:U1|i2c_sender:Inst_i2c_sender"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c_sender.v(191) " "Verilog HDL assignment warning at i2c_sender.v(191): truncated value with size 32 to match size of target (8)" {  } { { "i2c_sender.v" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/i2c_sender.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1762058306280 "|top_level|ov7670_controller:U1|i2c_sender:Inst_i2c_sender"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ov7670_registers ov7670_controller:U1\|ov7670_registers:Inst_ov7670_registers " "Elaborating entity \"ov7670_registers\" for hierarchy \"ov7670_controller:U1\|ov7670_registers:Inst_ov7670_registers\"" {  } { { "ov7670_controller.v" "Inst_ov7670_registers" { Text "C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/ov7670_controller.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1762058306296 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ov7670_registers.v(68) " "Verilog HDL assignment warning at ov7670_registers.v(68): truncated value with size 32 to match size of target (8)" {  } { { "ov7670_registers.v" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/ov7670_registers.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1762058306298 "|top_level|ov7670_controller:U1|ov7670_registers:Inst_ov7670_registers"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ov7670_pixel_capture ov7670_pixel_capture:DUT1 " "Elaborating entity \"ov7670_pixel_capture\" for hierarchy \"ov7670_pixel_capture:DUT1\"" {  } { { "top_level.sv" "DUT1" { Text "C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/top_level.sv" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1762058306312 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 ov7670_pixel_capture.sv(75) " "Verilog HDL assignment warning at ov7670_pixel_capture.sv(75): truncated value with size 32 to match size of target (17)" {  } { { "ov7670_pixel_capture.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/ov7670_pixel_capture.sv" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1762058306312 "|top_level|ov7670_pixel_capture:DUT1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_buffer image_buffer:U3 " "Elaborating entity \"image_buffer\" for hierarchy \"image_buffer:U3\"" {  } { { "top_level.sv" "U3" { Text "C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/top_level.sv" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1762058306334 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 image_buffer.sv(30) " "Verilog HDL assignment warning at image_buffer.sv(30): truncated value with size 32 to match size of target (10)" {  } { { "image_buffer.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/image_buffer.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1762058306334 "|top_level|image_buffer:U3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 image_buffer.sv(35) " "Verilog HDL assignment warning at image_buffer.sv(35): truncated value with size 32 to match size of target (9)" {  } { { "image_buffer.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/image_buffer.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1762058306334 "|top_level|image_buffer:U3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "image_end image_buffer.sv(11) " "Output port \"image_end\" at image_buffer.sv(11) has no driver" {  } { { "image_buffer.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/image_buffer.sv" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1762058306336 "|top_level|image_buffer:U3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_RAM image_buffer:U3\|image_RAM:Inst_buffer_top " "Elaborating entity \"image_RAM\" for hierarchy \"image_buffer:U3\|image_RAM:Inst_buffer_top\"" {  } { { "image_buffer.sv" "Inst_buffer_top" { Text "C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/image_buffer.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1762058306353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram image_buffer:U3\|image_RAM:Inst_buffer_top\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"image_buffer:U3\|image_RAM:Inst_buffer_top\|altsyncram:altsyncram_component\"" {  } { { "image_RAM.v" "altsyncram_component" { Text "C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/image_RAM.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1762058306391 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "image_buffer:U3\|image_RAM:Inst_buffer_top\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"image_buffer:U3\|image_RAM:Inst_buffer_top\|altsyncram:altsyncram_component\"" {  } { { "image_RAM.v" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/image_RAM.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1762058306423 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "image_buffer:U3\|image_RAM:Inst_buffer_top\|altsyncram:altsyncram_component " "Instantiated megafunction \"image_buffer:U3\|image_RAM:Inst_buffer_top\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762058306423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762058306423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762058306423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762058306423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762058306423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762058306423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762058306423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762058306423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 65536 " "Parameter \"numwords_b\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762058306423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762058306423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762058306423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762058306423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762058306423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762058306423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 16 " "Parameter \"widthad_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762058306423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762058306423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 12 " "Parameter \"width_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762058306423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762058306423 ""}  } { { "image_RAM.v" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/image_RAM.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1762058306423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a2q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a2q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a2q1 " "Found entity 1: altsyncram_a2q1" {  } { { "db/altsyncram_a2q1.tdf" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/db/altsyncram_a2q1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762058306487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1762058306487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_a2q1 image_buffer:U3\|image_RAM:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_a2q1:auto_generated " "Elaborating entity \"altsyncram_a2q1\" for hierarchy \"image_buffer:U3\|image_RAM:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_a2q1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1762058306487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dla " "Found entity 1: decode_dla" {  } { { "db/decode_dla.tdf" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/db/decode_dla.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762058306583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1762058306583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_dla image_buffer:U3\|image_RAM:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_a2q1:auto_generated\|decode_dla:decode2 " "Elaborating entity \"decode_dla\" for hierarchy \"image_buffer:U3\|image_RAM:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_a2q1:auto_generated\|decode_dla:decode2\"" {  } { { "db/altsyncram_a2q1.tdf" "decode2" { Text "C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/db/altsyncram_a2q1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1762058306599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_61a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_61a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_61a " "Found entity 1: decode_61a" {  } { { "db/decode_61a.tdf" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/db/decode_61a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762058306660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1762058306660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_61a image_buffer:U3\|image_RAM:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_a2q1:auto_generated\|decode_61a:rden_decode_b " "Elaborating entity \"decode_61a\" for hierarchy \"image_buffer:U3\|image_RAM:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_a2q1:auto_generated\|decode_61a:rden_decode_b\"" {  } { { "db/altsyncram_a2q1.tdf" "rden_decode_b" { Text "C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/db/altsyncram_a2q1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1762058306660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_8hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_8hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8hb " "Found entity 1: mux_8hb" {  } { { "db/mux_8hb.tdf" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/db/mux_8hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762058306721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1762058306721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8hb image_buffer:U3\|image_RAM:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_a2q1:auto_generated\|mux_8hb:mux3 " "Elaborating entity \"mux_8hb\" for hierarchy \"image_buffer:U3\|image_RAM:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_a2q1:auto_generated\|mux_8hb:mux3\"" {  } { { "db/altsyncram_a2q1.tdf" "mux3" { Text "C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/db/altsyncram_a2q1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1762058306721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_driver vga_driver:U4 " "Elaborating entity \"vga_driver\" for hierarchy \"vga_driver:U4\"" {  } { { "top_level.sv" "U4" { Text "C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/top_level.sv" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1762058306741 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 vga_driver.sv(45) " "Verilog HDL assignment warning at vga_driver.sv(45): truncated value with size 32 to match size of target (21)" {  } { { "vga_driver.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/vga_driver.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1762058306757 "|top_level|vga_driver:U4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 vga_driver.sv(46) " "Verilog HDL assignment warning at vga_driver.sv(46): truncated value with size 32 to match size of target (12)" {  } { { "vga_driver.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/vga_driver.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1762058306757 "|top_level|vga_driver:U4"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "vga_driver.sv(67) " "Verilog HDL Case Statement warning at vga_driver.sv(67): incomplete case statement has no default case item" {  } { { "vga_driver.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/vga_driver.sv" 67 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1762058306757 "|top_level|vga_driver:U4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga_driver.sv(81) " "Verilog HDL assignment warning at vga_driver.sv(81): truncated value with size 32 to match size of target (1)" {  } { { "vga_driver.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/vga_driver.sv" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1762058306757 "|top_level|vga_driver:U4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_debug color_debug:U5 " "Elaborating entity \"color_debug\" for hierarchy \"color_debug:U5\"" {  } { { "top_level.sv" "U5" { Text "C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/top_level.sv" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1762058306757 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 colour_debug.sv(42) " "Verilog HDL assignment warning at colour_debug.sv(42): truncated value with size 32 to match size of target (10)" {  } { { "colour_debug.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/colour_debug.sv" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1762058306773 "|top_level|color_debug:U5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 colour_debug.sv(50) " "Verilog HDL assignment warning at colour_debug.sv(50): truncated value with size 32 to match size of target (9)" {  } { { "colour_debug.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/colour_debug.sv" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1762058306773 "|top_level|color_debug:U5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rgb_to_hsv color_debug:U5\|rgb_to_hsv:hsv_converter " "Elaborating entity \"rgb_to_hsv\" for hierarchy \"color_debug:U5\|rgb_to_hsv:hsv_converter\"" {  } { { "colour_debug.sv" "hsv_converter" { Text "C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/colour_debug.sv" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1762058306773 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "max_val_d rbg_to_hsv.sv(58) " "Verilog HDL or VHDL warning at rbg_to_hsv.sv(58): object \"max_val_d\" assigned a value but never read" {  } { { "rbg_to_hsv.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/rbg_to_hsv.sv" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1762058306773 "|top_level|color_debug:U5|rgb_to_hsv:hsv_converter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "min_val_d rbg_to_hsv.sv(58) " "Verilog HDL or VHDL warning at rbg_to_hsv.sv(58): object \"min_val_d\" assigned a value but never read" {  } { { "rbg_to_hsv.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/rbg_to_hsv.sv" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1762058306773 "|top_level|color_debug:U5|rgb_to_hsv:hsv_converter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 rbg_to_hsv.sv(100) " "Verilog HDL assignment warning at rbg_to_hsv.sv(100): truncated value with size 32 to match size of target (16)" {  } { { "rbg_to_hsv.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/rbg_to_hsv.sv" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1762058306773 "|top_level|color_debug:U5|rgb_to_hsv:hsv_converter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 9 rbg_to_hsv.sv(104) " "Verilog HDL assignment warning at rbg_to_hsv.sv(104): truncated value with size 16 to match size of target (9)" {  } { { "rbg_to_hsv.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/rbg_to_hsv.sv" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1762058306789 "|top_level|color_debug:U5|rgb_to_hsv:hsv_converter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 9 rbg_to_hsv.sv(106) " "Verilog HDL assignment warning at rbg_to_hsv.sv(106): truncated value with size 16 to match size of target (9)" {  } { { "rbg_to_hsv.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/rbg_to_hsv.sv" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1762058306789 "|top_level|color_debug:U5|rgb_to_hsv:hsv_converter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 rbg_to_hsv.sv(111) " "Verilog HDL assignment warning at rbg_to_hsv.sv(111): truncated value with size 32 to match size of target (16)" {  } { { "rbg_to_hsv.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/rbg_to_hsv.sv" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1762058306789 "|top_level|color_debug:U5|rgb_to_hsv:hsv_converter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 9 rbg_to_hsv.sv(113) " "Verilog HDL assignment warning at rbg_to_hsv.sv(113): truncated value with size 16 to match size of target (9)" {  } { { "rbg_to_hsv.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/rbg_to_hsv.sv" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1762058306789 "|top_level|color_debug:U5|rgb_to_hsv:hsv_converter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 rbg_to_hsv.sv(119) " "Verilog HDL assignment warning at rbg_to_hsv.sv(119): truncated value with size 32 to match size of target (16)" {  } { { "rbg_to_hsv.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/rbg_to_hsv.sv" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1762058306789 "|top_level|color_debug:U5|rgb_to_hsv:hsv_converter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 9 rbg_to_hsv.sv(121) " "Verilog HDL assignment warning at rbg_to_hsv.sv(121): truncated value with size 16 to match size of target (9)" {  } { { "rbg_to_hsv.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/rbg_to_hsv.sv" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1762058306789 "|top_level|color_debug:U5|rgb_to_hsv:hsv_converter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_detector color_debug:U5\|color_detector:detector " "Elaborating entity \"color_detector\" for hierarchy \"color_debug:U5\|color_detector:detector\"" {  } { { "colour_debug.sv" "detector" { Text "C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/colour_debug.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1762058306804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camera_drive_flags camera_drive_flags:u_drive_flags " "Elaborating entity \"camera_drive_flags\" for hierarchy \"camera_drive_flags:u_drive_flags\"" {  } { { "top_level.sv" "u_drive_flags" { Text "C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/top_level.sv" 361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1762058306804 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 camera_drive_flags.sv(116) " "Verilog HDL assignment warning at camera_drive_flags.sv(116): truncated value with size 32 to match size of target (20)" {  } { { "camera_drive_flags.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/camera_drive_flags.sv" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1762058306804 "|top_level|camera_drive_flags:u_drive_flags"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 camera_drive_flags.sv(117) " "Verilog HDL assignment warning at camera_drive_flags.sv(117): truncated value with size 32 to match size of target (20)" {  } { { "camera_drive_flags.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/camera_drive_flags.sv" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1762058306804 "|top_level|camera_drive_flags:u_drive_flags"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "roi_overlay roi_overlay:overlay_inst " "Elaborating entity \"roi_overlay\" for hierarchy \"roi_overlay:overlay_inst\"" {  } { { "top_level.sv" "overlay_inst" { Text "C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/top_level.sv" 369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1762058306822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:u_display " "Elaborating entity \"display\" for hierarchy \"display:u_display\"" {  } { { "top_level.sv" "u_display" { Text "C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/top_level.sv" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1762058306822 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display.sv(34) " "Verilog HDL assignment warning at display.sv(34): truncated value with size 32 to match size of target (4)" {  } { { "display.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/display.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1762058306836 "|top_level|display:u_display"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "display.sv(42) " "Verilog HDL Case Statement warning at display.sv(42): incomplete case statement has no default case item" {  } { { "display.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/display.sv" 42 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1762058306836 "|top_level|display:u_display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display.sv(72) " "Verilog HDL assignment warning at display.sv(72): truncated value with size 32 to match size of target (4)" {  } { { "display.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/display.sv" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1762058306836 "|top_level|display:u_display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display.sv(73) " "Verilog HDL assignment warning at display.sv(73): truncated value with size 32 to match size of target (4)" {  } { { "display.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/display.sv" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1762058306836 "|top_level|display:u_display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display.sv(74) " "Verilog HDL assignment warning at display.sv(74): truncated value with size 32 to match size of target (4)" {  } { { "display.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/display.sv" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1762058306836 "|top_level|display:u_display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display.sv(75) " "Verilog HDL assignment warning at display.sv(75): truncated value with size 32 to match size of target (4)" {  } { { "display.sv" "" { Text "C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/display.sv" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1762058306836 "|top_level|display:u_display"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg display:u_display\|seven_seg:u_digit0 " "Elaborating entity \"seven_seg\" for hierarchy \"display:u_display\|seven_seg:u_digit0\"" {  } { { "display.sv" "u_digit0" { Text "C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/display.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1762058306840 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "ir_receive_inst IR_RECEIVE " "Node instance \"ir_receive_inst\" instantiates undefined entity \"IR_RECEIVE\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "top_level.sv" "ir_receive_inst" { Text "C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/top_level.sv" 80 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1762058306899 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "ir_uart_tx_inst uart_tx " "Node instance \"ir_uart_tx_inst\" instantiates undefined entity \"uart_tx\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "top_level.sv" "ir_uart_tx_inst" { Text "C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/top_level.sv" 128 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1762058306899 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "ir_hex4 SEG_HEX " "Node instance \"ir_hex4\" instantiates undefined entity \"SEG_HEX\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "top_level.sv" "ir_hex4" { Text "C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/top_level.sv" 382 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1762058306899 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "ir_hex5 SEG_HEX " "Node instance \"ir_hex5\" instantiates undefined entity \"SEG_HEX\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "top_level.sv" "ir_hex5" { Text "C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/top_level.sv" 383 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1762058306899 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "i2c_pll_u i2c_pll " "Node instance \"i2c_pll_u\" instantiates undefined entity \"i2c_pll\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "top_level.sv" "i2c_pll_u" { Text "C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/top_level.sv" 394 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1762058306899 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "adc_pll_u adc_pll " "Node instance \"adc_pll_u\" instantiates undefined entity \"adc_pll\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "top_level.sv" "adc_pll_u" { Text "C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/top_level.sv" 397 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1762058306899 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "set_codec_de1_soc set_audio_encoder " "Node instance \"set_codec_de1_soc\" instantiates undefined entity \"set_audio_encoder\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "top_level.sv" "set_codec_de1_soc" { Text "C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/top_level.sv" 405 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1762058306899 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "u_mic_load mic_load " "Node instance \"u_mic_load\" instantiates undefined entity \"mic_load\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "top_level.sv" "u_mic_load" { Text "C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/top_level.sv" 416 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1762058306899 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "u_fft_pitch_detect fft_pitch_detect " "Node instance \"u_fft_pitch_detect\" instantiates undefined entity \"fft_pitch_detect\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "top_level.sv" "u_fft_pitch_detect" { Text "C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/top_level.sv" 438 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1762058306899 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/output_files/Camera.map.smsg " "Generated suppressed messages file C:/Users/jiaho/Documents/Github/Merchants-Major/camera_test1/output_files/Camera.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1762058307014 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 9 s 32 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 9 errors, 32 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4799 " "Peak virtual memory: 4799 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1762058307026 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Nov 02 15:38:27 2025 " "Processing ended: Sun Nov 02 15:38:27 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1762058307026 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1762058307026 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1762058307026 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1762058307026 ""}
