One matching license found for this product: synplifypro_gowin
NOTE:  This version of the software is not a production release. No warranty is made as to the general availability of features and functionality included in this version or described in the accompanying documentation. The final contents of a production release and its timing remain at the sole discretion of Synopsys.

Starting:    D:\sw\Gowin_win\1.8\1.8\SynplifyPro\bin64\mbin\synbatch.exe
Install:     D:\sw\Gowin_win\1.8\1.8\SynplifyPro
Hostname:    ADMIN-PC
Date:        Thu Mar 29 16:26:05 2018
Version:     N-2017.09G-SP1-Beta2

Arguments:   -product synplify_pro -batch D:/design/DBSTAR_RGMII/par/fpga_project_1/impl/synthesize/fpga_project_1.prj
ProductType: synplify_pro

License checkout: synplifypro_gowin
License: synplifypro_gowin from server 192.168.31.220 
Licensed Vendor: gowin

Running in Vendor Mode
External Tools:         Supported Version       Install Environment Variable
System Designer                                 
log file: "D:\design\DBSTAR_RGMII\par\fpga_project_1\impl\synthesize\rev_1\fpga_project_1.srr"
Running: rev_1 in foreground

Running fpga_project_1|rev_1

Running: compile (Compile) on fpga_project_1|rev_1
# Thu Mar 29 16:26:05 2018

Running: compile_flow (Compile Process) on fpga_project_1|rev_1
# Thu Mar 29 16:26:05 2018

Running: compiler (Compile Input) on fpga_project_1|rev_1
# Thu Mar 29 16:26:05 2018
Copied D:\design\DBSTAR_RGMII\par\fpga_project_1\impl\synthesize\rev_1\synwork\fpga_project_1_comp.srs to D:\design\DBSTAR_RGMII\par\fpga_project_1\impl\synthesize\rev_1\fpga_project_1.srs

compiler completed
# Thu Mar 29 16:26:07 2018

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on fpga_project_1|rev_1
# Thu Mar 29 16:26:07 2018

multi_srs_gen completed
# Thu Mar 29 16:26:08 2018

Return Code: 0
Run Time:00h:00m:01s
Copied D:\design\DBSTAR_RGMII\par\fpga_project_1\impl\synthesize\rev_1\synwork\fpga_project_1_mult.srs to D:\design\DBSTAR_RGMII\par\fpga_project_1\impl\synthesize\rev_1\fpga_project_1.srs
Complete: Compile Process on fpga_project_1|rev_1

Running: premap (Premap) on fpga_project_1|rev_1
# Thu Mar 29 16:26:08 2018

premap completed with warnings
# Thu Mar 29 16:26:10 2018

Return Code: 1
Run Time:00h:00m:02s
Complete: Compile on fpga_project_1|rev_1

Running: map (Map) on fpga_project_1|rev_1
# Thu Mar 29 16:26:10 2018
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on fpga_project_1|rev_1
# Thu Mar 29 16:26:10 2018
Copied D:\design\DBSTAR_RGMII\par\fpga_project_1\impl\synthesize\rev_1\synwork\fpga_project_1_m.srm to D:\design\DBSTAR_RGMII\par\fpga_project_1\impl\synthesize\rev_1\fpga_project_1.srm

fpga_mapper completed with warnings
# Thu Mar 29 16:26:14 2018

Return Code: 1
Run Time:00h:00m:04s
Complete: Map on fpga_project_1|rev_1
Complete: Logic Synthesis on fpga_project_1|rev_1
exit status=0
exit status=0
License checkin: synplifypro_gowin
