
---------- Begin Simulation Statistics ----------
simSeconds                                   0.130066                       # Number of seconds simulated (Second)
simTicks                                 130065701750                       # Number of ticks simulated (Tick)
finalTick                                130065701750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   1094.96                       # Real time elapsed on the host (Second)
hostTickRate                                118786192                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    7751456                       # Number of bytes of host memory used (Byte)
simInsts                                     95639889                       # Number of instructions simulated (Count)
simOps                                      172869548                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    87346                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     157878                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                       520262808                       # Number of cpu cycles simulated (Cycle)
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.instsAdded                      197857250                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu0.nonSpecInstsAdded                    1173                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu0.instsIssued                     197977730                       # Number of instructions issued (Count)
system.cpu0.squashedInstsIssued                  2003                       # Number of squashed instructions issued (Count)
system.cpu0.squashedInstsExamined            96110335                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu0.squashedOperandsExamined           742353                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu0.squashedNonSpecRemoved                431                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu0.numIssuedDist::samples          519864661                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::mean              0.380826                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::stdev             1.341252                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::0                463521511     89.16%     89.16% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::1                 15297376      2.94%     92.10% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::2                 11281460      2.17%     94.27% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::3                  4848953      0.93%     95.21% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::4                  6497183      1.25%     96.46% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::5                  5277349      1.02%     97.47% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::6                  4308518      0.83%     98.30% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::7                  3314498      0.64%     98.94% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::8                  5517813      1.06%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::total            519864661                       # Number of insts issued each cycle (Count)
system.cpu0.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntAlu                 115537      0.77%      0.77% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntMult                     0      0.00%      0.77% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntDiv                      0      0.00%      0.77% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatAdd                    0      0.00%      0.77% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCmp                    0      0.00%      0.77% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCvt                    7      0.00%      0.77% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMult                   0      0.00%      0.77% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMultAcc                0      0.00%      0.77% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatDiv                    0      0.00%      0.77% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMisc                   0      0.00%      0.77% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatSqrt                   0      0.00%      0.77% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAdd                     2      0.00%      0.77% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAddAcc                  0      0.00%      0.77% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAlu                   109      0.00%      0.77% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCmp                     0      0.00%      0.77% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCvt                    88      0.00%      0.77% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMisc                   50      0.00%      0.77% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMult                    0      0.00%      0.77% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMultAcc                 0      0.00%      0.77% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShift                  15      0.00%      0.77% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShiftAcc                0      0.00%      0.77% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdDiv                     0      0.00%      0.77% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSqrt                    0      0.00%      0.77% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAdd           874847      5.83%      6.61% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAlu                0      0.00%      6.61% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCmp                0      0.00%      6.61% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCvt                0      0.00%      6.61% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatDiv                0      0.00%      6.61% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMisc               0      0.00%      6.61% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMult               0      0.00%      6.61% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMultAcc            0      0.00%      6.61% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatSqrt               0      0.00%      6.61% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAdd               0      0.00%      6.61% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAlu               0      0.00%      6.61% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceCmp               0      0.00%      6.61% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceAdd            0      0.00%      6.61% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceCmp            0      0.00%      6.61% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAes                     0      0.00%      6.61% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAesMix                  0      0.00%      6.61% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash                0      0.00%      6.61% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash2               0      0.00%      6.61% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash              0      0.00%      6.61% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash2             0      0.00%      6.61% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma2               0      0.00%      6.61% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma3               0      0.00%      6.61% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdPredAlu                 0      0.00%      6.61% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemRead               1501562     10.01%     16.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemWrite              3500849     23.35%     39.97% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemRead          7750421     51.69%     91.66% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemWrite         1250210      8.34%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statIssuedInstType_0::No_OpClass     11015167      5.56%      5.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntAlu     76359839     38.57%     44.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntMult          278      0.00%     44.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntDiv         3083      0.00%     44.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatAdd      5505930      2.78%     46.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCmp            0      0.00%     46.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCvt          490      0.00%     46.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMult            0      0.00%     46.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMultAcc            0      0.00%     46.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatDiv            0      0.00%     46.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMisc            0      0.00%     46.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatSqrt            0      0.00%     46.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAdd         2681      0.00%     46.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAddAcc            0      0.00%     46.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAlu        33151      0.02%     46.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCmp           70      0.00%     46.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCvt         6177      0.00%     46.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMisc         4034      0.00%     46.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMult            0      0.00%     46.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMultAcc            0      0.00%     46.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShift         1511      0.00%     46.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     46.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdDiv            0      0.00%     46.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSqrt            0      0.00%     46.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAdd     10509353      5.31%     52.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     52.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCmp           24      0.00%     52.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCvt      3018357      1.52%     53.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatDiv           18      0.00%     53.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     53.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMult      4006755      2.02%     55.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     55.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     55.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     55.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     55.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     55.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     55.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     55.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAes            0      0.00%     55.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAesMix            0      0.00%     55.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     55.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     55.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     55.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     55.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     55.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     55.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdPredAlu            0      0.00%     55.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemRead      5667793      2.86%     58.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemWrite     12557077      6.34%     65.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemRead     38782108     19.59%     84.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemWrite     30503834     15.41%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::total     197977730                       # Number of instructions issued per FU type, per thread (Count)
system.cpu0.issueRate                        0.380534                       # Inst issue rate ((Count/Cycle))
system.cpu0.fuBusy                           14993697                       # FU busy when requested (Count)
system.cpu0.fuBusyRate                       0.075734                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu0.intInstQueueReads               720065793                       # Number of integer instruction queue reads (Count)
system.cpu0.intInstQueueWrites              152722484                       # Number of integer instruction queue writes (Count)
system.cpu0.intInstQueueWakeupAccesses       86547231                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu0.fpInstQueueReads                210750028                       # Number of floating instruction queue reads (Count)
system.cpu0.fpInstQueueWrites               141246638                       # Number of floating instruction queue writes (Count)
system.cpu0.fpInstQueueWakeupAccesses       100137487                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu0.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu0.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu0.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu0.intAluAccesses                   91593494                       # Number of integer alu accesses (Count)
system.cpu0.fpAluAccesses                   110362766                       # Number of floating point alu accesses (Count)
system.cpu0.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu0.numInsts                        197951228                       # Number of executed instructions (Count)
system.cpu0.numLoadInsts                     44443737                       # Number of load instructions executed (Count)
system.cpu0.numSquashedInsts                    26502                       # Number of squashed instructions skipped in execute (Count)
system.cpu0.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu0.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu0.numRefs                          87503693                       # Number of memory reference insts executed (Count)
system.cpu0.numBranches                       9094322                       # Number of branches executed (Count)
system.cpu0.numStoreInsts                    43059956                       # Number of stores executed (Count)
system.cpu0.numRate                          0.380483                       # Inst execution rate ((Count/Cycle))
system.cpu0.timesIdled                           1739                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu0.idleCycles                         398147                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu0.committedInsts                   56016225                       # Number of Instructions Simulated (Count)
system.cpu0.committedOps                    101748082                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.cpi                              9.287716                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu0.totalCpi                         9.287716                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu0.ipc                              0.107669                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu0.totalIpc                         0.107669                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu0.intRegfileReads                 155786187                       # Number of integer regfile reads (Count)
system.cpu0.intRegfileWrites                 53353695                       # Number of integer regfile writes (Count)
system.cpu0.fpRegfileReads                   96204158                       # Number of floating regfile reads (Count)
system.cpu0.fpRegfileWrites                  66626023                       # Number of floating regfile writes (Count)
system.cpu0.ccRegfileReads                   51414245                       # number of cc regfile reads (Count)
system.cpu0.ccRegfileWrites                  47602122                       # number of cc regfile writes (Count)
system.cpu0.miscRegfileReads                105711442                       # number of misc regfile reads (Count)
system.cpu0.miscRegfileWrites                     234                       # number of misc regfile writes (Count)
system.cpu0.MemDepUnit__0.insertedLoads      44216051                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.insertedStores     43066460                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.conflictingLoads       504040                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__0.conflictingStores       503069                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.branchPred.lookups               10645640                       # Number of BP lookups (Count)
system.cpu0.branchPred.condPredicted         10594220                       # Number of conditional branches predicted (Count)
system.cpu0.branchPred.condIncorrect             8809                       # Number of conditional branches incorrect (Count)
system.cpu0.branchPred.BTBLookups             7529668                       # Number of BTB lookups (Count)
system.cpu0.branchPred.BTBHits                7525926                       # Number of BTB hits (Count)
system.cpu0.branchPred.BTBHitRatio           0.999503                       # BTB Hit Ratio (Ratio)
system.cpu0.branchPred.RASUsed                  19658                       # Number of times the RAS was used to get a target. (Count)
system.cpu0.branchPred.RASIncorrect                 6                       # Number of incorrect RAS predictions. (Count)
system.cpu0.branchPred.indirectLookups           9299                       # Number of indirect predictor lookups. (Count)
system.cpu0.branchPred.indirectHits              5723                       # Number of indirect target hits. (Count)
system.cpu0.branchPred.indirectMisses            3576                       # Number of indirect misses. (Count)
system.cpu0.branchPred.indirectMispredicted          796                       # Number of mispredicted indirect branches. (Count)
system.cpu0.commit.commitSquashedInsts       85005843                       # The number of squashed insts skipped by commit (Count)
system.cpu0.commit.commitNonSpecStalls            742                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu0.commit.branchMispredicts             8427                       # The number of times a branch was mispredicted (Count)
system.cpu0.commit.numCommittedDist::samples    508541314                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::mean     0.200078                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::stdev     1.070224                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::0      482389081     94.86%     94.86% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::1        8291171      1.63%     96.49% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::2        2833448      0.56%     97.04% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::3        2780825      0.55%     97.59% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::4        4115779      0.81%     98.40% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::5         463545      0.09%     98.49% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::6          57234      0.01%     98.50% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::7         558553      0.11%     98.61% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::8        7051678      1.39%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::total    508541314                       # Number of insts commited each cycle (Count)
system.cpu0.commit.instsCommitted            56016225                       # Number of instructions committed (Count)
system.cpu0.commit.opsCommitted             101748082                       # Number of ops (including micro ops) committed (Count)
system.cpu0.commit.memRefs                   30166465                       # Number of memory references committed (Count)
system.cpu0.commit.loads                     19122090                       # Number of loads committed (Count)
system.cpu0.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu0.commit.membars                        336                       # Number of memory barriers committed (Count)
system.cpu0.commit.branches                   6554517                       # Number of branches committed (Count)
system.cpu0.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu0.commit.floating                  59069082                       # Number of committed floating point instructions. (Count)
system.cpu0.commit.integer                   70689793                       # Number of committed integer instructions. (Count)
system.cpu0.commit.functionCalls                 8089                       # Number of function calls committed. (Count)
system.cpu0.commit.committedInstType_0::No_OpClass         6840      0.01%      0.01% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntAlu     48530541     47.70%     47.70% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntMult          254      0.00%     47.70% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntDiv         2818      0.00%     47.71% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatAdd      5502971      5.41%     53.11% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCmp            0      0.00%     53.11% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCvt          416      0.00%     53.12% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMult            0      0.00%     53.12% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMultAcc            0      0.00%     53.12% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatDiv            0      0.00%     53.12% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMisc            0      0.00%     53.12% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatSqrt            0      0.00%     53.12% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAdd         2098      0.00%     53.12% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAddAcc            0      0.00%     53.12% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAlu        12892      0.01%     53.13% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCmp           66      0.00%     53.13% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCvt         4504      0.00%     53.13% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMisc         3385      0.00%     53.14% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMult            0      0.00%     53.14% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMultAcc            0      0.00%     53.14% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShift          727      0.00%     53.14% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     53.14% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdDiv            0      0.00%     53.14% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSqrt            0      0.00%     53.14% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAdd     10504674     10.32%     63.46% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     63.46% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCmp           24      0.00%     63.46% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCvt      3007024      2.96%     66.42% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatDiv           15      0.00%     66.42% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.42% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMult      4002368      3.93%     70.35% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     70.35% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     70.35% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     70.35% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     70.35% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     70.35% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     70.35% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     70.35% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAes            0      0.00%     70.35% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAesMix            0      0.00%     70.35% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     70.35% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     70.35% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     70.35% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     70.35% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     70.35% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     70.35% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdPredAlu            0      0.00%     70.35% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemRead       603741      0.59%     70.95% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemWrite      1540403      1.51%     72.46% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemRead     18518349     18.20%     90.66% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemWrite      9503972      9.34%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::total    101748082                       # Class of committed instruction (Count)
system.cpu0.commit.commitEligibleSamples      7051678                       # number cycles where commit BW limit reached (Cycle)
system.cpu0.dcache.demandHits::cpu0.data     35472233                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.demandHits::total         35472233                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.overallHits::cpu0.data     40712289                       # number of overall hits (Count)
system.cpu0.dcache.overallHits::total        40712289                       # number of overall hits (Count)
system.cpu0.dcache.demandMisses::cpu0.data     13251556                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.demandMisses::total       13251556                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.overallMisses::cpu0.data     13511326                       # number of overall misses (Count)
system.cpu0.dcache.overallMisses::total      13511326                       # number of overall misses (Count)
system.cpu0.dcache.demandMissLatency::cpu0.data 415306022990                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.demandMissLatency::total 415306022990                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::cpu0.data 415306022990                       # number of overall miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::total 415306022990                       # number of overall miss ticks (Tick)
system.cpu0.dcache.demandAccesses::cpu0.data     48723789                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.demandAccesses::total     48723789                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::cpu0.data     54223615                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::total     54223615                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.demandMissRate::cpu0.data     0.271973                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.demandMissRate::total     0.271973                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.overallMissRate::cpu0.data     0.249178                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.overallMissRate::total     0.249178                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMissLatency::cpu0.data 31340.170391                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.demandAvgMissLatency::total 31340.170391                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::cpu0.data 30737.621384                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::total 30737.621384                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.blockedCycles::no_mshrs     14842744                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCycles::no_targets         3001                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCauses::no_mshrs       769972                       # number of times access was blocked (Count)
system.cpu0.dcache.blockedCauses::no_targets           18                       # number of times access was blocked (Count)
system.cpu0.dcache.avgBlocked::no_mshrs     19.276992                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.avgBlocked::no_targets   166.722222                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.writebacks::writebacks      1252087                       # number of writebacks (Count)
system.cpu0.dcache.writebacks::total          1252087                       # number of writebacks (Count)
system.cpu0.dcache.demandMshrHits::cpu0.data     10370922                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.demandMshrHits::total     10370922                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::cpu0.data     10370922                       # number of overall MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::total     10370922                       # number of overall MSHR hits (Count)
system.cpu0.dcache.demandMshrMisses::cpu0.data      2880634                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.demandMshrMisses::total      2880634                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::cpu0.data      3130632                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::total      3130632                       # number of overall MSHR misses (Count)
system.cpu0.dcache.demandMshrMissLatency::cpu0.data 246577983240                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissLatency::total 246577983240                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::cpu0.data 267722120240                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::total 267722120240                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissRate::cpu0.data     0.059122                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.demandMshrMissRate::total     0.059122                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::cpu0.data     0.057736                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::total     0.057736                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMshrMissLatency::cpu0.data 85598.511730                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.demandAvgMshrMissLatency::total 85598.511730                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::cpu0.data 85516.956397                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::total 85516.956397                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.replacements               3129523                       # number of replacements (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::cpu0.data          126                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::total          126                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::cpu0.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.missLatency::cpu0.data       671250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.missLatency::total       671250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.accesses::cpu0.data          168                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.accesses::total          168                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.missRate::cpu0.data     0.250000                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.missRate::total     0.250000                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.avgMissLatency::cpu0.data 15982.142857                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.avgMissLatency::total 15982.142857                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.mshrMisses::cpu0.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMissLatency::cpu0.data      1678250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.mshrMissLatency::total      1678250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.mshrMissRate::cpu0.data     0.250000                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.mshrMissRate::total     0.250000                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu0.data 39958.333333                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.avgMshrMissLatency::total 39958.333333                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWWriteReq.hits::cpu0.data          168                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.hits::total          168                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::cpu0.data          168                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::total          168                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.hits::cpu0.data     26616841                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.hits::total       26616841                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.misses::cpu0.data     12062704                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.misses::total     12062704                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.missLatency::cpu0.data 316888027000                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.missLatency::total 316888027000                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.accesses::cpu0.data     38679545                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.accesses::total     38679545                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.missRate::cpu0.data     0.311863                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.missRate::total     0.311863                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMissLatency::cpu0.data 26270.065733                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMissLatency::total 26270.065733                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.mshrHits::cpu0.data     10370913                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrHits::total     10370913                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrMisses::cpu0.data      1691791                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMisses::total      1691791                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMissLatency::cpu0.data 148754783750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissLatency::total 148754783750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissRate::cpu0.data     0.043739                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.mshrMissRate::total     0.043739                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMshrMissLatency::cpu0.data 87927.399868                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrMissLatency::total 87927.399868                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.SoftPFReq.hits::cpu0.data      5240056                       # number of SoftPFReq hits (Count)
system.cpu0.dcache.SoftPFReq.hits::total      5240056                       # number of SoftPFReq hits (Count)
system.cpu0.dcache.SoftPFReq.misses::cpu0.data       259770                       # number of SoftPFReq misses (Count)
system.cpu0.dcache.SoftPFReq.misses::total       259770                       # number of SoftPFReq misses (Count)
system.cpu0.dcache.SoftPFReq.accesses::cpu0.data      5499826                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu0.dcache.SoftPFReq.accesses::total      5499826                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu0.dcache.SoftPFReq.missRate::cpu0.data     0.047232                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.missRate::total     0.047232                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.mshrMisses::cpu0.data       249998                       # number of SoftPFReq MSHR misses (Count)
system.cpu0.dcache.SoftPFReq.mshrMisses::total       249998                       # number of SoftPFReq MSHR misses (Count)
system.cpu0.dcache.SoftPFReq.mshrMissLatency::cpu0.data  21144137000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu0.dcache.SoftPFReq.mshrMissLatency::total  21144137000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu0.dcache.SoftPFReq.mshrMissRate::cpu0.data     0.045456                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.mshrMissRate::total     0.045456                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.avgMshrMissLatency::cpu0.data 84577.224618                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.SoftPFReq.avgMshrMissLatency::total 84577.224618                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.hits::cpu0.data      8855392                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.hits::total       8855392                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.misses::cpu0.data      1188852                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.misses::total      1188852                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.missLatency::cpu0.data  98417995990                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.missLatency::total  98417995990                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.accesses::cpu0.data     10044244                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.accesses::total     10044244                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.missRate::cpu0.data     0.118362                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.missRate::total     0.118362                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMissLatency::cpu0.data 82784.060581                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMissLatency::total 82784.060581                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.mshrHits::cpu0.data            9                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrHits::total            9                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrMisses::cpu0.data      1188843                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMisses::total      1188843                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMissLatency::cpu0.data  97823199490                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissLatency::total  97823199490                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissRate::cpu0.data     0.118361                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.mshrMissRate::total     0.118361                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMshrMissLatency::cpu0.data 82284.371856                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMshrMissLatency::total 82284.371856                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 130065701750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.tags.tagsInUse         1023.538180                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dcache.tags.totalRefs            43843260                       # Total number of references to valid blocks. (Count)
system.cpu0.dcache.tags.sampledRefs           3130604                       # Sample count of references to valid blocks. (Count)
system.cpu0.dcache.tags.avgRefs             14.004729                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dcache.tags.warmupTick             168250                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dcache.tags.occupancies::cpu0.data  1023.538180                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.avgOccs::cpu0.data     0.999549                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::total       0.999549                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu0.dcache.tags.ageTaskId_1024::0          133                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::1          890                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dcache.tags.tagAccesses         111578506                       # Number of tag accesses (Count)
system.cpu0.dcache.tags.dataAccesses        111578506                       # Number of data accesses (Count)
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 130065701750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.decode.idleCycles                 6325682                       # Number of cycles decode is idle (Cycle)
system.cpu0.decode.blockedCycles            485202067                       # Number of cycles decode is blocked (Cycle)
system.cpu0.decode.runCycles                 20964306                       # Number of cycles decode is running (Cycle)
system.cpu0.decode.unblockCycles              6361230                       # Number of cycles decode is unblocking (Cycle)
system.cpu0.decode.squashCycles               1011376                       # Number of cycles decode is squashing (Cycle)
system.cpu0.decode.branchResolved             6522745                       # Number of times decode resolved a branch (Count)
system.cpu0.decode.branchMispred                 1350                       # Number of times decode detected a branch misprediction (Count)
system.cpu0.decode.decodedInsts             208466063                       # Number of instructions handled by decode (Count)
system.cpu0.decode.squashedInsts                 6479                       # Number of squashed instructions handled by decode (Count)
system.cpu0.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 130065701750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 130065701750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.fetch.icacheStallCycles          15192565                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu0.fetch.insts                     114926857                       # Number of instructions fetch has processed (Count)
system.cpu0.fetch.branches                   10645640                       # Number of branches that fetch encountered (Count)
system.cpu0.fetch.predictedBranches           7551307                       # Number of branches that fetch has predicted taken (Count)
system.cpu0.fetch.cycles                    503651533                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu0.fetch.squashCycles                2025414                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu0.fetch.miscStallCycles                1015                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu0.fetch.pendingTrapStallCycles         6761                       # Number of stall cycles due to pending traps (Cycle)
system.cpu0.fetch.icacheWaitRetryStallCycles           80                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu0.fetch.cacheLines                 14829542                       # Number of cache lines fetched (Count)
system.cpu0.fetch.icacheSquashes                 3326                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu0.fetch.nisnDist::samples         519864661                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::mean             0.477163                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::stdev            1.788164                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::0               481856802     92.69%     92.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::1                  639271      0.12%     92.81% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::2                 2589387      0.50%     93.31% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::3                 2200001      0.42%     93.73% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::4                 1845922      0.36%     94.09% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::5                 1136923      0.22%     94.31% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::6                 5341648      1.03%     95.33% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::7                 3513782      0.68%     96.01% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::8                20740925      3.99%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::total           519864661                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.branchRate                 0.020462                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetch.rate                       0.220902                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.icache.demandHits::cpu0.inst     14826125                       # number of demand (read+write) hits (Count)
system.cpu0.icache.demandHits::total         14826125                       # number of demand (read+write) hits (Count)
system.cpu0.icache.overallHits::cpu0.inst     14826125                       # number of overall hits (Count)
system.cpu0.icache.overallHits::total        14826125                       # number of overall hits (Count)
system.cpu0.icache.demandMisses::cpu0.inst         3417                       # number of demand (read+write) misses (Count)
system.cpu0.icache.demandMisses::total           3417                       # number of demand (read+write) misses (Count)
system.cpu0.icache.overallMisses::cpu0.inst         3417                       # number of overall misses (Count)
system.cpu0.icache.overallMisses::total          3417                       # number of overall misses (Count)
system.cpu0.icache.demandMissLatency::cpu0.inst    228238249                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.demandMissLatency::total    228238249                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.overallMissLatency::cpu0.inst    228238249                       # number of overall miss ticks (Tick)
system.cpu0.icache.overallMissLatency::total    228238249                       # number of overall miss ticks (Tick)
system.cpu0.icache.demandAccesses::cpu0.inst     14829542                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.demandAccesses::total     14829542                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::cpu0.inst     14829542                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::total     14829542                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.demandMissRate::cpu0.inst     0.000230                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.demandMissRate::total     0.000230                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.overallMissRate::cpu0.inst     0.000230                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.overallMissRate::total     0.000230                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.demandAvgMissLatency::cpu0.inst 66794.922154                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.demandAvgMissLatency::total 66794.922154                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::cpu0.inst 66794.922154                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::total 66794.922154                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.blockedCycles::no_mshrs          907                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCauses::no_mshrs           17                       # number of times access was blocked (Count)
system.cpu0.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.icache.avgBlocked::no_mshrs     53.352941                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.writebacks::writebacks         2153                       # number of writebacks (Count)
system.cpu0.icache.writebacks::total             2153                       # number of writebacks (Count)
system.cpu0.icache.demandMshrHits::cpu0.inst          746                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.demandMshrHits::total          746                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.overallMshrHits::cpu0.inst          746                       # number of overall MSHR hits (Count)
system.cpu0.icache.overallMshrHits::total          746                       # number of overall MSHR hits (Count)
system.cpu0.icache.demandMshrMisses::cpu0.inst         2671                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.demandMshrMisses::total         2671                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::cpu0.inst         2671                       # number of overall MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::total         2671                       # number of overall MSHR misses (Count)
system.cpu0.icache.demandMshrMissLatency::cpu0.inst    178951500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissLatency::total    178951500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::cpu0.inst    178951500                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::total    178951500                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissRate::cpu0.inst     0.000180                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.demandMshrMissRate::total     0.000180                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::cpu0.inst     0.000180                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::total     0.000180                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.demandAvgMshrMissLatency::cpu0.inst 66997.940846                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.demandAvgMshrMissLatency::total 66997.940846                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::cpu0.inst 66997.940846                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::total 66997.940846                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.replacements                  2153                       # number of replacements (Count)
system.cpu0.icache.ReadReq.hits::cpu0.inst     14826125                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.hits::total       14826125                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.misses::cpu0.inst         3417                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.misses::total         3417                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.missLatency::cpu0.inst    228238249                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.missLatency::total    228238249                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.accesses::cpu0.inst     14829542                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.accesses::total     14829542                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.missRate::cpu0.inst     0.000230                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.missRate::total     0.000230                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMissLatency::cpu0.inst 66794.922154                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMissLatency::total 66794.922154                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.mshrHits::cpu0.inst          746                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrHits::total          746                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrMisses::cpu0.inst         2671                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMisses::total         2671                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMissLatency::cpu0.inst    178951500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissLatency::total    178951500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissRate::cpu0.inst     0.000180                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.mshrMissRate::total     0.000180                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMshrMissLatency::cpu0.inst 66997.940846                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMshrMissLatency::total 66997.940846                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 130065701750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.tags.tagsInUse          509.374340                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.icache.tags.totalRefs            14828795                       # Total number of references to valid blocks. (Count)
system.cpu0.icache.tags.sampledRefs              2670                       # Sample count of references to valid blocks. (Count)
system.cpu0.icache.tags.avgRefs           5553.855805                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.icache.tags.warmupTick              85250                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.icache.tags.occupancies::cpu0.inst   509.374340                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.avgOccs::cpu0.inst     0.994872                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::total       0.994872                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu0.icache.tags.ageTaskId_1024::0          106                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::1           68                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::4          338                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.icache.tags.tagAccesses          29661754                       # Number of tag accesses (Count)
system.cpu0.icache.tags.dataAccesses         29661754                       # Number of data accesses (Count)
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 130065701750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu0.iew.squashCycles                  1011376                       # Number of cycles IEW is squashing (Cycle)
system.cpu0.iew.blockCycles                  46170981                       # Number of cycles IEW is blocking (Cycle)
system.cpu0.iew.unblockCycles                66746502                       # Number of cycles IEW is unblocking (Cycle)
system.cpu0.iew.dispatchedInsts             197858423                       # Number of instructions dispatched to IQ (Count)
system.cpu0.iew.dispSquashedInsts                1067                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu0.iew.dispLoadInsts                44216051                       # Number of dispatched load instructions (Count)
system.cpu0.iew.dispStoreInsts               43066460                       # Number of dispatched store instructions (Count)
system.cpu0.iew.dispNonSpecInsts                  528                       # Number of dispatched non-speculative instructions (Count)
system.cpu0.iew.iqFullEvents                     3171                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu0.iew.lsqFullEvents                66774707                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu0.iew.memOrderViolationEvents           377                       # Number of memory order violations (Count)
system.cpu0.iew.predictedTakenIncorrect          2694                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu0.iew.predictedNotTakenIncorrect         7193                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu0.iew.branchMispredicts                9887                       # Number of branch mispredicts detected at execute (Count)
system.cpu0.iew.instsToCommit               197698704                       # Cumulative count of insts sent to commit (Count)
system.cpu0.iew.writebackCount              186684718                       # Cumulative count of insts written-back (Count)
system.cpu0.iew.producerInst                104426917                       # Number of instructions producing a value (Count)
system.cpu0.iew.consumerInst                143538647                       # Number of instructions consuming a value (Count)
system.cpu0.iew.wbRate                       0.358828                       # Insts written-back per cycle ((Count/Cycle))
system.cpu0.iew.wbFanout                     0.727518                       # Average fanout of values written-back ((Count/Count))
system.cpu0.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu0.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 130065701750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 130065701750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.lsq0.forwLoads                      19708                       # Number of loads that had data forwarded from stores (Count)
system.cpu0.lsq0.squashedLoads               25093961                       # Number of loads squashed (Count)
system.cpu0.lsq0.ignoredResponses                  79                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu0.lsq0.memOrderViolation                377                       # Number of memory ordering violations (Count)
system.cpu0.lsq0.squashedStores              32022085                       # Number of stores squashed (Count)
system.cpu0.lsq0.rescheduledLoads                  42                       # Number of loads that were rescheduled (Count)
system.cpu0.lsq0.blockedByCache                240755                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu0.lsq0.loadToUse::samples          18622098                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::mean            70.514781                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::stdev          132.731377                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::0-9               7061841     37.92%     37.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::10-19             3547822     19.05%     56.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::20-29             1261596      6.77%     63.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::30-39             2331945     12.52%     76.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::40-49              661971      3.55%     79.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::50-59              263082      1.41%     81.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::60-69              143355      0.77%     82.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::70-79              154039      0.83%     82.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::80-89               21185      0.11%     82.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::90-99               24767      0.13%     83.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::100-109             23313      0.13%     83.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::110-119             45027      0.24%     83.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::120-129             31915      0.17%     83.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::130-139             55868      0.30%     83.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::140-149             19846      0.11%     84.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::150-159             14381      0.08%     84.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::160-169              1090      0.01%     84.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::170-179               729      0.00%     84.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::180-189               614      0.00%     84.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::190-199               556      0.00%     84.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::200-209               397      0.00%     84.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::210-219               417      0.00%     84.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::220-229               374      0.00%     84.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::230-239               344      0.00%     84.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::240-249               246      0.00%     84.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::250-259               455      0.00%     84.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::260-269               531      0.00%     84.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::270-279            122174      0.66%     84.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::280-289               982      0.01%     84.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::290-299            244124      1.31%     86.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::overflows         2587112     13.89%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::max_value            1599                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::total            18622098                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.mmu.dtb.rdAccesses               44200045                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses               43059983                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                    31306                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                    18804                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 130065701750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses               14830607                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                     1325                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 130065701750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON 130065701750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.rename.squashCycles               1011376                       # Number of cycles rename is squashing (Cycle)
system.cpu0.rename.idleCycles                 9410994                       # Number of cycles rename is idle (Cycle)
system.cpu0.rename.blockCycles              137277209                       # Number of cycles rename is blocking (Cycle)
system.cpu0.rename.serializeStallCycles          6922                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu0.rename.runCycles                 23270571                       # Number of cycles rename is running (Cycle)
system.cpu0.rename.unblockCycles            348887589                       # Number of cycles rename is unblocking (Cycle)
system.cpu0.rename.renamedInsts             198428526                       # Number of instructions processed by rename (Count)
system.cpu0.rename.ROBFullEvents              2415123                       # Number of times rename has blocked due to ROB full (Count)
system.cpu0.rename.IQFullEvents               3312664                       # Number of times rename has blocked due to IQ full (Count)
system.cpu0.rename.LQFullEvents               1314935                       # Number of times rename has blocked due to LQ full (Count)
system.cpu0.rename.SQFullEvents             342945325                       # Number of times rename has blocked due to SQ full (Count)
system.cpu0.rename.fullRegistersEvents              4                       # Number of times there has been no free registers (Count)
system.cpu0.rename.renamedOperands          241976641                       # Number of destination operands rename has renamed (Count)
system.cpu0.rename.lookups                  602784888                       # Number of register rename lookups that rename has made (Count)
system.cpu0.rename.intLookups               156106480                       # Number of integer rename lookups (Count)
system.cpu0.rename.fpLookups                 96507964                       # Number of floating rename lookups (Count)
system.cpu0.rename.committedMaps            140927266                       # Number of HB maps that are committed (Count)
system.cpu0.rename.undoneMaps               101049366                       # Number of HB maps that are undone due to squashing (Count)
system.cpu0.rename.serializing                    257                       # count of serializing insts renamed (Count)
system.cpu0.rename.tempSerializing                245                       # count of temporary serializing insts renamed (Count)
system.cpu0.rename.skidInsts                 47971947                       # count of insts added to the skid buffer (Count)
system.cpu0.rob.reads                       675209085                       # The number of ROB reads (Count)
system.cpu0.rob.writes                      384831440                       # The number of ROB writes (Count)
system.cpu0.thread_0.numInsts                56016225                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                 101748082                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.workload.numSyscalls                 2476                       # Number of system calls (Count)
system.cpu1.numCycles                       470965130                       # Number of cpu cycles simulated (Cycle)
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.instsAdded                      166636162                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu1.nonSpecInstsAdded                     332                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu1.instsIssued                     166887313                       # Number of instructions issued (Count)
system.cpu1.squashedInstsIssued                   191                       # Number of squashed instructions issued (Count)
system.cpu1.squashedInstsExamined            95515001                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu1.squashedOperandsExamined            32094                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu1.squashedNonSpecRemoved                175                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu1.numIssuedDist::samples          470955433                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::mean              0.354359                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::stdev             1.305825                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::0                423769811     89.98%     89.98% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::1                 12972367      2.75%     92.74% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::2                  9673791      2.05%     94.79% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::3                  3743600      0.79%     95.58% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::4                  4820149      1.02%     96.61% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::5                  4235519      0.90%     97.51% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::6                  4053125      0.86%     98.37% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::7                  2936945      0.62%     98.99% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::8                  4750126      1.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::total            470955433                       # Number of insts issued each cycle (Count)
system.cpu1.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntAlu                  99920      0.70%      0.70% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntMult                     0      0.00%      0.70% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntDiv                      0      0.00%      0.70% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatAdd                    0      0.00%      0.70% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCmp                    0      0.00%      0.70% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCvt                    0      0.00%      0.70% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMult                   0      0.00%      0.70% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMultAcc                0      0.00%      0.70% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatDiv                    0      0.00%      0.70% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMisc                   0      0.00%      0.70% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatSqrt                   0      0.00%      0.70% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAdd                     0      0.00%      0.70% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAddAcc                  0      0.00%      0.70% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAlu                     1      0.00%      0.70% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCmp                     0      0.00%      0.70% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCvt                     1      0.00%      0.70% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMisc                    0      0.00%      0.70% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMult                    0      0.00%      0.70% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMultAcc                 0      0.00%      0.70% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShift                   0      0.00%      0.70% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShiftAcc                0      0.00%      0.70% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdDiv                     0      0.00%      0.70% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSqrt                    0      0.00%      0.70% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAdd           249904      1.74%      2.44% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAlu                0      0.00%      2.44% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCmp                0      0.00%      2.44% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCvt                0      0.00%      2.44% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatDiv                0      0.00%      2.44% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMisc               0      0.00%      2.44% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMult               0      0.00%      2.44% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMultAcc            0      0.00%      2.44% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatSqrt               0      0.00%      2.44% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAdd               0      0.00%      2.44% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAlu               0      0.00%      2.44% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceCmp               0      0.00%      2.44% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceAdd            0      0.00%      2.44% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceCmp            0      0.00%      2.44% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAes                     0      0.00%      2.44% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAesMix                  0      0.00%      2.44% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash                0      0.00%      2.44% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash2               0      0.00%      2.44% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash              0      0.00%      2.44% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash2             0      0.00%      2.44% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma2               0      0.00%      2.44% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma3               0      0.00%      2.44% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdPredAlu                 0      0.00%      2.44% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemRead               1500027     10.45%     12.89% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemWrite              3499880     24.39%     37.28% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemRead          7750088     54.01%     91.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemWrite         1250037      8.71%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statIssuedInstType_0::No_OpClass     11000221      6.59%      6.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntAlu     63188865     37.86%     44.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntMult           26      0.00%     44.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntDiv          313      0.00%     44.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatAdd      2500092      1.50%     45.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCmp            0      0.00%     45.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCvt           32      0.00%     45.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMult            0      0.00%     45.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMultAcc            0      0.00%     45.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatDiv            0      0.00%     45.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMisc            0      0.00%     45.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatSqrt            0      0.00%     45.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAdd           42      0.00%     45.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAddAcc            0      0.00%     45.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAlu          125      0.00%     45.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCmp            0      0.00%     45.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCvt          103      0.00%     45.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMisc           36      0.00%     45.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMult            0      0.00%     45.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMultAcc            0      0.00%     45.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShift           24      0.00%     45.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShiftAcc            0      0.00%     45.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdDiv            0      0.00%     45.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSqrt            0      0.00%     45.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAdd      4500016      2.70%     48.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAlu            0      0.00%     48.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCmp            0      0.00%     48.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCvt            0      0.00%     48.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatDiv            0      0.00%     48.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMisc            0      0.00%     48.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMult      4000000      2.40%     51.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     51.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     51.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAdd            0      0.00%     51.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAlu            0      0.00%     51.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceCmp            0      0.00%     51.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     51.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     51.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAes            0      0.00%     51.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAesMix            0      0.00%     51.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash            0      0.00%     51.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     51.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash            0      0.00%     51.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     51.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma2            0      0.00%     51.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma3            0      0.00%     51.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdPredAlu            0      0.00%     51.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemRead      5940813      3.56%     54.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemWrite     12500526      7.49%     62.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemRead     32756654     19.63%     81.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemWrite     30499425     18.28%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::total     166887313                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.issueRate                        0.354352                       # Inst issue rate ((Count/Cycle))
system.cpu1.fuBusy                           14349858                       # FU busy when requested (Count)
system.cpu1.fuBusyRate                       0.085985                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu1.intInstQueueReads               645219016                       # Number of integer instruction queue reads (Count)
system.cpu1.intInstQueueWrites              139149632                       # Number of integer instruction queue writes (Count)
system.cpu1.intInstQueueWakeupAccesses       73629635                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu1.fpInstQueueReads                173861088                       # Number of floating instruction queue reads (Count)
system.cpu1.fpInstQueueWrites               123001872                       # Number of floating instruction queue writes (Count)
system.cpu1.fpInstQueueWakeupAccesses        81999236                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu1.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu1.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu1.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu1.intAluAccesses                   78632485                       # Number of integer alu accesses (Count)
system.cpu1.fpAluAccesses                    91604465                       # Number of floating point alu accesses (Count)
system.cpu1.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu1.numInsts                        166886453                       # Number of executed instructions (Count)
system.cpu1.numLoadInsts                     38697319                       # Number of load instructions executed (Count)
system.cpu1.numSquashedInsts                      856                       # Number of squashed instructions skipped in execute (Count)
system.cpu1.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu1.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu1.numRefs                          81697155                       # Number of memory reference insts executed (Count)
system.cpu1.numBranches                       5828727                       # Number of branches executed (Count)
system.cpu1.numStoreInsts                    42999836                       # Number of stores executed (Count)
system.cpu1.numRate                          0.354350                       # Inst execution rate ((Count/Cycle))
system.cpu1.timesIdled                             58                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu1.idleCycles                           9697                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu1.quiesceCycles                     1172220                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu1.committedInsts                   39623664                       # Number of Instructions Simulated (Count)
system.cpu1.committedOps                     71121466                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.cpi                             11.885956                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu1.totalCpi                        11.885956                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu1.ipc                              0.084133                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu1.totalIpc                         0.084133                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu1.intRegfileReads                 135199621                       # Number of integer regfile reads (Count)
system.cpu1.intRegfileWrites                 43533895                       # Number of integer regfile writes (Count)
system.cpu1.fpRegfileReads                   72000282                       # Number of floating regfile reads (Count)
system.cpu1.fpRegfileWrites                  51499883                       # Number of floating regfile writes (Count)
system.cpu1.ccRegfileReads                   29143420                       # number of cc regfile reads (Count)
system.cpu1.ccRegfileWrites                  39835401                       # number of cc regfile writes (Count)
system.cpu1.miscRegfileReads                 93355614                       # number of misc regfile reads (Count)
system.cpu1.miscRegfileWrites                      19                       # number of misc regfile writes (Count)
system.cpu1.MemDepUnit__0.insertedLoads      38441300                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.insertedStores     43001137                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.conflictingLoads       500625                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__0.conflictingStores       500779                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.branchPred.lookups                7330879                       # Number of BP lookups (Count)
system.cpu1.branchPred.condPredicted          7329741                       # Number of conditional branches predicted (Count)
system.cpu1.branchPred.condIncorrect              351                       # Number of conditional branches incorrect (Count)
system.cpu1.branchPred.BTBLookups             6889955                       # Number of BTB lookups (Count)
system.cpu1.branchPred.BTBHits                6889758                       # Number of BTB hits (Count)
system.cpu1.branchPred.BTBHitRatio           0.999971                       # BTB Hit Ratio (Ratio)
system.cpu1.branchPred.RASUsed                    323                       # Number of times the RAS was used to get a target. (Count)
system.cpu1.branchPred.RASIncorrect                 4                       # Number of incorrect RAS predictions. (Count)
system.cpu1.branchPred.indirectLookups            296                       # Number of indirect predictor lookups. (Count)
system.cpu1.branchPred.indirectHits                43                       # Number of indirect target hits. (Count)
system.cpu1.branchPred.indirectMisses             253                       # Number of indirect misses. (Count)
system.cpu1.branchPred.indirectMispredicted           43                       # Number of mispredicted indirect branches. (Count)
system.cpu1.commit.commitSquashedInsts       84512826                       # The number of squashed insts skipped by commit (Count)
system.cpu1.commit.commitNonSpecStalls            157                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu1.commit.branchMispredicts              296                       # The number of times a branch was mispredicted (Count)
system.cpu1.commit.numCommittedDist::samples    459703447                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::mean     0.154712                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::stdev     0.879285                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::0      438247016     95.33%     95.33% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::1        7882011      1.71%     97.05% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::2        2434735      0.53%     97.58% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::3        2123703      0.46%     98.04% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::4        4100521      0.89%     98.93% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::5         881753      0.19%     99.12% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::6          50098      0.01%     99.13% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::7         981441      0.21%     99.35% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::8        3002169      0.65%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::total    459703447                       # Number of insts commited each cycle (Count)
system.cpu1.commit.instsCommitted            39623664                       # Number of instructions committed (Count)
system.cpu1.commit.opsCommitted              71121466                       # Number of ops (including micro ops) committed (Count)
system.cpu1.commit.memRefs                   24440552                       # Number of memory references committed (Count)
system.cpu1.commit.loads                     13439890                       # Number of loads committed (Count)
system.cpu1.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu1.commit.membars                         90                       # Number of memory barriers committed (Count)
system.cpu1.commit.branches                   3327910                       # Number of branches committed (Count)
system.cpu1.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu1.commit.floating                  41000444                       # Number of committed floating point instructions. (Count)
system.cpu1.commit.integer                   51682609                       # Number of committed integer instructions. (Count)
system.cpu1.commit.functionCalls                  128                       # Number of function calls committed. (Count)
system.cpu1.commit.committedInstType_0::No_OpClass          120      0.00%      0.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntAlu     35680266     50.17%     50.17% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntMult           26      0.00%     50.17% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntDiv          296      0.00%     50.17% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatAdd      2500029      3.52%     53.68% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCmp            0      0.00%     53.68% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCvt           32      0.00%     53.68% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMult            0      0.00%     53.68% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMultAcc            0      0.00%     53.68% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatDiv            0      0.00%     53.68% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMisc            0      0.00%     53.68% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatSqrt            0      0.00%     53.68% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAdd           26      0.00%     53.68% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAddAcc            0      0.00%     53.68% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAlu           34      0.00%     53.68% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCmp            0      0.00%     53.68% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCvt           52      0.00%     53.68% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMisc           26      0.00%     53.68% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMult            0      0.00%     53.68% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMultAcc            0      0.00%     53.68% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShift            7      0.00%     53.68% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     53.68% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdDiv            0      0.00%     53.68% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSqrt            0      0.00%     53.68% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAdd      4500000      6.33%     60.01% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     60.01% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     60.01% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     60.01% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     60.01% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     60.01% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMult      4000000      5.62%     65.64% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.64% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     65.64% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     65.64% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     65.64% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     65.64% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.64% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.64% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAes            0      0.00%     65.64% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAesMix            0      0.00%     65.64% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     65.64% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     65.64% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     65.64% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     65.64% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     65.64% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     65.64% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdPredAlu            0      0.00%     65.64% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemRead       939742      1.32%     66.96% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemWrite      1500574      2.11%     69.07% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemRead     12500148     17.58%     86.64% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemWrite      9500088     13.36%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::total     71121466                       # Class of committed instruction (Count)
system.cpu1.commit.commitEligibleSamples      3002169                       # number cycles where commit BW limit reached (Cycle)
system.cpu1.dcache.demandHits::cpu1.data     31829792                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.demandHits::total         31829792                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.overallHits::cpu1.data     37028072                       # number of overall hits (Count)
system.cpu1.dcache.overallHits::total        37028072                       # number of overall hits (Count)
system.cpu1.dcache.demandMisses::cpu1.data     11111302                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.demandMisses::total       11111302                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.overallMisses::cpu1.data     11412872                       # number of overall misses (Count)
system.cpu1.dcache.overallMisses::total      11412872                       # number of overall misses (Count)
system.cpu1.dcache.demandMissLatency::cpu1.data 282389657748                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.demandMissLatency::total 282389657748                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::cpu1.data 282389657748                       # number of overall miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::total 282389657748                       # number of overall miss ticks (Tick)
system.cpu1.dcache.demandAccesses::cpu1.data     42941094                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.demandAccesses::total     42941094                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::cpu1.data     48440944                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::total     48440944                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.demandMissRate::cpu1.data     0.258757                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.demandMissRate::total     0.258757                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.overallMissRate::cpu1.data     0.235604                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.overallMissRate::total     0.235604                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMissLatency::cpu1.data 25414.632574                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.demandAvgMissLatency::total 25414.632574                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::cpu1.data 24743.084628                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::total 24743.084628                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.blockedCycles::no_mshrs     14854651                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCycles::no_targets          103                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCauses::no_mshrs       766959                       # number of times access was blocked (Count)
system.cpu1.dcache.blockedCauses::no_targets            3                       # number of times access was blocked (Count)
system.cpu1.dcache.avgBlocked::no_mshrs     19.368247                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.avgBlocked::no_targets    34.333333                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.writebacks::writebacks      1249954                       # number of writebacks (Count)
system.cpu1.dcache.writebacks::total          1249954                       # number of writebacks (Count)
system.cpu1.dcache.demandMshrHits::cpu1.data      8610766                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.demandMshrHits::total      8610766                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::cpu1.data      8610766                       # number of overall MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::total      8610766                       # number of overall MSHR hits (Count)
system.cpu1.dcache.demandMshrMisses::cpu1.data      2500536                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.demandMshrMisses::total      2500536                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::cpu1.data      2750531                       # number of overall MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::total      2750531                       # number of overall MSHR misses (Count)
system.cpu1.dcache.demandMshrMissLatency::cpu1.data 214788803998                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissLatency::total 214788803998                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::cpu1.data 236447240498                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::total 236447240498                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissRate::cpu1.data     0.058232                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.demandMshrMissRate::total     0.058232                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::cpu1.data     0.056781                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::total     0.056781                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMshrMissLatency::cpu1.data 85897.105260                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.demandAvgMshrMissLatency::total 85897.105260                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::cpu1.data 85964.215818                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::total 85964.215818                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.replacements               2749373                       # number of replacements (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::cpu1.data            4                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::total            4                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::cpu1.data           41                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::total           41                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.missLatency::cpu1.data      2731000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.missLatency::total      2731000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.accesses::cpu1.data           45                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.accesses::total           45                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.missRate::cpu1.data     0.911111                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.missRate::total     0.911111                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.avgMissLatency::cpu1.data 66609.756098                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.avgMissLatency::total 66609.756098                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.mshrMisses::cpu1.data           41                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu1.dcache.LockedRMWReadReq.mshrMisses::total           41                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu1.dcache.LockedRMWReadReq.mshrMissLatency::cpu1.data      5550250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.mshrMissLatency::total      5550250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.mshrMissRate::cpu1.data     0.911111                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.mshrMissRate::total     0.911111                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu1.data 135371.951220                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.avgMshrMissLatency::total 135371.951220                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWWriteReq.hits::cpu1.data           45                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.hits::total           45                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::cpu1.data           45                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::total           45                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.hits::cpu1.data     23016752                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.hits::total       23016752                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.misses::cpu1.data      9923709                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.misses::total      9923709                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.missLatency::cpu1.data 184068172750                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.missLatency::total 184068172750                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.accesses::cpu1.data     32940461                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.accesses::total     32940461                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.missRate::cpu1.data     0.301262                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.missRate::total     0.301262                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMissLatency::cpu1.data 18548.324296                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMissLatency::total 18548.324296                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.mshrHits::cpu1.data      8610765                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrHits::total      8610765                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrMisses::cpu1.data      1312944                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMisses::total      1312944                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMissLatency::cpu1.data 117061115500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissLatency::total 117061115500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissRate::cpu1.data     0.039858                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.mshrMissRate::total     0.039858                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMshrMissLatency::cpu1.data 89159.260029                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMshrMissLatency::total 89159.260029                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.SoftPFReq.hits::cpu1.data      5198280                       # number of SoftPFReq hits (Count)
system.cpu1.dcache.SoftPFReq.hits::total      5198280                       # number of SoftPFReq hits (Count)
system.cpu1.dcache.SoftPFReq.misses::cpu1.data       301570                       # number of SoftPFReq misses (Count)
system.cpu1.dcache.SoftPFReq.misses::total       301570                       # number of SoftPFReq misses (Count)
system.cpu1.dcache.SoftPFReq.accesses::cpu1.data      5499850                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu1.dcache.SoftPFReq.accesses::total      5499850                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu1.dcache.SoftPFReq.missRate::cpu1.data     0.054832                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu1.dcache.SoftPFReq.missRate::total     0.054832                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu1.dcache.SoftPFReq.mshrMisses::cpu1.data       249995                       # number of SoftPFReq MSHR misses (Count)
system.cpu1.dcache.SoftPFReq.mshrMisses::total       249995                       # number of SoftPFReq MSHR misses (Count)
system.cpu1.dcache.SoftPFReq.mshrMissLatency::cpu1.data  21658436500                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu1.dcache.SoftPFReq.mshrMissLatency::total  21658436500                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu1.dcache.SoftPFReq.mshrMissRate::cpu1.data     0.045455                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu1.dcache.SoftPFReq.mshrMissRate::total     0.045455                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu1.dcache.SoftPFReq.avgMshrMissLatency::cpu1.data 86635.478710                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.SoftPFReq.avgMshrMissLatency::total 86635.478710                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.hits::cpu1.data      8813040                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.hits::total       8813040                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.misses::cpu1.data      1187593                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.misses::total      1187593                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.missLatency::cpu1.data  98321484998                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.missLatency::total  98321484998                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.accesses::cpu1.data     10000633                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.accesses::total     10000633                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.missRate::cpu1.data     0.118752                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.missRate::total     0.118752                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMissLatency::cpu1.data 82790.556191                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMissLatency::total 82790.556191                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.mshrHits::cpu1.data            1                       # number of WriteReq MSHR hits (Count)
system.cpu1.dcache.WriteReq.mshrHits::total            1                       # number of WriteReq MSHR hits (Count)
system.cpu1.dcache.WriteReq.mshrMisses::cpu1.data      1187592                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMisses::total      1187592                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMissLatency::cpu1.data  97727688498                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissLatency::total  97727688498                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissRate::cpu1.data     0.118752                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.mshrMissRate::total     0.118752                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMshrMissLatency::cpu1.data 82290.625482                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMshrMissLatency::total 82290.625482                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 130065701750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.tags.tagsInUse         1021.225100                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dcache.tags.totalRefs            39778699                       # Total number of references to valid blocks. (Count)
system.cpu1.dcache.tags.sampledRefs           2750539                       # Sample count of references to valid blocks. (Count)
system.cpu1.dcache.tags.avgRefs             14.462147                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dcache.tags.warmupTick          293065750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dcache.tags.occupancies::cpu1.data  1021.225100                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dcache.tags.avgOccs::cpu1.data     0.997290                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.avgOccs::total       0.997290                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.occupanciesTaskId::1024         1023                       # Occupied blocks per task id (Count)
system.cpu1.dcache.tags.ageTaskId_1024::4         1023                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ratioOccsTaskId::1024     0.999023                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.dcache.tags.tagAccesses          99632607                       # Number of tag accesses (Count)
system.cpu1.dcache.tags.dataAccesses         99632607                       # Number of data accesses (Count)
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 130065701750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.decode.idleCycles                 4976944                       # Number of cycles decode is idle (Cycle)
system.cpu1.decode.blockedCycles            441641093                       # Number of cycles decode is blocked (Cycle)
system.cpu1.decode.runCycles                 18045468                       # Number of cycles decode is running (Cycle)
system.cpu1.decode.unblockCycles              5291613                       # Number of cycles decode is unblocking (Cycle)
system.cpu1.decode.squashCycles               1000315                       # Number of cycles decode is squashing (Cycle)
system.cpu1.decode.branchResolved             5889634                       # Number of times decode resolved a branch (Count)
system.cpu1.decode.branchMispred                   58                       # Number of times decode detected a branch misprediction (Count)
system.cpu1.decode.decodedInsts             177140609                       # Number of instructions handled by decode (Count)
system.cpu1.decode.squashedInsts                  320                       # Number of squashed instructions handled by decode (Count)
system.cpu1.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 130065701750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 130065701750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.fetch.icacheStallCycles          12967909                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu1.fetch.insts                      98135640                       # Number of instructions fetch has processed (Count)
system.cpu1.fetch.branches                    7330879                       # Number of branches that fetch encountered (Count)
system.cpu1.fetch.predictedBranches           6890124                       # Number of branches that fetch has predicted taken (Count)
system.cpu1.fetch.cycles                    456987127                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu1.fetch.squashCycles                2000744                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu1.fetch.miscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu1.fetch.pendingTrapStallCycles           22                       # Number of stall cycles due to pending traps (Cycle)
system.cpu1.fetch.cacheLines                 12713950                       # Number of cache lines fetched (Count)
system.cpu1.fetch.icacheSquashes                  139                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu1.fetch.nisnDist::samples         470955433                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::mean             0.460009                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::stdev            1.751942                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::0               437604461     92.92%     92.92% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::1                  365443      0.08%     93.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::2                 2530195      0.54%     93.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::3                 1561325      0.33%     93.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::4                 2040647      0.43%     94.30% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::5                  996200      0.21%     94.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::6                 5105990      1.08%     95.59% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::7                 3254750      0.69%     96.28% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::8                17496422      3.72%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::total           470955433                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.branchRate                 0.015566                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetch.rate                       0.208371                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.icache.demandHits::cpu1.inst     12713778                       # number of demand (read+write) hits (Count)
system.cpu1.icache.demandHits::total         12713778                       # number of demand (read+write) hits (Count)
system.cpu1.icache.overallHits::cpu1.inst     12713778                       # number of overall hits (Count)
system.cpu1.icache.overallHits::total        12713778                       # number of overall hits (Count)
system.cpu1.icache.demandMisses::cpu1.inst          172                       # number of demand (read+write) misses (Count)
system.cpu1.icache.demandMisses::total            172                       # number of demand (read+write) misses (Count)
system.cpu1.icache.overallMisses::cpu1.inst          172                       # number of overall misses (Count)
system.cpu1.icache.overallMisses::total           172                       # number of overall misses (Count)
system.cpu1.icache.demandMissLatency::cpu1.inst      6060000                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.demandMissLatency::total      6060000                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.overallMissLatency::cpu1.inst      6060000                       # number of overall miss ticks (Tick)
system.cpu1.icache.overallMissLatency::total      6060000                       # number of overall miss ticks (Tick)
system.cpu1.icache.demandAccesses::cpu1.inst     12713950                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.demandAccesses::total     12713950                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::cpu1.inst     12713950                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::total     12713950                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.demandMissRate::cpu1.inst     0.000014                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.demandMissRate::total     0.000014                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.overallMissRate::cpu1.inst     0.000014                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.overallMissRate::total     0.000014                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.demandAvgMissLatency::cpu1.inst 35232.558140                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.demandAvgMissLatency::total 35232.558140                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::cpu1.inst 35232.558140                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::total 35232.558140                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.writebacks::writebacks            4                       # number of writebacks (Count)
system.cpu1.icache.writebacks::total                4                       # number of writebacks (Count)
system.cpu1.icache.demandMshrHits::cpu1.inst           29                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.demandMshrHits::total           29                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.overallMshrHits::cpu1.inst           29                       # number of overall MSHR hits (Count)
system.cpu1.icache.overallMshrHits::total           29                       # number of overall MSHR hits (Count)
system.cpu1.icache.demandMshrMisses::cpu1.inst          143                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.demandMshrMisses::total          143                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::cpu1.inst          143                       # number of overall MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::total          143                       # number of overall MSHR misses (Count)
system.cpu1.icache.demandMshrMissLatency::cpu1.inst      4596750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissLatency::total      4596750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::cpu1.inst      4596750                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::total      4596750                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissRate::cpu1.inst     0.000011                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.demandMshrMissRate::total     0.000011                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::cpu1.inst     0.000011                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::total     0.000011                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.demandAvgMshrMissLatency::cpu1.inst 32145.104895                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.demandAvgMshrMissLatency::total 32145.104895                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::cpu1.inst 32145.104895                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::total 32145.104895                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.replacements                     4                       # number of replacements (Count)
system.cpu1.icache.ReadReq.hits::cpu1.inst     12713778                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.hits::total       12713778                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.misses::cpu1.inst          172                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.misses::total          172                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.missLatency::cpu1.inst      6060000                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.missLatency::total      6060000                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.accesses::cpu1.inst     12713950                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.accesses::total     12713950                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.missRate::cpu1.inst     0.000014                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.missRate::total     0.000014                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMissLatency::cpu1.inst 35232.558140                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMissLatency::total 35232.558140                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.mshrHits::cpu1.inst           29                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrHits::total           29                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrMisses::cpu1.inst          143                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMisses::total          143                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMissLatency::cpu1.inst      4596750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissLatency::total      4596750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissRate::cpu1.inst     0.000011                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.mshrMissRate::total     0.000011                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMshrMissLatency::cpu1.inst 32145.104895                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMshrMissLatency::total 32145.104895                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 130065701750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.tags.tagsInUse          128.135341                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.icache.tags.totalRefs            12713921                       # Total number of references to valid blocks. (Count)
system.cpu1.icache.tags.sampledRefs               143                       # Sample count of references to valid blocks. (Count)
system.cpu1.icache.tags.avgRefs          88908.538462                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.icache.tags.warmupTick          293061750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.icache.tags.occupancies::cpu1.inst   128.135341                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.icache.tags.avgOccs::cpu1.inst     0.250264                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.avgOccs::total       0.250264                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.occupanciesTaskId::1024          135                       # Occupied blocks per task id (Count)
system.cpu1.icache.tags.ageTaskId_1024::4          135                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ratioOccsTaskId::1024     0.263672                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.icache.tags.tagAccesses          25428043                       # Number of tag accesses (Count)
system.cpu1.icache.tags.dataAccesses         25428043                       # Number of data accesses (Count)
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 130065701750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu1.iew.squashCycles                  1000315                       # Number of cycles IEW is squashing (Cycle)
system.cpu1.iew.blockCycles                  10352940                       # Number of cycles IEW is blocking (Cycle)
system.cpu1.iew.unblockCycles                69341371                       # Number of cycles IEW is unblocking (Cycle)
system.cpu1.iew.dispatchedInsts             166636494                       # Number of instructions dispatched to IQ (Count)
system.cpu1.iew.dispSquashedInsts                  18                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu1.iew.dispLoadInsts                38441300                       # Number of dispatched load instructions (Count)
system.cpu1.iew.dispStoreInsts               43001137                       # Number of dispatched store instructions (Count)
system.cpu1.iew.dispNonSpecInsts                  108                       # Number of dispatched non-speculative instructions (Count)
system.cpu1.iew.iqFullEvents                     2512                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu1.iew.lsqFullEvents                69491144                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu1.iew.memOrderViolationEvents             9                       # Number of memory order violations (Count)
system.cpu1.iew.predictedTakenIncorrect           164                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu1.iew.predictedNotTakenIncorrect          244                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu1.iew.branchMispredicts                 408                       # Number of branch mispredicts detected at execute (Count)
system.cpu1.iew.instsToCommit               166628885                       # Cumulative count of insts sent to commit (Count)
system.cpu1.iew.writebackCount              155628871                       # Cumulative count of insts written-back (Count)
system.cpu1.iew.producerInst                 81262949                       # Number of instructions producing a value (Count)
system.cpu1.iew.consumerInst                101556372                       # Number of instructions consuming a value (Count)
system.cpu1.iew.wbRate                       0.330447                       # Insts written-back per cycle ((Count/Cycle))
system.cpu1.iew.wbFanout                     0.800176                       # Average fanout of values written-back ((Count/Count))
system.cpu1.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu1.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 130065701750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 130065701750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.lsq0.forwLoads                        189                       # Number of loads that had data forwarded from stores (Count)
system.cpu1.lsq0.squashedLoads               25001406                       # Number of loads squashed (Count)
system.cpu1.lsq0.ignoredResponses                   1                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu1.lsq0.memOrderViolation                  9                       # Number of memory ordering violations (Count)
system.cpu1.lsq0.squashedStores              32000475                       # Number of stores squashed (Count)
system.cpu1.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu1.lsq0.blockedByCache                255034                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu1.lsq0.loadToUse::samples          12939898                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::mean            59.373221                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::stdev          114.701383                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::0-9               3488463     26.96%     26.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::10-19             3061277     23.66%     50.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::20-29             1150192      8.89%     59.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::30-39             2184362     16.88%     76.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::40-49              693911      5.36%     81.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::50-59              240088      1.86%     83.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::60-69              157579      1.22%     84.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::70-79              186141      1.44%     86.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::80-89               44069      0.34%     86.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::90-99               34864      0.27%     86.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::100-109             36379      0.28%     87.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::110-119            121589      0.94%     88.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::120-129            104205      0.81%     88.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::130-139             47376      0.37%     89.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::140-149             33602      0.26%     89.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::150-159             19662      0.15%     89.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::160-169              7107      0.05%     89.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::170-179              2664      0.02%     89.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::180-189               616      0.00%     89.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::190-199               441      0.00%     89.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::200-209               345      0.00%     89.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::210-219               221      0.00%     89.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::220-229                73      0.00%     89.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::230-239                74      0.00%     89.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::240-249                92      0.00%     89.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::250-259                99      0.00%     89.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::260-269                82      0.00%     89.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::270-279               158      0.00%     89.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::280-289               168      0.00%     89.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::290-299               115      0.00%     89.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::overflows         1323884     10.23%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::max_value            1711                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::total            12939898                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.mmu.dtb.rdAccesses               38440574                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses               42999836                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                    24604                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                    18587                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 130065701750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses               12713955                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                       28                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 130065701750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu1.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::mean  12031364250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::min_value  12031364250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::max_value  12031364250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON 118034337500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::CLK_GATED  12031364250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.rename.squashCycles               1000315                       # Number of cycles rename is squashing (Cycle)
system.cpu1.rename.idleCycles                 7627844                       # Number of cycles rename is idle (Cycle)
system.cpu1.rename.blockCycles              100953572                       # Number of cycles rename is blocking (Cycle)
system.cpu1.rename.serializeStallCycles           611                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu1.rename.runCycles                 19887415                       # Number of cycles rename is running (Cycle)
system.cpu1.rename.unblockCycles            341485676                       # Number of cycles rename is unblocking (Cycle)
system.cpu1.rename.renamedInsts             167139244                       # Number of instructions processed by rename (Count)
system.cpu1.rename.ROBFullEvents               937630                       # Number of times rename has blocked due to ROB full (Count)
system.cpu1.rename.IQFullEvents               1328877                       # Number of times rename has blocked due to IQ full (Count)
system.cpu1.rename.LQFullEvents                  2532                       # Number of times rename has blocked due to LQ full (Count)
system.cpu1.rename.SQFullEvents             339979865                       # Number of times rename has blocked due to SQ full (Count)
system.cpu1.rename.renamedOperands          205967259                       # Number of destination operands rename has renamed (Count)
system.cpu1.rename.lookups                  515252686                       # Number of register rename lookups that rename has made (Count)
system.cpu1.rename.intLookups               135206151                       # Number of integer rename lookups (Count)
system.cpu1.rename.fpLookups                 72252399                       # Number of floating rename lookups (Count)
system.cpu1.rename.committedMaps            105938215                       # Number of HB maps that are committed (Count)
system.cpu1.rename.undoneMaps               100028970                       # Number of HB maps that are undone due to squashing (Count)
system.cpu1.rename.serializing                     21                       # count of serializing insts renamed (Count)
system.cpu1.rename.tempSerializing                 20                       # count of temporary serializing insts renamed (Count)
system.cpu1.rename.skidInsts                 40570666                       # count of insts added to the skid buffer (Count)
system.cpu1.rob.reads                       599335440                       # The number of ROB reads (Count)
system.cpu1.rob.writes                      322520655                       # The number of ROB writes (Count)
system.cpu1.thread_0.numInsts                39623664                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                  71121466                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       250                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu0.inst                   530                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu0.data                  1107                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu1.inst                    92                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu1.data                   114                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                      1843                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu0.inst                  530                       # number of overall hits (Count)
system.l2.overallHits::cpu0.data                 1107                       # number of overall hits (Count)
system.l2.overallHits::cpu1.inst                   92                       # number of overall hits (Count)
system.l2.overallHits::cpu1.data                  114                       # number of overall hits (Count)
system.l2.overallHits::total                     1843                       # number of overall hits (Count)
system.l2.demandMisses::cpu0.inst                2138                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu0.data             3129291                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu1.inst                  47                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu1.data             2750212                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                 5881688                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu0.inst               2138                       # number of overall misses (Count)
system.l2.overallMisses::cpu0.data            3129291                       # number of overall misses (Count)
system.l2.overallMisses::cpu1.inst                 47                       # number of overall misses (Count)
system.l2.overallMisses::cpu1.data            2750212                       # number of overall misses (Count)
system.l2.overallMisses::total                5881688                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu0.inst      174093500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu0.data   265202806000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu1.inst        3888000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu1.data   234220817250                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total       499601604750                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu0.inst     174093500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu0.data  265202806000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu1.inst       3888000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu1.data  234220817250                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total      499601604750                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu0.inst              2668                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu0.data           3130398                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu1.inst               139                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu1.data           2750326                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total               5883531                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu0.inst             2668                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu0.data          3130398                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu1.inst              139                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu1.data          2750326                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total              5883531                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu0.inst          0.801349                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu0.data          0.999646                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu1.inst          0.338129                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu1.data          0.999959                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.999687                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu0.inst         0.801349                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu0.data         0.999646                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu1.inst         0.338129                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu1.data         0.999959                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.999687                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu0.inst 81428.203929                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu0.data 84748.528021                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu1.inst 82723.404255                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu1.data 85164.640853                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    84941.874637                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu0.inst 81428.203929                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu0.data 84748.528021                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu1.inst 82723.404255                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu1.data 85164.640853                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   84941.874637                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks              2501491                       # number of writebacks (Count)
system.l2.writebacks::total                   2501491                       # number of writebacks (Count)
system.l2.demandMshrHits::cpu0.inst                 7                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu0.data                 6                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu1.inst                12                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu1.data                 3                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::total                    28                       # number of demand (read+write) MSHR hits (Count)
system.l2.overallMshrHits::cpu0.inst                7                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu0.data                6                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu1.inst               12                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu1.data                3                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::total                   28                       # number of overall MSHR hits (Count)
system.l2.demandMshrMisses::cpu0.inst            2131                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu0.data         3129285                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu1.inst              35                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu1.data         2750209                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total             5881660                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu0.inst           2131                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu0.data        3129285                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu1.inst             35                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu1.data        2750209                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total            5881660                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu0.inst    162934750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu0.data 249556077250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu1.inst      2990000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu1.data 220469652750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total   470191654750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu0.inst    162934750                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu0.data 249556077250                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu1.inst      2990000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu1.data 220469652750                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total  470191654750                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu0.inst      0.798726                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu0.data      0.999644                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu1.inst      0.251799                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu1.data      0.999957                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.999682                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu0.inst     0.798726                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu0.data     0.999644                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu1.inst     0.251799                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu1.data     0.999957                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.999682                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu0.inst 76459.291412                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu0.data 79748.593449                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu1.inst 85428.571429                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu1.data 80164.690302                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 79941.998475                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu0.inst 76459.291412                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu0.data 79748.593449                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu1.inst 85428.571429                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu1.data 80164.690302                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 79941.998475                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                        5849192                       # number of replacements (Count)
system.l2.ReadCleanReq.hits::cpu0.inst            530                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu1.inst             92                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                622                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu0.inst         2138                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu1.inst           47                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             2185                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu0.inst    174093500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu1.inst      3888000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    177981500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu0.inst         2668                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu1.inst          139                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           2807                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu0.inst     0.801349                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu1.inst     0.338129                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.778411                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu0.inst 81428.203929                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu1.inst 82723.404255                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 81456.064073                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrHits::cpu0.inst            7                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu1.inst           12                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::total             19                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrMisses::cpu0.inst         2131                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu1.inst           35                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         2166                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu0.inst    162934750                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu1.inst      2990000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    165924750                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu0.inst     0.798726                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu1.inst     0.251799                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.771642                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu0.inst 76459.291412                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu1.inst 85428.571429                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 76604.224377                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu0.data               135                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu1.data                13                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                   148                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu0.data         1188634                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu1.data         1187571                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total             2376205                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu0.data  96899795250                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu1.data  96808410500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total   193708205750                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu0.data       1188769                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu1.data       1187584                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total           2376353                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu0.data      0.999886                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu1.data      0.999989                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.999938                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu0.data 81521.978380                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu1.data 81517.998082                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 81519.989121                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu0.data      1188634                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu1.data      1187571                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total         2376205                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu0.data  90956625250                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu1.data  90870555500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total 181827180750                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu0.data     0.999886                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu1.data     0.999989                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.999938                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu0.data 76521.978380                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu1.data 76517.998082                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 76519.989121                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu0.data           972                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu1.data           101                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total              1073                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu0.data      1940657                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu1.data      1562641                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total         3503298                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu0.data 168303010750                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu1.data 137412406750                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total 305715417500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu0.data      1941629                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu1.data      1562742                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total       3504371                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu0.data     0.999499                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu1.data     0.999935                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.999694                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu0.data 86724.759064                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu1.data 87936.004975                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 87265.033548                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrHits::cpu0.data            6                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu1.data            3                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::total             9                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrMisses::cpu0.data      1940651                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu1.data      1562638                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total      3503289                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu0.data 158599452000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu1.data 129599097250                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total 288198549250                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu0.data     0.999496                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu1.data     0.999933                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.999691                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu0.data 81724.870675                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu1.data 82936.097324                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 82265.136918                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.hits::cpu0.data               60                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu1.data                8                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::total                   68                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.accesses::cpu0.data           60                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu1.data            8                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total               68                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.WritebackClean.hits::writebacks         2053                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             2053                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         2053                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         2053                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks      2502041                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total          2502041                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks      2502041                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total      2502041                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 130065701750                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 32572.110007                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                     11764021                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                    5881960                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.000017                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       80000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks       1.206451                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu0.inst       20.199490                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu0.data    17788.373232                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu1.inst        0.257727                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu1.data    14762.073107                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.000037                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu0.inst            0.000616                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu0.data            0.542858                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu1.inst            0.000008                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu1.data            0.450503                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.994022                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          32768                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  317                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 2688                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                27535                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 2228                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                   99994360                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                  99994360                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 130065701750                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls0.avgPriority_writebacks::samples   1250802.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu0.inst::samples      1102.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu0.data::samples   1564713.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu1.inst::samples        16.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu1.data::samples   1375106.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.priorityMinLatency     0.000000020000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls0.priorityMaxLatency     0.000457634000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls0.numReadWriteTurnArounds        68056                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls0.numWriteReadTurnArounds        68056                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls0.numStayReadState            4996409                       # Number of times bus staying in READ state (Count)
system.mem_ctrls0.numStayWriteState           1183535                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls0.readReqs                    1470482                       # Number of read requests accepted (Count)
system.mem_ctrls0.writeReqs                    625401                       # Number of write requests accepted (Count)
system.mem_ctrls0.readBursts                  2940964                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls0.writeBursts                 1250802                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls0.servicedByWrQ                    27                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls0.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls0.avgRdQLen                      4.29                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls0.avgWrQLen                     24.94                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::5              2940964                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::5             1250802                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.rdQLenPdf::0                 705874                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::1                 715684                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::2                 437890                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::3                 438667                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::4                 292017                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::5                 288803                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::6                  24785                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::7                  18164                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::8                   7574                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::9                   7881                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::10                  2329                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::11                  1269                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::15                 66870                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::16                 68502                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::17                 72647                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::18                 76509                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::19                 74077                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::20                 70858                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::21                 70409                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::22                 68434                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::23                 68269                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::24                 68203                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::25                 68109                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::26                 68092                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::27                 68195                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::28                 68192                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::29                 68079                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::30                 68083                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::31                 68088                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::32                 68144                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::33                   648                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::34                   373                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::35                     2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::36                     2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::37                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::38                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.rdPerTurnAround::samples        68056                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::mean     40.683114                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::gmean    36.772031                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::stdev    63.069689                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::0-255        68025     99.95%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::256-511           11      0.02%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::512-767            2      0.00%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::768-1023            1      0.00%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::1024-1279            4      0.01%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::1280-1535            1      0.00%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::1536-1791           11      0.02%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::14592-14847            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::total        68056                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.wrPerTurnAround::samples        68056                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::mean     18.378615                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::gmean    18.358969                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::stdev     0.862659                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::16             980      1.44%      1.44% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::17             196      0.29%      1.73% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::18           52884     77.71%     79.43% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::19             191      0.28%     79.72% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::20           13761     20.22%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::21               2      0.00%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::22              24      0.04%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::24              18      0.03%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::total        68056                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.bytesReadWrQ                    864                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls0.bytesReadSys               94110848                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls0.bytesWrittenSys            40025664                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls0.avgRdBWSys             723563912.19024801                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls0.avgWrBWSys             307734194.80666429                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls0.totGap                 130065436500                       # Total gap between requests (Tick)
system.mem_ctrls0.avgGap                     62057.58                       # Average gap between requests ((Tick/Count))
system.mem_ctrls0.requestorReadBytes::cpu0.inst        35264                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu0.data     50070816                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu1.inst          512                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu1.data     44003392                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorWriteBytes::writebacks     40024800                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls0.requestorReadRate::cpu0.inst 271124.512654236285                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu0.data 384965562.222094357014                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu1.inst 3936.472053056062                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu1.data 338316646.186856806278                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorWriteRate::writebacks 307727552.010074734688                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadAccesses::cpu0.inst         1102                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu0.data      1564740                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu1.inst           16                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu1.data      1375106                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorWriteAccesses::writebacks      1250802                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls0.requestorReadTotalLat::cpu0.inst     43898000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu0.data  64770573928                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu1.inst      1015000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu1.data  58637357854                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorWriteTotalLat::writebacks 2737681248569                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls0.requestorReadAvgLat::cpu0.inst     39834.85                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu0.data     41393.83                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu1.inst     63437.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu1.data     42642.06                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorWriteAvgLat::writebacks   2188740.70                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls0.dram.bytesRead::cpu0.inst        35264                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu0.data     50071680                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu1.inst          512                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu1.data     44003392                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::total      94110848                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu0.inst        35264                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu1.inst          512                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::total        35776                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesWritten::writebacks     40025664                       # Number of bytes written to this memory (Byte)
system.mem_ctrls0.dram.bytesWritten::total     40025664                       # Number of bytes written to this memory (Byte)
system.mem_ctrls0.dram.numReads::cpu0.inst          551                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu0.data       782370                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu1.inst            8                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu1.data       687553                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::total        1470482                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numWrites::writebacks       625401                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls0.dram.numWrites::total        625401                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls0.dram.bwRead::cpu0.inst       271125                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu0.data    384972205                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu1.inst         3936                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu1.data    338316646                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::total        723563912                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu0.inst       271125                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu1.inst         3936                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::total       275061                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwWrite::writebacks    307734195                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwWrite::total       307734195                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::writebacks    307734195                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu0.inst       271125                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu0.data    384972205                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu1.inst         3936                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu1.data    338316646                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::total      1031298107                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.readBursts             2940937                       # Number of DRAM read bursts (Count)
system.mem_ctrls0.dram.writeBursts            1250775                       # Number of DRAM write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::0       183666                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::1       183810                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::2       183698                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::3       183730                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::4       183715                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::5       184368                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::6       184086                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::7       184412                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::8       183808                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::9       183716                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::10       183620                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::11       183688                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::12       183644                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::13       183722                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::14       183614                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::15       183640                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::0        78084                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::1        78128                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::2        78128                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::3        78110                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::4        78131                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::5        78474                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::6        78232                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::7        78568                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::8        78150                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::9        78156                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::10        78106                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::11        78144                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::12        78120                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::13        78080                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::14        78080                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::15        78084                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.totQLat            64634104782                       # Total ticks spent queuing (Tick)
system.mem_ctrls0.dram.totBusLat           5881874000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls0.dram.totMemAccLat      123452844782                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls0.dram.avgQLat               21977.39                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.avgBusLat              2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.avgMemAccLat          41977.39                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.readRowHits            1470235                       # Number of row buffer hits during reads (Count)
system.mem_ctrls0.dram.writeRowHits           1077359                       # Number of row buffer hits during writes (Count)
system.mem_ctrls0.dram.readRowHitRate           49.99                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls0.dram.writeRowHitRate          86.14                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls0.dram.bytesPerActivate::samples      1644118                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::mean    81.584645                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::gmean    71.928347                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::stdev    61.906307                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::0-63        10802      0.66%      0.66% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::64-127      1494636     90.91%     91.57% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::128-191        14810      0.90%     92.47% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::192-255        23060      1.40%     93.87% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::256-319        52117      3.17%     97.04% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::320-383        39674      2.41%     99.45% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::384-447         5742      0.35%     99.80% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::448-511         1442      0.09%     99.89% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::512-575         1835      0.11%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::total      1644118                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesRead             94109984                       # Total bytes read (Byte)
system.mem_ctrls0.dram.bytesWritten          40024800                       # Total bytes written (Byte)
system.mem_ctrls0.dram.avgRdBW             723.557269                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls0.dram.avgWrBW             307.727552                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls0.dram.peakBW                16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls0.dram.busUtil                   6.45                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls0.dram.busUtilRead               4.52                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls0.dram.busUtilWrite              1.92                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls0.dram.pageHitRate              60.78                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls0.dram.power_state.pwrStateResidencyTicks::UNDEFINED 130065701750                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls0.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls0.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::IDLE  65396593013                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::REF   7363400000                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT  57305708737                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED 130065701750                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls1.avgPriority_writebacks::samples   1250614.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu0.inst::samples      1052.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu0.data::samples   1564427.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu1.inst::samples        20.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu1.data::samples   1375090.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.priorityMinLatency     0.000000020000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls1.priorityMaxLatency     0.000443986000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls1.numReadWriteTurnArounds        68016                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls1.numWriteReadTurnArounds        68016                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls1.numStayReadState            4997516                       # Number of times bus staying in READ state (Count)
system.mem_ctrls1.numStayWriteState           1183834                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls1.readReqs                    1470308                       # Number of read requests accepted (Count)
system.mem_ctrls1.writeReqs                    625307                       # Number of write requests accepted (Count)
system.mem_ctrls1.readBursts                  2940616                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls1.writeBursts                 1250614                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls1.servicedByWrQ                    27                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls1.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls1.avgRdQLen                      4.28                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls1.avgWrQLen                     24.98                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::5              2940616                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::5             1250614                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.rdQLenPdf::0                 706906                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::1                 716858                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::2                 438599                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::3                 439503                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::4                 291905                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::5                 288339                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::6                  23445                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::7                  16901                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::8                   7063                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::9                   7154                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::10                  2377                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::11                  1539                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::15                 66970                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::16                 68639                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::17                 72723                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::18                 76476                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::19                 74009                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::20                 70915                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::21                 70445                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::22                 68438                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::23                 68257                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::24                 68162                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::25                 68070                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::26                 68069                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::27                 68134                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::28                 68135                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::29                 68053                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::30                 68036                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::31                 68048                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::32                 68119                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::33                   586                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::34                   305                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::35                     3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::36                     3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::37                     2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::38                     2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.rdPerTurnAround::samples        68016                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::mean     40.702511                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::gmean    36.786798                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::stdev    63.057003                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::0-255        67986     99.96%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::256-511            9      0.01%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::512-767            3      0.00%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::768-1023            1      0.00%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::1024-1279            3      0.00%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::1536-1791           13      0.02%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::14592-14847            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::total        68016                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.wrPerTurnAround::samples        68016                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::mean     18.386659                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::gmean    18.367190                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::stdev     0.859576                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::16             850      1.25%      1.25% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::17             177      0.26%      1.51% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::18           52871     77.73%     79.24% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::19             189      0.28%     79.52% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::20           13882     20.41%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::21               9      0.01%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::22              16      0.02%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::24              22      0.03%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::total        68016                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.bytesReadWrQ                    864                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls1.bytesReadSys               94099712                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls1.bytesWrittenSys            40019648                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls1.avgRdBWSys             723478293.92309403                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls1.avgWrBWSys             307687941.26004088                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls1.totGap                 130064714250                       # Total gap between requests (Tick)
system.mem_ctrls1.avgGap                     62065.18                       # Average gap between requests ((Tick/Count))
system.mem_ctrls1.requestorReadBytes::cpu0.inst        33664                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu0.data     50061664                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu1.inst          640                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu1.data     44002880                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorWriteBytes::writebacks     40018784                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls1.requestorReadRate::cpu0.inst 258823.037488436094                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu0.data 384895197.784146010876                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu1.inst 4920.590066320077                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu1.data 338312709.714803755283                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorWriteRate::writebacks 307681298.463451325893                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadAccesses::cpu0.inst         1052                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu0.data      1564454                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu1.inst           20                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu1.data      1375090                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorWriteAccesses::writebacks      1250614                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls1.requestorReadTotalLat::cpu0.inst     39636000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu0.data  68233790030                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu1.inst       749500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu1.data  58275092476                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorWriteTotalLat::writebacks 2736440777601                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls1.requestorReadAvgLat::cpu0.inst     37676.81                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu0.data     43615.08                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu1.inst     37475.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu1.data     42379.11                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorWriteAvgLat::writebacks   2188077.84                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls1.dram.bytesRead::cpu0.inst        33664                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu0.data     50062528                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu1.inst          640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu1.data     44002880                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::total      94099712                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu0.inst        33664                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu1.inst          640                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::total        34304                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesWritten::writebacks     40019648                       # Number of bytes written to this memory (Byte)
system.mem_ctrls1.dram.bytesWritten::total     40019648                       # Number of bytes written to this memory (Byte)
system.mem_ctrls1.dram.numReads::cpu0.inst          526                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu0.data       782227                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu1.inst           10                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu1.data       687545                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::total        1470308                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numWrites::writebacks       625307                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls1.dram.numWrites::total        625307                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls1.dram.bwRead::cpu0.inst       258823                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu0.data    384901841                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu1.inst         4921                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu1.data    338312710                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::total        723478294                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu0.inst       258823                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu1.inst         4921                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::total       263744                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwWrite::writebacks    307687941                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwWrite::total       307687941                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::writebacks    307687941                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu0.inst       258823                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu0.data    384901841                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu1.inst         4921                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu1.data    338312710                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::total      1031166235                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.readBursts             2940589                       # Number of DRAM read bursts (Count)
system.mem_ctrls1.dram.writeBursts            1250587                       # Number of DRAM write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::0       183672                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::1       183752                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::2       183628                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::3       183720                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::4       183706                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::5       184343                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::6       184072                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::7       184244                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::8       183818                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::9       183678                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::10       183610                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::11       183694                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::12       183670                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::13       183706                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::14       183620                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::15       183656                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::0        78084                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::1        78124                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::2        78130                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::3        78122                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::4        78132                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::5        78455                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::6        78232                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::7        78418                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::8        78150                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::9        78122                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::10        78104                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::11        78148                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::12        78122                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::13        78080                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::14        78082                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::15        78082                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.totQLat            67737488006                       # Total ticks spent queuing (Tick)
system.mem_ctrls1.dram.totBusLat           5881178000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls1.dram.totMemAccLat      126549268006                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls1.dram.avgQLat               23035.35                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.avgBusLat              2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.avgMemAccLat          43035.35                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.readRowHits            1470069                       # Number of row buffer hits during reads (Count)
system.mem_ctrls1.dram.writeRowHits           1077012                       # Number of row buffer hits during writes (Count)
system.mem_ctrls1.dram.readRowHitRate           49.99                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls1.dram.writeRowHitRate          86.12                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls1.dram.bytesPerActivate::samples      1644095                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::mean    81.575354                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::gmean    71.933179                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::stdev    61.864015                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::0-63        10578      0.64%      0.64% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::64-127      1494567     90.91%     91.55% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::128-191        15239      0.93%     92.48% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::192-255        22898      1.39%     93.87% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::256-319        52379      3.19%     97.05% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::320-383        39281      2.39%     99.44% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::384-447         5820      0.35%     99.80% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::448-511         1541      0.09%     99.89% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::512-575         1792      0.11%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::total      1644095                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesRead             94098848                       # Total bytes read (Byte)
system.mem_ctrls1.dram.bytesWritten          40018784                       # Total bytes written (Byte)
system.mem_ctrls1.dram.avgRdBW             723.471651                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls1.dram.avgWrBW             307.681298                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls1.dram.peakBW                16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls1.dram.busUtil                   6.44                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls1.dram.busUtilRead               4.52                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls1.dram.busUtilWrite              1.92                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls1.dram.pageHitRate              60.77                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls1.dram.power_state.pwrStateResidencyTicks::UNDEFINED 130065701750                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls1.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls1.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::IDLE  65692468008                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::REF   7363400000                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT  57009833742                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED 130065701750                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls2.avgPriority_writebacks::samples   1250892.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu0.inst::samples      1032.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu0.data::samples   1564741.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu1.inst::samples        18.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu1.data::samples   1375114.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.priorityMinLatency     0.000000015000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls2.priorityMaxLatency     0.000372956000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls2.numReadWriteTurnArounds        68031                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls2.numWriteReadTurnArounds        68031                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls2.numStayReadState            4998209                       # Number of times bus staying in READ state (Count)
system.mem_ctrls2.numStayWriteState           1183574                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls2.readReqs                    1470460                       # Number of read requests accepted (Count)
system.mem_ctrls2.writeReqs                    625446                       # Number of write requests accepted (Count)
system.mem_ctrls2.readBursts                  2940920                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls2.writeBursts                 1250892                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls2.servicedByWrQ                    15                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls2.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls2.avgRdQLen                      4.28                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls2.avgWrQLen                     24.31                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::5              2940920                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::6                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::5             1250892                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.rdQLenPdf::0                 707404                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::1                 717055                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::2                 437761                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::3                 438778                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::4                 291927                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::5                 288440                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::6                  23755                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::7                  17296                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::8                   7194                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::9                   7352                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::10                  2412                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::11                  1531                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::15                 66951                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::16                 68511                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::17                 72464                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::18                 76534                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::19                 74294                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::20                 71012                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::21                 70456                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::22                 68443                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::23                 68249                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::24                 68160                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::25                 68082                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::26                 68070                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::27                 68129                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::28                 68141                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::29                 68070                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::30                 68052                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::31                 68062                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::32                 68126                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::33                   680                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::34                   387                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::35                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::36                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::37                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::38                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.rdPerTurnAround::samples        68031                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::mean     40.702650                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::gmean    36.799126                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::stdev    62.508602                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::0-255        67997     99.95%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::256-511           14      0.02%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::512-767            2      0.00%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::768-1023            2      0.00%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::1024-1279            7      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::1280-1535            1      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::1536-1791            7      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::14592-14847            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::total        68031                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.wrPerTurnAround::samples        68031                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::mean     18.386809                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::gmean    18.367258                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::stdev     0.861171                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::16             867      1.27%      1.27% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::17             207      0.30%      1.58% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::18           52790     77.60%     79.18% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::19             213      0.31%     79.49% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::20           13900     20.43%     99.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::21               3      0.00%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::22              36      0.05%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::24              15      0.02%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::total        68031                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.bytesReadWrQ                    480                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls2.bytesReadSys               94109440                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls2.bytesWrittenSys            40028544                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls2.avgRdBWSys             723553086.89210212                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls2.avgWrBWSys             307756337.46196270                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls2.totGap                 130065622000                       # Total gap between requests (Tick)
system.mem_ctrls2.avgGap                     62056.99                       # Average gap between requests ((Tick/Count))
system.mem_ctrls2.requestorReadBytes::cpu0.inst        33024                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu0.data     50071712                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu1.inst          576                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu1.data     44003648                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorWriteBytes::writebacks     40027936                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls2.requestorReadRate::cpu0.inst 253902.447422116005                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu0.data 384972451.048187255859                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu1.inst 4428.531059688070                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu1.data 338318614.422883391380                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorWriteRate::writebacks 307751662.901399731636                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadAccesses::cpu0.inst         1032                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu0.data      1564756                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu1.inst           18                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu1.data      1375114                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorWriteAccesses::writebacks      1250892                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls2.requestorReadTotalLat::cpu0.inst     41032000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu0.data  64607349558                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu1.inst       985500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu1.data  58294616632                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorWriteTotalLat::writebacks 2737083559971                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls2.requestorReadAvgLat::cpu0.inst     39759.69                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu0.data     41289.09                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu1.inst     54750.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu1.data     42392.57                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorWriteAvgLat::writebacks   2188105.42                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls2.dram.bytesRead::cpu0.inst        33024                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu0.data     50072192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu1.inst          576                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu1.data     44003648                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::total      94109440                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu0.inst        33024                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu1.inst          576                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::total        33600                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesWritten::writebacks     40028544                       # Number of bytes written to this memory (Byte)
system.mem_ctrls2.dram.bytesWritten::total     40028544                       # Number of bytes written to this memory (Byte)
system.mem_ctrls2.dram.numReads::cpu0.inst          516                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu0.data       782378                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu1.inst            9                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu1.data       687557                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::total        1470460                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numWrites::writebacks       625446                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls2.dram.numWrites::total        625446                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls2.dram.bwRead::cpu0.inst       253902                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu0.data    384976141                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu1.inst         4429                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu1.data    338318614                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::total        723553087                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu0.inst       253902                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu1.inst         4429                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::total       258331                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwWrite::writebacks    307756337                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwWrite::total       307756337                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::writebacks    307756337                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu0.inst       253902                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu0.data    384976141                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu1.inst         4429                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu1.data    338318614                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::total      1031309424                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.readBursts             2940905                       # Number of DRAM read bursts (Count)
system.mem_ctrls2.dram.writeBursts            1250873                       # Number of DRAM write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::0       183678                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::1       183770                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::2       183702                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::3       183738                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::4       183728                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::5       184377                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::6       184088                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::7       184428                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::8       183810                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::9       183678                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::10       183608                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::11       183692                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::12       183648                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::13       183692                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::14       183614                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::15       183654                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::0        78086                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::1        78162                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::2        78126                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::3        78118                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::4        78130                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::5        78495                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::6        78250                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::7        78616                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::8        78150                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::9        78122                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::10        78110                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::11        78148                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::12        78116                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::13        78080                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::14        78082                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::15        78082                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.totQLat            64125883690                       # Total ticks spent queuing (Tick)
system.mem_ctrls2.dram.totBusLat           5881810000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls2.dram.totMemAccLat      122943983690                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls2.dram.avgQLat               21804.81                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls2.dram.avgBusLat              2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls2.dram.avgMemAccLat          41804.81                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls2.dram.readRowHits            1470253                       # Number of row buffer hits during reads (Count)
system.mem_ctrls2.dram.writeRowHits           1077432                       # Number of row buffer hits during writes (Count)
system.mem_ctrls2.dram.readRowHitRate           49.99                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls2.dram.writeRowHitRate          86.13                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls2.dram.bytesPerActivate::samples      1644093                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::mean    81.587171                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::gmean    71.924223                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::stdev    61.955981                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::0-63        10772      0.66%      0.66% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::64-127      1494807     90.92%     91.58% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::128-191        14490      0.88%     92.46% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::192-255        23240      1.41%     93.87% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::256-319        52109      3.17%     97.04% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::320-383        39572      2.41%     99.45% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::384-447         5736      0.35%     99.80% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::448-511         1520      0.09%     99.89% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::512-575         1847      0.11%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::total      1644093                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesRead             94108960                       # Total bytes read (Byte)
system.mem_ctrls2.dram.bytesWritten          40027936                       # Total bytes written (Byte)
system.mem_ctrls2.dram.avgRdBW             723.549396                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls2.dram.avgWrBW             307.751663                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls2.dram.peakBW                16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls2.dram.busUtil                   6.45                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls2.dram.busUtilRead               4.52                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls2.dram.busUtilWrite              1.92                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls2.dram.pageHitRate              60.78                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls2.dram.power_state.pwrStateResidencyTicks::UNDEFINED 130065701750                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls2.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls2.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::IDLE  65300960201                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::REF   7363400000                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::ACT  57401341549                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls2.power_state.pwrStateResidencyTicks::UNDEFINED 130065701750                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls3.avgPriority_writebacks::samples   1250674.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu0.inst::samples      1074.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu0.data::samples   1564599.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu1.inst::samples        16.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu1.data::samples   1375108.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.priorityMinLatency     0.000000020000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls3.priorityMaxLatency     0.000374648000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls3.numReadWriteTurnArounds        68003                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls3.numWriteReadTurnArounds        68003                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls3.numStayReadState            4999365                       # Number of times bus staying in READ state (Count)
system.mem_ctrls3.numStayWriteState           1183573                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls3.readReqs                    1470409                       # Number of read requests accepted (Count)
system.mem_ctrls3.writeReqs                    625337                       # Number of write requests accepted (Count)
system.mem_ctrls3.readBursts                  2940818                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls3.writeBursts                 1250674                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls3.servicedByWrQ                    21                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls3.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls3.avgRdQLen                      4.29                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls3.avgWrQLen                     24.60                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::5              2940818                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::6                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::5             1250674                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.rdQLenPdf::0                 706647                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::1                 716224                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::2                 438005                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::3                 438993                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::4                 291999                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::5                 288593                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::6                  24046                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::7                  17522                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::8                   7290                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::9                   7600                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::10                  2412                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::11                  1466                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::15                 66976                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::16                 68539                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::17                 72250                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::18                 76581                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::19                 74505                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::20                 70999                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::21                 70542                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::22                 68488                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::23                 68273                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::24                 68164                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::25                 68061                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::26                 68055                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::27                 68121                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::28                 68118                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::29                 68034                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::30                 68026                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::31                 68033                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::32                 68087                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::33                   529                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::34                   266                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::35                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::36                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::37                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::38                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.rdPerTurnAround::samples        68003                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::mean     40.713174                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::gmean    36.817677                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::stdev    62.616328                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::0-255        67964     99.94%     99.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::256-511           19      0.03%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::512-767            2      0.00%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::768-1023            1      0.00%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::1024-1279            4      0.01%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::1280-1535            7      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::1536-1791            5      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::14592-14847            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::total        68003                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.wrPerTurnAround::samples        68003                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::mean     18.391115                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::gmean    18.371492                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::stdev     0.863347                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::16             827      1.22%      1.22% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::17             187      0.27%      1.49% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::18           52764     77.59%     79.08% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::19             194      0.29%     79.37% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::20           13960     20.53%     99.90% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::21               8      0.01%     99.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::22              39      0.06%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::24              24      0.04%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::total        68003                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.bytesReadWrQ                    672                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls3.bytesReadSys               94106176                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls3.bytesWrittenSys            40021568                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls3.avgRdBWSys             723527991.88276386                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls3.avgWrBWSys             307702703.03023982                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls3.totGap                 130065283000                       # Total gap between requests (Tick)
system.mem_ctrls3.avgGap                     62061.57                       # Average gap between requests ((Tick/Count))
system.mem_ctrls3.requestorReadBytes::cpu0.inst        34368                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu0.data     50067168                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu1.inst          512                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu1.data     44003456                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorWriteBytes::writebacks     40020832                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls3.requestorReadRate::cpu0.inst 264235.686561388196                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu0.data 384937514.858716368675                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu1.inst 3936.472053056062                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu1.data 338317138.245863437653                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorWriteRate::writebacks 307697044.351663589478                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadAccesses::cpu0.inst         1074                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu0.data      1564620                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu1.inst           16                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu1.data      1375108                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorWriteAccesses::writebacks      1250674                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls3.requestorReadTotalLat::cpu0.inst     40561500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu0.data  64617806450                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu1.inst       549500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu1.data  58113148166                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorWriteTotalLat::writebacks 2737675536923                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls3.requestorReadAvgLat::cpu0.inst     37766.76                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu0.data     41299.36                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu1.inst     34343.75                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu1.data     42260.79                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorWriteAvgLat::writebacks   2188960.14                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls3.dram.bytesRead::cpu0.inst        34368                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu0.data     50067840                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu1.inst          512                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu1.data     44003456                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::total      94106176                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu0.inst        34368                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu1.inst          512                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::total        34880                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesWritten::writebacks     40021568                       # Number of bytes written to this memory (Byte)
system.mem_ctrls3.dram.bytesWritten::total     40021568                       # Number of bytes written to this memory (Byte)
system.mem_ctrls3.dram.numReads::cpu0.inst          537                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu0.data       782310                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu1.inst            8                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu1.data       687554                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::total        1470409                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numWrites::writebacks       625337                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls3.dram.numWrites::total        625337                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls3.dram.bwRead::cpu0.inst       264236                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu0.data    384942681                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu1.inst         3936                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu1.data    338317138                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::total        723527992                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu0.inst       264236                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu1.inst         3936                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::total       268172                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwWrite::writebacks    307702703                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwWrite::total       307702703                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::writebacks    307702703                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu0.inst       264236                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu0.data    384942681                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu1.inst         3936                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu1.data    338317138                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::total      1031230695                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.readBursts             2940797                       # Number of DRAM read bursts (Count)
system.mem_ctrls3.dram.writeBursts            1250651                       # Number of DRAM write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::0       183682                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::1       183798                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::2       183702                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::3       183742                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::4       183746                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::5       184339                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::6       184078                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::7       184312                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::8       183790                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::9       183704                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::10       183626                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::11       183688                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::12       183638                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::13       183684                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::14       183624                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::15       183644                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::0        78084                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::1        78162                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::2        78124                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::3        78114                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::4        78136                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::5        78421                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::6        78226                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::7        78486                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::8        78140                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::9        78130                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::10        78110                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::11        78148                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::12        78120                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::13        78080                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::14        78088                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::15        78082                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.totQLat            63956125616                       # Total ticks spent queuing (Tick)
system.mem_ctrls3.dram.totBusLat           5881594000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls3.dram.totMemAccLat      122772065616                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls3.dram.avgQLat               21747.89                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls3.dram.avgBusLat              2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls3.dram.avgMemAccLat          41747.89                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls3.dram.readRowHits            1470181                       # Number of row buffer hits during reads (Count)
system.mem_ctrls3.dram.writeRowHits           1077130                       # Number of row buffer hits during writes (Count)
system.mem_ctrls3.dram.readRowHitRate           49.99                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls3.dram.writeRowHitRate          86.13                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls3.dram.bytesPerActivate::samples      1644137                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::mean    81.578564                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::gmean    71.913369                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::stdev    61.982372                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::0-63        11023      0.67%      0.67% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::64-127      1494690     90.91%     91.58% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::128-191        14444      0.88%     92.46% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::192-255        23349      1.42%     93.88% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::256-319        51778      3.15%     97.03% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::320-383        39673      2.41%     99.44% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::384-447         5691      0.35%     99.79% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::448-511         1532      0.09%     99.88% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::512-575         1957      0.12%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::total      1644137                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesRead             94105504                       # Total bytes read (Byte)
system.mem_ctrls3.dram.bytesWritten          40020832                       # Total bytes written (Byte)
system.mem_ctrls3.dram.avgRdBW             723.522825                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls3.dram.avgWrBW             307.697044                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls3.dram.peakBW                16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls3.dram.busUtil                   6.45                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls3.dram.busUtilRead               4.52                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls3.dram.busUtilWrite              1.92                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls3.dram.pageHitRate              60.77                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls3.dram.power_state.pwrStateResidencyTicks::UNDEFINED 130065701750                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls3.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls3.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::IDLE  65433084526                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::REF   7363400000                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::ACT  57269217224                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls3.power_state.pwrStateResidencyTicks::UNDEFINED 130065701750                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp             3505454                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty       2501491                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           3345916                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq                36                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq            2376205                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp           2376205                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq        3505454                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls0.port      4402891                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls1.port      4402365                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls2.port      4402835                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls3.port      4402670                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total     17610761                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                17610761                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls0.port    134136512                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls1.port    134119360                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls2.port    134137984                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls3.port    134127744                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total    536521600                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                536521600                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                               36                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            5881695                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  5881695    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              5881695                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 130065701750                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer4.occupancy          5819752053                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer4.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer5.occupancy          5819115172                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer5.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer6.occupancy          5818919092                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer6.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer7.occupancy          5819175643                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy        29884154957                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests       11729102                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      5848368                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp            3507541                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty      5003532                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         2157                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict          6724556                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq              104                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp             104                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq           2376415                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp          2376415                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           2814                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq       3504728                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu0.icache.mem_side_port::system.l2.cpu_side_port         7491                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu0.dcache.mem_side_port::system.l2.cpu_side_port      9390655                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu1.icache.mem_side_port::system.l2.cpu_side_port          286                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu1.dcache.mem_side_port::system.l2.cpu_side_port      8250280                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total               17648712                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu0.icache.mem_side_port::system.l2.cpu_side_port       308480                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu0.dcache.mem_side_port::system.l2.cpu_side_port    280479040                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu1.icache.mem_side_port::system.l2.cpu_side_port         9152                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu1.dcache.mem_side_port::system.l2.cpu_side_port    256017920                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total               536814592                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                         5849654                       # Total snoops (Count)
system.tol2bus.snoopTraffic                 160122688                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples          11733253                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000343                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.019058                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                11729356     99.97%     99.97% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                    3775      0.03%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                     122      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::5                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::6                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::7                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::8                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               2                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total            11733253                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 130065701750                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy         4193377998                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           2004243                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy        2347971995                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer4.occupancy            110238                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer5.occupancy        2062913996                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests      11765114                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests      5882006                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests         1010                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops            1979                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops         1872                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops          107                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
