{"vcs1":{"timestamp_begin":1729317717.726072336, "rt":3.35, "ut":1.93, "st":0.43}}
{"vcselab":{"timestamp_begin":1729317721.155710652, "rt":0.90, "ut":0.34, "st":0.05}}
{"link":{"timestamp_begin":1729317722.119238026, "rt":0.37, "ut":0.29, "st":0.26}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1729317717.058825014}
{"VCS_COMP_START_TIME": 1729317717.058825014}
{"VCS_COMP_END_TIME": 1729317723.457461814}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a -v /RAID2/COURSE/iclab/iclabTA01/UMC018_CBDK/CIC/Verilog/fsa0m_a_generic_core_30.lib.src +define+GATE +neg_tchk +nowarnNTCDSN"}
{"vcs1": {"peak_mem": 367584}}
{"stitch_vcselab": {"peak_mem": 242248}}
