# See LICENSE for license details.

#*****************************************************************************
# p.adduN
#-----------------------------------------------------------------------------
#
# Test p.adduN instruction.
# 
#

#include "riscv_test.h"
#include "test_macros.h"

RVTEST_RV32U
RVTEST_CODE_BEGIN

  #-------------------------------------------------------------
  # Arithmetic tests
  #-------------------------------------------------------------
  TEST_RR_UIMM5_OP( 2, p.adduN, 0, 0, 0, 0 )
  TEST_RR_UIMM5_OP( 3, p.adduN, 0, 0, 0, 31 )
  TEST_RR_UIMM5_OP( 4, p.adduN, 1, 0, 1, 0 )
  TEST_RR_UIMM5_OP( 5, p.adduN, 1, 1, 0, 0 )
  TEST_RR_UIMM5_OP( 6, p.adduN, 0, 4294967295, 1, 0 )
  TEST_RR_UIMM5_OP( 7, p.adduN, 1, 0, 1, 0 )
  TEST_RR_UIMM5_OP( 8, p.adduN, 0, 1, 4294967295, 0 )
  TEST_RR_UIMM5_OP( 9, p.adduN, 1, 1, 0, 0 )
  TEST_RR_UIMM5_OP( 10, p.adduN, 3, 4294967295, 4294967295, 31 )
  TEST_RR_UIMM5_OP( 11, p.adduN, 0, 0, 0, 31 )
  TEST_RR_UIMM5_OP( 12, p.adduN, 4294967295, 4294967295, 0, 0 )
  TEST_RR_UIMM5_OP( 13, p.adduN, 4294967295, 0, 4294967295, 0 )
  TEST_RR_UIMM5_OP( 14, p.adduN, 9273, 1721330559, 3140813103, 19 )
  TEST_RR_UIMM5_OP( 15, p.adduN, 1621557197, 326528527, 1295028670, 0 )
  TEST_RR_UIMM5_OP( 16, p.adduN, 114699, 3327060757, 4189914960, 16 )
  TEST_RR_UIMM5_OP( 17, p.adduN, 31445, 562736194, 1498089919, 16 )
  TEST_RR_UIMM5_OP( 18, p.adduN, 764986480, 2257811712, 3862080133, 3 )
  TEST_RR_UIMM5_OP( 19, p.adduN, 934333102, 539967945, 3197364463, 2 )
  TEST_RR_UIMM5_OP( 20, p.adduN, 7, 3259958839, 4277975157, 30 )
  TEST_RR_UIMM5_OP( 21, p.adduN, 67069565, 2919593214, 1372858996, 6 )
  TEST_RR_UIMM5_OP( 22, p.adduN, 47152, 1948533893, 4231839945, 17 )
  TEST_RR_UIMM5_OP( 23, p.adduN, 1960, 3932210566, 4289253832, 22 )
  

  #-------------------------------------------------------------
  # Source/Destination tests
  #-------------------------------------------------------------
  TEST_RR_UIMM5_SRC1_EQ_DEST( 24, p.adduN, 178, 1796097331, 4198135388, 25 )
  TEST_RR_UIMM5_SRC1_EQ_DEST( 25, p.adduN, 6, 3830448900, 2846903473, 30 )
  
  TEST_RR_UIMM5_SRC2_EQ_DEST( 26, p.adduN, 10801, 2983323256, 2679994606, 19 )
  TEST_RR_UIMM5_SRC2_EQ_DEST( 27, p.adduN, 22335, 3794985973, 2060040802, 18 )
  
  TEST_RR_UIMM5_SRC12_EQ_DEST( 28, p.adduN, 3226, 3383351882, 21 )
  TEST_RR_UIMM5_SRC12_EQ_DEST( 29, p.adduN, 60034868, 1921115783, 6 )
  
  TEST_RR_UIMM5_DEST_BYPASS( 48, 0, p.adduN, 1176, 1234083100, 1234083100, 21 )
  TEST_RR_UIMM5_DEST_BYPASS( 49, 1, p.adduN, 1101349, 281945450, 281945450, 9 )
  TEST_RR_UIMM5_DEST_BYPASS( 50, 2, p.adduN, 1213, 2545388967, 2545388967, 22 )
  TEST_RR_UIMM5_DEST_BYPASS( 51, 0, p.adduN, 515638, 66001694, 66001694, 8 )
  TEST_RR_UIMM5_DEST_BYPASS( 52, 1, p.adduN, 1017506, 520963503, 520963503, 10 )
  TEST_RR_UIMM5_DEST_BYPASS( 53, 2, p.adduN, 2141, 1122701707, 1122701707, 20 )
  

  #-------------------------------------------------------------
  # Bypassing tests
  #-------------------------------------------------------------
  TEST_RR_UIMM5_SRC12_BYPASS( 30, 0, 0, p.adduN, 231, 3473489858, 404045688, 24 )
  TEST_RR_UIMM5_SRC12_BYPASS( 31, 0, 1, p.adduN, 4, 1179102729, 1056361427, 29 )
  TEST_RR_UIMM5_SRC12_BYPASS( 32, 0, 2, p.adduN, 78, 4098107385, 1192767858, 26 )
  TEST_RR_UIMM5_SRC12_BYPASS( 33, 1, 0, p.adduN, 484959986, 1714233263, 2165446632, 3 )
  TEST_RR_UIMM5_SRC12_BYPASS( 34, 1, 1, p.adduN, 145763140, 2987638448, 1676782049, 5 )
  TEST_RR_UIMM5_SRC12_BYPASS( 35, 1, 2, p.adduN, 163, 1540743805, 1196528260, 24 )
  TEST_RR_UIMM5_SRC12_BYPASS( 36, 2, 0, p.adduN, 791153740, 2568702236, 3760527684, 3 )
  TEST_RR_UIMM5_SRC12_BYPASS( 37, 2, 1, p.adduN, 47722, 1925786025, 1201724328, 16 )
  TEST_RR_UIMM5_SRC12_BYPASS( 38, 2, 2, p.adduN, 3629344, 808401033, 2908047301, 10 )
  TEST_RR_UIMM5_SRC12_BYPASS( 39, 0, 0, p.adduN, 2, 3189805682, 1796054301, 31 )
  TEST_RR_UIMM5_SRC12_BYPASS( 40, 0, 1, p.adduN, 78555859, 4107848293, 265674862, 0 )
  TEST_RR_UIMM5_SRC12_BYPASS( 41, 0, 2, p.adduN, 14, 3946670389, 3866028855, 29 )
  TEST_RR_UIMM5_SRC12_BYPASS( 42, 1, 0, p.adduN, 839, 3215272415, 3826610385, 23 )
  TEST_RR_UIMM5_SRC12_BYPASS( 43, 1, 1, p.adduN, 2118106943, 4090098638, 146115248, 1 )
  TEST_RR_UIMM5_SRC12_BYPASS( 44, 1, 2, p.adduN, 209571880, 1230305192, 446269851, 3 )
  TEST_RR_UIMM5_SRC12_BYPASS( 45, 2, 0, p.adduN, 21774075, 1490538795, 1296542861, 7 )
  TEST_RR_UIMM5_SRC12_BYPASS( 46, 2, 1, p.adduN, 987316, 29949645, 4014097763, 12 )
  TEST_RR_UIMM5_SRC12_BYPASS( 47, 2, 2, p.adduN, 382548, 2085368501, 1048467697, 13 )
  
  

  TEST_RR_UIMM5_ZEROSRC1( 54, p.adduN, 2386640, 610979876, 8 )
  TEST_RR_UIMM5_ZEROSRC1( 55, p.adduN, 370512194, 741024389, 1 )
  
  TEST_RR_UIMM5_ZEROSRC2( 56, p.adduN, 23, 3173501734, 27 )
  TEST_RR_UIMM5_ZEROSRC2( 57, p.adduN, 73706239, 1179299832, 4 )
  
  TEST_RR_UIMM5_ZEROSRC12( 58, p.adduN, 0, 21 )
  TEST_RR_UIMM5_ZEROSRC12( 59, p.adduN, 0, 10 )
  
  TEST_RR_UIMM5_ZERODEST( 60, p.adduN, 323195942, 367503353, 21 )
  TEST_RR_UIMM5_ZERODEST( 61, p.adduN, 1767496869, 2011168290, 3 )
  
  

  TEST_PASSFAIL

# Input data section.
RVTEST_CODE_END

  .data

# Output data section.
RVTEST_DATA_BEGIN

  TEST_DATA

RVTEST_DATA_END
