<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="prueba1.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="prueba1a.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_BIN" xil_pn:name="prueba1a.bin"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="prueba1a.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="prueba1a.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="prueba1a.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="prueba1a.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="prueba1a.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="prueba1a.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="prueba1a.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="prueba1a.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="prueba1a.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="prueba1a.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="prueba1a.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="prueba1a.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="prueba1a.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="prueba1a.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="prueba1a.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="prueba1a.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="prueba1a.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="prueba1a.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="prueba1a.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="prueba1a.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="prueba1a.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="prueba1a.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="prueba1a_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="prueba1a_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="prueba1a_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="prueba1a_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="prueba1a_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="prueba1a_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="prueba1a_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="prueba1a_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="prueba1a_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="prueba1a_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="prueba1a_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="prueba1a_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="prueba1a_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="prueba1a_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="prueba1a_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1674921024" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1674921024">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1674921024" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-692819947986767834" xil_pn:start_ts="1674921024">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1674921024" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-9118131655864919546" xil_pn:start_ts="1674921024">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1674921024" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1674921024">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1674921024" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="9199222141975433768" xil_pn:start_ts="1674921024">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1674921024" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745293037926" xil_pn:start_ts="1674921024">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1674921024" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-115370343912505904" xil_pn:start_ts="1674921024">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1674921501" xil_pn:in_ck="5363537583762421" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-5264799589656785323" xil_pn:start_ts="1674921497">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="prueba1a.lso"/>
      <outfile xil_pn:name="prueba1a.ngc"/>
      <outfile xil_pn:name="prueba1a.ngr"/>
      <outfile xil_pn:name="prueba1a.prj"/>
      <outfile xil_pn:name="prueba1a.stx"/>
      <outfile xil_pn:name="prueba1a.syr"/>
      <outfile xil_pn:name="prueba1a.xst"/>
      <outfile xil_pn:name="prueba1a_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1674921029" xil_pn:in_ck="5840892428718464670" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4784894065965508307" xil_pn:start_ts="1674921029">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1674921505" xil_pn:in_ck="-5426752068158520843" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-1915090273578850841" xil_pn:start_ts="1674921501">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="prueba1a.bld"/>
      <outfile xil_pn:name="prueba1a.ngd"/>
      <outfile xil_pn:name="prueba1a_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1674921509" xil_pn:in_ck="-3758862553205535882" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="-3239470449407159120" xil_pn:start_ts="1674921505">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="prueba1a.pcf"/>
      <outfile xil_pn:name="prueba1a_map.map"/>
      <outfile xil_pn:name="prueba1a_map.mrp"/>
      <outfile xil_pn:name="prueba1a_map.ncd"/>
      <outfile xil_pn:name="prueba1a_map.ngm"/>
      <outfile xil_pn:name="prueba1a_map.xrpt"/>
      <outfile xil_pn:name="prueba1a_summary.xml"/>
      <outfile xil_pn:name="prueba1a_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1674921516" xil_pn:in_ck="-2603946813107964913" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="93661965788626211" xil_pn:start_ts="1674921509">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="prueba1a.ncd"/>
      <outfile xil_pn:name="prueba1a.pad"/>
      <outfile xil_pn:name="prueba1a.par"/>
      <outfile xil_pn:name="prueba1a.ptwx"/>
      <outfile xil_pn:name="prueba1a.unroutes"/>
      <outfile xil_pn:name="prueba1a.xpi"/>
      <outfile xil_pn:name="prueba1a_pad.csv"/>
      <outfile xil_pn:name="prueba1a_pad.txt"/>
      <outfile xil_pn:name="prueba1a_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1674921587" xil_pn:in_ck="5840892428717271124" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="6587536580693756888" xil_pn:start_ts="1674921582">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="prueba1a.bgn"/>
      <outfile xil_pn:name="prueba1a.bin"/>
      <outfile xil_pn:name="prueba1a.bit"/>
      <outfile xil_pn:name="prueba1a.drc"/>
      <outfile xil_pn:name="prueba1a.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1674921516" xil_pn:in_ck="-2559349642484931342" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1674921513">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="prueba1a.twr"/>
      <outfile xil_pn:name="prueba1a.twx"/>
    </transform>
  </transforms>

</generated_project>
