Cache size                    : 67108864
Block size                    : 1024
Associativity                 : 1
Read only ports               : 0
Write only ports              : 0
Read write ports              : 1
Single ended read ports       : 0
Cache banks (UCA)             : 1
Technology                    : 0.065
Temperature                   : 360
Tag size                      : 42
array type                    : Scratch RAM
Model as memory               : 0
Model as 3D memory       	 : 0
Access mode                   : 0
Data array cell type          : 0
Data array peripheral type    : 0
Tag array cell type           : 0
Tag array peripheral type     : 0
Optimization target           : 0
Design objective (UCA wt)     : 0 0 0 100 0
Design objective (UCA dev)    : 20 100000 100000 100000 100000
Cache model                   : 0
Nuca bank                     : 0
Wire inside mat               : 2
Wire outside mat              : 2
Interconnect projection       : 1
Wire signaling               : 1
Print level                   : 1
ECC overhead                  : 1
Page size                     : 8192
Burst length                  : 8
Internal prefetch width       : 8
Force cache config            : 0
Subarray Driver direction       : 1
iostate                       : IDLE
dram_ecc                      : NO_ECC
io_type                     : DDR3
dram_dimm                      : UDIMM
IO Area (sq.mm) = inf
IO Timing Margin (ps) = 0
IO Votlage Margin (V) = 0
IO Dynamic Power (mW) = 57.6 PHY Power (mW) = 30 PHY Wakeup Time (us) = 27.503
IO Termination and Bias Power (mW) = 2505.96

---------- CACTI (version 7.0.3DD Prerelease of Aug, 2012), Uniform Cache Access SRAM Model ----------

Cache Parameters:
    Total cache size (bytes): 67108864
    Number of banks: 1
    Associativity: direct mapped
    Block size (bytes): 1024
    Read/write Ports: 1
    Read ports: 0
    Write ports: 0
    Technology size (nm): 65

    Access time (ns): 10.5475
    Cycle time (ns):  0.400624
    Total dynamic read energy per access (nJ): 1.17206
    Total dynamic write energy per access (nJ): 1.19374
    Total leakage power of a bank (mW): 101302
    Total gate leakage power of a bank (mW): 4919.59
    Cache height x width (mm): 36.8487 x 15.4068

    Best Ndwl : 128
    Best Ndbl : 256
    Best Nspd : 2
    Best Ndcm : 4
    Best Ndsam L1 : 4
    Best Ndsam L2 : 4

    Data array, H-tree wire type: Global wires with 30% delay penalty

Time Components:

  Data side (with Output driver) (ns): 10.5475
	H-tree input delay (ns): 3.81945
	Decoder + wordline delay (ns): 0.299435
	Bitline delay (ns): 0.119947
	Sense Amplifier delay (ns): 0.00718148
	H-tree output delay (ns): 6.30151


Power Components:

  Data array: Total dynamic read energy/access  (nJ): 1.17206
	Total energy in H-tree (that includes both address and data transfer) (nJ): 1.1035
	Output Htree inside bank Energy (nJ): 0.834185
	Decoder (nJ): 0.00145361
	Wordline (nJ): 0.00302203
	Bitline mux & associated drivers (nJ): 0.00229224
	Sense amp mux & associated drivers (nJ): 0.00213852
	Bitlines precharge and equalization circuit (nJ): 0.0162841
	Bitlines (nJ): 0.0369331
	Sense amplifier energy (nJ): 0.00368684
	Sub-array output driver (nJ): 0.00274819
	Total leakage power of a bank (mW): 101302
	Total leakage power in H-tree (that includes both address and data network) ((mW)): 189.109
	Total leakage power in cells (mW): 0
	Total leakage power in row logic(mW): 0
	Total leakage power in column logic(mW): 0
	Total gate leakage power in H-tree (that includes both address and data network) ((mW)): 30.2115


Area Components:

  Data array: Area (mm2): 567.721
	Height (mm): 36.8487
	Width (mm): 15.4068
	Area efficiency (Memory cell area/Total area) - 65.6246 %
		MAT Height (mm): 0.278342
		MAT Length (mm): 0.220468
		Subarray Height (mm): 0.121472
		Subarray Length (mm): 0.0979875

Wire Properties:

  Delay Optimal
	Repeater size - 132.492 
	Repeater spacing - 0.401236 (mm) 
	Delay - 0.0762769 (ns/mm) 
	PowerD - 0.000645934 (nJ/mm) 
	PowerL - 0.0268703 (mW/mm) 
	PowerLgate - 0.00246965 (mW/mm)
	Wire width - 0.13 microns
	Wire spacing - 0.13 microns

  5% Overhead
	Repeater size - 71.4921 
	Repeater spacing - 0.601236 (mm) 
	Delay - 0.0800491 (ns/mm) 
	PowerD - 0.000413294 (nJ/mm) 
	PowerL - 0.00967598 (mW/mm) 
	PowerLgate - 0.000889321 (mW/mm)
	Wire width - 0.13 microns
	Wire spacing - 0.13 microns

  10% Overhead
	Repeater size - 58.4921 
	Repeater spacing - 0.601236 (mm) 
	Delay - 0.0836949 (ns/mm) 
	PowerD - 0.000385302 (nJ/mm) 
	PowerL - 0.00791652 (mW/mm) 
	PowerLgate - 0.000727608 (mW/mm)
	Wire width - 0.13 microns
	Wire spacing - 0.13 microns

  20% Overhead
	Repeater size - 48.4921 
	Repeater spacing - 0.701236 (mm) 
	Delay - 0.0914717 (ns/mm) 
	PowerD - 0.000355694 (nJ/mm) 
	PowerL - 0.00562716 (mW/mm) 
	PowerLgate - 0.000517192 (mW/mm)
	Wire width - 0.13 microns
	Wire spacing - 0.13 microns

  30% Overhead
	Repeater size - 43.4921 
	Repeater spacing - 0.801236 (mm) 
	Delay - 0.0983457 (ns/mm) 
	PowerD - 0.00034098 (nJ/mm) 
	PowerL - 0.00441705 (mW/mm) 
	PowerLgate - 0.000405971 (mW/mm)
	Wire width - 0.13 microns
	Wire spacing - 0.13 microns

  Low-swing wire (1 mm) - Note: Unlike repeated wires, 
	delay and power values of low-swing wires do not
	have a linear relationship with length. 
	delay - 0.438942 (ns) 
	powerD - 1.10605e-05 (nJ) 
	PowerL - 8.08005e-07 (mW) 
	PowerLgate - 1.36421e-07 (mW)
	Wire width - 2.6e-07 microns
	Wire spacing - 2.6e-07 microns


top 3 best memory configurations are:
Memory    cap: 80 GB num_bobs: 1 bw: 533 (MHz) cost: $731.2 energy: 32.6101 (nJ) 
 {
 (0)  BoB       cap: 80 GB num_channels: 1 bw: 533 (MHz) cost: $731.2 energy: 32.6101 (nJ) 
    ==============
    (0) cap: 80 GB bw: 533 (MHz) cost: $731.2 dpc: 3 energy: 32.6101 (nJ)  DIMM:  RDIMM  low power: F [ 0(4GB) 0(8GB) 1(16GB) 2(32GB) 0(64GB) ]
    ==============

 }

=============================================

