verilog work "Scheme.vf"
vhdl work "RS_Trigger_test.vhd"
verilog work "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
