// Library - final_project, Cell - inverter, View - schematic
// LAST TIME SAVED: Nov 24 23:08:27 2019
// NETLIST TIME: Nov 29 01:25:25 2019
`timescale 1ns / 1ps 

`worklib final_project
`view schematic

(* cds_ams_schematic *) 
(* dfII_lib="final_project", dfII_cell="inverter", dfII_view="schematic", worklib_name="final_project", view_name="schematic", last_save_time="Nov 24 23:08:27 2019" *)

module inverter (OUT, VDD, VSS, IN);

output  OUT;

inout  VDD, VSS;

input  IN;

