INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/brain/LAB4/LAB4.srcs/sources_1/new/header.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_level'
ERROR: [VRFC 10-2989] 'neck_out' is not declared [C:/Users/brain/LAB4/LAB4.srcs/sources_1/new/header.vhd:70]
ERROR: [VRFC 10-3095] actual of formal out port 'second_digit' cannot be an expression [C:/Users/brain/LAB4/LAB4.srcs/sources_1/new/header.vhd:70]
ERROR: [VRFC 10-9458] unit 'behavioral' is ignored due to previous errors [C:/Users/brain/LAB4/LAB4.srcs/sources_1/new/header.vhd:20]
INFO: [VRFC 10-8704] VHDL file 'C:/Users/brain/LAB4/LAB4.srcs/sources_1/new/header.vhd' is ignored due to errors
