
*** Running vivado
    with args -log image.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source image.tcl -notrace



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source image.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/P V S Sukeerthi/Desktop/export'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/User/Vivado/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is C:/Users/P V S Sukeerthi/Desktop/project_set2/project_set2.runs/impl_1/{C:/Users/P V S Sukeerthi/Desktop/project_set2/project_set2.cache/ip} 
Command: link_design -top image -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/P V S Sukeerthi/Desktop/project_set2/project_set2.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'a'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/P V S Sukeerthi/Desktop/project_set2/project_set2.gen/sources_1/ip/image_processing_0/image_processing_0.dcp' for cell 'your_bb'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/P V S Sukeerthi/Desktop/project_set2/project_set2.gen/sources_1/ip/ila_0_1/ila_0.dcp' for cell 'your_ins'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.096 . Memory (MB): peak = 860.551 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 225 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: your_ins UUID: 12b50141-a87e-57bb-adb3-c740ab821db7 
Parsing XDC File [c:/Users/P V S Sukeerthi/Desktop/project_set2/project_set2.gen/sources_1/ip/ila_0_1/ila_v6_2/constraints/ila_impl.xdc] for cell 'your_ins/inst'
Finished Parsing XDC File [c:/Users/P V S Sukeerthi/Desktop/project_set2/project_set2.gen/sources_1/ip/ila_0_1/ila_v6_2/constraints/ila_impl.xdc] for cell 'your_ins/inst'
Parsing XDC File [c:/Users/P V S Sukeerthi/Desktop/project_set2/project_set2.gen/sources_1/ip/ila_0_1/ila_v6_2/constraints/ila.xdc] for cell 'your_ins/inst'
Finished Parsing XDC File [c:/Users/P V S Sukeerthi/Desktop/project_set2/project_set2.gen/sources_1/ip/ila_0_1/ila_v6_2/constraints/ila.xdc] for cell 'your_ins/inst'
Parsing XDC File [C:/Users/P V S Sukeerthi/Desktop/project_set2/project_set2.srcs/constrs_1/new/const.xdc]
Finished Parsing XDC File [C:/Users/P V S Sukeerthi/Desktop/project_set2/project_set2.srcs/constrs_1/new/const.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1001.273 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 80 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 80 instances

14 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
tcl.statsThreshold, tcl.collectionResultDisplayLimit
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1027.199 ; gain = 25.926

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: bf5f11e7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1552.539 ; gain = 525.340

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [c:/Users/P V S Sukeerthi/Desktop/project_set2/project_set2.runs/impl_1/.Xil/Vivado-18588-LAPTOP-L9T64LL4/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "wr_clk_period": no such variable
 [c:/Users/P V S Sukeerthi/Desktop/project_set2/project_set2.runs/impl_1/.Xil/Vivado-18588-LAPTOP-L9T64LL4/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:12]
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value": no such variable
 [c:/Users/P V S Sukeerthi/Desktop/project_set2/project_set2.runs/impl_1/.Xil/Vivado-18588-LAPTOP-L9T64LL4/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:17]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [c:/Users/P V S Sukeerthi/Desktop/project_set2/project_set2.runs/impl_1/.Xil/Vivado-18588-LAPTOP-L9T64LL4/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value": no such variable
 [c:/Users/P V S Sukeerthi/Desktop/project_set2/project_set2.runs/impl_1/.Xil/Vivado-18588-LAPTOP-L9T64LL4/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:20]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [c:/Users/P V S Sukeerthi/Desktop/project_set2/project_set2.runs/impl_1/.Xil/Vivado-18588-LAPTOP-L9T64LL4/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "rd_clk_period_2": no such variable
 [c:/Users/P V S Sukeerthi/Desktop/project_set2/project_set2.runs/impl_1/.Xil/Vivado-18588-LAPTOP-L9T64LL4/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:25]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [c:/Users/P V S Sukeerthi/Desktop/project_set2/project_set2.runs/impl_1/.Xil/Vivado-18588-LAPTOP-L9T64LL4/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value_2": no such variable
 [c:/Users/P V S Sukeerthi/Desktop/project_set2/project_set2.runs/impl_1/.Xil/Vivado-18588-LAPTOP-L9T64LL4/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:33]
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value_2": no such variable
 [c:/Users/P V S Sukeerthi/Desktop/project_set2/project_set2.runs/impl_1/.Xil/Vivado-18588-LAPTOP-L9T64LL4/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:36]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1914.426 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 868b4c06

Time (s): cpu = 00:00:01 ; elapsed = 00:02:27 . Memory (MB): peak = 1914.426 ; gain = 19.844

Phase 2 Retarget
INFO: [Opt 31-1287] Pulled Inverter your_bb/inst/grp_image_processing_Pipeline_VITIS_LOOP_247_1_VITIS_LOOP_248_2_fu_56/flow_control_loop_pipe_sequential_init_U/p_reg_reg_i_1 into driver instance your_bb/inst/grp_image_processing_Pipeline_VITIS_LOOP_247_1_VITIS_LOOP_248_2_fu_56/flow_control_loop_pipe_sequential_init_U/p_reg_reg_i_9, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter your_ins/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_1 into driver instance your_ins/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[13]_i_3, which resulted in an inversion of 16 pins
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 93421771

Time (s): cpu = 00:00:01 ; elapsed = 00:02:27 . Memory (MB): peak = 1914.426 ; gain = 19.844
INFO: [Opt 31-389] Phase Retarget created 6 cells and removed 31 cells
INFO: [Opt 31-1021] In phase Retarget, 66 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 8a43a91c

Time (s): cpu = 00:00:01 ; elapsed = 00:02:27 . Memory (MB): peak = 1914.426 ; gain = 19.844
INFO: [Opt 31-389] Phase Constant propagation created 18 cells and removed 54 cells
INFO: [Opt 31-1021] In phase Constant propagation, 49 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 165d49518

Time (s): cpu = 00:00:01 ; elapsed = 00:02:27 . Memory (MB): peak = 1914.426 ; gain = 19.844
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 275 cells
INFO: [Opt 31-1021] In phase Sweep, 964 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG ap_clk_IBUF_BUFG_inst to drive 2189 load(s) on clock net ap_clk_IBUF_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 5 BUFG optimization | Checksum: dc76cc8c

Time (s): cpu = 00:00:01 ; elapsed = 00:02:28 . Memory (MB): peak = 1914.426 ; gain = 19.844
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: dc76cc8c

Time (s): cpu = 00:00:01 ; elapsed = 00:02:28 . Memory (MB): peak = 1914.426 ; gain = 19.844
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: dc76cc8c

Time (s): cpu = 00:00:01 ; elapsed = 00:02:28 . Memory (MB): peak = 1914.426 ; gain = 19.844
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 57 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               6  |              31  |                                             66  |
|  Constant propagation         |              18  |              54  |                                             49  |
|  Sweep                        |               0  |             275  |                                            964  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             57  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1914.426 ; gain = 0.000
Ending Logic Optimization Task | Checksum: bab7a406

Time (s): cpu = 00:00:01 ; elapsed = 00:02:28 . Memory (MB): peak = 1914.426 ; gain = 19.844

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 65 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 88 newly gated: 0 Total Ports: 130
Ending PowerOpt Patch Enables Task | Checksum: 116261609

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.408 . Memory (MB): peak = 2093.117 ; gain = 0.000
Ending Power Optimization Task | Checksum: 116261609

Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2093.117 ; gain = 178.691

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: a73349b6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2093.117 ; gain = 0.000
Ending Final Cleanup Task | Checksum: a73349b6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2093.117 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2093.117 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: a73349b6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2093.117 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 3 Warnings, 10 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
tcl.statsThreshold, tcl.collectionResultDisplayLimit
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.337 . Memory (MB): peak = 2093.117 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/P V S Sukeerthi/Desktop/project_set2/project_set2.runs/impl_1/image_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file image_drc_opted.rpt -pb image_drc_opted.pb -rpx image_drc_opted.rpx
Command: report_drc -file image_drc_opted.rpt -pb image_drc_opted.pb -rpx image_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/P V S Sukeerthi/Desktop/project_set2/project_set2.runs/impl_1/image_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
ERROR: [DRC UTLZ-1] Resource utilization: RAMB18 and RAMB36/FIFO over-utilized in Top Level Design (This design requires more RAMB18 and RAMB36/FIFO cells than are available in the target device. This design requires 126 of such cell types but only 100 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
ERROR: [DRC UTLZ-1] Resource utilization: RAMB36/FIFO over-utilized in Top Level Design (This design requires more RAMB36/FIFO cells than are available in the target device. This design requires 61 of such cell types but only 50 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
ERROR: [DRC UTLZ-1] Resource utilization: RAMB36E1 over-utilized in Top Level Design (This design requires more RAMB36E1 cells than are available in the target device. This design requires 61 of such cell types but only 50 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
INFO: [Vivado_Tcl 4-198] DRC finished with 3 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado_Tcl 4-23] Error(s) found during DRC. Placer not run.
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 3 Warnings, 10 Critical Warnings and 4 Errors encountered.
place_design failed
INFO: [Common 17-600] The following parameters have non-default value.
tcl.statsThreshold
ERROR: [Common 17-39] 'place_design' failed due to earlier errors.

INFO: [Common 17-206] Exiting Vivado at Fri Nov  8 23:54:55 2024...
