// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<3> relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::ap_ST_fsm_state1 = "1";
const sc_lv<3> relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::ap_ST_fsm_pp0_stage0 = "10";
const sc_lv<3> relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::ap_ST_fsm_state6 = "100";
const bool relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::ap_const_boolean_1 = true;
const sc_lv<32> relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::ap_const_lv32_0 = "00000000000000000000000000000000";
const sc_lv<32> relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::ap_const_lv32_1 = "1";
const bool relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::ap_const_boolean_0 = false;
const sc_lv<1> relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::ap_const_lv1_0 = "0";
const sc_lv<1> relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::ap_const_lv1_1 = "1";
const sc_lv<5> relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::ap_const_lv5_0 = "00000";
const sc_lv<5> relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::ap_const_lv5_10 = "10000";
const sc_lv<5> relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::ap_const_lv5_1 = "1";
const sc_lv<32> relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::ap_const_lv32_C = "1100";
const sc_lv<32> relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::ap_const_lv32_D = "1101";
const sc_lv<32> relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::ap_const_lv32_F = "1111";
const sc_lv<3> relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::ap_const_lv3_7 = "111";
const sc_lv<3> relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::ap_const_lv3_0 = "000";
const sc_lv<16> relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::ap_const_lv16_0 = "0000000000000000";
const sc_lv<32> relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::ap_const_lv32_B = "1011";
const sc_lv<12> relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::ap_const_lv12_FFF = "111111111111";
const sc_lv<12> relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::ap_const_lv12_0 = "000000000000";
const sc_lv<32> relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::ap_const_lv32_2 = "10";

relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s(sc_module_name name) : sc_module(name), mVcdFile(0) {

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_add_ln415_1_fu_487_p2);
    sensitive << ( zext_ln415_1_fu_483_p1 );
    sensitive << ( trunc_ln708_1_fu_455_p4 );

    SC_METHOD(thread_add_ln415_2_fu_547_p2);
    sensitive << ( zext_ln415_2_fu_543_p1 );
    sensitive << ( trunc_ln708_2_fu_515_p4 );

    SC_METHOD(thread_add_ln415_3_fu_607_p2);
    sensitive << ( zext_ln415_3_fu_603_p1 );
    sensitive << ( trunc_ln708_3_fu_575_p4 );

    SC_METHOD(thread_add_ln415_4_fu_667_p2);
    sensitive << ( zext_ln415_4_fu_663_p1 );
    sensitive << ( trunc_ln708_4_fu_635_p4 );

    SC_METHOD(thread_add_ln415_5_fu_727_p2);
    sensitive << ( zext_ln415_5_fu_723_p1 );
    sensitive << ( trunc_ln708_5_fu_695_p4 );

    SC_METHOD(thread_add_ln415_6_fu_787_p2);
    sensitive << ( zext_ln415_6_fu_783_p1 );
    sensitive << ( trunc_ln708_6_fu_755_p4 );

    SC_METHOD(thread_add_ln415_7_fu_847_p2);
    sensitive << ( zext_ln415_7_fu_843_p1 );
    sensitive << ( trunc_ln708_7_fu_815_p4 );

    SC_METHOD(thread_add_ln415_fu_427_p2);
    sensitive << ( zext_ln415_fu_423_p1 );
    sensitive << ( trunc_ln_fu_395_p4 );

    SC_METHOD(thread_and_ln415_1_fu_477_p2);
    sensitive << ( trunc_ln412_1_fu_473_p1 );
    sensitive << ( tmp_4_fu_465_p3 );

    SC_METHOD(thread_and_ln415_2_fu_537_p2);
    sensitive << ( trunc_ln412_2_fu_533_p1 );
    sensitive << ( tmp_7_fu_525_p3 );

    SC_METHOD(thread_and_ln415_3_fu_597_p2);
    sensitive << ( trunc_ln412_3_fu_593_p1 );
    sensitive << ( tmp_10_fu_585_p3 );

    SC_METHOD(thread_and_ln415_4_fu_657_p2);
    sensitive << ( trunc_ln412_4_fu_653_p1 );
    sensitive << ( tmp_13_fu_645_p3 );

    SC_METHOD(thread_and_ln415_5_fu_717_p2);
    sensitive << ( trunc_ln412_5_fu_713_p1 );
    sensitive << ( tmp_16_fu_705_p3 );

    SC_METHOD(thread_and_ln415_6_fu_777_p2);
    sensitive << ( trunc_ln412_6_fu_773_p1 );
    sensitive << ( tmp_19_fu_765_p3 );

    SC_METHOD(thread_and_ln415_7_fu_837_p2);
    sensitive << ( trunc_ln412_7_fu_833_p1 );
    sensitive << ( tmp_22_fu_825_p3 );

    SC_METHOD(thread_and_ln415_fu_417_p2);
    sensitive << ( trunc_ln412_fu_413_p1 );
    sensitive << ( tmp_1_fu_405_p3 );

    SC_METHOD(thread_and_ln416_1_fu_952_p2);
    sensitive << ( tmp_5_fu_932_p3 );
    sensitive << ( xor_ln416_1_fu_946_p2 );

    SC_METHOD(thread_and_ln416_2_fu_1004_p2);
    sensitive << ( tmp_8_fu_984_p3 );
    sensitive << ( xor_ln416_2_fu_998_p2 );

    SC_METHOD(thread_and_ln416_3_fu_1056_p2);
    sensitive << ( tmp_11_fu_1036_p3 );
    sensitive << ( xor_ln416_3_fu_1050_p2 );

    SC_METHOD(thread_and_ln416_4_fu_1108_p2);
    sensitive << ( tmp_14_fu_1088_p3 );
    sensitive << ( xor_ln416_4_fu_1102_p2 );

    SC_METHOD(thread_and_ln416_5_fu_1160_p2);
    sensitive << ( tmp_17_fu_1140_p3 );
    sensitive << ( xor_ln416_5_fu_1154_p2 );

    SC_METHOD(thread_and_ln416_6_fu_1212_p2);
    sensitive << ( tmp_20_fu_1192_p3 );
    sensitive << ( xor_ln416_6_fu_1206_p2 );

    SC_METHOD(thread_and_ln416_7_fu_1264_p2);
    sensitive << ( tmp_23_fu_1244_p3 );
    sensitive << ( xor_ln416_7_fu_1258_p2 );

    SC_METHOD(thread_and_ln416_fu_900_p2);
    sensitive << ( tmp_2_fu_880_p3 );
    sensitive << ( xor_ln416_fu_894_p2 );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state6);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_block_pp0_stage0);

    SC_METHOD(thread_ap_block_pp0_stage0_01001);
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln41_reg_1291 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( icmp_ln41_reg_1291_pp0_iter2_reg );
    sensitive << ( io_acc_block_signal_op29 );
    sensitive << ( io_acc_block_signal_op177 );

    SC_METHOD(thread_ap_block_pp0_stage0_11001);
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln41_reg_1291 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( icmp_ln41_reg_1291_pp0_iter2_reg );
    sensitive << ( io_acc_block_signal_op29 );
    sensitive << ( io_acc_block_signal_op177 );

    SC_METHOD(thread_ap_block_pp0_stage0_subdone);
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln41_reg_1291 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( icmp_ln41_reg_1291_pp0_iter2_reg );
    sensitive << ( io_acc_block_signal_op29 );
    sensitive << ( io_acc_block_signal_op177 );

    SC_METHOD(thread_ap_block_state1);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );

    SC_METHOD(thread_ap_block_state2_pp0_stage0_iter0);

    SC_METHOD(thread_ap_block_state3_pp0_stage0_iter1);
    sensitive << ( icmp_ln41_reg_1291 );
    sensitive << ( io_acc_block_signal_op29 );

    SC_METHOD(thread_ap_block_state4_pp0_stage0_iter2);

    SC_METHOD(thread_ap_block_state5_pp0_stage0_iter3);
    sensitive << ( icmp_ln41_reg_1291_pp0_iter2_reg );
    sensitive << ( io_acc_block_signal_op177 );

    SC_METHOD(thread_ap_condition_pp0_exit_iter0_state2);
    sensitive << ( icmp_ln41_fu_351_p2 );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state6 );

    SC_METHOD(thread_ap_enable_pp0);
    sensitive << ( ap_idle_pp0 );

    SC_METHOD(thread_ap_idle);
    sensitive << ( real_start );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_ap_idle_pp0);
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( internal_ap_ready );

    SC_METHOD(thread_data_V_data_0_V_blk_n);
    sensitive << ( data_V_data_0_V_empty_n );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( icmp_ln41_reg_1291 );

    SC_METHOD(thread_data_V_data_0_V_read);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln41_reg_1291 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_data_V_data_1_V_blk_n);
    sensitive << ( data_V_data_1_V_empty_n );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( icmp_ln41_reg_1291 );

    SC_METHOD(thread_data_V_data_1_V_read);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln41_reg_1291 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_data_V_data_2_V_blk_n);
    sensitive << ( data_V_data_2_V_empty_n );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( icmp_ln41_reg_1291 );

    SC_METHOD(thread_data_V_data_2_V_read);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln41_reg_1291 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_data_V_data_3_V_blk_n);
    sensitive << ( data_V_data_3_V_empty_n );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( icmp_ln41_reg_1291 );

    SC_METHOD(thread_data_V_data_3_V_read);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln41_reg_1291 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_data_V_data_4_V_blk_n);
    sensitive << ( data_V_data_4_V_empty_n );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( icmp_ln41_reg_1291 );

    SC_METHOD(thread_data_V_data_4_V_read);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln41_reg_1291 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_data_V_data_5_V_blk_n);
    sensitive << ( data_V_data_5_V_empty_n );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( icmp_ln41_reg_1291 );

    SC_METHOD(thread_data_V_data_5_V_read);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln41_reg_1291 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_data_V_data_6_V_blk_n);
    sensitive << ( data_V_data_6_V_empty_n );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( icmp_ln41_reg_1291 );

    SC_METHOD(thread_data_V_data_6_V_read);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln41_reg_1291 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_data_V_data_7_V_blk_n);
    sensitive << ( data_V_data_7_V_empty_n );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( icmp_ln41_reg_1291 );

    SC_METHOD(thread_data_V_data_7_V_read);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln41_reg_1291 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_i_fu_357_p2);
    sensitive << ( i_0_reg_340 );

    SC_METHOD(thread_icmp_ln1494_1_fu_927_p2);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( icmp_ln41_reg_1291_pp0_iter1_reg );
    sensitive << ( tmp_data_V_1_reg_1306 );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    SC_METHOD(thread_icmp_ln1494_2_fu_979_p2);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( icmp_ln41_reg_1291_pp0_iter1_reg );
    sensitive << ( tmp_data_V_2_reg_1312 );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    SC_METHOD(thread_icmp_ln1494_3_fu_1031_p2);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( icmp_ln41_reg_1291_pp0_iter1_reg );
    sensitive << ( tmp_data_V_3_reg_1318 );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    SC_METHOD(thread_icmp_ln1494_4_fu_1083_p2);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( icmp_ln41_reg_1291_pp0_iter1_reg );
    sensitive << ( tmp_data_V_418_reg_1324 );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    SC_METHOD(thread_icmp_ln1494_5_fu_1135_p2);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( icmp_ln41_reg_1291_pp0_iter1_reg );
    sensitive << ( tmp_data_V_5_reg_1330 );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    SC_METHOD(thread_icmp_ln1494_6_fu_1187_p2);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( icmp_ln41_reg_1291_pp0_iter1_reg );
    sensitive << ( tmp_data_V_6_reg_1336 );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    SC_METHOD(thread_icmp_ln1494_7_fu_1239_p2);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( icmp_ln41_reg_1291_pp0_iter1_reg );
    sensitive << ( tmp_data_V_7_reg_1342 );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    SC_METHOD(thread_icmp_ln1494_fu_875_p2);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( icmp_ln41_reg_1291_pp0_iter1_reg );
    sensitive << ( tmp_data_V_0_reg_1300 );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    SC_METHOD(thread_icmp_ln41_fu_351_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( i_0_reg_340 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_icmp_ln768_1_fu_509_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln41_reg_1291 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( p_Result_2_1_fu_493_p4 );

    SC_METHOD(thread_icmp_ln768_2_fu_569_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln41_reg_1291 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( p_Result_2_2_fu_553_p4 );

    SC_METHOD(thread_icmp_ln768_3_fu_629_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln41_reg_1291 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( p_Result_2_3_fu_613_p4 );

    SC_METHOD(thread_icmp_ln768_4_fu_689_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln41_reg_1291 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( p_Result_2_4_fu_673_p4 );

    SC_METHOD(thread_icmp_ln768_5_fu_749_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln41_reg_1291 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( p_Result_2_5_fu_733_p4 );

    SC_METHOD(thread_icmp_ln768_6_fu_809_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln41_reg_1291 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( p_Result_2_6_fu_793_p4 );

    SC_METHOD(thread_icmp_ln768_7_fu_869_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln41_reg_1291 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( p_Result_2_7_fu_853_p4 );

    SC_METHOD(thread_icmp_ln768_fu_449_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln41_reg_1291 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( p_Result_2_fu_433_p4 );

    SC_METHOD(thread_icmp_ln879_1_fu_503_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln41_reg_1291 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( p_Result_2_1_fu_493_p4 );

    SC_METHOD(thread_icmp_ln879_2_fu_563_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln41_reg_1291 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( p_Result_2_2_fu_553_p4 );

    SC_METHOD(thread_icmp_ln879_3_fu_623_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln41_reg_1291 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( p_Result_2_3_fu_613_p4 );

    SC_METHOD(thread_icmp_ln879_4_fu_683_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln41_reg_1291 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( p_Result_2_4_fu_673_p4 );

    SC_METHOD(thread_icmp_ln879_5_fu_743_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln41_reg_1291 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( p_Result_2_5_fu_733_p4 );

    SC_METHOD(thread_icmp_ln879_6_fu_803_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln41_reg_1291 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( p_Result_2_6_fu_793_p4 );

    SC_METHOD(thread_icmp_ln879_7_fu_863_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln41_reg_1291 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( p_Result_2_7_fu_853_p4 );

    SC_METHOD(thread_icmp_ln879_fu_443_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln41_reg_1291 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( p_Result_2_fu_433_p4 );

    SC_METHOD(thread_internal_ap_ready);
    sensitive << ( ap_CS_fsm_state6 );

    SC_METHOD(thread_io_acc_block_signal_op177);
    sensitive << ( res_V_data_0_V_full_n );
    sensitive << ( res_V_data_1_V_full_n );
    sensitive << ( res_V_data_2_V_full_n );
    sensitive << ( res_V_data_3_V_full_n );
    sensitive << ( res_V_data_4_V_full_n );
    sensitive << ( res_V_data_5_V_full_n );
    sensitive << ( res_V_data_6_V_full_n );
    sensitive << ( res_V_data_7_V_full_n );

    SC_METHOD(thread_io_acc_block_signal_op29);
    sensitive << ( data_V_data_0_V_empty_n );
    sensitive << ( data_V_data_1_V_empty_n );
    sensitive << ( data_V_data_2_V_empty_n );
    sensitive << ( data_V_data_3_V_empty_n );
    sensitive << ( data_V_data_4_V_empty_n );
    sensitive << ( data_V_data_5_V_empty_n );
    sensitive << ( data_V_data_6_V_empty_n );
    sensitive << ( data_V_data_7_V_empty_n );

    SC_METHOD(thread_p_Result_2_1_fu_493_p4);
    sensitive << ( data_V_data_1_V_dout );

    SC_METHOD(thread_p_Result_2_2_fu_553_p4);
    sensitive << ( data_V_data_2_V_dout );

    SC_METHOD(thread_p_Result_2_3_fu_613_p4);
    sensitive << ( data_V_data_3_V_dout );

    SC_METHOD(thread_p_Result_2_4_fu_673_p4);
    sensitive << ( data_V_data_4_V_dout );

    SC_METHOD(thread_p_Result_2_5_fu_733_p4);
    sensitive << ( data_V_data_5_V_dout );

    SC_METHOD(thread_p_Result_2_6_fu_793_p4);
    sensitive << ( data_V_data_6_V_dout );

    SC_METHOD(thread_p_Result_2_7_fu_853_p4);
    sensitive << ( data_V_data_7_V_dout );

    SC_METHOD(thread_p_Result_2_fu_433_p4);
    sensitive << ( data_V_data_0_V_dout );

    SC_METHOD(thread_real_start);
    sensitive << ( ap_start );
    sensitive << ( start_full_n );
    sensitive << ( start_once_reg );

    SC_METHOD(thread_res_V_data_0_V_blk_n);
    sensitive << ( res_V_data_0_V_full_n );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( icmp_ln41_reg_1291_pp0_iter2_reg );

    SC_METHOD(thread_res_V_data_0_V_din);
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( icmp_ln41_reg_1291_pp0_iter2_reg );
    sensitive << ( tmp_data_0_V_reg_1476 );
    sensitive << ( ap_block_pp0_stage0_01001 );

    SC_METHOD(thread_res_V_data_0_V_write);
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( icmp_ln41_reg_1291_pp0_iter2_reg );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_res_V_data_1_V_blk_n);
    sensitive << ( res_V_data_1_V_full_n );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( icmp_ln41_reg_1291_pp0_iter2_reg );

    SC_METHOD(thread_res_V_data_1_V_din);
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( icmp_ln41_reg_1291_pp0_iter2_reg );
    sensitive << ( tmp_data_1_V_reg_1481 );
    sensitive << ( ap_block_pp0_stage0_01001 );

    SC_METHOD(thread_res_V_data_1_V_write);
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( icmp_ln41_reg_1291_pp0_iter2_reg );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_res_V_data_2_V_blk_n);
    sensitive << ( res_V_data_2_V_full_n );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( icmp_ln41_reg_1291_pp0_iter2_reg );

    SC_METHOD(thread_res_V_data_2_V_din);
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( icmp_ln41_reg_1291_pp0_iter2_reg );
    sensitive << ( tmp_data_2_V_reg_1486 );
    sensitive << ( ap_block_pp0_stage0_01001 );

    SC_METHOD(thread_res_V_data_2_V_write);
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( icmp_ln41_reg_1291_pp0_iter2_reg );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_res_V_data_3_V_blk_n);
    sensitive << ( res_V_data_3_V_full_n );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( icmp_ln41_reg_1291_pp0_iter2_reg );

    SC_METHOD(thread_res_V_data_3_V_din);
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( icmp_ln41_reg_1291_pp0_iter2_reg );
    sensitive << ( tmp_data_3_V_reg_1491 );
    sensitive << ( ap_block_pp0_stage0_01001 );

    SC_METHOD(thread_res_V_data_3_V_write);
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( icmp_ln41_reg_1291_pp0_iter2_reg );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_res_V_data_4_V_blk_n);
    sensitive << ( res_V_data_4_V_full_n );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( icmp_ln41_reg_1291_pp0_iter2_reg );

    SC_METHOD(thread_res_V_data_4_V_din);
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( icmp_ln41_reg_1291_pp0_iter2_reg );
    sensitive << ( tmp_data_4_V_reg_1496 );
    sensitive << ( ap_block_pp0_stage0_01001 );

    SC_METHOD(thread_res_V_data_4_V_write);
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( icmp_ln41_reg_1291_pp0_iter2_reg );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_res_V_data_5_V_blk_n);
    sensitive << ( res_V_data_5_V_full_n );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( icmp_ln41_reg_1291_pp0_iter2_reg );

    SC_METHOD(thread_res_V_data_5_V_din);
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( icmp_ln41_reg_1291_pp0_iter2_reg );
    sensitive << ( tmp_data_5_V_reg_1501 );
    sensitive << ( ap_block_pp0_stage0_01001 );

    SC_METHOD(thread_res_V_data_5_V_write);
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( icmp_ln41_reg_1291_pp0_iter2_reg );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_res_V_data_6_V_blk_n);
    sensitive << ( res_V_data_6_V_full_n );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( icmp_ln41_reg_1291_pp0_iter2_reg );

    SC_METHOD(thread_res_V_data_6_V_din);
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( icmp_ln41_reg_1291_pp0_iter2_reg );
    sensitive << ( tmp_data_6_V_reg_1506 );
    sensitive << ( ap_block_pp0_stage0_01001 );

    SC_METHOD(thread_res_V_data_6_V_write);
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( icmp_ln41_reg_1291_pp0_iter2_reg );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_res_V_data_7_V_blk_n);
    sensitive << ( res_V_data_7_V_full_n );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( icmp_ln41_reg_1291_pp0_iter2_reg );

    SC_METHOD(thread_res_V_data_7_V_din);
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( icmp_ln41_reg_1291_pp0_iter2_reg );
    sensitive << ( tmp_data_7_V_reg_1511 );
    sensitive << ( ap_block_pp0_stage0_01001 );

    SC_METHOD(thread_res_V_data_7_V_write);
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( icmp_ln41_reg_1291_pp0_iter2_reg );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_select_ln340_1_fu_964_p3);
    sensitive << ( add_ln415_1_reg_1364 );
    sensitive << ( select_ln777_1_fu_958_p3 );

    SC_METHOD(thread_select_ln340_2_fu_1016_p3);
    sensitive << ( add_ln415_2_reg_1380 );
    sensitive << ( select_ln777_2_fu_1010_p3 );

    SC_METHOD(thread_select_ln340_3_fu_1068_p3);
    sensitive << ( add_ln415_3_reg_1396 );
    sensitive << ( select_ln777_3_fu_1062_p3 );

    SC_METHOD(thread_select_ln340_4_fu_1120_p3);
    sensitive << ( add_ln415_4_reg_1412 );
    sensitive << ( select_ln777_4_fu_1114_p3 );

    SC_METHOD(thread_select_ln340_5_fu_1172_p3);
    sensitive << ( add_ln415_5_reg_1428 );
    sensitive << ( select_ln777_5_fu_1166_p3 );

    SC_METHOD(thread_select_ln340_6_fu_1224_p3);
    sensitive << ( add_ln415_6_reg_1444 );
    sensitive << ( select_ln777_6_fu_1218_p3 );

    SC_METHOD(thread_select_ln340_7_fu_1276_p3);
    sensitive << ( add_ln415_7_reg_1460 );
    sensitive << ( select_ln777_7_fu_1270_p3 );

    SC_METHOD(thread_select_ln340_fu_912_p3);
    sensitive << ( add_ln415_reg_1348 );
    sensitive << ( select_ln777_fu_906_p3 );

    SC_METHOD(thread_select_ln777_1_fu_958_p3);
    sensitive << ( icmp_ln879_1_reg_1370 );
    sensitive << ( icmp_ln768_1_reg_1375 );
    sensitive << ( and_ln416_1_fu_952_p2 );

    SC_METHOD(thread_select_ln777_2_fu_1010_p3);
    sensitive << ( icmp_ln879_2_reg_1386 );
    sensitive << ( icmp_ln768_2_reg_1391 );
    sensitive << ( and_ln416_2_fu_1004_p2 );

    SC_METHOD(thread_select_ln777_3_fu_1062_p3);
    sensitive << ( icmp_ln879_3_reg_1402 );
    sensitive << ( icmp_ln768_3_reg_1407 );
    sensitive << ( and_ln416_3_fu_1056_p2 );

    SC_METHOD(thread_select_ln777_4_fu_1114_p3);
    sensitive << ( icmp_ln879_4_reg_1418 );
    sensitive << ( icmp_ln768_4_reg_1423 );
    sensitive << ( and_ln416_4_fu_1108_p2 );

    SC_METHOD(thread_select_ln777_5_fu_1166_p3);
    sensitive << ( icmp_ln879_5_reg_1434 );
    sensitive << ( icmp_ln768_5_reg_1439 );
    sensitive << ( and_ln416_5_fu_1160_p2 );

    SC_METHOD(thread_select_ln777_6_fu_1218_p3);
    sensitive << ( icmp_ln879_6_reg_1450 );
    sensitive << ( icmp_ln768_6_reg_1455 );
    sensitive << ( and_ln416_6_fu_1212_p2 );

    SC_METHOD(thread_select_ln777_7_fu_1270_p3);
    sensitive << ( icmp_ln879_7_reg_1466 );
    sensitive << ( icmp_ln768_7_reg_1471 );
    sensitive << ( and_ln416_7_fu_1264_p2 );

    SC_METHOD(thread_select_ln777_fu_906_p3);
    sensitive << ( icmp_ln879_reg_1354 );
    sensitive << ( icmp_ln768_reg_1359 );
    sensitive << ( and_ln416_fu_900_p2 );

    SC_METHOD(thread_start_out);
    sensitive << ( real_start );

    SC_METHOD(thread_start_write);
    sensitive << ( real_start );
    sensitive << ( start_once_reg );

    SC_METHOD(thread_tmp_10_fu_585_p3);
    sensitive << ( data_V_data_3_V_dout );

    SC_METHOD(thread_tmp_11_fu_1036_p3);
    sensitive << ( tmp_data_V_3_reg_1318 );

    SC_METHOD(thread_tmp_12_fu_1043_p3);
    sensitive << ( add_ln415_3_reg_1396 );

    SC_METHOD(thread_tmp_13_fu_645_p3);
    sensitive << ( data_V_data_4_V_dout );

    SC_METHOD(thread_tmp_14_fu_1088_p3);
    sensitive << ( tmp_data_V_418_reg_1324 );

    SC_METHOD(thread_tmp_15_fu_1095_p3);
    sensitive << ( add_ln415_4_reg_1412 );

    SC_METHOD(thread_tmp_16_fu_705_p3);
    sensitive << ( data_V_data_5_V_dout );

    SC_METHOD(thread_tmp_17_fu_1140_p3);
    sensitive << ( tmp_data_V_5_reg_1330 );

    SC_METHOD(thread_tmp_18_fu_1147_p3);
    sensitive << ( add_ln415_5_reg_1428 );

    SC_METHOD(thread_tmp_19_fu_765_p3);
    sensitive << ( data_V_data_6_V_dout );

    SC_METHOD(thread_tmp_1_fu_405_p3);
    sensitive << ( data_V_data_0_V_dout );

    SC_METHOD(thread_tmp_20_fu_1192_p3);
    sensitive << ( tmp_data_V_6_reg_1336 );

    SC_METHOD(thread_tmp_21_fu_1199_p3);
    sensitive << ( add_ln415_6_reg_1444 );

    SC_METHOD(thread_tmp_22_fu_825_p3);
    sensitive << ( data_V_data_7_V_dout );

    SC_METHOD(thread_tmp_23_fu_1244_p3);
    sensitive << ( tmp_data_V_7_reg_1342 );

    SC_METHOD(thread_tmp_24_fu_1251_p3);
    sensitive << ( add_ln415_7_reg_1460 );

    SC_METHOD(thread_tmp_2_fu_880_p3);
    sensitive << ( tmp_data_V_0_reg_1300 );

    SC_METHOD(thread_tmp_3_fu_887_p3);
    sensitive << ( add_ln415_reg_1348 );

    SC_METHOD(thread_tmp_4_fu_465_p3);
    sensitive << ( data_V_data_1_V_dout );

    SC_METHOD(thread_tmp_5_fu_932_p3);
    sensitive << ( tmp_data_V_1_reg_1306 );

    SC_METHOD(thread_tmp_6_fu_939_p3);
    sensitive << ( add_ln415_1_reg_1364 );

    SC_METHOD(thread_tmp_7_fu_525_p3);
    sensitive << ( data_V_data_2_V_dout );

    SC_METHOD(thread_tmp_8_fu_984_p3);
    sensitive << ( tmp_data_V_2_reg_1312 );

    SC_METHOD(thread_tmp_9_fu_991_p3);
    sensitive << ( add_ln415_2_reg_1380 );

    SC_METHOD(thread_tmp_data_0_V_fu_919_p3);
    sensitive << ( icmp_ln1494_fu_875_p2 );
    sensitive << ( select_ln340_fu_912_p3 );

    SC_METHOD(thread_tmp_data_1_V_fu_971_p3);
    sensitive << ( icmp_ln1494_1_fu_927_p2 );
    sensitive << ( select_ln340_1_fu_964_p3 );

    SC_METHOD(thread_tmp_data_2_V_fu_1023_p3);
    sensitive << ( icmp_ln1494_2_fu_979_p2 );
    sensitive << ( select_ln340_2_fu_1016_p3 );

    SC_METHOD(thread_tmp_data_3_V_fu_1075_p3);
    sensitive << ( icmp_ln1494_3_fu_1031_p2 );
    sensitive << ( select_ln340_3_fu_1068_p3 );

    SC_METHOD(thread_tmp_data_4_V_fu_1127_p3);
    sensitive << ( icmp_ln1494_4_fu_1083_p2 );
    sensitive << ( select_ln340_4_fu_1120_p3 );

    SC_METHOD(thread_tmp_data_5_V_fu_1179_p3);
    sensitive << ( icmp_ln1494_5_fu_1135_p2 );
    sensitive << ( select_ln340_5_fu_1172_p3 );

    SC_METHOD(thread_tmp_data_6_V_fu_1231_p3);
    sensitive << ( icmp_ln1494_6_fu_1187_p2 );
    sensitive << ( select_ln340_6_fu_1224_p3 );

    SC_METHOD(thread_tmp_data_7_V_fu_1283_p3);
    sensitive << ( icmp_ln1494_7_fu_1239_p2 );
    sensitive << ( select_ln340_7_fu_1276_p3 );

    SC_METHOD(thread_trunc_ln412_1_fu_473_p1);
    sensitive << ( data_V_data_1_V_dout );

    SC_METHOD(thread_trunc_ln412_2_fu_533_p1);
    sensitive << ( data_V_data_2_V_dout );

    SC_METHOD(thread_trunc_ln412_3_fu_593_p1);
    sensitive << ( data_V_data_3_V_dout );

    SC_METHOD(thread_trunc_ln412_4_fu_653_p1);
    sensitive << ( data_V_data_4_V_dout );

    SC_METHOD(thread_trunc_ln412_5_fu_713_p1);
    sensitive << ( data_V_data_5_V_dout );

    SC_METHOD(thread_trunc_ln412_6_fu_773_p1);
    sensitive << ( data_V_data_6_V_dout );

    SC_METHOD(thread_trunc_ln412_7_fu_833_p1);
    sensitive << ( data_V_data_7_V_dout );

    SC_METHOD(thread_trunc_ln412_fu_413_p1);
    sensitive << ( data_V_data_0_V_dout );

    SC_METHOD(thread_trunc_ln708_1_fu_455_p4);
    sensitive << ( data_V_data_1_V_dout );

    SC_METHOD(thread_trunc_ln708_2_fu_515_p4);
    sensitive << ( data_V_data_2_V_dout );

    SC_METHOD(thread_trunc_ln708_3_fu_575_p4);
    sensitive << ( data_V_data_3_V_dout );

    SC_METHOD(thread_trunc_ln708_4_fu_635_p4);
    sensitive << ( data_V_data_4_V_dout );

    SC_METHOD(thread_trunc_ln708_5_fu_695_p4);
    sensitive << ( data_V_data_5_V_dout );

    SC_METHOD(thread_trunc_ln708_6_fu_755_p4);
    sensitive << ( data_V_data_6_V_dout );

    SC_METHOD(thread_trunc_ln708_7_fu_815_p4);
    sensitive << ( data_V_data_7_V_dout );

    SC_METHOD(thread_trunc_ln_fu_395_p4);
    sensitive << ( data_V_data_0_V_dout );

    SC_METHOD(thread_xor_ln416_1_fu_946_p2);
    sensitive << ( tmp_6_fu_939_p3 );

    SC_METHOD(thread_xor_ln416_2_fu_998_p2);
    sensitive << ( tmp_9_fu_991_p3 );

    SC_METHOD(thread_xor_ln416_3_fu_1050_p2);
    sensitive << ( tmp_12_fu_1043_p3 );

    SC_METHOD(thread_xor_ln416_4_fu_1102_p2);
    sensitive << ( tmp_15_fu_1095_p3 );

    SC_METHOD(thread_xor_ln416_5_fu_1154_p2);
    sensitive << ( tmp_18_fu_1147_p3 );

    SC_METHOD(thread_xor_ln416_6_fu_1206_p2);
    sensitive << ( tmp_21_fu_1199_p3 );

    SC_METHOD(thread_xor_ln416_7_fu_1258_p2);
    sensitive << ( tmp_24_fu_1251_p3 );

    SC_METHOD(thread_xor_ln416_fu_894_p2);
    sensitive << ( tmp_3_fu_887_p3 );

    SC_METHOD(thread_zext_ln415_1_fu_483_p1);
    sensitive << ( and_ln415_1_fu_477_p2 );

    SC_METHOD(thread_zext_ln415_2_fu_543_p1);
    sensitive << ( and_ln415_2_fu_537_p2 );

    SC_METHOD(thread_zext_ln415_3_fu_603_p1);
    sensitive << ( and_ln415_3_fu_597_p2 );

    SC_METHOD(thread_zext_ln415_4_fu_663_p1);
    sensitive << ( and_ln415_4_fu_657_p2 );

    SC_METHOD(thread_zext_ln415_5_fu_723_p1);
    sensitive << ( and_ln415_5_fu_717_p2 );

    SC_METHOD(thread_zext_ln415_6_fu_783_p1);
    sensitive << ( and_ln415_6_fu_777_p2 );

    SC_METHOD(thread_zext_ln415_7_fu_843_p1);
    sensitive << ( and_ln415_7_fu_837_p2 );

    SC_METHOD(thread_zext_ln415_fu_423_p1);
    sensitive << ( and_ln415_fu_417_p2 );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( icmp_ln41_fu_351_p2 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0_subdone );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    start_once_reg = SC_LOGIC_0;
    ap_done_reg = SC_LOGIC_0;
    ap_CS_fsm = "001";
    ap_enable_reg_pp0_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter3 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter2 = SC_LOGIC_0;
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, start_full_n, "(port)start_full_n");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_continue, "(port)ap_continue");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, start_out, "(port)start_out");
    sc_trace(mVcdFile, start_write, "(port)start_write");
    sc_trace(mVcdFile, data_V_data_0_V_dout, "(port)data_V_data_0_V_dout");
    sc_trace(mVcdFile, data_V_data_0_V_empty_n, "(port)data_V_data_0_V_empty_n");
    sc_trace(mVcdFile, data_V_data_0_V_read, "(port)data_V_data_0_V_read");
    sc_trace(mVcdFile, data_V_data_1_V_dout, "(port)data_V_data_1_V_dout");
    sc_trace(mVcdFile, data_V_data_1_V_empty_n, "(port)data_V_data_1_V_empty_n");
    sc_trace(mVcdFile, data_V_data_1_V_read, "(port)data_V_data_1_V_read");
    sc_trace(mVcdFile, data_V_data_2_V_dout, "(port)data_V_data_2_V_dout");
    sc_trace(mVcdFile, data_V_data_2_V_empty_n, "(port)data_V_data_2_V_empty_n");
    sc_trace(mVcdFile, data_V_data_2_V_read, "(port)data_V_data_2_V_read");
    sc_trace(mVcdFile, data_V_data_3_V_dout, "(port)data_V_data_3_V_dout");
    sc_trace(mVcdFile, data_V_data_3_V_empty_n, "(port)data_V_data_3_V_empty_n");
    sc_trace(mVcdFile, data_V_data_3_V_read, "(port)data_V_data_3_V_read");
    sc_trace(mVcdFile, data_V_data_4_V_dout, "(port)data_V_data_4_V_dout");
    sc_trace(mVcdFile, data_V_data_4_V_empty_n, "(port)data_V_data_4_V_empty_n");
    sc_trace(mVcdFile, data_V_data_4_V_read, "(port)data_V_data_4_V_read");
    sc_trace(mVcdFile, data_V_data_5_V_dout, "(port)data_V_data_5_V_dout");
    sc_trace(mVcdFile, data_V_data_5_V_empty_n, "(port)data_V_data_5_V_empty_n");
    sc_trace(mVcdFile, data_V_data_5_V_read, "(port)data_V_data_5_V_read");
    sc_trace(mVcdFile, data_V_data_6_V_dout, "(port)data_V_data_6_V_dout");
    sc_trace(mVcdFile, data_V_data_6_V_empty_n, "(port)data_V_data_6_V_empty_n");
    sc_trace(mVcdFile, data_V_data_6_V_read, "(port)data_V_data_6_V_read");
    sc_trace(mVcdFile, data_V_data_7_V_dout, "(port)data_V_data_7_V_dout");
    sc_trace(mVcdFile, data_V_data_7_V_empty_n, "(port)data_V_data_7_V_empty_n");
    sc_trace(mVcdFile, data_V_data_7_V_read, "(port)data_V_data_7_V_read");
    sc_trace(mVcdFile, res_V_data_0_V_din, "(port)res_V_data_0_V_din");
    sc_trace(mVcdFile, res_V_data_0_V_full_n, "(port)res_V_data_0_V_full_n");
    sc_trace(mVcdFile, res_V_data_0_V_write, "(port)res_V_data_0_V_write");
    sc_trace(mVcdFile, res_V_data_1_V_din, "(port)res_V_data_1_V_din");
    sc_trace(mVcdFile, res_V_data_1_V_full_n, "(port)res_V_data_1_V_full_n");
    sc_trace(mVcdFile, res_V_data_1_V_write, "(port)res_V_data_1_V_write");
    sc_trace(mVcdFile, res_V_data_2_V_din, "(port)res_V_data_2_V_din");
    sc_trace(mVcdFile, res_V_data_2_V_full_n, "(port)res_V_data_2_V_full_n");
    sc_trace(mVcdFile, res_V_data_2_V_write, "(port)res_V_data_2_V_write");
    sc_trace(mVcdFile, res_V_data_3_V_din, "(port)res_V_data_3_V_din");
    sc_trace(mVcdFile, res_V_data_3_V_full_n, "(port)res_V_data_3_V_full_n");
    sc_trace(mVcdFile, res_V_data_3_V_write, "(port)res_V_data_3_V_write");
    sc_trace(mVcdFile, res_V_data_4_V_din, "(port)res_V_data_4_V_din");
    sc_trace(mVcdFile, res_V_data_4_V_full_n, "(port)res_V_data_4_V_full_n");
    sc_trace(mVcdFile, res_V_data_4_V_write, "(port)res_V_data_4_V_write");
    sc_trace(mVcdFile, res_V_data_5_V_din, "(port)res_V_data_5_V_din");
    sc_trace(mVcdFile, res_V_data_5_V_full_n, "(port)res_V_data_5_V_full_n");
    sc_trace(mVcdFile, res_V_data_5_V_write, "(port)res_V_data_5_V_write");
    sc_trace(mVcdFile, res_V_data_6_V_din, "(port)res_V_data_6_V_din");
    sc_trace(mVcdFile, res_V_data_6_V_full_n, "(port)res_V_data_6_V_full_n");
    sc_trace(mVcdFile, res_V_data_6_V_write, "(port)res_V_data_6_V_write");
    sc_trace(mVcdFile, res_V_data_7_V_din, "(port)res_V_data_7_V_din");
    sc_trace(mVcdFile, res_V_data_7_V_full_n, "(port)res_V_data_7_V_full_n");
    sc_trace(mVcdFile, res_V_data_7_V_write, "(port)res_V_data_7_V_write");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, real_start, "real_start");
    sc_trace(mVcdFile, start_once_reg, "start_once_reg");
    sc_trace(mVcdFile, ap_done_reg, "ap_done_reg");
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state1, "ap_CS_fsm_state1");
    sc_trace(mVcdFile, internal_ap_ready, "internal_ap_ready");
    sc_trace(mVcdFile, data_V_data_0_V_blk_n, "data_V_data_0_V_blk_n");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage0, "ap_CS_fsm_pp0_stage0");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter1, "ap_enable_reg_pp0_iter1");
    sc_trace(mVcdFile, ap_block_pp0_stage0, "ap_block_pp0_stage0");
    sc_trace(mVcdFile, icmp_ln41_reg_1291, "icmp_ln41_reg_1291");
    sc_trace(mVcdFile, data_V_data_1_V_blk_n, "data_V_data_1_V_blk_n");
    sc_trace(mVcdFile, data_V_data_2_V_blk_n, "data_V_data_2_V_blk_n");
    sc_trace(mVcdFile, data_V_data_3_V_blk_n, "data_V_data_3_V_blk_n");
    sc_trace(mVcdFile, data_V_data_4_V_blk_n, "data_V_data_4_V_blk_n");
    sc_trace(mVcdFile, data_V_data_5_V_blk_n, "data_V_data_5_V_blk_n");
    sc_trace(mVcdFile, data_V_data_6_V_blk_n, "data_V_data_6_V_blk_n");
    sc_trace(mVcdFile, data_V_data_7_V_blk_n, "data_V_data_7_V_blk_n");
    sc_trace(mVcdFile, res_V_data_0_V_blk_n, "res_V_data_0_V_blk_n");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter3, "ap_enable_reg_pp0_iter3");
    sc_trace(mVcdFile, icmp_ln41_reg_1291_pp0_iter2_reg, "icmp_ln41_reg_1291_pp0_iter2_reg");
    sc_trace(mVcdFile, res_V_data_1_V_blk_n, "res_V_data_1_V_blk_n");
    sc_trace(mVcdFile, res_V_data_2_V_blk_n, "res_V_data_2_V_blk_n");
    sc_trace(mVcdFile, res_V_data_3_V_blk_n, "res_V_data_3_V_blk_n");
    sc_trace(mVcdFile, res_V_data_4_V_blk_n, "res_V_data_4_V_blk_n");
    sc_trace(mVcdFile, res_V_data_5_V_blk_n, "res_V_data_5_V_blk_n");
    sc_trace(mVcdFile, res_V_data_6_V_blk_n, "res_V_data_6_V_blk_n");
    sc_trace(mVcdFile, res_V_data_7_V_blk_n, "res_V_data_7_V_blk_n");
    sc_trace(mVcdFile, i_0_reg_340, "i_0_reg_340");
    sc_trace(mVcdFile, icmp_ln41_fu_351_p2, "icmp_ln41_fu_351_p2");
    sc_trace(mVcdFile, ap_block_state2_pp0_stage0_iter0, "ap_block_state2_pp0_stage0_iter0");
    sc_trace(mVcdFile, io_acc_block_signal_op29, "io_acc_block_signal_op29");
    sc_trace(mVcdFile, ap_block_state3_pp0_stage0_iter1, "ap_block_state3_pp0_stage0_iter1");
    sc_trace(mVcdFile, ap_block_state4_pp0_stage0_iter2, "ap_block_state4_pp0_stage0_iter2");
    sc_trace(mVcdFile, io_acc_block_signal_op177, "io_acc_block_signal_op177");
    sc_trace(mVcdFile, ap_block_state5_pp0_stage0_iter3, "ap_block_state5_pp0_stage0_iter3");
    sc_trace(mVcdFile, ap_block_pp0_stage0_11001, "ap_block_pp0_stage0_11001");
    sc_trace(mVcdFile, icmp_ln41_reg_1291_pp0_iter1_reg, "icmp_ln41_reg_1291_pp0_iter1_reg");
    sc_trace(mVcdFile, i_fu_357_p2, "i_fu_357_p2");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter0, "ap_enable_reg_pp0_iter0");
    sc_trace(mVcdFile, tmp_data_V_0_reg_1300, "tmp_data_V_0_reg_1300");
    sc_trace(mVcdFile, tmp_data_V_1_reg_1306, "tmp_data_V_1_reg_1306");
    sc_trace(mVcdFile, tmp_data_V_2_reg_1312, "tmp_data_V_2_reg_1312");
    sc_trace(mVcdFile, tmp_data_V_3_reg_1318, "tmp_data_V_3_reg_1318");
    sc_trace(mVcdFile, tmp_data_V_418_reg_1324, "tmp_data_V_418_reg_1324");
    sc_trace(mVcdFile, tmp_data_V_5_reg_1330, "tmp_data_V_5_reg_1330");
    sc_trace(mVcdFile, tmp_data_V_6_reg_1336, "tmp_data_V_6_reg_1336");
    sc_trace(mVcdFile, tmp_data_V_7_reg_1342, "tmp_data_V_7_reg_1342");
    sc_trace(mVcdFile, add_ln415_fu_427_p2, "add_ln415_fu_427_p2");
    sc_trace(mVcdFile, add_ln415_reg_1348, "add_ln415_reg_1348");
    sc_trace(mVcdFile, icmp_ln879_fu_443_p2, "icmp_ln879_fu_443_p2");
    sc_trace(mVcdFile, icmp_ln879_reg_1354, "icmp_ln879_reg_1354");
    sc_trace(mVcdFile, icmp_ln768_fu_449_p2, "icmp_ln768_fu_449_p2");
    sc_trace(mVcdFile, icmp_ln768_reg_1359, "icmp_ln768_reg_1359");
    sc_trace(mVcdFile, add_ln415_1_fu_487_p2, "add_ln415_1_fu_487_p2");
    sc_trace(mVcdFile, add_ln415_1_reg_1364, "add_ln415_1_reg_1364");
    sc_trace(mVcdFile, icmp_ln879_1_fu_503_p2, "icmp_ln879_1_fu_503_p2");
    sc_trace(mVcdFile, icmp_ln879_1_reg_1370, "icmp_ln879_1_reg_1370");
    sc_trace(mVcdFile, icmp_ln768_1_fu_509_p2, "icmp_ln768_1_fu_509_p2");
    sc_trace(mVcdFile, icmp_ln768_1_reg_1375, "icmp_ln768_1_reg_1375");
    sc_trace(mVcdFile, add_ln415_2_fu_547_p2, "add_ln415_2_fu_547_p2");
    sc_trace(mVcdFile, add_ln415_2_reg_1380, "add_ln415_2_reg_1380");
    sc_trace(mVcdFile, icmp_ln879_2_fu_563_p2, "icmp_ln879_2_fu_563_p2");
    sc_trace(mVcdFile, icmp_ln879_2_reg_1386, "icmp_ln879_2_reg_1386");
    sc_trace(mVcdFile, icmp_ln768_2_fu_569_p2, "icmp_ln768_2_fu_569_p2");
    sc_trace(mVcdFile, icmp_ln768_2_reg_1391, "icmp_ln768_2_reg_1391");
    sc_trace(mVcdFile, add_ln415_3_fu_607_p2, "add_ln415_3_fu_607_p2");
    sc_trace(mVcdFile, add_ln415_3_reg_1396, "add_ln415_3_reg_1396");
    sc_trace(mVcdFile, icmp_ln879_3_fu_623_p2, "icmp_ln879_3_fu_623_p2");
    sc_trace(mVcdFile, icmp_ln879_3_reg_1402, "icmp_ln879_3_reg_1402");
    sc_trace(mVcdFile, icmp_ln768_3_fu_629_p2, "icmp_ln768_3_fu_629_p2");
    sc_trace(mVcdFile, icmp_ln768_3_reg_1407, "icmp_ln768_3_reg_1407");
    sc_trace(mVcdFile, add_ln415_4_fu_667_p2, "add_ln415_4_fu_667_p2");
    sc_trace(mVcdFile, add_ln415_4_reg_1412, "add_ln415_4_reg_1412");
    sc_trace(mVcdFile, icmp_ln879_4_fu_683_p2, "icmp_ln879_4_fu_683_p2");
    sc_trace(mVcdFile, icmp_ln879_4_reg_1418, "icmp_ln879_4_reg_1418");
    sc_trace(mVcdFile, icmp_ln768_4_fu_689_p2, "icmp_ln768_4_fu_689_p2");
    sc_trace(mVcdFile, icmp_ln768_4_reg_1423, "icmp_ln768_4_reg_1423");
    sc_trace(mVcdFile, add_ln415_5_fu_727_p2, "add_ln415_5_fu_727_p2");
    sc_trace(mVcdFile, add_ln415_5_reg_1428, "add_ln415_5_reg_1428");
    sc_trace(mVcdFile, icmp_ln879_5_fu_743_p2, "icmp_ln879_5_fu_743_p2");
    sc_trace(mVcdFile, icmp_ln879_5_reg_1434, "icmp_ln879_5_reg_1434");
    sc_trace(mVcdFile, icmp_ln768_5_fu_749_p2, "icmp_ln768_5_fu_749_p2");
    sc_trace(mVcdFile, icmp_ln768_5_reg_1439, "icmp_ln768_5_reg_1439");
    sc_trace(mVcdFile, add_ln415_6_fu_787_p2, "add_ln415_6_fu_787_p2");
    sc_trace(mVcdFile, add_ln415_6_reg_1444, "add_ln415_6_reg_1444");
    sc_trace(mVcdFile, icmp_ln879_6_fu_803_p2, "icmp_ln879_6_fu_803_p2");
    sc_trace(mVcdFile, icmp_ln879_6_reg_1450, "icmp_ln879_6_reg_1450");
    sc_trace(mVcdFile, icmp_ln768_6_fu_809_p2, "icmp_ln768_6_fu_809_p2");
    sc_trace(mVcdFile, icmp_ln768_6_reg_1455, "icmp_ln768_6_reg_1455");
    sc_trace(mVcdFile, add_ln415_7_fu_847_p2, "add_ln415_7_fu_847_p2");
    sc_trace(mVcdFile, add_ln415_7_reg_1460, "add_ln415_7_reg_1460");
    sc_trace(mVcdFile, icmp_ln879_7_fu_863_p2, "icmp_ln879_7_fu_863_p2");
    sc_trace(mVcdFile, icmp_ln879_7_reg_1466, "icmp_ln879_7_reg_1466");
    sc_trace(mVcdFile, icmp_ln768_7_fu_869_p2, "icmp_ln768_7_fu_869_p2");
    sc_trace(mVcdFile, icmp_ln768_7_reg_1471, "icmp_ln768_7_reg_1471");
    sc_trace(mVcdFile, tmp_data_0_V_fu_919_p3, "tmp_data_0_V_fu_919_p3");
    sc_trace(mVcdFile, tmp_data_0_V_reg_1476, "tmp_data_0_V_reg_1476");
    sc_trace(mVcdFile, tmp_data_1_V_fu_971_p3, "tmp_data_1_V_fu_971_p3");
    sc_trace(mVcdFile, tmp_data_1_V_reg_1481, "tmp_data_1_V_reg_1481");
    sc_trace(mVcdFile, tmp_data_2_V_fu_1023_p3, "tmp_data_2_V_fu_1023_p3");
    sc_trace(mVcdFile, tmp_data_2_V_reg_1486, "tmp_data_2_V_reg_1486");
    sc_trace(mVcdFile, tmp_data_3_V_fu_1075_p3, "tmp_data_3_V_fu_1075_p3");
    sc_trace(mVcdFile, tmp_data_3_V_reg_1491, "tmp_data_3_V_reg_1491");
    sc_trace(mVcdFile, tmp_data_4_V_fu_1127_p3, "tmp_data_4_V_fu_1127_p3");
    sc_trace(mVcdFile, tmp_data_4_V_reg_1496, "tmp_data_4_V_reg_1496");
    sc_trace(mVcdFile, tmp_data_5_V_fu_1179_p3, "tmp_data_5_V_fu_1179_p3");
    sc_trace(mVcdFile, tmp_data_5_V_reg_1501, "tmp_data_5_V_reg_1501");
    sc_trace(mVcdFile, tmp_data_6_V_fu_1231_p3, "tmp_data_6_V_fu_1231_p3");
    sc_trace(mVcdFile, tmp_data_6_V_reg_1506, "tmp_data_6_V_reg_1506");
    sc_trace(mVcdFile, tmp_data_7_V_fu_1283_p3, "tmp_data_7_V_fu_1283_p3");
    sc_trace(mVcdFile, tmp_data_7_V_reg_1511, "tmp_data_7_V_reg_1511");
    sc_trace(mVcdFile, ap_block_state1, "ap_block_state1");
    sc_trace(mVcdFile, ap_block_pp0_stage0_subdone, "ap_block_pp0_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp0_exit_iter0_state2, "ap_condition_pp0_exit_iter0_state2");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter2, "ap_enable_reg_pp0_iter2");
    sc_trace(mVcdFile, ap_block_pp0_stage0_01001, "ap_block_pp0_stage0_01001");
    sc_trace(mVcdFile, trunc_ln412_fu_413_p1, "trunc_ln412_fu_413_p1");
    sc_trace(mVcdFile, tmp_1_fu_405_p3, "tmp_1_fu_405_p3");
    sc_trace(mVcdFile, and_ln415_fu_417_p2, "and_ln415_fu_417_p2");
    sc_trace(mVcdFile, zext_ln415_fu_423_p1, "zext_ln415_fu_423_p1");
    sc_trace(mVcdFile, trunc_ln_fu_395_p4, "trunc_ln_fu_395_p4");
    sc_trace(mVcdFile, p_Result_2_fu_433_p4, "p_Result_2_fu_433_p4");
    sc_trace(mVcdFile, trunc_ln412_1_fu_473_p1, "trunc_ln412_1_fu_473_p1");
    sc_trace(mVcdFile, tmp_4_fu_465_p3, "tmp_4_fu_465_p3");
    sc_trace(mVcdFile, and_ln415_1_fu_477_p2, "and_ln415_1_fu_477_p2");
    sc_trace(mVcdFile, zext_ln415_1_fu_483_p1, "zext_ln415_1_fu_483_p1");
    sc_trace(mVcdFile, trunc_ln708_1_fu_455_p4, "trunc_ln708_1_fu_455_p4");
    sc_trace(mVcdFile, p_Result_2_1_fu_493_p4, "p_Result_2_1_fu_493_p4");
    sc_trace(mVcdFile, trunc_ln412_2_fu_533_p1, "trunc_ln412_2_fu_533_p1");
    sc_trace(mVcdFile, tmp_7_fu_525_p3, "tmp_7_fu_525_p3");
    sc_trace(mVcdFile, and_ln415_2_fu_537_p2, "and_ln415_2_fu_537_p2");
    sc_trace(mVcdFile, zext_ln415_2_fu_543_p1, "zext_ln415_2_fu_543_p1");
    sc_trace(mVcdFile, trunc_ln708_2_fu_515_p4, "trunc_ln708_2_fu_515_p4");
    sc_trace(mVcdFile, p_Result_2_2_fu_553_p4, "p_Result_2_2_fu_553_p4");
    sc_trace(mVcdFile, trunc_ln412_3_fu_593_p1, "trunc_ln412_3_fu_593_p1");
    sc_trace(mVcdFile, tmp_10_fu_585_p3, "tmp_10_fu_585_p3");
    sc_trace(mVcdFile, and_ln415_3_fu_597_p2, "and_ln415_3_fu_597_p2");
    sc_trace(mVcdFile, zext_ln415_3_fu_603_p1, "zext_ln415_3_fu_603_p1");
    sc_trace(mVcdFile, trunc_ln708_3_fu_575_p4, "trunc_ln708_3_fu_575_p4");
    sc_trace(mVcdFile, p_Result_2_3_fu_613_p4, "p_Result_2_3_fu_613_p4");
    sc_trace(mVcdFile, trunc_ln412_4_fu_653_p1, "trunc_ln412_4_fu_653_p1");
    sc_trace(mVcdFile, tmp_13_fu_645_p3, "tmp_13_fu_645_p3");
    sc_trace(mVcdFile, and_ln415_4_fu_657_p2, "and_ln415_4_fu_657_p2");
    sc_trace(mVcdFile, zext_ln415_4_fu_663_p1, "zext_ln415_4_fu_663_p1");
    sc_trace(mVcdFile, trunc_ln708_4_fu_635_p4, "trunc_ln708_4_fu_635_p4");
    sc_trace(mVcdFile, p_Result_2_4_fu_673_p4, "p_Result_2_4_fu_673_p4");
    sc_trace(mVcdFile, trunc_ln412_5_fu_713_p1, "trunc_ln412_5_fu_713_p1");
    sc_trace(mVcdFile, tmp_16_fu_705_p3, "tmp_16_fu_705_p3");
    sc_trace(mVcdFile, and_ln415_5_fu_717_p2, "and_ln415_5_fu_717_p2");
    sc_trace(mVcdFile, zext_ln415_5_fu_723_p1, "zext_ln415_5_fu_723_p1");
    sc_trace(mVcdFile, trunc_ln708_5_fu_695_p4, "trunc_ln708_5_fu_695_p4");
    sc_trace(mVcdFile, p_Result_2_5_fu_733_p4, "p_Result_2_5_fu_733_p4");
    sc_trace(mVcdFile, trunc_ln412_6_fu_773_p1, "trunc_ln412_6_fu_773_p1");
    sc_trace(mVcdFile, tmp_19_fu_765_p3, "tmp_19_fu_765_p3");
    sc_trace(mVcdFile, and_ln415_6_fu_777_p2, "and_ln415_6_fu_777_p2");
    sc_trace(mVcdFile, zext_ln415_6_fu_783_p1, "zext_ln415_6_fu_783_p1");
    sc_trace(mVcdFile, trunc_ln708_6_fu_755_p4, "trunc_ln708_6_fu_755_p4");
    sc_trace(mVcdFile, p_Result_2_6_fu_793_p4, "p_Result_2_6_fu_793_p4");
    sc_trace(mVcdFile, trunc_ln412_7_fu_833_p1, "trunc_ln412_7_fu_833_p1");
    sc_trace(mVcdFile, tmp_22_fu_825_p3, "tmp_22_fu_825_p3");
    sc_trace(mVcdFile, and_ln415_7_fu_837_p2, "and_ln415_7_fu_837_p2");
    sc_trace(mVcdFile, zext_ln415_7_fu_843_p1, "zext_ln415_7_fu_843_p1");
    sc_trace(mVcdFile, trunc_ln708_7_fu_815_p4, "trunc_ln708_7_fu_815_p4");
    sc_trace(mVcdFile, p_Result_2_7_fu_853_p4, "p_Result_2_7_fu_853_p4");
    sc_trace(mVcdFile, tmp_3_fu_887_p3, "tmp_3_fu_887_p3");
    sc_trace(mVcdFile, tmp_2_fu_880_p3, "tmp_2_fu_880_p3");
    sc_trace(mVcdFile, xor_ln416_fu_894_p2, "xor_ln416_fu_894_p2");
    sc_trace(mVcdFile, and_ln416_fu_900_p2, "and_ln416_fu_900_p2");
    sc_trace(mVcdFile, select_ln777_fu_906_p3, "select_ln777_fu_906_p3");
    sc_trace(mVcdFile, icmp_ln1494_fu_875_p2, "icmp_ln1494_fu_875_p2");
    sc_trace(mVcdFile, select_ln340_fu_912_p3, "select_ln340_fu_912_p3");
    sc_trace(mVcdFile, tmp_6_fu_939_p3, "tmp_6_fu_939_p3");
    sc_trace(mVcdFile, tmp_5_fu_932_p3, "tmp_5_fu_932_p3");
    sc_trace(mVcdFile, xor_ln416_1_fu_946_p2, "xor_ln416_1_fu_946_p2");
    sc_trace(mVcdFile, and_ln416_1_fu_952_p2, "and_ln416_1_fu_952_p2");
    sc_trace(mVcdFile, select_ln777_1_fu_958_p3, "select_ln777_1_fu_958_p3");
    sc_trace(mVcdFile, icmp_ln1494_1_fu_927_p2, "icmp_ln1494_1_fu_927_p2");
    sc_trace(mVcdFile, select_ln340_1_fu_964_p3, "select_ln340_1_fu_964_p3");
    sc_trace(mVcdFile, tmp_9_fu_991_p3, "tmp_9_fu_991_p3");
    sc_trace(mVcdFile, tmp_8_fu_984_p3, "tmp_8_fu_984_p3");
    sc_trace(mVcdFile, xor_ln416_2_fu_998_p2, "xor_ln416_2_fu_998_p2");
    sc_trace(mVcdFile, and_ln416_2_fu_1004_p2, "and_ln416_2_fu_1004_p2");
    sc_trace(mVcdFile, select_ln777_2_fu_1010_p3, "select_ln777_2_fu_1010_p3");
    sc_trace(mVcdFile, icmp_ln1494_2_fu_979_p2, "icmp_ln1494_2_fu_979_p2");
    sc_trace(mVcdFile, select_ln340_2_fu_1016_p3, "select_ln340_2_fu_1016_p3");
    sc_trace(mVcdFile, tmp_12_fu_1043_p3, "tmp_12_fu_1043_p3");
    sc_trace(mVcdFile, tmp_11_fu_1036_p3, "tmp_11_fu_1036_p3");
    sc_trace(mVcdFile, xor_ln416_3_fu_1050_p2, "xor_ln416_3_fu_1050_p2");
    sc_trace(mVcdFile, and_ln416_3_fu_1056_p2, "and_ln416_3_fu_1056_p2");
    sc_trace(mVcdFile, select_ln777_3_fu_1062_p3, "select_ln777_3_fu_1062_p3");
    sc_trace(mVcdFile, icmp_ln1494_3_fu_1031_p2, "icmp_ln1494_3_fu_1031_p2");
    sc_trace(mVcdFile, select_ln340_3_fu_1068_p3, "select_ln340_3_fu_1068_p3");
    sc_trace(mVcdFile, tmp_15_fu_1095_p3, "tmp_15_fu_1095_p3");
    sc_trace(mVcdFile, tmp_14_fu_1088_p3, "tmp_14_fu_1088_p3");
    sc_trace(mVcdFile, xor_ln416_4_fu_1102_p2, "xor_ln416_4_fu_1102_p2");
    sc_trace(mVcdFile, and_ln416_4_fu_1108_p2, "and_ln416_4_fu_1108_p2");
    sc_trace(mVcdFile, select_ln777_4_fu_1114_p3, "select_ln777_4_fu_1114_p3");
    sc_trace(mVcdFile, icmp_ln1494_4_fu_1083_p2, "icmp_ln1494_4_fu_1083_p2");
    sc_trace(mVcdFile, select_ln340_4_fu_1120_p3, "select_ln340_4_fu_1120_p3");
    sc_trace(mVcdFile, tmp_18_fu_1147_p3, "tmp_18_fu_1147_p3");
    sc_trace(mVcdFile, tmp_17_fu_1140_p3, "tmp_17_fu_1140_p3");
    sc_trace(mVcdFile, xor_ln416_5_fu_1154_p2, "xor_ln416_5_fu_1154_p2");
    sc_trace(mVcdFile, and_ln416_5_fu_1160_p2, "and_ln416_5_fu_1160_p2");
    sc_trace(mVcdFile, select_ln777_5_fu_1166_p3, "select_ln777_5_fu_1166_p3");
    sc_trace(mVcdFile, icmp_ln1494_5_fu_1135_p2, "icmp_ln1494_5_fu_1135_p2");
    sc_trace(mVcdFile, select_ln340_5_fu_1172_p3, "select_ln340_5_fu_1172_p3");
    sc_trace(mVcdFile, tmp_21_fu_1199_p3, "tmp_21_fu_1199_p3");
    sc_trace(mVcdFile, tmp_20_fu_1192_p3, "tmp_20_fu_1192_p3");
    sc_trace(mVcdFile, xor_ln416_6_fu_1206_p2, "xor_ln416_6_fu_1206_p2");
    sc_trace(mVcdFile, and_ln416_6_fu_1212_p2, "and_ln416_6_fu_1212_p2");
    sc_trace(mVcdFile, select_ln777_6_fu_1218_p3, "select_ln777_6_fu_1218_p3");
    sc_trace(mVcdFile, icmp_ln1494_6_fu_1187_p2, "icmp_ln1494_6_fu_1187_p2");
    sc_trace(mVcdFile, select_ln340_6_fu_1224_p3, "select_ln340_6_fu_1224_p3");
    sc_trace(mVcdFile, tmp_24_fu_1251_p3, "tmp_24_fu_1251_p3");
    sc_trace(mVcdFile, tmp_23_fu_1244_p3, "tmp_23_fu_1244_p3");
    sc_trace(mVcdFile, xor_ln416_7_fu_1258_p2, "xor_ln416_7_fu_1258_p2");
    sc_trace(mVcdFile, and_ln416_7_fu_1264_p2, "and_ln416_7_fu_1264_p2");
    sc_trace(mVcdFile, select_ln777_7_fu_1270_p3, "select_ln777_7_fu_1270_p3");
    sc_trace(mVcdFile, icmp_ln1494_7_fu_1239_p2, "icmp_ln1494_7_fu_1239_p2");
    sc_trace(mVcdFile, select_ln340_7_fu_1276_p3, "select_ln340_7_fu_1276_p3");
    sc_trace(mVcdFile, ap_CS_fsm_state6, "ap_CS_fsm_state6");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
    sc_trace(mVcdFile, ap_idle_pp0, "ap_idle_pp0");
    sc_trace(mVcdFile, ap_enable_pp0, "ap_enable_pp0");
#endif

    }
}

relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::~relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state1;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_done_reg = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, ap_continue.read())) {
            ap_done_reg = ap_const_logic_0;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read())) {
            ap_done_reg = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state2.read()))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_0;
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                    !(esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter1 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            if (esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state2.read())) {
                ap_enable_reg_pp0_iter1 = (ap_condition_pp0_exit_iter0_state2.read() ^ ap_const_logic_1);
            } else if (esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1)) {
                ap_enable_reg_pp0_iter1 = ap_enable_reg_pp0_iter0.read();
            }
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter2 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter2 = ap_enable_reg_pp0_iter1.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter3 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter3 = ap_enable_reg_pp0_iter2.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                    !(esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)))) {
            ap_enable_reg_pp0_iter3 = ap_const_logic_0;
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln41_fu_351_p2.read()))) {
        i_0_reg_340 = i_fu_357_p2.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                !(esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)))) {
        i_0_reg_340 = ap_const_lv5_0;
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        start_once_reg = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, real_start.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_0, internal_ap_ready.read()))) {
            start_once_reg = ap_const_logic_1;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, internal_ap_ready.read())) {
            start_once_reg = ap_const_logic_0;
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(icmp_ln41_reg_1291.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        add_ln415_1_reg_1364 = add_ln415_1_fu_487_p2.read();
        add_ln415_2_reg_1380 = add_ln415_2_fu_547_p2.read();
        add_ln415_3_reg_1396 = add_ln415_3_fu_607_p2.read();
        add_ln415_4_reg_1412 = add_ln415_4_fu_667_p2.read();
        add_ln415_5_reg_1428 = add_ln415_5_fu_727_p2.read();
        add_ln415_6_reg_1444 = add_ln415_6_fu_787_p2.read();
        add_ln415_7_reg_1460 = add_ln415_7_fu_847_p2.read();
        add_ln415_reg_1348 = add_ln415_fu_427_p2.read();
        icmp_ln768_1_reg_1375 = icmp_ln768_1_fu_509_p2.read();
        icmp_ln768_2_reg_1391 = icmp_ln768_2_fu_569_p2.read();
        icmp_ln768_3_reg_1407 = icmp_ln768_3_fu_629_p2.read();
        icmp_ln768_4_reg_1423 = icmp_ln768_4_fu_689_p2.read();
        icmp_ln768_5_reg_1439 = icmp_ln768_5_fu_749_p2.read();
        icmp_ln768_6_reg_1455 = icmp_ln768_6_fu_809_p2.read();
        icmp_ln768_7_reg_1471 = icmp_ln768_7_fu_869_p2.read();
        icmp_ln768_reg_1359 = icmp_ln768_fu_449_p2.read();
        icmp_ln879_1_reg_1370 = icmp_ln879_1_fu_503_p2.read();
        icmp_ln879_2_reg_1386 = icmp_ln879_2_fu_563_p2.read();
        icmp_ln879_3_reg_1402 = icmp_ln879_3_fu_623_p2.read();
        icmp_ln879_4_reg_1418 = icmp_ln879_4_fu_683_p2.read();
        icmp_ln879_5_reg_1434 = icmp_ln879_5_fu_743_p2.read();
        icmp_ln879_6_reg_1450 = icmp_ln879_6_fu_803_p2.read();
        icmp_ln879_7_reg_1466 = icmp_ln879_7_fu_863_p2.read();
        icmp_ln879_reg_1354 = icmp_ln879_fu_443_p2.read();
        tmp_data_V_0_reg_1300 = data_V_data_0_V_dout.read();
        tmp_data_V_1_reg_1306 = data_V_data_1_V_dout.read();
        tmp_data_V_2_reg_1312 = data_V_data_2_V_dout.read();
        tmp_data_V_3_reg_1318 = data_V_data_3_V_dout.read();
        tmp_data_V_418_reg_1324 = data_V_data_4_V_dout.read();
        tmp_data_V_5_reg_1330 = data_V_data_5_V_dout.read();
        tmp_data_V_6_reg_1336 = data_V_data_6_V_dout.read();
        tmp_data_V_7_reg_1342 = data_V_data_7_V_dout.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        icmp_ln41_reg_1291 = icmp_ln41_fu_351_p2.read();
        icmp_ln41_reg_1291_pp0_iter1_reg = icmp_ln41_reg_1291.read();
    }
    if (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)) {
        icmp_ln41_reg_1291_pp0_iter2_reg = icmp_ln41_reg_1291_pp0_iter1_reg.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln41_reg_1291_pp0_iter1_reg.read()))) {
        tmp_data_0_V_reg_1476 = tmp_data_0_V_fu_919_p3.read();
        tmp_data_1_V_reg_1481 = tmp_data_1_V_fu_971_p3.read();
        tmp_data_2_V_reg_1486 = tmp_data_2_V_fu_1023_p3.read();
        tmp_data_3_V_reg_1491 = tmp_data_3_V_fu_1075_p3.read();
        tmp_data_4_V_reg_1496 = tmp_data_4_V_fu_1127_p3.read();
        tmp_data_5_V_reg_1501 = tmp_data_5_V_fu_1179_p3.read();
        tmp_data_6_V_reg_1506 = tmp_data_6_V_fu_1231_p3.read();
        tmp_data_7_V_reg_1511 = tmp_data_7_V_fu_1283_p3.read();
    }
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_add_ln415_1_fu_487_p2() {
    add_ln415_1_fu_487_p2 = (!zext_ln415_1_fu_483_p1.read().is_01() || !trunc_ln708_1_fu_455_p4.read().is_01())? sc_lv<12>(): (sc_biguint<12>(zext_ln415_1_fu_483_p1.read()) + sc_biguint<12>(trunc_ln708_1_fu_455_p4.read()));
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_add_ln415_2_fu_547_p2() {
    add_ln415_2_fu_547_p2 = (!zext_ln415_2_fu_543_p1.read().is_01() || !trunc_ln708_2_fu_515_p4.read().is_01())? sc_lv<12>(): (sc_biguint<12>(zext_ln415_2_fu_543_p1.read()) + sc_biguint<12>(trunc_ln708_2_fu_515_p4.read()));
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_add_ln415_3_fu_607_p2() {
    add_ln415_3_fu_607_p2 = (!zext_ln415_3_fu_603_p1.read().is_01() || !trunc_ln708_3_fu_575_p4.read().is_01())? sc_lv<12>(): (sc_biguint<12>(zext_ln415_3_fu_603_p1.read()) + sc_biguint<12>(trunc_ln708_3_fu_575_p4.read()));
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_add_ln415_4_fu_667_p2() {
    add_ln415_4_fu_667_p2 = (!zext_ln415_4_fu_663_p1.read().is_01() || !trunc_ln708_4_fu_635_p4.read().is_01())? sc_lv<12>(): (sc_biguint<12>(zext_ln415_4_fu_663_p1.read()) + sc_biguint<12>(trunc_ln708_4_fu_635_p4.read()));
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_add_ln415_5_fu_727_p2() {
    add_ln415_5_fu_727_p2 = (!zext_ln415_5_fu_723_p1.read().is_01() || !trunc_ln708_5_fu_695_p4.read().is_01())? sc_lv<12>(): (sc_biguint<12>(zext_ln415_5_fu_723_p1.read()) + sc_biguint<12>(trunc_ln708_5_fu_695_p4.read()));
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_add_ln415_6_fu_787_p2() {
    add_ln415_6_fu_787_p2 = (!zext_ln415_6_fu_783_p1.read().is_01() || !trunc_ln708_6_fu_755_p4.read().is_01())? sc_lv<12>(): (sc_biguint<12>(zext_ln415_6_fu_783_p1.read()) + sc_biguint<12>(trunc_ln708_6_fu_755_p4.read()));
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_add_ln415_7_fu_847_p2() {
    add_ln415_7_fu_847_p2 = (!zext_ln415_7_fu_843_p1.read().is_01() || !trunc_ln708_7_fu_815_p4.read().is_01())? sc_lv<12>(): (sc_biguint<12>(zext_ln415_7_fu_843_p1.read()) + sc_biguint<12>(trunc_ln708_7_fu_815_p4.read()));
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_add_ln415_fu_427_p2() {
    add_ln415_fu_427_p2 = (!zext_ln415_fu_423_p1.read().is_01() || !trunc_ln_fu_395_p4.read().is_01())? sc_lv<12>(): (sc_biguint<12>(zext_ln415_fu_423_p1.read()) + sc_biguint<12>(trunc_ln_fu_395_p4.read()));
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_and_ln415_1_fu_477_p2() {
    and_ln415_1_fu_477_p2 = (trunc_ln412_1_fu_473_p1.read() & tmp_4_fu_465_p3.read());
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_and_ln415_2_fu_537_p2() {
    and_ln415_2_fu_537_p2 = (trunc_ln412_2_fu_533_p1.read() & tmp_7_fu_525_p3.read());
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_and_ln415_3_fu_597_p2() {
    and_ln415_3_fu_597_p2 = (trunc_ln412_3_fu_593_p1.read() & tmp_10_fu_585_p3.read());
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_and_ln415_4_fu_657_p2() {
    and_ln415_4_fu_657_p2 = (trunc_ln412_4_fu_653_p1.read() & tmp_13_fu_645_p3.read());
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_and_ln415_5_fu_717_p2() {
    and_ln415_5_fu_717_p2 = (trunc_ln412_5_fu_713_p1.read() & tmp_16_fu_705_p3.read());
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_and_ln415_6_fu_777_p2() {
    and_ln415_6_fu_777_p2 = (trunc_ln412_6_fu_773_p1.read() & tmp_19_fu_765_p3.read());
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_and_ln415_7_fu_837_p2() {
    and_ln415_7_fu_837_p2 = (trunc_ln412_7_fu_833_p1.read() & tmp_22_fu_825_p3.read());
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_and_ln415_fu_417_p2() {
    and_ln415_fu_417_p2 = (trunc_ln412_fu_413_p1.read() & tmp_1_fu_405_p3.read());
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_and_ln416_1_fu_952_p2() {
    and_ln416_1_fu_952_p2 = (tmp_5_fu_932_p3.read() & xor_ln416_1_fu_946_p2.read());
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_and_ln416_2_fu_1004_p2() {
    and_ln416_2_fu_1004_p2 = (tmp_8_fu_984_p3.read() & xor_ln416_2_fu_998_p2.read());
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_and_ln416_3_fu_1056_p2() {
    and_ln416_3_fu_1056_p2 = (tmp_11_fu_1036_p3.read() & xor_ln416_3_fu_1050_p2.read());
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_and_ln416_4_fu_1108_p2() {
    and_ln416_4_fu_1108_p2 = (tmp_14_fu_1088_p3.read() & xor_ln416_4_fu_1102_p2.read());
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_and_ln416_5_fu_1160_p2() {
    and_ln416_5_fu_1160_p2 = (tmp_17_fu_1140_p3.read() & xor_ln416_5_fu_1154_p2.read());
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_and_ln416_6_fu_1212_p2() {
    and_ln416_6_fu_1212_p2 = (tmp_20_fu_1192_p3.read() & xor_ln416_6_fu_1206_p2.read());
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_and_ln416_7_fu_1264_p2() {
    and_ln416_7_fu_1264_p2 = (tmp_23_fu_1244_p3.read() & xor_ln416_7_fu_1258_p2.read());
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_and_ln416_fu_900_p2() {
    and_ln416_fu_900_p2 = (tmp_2_fu_880_p3.read() & xor_ln416_fu_894_p2.read());
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_ap_CS_fsm_pp0_stage0() {
    ap_CS_fsm_pp0_stage0 = ap_CS_fsm.read()[1];
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_ap_CS_fsm_state1() {
    ap_CS_fsm_state1 = ap_CS_fsm.read()[0];
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_ap_CS_fsm_state6() {
    ap_CS_fsm_state6 = ap_CS_fsm.read()[2];
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_ap_block_pp0_stage0() {
    ap_block_pp0_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_ap_block_pp0_stage0_01001() {
    ap_block_pp0_stage0_01001 = ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
  esl_seteq<1,1,1>(icmp_ln41_reg_1291.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, io_acc_block_signal_op29.read())) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln41_reg_1291_pp0_iter2_reg.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_0, io_acc_block_signal_op177.read())));
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_ap_block_pp0_stage0_11001() {
    ap_block_pp0_stage0_11001 = ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
  esl_seteq<1,1,1>(icmp_ln41_reg_1291.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, io_acc_block_signal_op29.read())) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln41_reg_1291_pp0_iter2_reg.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_0, io_acc_block_signal_op177.read())));
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_ap_block_pp0_stage0_subdone() {
    ap_block_pp0_stage0_subdone = ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
  esl_seteq<1,1,1>(icmp_ln41_reg_1291.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, io_acc_block_signal_op29.read())) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln41_reg_1291_pp0_iter2_reg.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_0, io_acc_block_signal_op177.read())));
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_ap_block_state1() {
    ap_block_state1 = (esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1));
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_ap_block_state2_pp0_stage0_iter0() {
    ap_block_state2_pp0_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_ap_block_state3_pp0_stage0_iter1() {
    ap_block_state3_pp0_stage0_iter1 = (esl_seteq<1,1,1>(icmp_ln41_reg_1291.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_0, io_acc_block_signal_op29.read()));
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_ap_block_state4_pp0_stage0_iter2() {
    ap_block_state4_pp0_stage0_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_ap_block_state5_pp0_stage0_iter3() {
    ap_block_state5_pp0_stage0_iter3 = (esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln41_reg_1291_pp0_iter2_reg.read()) && esl_seteq<1,1,1>(ap_const_logic_0, io_acc_block_signal_op177.read()));
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_ap_condition_pp0_exit_iter0_state2() {
    if (esl_seteq<1,1,1>(icmp_ln41_fu_351_p2.read(), ap_const_lv1_1)) {
        ap_condition_pp0_exit_iter0_state2 = ap_const_logic_1;
    } else {
        ap_condition_pp0_exit_iter0_state2 = ap_const_logic_0;
    }
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_ap_done() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read())) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_done_reg.read();
    }
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_ap_enable_pp0() {
    ap_enable_pp0 = (ap_idle_pp0.read() ^ ap_const_logic_1);
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_ap_idle_pp0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter3.read()))) {
        ap_idle_pp0 = ap_const_logic_1;
    } else {
        ap_idle_pp0 = ap_const_logic_0;
    }
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_ap_ready() {
    ap_ready = internal_ap_ready.read();
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_data_V_data_0_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(icmp_ln41_reg_1291.read(), ap_const_lv1_0))) {
        data_V_data_0_V_blk_n = data_V_data_0_V_empty_n.read();
    } else {
        data_V_data_0_V_blk_n = ap_const_logic_1;
    }
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_data_V_data_0_V_read() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(icmp_ln41_reg_1291.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        data_V_data_0_V_read = ap_const_logic_1;
    } else {
        data_V_data_0_V_read = ap_const_logic_0;
    }
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_data_V_data_1_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(icmp_ln41_reg_1291.read(), ap_const_lv1_0))) {
        data_V_data_1_V_blk_n = data_V_data_1_V_empty_n.read();
    } else {
        data_V_data_1_V_blk_n = ap_const_logic_1;
    }
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_data_V_data_1_V_read() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(icmp_ln41_reg_1291.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        data_V_data_1_V_read = ap_const_logic_1;
    } else {
        data_V_data_1_V_read = ap_const_logic_0;
    }
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_data_V_data_2_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(icmp_ln41_reg_1291.read(), ap_const_lv1_0))) {
        data_V_data_2_V_blk_n = data_V_data_2_V_empty_n.read();
    } else {
        data_V_data_2_V_blk_n = ap_const_logic_1;
    }
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_data_V_data_2_V_read() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(icmp_ln41_reg_1291.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        data_V_data_2_V_read = ap_const_logic_1;
    } else {
        data_V_data_2_V_read = ap_const_logic_0;
    }
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_data_V_data_3_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(icmp_ln41_reg_1291.read(), ap_const_lv1_0))) {
        data_V_data_3_V_blk_n = data_V_data_3_V_empty_n.read();
    } else {
        data_V_data_3_V_blk_n = ap_const_logic_1;
    }
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_data_V_data_3_V_read() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(icmp_ln41_reg_1291.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        data_V_data_3_V_read = ap_const_logic_1;
    } else {
        data_V_data_3_V_read = ap_const_logic_0;
    }
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_data_V_data_4_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(icmp_ln41_reg_1291.read(), ap_const_lv1_0))) {
        data_V_data_4_V_blk_n = data_V_data_4_V_empty_n.read();
    } else {
        data_V_data_4_V_blk_n = ap_const_logic_1;
    }
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_data_V_data_4_V_read() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(icmp_ln41_reg_1291.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        data_V_data_4_V_read = ap_const_logic_1;
    } else {
        data_V_data_4_V_read = ap_const_logic_0;
    }
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_data_V_data_5_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(icmp_ln41_reg_1291.read(), ap_const_lv1_0))) {
        data_V_data_5_V_blk_n = data_V_data_5_V_empty_n.read();
    } else {
        data_V_data_5_V_blk_n = ap_const_logic_1;
    }
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_data_V_data_5_V_read() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(icmp_ln41_reg_1291.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        data_V_data_5_V_read = ap_const_logic_1;
    } else {
        data_V_data_5_V_read = ap_const_logic_0;
    }
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_data_V_data_6_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(icmp_ln41_reg_1291.read(), ap_const_lv1_0))) {
        data_V_data_6_V_blk_n = data_V_data_6_V_empty_n.read();
    } else {
        data_V_data_6_V_blk_n = ap_const_logic_1;
    }
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_data_V_data_6_V_read() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(icmp_ln41_reg_1291.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        data_V_data_6_V_read = ap_const_logic_1;
    } else {
        data_V_data_6_V_read = ap_const_logic_0;
    }
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_data_V_data_7_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(icmp_ln41_reg_1291.read(), ap_const_lv1_0))) {
        data_V_data_7_V_blk_n = data_V_data_7_V_empty_n.read();
    } else {
        data_V_data_7_V_blk_n = ap_const_logic_1;
    }
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_data_V_data_7_V_read() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(icmp_ln41_reg_1291.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        data_V_data_7_V_read = ap_const_logic_1;
    } else {
        data_V_data_7_V_read = ap_const_logic_0;
    }
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_i_fu_357_p2() {
    i_fu_357_p2 = (!i_0_reg_340.read().is_01() || !ap_const_lv5_1.is_01())? sc_lv<5>(): (sc_biguint<5>(i_0_reg_340.read()) + sc_biguint<5>(ap_const_lv5_1));
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_icmp_ln1494_1_fu_927_p2() {
    icmp_ln1494_1_fu_927_p2 = (!tmp_data_V_1_reg_1306.read().is_01() || !ap_const_lv16_0.is_01())? sc_lv<1>(): (sc_bigint<16>(tmp_data_V_1_reg_1306.read()) > sc_bigint<16>(ap_const_lv16_0));
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_icmp_ln1494_2_fu_979_p2() {
    icmp_ln1494_2_fu_979_p2 = (!tmp_data_V_2_reg_1312.read().is_01() || !ap_const_lv16_0.is_01())? sc_lv<1>(): (sc_bigint<16>(tmp_data_V_2_reg_1312.read()) > sc_bigint<16>(ap_const_lv16_0));
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_icmp_ln1494_3_fu_1031_p2() {
    icmp_ln1494_3_fu_1031_p2 = (!tmp_data_V_3_reg_1318.read().is_01() || !ap_const_lv16_0.is_01())? sc_lv<1>(): (sc_bigint<16>(tmp_data_V_3_reg_1318.read()) > sc_bigint<16>(ap_const_lv16_0));
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_icmp_ln1494_4_fu_1083_p2() {
    icmp_ln1494_4_fu_1083_p2 = (!tmp_data_V_418_reg_1324.read().is_01() || !ap_const_lv16_0.is_01())? sc_lv<1>(): (sc_bigint<16>(tmp_data_V_418_reg_1324.read()) > sc_bigint<16>(ap_const_lv16_0));
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_icmp_ln1494_5_fu_1135_p2() {
    icmp_ln1494_5_fu_1135_p2 = (!tmp_data_V_5_reg_1330.read().is_01() || !ap_const_lv16_0.is_01())? sc_lv<1>(): (sc_bigint<16>(tmp_data_V_5_reg_1330.read()) > sc_bigint<16>(ap_const_lv16_0));
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_icmp_ln1494_6_fu_1187_p2() {
    icmp_ln1494_6_fu_1187_p2 = (!tmp_data_V_6_reg_1336.read().is_01() || !ap_const_lv16_0.is_01())? sc_lv<1>(): (sc_bigint<16>(tmp_data_V_6_reg_1336.read()) > sc_bigint<16>(ap_const_lv16_0));
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_icmp_ln1494_7_fu_1239_p2() {
    icmp_ln1494_7_fu_1239_p2 = (!tmp_data_V_7_reg_1342.read().is_01() || !ap_const_lv16_0.is_01())? sc_lv<1>(): (sc_bigint<16>(tmp_data_V_7_reg_1342.read()) > sc_bigint<16>(ap_const_lv16_0));
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_icmp_ln1494_fu_875_p2() {
    icmp_ln1494_fu_875_p2 = (!tmp_data_V_0_reg_1300.read().is_01() || !ap_const_lv16_0.is_01())? sc_lv<1>(): (sc_bigint<16>(tmp_data_V_0_reg_1300.read()) > sc_bigint<16>(ap_const_lv16_0));
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_icmp_ln41_fu_351_p2() {
    icmp_ln41_fu_351_p2 = (!i_0_reg_340.read().is_01() || !ap_const_lv5_10.is_01())? sc_lv<1>(): sc_lv<1>(i_0_reg_340.read() == ap_const_lv5_10);
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_icmp_ln768_1_fu_509_p2() {
    icmp_ln768_1_fu_509_p2 = (!p_Result_2_1_fu_493_p4.read().is_01() || !ap_const_lv3_0.is_01())? sc_lv<1>(): sc_lv<1>(p_Result_2_1_fu_493_p4.read() == ap_const_lv3_0);
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_icmp_ln768_2_fu_569_p2() {
    icmp_ln768_2_fu_569_p2 = (!p_Result_2_2_fu_553_p4.read().is_01() || !ap_const_lv3_0.is_01())? sc_lv<1>(): sc_lv<1>(p_Result_2_2_fu_553_p4.read() == ap_const_lv3_0);
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_icmp_ln768_3_fu_629_p2() {
    icmp_ln768_3_fu_629_p2 = (!p_Result_2_3_fu_613_p4.read().is_01() || !ap_const_lv3_0.is_01())? sc_lv<1>(): sc_lv<1>(p_Result_2_3_fu_613_p4.read() == ap_const_lv3_0);
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_icmp_ln768_4_fu_689_p2() {
    icmp_ln768_4_fu_689_p2 = (!p_Result_2_4_fu_673_p4.read().is_01() || !ap_const_lv3_0.is_01())? sc_lv<1>(): sc_lv<1>(p_Result_2_4_fu_673_p4.read() == ap_const_lv3_0);
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_icmp_ln768_5_fu_749_p2() {
    icmp_ln768_5_fu_749_p2 = (!p_Result_2_5_fu_733_p4.read().is_01() || !ap_const_lv3_0.is_01())? sc_lv<1>(): sc_lv<1>(p_Result_2_5_fu_733_p4.read() == ap_const_lv3_0);
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_icmp_ln768_6_fu_809_p2() {
    icmp_ln768_6_fu_809_p2 = (!p_Result_2_6_fu_793_p4.read().is_01() || !ap_const_lv3_0.is_01())? sc_lv<1>(): sc_lv<1>(p_Result_2_6_fu_793_p4.read() == ap_const_lv3_0);
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_icmp_ln768_7_fu_869_p2() {
    icmp_ln768_7_fu_869_p2 = (!p_Result_2_7_fu_853_p4.read().is_01() || !ap_const_lv3_0.is_01())? sc_lv<1>(): sc_lv<1>(p_Result_2_7_fu_853_p4.read() == ap_const_lv3_0);
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_icmp_ln768_fu_449_p2() {
    icmp_ln768_fu_449_p2 = (!p_Result_2_fu_433_p4.read().is_01() || !ap_const_lv3_0.is_01())? sc_lv<1>(): sc_lv<1>(p_Result_2_fu_433_p4.read() == ap_const_lv3_0);
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_icmp_ln879_1_fu_503_p2() {
    icmp_ln879_1_fu_503_p2 = (!p_Result_2_1_fu_493_p4.read().is_01() || !ap_const_lv3_7.is_01())? sc_lv<1>(): sc_lv<1>(p_Result_2_1_fu_493_p4.read() == ap_const_lv3_7);
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_icmp_ln879_2_fu_563_p2() {
    icmp_ln879_2_fu_563_p2 = (!p_Result_2_2_fu_553_p4.read().is_01() || !ap_const_lv3_7.is_01())? sc_lv<1>(): sc_lv<1>(p_Result_2_2_fu_553_p4.read() == ap_const_lv3_7);
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_icmp_ln879_3_fu_623_p2() {
    icmp_ln879_3_fu_623_p2 = (!p_Result_2_3_fu_613_p4.read().is_01() || !ap_const_lv3_7.is_01())? sc_lv<1>(): sc_lv<1>(p_Result_2_3_fu_613_p4.read() == ap_const_lv3_7);
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_icmp_ln879_4_fu_683_p2() {
    icmp_ln879_4_fu_683_p2 = (!p_Result_2_4_fu_673_p4.read().is_01() || !ap_const_lv3_7.is_01())? sc_lv<1>(): sc_lv<1>(p_Result_2_4_fu_673_p4.read() == ap_const_lv3_7);
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_icmp_ln879_5_fu_743_p2() {
    icmp_ln879_5_fu_743_p2 = (!p_Result_2_5_fu_733_p4.read().is_01() || !ap_const_lv3_7.is_01())? sc_lv<1>(): sc_lv<1>(p_Result_2_5_fu_733_p4.read() == ap_const_lv3_7);
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_icmp_ln879_6_fu_803_p2() {
    icmp_ln879_6_fu_803_p2 = (!p_Result_2_6_fu_793_p4.read().is_01() || !ap_const_lv3_7.is_01())? sc_lv<1>(): sc_lv<1>(p_Result_2_6_fu_793_p4.read() == ap_const_lv3_7);
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_icmp_ln879_7_fu_863_p2() {
    icmp_ln879_7_fu_863_p2 = (!p_Result_2_7_fu_853_p4.read().is_01() || !ap_const_lv3_7.is_01())? sc_lv<1>(): sc_lv<1>(p_Result_2_7_fu_853_p4.read() == ap_const_lv3_7);
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_icmp_ln879_fu_443_p2() {
    icmp_ln879_fu_443_p2 = (!p_Result_2_fu_433_p4.read().is_01() || !ap_const_lv3_7.is_01())? sc_lv<1>(): sc_lv<1>(p_Result_2_fu_433_p4.read() == ap_const_lv3_7);
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_internal_ap_ready() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read())) {
        internal_ap_ready = ap_const_logic_1;
    } else {
        internal_ap_ready = ap_const_logic_0;
    }
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_io_acc_block_signal_op177() {
    io_acc_block_signal_op177 = (res_V_data_0_V_full_n.read() & res_V_data_1_V_full_n.read() & res_V_data_2_V_full_n.read() & res_V_data_3_V_full_n.read() & res_V_data_4_V_full_n.read() & res_V_data_5_V_full_n.read() & res_V_data_6_V_full_n.read() & res_V_data_7_V_full_n.read());
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_io_acc_block_signal_op29() {
    io_acc_block_signal_op29 = (data_V_data_0_V_empty_n.read() & data_V_data_1_V_empty_n.read() & data_V_data_2_V_empty_n.read() & data_V_data_3_V_empty_n.read() & data_V_data_4_V_empty_n.read() & data_V_data_5_V_empty_n.read() & data_V_data_6_V_empty_n.read() & data_V_data_7_V_empty_n.read());
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_p_Result_2_1_fu_493_p4() {
    p_Result_2_1_fu_493_p4 = data_V_data_1_V_dout.read().range(15, 13);
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_p_Result_2_2_fu_553_p4() {
    p_Result_2_2_fu_553_p4 = data_V_data_2_V_dout.read().range(15, 13);
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_p_Result_2_3_fu_613_p4() {
    p_Result_2_3_fu_613_p4 = data_V_data_3_V_dout.read().range(15, 13);
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_p_Result_2_4_fu_673_p4() {
    p_Result_2_4_fu_673_p4 = data_V_data_4_V_dout.read().range(15, 13);
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_p_Result_2_5_fu_733_p4() {
    p_Result_2_5_fu_733_p4 = data_V_data_5_V_dout.read().range(15, 13);
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_p_Result_2_6_fu_793_p4() {
    p_Result_2_6_fu_793_p4 = data_V_data_6_V_dout.read().range(15, 13);
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_p_Result_2_7_fu_853_p4() {
    p_Result_2_7_fu_853_p4 = data_V_data_7_V_dout.read().range(15, 13);
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_p_Result_2_fu_433_p4() {
    p_Result_2_fu_433_p4 = data_V_data_0_V_dout.read().range(15, 13);
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_real_start() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, start_full_n.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, start_once_reg.read()))) {
        real_start = ap_const_logic_0;
    } else {
        real_start = ap_start.read();
    }
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_res_V_data_0_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln41_reg_1291_pp0_iter2_reg.read()))) {
        res_V_data_0_V_blk_n = res_V_data_0_V_full_n.read();
    } else {
        res_V_data_0_V_blk_n = ap_const_logic_1;
    }
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_res_V_data_0_V_din() {
    res_V_data_0_V_din = tmp_data_0_V_reg_1476.read();
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_res_V_data_0_V_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln41_reg_1291_pp0_iter2_reg.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        res_V_data_0_V_write = ap_const_logic_1;
    } else {
        res_V_data_0_V_write = ap_const_logic_0;
    }
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_res_V_data_1_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln41_reg_1291_pp0_iter2_reg.read()))) {
        res_V_data_1_V_blk_n = res_V_data_1_V_full_n.read();
    } else {
        res_V_data_1_V_blk_n = ap_const_logic_1;
    }
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_res_V_data_1_V_din() {
    res_V_data_1_V_din = tmp_data_1_V_reg_1481.read();
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_res_V_data_1_V_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln41_reg_1291_pp0_iter2_reg.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        res_V_data_1_V_write = ap_const_logic_1;
    } else {
        res_V_data_1_V_write = ap_const_logic_0;
    }
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_res_V_data_2_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln41_reg_1291_pp0_iter2_reg.read()))) {
        res_V_data_2_V_blk_n = res_V_data_2_V_full_n.read();
    } else {
        res_V_data_2_V_blk_n = ap_const_logic_1;
    }
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_res_V_data_2_V_din() {
    res_V_data_2_V_din = tmp_data_2_V_reg_1486.read();
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_res_V_data_2_V_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln41_reg_1291_pp0_iter2_reg.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        res_V_data_2_V_write = ap_const_logic_1;
    } else {
        res_V_data_2_V_write = ap_const_logic_0;
    }
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_res_V_data_3_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln41_reg_1291_pp0_iter2_reg.read()))) {
        res_V_data_3_V_blk_n = res_V_data_3_V_full_n.read();
    } else {
        res_V_data_3_V_blk_n = ap_const_logic_1;
    }
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_res_V_data_3_V_din() {
    res_V_data_3_V_din = tmp_data_3_V_reg_1491.read();
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_res_V_data_3_V_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln41_reg_1291_pp0_iter2_reg.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        res_V_data_3_V_write = ap_const_logic_1;
    } else {
        res_V_data_3_V_write = ap_const_logic_0;
    }
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_res_V_data_4_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln41_reg_1291_pp0_iter2_reg.read()))) {
        res_V_data_4_V_blk_n = res_V_data_4_V_full_n.read();
    } else {
        res_V_data_4_V_blk_n = ap_const_logic_1;
    }
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_res_V_data_4_V_din() {
    res_V_data_4_V_din = tmp_data_4_V_reg_1496.read();
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_res_V_data_4_V_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln41_reg_1291_pp0_iter2_reg.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        res_V_data_4_V_write = ap_const_logic_1;
    } else {
        res_V_data_4_V_write = ap_const_logic_0;
    }
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_res_V_data_5_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln41_reg_1291_pp0_iter2_reg.read()))) {
        res_V_data_5_V_blk_n = res_V_data_5_V_full_n.read();
    } else {
        res_V_data_5_V_blk_n = ap_const_logic_1;
    }
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_res_V_data_5_V_din() {
    res_V_data_5_V_din = tmp_data_5_V_reg_1501.read();
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_res_V_data_5_V_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln41_reg_1291_pp0_iter2_reg.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        res_V_data_5_V_write = ap_const_logic_1;
    } else {
        res_V_data_5_V_write = ap_const_logic_0;
    }
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_res_V_data_6_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln41_reg_1291_pp0_iter2_reg.read()))) {
        res_V_data_6_V_blk_n = res_V_data_6_V_full_n.read();
    } else {
        res_V_data_6_V_blk_n = ap_const_logic_1;
    }
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_res_V_data_6_V_din() {
    res_V_data_6_V_din = tmp_data_6_V_reg_1506.read();
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_res_V_data_6_V_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln41_reg_1291_pp0_iter2_reg.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        res_V_data_6_V_write = ap_const_logic_1;
    } else {
        res_V_data_6_V_write = ap_const_logic_0;
    }
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_res_V_data_7_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln41_reg_1291_pp0_iter2_reg.read()))) {
        res_V_data_7_V_blk_n = res_V_data_7_V_full_n.read();
    } else {
        res_V_data_7_V_blk_n = ap_const_logic_1;
    }
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_res_V_data_7_V_din() {
    res_V_data_7_V_din = tmp_data_7_V_reg_1511.read();
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_res_V_data_7_V_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln41_reg_1291_pp0_iter2_reg.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        res_V_data_7_V_write = ap_const_logic_1;
    } else {
        res_V_data_7_V_write = ap_const_logic_0;
    }
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_select_ln340_1_fu_964_p3() {
    select_ln340_1_fu_964_p3 = (!select_ln777_1_fu_958_p3.read()[0].is_01())? sc_lv<12>(): ((select_ln777_1_fu_958_p3.read()[0].to_bool())? add_ln415_1_reg_1364.read(): ap_const_lv12_FFF);
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_select_ln340_2_fu_1016_p3() {
    select_ln340_2_fu_1016_p3 = (!select_ln777_2_fu_1010_p3.read()[0].is_01())? sc_lv<12>(): ((select_ln777_2_fu_1010_p3.read()[0].to_bool())? add_ln415_2_reg_1380.read(): ap_const_lv12_FFF);
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_select_ln340_3_fu_1068_p3() {
    select_ln340_3_fu_1068_p3 = (!select_ln777_3_fu_1062_p3.read()[0].is_01())? sc_lv<12>(): ((select_ln777_3_fu_1062_p3.read()[0].to_bool())? add_ln415_3_reg_1396.read(): ap_const_lv12_FFF);
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_select_ln340_4_fu_1120_p3() {
    select_ln340_4_fu_1120_p3 = (!select_ln777_4_fu_1114_p3.read()[0].is_01())? sc_lv<12>(): ((select_ln777_4_fu_1114_p3.read()[0].to_bool())? add_ln415_4_reg_1412.read(): ap_const_lv12_FFF);
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_select_ln340_5_fu_1172_p3() {
    select_ln340_5_fu_1172_p3 = (!select_ln777_5_fu_1166_p3.read()[0].is_01())? sc_lv<12>(): ((select_ln777_5_fu_1166_p3.read()[0].to_bool())? add_ln415_5_reg_1428.read(): ap_const_lv12_FFF);
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_select_ln340_6_fu_1224_p3() {
    select_ln340_6_fu_1224_p3 = (!select_ln777_6_fu_1218_p3.read()[0].is_01())? sc_lv<12>(): ((select_ln777_6_fu_1218_p3.read()[0].to_bool())? add_ln415_6_reg_1444.read(): ap_const_lv12_FFF);
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_select_ln340_7_fu_1276_p3() {
    select_ln340_7_fu_1276_p3 = (!select_ln777_7_fu_1270_p3.read()[0].is_01())? sc_lv<12>(): ((select_ln777_7_fu_1270_p3.read()[0].to_bool())? add_ln415_7_reg_1460.read(): ap_const_lv12_FFF);
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_select_ln340_fu_912_p3() {
    select_ln340_fu_912_p3 = (!select_ln777_fu_906_p3.read()[0].is_01())? sc_lv<12>(): ((select_ln777_fu_906_p3.read()[0].to_bool())? add_ln415_reg_1348.read(): ap_const_lv12_FFF);
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_select_ln777_1_fu_958_p3() {
    select_ln777_1_fu_958_p3 = (!and_ln416_1_fu_952_p2.read()[0].is_01())? sc_lv<1>(): ((and_ln416_1_fu_952_p2.read()[0].to_bool())? icmp_ln879_1_reg_1370.read(): icmp_ln768_1_reg_1375.read());
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_select_ln777_2_fu_1010_p3() {
    select_ln777_2_fu_1010_p3 = (!and_ln416_2_fu_1004_p2.read()[0].is_01())? sc_lv<1>(): ((and_ln416_2_fu_1004_p2.read()[0].to_bool())? icmp_ln879_2_reg_1386.read(): icmp_ln768_2_reg_1391.read());
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_select_ln777_3_fu_1062_p3() {
    select_ln777_3_fu_1062_p3 = (!and_ln416_3_fu_1056_p2.read()[0].is_01())? sc_lv<1>(): ((and_ln416_3_fu_1056_p2.read()[0].to_bool())? icmp_ln879_3_reg_1402.read(): icmp_ln768_3_reg_1407.read());
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_select_ln777_4_fu_1114_p3() {
    select_ln777_4_fu_1114_p3 = (!and_ln416_4_fu_1108_p2.read()[0].is_01())? sc_lv<1>(): ((and_ln416_4_fu_1108_p2.read()[0].to_bool())? icmp_ln879_4_reg_1418.read(): icmp_ln768_4_reg_1423.read());
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_select_ln777_5_fu_1166_p3() {
    select_ln777_5_fu_1166_p3 = (!and_ln416_5_fu_1160_p2.read()[0].is_01())? sc_lv<1>(): ((and_ln416_5_fu_1160_p2.read()[0].to_bool())? icmp_ln879_5_reg_1434.read(): icmp_ln768_5_reg_1439.read());
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_select_ln777_6_fu_1218_p3() {
    select_ln777_6_fu_1218_p3 = (!and_ln416_6_fu_1212_p2.read()[0].is_01())? sc_lv<1>(): ((and_ln416_6_fu_1212_p2.read()[0].to_bool())? icmp_ln879_6_reg_1450.read(): icmp_ln768_6_reg_1455.read());
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_select_ln777_7_fu_1270_p3() {
    select_ln777_7_fu_1270_p3 = (!and_ln416_7_fu_1264_p2.read()[0].is_01())? sc_lv<1>(): ((and_ln416_7_fu_1264_p2.read()[0].to_bool())? icmp_ln879_7_reg_1466.read(): icmp_ln768_7_reg_1471.read());
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_select_ln777_fu_906_p3() {
    select_ln777_fu_906_p3 = (!and_ln416_fu_900_p2.read()[0].is_01())? sc_lv<1>(): ((and_ln416_fu_900_p2.read()[0].to_bool())? icmp_ln879_reg_1354.read(): icmp_ln768_reg_1359.read());
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_start_out() {
    start_out = real_start.read();
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_start_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, start_once_reg.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, real_start.read()))) {
        start_write = ap_const_logic_1;
    } else {
        start_write = ap_const_logic_0;
    }
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_tmp_10_fu_585_p3() {
    tmp_10_fu_585_p3 = data_V_data_3_V_dout.read().range(1, 1);
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_tmp_11_fu_1036_p3() {
    tmp_11_fu_1036_p3 = tmp_data_V_3_reg_1318.read().range(12, 12);
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_tmp_12_fu_1043_p3() {
    tmp_12_fu_1043_p3 = add_ln415_3_reg_1396.read().range(11, 11);
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_tmp_13_fu_645_p3() {
    tmp_13_fu_645_p3 = data_V_data_4_V_dout.read().range(1, 1);
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_tmp_14_fu_1088_p3() {
    tmp_14_fu_1088_p3 = tmp_data_V_418_reg_1324.read().range(12, 12);
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_tmp_15_fu_1095_p3() {
    tmp_15_fu_1095_p3 = add_ln415_4_reg_1412.read().range(11, 11);
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_tmp_16_fu_705_p3() {
    tmp_16_fu_705_p3 = data_V_data_5_V_dout.read().range(1, 1);
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_tmp_17_fu_1140_p3() {
    tmp_17_fu_1140_p3 = tmp_data_V_5_reg_1330.read().range(12, 12);
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_tmp_18_fu_1147_p3() {
    tmp_18_fu_1147_p3 = add_ln415_5_reg_1428.read().range(11, 11);
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_tmp_19_fu_765_p3() {
    tmp_19_fu_765_p3 = data_V_data_6_V_dout.read().range(1, 1);
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_tmp_1_fu_405_p3() {
    tmp_1_fu_405_p3 = data_V_data_0_V_dout.read().range(1, 1);
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_tmp_20_fu_1192_p3() {
    tmp_20_fu_1192_p3 = tmp_data_V_6_reg_1336.read().range(12, 12);
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_tmp_21_fu_1199_p3() {
    tmp_21_fu_1199_p3 = add_ln415_6_reg_1444.read().range(11, 11);
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_tmp_22_fu_825_p3() {
    tmp_22_fu_825_p3 = data_V_data_7_V_dout.read().range(1, 1);
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_tmp_23_fu_1244_p3() {
    tmp_23_fu_1244_p3 = tmp_data_V_7_reg_1342.read().range(12, 12);
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_tmp_24_fu_1251_p3() {
    tmp_24_fu_1251_p3 = add_ln415_7_reg_1460.read().range(11, 11);
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_tmp_2_fu_880_p3() {
    tmp_2_fu_880_p3 = tmp_data_V_0_reg_1300.read().range(12, 12);
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_tmp_3_fu_887_p3() {
    tmp_3_fu_887_p3 = add_ln415_reg_1348.read().range(11, 11);
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_tmp_4_fu_465_p3() {
    tmp_4_fu_465_p3 = data_V_data_1_V_dout.read().range(1, 1);
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_tmp_5_fu_932_p3() {
    tmp_5_fu_932_p3 = tmp_data_V_1_reg_1306.read().range(12, 12);
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_tmp_6_fu_939_p3() {
    tmp_6_fu_939_p3 = add_ln415_1_reg_1364.read().range(11, 11);
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_tmp_7_fu_525_p3() {
    tmp_7_fu_525_p3 = data_V_data_2_V_dout.read().range(1, 1);
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_tmp_8_fu_984_p3() {
    tmp_8_fu_984_p3 = tmp_data_V_2_reg_1312.read().range(12, 12);
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_tmp_9_fu_991_p3() {
    tmp_9_fu_991_p3 = add_ln415_2_reg_1380.read().range(11, 11);
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_tmp_data_0_V_fu_919_p3() {
    tmp_data_0_V_fu_919_p3 = (!icmp_ln1494_fu_875_p2.read()[0].is_01())? sc_lv<12>(): ((icmp_ln1494_fu_875_p2.read()[0].to_bool())? select_ln340_fu_912_p3.read(): ap_const_lv12_0);
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_tmp_data_1_V_fu_971_p3() {
    tmp_data_1_V_fu_971_p3 = (!icmp_ln1494_1_fu_927_p2.read()[0].is_01())? sc_lv<12>(): ((icmp_ln1494_1_fu_927_p2.read()[0].to_bool())? select_ln340_1_fu_964_p3.read(): ap_const_lv12_0);
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_tmp_data_2_V_fu_1023_p3() {
    tmp_data_2_V_fu_1023_p3 = (!icmp_ln1494_2_fu_979_p2.read()[0].is_01())? sc_lv<12>(): ((icmp_ln1494_2_fu_979_p2.read()[0].to_bool())? select_ln340_2_fu_1016_p3.read(): ap_const_lv12_0);
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_tmp_data_3_V_fu_1075_p3() {
    tmp_data_3_V_fu_1075_p3 = (!icmp_ln1494_3_fu_1031_p2.read()[0].is_01())? sc_lv<12>(): ((icmp_ln1494_3_fu_1031_p2.read()[0].to_bool())? select_ln340_3_fu_1068_p3.read(): ap_const_lv12_0);
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_tmp_data_4_V_fu_1127_p3() {
    tmp_data_4_V_fu_1127_p3 = (!icmp_ln1494_4_fu_1083_p2.read()[0].is_01())? sc_lv<12>(): ((icmp_ln1494_4_fu_1083_p2.read()[0].to_bool())? select_ln340_4_fu_1120_p3.read(): ap_const_lv12_0);
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_tmp_data_5_V_fu_1179_p3() {
    tmp_data_5_V_fu_1179_p3 = (!icmp_ln1494_5_fu_1135_p2.read()[0].is_01())? sc_lv<12>(): ((icmp_ln1494_5_fu_1135_p2.read()[0].to_bool())? select_ln340_5_fu_1172_p3.read(): ap_const_lv12_0);
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_tmp_data_6_V_fu_1231_p3() {
    tmp_data_6_V_fu_1231_p3 = (!icmp_ln1494_6_fu_1187_p2.read()[0].is_01())? sc_lv<12>(): ((icmp_ln1494_6_fu_1187_p2.read()[0].to_bool())? select_ln340_6_fu_1224_p3.read(): ap_const_lv12_0);
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_tmp_data_7_V_fu_1283_p3() {
    tmp_data_7_V_fu_1283_p3 = (!icmp_ln1494_7_fu_1239_p2.read()[0].is_01())? sc_lv<12>(): ((icmp_ln1494_7_fu_1239_p2.read()[0].to_bool())? select_ln340_7_fu_1276_p3.read(): ap_const_lv12_0);
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_trunc_ln412_1_fu_473_p1() {
    trunc_ln412_1_fu_473_p1 = data_V_data_1_V_dout.read().range(1-1, 0);
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_trunc_ln412_2_fu_533_p1() {
    trunc_ln412_2_fu_533_p1 = data_V_data_2_V_dout.read().range(1-1, 0);
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_trunc_ln412_3_fu_593_p1() {
    trunc_ln412_3_fu_593_p1 = data_V_data_3_V_dout.read().range(1-1, 0);
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_trunc_ln412_4_fu_653_p1() {
    trunc_ln412_4_fu_653_p1 = data_V_data_4_V_dout.read().range(1-1, 0);
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_trunc_ln412_5_fu_713_p1() {
    trunc_ln412_5_fu_713_p1 = data_V_data_5_V_dout.read().range(1-1, 0);
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_trunc_ln412_6_fu_773_p1() {
    trunc_ln412_6_fu_773_p1 = data_V_data_6_V_dout.read().range(1-1, 0);
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_trunc_ln412_7_fu_833_p1() {
    trunc_ln412_7_fu_833_p1 = data_V_data_7_V_dout.read().range(1-1, 0);
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_trunc_ln412_fu_413_p1() {
    trunc_ln412_fu_413_p1 = data_V_data_0_V_dout.read().range(1-1, 0);
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_trunc_ln708_1_fu_455_p4() {
    trunc_ln708_1_fu_455_p4 = data_V_data_1_V_dout.read().range(12, 1);
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_trunc_ln708_2_fu_515_p4() {
    trunc_ln708_2_fu_515_p4 = data_V_data_2_V_dout.read().range(12, 1);
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_trunc_ln708_3_fu_575_p4() {
    trunc_ln708_3_fu_575_p4 = data_V_data_3_V_dout.read().range(12, 1);
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_trunc_ln708_4_fu_635_p4() {
    trunc_ln708_4_fu_635_p4 = data_V_data_4_V_dout.read().range(12, 1);
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_trunc_ln708_5_fu_695_p4() {
    trunc_ln708_5_fu_695_p4 = data_V_data_5_V_dout.read().range(12, 1);
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_trunc_ln708_6_fu_755_p4() {
    trunc_ln708_6_fu_755_p4 = data_V_data_6_V_dout.read().range(12, 1);
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_trunc_ln708_7_fu_815_p4() {
    trunc_ln708_7_fu_815_p4 = data_V_data_7_V_dout.read().range(12, 1);
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_trunc_ln_fu_395_p4() {
    trunc_ln_fu_395_p4 = data_V_data_0_V_dout.read().range(12, 1);
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_xor_ln416_1_fu_946_p2() {
    xor_ln416_1_fu_946_p2 = (tmp_6_fu_939_p3.read() ^ ap_const_lv1_1);
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_xor_ln416_2_fu_998_p2() {
    xor_ln416_2_fu_998_p2 = (tmp_9_fu_991_p3.read() ^ ap_const_lv1_1);
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_xor_ln416_3_fu_1050_p2() {
    xor_ln416_3_fu_1050_p2 = (tmp_12_fu_1043_p3.read() ^ ap_const_lv1_1);
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_xor_ln416_4_fu_1102_p2() {
    xor_ln416_4_fu_1102_p2 = (tmp_15_fu_1095_p3.read() ^ ap_const_lv1_1);
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_xor_ln416_5_fu_1154_p2() {
    xor_ln416_5_fu_1154_p2 = (tmp_18_fu_1147_p3.read() ^ ap_const_lv1_1);
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_xor_ln416_6_fu_1206_p2() {
    xor_ln416_6_fu_1206_p2 = (tmp_21_fu_1199_p3.read() ^ ap_const_lv1_1);
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_xor_ln416_7_fu_1258_p2() {
    xor_ln416_7_fu_1258_p2 = (tmp_24_fu_1251_p3.read() ^ ap_const_lv1_1);
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_xor_ln416_fu_894_p2() {
    xor_ln416_fu_894_p2 = (tmp_3_fu_887_p3.read() ^ ap_const_lv1_1);
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_zext_ln415_1_fu_483_p1() {
    zext_ln415_1_fu_483_p1 = esl_zext<12,1>(and_ln415_1_fu_477_p2.read());
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_zext_ln415_2_fu_543_p1() {
    zext_ln415_2_fu_543_p1 = esl_zext<12,1>(and_ln415_2_fu_537_p2.read());
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_zext_ln415_3_fu_603_p1() {
    zext_ln415_3_fu_603_p1 = esl_zext<12,1>(and_ln415_3_fu_597_p2.read());
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_zext_ln415_4_fu_663_p1() {
    zext_ln415_4_fu_663_p1 = esl_zext<12,1>(and_ln415_4_fu_657_p2.read());
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_zext_ln415_5_fu_723_p1() {
    zext_ln415_5_fu_723_p1 = esl_zext<12,1>(and_ln415_5_fu_717_p2.read());
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_zext_ln415_6_fu_783_p1() {
    zext_ln415_6_fu_783_p1 = esl_zext<12,1>(and_ln415_6_fu_777_p2.read());
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_zext_ln415_7_fu_843_p1() {
    zext_ln415_7_fu_843_p1 = esl_zext<12,1>(and_ln415_7_fu_837_p2.read());
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_zext_ln415_fu_423_p1() {
    zext_ln415_fu_423_p1 = esl_zext<12,1>(and_ln415_fu_417_p2.read());
}

void relu_array_ap_fixed_8u_array_ap_ufixed_12_3_4_0_0_8u_relu_config5_s::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && !(esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else {
                ap_NS_fsm = ap_ST_fsm_state1;
            }
            break;
        case 2 : 
            if ((!(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_0)) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln41_fu_351_p2.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_0)) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(icmp_ln41_fu_351_p2.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_state6;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            }
            break;
        case 4 : 
            ap_NS_fsm = ap_ST_fsm_state1;
            break;
        default : 
            ap_NS_fsm = "XXX";
            break;
    }
}

}

