0.6
2019.2
Nov  6 2019
21:57:16
D:/GitRepo/pipelined_CPU/IC_UART/IC_UART.sim/sim_1/behav/xsim/glbl.v,1692968300,verilog,,,,glbl,,,,,,,,
D:/GitRepo/pipelined_CPU/IC_UART/IC_UART.srcs/sources_1/new/rs232.v,1693121090,verilog,,D:/GitRepo/pipelined_CPU/IC_UART/IC_UART.srcs/sources_1/new/uart_rx.v,,rs232,,,,,,,,
D:/GitRepo/pipelined_CPU/IC_UART/IC_UART.srcs/sources_1/new/tb_rs232.v,1693120976,verilog,,,,tb_rs232,,,,,,,,
D:/GitRepo/pipelined_CPU/IC_UART/IC_UART.srcs/sources_1/new/uart_rx.v,1693118143,verilog,,D:/GitRepo/pipelined_CPU/IC_UART/IC_UART.srcs/sources_1/new/uart_tx.v,,uart_rx,,,,,,,,
D:/GitRepo/pipelined_CPU/IC_UART/IC_UART.srcs/sources_1/new/uart_tx.v,1693120121,verilog,,D:/GitRepo/pipelined_CPU/IC_UART/IC_UART.srcs/sources_1/new/tb_rs232.v,,uart_tx,,,,,,,,
