/*****************************************************************************/
/* Example different when gC versus gatelevel (see Beerel TCAD March 98).    */
/*****************************************************************************/
module ex1;

input  a = {false,<2,3>};
input  b = {false,<2,3>};
output c = {false,<2,3>};
output d = {false,<2,3>};

process ex1;
*[[ skip -> a+; b+; d+; c+; d-; a-
  | skip -> b+; c+
 ]; b-; c- ]
endprocess
endmodule
