 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : SYS_TOP
Version: K-2015.06
Date   : Mon Aug 26 23:41:23 2024
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: ALU/ALU_OUT_reg[14]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ALU/ALU_OUT_reg[14]/CK (SDFFRQX2M)       0.00       0.00 r
  ALU/ALU_OUT_reg[14]/Q (SDFFRQX2M)        0.42       0.42 f
  ALU/ALU_OUT_reg[15]/SI (SDFFRQX2M)       0.00       0.42 f
  data arrival time                                   0.42

  clock ALU_CLK (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  ALU/ALU_OUT_reg[15]/CK (SDFFRQX2M)       0.00      19.80 r
  library setup time                      -0.52      19.28
  data required time                                 19.28
  -----------------------------------------------------------
  data required time                                 19.28
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                        18.87


  Startpoint: ALU/ALU_OUT_reg[13]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ALU/ALU_OUT_reg[13]/CK (SDFFRQX2M)       0.00       0.00 r
  ALU/ALU_OUT_reg[13]/Q (SDFFRQX2M)        0.42       0.42 f
  ALU/ALU_OUT_reg[14]/SI (SDFFRQX2M)       0.00       0.42 f
  data arrival time                                   0.42

  clock ALU_CLK (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  ALU/ALU_OUT_reg[14]/CK (SDFFRQX2M)       0.00      19.80 r
  library setup time                      -0.52      19.28
  data required time                                 19.28
  -----------------------------------------------------------
  data required time                                 19.28
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                        18.87


  Startpoint: ALU/ALU_OUT_reg[12]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ALU/ALU_OUT_reg[12]/CK (SDFFRQX2M)       0.00       0.00 r
  ALU/ALU_OUT_reg[12]/Q (SDFFRQX2M)        0.42       0.42 f
  ALU/ALU_OUT_reg[13]/SI (SDFFRQX2M)       0.00       0.42 f
  data arrival time                                   0.42

  clock ALU_CLK (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  ALU/ALU_OUT_reg[13]/CK (SDFFRQX2M)       0.00      19.80 r
  library setup time                      -0.52      19.28
  data required time                                 19.28
  -----------------------------------------------------------
  data required time                                 19.28
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                        18.87


  Startpoint: ALU/ALU_OUT_reg[11]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ALU/ALU_OUT_reg[11]/CK (SDFFRQX2M)       0.00       0.00 r
  ALU/ALU_OUT_reg[11]/Q (SDFFRQX2M)        0.42       0.42 f
  ALU/ALU_OUT_reg[12]/SI (SDFFRQX2M)       0.00       0.42 f
  data arrival time                                   0.42

  clock ALU_CLK (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  ALU/ALU_OUT_reg[12]/CK (SDFFRQX2M)       0.00      19.80 r
  library setup time                      -0.52      19.28
  data required time                                 19.28
  -----------------------------------------------------------
  data required time                                 19.28
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                        18.87


  Startpoint: ALU/ALU_OUT_reg[10]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ALU/ALU_OUT_reg[10]/CK (SDFFRQX2M)       0.00       0.00 r
  ALU/ALU_OUT_reg[10]/Q (SDFFRQX2M)        0.42       0.42 f
  ALU/ALU_OUT_reg[11]/SI (SDFFRQX2M)       0.00       0.42 f
  data arrival time                                   0.42

  clock ALU_CLK (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  ALU/ALU_OUT_reg[11]/CK (SDFFRQX2M)       0.00      19.80 r
  library setup time                      -0.52      19.28
  data required time                                 19.28
  -----------------------------------------------------------
  data required time                                 19.28
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                        18.87


  Startpoint: ALU/ALU_OUT_reg[9]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ALU/ALU_OUT_reg[9]/CK (SDFFRQX2M)        0.00       0.00 r
  ALU/ALU_OUT_reg[9]/Q (SDFFRQX2M)         0.42       0.42 f
  ALU/ALU_OUT_reg[10]/SI (SDFFRQX2M)       0.00       0.42 f
  data arrival time                                   0.42

  clock ALU_CLK (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  ALU/ALU_OUT_reg[10]/CK (SDFFRQX2M)       0.00      19.80 r
  library setup time                      -0.52      19.28
  data required time                                 19.28
  -----------------------------------------------------------
  data required time                                 19.28
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                        18.87


  Startpoint: ALU/ALU_OUT_reg[8]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ALU/ALU_OUT_reg[8]/CK (SDFFRQX2M)        0.00       0.00 r
  ALU/ALU_OUT_reg[8]/Q (SDFFRQX2M)         0.42       0.42 f
  ALU/ALU_OUT_reg[9]/SI (SDFFRQX2M)        0.00       0.42 f
  data arrival time                                   0.42

  clock ALU_CLK (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  ALU/ALU_OUT_reg[9]/CK (SDFFRQX2M)        0.00      19.80 r
  library setup time                      -0.52      19.28
  data required time                                 19.28
  -----------------------------------------------------------
  data required time                                 19.28
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                        18.87


  Startpoint: ALU/ALU_OUT_reg[7]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU/ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ALU/ALU_OUT_reg[7]/CK (SDFFRQX2M)        0.00       0.00 r
  ALU/ALU_OUT_reg[7]/Q (SDFFRQX2M)         0.42       0.42 f
  ALU/ALU_OUT_reg[8]/SI (SDFFRQX2M)        0.00       0.42 f
  data arrival time                                   0.42

  clock ALU_CLK (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  ALU/ALU_OUT_reg[8]/CK (SDFFRQX2M)        0.00      19.80 r
  library setup time                      -0.52      19.28
  data required time                                 19.28
  -----------------------------------------------------------
  data required time                                 19.28
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                        18.87


  Startpoint: ALU/ALU_OUT_reg[6]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ALU/ALU_OUT_reg[6]/CK (SDFFRQX2M)        0.00       0.00 r
  ALU/ALU_OUT_reg[6]/Q (SDFFRQX2M)         0.42       0.42 f
  ALU/ALU_OUT_reg[7]/SI (SDFFRQX2M)        0.00       0.42 f
  data arrival time                                   0.42

  clock ALU_CLK (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  ALU/ALU_OUT_reg[7]/CK (SDFFRQX2M)        0.00      19.80 r
  library setup time                      -0.52      19.28
  data required time                                 19.28
  -----------------------------------------------------------
  data required time                                 19.28
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                        18.87


  Startpoint: ALU/ALU_OUT_reg[5]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ALU/ALU_OUT_reg[5]/CK (SDFFRQX2M)        0.00       0.00 r
  ALU/ALU_OUT_reg[5]/Q (SDFFRQX2M)         0.42       0.42 f
  ALU/ALU_OUT_reg[6]/SI (SDFFRQX2M)        0.00       0.42 f
  data arrival time                                   0.42

  clock ALU_CLK (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  ALU/ALU_OUT_reg[6]/CK (SDFFRQX2M)        0.00      19.80 r
  library setup time                      -0.52      19.28
  data required time                                 19.28
  -----------------------------------------------------------
  data required time                                 19.28
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                        18.87


  Startpoint: ALU/ALU_OUT_reg[4]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ALU/ALU_OUT_reg[4]/CK (SDFFRQX2M)        0.00       0.00 r
  ALU/ALU_OUT_reg[4]/Q (SDFFRQX2M)         0.42       0.42 f
  ALU/ALU_OUT_reg[5]/SI (SDFFRQX2M)        0.00       0.42 f
  data arrival time                                   0.42

  clock ALU_CLK (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  ALU/ALU_OUT_reg[5]/CK (SDFFRQX2M)        0.00      19.80 r
  library setup time                      -0.52      19.28
  data required time                                 19.28
  -----------------------------------------------------------
  data required time                                 19.28
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                        18.87


  Startpoint: ALU/ALU_OUT_reg[3]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ALU/ALU_OUT_reg[3]/CK (SDFFRQX2M)        0.00       0.00 r
  ALU/ALU_OUT_reg[3]/Q (SDFFRQX2M)         0.42       0.42 f
  ALU/ALU_OUT_reg[4]/SI (SDFFRQX2M)        0.00       0.42 f
  data arrival time                                   0.42

  clock ALU_CLK (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  ALU/ALU_OUT_reg[4]/CK (SDFFRQX2M)        0.00      19.80 r
  library setup time                      -0.52      19.28
  data required time                                 19.28
  -----------------------------------------------------------
  data required time                                 19.28
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                        18.87


  Startpoint: ALU/ALU_OUT_reg[2]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ALU/ALU_OUT_reg[2]/CK (SDFFRQX2M)        0.00       0.00 r
  ALU/ALU_OUT_reg[2]/Q (SDFFRQX2M)         0.42       0.42 f
  ALU/ALU_OUT_reg[3]/SI (SDFFRQX2M)        0.00       0.42 f
  data arrival time                                   0.42

  clock ALU_CLK (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  ALU/ALU_OUT_reg[3]/CK (SDFFRQX2M)        0.00      19.80 r
  library setup time                      -0.52      19.28
  data required time                                 19.28
  -----------------------------------------------------------
  data required time                                 19.28
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                        18.87


  Startpoint: ALU/ALU_OUT_reg[1]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ALU/ALU_OUT_reg[1]/CK (SDFFRQX2M)        0.00       0.00 r
  ALU/ALU_OUT_reg[1]/Q (SDFFRQX2M)         0.42       0.42 f
  ALU/ALU_OUT_reg[2]/SI (SDFFRQX2M)        0.00       0.42 f
  data arrival time                                   0.42

  clock ALU_CLK (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  ALU/ALU_OUT_reg[2]/CK (SDFFRQX2M)        0.00      19.80 r
  library setup time                      -0.52      19.28
  data required time                                 19.28
  -----------------------------------------------------------
  data required time                                 19.28
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                        18.87


  Startpoint: ALU/ALU_OUT_reg[0]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ALU/ALU_OUT_reg[0]/CK (SDFFRQX2M)        0.00       0.00 r
  ALU/ALU_OUT_reg[0]/Q (SDFFRQX2M)         0.42       0.42 f
  ALU/ALU_OUT_reg[1]/SI (SDFFRQX2M)        0.00       0.42 f
  data arrival time                                   0.42

  clock ALU_CLK (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  ALU/ALU_OUT_reg[1]/CK (SDFFRQX2M)        0.00      19.80 r
  library setup time                      -0.52      19.28
  data required time                                 19.28
  -----------------------------------------------------------
  data required time                                 19.28
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                        18.87


  Startpoint: ALU/ALU_OUT_reg[15]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU/OUT_VALID_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ALU/ALU_OUT_reg[15]/CK (SDFFRQX2M)       0.00       0.00 r
  ALU/ALU_OUT_reg[15]/Q (SDFFRQX2M)        0.42       0.42 f
  ALU/OUT_VALID_reg/SI (SDFFRQX2M)         0.00       0.42 f
  data arrival time                                   0.42

  clock ALU_CLK (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  ALU/OUT_VALID_reg/CK (SDFFRQX2M)         0.00      19.80 r
  library setup time                      -0.52      19.28
  data required time                                 19.28
  -----------------------------------------------------------
  data required time                                 19.28
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                        18.87


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: UART_RX/DUT6/p_data_reg[0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.63      20.63 r
  U31/Y (INVXLM)                                          0.17      20.80 f
  U34/Y (INVXLM)                                          0.44      21.24 r
  U23/Y (INVXLM)                                          0.12      21.37 f
  U24/Y (INVXLM)                                          0.63      22.00 r
  U28/Y (INVXLM)                                          0.14      22.14 f
  U29/Y (INVXLM)                                          0.10      22.24 r
  U27/Y (DLY1X1M)                                         0.97      23.21 r
  UART_RX/test_se (UART_RX_test_1)                        0.00      23.21 r
  UART_RX/DUT6/test_se (deserializer_test_1)              0.00      23.21 r
  UART_RX/DUT6/p_data_reg[0]/SE (SDFFRX1M)                0.00      23.21 r
  data arrival time                                                 23.21

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  UART_RX/DUT6/p_data_reg[0]/CK (SDFFRX1M)                0.00      99.80 r
  library setup time                                     -0.65      99.15
  data required time                                                99.15
  --------------------------------------------------------------------------
  data required time                                                99.15
  data arrival time                                                -23.21
  --------------------------------------------------------------------------
  slack (MET)                                                       75.94


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: UART_RX/DUT0/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.63      20.63 r
  U31/Y (INVXLM)                                          0.17      20.80 f
  U34/Y (INVXLM)                                          0.44      21.24 r
  U23/Y (INVXLM)                                          0.12      21.37 f
  U24/Y (INVXLM)                                          0.63      22.00 r
  U28/Y (INVXLM)                                          0.14      22.14 f
  U29/Y (INVXLM)                                          0.10      22.24 r
  U27/Y (DLY1X1M)                                         0.97      23.21 r
  UART_RX/test_se (UART_RX_test_1)                        0.00      23.21 r
  UART_RX/DUT0/test_se (fsm_test_1)                       0.00      23.21 r
  UART_RX/DUT0/current_state_reg[2]/SE (SDFFRX1M)         0.00      23.21 r
  data arrival time                                                 23.21

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  UART_RX/DUT0/current_state_reg[2]/CK (SDFFRX1M)         0.00      99.80 r
  library setup time                                     -0.65      99.15
  data required time                                                99.15
  --------------------------------------------------------------------------
  data required time                                                99.15
  data arrival time                                                -23.21
  --------------------------------------------------------------------------
  slack (MET)                                                       75.94


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: UART_RX/DUT4/str_glitch_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.63      20.63 r
  U31/Y (INVXLM)                                          0.17      20.80 f
  U34/Y (INVXLM)                                          0.44      21.24 r
  U23/Y (INVXLM)                                          0.12      21.37 f
  U24/Y (INVXLM)                                          0.63      22.00 r
  U28/Y (INVXLM)                                          0.14      22.14 f
  U29/Y (INVXLM)                                          0.10      22.24 r
  U27/Y (DLY1X1M)                                         0.97      23.21 r
  UART_RX/test_se (UART_RX_test_1)                        0.00      23.21 r
  UART_RX/DUT4/test_se (start_check_test_1)               0.00      23.21 r
  UART_RX/DUT4/str_glitch_reg/SE (SDFFRQX2M)              0.00      23.21 r
  data arrival time                                                 23.21

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  UART_RX/DUT4/str_glitch_reg/CK (SDFFRQX2M)              0.00      99.80 r
  library setup time                                     -0.62      99.18
  data required time                                                99.18
  --------------------------------------------------------------------------
  data required time                                                99.18
  data arrival time                                                -23.21
  --------------------------------------------------------------------------
  slack (MET)                                                       75.97


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: UART_RX/DUT5/stp_error_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.63      20.63 r
  U31/Y (INVXLM)                                          0.17      20.80 f
  U34/Y (INVXLM)                                          0.44      21.24 r
  U23/Y (INVXLM)                                          0.12      21.37 f
  U24/Y (INVXLM)                                          0.63      22.00 r
  U28/Y (INVXLM)                                          0.14      22.14 f
  U29/Y (INVXLM)                                          0.10      22.24 r
  U27/Y (DLY1X1M)                                         0.97      23.21 r
  UART_RX/test_se (UART_RX_test_1)                        0.00      23.21 r
  UART_RX/DUT5/test_se (stop_check_test_1)                0.00      23.21 r
  UART_RX/DUT5/stp_error_reg/SE (SDFFRQX2M)               0.00      23.21 r
  data arrival time                                                 23.21

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  UART_RX/DUT5/stp_error_reg/CK (SDFFRQX2M)               0.00      99.80 r
  library setup time                                     -0.62      99.18
  data required time                                                99.18
  --------------------------------------------------------------------------
  data required time                                                99.18
  data arrival time                                                -23.21
  --------------------------------------------------------------------------
  slack (MET)                                                       75.97


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: UART_RX/DUT3/par_bit_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.63      20.63 r
  U31/Y (INVXLM)                                          0.17      20.80 f
  U34/Y (INVXLM)                                          0.44      21.24 r
  U23/Y (INVXLM)                                          0.12      21.37 f
  U24/Y (INVXLM)                                          0.63      22.00 r
  U28/Y (INVXLM)                                          0.14      22.14 f
  U29/Y (INVXLM)                                          0.10      22.24 r
  U27/Y (DLY1X1M)                                         0.97      23.21 r
  UART_RX/test_se (UART_RX_test_1)                        0.00      23.21 r
  UART_RX/DUT3/test_se (parity_check_test_1)              0.00      23.21 r
  UART_RX/DUT3/par_bit_reg/SE (SDFFRQX2M)                 0.00      23.21 r
  data arrival time                                                 23.21

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  UART_RX/DUT3/par_bit_reg/CK (SDFFRQX2M)                 0.00      99.80 r
  library setup time                                     -0.62      99.18
  data required time                                                99.18
  --------------------------------------------------------------------------
  data required time                                                99.18
  data arrival time                                                -23.21
  --------------------------------------------------------------------------
  slack (MET)                                                       75.97


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: UART_RX/DUT3/par_error_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.63      20.63 r
  U31/Y (INVXLM)                                          0.17      20.80 f
  U34/Y (INVXLM)                                          0.44      21.24 r
  U23/Y (INVXLM)                                          0.12      21.37 f
  U24/Y (INVXLM)                                          0.63      22.00 r
  U28/Y (INVXLM)                                          0.14      22.14 f
  U29/Y (INVXLM)                                          0.10      22.24 r
  U27/Y (DLY1X1M)                                         0.97      23.21 r
  UART_RX/test_se (UART_RX_test_1)                        0.00      23.21 r
  UART_RX/DUT3/test_se (parity_check_test_1)              0.00      23.21 r
  UART_RX/DUT3/par_error_reg/SE (SDFFRQX2M)               0.00      23.21 r
  data arrival time                                                 23.21

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  UART_RX/DUT3/par_error_reg/CK (SDFFRQX2M)               0.00      99.80 r
  library setup time                                     -0.62      99.18
  data required time                                                99.18
  --------------------------------------------------------------------------
  data required time                                                99.18
  data arrival time                                                -23.21
  --------------------------------------------------------------------------
  slack (MET)                                                       75.97


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: UART_RX/DUT2/sample_3_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.63      20.63 r
  U31/Y (INVXLM)                                          0.17      20.80 f
  U34/Y (INVXLM)                                          0.44      21.24 r
  U23/Y (INVXLM)                                          0.12      21.37 f
  U24/Y (INVXLM)                                          0.63      22.00 r
  U28/Y (INVXLM)                                          0.14      22.14 f
  U29/Y (INVXLM)                                          0.10      22.24 r
  U27/Y (DLY1X1M)                                         0.97      23.21 r
  UART_RX/test_se (UART_RX_test_1)                        0.00      23.21 r
  UART_RX/DUT2/test_se (data_sampling_test_1)             0.00      23.21 r
  UART_RX/DUT2/sample_3_reg/SE (SDFFRQX2M)                0.00      23.21 r
  data arrival time                                                 23.21

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  UART_RX/DUT2/sample_3_reg/CK (SDFFRQX2M)                0.00      99.80 r
  library setup time                                     -0.62      99.18
  data required time                                                99.18
  --------------------------------------------------------------------------
  data required time                                                99.18
  data arrival time                                                -23.21
  --------------------------------------------------------------------------
  slack (MET)                                                       75.97


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: UART_RX/DUT2/sample_2_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.63      20.63 r
  U31/Y (INVXLM)                                          0.17      20.80 f
  U34/Y (INVXLM)                                          0.44      21.24 r
  U23/Y (INVXLM)                                          0.12      21.37 f
  U24/Y (INVXLM)                                          0.63      22.00 r
  U28/Y (INVXLM)                                          0.14      22.14 f
  U29/Y (INVXLM)                                          0.10      22.24 r
  U27/Y (DLY1X1M)                                         0.97      23.21 r
  UART_RX/test_se (UART_RX_test_1)                        0.00      23.21 r
  UART_RX/DUT2/test_se (data_sampling_test_1)             0.00      23.21 r
  UART_RX/DUT2/sample_2_reg/SE (SDFFRQX2M)                0.00      23.21 r
  data arrival time                                                 23.21

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  UART_RX/DUT2/sample_2_reg/CK (SDFFRQX2M)                0.00      99.80 r
  library setup time                                     -0.62      99.18
  data required time                                                99.18
  --------------------------------------------------------------------------
  data required time                                                99.18
  data arrival time                                                -23.21
  --------------------------------------------------------------------------
  slack (MET)                                                       75.97


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: UART_RX/DUT2/sample_1_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.63      20.63 r
  U31/Y (INVXLM)                                          0.17      20.80 f
  U34/Y (INVXLM)                                          0.44      21.24 r
  U23/Y (INVXLM)                                          0.12      21.37 f
  U24/Y (INVXLM)                                          0.63      22.00 r
  U28/Y (INVXLM)                                          0.14      22.14 f
  U29/Y (INVXLM)                                          0.10      22.24 r
  U27/Y (DLY1X1M)                                         0.97      23.21 r
  UART_RX/test_se (UART_RX_test_1)                        0.00      23.21 r
  UART_RX/DUT2/test_se (data_sampling_test_1)             0.00      23.21 r
  UART_RX/DUT2/sample_1_reg/SE (SDFFRQX2M)                0.00      23.21 r
  data arrival time                                                 23.21

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  UART_RX/DUT2/sample_1_reg/CK (SDFFRQX2M)                0.00      99.80 r
  library setup time                                     -0.62      99.18
  data required time                                                99.18
  --------------------------------------------------------------------------
  data required time                                                99.18
  data arrival time                                                -23.21
  --------------------------------------------------------------------------
  slack (MET)                                                       75.97


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: UART_RX/DUT1/bit_count_reg[0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.63      20.63 r
  U31/Y (INVXLM)                                          0.17      20.80 f
  U34/Y (INVXLM)                                          0.44      21.24 r
  U23/Y (INVXLM)                                          0.12      21.37 f
  U24/Y (INVXLM)                                          0.63      22.00 r
  U28/Y (INVXLM)                                          0.14      22.14 f
  U29/Y (INVXLM)                                          0.10      22.24 r
  U27/Y (DLY1X1M)                                         0.97      23.21 r
  UART_RX/test_se (UART_RX_test_1)                        0.00      23.21 r
  UART_RX/DUT1/test_se (counter_test_1)                   0.00      23.21 r
  UART_RX/DUT1/bit_count_reg[0]/SE (SDFFRQX2M)            0.00      23.21 r
  data arrival time                                                 23.21

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  UART_RX/DUT1/bit_count_reg[0]/CK (SDFFRQX2M)            0.00      99.80 r
  library setup time                                     -0.62      99.18
  data required time                                                99.18
  --------------------------------------------------------------------------
  data required time                                                99.18
  data arrival time                                                -23.21
  --------------------------------------------------------------------------
  slack (MET)                                                       75.97


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: UART_RX/DUT1/bit_count_reg[3]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.63      20.63 r
  U31/Y (INVXLM)                                          0.17      20.80 f
  U34/Y (INVXLM)                                          0.44      21.24 r
  U23/Y (INVXLM)                                          0.12      21.37 f
  U24/Y (INVXLM)                                          0.63      22.00 r
  U28/Y (INVXLM)                                          0.14      22.14 f
  U29/Y (INVXLM)                                          0.10      22.24 r
  U27/Y (DLY1X1M)                                         0.97      23.21 r
  UART_RX/test_se (UART_RX_test_1)                        0.00      23.21 r
  UART_RX/DUT1/test_se (counter_test_1)                   0.00      23.21 r
  UART_RX/DUT1/bit_count_reg[3]/SE (SDFFRQX2M)            0.00      23.21 r
  data arrival time                                                 23.21

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  UART_RX/DUT1/bit_count_reg[3]/CK (SDFFRQX2M)            0.00      99.80 r
  library setup time                                     -0.62      99.18
  data required time                                                99.18
  --------------------------------------------------------------------------
  data required time                                                99.18
  data arrival time                                                -23.21
  --------------------------------------------------------------------------
  slack (MET)                                                       75.97


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: UART_RX/DUT1/bit_count_reg[2]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.63      20.63 r
  U31/Y (INVXLM)                                          0.17      20.80 f
  U34/Y (INVXLM)                                          0.44      21.24 r
  U23/Y (INVXLM)                                          0.12      21.37 f
  U24/Y (INVXLM)                                          0.63      22.00 r
  U28/Y (INVXLM)                                          0.14      22.14 f
  U29/Y (INVXLM)                                          0.10      22.24 r
  U27/Y (DLY1X1M)                                         0.97      23.21 r
  UART_RX/test_se (UART_RX_test_1)                        0.00      23.21 r
  UART_RX/DUT1/test_se (counter_test_1)                   0.00      23.21 r
  UART_RX/DUT1/bit_count_reg[2]/SE (SDFFRQX2M)            0.00      23.21 r
  data arrival time                                                 23.21

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  UART_RX/DUT1/bit_count_reg[2]/CK (SDFFRQX2M)            0.00      99.80 r
  library setup time                                     -0.62      99.18
  data required time                                                99.18
  --------------------------------------------------------------------------
  data required time                                                99.18
  data arrival time                                                -23.21
  --------------------------------------------------------------------------
  slack (MET)                                                       75.97


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: UART_RX/DUT1/bit_count_reg[1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.63      20.63 r
  U31/Y (INVXLM)                                          0.17      20.80 f
  U34/Y (INVXLM)                                          0.44      21.24 r
  U23/Y (INVXLM)                                          0.12      21.37 f
  U24/Y (INVXLM)                                          0.63      22.00 r
  U28/Y (INVXLM)                                          0.14      22.14 f
  U29/Y (INVXLM)                                          0.10      22.24 r
  U27/Y (DLY1X1M)                                         0.97      23.21 r
  UART_RX/test_se (UART_RX_test_1)                        0.00      23.21 r
  UART_RX/DUT1/test_se (counter_test_1)                   0.00      23.21 r
  UART_RX/DUT1/bit_count_reg[1]/SE (SDFFRQX2M)            0.00      23.21 r
  data arrival time                                                 23.21

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  UART_RX/DUT1/bit_count_reg[1]/CK (SDFFRQX2M)            0.00      99.80 r
  library setup time                                     -0.62      99.18
  data required time                                                99.18
  --------------------------------------------------------------------------
  data required time                                                99.18
  data arrival time                                                -23.21
  --------------------------------------------------------------------------
  slack (MET)                                                       75.97


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: UART_RX/DUT1/edge_count_reg[4]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.63      20.63 r
  U31/Y (INVXLM)                                          0.17      20.80 f
  U34/Y (INVXLM)                                          0.44      21.24 r
  U23/Y (INVXLM)                                          0.12      21.37 f
  U24/Y (INVXLM)                                          0.63      22.00 r
  U28/Y (INVXLM)                                          0.14      22.14 f
  U29/Y (INVXLM)                                          0.10      22.24 r
  U27/Y (DLY1X1M)                                         0.97      23.21 r
  UART_RX/test_se (UART_RX_test_1)                        0.00      23.21 r
  UART_RX/DUT1/test_se (counter_test_1)                   0.00      23.21 r
  UART_RX/DUT1/edge_count_reg[4]/SE (SDFFRQX2M)           0.00      23.21 r
  data arrival time                                                 23.21

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  UART_RX/DUT1/edge_count_reg[4]/CK (SDFFRQX2M)           0.00      99.80 r
  library setup time                                     -0.62      99.18
  data required time                                                99.18
  --------------------------------------------------------------------------
  data required time                                                99.18
  data arrival time                                                -23.21
  --------------------------------------------------------------------------
  slack (MET)                                                       75.97


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: UART_RX/DUT1/edge_count_reg[3]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.63      20.63 r
  U31/Y (INVXLM)                                          0.17      20.80 f
  U34/Y (INVXLM)                                          0.44      21.24 r
  U23/Y (INVXLM)                                          0.12      21.37 f
  U24/Y (INVXLM)                                          0.63      22.00 r
  U28/Y (INVXLM)                                          0.14      22.14 f
  U29/Y (INVXLM)                                          0.10      22.24 r
  U27/Y (DLY1X1M)                                         0.97      23.21 r
  UART_RX/test_se (UART_RX_test_1)                        0.00      23.21 r
  UART_RX/DUT1/test_se (counter_test_1)                   0.00      23.21 r
  UART_RX/DUT1/edge_count_reg[3]/SE (SDFFRQX2M)           0.00      23.21 r
  data arrival time                                                 23.21

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  UART_RX/DUT1/edge_count_reg[3]/CK (SDFFRQX2M)           0.00      99.80 r
  library setup time                                     -0.62      99.18
  data required time                                                99.18
  --------------------------------------------------------------------------
  data required time                                                99.18
  data arrival time                                                -23.21
  --------------------------------------------------------------------------
  slack (MET)                                                       75.97


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: UART_RX/DUT1/edge_count_reg[2]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.63      20.63 r
  U31/Y (INVXLM)                                          0.17      20.80 f
  U34/Y (INVXLM)                                          0.44      21.24 r
  U23/Y (INVXLM)                                          0.12      21.37 f
  U24/Y (INVXLM)                                          0.63      22.00 r
  U28/Y (INVXLM)                                          0.14      22.14 f
  U29/Y (INVXLM)                                          0.10      22.24 r
  U27/Y (DLY1X1M)                                         0.97      23.21 r
  UART_RX/test_se (UART_RX_test_1)                        0.00      23.21 r
  UART_RX/DUT1/test_se (counter_test_1)                   0.00      23.21 r
  UART_RX/DUT1/edge_count_reg[2]/SE (SDFFRQX2M)           0.00      23.21 r
  data arrival time                                                 23.21

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  UART_RX/DUT1/edge_count_reg[2]/CK (SDFFRQX2M)           0.00      99.80 r
  library setup time                                     -0.62      99.18
  data required time                                                99.18
  --------------------------------------------------------------------------
  data required time                                                99.18
  data arrival time                                                -23.21
  --------------------------------------------------------------------------
  slack (MET)                                                       75.97


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: UART_RX/DUT1/edge_count_reg[0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.63      20.63 r
  U31/Y (INVXLM)                                          0.17      20.80 f
  U34/Y (INVXLM)                                          0.44      21.24 r
  U23/Y (INVXLM)                                          0.12      21.37 f
  U24/Y (INVXLM)                                          0.63      22.00 r
  U28/Y (INVXLM)                                          0.14      22.14 f
  U29/Y (INVXLM)                                          0.10      22.24 r
  U27/Y (DLY1X1M)                                         0.97      23.21 r
  UART_RX/test_se (UART_RX_test_1)                        0.00      23.21 r
  UART_RX/DUT1/test_se (counter_test_1)                   0.00      23.21 r
  UART_RX/DUT1/edge_count_reg[0]/SE (SDFFRQX2M)           0.00      23.21 r
  data arrival time                                                 23.21

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  UART_RX/DUT1/edge_count_reg[0]/CK (SDFFRQX2M)           0.00      99.80 r
  library setup time                                     -0.62      99.18
  data required time                                                99.18
  --------------------------------------------------------------------------
  data required time                                                99.18
  data arrival time                                                -23.21
  --------------------------------------------------------------------------
  slack (MET)                                                       75.97


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: UART_RX/DUT1/edge_count_reg[1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.63      20.63 r
  U31/Y (INVXLM)                                          0.17      20.80 f
  U34/Y (INVXLM)                                          0.44      21.24 r
  U23/Y (INVXLM)                                          0.12      21.37 f
  U24/Y (INVXLM)                                          0.63      22.00 r
  U28/Y (INVXLM)                                          0.14      22.14 f
  U29/Y (INVXLM)                                          0.10      22.24 r
  U27/Y (DLY1X1M)                                         0.97      23.21 r
  UART_RX/test_se (UART_RX_test_1)                        0.00      23.21 r
  UART_RX/DUT1/test_se (counter_test_1)                   0.00      23.21 r
  UART_RX/DUT1/edge_count_reg[1]/SE (SDFFRQX2M)           0.00      23.21 r
  data arrival time                                                 23.21

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  UART_RX/DUT1/edge_count_reg[1]/CK (SDFFRQX2M)           0.00      99.80 r
  library setup time                                     -0.62      99.18
  data required time                                                99.18
  --------------------------------------------------------------------------
  data required time                                                99.18
  data arrival time                                                -23.21
  --------------------------------------------------------------------------
  slack (MET)                                                       75.97


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: UART_RX/DUT0/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.63      20.63 r
  U31/Y (INVXLM)                                          0.17      20.80 f
  U34/Y (INVXLM)                                          0.44      21.24 r
  U23/Y (INVXLM)                                          0.12      21.37 f
  U24/Y (INVXLM)                                          0.63      22.00 r
  U28/Y (INVXLM)                                          0.14      22.14 f
  U29/Y (INVXLM)                                          0.10      22.24 r
  U27/Y (DLY1X1M)                                         0.97      23.21 r
  UART_RX/test_se (UART_RX_test_1)                        0.00      23.21 r
  UART_RX/DUT0/test_se (fsm_test_1)                       0.00      23.21 r
  UART_RX/DUT0/current_state_reg[1]/SE (SDFFRQX2M)        0.00      23.21 r
  data arrival time                                                 23.21

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  UART_RX/DUT0/current_state_reg[1]/CK (SDFFRQX2M)        0.00      99.80 r
  library setup time                                     -0.62      99.18
  data required time                                                99.18
  --------------------------------------------------------------------------
  data required time                                                99.18
  data arrival time                                                -23.21
  --------------------------------------------------------------------------
  slack (MET)                                                       75.97


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: UART_RX/DUT0/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.63      20.63 r
  U31/Y (INVXLM)                                          0.17      20.80 f
  U34/Y (INVXLM)                                          0.44      21.24 r
  U23/Y (INVXLM)                                          0.12      21.37 f
  U24/Y (INVXLM)                                          0.63      22.00 r
  U28/Y (INVXLM)                                          0.14      22.14 f
  U29/Y (INVXLM)                                          0.10      22.24 r
  U27/Y (DLY1X1M)                                         0.97      23.21 r
  UART_RX/test_se (UART_RX_test_1)                        0.00      23.21 r
  UART_RX/DUT0/test_se (fsm_test_1)                       0.00      23.21 r
  UART_RX/DUT0/current_state_reg[0]/SE (SDFFRQX2M)        0.00      23.21 r
  data arrival time                                                 23.21

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  UART_RX/DUT0/current_state_reg[0]/CK (SDFFRQX2M)        0.00      99.80 r
  library setup time                                     -0.62      99.18
  data required time                                                99.18
  --------------------------------------------------------------------------
  data required time                                                99.18
  data arrival time                                                -23.21
  --------------------------------------------------------------------------
  slack (MET)                                                       75.97


1
