INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Vivado/projects/project_3/project_3.srcs/sources_1/new/source.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v74x138
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Vivado/projects/project_3/project_3.srcs/sim_1/new/sim_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Vivado/projects/project_3/project_3.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
