
---------- Begin Simulation Statistics ----------
final_tick                                 5448962000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 118159                       # Simulator instruction rate (inst/s)
host_mem_usage                                 727148                       # Number of bytes of host memory used
host_op_rate                                   201943                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    80.80                       # Real time elapsed on the host
host_tick_rate                               67440921                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     9546734                       # Number of instructions simulated
sim_ops                                      16316196                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.005449                       # Number of seconds simulated
sim_ticks                                  5448962000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  12611776                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  9790674                       # number of cc regfile writes
system.cpu.committedInsts                     9546734                       # Number of Instructions Simulated
system.cpu.committedOps                      16316196                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.141534                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.141534                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   1398924                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  1062231                       # number of floating regfile writes
system.cpu.idleCycles                          438043                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               178563                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2291470                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.963441                       # Inst execution rate
system.cpu.iew.exec_refs                      2950418                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     596835                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 1530345                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               2770917                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 71                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              5967                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               826205                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            25248947                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2353583                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            292649                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              21397431                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  17971                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                234268                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 172361                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                260211                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            310                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        49493                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         129070                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  29956549                       # num instructions consuming a value
system.cpu.iew.wb_count                      21211602                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.575629                       # average fanout of values written-back
system.cpu.iew.wb_producers                  17243868                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.946389                       # insts written-back per cycle
system.cpu.iew.wb_sent                       21296430                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 30454397                       # number of integer regfile reads
system.cpu.int_regfile_writes                18612997                       # number of integer regfile writes
system.cpu.ipc                               0.876014                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.876014                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            188479      0.87%      0.87% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              17107958     78.87%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                19686      0.09%     79.83% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                663139      3.06%     82.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              234118      1.08%     83.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     83.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     83.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     83.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     83.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     83.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     83.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     83.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 2446      0.01%     83.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     83.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                48140      0.22%     84.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     84.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                10554      0.05%     84.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                5356      0.02%     84.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     84.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     84.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               1234      0.01%     84.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     84.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     84.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     84.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd          150209      0.69%     84.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     84.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     84.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt          151000      0.70%     85.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv           52696      0.24%     85.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     85.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult          47218      0.22%     86.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     86.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     86.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     86.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     86.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     86.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     86.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     86.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     86.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     86.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     86.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     86.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     86.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     86.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     86.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     86.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     86.13% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2020680      9.32%     95.45% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              447158      2.06%     97.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          376050      1.73%     99.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         163959      0.76%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               21690080                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 1292381                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             2555942                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      1225585                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            1738856                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      146887                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.006772                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  103530     70.48%     70.48% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     70.48% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     70.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     70.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     70.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     70.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     70.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     70.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     70.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     70.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     70.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     70.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     70.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    329      0.22%     70.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     70.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     91      0.06%     70.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   132      0.09%     70.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     70.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     70.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    1      0.00%     70.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     70.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     70.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     70.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd               865      0.59%     71.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     71.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     71.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt               643      0.44%     71.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                14      0.01%     71.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     71.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     71.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     71.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     71.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     71.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     71.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     71.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     71.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     71.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     71.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     71.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     71.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     71.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     71.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     71.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     71.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     71.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     71.90% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   5161      3.51%     75.41% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  8098      5.51%     80.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             21832     14.86%     95.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             6191      4.21%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               20356107                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           51456793                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     19986017                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          32443108                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   25246761                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  21690080                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                2186                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         8932745                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             25806                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           1950                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     15754817                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      10459882                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.073645                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.128610                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             3893181     37.22%     37.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1107930     10.59%     47.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1466224     14.02%     61.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1290339     12.34%     74.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1091048     10.43%     84.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              704473      6.73%     91.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              554552      5.30%     96.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              252264      2.41%     99.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               99871      0.95%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        10459882                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.990294                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            318865                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           269738                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              2770917                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              826205                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 7746491                       # number of misc regfile reads
system.cpu.numCycles                         10897925                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            9555                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   227                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        12948                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         27997                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           66                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       112515                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2731                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       225542                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2731                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              10671                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         4040                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8908                       # Transaction distribution
system.membus.trans_dist::ReadExReq              4378                       # Transaction distribution
system.membus.trans_dist::ReadExResp             4378                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10671                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        43046                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        43046                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  43046                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      1221696                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      1221696                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 1221696                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             15049                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   15049    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               15049                       # Request fanout histogram
system.membus.reqLayer2.occupancy            47927000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy           80042250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   5448962000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             93879                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        72338                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        15255                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           40464                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            19147                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           19147                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         15513                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        78367                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        46275                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       292290                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                338565                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      1968768                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     10611904                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               12580672                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           15549                       # Total snoops (count)
system.tol2bus.snoopTraffic                    258944                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           128573                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.021762                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.145906                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 125775     97.82%     97.82% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2798      2.18%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             128573                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          196323000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         146274994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          23275984                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   5448962000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                11255                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                86716                       # number of demand (read+write) hits
system.l2.demand_hits::total                    97971                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               11255                       # number of overall hits
system.l2.overall_hits::.cpu.data               86716                       # number of overall hits
system.l2.overall_hits::total                   97971                       # number of overall hits
system.l2.demand_misses::.cpu.inst               4253                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              10798                       # number of demand (read+write) misses
system.l2.demand_misses::total                  15051                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              4253                       # number of overall misses
system.l2.overall_misses::.cpu.data             10798                       # number of overall misses
system.l2.overall_misses::total                 15051                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    342733500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    846651500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1189385000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    342733500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    846651500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1189385000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            15508                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            97514                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               113022                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           15508                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           97514                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              113022                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.274246                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.110733                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.133169                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.274246                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.110733                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.133169                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 80586.292029                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 78408.177440                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79023.652913                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 80586.292029                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 78408.177440                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79023.652913                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                4041                       # number of writebacks
system.l2.writebacks::total                      4041                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          4253                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         10797                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             15050                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         4253                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        10797                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            15050                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    300213500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    738622000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1038835500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    300213500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    738622000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1038835500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.274246                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.110723                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.133160                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.274246                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.110723                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.133160                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 70588.643311                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 68409.928684                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69025.614618                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 70588.643311                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 68409.928684                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69025.614618                       # average overall mshr miss latency
system.l2.replacements                          15544                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        68297                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            68297                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        68297                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        68297                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        15248                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            15248                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        15248                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        15248                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          136                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           136                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data                2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                2                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             14769                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 14769                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            4378                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                4378                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    331718000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     331718000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         19147                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             19147                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.228652                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.228652                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 75769.301051                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75769.301051                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         4378                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           4378                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    287938000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    287938000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.228652                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.228652                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 65769.301051                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65769.301051                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          11255                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              11255                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         4253                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4253                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    342733500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    342733500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        15508                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          15508                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.274246                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.274246                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 80586.292029                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80586.292029                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         4253                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         4253                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    300213500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    300213500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.274246                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.274246                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 70588.643311                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70588.643311                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         71947                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             71947                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         6420                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            6420                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    514933500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    514933500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        78367                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         78367                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.081922                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.081922                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80207.710280                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80207.710280                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         6419                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         6419                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    450684000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    450684000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.081909                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.081909                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70210.936283                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70210.936283                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   5448962000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1988.610882                       # Cycle average of tags in use
system.l2.tags.total_refs                      225390                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     17592                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     12.812074                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     154.695872                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       309.544324                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1524.370686                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.075535                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.151145                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.744322                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.971001                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          190                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          143                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          164                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1551                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    919704                       # Number of tag accesses
system.l2.tags.data_accesses                   919704                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5448962000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples      3999.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      4252.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     10150.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000845364750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          234                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          234                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               33731                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               3745                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       15049                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       4040                       # Number of write requests accepted
system.mem_ctrls.readBursts                     15049                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     4040                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    647                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    41                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.25                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 15049                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 4040                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   12448                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1551                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     319                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      70                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          234                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      61.478632                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     35.111311                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    125.293379                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            187     79.91%     79.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           18      7.69%     87.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           13      5.56%     93.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255           11      4.70%     97.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            2      0.85%     98.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            1      0.43%     99.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            1      0.43%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1727            1      0.43%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           234                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          234                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.987179                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.945265                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.216767                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              132     56.41%     56.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                5      2.14%     58.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               72     30.77%     89.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               20      8.55%     97.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      1.71%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.43%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           234                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   41408                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  963136                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               258560                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    176.76                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     47.45                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    5448873500                       # Total gap between requests
system.mem_ctrls.avgGap                     285445.73                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       272128                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       649600                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       254400                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 49941254.866523206234                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 119215366.155976131558                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 46687791.179310850799                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         4252                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        10797                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         4040                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst    125220000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    301447750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 126587795500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     29449.67                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     27919.58                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  31333612.75                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       272128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       691008                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        963136                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       272128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       272128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       258560                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       258560                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         4252                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        10797                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          15049                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         4040                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          4040                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     49941255                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    126814612                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        176755867                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     49941255                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     49941255                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     47451239                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        47451239                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     47451239                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     49941255                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    126814612                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       224207106                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                14402                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                3975                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          548                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          847                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         1237                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          741                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          672                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         1127                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         1490                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          597                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         1134                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         1539                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         1452                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          501                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          782                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          681                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          665                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          389                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          183                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          161                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          265                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          226                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          264                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          475                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          624                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          194                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          156                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          180                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          193                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          122                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          127                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          230                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          428                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          147                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               156630250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              72010000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          426667750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10875.59                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29625.59                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               10014                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               3217                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            69.53                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           80.93                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         5132                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   228.589244                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   153.548901                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   239.949976                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         1862     36.28%     36.28% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1704     33.20%     69.49% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          643     12.53%     82.01% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          315      6.14%     88.15% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          168      3.27%     91.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           93      1.81%     93.24% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           75      1.46%     94.70% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           76      1.48%     96.18% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          196      3.82%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         5132                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                921728                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             254400                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              169.156621                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               46.687791                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.69                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.32                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.36                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               72.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy        18542580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         9825255                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       51001020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy       8263260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 429633360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   1863257040                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    523343040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    2903865555                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   532.920867                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   1343912750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    181740000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   3923309250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy        18199860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         9650685                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       51829260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      12486240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 429633360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   1690110420                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    669150720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    2881060545                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   528.735665                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1724075250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    181740000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   3543146750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   5448962000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   5448962000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.rename.squashCycles                 172361                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  3148926                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 1936861                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1418                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   3825179                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               1375137                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               26568822                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 12502                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 521075                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  55792                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 553537                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents           99764                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            37867951                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    71248829                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 42345396                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   1615640                       # Number of floating rename lookups
system.cpu.rename.committedMaps              22676522                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 15191423                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      17                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  22                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   2327055                       # count of insts added to the skid buffer
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   5448962000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5448962000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2725711                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2725711                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2725711                       # number of overall hits
system.cpu.icache.overall_hits::total         2725711                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        16765                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          16765                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        16765                       # number of overall misses
system.cpu.icache.overall_misses::total         16765                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    553330499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    553330499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    553330499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    553330499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2742476                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2742476                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2742476                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2742476                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.006113                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.006113                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.006113                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.006113                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 33005.099851                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 33005.099851                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 33005.099851                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 33005.099851                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1256                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                29                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    43.310345                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        15255                       # number of writebacks
system.cpu.icache.writebacks::total             15255                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1252                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1252                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1252                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1252                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        15513                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        15513                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        15513                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        15513                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    486023500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    486023500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    486023500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    486023500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.005657                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005657                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.005657                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005657                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 31330.077999                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 31330.077999                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 31330.077999                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 31330.077999                       # average overall mshr miss latency
system.cpu.icache.replacements                  15255                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2725711                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2725711                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        16765                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         16765                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    553330499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    553330499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2742476                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2742476                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.006113                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.006113                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 33005.099851                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 33005.099851                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1252                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1252                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        15513                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        15513                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    486023500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    486023500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.005657                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005657                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 31330.077999                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 31330.077999                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   5448962000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.311474                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2741223                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             15512                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            176.716284                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.311474                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.997310                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.997310                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          103                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           56                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           29                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           68                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5500464                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5500464                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5448962000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                       76487                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  904281                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                  193                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 310                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 367744                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                   58                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    525                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.dtb.rdAccesses                     2356026                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      597555                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           212                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           283                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5448962000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   5448962000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5448962000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     2743180                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           864                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5448962000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  2926523                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               3245720                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   3591764                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                523514                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 172361                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              2474700                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  2413                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               27172631                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  9977                       # Number of squashed instructions handled by decode
system.cpu.rob.reads                         33360238                       # The number of ROB reads
system.cpu.rob.writes                        51536473                       # The number of ROB writes
system.cpu.dcache.demand_hits::.cpu.data      2507743                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2507743                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2520929                       # number of overall hits
system.cpu.dcache.overall_hits::total         2520929                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       216463                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         216463                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       217444                       # number of overall misses
system.cpu.dcache.overall_misses::total        217444                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   4336084994                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4336084994                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   4336084994                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4336084994                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      2724206                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2724206                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2738373                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2738373                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.079459                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.079459                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.079406                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.079406                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 20031.529610                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 20031.529610                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 19941.157236                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 19941.157236                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        13227                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           64                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               660                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    20.040909                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           32                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        68297                       # number of writebacks
system.cpu.dcache.writebacks::total             68297                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       119581                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       119581                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       119581                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       119581                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        96882                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        96882                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        97516                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        97516                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1899824495                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1899824495                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1915613995                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1915613995                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.035563                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.035563                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.035611                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.035611                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 19609.674604                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 19609.674604                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 19644.099379                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 19644.099379                       # average overall mshr miss latency
system.cpu.dcache.replacements                  97258                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2067727                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2067727                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       197306                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        197306                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3799075000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3799075000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2265033                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2265033                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.087110                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.087110                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 19254.736298                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 19254.736298                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       119573                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       119573                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        77733                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        77733                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1382412500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1382412500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.034319                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.034319                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 17784.113568                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 17784.113568                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       440016                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         440016                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        19157                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        19157                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    537009994                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    537009994                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       459173                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       459173                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.041721                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.041721                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 28032.050634                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 28032.050634                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            8                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            8                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        19149                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        19149                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    517411995                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    517411995                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.041703                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.041703                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 27020.314116                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 27020.314116                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        13186                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         13186                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          981                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          981                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        14167                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        14167                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.069245                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.069245                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          634                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          634                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     15789500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     15789500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.044752                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.044752                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 24904.574132                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 24904.574132                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   5448962000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           254.876086                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2618447                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             97514                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             26.852011                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   254.876086                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.995610                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.995610                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           89                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          154                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5574260                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5574260                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5448962000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   5448962000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 3597165                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3444299                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            170431                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2743166                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2739794                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.877076                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   32008                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 42                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups            9928                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits               7293                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             2635                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          642                       # Number of mispredicted indirect branches.
system.cpu.branchPred.statistical_corrector.correct       613026                       # Number of time the SC predictor is the provider and the prediction is correct
system.cpu.branchPred.statistical_corrector.wrong      1212497                       # Number of time the SC predictor is the provider and the prediction is wrong
system.cpu.branchPred.loop_predictor.correct      1557156                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.wrong       268367                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.longestMatchProviderCorrect      1236939                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.altMatchProviderCorrect        83497                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect         4367                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalProviderCorrect       314201                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.longestMatchProviderWrong       107600                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.altMatchProviderWrong        20874                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong         1424                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalProviderWrong         4105                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.altMatchProviderWouldHaveHit        10024                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.longestMatchProviderWouldHaveHit        14473                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::2        49300                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::6       131779                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::9       100791                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::10       102105                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::11       108586                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::12       130580                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::13       125724                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::14       188265                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::15        92411                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::16       137725                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::17        33164                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::18        82560                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::19        19070                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::20        41200                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::21        11495                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::22        24860                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::24        32462                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::26        25804                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::28        10161                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::32          582                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::36          286                       # TAGE provider for longest match
system.cpu.branchPred.tage.altMatchProvider::0       129193                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::2       143061                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::6       162481                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::9       143970                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::10       113519                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::11       145351                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::12       131229                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::13        96444                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::14       125394                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::15        61098                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::16        55237                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::17        16306                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::18        32815                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::19        12627                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::20        17585                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::21        12312                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::22        18896                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::24        22870                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::26         8510                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::28           10                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::32            2                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match
system.cpu.commit.commitSquashedInsts         8853800                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             236                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            168712                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples      9266422                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.760787                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.613732                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         4702155     50.74%     50.74% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         1538385     16.60%     67.35% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          627606      6.77%     74.12% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          670104      7.23%     81.35% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          420829      4.54%     85.89% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          144729      1.56%     87.45% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6           64510      0.70%     88.15% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           66566      0.72%     88.87% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         1031538     11.13%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total      9266422                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted              9546734                       # Number of instructions committed
system.cpu.commit.opsCommitted               16316196                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     2325097                       # Number of memory references committed
system.cpu.commit.loads                       1866636                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    1924652                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    1000258                       # Number of committed floating point instructions.
system.cpu.commit.integer                    15536941                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                 26555                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       141787      0.87%      0.87% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     12650511     77.53%     78.40% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        19489      0.12%     78.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       567545      3.48%     82.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       186956      1.15%     83.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     83.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     83.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     83.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     83.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     83.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     83.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     83.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2442      0.01%     83.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     83.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        44554      0.27%     83.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     83.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        10540      0.06%     83.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc         5265      0.03%     83.53% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     83.53% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     83.53% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1222      0.01%     83.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     83.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     83.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     83.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd       135717      0.83%     84.37% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.37% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.37% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt       135902      0.83%     85.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv        46666      0.29%     85.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     85.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult        42503      0.26%     85.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     85.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     85.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     85.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      1605260      9.84%     95.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite       350548      2.15%     97.74% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       261376      1.60%     99.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       107913      0.66%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     16316196                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       1031538                       # number cycles where commit BW limit reached
system.cpu.thread0.numInsts                   9546734                       # Number of Instructions committed
system.cpu.thread0.numOps                    16316196                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu.fetch.icacheStallCycles            3163360                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       16380740                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     3597165                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            2779095                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       7116736                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  349498                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  693                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          4124                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            1                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles          219                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   2742476                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 57412                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           10459882                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.783196                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.424172                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  5759806     55.07%     55.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   103903      0.99%     56.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   548812      5.25%     61.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   136311      1.30%     62.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   393394      3.76%     66.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   110419      1.06%     67.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   626873      5.99%     73.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   628382      6.01%     79.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  2151982     20.57%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             10459882                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.330078                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.503106                       # Number of inst fetches per cycle

---------- End Simulation Statistics   ----------
