INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab4/lab4_FPGA/lab4_FPGA.srcs/sources_1/new/Lab4_Team10_Stopwatch_fpga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Stopwatch
INFO: [VRFC 10-311] analyzing module counterup
INFO: [VRFC 10-311] analyzing module state_transition
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-311] analyzing module one_pulse
INFO: [VRFC 10-311] analyzing module Extend
INFO: [VRFC 10-311] analyzing module clksecdiv_10
INFO: [VRFC 10-311] analyzing module Clock_Divider_216
INFO: [VRFC 10-311] analyzing module Clock_Divider_23
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab4/lab4_FPGA/lab4_FPGA.srcs/sources_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
