ARM GAS  C:\DOCUME~1\ADMINI~1\LOCALS~1\Temp\cchbz9v1.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 18, 4
  12              		.thumb
  13              		.file	"ADC_Voltage_Target_Ext_CP_Clk.c"
  14              		.section	.debug_abbrev,"",%progbits
  15              	.Ldebug_abbrev0:
  16              		.section	.debug_info,"",%progbits
  17              	.Ldebug_info0:
  18              		.section	.debug_line,"",%progbits
  19              	.Ldebug_line0:
  20 0000 87010000 		.text
  20      02007500 
  20      00000201 
  20      FB0E0D00 
  20      01010101 
  21              	.Ltext0:
  22              		.cfi_sections	.debug_frame
  23              		.section	.text.ADC_Voltage_Target_Ext_CP_Clk_Start,"ax",%progbits
  24              		.align	2
  25              		.global	ADC_Voltage_Target_Ext_CP_Clk_Start
  26              		.thumb
  27              		.thumb_func
  28              		.type	ADC_Voltage_Target_Ext_CP_Clk_Start, %function
  29              	ADC_Voltage_Target_Ext_CP_Clk_Start:
  30              	.LFB0:
  31              		.file 1 ".\\Generated_Source\\PSoC5\\ADC_Voltage_Target_Ext_CP_Clk.c"
   1:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** /*******************************************************************************
   2:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** * File Name: ADC_Voltage_Target_Ext_CP_Clk.c
   3:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** * Version 1.70
   4:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *
   5:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *  Description:
   6:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *   This file provides the source code to the API for the clock component.
   7:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *
   8:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *  Note:
   9:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *
  10:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** ********************************************************************************
  11:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** * Copyright 2008-2010, Cypress Semiconductor Corporation.  All rights reserved.
  12:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** * You may use this file only in accordance with the license, terms, conditions, 
  13:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** * disclaimers, and limitations in the end user license agreement accompanying 
  14:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** * the software package with which this file was provided.
  15:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** ********************************************************************************/
  16:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** 
  17:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** #include <cydevice_trm.h>
  18:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** #include "ADC_Voltage_Target_Ext_CP_Clk.h"
  19:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** 
  20:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** /* Clock Distribution registers. */
  21:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** #define CLK_DIST_LD              (* (reg8 *) CYREG_CLKDIST_LD)
  22:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** #define CLK_DIST_BCFG2           (* (reg8 *) CYREG_CLKDIST_BCFG2)
ARM GAS  C:\DOCUME~1\ADMINI~1\LOCALS~1\Temp\cchbz9v1.s 			page 2


  23:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** #define BCFG2_MASK               (0x80u)
  24:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** #define CLK_DIST_DMASK           (* (reg8 *) CYREG_CLKDIST_DMASK)
  25:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** #define CLK_DIST_AMASK           (* (reg8 *) CYREG_CLKDIST_AMASK)
  26:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** 
  27:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** #define HAS_CLKDIST_LD_DISABLE   (CY_PSOC3 || CY_PSOC5LP)
  28:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** 
  29:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** 
  30:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** /*******************************************************************************
  31:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** * Function Name: ADC_Voltage_Target_Ext_CP_Clk_Start
  32:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** ********************************************************************************
  33:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** * Summary:
  34:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *  Starts the clock. Note that on startup, clocks may be already running if the
  35:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *  "Start on Reset" option is enabled in the DWR.
  36:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *
  37:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** * Parameters:
  38:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *  void
  39:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *
  40:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** * Returns:
  41:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *  void
  42:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *
  43:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *******************************************************************************/
  44:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** void ADC_Voltage_Target_Ext_CP_Clk_Start(void) 
  45:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** {
  32              		.loc 1 45 0
  33              		.cfi_startproc
  34              		@ args = 0, pretend = 0, frame = 0
  35              		@ frame_needed = 1, uses_anonymous_args = 0
  36              		@ link register save eliminated.
  37 0000 80B4     		push	{r7}
  38              	.LCFI0:
  39              		.cfi_def_cfa_offset 4
  40 0002 00AF     		add	r7, sp, #0
  41              		.cfi_offset 7, -4
  42              	.LCFI1:
  43              		.cfi_def_cfa_register 7
  46:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****     /* Set the bit to enable the clock. */
  47:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****     ADC_Voltage_Target_Ext_CP_Clk_CLKEN |= ADC_Voltage_Target_Ext_CP_Clk_CLKEN_MASK;
  44              		.loc 1 47 0
  45 0004 44F2A233 		movw	r3, #:lower16:1073759138
  46 0008 C4F20003 		movt	r3, #:upper16:1073759138
  47 000c 44F2A232 		movw	r2, #:lower16:1073759138
  48 0010 C4F20002 		movt	r2, #:upper16:1073759138
  49 0014 1278     		ldrb	r2, [r2, #0]
  50 0016 D2B2     		uxtb	r2, r2
  51 0018 42F00402 		orr	r2, r2, #4
  52 001c D2B2     		uxtb	r2, r2
  53 001e 1A70     		strb	r2, [r3, #0]
  48:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** }
  54              		.loc 1 48 0
  55 0020 BD46     		mov	sp, r7
  56 0022 80BC     		pop	{r7}
  57 0024 7047     		bx	lr
  58              		.cfi_endproc
  59              	.LFE0:
  60              		.size	ADC_Voltage_Target_Ext_CP_Clk_Start, .-ADC_Voltage_Target_Ext_CP_Clk_Start
  61 0026 00BF     		.section	.text.ADC_Voltage_Target_Ext_CP_Clk_Stop,"ax",%progbits
  62              		.align	2
ARM GAS  C:\DOCUME~1\ADMINI~1\LOCALS~1\Temp\cchbz9v1.s 			page 3


  63              		.global	ADC_Voltage_Target_Ext_CP_Clk_Stop
  64              		.thumb
  65              		.thumb_func
  66              		.type	ADC_Voltage_Target_Ext_CP_Clk_Stop, %function
  67              	ADC_Voltage_Target_Ext_CP_Clk_Stop:
  68              	.LFB1:
  49:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** 
  50:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** 
  51:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** /*******************************************************************************
  52:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** * Function Name: ADC_Voltage_Target_Ext_CP_Clk_Stop
  53:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** ********************************************************************************
  54:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** * Summary:
  55:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *  Stops the clock and returns immediately. This API does not require the
  56:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *  source clock to be running but may return before the hardware is actually
  57:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *  disabled. If the settings of the clock are changed after calling this
  58:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *  function, the clock may glitch when it is started. To avoid the clock
  59:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *  glitch, use the StopBlock function.
  60:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *
  61:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** * Parameters:
  62:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *  void
  63:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *
  64:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** * Returns:
  65:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *  void
  66:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *
  67:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *******************************************************************************/
  68:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** void ADC_Voltage_Target_Ext_CP_Clk_Stop(void) 
  69:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** {
  69              		.loc 1 69 0
  70              		.cfi_startproc
  71              		@ args = 0, pretend = 0, frame = 0
  72              		@ frame_needed = 1, uses_anonymous_args = 0
  73              		@ link register save eliminated.
  74 0000 80B4     		push	{r7}
  75              	.LCFI2:
  76              		.cfi_def_cfa_offset 4
  77 0002 00AF     		add	r7, sp, #0
  78              		.cfi_offset 7, -4
  79              	.LCFI3:
  80              		.cfi_def_cfa_register 7
  70:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****     /* Clear the bit to disable the clock. */
  71:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****     ADC_Voltage_Target_Ext_CP_Clk_CLKEN &= ~ADC_Voltage_Target_Ext_CP_Clk_CLKEN_MASK;
  81              		.loc 1 71 0
  82 0004 44F2A233 		movw	r3, #:lower16:1073759138
  83 0008 C4F20003 		movt	r3, #:upper16:1073759138
  84 000c 44F2A232 		movw	r2, #:lower16:1073759138
  85 0010 C4F20002 		movt	r2, #:upper16:1073759138
  86 0014 1278     		ldrb	r2, [r2, #0]
  87 0016 D2B2     		uxtb	r2, r2
  88 0018 02F0FB02 		and	r2, r2, #251
  89 001c 1A70     		strb	r2, [r3, #0]
  72:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** }
  90              		.loc 1 72 0
  91 001e BD46     		mov	sp, r7
  92 0020 80BC     		pop	{r7}
  93 0022 7047     		bx	lr
  94              		.cfi_endproc
  95              	.LFE1:
ARM GAS  C:\DOCUME~1\ADMINI~1\LOCALS~1\Temp\cchbz9v1.s 			page 4


  96              		.size	ADC_Voltage_Target_Ext_CP_Clk_Stop, .-ADC_Voltage_Target_Ext_CP_Clk_Stop
  97              		.section	.text.ADC_Voltage_Target_Ext_CP_Clk_StopBlock,"ax",%progbits
  98              		.align	2
  99              		.global	ADC_Voltage_Target_Ext_CP_Clk_StopBlock
 100              		.thumb
 101              		.thumb_func
 102              		.type	ADC_Voltage_Target_Ext_CP_Clk_StopBlock, %function
 103              	ADC_Voltage_Target_Ext_CP_Clk_StopBlock:
 104              	.LFB2:
  73:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** 
  74:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** 
  75:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** #if(CY_PSOC3 || CY_PSOC5LP)
  76:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** /*******************************************************************************
  77:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** * Function Name: ADC_Voltage_Target_Ext_CP_Clk_StopBlock
  78:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** ********************************************************************************
  79:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** * Summary:
  80:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *  Stops the clock and waits for the hardware to actually be disabled before
  81:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *  returning. This ensures that the clock is never truncated (high part of the
  82:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *  cycle will terminate before the clock is disabled and the API returns).
  83:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *  Note that the source clock must be running or this API will never return as
  84:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *  a stopped clock cannot be disabled.
  85:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *
  86:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** * Parameters:
  87:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *  void
  88:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *
  89:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** * Returns:
  90:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *  void
  91:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *
  92:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *******************************************************************************/
  93:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** void ADC_Voltage_Target_Ext_CP_Clk_StopBlock(void) 
  94:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** {
 105              		.loc 1 94 0
 106              		.cfi_startproc
 107              		@ args = 0, pretend = 0, frame = 8
 108              		@ frame_needed = 1, uses_anonymous_args = 0
 109              		@ link register save eliminated.
 110 0000 80B4     		push	{r7}
 111              	.LCFI4:
 112              		.cfi_def_cfa_offset 4
 113 0002 83B0     		sub	sp, sp, #12
 114              	.LCFI5:
 115              		.cfi_def_cfa_offset 16
 116 0004 00AF     		add	r7, sp, #0
 117              		.cfi_offset 7, -4
 118              	.LCFI6:
 119              		.cfi_def_cfa_register 7
  95:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****     if (ADC_Voltage_Target_Ext_CP_Clk_CLKEN & ADC_Voltage_Target_Ext_CP_Clk_CLKEN_MASK)
 120              		.loc 1 95 0
 121 0006 44F2A233 		movw	r3, #:lower16:1073759138
 122 000a C4F20003 		movt	r3, #:upper16:1073759138
 123 000e 1B78     		ldrb	r3, [r3, #0]
 124 0010 DBB2     		uxtb	r3, r3
 125 0012 03F00403 		and	r3, r3, #4
 126 0016 002B     		cmp	r3, #0
 127 0018 59D0     		beq	.L8
 128              	.LBB2:
  96:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****     {
ARM GAS  C:\DOCUME~1\ADMINI~1\LOCALS~1\Temp\cchbz9v1.s 			page 5


  97:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** #if HAS_CLKDIST_LD_DISABLE
  98:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****         uint16 oldDivider;
  99:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** 
 100:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****         CLK_DIST_LD = 0;
 129              		.loc 1 100 0
 130 001a 44F20103 		movw	r3, #:lower16:1073758209
 131 001e C4F20003 		movt	r3, #:upper16:1073758209
 132 0022 4FF00002 		mov	r2, #0
 133 0026 1A70     		strb	r2, [r3, #0]
 101:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** 
 102:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****         /* Clear all the mask bits except ours. */
 103:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** #if defined(ADC_Voltage_Target_Ext_CP_Clk__CFG3)
 104:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****         CLK_DIST_AMASK = ADC_Voltage_Target_Ext_CP_Clk_CLKEN_MASK;
 105:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****         CLK_DIST_DMASK = 0x00u;
 106:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** #else
 107:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****         CLK_DIST_DMASK = ADC_Voltage_Target_Ext_CP_Clk_CLKEN_MASK;
 134              		.loc 1 107 0
 135 0028 44F21003 		movw	r3, #:lower16:1073758224
 136 002c C4F20003 		movt	r3, #:upper16:1073758224
 137 0030 4FF00402 		mov	r2, #4
 138 0034 1A70     		strb	r2, [r3, #0]
 108:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****         CLK_DIST_AMASK = 0x00u;
 139              		.loc 1 108 0
 140 0036 44F21403 		movw	r3, #:lower16:1073758228
 141 003a C4F20003 		movt	r3, #:upper16:1073758228
 142 003e 4FF00002 		mov	r2, #0
 143 0042 1A70     		strb	r2, [r3, #0]
 109:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** #endif
 110:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** 
 111:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****         /* Clear mask of bus clock. */
 112:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****         CLK_DIST_BCFG2 &= ~BCFG2_MASK;
 144              		.loc 1 112 0
 145 0044 44F20803 		movw	r3, #:lower16:1073758216
 146 0048 C4F20003 		movt	r3, #:upper16:1073758216
 147 004c 44F20802 		movw	r2, #:lower16:1073758216
 148 0050 C4F20002 		movt	r2, #:upper16:1073758216
 149 0054 1278     		ldrb	r2, [r2, #0]
 150 0056 D2B2     		uxtb	r2, r2
 151 0058 02F07F02 		and	r2, r2, #127
 152 005c 1A70     		strb	r2, [r3, #0]
 113:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** 
 114:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****         oldDivider = CY_GET_REG16(ADC_Voltage_Target_Ext_CP_Clk_DIV_PTR);
 153              		.loc 1 114 0
 154 005e 44F28803 		movw	r3, #:lower16:1073758344
 155 0062 C4F20003 		movt	r3, #:upper16:1073758344
 156 0066 1B88     		ldrh	r3, [r3, #0]	@ movhi
 157 0068 FB80     		strh	r3, [r7, #6]	@ movhi
 115:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****         CY_SET_REG16(CYREG_CLKDIST_WRK0, oldDivider);
 158              		.loc 1 115 0
 159 006a 44F20203 		movw	r3, #:lower16:1073758210
 160 006e C4F20003 		movt	r3, #:upper16:1073758210
 161 0072 FA88     		ldrh	r2, [r7, #6]	@ movhi
 162 0074 1A80     		strh	r2, [r3, #0]	@ movhi
 116:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****         CLK_DIST_LD = CYCLK_LD_DISABLE | CYCLK_LD_SYNC_EN | CYCLK_LD_LOAD;
 163              		.loc 1 116 0
 164 0076 44F20103 		movw	r3, #:lower16:1073758209
 165 007a C4F20003 		movt	r3, #:upper16:1073758209
ARM GAS  C:\DOCUME~1\ADMINI~1\LOCALS~1\Temp\cchbz9v1.s 			page 6


 166 007e 4FF00702 		mov	r2, #7
 167 0082 1A70     		strb	r2, [r3, #0]
 168              	.L7:
 117:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** 
 118:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****         /* Wait for clock to be disabled */
 119:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****         while (CLK_DIST_LD & CYCLK_LD_LOAD) { }
 169              		.loc 1 119 0
 170 0084 44F20103 		movw	r3, #:lower16:1073758209
 171 0088 C4F20003 		movt	r3, #:upper16:1073758209
 172 008c 1B78     		ldrb	r3, [r3, #0]
 173 008e DBB2     		uxtb	r3, r3
 174 0090 03F00103 		and	r3, r3, #1
 175 0094 DBB2     		uxtb	r3, r3
 176 0096 002B     		cmp	r3, #0
 177 0098 F4D1     		bne	.L7
 120:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** #endif
 121:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** 
 122:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****         /* Clear the bit to disable the clock. */
 123:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****         ADC_Voltage_Target_Ext_CP_Clk_CLKEN &= ~ADC_Voltage_Target_Ext_CP_Clk_CLKEN_MASK;
 178              		.loc 1 123 0
 179 009a 44F2A233 		movw	r3, #:lower16:1073759138
 180 009e C4F20003 		movt	r3, #:upper16:1073759138
 181 00a2 44F2A232 		movw	r2, #:lower16:1073759138
 182 00a6 C4F20002 		movt	r2, #:upper16:1073759138
 183 00aa 1278     		ldrb	r2, [r2, #0]
 184 00ac D2B2     		uxtb	r2, r2
 185 00ae 02F0FB02 		and	r2, r2, #251
 186 00b2 1A70     		strb	r2, [r3, #0]
 124:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** 
 125:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** #if HAS_CLKDIST_LD_DISABLE
 126:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****         /* Clear the disable bit */
 127:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****         CLK_DIST_LD = 0x00u;
 187              		.loc 1 127 0
 188 00b4 44F20103 		movw	r3, #:lower16:1073758209
 189 00b8 C4F20003 		movt	r3, #:upper16:1073758209
 190 00bc 4FF00002 		mov	r2, #0
 191 00c0 1A70     		strb	r2, [r3, #0]
 128:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****         CY_SET_REG16(ADC_Voltage_Target_Ext_CP_Clk_DIV_PTR, oldDivider);
 192              		.loc 1 128 0
 193 00c2 44F28803 		movw	r3, #:lower16:1073758344
 194 00c6 C4F20003 		movt	r3, #:upper16:1073758344
 195 00ca FA88     		ldrh	r2, [r7, #6]	@ movhi
 196 00cc 1A80     		strh	r2, [r3, #0]	@ movhi
 197              	.L8:
 198              	.LBE2:
 129:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** #endif
 130:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****     }
 131:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** }
 199              		.loc 1 131 0
 200 00ce 07F10C07 		add	r7, r7, #12
 201 00d2 BD46     		mov	sp, r7
 202 00d4 80BC     		pop	{r7}
 203 00d6 7047     		bx	lr
 204              		.cfi_endproc
 205              	.LFE2:
 206              		.size	ADC_Voltage_Target_Ext_CP_Clk_StopBlock, .-ADC_Voltage_Target_Ext_CP_Clk_StopBlock
 207              		.section	.text.ADC_Voltage_Target_Ext_CP_Clk_StandbyPower,"ax",%progbits
ARM GAS  C:\DOCUME~1\ADMINI~1\LOCALS~1\Temp\cchbz9v1.s 			page 7


 208              		.align	2
 209              		.global	ADC_Voltage_Target_Ext_CP_Clk_StandbyPower
 210              		.thumb
 211              		.thumb_func
 212              		.type	ADC_Voltage_Target_Ext_CP_Clk_StandbyPower, %function
 213              	ADC_Voltage_Target_Ext_CP_Clk_StandbyPower:
 214              	.LFB3:
 132:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** #endif
 133:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** 
 134:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** /*******************************************************************************
 135:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** * Function Name: ADC_Voltage_Target_Ext_CP_Clk_StandbyPower
 136:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** ********************************************************************************
 137:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** * Summary:
 138:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *  Sets whether the clock is active in standby mode.
 139:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *
 140:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** * Parameters:
 141:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *  state:  0 to disable clock during standby, nonzero to enable.
 142:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *
 143:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** * Returns:
 144:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *  void
 145:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *
 146:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *******************************************************************************/
 147:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** void ADC_Voltage_Target_Ext_CP_Clk_StandbyPower(uint8 state) 
 148:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** {
 215              		.loc 1 148 0
 216              		.cfi_startproc
 217              		@ args = 0, pretend = 0, frame = 8
 218              		@ frame_needed = 1, uses_anonymous_args = 0
 219              		@ link register save eliminated.
 220 0000 80B4     		push	{r7}
 221              	.LCFI7:
 222              		.cfi_def_cfa_offset 4
 223 0002 83B0     		sub	sp, sp, #12
 224              	.LCFI8:
 225              		.cfi_def_cfa_offset 16
 226 0004 00AF     		add	r7, sp, #0
 227              		.cfi_offset 7, -4
 228              	.LCFI9:
 229              		.cfi_def_cfa_register 7
 230 0006 0346     		mov	r3, r0
 231 0008 FB71     		strb	r3, [r7, #7]
 149:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****     if(state == 0)
 232              		.loc 1 149 0
 233 000a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 234 000c 002B     		cmp	r3, #0
 235 000e 0DD1     		bne	.L10
 150:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****     {
 151:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****         ADC_Voltage_Target_Ext_CP_Clk_CLKSTBY &= ~ADC_Voltage_Target_Ext_CP_Clk_CLKSTBY_MASK;
 236              		.loc 1 151 0
 237 0010 44F2B233 		movw	r3, #:lower16:1073759154
 238 0014 C4F20003 		movt	r3, #:upper16:1073759154
 239 0018 44F2B232 		movw	r2, #:lower16:1073759154
 240 001c C4F20002 		movt	r2, #:upper16:1073759154
 241 0020 1278     		ldrb	r2, [r2, #0]
 242 0022 D2B2     		uxtb	r2, r2
 243 0024 02F0FB02 		and	r2, r2, #251
 244 0028 1A70     		strb	r2, [r3, #0]
ARM GAS  C:\DOCUME~1\ADMINI~1\LOCALS~1\Temp\cchbz9v1.s 			page 8


 245 002a 0DE0     		b	.L12
 246              	.L10:
 152:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****     }
 153:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****     else
 154:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****     {
 155:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****         ADC_Voltage_Target_Ext_CP_Clk_CLKSTBY |= ADC_Voltage_Target_Ext_CP_Clk_CLKSTBY_MASK;
 247              		.loc 1 155 0
 248 002c 44F2B233 		movw	r3, #:lower16:1073759154
 249 0030 C4F20003 		movt	r3, #:upper16:1073759154
 250 0034 44F2B232 		movw	r2, #:lower16:1073759154
 251 0038 C4F20002 		movt	r2, #:upper16:1073759154
 252 003c 1278     		ldrb	r2, [r2, #0]
 253 003e D2B2     		uxtb	r2, r2
 254 0040 42F00402 		orr	r2, r2, #4
 255 0044 D2B2     		uxtb	r2, r2
 256 0046 1A70     		strb	r2, [r3, #0]
 257              	.L12:
 156:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****     }
 157:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** }
 258              		.loc 1 157 0
 259 0048 07F10C07 		add	r7, r7, #12
 260 004c BD46     		mov	sp, r7
 261 004e 80BC     		pop	{r7}
 262 0050 7047     		bx	lr
 263              		.cfi_endproc
 264              	.LFE3:
 265              		.size	ADC_Voltage_Target_Ext_CP_Clk_StandbyPower, .-ADC_Voltage_Target_Ext_CP_Clk_StandbyPower
 266 0052 00BF     		.section	.text.ADC_Voltage_Target_Ext_CP_Clk_SetDividerRegister,"ax",%progbits
 267              		.align	2
 268              		.global	ADC_Voltage_Target_Ext_CP_Clk_SetDividerRegister
 269              		.thumb
 270              		.thumb_func
 271              		.type	ADC_Voltage_Target_Ext_CP_Clk_SetDividerRegister, %function
 272              	ADC_Voltage_Target_Ext_CP_Clk_SetDividerRegister:
 273              	.LFB4:
 158:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** 
 159:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** 
 160:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** /*******************************************************************************
 161:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** * Function Name: ADC_Voltage_Target_Ext_CP_Clk_SetDividerRegister
 162:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** ********************************************************************************
 163:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** * Summary:
 164:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *  Modifies the clock divider and, thus, the frequency. When the clock divider
 165:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *  register is set to zero or changed from zero, the clock will be temporarily
 166:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *  disabled in order to change the SSS mode bit. If the clock is enabled when
 167:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *  SetDividerRegister is called, then the source clock must be running.
 168:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *
 169:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** * Parameters:
 170:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *  clkDivider:  Divider register value (0-65,535). This value is NOT the
 171:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *    divider; the clock hardware divides by clkDivider plus one. For example,
 172:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *    to divide the clock by 2, this parameter should be set to 1.
 173:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *  restart:  If nonzero, restarts the clock divider: the current clock cycle
 174:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *   will be truncated and the new divide value will take effect immediately. If
 175:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *   zero, the new divide value will take effect at the end of the current clock
 176:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *   cycle.
 177:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *
 178:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** * Returns:
 179:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *  void
ARM GAS  C:\DOCUME~1\ADMINI~1\LOCALS~1\Temp\cchbz9v1.s 			page 9


 180:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *
 181:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *******************************************************************************/
 182:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** void ADC_Voltage_Target_Ext_CP_Clk_SetDividerRegister(uint16 clkDivider, uint8 restart) 
 183:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** {
 274              		.loc 1 183 0
 275              		.cfi_startproc
 276              		@ args = 0, pretend = 0, frame = 16
 277              		@ frame_needed = 1, uses_anonymous_args = 0
 278 0000 80B5     		push	{r7, lr}
 279              	.LCFI10:
 280              		.cfi_def_cfa_offset 8
 281 0002 84B0     		sub	sp, sp, #16
 282              	.LCFI11:
 283              		.cfi_def_cfa_offset 24
 284 0004 00AF     		add	r7, sp, #0
 285              		.cfi_offset 14, -4
 286              		.cfi_offset 7, -8
 287              	.LCFI12:
 288              		.cfi_def_cfa_register 7
 289 0006 0246     		mov	r2, r0
 290 0008 0B46     		mov	r3, r1
 291 000a FA80     		strh	r2, [r7, #6]	@ movhi
 292 000c 7B71     		strb	r3, [r7, #5]
 184:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****     uint8 enabled;
 185:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** 
 186:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****     uint8 currSrc = ADC_Voltage_Target_Ext_CP_Clk_GetSourceRegister();
 293              		.loc 1 186 0
 294 000e FFF7FEFF 		bl	ADC_Voltage_Target_Ext_CP_Clk_GetSourceRegister
 295 0012 0346     		mov	r3, r0
 296 0014 7B73     		strb	r3, [r7, #13]
 187:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****     uint16 oldDivider = ADC_Voltage_Target_Ext_CP_Clk_GetDividerRegister();
 297              		.loc 1 187 0
 298 0016 FFF7FEFF 		bl	ADC_Voltage_Target_Ext_CP_Clk_GetDividerRegister
 299 001a 0346     		mov	r3, r0
 300 001c FB81     		strh	r3, [r7, #14]	@ movhi
 188:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** 
 189:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****     if (clkDivider != oldDivider)
 301              		.loc 1 189 0
 302 001e FA88     		ldrh	r2, [r7, #6]
 303 0020 FB89     		ldrh	r3, [r7, #14]
 304 0022 9A42     		cmp	r2, r3
 305 0024 00F0D180 		beq	.L26
 190:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****     {
 191:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****         enabled = ADC_Voltage_Target_Ext_CP_Clk_CLKEN & ADC_Voltage_Target_Ext_CP_Clk_CLKEN_MASK;
 306              		.loc 1 191 0
 307 0028 44F2A233 		movw	r3, #:lower16:1073759138
 308 002c C4F20003 		movt	r3, #:upper16:1073759138
 309 0030 1B78     		ldrb	r3, [r3, #0]
 310 0032 DBB2     		uxtb	r3, r3
 311 0034 03F00403 		and	r3, r3, #4
 312 0038 3B73     		strb	r3, [r7, #12]
 192:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** 
 193:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****         if (currSrc == CYCLK_SRC_SEL_CLK_SYNC_D && (oldDivider == 0 || clkDivider == 0))
 313              		.loc 1 193 0
 314 003a 7B7B     		ldrb	r3, [r7, #13]	@ zero_extendqisi2
 315 003c 002B     		cmp	r3, #0
 316 003e 35D1     		bne	.L15
ARM GAS  C:\DOCUME~1\ADMINI~1\LOCALS~1\Temp\cchbz9v1.s 			page 10


 317 0040 FB89     		ldrh	r3, [r7, #14]
 318 0042 002B     		cmp	r3, #0
 319 0044 02D0     		beq	.L16
 320 0046 FB88     		ldrh	r3, [r7, #6]
 321 0048 002B     		cmp	r3, #0
 322 004a 2FD1     		bne	.L15
 323              	.L16:
 194:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****         {
 195:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****             /* Moving to/from SSS requires correct ordering to prevent halting the clock    */
 196:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****             if (oldDivider == 0 && clkDivider != 0)
 324              		.loc 1 196 0
 325 004c FB89     		ldrh	r3, [r7, #14]
 326 004e 002B     		cmp	r3, #0
 327 0050 17D1     		bne	.L17
 328 0052 FB88     		ldrh	r3, [r7, #6]
 329 0054 002B     		cmp	r3, #0
 330 0056 14D0     		beq	.L17
 197:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****             {
 198:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****                 /* Moving away from SSS, set the divider first so when SSS is cleared we    */
 199:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****                 /* don't halt the clock.  Using the shadow load isn't required as the       */
 200:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****                 /* divider is ignored while SSS is set.                                     */
 201:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****                 CY_SET_REG16(ADC_Voltage_Target_Ext_CP_Clk_DIV_PTR, clkDivider);
 331              		.loc 1 201 0
 332 0058 44F28803 		movw	r3, #:lower16:1073758344
 333 005c C4F20003 		movt	r3, #:upper16:1073758344
 334 0060 FA88     		ldrh	r2, [r7, #6]	@ movhi
 335 0062 1A80     		strh	r2, [r3, #0]	@ movhi
 202:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****                 ADC_Voltage_Target_Ext_CP_Clk_MOD_SRC &= ~CYCLK_SSS;
 336              		.loc 1 202 0
 337 0064 44F28A03 		movw	r3, #:lower16:1073758346
 338 0068 C4F20003 		movt	r3, #:upper16:1073758346
 339 006c 44F28A02 		movw	r2, #:lower16:1073758346
 340 0070 C4F20002 		movt	r2, #:upper16:1073758346
 341 0074 1278     		ldrb	r2, [r2, #0]
 342 0076 D2B2     		uxtb	r2, r2
 343 0078 02F0BF02 		and	r2, r2, #191
 344 007c 1A70     		strb	r2, [r3, #0]
 345              		.loc 1 196 0
 346 007e 00BF     		nop
 347              		.loc 1 193 0
 348 0080 A3E0     		b	.L26
 349              	.L17:
 203:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****             }
 204:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****             else
 205:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****             {
 206:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****                 /* Moving to SSS, set SSS which then ignores the divider and we can set     */
 207:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****                 /* it without bothering with the shadow load.                               */
 208:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****                 ADC_Voltage_Target_Ext_CP_Clk_MOD_SRC |= CYCLK_SSS;
 350              		.loc 1 208 0
 351 0082 44F28A03 		movw	r3, #:lower16:1073758346
 352 0086 C4F20003 		movt	r3, #:upper16:1073758346
 353 008a 44F28A02 		movw	r2, #:lower16:1073758346
 354 008e C4F20002 		movt	r2, #:upper16:1073758346
 355 0092 1278     		ldrb	r2, [r2, #0]
 356 0094 D2B2     		uxtb	r2, r2
 357 0096 42F04002 		orr	r2, r2, #64
 358 009a D2B2     		uxtb	r2, r2
ARM GAS  C:\DOCUME~1\ADMINI~1\LOCALS~1\Temp\cchbz9v1.s 			page 11


 359 009c 1A70     		strb	r2, [r3, #0]
 209:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****                 CY_SET_REG16(ADC_Voltage_Target_Ext_CP_Clk_DIV_PTR, clkDivider);
 360              		.loc 1 209 0
 361 009e 44F28803 		movw	r3, #:lower16:1073758344
 362 00a2 C4F20003 		movt	r3, #:upper16:1073758344
 363 00a6 FA88     		ldrh	r2, [r7, #6]	@ movhi
 364 00a8 1A80     		strh	r2, [r3, #0]	@ movhi
 365              		.loc 1 193 0
 366 00aa 8EE0     		b	.L26
 367              	.L15:
 210:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****             }
 211:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****         }
 212:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****         else
 213:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****         {
 214:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****             if (enabled)
 368              		.loc 1 214 0
 369 00ac 3B7B     		ldrb	r3, [r7, #12]	@ zero_extendqisi2
 370 00ae 002B     		cmp	r3, #0
 371 00b0 4DD0     		beq	.L19
 215:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****             {
 216:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****                 CLK_DIST_LD = 0x00u;
 372              		.loc 1 216 0
 373 00b2 44F20103 		movw	r3, #:lower16:1073758209
 374 00b6 C4F20003 		movt	r3, #:upper16:1073758209
 375 00ba 4FF00002 		mov	r2, #0
 376 00be 1A70     		strb	r2, [r3, #0]
 217:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** 
 218:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****                 /* Clear all the mask bits except ours. */
 219:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** #if defined(ADC_Voltage_Target_Ext_CP_Clk__CFG3)
 220:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****                 CLK_DIST_AMASK = ADC_Voltage_Target_Ext_CP_Clk_CLKEN_MASK;
 221:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****                 CLK_DIST_DMASK = 0x00u;
 222:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** #else
 223:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****                 CLK_DIST_DMASK = ADC_Voltage_Target_Ext_CP_Clk_CLKEN_MASK;
 377              		.loc 1 223 0
 378 00c0 44F21003 		movw	r3, #:lower16:1073758224
 379 00c4 C4F20003 		movt	r3, #:upper16:1073758224
 380 00c8 4FF00402 		mov	r2, #4
 381 00cc 1A70     		strb	r2, [r3, #0]
 224:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****                 CLK_DIST_AMASK = 0x00u;
 382              		.loc 1 224 0
 383 00ce 44F21403 		movw	r3, #:lower16:1073758228
 384 00d2 C4F20003 		movt	r3, #:upper16:1073758228
 385 00d6 4FF00002 		mov	r2, #0
 386 00da 1A70     		strb	r2, [r3, #0]
 225:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** #endif
 226:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****                 /* Clear mask of bus clock. */
 227:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****                 CLK_DIST_BCFG2 &= ~BCFG2_MASK;
 387              		.loc 1 227 0
 388 00dc 44F20803 		movw	r3, #:lower16:1073758216
 389 00e0 C4F20003 		movt	r3, #:upper16:1073758216
 390 00e4 44F20802 		movw	r2, #:lower16:1073758216
 391 00e8 C4F20002 		movt	r2, #:upper16:1073758216
 392 00ec 1278     		ldrb	r2, [r2, #0]
 393 00ee D2B2     		uxtb	r2, r2
 394 00f0 02F07F02 		and	r2, r2, #127
 395 00f4 1A70     		strb	r2, [r3, #0]
 228:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** 
ARM GAS  C:\DOCUME~1\ADMINI~1\LOCALS~1\Temp\cchbz9v1.s 			page 12


 229:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** #if HAS_CLKDIST_LD_DISABLE
 230:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****                 CY_SET_REG16(CYREG_CLKDIST_WRK0, oldDivider);
 396              		.loc 1 230 0
 397 00f6 44F20203 		movw	r3, #:lower16:1073758210
 398 00fa C4F20003 		movt	r3, #:upper16:1073758210
 399 00fe FA89     		ldrh	r2, [r7, #14]	@ movhi
 400 0100 1A80     		strh	r2, [r3, #0]	@ movhi
 231:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****                 CLK_DIST_LD = CYCLK_LD_DISABLE|CYCLK_LD_SYNC_EN|CYCLK_LD_LOAD;
 401              		.loc 1 231 0
 402 0102 44F20103 		movw	r3, #:lower16:1073758209
 403 0106 C4F20003 		movt	r3, #:upper16:1073758209
 404 010a 4FF00702 		mov	r2, #7
 405 010e 1A70     		strb	r2, [r3, #0]
 406              	.L20:
 232:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** 
 233:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****                 /* Wait for clock to be disabled */
 234:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****                 while (CLK_DIST_LD & CYCLK_LD_LOAD) { }
 407              		.loc 1 234 0
 408 0110 44F20103 		movw	r3, #:lower16:1073758209
 409 0114 C4F20003 		movt	r3, #:upper16:1073758209
 410 0118 1B78     		ldrb	r3, [r3, #0]
 411 011a DBB2     		uxtb	r3, r3
 412 011c 03F00103 		and	r3, r3, #1
 413 0120 DBB2     		uxtb	r3, r3
 414 0122 002B     		cmp	r3, #0
 415 0124 F4D1     		bne	.L20
 235:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** #endif
 236:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** 
 237:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****                 ADC_Voltage_Target_Ext_CP_Clk_CLKEN &= ~ADC_Voltage_Target_Ext_CP_Clk_CLKEN_MASK;
 416              		.loc 1 237 0
 417 0126 44F2A233 		movw	r3, #:lower16:1073759138
 418 012a C4F20003 		movt	r3, #:upper16:1073759138
 419 012e 44F2A232 		movw	r2, #:lower16:1073759138
 420 0132 C4F20002 		movt	r2, #:upper16:1073759138
 421 0136 1278     		ldrb	r2, [r2, #0]
 422 0138 D2B2     		uxtb	r2, r2
 423 013a 02F0FB02 		and	r2, r2, #251
 424 013e 1A70     		strb	r2, [r3, #0]
 238:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** 
 239:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** #if HAS_CLKDIST_LD_DISABLE
 240:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****                 /* Clear the disable bit */
 241:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****                 CLK_DIST_LD = 0x00u;
 425              		.loc 1 241 0
 426 0140 44F20103 		movw	r3, #:lower16:1073758209
 427 0144 C4F20003 		movt	r3, #:upper16:1073758209
 428 0148 4FF00002 		mov	r2, #0
 429 014c 1A70     		strb	r2, [r3, #0]
 430              	.L19:
 242:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** #endif
 243:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****             }
 244:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** 
 245:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****             /* Load divide value. */
 246:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****             if (ADC_Voltage_Target_Ext_CP_Clk_CLKEN & ADC_Voltage_Target_Ext_CP_Clk_CLKEN_MASK)
 431              		.loc 1 246 0
 432 014e 44F2A233 		movw	r3, #:lower16:1073759138
 433 0152 C4F20003 		movt	r3, #:upper16:1073759138
 434 0156 1B78     		ldrb	r3, [r3, #0]
ARM GAS  C:\DOCUME~1\ADMINI~1\LOCALS~1\Temp\cchbz9v1.s 			page 13


 435 0158 DBB2     		uxtb	r3, r3
 436 015a 03F00403 		and	r3, r3, #4
 437 015e 002B     		cmp	r3, #0
 438 0160 1ED0     		beq	.L21
 247:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****             {
 248:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****                 /* If the clock is still enabled, use the shadow registers */
 249:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****                 CY_SET_REG16(CYREG_CLKDIST_WRK0, clkDivider);
 439              		.loc 1 249 0
 440 0162 44F20203 		movw	r3, #:lower16:1073758210
 441 0166 C4F20003 		movt	r3, #:upper16:1073758210
 442 016a FA88     		ldrh	r2, [r7, #6]	@ movhi
 443 016c 1A80     		strh	r2, [r3, #0]	@ movhi
 250:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** 
 251:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****                 CLK_DIST_LD = (CYCLK_LD_LOAD | (restart ? CYCLK_LD_SYNC_EN : 0x00u));
 444              		.loc 1 251 0
 445 016e 44F20103 		movw	r3, #:lower16:1073758209
 446 0172 C4F20003 		movt	r3, #:upper16:1073758209
 447 0176 7A79     		ldrb	r2, [r7, #5]	@ zero_extendqisi2
 448 0178 002A     		cmp	r2, #0
 449 017a 02D0     		beq	.L22
 450 017c 4FF00302 		mov	r2, #3
 451 0180 01E0     		b	.L23
 452              	.L22:
 453 0182 4FF00102 		mov	r2, #1
 454              	.L23:
 455 0186 1A70     		strb	r2, [r3, #0]
 456              	.L24:
 252:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****                 while (CLK_DIST_LD & CYCLK_LD_LOAD) { }
 457              		.loc 1 252 0
 458 0188 44F20103 		movw	r3, #:lower16:1073758209
 459 018c C4F20003 		movt	r3, #:upper16:1073758209
 460 0190 1B78     		ldrb	r3, [r3, #0]
 461 0192 DBB2     		uxtb	r3, r3
 462 0194 03F00103 		and	r3, r3, #1
 463 0198 DBB2     		uxtb	r3, r3
 464 019a 002B     		cmp	r3, #0
 465 019c F4D1     		bne	.L24
 466 019e 05E0     		b	.L25
 467              	.L21:
 253:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****             }
 254:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****             else
 255:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****             {
 256:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****                 /* If the clock is disabled, set the divider directly */
 257:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****                 CY_SET_REG16(ADC_Voltage_Target_Ext_CP_Clk_DIV_PTR, clkDivider);
 468              		.loc 1 257 0
 469 01a0 44F28803 		movw	r3, #:lower16:1073758344
 470 01a4 C4F20003 		movt	r3, #:upper16:1073758344
 471 01a8 FA88     		ldrh	r2, [r7, #6]	@ movhi
 472 01aa 1A80     		strh	r2, [r3, #0]	@ movhi
 473              	.L25:
 258:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****             }
 259:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** 
 260:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****             ADC_Voltage_Target_Ext_CP_Clk_CLKEN |= enabled;
 474              		.loc 1 260 0
 475 01ac 44F2A233 		movw	r3, #:lower16:1073759138
 476 01b0 C4F20003 		movt	r3, #:upper16:1073759138
 477 01b4 44F2A232 		movw	r2, #:lower16:1073759138
ARM GAS  C:\DOCUME~1\ADMINI~1\LOCALS~1\Temp\cchbz9v1.s 			page 14


 478 01b8 C4F20002 		movt	r2, #:upper16:1073759138
 479 01bc 1278     		ldrb	r2, [r2, #0]
 480 01be D1B2     		uxtb	r1, r2
 481 01c0 3A7B     		ldrb	r2, [r7, #12]
 482 01c2 41EA0202 		orr	r2, r1, r2
 483 01c6 D2B2     		uxtb	r2, r2
 484 01c8 1A70     		strb	r2, [r3, #0]
 485              	.L26:
 261:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****         }
 262:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****     }
 263:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** }
 486              		.loc 1 263 0
 487 01ca 07F11007 		add	r7, r7, #16
 488 01ce BD46     		mov	sp, r7
 489 01d0 80BD     		pop	{r7, pc}
 490              		.cfi_endproc
 491              	.LFE4:
 492              		.size	ADC_Voltage_Target_Ext_CP_Clk_SetDividerRegister, .-ADC_Voltage_Target_Ext_CP_Clk_SetDivider
 493 01d2 00BF     		.section	.text.ADC_Voltage_Target_Ext_CP_Clk_GetDividerRegister,"ax",%progbits
 494              		.align	2
 495              		.global	ADC_Voltage_Target_Ext_CP_Clk_GetDividerRegister
 496              		.thumb
 497              		.thumb_func
 498              		.type	ADC_Voltage_Target_Ext_CP_Clk_GetDividerRegister, %function
 499              	ADC_Voltage_Target_Ext_CP_Clk_GetDividerRegister:
 500              	.LFB5:
 264:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** 
 265:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** 
 266:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** /*******************************************************************************
 267:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** * Function Name: ADC_Voltage_Target_Ext_CP_Clk_GetDividerRegister
 268:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** ********************************************************************************
 269:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** * Summary:
 270:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *  Gets the clock divider register value.
 271:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *
 272:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** * Parameters:
 273:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *  void
 274:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *
 275:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** * Returns:
 276:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *  Divide value of the clock minus 1. For example, if the clock is set to
 277:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *  divide by 2, the return value will be 1.
 278:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *
 279:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *******************************************************************************/
 280:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** uint16 ADC_Voltage_Target_Ext_CP_Clk_GetDividerRegister(void) 
 281:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** {
 501              		.loc 1 281 0
 502              		.cfi_startproc
 503              		@ args = 0, pretend = 0, frame = 0
 504              		@ frame_needed = 1, uses_anonymous_args = 0
 505              		@ link register save eliminated.
 506 0000 80B4     		push	{r7}
 507              	.LCFI13:
 508              		.cfi_def_cfa_offset 4
 509 0002 00AF     		add	r7, sp, #0
 510              		.cfi_offset 7, -4
 511              	.LCFI14:
 512              		.cfi_def_cfa_register 7
 282:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****     return CY_GET_REG16(ADC_Voltage_Target_Ext_CP_Clk_DIV_PTR);
ARM GAS  C:\DOCUME~1\ADMINI~1\LOCALS~1\Temp\cchbz9v1.s 			page 15


 513              		.loc 1 282 0
 514 0004 44F28803 		movw	r3, #:lower16:1073758344
 515 0008 C4F20003 		movt	r3, #:upper16:1073758344
 516 000c 1B88     		ldrh	r3, [r3, #0]	@ movhi
 517 000e 9BB2     		uxth	r3, r3
 283:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** }
 518              		.loc 1 283 0
 519 0010 1846     		mov	r0, r3
 520 0012 BD46     		mov	sp, r7
 521 0014 80BC     		pop	{r7}
 522 0016 7047     		bx	lr
 523              		.cfi_endproc
 524              	.LFE5:
 525              		.size	ADC_Voltage_Target_Ext_CP_Clk_GetDividerRegister, .-ADC_Voltage_Target_Ext_CP_Clk_GetDivider
 526              		.section	.text.ADC_Voltage_Target_Ext_CP_Clk_SetModeRegister,"ax",%progbits
 527              		.align	2
 528              		.global	ADC_Voltage_Target_Ext_CP_Clk_SetModeRegister
 529              		.thumb
 530              		.thumb_func
 531              		.type	ADC_Voltage_Target_Ext_CP_Clk_SetModeRegister, %function
 532              	ADC_Voltage_Target_Ext_CP_Clk_SetModeRegister:
 533              	.LFB6:
 284:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** 
 285:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** 
 286:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** /*******************************************************************************
 287:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** * Function Name: ADC_Voltage_Target_Ext_CP_Clk_SetModeRegister
 288:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** ********************************************************************************
 289:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** * Summary:
 290:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *  Sets flags that control the operating mode of the clock. This function only
 291:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *  changes flags from 0 to 1; flags that are already 1 will remain unchanged.
 292:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *  To clear flags, use the ClearModeRegister function. The clock must be
 293:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *  disabled before changing the mode.
 294:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *
 295:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** * Parameters:
 296:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *  clkMode: Bit mask containing the bits to set. For PSoC 3 and PSoC 5,
 297:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *   clkMode should be a set of the following optional bits or'ed together.
 298:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *   - CYCLK_EARLY Enable early phase mode. Rising edge of output clock will
 299:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *                 occur when the divider count reaches half of the divide
 300:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *                 value.
 301:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *   - CYCLK_DUTY  Enable 50% duty cycle output. When enabled, the output clock
 302:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *                 is asserted for approximately half of its period. When
 303:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *                 disabled, the output clock is asserted for one period of the
 304:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *                 source clock.
 305:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *   - CYCLK_SYNC  Enable output synchronization to master clock. This should
 306:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *                 be enabled for all synchronous clocks.
 307:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *   See the Technical Reference Manual for details about setting the mode of
 308:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *   the clock. Specifically, see the CLKDIST.DCFG.CFG2 register.
 309:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *
 310:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** * Returns:
 311:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *  void
 312:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *
 313:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *******************************************************************************/
 314:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** void ADC_Voltage_Target_Ext_CP_Clk_SetModeRegister(uint8 clkMode) 
 315:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** {
 534              		.loc 1 315 0
 535              		.cfi_startproc
 536              		@ args = 0, pretend = 0, frame = 8
ARM GAS  C:\DOCUME~1\ADMINI~1\LOCALS~1\Temp\cchbz9v1.s 			page 16


 537              		@ frame_needed = 1, uses_anonymous_args = 0
 538              		@ link register save eliminated.
 539 0000 80B4     		push	{r7}
 540              	.LCFI15:
 541              		.cfi_def_cfa_offset 4
 542 0002 83B0     		sub	sp, sp, #12
 543              	.LCFI16:
 544              		.cfi_def_cfa_offset 16
 545 0004 00AF     		add	r7, sp, #0
 546              		.cfi_offset 7, -4
 547              	.LCFI17:
 548              		.cfi_def_cfa_register 7
 549 0006 0346     		mov	r3, r0
 550 0008 FB71     		strb	r3, [r7, #7]
 316:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****     ADC_Voltage_Target_Ext_CP_Clk_MOD_SRC |= clkMode & ADC_Voltage_Target_Ext_CP_Clk_MODE_MASK;
 551              		.loc 1 316 0
 552 000a 44F28A03 		movw	r3, #:lower16:1073758346
 553 000e C4F20003 		movt	r3, #:upper16:1073758346
 554 0012 44F28A02 		movw	r2, #:lower16:1073758346
 555 0016 C4F20002 		movt	r2, #:upper16:1073758346
 556 001a 1278     		ldrb	r2, [r2, #0]
 557 001c D1B2     		uxtb	r1, r2
 558 001e FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 559 0020 02F0F802 		and	r2, r2, #248
 560 0024 41EA0202 		orr	r2, r1, r2
 561 0028 D2B2     		uxtb	r2, r2
 562 002a 1A70     		strb	r2, [r3, #0]
 317:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** }
 563              		.loc 1 317 0
 564 002c 07F10C07 		add	r7, r7, #12
 565 0030 BD46     		mov	sp, r7
 566 0032 80BC     		pop	{r7}
 567 0034 7047     		bx	lr
 568              		.cfi_endproc
 569              	.LFE6:
 570              		.size	ADC_Voltage_Target_Ext_CP_Clk_SetModeRegister, .-ADC_Voltage_Target_Ext_CP_Clk_SetModeRegist
 571 0036 00BF     		.section	.text.ADC_Voltage_Target_Ext_CP_Clk_ClearModeRegister,"ax",%progbits
 572              		.align	2
 573              		.global	ADC_Voltage_Target_Ext_CP_Clk_ClearModeRegister
 574              		.thumb
 575              		.thumb_func
 576              		.type	ADC_Voltage_Target_Ext_CP_Clk_ClearModeRegister, %function
 577              	ADC_Voltage_Target_Ext_CP_Clk_ClearModeRegister:
 578              	.LFB7:
 318:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** 
 319:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** 
 320:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** /*******************************************************************************
 321:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** * Function Name: ADC_Voltage_Target_Ext_CP_Clk_ClearModeRegister
 322:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** ********************************************************************************
 323:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** * Summary:
 324:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *  Clears flags that control the operating mode of the clock. This function
 325:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *  only changes flags from 1 to 0; flags that are already 0 will remain
 326:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *  unchanged. To set flags, use the SetModeRegister function. The clock must be
 327:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *  disabled before changing the mode.
 328:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *
 329:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** * Parameters:
 330:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *  clkMode: Bit mask containing the bits to clear. For PSoC 3 and PSoC 5,
ARM GAS  C:\DOCUME~1\ADMINI~1\LOCALS~1\Temp\cchbz9v1.s 			page 17


 331:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *   clkMode should be a set of the following optional bits or'ed together.
 332:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *   - CYCLK_EARLY Enable early phase mode. Rising edge of output clock will
 333:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *                 occur when the divider count reaches half of the divide
 334:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *                 value.
 335:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *   - CYCLK_DUTY  Enable 50% duty cycle output. When enabled, the output clock
 336:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *                 is asserted for approximately half of its period. When
 337:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *                 disabled, the output clock is asserted for one period of the
 338:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *                 source clock.
 339:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *   - CYCLK_SYNC  Enable output synchronization to master clock. This should
 340:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *                 be enabled for all synchronous clocks.
 341:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *   See the Technical Reference Manual for details about setting the mode of
 342:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *   the clock. Specifically, see the CLKDIST.DCFG.CFG2 register.
 343:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *
 344:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** * Returns:
 345:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *  void
 346:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *
 347:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *******************************************************************************/
 348:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** void ADC_Voltage_Target_Ext_CP_Clk_ClearModeRegister(uint8 clkMode) 
 349:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** {
 579              		.loc 1 349 0
 580              		.cfi_startproc
 581              		@ args = 0, pretend = 0, frame = 8
 582              		@ frame_needed = 1, uses_anonymous_args = 0
 583              		@ link register save eliminated.
 584 0000 80B4     		push	{r7}
 585              	.LCFI18:
 586              		.cfi_def_cfa_offset 4
 587 0002 83B0     		sub	sp, sp, #12
 588              	.LCFI19:
 589              		.cfi_def_cfa_offset 16
 590 0004 00AF     		add	r7, sp, #0
 591              		.cfi_offset 7, -4
 592              	.LCFI20:
 593              		.cfi_def_cfa_register 7
 594 0006 0346     		mov	r3, r0
 595 0008 FB71     		strb	r3, [r7, #7]
 350:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****     ADC_Voltage_Target_Ext_CP_Clk_MOD_SRC &= ~clkMode | ~ADC_Voltage_Target_Ext_CP_Clk_MODE_MASK;
 596              		.loc 1 350 0
 597 000a 44F28A03 		movw	r3, #:lower16:1073758346
 598 000e C4F20003 		movt	r3, #:upper16:1073758346
 599 0012 44F28A02 		movw	r2, #:lower16:1073758346
 600 0016 C4F20002 		movt	r2, #:upper16:1073758346
 601 001a 1278     		ldrb	r2, [r2, #0]
 602 001c D1B2     		uxtb	r1, r2
 603 001e FA79     		ldrb	r2, [r7, #7]
 604 0020 6FEA0202 		mvn	r2, r2
 605 0024 D2B2     		uxtb	r2, r2
 606 0026 42F00702 		orr	r2, r2, #7
 607 002a D2B2     		uxtb	r2, r2
 608 002c 01EA0202 		and	r2, r1, r2
 609 0030 D2B2     		uxtb	r2, r2
 610 0032 1A70     		strb	r2, [r3, #0]
 351:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** }
 611              		.loc 1 351 0
 612 0034 07F10C07 		add	r7, r7, #12
 613 0038 BD46     		mov	sp, r7
 614 003a 80BC     		pop	{r7}
ARM GAS  C:\DOCUME~1\ADMINI~1\LOCALS~1\Temp\cchbz9v1.s 			page 18


 615 003c 7047     		bx	lr
 616              		.cfi_endproc
 617              	.LFE7:
 618              		.size	ADC_Voltage_Target_Ext_CP_Clk_ClearModeRegister, .-ADC_Voltage_Target_Ext_CP_Clk_ClearModeRe
 619 003e 00BF     		.section	.text.ADC_Voltage_Target_Ext_CP_Clk_GetModeRegister,"ax",%progbits
 620              		.align	2
 621              		.global	ADC_Voltage_Target_Ext_CP_Clk_GetModeRegister
 622              		.thumb
 623              		.thumb_func
 624              		.type	ADC_Voltage_Target_Ext_CP_Clk_GetModeRegister, %function
 625              	ADC_Voltage_Target_Ext_CP_Clk_GetModeRegister:
 626              	.LFB8:
 352:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** 
 353:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** 
 354:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** /*******************************************************************************
 355:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** * Function Name: ADC_Voltage_Target_Ext_CP_Clk_GetModeRegister
 356:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** ********************************************************************************
 357:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** * Summary:
 358:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *  Gets the clock mode register value.
 359:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *
 360:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** * Parameters:
 361:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *  void
 362:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *
 363:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** * Returns:
 364:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *  Bit mask representing the enabled mode bits. See the SetModeRegister and
 365:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *  ClearModeRegister descriptions for details about the mode bits.
 366:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *
 367:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *******************************************************************************/
 368:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** uint8 ADC_Voltage_Target_Ext_CP_Clk_GetModeRegister(void) 
 369:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** {
 627              		.loc 1 369 0
 628              		.cfi_startproc
 629              		@ args = 0, pretend = 0, frame = 0
 630              		@ frame_needed = 1, uses_anonymous_args = 0
 631              		@ link register save eliminated.
 632 0000 80B4     		push	{r7}
 633              	.LCFI21:
 634              		.cfi_def_cfa_offset 4
 635 0002 00AF     		add	r7, sp, #0
 636              		.cfi_offset 7, -4
 637              	.LCFI22:
 638              		.cfi_def_cfa_register 7
 370:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****     return ADC_Voltage_Target_Ext_CP_Clk_MOD_SRC & ADC_Voltage_Target_Ext_CP_Clk_MODE_MASK;
 639              		.loc 1 370 0
 640 0004 44F28A03 		movw	r3, #:lower16:1073758346
 641 0008 C4F20003 		movt	r3, #:upper16:1073758346
 642 000c 1B78     		ldrb	r3, [r3, #0]
 643 000e DBB2     		uxtb	r3, r3
 644 0010 03F0F803 		and	r3, r3, #248
 371:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** }
 645              		.loc 1 371 0
 646 0014 1846     		mov	r0, r3
 647 0016 BD46     		mov	sp, r7
 648 0018 80BC     		pop	{r7}
 649 001a 7047     		bx	lr
 650              		.cfi_endproc
 651              	.LFE8:
ARM GAS  C:\DOCUME~1\ADMINI~1\LOCALS~1\Temp\cchbz9v1.s 			page 19


 652              		.size	ADC_Voltage_Target_Ext_CP_Clk_GetModeRegister, .-ADC_Voltage_Target_Ext_CP_Clk_GetModeRegist
 653              		.section	.text.ADC_Voltage_Target_Ext_CP_Clk_SetSourceRegister,"ax",%progbits
 654              		.align	2
 655              		.global	ADC_Voltage_Target_Ext_CP_Clk_SetSourceRegister
 656              		.thumb
 657              		.thumb_func
 658              		.type	ADC_Voltage_Target_Ext_CP_Clk_SetSourceRegister, %function
 659              	ADC_Voltage_Target_Ext_CP_Clk_SetSourceRegister:
 660              	.LFB9:
 372:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** 
 373:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** 
 374:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** /*******************************************************************************
 375:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** * Function Name: ADC_Voltage_Target_Ext_CP_Clk_SetSourceRegister
 376:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** ********************************************************************************
 377:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** * Summary:
 378:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *  Sets the input source of the clock. The clock must be disabled before
 379:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *  changing the source. The old and new clock sources must be running.
 380:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *
 381:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** * Parameters:
 382:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *  clkSource:  For PSoC 3 and PSoC 5 devices, clkSource should be one of the
 383:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *   following input sources:
 384:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *   - CYCLK_SRC_SEL_SYNC_DIG
 385:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *   - CYCLK_SRC_SEL_IMO
 386:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *   - CYCLK_SRC_SEL_XTALM
 387:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *   - CYCLK_SRC_SEL_ILO
 388:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *   - CYCLK_SRC_SEL_PLL
 389:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *   - CYCLK_SRC_SEL_XTALK
 390:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *   - CYCLK_SRC_SEL_DSI_G
 391:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *   - CYCLK_SRC_SEL_DSI_D/CYCLK_SRC_SEL_DSI_A
 392:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *   See the Technical Reference Manual for details on clock sources.
 393:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *
 394:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** * Returns:
 395:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *  void
 396:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *
 397:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *******************************************************************************/
 398:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** void ADC_Voltage_Target_Ext_CP_Clk_SetSourceRegister(uint8 clkSource) 
 399:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** {
 661              		.loc 1 399 0
 662              		.cfi_startproc
 663              		@ args = 0, pretend = 0, frame = 16
 664              		@ frame_needed = 1, uses_anonymous_args = 0
 665 0000 80B5     		push	{r7, lr}
 666              	.LCFI23:
 667              		.cfi_def_cfa_offset 8
 668 0002 84B0     		sub	sp, sp, #16
 669              	.LCFI24:
 670              		.cfi_def_cfa_offset 24
 671 0004 00AF     		add	r7, sp, #0
 672              		.cfi_offset 14, -4
 673              		.cfi_offset 7, -8
 674              	.LCFI25:
 675              		.cfi_def_cfa_register 7
 676 0006 0346     		mov	r3, r0
 677 0008 FB71     		strb	r3, [r7, #7]
 400:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****     uint16 currDiv = ADC_Voltage_Target_Ext_CP_Clk_GetDividerRegister();
 678              		.loc 1 400 0
 679 000a FFF7FEFF 		bl	ADC_Voltage_Target_Ext_CP_Clk_GetDividerRegister
ARM GAS  C:\DOCUME~1\ADMINI~1\LOCALS~1\Temp\cchbz9v1.s 			page 20


 680 000e 0346     		mov	r3, r0
 681 0010 BB81     		strh	r3, [r7, #12]	@ movhi
 401:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****     uint8 oldSrc = ADC_Voltage_Target_Ext_CP_Clk_GetSourceRegister();
 682              		.loc 1 401 0
 683 0012 FFF7FEFF 		bl	ADC_Voltage_Target_Ext_CP_Clk_GetSourceRegister
 684 0016 0346     		mov	r3, r0
 685 0018 FB73     		strb	r3, [r7, #15]
 402:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** 
 403:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****     if (oldSrc != CYCLK_SRC_SEL_CLK_SYNC_D && clkSource == CYCLK_SRC_SEL_CLK_SYNC_D && currDiv == 0
 686              		.loc 1 403 0
 687 001a FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 688 001c 002B     		cmp	r3, #0
 689 001e 25D0     		beq	.L36
 690 0020 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 691 0022 002B     		cmp	r3, #0
 692 0024 22D1     		bne	.L36
 693 0026 BB89     		ldrh	r3, [r7, #12]
 694 0028 002B     		cmp	r3, #0
 695 002a 1FD1     		bne	.L36
 404:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****     {
 405:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****         /* Switching to Master and divider is 1, set SSS, which will output master, */
 406:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****         /* then set the source so we are consistent.                                */
 407:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****         ADC_Voltage_Target_Ext_CP_Clk_MOD_SRC |= CYCLK_SSS;
 696              		.loc 1 407 0
 697 002c 44F28A03 		movw	r3, #:lower16:1073758346
 698 0030 C4F20003 		movt	r3, #:upper16:1073758346
 699 0034 44F28A02 		movw	r2, #:lower16:1073758346
 700 0038 C4F20002 		movt	r2, #:upper16:1073758346
 701 003c 1278     		ldrb	r2, [r2, #0]
 702 003e D2B2     		uxtb	r2, r2
 703 0040 42F04002 		orr	r2, r2, #64
 704 0044 D2B2     		uxtb	r2, r2
 705 0046 1A70     		strb	r2, [r3, #0]
 408:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****         ADC_Voltage_Target_Ext_CP_Clk_MOD_SRC =
 706              		.loc 1 408 0
 707 0048 44F28A03 		movw	r3, #:lower16:1073758346
 708 004c C4F20003 		movt	r3, #:upper16:1073758346
 409:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****             (ADC_Voltage_Target_Ext_CP_Clk_MOD_SRC & ~ADC_Voltage_Target_Ext_CP_Clk_SRC_SEL_MSK) | 
 709              		.loc 1 409 0
 710 0050 44F28A02 		movw	r2, #:lower16:1073758346
 711 0054 C4F20002 		movt	r2, #:upper16:1073758346
 712 0058 1278     		ldrb	r2, [r2, #0]
 713 005a D2B2     		uxtb	r2, r2
 714              		.loc 1 408 0
 715 005c 02F0F802 		and	r2, r2, #248
 716 0060 F979     		ldrb	r1, [r7, #7]
 717 0062 42EA0102 		orr	r2, r2, r1
 718 0066 D2B2     		uxtb	r2, r2
 719 0068 1A70     		strb	r2, [r3, #0]
 720              		.loc 1 403 0
 721 006a 38E0     		b	.L39
 722              	.L36:
 410:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****     }
 411:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****     else if (oldSrc == CYCLK_SRC_SEL_CLK_SYNC_D && clkSource != CYCLK_SRC_SEL_CLK_SYNC_D && currDiv
 723              		.loc 1 411 0
 724 006c FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 725 006e 002B     		cmp	r3, #0
ARM GAS  C:\DOCUME~1\ADMINI~1\LOCALS~1\Temp\cchbz9v1.s 			page 21


 726 0070 24D1     		bne	.L38
 727 0072 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 728 0074 002B     		cmp	r3, #0
 729 0076 21D0     		beq	.L38
 730 0078 BB89     		ldrh	r3, [r7, #12]
 731 007a 002B     		cmp	r3, #0
 732 007c 1ED1     		bne	.L38
 412:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****     {
 413:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****         /* Switching from Master to not and divider is 1, set source, so we don't   */
 414:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****         /* lock when we clear SSS.                                                  */
 415:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****         ADC_Voltage_Target_Ext_CP_Clk_MOD_SRC =
 733              		.loc 1 415 0
 734 007e 44F28A03 		movw	r3, #:lower16:1073758346
 735 0082 C4F20003 		movt	r3, #:upper16:1073758346
 416:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****             (ADC_Voltage_Target_Ext_CP_Clk_MOD_SRC & ~ADC_Voltage_Target_Ext_CP_Clk_SRC_SEL_MSK) | 
 736              		.loc 1 416 0
 737 0086 44F28A02 		movw	r2, #:lower16:1073758346
 738 008a C4F20002 		movt	r2, #:upper16:1073758346
 739 008e 1278     		ldrb	r2, [r2, #0]
 740 0090 D2B2     		uxtb	r2, r2
 741              		.loc 1 415 0
 742 0092 02F0F802 		and	r2, r2, #248
 743 0096 F979     		ldrb	r1, [r7, #7]
 744 0098 42EA0102 		orr	r2, r2, r1
 745 009c D2B2     		uxtb	r2, r2
 746 009e 1A70     		strb	r2, [r3, #0]
 417:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****         ADC_Voltage_Target_Ext_CP_Clk_MOD_SRC &= ~CYCLK_SSS;
 747              		.loc 1 417 0
 748 00a0 44F28A03 		movw	r3, #:lower16:1073758346
 749 00a4 C4F20003 		movt	r3, #:upper16:1073758346
 750 00a8 44F28A02 		movw	r2, #:lower16:1073758346
 751 00ac C4F20002 		movt	r2, #:upper16:1073758346
 752 00b0 1278     		ldrb	r2, [r2, #0]
 753 00b2 D2B2     		uxtb	r2, r2
 754 00b4 02F0BF02 		and	r2, r2, #191
 755 00b8 1A70     		strb	r2, [r3, #0]
 756              		.loc 1 411 0
 757 00ba 10E0     		b	.L39
 758              	.L38:
 418:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****     }
 419:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****     else
 420:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****     {
 421:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****         ADC_Voltage_Target_Ext_CP_Clk_MOD_SRC =
 759              		.loc 1 421 0
 760 00bc 44F28A03 		movw	r3, #:lower16:1073758346
 761 00c0 C4F20003 		movt	r3, #:upper16:1073758346
 422:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****             (ADC_Voltage_Target_Ext_CP_Clk_MOD_SRC & ~ADC_Voltage_Target_Ext_CP_Clk_SRC_SEL_MSK) | 
 762              		.loc 1 422 0
 763 00c4 44F28A02 		movw	r2, #:lower16:1073758346
 764 00c8 C4F20002 		movt	r2, #:upper16:1073758346
 765 00cc 1278     		ldrb	r2, [r2, #0]
 766 00ce D2B2     		uxtb	r2, r2
 767              		.loc 1 421 0
 768 00d0 02F0F802 		and	r2, r2, #248
 769 00d4 F979     		ldrb	r1, [r7, #7]
 770 00d6 42EA0102 		orr	r2, r2, r1
 771 00da D2B2     		uxtb	r2, r2
ARM GAS  C:\DOCUME~1\ADMINI~1\LOCALS~1\Temp\cchbz9v1.s 			page 22


 772 00dc 1A70     		strb	r2, [r3, #0]
 773              	.L39:
 423:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****     }
 424:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** }
 774              		.loc 1 424 0
 775 00de 07F11007 		add	r7, r7, #16
 776 00e2 BD46     		mov	sp, r7
 777 00e4 80BD     		pop	{r7, pc}
 778              		.cfi_endproc
 779              	.LFE9:
 780              		.size	ADC_Voltage_Target_Ext_CP_Clk_SetSourceRegister, .-ADC_Voltage_Target_Ext_CP_Clk_SetSourceRe
 781 00e6 00BF     		.section	.text.ADC_Voltage_Target_Ext_CP_Clk_GetSourceRegister,"ax",%progbits
 782              		.align	2
 783              		.global	ADC_Voltage_Target_Ext_CP_Clk_GetSourceRegister
 784              		.thumb
 785              		.thumb_func
 786              		.type	ADC_Voltage_Target_Ext_CP_Clk_GetSourceRegister, %function
 787              	ADC_Voltage_Target_Ext_CP_Clk_GetSourceRegister:
 788              	.LFB10:
 425:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** 
 426:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** 
 427:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** /*******************************************************************************
 428:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** * Function Name: ADC_Voltage_Target_Ext_CP_Clk_GetSourceRegister
 429:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** ********************************************************************************
 430:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** * Summary:
 431:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *  Gets the input source of the clock.
 432:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *
 433:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** * Parameters:
 434:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *  void
 435:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *
 436:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** * Returns:
 437:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *  The input source of the clock. See SetSourceRegister for details.
 438:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *
 439:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** *******************************************************************************/
 440:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** uint8 ADC_Voltage_Target_Ext_CP_Clk_GetSourceRegister(void) 
 441:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** {
 789              		.loc 1 441 0
 790              		.cfi_startproc
 791              		@ args = 0, pretend = 0, frame = 0
 792              		@ frame_needed = 1, uses_anonymous_args = 0
 793              		@ link register save eliminated.
 794 0000 80B4     		push	{r7}
 795              	.LCFI26:
 796              		.cfi_def_cfa_offset 4
 797 0002 00AF     		add	r7, sp, #0
 798              		.cfi_offset 7, -4
 799              	.LCFI27:
 800              		.cfi_def_cfa_register 7
 442:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c ****     return ADC_Voltage_Target_Ext_CP_Clk_MOD_SRC & ADC_Voltage_Target_Ext_CP_Clk_SRC_SEL_MSK;
 801              		.loc 1 442 0
 802 0004 44F28A03 		movw	r3, #:lower16:1073758346
 803 0008 C4F20003 		movt	r3, #:upper16:1073758346
 804 000c 1B78     		ldrb	r3, [r3, #0]
 805 000e DBB2     		uxtb	r3, r3
 806 0010 03F00703 		and	r3, r3, #7
 443:.\Generated_Source\PSoC5/ADC_Voltage_Target_Ext_CP_Clk.c **** }
 807              		.loc 1 443 0
ARM GAS  C:\DOCUME~1\ADMINI~1\LOCALS~1\Temp\cchbz9v1.s 			page 23


 808 0014 1846     		mov	r0, r3
 809 0016 BD46     		mov	sp, r7
 810 0018 80BC     		pop	{r7}
 811 001a 7047     		bx	lr
 812              		.cfi_endproc
 813              	.LFE10:
 814              		.size	ADC_Voltage_Target_Ext_CP_Clk_GetSourceRegister, .-ADC_Voltage_Target_Ext_CP_Clk_GetSourceRe
 815              		.text
 816              	.Letext0:
 817              		.section	.debug_loc,"",%progbits
 818              	.Ldebug_loc0:
 819              	.LLST0:
 820 0000 00000000 		.4byte	.LFB0
 821 0004 02000000 		.4byte	.LCFI0
 822 0008 0100     		.2byte	0x1
 823 000a 5D       		.byte	0x5d
 824 000b 02000000 		.4byte	.LCFI0
 825 000f 04000000 		.4byte	.LCFI1
 826 0013 0200     		.2byte	0x2
 827 0015 7D       		.byte	0x7d
 828 0016 04       		.sleb128 4
 829 0017 04000000 		.4byte	.LCFI1
 830 001b 26000000 		.4byte	.LFE0
 831 001f 0200     		.2byte	0x2
 832 0021 77       		.byte	0x77
 833 0022 04       		.sleb128 4
 834 0023 00000000 		.4byte	0x0
 835 0027 00000000 		.4byte	0x0
 836              	.LLST1:
 837 002b 00000000 		.4byte	.LFB1
 838 002f 02000000 		.4byte	.LCFI2
 839 0033 0100     		.2byte	0x1
 840 0035 5D       		.byte	0x5d
 841 0036 02000000 		.4byte	.LCFI2
 842 003a 04000000 		.4byte	.LCFI3
 843 003e 0200     		.2byte	0x2
 844 0040 7D       		.byte	0x7d
 845 0041 04       		.sleb128 4
 846 0042 04000000 		.4byte	.LCFI3
 847 0046 24000000 		.4byte	.LFE1
 848 004a 0200     		.2byte	0x2
 849 004c 77       		.byte	0x77
 850 004d 04       		.sleb128 4
 851 004e 00000000 		.4byte	0x0
 852 0052 00000000 		.4byte	0x0
 853              	.LLST2:
 854 0056 00000000 		.4byte	.LFB2
 855 005a 02000000 		.4byte	.LCFI4
 856 005e 0100     		.2byte	0x1
 857 0060 5D       		.byte	0x5d
 858 0061 02000000 		.4byte	.LCFI4
 859 0065 04000000 		.4byte	.LCFI5
 860 0069 0200     		.2byte	0x2
 861 006b 7D       		.byte	0x7d
 862 006c 04       		.sleb128 4
 863 006d 04000000 		.4byte	.LCFI5
 864 0071 06000000 		.4byte	.LCFI6
ARM GAS  C:\DOCUME~1\ADMINI~1\LOCALS~1\Temp\cchbz9v1.s 			page 24


 865 0075 0200     		.2byte	0x2
 866 0077 7D       		.byte	0x7d
 867 0078 10       		.sleb128 16
 868 0079 06000000 		.4byte	.LCFI6
 869 007d D8000000 		.4byte	.LFE2
 870 0081 0200     		.2byte	0x2
 871 0083 77       		.byte	0x77
 872 0084 10       		.sleb128 16
 873 0085 00000000 		.4byte	0x0
 874 0089 00000000 		.4byte	0x0
 875              	.LLST3:
 876 008d 00000000 		.4byte	.LFB3
 877 0091 02000000 		.4byte	.LCFI7
 878 0095 0100     		.2byte	0x1
 879 0097 5D       		.byte	0x5d
 880 0098 02000000 		.4byte	.LCFI7
 881 009c 04000000 		.4byte	.LCFI8
 882 00a0 0200     		.2byte	0x2
 883 00a2 7D       		.byte	0x7d
 884 00a3 04       		.sleb128 4
 885 00a4 04000000 		.4byte	.LCFI8
 886 00a8 06000000 		.4byte	.LCFI9
 887 00ac 0200     		.2byte	0x2
 888 00ae 7D       		.byte	0x7d
 889 00af 10       		.sleb128 16
 890 00b0 06000000 		.4byte	.LCFI9
 891 00b4 52000000 		.4byte	.LFE3
 892 00b8 0200     		.2byte	0x2
 893 00ba 77       		.byte	0x77
 894 00bb 10       		.sleb128 16
 895 00bc 00000000 		.4byte	0x0
 896 00c0 00000000 		.4byte	0x0
 897              	.LLST4:
 898 00c4 00000000 		.4byte	.LFB4
 899 00c8 02000000 		.4byte	.LCFI10
 900 00cc 0100     		.2byte	0x1
 901 00ce 5D       		.byte	0x5d
 902 00cf 02000000 		.4byte	.LCFI10
 903 00d3 04000000 		.4byte	.LCFI11
 904 00d7 0200     		.2byte	0x2
 905 00d9 7D       		.byte	0x7d
 906 00da 08       		.sleb128 8
 907 00db 04000000 		.4byte	.LCFI11
 908 00df 06000000 		.4byte	.LCFI12
 909 00e3 0200     		.2byte	0x2
 910 00e5 7D       		.byte	0x7d
 911 00e6 18       		.sleb128 24
 912 00e7 06000000 		.4byte	.LCFI12
 913 00eb D2010000 		.4byte	.LFE4
 914 00ef 0200     		.2byte	0x2
 915 00f1 77       		.byte	0x77
 916 00f2 18       		.sleb128 24
 917 00f3 00000000 		.4byte	0x0
 918 00f7 00000000 		.4byte	0x0
 919              	.LLST5:
 920 00fb 00000000 		.4byte	.LFB5
 921 00ff 02000000 		.4byte	.LCFI13
ARM GAS  C:\DOCUME~1\ADMINI~1\LOCALS~1\Temp\cchbz9v1.s 			page 25


 922 0103 0100     		.2byte	0x1
 923 0105 5D       		.byte	0x5d
 924 0106 02000000 		.4byte	.LCFI13
 925 010a 04000000 		.4byte	.LCFI14
 926 010e 0200     		.2byte	0x2
 927 0110 7D       		.byte	0x7d
 928 0111 04       		.sleb128 4
 929 0112 04000000 		.4byte	.LCFI14
 930 0116 18000000 		.4byte	.LFE5
 931 011a 0200     		.2byte	0x2
 932 011c 77       		.byte	0x77
 933 011d 04       		.sleb128 4
 934 011e 00000000 		.4byte	0x0
 935 0122 00000000 		.4byte	0x0
 936              	.LLST6:
 937 0126 00000000 		.4byte	.LFB6
 938 012a 02000000 		.4byte	.LCFI15
 939 012e 0100     		.2byte	0x1
 940 0130 5D       		.byte	0x5d
 941 0131 02000000 		.4byte	.LCFI15
 942 0135 04000000 		.4byte	.LCFI16
 943 0139 0200     		.2byte	0x2
 944 013b 7D       		.byte	0x7d
 945 013c 04       		.sleb128 4
 946 013d 04000000 		.4byte	.LCFI16
 947 0141 06000000 		.4byte	.LCFI17
 948 0145 0200     		.2byte	0x2
 949 0147 7D       		.byte	0x7d
 950 0148 10       		.sleb128 16
 951 0149 06000000 		.4byte	.LCFI17
 952 014d 36000000 		.4byte	.LFE6
 953 0151 0200     		.2byte	0x2
 954 0153 77       		.byte	0x77
 955 0154 10       		.sleb128 16
 956 0155 00000000 		.4byte	0x0
 957 0159 00000000 		.4byte	0x0
 958              	.LLST7:
 959 015d 00000000 		.4byte	.LFB7
 960 0161 02000000 		.4byte	.LCFI18
 961 0165 0100     		.2byte	0x1
 962 0167 5D       		.byte	0x5d
 963 0168 02000000 		.4byte	.LCFI18
 964 016c 04000000 		.4byte	.LCFI19
 965 0170 0200     		.2byte	0x2
 966 0172 7D       		.byte	0x7d
 967 0173 04       		.sleb128 4
 968 0174 04000000 		.4byte	.LCFI19
 969 0178 06000000 		.4byte	.LCFI20
 970 017c 0200     		.2byte	0x2
 971 017e 7D       		.byte	0x7d
 972 017f 10       		.sleb128 16
 973 0180 06000000 		.4byte	.LCFI20
 974 0184 3E000000 		.4byte	.LFE7
 975 0188 0200     		.2byte	0x2
 976 018a 77       		.byte	0x77
 977 018b 10       		.sleb128 16
 978 018c 00000000 		.4byte	0x0
ARM GAS  C:\DOCUME~1\ADMINI~1\LOCALS~1\Temp\cchbz9v1.s 			page 26


 979 0190 00000000 		.4byte	0x0
 980              	.LLST8:
 981 0194 00000000 		.4byte	.LFB8
 982 0198 02000000 		.4byte	.LCFI21
 983 019c 0100     		.2byte	0x1
 984 019e 5D       		.byte	0x5d
 985 019f 02000000 		.4byte	.LCFI21
 986 01a3 04000000 		.4byte	.LCFI22
 987 01a7 0200     		.2byte	0x2
 988 01a9 7D       		.byte	0x7d
 989 01aa 04       		.sleb128 4
 990 01ab 04000000 		.4byte	.LCFI22
 991 01af 1C000000 		.4byte	.LFE8
 992 01b3 0200     		.2byte	0x2
 993 01b5 77       		.byte	0x77
 994 01b6 04       		.sleb128 4
 995 01b7 00000000 		.4byte	0x0
 996 01bb 00000000 		.4byte	0x0
 997              	.LLST9:
 998 01bf 00000000 		.4byte	.LFB9
 999 01c3 02000000 		.4byte	.LCFI23
 1000 01c7 0100     		.2byte	0x1
 1001 01c9 5D       		.byte	0x5d
 1002 01ca 02000000 		.4byte	.LCFI23
 1003 01ce 04000000 		.4byte	.LCFI24
 1004 01d2 0200     		.2byte	0x2
 1005 01d4 7D       		.byte	0x7d
 1006 01d5 08       		.sleb128 8
 1007 01d6 04000000 		.4byte	.LCFI24
 1008 01da 06000000 		.4byte	.LCFI25
 1009 01de 0200     		.2byte	0x2
 1010 01e0 7D       		.byte	0x7d
 1011 01e1 18       		.sleb128 24
 1012 01e2 06000000 		.4byte	.LCFI25
 1013 01e6 E6000000 		.4byte	.LFE9
 1014 01ea 0200     		.2byte	0x2
 1015 01ec 77       		.byte	0x77
 1016 01ed 18       		.sleb128 24
 1017 01ee 00000000 		.4byte	0x0
 1018 01f2 00000000 		.4byte	0x0
 1019              	.LLST10:
 1020 01f6 00000000 		.4byte	.LFB10
 1021 01fa 02000000 		.4byte	.LCFI26
 1022 01fe 0100     		.2byte	0x1
 1023 0200 5D       		.byte	0x5d
 1024 0201 02000000 		.4byte	.LCFI26
 1025 0205 04000000 		.4byte	.LCFI27
 1026 0209 0200     		.2byte	0x2
 1027 020b 7D       		.byte	0x7d
 1028 020c 04       		.sleb128 4
 1029 020d 04000000 		.4byte	.LCFI27
 1030 0211 1C000000 		.4byte	.LFE10
 1031 0215 0200     		.2byte	0x2
 1032 0217 77       		.byte	0x77
 1033 0218 04       		.sleb128 4
 1034 0219 00000000 		.4byte	0x0
 1035 021d 00000000 		.4byte	0x0
ARM GAS  C:\DOCUME~1\ADMINI~1\LOCALS~1\Temp\cchbz9v1.s 			page 27


 1036              		.file 2 "./Generated_Source/PSoC5/cytypes.h"
 1037              		.section	.debug_info
 1038 0000 65020000 		.4byte	0x265
 1039 0004 0200     		.2byte	0x2
 1040 0006 00000000 		.4byte	.Ldebug_abbrev0
 1041 000a 04       		.byte	0x4
 1042 000b 01       		.uleb128 0x1
 1043 000c 57020000 		.4byte	.LASF35
 1044 0010 01       		.byte	0x1
 1045 0011 0E000000 		.4byte	.LASF36
 1046 0015 1E030000 		.4byte	.LASF37
 1047 0019 00000000 		.4byte	0x0
 1048 001d 00000000 		.4byte	0x0
 1049 0021 00000000 		.4byte	.Ldebug_ranges0+0x0
 1050 0025 00000000 		.4byte	.Ldebug_line0
 1051 0029 02       		.uleb128 0x2
 1052 002a 01       		.byte	0x1
 1053 002b 06       		.byte	0x6
 1054 002c 12030000 		.4byte	.LASF0
 1055 0030 02       		.uleb128 0x2
 1056 0031 01       		.byte	0x1
 1057 0032 08       		.byte	0x8
 1058 0033 13010000 		.4byte	.LASF1
 1059 0037 02       		.uleb128 0x2
 1060 0038 02       		.byte	0x2
 1061 0039 05       		.byte	0x5
 1062 003a C1020000 		.4byte	.LASF2
 1063 003e 02       		.uleb128 0x2
 1064 003f 02       		.byte	0x2
 1065 0040 07       		.byte	0x7
 1066 0041 6B010000 		.4byte	.LASF3
 1067 0045 02       		.uleb128 0x2
 1068 0046 04       		.byte	0x4
 1069 0047 05       		.byte	0x5
 1070 0048 FF020000 		.4byte	.LASF4
 1071 004c 02       		.uleb128 0x2
 1072 004d 04       		.byte	0x4
 1073 004e 07       		.byte	0x7
 1074 004f 29010000 		.4byte	.LASF5
 1075 0053 02       		.uleb128 0x2
 1076 0054 08       		.byte	0x8
 1077 0055 05       		.byte	0x5
 1078 0056 00000000 		.4byte	.LASF6
 1079 005a 02       		.uleb128 0x2
 1080 005b 08       		.byte	0x8
 1081 005c 07       		.byte	0x7
 1082 005d E0010000 		.4byte	.LASF7
 1083 0061 03       		.uleb128 0x3
 1084 0062 04       		.byte	0x4
 1085 0063 05       		.byte	0x5
 1086 0064 696E7400 		.ascii	"int\000"
 1087 0068 02       		.uleb128 0x2
 1088 0069 04       		.byte	0x4
 1089 006a 07       		.byte	0x7
 1090 006b CB010000 		.4byte	.LASF8
 1091 006f 04       		.uleb128 0x4
 1092 0070 F9020000 		.4byte	.LASF9
ARM GAS  C:\DOCUME~1\ADMINI~1\LOCALS~1\Temp\cchbz9v1.s 			page 28


 1093 0074 02       		.byte	0x2
 1094 0075 4C       		.byte	0x4c
 1095 0076 30000000 		.4byte	0x30
 1096 007a 04       		.uleb128 0x4
 1097 007b BC010000 		.4byte	.LASF10
 1098 007f 02       		.byte	0x2
 1099 0080 4D       		.byte	0x4d
 1100 0081 3E000000 		.4byte	0x3e
 1101 0085 02       		.uleb128 0x2
 1102 0086 04       		.byte	0x4
 1103 0087 04       		.byte	0x4
 1104 0088 0D010000 		.4byte	.LASF11
 1105 008c 02       		.uleb128 0x2
 1106 008d 08       		.byte	0x8
 1107 008e 04       		.byte	0x4
 1108 008f AD010000 		.4byte	.LASF12
 1109 0093 02       		.uleb128 0x2
 1110 0094 01       		.byte	0x1
 1111 0095 08       		.byte	0x8
 1112 0096 63020000 		.4byte	.LASF13
 1113 009a 05       		.uleb128 0x5
 1114 009b 01       		.byte	0x1
 1115 009c 7E010000 		.4byte	.LASF14
 1116 00a0 01       		.byte	0x1
 1117 00a1 2C       		.byte	0x2c
 1118 00a2 01       		.byte	0x1
 1119 00a3 00000000 		.4byte	.LFB0
 1120 00a7 26000000 		.4byte	.LFE0
 1121 00ab 00000000 		.4byte	.LLST0
 1122 00af 05       		.uleb128 0x5
 1123 00b0 01       		.byte	0x1
 1124 00b1 EA000000 		.4byte	.LASF15
 1125 00b5 01       		.byte	0x1
 1126 00b6 44       		.byte	0x44
 1127 00b7 01       		.byte	0x1
 1128 00b8 00000000 		.4byte	.LFB1
 1129 00bc 24000000 		.4byte	.LFE1
 1130 00c0 2B000000 		.4byte	.LLST1
 1131 00c4 06       		.uleb128 0x6
 1132 00c5 01       		.byte	0x1
 1133 00c6 78000000 		.4byte	.LASF16
 1134 00ca 01       		.byte	0x1
 1135 00cb 5D       		.byte	0x5d
 1136 00cc 01       		.byte	0x1
 1137 00cd 00000000 		.4byte	.LFB2
 1138 00d1 D8000000 		.4byte	.LFE2
 1139 00d5 56000000 		.4byte	.LLST2
 1140 00d9 F6000000 		.4byte	0xf6
 1141 00dd 07       		.uleb128 0x7
 1142 00de 1A000000 		.4byte	.LBB2
 1143 00e2 CE000000 		.4byte	.LBE2
 1144 00e6 08       		.uleb128 0x8
 1145 00e7 A6000000 		.4byte	.LASF22
 1146 00eb 01       		.byte	0x1
 1147 00ec 62       		.byte	0x62
 1148 00ed 7A000000 		.4byte	0x7a
 1149 00f1 02       		.byte	0x2
ARM GAS  C:\DOCUME~1\ADMINI~1\LOCALS~1\Temp\cchbz9v1.s 			page 29


 1150 00f2 91       		.byte	0x91
 1151 00f3 76       		.sleb128 -10
 1152 00f4 00       		.byte	0x0
 1153 00f5 00       		.byte	0x0
 1154 00f6 06       		.uleb128 0x6
 1155 00f7 01       		.byte	0x1
 1156 00f8 68020000 		.4byte	.LASF17
 1157 00fc 01       		.byte	0x1
 1158 00fd 93       		.byte	0x93
 1159 00fe 01       		.byte	0x1
 1160 00ff 00000000 		.4byte	.LFB3
 1161 0103 52000000 		.4byte	.LFE3
 1162 0107 8D000000 		.4byte	.LLST3
 1163 010b 1E010000 		.4byte	0x11e
 1164 010f 09       		.uleb128 0x9
 1165 0110 A0000000 		.4byte	.LASF19
 1166 0114 01       		.byte	0x1
 1167 0115 93       		.byte	0x93
 1168 0116 6F000000 		.4byte	0x6f
 1169 011a 02       		.byte	0x2
 1170 011b 91       		.byte	0x91
 1171 011c 77       		.sleb128 -9
 1172 011d 00       		.byte	0x0
 1173 011e 06       		.uleb128 0x6
 1174 011f 01       		.byte	0x1
 1175 0120 47000000 		.4byte	.LASF18
 1176 0124 01       		.byte	0x1
 1177 0125 B6       		.byte	0xb6
 1178 0126 01       		.byte	0x1
 1179 0127 00000000 		.4byte	.LFB4
 1180 012b D2010000 		.4byte	.LFE4
 1181 012f C4000000 		.4byte	.LLST4
 1182 0133 7E010000 		.4byte	0x17e
 1183 0137 09       		.uleb128 0x9
 1184 0138 A2010000 		.4byte	.LASF20
 1185 013c 01       		.byte	0x1
 1186 013d B6       		.byte	0xb6
 1187 013e 7A000000 		.4byte	0x7a
 1188 0142 02       		.byte	0x2
 1189 0143 91       		.byte	0x91
 1190 0144 6E       		.sleb128 -18
 1191 0145 09       		.uleb128 0x9
 1192 0146 B4010000 		.4byte	.LASF21
 1193 014a 01       		.byte	0x1
 1194 014b B6       		.byte	0xb6
 1195 014c 6F000000 		.4byte	0x6f
 1196 0150 02       		.byte	0x2
 1197 0151 91       		.byte	0x91
 1198 0152 6D       		.sleb128 -19
 1199 0153 08       		.uleb128 0x8
 1200 0154 21010000 		.4byte	.LASF23
 1201 0158 01       		.byte	0x1
 1202 0159 B8       		.byte	0xb8
 1203 015a 6F000000 		.4byte	0x6f
 1204 015e 02       		.byte	0x2
 1205 015f 91       		.byte	0x91
 1206 0160 74       		.sleb128 -12
ARM GAS  C:\DOCUME~1\ADMINI~1\LOCALS~1\Temp\cchbz9v1.s 			page 30


 1207 0161 08       		.uleb128 0x8
 1208 0162 D8010000 		.4byte	.LASF24
 1209 0166 01       		.byte	0x1
 1210 0167 BA       		.byte	0xba
 1211 0168 6F000000 		.4byte	0x6f
 1212 016c 02       		.byte	0x2
 1213 016d 91       		.byte	0x91
 1214 016e 75       		.sleb128 -11
 1215 016f 08       		.uleb128 0x8
 1216 0170 A6000000 		.4byte	.LASF22
 1217 0174 01       		.byte	0x1
 1218 0175 BB       		.byte	0xbb
 1219 0176 7A000000 		.4byte	0x7a
 1220 017a 02       		.byte	0x2
 1221 017b 91       		.byte	0x91
 1222 017c 76       		.sleb128 -10
 1223 017d 00       		.byte	0x0
 1224 017e 0A       		.uleb128 0xa
 1225 017f 01       		.byte	0x1
 1226 0180 B1000000 		.4byte	.LASF28
 1227 0184 01       		.byte	0x1
 1228 0185 1801     		.2byte	0x118
 1229 0187 01       		.byte	0x1
 1230 0188 7A000000 		.4byte	0x7a
 1231 018c 00000000 		.4byte	.LFB5
 1232 0190 18000000 		.4byte	.LFE5
 1233 0194 FB000000 		.4byte	.LLST5
 1234 0198 0B       		.uleb128 0xb
 1235 0199 01       		.byte	0x1
 1236 019a CB020000 		.4byte	.LASF25
 1237 019e 01       		.byte	0x1
 1238 019f 3A01     		.2byte	0x13a
 1239 01a1 01       		.byte	0x1
 1240 01a2 00000000 		.4byte	.LFB6
 1241 01a6 36000000 		.4byte	.LFE6
 1242 01aa 26010000 		.4byte	.LLST6
 1243 01ae C2010000 		.4byte	0x1c2
 1244 01b2 0C       		.uleb128 0xc
 1245 01b3 C3010000 		.4byte	.LASF26
 1246 01b7 01       		.byte	0x1
 1247 01b8 3A01     		.2byte	0x13a
 1248 01ba 6F000000 		.4byte	0x6f
 1249 01be 02       		.byte	0x2
 1250 01bf 91       		.byte	0x91
 1251 01c0 77       		.sleb128 -9
 1252 01c1 00       		.byte	0x0
 1253 01c2 0B       		.uleb128 0xb
 1254 01c3 01       		.byte	0x1
 1255 01c4 27020000 		.4byte	.LASF27
 1256 01c8 01       		.byte	0x1
 1257 01c9 5C01     		.2byte	0x15c
 1258 01cb 01       		.byte	0x1
 1259 01cc 00000000 		.4byte	.LFB7
 1260 01d0 3E000000 		.4byte	.LFE7
 1261 01d4 5D010000 		.4byte	.LLST7
 1262 01d8 EC010000 		.4byte	0x1ec
 1263 01dc 0C       		.uleb128 0xc
ARM GAS  C:\DOCUME~1\ADMINI~1\LOCALS~1\Temp\cchbz9v1.s 			page 31


 1264 01dd C3010000 		.4byte	.LASF26
 1265 01e1 01       		.byte	0x1
 1266 01e2 5C01     		.2byte	0x15c
 1267 01e4 6F000000 		.4byte	0x6f
 1268 01e8 02       		.byte	0x2
 1269 01e9 91       		.byte	0x91
 1270 01ea 77       		.sleb128 -9
 1271 01eb 00       		.byte	0x0
 1272 01ec 0A       		.uleb128 0xa
 1273 01ed 01       		.byte	0x1
 1274 01ee 93020000 		.4byte	.LASF29
 1275 01f2 01       		.byte	0x1
 1276 01f3 7001     		.2byte	0x170
 1277 01f5 01       		.byte	0x1
 1278 01f6 6F000000 		.4byte	0x6f
 1279 01fa 00000000 		.4byte	.LFB8
 1280 01fe 1C000000 		.4byte	.LFE8
 1281 0202 94010000 		.4byte	.LLST8
 1282 0206 0B       		.uleb128 0xb
 1283 0207 01       		.byte	0x1
 1284 0208 3B010000 		.4byte	.LASF30
 1285 020c 01       		.byte	0x1
 1286 020d 8E01     		.2byte	0x18e
 1287 020f 01       		.byte	0x1
 1288 0210 00000000 		.4byte	.LFB9
 1289 0214 E6000000 		.4byte	.LFE9
 1290 0218 BF010000 		.4byte	.LLST9
 1291 021c 4E020000 		.4byte	0x24e
 1292 0220 0C       		.uleb128 0xc
 1293 0221 08030000 		.4byte	.LASF31
 1294 0225 01       		.byte	0x1
 1295 0226 8E01     		.2byte	0x18e
 1296 0228 6F000000 		.4byte	0x6f
 1297 022c 02       		.byte	0x2
 1298 022d 91       		.byte	0x91
 1299 022e 6F       		.sleb128 -17
 1300 022f 0D       		.uleb128 0xd
 1301 0230 E2000000 		.4byte	.LASF32
 1302 0234 01       		.byte	0x1
 1303 0235 9001     		.2byte	0x190
 1304 0237 7A000000 		.4byte	0x7a
 1305 023b 02       		.byte	0x2
 1306 023c 91       		.byte	0x91
 1307 023d 74       		.sleb128 -12
 1308 023e 0D       		.uleb128 0xd
 1309 023f 5C030000 		.4byte	.LASF33
 1310 0243 01       		.byte	0x1
 1311 0244 9101     		.2byte	0x191
 1312 0246 6F000000 		.4byte	0x6f
 1313 024a 02       		.byte	0x2
 1314 024b 91       		.byte	0x91
 1315 024c 77       		.sleb128 -9
 1316 024d 00       		.byte	0x0
 1317 024e 0A       		.uleb128 0xa
 1318 024f 01       		.byte	0x1
 1319 0250 F7010000 		.4byte	.LASF34
 1320 0254 01       		.byte	0x1
ARM GAS  C:\DOCUME~1\ADMINI~1\LOCALS~1\Temp\cchbz9v1.s 			page 32


 1321 0255 B801     		.2byte	0x1b8
 1322 0257 01       		.byte	0x1
 1323 0258 6F000000 		.4byte	0x6f
 1324 025c 00000000 		.4byte	.LFB10
 1325 0260 1C000000 		.4byte	.LFE10
 1326 0264 F6010000 		.4byte	.LLST10
 1327 0268 00       		.byte	0x0
 1328              		.section	.debug_abbrev
 1329 0000 01       		.uleb128 0x1
 1330 0001 11       		.uleb128 0x11
 1331 0002 01       		.byte	0x1
 1332 0003 25       		.uleb128 0x25
 1333 0004 0E       		.uleb128 0xe
 1334 0005 13       		.uleb128 0x13
 1335 0006 0B       		.uleb128 0xb
 1336 0007 03       		.uleb128 0x3
 1337 0008 0E       		.uleb128 0xe
 1338 0009 1B       		.uleb128 0x1b
 1339 000a 0E       		.uleb128 0xe
 1340 000b 11       		.uleb128 0x11
 1341 000c 01       		.uleb128 0x1
 1342 000d 52       		.uleb128 0x52
 1343 000e 01       		.uleb128 0x1
 1344 000f 55       		.uleb128 0x55
 1345 0010 06       		.uleb128 0x6
 1346 0011 10       		.uleb128 0x10
 1347 0012 06       		.uleb128 0x6
 1348 0013 00       		.byte	0x0
 1349 0014 00       		.byte	0x0
 1350 0015 02       		.uleb128 0x2
 1351 0016 24       		.uleb128 0x24
 1352 0017 00       		.byte	0x0
 1353 0018 0B       		.uleb128 0xb
 1354 0019 0B       		.uleb128 0xb
 1355 001a 3E       		.uleb128 0x3e
 1356 001b 0B       		.uleb128 0xb
 1357 001c 03       		.uleb128 0x3
 1358 001d 0E       		.uleb128 0xe
 1359 001e 00       		.byte	0x0
 1360 001f 00       		.byte	0x0
 1361 0020 03       		.uleb128 0x3
 1362 0021 24       		.uleb128 0x24
 1363 0022 00       		.byte	0x0
 1364 0023 0B       		.uleb128 0xb
 1365 0024 0B       		.uleb128 0xb
 1366 0025 3E       		.uleb128 0x3e
 1367 0026 0B       		.uleb128 0xb
 1368 0027 03       		.uleb128 0x3
 1369 0028 08       		.uleb128 0x8
 1370 0029 00       		.byte	0x0
 1371 002a 00       		.byte	0x0
 1372 002b 04       		.uleb128 0x4
 1373 002c 16       		.uleb128 0x16
 1374 002d 00       		.byte	0x0
 1375 002e 03       		.uleb128 0x3
 1376 002f 0E       		.uleb128 0xe
 1377 0030 3A       		.uleb128 0x3a
ARM GAS  C:\DOCUME~1\ADMINI~1\LOCALS~1\Temp\cchbz9v1.s 			page 33


 1378 0031 0B       		.uleb128 0xb
 1379 0032 3B       		.uleb128 0x3b
 1380 0033 0B       		.uleb128 0xb
 1381 0034 49       		.uleb128 0x49
 1382 0035 13       		.uleb128 0x13
 1383 0036 00       		.byte	0x0
 1384 0037 00       		.byte	0x0
 1385 0038 05       		.uleb128 0x5
 1386 0039 2E       		.uleb128 0x2e
 1387 003a 00       		.byte	0x0
 1388 003b 3F       		.uleb128 0x3f
 1389 003c 0C       		.uleb128 0xc
 1390 003d 03       		.uleb128 0x3
 1391 003e 0E       		.uleb128 0xe
 1392 003f 3A       		.uleb128 0x3a
 1393 0040 0B       		.uleb128 0xb
 1394 0041 3B       		.uleb128 0x3b
 1395 0042 0B       		.uleb128 0xb
 1396 0043 27       		.uleb128 0x27
 1397 0044 0C       		.uleb128 0xc
 1398 0045 11       		.uleb128 0x11
 1399 0046 01       		.uleb128 0x1
 1400 0047 12       		.uleb128 0x12
 1401 0048 01       		.uleb128 0x1
 1402 0049 40       		.uleb128 0x40
 1403 004a 06       		.uleb128 0x6
 1404 004b 00       		.byte	0x0
 1405 004c 00       		.byte	0x0
 1406 004d 06       		.uleb128 0x6
 1407 004e 2E       		.uleb128 0x2e
 1408 004f 01       		.byte	0x1
 1409 0050 3F       		.uleb128 0x3f
 1410 0051 0C       		.uleb128 0xc
 1411 0052 03       		.uleb128 0x3
 1412 0053 0E       		.uleb128 0xe
 1413 0054 3A       		.uleb128 0x3a
 1414 0055 0B       		.uleb128 0xb
 1415 0056 3B       		.uleb128 0x3b
 1416 0057 0B       		.uleb128 0xb
 1417 0058 27       		.uleb128 0x27
 1418 0059 0C       		.uleb128 0xc
 1419 005a 11       		.uleb128 0x11
 1420 005b 01       		.uleb128 0x1
 1421 005c 12       		.uleb128 0x12
 1422 005d 01       		.uleb128 0x1
 1423 005e 40       		.uleb128 0x40
 1424 005f 06       		.uleb128 0x6
 1425 0060 01       		.uleb128 0x1
 1426 0061 13       		.uleb128 0x13
 1427 0062 00       		.byte	0x0
 1428 0063 00       		.byte	0x0
 1429 0064 07       		.uleb128 0x7
 1430 0065 0B       		.uleb128 0xb
 1431 0066 01       		.byte	0x1
 1432 0067 11       		.uleb128 0x11
 1433 0068 01       		.uleb128 0x1
 1434 0069 12       		.uleb128 0x12
ARM GAS  C:\DOCUME~1\ADMINI~1\LOCALS~1\Temp\cchbz9v1.s 			page 34


 1435 006a 01       		.uleb128 0x1
 1436 006b 00       		.byte	0x0
 1437 006c 00       		.byte	0x0
 1438 006d 08       		.uleb128 0x8
 1439 006e 34       		.uleb128 0x34
 1440 006f 00       		.byte	0x0
 1441 0070 03       		.uleb128 0x3
 1442 0071 0E       		.uleb128 0xe
 1443 0072 3A       		.uleb128 0x3a
 1444 0073 0B       		.uleb128 0xb
 1445 0074 3B       		.uleb128 0x3b
 1446 0075 0B       		.uleb128 0xb
 1447 0076 49       		.uleb128 0x49
 1448 0077 13       		.uleb128 0x13
 1449 0078 02       		.uleb128 0x2
 1450 0079 0A       		.uleb128 0xa
 1451 007a 00       		.byte	0x0
 1452 007b 00       		.byte	0x0
 1453 007c 09       		.uleb128 0x9
 1454 007d 05       		.uleb128 0x5
 1455 007e 00       		.byte	0x0
 1456 007f 03       		.uleb128 0x3
 1457 0080 0E       		.uleb128 0xe
 1458 0081 3A       		.uleb128 0x3a
 1459 0082 0B       		.uleb128 0xb
 1460 0083 3B       		.uleb128 0x3b
 1461 0084 0B       		.uleb128 0xb
 1462 0085 49       		.uleb128 0x49
 1463 0086 13       		.uleb128 0x13
 1464 0087 02       		.uleb128 0x2
 1465 0088 0A       		.uleb128 0xa
 1466 0089 00       		.byte	0x0
 1467 008a 00       		.byte	0x0
 1468 008b 0A       		.uleb128 0xa
 1469 008c 2E       		.uleb128 0x2e
 1470 008d 00       		.byte	0x0
 1471 008e 3F       		.uleb128 0x3f
 1472 008f 0C       		.uleb128 0xc
 1473 0090 03       		.uleb128 0x3
 1474 0091 0E       		.uleb128 0xe
 1475 0092 3A       		.uleb128 0x3a
 1476 0093 0B       		.uleb128 0xb
 1477 0094 3B       		.uleb128 0x3b
 1478 0095 05       		.uleb128 0x5
 1479 0096 27       		.uleb128 0x27
 1480 0097 0C       		.uleb128 0xc
 1481 0098 49       		.uleb128 0x49
 1482 0099 13       		.uleb128 0x13
 1483 009a 11       		.uleb128 0x11
 1484 009b 01       		.uleb128 0x1
 1485 009c 12       		.uleb128 0x12
 1486 009d 01       		.uleb128 0x1
 1487 009e 40       		.uleb128 0x40
 1488 009f 06       		.uleb128 0x6
 1489 00a0 00       		.byte	0x0
 1490 00a1 00       		.byte	0x0
 1491 00a2 0B       		.uleb128 0xb
ARM GAS  C:\DOCUME~1\ADMINI~1\LOCALS~1\Temp\cchbz9v1.s 			page 35


 1492 00a3 2E       		.uleb128 0x2e
 1493 00a4 01       		.byte	0x1
 1494 00a5 3F       		.uleb128 0x3f
 1495 00a6 0C       		.uleb128 0xc
 1496 00a7 03       		.uleb128 0x3
 1497 00a8 0E       		.uleb128 0xe
 1498 00a9 3A       		.uleb128 0x3a
 1499 00aa 0B       		.uleb128 0xb
 1500 00ab 3B       		.uleb128 0x3b
 1501 00ac 05       		.uleb128 0x5
 1502 00ad 27       		.uleb128 0x27
 1503 00ae 0C       		.uleb128 0xc
 1504 00af 11       		.uleb128 0x11
 1505 00b0 01       		.uleb128 0x1
 1506 00b1 12       		.uleb128 0x12
 1507 00b2 01       		.uleb128 0x1
 1508 00b3 40       		.uleb128 0x40
 1509 00b4 06       		.uleb128 0x6
 1510 00b5 01       		.uleb128 0x1
 1511 00b6 13       		.uleb128 0x13
 1512 00b7 00       		.byte	0x0
 1513 00b8 00       		.byte	0x0
 1514 00b9 0C       		.uleb128 0xc
 1515 00ba 05       		.uleb128 0x5
 1516 00bb 00       		.byte	0x0
 1517 00bc 03       		.uleb128 0x3
 1518 00bd 0E       		.uleb128 0xe
 1519 00be 3A       		.uleb128 0x3a
 1520 00bf 0B       		.uleb128 0xb
 1521 00c0 3B       		.uleb128 0x3b
 1522 00c1 05       		.uleb128 0x5
 1523 00c2 49       		.uleb128 0x49
 1524 00c3 13       		.uleb128 0x13
 1525 00c4 02       		.uleb128 0x2
 1526 00c5 0A       		.uleb128 0xa
 1527 00c6 00       		.byte	0x0
 1528 00c7 00       		.byte	0x0
 1529 00c8 0D       		.uleb128 0xd
 1530 00c9 34       		.uleb128 0x34
 1531 00ca 00       		.byte	0x0
 1532 00cb 03       		.uleb128 0x3
 1533 00cc 0E       		.uleb128 0xe
 1534 00cd 3A       		.uleb128 0x3a
 1535 00ce 0B       		.uleb128 0xb
 1536 00cf 3B       		.uleb128 0x3b
 1537 00d0 05       		.uleb128 0x5
 1538 00d1 49       		.uleb128 0x49
 1539 00d2 13       		.uleb128 0x13
 1540 00d3 02       		.uleb128 0x2
 1541 00d4 0A       		.uleb128 0xa
 1542 00d5 00       		.byte	0x0
 1543 00d6 00       		.byte	0x0
 1544 00d7 00       		.byte	0x0
 1545              		.section	.debug_pubnames,"",%progbits
 1546 0000 22020000 		.4byte	0x222
 1547 0004 0200     		.2byte	0x2
 1548 0006 00000000 		.4byte	.Ldebug_info0
ARM GAS  C:\DOCUME~1\ADMINI~1\LOCALS~1\Temp\cchbz9v1.s 			page 36


 1549 000a 69020000 		.4byte	0x269
 1550 000e 9A000000 		.4byte	0x9a
 1551 0012 4144435F 		.ascii	"ADC_Voltage_Target_Ext_CP_Clk_Start\000"
 1551      566F6C74 
 1551      6167655F 
 1551      54617267 
 1551      65745F45 
 1552 0036 AF000000 		.4byte	0xaf
 1553 003a 4144435F 		.ascii	"ADC_Voltage_Target_Ext_CP_Clk_Stop\000"
 1553      566F6C74 
 1553      6167655F 
 1553      54617267 
 1553      65745F45 
 1554 005d C4000000 		.4byte	0xc4
 1555 0061 4144435F 		.ascii	"ADC_Voltage_Target_Ext_CP_Clk_StopBlock\000"
 1555      566F6C74 
 1555      6167655F 
 1555      54617267 
 1555      65745F45 
 1556 0089 F6000000 		.4byte	0xf6
 1557 008d 4144435F 		.ascii	"ADC_Voltage_Target_Ext_CP_Clk_StandbyPower\000"
 1557      566F6C74 
 1557      6167655F 
 1557      54617267 
 1557      65745F45 
 1558 00b8 1E010000 		.4byte	0x11e
 1559 00bc 4144435F 		.ascii	"ADC_Voltage_Target_Ext_CP_Clk_SetDividerRegister\000"
 1559      566F6C74 
 1559      6167655F 
 1559      54617267 
 1559      65745F45 
 1560 00ed 7E010000 		.4byte	0x17e
 1561 00f1 4144435F 		.ascii	"ADC_Voltage_Target_Ext_CP_Clk_GetDividerRegister\000"
 1561      566F6C74 
 1561      6167655F 
 1561      54617267 
 1561      65745F45 
 1562 0122 98010000 		.4byte	0x198
 1563 0126 4144435F 		.ascii	"ADC_Voltage_Target_Ext_CP_Clk_SetModeRegister\000"
 1563      566F6C74 
 1563      6167655F 
 1563      54617267 
 1563      65745F45 
 1564 0154 C2010000 		.4byte	0x1c2
 1565 0158 4144435F 		.ascii	"ADC_Voltage_Target_Ext_CP_Clk_ClearModeRegister\000"
 1565      566F6C74 
 1565      6167655F 
 1565      54617267 
 1565      65745F45 
 1566 0188 EC010000 		.4byte	0x1ec
 1567 018c 4144435F 		.ascii	"ADC_Voltage_Target_Ext_CP_Clk_GetModeRegister\000"
 1567      566F6C74 
 1567      6167655F 
 1567      54617267 
 1567      65745F45 
 1568 01ba 06020000 		.4byte	0x206
 1569 01be 4144435F 		.ascii	"ADC_Voltage_Target_Ext_CP_Clk_SetSourceRegister\000"
ARM GAS  C:\DOCUME~1\ADMINI~1\LOCALS~1\Temp\cchbz9v1.s 			page 37


 1569      566F6C74 
 1569      6167655F 
 1569      54617267 
 1569      65745F45 
 1570 01ee 4E020000 		.4byte	0x24e
 1571 01f2 4144435F 		.ascii	"ADC_Voltage_Target_Ext_CP_Clk_GetSourceRegister\000"
 1571      566F6C74 
 1571      6167655F 
 1571      54617267 
 1571      65745F45 
 1572 0222 00000000 		.4byte	0x0
 1573              		.section	.debug_aranges,"",%progbits
 1574 0000 6C000000 		.4byte	0x6c
 1575 0004 0200     		.2byte	0x2
 1576 0006 00000000 		.4byte	.Ldebug_info0
 1577 000a 04       		.byte	0x4
 1578 000b 00       		.byte	0x0
 1579 000c 0000     		.2byte	0x0
 1580 000e 0000     		.2byte	0x0
 1581 0010 00000000 		.4byte	.LFB0
 1582 0014 26000000 		.4byte	.LFE0-.LFB0
 1583 0018 00000000 		.4byte	.LFB1
 1584 001c 24000000 		.4byte	.LFE1-.LFB1
 1585 0020 00000000 		.4byte	.LFB2
 1586 0024 D8000000 		.4byte	.LFE2-.LFB2
 1587 0028 00000000 		.4byte	.LFB3
 1588 002c 52000000 		.4byte	.LFE3-.LFB3
 1589 0030 00000000 		.4byte	.LFB4
 1590 0034 D2010000 		.4byte	.LFE4-.LFB4
 1591 0038 00000000 		.4byte	.LFB5
 1592 003c 18000000 		.4byte	.LFE5-.LFB5
 1593 0040 00000000 		.4byte	.LFB6
 1594 0044 36000000 		.4byte	.LFE6-.LFB6
 1595 0048 00000000 		.4byte	.LFB7
 1596 004c 3E000000 		.4byte	.LFE7-.LFB7
 1597 0050 00000000 		.4byte	.LFB8
 1598 0054 1C000000 		.4byte	.LFE8-.LFB8
 1599 0058 00000000 		.4byte	.LFB9
 1600 005c E6000000 		.4byte	.LFE9-.LFB9
 1601 0060 00000000 		.4byte	.LFB10
 1602 0064 1C000000 		.4byte	.LFE10-.LFB10
 1603 0068 00000000 		.4byte	0x0
 1604 006c 00000000 		.4byte	0x0
 1605              		.section	.debug_ranges,"",%progbits
 1606              	.Ldebug_ranges0:
 1607 0000 00000000 		.4byte	.Ltext0
 1608 0004 00000000 		.4byte	.Letext0
 1609 0008 00000000 		.4byte	.LFB0
 1610 000c 26000000 		.4byte	.LFE0
 1611 0010 00000000 		.4byte	.LFB1
 1612 0014 24000000 		.4byte	.LFE1
 1613 0018 00000000 		.4byte	.LFB2
 1614 001c D8000000 		.4byte	.LFE2
 1615 0020 00000000 		.4byte	.LFB3
 1616 0024 52000000 		.4byte	.LFE3
 1617 0028 00000000 		.4byte	.LFB4
 1618 002c D2010000 		.4byte	.LFE4
ARM GAS  C:\DOCUME~1\ADMINI~1\LOCALS~1\Temp\cchbz9v1.s 			page 38


 1619 0030 00000000 		.4byte	.LFB5
 1620 0034 18000000 		.4byte	.LFE5
 1621 0038 00000000 		.4byte	.LFB6
 1622 003c 36000000 		.4byte	.LFE6
 1623 0040 00000000 		.4byte	.LFB7
 1624 0044 3E000000 		.4byte	.LFE7
 1625 0048 00000000 		.4byte	.LFB8
 1626 004c 1C000000 		.4byte	.LFE8
 1627 0050 00000000 		.4byte	.LFB9
 1628 0054 E6000000 		.4byte	.LFE9
 1629 0058 00000000 		.4byte	.LFB10
 1630 005c 1C000000 		.4byte	.LFE10
 1631 0060 00000000 		.4byte	0x0
 1632 0064 00000000 		.4byte	0x0
 1633              		.section	.debug_str,"MS",%progbits,1
 1634              	.LASF6:
 1635 0000 6C6F6E67 		.ascii	"long long int\000"
 1635      206C6F6E 
 1635      6720696E 
 1635      7400
 1636              	.LASF36:
 1637 000e 2E5C4765 		.ascii	".\\Generated_Source\\PSoC5\\ADC_Voltage_Target_Ext_"
 1637      6E657261 
 1637      7465645F 
 1637      536F7572 
 1637      63655C50 
 1638 003e 43505F43 		.ascii	"CP_Clk.c\000"
 1638      6C6B2E63 
 1638      00
 1639              	.LASF18:
 1640 0047 4144435F 		.ascii	"ADC_Voltage_Target_Ext_CP_Clk_SetDividerRegister\000"
 1640      566F6C74 
 1640      6167655F 
 1640      54617267 
 1640      65745F45 
 1641              	.LASF16:
 1642 0078 4144435F 		.ascii	"ADC_Voltage_Target_Ext_CP_Clk_StopBlock\000"
 1642      566F6C74 
 1642      6167655F 
 1642      54617267 
 1642      65745F45 
 1643              	.LASF19:
 1644 00a0 73746174 		.ascii	"state\000"
 1644      6500
 1645              	.LASF22:
 1646 00a6 6F6C6444 		.ascii	"oldDivider\000"
 1646      69766964 
 1646      657200
 1647              	.LASF28:
 1648 00b1 4144435F 		.ascii	"ADC_Voltage_Target_Ext_CP_Clk_GetDividerRegister\000"
 1648      566F6C74 
 1648      6167655F 
 1648      54617267 
 1648      65745F45 
 1649              	.LASF32:
 1650 00e2 63757272 		.ascii	"currDiv\000"
 1650      44697600 
ARM GAS  C:\DOCUME~1\ADMINI~1\LOCALS~1\Temp\cchbz9v1.s 			page 39


 1651              	.LASF15:
 1652 00ea 4144435F 		.ascii	"ADC_Voltage_Target_Ext_CP_Clk_Stop\000"
 1652      566F6C74 
 1652      6167655F 
 1652      54617267 
 1652      65745F45 
 1653              	.LASF11:
 1654 010d 666C6F61 		.ascii	"float\000"
 1654      7400
 1655              	.LASF1:
 1656 0113 756E7369 		.ascii	"unsigned char\000"
 1656      676E6564 
 1656      20636861 
 1656      7200
 1657              	.LASF23:
 1658 0121 656E6162 		.ascii	"enabled\000"
 1658      6C656400 
 1659              	.LASF5:
 1660 0129 6C6F6E67 		.ascii	"long unsigned int\000"
 1660      20756E73 
 1660      69676E65 
 1660      6420696E 
 1660      7400
 1661              	.LASF30:
 1662 013b 4144435F 		.ascii	"ADC_Voltage_Target_Ext_CP_Clk_SetSourceRegister\000"
 1662      566F6C74 
 1662      6167655F 
 1662      54617267 
 1662      65745F45 
 1663              	.LASF3:
 1664 016b 73686F72 		.ascii	"short unsigned int\000"
 1664      7420756E 
 1664      7369676E 
 1664      65642069 
 1664      6E7400
 1665              	.LASF14:
 1666 017e 4144435F 		.ascii	"ADC_Voltage_Target_Ext_CP_Clk_Start\000"
 1666      566F6C74 
 1666      6167655F 
 1666      54617267 
 1666      65745F45 
 1667              	.LASF20:
 1668 01a2 636C6B44 		.ascii	"clkDivider\000"
 1668      69766964 
 1668      657200
 1669              	.LASF12:
 1670 01ad 646F7562 		.ascii	"double\000"
 1670      6C6500
 1671              	.LASF21:
 1672 01b4 72657374 		.ascii	"restart\000"
 1672      61727400 
 1673              	.LASF10:
 1674 01bc 75696E74 		.ascii	"uint16\000"
 1674      313600
 1675              	.LASF26:
 1676 01c3 636C6B4D 		.ascii	"clkMode\000"
 1676      6F646500 
ARM GAS  C:\DOCUME~1\ADMINI~1\LOCALS~1\Temp\cchbz9v1.s 			page 40


 1677              	.LASF8:
 1678 01cb 756E7369 		.ascii	"unsigned int\000"
 1678      676E6564 
 1678      20696E74 
 1678      00
 1679              	.LASF24:
 1680 01d8 63757272 		.ascii	"currSrc\000"
 1680      53726300 
 1681              	.LASF7:
 1682 01e0 6C6F6E67 		.ascii	"long long unsigned int\000"
 1682      206C6F6E 
 1682      6720756E 
 1682      7369676E 
 1682      65642069 
 1683              	.LASF34:
 1684 01f7 4144435F 		.ascii	"ADC_Voltage_Target_Ext_CP_Clk_GetSourceRegister\000"
 1684      566F6C74 
 1684      6167655F 
 1684      54617267 
 1684      65745F45 
 1685              	.LASF27:
 1686 0227 4144435F 		.ascii	"ADC_Voltage_Target_Ext_CP_Clk_ClearModeRegister\000"
 1686      566F6C74 
 1686      6167655F 
 1686      54617267 
 1686      65745F45 
 1687              	.LASF35:
 1688 0257 474E5520 		.ascii	"GNU C 4.4.1\000"
 1688      4320342E 
 1688      342E3100 
 1689              	.LASF13:
 1690 0263 63686172 		.ascii	"char\000"
 1690      00
 1691              	.LASF17:
 1692 0268 4144435F 		.ascii	"ADC_Voltage_Target_Ext_CP_Clk_StandbyPower\000"
 1692      566F6C74 
 1692      6167655F 
 1692      54617267 
 1692      65745F45 
 1693              	.LASF29:
 1694 0293 4144435F 		.ascii	"ADC_Voltage_Target_Ext_CP_Clk_GetModeRegister\000"
 1694      566F6C74 
 1694      6167655F 
 1694      54617267 
 1694      65745F45 
 1695              	.LASF2:
 1696 02c1 73686F72 		.ascii	"short int\000"
 1696      7420696E 
 1696      7400
 1697              	.LASF25:
 1698 02cb 4144435F 		.ascii	"ADC_Voltage_Target_Ext_CP_Clk_SetModeRegister\000"
 1698      566F6C74 
 1698      6167655F 
 1698      54617267 
 1698      65745F45 
 1699              	.LASF9:
 1700 02f9 75696E74 		.ascii	"uint8\000"
ARM GAS  C:\DOCUME~1\ADMINI~1\LOCALS~1\Temp\cchbz9v1.s 			page 41


 1700      3800
 1701              	.LASF4:
 1702 02ff 6C6F6E67 		.ascii	"long int\000"
 1702      20696E74 
 1702      00
 1703              	.LASF31:
 1704 0308 636C6B53 		.ascii	"clkSource\000"
 1704      6F757263 
 1704      6500
 1705              	.LASF0:
 1706 0312 7369676E 		.ascii	"signed char\000"
 1706      65642063 
 1706      68617200 
 1707              	.LASF37:
 1708 031e 5C5C7073 		.ascii	"\\\\psf\\Home\\Desktop\\KitProg version 2_03\\KitPr"
 1708      665C486F 
 1708      6D655C44 
 1708      65736B74 
 1708      6F705C4B 
 1709 034b 6F675C4B 		.ascii	"og\\KitProg.cydsn\000"
 1709      69745072 
 1709      6F672E63 
 1709      7964736E 
 1709      00
 1710              	.LASF33:
 1711 035c 6F6C6453 		.ascii	"oldSrc\000"
 1711      726300
 1712              		.ident	"GCC: (Sourcery G++ Lite 2010q1-188) 4.4.1"
