--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml SuperiorBinarioDecimal.twx SuperiorBinarioDecimal.ncd -o
SuperiorBinarioDecimal.twr SuperiorBinarioDecimal.pcf -ucf pines.ucf

Design file:              SuperiorBinarioDecimal.ncd
Physical constraint file: SuperiorBinarioDecimal.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2016-11-22)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 515 paths analyzed, 48 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.401ns.
--------------------------------------------------------------------------------

Paths for end point u5/cuenta_11 (SLICE_X24Y25.B3), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.599ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u5/cuenta_1 (FF)
  Destination:          u5/cuenta_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.352ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.249 - 0.263)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u5/cuenta_1 to u5/cuenta_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y22.CQ      Tcko                  0.391   u5/unseg
                                                       u5/cuenta_1
    SLICE_X25Y22.B4      net (fanout=2)        0.936   u5/cuenta<1>
    SLICE_X25Y22.B       Tilo                  0.259   u5/unseg
                                                       u5/PWR_11_o_cuenta[17]_equal_1_o<17>1
    SLICE_X25Y22.D2      net (fanout=2)        0.432   u5/PWR_11_o_cuenta[17]_equal_1_o<17>
    SLICE_X25Y22.D       Tilo                  0.259   u5/unseg
                                                       u5/PWR_11_o_cuenta[17]_equal_1_o<17>4
    SLICE_X24Y25.B3      net (fanout=17)       0.734   u5/PWR_11_o_cuenta[17]_equal_1_o
    SLICE_X24Y25.CLK     Tas                   0.341   u5/cuenta<13>
                                                       u5/cuenta_11_rstpot
                                                       u5/cuenta_11
    -------------------------------------------------  ---------------------------
    Total                                      3.352ns (1.250ns logic, 2.102ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.670ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u5/cuenta_12 (FF)
  Destination:          u5/cuenta_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.295ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u5/cuenta_12 to u5/cuenta_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y25.CQ      Tcko                  0.408   u5/cuenta<13>
                                                       u5/cuenta_12
    SLICE_X22Y23.B1      net (fanout=2)        0.899   u5/cuenta<12>
    SLICE_X22Y23.B       Tilo                  0.203   N8
                                                       u5/PWR_11_o_cuenta[17]_equal_1_o<17>2_SW0
    SLICE_X25Y22.D4      net (fanout=2)        0.451   N8
    SLICE_X25Y22.D       Tilo                  0.259   u5/unseg
                                                       u5/PWR_11_o_cuenta[17]_equal_1_o<17>4
    SLICE_X24Y25.B3      net (fanout=17)       0.734   u5/PWR_11_o_cuenta[17]_equal_1_o
    SLICE_X24Y25.CLK     Tas                   0.341   u5/cuenta<13>
                                                       u5/cuenta_11_rstpot
                                                       u5/cuenta_11
    -------------------------------------------------  ---------------------------
    Total                                      3.295ns (1.211ns logic, 2.084ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.695ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u5/cuenta_0 (FF)
  Destination:          u5/cuenta_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.256ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.249 - 0.263)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u5/cuenta_0 to u5/cuenta_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y22.AQ      Tcko                  0.391   u5/unseg
                                                       u5/cuenta_0
    SLICE_X25Y22.B3      net (fanout=2)        0.840   u5/cuenta<0>
    SLICE_X25Y22.B       Tilo                  0.259   u5/unseg
                                                       u5/PWR_11_o_cuenta[17]_equal_1_o<17>1
    SLICE_X25Y22.D2      net (fanout=2)        0.432   u5/PWR_11_o_cuenta[17]_equal_1_o<17>
    SLICE_X25Y22.D       Tilo                  0.259   u5/unseg
                                                       u5/PWR_11_o_cuenta[17]_equal_1_o<17>4
    SLICE_X24Y25.B3      net (fanout=17)       0.734   u5/PWR_11_o_cuenta[17]_equal_1_o
    SLICE_X24Y25.CLK     Tas                   0.341   u5/cuenta<13>
                                                       u5/cuenta_11_rstpot
                                                       u5/cuenta_11
    -------------------------------------------------  ---------------------------
    Total                                      3.256ns (1.250ns logic, 2.006ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------

Paths for end point u5/cuenta_10 (SLICE_X24Y25.A3), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.626ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u5/cuenta_1 (FF)
  Destination:          u5/cuenta_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.325ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.249 - 0.263)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u5/cuenta_1 to u5/cuenta_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y22.CQ      Tcko                  0.391   u5/unseg
                                                       u5/cuenta_1
    SLICE_X25Y22.B4      net (fanout=2)        0.936   u5/cuenta<1>
    SLICE_X25Y22.B       Tilo                  0.259   u5/unseg
                                                       u5/PWR_11_o_cuenta[17]_equal_1_o<17>1
    SLICE_X25Y22.D2      net (fanout=2)        0.432   u5/PWR_11_o_cuenta[17]_equal_1_o<17>
    SLICE_X25Y22.D       Tilo                  0.259   u5/unseg
                                                       u5/PWR_11_o_cuenta[17]_equal_1_o<17>4
    SLICE_X24Y25.A3      net (fanout=17)       0.707   u5/PWR_11_o_cuenta[17]_equal_1_o
    SLICE_X24Y25.CLK     Tas                   0.341   u5/cuenta<13>
                                                       u5/cuenta_10_rstpot
                                                       u5/cuenta_10
    -------------------------------------------------  ---------------------------
    Total                                      3.325ns (1.250ns logic, 2.075ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.697ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u5/cuenta_12 (FF)
  Destination:          u5/cuenta_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.268ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u5/cuenta_12 to u5/cuenta_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y25.CQ      Tcko                  0.408   u5/cuenta<13>
                                                       u5/cuenta_12
    SLICE_X22Y23.B1      net (fanout=2)        0.899   u5/cuenta<12>
    SLICE_X22Y23.B       Tilo                  0.203   N8
                                                       u5/PWR_11_o_cuenta[17]_equal_1_o<17>2_SW0
    SLICE_X25Y22.D4      net (fanout=2)        0.451   N8
    SLICE_X25Y22.D       Tilo                  0.259   u5/unseg
                                                       u5/PWR_11_o_cuenta[17]_equal_1_o<17>4
    SLICE_X24Y25.A3      net (fanout=17)       0.707   u5/PWR_11_o_cuenta[17]_equal_1_o
    SLICE_X24Y25.CLK     Tas                   0.341   u5/cuenta<13>
                                                       u5/cuenta_10_rstpot
                                                       u5/cuenta_10
    -------------------------------------------------  ---------------------------
    Total                                      3.268ns (1.211ns logic, 2.057ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.722ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u5/cuenta_0 (FF)
  Destination:          u5/cuenta_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.229ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.249 - 0.263)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u5/cuenta_0 to u5/cuenta_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y22.AQ      Tcko                  0.391   u5/unseg
                                                       u5/cuenta_0
    SLICE_X25Y22.B3      net (fanout=2)        0.840   u5/cuenta<0>
    SLICE_X25Y22.B       Tilo                  0.259   u5/unseg
                                                       u5/PWR_11_o_cuenta[17]_equal_1_o<17>1
    SLICE_X25Y22.D2      net (fanout=2)        0.432   u5/PWR_11_o_cuenta[17]_equal_1_o<17>
    SLICE_X25Y22.D       Tilo                  0.259   u5/unseg
                                                       u5/PWR_11_o_cuenta[17]_equal_1_o<17>4
    SLICE_X24Y25.A3      net (fanout=17)       0.707   u5/PWR_11_o_cuenta[17]_equal_1_o
    SLICE_X24Y25.CLK     Tas                   0.341   u5/cuenta<13>
                                                       u5/cuenta_10_rstpot
                                                       u5/cuenta_10
    -------------------------------------------------  ---------------------------
    Total                                      3.229ns (1.250ns logic, 1.979ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------

Paths for end point u5/cuenta_12 (SLICE_X24Y25.C6), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.806ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u5/cuenta_1 (FF)
  Destination:          u5/cuenta_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.145ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.249 - 0.263)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u5/cuenta_1 to u5/cuenta_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y22.CQ      Tcko                  0.391   u5/unseg
                                                       u5/cuenta_1
    SLICE_X25Y22.B4      net (fanout=2)        0.936   u5/cuenta<1>
    SLICE_X25Y22.B       Tilo                  0.259   u5/unseg
                                                       u5/PWR_11_o_cuenta[17]_equal_1_o<17>1
    SLICE_X25Y22.D2      net (fanout=2)        0.432   u5/PWR_11_o_cuenta[17]_equal_1_o<17>
    SLICE_X25Y22.D       Tilo                  0.259   u5/unseg
                                                       u5/PWR_11_o_cuenta[17]_equal_1_o<17>4
    SLICE_X24Y25.C6      net (fanout=17)       0.527   u5/PWR_11_o_cuenta[17]_equal_1_o
    SLICE_X24Y25.CLK     Tas                   0.341   u5/cuenta<13>
                                                       u5/cuenta_12_rstpot
                                                       u5/cuenta_12
    -------------------------------------------------  ---------------------------
    Total                                      3.145ns (1.250ns logic, 1.895ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.877ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u5/cuenta_12 (FF)
  Destination:          u5/cuenta_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.088ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u5/cuenta_12 to u5/cuenta_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y25.CQ      Tcko                  0.408   u5/cuenta<13>
                                                       u5/cuenta_12
    SLICE_X22Y23.B1      net (fanout=2)        0.899   u5/cuenta<12>
    SLICE_X22Y23.B       Tilo                  0.203   N8
                                                       u5/PWR_11_o_cuenta[17]_equal_1_o<17>2_SW0
    SLICE_X25Y22.D4      net (fanout=2)        0.451   N8
    SLICE_X25Y22.D       Tilo                  0.259   u5/unseg
                                                       u5/PWR_11_o_cuenta[17]_equal_1_o<17>4
    SLICE_X24Y25.C6      net (fanout=17)       0.527   u5/PWR_11_o_cuenta[17]_equal_1_o
    SLICE_X24Y25.CLK     Tas                   0.341   u5/cuenta<13>
                                                       u5/cuenta_12_rstpot
                                                       u5/cuenta_12
    -------------------------------------------------  ---------------------------
    Total                                      3.088ns (1.211ns logic, 1.877ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.902ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u5/cuenta_0 (FF)
  Destination:          u5/cuenta_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.049ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.249 - 0.263)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u5/cuenta_0 to u5/cuenta_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y22.AQ      Tcko                  0.391   u5/unseg
                                                       u5/cuenta_0
    SLICE_X25Y22.B3      net (fanout=2)        0.840   u5/cuenta<0>
    SLICE_X25Y22.B       Tilo                  0.259   u5/unseg
                                                       u5/PWR_11_o_cuenta[17]_equal_1_o<17>1
    SLICE_X25Y22.D2      net (fanout=2)        0.432   u5/PWR_11_o_cuenta[17]_equal_1_o<17>
    SLICE_X25Y22.D       Tilo                  0.259   u5/unseg
                                                       u5/PWR_11_o_cuenta[17]_equal_1_o<17>4
    SLICE_X24Y25.C6      net (fanout=17)       0.527   u5/PWR_11_o_cuenta[17]_equal_1_o
    SLICE_X24Y25.CLK     Tas                   0.341   u5/cuenta<13>
                                                       u5/cuenta_12_rstpot
                                                       u5/cuenta_12
    -------------------------------------------------  ---------------------------
    Total                                      3.049ns (1.250ns logic, 1.799ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u5/aux (SLICE_X24Y24.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.411ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u5/aux (FF)
  Destination:          u5/aux (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.411ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u5/aux to u5/aux
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y24.DQ      Tcko                  0.200   u5/aux
                                                       u5/aux
    SLICE_X24Y24.D6      net (fanout=2)        0.021   u5/aux
    SLICE_X24Y24.CLK     Tah         (-Th)    -0.190   u5/aux
                                                       u5/aux_INV_3_o1_INV_0
                                                       u5/aux
    -------------------------------------------------  ---------------------------
    Total                                      0.411ns (0.390ns logic, 0.021ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Paths for end point u5/cuenta_0 (SLICE_X25Y22.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.575ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u5/cuenta_9 (FF)
  Destination:          u5/cuenta_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.584ns (Levels of Logic = 1)
  Clock Path Skew:      0.009ns (0.083 - 0.074)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u5/cuenta_9 to u5/cuenta_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y22.DQ      Tcko                  0.234   u5/cuenta<9>
                                                       u5/cuenta_9
    SLICE_X25Y22.A6      net (fanout=3)        0.135   u5/cuenta<9>
    SLICE_X25Y22.CLK     Tah         (-Th)    -0.215   u5/unseg
                                                       u5/cuenta_0_rstpot
                                                       u5/cuenta_0
    -------------------------------------------------  ---------------------------
    Total                                      0.584ns (0.449ns logic, 0.135ns route)
                                                       (76.9% logic, 23.1% route)

--------------------------------------------------------------------------------

Paths for end point u5/aux (SLICE_X24Y24.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.605ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u5/unseg (FF)
  Destination:          u5/aux (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.607ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.081 - 0.079)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u5/unseg to u5/aux
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y22.DQ      Tcko                  0.198   u5/unseg
                                                       u5/unseg
    SLICE_X24Y24.CE      net (fanout=1)        0.236   u5/unseg
    SLICE_X24Y24.CLK     Tckce       (-Th)    -0.173   u5/aux
                                                       u5/aux
    -------------------------------------------------  ---------------------------
    Total                                      0.607ns (0.371ns logic, 0.236ns route)
                                                       (61.1% logic, 38.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: u5/aux/CLK
  Logical resource: u5/aux/CK
  Location pin: SLICE_X24Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: u5/cuenta<13>/CLK
  Logical resource: u5/cuenta_10/CK
  Location pin: SLICE_X24Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.401|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 515 paths, 0 nets, and 95 connections

Design statistics:
   Minimum period:   3.401ns{1}   (Maximum frequency: 294.031MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Apr  6 02:38:11 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 396 MB



