# FPGA_ResidualNumberSystem
Forward and Inverse RNS conversation in VHDL and Vivado HLS
