
# ##############################################################################
# Created by Base System Builder Wizard for Xilinx EDK 12.3 Build EDK_MS3.70d
# Tue Jul 12 13:50:22 2011
# Target Board:  Xilinx Virtex 6 ML605 Evaluation Platform Rev D
# Family:    virtex6
# Device:    xc6vlx240t
# Package:   ff1156
# Speed Grade:  -1
# Processor number: 2
# Processor 1: microblaze_0
# System clock frequency: 100.0
# Debug Interface: On-Chip HW Debug Module
# Processor 2: microblaze_1
# System clock frequency: 100.0
# Debug Interface: On-Chip HW Debug Module
# ##############################################################################
 PARAMETER VERSION = 2.1.0


 PORT fpga_0_RS232_Uart_1_RX_pin = fpga_0_RS232_Uart_1_RX_pin, DIR = I
 PORT fpga_0_RS232_Uart_1_TX_pin = fpga_0_RS232_Uart_1_TX_pin, DIR = O
 PORT fpga_0_DDR3_SDRAM_DDR3_Clk_pin = fpga_0_DDR3_SDRAM_DDR3_Clk_pin, DIR = O
 PORT fpga_0_DDR3_SDRAM_DDR3_Clk_n_pin = fpga_0_DDR3_SDRAM_DDR3_Clk_n_pin, DIR = O
 PORT fpga_0_DDR3_SDRAM_DDR3_CE_pin = fpga_0_DDR3_SDRAM_DDR3_CE_pin, DIR = O
 PORT fpga_0_DDR3_SDRAM_DDR3_CS_n_pin = fpga_0_DDR3_SDRAM_DDR3_CS_n_pin, DIR = O
 PORT fpga_0_DDR3_SDRAM_DDR3_ODT_pin = fpga_0_DDR3_SDRAM_DDR3_ODT_pin, DIR = O
 PORT fpga_0_DDR3_SDRAM_DDR3_RAS_n_pin = fpga_0_DDR3_SDRAM_DDR3_RAS_n_pin, DIR = O
 PORT fpga_0_DDR3_SDRAM_DDR3_CAS_n_pin = fpga_0_DDR3_SDRAM_DDR3_CAS_n_pin, DIR = O
 PORT fpga_0_DDR3_SDRAM_DDR3_WE_n_pin = fpga_0_DDR3_SDRAM_DDR3_WE_n_pin, DIR = O
 PORT fpga_0_DDR3_SDRAM_DDR3_BankAddr_pin = fpga_0_DDR3_SDRAM_DDR3_BankAddr_pin, DIR = O, VEC = [2:0]
 PORT fpga_0_DDR3_SDRAM_DDR3_Addr_pin = fpga_0_DDR3_SDRAM_DDR3_Addr_pin, DIR = O, VEC = [12:0]
 PORT fpga_0_DDR3_SDRAM_DDR3_DQ_pin = fpga_0_DDR3_SDRAM_DDR3_DQ_pin, DIR = IO, VEC = [31:0]
 PORT fpga_0_DDR3_SDRAM_DDR3_DM_pin = fpga_0_DDR3_SDRAM_DDR3_DM_pin, DIR = O, VEC = [3:0]
 PORT fpga_0_DDR3_SDRAM_DDR3_Reset_n_pin = fpga_0_DDR3_SDRAM_DDR3_Reset_n_pin, DIR = O
 PORT fpga_0_DDR3_SDRAM_DDR3_DQS_pin = fpga_0_DDR3_SDRAM_DDR3_DQS_pin, DIR = IO, VEC = [3:0]
 PORT fpga_0_DDR3_SDRAM_DDR3_DQS_n_pin = fpga_0_DDR3_SDRAM_DDR3_DQS_n_pin, DIR = IO, VEC = [3:0]
 PORT fpga_0_clk_1_sys_clk_p_pin = dcm_clk_s, DIR = I, SIGIS = CLK, DIFFERENTIAL_POLARITY = P, CLK_FREQ = 200000000
 PORT fpga_0_clk_1_sys_clk_n_pin = dcm_clk_s, DIR = I, SIGIS = CLK, DIFFERENTIAL_POLARITY = N, CLK_FREQ = 200000000
 PORT fpga_0_rst_1_sys_rst_pin = sys_rst_s, DIR = I, SIGIS = RST, RST_POLARITY = 1


BEGIN microblaze
 PARAMETER INSTANCE = microblaze_0
 PARAMETER HW_VER = 8.00.a
 PARAMETER C_USE_BARREL = 1
 PARAMETER C_DEBUG_ENABLED = 1
 PARAMETER C_ICACHE_ALWAYS_USED = 1
 PARAMETER C_USE_ICACHE = 1
 PARAMETER C_CACHE_BYTE_SIZE = 8192
 PARAMETER C_ICACHE_BASEADDR = 0xa0000000
 PARAMETER C_ICACHE_HIGHADDR = 0xafffffff
 PARAMETER C_USE_DIV = 1
 PARAMETER C_USE_MSR_INSTR = 0
 PARAMETER C_USE_PCMP_INSTR = 0
 PARAMETER C_AREA_OPTIMIZED = 1
 PARAMETER C_USE_FPU = 1
 PARAMETER C_PVR = 2
 PARAMETER C_USE_HW_MUL = 1
 PARAMETER C_PVR_USER2 = 0x00000000
 BUS_INTERFACE DLMB = dlmb
 BUS_INTERFACE ILMB = ilmb
 BUS_INTERFACE DPLB = main_bus
 BUS_INTERFACE IPLB = main_bus
 BUS_INTERFACE IXCL = microblaze_0_IXCL
 BUS_INTERFACE DEBUG = microblaze_0_mdm_bus
 PORT MB_RESET = mb_reset
 PORT Interrupt = main_interrupt
END

BEGIN lmb_v10
 PARAMETER INSTANCE = ilmb
 PARAMETER HW_VER = 1.00.a
 PORT LMB_Clk = clk_100_0000MHzMMCM0
 PORT SYS_Rst = sys_bus_reset
END

BEGIN lmb_v10
 PARAMETER INSTANCE = dlmb
 PARAMETER HW_VER = 1.00.a
 PORT LMB_Clk = clk_100_0000MHzMMCM0
 PORT SYS_Rst = sys_bus_reset
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = dlmb_cntlr
 PARAMETER HW_VER = 2.10.b
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x00003fff
 BUS_INTERFACE SLMB = dlmb
 BUS_INTERFACE BRAM_PORT = dlmb_port
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = ilmb_cntlr
 PARAMETER HW_VER = 2.10.b
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x00003fff
 BUS_INTERFACE SLMB = ilmb
 BUS_INTERFACE BRAM_PORT = ilmb_port
END

BEGIN bram_block
 PARAMETER INSTANCE = lmb_bram
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = ilmb_port
 BUS_INTERFACE PORTB = dlmb_port
END

# #############################################
BEGIN microblaze
 PARAMETER INSTANCE = microblaze_1
 PARAMETER HW_VER = 8.00.a
 PARAMETER C_PVR = 2
 PARAMETER C_PVR_USER2 = 0xC0000000
 PARAMETER C_USE_BARREL = 1
 PARAMETER C_DEBUG_ENABLED = 1
 PARAMETER C_ICACHE_ALWAYS_USED = 1
 PARAMETER C_USE_ICACHE = 1
 PARAMETER C_CACHE_BYTE_SIZE = 8192
 PARAMETER C_ICACHE_BASEADDR = 0xa0000000
 PARAMETER C_ICACHE_HIGHADDR = 0xafffffff
 PARAMETER C_USE_DIV = 1
 PARAMETER C_USE_MSR_INSTR = 0
 PARAMETER C_USE_PCMP_INSTR = 0
 PARAMETER C_AREA_OPTIMIZED = 1
 PARAMETER C_USE_FPU = 1
 PARAMETER C_USE_HW_MUL = 1
 BUS_INTERFACE DLMB = dlmb_1
 BUS_INTERFACE ILMB = ilmb_1
 BUS_INTERFACE DPLB = mb1_bus
 BUS_INTERFACE IPLB = mb1_bus
 BUS_INTERFACE IXCL = microblaze_1_IXCL
 BUS_INTERFACE DEBUG = microblaze_1_mdm_bus
 PORT MB_RESET = mb_reset
END

BEGIN plb_v46
 PARAMETER INSTANCE = mb1_bus
 PARAMETER HW_VER = 1.05.a
 PARAMETER C_ARB_TYPE = 1
 PORT PLB_Clk = clk_100_0000MHzMMCM0
 PORT SYS_Rst = sys_bus_reset
END

BEGIN lmb_v10
 PARAMETER INSTANCE = ilmb_1
 PARAMETER HW_VER = 1.00.a
 PORT LMB_Clk = clk_100_0000MHzMMCM0
 PORT SYS_Rst = sys_bus_reset
END

BEGIN lmb_v10
 PARAMETER INSTANCE = dlmb_1
 PARAMETER HW_VER = 1.00.a
 PORT LMB_Clk = clk_100_0000MHzMMCM0
 PORT SYS_Rst = sys_bus_reset
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = dlmb_cntlr_1
 PARAMETER HW_VER = 2.10.b
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x00003fff
 BUS_INTERFACE SLMB = dlmb_1
 BUS_INTERFACE BRAM_PORT = dlmb_port_1
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = ilmb_cntlr_1
 PARAMETER HW_VER = 2.10.b
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x00003fff
 BUS_INTERFACE SLMB = ilmb_1
 BUS_INTERFACE BRAM_PORT = ilmb_port_1
END

BEGIN bram_block
 PARAMETER INSTANCE = lmb_bram_1
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = ilmb_port_1
 BUS_INTERFACE PORTB = dlmb_port_1
END

# ########################################
BEGIN xps_uartlite
 PARAMETER INSTANCE = RS232_Uart_1
 PARAMETER C_BAUDRATE = 9600
 PARAMETER C_DATA_BITS = 8
 PARAMETER C_USE_PARITY = 0
 PARAMETER C_ODD_PARITY = 0
 PARAMETER HW_VER = 1.01.a
 PARAMETER C_BASEADDR = 0x84000000
 PARAMETER C_HIGHADDR = 0x8400ffff
 BUS_INTERFACE SPLB = main_bus
 PORT RX = fpga_0_RS232_Uart_1_RX_pin
 PORT TX = fpga_0_RS232_Uart_1_TX_pin
END

BEGIN mpmc
 PARAMETER INSTANCE = DDR3_SDRAM
 PARAMETER C_NUM_PORTS = 3
 PARAMETER C_MMCM_EXT_LOC = MMCM_ADV_X0Y9
 PARAMETER C_MEM_TYPE = DDR3
 PARAMETER C_MEM_PARTNO = MT4JSF6464HY-1G1
 PARAMETER C_MEM_ODT_TYPE = 1
 PARAMETER C_MEM_REG_DIMM = 0
 PARAMETER C_MEM_CLK_WIDTH = 1
 PARAMETER C_MEM_CE_WIDTH = 1
 PARAMETER C_MEM_CS_N_WIDTH = 1
 PARAMETER C_MEM_DATA_WIDTH = 32
 PARAMETER C_MEM_NDQS_COL0 = 3
 PARAMETER C_MEM_NDQS_COL1 = 1
 PARAMETER C_MEM_DQS_LOC_COL0 = 0x000000000000000000000000000000020100
 PARAMETER C_MEM_DQS_LOC_COL1 = 0x000000000000000000000000000000000003
 PARAMETER C_PIM0_BASETYPE = 2
 PARAMETER C_PIM1_BASETYPE = 1
 PARAMETER C_PIM2_BASETYPE = 1
 PARAMETER HW_VER = 6.02.a
 PARAMETER C_MPMC_BASEADDR = 0xA0000000
 PARAMETER C_MPMC_HIGHADDR = 0xAFFFFFFF
 BUS_INTERFACE SPLB0 = main_bus
 BUS_INTERFACE XCL1 = microblaze_0_IXCL
 BUS_INTERFACE XCL2 = microblaze_1_IXCL
 PORT MPMC_Clk0 = clk_200_0000MHzMMCM0
 PORT MPMC_Clk_200MHz = clk_200_0000MHzMMCM0
 PORT MPMC_Rst = sys_periph_reset
 PORT MPMC_Clk_Mem = clk_400_0000MHzMMCM0
 PORT MPMC_Clk_Rd_Base = clk_400_0000MHzMMCM0_nobuf_varphase
 PORT MPMC_DCM_PSEN = MPMC_DCM_PSEN
 PORT MPMC_DCM_PSINCDEC = MPMC_DCM_PSINCDEC
 PORT MPMC_DCM_PSDONE = MPMC_DCM_PSDONE
 PORT DDR3_Clk = fpga_0_DDR3_SDRAM_DDR3_Clk_pin
 PORT DDR3_Clk_n = fpga_0_DDR3_SDRAM_DDR3_Clk_n_pin
 PORT DDR3_CE = fpga_0_DDR3_SDRAM_DDR3_CE_pin
 PORT DDR3_CS_n = fpga_0_DDR3_SDRAM_DDR3_CS_n_pin
 PORT DDR3_ODT = fpga_0_DDR3_SDRAM_DDR3_ODT_pin
 PORT DDR3_RAS_n = fpga_0_DDR3_SDRAM_DDR3_RAS_n_pin
 PORT DDR3_CAS_n = fpga_0_DDR3_SDRAM_DDR3_CAS_n_pin
 PORT DDR3_WE_n = fpga_0_DDR3_SDRAM_DDR3_WE_n_pin
 PORT DDR3_BankAddr = fpga_0_DDR3_SDRAM_DDR3_BankAddr_pin
 PORT DDR3_Addr = fpga_0_DDR3_SDRAM_DDR3_Addr_pin
 PORT DDR3_DQ = fpga_0_DDR3_SDRAM_DDR3_DQ_pin
 PORT DDR3_DM = fpga_0_DDR3_SDRAM_DDR3_DM_pin
 PORT DDR3_Reset_n = fpga_0_DDR3_SDRAM_DDR3_Reset_n_pin
 PORT DDR3_DQS = fpga_0_DDR3_SDRAM_DDR3_DQS_pin
 PORT DDR3_DQS_n = fpga_0_DDR3_SDRAM_DDR3_DQS_n_pin
END

BEGIN xps_bram_if_cntlr
 PARAMETER INSTANCE = extra_bram_cntlr
 PARAMETER C_SPLB_NATIVE_DWIDTH = 32
 PARAMETER HW_VER = 1.00.b
 PARAMETER C_BASEADDR = 0xB0000000
 PARAMETER C_HIGHADDR = 0xB0001fff
 BUS_INTERFACE SPLB = main_bus
 BUS_INTERFACE PORTA = extra_bram_cntlr_PORTB
END

BEGIN bram_block
 PARAMETER INSTANCE = extra_bram_block
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTB = extra_bram_cntlr_PORTB
END

BEGIN clock_generator
 PARAMETER INSTANCE = clock_generator_0
 PARAMETER C_CLKIN_FREQ = 200000000
 PARAMETER C_CLKOUT0_FREQ = 100000000
 PARAMETER C_CLKOUT0_PHASE = 0
 PARAMETER C_CLKOUT0_GROUP = MMCM0
 PARAMETER C_CLKOUT0_BUF = TRUE
 PARAMETER C_CLKOUT1_FREQ = 200000000
 PARAMETER C_CLKOUT1_PHASE = 0
 PARAMETER C_CLKOUT1_GROUP = MMCM0
 PARAMETER C_CLKOUT1_BUF = TRUE
 PARAMETER C_CLKOUT2_FREQ = 400000000
 PARAMETER C_CLKOUT2_PHASE = 0
 PARAMETER C_CLKOUT2_GROUP = MMCM0
 PARAMETER C_CLKOUT2_BUF = TRUE
 PARAMETER C_CLKOUT3_FREQ = 400000000
 PARAMETER C_CLKOUT3_PHASE = 0
 PARAMETER C_CLKOUT3_GROUP = MMCM0
 PARAMETER C_CLKOUT3_BUF = FALSE
 PARAMETER C_CLKOUT3_VARIABLE_PHASE = TRUE
 PARAMETER C_PSDONE_GROUP = MMCM0
 PARAMETER C_EXT_RESET_HIGH = 1
 PARAMETER HW_VER = 4.00.a
 PORT CLKIN = dcm_clk_s
 PORT CLKOUT0 = clk_100_0000MHzMMCM0
 PORT CLKOUT1 = clk_200_0000MHzMMCM0
 PORT CLKOUT2 = clk_400_0000MHzMMCM0
 PORT CLKOUT3 = clk_400_0000MHzMMCM0_nobuf_varphase
 PORT PSCLK = clk_200_0000MHzMMCM0
 PORT PSEN = MPMC_DCM_PSEN
 PORT PSINCDEC = MPMC_DCM_PSINCDEC
 PORT PSDONE = MPMC_DCM_PSDONE
 PORT RST = sys_rst_s
 PORT LOCKED = Dcm_all_locked
END

BEGIN mdm
 PARAMETER INSTANCE = mdm_0
 PARAMETER C_MB_DBG_PORTS = 2
 PARAMETER C_USE_UART = 1
 PARAMETER HW_VER = 2.00.a
 PARAMETER C_BASEADDR = 0x84400000
 PARAMETER C_HIGHADDR = 0x8440ffff
 BUS_INTERFACE SPLB = main_bus
 BUS_INTERFACE MBDEBUG_0 = microblaze_0_mdm_bus
 BUS_INTERFACE MBDEBUG_1 = microblaze_1_mdm_bus
 PORT Debug_SYS_Rst = Debug_SYS_Rst
END

BEGIN proc_sys_reset
 PARAMETER INSTANCE = proc_sys_reset_0
 PARAMETER C_EXT_RESET_HIGH = 1
 PARAMETER HW_VER = 3.00.a
 PORT Slowest_sync_clk = clk_100_0000MHzMMCM0
 PORT Ext_Reset_In = sys_rst_s
 PORT MB_Debug_Sys_Rst = Debug_SYS_Rst
 PORT Dcm_locked = Dcm_all_locked
 PORT MB_Reset = mb_reset
 PORT Bus_Struct_Reset = sys_bus_reset
 PORT Peripheral_Reset = sys_periph_reset
END

BEGIN plb_v46
 PARAMETER INSTANCE = main_bus
 PARAMETER HW_VER = 1.05.a
 PARAMETER C_ARB_TYPE = 1
 PORT PLB_Clk = clk_100_0000MHzMMCM0
 PORT SYS_Rst = sys_bus_reset
END

BEGIN plb_v46
 PARAMETER INSTANCE = vhwti_bus
 PARAMETER HW_VER = 1.05.a
 PARAMETER C_ARB_TYPE = 1
 PORT PLB_Clk = clk_100_0000MHzMMCM0
 PORT SYS_Rst = sys_bus_reset
END

BEGIN plbv46_plbv46_bridge
 PARAMETER INSTANCE = mb1_main_bridge
 PARAMETER HW_VER = 1.03.a
 PARAMETER C_NUM_ADDR_RNG = 4
 PARAMETER C_BRIDGE_BASEADDR = 0x86200000
 PARAMETER C_BRIDGE_HIGHADDR = 0x8620ffff
 PARAMETER C_RNG0_BASEADDR = 0x10000000
 PARAMETER C_RNG0_HIGHADDR = 0x17ffffff
 PARAMETER C_RNG1_BASEADDR = 0xa0000000
 PARAMETER C_RNG1_HIGHADDR = 0xafffffff
 PARAMETER C_RNG2_BASEADDR = 0x84000000
 PARAMETER C_RNG2_HIGHADDR = 0x84ffffff
 PARAMETER C_RNG3_BASEADDR = 0xB0000000
 PARAMETER C_RNG3_HIGHADDR = 0xB00fffff
 BUS_INTERFACE MPLB = main_bus
 BUS_INTERFACE SPLB = mb1_bus
END

BEGIN xps_central_dma
 PARAMETER INSTANCE = xps_central_dma_0
 PARAMETER HW_VER = 2.03.a
 PARAMETER C_BASEADDR = 0x80200000
 PARAMETER C_HIGHADDR = 0x8020ffff
 BUS_INTERFACE MPLB = main_bus
 BUS_INTERFACE SPLB = main_bus
END

# #######################################
BEGIN plb_cond_vars
 PARAMETER INSTANCE = cond_vars
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x11100000
 PARAMETER C_HIGHADDR = 0x1117FFFF
 PARAMETER C_TM_BASE = 0x11000000
 BUS_INTERFACE MPLB = core_bus
 BUS_INTERFACE SPLB = core_bus
 PORT Reset_Done = hthread_resp_condvar
 PORT Soft_Reset = hthread_rst_condvar
END

BEGIN plb_v46
 PARAMETER INSTANCE = core_bus
 PARAMETER HW_VER = 1.05.a
 PARAMETER C_ARB_TYPE = 1
 PORT PLB_Clk = clk_100_0000MHzMMCM0
 PORT SYS_Rst = sys_bus_reset
END

BEGIN plbv46_plbv46_bridge
 PARAMETER INSTANCE = main_core_bridge
 PARAMETER HW_VER = 1.03.a
 PARAMETER C_BRIDGE_BASEADDR = 0x86220000
 PARAMETER C_BRIDGE_HIGHADDR = 0x8622ffff
 PARAMETER C_NUM_ADDR_RNG = 2
 PARAMETER C_RNG0_BASEADDR = 0x10000000
 PARAMETER C_RNG0_HIGHADDR = 0x17ffffff
 PARAMETER C_RNG1_BASEADDR = 0x86240000
 PARAMETER C_RNG1_HIGHADDR = 0x8624ffff
 BUS_INTERFACE MPLB = core_bus
 BUS_INTERFACE SPLB = main_bus
END

BEGIN plbv46_plbv46_bridge
 PARAMETER INSTANCE = core_main_bridge
 PARAMETER HW_VER = 1.03.a
 PARAMETER C_BRIDGE_BASEADDR = 0x86240000
 PARAMETER C_BRIDGE_HIGHADDR = 0x8624ffff
 PARAMETER C_NUM_ADDR_RNG = 2
 PARAMETER C_RNG0_BASEADDR = 0xB0000000
 PARAMETER C_RNG0_HIGHADDR = 0xB00fffff
 PARAMETER C_RNG1_BASEADDR = 0xC0000000
 PARAMETER C_RNG1_HIGHADDR = 0xC00fffff
 BUS_INTERFACE MPLB = main_bus
 BUS_INTERFACE SPLB = core_bus
END

BEGIN plb_scheduler
 PARAMETER INSTANCE = scheduler
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x12000000
 PARAMETER C_HIGHADDR = 0x12FFFFFF
 BUS_INTERFACE MPLB = core_bus
 BUS_INTERFACE SPLB = core_bus
 PORT SWTM_ADDRB = core_sch2tm_addrb
 PORT SWTM_DIB = core_sch2tm_dib
 PORT TM2SCH_current_cpu_tid = core_tm2sch_cpu_thread_id
 PORT TM2SCH_data = core_tm2sch_data
 PORT Soft_Stop = soft_stop
 PORT SCH2TM_busy = core_sch2tm_busy
 PORT SCH2TM_data = core_sch2tm_data
 PORT SCH2TM_next_cpu_tid = core_sch2tm_next_id
 PORT SCH2TM_next_tid_valid = core_sch2tm_next_id_valid
 PORT SWTM_WEB = core_sch2tm_web
 PORT SWTM_ENB = core_sch2tm_enb
 PORT SWTM_DOB = core_tm2sch_dob
 PORT TM2SCH_opcode = core_tm2sch_opcode
 PORT TM2SCH_request = core_tm2sch_request
 PORT Reset_Done = hthread_resp_sched
 PORT Soft_Reset = hthread_rst_sched
 PORT Preemption_Interrupt = sched_intr
END

BEGIN plb_sync_manager
 PARAMETER INSTANCE = sync_manager
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_SCHED_BADDR = 0x11000000
 PARAMETER C_SCHED_HADDR = 0x11FFFFFF
 PARAMETER C_BASEADDR = 0x13000000
 PARAMETER C_HIGHADDR = 0x13FFFFFF
 PARAMETER C_NUM_MUTEXES = 64
 PARAMETER C_NUM_THREADS = 256
 BUS_INTERFACE MPLB = core_bus
 BUS_INTERFACE SPLB = core_bus
 PORT system_reset = hthread_rst_synch
 PORT system_resetdone = hthread_resp_synch
END

BEGIN plb_thread_manager
 PARAMETER INSTANCE = thread_manager
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x11000000
 PARAMETER C_HIGHADDR = 0x1103FFFF
 BUS_INTERFACE SPLB = core_bus
 PORT sch2tm_next_id = core_sch2tm_next_id
 PORT tm2sch_DOB = core_tm2sch_dob
 PORT tm2sch_cpu_thread_id = core_tm2sch_cpu_thread_id
 PORT tm2sch_data = core_tm2sch_data
 PORT tm2sch_opcode = core_tm2sch_opcode
 PORT tm2sch_request = core_tm2sch_request
 PORT Access_Intr = access_intr
 PORT Semaphore_Reset = net_gnd
 PORT Soft_Stop = soft_stop
 PORT SpinLock_Reset = net_gnd
 PORT sch2tm_ADDRB = core_sch2tm_addrb
 PORT sch2tm_DIB = core_sch2tm_dib
 PORT sch2tm_ENB = core_sch2tm_enb
 PORT sch2tm_WEB = core_sch2tm_web
 PORT sch2tm_busy = core_sch2tm_busy
 PORT sch2tm_data = core_sch2tm_data
 PORT sch2tm_next_id_valid = core_sch2tm_next_id_valid
END

BEGIN plb_hthread_reset_core
 PARAMETER INSTANCE = plb_hthread_reset_core_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x84800000
 PARAMETER C_HIGHADDR = 0x8480ffff
 BUS_INTERFACE SPLB = main_bus
 PORT reset_port0 = hthread_rst_tm
 PORT reset_response_port0 = hthread_resp_sched
 PORT reset_port1 = hthread_rst_sched
 PORT reset_response_port1 = hthread_resp_sched
 PORT reset_port2 = hthread_rst_synch
 PORT reset_response_port2 = hthread_resp_synch
 PORT reset_port3 = hthread_rst_condvar
 PORT reset_response_port3 = hthread_resp_condvar
END

# ###########################################
BEGIN plbv46_plbv46_bridge
 PARAMETER INSTANCE = main_vhwti_bridge
 PARAMETER HW_VER = 1.03.a
 PARAMETER C_BRIDGE_BASEADDR = 0x83220000
 PARAMETER C_BRIDGE_HIGHADDR = 0x8322ffff
 PARAMETER C_NUM_ADDR_RNG = 1
 PARAMETER C_RNG0_BASEADDR = 0xC0000000
 PARAMETER C_RNG0_HIGHADDR = 0xC00fffff
 BUS_INTERFACE MPLB = vhwti_bus
 BUS_INTERFACE SPLB = main_bus
END

BEGIN xps_bram_if_cntlr
 PARAMETER INSTANCE = vhwti_global_cntlr1
 PARAMETER C_SPLB_NATIVE_DWIDTH = 32
 PARAMETER HW_VER = 1.00.b
 PARAMETER C_BASEADDR = 0xC0000000
 PARAMETER C_HIGHADDR = 0xC000ffff
 BUS_INTERFACE SPLB = vhwti_bus
 BUS_INTERFACE PORTA = vhwti_global_cntlr_PORT1
END

BEGIN xps_bram_if_cntlr
 PARAMETER INSTANCE = vhwti_local_cntlr1
 PARAMETER C_SPLB_NATIVE_DWIDTH = 32
 PARAMETER HW_VER = 1.00.b
 PARAMETER C_BASEADDR = 0xC0000000
 PARAMETER C_HIGHADDR = 0xC000ffff
 BUS_INTERFACE SPLB = mb1_bus
 BUS_INTERFACE PORTA = vhwti_local_cntlr_PORT1
END

BEGIN bram_block
 PARAMETER INSTANCE = vhwti_bram_block1
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = vhwti_global_cntlr_PORT1
 BUS_INTERFACE PORTB = vhwti_local_cntlr_PORT1
END

BEGIN plb_hthreads_timer
 PARAMETER INSTANCE = plb_hthreads_timer_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x16000000
 PARAMETER C_HIGHADDR = 0x1600FFFF
 BUS_INTERFACE SPLB = core_bus
END

BEGIN xps_timer
 PARAMETER INSTANCE = xps_timer_0
 PARAMETER HW_VER = 1.02.a
 PARAMETER C_BASEADDR = 0xB0020000
 PARAMETER C_HIGHADDR = 0xB002FFFF
 BUS_INTERFACE SPLB = main_bus
 PORT Interrupt = xps_timer_0_Interrupt
END

BEGIN xps_intc
 PARAMETER INSTANCE = xps_intc_0
 PARAMETER HW_VER = 2.01.a
 PARAMETER C_BASEADDR = 0x50000000
 PARAMETER C_HIGHADDR = 0x50007FFF
 BUS_INTERFACE SPLB = main_bus
 PORT Irq = main_interrupt
 PORT Intr = xps_timer_0_Interrupt & sched_intr & access_intr
END

