// Seed: 1118444523
module module_0 #(
    parameter id_2 = 32'd92
) (
    id_1,
    _id_2,
    id_3
);
  output uwire id_3;
  inout wire _id_2;
  input wire id_1;
  logic id_4;
  ;
  wire id_5, id_6;
  wire id_7;
  wire [id_2 : id_2  ==  1 'h0] id_8;
  wire id_9;
  logic ["" : 1] id_10, id_11;
  wire id_12;
  ;
  assign id_4 = 1 == 1;
  assign id_3 = id_5 - $realtime;
endmodule
module module_1 #(
    parameter id_10 = 32'd97
) (
    output tri0 id_0,
    input  wor  id_1,
    input  wire id_2,
    output wand id_3,
    input  tri0 id_4,
    input  wand id_5,
    output tri0 id_6
);
  logic id_8;
  logic id_9;
  parameter id_10 = (1'b0);
  parameter id_11 = -1;
  always @(posedge 1 - -1 or posedge id_8[id_10&-1]) $signed(id_10);
  ;
  module_0 modCall_1 (
      id_11,
      id_10,
      id_11
  );
endmodule
