Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : dadda_var_bw_mul_bad
Version: K-2015.06-SP4
Date   : Sun Apr 16 12:35:51 2017
****************************************


  Timing Path Group (none)
  -----------------------------------
  Levels of Logic:              35.00
  Critical Path Length:          2.96
  Critical Path Slack:         uninit
  Critical Path Clk Period:       n/a
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          3
  Hierarchical Port Count:        128
  Leaf Cell Count:                962
  Buf/Inv Cell Count:             154
  Buf Cell Count:                   0
  Inv Cell Count:                 154
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       962
  Sequential Cell Count:            0
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:         2821.76
  Noncombinational Area:         0.00
  Buf/Inv Area:                195.69
  Total Buffer Area:             0.00
  Total Inverter Area:         195.69
  Macro/Black Box Area:          0.00
  Net Area:                    583.79
  -----------------------------------
  Cell Area:                  2821.76
  Design Area:                3405.55


  Design Rules
  -----------------------------------
  Total Number of Nets:          1311
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: wario

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.28
  Logic Optimization:                  0.10
  Mapping Optimization:                0.74
  -----------------------------------------
  Overall Compile Time:                6.70
  Overall Compile Wall Clock Time:     7.88

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
