mem_8_4K.v,verilog,xil_defaultlib,../../../../PAPILLON_v3s.srcs/sources_1/ip/mem_8_4K/sim/mem_8_4K.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
