5 18 1fd81 4 5 ffffffff *
8 /home/bryce3/trevorw/devel/covered/diags/verilog 2 -t (main) 2 -vcd (final1.vcd) 2 -o (final1.cdd) 2 -v (final1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 final1.v 1 27 1 
2 1 5 5 5 d000d 1 1 1008 0 0 1 1 c
2 2 5 5 5 90009 2 1 100c 0 0 1 1 b
2 3 5 5 5 9000d 2 8 128c 1 2 1 18 0 1 1 0 1 0
2 4 5 5 5 50005 0 1 1410 0 0 1 1 a
2 5 5 5 5 5000d 3 36 e 3 4
2 6 7 7 7 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
2 7 14 14 14 6000a 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$1
1 b 1 3 1070004 1 0 0 0 1 17 0 1 0 1 0 0
1 c 2 3 1070007 1 0 0 0 1 17 0 1 0 0 0 0
1 d 3 3 107000a 1 0 0 0 1 17 0 1 0 0 0 0
1 a 4 5 60005 1 0 0 0 1 17 1 1 0 1 0 0
4 5 f 5 5 5
4 6 1 0 0 6
4 7 41 0 0 7
3 1 main.u$0 "main.u$0" 0 final1.v 7 12 1 
2 8 8 8 8 c000f 1 0 21004 0 0 1 16 0 0
2 9 8 8 8 80008 0 1 1410 0 0 1 1 b
2 10 8 8 8 8000f 1 37 16 8 9
2 11 9 9 9 c000f 1 0 21008 0 0 1 16 1 0
2 12 9 9 9 80008 0 1 1410 0 0 1 1 c
2 13 9 9 9 8000f 1 37 1a 11 12
2 14 10 10 10 20003 1 0 1008 0 0 32 48 a 0
2 15 10 10 10 10003 2 2c 900a 14 0 32 18 0 ffffffff 0 0 0 0
2 16 11 11 11 50008 1 0 21008 0 0 1 16 1 0
2 17 11 11 11 10001 0 1 1410 0 0 1 1 b
2 18 11 11 11 10008 1 37 1a 16 17
4 10 11 13 13 10
4 13 0 15 15 10
4 15 0 18 0 10
4 18 0 0 0 10
3 1 main.u$1 "main.u$1" 0 final1.v 14 16 1 
2 19 15 15 15 b000b 1 1 1008 0 0 1 1 a
2 20 15 15 15 a000b 1 1b 1004 19 0 1 18 0 1 1 0 0 0
2 21 15 15 15 60006 0 1 1410 0 0 1 1 d
2 22 15 15 15 6000b 1 37 16 20 21
4 22 11 0 0 22
3 1 main.u$2 "main.u$2" 0 final1.v 18 25 1 
