<profile>

<section name = "Vitis HLS Report for 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config3_s'" level="0">
<item name = "Date">Tue Aug  1 14:26:24 2023
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">processapa</item>
<item name = "Solution">solution1 (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu11p-flga2577-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.768 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">2, 148, 20.000 ns, 1.480 us, 2, 148, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config3_s_fu_95">shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config3_s, 0, 0, 0 ns, 0 ns, 1, 1, yes</column>
<column name="grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_mult_s_fu_123">dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_mult_s, 144, 145, 1.440 us, 1.450 us, 144, 144, loop rewind stp(delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 464, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">1, 2, 1498, 2307, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 76, -</column>
<column name="Register">-, -, 791, -, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">~0, ~0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9216, 2592000, 1296000, 960</specialColumn>
<specialColumn name="Utilization (%)">~0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_mult_s_fu_123">dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_mult_s, 1, 2, 1369, 2189, 0</column>
<column name="call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config3_s_fu_95">shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config3_s, 0, 0, 129, 118, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln313_fu_386_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln317_fu_433_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln323_fu_450_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln328_fu_403_p2">+, 0, 0, 39, 32, 1</column>
<column name="and_ln289_3_fu_215_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln289_fu_209_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_223">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_307">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op57_write_state4">and, 0, 0, 2, 1, 1</column>
<column name="grp_fu_149_p2">icmp, 0, 0, 39, 32, 2</column>
<column name="icmp_ln289_8_fu_187_p2">icmp, 0, 0, 38, 31, 1</column>
<column name="icmp_ln289_9_fu_203_p2">icmp, 0, 0, 38, 31, 1</column>
<column name="icmp_ln289_fu_158_p2">icmp, 0, 0, 39, 32, 2</column>
<column name="icmp_ln313_fu_391_p2">icmp, 0, 0, 39, 32, 8</column>
<column name="icmp_ln317_fu_438_p2">icmp, 0, 0, 39, 32, 10</column>
<column name="select_ln323_fu_455_p3">select, 0, 0, 32, 1, 2</column>
<column name="select_ln328_fu_408_p3">select, 0, 0, 32, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">26, 5, 1, 5</column>
<column name="ap_phi_mux_storemerge_phi_fu_88_p4">14, 3, 32, 96</column>
<column name="layer3_out_blk_n">9, 2, 1, 2</column>
<column name="pX_2">9, 2, 32, 64</column>
<column name="pY_2">9, 2, 32, 64</column>
<column name="sX_2">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="and_ln289_3_reg_493">1, 0, 1, 0</column>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_mult_s_fu_123_ap_start_reg">1, 0, 1, 0</column>
<column name="icmp_ln289_reg_479">1, 0, 1, 0</column>
<column name="pX_2">32, 0, 32, 0</column>
<column name="pY_2">32, 0, 32, 0</column>
<column name="res_out_130_reg_547">16, 0, 16, 0</column>
<column name="res_out_131_reg_552">16, 0, 16, 0</column>
<column name="res_out_132_reg_557">16, 0, 16, 0</column>
<column name="res_out_133_reg_562">16, 0, 16, 0</column>
<column name="res_out_134_reg_567">16, 0, 16, 0</column>
<column name="res_out_135_reg_572">16, 0, 16, 0</column>
<column name="res_out_136_reg_577">16, 0, 16, 0</column>
<column name="res_out_137_reg_582">16, 0, 16, 0</column>
<column name="res_out_138_reg_587">16, 0, 16, 0</column>
<column name="res_out_139_reg_592">16, 0, 16, 0</column>
<column name="res_out_140_reg_597">16, 0, 16, 0</column>
<column name="res_out_141_reg_602">16, 0, 16, 0</column>
<column name="res_out_142_reg_607">16, 0, 16, 0</column>
<column name="res_out_143_reg_612">16, 0, 16, 0</column>
<column name="res_out_144_reg_617">16, 0, 16, 0</column>
<column name="res_out_145_reg_622">16, 0, 16, 0</column>
<column name="res_out_146_reg_627">16, 0, 16, 0</column>
<column name="res_out_147_reg_632">16, 0, 16, 0</column>
<column name="res_out_148_reg_637">16, 0, 16, 0</column>
<column name="res_out_149_reg_642">16, 0, 16, 0</column>
<column name="res_out_150_reg_647">16, 0, 16, 0</column>
<column name="res_out_151_reg_652">16, 0, 16, 0</column>
<column name="res_out_152_reg_502">16, 0, 16, 0</column>
<column name="res_out_153_reg_507">16, 0, 16, 0</column>
<column name="res_out_154_reg_512">16, 0, 16, 0</column>
<column name="res_out_4_reg_517">16, 0, 16, 0</column>
<column name="res_out_5_reg_522">16, 0, 16, 0</column>
<column name="res_out_6_reg_527">16, 0, 16, 0</column>
<column name="res_out_7_reg_532">16, 0, 16, 0</column>
<column name="res_out_8_reg_537">16, 0, 16, 0</column>
<column name="res_out_9_reg_542">16, 0, 16, 0</column>
<column name="res_out_reg_497">16, 0, 16, 0</column>
<column name="sX_2">32, 0, 32, 0</column>
<column name="sY_2">32, 0, 32, 0</column>
<column name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_30">16, 0, 16, 0</column>
<column name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_31">16, 0, 16, 0</column>
<column name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_32">16, 0, 16, 0</column>
<column name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_33">16, 0, 16, 0</column>
<column name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_34">16, 0, 16, 0</column>
<column name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_35">16, 0, 16, 0</column>
<column name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_36">16, 0, 16, 0</column>
<column name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_37">16, 0, 16, 0</column>
<column name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_38">16, 0, 16, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,32u&gt;,config3&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,32u&gt;,config3&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,32u&gt;,config3&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,32u&gt;,config3&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,32u&gt;,config3&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,32u&gt;,config3&gt;, return value</column>
<column name="in_elem_0_0_0_0_0_val">in, 16, ap_none, in_elem_0_0_0_0_0_val, scalar</column>
<column name="layer3_out_din">out, 512, ap_fifo, layer3_out, pointer</column>
<column name="layer3_out_num_data_valid">in, 17, ap_fifo, layer3_out, pointer</column>
<column name="layer3_out_fifo_cap">in, 17, ap_fifo, layer3_out, pointer</column>
<column name="layer3_out_full_n">in, 1, ap_fifo, layer3_out, pointer</column>
<column name="layer3_out_write">out, 1, ap_fifo, layer3_out, pointer</column>
</table>
</item>
</section>
</profile>
