/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [31:0] _00_;
  wire [11:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [5:0] celloutsig_0_13z;
  wire [6:0] celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire [8:0] celloutsig_0_1z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire celloutsig_0_2z;
  wire [9:0] celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire [5:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [44:0] celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [21:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_7z = in_data[114] ? celloutsig_1_6z : celloutsig_1_3z;
  assign celloutsig_0_10z = celloutsig_0_3z[2] ? in_data[30] : celloutsig_0_8z[1];
  assign celloutsig_1_6z = ~(in_data[102] | in_data[184]);
  assign celloutsig_0_6z = ~(celloutsig_0_5z | celloutsig_0_5z);
  assign celloutsig_1_2z = ~((in_data[103] | celloutsig_1_0z[24]) & in_data[171]);
  assign celloutsig_1_3z = ~((celloutsig_1_1z | celloutsig_1_1z) & in_data[191]);
  assign celloutsig_1_17z = ~((celloutsig_1_10z[1] | celloutsig_1_10z[0]) & celloutsig_1_2z);
  assign celloutsig_0_12z = ~((celloutsig_0_9z | celloutsig_0_8z[1]) & celloutsig_0_7z[2]);
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _00_ <= 32'd0;
    else _00_ <= { celloutsig_0_15z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_1_4z = { celloutsig_1_0z[15:10], celloutsig_1_2z } & { in_data[110:106], celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_0_5z = { in_data[5:3], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z } === { in_data[23:8], celloutsig_0_4z };
  assign celloutsig_1_12z = { celloutsig_1_0z[39:31], celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_9z } === { in_data[115:107], celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_2z = in_data[28:21] === celloutsig_0_0z[11:4];
  assign celloutsig_0_42z = { celloutsig_0_11z[1:0], celloutsig_0_22z } < { celloutsig_0_1z[5:4], celloutsig_0_24z };
  assign celloutsig_1_8z = { celloutsig_1_0z[43:35], celloutsig_1_2z, celloutsig_1_5z } < { celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_1_1z = in_data[123] & ~(celloutsig_1_0z[35]);
  assign celloutsig_1_11z = celloutsig_1_9z & ~(in_data[177]);
  assign celloutsig_0_1z = in_data[42:34] % { 1'h1, in_data[69:62] };
  assign celloutsig_1_10z = { celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_9z } * celloutsig_1_4z[4:1];
  assign celloutsig_0_11z = in_data[15:13] * { celloutsig_0_8z[2:1], celloutsig_0_9z };
  assign celloutsig_0_13z = { celloutsig_0_8z[4], celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_9z } * { celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_1_18z = & { celloutsig_1_17z, celloutsig_1_16z[15:8], celloutsig_1_8z, celloutsig_1_5z };
  assign celloutsig_0_9z = celloutsig_0_2z & celloutsig_0_5z;
  assign celloutsig_1_5z = ~^ { in_data[123:120], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_0_22z = ~^ { celloutsig_0_8z[3:0], celloutsig_0_17z };
  assign celloutsig_1_0z = in_data[164:120] << in_data[164:120];
  assign celloutsig_0_0z = in_data[39:28] >> in_data[43:32];
  assign celloutsig_0_3z = celloutsig_0_0z[9:0] >> { celloutsig_0_0z[10:2], celloutsig_0_2z };
  assign celloutsig_1_16z = { celloutsig_1_0z[33:15], celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_6z } >> { celloutsig_1_0z[32:12], celloutsig_1_12z };
  assign celloutsig_0_8z = { celloutsig_0_1z[6:2], celloutsig_0_5z } >> { celloutsig_0_3z[8:4], celloutsig_0_6z };
  assign celloutsig_0_15z = { celloutsig_0_13z[5:1], celloutsig_0_12z, celloutsig_0_4z } >> { celloutsig_0_0z[10:9], celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_7z };
  assign celloutsig_0_7z = celloutsig_0_1z[4:2] <<< celloutsig_0_0z[7:5];
  assign celloutsig_0_4z = ~((celloutsig_0_1z[8] & celloutsig_0_2z) | celloutsig_0_3z[8]);
  assign celloutsig_0_41z = ~((celloutsig_0_4z & celloutsig_0_12z) | celloutsig_0_7z[0]);
  assign celloutsig_1_9z = ~((celloutsig_1_6z & celloutsig_1_4z[2]) | celloutsig_1_7z);
  assign celloutsig_1_19z = ~((celloutsig_1_8z & in_data[155]) | celloutsig_1_2z);
  assign celloutsig_0_17z = ~((celloutsig_0_12z & _00_[7]) | celloutsig_0_2z);
  assign celloutsig_0_24z = ~((celloutsig_0_6z & celloutsig_0_3z[2]) | celloutsig_0_17z);
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_41z, celloutsig_0_42z };
endmodule
