irq_set_chip_and_handler	,	F_18
"clear-mask"	,	L_6
parent	,	V_41
irq_set_chained_handler	,	F_24
irq_domain_add_simple	,	F_25
hwirq	,	V_6
valid_mask	,	V_43
fpga_irq_init	,	F_20
irq_set_chip_data	,	F_17
fpga_irq_handle	,	F_5
asmlinkage	,	T_2
irq_desc	,	V_11
of_device_is_compatible	,	F_37
fpga_irq_unmask	,	F_4
do_bad_IRQ	,	F_8
used_irqs	,	V_40
fpga_handle_irq	,	F_14
irq_domain	,	V_22
ARRAY_SIZE	,	F_21
"%s: too few FPGA IRQ controllers, increase CONFIG_VERSATILE_FPGA_IRQ_NR\n"	,	L_1
IRQ_STATUS	,	V_14
node	,	V_34
__func__	,	V_35
domain	,	V_15
pr_err	,	F_22
parent_irq	,	V_32
irq_data	,	V_1
status	,	V_13
irq_mask	,	V_37
ENODEV	,	V_44
fpga_irq_devices	,	V_21
__exception_irq_entry	,	T_3
EPERM	,	V_25
handle_level_irq	,	V_27
device_node	,	V_33
valid	,	V_24
of_property_read_u32	,	F_34
irq_hw_number_t	,	T_4
fpga_irq_mask	,	F_1
irq_data_get_irq_chip_data	,	F_2
irq_start	,	V_31
IRQ_ENABLE_CLEAR	,	V_8
IRQF_VALID	,	V_28
chip	,	V_26
d	,	V_2
pr_info	,	F_28
f	,	V_4
irq	,	V_10
i	,	V_19
irq_ack	,	V_36
regs	,	V_17
fls	,	F_26
handled	,	V_18
__init	,	T_5
of_iomap	,	F_32
fpga_irq_of_init	,	F_30
fpga_irqdomain_ops	,	V_39
"\n"	,	L_4
__iomem	,	T_6
", parent IRQ: %d\n"	,	L_3
fpga_irq_data	,	V_3
u32	,	T_1
handle_one_fpga	,	F_12
pt_regs	,	V_16
irq_create_mapping	,	F_27
WARN	,	F_33
ffs	,	F_9
"valid-mask"	,	L_7
IRQF_PROBE	,	V_29
"FPGA IRQ chip %d \"%s\" @ %p, %u irqs"	,	L_2
name	,	V_30
irq_of_parse_and_map	,	F_35
generic_handle_irq	,	F_10
desc	,	V_12
handle_IRQ	,	F_13
clear_mask	,	V_42
fpga_irqdomain_map	,	F_15
FIQ_ENABLE_CLEAR	,	V_45
irq_find_mapping	,	F_11
host_data	,	V_23
mask	,	V_5
set_handle_irq	,	F_36
readl	,	F_7
pr_cont	,	F_29
writel	,	F_3
PIC_ENABLES	,	V_46
irq_unmask	,	V_38
WARN_ON	,	F_31
set_irq_flags	,	F_19
"arm,versatile-sic"	,	L_8
BIT	,	F_16
"unable to map fpga irq registers\n"	,	L_5
irq_set_handler_data	,	F_23
IRQ_ENABLE_SET	,	V_9
fpga_irq_id	,	V_20
base	,	V_7
irq_desc_get_handler_data	,	F_6
