xrun(64): 22.09-s003: (c) Copyright 1995-2022 Cadence Design Systems, Inc.
TOOL:	xrun(64)	22.09-s003: Started on Jan 28, 2026 at 13:03:45 IST
xrun
	-64bit
	-sv
	-access +rwc
	+define+DUMP_ACTIVITY_VCD
	+DUMP_START_CYC=20
	+DUMP_LEN_CYC=500
	-l sim.log
	Systolic_Array_TB.sv
	systolic_array.sv
	mac_unit.sv

   User defined plus("+") options:
	+DUMP_START_CYC=20
	+DUMP_LEN_CYC=500

file: Systolic_Array_TB.sv
	module worklib.systolic_array_tb:sv
		errors: 0, warnings: 0
file: systolic_array.sv
	module worklib.systolic_array:sv
		errors: 0, warnings: 0
file: mac_unit.sv
	module worklib.mac_unit:sv
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		systolic_array_tb
xmelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.mac_unit:sv <0x18dd1ced>
			streams:  18, words:  6458
		worklib.systolic_array_tb:sv <0x59a1022d>
			streams:  14, words: 25735
		worklib.systolic_array:sv <0x30824148>
			streams: 200, words: 119003
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                  Instances  Unique
		Modules:                258       3
		Registers:             4277      47
		Scalar wires:           550       -
		Vectored wires:        1062       -
		Always blocks:         1058       8
		Initial blocks:           4       4
		Cont. assignments:       64       4
		Pseudo assignments:     265      10
		Simulation timescale:  10ps
	Writing initial simulation snapshot: worklib.systolic_array_tb:sv
Loading snapshot worklib.systolic_array_tb:sv .................... Done
xmsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
xcelium> source /home/install/XCELIUM2209/tools/xcelium/files/xmsimrc
xcelium> run
xmsim: *W,PRPASZ: Packed array at "systolic_array_tb.dut.output_matrix" of 8192 bits exceeds limit of 4096 - not probed
 Use 'probe -create -packed 8192 systolic_array_tb.dut.output_matrix' or 'setenv SHM_PACKED_LIMIT 8192' to adjust limit.
RUN CFG: rows=16 cols=16 ip=8 op=32 k=128 pipe_lat=3
Starting Feed... K_DIM=128
Feed Complete. Waiting for computation...

========================================
   TEST PASSED! Dimensions: 16x16
   cycles_count (DUT): 177
========================================

Simulation complete via $finish(1) at time 1905 NS + 0
./Systolic_Array_TB.sv:229         $finish;
xcelium> exit
TOOL:	xrun(64)	22.09-s003: Exiting on Jan 28, 2026 at 13:03:46 IST  (total: 00:00:01)
