{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1540234394118 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540234394124 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 23 00:23:13 2018 " "Processing started: Tue Oct 23 00:23:13 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540234394124 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540234394124 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU_final -c ALU_final " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU_final -c ALU_final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540234394124 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1540234394761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullAdder-Struct " "Found design unit 1: FullAdder-Struct" {  } { { "FullAdder.vhd" "" { Text "C:/Users/Anirudh Singhal/Documents/sem5/ee309/project_files/ALU/ALU_final/FullAdder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540234410091 ""} { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "FullAdder.vhd" "" { Text "C:/Users/Anirudh Singhal/Documents/sem5/ee309/project_files/ALU/ALU_final/FullAdder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540234410091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540234410091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Add-Struct " "Found design unit 1: Add-Struct" {  } { { "Add.vhd" "" { Text "C:/Users/Anirudh Singhal/Documents/sem5/ee309/project_files/ALU/ALU_final/Add.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540234410094 ""} { "Info" "ISGN_ENTITY_NAME" "1 Add " "Found entity 1: Add" {  } { { "Add.vhd" "" { Text "C:/Users/Anirudh Singhal/Documents/sem5/ee309/project_files/ALU/ALU_final/Add.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540234410094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540234410094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_final.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_final.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_final-Struct " "Found design unit 1: ALU_final-Struct" {  } { { "ALU_final.vhd" "" { Text "C:/Users/Anirudh Singhal/Documents/sem5/ee309/project_files/ALU/ALU_final/ALU_final.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540234410097 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_final " "Found entity 1: ALU_final" {  } { { "ALU_final.vhd" "" { Text "C:/Users/Anirudh Singhal/Documents/sem5/ee309/project_files/ALU/ALU_final/ALU_final.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540234410097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540234410097 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU_final " "Elaborating entity \"ALU_final\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1540234410137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add Add:A1 " "Elaborating entity \"Add\" for hierarchy \"Add:A1\"" {  } { { "ALU_final.vhd" "A1" { Text "C:/Users/Anirudh Singhal/Documents/sem5/ee309/project_files/ALU/ALU_final/ALU_final.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540234410152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder Add:A1\|FullAdder:F0 " "Elaborating entity \"FullAdder\" for hierarchy \"Add:A1\|FullAdder:F0\"" {  } { { "Add.vhd" "F0" { Text "C:/Users/Anirudh Singhal/Documents/sem5/ee309/project_files/ALU/ALU_final/Add.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540234410154 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "98 " "Implemented 98 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1540234410692 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1540234410692 ""} { "Info" "ICUT_CUT_TM_LCELLS" "47 " "Implemented 47 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1540234410692 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1540234410692 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4979 " "Peak virtual memory: 4979 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540234410744 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 23 00:23:30 2018 " "Processing ended: Tue Oct 23 00:23:30 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540234410744 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540234410744 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540234410744 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1540234410744 ""}
