<dec f='llvm/llvm/include/llvm/ADT/IntEqClasses.h' l='58' type='unsigned int llvm::IntEqClasses::join(unsigned int a, unsigned int b)'/>
<doc f='llvm/llvm/include/llvm/ADT/IntEqClasses.h' l='55'>/// Join the equivalence classes of a and b. After joining classes,
  /// findLeader(a) == findLeader(b). This requires an uncompressed map.
  /// Returns the new leader.</doc>
<use f='llvm/llvm/lib/CodeGen/EdgeBundles.cpp' l='49' u='c' c='_ZN4llvm11EdgeBundles20runOnMachineFunctionERNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/LiveInterval.cpp' l='1320' u='c' c='_ZN4llvm24ConnectedVNInfoEqClasses8ClassifyERKNS_9LiveRangeE'/>
<use f='llvm/llvm/lib/CodeGen/LiveInterval.cpp' l='1332' u='c' c='_ZN4llvm24ConnectedVNInfoEqClasses8ClassifyERKNS_9LiveRangeE'/>
<use f='llvm/llvm/lib/CodeGen/LiveInterval.cpp' l='1339' u='c' c='_ZN4llvm24ConnectedVNInfoEqClasses8ClassifyERKNS_9LiveRangeE'/>
<use f='llvm/llvm/lib/CodeGen/LiveInterval.cpp' l='1345' u='c' c='_ZN4llvm24ConnectedVNInfoEqClasses8ClassifyERKNS_9LiveRangeE'/>
<use f='llvm/llvm/lib/CodeGen/RenameIndependentSubregs.cpp' l='200' u='c' c='_ZNK12_GLOBAL__N_124RenameIndependentSubregs14findComponentsERN4llvm12IntEqClassesERNS1_15SmallVectorImplINS0_12SubRangeInfoEEERNS1_12LiveIntervalE'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='1348' u='c' c='_ZN4llvm12SchedDFSImpl15joinPredSubtreeERKNS_4SDepEPKNS_5SUnitEb'/>
<def f='llvm/llvm/lib/Support/IntEqClasses.cpp' l='31' ll='50' type='unsigned int llvm::IntEqClasses::join(unsigned int a, unsigned int b)'/>
<use f='llvm/llvm/unittests/ADT/IntEqClassesTest.cpp' l='19' u='c' c='_ZN12_GLOBAL__N_124IntEqClasses_Simple_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/ADT/IntEqClassesTest.cpp' l='20' u='c' c='_ZN12_GLOBAL__N_124IntEqClasses_Simple_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/ADT/IntEqClassesTest.cpp' l='21' u='c' c='_ZN12_GLOBAL__N_124IntEqClasses_Simple_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/ADT/IntEqClassesTest.cpp' l='22' u='c' c='_ZN12_GLOBAL__N_124IntEqClasses_Simple_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/ADT/IntEqClassesTest.cpp' l='36' u='c' c='_ZN12_GLOBAL__N_124IntEqClasses_Simple_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/ADT/IntEqClassesTest.cpp' l='50' u='c' c='_ZN12_GLOBAL__N_124IntEqClasses_Simple_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/ADT/IntEqClassesTest.cpp' l='64' u='c' c='_ZN12_GLOBAL__N_124IntEqClasses_Simple_Test8TestBodyEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1600' u='c' c='_ZL15computeUberSetsRSt6vectorIN12_GLOBAL__N_110UberRegSetESaIS1_EERS_IPS1_SaIS5_EERN4llvm14CodeGenRegBankE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1609' u='c' c='_ZL15computeUberSetsRSt6vectorIN12_GLOBAL__N_110UberRegSetESaIS1_EERS_IPS1_SaIS5_EERN4llvm14CodeGenRegBankE'/>
