{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1752274250729 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1752274250729 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 11 19:50:50 2025 " "Processing started: Fri Jul 11 19:50:50 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1752274250729 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274250729 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sudoku -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off sudoku -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274250729 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1752274250801 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1752274250801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modelsim/victory.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modelsim/victory.v" { { "Info" "ISGN_ENTITY_NAME" "1 victory " "Found entity 1: victory" {  } { { "../modelsim/victory.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/victory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752274254090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../modelsim/top.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752274254090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modelsim/stopwatch.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modelsim/stopwatch.v" { { "Info" "ISGN_ENTITY_NAME" "1 stopwatch " "Found entity 1: stopwatch" {  } { { "../modelsim/stopwatch.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/stopwatch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752274254090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modelsim/state_machine.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modelsim/state_machine.v" { { "Info" "ISGN_ENTITY_NAME" "1 state_machine " "Found entity 1: state_machine" {  } { { "../modelsim/state_machine.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/state_machine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752274254091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modelsim/score.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modelsim/score.v" { { "Info" "ISGN_ENTITY_NAME" "1 score " "Found entity 1: score" {  } { { "../modelsim/score.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/score.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752274254091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modelsim/random.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modelsim/random.v" { { "Info" "ISGN_ENTITY_NAME" "1 random " "Found entity 1: random" {  } { { "../modelsim/random.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/random.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752274254091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modelsim/position_updater.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modelsim/position_updater.v" { { "Info" "ISGN_ENTITY_NAME" "1 position_updater " "Found entity 1: position_updater" {  } { { "../modelsim/position_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/position_updater.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752274254091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modelsim/map_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modelsim/map_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 map_selector " "Found entity 1: map_selector" {  } { { "../modelsim/map_selector.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/map_selector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752274254092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modelsim/frequency.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modelsim/frequency.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequency " "Found entity 1: frequency" {  } { { "../modelsim/frequency.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/frequency.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752274254092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modelsim/display.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modelsim/display.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "../modelsim/display.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752274254092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modelsim/difficulty_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modelsim/difficulty_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 difficulty_selector " "Found entity 1: difficulty_selector" {  } { { "../modelsim/difficulty_selector.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/difficulty_selector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752274254092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modelsim/define_maps.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modelsim/define_maps.v" { { "Info" "ISGN_ENTITY_NAME" "1 define_maps " "Found entity 1: define_maps" {  } { { "../modelsim/define_maps.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/define_maps.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752274254092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modelsim/defeat.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modelsim/defeat.v" { { "Info" "ISGN_ENTITY_NAME" "1 defeat " "Found entity 1: defeat" {  } { { "../modelsim/defeat.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/defeat.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752274254093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modelsim/button_handler.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modelsim/button_handler.v" { { "Info" "ISGN_ENTITY_NAME" "1 button_handler " "Found entity 1: button_handler" {  } { { "../modelsim/button_handler.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/button_handler.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752274254093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" { { "Info" "ISGN_ENTITY_NAME" "1 board_updater " "Found entity 1: board_updater" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752274254093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254093 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1752274254112 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "playtime top.v(27) " "Verilog HDL or VHDL warning at top.v(27): object \"playtime\" assigned a value but never read" {  } { { "../modelsim/top.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1752274254113 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_handler button_handler:bh " "Elaborating entity \"button_handler\" for hierarchy \"button_handler:bh\"" {  } { { "../modelsim/top.v" "bh" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752274254113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:d " "Elaborating entity \"display\" for hierarchy \"display:d\"" {  } { { "../modelsim/top.v" "d" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752274254114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stopwatch stopwatch:sw " "Elaborating entity \"stopwatch\" for hierarchy \"stopwatch:sw\"" {  } { { "../modelsim/top.v" "sw" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752274254115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency stopwatch:sw\|frequency:fd " "Elaborating entity \"frequency\" for hierarchy \"stopwatch:sw\|frequency:fd\"" {  } { { "../modelsim/stopwatch.v" "fd" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/stopwatch.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752274254115 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 frequency.v(17) " "Verilog HDL assignment warning at frequency.v(17): truncated value with size 32 to match size of target (26)" {  } { { "../modelsim/frequency.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/frequency.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752274254115 "|top|stopwatch:sw|frequency:fd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score score:sc " "Elaborating entity \"score\" for hierarchy \"score:sc\"" {  } { { "../modelsim/top.v" "sc" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752274254115 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 score.v(16) " "Verilog HDL assignment warning at score.v(16): truncated value with size 32 to match size of target (7)" {  } { { "../modelsim/score.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/score.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752274254116 "|top|score:sc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "map_selector map_selector:ms " "Elaborating entity \"map_selector\" for hierarchy \"map_selector:ms\"" {  } { { "../modelsim/top.v" "ms" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752274254116 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 map_selector.v(22) " "Verilog HDL assignment warning at map_selector.v(22): truncated value with size 32 to match size of target (4)" {  } { { "../modelsim/map_selector.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/map_selector.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752274254334 "|top|map_selector:ms"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "define_maps map_selector:ms\|define_maps:dm " "Elaborating entity \"define_maps\" for hierarchy \"map_selector:ms\|define_maps:dm\"" {  } { { "../modelsim/map_selector.v" "dm" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/map_selector.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752274254334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random map_selector:ms\|random:r " "Elaborating entity \"random\" for hierarchy \"map_selector:ms\|random:r\"" {  } { { "../modelsim/map_selector.v" "r" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/map_selector.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752274254392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_machine state_machine:sm " "Elaborating entity \"state_machine\" for hierarchy \"state_machine:sm\"" {  } { { "../modelsim/top.v" "sm" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752274254392 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 state_machine.v(44) " "Verilog HDL assignment warning at state_machine.v(44): truncated value with size 32 to match size of target (7)" {  } { { "../modelsim/state_machine.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/state_machine.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752274254393 "|top|state_machine:sm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "state_machine.v(121) " "Verilog HDL Case Statement warning at state_machine.v(121): incomplete case statement has no default case item" {  } { { "../modelsim/state_machine.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/state_machine.v" 121 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1752274254393 "|top|state_machine:sm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "score state_machine.v(12) " "Output port \"score\" at state_machine.v(12) has no driver" {  } { { "../modelsim/state_machine.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/state_machine.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1752274254393 "|top|state_machine:sm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "board_updater state_machine:sm\|board_updater:b_up " "Elaborating entity \"board_updater\" for hierarchy \"state_machine:sm\|board_updater:b_up\"" {  } { { "../modelsim/state_machine.v" "b_up" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/state_machine.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752274254393 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "324 81 board_updater.v(38) " "Verilog HDL assignment warning at board_updater.v(38): truncated value with size 324 to match size of target (81)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752274254396 "|top|state_machine:sm|board_updater:b_up"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 board_updater.v(67) " "Verilog HDL assignment warning at board_updater.v(67): truncated value with size 32 to match size of target (4)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752274254396 "|top|state_machine:sm|board_updater:b_up"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 board_updater.v(73) " "Verilog HDL assignment warning at board_updater.v(73): truncated value with size 32 to match size of target (4)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752274254396 "|top|state_machine:sm|board_updater:b_up"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 board_updater.v(85) " "Verilog HDL assignment warning at board_updater.v(85): truncated value with size 32 to match size of target (2)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752274254396 "|top|state_machine:sm|board_updater:b_up"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "board_updater.v(55) " "Verilog HDL Case Statement warning at board_updater.v(55): incomplete case statement has no default case item" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 55 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1752274254396 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "board_updater.v(55) " "Verilog HDL Case Statement information at board_updater.v(55): all case item expressions in this case statement are onehot" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 55 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1752274254396 "|top|state_machine:sm|board_updater:b_up"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_board board_updater.v(50) " "Verilog HDL Always Construct warning at board_updater.v(50): inferring latch(es) for variable \"next_board\", which holds its previous value in one or more paths through the always construct" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1752274254396 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[0\] board_updater.v(50) " "Inferred latch for \"next_board\[0\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254396 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[1\] board_updater.v(50) " "Inferred latch for \"next_board\[1\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254396 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[2\] board_updater.v(50) " "Inferred latch for \"next_board\[2\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254396 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[3\] board_updater.v(50) " "Inferred latch for \"next_board\[3\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254396 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[4\] board_updater.v(50) " "Inferred latch for \"next_board\[4\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254396 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[5\] board_updater.v(50) " "Inferred latch for \"next_board\[5\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254396 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[6\] board_updater.v(50) " "Inferred latch for \"next_board\[6\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254396 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[7\] board_updater.v(50) " "Inferred latch for \"next_board\[7\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254396 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[8\] board_updater.v(50) " "Inferred latch for \"next_board\[8\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254396 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[9\] board_updater.v(50) " "Inferred latch for \"next_board\[9\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254396 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[10\] board_updater.v(50) " "Inferred latch for \"next_board\[10\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254396 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[11\] board_updater.v(50) " "Inferred latch for \"next_board\[11\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254396 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[12\] board_updater.v(50) " "Inferred latch for \"next_board\[12\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254396 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[13\] board_updater.v(50) " "Inferred latch for \"next_board\[13\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254396 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[14\] board_updater.v(50) " "Inferred latch for \"next_board\[14\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254396 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[15\] board_updater.v(50) " "Inferred latch for \"next_board\[15\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254396 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[16\] board_updater.v(50) " "Inferred latch for \"next_board\[16\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254396 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[17\] board_updater.v(50) " "Inferred latch for \"next_board\[17\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254396 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[18\] board_updater.v(50) " "Inferred latch for \"next_board\[18\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254396 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[19\] board_updater.v(50) " "Inferred latch for \"next_board\[19\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254396 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[20\] board_updater.v(50) " "Inferred latch for \"next_board\[20\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254396 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[21\] board_updater.v(50) " "Inferred latch for \"next_board\[21\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254396 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[22\] board_updater.v(50) " "Inferred latch for \"next_board\[22\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254396 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[23\] board_updater.v(50) " "Inferred latch for \"next_board\[23\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254396 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[24\] board_updater.v(50) " "Inferred latch for \"next_board\[24\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254396 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[25\] board_updater.v(50) " "Inferred latch for \"next_board\[25\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254396 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[26\] board_updater.v(50) " "Inferred latch for \"next_board\[26\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254396 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[27\] board_updater.v(50) " "Inferred latch for \"next_board\[27\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254396 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[28\] board_updater.v(50) " "Inferred latch for \"next_board\[28\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254396 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[29\] board_updater.v(50) " "Inferred latch for \"next_board\[29\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254396 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[30\] board_updater.v(50) " "Inferred latch for \"next_board\[30\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254396 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[31\] board_updater.v(50) " "Inferred latch for \"next_board\[31\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254396 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[32\] board_updater.v(50) " "Inferred latch for \"next_board\[32\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254396 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[33\] board_updater.v(50) " "Inferred latch for \"next_board\[33\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254396 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[34\] board_updater.v(50) " "Inferred latch for \"next_board\[34\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254396 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[35\] board_updater.v(50) " "Inferred latch for \"next_board\[35\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254396 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[36\] board_updater.v(50) " "Inferred latch for \"next_board\[36\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254396 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[37\] board_updater.v(50) " "Inferred latch for \"next_board\[37\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254396 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[38\] board_updater.v(50) " "Inferred latch for \"next_board\[38\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254396 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[39\] board_updater.v(50) " "Inferred latch for \"next_board\[39\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254396 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[40\] board_updater.v(50) " "Inferred latch for \"next_board\[40\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254396 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[41\] board_updater.v(50) " "Inferred latch for \"next_board\[41\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254396 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[42\] board_updater.v(50) " "Inferred latch for \"next_board\[42\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254396 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[43\] board_updater.v(50) " "Inferred latch for \"next_board\[43\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254396 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[44\] board_updater.v(50) " "Inferred latch for \"next_board\[44\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254396 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[45\] board_updater.v(50) " "Inferred latch for \"next_board\[45\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254396 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[46\] board_updater.v(50) " "Inferred latch for \"next_board\[46\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254396 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[47\] board_updater.v(50) " "Inferred latch for \"next_board\[47\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254396 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[48\] board_updater.v(50) " "Inferred latch for \"next_board\[48\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254396 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[49\] board_updater.v(50) " "Inferred latch for \"next_board\[49\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254396 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[50\] board_updater.v(50) " "Inferred latch for \"next_board\[50\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254396 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[51\] board_updater.v(50) " "Inferred latch for \"next_board\[51\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254396 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[52\] board_updater.v(50) " "Inferred latch for \"next_board\[52\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254396 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[53\] board_updater.v(50) " "Inferred latch for \"next_board\[53\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254396 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[54\] board_updater.v(50) " "Inferred latch for \"next_board\[54\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254396 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[55\] board_updater.v(50) " "Inferred latch for \"next_board\[55\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254396 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[56\] board_updater.v(50) " "Inferred latch for \"next_board\[56\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254396 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[57\] board_updater.v(50) " "Inferred latch for \"next_board\[57\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254396 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[58\] board_updater.v(50) " "Inferred latch for \"next_board\[58\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254396 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[59\] board_updater.v(50) " "Inferred latch for \"next_board\[59\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254396 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[60\] board_updater.v(50) " "Inferred latch for \"next_board\[60\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254396 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[61\] board_updater.v(50) " "Inferred latch for \"next_board\[61\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254396 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[62\] board_updater.v(50) " "Inferred latch for \"next_board\[62\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254396 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[63\] board_updater.v(50) " "Inferred latch for \"next_board\[63\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254396 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[64\] board_updater.v(50) " "Inferred latch for \"next_board\[64\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254396 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[65\] board_updater.v(50) " "Inferred latch for \"next_board\[65\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254396 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[66\] board_updater.v(50) " "Inferred latch for \"next_board\[66\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254396 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[67\] board_updater.v(50) " "Inferred latch for \"next_board\[67\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254396 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[68\] board_updater.v(50) " "Inferred latch for \"next_board\[68\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254396 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[69\] board_updater.v(50) " "Inferred latch for \"next_board\[69\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254396 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[70\] board_updater.v(50) " "Inferred latch for \"next_board\[70\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254396 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[71\] board_updater.v(50) " "Inferred latch for \"next_board\[71\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254396 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[72\] board_updater.v(50) " "Inferred latch for \"next_board\[72\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254396 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[73\] board_updater.v(50) " "Inferred latch for \"next_board\[73\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254396 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[74\] board_updater.v(50) " "Inferred latch for \"next_board\[74\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254396 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[75\] board_updater.v(50) " "Inferred latch for \"next_board\[75\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254396 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[76\] board_updater.v(50) " "Inferred latch for \"next_board\[76\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254396 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[77\] board_updater.v(50) " "Inferred latch for \"next_board\[77\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254396 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[78\] board_updater.v(50) " "Inferred latch for \"next_board\[78\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254396 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[79\] board_updater.v(50) " "Inferred latch for \"next_board\[79\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254396 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[80\] board_updater.v(50) " "Inferred latch for \"next_board\[80\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254396 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[81\] board_updater.v(50) " "Inferred latch for \"next_board\[81\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254396 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[82\] board_updater.v(50) " "Inferred latch for \"next_board\[82\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254397 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[83\] board_updater.v(50) " "Inferred latch for \"next_board\[83\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254397 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[84\] board_updater.v(50) " "Inferred latch for \"next_board\[84\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254397 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[85\] board_updater.v(50) " "Inferred latch for \"next_board\[85\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254397 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[86\] board_updater.v(50) " "Inferred latch for \"next_board\[86\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254397 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[87\] board_updater.v(50) " "Inferred latch for \"next_board\[87\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254397 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[88\] board_updater.v(50) " "Inferred latch for \"next_board\[88\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254397 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[89\] board_updater.v(50) " "Inferred latch for \"next_board\[89\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254397 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[90\] board_updater.v(50) " "Inferred latch for \"next_board\[90\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254397 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[91\] board_updater.v(50) " "Inferred latch for \"next_board\[91\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254397 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[92\] board_updater.v(50) " "Inferred latch for \"next_board\[92\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254397 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[93\] board_updater.v(50) " "Inferred latch for \"next_board\[93\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254397 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[94\] board_updater.v(50) " "Inferred latch for \"next_board\[94\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254397 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[95\] board_updater.v(50) " "Inferred latch for \"next_board\[95\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254397 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[96\] board_updater.v(50) " "Inferred latch for \"next_board\[96\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254397 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[97\] board_updater.v(50) " "Inferred latch for \"next_board\[97\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254397 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[98\] board_updater.v(50) " "Inferred latch for \"next_board\[98\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254397 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[99\] board_updater.v(50) " "Inferred latch for \"next_board\[99\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254397 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[100\] board_updater.v(50) " "Inferred latch for \"next_board\[100\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254397 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[101\] board_updater.v(50) " "Inferred latch for \"next_board\[101\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254397 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[102\] board_updater.v(50) " "Inferred latch for \"next_board\[102\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254397 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[103\] board_updater.v(50) " "Inferred latch for \"next_board\[103\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254397 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[104\] board_updater.v(50) " "Inferred latch for \"next_board\[104\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254397 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[105\] board_updater.v(50) " "Inferred latch for \"next_board\[105\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254397 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[106\] board_updater.v(50) " "Inferred latch for \"next_board\[106\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254397 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[107\] board_updater.v(50) " "Inferred latch for \"next_board\[107\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254397 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[108\] board_updater.v(50) " "Inferred latch for \"next_board\[108\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254397 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[109\] board_updater.v(50) " "Inferred latch for \"next_board\[109\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254397 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[110\] board_updater.v(50) " "Inferred latch for \"next_board\[110\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254397 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[111\] board_updater.v(50) " "Inferred latch for \"next_board\[111\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254397 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[112\] board_updater.v(50) " "Inferred latch for \"next_board\[112\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254397 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[113\] board_updater.v(50) " "Inferred latch for \"next_board\[113\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254397 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[114\] board_updater.v(50) " "Inferred latch for \"next_board\[114\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254397 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[115\] board_updater.v(50) " "Inferred latch for \"next_board\[115\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254397 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[116\] board_updater.v(50) " "Inferred latch for \"next_board\[116\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254397 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[117\] board_updater.v(50) " "Inferred latch for \"next_board\[117\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254397 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[118\] board_updater.v(50) " "Inferred latch for \"next_board\[118\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254397 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[119\] board_updater.v(50) " "Inferred latch for \"next_board\[119\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254397 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[120\] board_updater.v(50) " "Inferred latch for \"next_board\[120\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254397 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[121\] board_updater.v(50) " "Inferred latch for \"next_board\[121\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254397 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[122\] board_updater.v(50) " "Inferred latch for \"next_board\[122\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254397 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[123\] board_updater.v(50) " "Inferred latch for \"next_board\[123\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254397 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[124\] board_updater.v(50) " "Inferred latch for \"next_board\[124\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254397 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[125\] board_updater.v(50) " "Inferred latch for \"next_board\[125\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254397 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[126\] board_updater.v(50) " "Inferred latch for \"next_board\[126\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254397 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[127\] board_updater.v(50) " "Inferred latch for \"next_board\[127\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254397 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[128\] board_updater.v(50) " "Inferred latch for \"next_board\[128\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254397 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[129\] board_updater.v(50) " "Inferred latch for \"next_board\[129\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254397 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[130\] board_updater.v(50) " "Inferred latch for \"next_board\[130\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254397 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[131\] board_updater.v(50) " "Inferred latch for \"next_board\[131\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254397 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[132\] board_updater.v(50) " "Inferred latch for \"next_board\[132\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254397 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[133\] board_updater.v(50) " "Inferred latch for \"next_board\[133\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254397 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[134\] board_updater.v(50) " "Inferred latch for \"next_board\[134\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254397 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[135\] board_updater.v(50) " "Inferred latch for \"next_board\[135\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254397 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[136\] board_updater.v(50) " "Inferred latch for \"next_board\[136\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254397 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[137\] board_updater.v(50) " "Inferred latch for \"next_board\[137\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254397 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[138\] board_updater.v(50) " "Inferred latch for \"next_board\[138\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254397 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[139\] board_updater.v(50) " "Inferred latch for \"next_board\[139\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254397 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[140\] board_updater.v(50) " "Inferred latch for \"next_board\[140\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254397 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[141\] board_updater.v(50) " "Inferred latch for \"next_board\[141\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254397 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[142\] board_updater.v(50) " "Inferred latch for \"next_board\[142\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254397 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[143\] board_updater.v(50) " "Inferred latch for \"next_board\[143\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254397 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[144\] board_updater.v(50) " "Inferred latch for \"next_board\[144\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254397 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[145\] board_updater.v(50) " "Inferred latch for \"next_board\[145\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254397 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[146\] board_updater.v(50) " "Inferred latch for \"next_board\[146\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254397 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[147\] board_updater.v(50) " "Inferred latch for \"next_board\[147\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254397 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[148\] board_updater.v(50) " "Inferred latch for \"next_board\[148\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254397 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[149\] board_updater.v(50) " "Inferred latch for \"next_board\[149\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254397 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[150\] board_updater.v(50) " "Inferred latch for \"next_board\[150\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254397 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[151\] board_updater.v(50) " "Inferred latch for \"next_board\[151\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254397 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[152\] board_updater.v(50) " "Inferred latch for \"next_board\[152\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254397 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[153\] board_updater.v(50) " "Inferred latch for \"next_board\[153\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254397 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[154\] board_updater.v(50) " "Inferred latch for \"next_board\[154\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254397 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[155\] board_updater.v(50) " "Inferred latch for \"next_board\[155\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254397 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[156\] board_updater.v(50) " "Inferred latch for \"next_board\[156\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254397 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[157\] board_updater.v(50) " "Inferred latch for \"next_board\[157\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254397 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[158\] board_updater.v(50) " "Inferred latch for \"next_board\[158\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254397 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[159\] board_updater.v(50) " "Inferred latch for \"next_board\[159\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254397 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[160\] board_updater.v(50) " "Inferred latch for \"next_board\[160\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254397 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[161\] board_updater.v(50) " "Inferred latch for \"next_board\[161\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254397 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[162\] board_updater.v(50) " "Inferred latch for \"next_board\[162\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254397 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[163\] board_updater.v(50) " "Inferred latch for \"next_board\[163\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254397 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[164\] board_updater.v(50) " "Inferred latch for \"next_board\[164\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254397 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[165\] board_updater.v(50) " "Inferred latch for \"next_board\[165\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254397 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[166\] board_updater.v(50) " "Inferred latch for \"next_board\[166\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254397 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[167\] board_updater.v(50) " "Inferred latch for \"next_board\[167\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254397 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[168\] board_updater.v(50) " "Inferred latch for \"next_board\[168\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254397 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[169\] board_updater.v(50) " "Inferred latch for \"next_board\[169\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254397 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[170\] board_updater.v(50) " "Inferred latch for \"next_board\[170\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254397 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[171\] board_updater.v(50) " "Inferred latch for \"next_board\[171\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254397 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[172\] board_updater.v(50) " "Inferred latch for \"next_board\[172\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254397 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[173\] board_updater.v(50) " "Inferred latch for \"next_board\[173\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254397 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[174\] board_updater.v(50) " "Inferred latch for \"next_board\[174\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254397 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[175\] board_updater.v(50) " "Inferred latch for \"next_board\[175\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254397 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[176\] board_updater.v(50) " "Inferred latch for \"next_board\[176\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254397 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[177\] board_updater.v(50) " "Inferred latch for \"next_board\[177\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254397 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[178\] board_updater.v(50) " "Inferred latch for \"next_board\[178\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254397 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[179\] board_updater.v(50) " "Inferred latch for \"next_board\[179\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254397 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[180\] board_updater.v(50) " "Inferred latch for \"next_board\[180\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254397 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[181\] board_updater.v(50) " "Inferred latch for \"next_board\[181\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254397 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[182\] board_updater.v(50) " "Inferred latch for \"next_board\[182\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254397 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[183\] board_updater.v(50) " "Inferred latch for \"next_board\[183\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254397 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[184\] board_updater.v(50) " "Inferred latch for \"next_board\[184\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254397 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[185\] board_updater.v(50) " "Inferred latch for \"next_board\[185\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254397 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[186\] board_updater.v(50) " "Inferred latch for \"next_board\[186\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254397 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[187\] board_updater.v(50) " "Inferred latch for \"next_board\[187\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254397 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[188\] board_updater.v(50) " "Inferred latch for \"next_board\[188\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254397 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[189\] board_updater.v(50) " "Inferred latch for \"next_board\[189\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254397 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[190\] board_updater.v(50) " "Inferred latch for \"next_board\[190\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254397 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[191\] board_updater.v(50) " "Inferred latch for \"next_board\[191\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254397 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[192\] board_updater.v(50) " "Inferred latch for \"next_board\[192\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254397 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[193\] board_updater.v(50) " "Inferred latch for \"next_board\[193\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254397 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[194\] board_updater.v(50) " "Inferred latch for \"next_board\[194\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254397 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[195\] board_updater.v(50) " "Inferred latch for \"next_board\[195\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254397 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[196\] board_updater.v(50) " "Inferred latch for \"next_board\[196\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254397 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[197\] board_updater.v(50) " "Inferred latch for \"next_board\[197\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254397 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[198\] board_updater.v(50) " "Inferred latch for \"next_board\[198\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254397 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[199\] board_updater.v(50) " "Inferred latch for \"next_board\[199\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254397 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[200\] board_updater.v(50) " "Inferred latch for \"next_board\[200\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254398 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[201\] board_updater.v(50) " "Inferred latch for \"next_board\[201\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254398 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[202\] board_updater.v(50) " "Inferred latch for \"next_board\[202\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254398 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[203\] board_updater.v(50) " "Inferred latch for \"next_board\[203\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254398 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[204\] board_updater.v(50) " "Inferred latch for \"next_board\[204\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254398 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[205\] board_updater.v(50) " "Inferred latch for \"next_board\[205\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254398 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[206\] board_updater.v(50) " "Inferred latch for \"next_board\[206\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254398 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[207\] board_updater.v(50) " "Inferred latch for \"next_board\[207\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254398 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[208\] board_updater.v(50) " "Inferred latch for \"next_board\[208\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254398 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[209\] board_updater.v(50) " "Inferred latch for \"next_board\[209\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254398 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[210\] board_updater.v(50) " "Inferred latch for \"next_board\[210\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254398 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[211\] board_updater.v(50) " "Inferred latch for \"next_board\[211\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254398 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[212\] board_updater.v(50) " "Inferred latch for \"next_board\[212\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254398 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[213\] board_updater.v(50) " "Inferred latch for \"next_board\[213\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254398 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[214\] board_updater.v(50) " "Inferred latch for \"next_board\[214\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254398 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[215\] board_updater.v(50) " "Inferred latch for \"next_board\[215\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254398 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[216\] board_updater.v(50) " "Inferred latch for \"next_board\[216\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254398 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[217\] board_updater.v(50) " "Inferred latch for \"next_board\[217\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254398 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[218\] board_updater.v(50) " "Inferred latch for \"next_board\[218\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254398 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[219\] board_updater.v(50) " "Inferred latch for \"next_board\[219\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254398 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[220\] board_updater.v(50) " "Inferred latch for \"next_board\[220\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254398 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[221\] board_updater.v(50) " "Inferred latch for \"next_board\[221\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254398 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[222\] board_updater.v(50) " "Inferred latch for \"next_board\[222\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254398 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[223\] board_updater.v(50) " "Inferred latch for \"next_board\[223\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254398 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[224\] board_updater.v(50) " "Inferred latch for \"next_board\[224\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254398 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[225\] board_updater.v(50) " "Inferred latch for \"next_board\[225\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254398 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[226\] board_updater.v(50) " "Inferred latch for \"next_board\[226\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254398 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[227\] board_updater.v(50) " "Inferred latch for \"next_board\[227\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254398 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[228\] board_updater.v(50) " "Inferred latch for \"next_board\[228\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254398 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[229\] board_updater.v(50) " "Inferred latch for \"next_board\[229\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254398 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[230\] board_updater.v(50) " "Inferred latch for \"next_board\[230\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254398 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[231\] board_updater.v(50) " "Inferred latch for \"next_board\[231\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254398 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[232\] board_updater.v(50) " "Inferred latch for \"next_board\[232\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254398 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[233\] board_updater.v(50) " "Inferred latch for \"next_board\[233\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254398 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[234\] board_updater.v(50) " "Inferred latch for \"next_board\[234\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254398 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[235\] board_updater.v(50) " "Inferred latch for \"next_board\[235\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254398 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[236\] board_updater.v(50) " "Inferred latch for \"next_board\[236\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254398 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[237\] board_updater.v(50) " "Inferred latch for \"next_board\[237\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254398 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[238\] board_updater.v(50) " "Inferred latch for \"next_board\[238\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254398 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[239\] board_updater.v(50) " "Inferred latch for \"next_board\[239\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254398 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[240\] board_updater.v(50) " "Inferred latch for \"next_board\[240\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254398 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[241\] board_updater.v(50) " "Inferred latch for \"next_board\[241\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254398 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[242\] board_updater.v(50) " "Inferred latch for \"next_board\[242\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254398 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[243\] board_updater.v(50) " "Inferred latch for \"next_board\[243\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254398 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[244\] board_updater.v(50) " "Inferred latch for \"next_board\[244\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254398 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[245\] board_updater.v(50) " "Inferred latch for \"next_board\[245\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254398 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[246\] board_updater.v(50) " "Inferred latch for \"next_board\[246\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254398 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[247\] board_updater.v(50) " "Inferred latch for \"next_board\[247\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254398 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[248\] board_updater.v(50) " "Inferred latch for \"next_board\[248\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254398 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[249\] board_updater.v(50) " "Inferred latch for \"next_board\[249\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254398 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[250\] board_updater.v(50) " "Inferred latch for \"next_board\[250\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254398 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[251\] board_updater.v(50) " "Inferred latch for \"next_board\[251\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254398 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[252\] board_updater.v(50) " "Inferred latch for \"next_board\[252\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254398 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[253\] board_updater.v(50) " "Inferred latch for \"next_board\[253\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254398 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[254\] board_updater.v(50) " "Inferred latch for \"next_board\[254\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254398 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[255\] board_updater.v(50) " "Inferred latch for \"next_board\[255\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254398 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[256\] board_updater.v(50) " "Inferred latch for \"next_board\[256\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254398 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[257\] board_updater.v(50) " "Inferred latch for \"next_board\[257\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254398 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[258\] board_updater.v(50) " "Inferred latch for \"next_board\[258\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254398 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[259\] board_updater.v(50) " "Inferred latch for \"next_board\[259\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254398 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[260\] board_updater.v(50) " "Inferred latch for \"next_board\[260\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254398 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[261\] board_updater.v(50) " "Inferred latch for \"next_board\[261\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254398 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[262\] board_updater.v(50) " "Inferred latch for \"next_board\[262\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254398 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[263\] board_updater.v(50) " "Inferred latch for \"next_board\[263\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254398 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[264\] board_updater.v(50) " "Inferred latch for \"next_board\[264\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254398 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[265\] board_updater.v(50) " "Inferred latch for \"next_board\[265\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254398 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[266\] board_updater.v(50) " "Inferred latch for \"next_board\[266\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254398 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[267\] board_updater.v(50) " "Inferred latch for \"next_board\[267\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254398 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[268\] board_updater.v(50) " "Inferred latch for \"next_board\[268\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254398 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[269\] board_updater.v(50) " "Inferred latch for \"next_board\[269\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254398 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[270\] board_updater.v(50) " "Inferred latch for \"next_board\[270\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254398 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[271\] board_updater.v(50) " "Inferred latch for \"next_board\[271\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254398 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[272\] board_updater.v(50) " "Inferred latch for \"next_board\[272\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254398 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[273\] board_updater.v(50) " "Inferred latch for \"next_board\[273\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254398 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[274\] board_updater.v(50) " "Inferred latch for \"next_board\[274\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254398 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[275\] board_updater.v(50) " "Inferred latch for \"next_board\[275\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254398 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[276\] board_updater.v(50) " "Inferred latch for \"next_board\[276\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254398 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[277\] board_updater.v(50) " "Inferred latch for \"next_board\[277\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254398 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[278\] board_updater.v(50) " "Inferred latch for \"next_board\[278\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254398 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[279\] board_updater.v(50) " "Inferred latch for \"next_board\[279\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254398 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[280\] board_updater.v(50) " "Inferred latch for \"next_board\[280\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254398 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[281\] board_updater.v(50) " "Inferred latch for \"next_board\[281\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254398 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[282\] board_updater.v(50) " "Inferred latch for \"next_board\[282\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254398 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[283\] board_updater.v(50) " "Inferred latch for \"next_board\[283\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254398 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[284\] board_updater.v(50) " "Inferred latch for \"next_board\[284\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254398 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[285\] board_updater.v(50) " "Inferred latch for \"next_board\[285\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254398 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[286\] board_updater.v(50) " "Inferred latch for \"next_board\[286\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254398 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[287\] board_updater.v(50) " "Inferred latch for \"next_board\[287\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254398 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[288\] board_updater.v(50) " "Inferred latch for \"next_board\[288\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254398 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[289\] board_updater.v(50) " "Inferred latch for \"next_board\[289\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254398 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[290\] board_updater.v(50) " "Inferred latch for \"next_board\[290\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254398 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[291\] board_updater.v(50) " "Inferred latch for \"next_board\[291\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254398 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[292\] board_updater.v(50) " "Inferred latch for \"next_board\[292\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254398 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[293\] board_updater.v(50) " "Inferred latch for \"next_board\[293\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254398 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[294\] board_updater.v(50) " "Inferred latch for \"next_board\[294\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254398 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[295\] board_updater.v(50) " "Inferred latch for \"next_board\[295\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254398 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[296\] board_updater.v(50) " "Inferred latch for \"next_board\[296\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254398 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[297\] board_updater.v(50) " "Inferred latch for \"next_board\[297\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254398 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[298\] board_updater.v(50) " "Inferred latch for \"next_board\[298\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254398 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[299\] board_updater.v(50) " "Inferred latch for \"next_board\[299\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254398 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[300\] board_updater.v(50) " "Inferred latch for \"next_board\[300\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254398 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[301\] board_updater.v(50) " "Inferred latch for \"next_board\[301\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254398 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[302\] board_updater.v(50) " "Inferred latch for \"next_board\[302\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254398 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[303\] board_updater.v(50) " "Inferred latch for \"next_board\[303\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254398 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[304\] board_updater.v(50) " "Inferred latch for \"next_board\[304\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254398 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[305\] board_updater.v(50) " "Inferred latch for \"next_board\[305\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254398 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[306\] board_updater.v(50) " "Inferred latch for \"next_board\[306\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254398 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[307\] board_updater.v(50) " "Inferred latch for \"next_board\[307\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254398 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[308\] board_updater.v(50) " "Inferred latch for \"next_board\[308\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254398 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[309\] board_updater.v(50) " "Inferred latch for \"next_board\[309\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254398 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[310\] board_updater.v(50) " "Inferred latch for \"next_board\[310\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254398 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[311\] board_updater.v(50) " "Inferred latch for \"next_board\[311\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254398 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[312\] board_updater.v(50) " "Inferred latch for \"next_board\[312\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254398 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[313\] board_updater.v(50) " "Inferred latch for \"next_board\[313\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254398 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[314\] board_updater.v(50) " "Inferred latch for \"next_board\[314\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254398 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[315\] board_updater.v(50) " "Inferred latch for \"next_board\[315\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254398 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[316\] board_updater.v(50) " "Inferred latch for \"next_board\[316\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254398 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[317\] board_updater.v(50) " "Inferred latch for \"next_board\[317\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254398 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[318\] board_updater.v(50) " "Inferred latch for \"next_board\[318\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254398 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[319\] board_updater.v(50) " "Inferred latch for \"next_board\[319\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254399 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[320\] board_updater.v(50) " "Inferred latch for \"next_board\[320\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254399 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[321\] board_updater.v(50) " "Inferred latch for \"next_board\[321\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254399 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[322\] board_updater.v(50) " "Inferred latch for \"next_board\[322\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254399 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_board\[323\] board_updater.v(50) " "Inferred latch for \"next_board\[323\]\" at board_updater.v(50)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274254399 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "position_updater state_machine:sm\|position_updater:pos_up " "Elaborating entity \"position_updater\" for hierarchy \"state_machine:sm\|position_updater:pos_up\"" {  } { { "../modelsim/state_machine.v" "pos_up" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/state_machine.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752274254399 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "position_updater.v(33) " "Verilog HDL Case Statement warning at position_updater.v(33): incomplete case statement has no default case item" {  } { { "../modelsim/position_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/position_updater.v" 33 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1752274254399 "|top|state_machine:sm|position_updater:pos_up"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "difficulty_selector state_machine:sm\|difficulty_selector:d_sel " "Elaborating entity \"difficulty_selector\" for hierarchy \"state_machine:sm\|difficulty_selector:d_sel\"" {  } { { "../modelsim/state_machine.v" "d_sel" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/state_machine.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752274254399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "victory state_machine:sm\|victory:v " "Elaborating entity \"victory\" for hierarchy \"state_machine:sm\|victory:v\"" {  } { { "../modelsim/state_machine.v" "v" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/state_machine.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752274254400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "defeat state_machine:sm\|defeat:d " "Elaborating entity \"defeat\" for hierarchy \"state_machine:sm\|defeat:d\"" {  } { { "../modelsim/state_machine.v" "d" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/state_machine.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752274254400 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "map_selector:ms\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"map_selector:ms\|Mult0\"" {  } { { "../modelsim/map_selector.v" "Mult0" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/map_selector.v" 23 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1752274262764 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "map_selector:ms\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"map_selector:ms\|Mult1\"" {  } { { "../modelsim/map_selector.v" "Mult1" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/map_selector.v" 24 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1752274262764 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1752274262764 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "map_selector:ms\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"map_selector:ms\|lpm_mult:Mult0\"" {  } { { "../modelsim/map_selector.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/map_selector.v" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752274262781 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "map_selector:ms\|lpm_mult:Mult0 " "Instantiated megafunction \"map_selector:ms\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752274262781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752274262781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 11 " "Parameter \"LPM_WIDTHP\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752274262781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 11 " "Parameter \"LPM_WIDTHR\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752274262781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752274262781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752274262781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752274262781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752274262781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752274262781 ""}  } { { "../modelsim/map_selector.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/map_selector.v" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1752274262781 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "map_selector:ms\|lpm_mult:Mult0\|multcore:mult_core map_selector:ms\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"map_selector:ms\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"map_selector:ms\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/home/andreojr/intelFPGA/24.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "../modelsim/map_selector.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/map_selector.v" 23 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752274262785 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "map_selector:ms\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder map_selector:ms\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"map_selector:ms\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"map_selector:ms\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "/home/andreojr/intelFPGA/24.1std/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "../modelsim/map_selector.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/map_selector.v" 23 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752274262787 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "map_selector:ms\|lpm_mult:Mult0\|altshift:external_latency_ffs map_selector:ms\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"map_selector:ms\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"map_selector:ms\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/home/andreojr/intelFPGA/24.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "../modelsim/map_selector.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/map_selector.v" 23 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752274262788 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "map_selector:ms\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"map_selector:ms\|lpm_mult:Mult1\"" {  } { { "../modelsim/map_selector.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/map_selector.v" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752274262789 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "map_selector:ms\|lpm_mult:Mult1 " "Instantiated megafunction \"map_selector:ms\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752274262789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752274262789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 13 " "Parameter \"LPM_WIDTHP\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752274262789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 13 " "Parameter \"LPM_WIDTHR\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752274262789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752274262789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752274262789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752274262789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752274262789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752274262789 ""}  } { { "../modelsim/map_selector.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/map_selector.v" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1752274262789 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "map_selector:ms\|lpm_mult:Mult1\|multcore:mult_core map_selector:ms\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"map_selector:ms\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"map_selector:ms\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "/home/andreojr/intelFPGA/24.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "../modelsim/map_selector.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/map_selector.v" 24 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752274262790 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "map_selector:ms\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder map_selector:ms\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"map_selector:ms\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"map_selector:ms\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "/home/andreojr/intelFPGA/24.1std/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "../modelsim/map_selector.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/map_selector.v" 24 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752274262790 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "map_selector:ms\|lpm_mult:Mult1\|altshift:external_latency_ffs map_selector:ms\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"map_selector:ms\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"map_selector:ms\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "/home/andreojr/intelFPGA/24.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "../modelsim/map_selector.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/map_selector.v" 24 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752274262791 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 41 -1 0 } } { "../modelsim/random.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/random.v" 12 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1752274263264 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1752274263264 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "d0\[1\] GND " "Pin \"d0\[1\]\" is stuck at GND" {  } { { "../modelsim/top.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752274263969 "|top|d0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d0\[2\] GND " "Pin \"d0\[2\]\" is stuck at GND" {  } { { "../modelsim/top.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752274263969 "|top|d0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d0\[6\] VCC " "Pin \"d0\[6\]\" is stuck at VCC" {  } { { "../modelsim/top.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752274263969 "|top|d0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d1\[1\] GND " "Pin \"d1\[1\]\" is stuck at GND" {  } { { "../modelsim/top.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752274263969 "|top|d1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d1\[2\] GND " "Pin \"d1\[2\]\" is stuck at GND" {  } { { "../modelsim/top.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752274263969 "|top|d1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d1\[6\] VCC " "Pin \"d1\[6\]\" is stuck at VCC" {  } { { "../modelsim/top.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752274263969 "|top|d1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d2\[1\] GND " "Pin \"d2\[1\]\" is stuck at GND" {  } { { "../modelsim/top.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752274263969 "|top|d2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d2\[2\] GND " "Pin \"d2\[2\]\" is stuck at GND" {  } { { "../modelsim/top.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752274263969 "|top|d2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d2\[6\] VCC " "Pin \"d2\[6\]\" is stuck at VCC" {  } { { "../modelsim/top.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752274263969 "|top|d2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d3\[1\] GND " "Pin \"d3\[1\]\" is stuck at GND" {  } { { "../modelsim/top.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752274263969 "|top|d3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d3\[2\] GND " "Pin \"d3\[2\]\" is stuck at GND" {  } { { "../modelsim/top.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752274263969 "|top|d3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d3\[6\] VCC " "Pin \"d3\[6\]\" is stuck at VCC" {  } { { "../modelsim/top.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752274263969 "|top|d3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d7\[1\] GND " "Pin \"d7\[1\]\" is stuck at GND" {  } { { "../modelsim/top.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752274263969 "|top|d7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d7\[2\] GND " "Pin \"d7\[2\]\" is stuck at GND" {  } { { "../modelsim/top.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752274263969 "|top|d7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d7\[6\] VCC " "Pin \"d7\[6\]\" is stuck at VCC" {  } { { "../modelsim/top.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752274263969 "|top|d7[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1752274263969 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1752274264014 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1752274265539 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752274265539 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1098 " "Implemented 1098 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1752274265584 ""} { "Info" "ICUT_CUT_TM_OPINS" "57 " "Implemented 57 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1752274265584 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1032 " "Implemented 1032 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1752274265584 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1752274265584 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "580 " "Peak virtual memory: 580 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1752274265592 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 11 19:51:05 2025 " "Processing ended: Fri Jul 11 19:51:05 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1752274265592 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1752274265592 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1752274265592 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1752274265592 ""}
