[N
48
43
8 iInstExt
27
11 nbit_addsub
33
3 i_C
1
77 /home/mkotlarz/cpre381/proj1/cpre381-toolflow/containers/sim_container_0/work
32
3 i_D
5
10 ADDR_WIDTH
18
8 mux2t1_n
16
11 decoder5_32
8
1 N
46
5 mixed
19
13 leftshifter16
6
6 addsub
28
10 nbit_andg2
13
10 fetchlogic
3
3 rtl
15
7 mux32_1
14
7 regfile
35
8 dataflow
25
12 complementor
38
13 barrelshifter
21
11 zerochecker
9
8 i_AddSub
42
9 structure
12
2 pc
41
14 mips_processor
24
10 nbit_xorg2
26
15 nbit_full_adder
20
10 behavioral
48
12 OUTPUT_TRACE
45
2 tb
11
8 i_ALUSrc
10
5 i_Cin
4
10 DATA_WIDTH
40
13 extender16_32
22
15 negativechecker
7
10 structural
2
3 mem
34
9 mux4to1df
47
9 gCLK_HPER
39
3 alu
44
9 iInstAddr
30
4 i_D0
29
4 i_D1
37
4 i_D2
36
4 i_D3
31
11 nbit_8t1mux
17
9 reg32file
23
9 nbit_org2
]
[G
1
45
46
1
47
0
0
0
0
8 8
-128
-106
-104
0
0
0
0
0
0
0
]
[G
1
31
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
17
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
23
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
45
46
1
8
1
0
32
0
0 0
0
0
]
[G
1
27
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
41
42
1
8
1
0
32
0
0 0
0
0
]
[G
1
2
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
18
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
18
7
2
8
1
0
32
0
0 0
0
0
]
[G
1
16
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
6
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
28
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
13
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
15
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
14
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
25
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
38
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
21
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
12
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
24
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
26
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
22
20
1
8
1
0
32
0
0 0
0
0
]
[G
1
40
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
45
46
1
48
0
0
0
0
8 8
109
115
46
116
114
97
99
101
1
1
1 8 1 1
]
[G
1
2
3
1
5
1
0
10
0
0 0
0
0
]
[G
1
39
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
19
20
1
8
1
0
32
0
0 0
0
0
]
[P
1
41
42
43
44
1
0
0
]
[P
1
6
7
11
10
1
0
0
]
[P
1
18
7
29
30
2
0
0
]
[P
1
34
35
36
37
1
0
0
]
[P
1
31
7
32
33
1
0
0
]
[P
1
6
7
9
10
1
0
0
]
