// Seed: 295846438
module module_0;
endmodule
macromodule module_1 (
    output wand id_0,
    input tri1 id_1,
    input tri0 id_2
    , id_7,
    input supply0 id_3,
    input tri0 id_4,
    output supply1 id_5
);
  assign id_5 = |1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output tri id_0
);
  assign id_0 = -1;
  module_0 modCall_1 ();
  id_2 :
  assert property (@(id_2 ^ -1 or -1) (1 - id_2))
  else;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  module_0 modCall_1 ();
  output wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  and primCall (id_1, id_2, id_3, id_4, id_7, id_9);
  inout wire id_1;
endmodule
