ARM GAS  /tmp/ccgPtQmA.s 			page 1


   1              		.cpu cortex-m0plus
   2              		.eabi_attribute 23, 1
   3              		.eabi_attribute 24, 1
   4              		.eabi_attribute 25, 1
   5              		.eabi_attribute 26, 1
   6              		.eabi_attribute 30, 4
   7              		.eabi_attribute 34, 0
   8              		.eabi_attribute 18, 4
   9              		.file	"stm32l0xx_ll_utils.c"
  10              		.text
  11              		.global	__aeabi_uidiv
  12              		.section	.text.LL_Init1msTick,"ax",%progbits
  13              		.align	1
  14              		.global	LL_Init1msTick
  15              		.arch armv6s-m
  16              		.syntax unified
  17              		.code	16
  18              		.thumb_func
  19              		.fpu softvfp
  21              	LL_Init1msTick:
  22              		@ args = 0, pretend = 0, frame = 0
  23              		@ frame_needed = 0, uses_anonymous_args = 0
  24 0000 FA21     		movs	r1, #250
  25 0002 10B5     		push	{r4, lr}
  26 0004 8900     		lsls	r1, r1, #2
  27 0006 FFF7FEFF 		bl	__aeabi_uidiv
  28              		@ sp needed
  29 000a 0022     		movs	r2, #0
  30 000c 034B     		ldr	r3, .L2
  31 000e 0138     		subs	r0, r0, #1
  32 0010 5860     		str	r0, [r3, #4]
  33 0012 9A60     		str	r2, [r3, #8]
  34 0014 0532     		adds	r2, r2, #5
  35 0016 1A60     		str	r2, [r3]
  36 0018 10BD     		pop	{r4, pc}
  37              	.L3:
  38 001a C046     		.align	2
  39              	.L2:
  40 001c 10E000E0 		.word	-536813552
  42              		.section	.text.LL_mDelay,"ax",%progbits
  43              		.align	1
  44              		.global	LL_mDelay
  45              		.syntax unified
  46              		.code	16
  47              		.thumb_func
  48              		.fpu softvfp
  50              	LL_mDelay:
  51              		@ args = 0, pretend = 0, frame = 8
  52              		@ frame_needed = 0, uses_anonymous_args = 0
  53              		@ link register save eliminated.
  54 0000 094A     		ldr	r2, .L13
  55 0002 82B0     		sub	sp, sp, #8
  56 0004 1368     		ldr	r3, [r2]
  57 0006 0193     		str	r3, [sp, #4]
  58 0008 019B     		ldr	r3, [sp, #4]
  59 000a 431C     		adds	r3, r0, #1
  60 000c 591E     		subs	r1, r3, #1
ARM GAS  /tmp/ccgPtQmA.s 			page 2


  61 000e 8B41     		sbcs	r3, r3, r1
  62 0010 C018     		adds	r0, r0, r3
  63 0012 8023     		movs	r3, #128
  64 0014 5B02     		lsls	r3, r3, #9
  65              	.L7:
  66 0016 0028     		cmp	r0, #0
  67 0018 01D1     		bne	.L8
  68 001a 02B0     		add	sp, sp, #8
  69              		@ sp needed
  70 001c 7047     		bx	lr
  71              	.L8:
  72 001e 1168     		ldr	r1, [r2]
  73 0020 1942     		tst	r1, r3
  74 0022 F8D0     		beq	.L7
  75 0024 0138     		subs	r0, r0, #1
  76 0026 F6E7     		b	.L7
  77              	.L14:
  78              		.align	2
  79              	.L13:
  80 0028 10E000E0 		.word	-536813552
  82              		.section	.text.LL_SetSystemCoreClock,"ax",%progbits
  83              		.align	1
  84              		.global	LL_SetSystemCoreClock
  85              		.syntax unified
  86              		.code	16
  87              		.thumb_func
  88              		.fpu softvfp
  90              	LL_SetSystemCoreClock:
  91              		@ args = 0, pretend = 0, frame = 0
  92              		@ frame_needed = 0, uses_anonymous_args = 0
  93              		@ link register save eliminated.
  94 0000 014B     		ldr	r3, .L16
  95              		@ sp needed
  96 0002 1860     		str	r0, [r3]
  97 0004 7047     		bx	lr
  98              	.L17:
  99 0006 C046     		.align	2
 100              	.L16:
 101 0008 00000000 		.word	SystemCoreClock
 103              		.section	.text.LL_SetFlashLatency,"ax",%progbits
 104              		.align	1
 105              		.global	LL_SetFlashLatency
 106              		.syntax unified
 107              		.code	16
 108              		.thumb_func
 109              		.fpu softvfp
 111              	LL_SetFlashLatency:
 112              		@ args = 0, pretend = 0, frame = 0
 113              		@ frame_needed = 0, uses_anonymous_args = 0
 114 0000 164B     		ldr	r3, .L27
 115 0002 421E     		subs	r2, r0, #1
 116 0004 10B5     		push	{r4, lr}
 117 0006 9A42     		cmp	r2, r3
 118 0008 1BD8     		bhi	.L19
 119 000a C021     		movs	r1, #192
 120 000c 8024     		movs	r4, #128
 121 000e 144B     		ldr	r3, .L27+4
ARM GAS  /tmp/ccgPtQmA.s 			page 3


 122 0010 4901     		lsls	r1, r1, #5
 123 0012 1A68     		ldr	r2, [r3]
 124 0014 2401     		lsls	r4, r4, #4
 125 0016 0A40     		ands	r2, r1
 126 0018 A242     		cmp	r2, r4
 127 001a 14D1     		bne	.L20
 128 001c 114B     		ldr	r3, .L27+8
 129              	.L26:
 130 001e 8342     		cmp	r3, r0
 131 0020 9B41     		sbcs	r3, r3, r3
 132 0022 0124     		movs	r4, #1
 133 0024 1049     		ldr	r1, .L27+12
 134 0026 5B42     		rsbs	r3, r3, #0
 135 0028 0A68     		ldr	r2, [r1]
 136 002a 0020     		movs	r0, #0
 137 002c A243     		bics	r2, r4
 138 002e 1A43     		orrs	r2, r3
 139 0030 0A60     		str	r2, [r1]
 140 0032 0A68     		ldr	r2, [r1]
 141 0034 2240     		ands	r2, r4
 142 0036 9342     		cmp	r3, r2
 143 0038 04D0     		beq	.L23
 144 003a 0A68     		ldr	r2, [r1]
 145 003c 2240     		ands	r2, r4
 146 003e 9342     		cmp	r3, r2
 147 0040 00D0     		beq	.L23
 148              	.L19:
 149 0042 0120     		movs	r0, #1
 150              	.L23:
 151              		@ sp needed
 152 0044 10BD     		pop	{r4, pc}
 153              	.L20:
 154 0046 8022     		movs	r2, #128
 155 0048 1B68     		ldr	r3, [r3]
 156 004a 5201     		lsls	r2, r2, #5
 157 004c 0B40     		ands	r3, r1
 158 004e 9342     		cmp	r3, r2
 159 0050 01D1     		bne	.L22
 160 0052 064B     		ldr	r3, .L27+16
 161 0054 E3E7     		b	.L26
 162              	.L22:
 163 0056 064B     		ldr	r3, .L27+20
 164 0058 E1E7     		b	.L26
 165              	.L28:
 166 005a C046     		.align	2
 167              	.L27:
 168 005c FF47E801 		.word	31999999
 169 0060 00700040 		.word	1073770496
 170 0064 0024F400 		.word	16000000
 171 0068 00200240 		.word	1073881088
 172 006c 00127A00 		.word	8000000
 173 0070 80841E00 		.word	2000000
 175              		.section	.text.UTILS_EnablePLLAndSwitchSystem,"ax",%progbits
 176              		.align	1
 177              		.syntax unified
 178              		.code	16
 179              		.thumb_func
ARM GAS  /tmp/ccgPtQmA.s 			page 4


 180              		.fpu softvfp
 182              	UTILS_EnablePLLAndSwitchSystem:
 183              		@ args = 0, pretend = 0, frame = 0
 184              		@ frame_needed = 0, uses_anonymous_args = 0
 185 0000 0B68     		ldr	r3, [r1]
 186 0002 214A     		ldr	r2, .L43
 187 0004 1B06     		lsls	r3, r3, #24
 188 0006 1B0F     		lsrs	r3, r3, #28
 189 0008 D35C     		ldrb	r3, [r2, r3]
 190 000a 70B5     		push	{r4, r5, r6, lr}
 191 000c D840     		lsrs	r0, r0, r3
 192 000e 1F4E     		ldr	r6, .L43+4
 193 0010 0D00     		movs	r5, r1
 194 0012 3368     		ldr	r3, [r6]
 195 0014 0400     		movs	r4, r0
 196 0016 8342     		cmp	r3, r0
 197 0018 27D3     		bcc	.L30
 198              	.L32:
 199 001a 8022     		movs	r2, #128
 200 001c 1C4B     		ldr	r3, .L43+8
 201 001e 5204     		lsls	r2, r2, #17
 202 0020 1968     		ldr	r1, [r3]
 203 0022 0A43     		orrs	r2, r1
 204 0024 1A60     		str	r2, [r3]
 205 0026 8022     		movs	r2, #128
 206 0028 9204     		lsls	r2, r2, #18
 207              	.L31:
 208 002a 1968     		ldr	r1, [r3]
 209 002c 1142     		tst	r1, r2
 210 002e FCD0     		beq	.L31
 211 0030 F021     		movs	r1, #240
 212 0032 DA68     		ldr	r2, [r3, #12]
 213 0034 8A43     		bics	r2, r1
 214 0036 2968     		ldr	r1, [r5]
 215 0038 0A43     		orrs	r2, r1
 216 003a 0321     		movs	r1, #3
 217 003c DA60     		str	r2, [r3, #12]
 218 003e DA68     		ldr	r2, [r3, #12]
 219 0040 0A43     		orrs	r2, r1
 220 0042 DA60     		str	r2, [r3, #12]
 221 0044 0931     		adds	r1, r1, #9
 222              	.L34:
 223 0046 DA68     		ldr	r2, [r3, #12]
 224 0048 0A40     		ands	r2, r1
 225 004a 0C2A     		cmp	r2, #12
 226 004c FBD1     		bne	.L34
 227 004e DA68     		ldr	r2, [r3, #12]
 228 0050 1049     		ldr	r1, .L43+12
 229 0052 0020     		movs	r0, #0
 230 0054 0A40     		ands	r2, r1
 231 0056 6968     		ldr	r1, [r5, #4]
 232 0058 0A43     		orrs	r2, r1
 233 005a DA60     		str	r2, [r3, #12]
 234 005c DA68     		ldr	r2, [r3, #12]
 235 005e 0E49     		ldr	r1, .L43+16
 236 0060 0A40     		ands	r2, r1
 237 0062 A968     		ldr	r1, [r5, #8]
ARM GAS  /tmp/ccgPtQmA.s 			page 5


 238 0064 0A43     		orrs	r2, r1
 239 0066 DA60     		str	r2, [r3, #12]
 240 0068 03E0     		b	.L33
 241              	.L30:
 242 006a FFF7FEFF 		bl	LL_SetFlashLatency
 243 006e 0028     		cmp	r0, #0
 244 0070 D3D0     		beq	.L32
 245              	.L33:
 246 0072 3368     		ldr	r3, [r6]
 247 0074 A342     		cmp	r3, r4
 248 0076 02D9     		bls	.L35
 249 0078 2000     		movs	r0, r4
 250 007a FFF7FEFF 		bl	LL_SetFlashLatency
 251              	.L35:
 252 007e 0028     		cmp	r0, #0
 253 0080 00D1     		bne	.L36
 254 0082 3460     		str	r4, [r6]
 255              	.L36:
 256              		@ sp needed
 257 0084 70BD     		pop	{r4, r5, r6, pc}
 258              	.L44:
 259 0086 C046     		.align	2
 260              	.L43:
 261 0088 00000000 		.word	AHBPrescTable
 262 008c 00000000 		.word	SystemCoreClock
 263 0090 00100240 		.word	1073876992
 264 0094 FFF8FFFF 		.word	-1793
 265 0098 FFC7FFFF 		.word	-14337
 267              		.section	.text.LL_PLL_ConfigSystemClock_HSI,"ax",%progbits
 268              		.align	1
 269              		.global	LL_PLL_ConfigSystemClock_HSI
 270              		.syntax unified
 271              		.code	16
 272              		.thumb_func
 273              		.fpu softvfp
 275              	LL_PLL_ConfigSystemClock_HSI:
 276              		@ args = 0, pretend = 0, frame = 0
 277              		@ frame_needed = 0, uses_anonymous_args = 0
 278 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 279 0002 134B     		ldr	r3, .L52
 280 0004 0C00     		movs	r4, r1
 281 0006 1968     		ldr	r1, [r3]
 282 0008 0200     		movs	r2, r0
 283 000a 0120     		movs	r0, #1
 284 000c 8901     		lsls	r1, r1, #6
 285 000e 1DD4     		bmi	.L46
 286 0010 0427     		movs	r7, #4
 287 0012 1568     		ldr	r5, [r2]
 288 0014 0F4E     		ldr	r6, .L52+4
 289 0016 A90C     		lsrs	r1, r5, #18
 290 0018 765C     		ldrb	r6, [r6, r1]
 291 001a 1968     		ldr	r1, [r3]
 292 001c 5268     		ldr	r2, [r2, #4]
 293 001e 3942     		tst	r1, r7
 294 0020 05D1     		bne	.L47
 295 0022 1968     		ldr	r1, [r3]
 296 0024 0843     		orrs	r0, r1
ARM GAS  /tmp/ccgPtQmA.s 			page 6


 297 0026 1860     		str	r0, [r3]
 298              	.L48:
 299 0028 1968     		ldr	r1, [r3]
 300 002a 3942     		tst	r1, r7
 301 002c FCD0     		beq	.L48
 302              	.L47:
 303 002e D968     		ldr	r1, [r3, #12]
 304 0030 0948     		ldr	r0, .L52+8
 305 0032 1543     		orrs	r5, r2
 306 0034 0140     		ands	r1, r0
 307 0036 2943     		orrs	r1, r5
 308 0038 0848     		ldr	r0, .L52+12
 309 003a D960     		str	r1, [r3, #12]
 310 003c 910D     		lsrs	r1, r2, #22
 311 003e 0131     		adds	r1, r1, #1
 312 0040 7043     		muls	r0, r6
 313 0042 FFF7FEFF 		bl	__aeabi_uidiv
 314 0046 2100     		movs	r1, r4
 315 0048 FFF7FEFF 		bl	UTILS_EnablePLLAndSwitchSystem
 316              	.L46:
 317              		@ sp needed
 318 004c F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 319              	.L53:
 320 004e C046     		.align	2
 321              	.L52:
 322 0050 00100240 		.word	1073876992
 323 0054 00000000 		.word	PLLMulTable
 324 0058 FFFF02FF 		.word	-16580609
 325 005c 0024F400 		.word	16000000
 327              		.section	.text.LL_PLL_ConfigSystemClock_HSE,"ax",%progbits
 328              		.align	1
 329              		.global	LL_PLL_ConfigSystemClock_HSE
 330              		.syntax unified
 331              		.code	16
 332              		.thumb_func
 333              		.fpu softvfp
 335              	LL_PLL_ConfigSystemClock_HSE:
 336              		@ args = 0, pretend = 0, frame = 0
 337              		@ frame_needed = 0, uses_anonymous_args = 0
 338 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 339 0002 1B4C     		ldr	r4, .L64
 340 0004 1D00     		movs	r5, r3
 341 0006 2368     		ldr	r3, [r4]
 342 0008 0600     		movs	r6, r0
 343 000a 0120     		movs	r0, #1
 344 000c 9B01     		lsls	r3, r3, #6
 345 000e 29D4     		bmi	.L55
 346 0010 1368     		ldr	r3, [r2]
 347 0012 184F     		ldr	r7, .L64+4
 348 0014 980C     		lsrs	r0, r3, #18
 349 0016 385C     		ldrb	r0, [r7, r0]
 350 0018 2768     		ldr	r7, [r4]
 351 001a 5268     		ldr	r2, [r2, #4]
 352 001c BF03     		lsls	r7, r7, #14
 353 001e 10D4     		bmi	.L56
 354 0020 0129     		cmp	r1, #1
 355 0022 20D1     		bne	.L57
ARM GAS  /tmp/ccgPtQmA.s 			page 7


 356 0024 8021     		movs	r1, #128
 357 0026 2768     		ldr	r7, [r4]
 358 0028 C902     		lsls	r1, r1, #11
 359 002a 3943     		orrs	r1, r7
 360              	.L63:
 361 002c 2160     		str	r1, [r4]
 362 002e 8021     		movs	r1, #128
 363 0030 2768     		ldr	r7, [r4]
 364 0032 4902     		lsls	r1, r1, #9
 365 0034 3943     		orrs	r1, r7
 366 0036 2160     		str	r1, [r4]
 367 0038 8021     		movs	r1, #128
 368 003a 8902     		lsls	r1, r1, #10
 369              	.L59:
 370 003c 2768     		ldr	r7, [r4]
 371 003e 0F42     		tst	r7, r1
 372 0040 FCD0     		beq	.L59
 373              	.L56:
 374 0042 E168     		ldr	r1, [r4, #12]
 375 0044 0C4F     		ldr	r7, .L64+8
 376 0046 1343     		orrs	r3, r2
 377 0048 3940     		ands	r1, r7
 378 004a 0B43     		orrs	r3, r1
 379 004c 8021     		movs	r1, #128
 380 004e 4902     		lsls	r1, r1, #9
 381 0050 0B43     		orrs	r3, r1
 382 0052 910D     		lsrs	r1, r2, #22
 383 0054 0131     		adds	r1, r1, #1
 384 0056 7043     		muls	r0, r6
 385 0058 E360     		str	r3, [r4, #12]
 386 005a FFF7FEFF 		bl	__aeabi_uidiv
 387 005e 2900     		movs	r1, r5
 388 0060 FFF7FEFF 		bl	UTILS_EnablePLLAndSwitchSystem
 389              	.L55:
 390              		@ sp needed
 391 0064 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 392              	.L57:
 393 0066 2168     		ldr	r1, [r4]
 394 0068 044F     		ldr	r7, .L64+12
 395 006a 3940     		ands	r1, r7
 396 006c DEE7     		b	.L63
 397              	.L65:
 398 006e C046     		.align	2
 399              	.L64:
 400 0070 00100240 		.word	1073876992
 401 0074 00000000 		.word	PLLMulTable
 402 0078 FFFF02FF 		.word	-16580609
 403 007c FFFFFBFF 		.word	-262145
 405              		.ident	"GCC: (15:10.3-2021.07-4) 10.3.1 20210621 (release)"
ARM GAS  /tmp/ccgPtQmA.s 			page 8


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32l0xx_ll_utils.c
     /tmp/ccgPtQmA.s:13     .text.LL_Init1msTick:0000000000000000 $t
     /tmp/ccgPtQmA.s:21     .text.LL_Init1msTick:0000000000000000 LL_Init1msTick
     /tmp/ccgPtQmA.s:40     .text.LL_Init1msTick:000000000000001c $d
     /tmp/ccgPtQmA.s:43     .text.LL_mDelay:0000000000000000 $t
     /tmp/ccgPtQmA.s:50     .text.LL_mDelay:0000000000000000 LL_mDelay
     /tmp/ccgPtQmA.s:80     .text.LL_mDelay:0000000000000028 $d
     /tmp/ccgPtQmA.s:83     .text.LL_SetSystemCoreClock:0000000000000000 $t
     /tmp/ccgPtQmA.s:90     .text.LL_SetSystemCoreClock:0000000000000000 LL_SetSystemCoreClock
     /tmp/ccgPtQmA.s:101    .text.LL_SetSystemCoreClock:0000000000000008 $d
     /tmp/ccgPtQmA.s:104    .text.LL_SetFlashLatency:0000000000000000 $t
     /tmp/ccgPtQmA.s:111    .text.LL_SetFlashLatency:0000000000000000 LL_SetFlashLatency
     /tmp/ccgPtQmA.s:168    .text.LL_SetFlashLatency:000000000000005c $d
     /tmp/ccgPtQmA.s:176    .text.UTILS_EnablePLLAndSwitchSystem:0000000000000000 $t
     /tmp/ccgPtQmA.s:182    .text.UTILS_EnablePLLAndSwitchSystem:0000000000000000 UTILS_EnablePLLAndSwitchSystem
     /tmp/ccgPtQmA.s:261    .text.UTILS_EnablePLLAndSwitchSystem:0000000000000088 $d
     /tmp/ccgPtQmA.s:268    .text.LL_PLL_ConfigSystemClock_HSI:0000000000000000 $t
     /tmp/ccgPtQmA.s:275    .text.LL_PLL_ConfigSystemClock_HSI:0000000000000000 LL_PLL_ConfigSystemClock_HSI
     /tmp/ccgPtQmA.s:322    .text.LL_PLL_ConfigSystemClock_HSI:0000000000000050 $d
     /tmp/ccgPtQmA.s:328    .text.LL_PLL_ConfigSystemClock_HSE:0000000000000000 $t
     /tmp/ccgPtQmA.s:335    .text.LL_PLL_ConfigSystemClock_HSE:0000000000000000 LL_PLL_ConfigSystemClock_HSE
     /tmp/ccgPtQmA.s:400    .text.LL_PLL_ConfigSystemClock_HSE:0000000000000070 $d

UNDEFINED SYMBOLS
__aeabi_uidiv
SystemCoreClock
AHBPrescTable
PLLMulTable
