# do MyCPU.do 
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module MyCPU
# 
# Top level modules:
# 	MyCPU
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module MyCPU_vlg_sample_tst
# -- Compiling module MyCPU_vlg_check_tst
# -- Compiling module MyCPU_vlg_vec_tst
# 
# Top level modules:
# 	MyCPU_vlg_vec_tst
# vsim -L cycloneiii_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate -c -t 1ps -novopt work.MyCPU_vlg_vec_tst 
# Loading work.MyCPU_vlg_vec_tst
# Loading work.MyCPU
# Loading cycloneiii_ver.cycloneiii_lcell_comb
# Loading cycloneiii_ver.cycloneiii_ram_block
# Loading cycloneiii_ver.cycloneiii_ram_register
# Loading cycloneiii_ver.cycloneiii_ram_pulse_generator
# Loading altera_ver.dffeas
# Loading cycloneiii_ver.cycloneiii_clkctrl
# Loading cycloneiii_ver.cycloneiii_mux41
# Loading cycloneiii_ver.cycloneiii_ena_reg
# Loading cycloneiii_ver.cycloneiii_io_obuf
# Loading cycloneiii_ver.cycloneiii_io_ibuf
# Loading work.MyCPU_vlg_sample_tst
# Loading work.MyCPU_vlg_check_tst
# SDF 10.1d Compiler 2012.11 Nov  2 2012
# 
# Loading instances from MyCPU_v.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 4 instances exceeds ModelSim ALTERA recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim Altera version. Expect performance to be adversely affected.
# Loading timing data from MyCPU_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /MyCPU_vlg_vec_tst File: MyCPU.vt
# Simulation passed !
# ** Note: $finish    : MyCPU.vt(5006)
#    Time: 12500 ns  Iteration: 0  Instance: /MyCPU_vlg_vec_tst/tb_out
