|atbs_core_fixed_window_board
clock_i => clock_i.IN1
reset_n_i => reset.IN1
comp_upper_i => comp_upper_i.IN1
comp_lower_i => comp_lower_i.IN1
trigger_start_sampling_i => trigger_start_sampling_i.IN1
trigger_start_mode_i => trigger_start_mode_i.IN1
adaptive_mode_i => adaptive_mode_i.IN1
control_mode_i => control_mode_i.IN1
signal_select_in_i => signal_select_in_i.IN1
enable_i => enable_i.IN1
select_tbs_delta_steps_i => select_tbs_delta_steps_i.IN1
uart_rx_i => uart_rx_i.IN1
phi_comp_o <= atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0.phi_comp_o
phi_dac_upper_o <= atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0.phi_dac_upper_o
dac_upper_o[0] <= atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0.dac_upper_o
dac_upper_o[1] <= atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0.dac_upper_o
dac_upper_o[2] <= atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0.dac_upper_o
dac_upper_o[3] <= atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0.dac_upper_o
phi_dac_lower_o <= atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0.phi_dac_lower_o
dac_lower_o[0] <= atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0.dac_lower_o
dac_lower_o[1] <= atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0.dac_lower_o
dac_lower_o[2] <= atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0.dac_lower_o
dac_lower_o[3] <= atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0.dac_lower_o
phi_vcm_generator_1_o <= atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0.phi_vcm_generator_1_o
phi_vcm_generator_2_o <= atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0.phi_vcm_generator_2_o
phi_bias_1_o <= atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0.phi_bias_1_o
phi_bias_2_o <= atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0.phi_bias_2_o
phi_cmfb_1_o <= atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0.phi_cmfb_1_o
phi_cmfb_2_o <= atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0.phi_cmfb_2_o
phi_res_1_o <= atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0.phi_res_1_o
phi_res_2_o <= atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0.phi_res_2_o
bio_amp_en_o <= atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0.bio_amp_en_o
select_cap_o[0] <= atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0.select_cap_o
select_cap_o[1] <= atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0.select_cap_o
select_cap_o[2] <= atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0.select_cap_o
select_spdt_o <= atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0.select_spdt_o
idle_led_o <= atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0.idle_led_o
overflow_led_o <= atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0.overflow_led_o
underflow_led_o <= atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0.underflow_led_o
spike_o <= atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0.spike_o
uart_tx_o <= atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0.uart_tx_o


|atbs_core_fixed_window_board|atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0
clock_i => clock_i.IN20
reset_btn_i => reset_btn_i.IN1
comp_upper_i => n134_o[0].IN1
comp_lower_i => n134_o[1].IN1
trigger_start_sampling_i => trigger_start_sampling_i.IN1
trigger_start_mode_i => trigger_start_mode_i.IN1
adaptive_mode_i => adaptive_mode_i.IN1
control_mode_i => control_mode_i.IN1
signal_select_in_i => signal_select_in_i.IN1
enable_i => enable_i.IN1
select_tbs_delta_steps_i => select_tbs_delta_steps_i.IN1
uart_rx_i => uart_rx_i.IN1
phi_comp_o <= <GND>
phi_dac_upper_o <= <GND>
dac_upper_o[0] <= <VCC>
dac_upper_o[1] <= <GND>
dac_upper_o[2] <= <GND>
dac_upper_o[3] <= <GND>
phi_dac_lower_o <= <GND>
dac_lower_o[0] <= <VCC>
dac_lower_o[1] <= <GND>
dac_lower_o[2] <= <GND>
dac_lower_o[3] <= <GND>
phi_vcm_generator_1_o <= <GND>
phi_vcm_generator_2_o <= <GND>
phi_bias_1_o <= <GND>
phi_bias_2_o <= <GND>
phi_cmfb_1_o <= <GND>
phi_cmfb_2_o <= <GND>
phi_res_1_o <= <GND>
phi_res_2_o <= <GND>
bio_amp_en_o <= enable_analog.DB_MAX_OUTPUT_PORT_TYPE
select_cap_o[0] <= <GND>
select_cap_o[1] <= <GND>
select_cap_o[2] <= <GND>
select_spdt_o <= <GND>
idle_led_o <= n1122_q.DB_MAX_OUTPUT_PORT_TYPE
overflow_led_o <= n1123_q.DB_MAX_OUTPUT_PORT_TYPE
underflow_led_o <= n1124_q.DB_MAX_OUTPUT_PORT_TYPE
spike_o <= spike.DB_MAX_OUTPUT_PORT_TYPE
uart_tx_o <= uart_9_8:uart_0.tx_o


|atbs_core_fixed_window_board|atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0|sync_chain_2_1:sync_chain_0
clock_i => n1142_q[0].CLK
clock_i => n1142_q[1].CLK
reset_i => n1142_q[0].ALOAD
reset_i => n1142_q[1].ALOAD
async_i => n1142_q[0].DATAIN
sync_o <= n1142_q[1].DB_MAX_OUTPUT_PORT_TYPE


|atbs_core_fixed_window_board|atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0|sync_chain_2_1:sync_chain_2
clock_i => n1142_q[0].CLK
clock_i => n1142_q[1].CLK
reset_i => n1142_q[0].ALOAD
reset_i => n1142_q[1].ALOAD
async_i => n1142_q[0].DATAIN
sync_o <= n1142_q[1].DB_MAX_OUTPUT_PORT_TYPE


|atbs_core_fixed_window_board|atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0|debouncer_4_10:debouncer_0
clock_i => clock_i.IN1
reset_i => reset_i.IN1
bouncing_i => bouncing_i.IN1
debounced_o <= n1221_q.DB_MAX_OUTPUT_PORT_TYPE


|atbs_core_fixed_window_board|atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0|debouncer_4_10:debouncer_0|sync_chain_2_1:sync_chain_0
clock_i => n1142_q[0].CLK
clock_i => n1142_q[1].CLK
reset_i => n1142_q[0].ALOAD
reset_i => n1142_q[1].ALOAD
async_i => n1142_q[0].DATAIN
sync_o <= n1142_q[1].DB_MAX_OUTPUT_PORT_TYPE


|atbs_core_fixed_window_board|atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0|debouncer_4_10:debouncer_1
clock_i => clock_i.IN1
reset_i => reset_i.IN1
bouncing_i => bouncing_i.IN1
debounced_o <= n1221_q.DB_MAX_OUTPUT_PORT_TYPE


|atbs_core_fixed_window_board|atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0|debouncer_4_10:debouncer_1|sync_chain_2_1:sync_chain_0
clock_i => n1142_q[0].CLK
clock_i => n1142_q[1].CLK
reset_i => n1142_q[0].ALOAD
reset_i => n1142_q[1].ALOAD
async_i => n1142_q[0].DATAIN
sync_o <= n1142_q[1].DB_MAX_OUTPUT_PORT_TYPE


|atbs_core_fixed_window_board|atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0|debouncer_4_10:debouncer_2
clock_i => clock_i.IN1
reset_i => reset_i.IN1
bouncing_i => bouncing_i.IN1
debounced_o <= n1221_q.DB_MAX_OUTPUT_PORT_TYPE


|atbs_core_fixed_window_board|atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0|debouncer_4_10:debouncer_2|sync_chain_2_1:sync_chain_0
clock_i => n1142_q[0].CLK
clock_i => n1142_q[1].CLK
reset_i => n1142_q[0].ALOAD
reset_i => n1142_q[1].ALOAD
async_i => n1142_q[0].DATAIN
sync_o <= n1142_q[1].DB_MAX_OUTPUT_PORT_TYPE


|atbs_core_fixed_window_board|atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0|debouncer_4_10:debouncer_3
clock_i => clock_i.IN1
reset_i => reset_i.IN1
bouncing_i => bouncing_i.IN1
debounced_o <= n1221_q.DB_MAX_OUTPUT_PORT_TYPE


|atbs_core_fixed_window_board|atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0|debouncer_4_10:debouncer_3|sync_chain_2_1:sync_chain_0
clock_i => n1142_q[0].CLK
clock_i => n1142_q[1].CLK
reset_i => n1142_q[0].ALOAD
reset_i => n1142_q[1].ALOAD
async_i => n1142_q[0].DATAIN
sync_o <= n1142_q[1].DB_MAX_OUTPUT_PORT_TYPE


|atbs_core_fixed_window_board|atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0|debouncer_4_10:debouncer_4
clock_i => clock_i.IN1
reset_i => reset_i.IN1
bouncing_i => bouncing_i.IN1
debounced_o <= n1221_q.DB_MAX_OUTPUT_PORT_TYPE


|atbs_core_fixed_window_board|atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0|debouncer_4_10:debouncer_4|sync_chain_2_1:sync_chain_0
clock_i => n1142_q[0].CLK
clock_i => n1142_q[1].CLK
reset_i => n1142_q[0].ALOAD
reset_i => n1142_q[1].ALOAD
async_i => n1142_q[0].DATAIN
sync_o <= n1142_q[1].DB_MAX_OUTPUT_PORT_TYPE


|atbs_core_fixed_window_board|atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0|debouncer_4_10:debouncer_5
clock_i => clock_i.IN1
reset_i => reset_i.IN1
bouncing_i => bouncing_i.IN1
debounced_o <= n1221_q.DB_MAX_OUTPUT_PORT_TYPE


|atbs_core_fixed_window_board|atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0|debouncer_4_10:debouncer_5|sync_chain_2_1:sync_chain_0
clock_i => n1142_q[0].CLK
clock_i => n1142_q[1].CLK
reset_i => n1142_q[0].ALOAD
reset_i => n1142_q[1].ALOAD
async_i => n1142_q[0].DATAIN
sync_o <= n1142_q[1].DB_MAX_OUTPUT_PORT_TYPE


|atbs_core_fixed_window_board|atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0|sync_chain_2_2:sync_chain_1
clock_i => n1234_q[0].CLK
clock_i => n1234_q[1].CLK
clock_i => n1234_q[2].CLK
clock_i => n1234_q[3].CLK
reset_i => n1234_q[0].ALOAD
reset_i => n1234_q[1].ALOAD
reset_i => n1234_q[2].ALOAD
reset_i => n1234_q[3].ALOAD
async_i[0] => n1234_q[0].DATAIN
async_i[1] => n1234_q[1].DATAIN
sync_o[0] <= n1234_q[2].DB_MAX_OUTPUT_PORT_TYPE
sync_o[1] <= n1234_q[3].DB_MAX_OUTPUT_PORT_TYPE


|atbs_core_fixed_window_board|atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0|spike_detector:spike_detector_0
clock_i => n1307_q.CLK
clock_i => n1306_q.CLK
clock_i => n1305_q.CLK
clock_i => n1304_q.CLK
clock_i => n1303_q.CLK
reset_i => n1307_q.ACLR
reset_i => n1306_q.ACLR
reset_i => n1305_q.ACLR
reset_i => n1304_q.ACLR
reset_i => n1303_q.ACLR
detection_en_i => n1246_o.IN1
comp_upper_i => n1247_o.IN0
comp_lower_i => n1249_o.IN0
change_upper_strb_i => n1285_o.OUTPUTSELECT
change_lower_strb_i => n1291_o.OUTPUTSELECT
stopped_changing_upper_strb_i => n1283_o.OUTPUTSELECT
stopped_changing_lower_strb_i => n1289_o.OUTPUTSELECT
increasing_en_i => n1247_o.IN1
decreasing_en_i => n1249_o.IN1
pause_detection_strb_i => n1297_o.IN1
spike_o <= n1301_o.DB_MAX_OUTPUT_PORT_TYPE
spike_strb_o <= n1261_o.DB_MAX_OUTPUT_PORT_TYPE


|atbs_core_fixed_window_board|atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0|adaptive_threshold_control_20_19_8_8_255_0_3_2:adaptive_ctrl_0
clock_i => clock_i.IN2
reset_i => reset_i.IN2
sync_reset_i => n1404_o[7].OUTPUTSELECT
sync_reset_i => n1404_o[6].OUTPUTSELECT
sync_reset_i => n1404_o[5].OUTPUTSELECT
sync_reset_i => n1404_o[4].OUTPUTSELECT
sync_reset_i => n1404_o[3].OUTPUTSELECT
sync_reset_i => n1404_o[2].OUTPUTSELECT
sync_reset_i => n1404_o[1].OUTPUTSELECT
sync_reset_i => n1404_o[0].OUTPUTSELECT
sync_reset_i => n1406_o[7].OUTPUTSELECT
sync_reset_i => n1406_o[6].OUTPUTSELECT
sync_reset_i => n1406_o[5].OUTPUTSELECT
sync_reset_i => n1406_o[4].OUTPUTSELECT
sync_reset_i => n1406_o[3].OUTPUTSELECT
sync_reset_i => n1406_o[2].OUTPUTSELECT
sync_reset_i => n1406_o[1].OUTPUTSELECT
sync_reset_i => n1406_o[0].OUTPUTSELECT
sync_reset_i => n1474_o[8].OUTPUTSELECT
sync_reset_i => n1474_o[7].OUTPUTSELECT
sync_reset_i => n1474_o[6].OUTPUTSELECT
sync_reset_i => n1474_o[5].OUTPUTSELECT
sync_reset_i => n1474_o[4].OUTPUTSELECT
sync_reset_i => n1474_o[3].OUTPUTSELECT
sync_reset_i => n1474_o[2].OUTPUTSELECT
sync_reset_i => n1474_o[1].OUTPUTSELECT
sync_reset_i => n1474_o[0].OUTPUTSELECT
sync_reset_i => n1476_o[8].OUTPUTSELECT
sync_reset_i => n1476_o[7].OUTPUTSELECT
sync_reset_i => n1476_o[6].OUTPUTSELECT
sync_reset_i => n1476_o[5].OUTPUTSELECT
sync_reset_i => n1476_o[4].OUTPUTSELECT
sync_reset_i => n1476_o[3].OUTPUTSELECT
sync_reset_i => n1476_o[2].OUTPUTSELECT
sync_reset_i => n1476_o[1].OUTPUTSELECT
sync_reset_i => n1476_o[0].OUTPUTSELECT
overflow_strb_i => overflow_strb_i.IN1
curr_time_i[0] => curr_time_i[0].IN1
curr_time_i[1] => curr_time_i[1].IN1
curr_time_i[2] => curr_time_i[2].IN1
curr_time_i[3] => curr_time_i[3].IN1
curr_time_i[4] => curr_time_i[4].IN1
curr_time_i[5] => curr_time_i[5].IN1
curr_time_i[6] => curr_time_i[6].IN1
curr_time_i[7] => curr_time_i[7].IN1
curr_time_i[8] => curr_time_i[8].IN1
curr_time_i[9] => curr_time_i[9].IN1
curr_time_i[10] => curr_time_i[10].IN1
curr_time_i[11] => curr_time_i[11].IN1
curr_time_i[12] => curr_time_i[12].IN1
curr_time_i[13] => curr_time_i[13].IN1
curr_time_i[14] => curr_time_i[14].IN1
curr_time_i[15] => curr_time_i[15].IN1
curr_time_i[16] => curr_time_i[16].IN1
curr_time_i[17] => curr_time_i[17].IN1
curr_time_i[18] => curr_time_i[18].IN1
spike_i => spike_i.IN1
spike_strb_i => spike_strb_i.IN1
d_max_i[0] => LessThan0.IN3
d_max_i[1] => LessThan0.IN2
d_max_i[2] => LessThan0.IN1
d_min_i[0] => LessThan2.IN3
d_min_i[1] => LessThan2.IN2
d_min_i[2] => LessThan2.IN1
win_length_i[0] => win_length_i[0].IN1
win_length_i[1] => win_length_i[1].IN1
win_length_i[2] => win_length_i[2].IN1
win_length_i[3] => win_length_i[3].IN1
win_length_i[4] => win_length_i[4].IN1
win_length_i[5] => win_length_i[5].IN1
win_length_i[6] => win_length_i[6].IN1
win_length_i[7] => win_length_i[7].IN1
win_length_i[8] => win_length_i[8].IN1
win_length_i[9] => win_length_i[9].IN1
win_length_i[10] => win_length_i[10].IN1
win_length_i[11] => win_length_i[11].IN1
win_length_i[12] => win_length_i[12].IN1
win_length_i[13] => win_length_i[13].IN1
win_length_i[14] => win_length_i[14].IN1
win_length_i[15] => win_length_i[15].IN1
win_length_i[16] => win_length_i[16].IN1
win_length_i[17] => win_length_i[17].IN1
win_length_i[18] => win_length_i[18].IN1
win_length_i[19] => win_length_i[19].IN1
max_delta_steps_i[0] => LessThan1.IN8
max_delta_steps_i[1] => LessThan1.IN7
max_delta_steps_i[2] => LessThan1.IN6
max_delta_steps_i[3] => LessThan1.IN5
max_delta_steps_i[4] => LessThan1.IN4
max_delta_steps_i[5] => LessThan1.IN3
max_delta_steps_i[6] => LessThan1.IN2
max_delta_steps_i[7] => LessThan1.IN1
increasing_en_o <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
decreasing_en_o <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
direction_upper_o <= n1458_o.DB_MAX_OUTPUT_PORT_TYPE
direction_lower_o <= n1459_o.DB_MAX_OUTPUT_PORT_TYPE
delta_steps_upper_strb_o <= n1444_o.DB_MAX_OUTPUT_PORT_TYPE
delta_steps_lower_strb_o <= n1441_o.DB_MAX_OUTPUT_PORT_TYPE
delta_steps_upper_o[0] <= n1469_o[0].DB_MAX_OUTPUT_PORT_TYPE
delta_steps_upper_o[1] <= n1469_o[1].DB_MAX_OUTPUT_PORT_TYPE
delta_steps_upper_o[2] <= n1469_o[2].DB_MAX_OUTPUT_PORT_TYPE
delta_steps_upper_o[3] <= n1469_o[3].DB_MAX_OUTPUT_PORT_TYPE
delta_steps_upper_o[4] <= n1469_o[4].DB_MAX_OUTPUT_PORT_TYPE
delta_steps_upper_o[5] <= n1469_o[5].DB_MAX_OUTPUT_PORT_TYPE
delta_steps_upper_o[6] <= n1469_o[6].DB_MAX_OUTPUT_PORT_TYPE
delta_steps_upper_o[7] <= n1469_o[7].DB_MAX_OUTPUT_PORT_TYPE
delta_steps_lower_o[0] <= n1463_o[0].DB_MAX_OUTPUT_PORT_TYPE
delta_steps_lower_o[1] <= n1463_o[1].DB_MAX_OUTPUT_PORT_TYPE
delta_steps_lower_o[2] <= n1463_o[2].DB_MAX_OUTPUT_PORT_TYPE
delta_steps_lower_o[3] <= n1463_o[3].DB_MAX_OUTPUT_PORT_TYPE
delta_steps_lower_o[4] <= n1463_o[4].DB_MAX_OUTPUT_PORT_TYPE
delta_steps_lower_o[5] <= n1463_o[5].DB_MAX_OUTPUT_PORT_TYPE
delta_steps_lower_o[6] <= n1463_o[6].DB_MAX_OUTPUT_PORT_TYPE
delta_steps_lower_o[7] <= n1463_o[7].DB_MAX_OUTPUT_PORT_TYPE
adapt_on_overflow_strb_o <= n1366_o.DB_MAX_OUTPUT_PORT_TYPE


|atbs_core_fixed_window_board|atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0|adaptive_threshold_control_20_19_8_8_255_0_3_2:adaptive_ctrl_0|spike_shift_reg_20_19:spike_shift_reg_0
clock_i => n2498_q.CLK
clock_i => n2497_q[0].CLK
clock_i => n2497_q[1].CLK
clock_i => n2497_q[2].CLK
clock_i => n2497_q[3].CLK
clock_i => n2497_q[4].CLK
clock_i => n2497_q[5].CLK
clock_i => n2497_q[6].CLK
clock_i => n2497_q[7].CLK
clock_i => n2497_q[8].CLK
clock_i => n2497_q[9].CLK
clock_i => n2497_q[10].CLK
clock_i => n2497_q[11].CLK
clock_i => n2497_q[12].CLK
clock_i => n2497_q[13].CLK
clock_i => n2497_q[14].CLK
clock_i => n2495_q[0].CLK
clock_i => n2495_q[1].CLK
clock_i => n2495_q[2].CLK
clock_i => n2495_q[3].CLK
clock_i => n2495_q[4].CLK
clock_i => n2495_q[5].CLK
clock_i => n2495_q[6].CLK
clock_i => n2495_q[7].CLK
clock_i => n2495_q[8].CLK
clock_i => n2495_q[9].CLK
clock_i => n2495_q[10].CLK
clock_i => n2495_q[11].CLK
clock_i => n2495_q[12].CLK
clock_i => n2495_q[13].CLK
clock_i => n2495_q[14].CLK
clock_i => n2495_q[15].CLK
clock_i => n2495_q[16].CLK
clock_i => n2495_q[17].CLK
clock_i => n2495_q[18].CLK
clock_i => n2495_q[19].CLK
clock_i => n2495_q[20].CLK
clock_i => n2495_q[21].CLK
clock_i => n2495_q[22].CLK
clock_i => n2495_q[23].CLK
clock_i => n2495_q[24].CLK
clock_i => n2495_q[25].CLK
clock_i => n2495_q[26].CLK
clock_i => n2495_q[27].CLK
clock_i => n2495_q[28].CLK
clock_i => n2495_q[29].CLK
clock_i => n2494_q[0].CLK
clock_i => n2494_q[1].CLK
clock_i => n2494_q[2].CLK
clock_i => n2494_q[3].CLK
clock_i => n2494_q[4].CLK
clock_i => n2494_q[5].CLK
clock_i => n2494_q[6].CLK
clock_i => n2494_q[7].CLK
clock_i => n2494_q[8].CLK
clock_i => n2494_q[9].CLK
clock_i => n2494_q[10].CLK
clock_i => n2494_q[11].CLK
clock_i => n2494_q[12].CLK
clock_i => n2494_q[13].CLK
clock_i => n2494_q[14].CLK
clock_i => n2494_q[15].CLK
clock_i => n2494_q[16].CLK
clock_i => n2494_q[17].CLK
clock_i => n2494_q[18].CLK
clock_i => n2494_q[19].CLK
clock_i => n2494_q[20].CLK
clock_i => n2494_q[21].CLK
clock_i => n2494_q[22].CLK
clock_i => n2494_q[23].CLK
clock_i => n2494_q[24].CLK
clock_i => n2494_q[25].CLK
clock_i => n2494_q[26].CLK
clock_i => n2494_q[27].CLK
clock_i => n2494_q[28].CLK
clock_i => n2494_q[29].CLK
clock_i => n2494_q[30].CLK
clock_i => n2494_q[31].CLK
clock_i => n2494_q[32].CLK
clock_i => n2494_q[33].CLK
clock_i => n2494_q[34].CLK
clock_i => n2494_q[35].CLK
clock_i => n2494_q[36].CLK
clock_i => n2494_q[37].CLK
clock_i => n2494_q[38].CLK
clock_i => n2494_q[39].CLK
clock_i => n2494_q[40].CLK
clock_i => n2494_q[41].CLK
clock_i => n2494_q[42].CLK
clock_i => n2494_q[43].CLK
clock_i => n2494_q[44].CLK
clock_i => n2494_q[45].CLK
clock_i => n2494_q[46].CLK
clock_i => n2494_q[47].CLK
clock_i => n2494_q[48].CLK
clock_i => n2494_q[49].CLK
clock_i => n2494_q[50].CLK
clock_i => n2494_q[51].CLK
clock_i => n2494_q[52].CLK
clock_i => n2494_q[53].CLK
clock_i => n2494_q[54].CLK
clock_i => n2494_q[55].CLK
clock_i => n2494_q[56].CLK
clock_i => n2494_q[57].CLK
clock_i => n2494_q[58].CLK
clock_i => n2494_q[59].CLK
clock_i => n2494_q[60].CLK
clock_i => n2494_q[61].CLK
clock_i => n2494_q[62].CLK
clock_i => n2494_q[63].CLK
clock_i => n2494_q[64].CLK
clock_i => n2494_q[65].CLK
clock_i => n2494_q[66].CLK
clock_i => n2494_q[67].CLK
clock_i => n2494_q[68].CLK
clock_i => n2494_q[69].CLK
clock_i => n2494_q[70].CLK
clock_i => n2494_q[71].CLK
clock_i => n2494_q[72].CLK
clock_i => n2494_q[73].CLK
clock_i => n2494_q[74].CLK
clock_i => n2494_q[75].CLK
clock_i => n2494_q[76].CLK
clock_i => n2494_q[77].CLK
clock_i => n2494_q[78].CLK
clock_i => n2494_q[79].CLK
clock_i => n2494_q[80].CLK
clock_i => n2494_q[81].CLK
clock_i => n2494_q[82].CLK
clock_i => n2494_q[83].CLK
clock_i => n2494_q[84].CLK
clock_i => n2494_q[85].CLK
clock_i => n2494_q[86].CLK
clock_i => n2494_q[87].CLK
clock_i => n2494_q[88].CLK
clock_i => n2494_q[89].CLK
clock_i => n2494_q[90].CLK
clock_i => n2494_q[91].CLK
clock_i => n2494_q[92].CLK
clock_i => n2494_q[93].CLK
clock_i => n2494_q[94].CLK
clock_i => n2494_q[95].CLK
clock_i => n2494_q[96].CLK
clock_i => n2494_q[97].CLK
clock_i => n2494_q[98].CLK
clock_i => n2494_q[99].CLK
clock_i => n2494_q[100].CLK
clock_i => n2494_q[101].CLK
clock_i => n2494_q[102].CLK
clock_i => n2494_q[103].CLK
clock_i => n2494_q[104].CLK
clock_i => n2494_q[105].CLK
clock_i => n2494_q[106].CLK
clock_i => n2494_q[107].CLK
clock_i => n2494_q[108].CLK
clock_i => n2494_q[109].CLK
clock_i => n2494_q[110].CLK
clock_i => n2494_q[111].CLK
clock_i => n2494_q[112].CLK
clock_i => n2494_q[113].CLK
clock_i => n2494_q[114].CLK
clock_i => n2494_q[115].CLK
clock_i => n2494_q[116].CLK
clock_i => n2494_q[117].CLK
clock_i => n2494_q[118].CLK
clock_i => n2494_q[119].CLK
clock_i => n2494_q[120].CLK
clock_i => n2494_q[121].CLK
clock_i => n2494_q[122].CLK
clock_i => n2494_q[123].CLK
clock_i => n2494_q[124].CLK
clock_i => n2494_q[125].CLK
clock_i => n2494_q[126].CLK
clock_i => n2494_q[127].CLK
clock_i => n2494_q[128].CLK
clock_i => n2494_q[129].CLK
clock_i => n2494_q[130].CLK
clock_i => n2494_q[131].CLK
clock_i => n2494_q[132].CLK
clock_i => n2494_q[133].CLK
clock_i => n2494_q[134].CLK
clock_i => n2494_q[135].CLK
clock_i => n2494_q[136].CLK
clock_i => n2494_q[137].CLK
clock_i => n2494_q[138].CLK
clock_i => n2494_q[139].CLK
clock_i => n2494_q[140].CLK
clock_i => n2494_q[141].CLK
clock_i => n2494_q[142].CLK
clock_i => n2494_q[143].CLK
clock_i => n2494_q[144].CLK
clock_i => n2494_q[145].CLK
clock_i => n2494_q[146].CLK
clock_i => n2494_q[147].CLK
clock_i => n2494_q[148].CLK
clock_i => n2494_q[149].CLK
clock_i => n2494_q[150].CLK
clock_i => n2494_q[151].CLK
clock_i => n2494_q[152].CLK
clock_i => n2494_q[153].CLK
clock_i => n2494_q[154].CLK
clock_i => n2494_q[155].CLK
clock_i => n2494_q[156].CLK
clock_i => n2494_q[157].CLK
clock_i => n2494_q[158].CLK
clock_i => n2494_q[159].CLK
clock_i => n2494_q[160].CLK
clock_i => n2494_q[161].CLK
clock_i => n2494_q[162].CLK
clock_i => n2494_q[163].CLK
clock_i => n2494_q[164].CLK
clock_i => n2494_q[165].CLK
clock_i => n2494_q[166].CLK
clock_i => n2494_q[167].CLK
clock_i => n2494_q[168].CLK
clock_i => n2494_q[169].CLK
clock_i => n2494_q[170].CLK
clock_i => n2494_q[171].CLK
clock_i => n2494_q[172].CLK
clock_i => n2494_q[173].CLK
clock_i => n2494_q[174].CLK
clock_i => n2494_q[175].CLK
clock_i => n2494_q[176].CLK
clock_i => n2494_q[177].CLK
clock_i => n2494_q[178].CLK
clock_i => n2494_q[179].CLK
clock_i => n2494_q[180].CLK
clock_i => n2494_q[181].CLK
clock_i => n2494_q[182].CLK
clock_i => n2494_q[183].CLK
clock_i => n2494_q[184].CLK
clock_i => n2494_q[185].CLK
clock_i => n2494_q[186].CLK
clock_i => n2494_q[187].CLK
clock_i => n2494_q[188].CLK
clock_i => n2494_q[189].CLK
clock_i => n2494_q[190].CLK
clock_i => n2494_q[191].CLK
clock_i => n2494_q[192].CLK
clock_i => n2494_q[193].CLK
clock_i => n2494_q[194].CLK
clock_i => n2494_q[195].CLK
clock_i => n2494_q[196].CLK
clock_i => n2494_q[197].CLK
clock_i => n2494_q[198].CLK
clock_i => n2494_q[199].CLK
clock_i => n2494_q[200].CLK
clock_i => n2494_q[201].CLK
clock_i => n2494_q[202].CLK
clock_i => n2494_q[203].CLK
clock_i => n2494_q[204].CLK
clock_i => n2494_q[205].CLK
clock_i => n2494_q[206].CLK
clock_i => n2494_q[207].CLK
clock_i => n2494_q[208].CLK
clock_i => n2494_q[209].CLK
clock_i => n2494_q[210].CLK
clock_i => n2494_q[211].CLK
clock_i => n2494_q[212].CLK
clock_i => n2494_q[213].CLK
clock_i => n2494_q[214].CLK
clock_i => n2494_q[215].CLK
clock_i => n2494_q[216].CLK
clock_i => n2494_q[217].CLK
clock_i => n2494_q[218].CLK
clock_i => n2494_q[219].CLK
clock_i => n2494_q[220].CLK
clock_i => n2494_q[221].CLK
clock_i => n2494_q[222].CLK
clock_i => n2494_q[223].CLK
clock_i => n2494_q[224].CLK
clock_i => n2494_q[225].CLK
clock_i => n2494_q[226].CLK
clock_i => n2494_q[227].CLK
clock_i => n2494_q[228].CLK
clock_i => n2494_q[229].CLK
clock_i => n2494_q[230].CLK
clock_i => n2494_q[231].CLK
clock_i => n2494_q[232].CLK
clock_i => n2494_q[233].CLK
clock_i => n2494_q[234].CLK
clock_i => n2494_q[235].CLK
clock_i => n2494_q[236].CLK
clock_i => n2494_q[237].CLK
clock_i => n2494_q[238].CLK
clock_i => n2494_q[239].CLK
clock_i => n2494_q[240].CLK
clock_i => n2494_q[241].CLK
clock_i => n2494_q[242].CLK
clock_i => n2494_q[243].CLK
clock_i => n2494_q[244].CLK
clock_i => n2494_q[245].CLK
clock_i => n2494_q[246].CLK
clock_i => n2494_q[247].CLK
clock_i => n2494_q[248].CLK
clock_i => n2494_q[249].CLK
clock_i => n2494_q[250].CLK
clock_i => n2494_q[251].CLK
clock_i => n2494_q[252].CLK
clock_i => n2494_q[253].CLK
clock_i => n2494_q[254].CLK
clock_i => n2494_q[255].CLK
clock_i => n2494_q[256].CLK
clock_i => n2494_q[257].CLK
clock_i => n2494_q[258].CLK
clock_i => n2494_q[259].CLK
clock_i => n2494_q[260].CLK
clock_i => n2494_q[261].CLK
clock_i => n2494_q[262].CLK
clock_i => n2494_q[263].CLK
clock_i => n2494_q[264].CLK
clock_i => n2494_q[265].CLK
clock_i => n2494_q[266].CLK
clock_i => n2494_q[267].CLK
clock_i => n2494_q[268].CLK
clock_i => n2494_q[269].CLK
clock_i => n2494_q[270].CLK
clock_i => n2494_q[271].CLK
clock_i => n2494_q[272].CLK
clock_i => n2494_q[273].CLK
clock_i => n2494_q[274].CLK
clock_i => n2494_q[275].CLK
clock_i => n2494_q[276].CLK
clock_i => n2494_q[277].CLK
clock_i => n2494_q[278].CLK
clock_i => n2494_q[279].CLK
clock_i => n2494_q[280].CLK
clock_i => n2494_q[281].CLK
clock_i => n2494_q[282].CLK
clock_i => n2494_q[283].CLK
clock_i => n2494_q[284].CLK
reset_i => n2498_q.ACLR
reset_i => n2497_q[0].ACLR
reset_i => n2497_q[1].ACLR
reset_i => n2497_q[2].ACLR
reset_i => n2497_q[3].ACLR
reset_i => n2497_q[4].ACLR
reset_i => n2497_q[5].ACLR
reset_i => n2497_q[6].ACLR
reset_i => n2497_q[7].ACLR
reset_i => n2497_q[8].ACLR
reset_i => n2497_q[9].ACLR
reset_i => n2497_q[10].ACLR
reset_i => n2497_q[11].ACLR
reset_i => n2497_q[12].ACLR
reset_i => n2497_q[13].ACLR
reset_i => n2497_q[14].ACLR
reset_i => n2495_q[0].ACLR
reset_i => n2495_q[1].ACLR
reset_i => n2495_q[2].ACLR
reset_i => n2495_q[3].ACLR
reset_i => n2495_q[4].ACLR
reset_i => n2495_q[5].ACLR
reset_i => n2495_q[6].ACLR
reset_i => n2495_q[7].ACLR
reset_i => n2495_q[8].ACLR
reset_i => n2495_q[9].ACLR
reset_i => n2495_q[10].ACLR
reset_i => n2495_q[11].ACLR
reset_i => n2495_q[12].ACLR
reset_i => n2495_q[13].ACLR
reset_i => n2495_q[14].ACLR
reset_i => n2495_q[15].ACLR
reset_i => n2495_q[16].ACLR
reset_i => n2495_q[17].ACLR
reset_i => n2495_q[18].ACLR
reset_i => n2495_q[19].ACLR
reset_i => n2495_q[20].ACLR
reset_i => n2495_q[21].ACLR
reset_i => n2495_q[22].ACLR
reset_i => n2495_q[23].ACLR
reset_i => n2495_q[24].ACLR
reset_i => n2495_q[25].ACLR
reset_i => n2495_q[26].ACLR
reset_i => n2495_q[27].ACLR
reset_i => n2495_q[28].ACLR
reset_i => n2495_q[29].ACLR
reset_i => n2494_q[0].ACLR
reset_i => n2494_q[1].ACLR
reset_i => n2494_q[2].ACLR
reset_i => n2494_q[3].ACLR
reset_i => n2494_q[4].ACLR
reset_i => n2494_q[5].ACLR
reset_i => n2494_q[6].ACLR
reset_i => n2494_q[7].ACLR
reset_i => n2494_q[8].ACLR
reset_i => n2494_q[9].ACLR
reset_i => n2494_q[10].ACLR
reset_i => n2494_q[11].ACLR
reset_i => n2494_q[12].ACLR
reset_i => n2494_q[13].ACLR
reset_i => n2494_q[14].ACLR
reset_i => n2494_q[15].ACLR
reset_i => n2494_q[16].ACLR
reset_i => n2494_q[17].ACLR
reset_i => n2494_q[18].ACLR
reset_i => n2494_q[19].ACLR
reset_i => n2494_q[20].ACLR
reset_i => n2494_q[21].ACLR
reset_i => n2494_q[22].ACLR
reset_i => n2494_q[23].ACLR
reset_i => n2494_q[24].ACLR
reset_i => n2494_q[25].ACLR
reset_i => n2494_q[26].ACLR
reset_i => n2494_q[27].ACLR
reset_i => n2494_q[28].ACLR
reset_i => n2494_q[29].ACLR
reset_i => n2494_q[30].ACLR
reset_i => n2494_q[31].ACLR
reset_i => n2494_q[32].ACLR
reset_i => n2494_q[33].ACLR
reset_i => n2494_q[34].ACLR
reset_i => n2494_q[35].ACLR
reset_i => n2494_q[36].ACLR
reset_i => n2494_q[37].ACLR
reset_i => n2494_q[38].ACLR
reset_i => n2494_q[39].ACLR
reset_i => n2494_q[40].ACLR
reset_i => n2494_q[41].ACLR
reset_i => n2494_q[42].ACLR
reset_i => n2494_q[43].ACLR
reset_i => n2494_q[44].ACLR
reset_i => n2494_q[45].ACLR
reset_i => n2494_q[46].ACLR
reset_i => n2494_q[47].ACLR
reset_i => n2494_q[48].ACLR
reset_i => n2494_q[49].ACLR
reset_i => n2494_q[50].ACLR
reset_i => n2494_q[51].ACLR
reset_i => n2494_q[52].ACLR
reset_i => n2494_q[53].ACLR
reset_i => n2494_q[54].ACLR
reset_i => n2494_q[55].ACLR
reset_i => n2494_q[56].ACLR
reset_i => n2494_q[57].ACLR
reset_i => n2494_q[58].ACLR
reset_i => n2494_q[59].ACLR
reset_i => n2494_q[60].ACLR
reset_i => n2494_q[61].ACLR
reset_i => n2494_q[62].ACLR
reset_i => n2494_q[63].ACLR
reset_i => n2494_q[64].ACLR
reset_i => n2494_q[65].ACLR
reset_i => n2494_q[66].ACLR
reset_i => n2494_q[67].ACLR
reset_i => n2494_q[68].ACLR
reset_i => n2494_q[69].ACLR
reset_i => n2494_q[70].ACLR
reset_i => n2494_q[71].ACLR
reset_i => n2494_q[72].ACLR
reset_i => n2494_q[73].ACLR
reset_i => n2494_q[74].ACLR
reset_i => n2494_q[75].ACLR
reset_i => n2494_q[76].ACLR
reset_i => n2494_q[77].ACLR
reset_i => n2494_q[78].ACLR
reset_i => n2494_q[79].ACLR
reset_i => n2494_q[80].ACLR
reset_i => n2494_q[81].ACLR
reset_i => n2494_q[82].ACLR
reset_i => n2494_q[83].ACLR
reset_i => n2494_q[84].ACLR
reset_i => n2494_q[85].ACLR
reset_i => n2494_q[86].ACLR
reset_i => n2494_q[87].ACLR
reset_i => n2494_q[88].ACLR
reset_i => n2494_q[89].ACLR
reset_i => n2494_q[90].ACLR
reset_i => n2494_q[91].ACLR
reset_i => n2494_q[92].ACLR
reset_i => n2494_q[93].ACLR
reset_i => n2494_q[94].ACLR
reset_i => n2494_q[95].ACLR
reset_i => n2494_q[96].ACLR
reset_i => n2494_q[97].ACLR
reset_i => n2494_q[98].ACLR
reset_i => n2494_q[99].ACLR
reset_i => n2494_q[100].ACLR
reset_i => n2494_q[101].ACLR
reset_i => n2494_q[102].ACLR
reset_i => n2494_q[103].ACLR
reset_i => n2494_q[104].ACLR
reset_i => n2494_q[105].ACLR
reset_i => n2494_q[106].ACLR
reset_i => n2494_q[107].ACLR
reset_i => n2494_q[108].ACLR
reset_i => n2494_q[109].ACLR
reset_i => n2494_q[110].ACLR
reset_i => n2494_q[111].ACLR
reset_i => n2494_q[112].ACLR
reset_i => n2494_q[113].ACLR
reset_i => n2494_q[114].ACLR
reset_i => n2494_q[115].ACLR
reset_i => n2494_q[116].ACLR
reset_i => n2494_q[117].ACLR
reset_i => n2494_q[118].ACLR
reset_i => n2494_q[119].ACLR
reset_i => n2494_q[120].ACLR
reset_i => n2494_q[121].ACLR
reset_i => n2494_q[122].ACLR
reset_i => n2494_q[123].ACLR
reset_i => n2494_q[124].ACLR
reset_i => n2494_q[125].ACLR
reset_i => n2494_q[126].ACLR
reset_i => n2494_q[127].ACLR
reset_i => n2494_q[128].ACLR
reset_i => n2494_q[129].ACLR
reset_i => n2494_q[130].ACLR
reset_i => n2494_q[131].ACLR
reset_i => n2494_q[132].ACLR
reset_i => n2494_q[133].ACLR
reset_i => n2494_q[134].ACLR
reset_i => n2494_q[135].ACLR
reset_i => n2494_q[136].ACLR
reset_i => n2494_q[137].ACLR
reset_i => n2494_q[138].ACLR
reset_i => n2494_q[139].ACLR
reset_i => n2494_q[140].ACLR
reset_i => n2494_q[141].ACLR
reset_i => n2494_q[142].ACLR
reset_i => n2494_q[143].ACLR
reset_i => n2494_q[144].ACLR
reset_i => n2494_q[145].ACLR
reset_i => n2494_q[146].ACLR
reset_i => n2494_q[147].ACLR
reset_i => n2494_q[148].ACLR
reset_i => n2494_q[149].ACLR
reset_i => n2494_q[150].ACLR
reset_i => n2494_q[151].ACLR
reset_i => n2494_q[152].ACLR
reset_i => n2494_q[153].ACLR
reset_i => n2494_q[154].ACLR
reset_i => n2494_q[155].ACLR
reset_i => n2494_q[156].ACLR
reset_i => n2494_q[157].ACLR
reset_i => n2494_q[158].ACLR
reset_i => n2494_q[159].ACLR
reset_i => n2494_q[160].ACLR
reset_i => n2494_q[161].ACLR
reset_i => n2494_q[162].ACLR
reset_i => n2494_q[163].ACLR
reset_i => n2494_q[164].ACLR
reset_i => n2494_q[165].ACLR
reset_i => n2494_q[166].ACLR
reset_i => n2494_q[167].ACLR
reset_i => n2494_q[168].ACLR
reset_i => n2494_q[169].ACLR
reset_i => n2494_q[170].ACLR
reset_i => n2494_q[171].ACLR
reset_i => n2494_q[172].ACLR
reset_i => n2494_q[173].ACLR
reset_i => n2494_q[174].ACLR
reset_i => n2494_q[175].ACLR
reset_i => n2494_q[176].ACLR
reset_i => n2494_q[177].ACLR
reset_i => n2494_q[178].ACLR
reset_i => n2494_q[179].ACLR
reset_i => n2494_q[180].ACLR
reset_i => n2494_q[181].ACLR
reset_i => n2494_q[182].ACLR
reset_i => n2494_q[183].ACLR
reset_i => n2494_q[184].ACLR
reset_i => n2494_q[185].ACLR
reset_i => n2494_q[186].ACLR
reset_i => n2494_q[187].ACLR
reset_i => n2494_q[188].ACLR
reset_i => n2494_q[189].ACLR
reset_i => n2494_q[190].ACLR
reset_i => n2494_q[191].ACLR
reset_i => n2494_q[192].ACLR
reset_i => n2494_q[193].ACLR
reset_i => n2494_q[194].ACLR
reset_i => n2494_q[195].ACLR
reset_i => n2494_q[196].ACLR
reset_i => n2494_q[197].ACLR
reset_i => n2494_q[198].ACLR
reset_i => n2494_q[199].ACLR
reset_i => n2494_q[200].ACLR
reset_i => n2494_q[201].ACLR
reset_i => n2494_q[202].ACLR
reset_i => n2494_q[203].ACLR
reset_i => n2494_q[204].ACLR
reset_i => n2494_q[205].ACLR
reset_i => n2494_q[206].ACLR
reset_i => n2494_q[207].ACLR
reset_i => n2494_q[208].ACLR
reset_i => n2494_q[209].ACLR
reset_i => n2494_q[210].ACLR
reset_i => n2494_q[211].ACLR
reset_i => n2494_q[212].ACLR
reset_i => n2494_q[213].ACLR
reset_i => n2494_q[214].ACLR
reset_i => n2494_q[215].ACLR
reset_i => n2494_q[216].ACLR
reset_i => n2494_q[217].ACLR
reset_i => n2494_q[218].ACLR
reset_i => n2494_q[219].ACLR
reset_i => n2494_q[220].ACLR
reset_i => n2494_q[221].ACLR
reset_i => n2494_q[222].ACLR
reset_i => n2494_q[223].ACLR
reset_i => n2494_q[224].ACLR
reset_i => n2494_q[225].ACLR
reset_i => n2494_q[226].ACLR
reset_i => n2494_q[227].ACLR
reset_i => n2494_q[228].ACLR
reset_i => n2494_q[229].ACLR
reset_i => n2494_q[230].ACLR
reset_i => n2494_q[231].ACLR
reset_i => n2494_q[232].ACLR
reset_i => n2494_q[233].ACLR
reset_i => n2494_q[234].ACLR
reset_i => n2494_q[235].ACLR
reset_i => n2494_q[236].ACLR
reset_i => n2494_q[237].ACLR
reset_i => n2494_q[238].ACLR
reset_i => n2494_q[239].ACLR
reset_i => n2494_q[240].ACLR
reset_i => n2494_q[241].ACLR
reset_i => n2494_q[242].ACLR
reset_i => n2494_q[243].ACLR
reset_i => n2494_q[244].ACLR
reset_i => n2494_q[245].ACLR
reset_i => n2494_q[246].ACLR
reset_i => n2494_q[247].ACLR
reset_i => n2494_q[248].ACLR
reset_i => n2494_q[249].ACLR
reset_i => n2494_q[250].ACLR
reset_i => n2494_q[251].ACLR
reset_i => n2494_q[252].ACLR
reset_i => n2494_q[253].ACLR
reset_i => n2494_q[254].ACLR
reset_i => n2494_q[255].ACLR
reset_i => n2494_q[256].ACLR
reset_i => n2494_q[257].ACLR
reset_i => n2494_q[258].ACLR
reset_i => n2494_q[259].ACLR
reset_i => n2494_q[260].ACLR
reset_i => n2494_q[261].ACLR
reset_i => n2494_q[262].ACLR
reset_i => n2494_q[263].ACLR
reset_i => n2494_q[264].ACLR
reset_i => n2494_q[265].ACLR
reset_i => n2494_q[266].ACLR
reset_i => n2494_q[267].ACLR
reset_i => n2494_q[268].ACLR
reset_i => n2494_q[269].ACLR
reset_i => n2494_q[270].ACLR
reset_i => n2494_q[271].ACLR
reset_i => n2494_q[272].ACLR
reset_i => n2494_q[273].ACLR
reset_i => n2494_q[274].ACLR
reset_i => n2494_q[275].ACLR
reset_i => n2494_q[276].ACLR
reset_i => n2494_q[277].ACLR
reset_i => n2494_q[278].ACLR
reset_i => n2494_q[279].ACLR
reset_i => n2494_q[280].ACLR
reset_i => n2494_q[281].ACLR
reset_i => n2494_q[282].ACLR
reset_i => n2494_q[283].ACLR
reset_i => n2494_q[284].ACLR
overflow_strb_i => n2104_o[14].OUTPUTSELECT
overflow_strb_i => n2104_o[13].OUTPUTSELECT
overflow_strb_i => n2104_o[12].OUTPUTSELECT
overflow_strb_i => n2104_o[11].OUTPUTSELECT
overflow_strb_i => n2104_o[10].OUTPUTSELECT
overflow_strb_i => n2104_o[9].OUTPUTSELECT
overflow_strb_i => n2104_o[8].OUTPUTSELECT
overflow_strb_i => n2104_o[7].OUTPUTSELECT
overflow_strb_i => n2104_o[6].OUTPUTSELECT
overflow_strb_i => n2104_o[5].OUTPUTSELECT
overflow_strb_i => n2104_o[4].OUTPUTSELECT
overflow_strb_i => n2104_o[3].OUTPUTSELECT
overflow_strb_i => n2104_o[2].OUTPUTSELECT
overflow_strb_i => n2104_o[1].OUTPUTSELECT
overflow_strb_i => n2104_o[0].OUTPUTSELECT
curr_time_i[0] => LessThan0.IN20
curr_time_i[0] => LessThan1.IN20
curr_time_i[0] => LessThan2.IN20
curr_time_i[0] => LessThan3.IN20
curr_time_i[0] => LessThan4.IN20
curr_time_i[0] => LessThan5.IN20
curr_time_i[0] => LessThan6.IN20
curr_time_i[0] => LessThan7.IN20
curr_time_i[0] => LessThan8.IN20
curr_time_i[0] => LessThan9.IN20
curr_time_i[0] => LessThan10.IN20
curr_time_i[0] => LessThan11.IN20
curr_time_i[0] => LessThan12.IN20
curr_time_i[0] => LessThan13.IN20
curr_time_i[0] => LessThan14.IN20
curr_time_i[0] => n2494_q[0].DATAIN
curr_time_i[1] => LessThan0.IN19
curr_time_i[1] => LessThan1.IN19
curr_time_i[1] => LessThan2.IN19
curr_time_i[1] => LessThan3.IN19
curr_time_i[1] => LessThan4.IN19
curr_time_i[1] => LessThan5.IN19
curr_time_i[1] => LessThan6.IN19
curr_time_i[1] => LessThan7.IN19
curr_time_i[1] => LessThan8.IN19
curr_time_i[1] => LessThan9.IN19
curr_time_i[1] => LessThan10.IN19
curr_time_i[1] => LessThan11.IN19
curr_time_i[1] => LessThan12.IN19
curr_time_i[1] => LessThan13.IN19
curr_time_i[1] => LessThan14.IN19
curr_time_i[1] => n2494_q[1].DATAIN
curr_time_i[2] => LessThan0.IN18
curr_time_i[2] => LessThan1.IN18
curr_time_i[2] => LessThan2.IN18
curr_time_i[2] => LessThan3.IN18
curr_time_i[2] => LessThan4.IN18
curr_time_i[2] => LessThan5.IN18
curr_time_i[2] => LessThan6.IN18
curr_time_i[2] => LessThan7.IN18
curr_time_i[2] => LessThan8.IN18
curr_time_i[2] => LessThan9.IN18
curr_time_i[2] => LessThan10.IN18
curr_time_i[2] => LessThan11.IN18
curr_time_i[2] => LessThan12.IN18
curr_time_i[2] => LessThan13.IN18
curr_time_i[2] => LessThan14.IN18
curr_time_i[2] => n2494_q[2].DATAIN
curr_time_i[3] => LessThan0.IN17
curr_time_i[3] => LessThan1.IN17
curr_time_i[3] => LessThan2.IN17
curr_time_i[3] => LessThan3.IN17
curr_time_i[3] => LessThan4.IN17
curr_time_i[3] => LessThan5.IN17
curr_time_i[3] => LessThan6.IN17
curr_time_i[3] => LessThan7.IN17
curr_time_i[3] => LessThan8.IN17
curr_time_i[3] => LessThan9.IN17
curr_time_i[3] => LessThan10.IN17
curr_time_i[3] => LessThan11.IN17
curr_time_i[3] => LessThan12.IN17
curr_time_i[3] => LessThan13.IN17
curr_time_i[3] => LessThan14.IN17
curr_time_i[3] => n2494_q[3].DATAIN
curr_time_i[4] => LessThan0.IN16
curr_time_i[4] => LessThan1.IN16
curr_time_i[4] => LessThan2.IN16
curr_time_i[4] => LessThan3.IN16
curr_time_i[4] => LessThan4.IN16
curr_time_i[4] => LessThan5.IN16
curr_time_i[4] => LessThan6.IN16
curr_time_i[4] => LessThan7.IN16
curr_time_i[4] => LessThan8.IN16
curr_time_i[4] => LessThan9.IN16
curr_time_i[4] => LessThan10.IN16
curr_time_i[4] => LessThan11.IN16
curr_time_i[4] => LessThan12.IN16
curr_time_i[4] => LessThan13.IN16
curr_time_i[4] => LessThan14.IN16
curr_time_i[4] => n2494_q[4].DATAIN
curr_time_i[5] => LessThan0.IN15
curr_time_i[5] => LessThan1.IN15
curr_time_i[5] => LessThan2.IN15
curr_time_i[5] => LessThan3.IN15
curr_time_i[5] => LessThan4.IN15
curr_time_i[5] => LessThan5.IN15
curr_time_i[5] => LessThan6.IN15
curr_time_i[5] => LessThan7.IN15
curr_time_i[5] => LessThan8.IN15
curr_time_i[5] => LessThan9.IN15
curr_time_i[5] => LessThan10.IN15
curr_time_i[5] => LessThan11.IN15
curr_time_i[5] => LessThan12.IN15
curr_time_i[5] => LessThan13.IN15
curr_time_i[5] => LessThan14.IN15
curr_time_i[5] => n2494_q[5].DATAIN
curr_time_i[6] => LessThan0.IN14
curr_time_i[6] => LessThan1.IN14
curr_time_i[6] => LessThan2.IN14
curr_time_i[6] => LessThan3.IN14
curr_time_i[6] => LessThan4.IN14
curr_time_i[6] => LessThan5.IN14
curr_time_i[6] => LessThan6.IN14
curr_time_i[6] => LessThan7.IN14
curr_time_i[6] => LessThan8.IN14
curr_time_i[6] => LessThan9.IN14
curr_time_i[6] => LessThan10.IN14
curr_time_i[6] => LessThan11.IN14
curr_time_i[6] => LessThan12.IN14
curr_time_i[6] => LessThan13.IN14
curr_time_i[6] => LessThan14.IN14
curr_time_i[6] => n2494_q[6].DATAIN
curr_time_i[7] => LessThan0.IN13
curr_time_i[7] => LessThan1.IN13
curr_time_i[7] => LessThan2.IN13
curr_time_i[7] => LessThan3.IN13
curr_time_i[7] => LessThan4.IN13
curr_time_i[7] => LessThan5.IN13
curr_time_i[7] => LessThan6.IN13
curr_time_i[7] => LessThan7.IN13
curr_time_i[7] => LessThan8.IN13
curr_time_i[7] => LessThan9.IN13
curr_time_i[7] => LessThan10.IN13
curr_time_i[7] => LessThan11.IN13
curr_time_i[7] => LessThan12.IN13
curr_time_i[7] => LessThan13.IN13
curr_time_i[7] => LessThan14.IN13
curr_time_i[7] => n2494_q[7].DATAIN
curr_time_i[8] => LessThan0.IN12
curr_time_i[8] => LessThan1.IN12
curr_time_i[8] => LessThan2.IN12
curr_time_i[8] => LessThan3.IN12
curr_time_i[8] => LessThan4.IN12
curr_time_i[8] => LessThan5.IN12
curr_time_i[8] => LessThan6.IN12
curr_time_i[8] => LessThan7.IN12
curr_time_i[8] => LessThan8.IN12
curr_time_i[8] => LessThan9.IN12
curr_time_i[8] => LessThan10.IN12
curr_time_i[8] => LessThan11.IN12
curr_time_i[8] => LessThan12.IN12
curr_time_i[8] => LessThan13.IN12
curr_time_i[8] => LessThan14.IN12
curr_time_i[8] => n2494_q[8].DATAIN
curr_time_i[9] => LessThan0.IN11
curr_time_i[9] => LessThan1.IN11
curr_time_i[9] => LessThan2.IN11
curr_time_i[9] => LessThan3.IN11
curr_time_i[9] => LessThan4.IN11
curr_time_i[9] => LessThan5.IN11
curr_time_i[9] => LessThan6.IN11
curr_time_i[9] => LessThan7.IN11
curr_time_i[9] => LessThan8.IN11
curr_time_i[9] => LessThan9.IN11
curr_time_i[9] => LessThan10.IN11
curr_time_i[9] => LessThan11.IN11
curr_time_i[9] => LessThan12.IN11
curr_time_i[9] => LessThan13.IN11
curr_time_i[9] => LessThan14.IN11
curr_time_i[9] => n2494_q[9].DATAIN
curr_time_i[10] => LessThan0.IN10
curr_time_i[10] => LessThan1.IN10
curr_time_i[10] => LessThan2.IN10
curr_time_i[10] => LessThan3.IN10
curr_time_i[10] => LessThan4.IN10
curr_time_i[10] => LessThan5.IN10
curr_time_i[10] => LessThan6.IN10
curr_time_i[10] => LessThan7.IN10
curr_time_i[10] => LessThan8.IN10
curr_time_i[10] => LessThan9.IN10
curr_time_i[10] => LessThan10.IN10
curr_time_i[10] => LessThan11.IN10
curr_time_i[10] => LessThan12.IN10
curr_time_i[10] => LessThan13.IN10
curr_time_i[10] => LessThan14.IN10
curr_time_i[10] => n2494_q[10].DATAIN
curr_time_i[11] => LessThan0.IN9
curr_time_i[11] => LessThan1.IN9
curr_time_i[11] => LessThan2.IN9
curr_time_i[11] => LessThan3.IN9
curr_time_i[11] => LessThan4.IN9
curr_time_i[11] => LessThan5.IN9
curr_time_i[11] => LessThan6.IN9
curr_time_i[11] => LessThan7.IN9
curr_time_i[11] => LessThan8.IN9
curr_time_i[11] => LessThan9.IN9
curr_time_i[11] => LessThan10.IN9
curr_time_i[11] => LessThan11.IN9
curr_time_i[11] => LessThan12.IN9
curr_time_i[11] => LessThan13.IN9
curr_time_i[11] => LessThan14.IN9
curr_time_i[11] => n2494_q[11].DATAIN
curr_time_i[12] => LessThan0.IN8
curr_time_i[12] => LessThan1.IN8
curr_time_i[12] => LessThan2.IN8
curr_time_i[12] => LessThan3.IN8
curr_time_i[12] => LessThan4.IN8
curr_time_i[12] => LessThan5.IN8
curr_time_i[12] => LessThan6.IN8
curr_time_i[12] => LessThan7.IN8
curr_time_i[12] => LessThan8.IN8
curr_time_i[12] => LessThan9.IN8
curr_time_i[12] => LessThan10.IN8
curr_time_i[12] => LessThan11.IN8
curr_time_i[12] => LessThan12.IN8
curr_time_i[12] => LessThan13.IN8
curr_time_i[12] => LessThan14.IN8
curr_time_i[12] => n2494_q[12].DATAIN
curr_time_i[13] => LessThan0.IN7
curr_time_i[13] => LessThan1.IN7
curr_time_i[13] => LessThan2.IN7
curr_time_i[13] => LessThan3.IN7
curr_time_i[13] => LessThan4.IN7
curr_time_i[13] => LessThan5.IN7
curr_time_i[13] => LessThan6.IN7
curr_time_i[13] => LessThan7.IN7
curr_time_i[13] => LessThan8.IN7
curr_time_i[13] => LessThan9.IN7
curr_time_i[13] => LessThan10.IN7
curr_time_i[13] => LessThan11.IN7
curr_time_i[13] => LessThan12.IN7
curr_time_i[13] => LessThan13.IN7
curr_time_i[13] => LessThan14.IN7
curr_time_i[13] => n2494_q[13].DATAIN
curr_time_i[14] => LessThan0.IN6
curr_time_i[14] => LessThan1.IN6
curr_time_i[14] => LessThan2.IN6
curr_time_i[14] => LessThan3.IN6
curr_time_i[14] => LessThan4.IN6
curr_time_i[14] => LessThan5.IN6
curr_time_i[14] => LessThan6.IN6
curr_time_i[14] => LessThan7.IN6
curr_time_i[14] => LessThan8.IN6
curr_time_i[14] => LessThan9.IN6
curr_time_i[14] => LessThan10.IN6
curr_time_i[14] => LessThan11.IN6
curr_time_i[14] => LessThan12.IN6
curr_time_i[14] => LessThan13.IN6
curr_time_i[14] => LessThan14.IN6
curr_time_i[14] => n2494_q[14].DATAIN
curr_time_i[15] => LessThan0.IN5
curr_time_i[15] => LessThan1.IN5
curr_time_i[15] => LessThan2.IN5
curr_time_i[15] => LessThan3.IN5
curr_time_i[15] => LessThan4.IN5
curr_time_i[15] => LessThan5.IN5
curr_time_i[15] => LessThan6.IN5
curr_time_i[15] => LessThan7.IN5
curr_time_i[15] => LessThan8.IN5
curr_time_i[15] => LessThan9.IN5
curr_time_i[15] => LessThan10.IN5
curr_time_i[15] => LessThan11.IN5
curr_time_i[15] => LessThan12.IN5
curr_time_i[15] => LessThan13.IN5
curr_time_i[15] => LessThan14.IN5
curr_time_i[15] => n2494_q[15].DATAIN
curr_time_i[16] => LessThan0.IN4
curr_time_i[16] => LessThan1.IN4
curr_time_i[16] => LessThan2.IN4
curr_time_i[16] => LessThan3.IN4
curr_time_i[16] => LessThan4.IN4
curr_time_i[16] => LessThan5.IN4
curr_time_i[16] => LessThan6.IN4
curr_time_i[16] => LessThan7.IN4
curr_time_i[16] => LessThan8.IN4
curr_time_i[16] => LessThan9.IN4
curr_time_i[16] => LessThan10.IN4
curr_time_i[16] => LessThan11.IN4
curr_time_i[16] => LessThan12.IN4
curr_time_i[16] => LessThan13.IN4
curr_time_i[16] => LessThan14.IN4
curr_time_i[16] => n2494_q[16].DATAIN
curr_time_i[17] => LessThan0.IN3
curr_time_i[17] => LessThan1.IN3
curr_time_i[17] => LessThan2.IN3
curr_time_i[17] => LessThan3.IN3
curr_time_i[17] => LessThan4.IN3
curr_time_i[17] => LessThan5.IN3
curr_time_i[17] => LessThan6.IN3
curr_time_i[17] => LessThan7.IN3
curr_time_i[17] => LessThan8.IN3
curr_time_i[17] => LessThan9.IN3
curr_time_i[17] => LessThan10.IN3
curr_time_i[17] => LessThan11.IN3
curr_time_i[17] => LessThan12.IN3
curr_time_i[17] => LessThan13.IN3
curr_time_i[17] => LessThan14.IN3
curr_time_i[17] => n2494_q[17].DATAIN
curr_time_i[18] => LessThan0.IN2
curr_time_i[18] => LessThan1.IN2
curr_time_i[18] => LessThan2.IN2
curr_time_i[18] => LessThan3.IN2
curr_time_i[18] => LessThan4.IN2
curr_time_i[18] => LessThan5.IN2
curr_time_i[18] => LessThan6.IN2
curr_time_i[18] => LessThan7.IN2
curr_time_i[18] => LessThan8.IN2
curr_time_i[18] => LessThan9.IN2
curr_time_i[18] => LessThan10.IN2
curr_time_i[18] => LessThan11.IN2
curr_time_i[18] => LessThan12.IN2
curr_time_i[18] => LessThan13.IN2
curr_time_i[18] => LessThan14.IN2
curr_time_i[18] => n2494_q[18].DATAIN
spike_i => n2243_o[0].DATAB
spike_i => n2243_o[1].DATAB
spike_strb_i => n2243_o[29].OUTPUTSELECT
spike_strb_i => n2243_o[28].OUTPUTSELECT
spike_strb_i => n2243_o[27].OUTPUTSELECT
spike_strb_i => n2243_o[26].OUTPUTSELECT
spike_strb_i => n2243_o[25].OUTPUTSELECT
spike_strb_i => n2243_o[24].OUTPUTSELECT
spike_strb_i => n2243_o[23].OUTPUTSELECT
spike_strb_i => n2243_o[22].OUTPUTSELECT
spike_strb_i => n2243_o[21].OUTPUTSELECT
spike_strb_i => n2243_o[20].OUTPUTSELECT
spike_strb_i => n2243_o[19].OUTPUTSELECT
spike_strb_i => n2243_o[18].OUTPUTSELECT
spike_strb_i => n2243_o[17].OUTPUTSELECT
spike_strb_i => n2243_o[16].OUTPUTSELECT
spike_strb_i => n2243_o[15].OUTPUTSELECT
spike_strb_i => n2243_o[14].OUTPUTSELECT
spike_strb_i => n2243_o[13].OUTPUTSELECT
spike_strb_i => n2243_o[12].OUTPUTSELECT
spike_strb_i => n2243_o[11].OUTPUTSELECT
spike_strb_i => n2243_o[10].OUTPUTSELECT
spike_strb_i => n2243_o[9].OUTPUTSELECT
spike_strb_i => n2243_o[8].OUTPUTSELECT
spike_strb_i => n2243_o[7].OUTPUTSELECT
spike_strb_i => n2243_o[6].OUTPUTSELECT
spike_strb_i => n2243_o[5].OUTPUTSELECT
spike_strb_i => n2243_o[4].OUTPUTSELECT
spike_strb_i => n2243_o[3].OUTPUTSELECT
spike_strb_i => n2243_o[2].OUTPUTSELECT
spike_strb_i => n2243_o[1].OUTPUTSELECT
spike_strb_i => n2243_o[0].OUTPUTSELECT
spike_strb_i => n2245_o[14].OUTPUTSELECT
spike_strb_i => n2245_o[13].OUTPUTSELECT
spike_strb_i => n2245_o[12].OUTPUTSELECT
spike_strb_i => n2245_o[11].OUTPUTSELECT
spike_strb_i => n2245_o[10].OUTPUTSELECT
spike_strb_i => n2245_o[9].OUTPUTSELECT
spike_strb_i => n2245_o[8].OUTPUTSELECT
spike_strb_i => n2245_o[7].OUTPUTSELECT
spike_strb_i => n2245_o[6].OUTPUTSELECT
spike_strb_i => n2245_o[5].OUTPUTSELECT
spike_strb_i => n2245_o[4].OUTPUTSELECT
spike_strb_i => n2245_o[3].OUTPUTSELECT
spike_strb_i => n2245_o[2].OUTPUTSELECT
spike_strb_i => n2245_o[1].OUTPUTSELECT
spike_strb_i => n2245_o[0].OUTPUTSELECT
spike_strb_i => n2498_q.DATAIN
spike_strb_i => n2494_q[284].ENA
spike_strb_i => n2494_q[283].ENA
spike_strb_i => n2494_q[282].ENA
spike_strb_i => n2494_q[281].ENA
spike_strb_i => n2494_q[280].ENA
spike_strb_i => n2494_q[279].ENA
spike_strb_i => n2494_q[278].ENA
spike_strb_i => n2494_q[277].ENA
spike_strb_i => n2494_q[276].ENA
spike_strb_i => n2494_q[275].ENA
spike_strb_i => n2494_q[274].ENA
spike_strb_i => n2494_q[273].ENA
spike_strb_i => n2494_q[272].ENA
spike_strb_i => n2494_q[271].ENA
spike_strb_i => n2494_q[270].ENA
spike_strb_i => n2494_q[269].ENA
spike_strb_i => n2494_q[268].ENA
spike_strb_i => n2494_q[267].ENA
spike_strb_i => n2494_q[266].ENA
spike_strb_i => n2494_q[265].ENA
spike_strb_i => n2494_q[264].ENA
spike_strb_i => n2494_q[263].ENA
spike_strb_i => n2494_q[262].ENA
spike_strb_i => n2494_q[261].ENA
spike_strb_i => n2494_q[260].ENA
spike_strb_i => n2494_q[259].ENA
spike_strb_i => n2494_q[258].ENA
spike_strb_i => n2494_q[257].ENA
spike_strb_i => n2494_q[256].ENA
spike_strb_i => n2494_q[255].ENA
spike_strb_i => n2494_q[254].ENA
spike_strb_i => n2494_q[253].ENA
spike_strb_i => n2494_q[252].ENA
spike_strb_i => n2494_q[251].ENA
spike_strb_i => n2494_q[250].ENA
spike_strb_i => n2494_q[249].ENA
spike_strb_i => n2494_q[248].ENA
spike_strb_i => n2494_q[247].ENA
spike_strb_i => n2494_q[246].ENA
spike_strb_i => n2494_q[245].ENA
spike_strb_i => n2494_q[244].ENA
spike_strb_i => n2494_q[243].ENA
spike_strb_i => n2494_q[242].ENA
spike_strb_i => n2494_q[241].ENA
spike_strb_i => n2494_q[240].ENA
spike_strb_i => n2494_q[239].ENA
spike_strb_i => n2494_q[238].ENA
spike_strb_i => n2494_q[237].ENA
spike_strb_i => n2494_q[236].ENA
spike_strb_i => n2494_q[235].ENA
spike_strb_i => n2494_q[234].ENA
spike_strb_i => n2494_q[233].ENA
spike_strb_i => n2494_q[232].ENA
spike_strb_i => n2494_q[231].ENA
spike_strb_i => n2494_q[230].ENA
spike_strb_i => n2494_q[229].ENA
spike_strb_i => n2494_q[228].ENA
spike_strb_i => n2494_q[227].ENA
spike_strb_i => n2494_q[226].ENA
spike_strb_i => n2494_q[225].ENA
spike_strb_i => n2494_q[224].ENA
spike_strb_i => n2494_q[223].ENA
spike_strb_i => n2494_q[222].ENA
spike_strb_i => n2494_q[221].ENA
spike_strb_i => n2494_q[220].ENA
spike_strb_i => n2494_q[219].ENA
spike_strb_i => n2494_q[218].ENA
spike_strb_i => n2494_q[217].ENA
spike_strb_i => n2494_q[216].ENA
spike_strb_i => n2494_q[215].ENA
spike_strb_i => n2494_q[214].ENA
spike_strb_i => n2494_q[213].ENA
spike_strb_i => n2494_q[212].ENA
spike_strb_i => n2494_q[211].ENA
spike_strb_i => n2494_q[210].ENA
spike_strb_i => n2494_q[209].ENA
spike_strb_i => n2494_q[208].ENA
spike_strb_i => n2494_q[207].ENA
spike_strb_i => n2494_q[206].ENA
spike_strb_i => n2494_q[205].ENA
spike_strb_i => n2494_q[204].ENA
spike_strb_i => n2494_q[203].ENA
spike_strb_i => n2494_q[202].ENA
spike_strb_i => n2494_q[201].ENA
spike_strb_i => n2494_q[200].ENA
spike_strb_i => n2494_q[199].ENA
spike_strb_i => n2494_q[198].ENA
spike_strb_i => n2494_q[197].ENA
spike_strb_i => n2494_q[196].ENA
spike_strb_i => n2494_q[195].ENA
spike_strb_i => n2494_q[194].ENA
spike_strb_i => n2494_q[193].ENA
spike_strb_i => n2494_q[192].ENA
spike_strb_i => n2494_q[191].ENA
spike_strb_i => n2494_q[190].ENA
spike_strb_i => n2494_q[189].ENA
spike_strb_i => n2494_q[188].ENA
spike_strb_i => n2494_q[187].ENA
spike_strb_i => n2494_q[186].ENA
spike_strb_i => n2494_q[185].ENA
spike_strb_i => n2494_q[184].ENA
spike_strb_i => n2494_q[183].ENA
spike_strb_i => n2494_q[182].ENA
spike_strb_i => n2494_q[181].ENA
spike_strb_i => n2494_q[180].ENA
spike_strb_i => n2494_q[179].ENA
spike_strb_i => n2494_q[178].ENA
spike_strb_i => n2494_q[177].ENA
spike_strb_i => n2494_q[176].ENA
spike_strb_i => n2494_q[175].ENA
spike_strb_i => n2494_q[174].ENA
spike_strb_i => n2494_q[173].ENA
spike_strb_i => n2494_q[172].ENA
spike_strb_i => n2494_q[171].ENA
spike_strb_i => n2494_q[170].ENA
spike_strb_i => n2494_q[169].ENA
spike_strb_i => n2494_q[168].ENA
spike_strb_i => n2494_q[167].ENA
spike_strb_i => n2494_q[166].ENA
spike_strb_i => n2494_q[165].ENA
spike_strb_i => n2494_q[164].ENA
spike_strb_i => n2494_q[163].ENA
spike_strb_i => n2494_q[162].ENA
spike_strb_i => n2494_q[161].ENA
spike_strb_i => n2494_q[160].ENA
spike_strb_i => n2494_q[159].ENA
spike_strb_i => n2494_q[158].ENA
spike_strb_i => n2494_q[157].ENA
spike_strb_i => n2494_q[156].ENA
spike_strb_i => n2494_q[155].ENA
spike_strb_i => n2494_q[154].ENA
spike_strb_i => n2494_q[153].ENA
spike_strb_i => n2494_q[152].ENA
spike_strb_i => n2494_q[151].ENA
spike_strb_i => n2494_q[150].ENA
spike_strb_i => n2494_q[149].ENA
spike_strb_i => n2494_q[148].ENA
spike_strb_i => n2494_q[147].ENA
spike_strb_i => n2494_q[146].ENA
spike_strb_i => n2494_q[145].ENA
spike_strb_i => n2494_q[144].ENA
spike_strb_i => n2494_q[143].ENA
spike_strb_i => n2494_q[142].ENA
spike_strb_i => n2494_q[141].ENA
spike_strb_i => n2494_q[140].ENA
spike_strb_i => n2494_q[139].ENA
spike_strb_i => n2494_q[138].ENA
spike_strb_i => n2494_q[137].ENA
spike_strb_i => n2494_q[136].ENA
spike_strb_i => n2494_q[135].ENA
spike_strb_i => n2494_q[134].ENA
spike_strb_i => n2494_q[133].ENA
spike_strb_i => n2494_q[132].ENA
spike_strb_i => n2494_q[131].ENA
spike_strb_i => n2494_q[130].ENA
spike_strb_i => n2494_q[129].ENA
spike_strb_i => n2494_q[128].ENA
spike_strb_i => n2494_q[127].ENA
spike_strb_i => n2494_q[126].ENA
spike_strb_i => n2494_q[125].ENA
spike_strb_i => n2494_q[124].ENA
spike_strb_i => n2494_q[123].ENA
spike_strb_i => n2494_q[122].ENA
spike_strb_i => n2494_q[121].ENA
spike_strb_i => n2494_q[120].ENA
spike_strb_i => n2494_q[119].ENA
spike_strb_i => n2494_q[118].ENA
spike_strb_i => n2494_q[117].ENA
spike_strb_i => n2494_q[116].ENA
spike_strb_i => n2494_q[115].ENA
spike_strb_i => n2494_q[114].ENA
spike_strb_i => n2494_q[113].ENA
spike_strb_i => n2494_q[112].ENA
spike_strb_i => n2494_q[111].ENA
spike_strb_i => n2494_q[110].ENA
spike_strb_i => n2494_q[109].ENA
spike_strb_i => n2494_q[108].ENA
spike_strb_i => n2494_q[107].ENA
spike_strb_i => n2494_q[106].ENA
spike_strb_i => n2494_q[105].ENA
spike_strb_i => n2494_q[104].ENA
spike_strb_i => n2494_q[103].ENA
spike_strb_i => n2494_q[102].ENA
spike_strb_i => n2494_q[101].ENA
spike_strb_i => n2494_q[100].ENA
spike_strb_i => n2494_q[99].ENA
spike_strb_i => n2494_q[98].ENA
spike_strb_i => n2494_q[97].ENA
spike_strb_i => n2494_q[96].ENA
spike_strb_i => n2494_q[95].ENA
spike_strb_i => n2494_q[94].ENA
spike_strb_i => n2494_q[93].ENA
spike_strb_i => n2494_q[92].ENA
spike_strb_i => n2494_q[91].ENA
spike_strb_i => n2494_q[90].ENA
spike_strb_i => n2494_q[89].ENA
spike_strb_i => n2494_q[88].ENA
spike_strb_i => n2494_q[87].ENA
spike_strb_i => n2494_q[86].ENA
spike_strb_i => n2494_q[85].ENA
spike_strb_i => n2494_q[84].ENA
spike_strb_i => n2494_q[83].ENA
spike_strb_i => n2494_q[82].ENA
spike_strb_i => n2494_q[81].ENA
spike_strb_i => n2494_q[80].ENA
spike_strb_i => n2494_q[79].ENA
spike_strb_i => n2494_q[78].ENA
spike_strb_i => n2494_q[77].ENA
spike_strb_i => n2494_q[76].ENA
spike_strb_i => n2494_q[75].ENA
spike_strb_i => n2494_q[74].ENA
spike_strb_i => n2494_q[73].ENA
spike_strb_i => n2494_q[72].ENA
spike_strb_i => n2494_q[71].ENA
spike_strb_i => n2494_q[70].ENA
spike_strb_i => n2494_q[69].ENA
spike_strb_i => n2494_q[68].ENA
spike_strb_i => n2494_q[67].ENA
spike_strb_i => n2494_q[66].ENA
spike_strb_i => n2494_q[65].ENA
spike_strb_i => n2494_q[64].ENA
spike_strb_i => n2494_q[63].ENA
spike_strb_i => n2494_q[62].ENA
spike_strb_i => n2494_q[61].ENA
spike_strb_i => n2494_q[60].ENA
spike_strb_i => n2494_q[59].ENA
spike_strb_i => n2494_q[58].ENA
spike_strb_i => n2494_q[57].ENA
spike_strb_i => n2494_q[56].ENA
spike_strb_i => n2494_q[55].ENA
spike_strb_i => n2494_q[54].ENA
spike_strb_i => n2494_q[53].ENA
spike_strb_i => n2494_q[52].ENA
spike_strb_i => n2494_q[51].ENA
spike_strb_i => n2494_q[50].ENA
spike_strb_i => n2494_q[49].ENA
spike_strb_i => n2494_q[48].ENA
spike_strb_i => n2494_q[47].ENA
spike_strb_i => n2494_q[46].ENA
spike_strb_i => n2494_q[45].ENA
spike_strb_i => n2494_q[44].ENA
spike_strb_i => n2494_q[43].ENA
spike_strb_i => n2494_q[42].ENA
spike_strb_i => n2494_q[41].ENA
spike_strb_i => n2494_q[40].ENA
spike_strb_i => n2494_q[39].ENA
spike_strb_i => n2494_q[38].ENA
spike_strb_i => n2494_q[37].ENA
spike_strb_i => n2494_q[36].ENA
spike_strb_i => n2494_q[35].ENA
spike_strb_i => n2494_q[34].ENA
spike_strb_i => n2494_q[33].ENA
spike_strb_i => n2494_q[32].ENA
spike_strb_i => n2494_q[31].ENA
spike_strb_i => n2494_q[30].ENA
spike_strb_i => n2494_q[29].ENA
spike_strb_i => n2494_q[28].ENA
spike_strb_i => n2494_q[27].ENA
spike_strb_i => n2494_q[26].ENA
spike_strb_i => n2494_q[25].ENA
spike_strb_i => n2494_q[24].ENA
spike_strb_i => n2494_q[23].ENA
spike_strb_i => n2494_q[22].ENA
spike_strb_i => n2494_q[21].ENA
spike_strb_i => n2494_q[20].ENA
spike_strb_i => n2494_q[19].ENA
spike_strb_i => n2494_q[18].ENA
spike_strb_i => n2494_q[17].ENA
spike_strb_i => n2494_q[16].ENA
spike_strb_i => n2494_q[15].ENA
spike_strb_i => n2494_q[14].ENA
spike_strb_i => n2494_q[13].ENA
spike_strb_i => n2494_q[12].ENA
spike_strb_i => n2494_q[11].ENA
spike_strb_i => n2494_q[10].ENA
spike_strb_i => n2494_q[9].ENA
spike_strb_i => n2494_q[8].ENA
spike_strb_i => n2494_q[7].ENA
spike_strb_i => n2494_q[6].ENA
spike_strb_i => n2494_q[5].ENA
spike_strb_i => n2494_q[4].ENA
spike_strb_i => n2494_q[3].ENA
spike_strb_i => n2494_q[2].ENA
spike_strb_i => n2494_q[1].ENA
spike_strb_i => n2494_q[0].ENA
win_length_i[0] => Add0.IN21
win_length_i[0] => Add1.IN21
win_length_i[0] => Add2.IN21
win_length_i[0] => Add3.IN21
win_length_i[0] => Add4.IN21
win_length_i[0] => Add5.IN21
win_length_i[0] => Add6.IN21
win_length_i[0] => Add7.IN21
win_length_i[0] => Add8.IN21
win_length_i[0] => Add9.IN21
win_length_i[0] => Add10.IN21
win_length_i[0] => Add11.IN21
win_length_i[0] => Add12.IN21
win_length_i[0] => Add13.IN21
win_length_i[0] => Add14.IN21
win_length_i[1] => Add0.IN20
win_length_i[1] => Add1.IN20
win_length_i[1] => Add2.IN20
win_length_i[1] => Add3.IN20
win_length_i[1] => Add4.IN20
win_length_i[1] => Add5.IN20
win_length_i[1] => Add6.IN20
win_length_i[1] => Add7.IN20
win_length_i[1] => Add8.IN20
win_length_i[1] => Add9.IN20
win_length_i[1] => Add10.IN20
win_length_i[1] => Add11.IN20
win_length_i[1] => Add12.IN20
win_length_i[1] => Add13.IN20
win_length_i[1] => Add14.IN20
win_length_i[2] => Add0.IN19
win_length_i[2] => Add1.IN19
win_length_i[2] => Add2.IN19
win_length_i[2] => Add3.IN19
win_length_i[2] => Add4.IN19
win_length_i[2] => Add5.IN19
win_length_i[2] => Add6.IN19
win_length_i[2] => Add7.IN19
win_length_i[2] => Add8.IN19
win_length_i[2] => Add9.IN19
win_length_i[2] => Add10.IN19
win_length_i[2] => Add11.IN19
win_length_i[2] => Add12.IN19
win_length_i[2] => Add13.IN19
win_length_i[2] => Add14.IN19
win_length_i[3] => Add0.IN18
win_length_i[3] => Add1.IN18
win_length_i[3] => Add2.IN18
win_length_i[3] => Add3.IN18
win_length_i[3] => Add4.IN18
win_length_i[3] => Add5.IN18
win_length_i[3] => Add6.IN18
win_length_i[3] => Add7.IN18
win_length_i[3] => Add8.IN18
win_length_i[3] => Add9.IN18
win_length_i[3] => Add10.IN18
win_length_i[3] => Add11.IN18
win_length_i[3] => Add12.IN18
win_length_i[3] => Add13.IN18
win_length_i[3] => Add14.IN18
win_length_i[4] => Add0.IN17
win_length_i[4] => Add1.IN17
win_length_i[4] => Add2.IN17
win_length_i[4] => Add3.IN17
win_length_i[4] => Add4.IN17
win_length_i[4] => Add5.IN17
win_length_i[4] => Add6.IN17
win_length_i[4] => Add7.IN17
win_length_i[4] => Add8.IN17
win_length_i[4] => Add9.IN17
win_length_i[4] => Add10.IN17
win_length_i[4] => Add11.IN17
win_length_i[4] => Add12.IN17
win_length_i[4] => Add13.IN17
win_length_i[4] => Add14.IN17
win_length_i[5] => Add0.IN16
win_length_i[5] => Add1.IN16
win_length_i[5] => Add2.IN16
win_length_i[5] => Add3.IN16
win_length_i[5] => Add4.IN16
win_length_i[5] => Add5.IN16
win_length_i[5] => Add6.IN16
win_length_i[5] => Add7.IN16
win_length_i[5] => Add8.IN16
win_length_i[5] => Add9.IN16
win_length_i[5] => Add10.IN16
win_length_i[5] => Add11.IN16
win_length_i[5] => Add12.IN16
win_length_i[5] => Add13.IN16
win_length_i[5] => Add14.IN16
win_length_i[6] => Add0.IN15
win_length_i[6] => Add1.IN15
win_length_i[6] => Add2.IN15
win_length_i[6] => Add3.IN15
win_length_i[6] => Add4.IN15
win_length_i[6] => Add5.IN15
win_length_i[6] => Add6.IN15
win_length_i[6] => Add7.IN15
win_length_i[6] => Add8.IN15
win_length_i[6] => Add9.IN15
win_length_i[6] => Add10.IN15
win_length_i[6] => Add11.IN15
win_length_i[6] => Add12.IN15
win_length_i[6] => Add13.IN15
win_length_i[6] => Add14.IN15
win_length_i[7] => Add0.IN14
win_length_i[7] => Add1.IN14
win_length_i[7] => Add2.IN14
win_length_i[7] => Add3.IN14
win_length_i[7] => Add4.IN14
win_length_i[7] => Add5.IN14
win_length_i[7] => Add6.IN14
win_length_i[7] => Add7.IN14
win_length_i[7] => Add8.IN14
win_length_i[7] => Add9.IN14
win_length_i[7] => Add10.IN14
win_length_i[7] => Add11.IN14
win_length_i[7] => Add12.IN14
win_length_i[7] => Add13.IN14
win_length_i[7] => Add14.IN14
win_length_i[8] => Add0.IN13
win_length_i[8] => Add1.IN13
win_length_i[8] => Add2.IN13
win_length_i[8] => Add3.IN13
win_length_i[8] => Add4.IN13
win_length_i[8] => Add5.IN13
win_length_i[8] => Add6.IN13
win_length_i[8] => Add7.IN13
win_length_i[8] => Add8.IN13
win_length_i[8] => Add9.IN13
win_length_i[8] => Add10.IN13
win_length_i[8] => Add11.IN13
win_length_i[8] => Add12.IN13
win_length_i[8] => Add13.IN13
win_length_i[8] => Add14.IN13
win_length_i[9] => Add0.IN12
win_length_i[9] => Add1.IN12
win_length_i[9] => Add2.IN12
win_length_i[9] => Add3.IN12
win_length_i[9] => Add4.IN12
win_length_i[9] => Add5.IN12
win_length_i[9] => Add6.IN12
win_length_i[9] => Add7.IN12
win_length_i[9] => Add8.IN12
win_length_i[9] => Add9.IN12
win_length_i[9] => Add10.IN12
win_length_i[9] => Add11.IN12
win_length_i[9] => Add12.IN12
win_length_i[9] => Add13.IN12
win_length_i[9] => Add14.IN12
win_length_i[10] => Add0.IN11
win_length_i[10] => Add1.IN11
win_length_i[10] => Add2.IN11
win_length_i[10] => Add3.IN11
win_length_i[10] => Add4.IN11
win_length_i[10] => Add5.IN11
win_length_i[10] => Add6.IN11
win_length_i[10] => Add7.IN11
win_length_i[10] => Add8.IN11
win_length_i[10] => Add9.IN11
win_length_i[10] => Add10.IN11
win_length_i[10] => Add11.IN11
win_length_i[10] => Add12.IN11
win_length_i[10] => Add13.IN11
win_length_i[10] => Add14.IN11
win_length_i[11] => Add0.IN10
win_length_i[11] => Add1.IN10
win_length_i[11] => Add2.IN10
win_length_i[11] => Add3.IN10
win_length_i[11] => Add4.IN10
win_length_i[11] => Add5.IN10
win_length_i[11] => Add6.IN10
win_length_i[11] => Add7.IN10
win_length_i[11] => Add8.IN10
win_length_i[11] => Add9.IN10
win_length_i[11] => Add10.IN10
win_length_i[11] => Add11.IN10
win_length_i[11] => Add12.IN10
win_length_i[11] => Add13.IN10
win_length_i[11] => Add14.IN10
win_length_i[12] => Add0.IN9
win_length_i[12] => Add1.IN9
win_length_i[12] => Add2.IN9
win_length_i[12] => Add3.IN9
win_length_i[12] => Add4.IN9
win_length_i[12] => Add5.IN9
win_length_i[12] => Add6.IN9
win_length_i[12] => Add7.IN9
win_length_i[12] => Add8.IN9
win_length_i[12] => Add9.IN9
win_length_i[12] => Add10.IN9
win_length_i[12] => Add11.IN9
win_length_i[12] => Add12.IN9
win_length_i[12] => Add13.IN9
win_length_i[12] => Add14.IN9
win_length_i[13] => Add0.IN8
win_length_i[13] => Add1.IN8
win_length_i[13] => Add2.IN8
win_length_i[13] => Add3.IN8
win_length_i[13] => Add4.IN8
win_length_i[13] => Add5.IN8
win_length_i[13] => Add6.IN8
win_length_i[13] => Add7.IN8
win_length_i[13] => Add8.IN8
win_length_i[13] => Add9.IN8
win_length_i[13] => Add10.IN8
win_length_i[13] => Add11.IN8
win_length_i[13] => Add12.IN8
win_length_i[13] => Add13.IN8
win_length_i[13] => Add14.IN8
win_length_i[14] => Add0.IN7
win_length_i[14] => Add1.IN7
win_length_i[14] => Add2.IN7
win_length_i[14] => Add3.IN7
win_length_i[14] => Add4.IN7
win_length_i[14] => Add5.IN7
win_length_i[14] => Add6.IN7
win_length_i[14] => Add7.IN7
win_length_i[14] => Add8.IN7
win_length_i[14] => Add9.IN7
win_length_i[14] => Add10.IN7
win_length_i[14] => Add11.IN7
win_length_i[14] => Add12.IN7
win_length_i[14] => Add13.IN7
win_length_i[14] => Add14.IN7
win_length_i[15] => Add0.IN6
win_length_i[15] => Add1.IN6
win_length_i[15] => Add2.IN6
win_length_i[15] => Add3.IN6
win_length_i[15] => Add4.IN6
win_length_i[15] => Add5.IN6
win_length_i[15] => Add6.IN6
win_length_i[15] => Add7.IN6
win_length_i[15] => Add8.IN6
win_length_i[15] => Add9.IN6
win_length_i[15] => Add10.IN6
win_length_i[15] => Add11.IN6
win_length_i[15] => Add12.IN6
win_length_i[15] => Add13.IN6
win_length_i[15] => Add14.IN6
win_length_i[16] => Add0.IN5
win_length_i[16] => Add1.IN5
win_length_i[16] => Add2.IN5
win_length_i[16] => Add3.IN5
win_length_i[16] => Add4.IN5
win_length_i[16] => Add5.IN5
win_length_i[16] => Add6.IN5
win_length_i[16] => Add7.IN5
win_length_i[16] => Add8.IN5
win_length_i[16] => Add9.IN5
win_length_i[16] => Add10.IN5
win_length_i[16] => Add11.IN5
win_length_i[16] => Add12.IN5
win_length_i[16] => Add13.IN5
win_length_i[16] => Add14.IN5
win_length_i[17] => Add0.IN4
win_length_i[17] => Add1.IN4
win_length_i[17] => Add2.IN4
win_length_i[17] => Add3.IN4
win_length_i[17] => Add4.IN4
win_length_i[17] => Add5.IN4
win_length_i[17] => Add6.IN4
win_length_i[17] => Add7.IN4
win_length_i[17] => Add8.IN4
win_length_i[17] => Add9.IN4
win_length_i[17] => Add10.IN4
win_length_i[17] => Add11.IN4
win_length_i[17] => Add12.IN4
win_length_i[17] => Add13.IN4
win_length_i[17] => Add14.IN4
win_length_i[18] => Add0.IN3
win_length_i[18] => Add1.IN3
win_length_i[18] => Add2.IN3
win_length_i[18] => Add3.IN3
win_length_i[18] => Add4.IN3
win_length_i[18] => Add5.IN3
win_length_i[18] => Add6.IN3
win_length_i[18] => Add7.IN3
win_length_i[18] => Add8.IN3
win_length_i[18] => Add9.IN3
win_length_i[18] => Add10.IN3
win_length_i[18] => Add11.IN3
win_length_i[18] => Add12.IN3
win_length_i[18] => Add13.IN3
win_length_i[18] => Add14.IN3
win_length_i[19] => Add0.IN2
win_length_i[19] => Add1.IN2
win_length_i[19] => Add2.IN2
win_length_i[19] => Add3.IN2
win_length_i[19] => Add4.IN2
win_length_i[19] => Add5.IN2
win_length_i[19] => Add6.IN2
win_length_i[19] => Add7.IN2
win_length_i[19] => Add8.IN2
win_length_i[19] => Add9.IN2
win_length_i[19] => Add10.IN2
win_length_i[19] => Add11.IN2
win_length_i[19] => Add12.IN2
win_length_i[19] => Add13.IN2
win_length_i[19] => Add14.IN2
spikes_o[0] <= n2495_q[0].DB_MAX_OUTPUT_PORT_TYPE
spikes_o[1] <= n2495_q[1].DB_MAX_OUTPUT_PORT_TYPE
spikes_o[2] <= n2495_q[2].DB_MAX_OUTPUT_PORT_TYPE
spikes_o[3] <= n2495_q[3].DB_MAX_OUTPUT_PORT_TYPE
spikes_o[4] <= n2495_q[4].DB_MAX_OUTPUT_PORT_TYPE
spikes_o[5] <= n2495_q[5].DB_MAX_OUTPUT_PORT_TYPE
spikes_o[6] <= n2495_q[6].DB_MAX_OUTPUT_PORT_TYPE
spikes_o[7] <= n2495_q[7].DB_MAX_OUTPUT_PORT_TYPE
spikes_o[8] <= n2495_q[8].DB_MAX_OUTPUT_PORT_TYPE
spikes_o[9] <= n2495_q[9].DB_MAX_OUTPUT_PORT_TYPE
spikes_o[10] <= n2495_q[10].DB_MAX_OUTPUT_PORT_TYPE
spikes_o[11] <= n2495_q[11].DB_MAX_OUTPUT_PORT_TYPE
spikes_o[12] <= n2495_q[12].DB_MAX_OUTPUT_PORT_TYPE
spikes_o[13] <= n2495_q[13].DB_MAX_OUTPUT_PORT_TYPE
spikes_o[14] <= n2495_q[14].DB_MAX_OUTPUT_PORT_TYPE
spikes_o[15] <= n2495_q[15].DB_MAX_OUTPUT_PORT_TYPE
spikes_o[16] <= n2495_q[16].DB_MAX_OUTPUT_PORT_TYPE
spikes_o[17] <= n2495_q[17].DB_MAX_OUTPUT_PORT_TYPE
spikes_o[18] <= n2495_q[18].DB_MAX_OUTPUT_PORT_TYPE
spikes_o[19] <= n2495_q[19].DB_MAX_OUTPUT_PORT_TYPE
spikes_o[20] <= n2495_q[20].DB_MAX_OUTPUT_PORT_TYPE
spikes_o[21] <= n2495_q[21].DB_MAX_OUTPUT_PORT_TYPE
spikes_o[22] <= n2495_q[22].DB_MAX_OUTPUT_PORT_TYPE
spikes_o[23] <= n2495_q[23].DB_MAX_OUTPUT_PORT_TYPE
spikes_o[24] <= n2495_q[24].DB_MAX_OUTPUT_PORT_TYPE
spikes_o[25] <= n2495_q[25].DB_MAX_OUTPUT_PORT_TYPE
spikes_o[26] <= n2495_q[26].DB_MAX_OUTPUT_PORT_TYPE
spikes_o[27] <= n2495_q[27].DB_MAX_OUTPUT_PORT_TYPE
spikes_o[28] <= n2495_q[28].DB_MAX_OUTPUT_PORT_TYPE
spikes_o[29] <= n2495_q[29].DB_MAX_OUTPUT_PORT_TYPE
spikes_strb_o <= n2498_q.DB_MAX_OUTPUT_PORT_TYPE


|atbs_core_fixed_window_board|atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0|adaptive_threshold_control_20_19_8_8_255_0_3_2:adaptive_ctrl_0|weyls_discrepancy_8_3_6:weyls_discrepancy_0
clock_i => clock_i.IN2
reset_i => reset_i.IN2
spikes_i[0] => n2558_o[0].IN1
spikes_i[1] => n2558_o[1].IN1
spikes_i[2] => n2555_o[0].IN1
spikes_i[3] => n2555_o[1].IN1
spikes_i[4] => n2552_o[0].IN1
spikes_i[5] => n2552_o[1].IN1
spikes_i[6] => n2549_o[0].IN1
spikes_i[7] => n2549_o[1].IN1
spikes_i[8] => n2546_o[0].IN1
spikes_i[9] => n2546_o[1].IN1
spikes_i[10] => n2543_o[0].IN1
spikes_i[11] => n2543_o[1].IN1
spikes_i[12] => n2540_o[0].IN1
spikes_i[13] => n2540_o[1].IN1
spikes_i[14] => n2537_o[0].IN1
spikes_i[15] => n2537_o[1].IN1
spikes_i[16] => n2534_o[0].IN1
spikes_i[17] => n2534_o[1].IN1
spikes_i[18] => n2531_o[0].IN1
spikes_i[19] => n2531_o[1].IN1
spikes_i[20] => n2528_o[0].IN1
spikes_i[21] => n2528_o[1].IN1
spikes_i[22] => n2525_o[0].IN1
spikes_i[23] => n2525_o[1].IN1
spikes_i[24] => n2522_o[0].IN1
spikes_i[25] => n2522_o[1].IN1
spikes_i[26] => n2519_o[0].IN1
spikes_i[27] => n2519_o[1].IN1
spikes_i[28] => n2516_o[0].IN1
spikes_i[29] => n2516_o[1].IN1
spikes_strb_i => n2707_q[0].DATAIN
weylsd_o[0] <= n2712_q[0].DB_MAX_OUTPUT_PORT_TYPE
weylsd_o[1] <= n2712_q[1].DB_MAX_OUTPUT_PORT_TYPE
weylsd_o[2] <= n2712_q[2].DB_MAX_OUTPUT_PORT_TYPE
weylsd_strb_o <= n2707_q[1].DB_MAX_OUTPUT_PORT_TYPE


|atbs_core_fixed_window_board|atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0|adaptive_threshold_control_20_19_8_8_255_0_3_2:adaptive_ctrl_0|weyls_discrepancy_8_3_6:weyls_discrepancy_0|spike_2_thermocode_6:gen_spike_2_tc_n1_spike_2_tc
spike_i[0] => n2967_o.IN1
spike_i[0] => n2969_o.IN0
spike_i[0] => n2974_o.IN0
spike_i[0] => n2979_o.IN0
spike_i[0] => n2984_o.IN0
spike_i[0] => n2989_o.IN0
spike_i[0] => Equal0.IN1
spike_i[1] => n2966_o.IN0
spike_i[1] => n2971_o.IN0
spike_i[1] => n2976_o.IN0
spike_i[1] => n2981_o.IN0
spike_i[1] => n2986_o.IN0
spike_i[1] => Equal0.IN0
thermo_i[0] => n2969_o.IN1
thermo_i[0] => n2991_o.DATAB
thermo_i[1] => n2991_o.DATAB
thermo_i[1] => n2966_o.IN1
thermo_i[1] => n2974_o.IN1
thermo_i[2] => n2991_o.DATAB
thermo_i[2] => n2971_o.IN1
thermo_i[2] => n2979_o.IN1
thermo_i[3] => n2991_o.DATAB
thermo_i[3] => n2976_o.IN1
thermo_i[3] => n2984_o.IN1
thermo_i[4] => n2991_o.DATAB
thermo_i[4] => n2981_o.IN1
thermo_i[4] => n2989_o.IN1
thermo_i[5] => n2986_o.IN1
thermo_i[5] => n2991_o.DATAB
thermo_o[0] <= n2991_o.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[1] <= n2991_o.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[2] <= n2991_o.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[3] <= n2991_o.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[4] <= n2991_o.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[5] <= n2991_o.DB_MAX_OUTPUT_PORT_TYPE


|atbs_core_fixed_window_board|atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0|adaptive_threshold_control_20_19_8_8_255_0_3_2:adaptive_ctrl_0|weyls_discrepancy_8_3_6:weyls_discrepancy_0|spike_2_thermocode_6:gen_spike_2_tc_n2_spike_2_tc
spike_i[0] => n2967_o.IN1
spike_i[0] => n2969_o.IN0
spike_i[0] => n2974_o.IN0
spike_i[0] => n2979_o.IN0
spike_i[0] => n2984_o.IN0
spike_i[0] => n2989_o.IN0
spike_i[0] => Equal0.IN1
spike_i[1] => n2966_o.IN0
spike_i[1] => n2971_o.IN0
spike_i[1] => n2976_o.IN0
spike_i[1] => n2981_o.IN0
spike_i[1] => n2986_o.IN0
spike_i[1] => Equal0.IN0
thermo_i[0] => n2969_o.IN1
thermo_i[0] => n2991_o.DATAB
thermo_i[1] => n2991_o.DATAB
thermo_i[1] => n2966_o.IN1
thermo_i[1] => n2974_o.IN1
thermo_i[2] => n2991_o.DATAB
thermo_i[2] => n2971_o.IN1
thermo_i[2] => n2979_o.IN1
thermo_i[3] => n2991_o.DATAB
thermo_i[3] => n2976_o.IN1
thermo_i[3] => n2984_o.IN1
thermo_i[4] => n2991_o.DATAB
thermo_i[4] => n2981_o.IN1
thermo_i[4] => n2989_o.IN1
thermo_i[5] => n2986_o.IN1
thermo_i[5] => n2991_o.DATAB
thermo_o[0] <= n2991_o.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[1] <= n2991_o.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[2] <= n2991_o.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[3] <= n2991_o.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[4] <= n2991_o.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[5] <= n2991_o.DB_MAX_OUTPUT_PORT_TYPE


|atbs_core_fixed_window_board|atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0|adaptive_threshold_control_20_19_8_8_255_0_3_2:adaptive_ctrl_0|weyls_discrepancy_8_3_6:weyls_discrepancy_0|spike_2_thermocode_6:gen_spike_2_tc_n3_spike_2_tc
spike_i[0] => n2967_o.IN1
spike_i[0] => n2969_o.IN0
spike_i[0] => n2974_o.IN0
spike_i[0] => n2979_o.IN0
spike_i[0] => n2984_o.IN0
spike_i[0] => n2989_o.IN0
spike_i[0] => Equal0.IN1
spike_i[1] => n2966_o.IN0
spike_i[1] => n2971_o.IN0
spike_i[1] => n2976_o.IN0
spike_i[1] => n2981_o.IN0
spike_i[1] => n2986_o.IN0
spike_i[1] => Equal0.IN0
thermo_i[0] => n2969_o.IN1
thermo_i[0] => n2991_o.DATAB
thermo_i[1] => n2991_o.DATAB
thermo_i[1] => n2966_o.IN1
thermo_i[1] => n2974_o.IN1
thermo_i[2] => n2991_o.DATAB
thermo_i[2] => n2971_o.IN1
thermo_i[2] => n2979_o.IN1
thermo_i[3] => n2991_o.DATAB
thermo_i[3] => n2976_o.IN1
thermo_i[3] => n2984_o.IN1
thermo_i[4] => n2991_o.DATAB
thermo_i[4] => n2981_o.IN1
thermo_i[4] => n2989_o.IN1
thermo_i[5] => n2986_o.IN1
thermo_i[5] => n2991_o.DATAB
thermo_o[0] <= n2991_o.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[1] <= n2991_o.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[2] <= n2991_o.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[3] <= n2991_o.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[4] <= n2991_o.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[5] <= n2991_o.DB_MAX_OUTPUT_PORT_TYPE


|atbs_core_fixed_window_board|atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0|adaptive_threshold_control_20_19_8_8_255_0_3_2:adaptive_ctrl_0|weyls_discrepancy_8_3_6:weyls_discrepancy_0|spike_2_thermocode_6:gen_spike_2_tc_n4_spike_2_tc
spike_i[0] => n2967_o.IN1
spike_i[0] => n2969_o.IN0
spike_i[0] => n2974_o.IN0
spike_i[0] => n2979_o.IN0
spike_i[0] => n2984_o.IN0
spike_i[0] => n2989_o.IN0
spike_i[0] => Equal0.IN1
spike_i[1] => n2966_o.IN0
spike_i[1] => n2971_o.IN0
spike_i[1] => n2976_o.IN0
spike_i[1] => n2981_o.IN0
spike_i[1] => n2986_o.IN0
spike_i[1] => Equal0.IN0
thermo_i[0] => n2969_o.IN1
thermo_i[0] => n2991_o.DATAB
thermo_i[1] => n2991_o.DATAB
thermo_i[1] => n2966_o.IN1
thermo_i[1] => n2974_o.IN1
thermo_i[2] => n2991_o.DATAB
thermo_i[2] => n2971_o.IN1
thermo_i[2] => n2979_o.IN1
thermo_i[3] => n2991_o.DATAB
thermo_i[3] => n2976_o.IN1
thermo_i[3] => n2984_o.IN1
thermo_i[4] => n2991_o.DATAB
thermo_i[4] => n2981_o.IN1
thermo_i[4] => n2989_o.IN1
thermo_i[5] => n2986_o.IN1
thermo_i[5] => n2991_o.DATAB
thermo_o[0] <= n2991_o.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[1] <= n2991_o.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[2] <= n2991_o.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[3] <= n2991_o.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[4] <= n2991_o.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[5] <= n2991_o.DB_MAX_OUTPUT_PORT_TYPE


|atbs_core_fixed_window_board|atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0|adaptive_threshold_control_20_19_8_8_255_0_3_2:adaptive_ctrl_0|weyls_discrepancy_8_3_6:weyls_discrepancy_0|spike_2_thermocode_6:gen_spike_2_tc_n5_spike_2_tc
spike_i[0] => n2967_o.IN1
spike_i[0] => n2969_o.IN0
spike_i[0] => n2974_o.IN0
spike_i[0] => n2979_o.IN0
spike_i[0] => n2984_o.IN0
spike_i[0] => n2989_o.IN0
spike_i[0] => Equal0.IN1
spike_i[1] => n2966_o.IN0
spike_i[1] => n2971_o.IN0
spike_i[1] => n2976_o.IN0
spike_i[1] => n2981_o.IN0
spike_i[1] => n2986_o.IN0
spike_i[1] => Equal0.IN0
thermo_i[0] => n2969_o.IN1
thermo_i[0] => n2991_o.DATAB
thermo_i[1] => n2991_o.DATAB
thermo_i[1] => n2966_o.IN1
thermo_i[1] => n2974_o.IN1
thermo_i[2] => n2991_o.DATAB
thermo_i[2] => n2971_o.IN1
thermo_i[2] => n2979_o.IN1
thermo_i[3] => n2991_o.DATAB
thermo_i[3] => n2976_o.IN1
thermo_i[3] => n2984_o.IN1
thermo_i[4] => n2991_o.DATAB
thermo_i[4] => n2981_o.IN1
thermo_i[4] => n2989_o.IN1
thermo_i[5] => n2986_o.IN1
thermo_i[5] => n2991_o.DATAB
thermo_o[0] <= n2991_o.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[1] <= n2991_o.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[2] <= n2991_o.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[3] <= n2991_o.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[4] <= n2991_o.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[5] <= n2991_o.DB_MAX_OUTPUT_PORT_TYPE


|atbs_core_fixed_window_board|atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0|adaptive_threshold_control_20_19_8_8_255_0_3_2:adaptive_ctrl_0|weyls_discrepancy_8_3_6:weyls_discrepancy_0|spike_2_thermocode_6:gen_spike_2_tc_n6_spike_2_tc
spike_i[0] => n2967_o.IN1
spike_i[0] => n2969_o.IN0
spike_i[0] => n2974_o.IN0
spike_i[0] => n2979_o.IN0
spike_i[0] => n2984_o.IN0
spike_i[0] => n2989_o.IN0
spike_i[0] => Equal0.IN1
spike_i[1] => n2966_o.IN0
spike_i[1] => n2971_o.IN0
spike_i[1] => n2976_o.IN0
spike_i[1] => n2981_o.IN0
spike_i[1] => n2986_o.IN0
spike_i[1] => Equal0.IN0
thermo_i[0] => n2969_o.IN1
thermo_i[0] => n2991_o.DATAB
thermo_i[1] => n2991_o.DATAB
thermo_i[1] => n2966_o.IN1
thermo_i[1] => n2974_o.IN1
thermo_i[2] => n2991_o.DATAB
thermo_i[2] => n2971_o.IN1
thermo_i[2] => n2979_o.IN1
thermo_i[3] => n2991_o.DATAB
thermo_i[3] => n2976_o.IN1
thermo_i[3] => n2984_o.IN1
thermo_i[4] => n2991_o.DATAB
thermo_i[4] => n2981_o.IN1
thermo_i[4] => n2989_o.IN1
thermo_i[5] => n2986_o.IN1
thermo_i[5] => n2991_o.DATAB
thermo_o[0] <= n2991_o.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[1] <= n2991_o.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[2] <= n2991_o.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[3] <= n2991_o.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[4] <= n2991_o.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[5] <= n2991_o.DB_MAX_OUTPUT_PORT_TYPE


|atbs_core_fixed_window_board|atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0|adaptive_threshold_control_20_19_8_8_255_0_3_2:adaptive_ctrl_0|weyls_discrepancy_8_3_6:weyls_discrepancy_0|spike_2_thermocode_6:gen_spike_2_tc_n7_spike_2_tc
spike_i[0] => n2967_o.IN1
spike_i[0] => n2969_o.IN0
spike_i[0] => n2974_o.IN0
spike_i[0] => n2979_o.IN0
spike_i[0] => n2984_o.IN0
spike_i[0] => n2989_o.IN0
spike_i[0] => Equal0.IN1
spike_i[1] => n2966_o.IN0
spike_i[1] => n2971_o.IN0
spike_i[1] => n2976_o.IN0
spike_i[1] => n2981_o.IN0
spike_i[1] => n2986_o.IN0
spike_i[1] => Equal0.IN0
thermo_i[0] => n2969_o.IN1
thermo_i[0] => n2991_o.DATAB
thermo_i[1] => n2991_o.DATAB
thermo_i[1] => n2966_o.IN1
thermo_i[1] => n2974_o.IN1
thermo_i[2] => n2991_o.DATAB
thermo_i[2] => n2971_o.IN1
thermo_i[2] => n2979_o.IN1
thermo_i[3] => n2991_o.DATAB
thermo_i[3] => n2976_o.IN1
thermo_i[3] => n2984_o.IN1
thermo_i[4] => n2991_o.DATAB
thermo_i[4] => n2981_o.IN1
thermo_i[4] => n2989_o.IN1
thermo_i[5] => n2986_o.IN1
thermo_i[5] => n2991_o.DATAB
thermo_o[0] <= n2991_o.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[1] <= n2991_o.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[2] <= n2991_o.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[3] <= n2991_o.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[4] <= n2991_o.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[5] <= n2991_o.DB_MAX_OUTPUT_PORT_TYPE


|atbs_core_fixed_window_board|atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0|adaptive_threshold_control_20_19_8_8_255_0_3_2:adaptive_ctrl_0|weyls_discrepancy_8_3_6:weyls_discrepancy_0|spike_2_thermocode_6:gen_spike_2_tc_n8_spike_2_tc
spike_i[0] => n2967_o.IN1
spike_i[0] => n2969_o.IN0
spike_i[0] => n2974_o.IN0
spike_i[0] => n2979_o.IN0
spike_i[0] => n2984_o.IN0
spike_i[0] => n2989_o.IN0
spike_i[0] => Equal0.IN1
spike_i[1] => n2966_o.IN0
spike_i[1] => n2971_o.IN0
spike_i[1] => n2976_o.IN0
spike_i[1] => n2981_o.IN0
spike_i[1] => n2986_o.IN0
spike_i[1] => Equal0.IN0
thermo_i[0] => n2969_o.IN1
thermo_i[0] => n2991_o.DATAB
thermo_i[1] => n2991_o.DATAB
thermo_i[1] => n2966_o.IN1
thermo_i[1] => n2974_o.IN1
thermo_i[2] => n2991_o.DATAB
thermo_i[2] => n2971_o.IN1
thermo_i[2] => n2979_o.IN1
thermo_i[3] => n2991_o.DATAB
thermo_i[3] => n2976_o.IN1
thermo_i[3] => n2984_o.IN1
thermo_i[4] => n2991_o.DATAB
thermo_i[4] => n2981_o.IN1
thermo_i[4] => n2989_o.IN1
thermo_i[5] => n2986_o.IN1
thermo_i[5] => n2991_o.DATAB
thermo_o[0] <= n2991_o.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[1] <= n2991_o.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[2] <= n2991_o.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[3] <= n2991_o.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[4] <= n2991_o.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[5] <= n2991_o.DB_MAX_OUTPUT_PORT_TYPE


|atbs_core_fixed_window_board|atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0|adaptive_threshold_control_20_19_8_8_255_0_3_2:adaptive_ctrl_0|weyls_discrepancy_8_3_6:weyls_discrepancy_0|spike_2_thermocode_6:gen_spike_2_tc_n9_spike_2_tc
spike_i[0] => n2967_o.IN1
spike_i[0] => n2969_o.IN0
spike_i[0] => n2974_o.IN0
spike_i[0] => n2979_o.IN0
spike_i[0] => n2984_o.IN0
spike_i[0] => n2989_o.IN0
spike_i[0] => Equal0.IN1
spike_i[1] => n2966_o.IN0
spike_i[1] => n2971_o.IN0
spike_i[1] => n2976_o.IN0
spike_i[1] => n2981_o.IN0
spike_i[1] => n2986_o.IN0
spike_i[1] => Equal0.IN0
thermo_i[0] => n2969_o.IN1
thermo_i[0] => n2991_o.DATAB
thermo_i[1] => n2991_o.DATAB
thermo_i[1] => n2966_o.IN1
thermo_i[1] => n2974_o.IN1
thermo_i[2] => n2991_o.DATAB
thermo_i[2] => n2971_o.IN1
thermo_i[2] => n2979_o.IN1
thermo_i[3] => n2991_o.DATAB
thermo_i[3] => n2976_o.IN1
thermo_i[3] => n2984_o.IN1
thermo_i[4] => n2991_o.DATAB
thermo_i[4] => n2981_o.IN1
thermo_i[4] => n2989_o.IN1
thermo_i[5] => n2986_o.IN1
thermo_i[5] => n2991_o.DATAB
thermo_o[0] <= n2991_o.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[1] <= n2991_o.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[2] <= n2991_o.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[3] <= n2991_o.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[4] <= n2991_o.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[5] <= n2991_o.DB_MAX_OUTPUT_PORT_TYPE


|atbs_core_fixed_window_board|atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0|adaptive_threshold_control_20_19_8_8_255_0_3_2:adaptive_ctrl_0|weyls_discrepancy_8_3_6:weyls_discrepancy_0|spike_2_thermocode_6:gen_spike_2_tc_n10_spike_2_tc
spike_i[0] => n2967_o.IN1
spike_i[0] => n2969_o.IN0
spike_i[0] => n2974_o.IN0
spike_i[0] => n2979_o.IN0
spike_i[0] => n2984_o.IN0
spike_i[0] => n2989_o.IN0
spike_i[0] => Equal0.IN1
spike_i[1] => n2966_o.IN0
spike_i[1] => n2971_o.IN0
spike_i[1] => n2976_o.IN0
spike_i[1] => n2981_o.IN0
spike_i[1] => n2986_o.IN0
spike_i[1] => Equal0.IN0
thermo_i[0] => n2969_o.IN1
thermo_i[0] => n2991_o.DATAB
thermo_i[1] => n2991_o.DATAB
thermo_i[1] => n2966_o.IN1
thermo_i[1] => n2974_o.IN1
thermo_i[2] => n2991_o.DATAB
thermo_i[2] => n2971_o.IN1
thermo_i[2] => n2979_o.IN1
thermo_i[3] => n2991_o.DATAB
thermo_i[3] => n2976_o.IN1
thermo_i[3] => n2984_o.IN1
thermo_i[4] => n2991_o.DATAB
thermo_i[4] => n2981_o.IN1
thermo_i[4] => n2989_o.IN1
thermo_i[5] => n2986_o.IN1
thermo_i[5] => n2991_o.DATAB
thermo_o[0] <= n2991_o.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[1] <= n2991_o.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[2] <= n2991_o.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[3] <= n2991_o.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[4] <= n2991_o.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[5] <= n2991_o.DB_MAX_OUTPUT_PORT_TYPE


|atbs_core_fixed_window_board|atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0|adaptive_threshold_control_20_19_8_8_255_0_3_2:adaptive_ctrl_0|weyls_discrepancy_8_3_6:weyls_discrepancy_0|spike_2_thermocode_6:gen_spike_2_tc_n11_spike_2_tc
spike_i[0] => n2967_o.IN1
spike_i[0] => n2969_o.IN0
spike_i[0] => n2974_o.IN0
spike_i[0] => n2979_o.IN0
spike_i[0] => n2984_o.IN0
spike_i[0] => n2989_o.IN0
spike_i[0] => Equal0.IN1
spike_i[1] => n2966_o.IN0
spike_i[1] => n2971_o.IN0
spike_i[1] => n2976_o.IN0
spike_i[1] => n2981_o.IN0
spike_i[1] => n2986_o.IN0
spike_i[1] => Equal0.IN0
thermo_i[0] => n2969_o.IN1
thermo_i[0] => n2991_o.DATAB
thermo_i[1] => n2991_o.DATAB
thermo_i[1] => n2966_o.IN1
thermo_i[1] => n2974_o.IN1
thermo_i[2] => n2991_o.DATAB
thermo_i[2] => n2971_o.IN1
thermo_i[2] => n2979_o.IN1
thermo_i[3] => n2991_o.DATAB
thermo_i[3] => n2976_o.IN1
thermo_i[3] => n2984_o.IN1
thermo_i[4] => n2991_o.DATAB
thermo_i[4] => n2981_o.IN1
thermo_i[4] => n2989_o.IN1
thermo_i[5] => n2986_o.IN1
thermo_i[5] => n2991_o.DATAB
thermo_o[0] <= n2991_o.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[1] <= n2991_o.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[2] <= n2991_o.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[3] <= n2991_o.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[4] <= n2991_o.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[5] <= n2991_o.DB_MAX_OUTPUT_PORT_TYPE


|atbs_core_fixed_window_board|atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0|adaptive_threshold_control_20_19_8_8_255_0_3_2:adaptive_ctrl_0|weyls_discrepancy_8_3_6:weyls_discrepancy_0|spike_2_thermocode_6:gen_spike_2_tc_n12_spike_2_tc
spike_i[0] => n2967_o.IN1
spike_i[0] => n2969_o.IN0
spike_i[0] => n2974_o.IN0
spike_i[0] => n2979_o.IN0
spike_i[0] => n2984_o.IN0
spike_i[0] => n2989_o.IN0
spike_i[0] => Equal0.IN1
spike_i[1] => n2966_o.IN0
spike_i[1] => n2971_o.IN0
spike_i[1] => n2976_o.IN0
spike_i[1] => n2981_o.IN0
spike_i[1] => n2986_o.IN0
spike_i[1] => Equal0.IN0
thermo_i[0] => n2969_o.IN1
thermo_i[0] => n2991_o.DATAB
thermo_i[1] => n2991_o.DATAB
thermo_i[1] => n2966_o.IN1
thermo_i[1] => n2974_o.IN1
thermo_i[2] => n2991_o.DATAB
thermo_i[2] => n2971_o.IN1
thermo_i[2] => n2979_o.IN1
thermo_i[3] => n2991_o.DATAB
thermo_i[3] => n2976_o.IN1
thermo_i[3] => n2984_o.IN1
thermo_i[4] => n2991_o.DATAB
thermo_i[4] => n2981_o.IN1
thermo_i[4] => n2989_o.IN1
thermo_i[5] => n2986_o.IN1
thermo_i[5] => n2991_o.DATAB
thermo_o[0] <= n2991_o.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[1] <= n2991_o.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[2] <= n2991_o.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[3] <= n2991_o.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[4] <= n2991_o.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[5] <= n2991_o.DB_MAX_OUTPUT_PORT_TYPE


|atbs_core_fixed_window_board|atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0|adaptive_threshold_control_20_19_8_8_255_0_3_2:adaptive_ctrl_0|weyls_discrepancy_8_3_6:weyls_discrepancy_0|spike_2_thermocode_6:gen_spike_2_tc_n13_spike_2_tc
spike_i[0] => n2967_o.IN1
spike_i[0] => n2969_o.IN0
spike_i[0] => n2974_o.IN0
spike_i[0] => n2979_o.IN0
spike_i[0] => n2984_o.IN0
spike_i[0] => n2989_o.IN0
spike_i[0] => Equal0.IN1
spike_i[1] => n2966_o.IN0
spike_i[1] => n2971_o.IN0
spike_i[1] => n2976_o.IN0
spike_i[1] => n2981_o.IN0
spike_i[1] => n2986_o.IN0
spike_i[1] => Equal0.IN0
thermo_i[0] => n2969_o.IN1
thermo_i[0] => n2991_o.DATAB
thermo_i[1] => n2991_o.DATAB
thermo_i[1] => n2966_o.IN1
thermo_i[1] => n2974_o.IN1
thermo_i[2] => n2991_o.DATAB
thermo_i[2] => n2971_o.IN1
thermo_i[2] => n2979_o.IN1
thermo_i[3] => n2991_o.DATAB
thermo_i[3] => n2976_o.IN1
thermo_i[3] => n2984_o.IN1
thermo_i[4] => n2991_o.DATAB
thermo_i[4] => n2981_o.IN1
thermo_i[4] => n2989_o.IN1
thermo_i[5] => n2986_o.IN1
thermo_i[5] => n2991_o.DATAB
thermo_o[0] <= n2991_o.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[1] <= n2991_o.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[2] <= n2991_o.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[3] <= n2991_o.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[4] <= n2991_o.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[5] <= n2991_o.DB_MAX_OUTPUT_PORT_TYPE


|atbs_core_fixed_window_board|atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0|adaptive_threshold_control_20_19_8_8_255_0_3_2:adaptive_ctrl_0|weyls_discrepancy_8_3_6:weyls_discrepancy_0|spike_2_thermocode_6:gen_spike_2_tc_n14_spike_2_tc
spike_i[0] => n2967_o.IN1
spike_i[0] => n2969_o.IN0
spike_i[0] => n2974_o.IN0
spike_i[0] => n2979_o.IN0
spike_i[0] => n2984_o.IN0
spike_i[0] => n2989_o.IN0
spike_i[0] => Equal0.IN1
spike_i[1] => n2966_o.IN0
spike_i[1] => n2971_o.IN0
spike_i[1] => n2976_o.IN0
spike_i[1] => n2981_o.IN0
spike_i[1] => n2986_o.IN0
spike_i[1] => Equal0.IN0
thermo_i[0] => n2969_o.IN1
thermo_i[0] => n2991_o.DATAB
thermo_i[1] => n2991_o.DATAB
thermo_i[1] => n2966_o.IN1
thermo_i[1] => n2974_o.IN1
thermo_i[2] => n2991_o.DATAB
thermo_i[2] => n2971_o.IN1
thermo_i[2] => n2979_o.IN1
thermo_i[3] => n2991_o.DATAB
thermo_i[3] => n2976_o.IN1
thermo_i[3] => n2984_o.IN1
thermo_i[4] => n2991_o.DATAB
thermo_i[4] => n2981_o.IN1
thermo_i[4] => n2989_o.IN1
thermo_i[5] => n2986_o.IN1
thermo_i[5] => n2991_o.DATAB
thermo_o[0] <= n2991_o.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[1] <= n2991_o.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[2] <= n2991_o.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[3] <= n2991_o.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[4] <= n2991_o.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[5] <= n2991_o.DB_MAX_OUTPUT_PORT_TYPE


|atbs_core_fixed_window_board|atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0|adaptive_threshold_control_20_19_8_8_255_0_3_2:adaptive_ctrl_0|weyls_discrepancy_8_3_6:weyls_discrepancy_0|spike_2_thermocode_6:gen_spike_2_tc_n15_spike_2_tc
spike_i[0] => n2967_o.IN1
spike_i[0] => n2969_o.IN0
spike_i[0] => n2974_o.IN0
spike_i[0] => n2979_o.IN0
spike_i[0] => n2984_o.IN0
spike_i[0] => n2989_o.IN0
spike_i[0] => Equal0.IN1
spike_i[1] => n2966_o.IN0
spike_i[1] => n2971_o.IN0
spike_i[1] => n2976_o.IN0
spike_i[1] => n2981_o.IN0
spike_i[1] => n2986_o.IN0
spike_i[1] => Equal0.IN0
thermo_i[0] => n2969_o.IN1
thermo_i[0] => n2991_o.DATAB
thermo_i[1] => n2991_o.DATAB
thermo_i[1] => n2966_o.IN1
thermo_i[1] => n2974_o.IN1
thermo_i[2] => n2991_o.DATAB
thermo_i[2] => n2971_o.IN1
thermo_i[2] => n2979_o.IN1
thermo_i[3] => n2991_o.DATAB
thermo_i[3] => n2976_o.IN1
thermo_i[3] => n2984_o.IN1
thermo_i[4] => n2991_o.DATAB
thermo_i[4] => n2981_o.IN1
thermo_i[4] => n2989_o.IN1
thermo_i[5] => n2986_o.IN1
thermo_i[5] => n2991_o.DATAB
thermo_o[0] <= n2991_o.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[1] <= n2991_o.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[2] <= n2991_o.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[3] <= n2991_o.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[4] <= n2991_o.DB_MAX_OUTPUT_PORT_TYPE
thermo_o[5] <= n2991_o.DB_MAX_OUTPUT_PORT_TYPE


|atbs_core_fixed_window_board|atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0|adaptive_threshold_control_20_19_8_8_255_0_3_2:adaptive_ctrl_0|weyls_discrepancy_8_3_6:weyls_discrepancy_0|priority_encoder_3_3:priority_encoder_0
clock_i => ~NO_FANOUT~
reset_i => ~NO_FANOUT~
code_i[0] => n3002_o[0].DATAA
code_i[1] => n3002_o[0].OUTPUTSELECT
code_i[1] => n3005_o.DATAA
code_i[2] => n3005_o.OUTPUTSELECT
code_i[2] => n3005_o.OUTPUTSELECT
bin_o[0] <= n3005_o.DB_MAX_OUTPUT_PORT_TYPE
bin_o[1] <= n3005_o.DB_MAX_OUTPUT_PORT_TYPE
bin_o[2] <= <GND>


|atbs_core_fixed_window_board|atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0|adaptive_threshold_control_20_19_8_8_255_0_3_2:adaptive_ctrl_0|weyls_discrepancy_8_3_6:weyls_discrepancy_0|priority_encoder_3_3:priority_encoder_1
clock_i => ~NO_FANOUT~
reset_i => ~NO_FANOUT~
code_i[0] => n3002_o[0].DATAA
code_i[1] => n3002_o[0].OUTPUTSELECT
code_i[1] => n3005_o.DATAA
code_i[2] => n3005_o.OUTPUTSELECT
code_i[2] => n3005_o.OUTPUTSELECT
bin_o[0] <= n3005_o.DB_MAX_OUTPUT_PORT_TYPE
bin_o[1] <= n3005_o.DB_MAX_OUTPUT_PORT_TYPE
bin_o[2] <= <GND>


|atbs_core_fixed_window_board|atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0|dac_control_8_8_1_80:dac_control_0
clock_i => clock_i.IN1
reset_i => reset_i.IN1
enable_dac_i => dac_pd_o.DATAIN
enable_dac_i => n1540_o.OUTPUTSELECT
clear_dac_i => dac_clr_o.DATAIN
adaptive_mode_i => n1533_o[8].OUTPUTSELECT
adaptive_mode_i => n1533_o[7].OUTPUTSELECT
adaptive_mode_i => n1533_o[6].OUTPUTSELECT
adaptive_mode_i => n1533_o[5].OUTPUTSELECT
adaptive_mode_i => n1533_o[4].OUTPUTSELECT
adaptive_mode_i => n1533_o[3].OUTPUTSELECT
adaptive_mode_i => n1533_o[2].OUTPUTSELECT
adaptive_mode_i => n1533_o[1].OUTPUTSELECT
select_tbs_delta_steps_i => n1531_o[8].OUTPUTSELECT
select_tbs_delta_steps_i => n1531_o[7].OUTPUTSELECT
select_tbs_delta_steps_i => n1531_o[6].OUTPUTSELECT
select_tbs_delta_steps_i => n1531_o[5].OUTPUTSELECT
select_tbs_delta_steps_i => n1531_o[4].OUTPUTSELECT
select_tbs_delta_steps_i => n1531_o[3].OUTPUTSELECT
select_tbs_delta_steps_i => n1531_o[2].OUTPUTSELECT
select_tbs_delta_steps_i => n1531_o[1].OUTPUTSELECT
direction_i => n1552_o.IN0
direction_i => n1567_o.IN0
update_dac_strb_i => n1535_o.OUTPUTSELECT
update_dac_strb_i => n1552_o.IN1
update_dac_strb_i => n1567_o.IN1
delta_steps_i[0] => n1531_o[1].DATAB
delta_steps_i[0] => Add1.IN9
delta_steps_i[0] => Add2.IN9
delta_steps_i[0] => Add3.IN9
delta_steps_i[0] => LessThan1.IN9
delta_steps_i[0] => LessThan2.IN9
delta_steps_i[0] => Add4.IN9
delta_steps_i[1] => n1531_o[2].DATAB
delta_steps_i[1] => Add1.IN8
delta_steps_i[1] => Add2.IN8
delta_steps_i[1] => Add3.IN8
delta_steps_i[1] => LessThan1.IN8
delta_steps_i[1] => LessThan2.IN8
delta_steps_i[1] => Add4.IN8
delta_steps_i[2] => n1531_o[3].DATAB
delta_steps_i[2] => Add1.IN7
delta_steps_i[2] => Add2.IN7
delta_steps_i[2] => Add3.IN7
delta_steps_i[2] => LessThan1.IN7
delta_steps_i[2] => LessThan2.IN7
delta_steps_i[2] => Add4.IN7
delta_steps_i[3] => n1531_o[4].DATAB
delta_steps_i[3] => Add1.IN6
delta_steps_i[3] => Add2.IN6
delta_steps_i[3] => Add3.IN6
delta_steps_i[3] => LessThan1.IN6
delta_steps_i[3] => LessThan2.IN6
delta_steps_i[3] => Add4.IN6
delta_steps_i[4] => n1531_o[5].DATAB
delta_steps_i[4] => Add1.IN5
delta_steps_i[4] => Add2.IN5
delta_steps_i[4] => Add3.IN5
delta_steps_i[4] => LessThan1.IN5
delta_steps_i[4] => LessThan2.IN5
delta_steps_i[4] => Add4.IN5
delta_steps_i[5] => n1531_o[6].DATAB
delta_steps_i[5] => Add1.IN4
delta_steps_i[5] => Add2.IN4
delta_steps_i[5] => Add3.IN4
delta_steps_i[5] => LessThan1.IN4
delta_steps_i[5] => LessThan2.IN4
delta_steps_i[5] => Add4.IN4
delta_steps_i[6] => Add1.IN3
delta_steps_i[6] => Add2.IN3
delta_steps_i[6] => Add3.IN3
delta_steps_i[6] => LessThan1.IN3
delta_steps_i[6] => LessThan2.IN3
delta_steps_i[6] => Add0.IN0
delta_steps_i[6] => Add4.IN3
delta_steps_i[7] => Add1.IN2
delta_steps_i[7] => Add2.IN2
delta_steps_i[7] => Add3.IN2
delta_steps_i[7] => LessThan1.IN2
delta_steps_i[7] => LessThan2.IN2
delta_steps_i[7] => Add4.IN2
dac_counter_value_o[0] <= n1637_q[0].DB_MAX_OUTPUT_PORT_TYPE
dac_counter_value_o[1] <= n1637_q[1].DB_MAX_OUTPUT_PORT_TYPE
dac_counter_value_o[2] <= n1637_q[2].DB_MAX_OUTPUT_PORT_TYPE
dac_counter_value_o[3] <= n1637_q[3].DB_MAX_OUTPUT_PORT_TYPE
dac_counter_value_o[4] <= n1637_q[4].DB_MAX_OUTPUT_PORT_TYPE
dac_counter_value_o[5] <= n1637_q[5].DB_MAX_OUTPUT_PORT_TYPE
dac_counter_value_o[6] <= n1637_q[6].DB_MAX_OUTPUT_PORT_TYPE
dac_counter_value_o[7] <= n1637_q[7].DB_MAX_OUTPUT_PORT_TYPE
dac_finished_strb_o <= n1618_o.DB_MAX_OUTPUT_PORT_TYPE
dac_pd_o <= enable_dac_i.DB_MAX_OUTPUT_PORT_TYPE
dac_wr_o <= sync_chain_2_1:sync_chain_0.sync_o
dac_clr_o <= clear_dac_i.DB_MAX_OUTPUT_PORT_TYPE
dac_o[0] <= n1637_q[0].DB_MAX_OUTPUT_PORT_TYPE
dac_o[1] <= n1637_q[1].DB_MAX_OUTPUT_PORT_TYPE
dac_o[2] <= n1637_q[2].DB_MAX_OUTPUT_PORT_TYPE
dac_o[3] <= n1637_q[3].DB_MAX_OUTPUT_PORT_TYPE
dac_o[4] <= n1637_q[4].DB_MAX_OUTPUT_PORT_TYPE
dac_o[5] <= n1637_q[5].DB_MAX_OUTPUT_PORT_TYPE
dac_o[6] <= n1637_q[6].DB_MAX_OUTPUT_PORT_TYPE
dac_o[7] <= n1637_q[7].DB_MAX_OUTPUT_PORT_TYPE


|atbs_core_fixed_window_board|atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0|dac_control_8_8_1_80:dac_control_0|sync_chain_2_1:sync_chain_0
clock_i => n1142_q[0].CLK
clock_i => n1142_q[1].CLK
reset_i => n1142_q[0].ALOAD
reset_i => n1142_q[1].ALOAD
async_i => n1142_q[0].DATAIN
sync_o <= n1142_q[1].DB_MAX_OUTPUT_PORT_TYPE


|atbs_core_fixed_window_board|atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0|dac_control_8_8_0_80:dac_control_1
clock_i => clock_i.IN1
reset_i => reset_i.IN1
enable_dac_i => dac_pd_o.DATAIN
enable_dac_i => n1674_o.OUTPUTSELECT
clear_dac_i => dac_clr_o.DATAIN
adaptive_mode_i => ~NO_FANOUT~
select_tbs_delta_steps_i => ~NO_FANOUT~
direction_i => n1687_o.IN0
direction_i => n1702_o.IN0
update_dac_strb_i => n1669_o.OUTPUTSELECT
update_dac_strb_i => n1687_o.IN1
update_dac_strb_i => n1702_o.IN1
delta_steps_i[0] => Add0.IN9
delta_steps_i[0] => Add1.IN9
delta_steps_i[0] => Add2.IN9
delta_steps_i[0] => LessThan1.IN9
delta_steps_i[0] => LessThan2.IN9
delta_steps_i[0] => Add3.IN9
delta_steps_i[1] => Add0.IN8
delta_steps_i[1] => Add1.IN8
delta_steps_i[1] => Add2.IN8
delta_steps_i[1] => LessThan1.IN8
delta_steps_i[1] => LessThan2.IN8
delta_steps_i[1] => Add3.IN8
delta_steps_i[2] => Add0.IN7
delta_steps_i[2] => Add1.IN7
delta_steps_i[2] => Add2.IN7
delta_steps_i[2] => LessThan1.IN7
delta_steps_i[2] => LessThan2.IN7
delta_steps_i[2] => Add3.IN7
delta_steps_i[3] => Add0.IN6
delta_steps_i[3] => Add1.IN6
delta_steps_i[3] => Add2.IN6
delta_steps_i[3] => LessThan1.IN6
delta_steps_i[3] => LessThan2.IN6
delta_steps_i[3] => Add3.IN6
delta_steps_i[4] => Add0.IN5
delta_steps_i[4] => Add1.IN5
delta_steps_i[4] => Add2.IN5
delta_steps_i[4] => LessThan1.IN5
delta_steps_i[4] => LessThan2.IN5
delta_steps_i[4] => Add3.IN5
delta_steps_i[5] => Add0.IN4
delta_steps_i[5] => Add1.IN4
delta_steps_i[5] => Add2.IN4
delta_steps_i[5] => LessThan1.IN4
delta_steps_i[5] => LessThan2.IN4
delta_steps_i[5] => Add3.IN4
delta_steps_i[6] => Add0.IN3
delta_steps_i[6] => Add1.IN3
delta_steps_i[6] => Add2.IN3
delta_steps_i[6] => LessThan1.IN3
delta_steps_i[6] => LessThan2.IN3
delta_steps_i[6] => Add3.IN3
delta_steps_i[7] => Add0.IN2
delta_steps_i[7] => Add1.IN2
delta_steps_i[7] => Add2.IN2
delta_steps_i[7] => LessThan1.IN2
delta_steps_i[7] => LessThan2.IN2
delta_steps_i[7] => Add3.IN2
dac_counter_value_o[0] <= n1772_q[0].DB_MAX_OUTPUT_PORT_TYPE
dac_counter_value_o[1] <= n1772_q[1].DB_MAX_OUTPUT_PORT_TYPE
dac_counter_value_o[2] <= n1772_q[2].DB_MAX_OUTPUT_PORT_TYPE
dac_counter_value_o[3] <= n1772_q[3].DB_MAX_OUTPUT_PORT_TYPE
dac_counter_value_o[4] <= n1772_q[4].DB_MAX_OUTPUT_PORT_TYPE
dac_counter_value_o[5] <= n1772_q[5].DB_MAX_OUTPUT_PORT_TYPE
dac_counter_value_o[6] <= n1772_q[6].DB_MAX_OUTPUT_PORT_TYPE
dac_counter_value_o[7] <= n1772_q[7].DB_MAX_OUTPUT_PORT_TYPE
dac_finished_strb_o <= n1753_o.DB_MAX_OUTPUT_PORT_TYPE
dac_pd_o <= enable_dac_i.DB_MAX_OUTPUT_PORT_TYPE
dac_wr_o <= sync_chain_2_1:sync_chain_0.sync_o
dac_clr_o <= clear_dac_i.DB_MAX_OUTPUT_PORT_TYPE
dac_o[0] <= n1772_q[0].DB_MAX_OUTPUT_PORT_TYPE
dac_o[1] <= n1772_q[1].DB_MAX_OUTPUT_PORT_TYPE
dac_o[2] <= n1772_q[2].DB_MAX_OUTPUT_PORT_TYPE
dac_o[3] <= n1772_q[3].DB_MAX_OUTPUT_PORT_TYPE
dac_o[4] <= n1772_q[4].DB_MAX_OUTPUT_PORT_TYPE
dac_o[5] <= n1772_q[5].DB_MAX_OUTPUT_PORT_TYPE
dac_o[6] <= n1772_q[6].DB_MAX_OUTPUT_PORT_TYPE
dac_o[7] <= n1772_q[7].DB_MAX_OUTPUT_PORT_TYPE


|atbs_core_fixed_window_board|atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0|dac_control_8_8_0_80:dac_control_1|sync_chain_2_1:sync_chain_0
clock_i => n1142_q[0].CLK
clock_i => n1142_q[1].CLK
reset_i => n1142_q[0].ALOAD
reset_i => n1142_q[1].ALOAD
async_i => n1142_q[0].DATAIN
sync_o <= n1142_q[1].DB_MAX_OUTPUT_PORT_TYPE


|atbs_core_fixed_window_board|atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0|analog_trig_8:analog_trigger_0
clock_i => n1798_q[0].CLK
clock_i => n1798_q[1].CLK
clock_i => n1798_q[2].CLK
clock_i => n1798_q[3].CLK
clock_i => n1798_q[4].CLK
clock_i => n1798_q[5].CLK
clock_i => n1798_q[6].CLK
clock_i => n1798_q[7].CLK
reset_i => n1798_q[0].ACLR
reset_i => n1798_q[1].ACLR
reset_i => n1798_q[2].ACLR
reset_i => n1798_q[3].ACLR
reset_i => n1798_q[4].ACLR
reset_i => n1798_q[5].ACLR
reset_i => n1798_q[6].ACLR
reset_i => n1798_q[7].ACLR
enable_i => n1798_q[0].ENA
enable_i => n1798_q[7].ENA
enable_i => n1798_q[6].ENA
enable_i => n1798_q[5].ENA
enable_i => n1798_q[4].ENA
enable_i => n1798_q[3].ENA
enable_i => n1798_q[2].ENA
enable_i => n1798_q[1].ENA
period_adj_i[0] => Equal0.IN7
period_adj_i[1] => Equal0.IN6
period_adj_i[2] => Equal0.IN5
period_adj_i[3] => Equal0.IN4
period_adj_i[4] => Equal0.IN3
period_adj_i[5] => Equal0.IN2
period_adj_i[6] => Equal0.IN1
period_adj_i[7] => Equal0.IN0
duty_cycle_adj_i[0] => LessThan0.IN8
duty_cycle_adj_i[0] => Equal1.IN7
duty_cycle_adj_i[1] => LessThan0.IN7
duty_cycle_adj_i[1] => Equal1.IN6
duty_cycle_adj_i[2] => LessThan0.IN6
duty_cycle_adj_i[2] => Equal1.IN5
duty_cycle_adj_i[3] => LessThan0.IN5
duty_cycle_adj_i[3] => Equal1.IN4
duty_cycle_adj_i[4] => LessThan0.IN4
duty_cycle_adj_i[4] => Equal1.IN3
duty_cycle_adj_i[5] => LessThan0.IN3
duty_cycle_adj_i[5] => Equal1.IN2
duty_cycle_adj_i[6] => LessThan0.IN2
duty_cycle_adj_i[6] => Equal1.IN1
duty_cycle_adj_i[7] => LessThan0.IN1
duty_cycle_adj_i[7] => Equal1.IN0
analog_trigger_o <= n1794_o.DB_MAX_OUTPUT_PORT_TYPE


|atbs_core_fixed_window_board|atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0|sc_noc_generator_11:sc_noc_generator_0
clock_i => n1830_q[0].CLK
clock_i => n1830_q[1].CLK
clock_i => n1830_q[2].CLK
clock_i => n1830_q[3].CLK
clock_i => n1830_q[4].CLK
clock_i => n1830_q[5].CLK
clock_i => n1830_q[6].CLK
clock_i => n1830_q[7].CLK
clock_i => n1830_q[8].CLK
clock_i => n1830_q[9].CLK
clock_i => n1830_q[10].CLK
reset_i => n1830_q[0].ACLR
reset_i => n1830_q[1].ACLR
reset_i => n1830_q[2].ACLR
reset_i => n1830_q[3].ACLR
reset_i => n1830_q[4].ACLR
reset_i => n1830_q[5].ACLR
reset_i => n1830_q[6].ACLR
reset_i => n1830_q[7].ACLR
reset_i => n1830_q[8].ACLR
reset_i => n1830_q[9].ACLR
reset_i => n1830_q[10].ACLR
enable_i => n1830_q[0].ENA
enable_i => n1830_q[10].ENA
enable_i => n1830_q[9].ENA
enable_i => n1830_q[8].ENA
enable_i => n1830_q[7].ENA
enable_i => n1830_q[6].ENA
enable_i => n1830_q[5].ENA
enable_i => n1830_q[4].ENA
enable_i => n1830_q[3].ENA
enable_i => n1830_q[2].ENA
enable_i => n1830_q[1].ENA
period_adj_i[0] => Equal0.IN10
period_adj_i[1] => Equal0.IN9
period_adj_i[2] => Equal0.IN8
period_adj_i[3] => Equal0.IN7
period_adj_i[4] => Equal0.IN6
period_adj_i[5] => Equal0.IN5
period_adj_i[6] => Equal0.IN4
period_adj_i[7] => Equal0.IN3
period_adj_i[8] => Equal0.IN2
period_adj_i[9] => Equal0.IN1
period_adj_i[10] => Equal0.IN0
duty_cycle_adj_i[0] => LessThan0.IN11
duty_cycle_adj_i[0] => Add1.IN11
duty_cycle_adj_i[0] => Equal1.IN10
duty_cycle_adj_i[1] => LessThan0.IN10
duty_cycle_adj_i[1] => Add1.IN10
duty_cycle_adj_i[1] => Equal1.IN9
duty_cycle_adj_i[2] => LessThan0.IN9
duty_cycle_adj_i[2] => Add1.IN9
duty_cycle_adj_i[2] => Equal1.IN8
duty_cycle_adj_i[3] => LessThan0.IN8
duty_cycle_adj_i[3] => Add1.IN8
duty_cycle_adj_i[3] => Equal1.IN7
duty_cycle_adj_i[4] => LessThan0.IN7
duty_cycle_adj_i[4] => Add1.IN7
duty_cycle_adj_i[4] => Equal1.IN6
duty_cycle_adj_i[5] => LessThan0.IN6
duty_cycle_adj_i[5] => Add1.IN6
duty_cycle_adj_i[5] => Equal1.IN5
duty_cycle_adj_i[6] => LessThan0.IN5
duty_cycle_adj_i[6] => Add1.IN5
duty_cycle_adj_i[6] => Equal1.IN4
duty_cycle_adj_i[7] => LessThan0.IN4
duty_cycle_adj_i[7] => Add1.IN4
duty_cycle_adj_i[7] => Equal1.IN3
duty_cycle_adj_i[8] => LessThan0.IN3
duty_cycle_adj_i[8] => Add1.IN3
duty_cycle_adj_i[8] => Equal1.IN2
duty_cycle_adj_i[9] => LessThan0.IN2
duty_cycle_adj_i[9] => Add1.IN2
duty_cycle_adj_i[9] => Equal1.IN1
duty_cycle_adj_i[10] => LessThan0.IN1
duty_cycle_adj_i[10] => Add1.IN1
duty_cycle_adj_i[10] => Equal1.IN0
overlap_adj_i[0] => LessThan1.IN11
overlap_adj_i[0] => Add1.IN22
overlap_adj_i[1] => LessThan1.IN10
overlap_adj_i[1] => Add1.IN21
overlap_adj_i[2] => LessThan1.IN9
overlap_adj_i[2] => Add1.IN20
overlap_adj_i[3] => LessThan1.IN8
overlap_adj_i[3] => Add1.IN19
overlap_adj_i[4] => LessThan1.IN7
overlap_adj_i[4] => Add1.IN18
overlap_adj_i[5] => LessThan1.IN6
overlap_adj_i[5] => Add1.IN17
overlap_adj_i[6] => LessThan1.IN5
overlap_adj_i[6] => Add1.IN16
overlap_adj_i[7] => LessThan1.IN4
overlap_adj_i[7] => Add1.IN15
overlap_adj_i[8] => LessThan1.IN3
overlap_adj_i[8] => Add1.IN14
overlap_adj_i[9] => LessThan1.IN2
overlap_adj_i[9] => Add1.IN13
overlap_adj_i[10] => LessThan1.IN1
overlap_adj_i[10] => Add1.IN12
sc_noc_1_o <= n1819_o.DB_MAX_OUTPUT_PORT_TYPE
sc_noc_2_o <= n1826_o.DB_MAX_OUTPUT_PORT_TYPE


|atbs_core_fixed_window_board|atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0|time_measurement_19_524288:time_measurement_0
clock_i => n1854_q.CLK
clock_i => n1853_q[0].CLK
clock_i => n1853_q[1].CLK
clock_i => n1853_q[2].CLK
clock_i => n1853_q[3].CLK
clock_i => n1853_q[4].CLK
clock_i => n1853_q[5].CLK
clock_i => n1853_q[6].CLK
clock_i => n1853_q[7].CLK
clock_i => n1853_q[8].CLK
clock_i => n1853_q[9].CLK
clock_i => n1853_q[10].CLK
clock_i => n1853_q[11].CLK
clock_i => n1853_q[12].CLK
clock_i => n1853_q[13].CLK
clock_i => n1853_q[14].CLK
clock_i => n1853_q[15].CLK
clock_i => n1853_q[16].CLK
clock_i => n1853_q[17].CLK
clock_i => n1853_q[18].CLK
reset_i => n1854_q.ACLR
reset_i => n1853_q[0].ACLR
reset_i => n1853_q[1].ACLR
reset_i => n1853_q[2].ACLR
reset_i => n1853_q[3].ACLR
reset_i => n1853_q[4].ACLR
reset_i => n1853_q[5].ACLR
reset_i => n1853_q[6].ACLR
reset_i => n1853_q[7].ACLR
reset_i => n1853_q[8].ACLR
reset_i => n1853_q[9].ACLR
reset_i => n1853_q[10].ACLR
reset_i => n1853_q[11].ACLR
reset_i => n1853_q[12].ACLR
reset_i => n1853_q[13].ACLR
reset_i => n1853_q[14].ACLR
reset_i => n1853_q[15].ACLR
reset_i => n1853_q[16].ACLR
reset_i => n1853_q[17].ACLR
reset_i => n1853_q[18].ACLR
overflow_strb_o <= n1854_q.DB_MAX_OUTPUT_PORT_TYPE
curr_time_o[0] <= n1853_q[0].DB_MAX_OUTPUT_PORT_TYPE
curr_time_o[1] <= n1853_q[1].DB_MAX_OUTPUT_PORT_TYPE
curr_time_o[2] <= n1853_q[2].DB_MAX_OUTPUT_PORT_TYPE
curr_time_o[3] <= n1853_q[3].DB_MAX_OUTPUT_PORT_TYPE
curr_time_o[4] <= n1853_q[4].DB_MAX_OUTPUT_PORT_TYPE
curr_time_o[5] <= n1853_q[5].DB_MAX_OUTPUT_PORT_TYPE
curr_time_o[6] <= n1853_q[6].DB_MAX_OUTPUT_PORT_TYPE
curr_time_o[7] <= n1853_q[7].DB_MAX_OUTPUT_PORT_TYPE
curr_time_o[8] <= n1853_q[8].DB_MAX_OUTPUT_PORT_TYPE
curr_time_o[9] <= n1853_q[9].DB_MAX_OUTPUT_PORT_TYPE
curr_time_o[10] <= n1853_q[10].DB_MAX_OUTPUT_PORT_TYPE
curr_time_o[11] <= n1853_q[11].DB_MAX_OUTPUT_PORT_TYPE
curr_time_o[12] <= n1853_q[12].DB_MAX_OUTPUT_PORT_TYPE
curr_time_o[13] <= n1853_q[13].DB_MAX_OUTPUT_PORT_TYPE
curr_time_o[14] <= n1853_q[14].DB_MAX_OUTPUT_PORT_TYPE
curr_time_o[15] <= n1853_q[15].DB_MAX_OUTPUT_PORT_TYPE
curr_time_o[16] <= n1853_q[16].DB_MAX_OUTPUT_PORT_TYPE
curr_time_o[17] <= n1853_q[17].DB_MAX_OUTPUT_PORT_TYPE
curr_time_o[18] <= n1853_q[18].DB_MAX_OUTPUT_PORT_TYPE


|atbs_core_fixed_window_board|atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0|spike_encoder_19_20:spike_encoder_0
clock_i => n1903_q.CLK
clock_i => n1902_q.CLK
clock_i => n1901_q.CLK
clock_i => n1900_q[0].CLK
clock_i => n1900_q[1].CLK
clock_i => n1900_q[2].CLK
clock_i => n1900_q[3].CLK
clock_i => n1900_q[4].CLK
clock_i => n1900_q[5].CLK
clock_i => n1900_q[6].CLK
clock_i => n1900_q[7].CLK
clock_i => n1900_q[8].CLK
clock_i => n1900_q[9].CLK
clock_i => n1900_q[10].CLK
clock_i => n1900_q[11].CLK
clock_i => n1900_q[12].CLK
clock_i => n1900_q[13].CLK
clock_i => n1900_q[14].CLK
clock_i => n1900_q[15].CLK
clock_i => n1900_q[16].CLK
clock_i => n1900_q[17].CLK
clock_i => n1900_q[18].CLK
clock_i => n1900_q[19].CLK
reset_i => n1903_q.ACLR
reset_i => n1902_q.ACLR
reset_i => n1901_q.ACLR
reset_i => n1900_q[0].ACLR
reset_i => n1900_q[1].ACLR
reset_i => n1900_q[2].ACLR
reset_i => n1900_q[3].ACLR
reset_i => n1900_q[4].ACLR
reset_i => n1900_q[5].ACLR
reset_i => n1900_q[6].ACLR
reset_i => n1900_q[7].ACLR
reset_i => n1900_q[8].ACLR
reset_i => n1900_q[9].ACLR
reset_i => n1900_q[10].ACLR
reset_i => n1900_q[11].ACLR
reset_i => n1900_q[12].ACLR
reset_i => n1900_q[13].ACLR
reset_i => n1900_q[14].ACLR
reset_i => n1900_q[15].ACLR
reset_i => n1900_q[16].ACLR
reset_i => n1900_q[17].ACLR
reset_i => n1900_q[18].ACLR
reset_i => n1900_q[19].ACLR
spike_i => n1880_o.DATAB
spike_i => n1884_o.IN1
spike_strb_i => n1874_o.IN0
spike_strb_i => n1882_o.IN1
overflow_strb_i => n1874_o.IN1
overflow_strb_i => n1893_o[19].OUTPUTSELECT
overflow_strb_i => n1893_o[18].OUTPUTSELECT
overflow_strb_i => n1893_o[17].OUTPUTSELECT
overflow_strb_i => n1893_o[16].OUTPUTSELECT
overflow_strb_i => n1893_o[15].OUTPUTSELECT
overflow_strb_i => n1893_o[14].OUTPUTSELECT
overflow_strb_i => n1893_o[13].OUTPUTSELECT
overflow_strb_i => n1893_o[12].OUTPUTSELECT
overflow_strb_i => n1893_o[11].OUTPUTSELECT
overflow_strb_i => n1893_o[10].OUTPUTSELECT
overflow_strb_i => n1893_o[9].OUTPUTSELECT
overflow_strb_i => n1893_o[8].OUTPUTSELECT
overflow_strb_i => n1893_o[7].OUTPUTSELECT
overflow_strb_i => n1893_o[6].OUTPUTSELECT
overflow_strb_i => n1893_o[5].OUTPUTSELECT
overflow_strb_i => n1893_o[4].OUTPUTSELECT
overflow_strb_i => n1893_o[3].OUTPUTSELECT
overflow_strb_i => n1893_o[2].OUTPUTSELECT
overflow_strb_i => n1893_o[1].OUTPUTSELECT
overflow_strb_i => n1893_o[0].OUTPUTSELECT
overflow_strb_i => n1895_o.OUTPUTSELECT
curr_time_i[0] => n1886_o[0].DATAB
curr_time_i[0] => Add0.IN21
curr_time_i[1] => n1886_o[1].DATAB
curr_time_i[1] => Add0.IN20
curr_time_i[2] => n1886_o[2].DATAB
curr_time_i[2] => Add0.IN19
curr_time_i[3] => n1886_o[3].DATAB
curr_time_i[3] => Add0.IN18
curr_time_i[4] => n1886_o[4].DATAB
curr_time_i[4] => Add0.IN17
curr_time_i[5] => n1886_o[5].DATAB
curr_time_i[5] => Add0.IN16
curr_time_i[6] => n1886_o[6].DATAB
curr_time_i[6] => Add0.IN15
curr_time_i[7] => n1886_o[7].DATAB
curr_time_i[7] => Add0.IN14
curr_time_i[8] => n1886_o[8].DATAB
curr_time_i[8] => Add0.IN13
curr_time_i[9] => n1886_o[9].DATAB
curr_time_i[9] => Add0.IN12
curr_time_i[10] => n1886_o[10].DATAB
curr_time_i[10] => Add0.IN11
curr_time_i[11] => n1886_o[11].DATAB
curr_time_i[11] => Add0.IN10
curr_time_i[12] => n1886_o[12].DATAB
curr_time_i[12] => Add0.IN9
curr_time_i[13] => n1886_o[13].DATAB
curr_time_i[13] => Add0.IN8
curr_time_i[14] => n1886_o[14].DATAB
curr_time_i[14] => Add0.IN7
curr_time_i[15] => n1886_o[15].DATAB
curr_time_i[15] => Add0.IN6
curr_time_i[16] => n1886_o[16].DATAB
curr_time_i[16] => Add0.IN5
curr_time_i[17] => n1886_o[17].DATAB
curr_time_i[17] => Add0.IN4
curr_time_i[18] => n1886_o[18].DATAB
curr_time_i[18] => Add0.IN3
encoded_spike_o[0] <= n1900_q[0].DB_MAX_OUTPUT_PORT_TYPE
encoded_spike_o[1] <= n1900_q[1].DB_MAX_OUTPUT_PORT_TYPE
encoded_spike_o[2] <= n1900_q[2].DB_MAX_OUTPUT_PORT_TYPE
encoded_spike_o[3] <= n1900_q[3].DB_MAX_OUTPUT_PORT_TYPE
encoded_spike_o[4] <= n1900_q[4].DB_MAX_OUTPUT_PORT_TYPE
encoded_spike_o[5] <= n1900_q[5].DB_MAX_OUTPUT_PORT_TYPE
encoded_spike_o[6] <= n1900_q[6].DB_MAX_OUTPUT_PORT_TYPE
encoded_spike_o[7] <= n1900_q[7].DB_MAX_OUTPUT_PORT_TYPE
encoded_spike_o[8] <= n1900_q[8].DB_MAX_OUTPUT_PORT_TYPE
encoded_spike_o[9] <= n1900_q[9].DB_MAX_OUTPUT_PORT_TYPE
encoded_spike_o[10] <= n1900_q[10].DB_MAX_OUTPUT_PORT_TYPE
encoded_spike_o[11] <= n1900_q[11].DB_MAX_OUTPUT_PORT_TYPE
encoded_spike_o[12] <= n1900_q[12].DB_MAX_OUTPUT_PORT_TYPE
encoded_spike_o[13] <= n1900_q[13].DB_MAX_OUTPUT_PORT_TYPE
encoded_spike_o[14] <= n1900_q[14].DB_MAX_OUTPUT_PORT_TYPE
encoded_spike_o[15] <= n1900_q[15].DB_MAX_OUTPUT_PORT_TYPE
encoded_spike_o[16] <= n1900_q[16].DB_MAX_OUTPUT_PORT_TYPE
encoded_spike_o[17] <= n1900_q[17].DB_MAX_OUTPUT_PORT_TYPE
encoded_spike_o[18] <= n1900_q[18].DB_MAX_OUTPUT_PORT_TYPE
encoded_spike_o[19] <= n1900_q[19].DB_MAX_OUTPUT_PORT_TYPE
encoded_spike_strb_o <= n1901_q.DB_MAX_OUTPUT_PORT_TYPE


|atbs_core_fixed_window_board|atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0|spike_memory_20_2:spike_memory_0
clock_i => n2014_q[0].CLK
clock_i => n2014_q[1].CLK
clock_i => n2014_q[2].CLK
clock_i => n2012_q[0].CLK
clock_i => n2012_q[1].CLK
clock_i => n2012_q[2].CLK
clock_i => n2012_q[3].CLK
clock_i => n2011_q[0].CLK
clock_i => n2011_q[1].CLK
clock_i => n2011_q[2].CLK
clock_i => n2011_q[3].CLK
clock_i => n2011_q[4].CLK
clock_i => n2011_q[5].CLK
clock_i => n2011_q[6].CLK
clock_i => n2011_q[7].CLK
clock_i => n2011_q[8].CLK
clock_i => n2011_q[9].CLK
clock_i => n2011_q[10].CLK
clock_i => n2011_q[11].CLK
clock_i => n2011_q[12].CLK
clock_i => n2011_q[13].CLK
clock_i => n2011_q[14].CLK
clock_i => n2011_q[15].CLK
clock_i => n2011_q[16].CLK
clock_i => n2011_q[17].CLK
clock_i => n2011_q[18].CLK
clock_i => n2011_q[19].CLK
clock_i => n2010_q[0].CLK
clock_i => n2010_q[1].CLK
clock_i => n2010_q[2].CLK
clock_i => n2010_q[3].CLK
clock_i => n2010_q[4].CLK
clock_i => n2010_q[5].CLK
clock_i => n2010_q[6].CLK
clock_i => n2010_q[7].CLK
clock_i => n2010_q[8].CLK
clock_i => n2010_q[9].CLK
clock_i => n2010_q[10].CLK
clock_i => n2010_q[11].CLK
clock_i => n2010_q[12].CLK
clock_i => n2010_q[13].CLK
clock_i => n2010_q[14].CLK
clock_i => n2010_q[15].CLK
clock_i => n2010_q[16].CLK
clock_i => n2010_q[17].CLK
clock_i => n2010_q[18].CLK
clock_i => n2010_q[19].CLK
clock_i => n2009_q.CLK
clock_i => n2008_q[0].CLK
clock_i => n2008_q[1].CLK
clock_i => n2007_q[0].CLK
clock_i => n2007_q[1].CLK
clock_i => n2006_q[0].CLK
clock_i => n2006_q[1].CLK
clock_i => n2006_q[2].CLK
clock_i => n2006_q[3].CLK
clock_i => n2006_q[4].CLK
clock_i => n2006_q[5].CLK
clock_i => n2006_q[6].CLK
clock_i => n2006_q[7].CLK
clock_i => n2006_q[8].CLK
clock_i => n2006_q[9].CLK
clock_i => n2006_q[10].CLK
clock_i => n2006_q[11].CLK
clock_i => n2006_q[12].CLK
clock_i => n2006_q[13].CLK
clock_i => n2006_q[14].CLK
clock_i => n2006_q[15].CLK
clock_i => n2006_q[16].CLK
clock_i => n2006_q[17].CLK
clock_i => n2006_q[18].CLK
clock_i => n2006_q[19].CLK
clock_i => n2006_q[20].CLK
clock_i => n2006_q[21].CLK
clock_i => n2006_q[22].CLK
clock_i => n2006_q[23].CLK
clock_i => n2006_q[24].CLK
clock_i => n2006_q[25].CLK
clock_i => n2006_q[26].CLK
clock_i => n2006_q[27].CLK
clock_i => n2006_q[28].CLK
clock_i => n2006_q[29].CLK
clock_i => n2006_q[30].CLK
clock_i => n2006_q[31].CLK
clock_i => n2006_q[32].CLK
clock_i => n2006_q[33].CLK
clock_i => n2006_q[34].CLK
clock_i => n2006_q[35].CLK
clock_i => n2006_q[36].CLK
clock_i => n2006_q[37].CLK
clock_i => n2006_q[38].CLK
clock_i => n2006_q[39].CLK
clock_i => n2006_q[40].CLK
clock_i => n2006_q[41].CLK
clock_i => n2006_q[42].CLK
clock_i => n2006_q[43].CLK
clock_i => n2006_q[44].CLK
clock_i => n2006_q[45].CLK
clock_i => n2006_q[46].CLK
clock_i => n2006_q[47].CLK
clock_i => n2006_q[48].CLK
clock_i => n2006_q[49].CLK
clock_i => n2006_q[50].CLK
clock_i => n2006_q[51].CLK
clock_i => n2006_q[52].CLK
clock_i => n2006_q[53].CLK
clock_i => n2006_q[54].CLK
clock_i => n2006_q[55].CLK
clock_i => n2006_q[56].CLK
clock_i => n2006_q[57].CLK
clock_i => n2006_q[58].CLK
clock_i => n2006_q[59].CLK
clock_i => n2006_q[60].CLK
clock_i => n2006_q[61].CLK
clock_i => n2006_q[62].CLK
clock_i => n2006_q[63].CLK
clock_i => n2006_q[64].CLK
clock_i => n2006_q[65].CLK
clock_i => n2006_q[66].CLK
clock_i => n2006_q[67].CLK
clock_i => n2006_q[68].CLK
clock_i => n2006_q[69].CLK
clock_i => n2006_q[70].CLK
clock_i => n2006_q[71].CLK
clock_i => n2006_q[72].CLK
clock_i => n2006_q[73].CLK
clock_i => n2006_q[74].CLK
clock_i => n2006_q[75].CLK
clock_i => n2006_q[76].CLK
clock_i => n2006_q[77].CLK
clock_i => n2006_q[78].CLK
clock_i => n2006_q[79].CLK
reset_i => n2014_q[0].ACLR
reset_i => n2014_q[1].ACLR
reset_i => n2014_q[2].ACLR
reset_i => n2012_q[0].ACLR
reset_i => n2012_q[1].ACLR
reset_i => n2012_q[2].ACLR
reset_i => n2012_q[3].ACLR
reset_i => n2011_q[0].ACLR
reset_i => n2011_q[1].ACLR
reset_i => n2011_q[2].ACLR
reset_i => n2011_q[3].ACLR
reset_i => n2011_q[4].ACLR
reset_i => n2011_q[5].ACLR
reset_i => n2011_q[6].ACLR
reset_i => n2011_q[7].ACLR
reset_i => n2011_q[8].ACLR
reset_i => n2011_q[9].ACLR
reset_i => n2011_q[10].ACLR
reset_i => n2011_q[11].ACLR
reset_i => n2011_q[12].ACLR
reset_i => n2011_q[13].ACLR
reset_i => n2011_q[14].ACLR
reset_i => n2011_q[15].ACLR
reset_i => n2011_q[16].ACLR
reset_i => n2011_q[17].ACLR
reset_i => n2011_q[18].ACLR
reset_i => n2011_q[19].ACLR
reset_i => n2010_q[0].ACLR
reset_i => n2010_q[1].ACLR
reset_i => n2010_q[2].ACLR
reset_i => n2010_q[3].ACLR
reset_i => n2010_q[4].ACLR
reset_i => n2010_q[5].ACLR
reset_i => n2010_q[6].ACLR
reset_i => n2010_q[7].ACLR
reset_i => n2010_q[8].ACLR
reset_i => n2010_q[9].ACLR
reset_i => n2010_q[10].ACLR
reset_i => n2010_q[11].ACLR
reset_i => n2010_q[12].ACLR
reset_i => n2010_q[13].ACLR
reset_i => n2010_q[14].ACLR
reset_i => n2010_q[15].ACLR
reset_i => n2010_q[16].ACLR
reset_i => n2010_q[17].ACLR
reset_i => n2010_q[18].ACLR
reset_i => n2010_q[19].ACLR
reset_i => n2009_q.ACLR
reset_i => n2008_q[0].ACLR
reset_i => n2008_q[1].ACLR
reset_i => n2007_q[0].ACLR
reset_i => n2007_q[1].ACLR
reset_i => n2006_q[0].ACLR
reset_i => n2006_q[1].ACLR
reset_i => n2006_q[2].ACLR
reset_i => n2006_q[3].ACLR
reset_i => n2006_q[4].ACLR
reset_i => n2006_q[5].ACLR
reset_i => n2006_q[6].ACLR
reset_i => n2006_q[7].ACLR
reset_i => n2006_q[8].ACLR
reset_i => n2006_q[9].ACLR
reset_i => n2006_q[10].ACLR
reset_i => n2006_q[11].ACLR
reset_i => n2006_q[12].ACLR
reset_i => n2006_q[13].ACLR
reset_i => n2006_q[14].ACLR
reset_i => n2006_q[15].ACLR
reset_i => n2006_q[16].ACLR
reset_i => n2006_q[17].ACLR
reset_i => n2006_q[18].ACLR
reset_i => n2006_q[19].ACLR
reset_i => n2006_q[20].ACLR
reset_i => n2006_q[21].ACLR
reset_i => n2006_q[22].ACLR
reset_i => n2006_q[23].ACLR
reset_i => n2006_q[24].ACLR
reset_i => n2006_q[25].ACLR
reset_i => n2006_q[26].ACLR
reset_i => n2006_q[27].ACLR
reset_i => n2006_q[28].ACLR
reset_i => n2006_q[29].ACLR
reset_i => n2006_q[30].ACLR
reset_i => n2006_q[31].ACLR
reset_i => n2006_q[32].ACLR
reset_i => n2006_q[33].ACLR
reset_i => n2006_q[34].ACLR
reset_i => n2006_q[35].ACLR
reset_i => n2006_q[36].ACLR
reset_i => n2006_q[37].ACLR
reset_i => n2006_q[38].ACLR
reset_i => n2006_q[39].ACLR
reset_i => n2006_q[40].ACLR
reset_i => n2006_q[41].ACLR
reset_i => n2006_q[42].ACLR
reset_i => n2006_q[43].ACLR
reset_i => n2006_q[44].ACLR
reset_i => n2006_q[45].ACLR
reset_i => n2006_q[46].ACLR
reset_i => n2006_q[47].ACLR
reset_i => n2006_q[48].ACLR
reset_i => n2006_q[49].ACLR
reset_i => n2006_q[50].ACLR
reset_i => n2006_q[51].ACLR
reset_i => n2006_q[52].ACLR
reset_i => n2006_q[53].ACLR
reset_i => n2006_q[54].ACLR
reset_i => n2006_q[55].ACLR
reset_i => n2006_q[56].ACLR
reset_i => n2006_q[57].ACLR
reset_i => n2006_q[58].ACLR
reset_i => n2006_q[59].ACLR
reset_i => n2006_q[60].ACLR
reset_i => n2006_q[61].ACLR
reset_i => n2006_q[62].ACLR
reset_i => n2006_q[63].ACLR
reset_i => n2006_q[64].ACLR
reset_i => n2006_q[65].ACLR
reset_i => n2006_q[66].ACLR
reset_i => n2006_q[67].ACLR
reset_i => n2006_q[68].ACLR
reset_i => n2006_q[69].ACLR
reset_i => n2006_q[70].ACLR
reset_i => n2006_q[71].ACLR
reset_i => n2006_q[72].ACLR
reset_i => n2006_q[73].ACLR
reset_i => n2006_q[74].ACLR
reset_i => n2006_q[75].ACLR
reset_i => n2006_q[76].ACLR
reset_i => n2006_q[77].ACLR
reset_i => n2006_q[78].ACLR
reset_i => n2006_q[79].ACLR
enable_write_i => n1934_o.IN1
a_data_i[0] => n2010_q[0].DATAIN
a_data_i[1] => n2010_q[1].DATAIN
a_data_i[2] => n2010_q[2].DATAIN
a_data_i[3] => n2010_q[3].DATAIN
a_data_i[4] => n2010_q[4].DATAIN
a_data_i[5] => n2010_q[5].DATAIN
a_data_i[6] => n2010_q[6].DATAIN
a_data_i[7] => n2010_q[7].DATAIN
a_data_i[8] => n2010_q[8].DATAIN
a_data_i[9] => n2010_q[9].DATAIN
a_data_i[10] => n2010_q[10].DATAIN
a_data_i[11] => n2010_q[11].DATAIN
a_data_i[12] => n2010_q[12].DATAIN
a_data_i[13] => n2010_q[13].DATAIN
a_data_i[14] => n2010_q[14].DATAIN
a_data_i[15] => n2010_q[15].DATAIN
a_data_i[16] => n2010_q[16].DATAIN
a_data_i[17] => n2010_q[17].DATAIN
a_data_i[18] => n2010_q[18].DATAIN
a_data_i[19] => n2010_q[19].DATAIN
enable_read_i => n1946_o.IN1
tx_strb_i => n1963_o[2].OUTPUTSELECT
tx_strb_i => n1963_o[1].OUTPUTSELECT
tx_strb_i => n1963_o[0].OUTPUTSELECT
read_strb_o <= n2012_q[3].DB_MAX_OUTPUT_PORT_TYPE
b_data_o[0] <= n2011_q[0].DB_MAX_OUTPUT_PORT_TYPE
b_data_o[1] <= n2011_q[1].DB_MAX_OUTPUT_PORT_TYPE
b_data_o[2] <= n2011_q[2].DB_MAX_OUTPUT_PORT_TYPE
b_data_o[3] <= n2011_q[3].DB_MAX_OUTPUT_PORT_TYPE
b_data_o[4] <= n2011_q[4].DB_MAX_OUTPUT_PORT_TYPE
b_data_o[5] <= n2011_q[5].DB_MAX_OUTPUT_PORT_TYPE
b_data_o[6] <= n2011_q[6].DB_MAX_OUTPUT_PORT_TYPE
b_data_o[7] <= n2011_q[7].DB_MAX_OUTPUT_PORT_TYPE
b_data_o[8] <= n2011_q[8].DB_MAX_OUTPUT_PORT_TYPE
b_data_o[9] <= n2011_q[9].DB_MAX_OUTPUT_PORT_TYPE
b_data_o[10] <= n2011_q[10].DB_MAX_OUTPUT_PORT_TYPE
b_data_o[11] <= n2011_q[11].DB_MAX_OUTPUT_PORT_TYPE
b_data_o[12] <= n2011_q[12].DB_MAX_OUTPUT_PORT_TYPE
b_data_o[13] <= n2011_q[13].DB_MAX_OUTPUT_PORT_TYPE
b_data_o[14] <= n2011_q[14].DB_MAX_OUTPUT_PORT_TYPE
b_data_o[15] <= n2011_q[15].DB_MAX_OUTPUT_PORT_TYPE
b_data_o[16] <= n2011_q[16].DB_MAX_OUTPUT_PORT_TYPE
b_data_o[17] <= n2011_q[17].DB_MAX_OUTPUT_PORT_TYPE
b_data_o[18] <= n2011_q[18].DB_MAX_OUTPUT_PORT_TYPE
b_data_o[19] <= n2011_q[19].DB_MAX_OUTPUT_PORT_TYPE
fifo_full_o <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
fifo_empty_o <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|atbs_core_fixed_window_board|atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0|memory2uart_20_8:memory2uart_0
clock_i => n2076_q[0].CLK
clock_i => n2076_q[1].CLK
clock_i => n2075_q.CLK
clock_i => n2073_q[0].CLK
clock_i => n2073_q[1].CLK
clock_i => n2073_q[2].CLK
clock_i => n2073_q[3].CLK
clock_i => n2073_q[4].CLK
clock_i => n2073_q[5].CLK
clock_i => n2073_q[6].CLK
clock_i => n2073_q[7].CLK
clock_i => n2073_q[8].CLK
clock_i => n2073_q[9].CLK
clock_i => n2073_q[10].CLK
clock_i => n2073_q[11].CLK
clock_i => n2073_q[12].CLK
clock_i => n2073_q[13].CLK
clock_i => n2073_q[14].CLK
clock_i => n2073_q[15].CLK
clock_i => n2073_q[16].CLK
clock_i => n2073_q[17].CLK
clock_i => n2073_q[18].CLK
clock_i => n2073_q[19].CLK
clock_i => n2073_q[20].CLK
clock_i => n2073_q[21].CLK
clock_i => n2073_q[22].CLK
clock_i => n2073_q[23].CLK
reset_i => n2076_q[0].ACLR
reset_i => n2076_q[1].ACLR
reset_i => n2075_q.ACLR
reset_i => n2073_q[0].ACLR
reset_i => n2073_q[1].ACLR
reset_i => n2073_q[2].ACLR
reset_i => n2073_q[3].ACLR
reset_i => n2073_q[4].ACLR
reset_i => n2073_q[5].ACLR
reset_i => n2073_q[6].ACLR
reset_i => n2073_q[7].ACLR
reset_i => n2073_q[8].ACLR
reset_i => n2073_q[9].ACLR
reset_i => n2073_q[10].ACLR
reset_i => n2073_q[11].ACLR
reset_i => n2073_q[12].ACLR
reset_i => n2073_q[13].ACLR
reset_i => n2073_q[14].ACLR
reset_i => n2073_q[15].ACLR
reset_i => n2073_q[16].ACLR
reset_i => n2073_q[17].ACLR
reset_i => n2073_q[18].ACLR
reset_i => n2073_q[19].ACLR
reset_i => n2073_q[20].ACLR
reset_i => n2073_q[21].ACLR
reset_i => n2073_q[22].ACLR
reset_i => n2073_q[23].ACLR
read_strb_i => n2052_o[15].OUTPUTSELECT
read_strb_i => n2052_o[14].OUTPUTSELECT
read_strb_i => n2052_o[13].OUTPUTSELECT
read_strb_i => n2052_o[12].OUTPUTSELECT
read_strb_i => n2052_o[11].OUTPUTSELECT
read_strb_i => n2052_o[10].OUTPUTSELECT
read_strb_i => n2052_o[9].OUTPUTSELECT
read_strb_i => n2052_o[8].OUTPUTSELECT
read_strb_i => n2052_o[7].OUTPUTSELECT
read_strb_i => n2052_o[6].OUTPUTSELECT
read_strb_i => n2052_o[5].OUTPUTSELECT
read_strb_i => n2052_o[4].OUTPUTSELECT
read_strb_i => n2052_o[3].OUTPUTSELECT
read_strb_i => n2052_o[2].OUTPUTSELECT
read_strb_i => n2052_o[1].OUTPUTSELECT
read_strb_i => n2052_o[0].OUTPUTSELECT
read_strb_i => n2058_o.OUTPUTSELECT
read_strb_i => n2073_q[23].ENA
read_strb_i => n2073_q[22].ENA
read_strb_i => n2073_q[21].ENA
read_strb_i => n2073_q[20].ENA
read_strb_i => n2073_q[19].ENA
read_strb_i => n2073_q[18].ENA
read_strb_i => n2073_q[17].ENA
read_strb_i => n2073_q[16].ENA
tx_strb_i => n2043_o.IN1
tx_strb_i => n2076_q[0].ENA
tx_strb_i => n2076_q[1].ENA
memory_data_i[0] => n2073_q[16].DATAIN
memory_data_i[1] => n2073_q[17].DATAIN
memory_data_i[2] => n2073_q[18].DATAIN
memory_data_i[3] => n2073_q[19].DATAIN
memory_data_i[4] => n2073_q[20].DATAIN
memory_data_i[5] => n2073_q[21].DATAIN
memory_data_i[6] => n2073_q[22].DATAIN
memory_data_i[7] => n2073_q[23].DATAIN
memory_data_i[8] => n2052_o[8].DATAB
memory_data_i[9] => n2052_o[9].DATAB
memory_data_i[10] => n2052_o[10].DATAB
memory_data_i[11] => n2052_o[11].DATAB
memory_data_i[12] => n2052_o[12].DATAB
memory_data_i[13] => n2052_o[13].DATAB
memory_data_i[14] => n2052_o[14].DATAB
memory_data_i[15] => n2052_o[15].DATAB
memory_data_i[16] => n2052_o[0].DATAB
memory_data_i[17] => n2052_o[1].DATAB
memory_data_i[18] => n2052_o[2].DATAB
memory_data_i[19] => n2052_o[7].DATAB
memory_data_i[19] => n2052_o[6].DATAB
memory_data_i[19] => n2052_o[5].DATAB
memory_data_i[19] => n2052_o[4].DATAB
memory_data_i[19] => n2052_o[3].DATAB
uart_data_o[0] <= n2073_q[0].DB_MAX_OUTPUT_PORT_TYPE
uart_data_o[1] <= n2073_q[1].DB_MAX_OUTPUT_PORT_TYPE
uart_data_o[2] <= n2073_q[2].DB_MAX_OUTPUT_PORT_TYPE
uart_data_o[3] <= n2073_q[3].DB_MAX_OUTPUT_PORT_TYPE
uart_data_o[4] <= n2073_q[4].DB_MAX_OUTPUT_PORT_TYPE
uart_data_o[5] <= n2073_q[5].DB_MAX_OUTPUT_PORT_TYPE
uart_data_o[6] <= n2073_q[6].DB_MAX_OUTPUT_PORT_TYPE
uart_data_o[7] <= n2073_q[7].DB_MAX_OUTPUT_PORT_TYPE
tx_start_strb_o <= n2075_q.DB_MAX_OUTPUT_PORT_TYPE


|atbs_core_fixed_window_board|atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0|uart_9_8:uart_0
clock_i => clock_i.IN2
reset_i => reset_i.IN2
baudrate_adj_i[0] => baudrate_adj_i[0].IN2
baudrate_adj_i[1] => baudrate_adj_i[1].IN2
baudrate_adj_i[2] => baudrate_adj_i[2].IN2
baudrate_adj_i[3] => baudrate_adj_i[3].IN2
baudrate_adj_i[4] => baudrate_adj_i[4].IN2
baudrate_adj_i[5] => baudrate_adj_i[5].IN2
baudrate_adj_i[6] => baudrate_adj_i[6].IN2
baudrate_adj_i[7] => baudrate_adj_i[7].IN2
baudrate_adj_i[8] => baudrate_adj_i[8].IN2
tx_start_strb_i => tx_start_strb_i.IN1
tx_data_i[0] => tx_data_i[0].IN1
tx_data_i[1] => tx_data_i[1].IN1
tx_data_i[2] => tx_data_i[2].IN1
tx_data_i[3] => tx_data_i[3].IN1
tx_data_i[4] => tx_data_i[4].IN1
tx_data_i[5] => tx_data_i[5].IN1
tx_data_i[6] => tx_data_i[6].IN1
tx_data_i[7] => tx_data_i[7].IN1
rx_i => rx_i.IN1
tx_strb_o <= uart_tx_9_8:uart_tx_0.tx_strb_o
tx_o <= uart_tx_9_8:uart_tx_0.tx_o
rx_data_strb_o <= uart_rx_9_8:uart_rx_0.data_valid_strb_o
rx_data_o[0] <= uart_rx_9_8:uart_rx_0.data_o
rx_data_o[1] <= uart_rx_9_8:uart_rx_0.data_o
rx_data_o[2] <= uart_rx_9_8:uart_rx_0.data_o
rx_data_o[3] <= uart_rx_9_8:uart_rx_0.data_o
rx_data_o[4] <= uart_rx_9_8:uart_rx_0.data_o
rx_data_o[5] <= uart_rx_9_8:uart_rx_0.data_o
rx_data_o[6] <= uart_rx_9_8:uart_rx_0.data_o
rx_data_o[7] <= uart_rx_9_8:uart_rx_0.data_o


|atbs_core_fixed_window_board|atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0|uart_9_8:uart_0|uart_tx_9_8:uart_tx_0
clock_i => n2816_q[0].CLK
clock_i => n2816_q[1].CLK
clock_i => n2816_q[2].CLK
clock_i => n2816_q[3].CLK
clock_i => n2816_q[4].CLK
clock_i => n2816_q[5].CLK
clock_i => n2816_q[6].CLK
clock_i => n2816_q[7].CLK
clock_i => n2816_q[8].CLK
clock_i => n2815_q[0].CLK
clock_i => n2815_q[1].CLK
clock_i => n2815_q[2].CLK
clock_i => n2814_q.CLK
clock_i => n2817_q~1.DATAIN
reset_i => n2816_q[0].ACLR
reset_i => n2816_q[1].ACLR
reset_i => n2816_q[2].ACLR
reset_i => n2816_q[3].ACLR
reset_i => n2816_q[4].ACLR
reset_i => n2816_q[5].ACLR
reset_i => n2816_q[6].ACLR
reset_i => n2816_q[7].ACLR
reset_i => n2816_q[8].ACLR
reset_i => n2815_q[0].ACLR
reset_i => n2815_q[1].ACLR
reset_i => n2815_q[2].ACLR
reset_i => n2814_q.ACLR
reset_i => n2817_q~3.DATAIN
baudrate_adj_i[0] => Equal0.IN8
baudrate_adj_i[0] => LessThan0.IN9
baudrate_adj_i[0] => Equal1.IN8
baudrate_adj_i[0] => Equal2.IN8
baudrate_adj_i[0] => Equal3.IN8
baudrate_adj_i[0] => Equal5.IN8
baudrate_adj_i[0] => Equal6.IN8
baudrate_adj_i[1] => Equal0.IN7
baudrate_adj_i[1] => LessThan0.IN8
baudrate_adj_i[1] => Equal1.IN7
baudrate_adj_i[1] => Equal2.IN7
baudrate_adj_i[1] => Equal3.IN7
baudrate_adj_i[1] => Equal5.IN7
baudrate_adj_i[1] => Equal6.IN7
baudrate_adj_i[2] => Equal0.IN6
baudrate_adj_i[2] => LessThan0.IN7
baudrate_adj_i[2] => Equal1.IN6
baudrate_adj_i[2] => Equal2.IN6
baudrate_adj_i[2] => Equal3.IN6
baudrate_adj_i[2] => Equal5.IN6
baudrate_adj_i[2] => Equal6.IN6
baudrate_adj_i[3] => Equal0.IN5
baudrate_adj_i[3] => LessThan0.IN6
baudrate_adj_i[3] => Equal1.IN5
baudrate_adj_i[3] => Equal2.IN5
baudrate_adj_i[3] => Equal3.IN5
baudrate_adj_i[3] => Equal5.IN5
baudrate_adj_i[3] => Equal6.IN5
baudrate_adj_i[4] => Equal0.IN4
baudrate_adj_i[4] => LessThan0.IN5
baudrate_adj_i[4] => Equal1.IN4
baudrate_adj_i[4] => Equal2.IN4
baudrate_adj_i[4] => Equal3.IN4
baudrate_adj_i[4] => Equal5.IN4
baudrate_adj_i[4] => Equal6.IN4
baudrate_adj_i[5] => Equal0.IN3
baudrate_adj_i[5] => LessThan0.IN4
baudrate_adj_i[5] => Equal1.IN3
baudrate_adj_i[5] => Equal2.IN3
baudrate_adj_i[5] => Equal3.IN3
baudrate_adj_i[5] => Equal5.IN3
baudrate_adj_i[5] => Equal6.IN3
baudrate_adj_i[6] => Equal0.IN2
baudrate_adj_i[6] => LessThan0.IN3
baudrate_adj_i[6] => Equal1.IN2
baudrate_adj_i[6] => Equal2.IN2
baudrate_adj_i[6] => Equal3.IN2
baudrate_adj_i[6] => Equal5.IN2
baudrate_adj_i[6] => Equal6.IN2
baudrate_adj_i[7] => Equal0.IN1
baudrate_adj_i[7] => LessThan0.IN2
baudrate_adj_i[7] => Equal1.IN1
baudrate_adj_i[7] => Equal2.IN1
baudrate_adj_i[7] => Equal3.IN1
baudrate_adj_i[7] => Equal5.IN1
baudrate_adj_i[7] => Equal6.IN1
baudrate_adj_i[8] => Equal0.IN0
baudrate_adj_i[8] => LessThan0.IN1
baudrate_adj_i[8] => Equal1.IN0
baudrate_adj_i[8] => Equal2.IN0
baudrate_adj_i[8] => Equal3.IN0
baudrate_adj_i[8] => Equal5.IN0
baudrate_adj_i[8] => Equal6.IN0
tx_start_strb_i => n2754_o.000.OUTPUTSELECT
tx_start_strb_i => n2754_o.001.OUTPUTSELECT
tx_start_strb_i => n2754_o.010.OUTPUTSELECT
tx_start_strb_i => n2754_o.011.OUTPUTSELECT
tx_start_strb_i => n2754_o.100.OUTPUTSELECT
tx_start_strb_i => n2791_o.000.DATAB
tx_start_strb_i => n2791_o.010.DATAB
data_i[0] => Mux0.IN2
data_i[1] => Mux0.IN3
data_i[2] => Mux0.IN4
data_i[3] => Mux0.IN5
data_i[4] => Mux1.IN2
data_i[5] => Mux1.IN3
data_i[6] => Mux1.IN4
data_i[7] => Mux1.IN5
tx_strb_o <= n2814_q.DB_MAX_OUTPUT_PORT_TYPE
tx_o <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|atbs_core_fixed_window_board|atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0|uart_9_8:uart_0|uart_rx_9_8:uart_rx_0
clock_i => n2921_q.CLK
clock_i => n2920_q[0].CLK
clock_i => n2920_q[1].CLK
clock_i => n2920_q[2].CLK
clock_i => n2920_q[3].CLK
clock_i => n2920_q[4].CLK
clock_i => n2920_q[5].CLK
clock_i => n2920_q[6].CLK
clock_i => n2920_q[7].CLK
clock_i => n2919_q[0].CLK
clock_i => n2919_q[1].CLK
clock_i => n2919_q[2].CLK
clock_i => n2919_q[3].CLK
clock_i => n2919_q[4].CLK
clock_i => n2919_q[5].CLK
clock_i => n2919_q[6].CLK
clock_i => n2919_q[7].CLK
clock_i => n2919_q[8].CLK
clock_i => n2918_q[0].CLK
clock_i => n2918_q[1].CLK
clock_i => n2918_q[2].CLK
clock_i => n2922_q~1.DATAIN
reset_i => n2921_q.ACLR
reset_i => n2920_q[0].ACLR
reset_i => n2920_q[1].ACLR
reset_i => n2920_q[2].ACLR
reset_i => n2920_q[3].ACLR
reset_i => n2920_q[4].ACLR
reset_i => n2920_q[5].ACLR
reset_i => n2920_q[6].ACLR
reset_i => n2920_q[7].ACLR
reset_i => n2919_q[0].ACLR
reset_i => n2919_q[1].ACLR
reset_i => n2919_q[2].ACLR
reset_i => n2919_q[3].ACLR
reset_i => n2919_q[4].ACLR
reset_i => n2919_q[5].ACLR
reset_i => n2919_q[6].ACLR
reset_i => n2919_q[7].ACLR
reset_i => n2919_q[8].ACLR
reset_i => n2918_q[0].ACLR
reset_i => n2918_q[1].ACLR
reset_i => n2918_q[2].ACLR
reset_i => n2922_q~3.DATAIN
baudrate_adj_i[0] => Equal0.IN8
baudrate_adj_i[0] => LessThan0.IN9
baudrate_adj_i[0] => Equal1.IN8
baudrate_adj_i[0] => Equal3.IN8
baudrate_adj_i[1] => Equal0.IN7
baudrate_adj_i[1] => LessThan0.IN8
baudrate_adj_i[1] => Equal1.IN7
baudrate_adj_i[1] => Equal3.IN7
baudrate_adj_i[1] => Equal2.IN8
baudrate_adj_i[1] => Equal5.IN8
baudrate_adj_i[2] => Equal0.IN6
baudrate_adj_i[2] => LessThan0.IN7
baudrate_adj_i[2] => Equal1.IN6
baudrate_adj_i[2] => Equal3.IN6
baudrate_adj_i[2] => Equal2.IN7
baudrate_adj_i[2] => Equal5.IN7
baudrate_adj_i[3] => Equal0.IN5
baudrate_adj_i[3] => LessThan0.IN6
baudrate_adj_i[3] => Equal1.IN5
baudrate_adj_i[3] => Equal3.IN5
baudrate_adj_i[3] => Equal2.IN6
baudrate_adj_i[3] => Equal5.IN6
baudrate_adj_i[4] => Equal0.IN4
baudrate_adj_i[4] => LessThan0.IN5
baudrate_adj_i[4] => Equal1.IN4
baudrate_adj_i[4] => Equal3.IN4
baudrate_adj_i[4] => Equal2.IN5
baudrate_adj_i[4] => Equal5.IN5
baudrate_adj_i[5] => Equal0.IN3
baudrate_adj_i[5] => LessThan0.IN4
baudrate_adj_i[5] => Equal1.IN3
baudrate_adj_i[5] => Equal3.IN3
baudrate_adj_i[5] => Equal2.IN4
baudrate_adj_i[5] => Equal5.IN4
baudrate_adj_i[6] => Equal0.IN2
baudrate_adj_i[6] => LessThan0.IN3
baudrate_adj_i[6] => Equal1.IN2
baudrate_adj_i[6] => Equal3.IN2
baudrate_adj_i[6] => Equal2.IN3
baudrate_adj_i[6] => Equal5.IN3
baudrate_adj_i[7] => Equal0.IN1
baudrate_adj_i[7] => LessThan0.IN2
baudrate_adj_i[7] => Equal1.IN1
baudrate_adj_i[7] => Equal3.IN1
baudrate_adj_i[7] => Equal2.IN2
baudrate_adj_i[7] => Equal5.IN2
baudrate_adj_i[8] => Equal0.IN0
baudrate_adj_i[8] => LessThan0.IN1
baudrate_adj_i[8] => Equal1.IN0
baudrate_adj_i[8] => Equal3.IN0
baudrate_adj_i[8] => Equal2.IN1
baudrate_adj_i[8] => Equal5.IN1
rx_i => n2943_o.DATAB
rx_i => n2945_o.DATAB
rx_i => n2947_o.DATAB
rx_i => n2949_o.DATAB
rx_i => n2951_o.DATAB
rx_i => n2953_o.DATAB
rx_i => n2955_o.DATAB
rx_i => n2957_o.DATAB
rx_i => n2876_o.00.OUTPUTSELECT
rx_i => n2876_o.01.OUTPUTSELECT
rx_i => n2876_o.10.OUTPUTSELECT
rx_i => n2876_o.11.OUTPUTSELECT
data_o[0] <= n2920_q[0].DB_MAX_OUTPUT_PORT_TYPE
data_o[1] <= n2920_q[1].DB_MAX_OUTPUT_PORT_TYPE
data_o[2] <= n2920_q[2].DB_MAX_OUTPUT_PORT_TYPE
data_o[3] <= n2920_q[3].DB_MAX_OUTPUT_PORT_TYPE
data_o[4] <= n2920_q[4].DB_MAX_OUTPUT_PORT_TYPE
data_o[5] <= n2920_q[5].DB_MAX_OUTPUT_PORT_TYPE
data_o[6] <= n2920_q[6].DB_MAX_OUTPUT_PORT_TYPE
data_o[7] <= n2920_q[7].DB_MAX_OUTPUT_PORT_TYPE
data_valid_strb_o <= n2921_q.DB_MAX_OUTPUT_PORT_TYPE


