

================================================================
== Vivado HLS Report for 'adder5'
================================================================
* Date:           Mon May 24 11:40:16 2021

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Lab8-DMAFlow
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     2.552|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  151|  151|  151|  151|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  150|  150|         3|          -|          -|    50|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     89|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    102|
|Register         |        -|      -|     152|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     152|    191|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_68_p2        |     +    |      0|  0|  15|           6|           1|
    |tmp_1_fu_74_p2      |     +    |      0|  0|  39|          32|           3|
    |A_0_load_A          |    and   |      0|  0|   2|           1|           1|
    |A_0_load_B          |    and   |      0|  0|   2|           1|           1|
    |B_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |B_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |A_0_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |B_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |exitcond_fu_62_p2   |   icmp   |      0|  0|  11|           6|           5|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0|  89|          52|          15|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |A_0_data_out   |   9|          2|   32|         64|
    |A_0_state      |  15|          3|    2|          6|
    |A_TDATA_blk_n  |   9|          2|    1|          2|
    |B_1_data_out   |   9|          2|   32|         64|
    |B_1_state      |  15|          3|    2|          6|
    |B_TDATA_blk_n  |   9|          2|    1|          2|
    |ap_NS_fsm      |  27|          5|    1|          5|
    |i_reg_51       |   9|          2|    6|         12|
    +---------------+----+-----------+-----+-----------+
    |Total          | 102|         21|   77|        161|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +---------------+----+----+-----+-----------+
    |      Name     | FF | LUT| Bits| Const Bits|
    +---------------+----+----+-----+-----------+
    |A_0_payload_A  |  32|   0|   32|          0|
    |A_0_payload_B  |  32|   0|   32|          0|
    |A_0_sel_rd     |   1|   0|    1|          0|
    |A_0_sel_wr     |   1|   0|    1|          0|
    |A_0_state      |   2|   0|    2|          0|
    |B_1_payload_A  |  32|   0|   32|          0|
    |B_1_payload_B  |  32|   0|   32|          0|
    |B_1_sel_rd     |   1|   0|    1|          0|
    |B_1_sel_wr     |   1|   0|    1|          0|
    |B_1_state      |   2|   0|    2|          0|
    |ap_CS_fsm      |   4|   0|    4|          0|
    |i_1_reg_84     |   6|   0|    6|          0|
    |i_reg_51       |   6|   0|    6|          0|
    +---------------+----+----+-----+-----------+
    |Total          | 152|   0|  152|          0|
    +---------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |  in |    1| ap_ctrl_hs |    adder5    | return value |
|ap_rst_n  |  in |    1| ap_ctrl_hs |    adder5    | return value |
|ap_start  |  in |    1| ap_ctrl_hs |    adder5    | return value |
|ap_done   | out |    1| ap_ctrl_hs |    adder5    | return value |
|ap_idle   | out |    1| ap_ctrl_hs |    adder5    | return value |
|ap_ready  | out |    1| ap_ctrl_hs |    adder5    | return value |
|A_TDATA   |  in |   32|    axis    |       A      |    pointer   |
|A_TVALID  |  in |    1|    axis    |       A      |    pointer   |
|A_TREADY  | out |    1|    axis    |       A      |    pointer   |
|B_TDATA   | out |   32|    axis    |       B      |    pointer   |
|B_TVALID  | out |    1|    axis    |       B      |    pointer   |
|B_TREADY  |  in |    1|    axis    |       B      |    pointer   |
+----------+-----+-----+------------+--------------+--------------+

